Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Tue May 15 16:27:03 2018
| Host         : d01-0209 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file TOP_timing_summary_routed.rpt -warn_on_violation -rpx TOP_timing_summary_routed.rpx
| Design       : TOP
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.283        0.000                      0               150257       -0.263       -0.263                      1               149942        0.125        0.000                       0                 54850  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                          ------------         ----------      --------------
core_clk_p                                                                                                                                                     {0.000 2.000}        4.000           250.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                     {0.000 16.500}       33.000          30.303          
eth_rgmii_rxc                                                                                                                                                  {0.000 4.000}        8.000           125.000         
jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK                                        {0.000 2.000}        4.000           250.000         
jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLKFABRIC                                  {0.000 1.000}        2.000           500.000         
jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/TXOUTCLK                                        {0.000 3.200}        6.400           156.250         
jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/TXOUTCLKFABRIC                                  {0.000 3.200}        6.400           156.250         
jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt1_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK                                        {0.000 2.000}        4.000           250.000         
jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt1_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLKFABRIC                                  {0.000 1.000}        2.000           500.000         
jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt1_jesd204_phy_0_gt_i/gtxe2_i/TXOUTCLK                                        {0.000 3.200}        6.400           156.250         
jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt1_jesd204_phy_0_gt_i/gtxe2_i/TXOUTCLKFABRIC                                  {0.000 3.200}        6.400           156.250         
jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt2_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK                                        {0.000 2.000}        4.000           250.000         
jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt2_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLKFABRIC                                  {0.000 1.000}        2.000           500.000         
jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt2_jesd204_phy_0_gt_i/gtxe2_i/TXOUTCLK                                        {0.000 3.200}        6.400           156.250         
jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt2_jesd204_phy_0_gt_i/gtxe2_i/TXOUTCLKFABRIC                                  {0.000 3.200}        6.400           156.250         
jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt3_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK                                        {0.000 2.000}        4.000           250.000         
jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt3_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLKFABRIC                                  {0.000 1.000}        2.000           500.000         
jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt3_jesd204_phy_0_gt_i/gtxe2_i/TXOUTCLK                                        {0.000 3.200}        6.400           156.250         
jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt3_jesd204_phy_0_gt_i/gtxe2_i/TXOUTCLKFABRIC                                  {0.000 3.200}        6.400           156.250         
jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt4_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK                                        {0.000 2.000}        4.000           250.000         
jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt4_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLKFABRIC                                  {0.000 1.000}        2.000           500.000         
jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt4_jesd204_phy_0_gt_i/gtxe2_i/TXOUTCLK                                        {0.000 3.200}        6.400           156.250         
jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt4_jesd204_phy_0_gt_i/gtxe2_i/TXOUTCLKFABRIC                                  {0.000 3.200}        6.400           156.250         
jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt5_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK                                        {0.000 2.000}        4.000           250.000         
jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt5_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLKFABRIC                                  {0.000 1.000}        2.000           500.000         
jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt5_jesd204_phy_0_gt_i/gtxe2_i/TXOUTCLK                                        {0.000 3.200}        6.400           156.250         
jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt5_jesd204_phy_0_gt_i/gtxe2_i/TXOUTCLKFABRIC                                  {0.000 3.200}        6.400           156.250         
jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt6_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK                                        {0.000 2.000}        4.000           250.000         
jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt6_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLKFABRIC                                  {0.000 1.000}        2.000           500.000         
jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt6_jesd204_phy_0_gt_i/gtxe2_i/TXOUTCLK                                        {0.000 3.200}        6.400           156.250         
jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt6_jesd204_phy_0_gt_i/gtxe2_i/TXOUTCLKFABRIC                                  {0.000 3.200}        6.400           156.250         
jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt7_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK                                        {0.000 2.000}        4.000           250.000         
jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt7_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLKFABRIC                                  {0.000 1.000}        2.000           500.000         
jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt7_jesd204_phy_0_gt_i/gtxe2_i/TXOUTCLK                                        {0.000 3.200}        6.400           156.250         
jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt7_jesd204_phy_0_gt_i/gtxe2_i/TXOUTCLKFABRIC                                  {0.000 3.200}        6.400           156.250         
jesd204_refclk_p                                                                                                                                               {0.000 1.000}        2.000           500.000         
mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0_rgmii_rx_clk                                                                                            {0.000 4.000}        8.000           125.000         
mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1                                                                                               {0.000 5.000}        10.000          100.000         
  clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1                                                                                                              {0.000 2.500}        5.000           200.000         
  clk_out2_mb_subsystem_axi_ethernet_0_refclk_0_1                                                                                                              {0.000 4.000}        8.000           125.000         
    clkfbout_1                                                                                                                                                 {0.000 4.000}        8.000           125.000         
    clkout0_1                                                                                                                                                  {0.000 4.000}        8.000           125.000         
    clkout1_1                                                                                                                                                  {2.000 6.000}        8.000           125.000         
      mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0_rgmii_tx_clk                                                                                      {2.000 6.000}        8.000           125.000         
  clkfbout_mb_subsystem_axi_ethernet_0_refclk_0_1                                                                                                              {0.000 5.000}        10.000          100.000         
mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                    {0.000 16.666}       33.333          30.000          
mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                  {0.000 16.666}       33.333          30.000          
sys_diff_clock_clk_p                                                                                                                                           {0.000 2.500}        5.000           200.000         
  freq_refclk                                                                                                                                                  {1.094 1.719}        1.250           800.000         
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {1.094 2.344}        2.500           400.000         
      iserdes_clkdiv                                                                                                                                           {1.094 6.094}        10.000          100.000         
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {1.094 2.344}        2.500           400.000         
      iserdes_clkdiv_1                                                                                                                                         {1.094 6.094}        10.000          100.000         
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {1.094 2.344}        2.500           400.000         
      iserdes_clkdiv_2                                                                                                                                         {1.094 6.094}        10.000          100.000         
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {1.094 2.344}        2.500           400.000         
      iserdes_clkdiv_3                                                                                                                                         {1.094 6.094}        10.000          100.000         
  mem_refclk                                                                                                                                                   {0.000 1.250}        2.500           400.000         
    oserdes_clk                                                                                                                                                {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv                                                                                                                                           {0.000 2.500}        5.000           200.000         
    oserdes_clk_1                                                                                                                                              {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_1                                                                                                                                         {0.000 2.500}        5.000           200.000         
    oserdes_clk_2                                                                                                                                              {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_2                                                                                                                                         {0.000 2.500}        5.000           200.000         
    oserdes_clk_3                                                                                                                                              {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_3                                                                                                                                         {0.000 2.500}        5.000           200.000         
    oserdes_clk_4                                                                                                                                              {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_4                                                                                                                                         {0.000 5.000}        10.000          100.000         
    oserdes_clk_5                                                                                                                                              {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_5                                                                                                                                         {0.000 5.000}        10.000          100.000         
    oserdes_clk_6                                                                                                                                              {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_6                                                                                                                                         {0.000 5.000}        10.000          100.000         
    oserdes_clk_7                                                                                                                                              {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_7                                                                                                                                         {0.000 5.000}        10.000          100.000         
  pll_clk3_out                                                                                                                                                 {0.000 5.000}        10.000          100.000         
    clk_pll_i                                                                                                                                                  {0.000 5.000}        10.000          100.000         
  pll_clkfbout                                                                                                                                                 {0.000 2.500}        5.000           200.000         
  sync_pulse                                                                                                                                                   {1.094 3.594}        40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
core_clk_p                                                                                                                                                           1.648        0.000                      0                  116        0.108        0.000                      0                  116        0.125        0.000                       0                    93  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                          29.662        0.000                      0                  923        0.053        0.000                      0                  923       15.732        0.000                       0                   480  
eth_rgmii_rxc                                                                                                                                                        3.624        0.000                      0                 3661        0.078        0.000                      0                 3661        3.232        0.000                       0                  1543  
jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK                                              0.320        0.000                      0                19734       -0.263       -0.263                      1                19734        1.232        0.000                       0                 10963  
jesd204_refclk_p                                                                                                                                                     1.029        0.000                      0                    7        0.172        0.000                      0                    7        0.358        0.000                       0                    21  
mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1                                                                                                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1                                                                                                                    0.730        0.000                      0                27577        0.053        0.000                      0                27577        0.264        0.000                       0                  9611  
  clk_out2_mb_subsystem_axi_ethernet_0_refclk_0_1                                                                                                                    5.841        0.000                      0                  178        0.086        0.000                      0                  178        2.000        0.000                       0                    89  
    clkfbout_1                                                                                                                                                                                                                                                                                                   6.929        0.000                       0                     2  
    clkout0_1                                                                                                                                                        2.642        0.000                      0                 4483        0.056        0.000                      0                 4483        3.232        0.000                       0                  1899  
    clkout1_1                                                                                                                                                        5.511        0.000                      0                   49        0.108        0.000                      0                   49        3.600        0.000                       0                    39  
  clkfbout_mb_subsystem_axi_ethernet_0_refclk_0_1                                                                                                                                                                                                                                                                8.592        0.000                       0                     3  
mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                         15.003        0.000                      0                  222        0.108        0.000                      0                  222       16.024        0.000                       0                   235  
mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                       14.012        0.000                      0                   47        0.334        0.000                      0                   47       16.267        0.000                       0                    40  
sys_diff_clock_clk_p                                                                                                                                                 2.342        0.000                      0                  126        0.108        0.000                      0                  126        0.264        0.000                       0                    64  
  freq_refclk                                                                                                                                                                                                                                                                                                    0.143        0.000                       0                    15  
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk                                                                                                                                                    1.430        0.000                       0                    16  
      iserdes_clkdiv                                                                                                                                                 8.478        0.000                      0                   33        0.070        0.000                      0                   33        4.086        0.000                       0                     9  
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk                                                                                                                                                    1.430        0.000                       0                    16  
      iserdes_clkdiv_1                                                                                                                                               8.492        0.000                      0                   33        0.070        0.000                      0                   33        4.086        0.000                       0                     9  
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk                                                                                                                                                    1.430        0.000                       0                    16  
      iserdes_clkdiv_2                                                                                                                                               8.428        0.000                      0                   33        0.070        0.000                      0                   33        4.086        0.000                       0                     9  
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk                                                                                                                                                    1.430        0.000                       0                    16  
      iserdes_clkdiv_3                                                                                                                                               8.436        0.000                      0                   33        0.070        0.000                      0                   33        4.086        0.000                       0                     9  
  mem_refclk                                                                                                                                                         1.418        0.000                      0                    2        0.324        0.000                      0                    2        0.715        0.000                       0                    15  
    oserdes_clk                                                                                                                                                      1.437        0.000                      0                    4        0.369        0.000                      0                    4        1.430        0.000                       0                    12  
      oserdes_clkdiv                                                                                                                                                 4.011        0.000                      0                   36        0.064        0.000                      0                   36        1.586        0.000                       0                    11  
    oserdes_clk_1                                                                                                                                                    1.424        0.000                      0                    4        0.375        0.000                      0                    4        1.430        0.000                       0                    12  
      oserdes_clkdiv_1                                                                                                                                               4.001        0.000                      0                   36        0.068        0.000                      0                   36        1.586        0.000                       0                    11  
    oserdes_clk_2                                                                                                                                                    1.432        0.000                      0                    4        0.371        0.000                      0                    4        1.430        0.000                       0                    12  
      oserdes_clkdiv_2                                                                                                                                               4.006        0.000                      0                   36        0.066        0.000                      0                   36        1.586        0.000                       0                    11  
    oserdes_clk_3                                                                                                                                                    1.444        0.000                      0                    4        0.364        0.000                      0                    4        1.430        0.000                       0                    12  
      oserdes_clkdiv_3                                                                                                                                               3.850        0.000                      0                   36        0.059        0.000                      0                   36        1.586        0.000                       0                    11  
    oserdes_clk_4                                                                                                                                                                                                                                                                                                1.430        0.000                       0                     2  
      oserdes_clkdiv_4                                                                                                                                               9.013        0.000                      0                    8        0.068        0.000                      0                    8        4.086        0.000                       0                     3  
    oserdes_clk_5                                                                                                                                                                                                                                                                                                1.430        0.000                       0                     3  
      oserdes_clkdiv_5                                                                                                                                               9.001        0.000                      0                   12        0.074        0.000                      0                   12        4.086        0.000                       0                     4  
    oserdes_clk_6                                                                                                                                                                                                                                                                                                1.430        0.000                       0                    10  
      oserdes_clkdiv_6                                                                                                                                               9.006        0.000                      0                   40        0.066        0.000                      0                   40        4.086        0.000                       0                    11  
    oserdes_clk_7                                                                                                                                                                                                                                                                                                1.430        0.000                       0                    10  
      oserdes_clkdiv_7                                                                                                                                               8.850        0.000                      0                   36        0.059        0.000                      0                   36        4.086        0.000                       0                    10  
  pll_clk3_out                                                                                                                                                                                                                                                                                                   3.000        0.000                       0                     3  
    clk_pll_i                                                                                                                                                        0.350        0.000                      0                91439        0.053        0.000                      0                91439        3.750        0.000                       0                 29472  
  pll_clkfbout                                                                                                                                                                                                                                                                                                   3.929        0.000                       0                     2  
  sync_pulse                                                                                                                                                                                                                                                                                                     1.428        0.000                       0                    15  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                                                 To Clock                                                                                                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                 --------                                                                                                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK                                    core_clk_p                                                                                                                                                       1.126        0.000                      0                   16        0.084        0.000                      0                   16  
mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0_rgmii_rx_clk                                                                                        eth_rgmii_rxc                                                                                                                                                    0.508        0.000                      0                    5        0.415        0.000                      0                    5  
clk_pll_i                                                                                                                                                  eth_rgmii_rxc                                                                                                                                                    5.151        0.000                      0                    9                                                                        
core_clk_p                                                                                                                                                 jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK                                          0.283        0.000                      0                  352        1.412        0.000                      0                  352  
clk_pll_i                                                                                                                                                  clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1                                                                                                                  9.067        0.000                      0                  112                                                                        
eth_rgmii_rxc                                                                                                                                              clkout0_1                                                                                                                                                        5.246        0.000                      0                   58                                                                        
clkout1_1                                                                                                                                                  clkout0_1                                                                                                                                                        4.856        0.000                      0                    3        1.658        0.000                      0                    3  
clk_pll_i                                                                                                                                                  clkout0_1                                                                                                                                                        1.977        0.000                      0                   97                                                                        
clkout0_1                                                                                                                                                  clkout1_1                                                                                                                                                        0.813        0.000                      0                    2        5.674        0.000                      0                    2  
clkout0_1                                                                                                                                                  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0_rgmii_tx_clk                                                                                              0.453        0.000                      0                    5        0.583        0.000                      0                    5  
clk_pll_i                                                                                                                                                  sys_diff_clock_clk_p                                                                                                                                            15.906        0.000                      0                    1                                                                        
clk_pll_i                                                                                                                                                  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk       10.987        0.000                      0                    8       37.524        0.000                      0                    8  
clk_pll_i                                                                                                                                                  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk       10.127        0.000                      0                    8       37.871        0.000                      0                    8  
clk_pll_i                                                                                                                                                  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk        9.255        0.000                      0                    8       38.374        0.000                      0                    8  
clk_pll_i                                                                                                                                                  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk        8.555        0.000                      0                    8       38.833        0.000                      0                    8  
sync_pulse                                                                                                                                                 mem_refclk                                                                                                                                                       0.906        0.000                      0                    2        0.611        0.000                      0                    2  
oserdes_clk                                                                                                                                                oserdes_clkdiv                                                                                                                                                   1.746        0.000                      0                   15        0.073        0.000                      0                   15  
oserdes_clk_1                                                                                                                                              oserdes_clkdiv_1                                                                                                                                                 1.746        0.000                      0                   15        0.077        0.000                      0                   15  
oserdes_clk_2                                                                                                                                              oserdes_clkdiv_2                                                                                                                                                 1.746        0.000                      0                   15        0.075        0.000                      0                   15  
oserdes_clk_3                                                                                                                                              oserdes_clkdiv_3                                                                                                                                                 1.746        0.000                      0                   15        0.066        0.000                      0                   15  
oserdes_clk_4                                                                                                                                              oserdes_clkdiv_4                                                                                                                                                 1.746        0.000                      0                    3        0.094        0.000                      0                    3  
oserdes_clk_5                                                                                                                                              oserdes_clkdiv_5                                                                                                                                                 1.746        0.000                      0                    4        0.081        0.000                      0                    4  
oserdes_clk_6                                                                                                                                              oserdes_clkdiv_6                                                                                                                                                 1.746        0.000                      0                   11        0.094        0.000                      0                   11  
oserdes_clk_7                                                                                                                                              oserdes_clkdiv_7                                                                                                                                                 1.746        0.000                      0                   10        0.094        0.000                      0                   10  
clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1                                                                                                            clk_pll_i                                                                                                                                                        4.106        0.000                      0                  112                                                                        
clkout0_1                                                                                                                                                  clk_pll_i                                                                                                                                                        4.489        0.000                      0                   33                                                                        
sys_diff_clock_clk_p                                                                                                                                       clk_pll_i                                                                                                                                                       18.270        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                               From Clock                                                                                                               To Clock                                                                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                               ----------                                                                                                               --------                                                                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                        clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1                                                                          clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1                                                                                3.500        0.000                      0                  138        0.301        0.000                      0                  138  
**async_default**                                                                                                        clk_pll_i                                                                                                                clk_pll_i                                                                                                                      7.850        0.000                      0                  155        0.253        0.000                      0                  155  
**async_default**                                                                                                        dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                    30.403        0.000                      0                  100        0.287        0.000                      0                  100  
**async_default**                                                                                                        eth_rgmii_rxc                                                                                                            eth_rgmii_rxc                                                                                                                  6.950        0.000                      0                    1        0.447        0.000                      0                    1  
**async_default**                                                                                                        jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK        1.840        0.000                      0                   91        0.271        0.000                      0                   91  
**default**                                                                                                              clk_pll_i                                                                                                                                                                                                                                               2.970        0.000                      0                    2                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  core_clk_p
  To Clock:  core_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        1.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.648ns  (required time - arrival time)
  Source:                 jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/gt_txresetfsm_i/wait_bypass_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/gt_txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by core_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             core_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (core_clk_p rise@4.000ns - core_clk_p rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.388ns (19.539%)  route 1.598ns (80.461%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.510ns = ( 7.510 - 4.000 ) 
    Source Clock Delay      (SCD):    3.862ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_p rise edge)
                                                      0.000     0.000 r  
    D27                                               0.000     0.000 r  core_clk_p (IN)
                         net (fo=0)                   0.000     0.000    core_clk_p
    D27                  IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  IBUFDS_core_clk/O
                         net (fo=1, routed)           1.634     2.467    core_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.560 r  BUFG_core_clk/O
                         net (fo=92, routed)          1.302     3.862    jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/gt_txresetfsm_i/gt0_txusrclk_in
    SLICE_X138Y199       FDRE                                         r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/gt_txresetfsm_i/wait_bypass_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y199       FDRE (Prop_fdre_C_Q)         0.259     4.121 f  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/gt_txresetfsm_i/wait_bypass_count_reg[1]/Q
                         net (fo=2, routed)           0.547     4.668    jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/gt_txresetfsm_i/wait_bypass_count_reg[1]
    SLICE_X139Y200       LUT5 (Prop_lut5_I4_O)        0.043     4.711 r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/gt_txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.437     5.147    jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/gt_txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X139Y200       LUT4 (Prop_lut4_I1_O)        0.043     5.190 r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.188     5.379    jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X137Y200       LUT2 (Prop_lut2_I0_O)        0.043     5.422 r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.426     5.847    jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X138Y203       FDRE                                         r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/gt_txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_p rise edge)
                                                      4.000     4.000 r  
    D27                                               0.000     4.000 r  core_clk_p (IN)
                         net (fo=0)                   0.000     4.000    core_clk_p
    D27                  IBUFDS (Prop_ibufds_I_O)     0.755     4.755 r  IBUFDS_core_clk/O
                         net (fo=1, routed)           1.523     6.278    core_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.361 r  BUFG_core_clk/O
                         net (fo=92, routed)          1.149     7.510    jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/gt_txresetfsm_i/gt0_txusrclk_in
    SLICE_X138Y203       FDRE                                         r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/gt_txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.199     7.709    
                         clock uncertainty           -0.035     7.673    
    SLICE_X138Y203       FDRE (Setup_fdre_C_CE)      -0.178     7.495    jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/gt_txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                          7.495    
                         arrival time                          -5.847    
  -------------------------------------------------------------------
                         slack                                  1.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by core_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by core_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             core_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_p rise@0.000ns - core_clk_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_p rise edge)
                                                      0.000     0.000 r  
    D27                                               0.000     0.000 r  core_clk_p (IN)
                         net (fo=0)                   0.000     0.000    core_clk_p
    D27                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  IBUFDS_core_clk/O
                         net (fo=1, routed)           0.717     1.173    core_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.199 r  BUFG_core_clk/O
                         net (fo=92, routed)          0.594     1.793    jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/gt_txresetfsm_i/sync_run_phase_alignment_int/gt0_txusrclk_in
    SLICE_X139Y199       FDRE                                         r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y199       FDRE (Prop_fdre_C_Q)         0.100     1.893 r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.948    jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X139Y199       FDRE                                         r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_p rise edge)
                                                      0.000     0.000 r  
    D27                                               0.000     0.000 r  core_clk_p (IN)
                         net (fo=0)                   0.000     0.000    core_clk_p
    D27                  IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  IBUFDS_core_clk/O
                         net (fo=1, routed)           0.784     1.314    core_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.344 r  BUFG_core_clk/O
                         net (fo=92, routed)          0.795     2.139    jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/gt_txresetfsm_i/sync_run_phase_alignment_int/gt0_txusrclk_in
    SLICE_X139Y199       FDRE                                         r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.346     1.793    
    SLICE_X139Y199       FDRE (Hold_fdre_C_D)         0.047     1.840    jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_clk_p
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { core_clk_p }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            3.875         4.000       0.125      GTXE2_CHANNEL_X0Y3  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXUSRCLK
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.000       1.600      SLICE_X134Y209      jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/gt_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.000       1.650      SLICE_X133Y211      jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/gt_rxresetfsm_i/wait_bypass_count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.662ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.560ns (19.032%)  route 2.382ns (80.968%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.627ns = ( 36.627 - 33.000 ) 
    Source Clock Delay      (SCD):    4.216ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.286     4.216    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y151        FDRE (Prop_fdre_C_Q)         0.204     4.420 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.544     4.964    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X38Y152        LUT6 (Prop_lut6_I2_O)        0.126     5.090 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.336     5.426    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X39Y153        LUT5 (Prop_lut5_I0_O)        0.043     5.469 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.942     6.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X45Y169        LUT4 (Prop_lut4_I1_O)        0.051     6.462 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.234     6.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X45Y169        LUT6 (Prop_lut6_I5_O)        0.136     6.831 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.327     7.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X45Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.144    36.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X45Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.533    37.160    
                         clock uncertainty           -0.035    37.125    
    SLICE_X45Y167        FDRE (Setup_fdre_C_R)       -0.304    36.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.821    
                         arrival time                          -7.158    
  -------------------------------------------------------------------
                         slack                                 29.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.715%)  route 0.152ns (54.285%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.578ns
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.632     2.162    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y149        FDRE (Prop_fdre_C_Q)         0.100     2.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/Q
                         net (fo=4, routed)           0.152     2.414    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[3]
    SLICE_X38Y151        LUT5 (Prop_lut5_I0_O)        0.028     2.442 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     2.442    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X38Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.780     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism             -0.276     2.302    
    SLICE_X38Y151        FDRE (Hold_fdre_C_D)         0.087     2.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y4  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y180  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X52Y181  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_rgmii_rxc
  To Clock:  eth_rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        3.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rgmii_rxc rise@8.000ns - eth_rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 0.345ns (8.296%)  route 3.814ns (91.704%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 9.897 - 8.000 ) 
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  eth_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AG10                 IBUF (Prop_ibuf_I_O)         0.736     0.736 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.164    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.314     1.478 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1536, routed)        0.631     2.109    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rx_mac_aclk
    SLICE_X132Y86        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y86        FDRE (Prop_fdre_C_Q)         0.259     2.368 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rx_enable_int_reg/Q
                         net (fo=380, routed)         1.617     3.985    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/RX_CLK_ENABLE_IN
    SLICE_X123Y83        LUT2 (Prop_lut2_I0_O)        0.043     4.028 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/FSM_sequential_receive_frame_current_state[3]_i_1/O
                         net (fo=86, routed)          1.668     5.696    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/RX_CLIENT_CLK_ENBL
    SLICE_X113Y78        LUT6 (Prop_lut6_I0_O)        0.043     5.739 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr[8]_i_1/O
                         net (fo=9, routed)           0.529     6.267    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr[8]_i_1_n_0
    SLICE_X116Y79        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    AG10                                              0.000     8.000 r  eth_rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AG10                 IBUF (Prop_ibuf_I_O)         0.630     8.630 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     8.981    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.289     9.270 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1536, routed)        0.627     9.897    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X116Y79        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[5]/C
                         clock pessimism              0.208    10.105    
                         clock uncertainty           -0.035    10.069    
    SLICE_X116Y79        FDRE (Setup_fdre_C_CE)      -0.178     9.891    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          9.891    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                  3.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/rx_axi_shim/rx_mac_tlast_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/rx_axis_mac_tlast_d2_reg_srl2___RCV_INTFCE_I_rx_axis_mac_tlast_d2_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by eth_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rgmii_rxc rise@0.000ns - eth_rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.092%)  route 0.117ns (53.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.042ns
    Source Clock Delay      (SCD):    0.727ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  eth_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AG10                 IBUF (Prop_ibuf_I_O)         0.118     0.118 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.334    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.090     0.424 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1536, routed)        0.303     0.727    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/rx_axi_shim/rx_axi_clk
    SLICE_X125Y81        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/rx_axi_shim/rx_mac_tlast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y81        FDRE (Prop_fdre_C_Q)         0.100     0.827 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/rx_axi_shim/rx_mac_tlast_reg/Q
                         net (fo=9, routed)           0.117     0.944    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/rx_axis_mac_tlast
    SLICE_X122Y81        SRL16E                                       r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/rx_axis_mac_tlast_d2_reg_srl2___RCV_INTFCE_I_rx_axis_mac_tlast_d2_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  eth_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AG10                 IBUF (Prop_ibuf_I_O)         0.359     0.359 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.609    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.093     0.702 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1536, routed)        0.340     1.042    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/rx_mac_aclk
    SLICE_X122Y81        SRL16E                                       r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/rx_axis_mac_tlast_d2_reg_srl2___RCV_INTFCE_I_rx_axis_mac_tlast_d2_reg_r/CLK
                         clock pessimism             -0.278     0.764    
    SLICE_X122Y81        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.866    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/rx_axis_mac_tlast_d2_reg_srl2___RCV_INTFCE_I_rx_axis_mac_tlast_d2_reg_r
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rgmii_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_rgmii_rxc }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFR/I       n/a            1.851         8.000       6.149      BUFR_X1Y5      mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/I
Low Pulse Width   Slow    RAMD64E/CLK  n/a            0.768         4.000       3.232      SLICE_X116Y62  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            0.768         4.000       3.232      SLICE_X116Y61  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
  To Clock:  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.263ns,  Total Violation       -0.263ns
PW    :            0  Failing Endpoints,  Worst Slack        1.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 BRAM_trig_i/addr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[197].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK rise@4.000ns - jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.266ns (8.012%)  route 3.054ns (91.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns = ( 6.138 - 4.000 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inter_rx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.975 r  BUFG_inter_rx_out/O
                         net (fo=10962, routed)       1.222     2.197    BRAM_trig_i/inter_rx_out_clk_buf
    SLICE_X80Y164        FDRE                                         r  BRAM_trig_i/addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y164        FDRE (Prop_fdre_C_Q)         0.223     2.420 r  BRAM_trig_i/addr_reg[19]/Q
                         net (fo=261, routed)         2.833     5.253    mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[197].ram.r/prim_init.ram/addrb[14]
    SLICE_X53Y282        LUT5 (Prop_lut5_I4_O)        0.043     5.296 r  mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[197].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__187/O
                         net (fo=1, routed)           0.221     5.517    mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[197].ram.r/prim_init.ram/ENB_I
    RAMB36_X2Y56         RAMB36E1                                     r  mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[197].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inter_rx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.912 r  BUFG_inter_rx_out/O
                         net (fo=10962, routed)       1.226     6.138    mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[197].ram.r/prim_init.ram/clkb
    RAMB36_X2Y56         RAMB36E1                                     r  mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[197].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.063     6.201    
                         clock uncertainty           -0.035     6.165    
    RAMB36_X2Y56         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328     5.837    mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[197].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.837    
                         arrival time                          -5.517    
  -------------------------------------------------------------------
                         slack                                  0.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.263ns  (arrival time - required time)
  Source:                 jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
                            (clock source 'jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][512]/D
                            (rising edge-triggered cell FDRE clocked by jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK rise@0.000ns - jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.026ns (2.706%)  route 0.935ns (97.294%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.148ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inter_rx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.370 r  BUFG_inter_rx_out/O
                         net (fo=10962, routed)       0.591     0.961    u_ila_0/inst/probe2[0]
    SLICE_X65Y187        FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][512]/D
  -------------------------------------------------------------------    -------------------

                         (clock jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inter_rx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.411 r  BUFG_inter_rx_out/O
                         net (fo=10962, routed)       0.737     1.148    u_ila_0/inst/clk1x
    SLICE_X65Y187        FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][512]/C
                         clock pessimism              0.000     1.148    
                         clock uncertainty            0.035     1.183    
    SLICE_X65Y187        FDRE (Hold_fdre_C_D)         0.040     1.223    u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][512]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                 -0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK  n/a            2.424         4.000       1.576      GTXE2_CHANNEL_X0Y3  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
Low Pulse Width   Slow    RAMD32/CLK              n/a            0.768         2.000       1.232      SLICE_X46Y173       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK              n/a            0.768         2.000       1.232      SLICE_X46Y174       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  jesd204_refclk_p
  To Clock:  jesd204_refclk_p

Setup :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by jesd204_refclk_p  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by jesd204_refclk_p  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             jesd204_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (jesd204_refclk_p rise@2.000ns - jesd204_refclk_p rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 4.558 - 2.000 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jesd204_refclk_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  jesd204_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    jesd204_refclk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  jesd204_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jesd204_refclk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_ibufds_gte2/O
                         net (fo=11, routed)          0.588     2.943    jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.103     3.046 r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/cpll_railing0_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/cpll_railing0_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X78Y200        SRLC32E                                      r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y200        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.634 r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     4.634    jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X78Y200        FDRE                                         r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock jesd204_refclk_p rise edge)
                                                      2.000     2.000 r  
    L8                                                0.000     2.000 r  jesd204_refclk_p (IN)
                         net (fo=0)                   0.000     2.000    jesd204_refclk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  jesd204_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    jesd204_refclk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     3.418 r  i_ibufds_gte2/O
                         net (fo=11, routed)          0.532     3.950    jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.066     4.016 r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/cpll_railing0_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.542     4.558    jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/cpll_railing0_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X78Y200        FDRE                                         r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.076     5.634    
                         clock uncertainty           -0.035     5.599    
    SLICE_X78Y200        FDRE (Setup_fdre_C_D)        0.064     5.663    jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                          5.663    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                  1.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by jesd204_refclk_p  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by jesd204_refclk_p  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             jesd204_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jesd204_refclk_p rise@0.000ns - jesd204_refclk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.391ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jesd204_refclk_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  jesd204_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    jesd204_refclk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  jesd204_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jesd204_refclk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_ibufds_gte2/O
                         net (fo=11, routed)          0.146     0.587    jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.023     0.610 r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/cpll_railing0_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.286     0.896    jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/cpll_railing0_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X78Y200        SRLC32E                                      r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y200        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.167 r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.167    jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X78Y200        SRLC32E                                      r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock jesd204_refclk_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  jesd204_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    jesd204_refclk_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  jesd204_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jesd204_refclk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_ibufds_gte2/O
                         net (fo=11, routed)          0.176     0.908    jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.045     0.953 r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/cpll_railing0_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.438     1.391    jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/cpll_railing0_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X78Y200        SRLC32E                                      r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.495     0.896    
    SLICE_X78Y200        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.995    jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         jesd204_refclk_p
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { jesd204_refclk_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         2.000       0.462      GTXE2_CHANNEL_X0Y3  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/GTREFCLK0
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         1.000       0.358      SLICE_X78Y200       jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         1.000       0.358      SLICE_X78Y200       jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1
  To Clock:  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1
  To Clock:  clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/state_reg[m_valid_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][29][userdata][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1 rise@5.000ns - clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1 rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.537ns (13.778%)  route 3.361ns (86.222%))
  Logic Levels:           5  (LUT2=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 6.259 - 5.000 ) 
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       1.936     1.936    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_out1_mb_subsystem_axi_ethernet_0_refclk_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=9609, routed)        1.451     1.451    mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/aclk
    SLICE_X36Y116        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/state_reg[m_valid_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y116        FDRE (Prop_fdre_C_Q)         0.223     1.674 r  mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/state_reg[m_valid_i]/Q
                         net (fo=47, routed)          0.656     2.330    mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/mr_axi_wvalid
    SLICE_X36Y118        LUT4 (Prop_lut4_I0_O)        0.049     2.379 r  mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_axi_wvalid_INST_0/O
                         net (fo=8, routed)           0.628     3.007    mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/s_axi_wvalid
    SLICE_X50Y126        LUT2 (Prop_lut2_I1_O)        0.136     3.143 r  mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/m_axi_wvalid_INST_0/O
                         net (fo=1, routed)           0.255     3.398    mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_send[0]
    SLICE_X50Y126        LUT2 (Prop_lut2_I0_O)        0.043     3.441 r  mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_si_handler/inst_arb_stall_late/i___1_i_1/O
                         net (fo=30, routed)          0.601     4.042    mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/ingress_valid
    SLICE_X59Y132        LUT5 (Prop_lut5_I2_O)        0.043     4.085 r  mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/i___1_i_3/O
                         net (fo=22, routed)          0.692     4.778    mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/active_pntr[0]
    SLICE_X63Y140        LUT4 (Prop_lut4_I1_O)        0.043     4.821 r  mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][28][userdata][7]_i_1/O
                         net (fo=36, routed)          0.528     5.349    mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum
    SLICE_X67Y147        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][29][userdata][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       1.776     6.776    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195     2.581 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     4.917    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_out1_mb_subsystem_axi_ethernet_0_refclk_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.000 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=9609, routed)        1.259     6.259    mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X67Y147        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][29][userdata][0]/C
                         clock pessimism              0.088     6.347    
                         clock uncertainty           -0.068     6.279    
    SLICE_X67Y147        FDRE (Setup_fdre_C_CE)      -0.201     6.078    mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][29][userdata][0]
  -------------------------------------------------------------------
                         required time                          6.078    
                         arrival time                          -5.349    
  -------------------------------------------------------------------
                         slack                                  0.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Addr_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1 rise@0.000ns - clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.091ns (38.035%)  route 0.148ns (61.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.953ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       0.761     0.761    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_out1_mb_subsystem_axi_ethernet_0_refclk_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=9609, routed)        0.686     0.686    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/AXI_STR_TXC_ACLK
    SLICE_X145Y77        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Addr_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y77        FDRE (Prop_fdre_C_Q)         0.091     0.777 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Addr_int_reg[7]/Q
                         net (fo=1, routed)           0.148     0.925    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Axi_Str_TxC_2_Mem_Addr[7]
    RAMB36_X6Y15         RAMB36E1                                     r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       1.030     1.030    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_out1_mb_subsystem_axi_ethernet_0_refclk_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.000 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=9609, routed)        0.953     0.953    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/AXI_STR_TXC_ACLK
    RAMB36_X6Y15         RAMB36E1                                     r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.227     0.726    
    RAMB36_X6Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.147     0.873    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y1  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.768         2.500       1.732      SLICE_X90Y144    mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.768         2.500       1.732      SLICE_X52Y112    mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mb_subsystem_axi_ethernet_0_refclk_0_1
  To Clock:  clk_out2_mb_subsystem_axi_ethernet_0_refclk_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.841ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_mb_subsystem_axi_ethernet_0_refclk_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg_r_21/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_subsystem_axi_ethernet_0_refclk_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_mb_subsystem_axi_ethernet_0_refclk_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_mb_subsystem_axi_ethernet_0_refclk_0_1 rise@8.000ns - clk_out2_mb_subsystem_axi_ethernet_0_refclk_0_1 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.204ns (12.973%)  route 1.369ns (87.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 9.428 - 8.000 ) 
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_subsystem_axi_ethernet_0_refclk_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       1.936     1.936    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.498    -2.562 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    -0.093    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_out2_mb_subsystem_axi_ethernet_0_refclk_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=87, routed)          1.572     1.572    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/GTX_CLK
    SLICE_X95Y64         FDSE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y64         FDSE (Prop_fdse_C_Q)         0.204     1.776 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/Q
                         net (fo=65, routed)          1.369     3.145    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX_n_0
    SLICE_X76Y51         FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg_r_21/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_subsystem_axi_ethernet_0_refclk_0_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       1.776     9.776    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.195     5.581 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     7.917    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_out2_mb_subsystem_axi_ethernet_0_refclk_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     8.000 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=87, routed)          1.428     9.428    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/GTX_CLK
    SLICE_X76Y51         FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg_r_21/C
                         clock pessimism              0.017     9.445    
                         clock uncertainty           -0.072     9.373    
    SLICE_X76Y51         FDRE (Setup_fdre_C_R)       -0.387     8.986    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg_r_21
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -3.145    
  -------------------------------------------------------------------
                         slack                                  5.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg_r_9/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_subsystem_axi_ethernet_0_refclk_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg_r_10/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_subsystem_axi_ethernet_0_refclk_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_mb_subsystem_axi_ethernet_0_refclk_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_subsystem_axi_ethernet_0_refclk_0_1 rise@0.000ns - clk_out2_mb_subsystem_axi_ethernet_0_refclk_0_1 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.296%)  route 0.056ns (35.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_subsystem_axi_ethernet_0_refclk_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       0.761     0.761    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.914    -1.153 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127    -0.026    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_out2_mb_subsystem_axi_ethernet_0_refclk_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=87, routed)          0.644     0.644    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/GTX_CLK
    SLICE_X75Y50         FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg_r_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y50         FDRE (Prop_fdre_C_Q)         0.100     0.744 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg_r_9/Q
                         net (fo=1, routed)           0.056     0.800    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg_r_9_n_0
    SLICE_X74Y50         FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg_r_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_subsystem_axi_ethernet_0_refclk_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       1.030     1.030    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.226 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196    -0.030    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_out2_mb_subsystem_axi_ethernet_0_refclk_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.000 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=87, routed)          0.884     0.884    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/GTX_CLK
    SLICE_X74Y50         FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg_r_10/C
                         clock pessimism             -0.229     0.655    
    SLICE_X74Y50         FDRE (Hold_fdre_C_D)         0.059     0.714    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.srl32_1_reg_reg_r_10
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_mb_subsystem_axi_ethernet_0_refclk_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.409         8.000       6.591      BUFGCTRL_X0Y6    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clkout2_buf/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y5  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y5  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y5  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_1
  To Clock:  clkfbout_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y5  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y5  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/flow/pfc_tx/pause_value_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 0.223ns (4.519%)  route 4.712ns (95.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 12.555 - 8.000 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       1.936     1.936    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.498    -2.562 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    -0.093    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_out2_mb_subsystem_axi_ethernet_0_refclk_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=87, routed)          1.571     1.571    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.648 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     3.350    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.443 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1897, routed)        1.583     5.026    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/tx_axi_clk
    SLICE_X109Y66        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y66        FDRE (Prop_fdre_C_Q)         0.223     5.249 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/tx_reset_reg/Q
                         net (fo=350, routed)         4.712     9.961    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/flow/pfc_tx/tx_reset_reg
    SLICE_X103Y50        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/flow/pfc_tx/pause_value_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       1.776     9.776    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.195     5.581 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     7.917    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_out2_mb_subsystem_axi_ethernet_0_refclk_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     8.000 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=87, routed)          1.380     9.380    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.453 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    11.023    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.106 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1897, routed)        1.449    12.555    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/flow/pfc_tx/tx_axi_clk
    SLICE_X103Y50        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/flow/pfc_tx/pause_value_reg[10]/C
                         clock pessimism              0.427    12.982    
                         clock uncertainty           -0.075    12.907    
    SLICE_X103Y50        FDRE (Setup_fdre_C_R)       -0.304    12.603    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/flow/pfc_tx/pause_value_reg[10]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                          -9.961    
  -------------------------------------------------------------------
                         slack                                  2.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.100ns (33.040%)  route 0.203ns (66.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       0.761     0.761    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.914    -1.153 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127    -0.026    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_out2_mb_subsystem_axi_ethernet_0_refclk_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=87, routed)          0.671     0.671    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.721 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     1.492    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.518 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1897, routed)        0.686     2.204    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X145Y74        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y74        FDRE (Prop_fdre_C_Q)         0.100     2.304 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[6]/Q
                         net (fo=1, routed)           0.203     2.507    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Tx_Client_TxC_2_Mem_Addr[6]
    RAMB36_X6Y15         RAMB36E1                                     r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       1.030     1.030    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.226 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196    -0.030    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_out2_mb_subsystem_axi_ethernet_0_refclk_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.000 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=87, routed)          0.905     0.905    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.958 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     1.795    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.825 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1897, routed)        0.958     2.783    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/tx_mac_aclk
    RAMB36_X6Y15         RAMB36E1                                     r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.515     2.268    
    RAMB36_X6Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     2.451    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.451    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X6Y15     mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y5  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X116Y56    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X116Y56    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_1
  To Clock:  clkout1_1

Setup :            0  Failing Endpoints,  Worst Slack        5.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.511ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1_1 rise@10.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        2.088ns  (logic 0.414ns (19.828%)  route 1.674ns (80.172%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.611ns = ( 14.611 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns = ( 7.082 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       1.936     3.936    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.498    -0.562 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469     1.907    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_out2_mb_subsystem_axi_ethernet_0_refclk_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.000 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=87, routed)          1.571     3.571    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.648 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.702     5.350    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.443 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.639     7.082    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X140Y67        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y67        FDRE (Prop_fdre_C_Q)         0.204     7.286 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=6, routed)           0.631     7.917    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X141Y67        LUT5 (Prop_lut5_I0_O)        0.124     8.041 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_3/O
                         net (fo=1, routed)           0.269     8.310    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_3_n_0
    SLICE_X142Y68        LUT4 (Prop_lut4_I3_O)        0.043     8.353 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.378     8.731    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X142Y67        LUT2 (Prop_lut2_I0_O)        0.043     8.774 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.396     9.170    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X140Y66        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       1.776    11.776    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.195     7.581 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     9.917    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_out2_mb_subsystem_axi_ethernet_0_refclk_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.000 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=87, routed)          1.380    11.380    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.453 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.570    13.023    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.106 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.505    14.611    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X140Y66        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/C
                         clock pessimism              0.449    15.060    
                         clock uncertainty           -0.075    14.985    
    SLICE_X140Y66        FDRE (Setup_fdre_C_R)       -0.304    14.681    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@2.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns = ( 4.756 - 2.000 ) 
    Source Clock Delay      (SCD):    2.211ns = ( 4.211 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       0.761     2.761    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.914     0.847 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     1.974    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_out2_mb_subsystem_axi_ethernet_0_refclk_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.000 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=87, routed)          0.671     2.671    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.721 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771     3.492    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.518 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.693     4.211    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/clk
    SLICE_X141Y67        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y67        FDRE (Prop_fdre_C_Q)         0.100     4.311 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     4.366    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync0
    SLICE_X141Y67        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       1.030     3.030    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.256     0.774 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.970    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_out2_mb_subsystem_axi_ethernet_0_refclk_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.000 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=87, routed)          0.905     2.905    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.958 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.837     3.795    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.825 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.931     4.756    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/clk
    SLICE_X141Y67        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1/C
                         clock pessimism             -0.545     4.211    
    SLICE_X141Y67        FDRE (Hold_fdre_C_D)         0.047     4.258    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -4.258    
                         arrival time                           4.366    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1_1
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         8.000       6.591      BUFGCTRL_X0Y18   mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y5  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X140Y66    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X109Y67    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mb_subsystem_axi_ethernet_0_refclk_0_1
  To Clock:  clkfbout_mb_subsystem_axi_ethernet_0_refclk_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mb_subsystem_axi_ethernet_0_refclk_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y7    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       15.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.003ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.309ns (22.215%)  route 1.082ns (77.785%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.914ns = ( 20.580 - 16.667 ) 
    Source Clock Delay      (SCD):    4.494ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.855     2.855    mb_subsystem_i/mb_subsystem_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.948 r  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.546     4.494    mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X65Y75         FDCE                                         r  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDCE (Prop_fdce_C_Q)         0.223     4.717 r  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.543     5.260    mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/tdi_shifter_reg[0][6]
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.043     5.303 r  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.236     5.539    mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X65Y73         LUT5 (Prop_lut5_I0_O)        0.043     5.582 r  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.303     5.885    mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X64Y73         FDRE                                         r  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.415    19.081    mb_subsystem_i/mb_subsystem_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    19.164 f  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.416    20.580    mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X64Y73         FDRE                                         r  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.540    21.120    
                         clock uncertainty           -0.035    21.085    
    SLICE_X64Y73         FDRE (Setup_fdre_C_CE)      -0.197    20.888    mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.888    
                         arrival time                          -5.885    
  -------------------------------------------------------------------
                         slack                                 15.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.515     1.515    mb_subsystem_i/mb_subsystem_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.541 r  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.632     2.173    mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X67Y75         FDCE                                         r  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y75         FDCE (Prop_fdce_C_Q)         0.100     2.273 r  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.055     2.327    mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X67Y75         FDPE                                         r  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.781     1.781    mb_subsystem_i/mb_subsystem_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.811 r  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.869     2.680    mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X67Y75         FDPE                                         r  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.507     2.173    
    SLICE_X67Y75         FDPE (Hold_fdpe_C_D)         0.047     2.220    mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.333      31.925     BUFGCTRL_X0Y5  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X66Y74   mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X66Y76   mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       14.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.012ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.624ns  (logic 0.506ns (19.287%)  route 2.118ns (80.713%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.181ns = ( 35.514 - 33.333 ) 
    Source Clock Delay      (SCD):    2.198ns = ( 18.864 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.198    18.864    mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X62Y75         FDCE                                         r  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDCE (Prop_fdce_C_Q)         0.175    19.039 f  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.681    19.720    mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X66Y72         LUT3 (Prop_lut3_I1_O)        0.051    19.771 f  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.470    20.241    mb_subsystem_i/mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X66Y72         LUT4 (Prop_lut4_I2_O)        0.142    20.383 r  mb_subsystem_i/mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.510    20.893    mb_subsystem_i/mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X69Y76         LUT5 (Prop_lut5_I0_O)        0.138    21.031 r  mb_subsystem_i/mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.456    21.488    mb_subsystem_i/mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X74Y79         FDCE                                         r  mb_subsystem_i/mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.181    35.514    mb_subsystem_i/mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X74Y79         FDCE                                         r  mb_subsystem_i/mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.266    35.780    
                         clock uncertainty           -0.035    35.745    
    SLICE_X74Y79         FDCE (Setup_fdce_C_CE)      -0.245    35.500    mb_subsystem_i/mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.500    
                         arrival time                         -21.488    
  -------------------------------------------------------------------
                         slack                                 14.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.107ns (29.085%)  route 0.261ns (70.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.391ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.170     1.170    mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X67Y73         FDCE                                         r  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDCE (Prop_fdce_C_Q)         0.079     1.249 r  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.261     1.510    mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X67Y73         LUT3 (Prop_lut3_I2_O)        0.028     1.538 r  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.538    mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X67Y73         FDCE                                         r  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.391     1.391    mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X67Y73         FDCE                                         r  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.221     1.170    
    SLICE_X67Y73         FDCE (Hold_fdce_C_D)         0.034     1.204    mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.334    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_subsystem_i/mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X67Y73  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X67Y73  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         16.667      16.267     SLICE_X61Y75  mb_subsystem_i/mb_subsystem_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE



---------------------------------------------------------------------------------------------------
From Clock:  sys_diff_clock_clk_p
  To Clock:  sys_diff_clock_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_diff_clock_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_diff_clock_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_diff_clock_clk_p rise@5.000ns - sys_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.330ns (14.202%)  route 1.994ns (85.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.131ns = ( 9.131 - 5.000 ) 
    Source Clock Delay      (SCD):    4.445ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           2.299     3.131    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_iodelay_ctrl/mmcm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.224 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref/O
                         net (fo=62, routed)          1.221     4.445    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/CLK
    SLICE_X61Y157        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y157        FDRE (Prop_fdre_C_Q)         0.204     4.649 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.582     6.231    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X37Y175        LUT2 (Prop_lut2_I0_O)        0.126     6.357 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.412     6.768    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X39Y176        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_diff_clock_clk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           2.173     7.908    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_iodelay_ctrl/mmcm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.991 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref/O
                         net (fo=62, routed)          1.140     9.131    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/CLK
    SLICE_X39Y176        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
                         clock pessimism              0.318     9.450    
                         clock uncertainty           -0.035     9.414    
    SLICE_X39Y176        FDRE (Setup_fdre_C_R)       -0.304     9.110    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          9.110    
                         arrival time                          -6.768    
  -------------------------------------------------------------------
                         slack                                  2.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_diff_clock_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_diff_clock_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_diff_clock_clk_p rise@0.000ns - sys_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.083     1.450    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_iodelay_ctrl/mmcm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.476 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref/O
                         net (fo=62, routed)          0.542     2.018    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/CLK
    SLICE_X61Y157        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y157        FDRE (Prop_fdre_C_Q)         0.100     2.118 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/Q
                         net (fo=1, routed)           0.055     2.173    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1
    SLICE_X61Y157        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.154     1.600    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_iodelay_ctrl/mmcm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.630 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref/O
                         net (fo=62, routed)          0.741     2.371    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/CLK
    SLICE_X61Y157        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                         clock pessimism             -0.352     2.018    
    SLICE_X61Y157        FDRE (Hold_fdre_C_D)         0.047     2.065    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_diff_clock_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_diff_clock_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK          n/a            4.000         5.000       1.000      XADC_X0Y0        mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst/DCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1   mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1   mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  freq_refclk
  To Clock:  freq_refclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         freq_refclk
Waveform(ns):       { 1.094 1.719 }
Period(ns):         1.250
Sources:            { mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.250       0.178      PHASER_OUT_PHY_X1Y8  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X1Y8  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Low Pulse Width   Slow    PHASER_REF/CLKIN           n/a            0.482         0.625       0.143      PHASER_REF_X1Y1      mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.482         0.625       0.143      PHASER_IN_PHY_X1Y8   mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
Waveform(ns):       { 1.094 2.344 }
Period(ns):         2.500
Sources:            { mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.070         2.500       1.430      ILOGIC_X1Y101  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv
  To Clock:  iserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        8.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.478ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@1.094ns fall@6.094ns period=10.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@1.094ns fall@6.094ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@11.094ns - iserdes_clkdiv rise@1.094ns)
  Data Path Delay:        0.643ns  (logic 0.326ns (50.688%)  route 0.317ns (49.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.424ns = ( 15.518 - 11.094 ) 
    Source Clock Delay      (SCD):    5.152ns = ( 6.245 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      1.094     1.094 r  
    AD12                                              0.000     1.094 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     1.094    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     1.925 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     3.023    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.100 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          1.205     4.305    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.733 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.887 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.358     6.245    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y102        ISERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y102        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.326     6.571 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.317     6.889    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[3]
    IN_FIFO_X1Y8         IN_FIFO                                      r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     11.094    11.094 r  
    AD12                                              0.000    11.094 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    11.094    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    11.829 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001    12.830    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.903 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          1.076    13.979    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.373 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.518 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.518    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.369    15.887    
                         clock uncertainty           -0.052    15.836    
    IN_FIFO_X1Y8         IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.469    15.367    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                          -6.889    
  -------------------------------------------------------------------
                         slack                                  8.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv  {rise@1.094ns fall@6.094ns period=10.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@1.094ns fall@6.094ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@1.094ns - iserdes_clkdiv rise@1.094ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns = ( 4.068 - 1.094 ) 
    Source Clock Delay      (SCD):    2.742ns = ( 3.835 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      1.094     1.094 r  
    AD12                                              0.000     1.094 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     1.094    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     1.461 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     1.964    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.014 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          0.536     2.550    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.745 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.835 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     3.893 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     3.893    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_wr_enable
    IN_FIFO_X1Y8         IN_FIFO                                      r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      1.094     1.094 r  
    AD12                                              0.000     1.094 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     1.094    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     1.539 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     2.093    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.146 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          0.606     2.752    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     3.972 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.068 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.068    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.232     3.835    
    IN_FIFO_X1Y8         IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.012     3.823    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.823    
                         arrival time                           3.893    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv
Waveform(ns):       { 1.094 6.094 }
Period(ns):         10.000
Sources:            { mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IN_FIFO/WRCLK  n/a            2.126         10.000      7.874      IN_FIFO_X1Y8  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK  n/a            0.914         5.000       4.086      IN_FIFO_X1Y8  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK  n/a            0.914         5.000       4.086      IN_FIFO_X1Y8  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
Waveform(ns):       { 1.094 2.344 }
Period(ns):         2.500
Sources:            { mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.070         2.500       1.430      ILOGIC_X1Y114  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_1
  To Clock:  iserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        8.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.492ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@1.094ns fall@6.094ns period=10.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@1.094ns fall@6.094ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@11.094ns - iserdes_clkdiv_1 rise@1.094ns)
  Data Path Delay:        0.643ns  (logic 0.326ns (50.688%)  route 0.317ns (49.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.423ns = ( 15.517 - 11.094 ) 
    Source Clock Delay      (SCD):    5.137ns = ( 6.230 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      1.094     1.094 r  
    AD12                                              0.000     1.094 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     1.094    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     1.925 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     3.023    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.100 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          1.204     4.304    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.732 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.886 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.344     6.230    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y114        ISERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y114        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.326     6.556 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.317     6.874    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d1[3]
    IN_FIFO_X1Y9         IN_FIFO                                      r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     11.094    11.094 r  
    AD12                                              0.000    11.094 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    11.094    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    11.829 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001    12.830    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.903 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          1.075    13.978    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.372 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.517 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.517    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.369    15.886    
                         clock uncertainty           -0.052    15.835    
    IN_FIFO_X1Y9         IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.469    15.366    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                          -6.874    
  -------------------------------------------------------------------
                         slack                                  8.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_1  {rise@1.094ns fall@6.094ns period=10.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@1.094ns fall@6.094ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@1.094ns - iserdes_clkdiv_1 rise@1.094ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns = ( 4.067 - 1.094 ) 
    Source Clock Delay      (SCD):    2.741ns = ( 3.834 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      1.094     1.094 r  
    AD12                                              0.000     1.094 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     1.094    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     1.461 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     1.964    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.014 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          0.535     2.549    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.744 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.834 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     3.892 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     3.892    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_wr_enable
    IN_FIFO_X1Y9         IN_FIFO                                      r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      1.094     1.094 r  
    AD12                                              0.000     1.094 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     1.094    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     1.539 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     2.093    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.146 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          0.605     2.751    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     3.971 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.067 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.067    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.232     3.834    
    IN_FIFO_X1Y9         IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.012     3.822    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.822    
                         arrival time                           3.892    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_1
Waveform(ns):       { 1.094 6.094 }
Period(ns):         10.000
Sources:            { mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IN_FIFO/WRCLK  n/a            2.126         10.000      7.874      IN_FIFO_X1Y9  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/WRCLK  n/a            0.914         5.000       4.086      IN_FIFO_X1Y9  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK  n/a            0.914         5.000       4.086      IN_FIFO_X1Y9  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
Waveform(ns):       { 1.094 2.344 }
Period(ns):         2.500
Sources:            { mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.070         2.500       1.430      ILOGIC_X1Y126  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_2
  To Clock:  iserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        8.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.428ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_2  {rise@1.094ns fall@6.094ns period=10.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_2  {rise@1.094ns fall@6.094ns period=10.000ns})
  Path Group:             iserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_2 rise@11.094ns - iserdes_clkdiv_2 rise@1.094ns)
  Data Path Delay:        0.751ns  (logic 0.326ns (43.386%)  route 0.425ns (56.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 15.507 - 11.094 ) 
    Source Clock Delay      (SCD):    5.118ns = ( 6.211 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_2 rise edge)
                                                      1.094     1.094 r  
    AD12                                              0.000     1.094 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     1.094    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     1.925 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     3.023    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.100 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          1.192     4.292    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.720 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.874 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.337     6.211    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y127        ISERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y127        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.326     6.537 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.425     6.963    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[0]
    IN_FIFO_X1Y10        IN_FIFO                                      r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_2 rise edge)
                                                     11.094    11.094 r  
    AD12                                              0.000    11.094 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    11.094    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    11.829 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001    12.830    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.903 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          1.065    13.968    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.362 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.507 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.507    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y10        IN_FIFO                                      r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.367    15.874    
                         clock uncertainty           -0.052    15.823    
    IN_FIFO_X1Y10        IN_FIFO (Setup_in_fifo_WRCLK_D2[0])
                                                     -0.432    15.391    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         15.391    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                  8.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_2  {rise@1.094ns fall@6.094ns period=10.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_2  {rise@1.094ns fall@6.094ns period=10.000ns})
  Path Group:             iserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_2 rise@1.094ns - iserdes_clkdiv_2 rise@1.094ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns = ( 4.057 - 1.094 ) 
    Source Clock Delay      (SCD):    2.732ns = ( 3.825 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_2 rise edge)
                                                      1.094     1.094 r  
    AD12                                              0.000     1.094 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     1.094    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     1.461 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     1.964    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.014 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          0.526     2.540    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.735 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.825 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     3.883 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     3.883    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_wr_enable
    IN_FIFO_X1Y10        IN_FIFO                                      r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_2 rise edge)
                                                      1.094     1.094 r  
    AD12                                              0.000     1.094 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     1.094    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     1.539 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     2.093    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.146 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          0.595     2.741    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     3.961 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.057 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.057    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y10        IN_FIFO                                      r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.231     3.825    
    IN_FIFO_X1Y10        IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.012     3.813    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.813    
                         arrival time                           3.883    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_2
Waveform(ns):       { 1.094 6.094 }
Period(ns):         10.000
Sources:            { mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK  n/a            2.126         10.000      7.874      IN_FIFO_X1Y10  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/WRCLK  n/a            0.914         5.000       4.086      IN_FIFO_X1Y10  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK  n/a            0.914         5.000       4.086      IN_FIFO_X1Y10  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
Waveform(ns):       { 1.094 2.344 }
Period(ns):         2.500
Sources:            { mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.070         2.500       1.430      ILOGIC_X1Y138  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_3
  To Clock:  iserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        8.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.436ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_3  {rise@1.094ns fall@6.094ns period=10.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_3  {rise@1.094ns fall@6.094ns period=10.000ns})
  Path Group:             iserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_3 rise@11.094ns - iserdes_clkdiv_3 rise@1.094ns)
  Data Path Delay:        0.732ns  (logic 0.326ns (44.542%)  route 0.406ns (55.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 15.499 - 11.094 ) 
    Source Clock Delay      (SCD):    5.123ns = ( 6.216 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_3 rise edge)
                                                      1.094     1.094 r  
    AD12                                              0.000     1.094 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     1.094    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     1.925 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     3.023    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.100 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          1.184     4.284    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.712 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.866 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.350     6.216    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y140        ISERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y140        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.326     6.542 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.406     6.948    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d3[2]
    IN_FIFO_X1Y11        IN_FIFO                                      r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_3 rise edge)
                                                     11.094    11.094 r  
    AD12                                              0.000    11.094 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    11.094    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    11.829 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001    12.830    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.903 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          1.057    13.960    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.354 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.499 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.499    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y11        IN_FIFO                                      r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.367    15.866    
                         clock uncertainty           -0.052    15.815    
    IN_FIFO_X1Y11        IN_FIFO (Setup_in_fifo_WRCLK_D3[2])
                                                     -0.430    15.385    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         15.385    
                         arrival time                          -6.948    
  -------------------------------------------------------------------
                         slack                                  8.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_3  {rise@1.094ns fall@6.094ns period=10.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_3  {rise@1.094ns fall@6.094ns period=10.000ns})
  Path Group:             iserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_3 rise@1.094ns - iserdes_clkdiv_3 rise@1.094ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 4.050 - 1.094 ) 
    Source Clock Delay      (SCD):    2.725ns = ( 3.818 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_3 rise edge)
                                                      1.094     1.094 r  
    AD12                                              0.000     1.094 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     1.094    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     1.461 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     1.964    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.014 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          0.519     2.533    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.728 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.818 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     3.876 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     3.876    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_wr_enable
    IN_FIFO_X1Y11        IN_FIFO                                      r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_3 rise edge)
                                                      1.094     1.094 r  
    AD12                                              0.000     1.094 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     1.094    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     1.539 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     2.093    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.146 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          0.588     2.734    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     3.954 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.050 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.050    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y11        IN_FIFO                                      r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.231     3.818    
    IN_FIFO_X1Y11        IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.012     3.806    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.806    
                         arrival time                           3.876    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_3
Waveform(ns):       { 1.094 6.094 }
Period(ns):         10.000
Sources:            { mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK  n/a            2.126         10.000      7.874      IN_FIFO_X1Y11  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK  n/a            0.914         5.000       4.086      IN_FIFO_X1Y11  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK  n/a            0.914         5.000       4.086      IN_FIFO_X1Y11  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mem_refclk
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        1.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.715ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.418ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (mem_refclk rise@2.500ns - mem_refclk rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.576ns (48.690%)  route 0.607ns (51.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 5.384 - 2.500 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.930    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.007 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.968     2.975    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y1     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.576     3.551 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=2, routed)           0.607     4.158    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_ctl_mstr_empty
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      2.500     2.500 r  
    AD12                                              0.000     2.500 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.500    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     3.235 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001     4.236    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.309 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.075     5.384    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.255     5.640    
                         clock uncertainty           -0.056     5.584    
    PHY_CONTROL_X1Y2     PHY_CONTROL (Setup_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                     -0.008     5.576    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          5.576    
                         arrival time                          -4.158    
  -------------------------------------------------------------------
                         slack                                  1.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_refclk rise@0.000ns - mem_refclk rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.340ns (54.839%)  route 0.280ns (45.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.870    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.920 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.401     1.321    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y1     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.340     1.661 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=2, routed)           0.280     1.941    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_ctl_mstr_empty
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     1.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.593     1.646    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.161     1.484    
    PHY_CONTROL_X1Y2     PHY_CONTROL (Hold_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                      0.133     1.617    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_refclk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1 }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     PLLE2_ADV/CLKOUT1      n/a            1.071         2.500       1.429      PLLE2_ADV_X1Y1    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Max Period        n/a     PLLE2_ADV/CLKOUT1      n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Low Pulse Width   Fast    PHY_CONTROL/MEMREFCLK  n/a            0.535         1.250       0.715      PHY_CONTROL_X1Y1  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHY_CONTROL/MEMREFCLK  n/a            0.535         1.250       0.715      PHY_CONTROL_X1Y1  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.369ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk rise@2.500ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.459ns (61.176%)  route 0.291ns (38.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.832ns = ( 8.332 - 2.500 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.930    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.007 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.198     3.205    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.288 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     5.950 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.459     6.409 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.291     6.700    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y108        ODDR                                         r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    AD12                                              0.000     2.500 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.500    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     3.235 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001     4.236    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.309 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.070     5.379    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     7.406 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     8.031 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.301     8.332    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y108        ODDR                                         r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.419     8.751    
                         clock uncertainty           -0.056     8.695    
    OLOGIC_X1Y108        ODDR (Setup_oddr_C_D1)      -0.558     8.137    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          8.137    
                         arrival time                          -6.700    
  -------------------------------------------------------------------
                         slack                                  1.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.346ns (71.752%)  route 0.136ns (28.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.280ns
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.870    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.920 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.527     1.447    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.261 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.800 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     4.146 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.136     4.282    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y108        ODDR                                         r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     1.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.596     1.649    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.507 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     4.080 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.200     4.280    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y108        ODDR                                         r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.280     4.000    
    OLOGIC_X1Y108        ODDR (Hold_oddr_C_D1)       -0.087     3.913    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -3.913    
                         arrival time                           4.282    
  -------------------------------------------------------------------
                         slack                                  0.369    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ODDR/C   n/a            1.070         2.500       1.430      OLOGIC_X1Y108  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        4.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.011ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.552ns (65.854%)  route 0.286ns (34.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns = ( 10.338 - 5.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.930    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.007 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.198     3.205    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.288 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.429 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.429    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.552     5.981 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[0]
                         net (fo=1, routed)           0.286     6.267    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[24]
    OLOGIC_X1Y109        OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001     6.736    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.809 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.070     7.879    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.906 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.039 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.299    10.338    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y109        OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.389    10.728    
                         clock uncertainty           -0.056    10.672    
    OLOGIC_X1Y109        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.394    10.278    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.278    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                  4.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.150ns (52.592%)  route 0.135ns (47.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.795ns
    Source Clock Delay      (SCD):    3.344ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.870    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.920 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.527     1.447    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.261 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.344 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.344    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.150     3.494 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[2]
                         net (fo=1, routed)           0.135     3.629    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[10]
    OLOGIC_X1Y103        OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     1.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.596     1.649    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.507 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.595 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.200     3.795    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y103        OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.251     3.544    
    OLOGIC_X1Y103        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     3.565    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.565    
                         arrival time                           3.629    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126         5.000       2.874      OUT_FIFO_X1Y8  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            0.914         2.500       1.586      OUT_FIFO_X1Y8  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK  n/a            0.914         2.500       1.586      OUT_FIFO_X1Y8  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        1.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_1 rise@2.500ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.459ns (61.176%)  route 0.291ns (38.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.810ns = ( 8.310 - 2.500 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.930    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.007 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.188     3.195    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.278 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     5.940 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.459     6.399 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.291     6.690    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y120        ODDR                                         r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    AD12                                              0.000     2.500 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.500    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     3.235 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001     4.236    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.309 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.061     5.370    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     7.397 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     8.022 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.288     8.310    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y120        ODDR                                         r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.418     8.728    
                         clock uncertainty           -0.056     8.672    
    OLOGIC_X1Y120        ODDR (Setup_oddr_C_D1)      -0.558     8.114    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          8.114    
                         arrival time                          -6.690    
  -------------------------------------------------------------------
                         slack                                  1.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.346ns (71.752%)  route 0.136ns (28.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.870    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.920 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.518     1.438    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.252 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.791 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     4.137 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.136     4.273    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y120        ODDR                                         r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     1.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.586     1.639    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.497 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     4.070 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.194     4.264    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y120        ODDR                                         r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.279     3.985    
    OLOGIC_X1Y120        ODDR (Hold_oddr_C_D1)       -0.087     3.898    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -3.898    
                         arrival time                           4.273    
  -------------------------------------------------------------------
                         slack                                  0.375    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ODDR/C   n/a            1.070         2.500       1.430      OLOGIC_X1Y120  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        4.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.001ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.552ns (65.854%)  route 0.286ns (34.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.319ns = ( 10.319 - 5.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.930    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.007 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.188     3.195    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.278 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.419 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.419    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.552     5.971 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[0]
                         net (fo=1, routed)           0.286     6.257    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y121        OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001     6.736    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.809 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.061     7.870    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.897 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.030 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.289    10.319    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y121        OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.388    10.708    
                         clock uncertainty           -0.056    10.652    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.394    10.258    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.258    
                         arrival time                          -6.257    
  -------------------------------------------------------------------
                         slack                                  4.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.150ns (52.592%)  route 0.135ns (47.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.781ns
    Source Clock Delay      (SCD):    3.335ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.870    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.920 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.518     1.438    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.252 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.335 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.335    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.150     3.485 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[2]
                         net (fo=1, routed)           0.135     3.620    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y115        OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     1.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.586     1.639    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.497 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.585 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.196     3.781    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y115        OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.250     3.531    
    OLOGIC_X1Y115        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     3.552    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.552    
                         arrival time                           3.620    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126         5.000       2.874      OUT_FIFO_X1Y9  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            0.914         2.500       1.586      OUT_FIFO_X1Y9  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK  n/a            0.914         2.500       1.586      OUT_FIFO_X1Y9  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clk_2

Setup :            0  Failing Endpoints,  Worst Slack        1.432ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.371ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_2 rise@2.500ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.459ns (61.176%)  route 0.291ns (38.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 8.327 - 2.500 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.930    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.007 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.198     3.205    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.288 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     5.950 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.459     6.409 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.291     6.700    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y132        ODDR                                         r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    AD12                                              0.000     2.500 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.500    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     3.235 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001     4.236    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.309 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.070     5.379    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     7.406 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     8.031 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.296     8.327    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y132        ODDR                                         r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.419     8.746    
                         clock uncertainty           -0.056     8.690    
    OLOGIC_X1Y132        ODDR (Setup_oddr_C_D1)      -0.558     8.132    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          8.132    
                         arrival time                          -6.700    
  -------------------------------------------------------------------
                         slack                                  1.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.346ns (71.752%)  route 0.136ns (28.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.278ns
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.870    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.920 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.527     1.447    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.261 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.800 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     4.146 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.136     4.282    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y132        ODDR                                         r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     1.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.596     1.649    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.507 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     4.080 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.198     4.278    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y132        ODDR                                         r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.280     3.998    
    OLOGIC_X1Y132        ODDR (Hold_oddr_C_D1)       -0.087     3.911    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -3.911    
                         arrival time                           4.282    
  -------------------------------------------------------------------
                         slack                                  0.371    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_2
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ODDR/C   n/a            1.070         2.500       1.430      OLOGIC_X1Y132  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        4.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.552ns (65.854%)  route 0.286ns (34.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 10.333 - 5.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.930    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.007 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.198     3.205    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.288 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.429 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.429    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.552     5.981 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[0]
                         net (fo=1, routed)           0.286     6.267    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y133        OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001     6.736    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.809 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.070     7.879    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.906 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.039 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.294    10.333    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y133        OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.389    10.723    
                         clock uncertainty           -0.056    10.667    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.394    10.273    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.273    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                  4.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.150ns (52.592%)  route 0.135ns (47.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    3.344ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.870    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.920 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.527     1.447    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.261 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.344 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.344    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.150     3.494 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[2]
                         net (fo=1, routed)           0.135     3.629    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y127        OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     1.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.596     1.649    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.507 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.595 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.198     3.793    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y127        OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.251     3.542    
    OLOGIC_X1Y127        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     3.563    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.563    
                         arrival time                           3.629    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126         5.000       2.874      OUT_FIFO_X1Y10  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            0.914         2.500       1.586      OUT_FIFO_X1Y10  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK  n/a            0.914         2.500       1.586      OUT_FIFO_X1Y10  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clk_3

Setup :            0  Failing Endpoints,  Worst Slack        1.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.444ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_3 rise@2.500ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.459ns (61.176%)  route 0.291ns (38.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.830ns = ( 8.330 - 2.500 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.930    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.007 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.188     3.195    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.278 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     5.940 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.459     6.399 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.291     6.690    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y144        ODDR                                         r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    AD12                                              0.000     2.500 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.500    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     3.235 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001     4.236    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.309 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.061     5.370    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     7.397 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     8.022 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.308     8.330    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y144        ODDR                                         r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.418     8.748    
                         clock uncertainty           -0.056     8.692    
    OLOGIC_X1Y144        ODDR (Setup_oddr_C_D1)      -0.558     8.134    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          8.134    
                         arrival time                          -6.690    
  -------------------------------------------------------------------
                         slack                                  1.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.346ns (71.752%)  route 0.136ns (28.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.870    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.920 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.518     1.438    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.252 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.791 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     4.137 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.136     4.273    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y144        ODDR                                         r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     1.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.586     1.639    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.497 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     4.070 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.205     4.275    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y144        ODDR                                         r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.279     3.996    
    OLOGIC_X1Y144        ODDR (Hold_oddr_C_D1)       -0.087     3.909    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -3.909    
                         arrival time                           4.273    
  -------------------------------------------------------------------
                         slack                                  0.364    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_3
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ODDR/C   n/a            1.070         2.500       1.430      OLOGIC_X1Y144  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        3.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.850ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.552ns (54.699%)  route 0.457ns (45.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.339ns = ( 10.339 - 5.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.930    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.007 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.188     3.195    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.278 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.419 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.419    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.552     5.971 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[2]
                         net (fo=1, routed)           0.457     6.428    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y139        OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001     6.736    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.809 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.061     7.870    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.897 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.030 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.309    10.339    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y139        OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.388    10.728    
                         clock uncertainty           -0.056    10.672    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.394    10.278    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.278    
                         arrival time                          -6.428    
  -------------------------------------------------------------------
                         slack                                  3.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.150ns (52.408%)  route 0.136ns (47.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.791ns
    Source Clock Delay      (SCD):    3.335ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.870    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.920 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.518     1.438    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.252 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.335 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.335    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.150     3.485 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[0]
                         net (fo=1, routed)           0.136     3.621    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[4]
    OLOGIC_X1Y139        OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     1.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.586     1.639    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.497 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.585 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.206     3.791    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y139        OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.250     3.541    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.021     3.562    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.562    
                         arrival time                           3.621    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126         5.000       2.874      OUT_FIFO_X1Y11  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            0.914         2.500       1.586      OUT_FIFO_X1Y11  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK  n/a            0.914         2.500       1.586      OUT_FIFO_X1Y11  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_4
  To Clock:  oserdes_clk_4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_4
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.070         2.500       1.430      OLOGIC_X1Y51  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_4
  To Clock:  oserdes_clkdiv_4

Setup :            0  Failing Endpoints,  Worst Slack        9.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.013ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_4 rise@10.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.552ns (65.854%)  route 0.286ns (34.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 15.130 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.930    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.007 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.962     2.969    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.052 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.193 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=3, routed)           0.000     5.193    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q0[0])
                                                      0.552     5.745 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q0[0]
                         net (fo=1, routed)           0.286     6.031    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[0]
    OLOGIC_X1Y51         OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001    11.736    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.809 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.860    12.669    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.696 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.829 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=3, routed)           0.301    15.130    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y51         OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.363    15.494    
                         clock uncertainty           -0.056    15.438    
    OLOGIC_X1Y51         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.394    15.044    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -6.031    
  -------------------------------------------------------------------
                         slack                                  9.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.154ns (53.247%)  route 0.135ns (46.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.655ns
    Source Clock Delay      (SCD):    3.221ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.870    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.920 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.404     1.324    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.138 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.221 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=3, routed)           0.000     3.221    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.154     3.375 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[2]
                         net (fo=1, routed)           0.135     3.510    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X1Y52         OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     1.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.456     1.509    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.367 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.455 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=3, routed)           0.200     3.655    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y52         OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.234     3.421    
    OLOGIC_X1Y52         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     3.442    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.442    
                         arrival time                           3.510    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_4
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126         10.000      7.874      OUT_FIFO_X1Y4  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK  n/a            0.914         5.000       4.086      OUT_FIFO_X1Y4  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914         5.000       4.086      OUT_FIFO_X1Y4  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_5
  To Clock:  oserdes_clk_5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_5
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.070         2.500       1.430      OLOGIC_X1Y69  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_5
  To Clock:  oserdes_clkdiv_5

Setup :            0  Failing Endpoints,  Worst Slack        9.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.001ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_5 rise@10.000ns - oserdes_clkdiv_5 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.552ns (65.854%)  route 0.286ns (34.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 15.109 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.930    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.007 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.952     2.959    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.042 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.183 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=4, routed)           0.000     5.183    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.552     5.735 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[4]
                         net (fo=1, routed)           0.286     6.021    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[4]
    OLOGIC_X1Y69         OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001    11.736    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.809 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.851    12.660    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.687 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.820 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=4, routed)           0.289    15.109    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.362    15.472    
                         clock uncertainty           -0.056    15.416    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.394    15.022    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                          -6.021    
  -------------------------------------------------------------------
                         slack                                  9.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_5 rise@0.000ns - oserdes_clkdiv_5 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.155ns (53.408%)  route 0.135ns (46.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.640ns
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.870    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.920 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.395     1.315    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.129 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.212 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=4, routed)           0.000     3.212    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[2])
                                                      0.155     3.367 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q4[2]
                         net (fo=1, routed)           0.135     3.502    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[2]
    OLOGIC_X1Y67         OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     1.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.446     1.499    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.357 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.445 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=4, routed)           0.195     3.640    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y67         OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.233     3.407    
    OLOGIC_X1Y67         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     3.428    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.428    
                         arrival time                           3.502    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_5
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126         10.000      7.874      OUT_FIFO_X1Y5  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            0.914         5.000       4.086      OUT_FIFO_X1Y5  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914         5.000       4.086      OUT_FIFO_X1Y5  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_6
  To Clock:  oserdes_clk_6

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_6
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.070         2.500       1.430      OLOGIC_X1Y81  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_6
  To Clock:  oserdes_clkdiv_6

Setup :            0  Failing Endpoints,  Worst Slack        9.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.006ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_6 rise@10.000ns - oserdes_clkdiv_6 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.552ns (65.854%)  route 0.286ns (34.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns = ( 15.123 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.930    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.007 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.962     2.969    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.052 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.193 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.193    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.552     5.745 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[4]
                         net (fo=1, routed)           0.286     6.031    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[32]
    OLOGIC_X1Y81         OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001    11.736    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.809 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.860    12.669    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.696 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.829 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.294    15.123    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.363    15.487    
                         clock uncertainty           -0.056    15.431    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.394    15.037    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                          -6.031    
  -------------------------------------------------------------------
                         slack                                  9.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_6 rise@0.000ns - oserdes_clkdiv_6 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.150ns (52.592%)  route 0.135ns (47.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.653ns
    Source Clock Delay      (SCD):    3.221ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.870    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.920 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.404     1.324    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.138 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.221 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.221    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.150     3.371 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[2]
                         net (fo=1, routed)           0.135     3.506    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[2]
    OLOGIC_X1Y77         OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     1.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.456     1.509    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.367 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.455 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.198     3.653    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.234     3.419    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     3.440    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.440    
                         arrival time                           3.506    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_6
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126         10.000      7.874      OUT_FIFO_X1Y6  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK  n/a            0.914         5.000       4.086      OUT_FIFO_X1Y6  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914         5.000       4.086      OUT_FIFO_X1Y6  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_7
  To Clock:  oserdes_clk_7

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_7
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.070         2.500       1.430      OLOGIC_X1Y88  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_7
  To Clock:  oserdes_clkdiv_7

Setup :            0  Failing Endpoints,  Worst Slack        8.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.850ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_7  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_7 rise@10.000ns - oserdes_clkdiv_7 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.552ns (54.699%)  route 0.457ns (45.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.930    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.007 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.952     2.959    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.042 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.183 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     5.183    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.552     5.735 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[2]
                         net (fo=1, routed)           0.457     6.192    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X1Y89         OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001    11.736    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.809 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.851    12.660    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.687 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.820 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.309    15.129    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.362    15.492    
                         clock uncertainty           -0.056    15.436    
    OLOGIC_X1Y89         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.394    15.042    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                          -6.192    
  -------------------------------------------------------------------
                         slack                                  8.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_7  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_7 rise@0.000ns - oserdes_clkdiv_7 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.150ns (52.408%)  route 0.136ns (47.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.651ns
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.870    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.920 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.395     1.315    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.129 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.212 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     3.212    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.150     3.362 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[0]
                         net (fo=1, routed)           0.136     3.498    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[4]
    OLOGIC_X1Y89         OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     1.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.446     1.499    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.357 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.445 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.206     3.651    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.233     3.418    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.021     3.439    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.439    
                         arrival time                           3.498    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_7
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126         10.000      7.874      OUT_FIFO_X1Y7  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            0.914         5.000       4.086      OUT_FIFO_X1Y7  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914         5.000       4.086      OUT_FIFO_X1Y7  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk3_out
  To Clock:  pll_clk3_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk3_out
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I             n/a            1.409         10.000      8.592      BUFHCE_X1Y12     mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        0.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[207].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        9.023ns  (logic 0.259ns (2.871%)  route 8.764ns (97.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.341ns = ( 13.341 - 10.000 ) 
    Source Clock Delay      (SCD):    3.749ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.930    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.007 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.155     3.162    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103     3.265 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.790     4.055    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.987     0.068 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.130     2.198    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.291 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       1.458     3.749    mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X38Y103        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.259     4.008 r  mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/Q
                         net (fo=262, routed)         8.764    12.771    mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[207].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y51         RAMB36E1                                     r  mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[207].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001    11.736    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.809 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.043    12.852    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.066    12.918 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.722    13.640    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.694     9.946 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.005    11.951    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.034 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       1.307    13.341    mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[207].ram.r/prim_init.ram/clka
    RAMB36_X1Y51         RAMB36E1                                     r  mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[207].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.256    13.597    
                         clock uncertainty           -0.060    13.537    
    RAMB36_X1Y51         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.416    13.121    mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[207].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.121    
                         arrival time                         -12.771    
  -------------------------------------------------------------------
                         slack                                  0.350    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.260%)  route 0.095ns (48.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.870    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.385     1.305    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.023     1.328 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.352     1.680    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.675     0.005 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.940     0.945    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.971 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       0.579     1.550    mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X72Y124        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y124        FDRE (Prop_fdre_C_Q)         0.100     1.650 r  mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][6]/Q
                         net (fo=1, routed)           0.095     1.746    mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/DIA0
    SLICE_X70Y124        RAMD32                                       r  mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     1.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.053 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.443     1.496    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.045     1.541 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.513     2.054    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.995     0.059 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.007     1.066    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.096 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       0.796     1.892    mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X70Y124        RAMD32                                       r  mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/CLK
                         clock pessimism             -0.330     1.561    
    SLICE_X70Y124        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.692    mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pll_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y3  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKFBIN    n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1     mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBIN
Low Pulse Width   Fast    PHY_CONTROL/PHYCLK    n/a            1.250         5.000       3.750      PHY_CONTROL_X1Y1    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
High Pulse Width  Slow    PHY_CONTROL/PHYCLK    n/a            1.250         5.000       3.750      PHY_CONTROL_X1Y2    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfbout
  To Clock:  pll_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y1  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  sync_pulse

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_pulse
Waveform(ns):       { 1.094 3.594 }
Period(ns):         40.000
Sources:            { mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PLLE2_ADV/CLKOUT2     n/a            1.071         40.000      38.929     PLLE2_ADV_X1Y1      mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
Max Period        n/a     PLLE2_ADV/CLKOUT2     n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y1      mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_IN_PHY_X1Y8  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/SYNCIN



---------------------------------------------------------------------------------------------------
From Clock:  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
  To Clock:  core_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        1.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 jesd204_rx_0_i/inst/i_rx_ctrl/en_align_reg/C
                            (rising edge-triggered cell FDRE clocked by jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt4_jesd204_phy_0_gt_i/gtxe2_i/RXMCOMMAALIGNEN
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by core_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             core_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (core_clk_p rise@4.000ns - jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.223ns (5.765%)  route 3.645ns (94.235%))
  Logic Levels:           0  
  Clock Path Skew:        1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.682ns = ( 7.682 - 4.000 ) 
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inter_rx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.975 r  BUFG_inter_rx_out/O
                         net (fo=10962, routed)       1.278     2.253    jesd204_rx_0_i/inst/i_rx_ctrl/clk
    SLICE_X143Y220       FDRE                                         r  jesd204_rx_0_i/inst/i_rx_ctrl/en_align_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y220       FDRE (Prop_fdre_C_Q)         0.223     2.476 r  jesd204_rx_0_i/inst/i_rx_ctrl/en_align_reg/Q
                         net (fo=16, routed)          3.645     6.121    jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt4_jesd204_phy_0_gt_i/gt4_rxmcommaalignen_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt4_jesd204_phy_0_gt_i/gtxe2_i/RXMCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_p rise edge)
                                                      4.000     4.000 r  
    D27                                               0.000     4.000 r  core_clk_p (IN)
                         net (fo=0)                   0.000     4.000    core_clk_p
    D27                  IBUFDS (Prop_ibufds_I_O)     0.755     4.755 r  IBUFDS_core_clk/O
                         net (fo=1, routed)           1.523     6.278    core_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.361 r  BUFG_core_clk/O
                         net (fo=92, routed)          1.320     7.682    jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt4_jesd204_phy_0_gt_i/gt4_rxusrclk2_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt4_jesd204_phy_0_gt_i/gtxe2_i/RXUSRCLK2
                         clock pessimism              0.000     7.682    
                         clock uncertainty           -0.035     7.646    
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXMCOMMAALIGNEN)
                                                     -0.399     7.247    jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt4_jesd204_phy_0_gt_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                          7.247    
                         arrival time                          -6.121    
  -------------------------------------------------------------------
                         slack                                  1.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 jesd204_rx_0_i/inst/i_rx_ctrl/en_align_reg/C
                            (rising edge-triggered cell FDRE clocked by jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt2_jesd204_phy_0_gt_i/gtxe2_i/RXMCOMMAALIGNEN
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by core_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             core_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_p rise@0.000ns - jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.100ns (6.233%)  route 1.504ns (93.767%))
  Logic Levels:           0  
  Clock Path Skew:        1.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inter_rx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.370 r  BUFG_inter_rx_out/O
                         net (fo=10962, routed)       0.568     0.938    jesd204_rx_0_i/inst/i_rx_ctrl/clk
    SLICE_X143Y220       FDRE                                         r  jesd204_rx_0_i/inst/i_rx_ctrl/en_align_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y220       FDRE (Prop_fdre_C_Q)         0.100     1.038 r  jesd204_rx_0_i/inst/i_rx_ctrl/en_align_reg/Q
                         net (fo=16, routed)          1.504     2.542    jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt2_jesd204_phy_0_gt_i/gt2_rxmcommaalignen_in
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                                r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt2_jesd204_phy_0_gt_i/gtxe2_i/RXMCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_p rise edge)
                                                      0.000     0.000 r  
    D27                                               0.000     0.000 r  core_clk_p (IN)
                         net (fo=0)                   0.000     0.000    core_clk_p
    D27                  IBUFDS (Prop_ibufds_I_O)     0.530     0.530 r  IBUFDS_core_clk/O
                         net (fo=1, routed)           0.784     1.314    core_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.344 r  BUFG_core_clk/O
                         net (fo=92, routed)          0.960     2.304    jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt2_jesd204_phy_0_gt_i/gt2_rxusrclk2_in
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                                r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt2_jesd204_phy_0_gt_i/gtxe2_i/RXUSRCLK2
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.035     2.340    
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL (Hold_gtxe2_channel_RXUSRCLK2_RXMCOMMAALIGNEN)
                                                      0.119     2.459    jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt2_jesd204_phy_0_gt_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.459    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.084    





---------------------------------------------------------------------------------------------------
From Clock:  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0_rgmii_rx_clk
  To Clock:  eth_rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.415ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 eth_rgmii_rd[2]
                            (input port clocked by mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth_rgmii_rxc fall@4.000ns - mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        1.874ns  (logic 1.874ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        0.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.911ns = ( 12.911 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    AK13                                              0.000     2.500 r  eth_rgmii_rd[2] (IN)
                         net (fo=0)                   0.000     2.500    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[2]
    AK13                 IBUF (Prop_ibuf_I_O)         0.391     2.891 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.891    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_ibuf_2
    IDELAY_X1Y59         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.374 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.374    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_delay_2
    ILOGIC_X1Y59         IDDR                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    AG10                                              0.000     4.000 f  eth_rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AG10                 IBUF (Prop_ibuf_I_O)         0.118     4.118 f  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.305    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y5           BUFIO (Prop_bufio_I_O)       0.482     4.787 f  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.124     4.911    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y59         IDDR                                         f  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     4.911    
                         clock uncertainty           -0.025     4.886    
    ILOGIC_X1Y59         IDDR (Setup_iddr_C_D)       -0.003     4.883    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.883    
                         arrival time                          -4.374    
  -------------------------------------------------------------------
                         slack                                  0.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 eth_rgmii_rx_ctl
                            (input port clocked by mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by eth_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth_rgmii_rxc fall@-4.000ns - mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 1.948ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 6.573 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    AH11                                              0.000    -2.800 r  eth_rgmii_rx_ctl (IN)
                         net (fo=0)                   0.000    -2.800    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl
    AH11                 IBUF (Prop_ibuf_I_O)         0.629    -2.171 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.171    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X1Y64         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -0.852 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -0.852    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X1Y64         IDDR                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rgmii_rxc fall edge)
                                                     -4.000    -4.000 f  
    AG10                                              0.000    -4.000 f  eth_rgmii_rxc (IN)
                         net (fo=0)                   0.000    -4.000    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AG10                 IBUF (Prop_ibuf_I_O)         0.736    -3.264 f  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -2.910    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y5           BUFIO (Prop_bufio_I_O)       1.140    -1.770 f  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.343    -1.427    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y64         IDDR                                         f  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -1.427    
                         clock uncertainty            0.025    -1.402    
    ILOGIC_X1Y64         IDDR (Hold_iddr_C_D)         0.135    -1.267    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          1.267    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  0.415    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  eth_rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        5.151ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.151ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by eth_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.840ns  (logic 0.223ns (26.545%)  route 0.617ns (73.455%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59                                     0.000     0.000 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
    SLICE_X111Y59        FDSE (Prop_fdse_C_Q)         0.223     0.223 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/Q
                         net (fo=3, routed)           0.617     0.840    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/filter_enable_reg[0]
    SLICE_X117Y63        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X117Y63        FDRE (Setup_fdre_C_D)       -0.009     5.991    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.991    
                         arrival time                          -0.840    
  -------------------------------------------------------------------
                         slack                                  5.151    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_p
  To Clock:  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.412ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt5_jesd204_phy_0_gt_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by core_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            jesd204_rx_0_i/inst/i_input_pipeline_stage/out_reg[275]/D
                            (rising edge-triggered cell FDRE clocked by jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK rise@4.000ns - core_clk_p rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 1.009ns (59.249%)  route 0.694ns (40.751%))
  Logic Levels:           0  
  Clock Path Skew:        -1.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.061ns = ( 6.061 - 4.000 ) 
    Source Clock Delay      (SCD):    4.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_p rise edge)
                                                      0.000     0.000 r  
    D27                                               0.000     0.000 r  core_clk_p (IN)
                         net (fo=0)                   0.000     0.000    core_clk_p
    D27                  IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  IBUFDS_core_clk/O
                         net (fo=1, routed)           1.634     2.467    core_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.560 r  BUFG_core_clk/O
                         net (fo=92, routed)          1.460     4.020    jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt5_jesd204_phy_0_gt_i/gt5_rxusrclk2_in
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                                r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt5_jesd204_phy_0_gt_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[19])
                                                      1.009     5.029 r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt5_jesd204_phy_0_gt_i/gtxe2_i/RXDATA[19]
                         net (fo=1, routed)           0.694     5.723    jesd204_rx_0_i/inst/i_input_pipeline_stage/phy_data[255][275]
    SLICE_X133Y206       FDRE                                         r  jesd204_rx_0_i/inst/i_input_pipeline_stage/out_reg[275]/D
  -------------------------------------------------------------------    -------------------

                         (clock jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inter_rx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.912 r  BUFG_inter_rx_out/O
                         net (fo=10962, routed)       1.149     6.061    jesd204_rx_0_i/inst/i_input_pipeline_stage/clk
    SLICE_X133Y206       FDRE                                         r  jesd204_rx_0_i/inst/i_input_pipeline_stage/out_reg[275]/C
                         clock pessimism              0.000     6.061    
                         clock uncertainty           -0.035     6.026    
    SLICE_X133Y206       FDRE (Setup_fdre_C_D)       -0.019     6.007    jesd204_rx_0_i/inst/i_input_pipeline_stage/out_reg[275]
  -------------------------------------------------------------------
                         required time                          6.007    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                  0.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.412ns  (arrival time - required time)
  Source:                 jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt7_jesd204_phy_0_gt_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by core_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            jesd204_rx_0_i/inst/i_input_pipeline_stage/out_reg[348]/D
                            (rising edge-triggered cell FDRE clocked by jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK rise@0.000ns - core_clk_p rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.603ns (81.113%)  route 0.140ns (18.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_p rise edge)
                                                      0.000     0.000 r  
    D27                                               0.000     0.000 r  core_clk_p (IN)
                         net (fo=0)                   0.000     0.000    core_clk_p
    D27                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  IBUFDS_core_clk/O
                         net (fo=1, routed)           0.717     1.173    core_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.199 r  BUFG_core_clk/O
                         net (fo=92, routed)          0.739     1.939    jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt7_jesd204_phy_0_gt_i/gt7_rxusrclk2_in
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                                r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt7_jesd204_phy_0_gt_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[28])
                                                      0.603     2.542 r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt7_jesd204_phy_0_gt_i/gtxe2_i/RXDATA[28]
                         net (fo=1, routed)           0.140     2.682    jesd204_rx_0_i/inst/i_input_pipeline_stage/phy_data[255][348]
    SLICE_X145Y215       FDRE                                         r  jesd204_rx_0_i/inst/i_input_pipeline_stage/out_reg[348]/D
  -------------------------------------------------------------------    -------------------

                         (clock jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inter_rx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.411 r  BUFG_inter_rx_out/O
                         net (fo=10962, routed)       0.777     1.188    jesd204_rx_0_i/inst/i_input_pipeline_stage/clk
    SLICE_X145Y215       FDRE                                         r  jesd204_rx_0_i/inst/i_input_pipeline_stage/out_reg[348]/C
                         clock pessimism              0.000     1.188    
                         clock uncertainty            0.035     1.223    
    SLICE_X145Y215       FDRE (Hold_fdre_C_D)         0.047     1.270    jesd204_rx_0_i/inst/i_input_pipeline_stage/out_reg[348]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  1.412    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.067ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.067ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.928ns  (logic 0.223ns (24.042%)  route 0.705ns (75.958%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y110                                     0.000     0.000 r  mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X37Y110        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.705     0.928    mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X23Y110        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X23Y110        FDRE (Setup_fdre_C_D)       -0.005     9.995    mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.995    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                  9.067    





---------------------------------------------------------------------------------------------------
From Clock:  eth_rgmii_rxc
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.246ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.775ns  (logic 0.223ns (28.760%)  route 0.552ns (71.240%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y64                                     0.000     0.000 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[5]/C
    SLICE_X121Y64        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[5]/Q
                         net (fo=1, routed)           0.552     0.775    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[5].sync_accum_gray_i/Q[0]
    SLICE_X122Y60        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X122Y60        FDRE (Setup_fdre_C_D)        0.021     6.021    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.021    
                         arrival time                          -0.775    
  -------------------------------------------------------------------
                         slack                                  5.246    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1_1
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.658ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0_1 rise@8.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.564ns  (logic 0.204ns (36.190%)  route 0.360ns (63.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.611ns = ( 12.611 - 8.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 7.081 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       1.936     3.936    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.498    -0.562 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469     1.907    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_out2_mb_subsystem_axi_ethernet_0_refclk_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.000 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=87, routed)          1.571     3.571    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.648 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.702     5.350    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.443 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.638     7.081    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X144Y68        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y68        FDRE (Prop_fdre_C_Q)         0.204     7.285 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.360     7.645    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int
    SLICE_X145Y66        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       1.776     9.776    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.195     5.581 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     7.917    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_out2_mb_subsystem_axi_ethernet_0_refclk_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     8.000 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=87, routed)          1.380     9.380    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.453 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    11.023    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.106 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1897, routed)        1.505    12.611    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X145Y66        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/C
                         clock pessimism              0.195    12.806    
                         clock uncertainty           -0.195    12.611    
    SLICE_X145Y66        FDRE (Setup_fdre_C_D)       -0.111    12.500    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                  4.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.658ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0_1 rise@0.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.094%)  route 0.104ns (50.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    2.210ns = ( 4.210 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       0.761     2.761    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.914     0.847 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     1.974    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_out2_mb_subsystem_axi_ethernet_0_refclk_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.000 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=87, routed)          0.671     2.671    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.721 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771     3.492    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.518 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.692     4.210    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X144Y68        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y68        FDRE (Prop_fdre_C_Q)         0.100     4.310 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.104     4.414    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int
    SLICE_X145Y66        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       1.030     1.030    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.226 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196    -0.030    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_out2_mb_subsystem_axi_ethernet_0_refclk_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.000 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=87, routed)          0.905     0.905    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.958 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     1.795    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.825 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1897, routed)        0.933     2.758    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X145Y66        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/C
                         clock pessimism             -0.237     2.521    
                         clock uncertainty            0.195     2.716    
    SLICE_X145Y66        FDRE (Hold_fdre_C_D)         0.040     2.756    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -2.756    
                         arrival time                           4.414    
  -------------------------------------------------------------------
                         slack                                  1.658    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.977ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.001ns  (logic 0.266ns (6.649%)  route 3.735ns (93.351%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59                                      0.000     0.000 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=157, routed)         3.149     3.372    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/DPRA1
    SLICE_X116Y56        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.043     3.415 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.585     4.001    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst11_out
    SLICE_X105Y59        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X105Y59        FDRE (Setup_fdre_C_D)       -0.022     5.978    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[18]
  -------------------------------------------------------------------
                         required time                          5.978    
                         arrival time                          -4.001    
  -------------------------------------------------------------------
                         slack                                  1.977    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clkout1_1

Setup :            0  Failing Endpoints,  Worst Slack        0.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.674ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clkout1_1 rise@2.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.223ns (30.249%)  route 0.514ns (69.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 6.555 - 2.000 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       1.936     1.936    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.498    -2.562 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    -0.093    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_out2_mb_subsystem_axi_ethernet_0_refclk_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=87, routed)          1.571     1.571    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.648 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     3.350    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.443 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1897, routed)        1.583     5.026    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/tx_axi_clk
    SLICE_X109Y66        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y66        FDRE (Prop_fdre_C_Q)         0.223     5.249 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/tx_reset_reg/Q
                         net (fo=350, routed)         0.514     5.763    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_in
    SLICE_X120Y68        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       1.776     3.776    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.195    -0.419 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     1.917    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_out2_mb_subsystem_axi_ethernet_0_refclk_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.000 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=87, routed)          1.380     3.380    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.453 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.570     5.023    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     5.106 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.449     6.555    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
    SLICE_X120Y68        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/C
                         clock pessimism              0.195     6.750    
                         clock uncertainty           -0.195     6.555    
    SLICE_X120Y68        FDRE (Setup_fdre_C_D)        0.021     6.576    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.576    
                         arrival time                          -5.763    
  -------------------------------------------------------------------
                         slack                                  0.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.674ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clkout1_1 rise@2.000ns - clkout0_1 rise@8.000ns)
  Data Path Delay:        0.223ns  (logic 0.100ns (44.843%)  route 0.123ns (55.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 4.720 - 2.000 ) 
    Source Clock Delay      (SCD):    2.176ns = ( 10.176 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       0.761     8.761    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.914     6.847 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     7.974    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_out2_mb_subsystem_axi_ethernet_0_refclk_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     8.000 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=87, routed)          0.671     8.671    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.721 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     9.492    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.518 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1897, routed)        0.658    10.176    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/tx_axi_clk
    SLICE_X109Y66        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y66        FDRE (Prop_fdre_C_Q)         0.100    10.276 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/tx_reset_reg/Q
                         net (fo=350, routed)         0.123    10.399    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_in
    SLICE_X109Y67        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       1.030     3.030    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.256     0.774 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.970    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_out2_mb_subsystem_axi_ethernet_0_refclk_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.000 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=87, routed)          0.905     2.905    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.958 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.837     3.795    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.825 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.895     4.720    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/clk
    SLICE_X109Y67        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/C
                         clock pessimism             -0.237     4.483    
                         clock uncertainty            0.195     4.678    
    SLICE_X109Y67        FDRE (Hold_fdre_C_D)         0.047     4.725    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -4.725    
                         arrival time                          10.399    
  -------------------------------------------------------------------
                         slack                                  5.674    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.583ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_rgmii_tx_ctl
                            (output port clocked by mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0_rgmii_tx_clk fall@6.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.325ns  (logic 1.325ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        0.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.309ns = ( 9.309 - 6.000 ) 
    Source Clock Delay      (SCD):    2.823ns = ( 6.823 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 f  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       1.030     5.030    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.256     2.774 f  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     3.970    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_out2_mb_subsystem_axi_ethernet_0_refclk_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     4.000 f  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=87, routed)          0.905     4.905    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     4.958 f  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     5.795    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.825 f  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1897, routed)        0.998     6.823    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X1Y60         ODDR                                         f  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y60         ODDR (Prop_oddr_C_Q)         0.221     7.044 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.000     7.044    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf
    AK14                 OBUF (Prop_obuf_I_O)         1.104     8.148 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     8.148    eth_rgmii_tx_ctl
    AK14                                                              r  eth_rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0_rgmii_tx_clk fall edge)
                                                      6.000     6.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.000 f  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       0.761     6.761    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.914     4.847 f  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     5.974    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_out2_mb_subsystem_axi_ethernet_0_refclk_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     6.000 f  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=87, routed)          0.671     6.671    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     6.721 f  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771     7.492    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.518 f  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.743     8.261    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X1Y72         ODDR (Prop_oddr_C_Q)         0.192     8.453 f  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     8.453    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/I
    AE10                 OBUF (Prop_obuf_I_O)         0.856     9.309 f  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.309    eth_rgmii_txc
    AE10                                                              f  eth_rgmii_txc (OUT)
                         clock pessimism              0.237     9.546    
                         clock uncertainty           -0.195     9.351    
                         output delay                -0.750     8.601    
  -------------------------------------------------------------------
                         required time                          8.601    
                         arrival time                          -8.148    
  -------------------------------------------------------------------
                         slack                                  0.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_rgmii_td[2]
                            (output port clocked by mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0_rgmii_tx_clk rise@2.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.065ns  (logic 1.065ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.090ns = ( 6.090 - 2.000 ) 
    Source Clock Delay      (SCD):    2.266ns = ( 6.266 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 f  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       0.761     4.761    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.914     2.847 f  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     3.974    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_out2_mb_subsystem_axi_ethernet_0_refclk_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     4.000 f  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=87, routed)          0.671     4.671    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.721 f  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     5.492    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.518 f  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1897, routed)        0.748     6.266    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X1Y63         ODDR                                         f  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y63         ODDR (Prop_oddr_C_Q)         0.192     6.458 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     6.458    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_obuf_2
    AJ11                 OBUF (Prop_obuf_I_O)         0.873     7.331 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.331    eth_rgmii_td[2]
    AJ11                                                              r  eth_rgmii_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 f  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       1.030     3.030    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.256     0.774 f  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.970    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_out2_mb_subsystem_axi_ethernet_0_refclk_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.000 f  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=87, routed)          0.905     2.905    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.958 f  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.837     3.795    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.825 f  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.990     4.815    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X1Y72         ODDR (Prop_oddr_C_Q)         0.221     5.036 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     5.036    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/I
    AE10                 OBUF (Prop_obuf_I_O)         1.054     6.090 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     6.090    eth_rgmii_txc
    AE10                                                              r  eth_rgmii_txc (OUT)
                         clock pessimism             -0.237     5.853    
                         clock uncertainty            0.195     6.047    
                         output delay                 0.700     6.747    
  -------------------------------------------------------------------
                         required time                         -6.747    
                         arrival time                           7.331    
  -------------------------------------------------------------------
                         slack                                  0.583    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  sys_diff_clock_clk_p

Setup :            0  Failing Endpoints,  Worst Slack       15.906ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.906ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_diff_clock_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.085ns  (logic 0.223ns (5.459%)  route 3.862ns (94.541%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y93                                     0.000     0.000 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X137Y93        FDPE (Prop_fdpe_C_Q)         0.223     0.223 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=49, routed)          3.862     4.085    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/SR[0]
    SLICE_X61Y157        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X61Y157        FDRE (Setup_fdre_C_D)       -0.009    19.991    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg
  -------------------------------------------------------------------
                         required time                         19.991    
                         arrival time                          -4.085    
  -------------------------------------------------------------------
                         slack                                 15.906    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       37.524ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.987ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@1.094ns fall@2.344ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.594ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@13.594ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        3.446ns  (logic 2.342ns (67.971%)  route 1.104ns (32.029%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns = ( 5.688 - 1.094 ) 
    Source Clock Delay      (SCD):    3.766ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.930    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.007 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.155     3.162    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103     3.265 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.790     4.055    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.987     0.068 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.130     2.198    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.291 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       1.475     3.766    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X139Y104       FDRE                                         r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y104       FDRE (Prop_fdre_C_Q)         0.223     3.989 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=72, routed)          1.104     5.092    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[24].u_iobuf_dq/IBUFDISABLE
    AF7                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      1.453     6.545 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[24].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     6.545    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y110        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     7.211 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     7.211    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y110        ISERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     13.594    13.594 r  
    AD12                                              0.000    13.594 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    13.594    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    14.329 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001    15.330    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.403 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          1.076    16.479    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.873 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.315    18.188    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/A_rst_primitives_reg
    ILOGIC_X1Y110        ISERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.197    18.385    
                         clock uncertainty           -0.210    18.176    
    ILOGIC_X1Y110        ISERDESE2 (Setup_iserdese2_CLK_DDLY)
                                                      0.023    18.199    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         18.199    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                 10.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.524ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@1.094ns fall@2.344ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.656ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@22.344ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        1.474ns  (logic 1.093ns (74.170%)  route 0.381ns (25.830%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.084ns = ( 12.928 - 9.844 ) 
    Source Clock Delay      (SCD):    1.616ns = ( 11.616 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    AD12                                              0.000    60.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    60.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367    60.367 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503    60.870    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.920 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.385    61.305    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.023    61.328 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.352    61.680    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.675    60.005 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.940    60.945    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    60.971 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       0.645    61.616    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X139Y104       FDRE                                         r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y104       FDRE (Prop_fdre_C_Q)         0.100    61.716 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=72, routed)          0.381    62.097    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[28].u_iobuf_dq/IBUFDISABLE
    AJ8                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      0.729    62.826 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[28].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    62.826    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y104        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264    63.090 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    63.090    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y104        ISERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     22.344    22.344 f  
    AD12                                              0.000    22.344 f  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    22.344    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446    22.789 f  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554    23.343    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    23.396 f  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          0.606    24.002    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    25.222 f  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.206    25.428    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y104        ISERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism             -0.132    25.295    
                         clock uncertainty            0.210    25.505    
    ILOGIC_X1Y104        ISERDESE2 (Hold_iserdese2_CLKB_DDLY)
                                                      0.061    25.566    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -25.566    
                         arrival time                          63.090    
  -------------------------------------------------------------------
                         slack                                 37.524    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       37.871ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.127ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@1.094ns fall@2.344ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.594ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise@13.594ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 2.342ns (54.553%)  route 1.951ns (45.447%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 5.675 - 1.094 ) 
    Source Clock Delay      (SCD):    3.766ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.930    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.007 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.155     3.162    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103     3.265 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.790     4.055    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.987     0.068 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.130     2.198    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.291 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       1.475     3.766    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X139Y104       FDRE                                         r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y104       FDRE (Prop_fdre_C_Q)         0.223     3.989 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=72, routed)          1.951     5.940    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[16].u_iobuf_dq/IBUFDISABLE
    AJ4                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      1.453     7.393 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[16].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.393    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y123        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     8.059 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.059    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y123        ISERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise edge)
                                                     13.594    13.594 r  
    AD12                                              0.000    13.594 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    13.594    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    14.329 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001    15.330    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.403 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          1.075    16.478    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.872 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.303    18.175    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/A_rst_primitives_reg
    ILOGIC_X1Y123        ISERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.197    18.372    
                         clock uncertainty           -0.210    18.163    
    ILOGIC_X1Y123        ISERDESE2 (Setup_iserdese2_CLK_DDLY)
                                                      0.023    18.186    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         18.186    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                 10.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.871ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@1.094ns fall@2.344ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.656ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall@22.344ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        1.813ns  (logic 1.093ns (60.289%)  route 0.720ns (39.711%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.076ns = ( 12.920 - 9.844 ) 
    Source Clock Delay      (SCD):    1.616ns = ( 11.616 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    AD12                                              0.000    60.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    60.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367    60.367 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503    60.870    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.920 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.385    61.305    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.023    61.328 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.352    61.680    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.675    60.005 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.940    60.945    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    60.971 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       0.645    61.616    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X139Y104       FDRE                                         r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y104       FDRE (Prop_fdre_C_Q)         0.100    61.716 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=72, routed)          0.720    62.436    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[23].u_iobuf_dq/IBUFDISABLE
    AJ3                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      0.729    63.165 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[23].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    63.165    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y114        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264    63.429 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    63.429    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y114        ISERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall edge)
                                                     22.344    22.344 f  
    AD12                                              0.000    22.344 f  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    22.344    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446    22.789 f  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554    23.343    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    23.396 f  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          0.605    24.001    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    25.221 f  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.199    25.420    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CLKB0_7
    ILOGIC_X1Y114        ISERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism             -0.132    25.287    
                         clock uncertainty            0.210    25.497    
    ILOGIC_X1Y114        ISERDESE2 (Hold_iserdese2_CLKB_DDLY)
                                                      0.061    25.558    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -25.558    
                         arrival time                          63.429    
  -------------------------------------------------------------------
                         slack                                 37.871    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       38.374ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.255ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@1.094ns fall@2.344ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.594ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@13.594ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 2.342ns (45.444%)  route 2.812ns (54.556%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.570ns = ( 5.664 - 1.094 ) 
    Source Clock Delay      (SCD):    3.766ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.930    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.007 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.155     3.162    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103     3.265 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.790     4.055    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.987     0.068 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.130     2.198    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.291 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       1.475     3.766    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X139Y104       FDRE                                         r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y104       FDRE (Prop_fdre_C_Q)         0.223     3.989 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=72, routed)          2.812     6.800    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    AF2                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      1.453     8.253 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.253    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y135        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     8.919 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.919    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y135        ISERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     13.594    13.594 r  
    AD12                                              0.000    13.594 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    13.594    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    14.329 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001    15.330    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.403 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          1.065    16.468    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.862 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.302    18.164    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/A_rst_primitives_reg
    ILOGIC_X1Y135        ISERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.197    18.361    
                         clock uncertainty           -0.210    18.152    
    ILOGIC_X1Y135        ISERDESE2 (Setup_iserdese2_CLK_DDLY)
                                                      0.023    18.175    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         18.175    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                  9.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.374ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@1.094ns fall@2.344ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.656ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@22.344ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        2.305ns  (logic 1.093ns (47.411%)  route 1.212ns (52.589%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 12.910 - 9.844 ) 
    Source Clock Delay      (SCD):    1.616ns = ( 11.616 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    AD12                                              0.000    60.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    60.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367    60.367 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503    60.870    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.920 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.385    61.305    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.023    61.328 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.352    61.680    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.675    60.005 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.940    60.945    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    60.971 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       0.645    61.616    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X139Y104       FDRE                                         r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y104       FDRE (Prop_fdre_C_Q)         0.100    61.716 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=72, routed)          1.212    62.929    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    AF6                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      0.729    63.658 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    63.658    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y126        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264    63.922 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    63.922    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y126        ISERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     22.344    22.344 f  
    AD12                                              0.000    22.344 f  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    22.344    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446    22.789 f  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554    23.343    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    23.396 f  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          0.595    23.991    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    25.211 f  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.199    25.410    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_8
    ILOGIC_X1Y126        ISERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism             -0.132    25.277    
                         clock uncertainty            0.210    25.487    
    ILOGIC_X1Y126        ISERDESE2 (Hold_iserdese2_CLKB_DDLY)
                                                      0.061    25.548    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -25.548    
                         arrival time                          63.922    
  -------------------------------------------------------------------
                         slack                                 38.374    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.555ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       38.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.555ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@1.094ns fall@2.344ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.594ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@13.594ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.859ns  (logic 2.342ns (39.975%)  route 3.517ns (60.025%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.575ns = ( 5.669 - 1.094 ) 
    Source Clock Delay      (SCD):    3.766ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.930    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.007 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.155     3.162    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103     3.265 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.790     4.055    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.987     0.068 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.130     2.198    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.291 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       1.475     3.766    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X139Y104       FDRE                                         r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y104       FDRE (Prop_fdre_C_Q)         0.223     3.989 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=72, routed)          3.517     7.505    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    AD3                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      1.453     8.958 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.958    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y147        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     9.624 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.624    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y147        ISERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     13.594    13.594 r  
    AD12                                              0.000    13.594 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    13.594    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    14.329 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001    15.330    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.403 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          1.057    16.460    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.854 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.315    18.169    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/A_rst_primitives_reg
    ILOGIC_X1Y147        ISERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.197    18.366    
                         clock uncertainty           -0.210    18.157    
    ILOGIC_X1Y147        ISERDESE2 (Setup_iserdese2_CLK_DDLY)
                                                      0.023    18.180    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         18.180    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  8.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.833ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@1.094ns fall@2.344ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.656ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@22.344ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        2.765ns  (logic 1.093ns (39.526%)  route 1.672ns (60.474%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 12.910 - 9.844 ) 
    Source Clock Delay      (SCD):    1.616ns = ( 11.616 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    AD12                                              0.000    60.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    60.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367    60.367 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503    60.870    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.920 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.385    61.305    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.023    61.328 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.352    61.680    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.675    60.005 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.940    60.945    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    60.971 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       0.645    61.616    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X139Y104       FDRE                                         r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y104       FDRE (Prop_fdre_C_Q)         0.100    61.716 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=72, routed)          1.672    63.389    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    AC7                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      0.729    64.118 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    64.118    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y138        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264    64.382 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    64.382    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y138        ISERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     22.344    22.344 f  
    AD12                                              0.000    22.344 f  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    22.344    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446    22.789 f  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554    23.343    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    23.396 f  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          0.588    23.984    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    25.204 f  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.206    25.410    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_9
    ILOGIC_X1Y138        ISERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism             -0.132    25.277    
                         clock uncertainty            0.210    25.487    
    ILOGIC_X1Y138        ISERDESE2 (Hold_iserdese2_CLKB_DDLY)
                                                      0.061    25.548    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -25.548    
                         arrival time                          64.382    
  -------------------------------------------------------------------
                         slack                                 38.833    





---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        0.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.611ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.094ns fall@3.594ns period=40.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.406ns  (mem_refclk rise@5.000ns - sync_pulse fall@3.594ns)
  Data Path Delay:        1.204ns  (logic 0.000ns (0.000%)  route 1.204ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 7.884 - 5.000 ) 
    Source Clock Delay      (SCD):    2.007ns = ( 5.600 - 3.594 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse fall edge)
                                                      3.594     3.594 f  
    AD12                                              0.000     3.594 f  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.594    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     4.425 f  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     5.523    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.600 f  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=14, routed)          1.204     6.804    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  f  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001     6.736    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.809 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.075     7.884    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.197     8.082    
                         clock uncertainty           -0.203     7.879    
    PHY_CONTROL_X1Y2     PHY_CONTROL (Setup_phy_control_MEMREFCLK_SYNCIN)
                                                     -0.168     7.711    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          7.711    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  0.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.094ns fall@3.594ns period=40.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.094ns  (mem_refclk rise@0.000ns - sync_pulse rise@1.094ns)
  Data Path Delay:        1.075ns  (logic 0.000ns (0.000%)  route 1.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.211ns
    Source Clock Delay      (SCD):    1.809ns = ( 2.903 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse rise edge)
                                                      1.094     1.094 r  
    AD12                                              0.000     1.094 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     1.094    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     1.829 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001     2.830    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.903 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=14, routed)          1.075     3.978    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.930    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.007 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.204     3.211    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.197     3.013    
                         clock uncertainty            0.203     3.216    
    PHY_CONTROL_X1Y2     PHY_CONTROL (Hold_phy_control_MEMREFCLK_SYNCIN)
                                                      0.151     3.367    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -3.367    
                         arrival time                           3.978    
  -------------------------------------------------------------------
                         slack                                  0.611    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        1.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@2.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 10.039 - 5.000 ) 
    Source Clock Delay      (SCD):    5.288ns = ( 7.788 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    AD12                                              0.000     2.500 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.500    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     3.332 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     4.430    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.507 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.198     5.705    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     7.788 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301     8.089 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     8.089    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001     6.736    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.809 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.070     7.879    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.906 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.039 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    10.039    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism              0.381    10.421    
                         clock uncertainty           -0.056    10.365    
    OUT_FIFO_X1Y8        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.530     9.835    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                          9.835    
                         arrival time                          -8.089    
  -------------------------------------------------------------------
                         slack                                  1.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.137ns (49.051%)  route 0.142ns (50.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.794ns
    Source Clock Delay      (SCD):    3.261ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.870    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.920 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.527     1.447    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.261 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     3.398 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.142     3.540    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y107        OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     1.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.596     1.649    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.507 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.595 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.199     3.794    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y107        OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.246     3.548    
    OLOGIC_X1Y107        OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.081     3.467    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.467    
                         arrival time                           3.540    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        1.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@2.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 10.030 - 5.000 ) 
    Source Clock Delay      (SCD):    5.278ns = ( 7.778 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    AD12                                              0.000     2.500 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.500    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     3.332 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     4.430    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.507 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.188     5.695    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     7.778 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301     8.079 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     8.079    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001     6.736    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.809 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.061     7.870    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.897 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.030 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    10.030    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism              0.380    10.411    
                         clock uncertainty           -0.056    10.355    
    OUT_FIFO_X1Y9        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.530     9.825    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                          9.825    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  1.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.137ns (49.051%)  route 0.142ns (50.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.780ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.870    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.920 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.518     1.438    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.252 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     3.389 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.142     3.531    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y119        OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     1.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.586     1.639    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.497 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.585 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.195     3.780    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y119        OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.245     3.535    
    OLOGIC_X1Y119        OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.081     3.454    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.454    
                         arrival time                           3.531    
  -------------------------------------------------------------------
                         slack                                  0.077    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        1.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@2.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 10.039 - 5.000 ) 
    Source Clock Delay      (SCD):    5.288ns = ( 7.788 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    AD12                                              0.000     2.500 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.500    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     3.332 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     4.430    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.507 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.198     5.705    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     7.788 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301     8.089 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     8.089    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001     6.736    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.809 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.070     7.879    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.906 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.039 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    10.039    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism              0.381    10.421    
                         clock uncertainty           -0.056    10.365    
    OUT_FIFO_X1Y10       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.530     9.835    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                          9.835    
                         arrival time                          -8.089    
  -------------------------------------------------------------------
                         slack                                  1.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.137ns (49.051%)  route 0.142ns (50.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.792ns
    Source Clock Delay      (SCD):    3.261ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.870    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.920 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.527     1.447    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.261 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     3.398 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.142     3.540    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y131        OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     1.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.596     1.649    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.507 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.595 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.197     3.792    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y131        OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.246     3.546    
    OLOGIC_X1Y131        OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.081     3.465    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.465    
                         arrival time                           3.540    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        1.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@2.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 10.030 - 5.000 ) 
    Source Clock Delay      (SCD):    5.278ns = ( 7.778 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    AD12                                              0.000     2.500 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.500    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     3.332 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     4.430    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.507 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.188     5.695    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     7.778 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301     8.079 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     8.079    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001     6.736    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.809 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.061     7.870    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.897 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.030 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    10.030    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism              0.380    10.411    
                         clock uncertainty           -0.056    10.355    
    OUT_FIFO_X1Y11       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.530     9.825    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                          9.825    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  1.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.137ns (49.250%)  route 0.141ns (50.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.790ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.870    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.920 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.518     1.438    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.252 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     3.389 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.141     3.530    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y143        OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     1.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.586     1.639    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.497 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.585 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.205     3.790    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y143        OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.245     3.545    
    OLOGIC_X1Y143        OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.081     3.464    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.464    
                         arrival time                           3.530    
  -------------------------------------------------------------------
                         slack                                  0.066    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_4
  To Clock:  oserdes_clkdiv_4

Setup :            0  Failing Endpoints,  Worst Slack        1.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_4 rise@10.000ns - oserdes_clk_4 rise@7.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 12.552 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      7.500     7.500 r  
    AD12                                              0.000     7.500 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     7.500    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     8.332 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     9.430    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.507 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.962    10.469    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    12.552 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301    12.853 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    12.853    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001    11.736    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.809 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.860    12.669    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.696 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.829 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=3, routed)           0.000    14.829    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism              0.355    15.185    
                         clock uncertainty           -0.056    15.129    
    OUT_FIFO_X1Y4        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.530    14.599    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -12.853    
  -------------------------------------------------------------------
                         slack                                  1.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.870    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.920 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.404     1.324    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.138 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     3.310 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     3.310    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     1.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.456     1.509    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.367 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.455 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=3, routed)           0.000     3.455    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism             -0.229     3.226    
    OUT_FIFO_X1Y4        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.010     3.216    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         -3.216    
                         arrival time                           3.310    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_5
  To Clock:  oserdes_clkdiv_5

Setup :            0  Failing Endpoints,  Worst Slack        1.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_5  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_5 rise@10.000ns - oserdes_clk_5 rise@7.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.042ns = ( 12.542 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_5 rise edge)
                                                      7.500     7.500 r  
    AD12                                              0.000     7.500 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     7.500    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     8.332 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     9.430    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.507 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.952    10.459    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    12.542 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301    12.843 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    12.843    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001    11.736    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.809 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.851    12.660    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.687 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.820 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=4, routed)           0.000    14.820    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism              0.354    15.175    
                         clock uncertainty           -0.056    15.119    
    OUT_FIFO_X1Y5        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.530    14.589    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -12.843    
  -------------------------------------------------------------------
                         slack                                  1.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_5  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_5 rise@0.000ns - oserdes_clk_5 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.272ns (28.002%)  route 0.699ns (71.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.640ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.228ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_5 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.870    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.920 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.395     1.315    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.129 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.401 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=3, routed)           0.699     4.100    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_rst
    OLOGIC_X1Y70         OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     1.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.446     1.499    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.357 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.445 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=4, routed)           0.195     3.640    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y70         OSERDESE2                                    r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.228     3.412    
    OLOGIC_X1Y70         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     4.019    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.019    
                         arrival time                           4.100    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_6
  To Clock:  oserdes_clkdiv_6

Setup :            0  Failing Endpoints,  Worst Slack        1.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_6  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_6 rise@10.000ns - oserdes_clk_6 rise@7.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 12.552 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_6 rise edge)
                                                      7.500     7.500 r  
    AD12                                              0.000     7.500 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     7.500    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     8.332 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     9.430    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.507 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.962    10.469    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    12.552 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301    12.853 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    12.853    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001    11.736    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.809 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.860    12.669    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.696 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.829 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    14.829    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism              0.355    15.185    
                         clock uncertainty           -0.056    15.129    
    OUT_FIFO_X1Y6        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.530    14.599    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -12.853    
  -------------------------------------------------------------------
                         slack                                  1.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_6  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_6 rise@0.000ns - oserdes_clk_6 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_6 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.870    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.920 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.404     1.324    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.138 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     3.310 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     3.310    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     1.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.456     1.509    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.367 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.455 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.455    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism             -0.229     3.226    
    OUT_FIFO_X1Y6        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.010     3.216    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         -3.216    
                         arrival time                           3.310    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_7
  To Clock:  oserdes_clkdiv_7

Setup :            0  Failing Endpoints,  Worst Slack        1.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_7  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_7  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_7 rise@10.000ns - oserdes_clk_7 rise@7.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.042ns = ( 12.542 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_7 rise edge)
                                                      7.500     7.500 r  
    AD12                                              0.000     7.500 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     7.500    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     8.332 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     9.430    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.507 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.952    10.459    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    12.542 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301    12.843 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    12.843    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001    11.736    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.809 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.851    12.660    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.687 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.820 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000    14.820    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism              0.354    15.175    
                         clock uncertainty           -0.056    15.119    
    OUT_FIFO_X1Y7        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.530    14.589    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -12.843    
  -------------------------------------------------------------------
                         slack                                  1.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_7  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_7  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_7 rise@0.000ns - oserdes_clk_7 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.445ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_7 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.870    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.920 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.395     1.315    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.129 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     3.301 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     3.301    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     1.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.053 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.446     1.499    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.357 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.445 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     3.445    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism             -0.228     3.217    
    OUT_FIFO_X1Y7        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.010     3.207    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         -3.207    
                         arrival time                           3.301    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        4.106ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.106ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.881ns  (logic 0.259ns (29.390%)  route 0.622ns (70.610%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y138                                     0.000     0.000 r  mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
    SLICE_X62Y138        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.622     0.881    mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X61Y138        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X61Y138        FDRE (Setup_fdre_C_D)       -0.013     4.987    mb_subsystem_i/mb_subsystem_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          4.987    
                         arrival time                          -0.881    
  -------------------------------------------------------------------
                         slack                                  4.106    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        4.489ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.489ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.544ns  (logic 0.266ns (17.225%)  route 1.278ns (82.775%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y58                                     0.000     0.000 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X117Y58        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.278     1.501    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X101Y59        LUT6 (Prop_lut6_I4_O)        0.043     1.544 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/stats_block.statistics_counters/ip2bus_data[10]_i_1__2/O
                         net (fo=1, routed)           0.000     1.544    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/stats_block.statistics_counters/ip2bus_data[10]_i_1__2_n_0
    SLICE_X101Y59        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X101Y59        FDRE (Setup_fdre_C_D)        0.033     6.033    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[10]
  -------------------------------------------------------------------
                         required time                          6.033    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                  4.489    





---------------------------------------------------------------------------------------------------
From Clock:  sys_diff_clock_clk_p
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack       18.270ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.270ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_diff_clock_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.640ns  (logic 0.236ns (14.391%)  route 1.404ns (85.609%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y166                                     0.000     0.000 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
    SLICE_X42Y166        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/Q
                         net (fo=1, routed)           1.404     1.640    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[7]
    SLICE_X97Y150        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X97Y150        FDRE (Setup_fdre_C_D)       -0.090    19.910    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         19.910    
                         arrival time                          -1.640    
  -------------------------------------------------------------------
                         slack                                 18.270    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1
  To Clock:  clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.301ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.500ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1 rise@5.000ns - clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.223ns (18.853%)  route 0.960ns (81.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 6.493 - 5.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       1.936     1.936    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_out1_mb_subsystem_axi_ethernet_0_refclk_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=9609, routed)        1.621     1.621    mb_subsystem_i/mb_subsystem_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X28Y71         FDPE                                         r  mb_subsystem_i/mb_subsystem_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDPE (Prop_fdpe_C_Q)         0.223     1.844 f  mb_subsystem_i/mb_subsystem_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.960     2.804    mb_subsystem_i/mb_subsystem_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X13Y73         FDCE                                         f  mb_subsystem_i/mb_subsystem_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       1.776     6.776    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195     2.581 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     4.917    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_out1_mb_subsystem_axi_ethernet_0_refclk_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.000 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=9609, routed)        1.493     6.493    mb_subsystem_i/mb_subsystem_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ext_spi_clk
    SLICE_X13Y73         FDCE                                         r  mb_subsystem_i/mb_subsystem_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.090     6.583    
                         clock uncertainty           -0.068     6.515    
    SLICE_X13Y73         FDCE (Recov_fdce_C_CLR)     -0.212     6.303    mb_subsystem_i/mb_subsystem_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.303    
                         arrival time                          -2.804    
  -------------------------------------------------------------------
                         slack                                  3.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1 rise@0.000ns - clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.118ns (41.592%)  route 0.166ns (58.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       0.761     0.761    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_out1_mb_subsystem_axi_ethernet_0_refclk_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=9609, routed)        0.680     0.680    mb_subsystem_i/mb_subsystem_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X46Y56         FDPE                                         r  mb_subsystem_i/mb_subsystem_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDPE (Prop_fdpe_C_Q)         0.118     0.798 f  mb_subsystem_i/mb_subsystem_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.166     0.964    mb_subsystem_i/mb_subsystem_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X42Y56         FDCE                                         f  mb_subsystem_i/mb_subsystem_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_subsystem_axi_ethernet_0_refclk_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       1.030     1.030    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clk_out1_mb_subsystem_axi_ethernet_0_refclk_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.000 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=9609, routed)        0.921     0.921    mb_subsystem_i/mb_subsystem_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ext_spi_clk
    SLICE_X42Y56         FDCE                                         r  mb_subsystem_i/mb_subsystem_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                         clock pessimism             -0.208     0.713    
    SLICE_X42Y56         FDCE (Remov_fdce_C_CLR)     -0.050     0.663    mb_subsystem_i/mb_subsystem_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.301    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        7.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.850ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.223ns (11.474%)  route 1.720ns (88.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.597ns = ( 13.597 - 10.000 ) 
    Source Clock Delay      (SCD):    3.936ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.930    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.007 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.155     3.162    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103     3.265 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.790     4.055    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.987     0.068 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.130     2.198    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.291 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       1.645     3.936    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK
    SLICE_X144Y91        FDPE                                         r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y91        FDPE (Prop_fdpe_C_Q)         0.223     4.159 f  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15/Q
                         net (fo=48, routed)          1.720     5.879    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rstdiv0_sync_r1_reg_rep__15
    SLICE_X152Y97        FDCE                                         f  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001    11.736    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.809 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.043    12.852    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.066    12.918 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.722    13.640    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.694     9.946 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.005    11.951    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.034 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       1.563    13.597    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/CLK
    SLICE_X152Y97        FDCE                                         r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/C
                         clock pessimism              0.346    13.944    
                         clock uncertainty           -0.060    13.883    
    SLICE_X152Y97        FDCE (Recov_fdce_C_CLR)     -0.154    13.729    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg
  -------------------------------------------------------------------
                         required time                         13.729    
                         arrival time                          -5.879    
  -------------------------------------------------------------------
                         slack                                  7.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 jesd204_phy_0_i/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/gt_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.118ns (31.370%)  route 0.258ns (68.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.870    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.385     1.305    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.023     1.328 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.352     1.680    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.675     0.005 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.940     0.945    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.971 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       0.592     1.563    jesd204_phy_0_i/inst/jesd204_phy_block_i/drpclk
    SLICE_X142Y199       FDRE                                         r  jesd204_phy_0_i/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y199       FDRE (Prop_fdre_C_Q)         0.118     1.681 f  jesd204_phy_0_i/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=19, routed)          0.258     1.940    jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/gt_txresetfsm_i/SOFT_RESET_TX_IN
    SLICE_X145Y200       FDCE                                         f  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/gt_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     1.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.053 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.443     1.496    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.045     1.541 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.513     2.054    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.995     0.059 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.007     1.066    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.096 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=29471, routed)       0.784     1.880    jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/gt_txresetfsm_i/SYSCLK_IN
    SLICE_X145Y200       FDCE                                         r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/gt_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism             -0.124     1.755    
    SLICE_X145Y200       FDCE (Remov_fdce_C_CLR)     -0.069     1.686    jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/gt_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.253    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.403ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.416ns (18.147%)  route 1.876ns (81.853%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 36.626 - 33.000 ) 
    Source Clock Delay      (SCD):    4.216ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.286     4.216    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y151        FDRE (Prop_fdre_C_Q)         0.204     4.420 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.544     4.964    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X38Y152        LUT6 (Prop_lut6_I2_O)        0.126     5.090 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.336     5.426    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X39Y153        LUT4 (Prop_lut4_I0_O)        0.043     5.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.454     5.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X42Y162        LUT1 (Prop_lut1_I0_O)        0.043     5.966 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.543     6.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X44Y169        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.143    36.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X44Y169        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.533    37.159    
                         clock uncertainty           -0.035    37.124    
    SLICE_X44Y169        FDCE (Recov_fdce_C_CLR)     -0.212    36.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.912    
                         arrival time                          -6.508    
  -------------------------------------------------------------------
                         slack                                 30.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.439%)  route 0.148ns (55.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.526ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.531     2.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X50Y175        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y175        FDPE (Prop_fdpe_C_Q)         0.118     2.179 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.148     2.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X52Y176        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.728     2.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X52Y176        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.436     2.090    
    SLICE_X52Y176        FDCE (Remov_fdce_C_CLR)     -0.050     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.287    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eth_rgmii_rxc
  To Clock:  eth_rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        6.950ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.447ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.950ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock eth_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rgmii_rxc rise@8.000ns - eth_rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.223ns (26.650%)  route 0.614ns (73.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 9.839 - 8.000 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  eth_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AG10                 IBUF (Prop_ibuf_I_O)         0.736     0.736 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.164    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.314     1.478 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1536, routed)        0.628     2.106    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X129Y67        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y67        FDRE (Prop_fdre_C_Q)         0.223     2.329 f  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.614     2.943    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X130Y69        FDCE                                         f  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    AG10                                              0.000     8.000 r  eth_rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AG10                 IBUF (Prop_ibuf_I_O)         0.630     8.630 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     8.981    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.289     9.270 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1536, routed)        0.569     9.839    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X130Y69        FDCE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.243    10.082    
                         clock uncertainty           -0.035    10.046    
    SLICE_X130Y69        FDCE (Recov_fdce_C_CLR)     -0.154     9.892    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                          9.892    
                         arrival time                          -2.943    
  -------------------------------------------------------------------
                         slack                                  6.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock eth_rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rgmii_rxc rise@0.000ns - eth_rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.100ns (24.584%)  route 0.307ns (75.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  eth_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AG10                 IBUF (Prop_ibuf_I_O)         0.118     0.118 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.334    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.090     0.424 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1536, routed)        0.304     0.728    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X129Y67        FDRE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y67        FDRE (Prop_fdre_C_Q)         0.100     0.828 f  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.307     1.134    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X130Y69        FDCE                                         f  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  eth_rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AG10                 IBUF (Prop_ibuf_I_O)         0.359     0.359 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     0.609    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.093     0.702 r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1536, routed)        0.339     1.041    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X130Y69        FDCE                                         r  mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.303     0.738    
    SLICE_X130Y69        FDCE (Remov_fdce_C_CLR)     -0.050     0.688    mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/U0/mac/U0/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.447    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
  To Clock:  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.840ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK rise@4.000ns - jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.259ns (13.402%)  route 1.673ns (86.598%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.054ns = ( 6.054 - 4.000 ) 
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inter_rx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.975 r  BUFG_inter_rx_out/O
                         net (fo=10962, routed)       1.266     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y172        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y172        FDRE (Prop_fdre_C_Q)         0.259     2.500 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.673     4.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X42Y179        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inter_rx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.912 r  BUFG_inter_rx_out/O
                         net (fo=10962, routed)       1.142     6.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X42Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.149     6.203    
                         clock uncertainty           -0.035     6.168    
    SLICE_X42Y179        FDCE (Recov_fdce_C_CLR)     -0.154     6.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                          6.014    
                         arrival time                          -4.173    
  -------------------------------------------------------------------
                         slack                                  1.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK rise@0.000ns - jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.100ns (42.678%)  route 0.134ns (57.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inter_rx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.370 r  BUFG_inter_rx_out/O
                         net (fo=10962, routed)       0.563     0.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y175        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y175        FDPE (Prop_fdpe_C_Q)         0.100     1.033 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.134     1.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X45Y179        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inter_rx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.411 r  BUFG_inter_rx_out/O
                         net (fo=10962, routed)       0.766     1.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X45Y179        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.209     0.968    
    SLICE_X45Y179        FDPE (Remov_fdpe_C_PRE)     -0.072     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.271    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_pll_i
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        2.970ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.970ns  (required time - arrival time)
  Source:                 mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.030ns  (logic 0.223ns (10.986%)  route 1.807ns (89.014%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y93                                     0.000     0.000 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X137Y93        FDPE (Prop_fdpe_C_Q)         0.223     0.223 r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=49, routed)          1.807     2.030    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rstdiv0_sync_r1_reg_rep[0]
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X1Y2     PHY_CONTROL                  0.000     5.000    mb_subsystem_i/mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -2.030    
  -------------------------------------------------------------------
                         slack                                  2.970    





