// Seed: 951194588
module module_0 (
    output tri id_0,
    output wor id_1,
    output tri0 id_2,
    input wor id_3,
    input tri1 id_4,
    input supply1 id_5,
    output wor id_6,
    input uwire id_7
    , id_17,
    output wire id_8,
    input tri id_9
    , id_18,
    output tri id_10,
    input wand id_11,
    output wire id_12,
    output tri1 id_13,
    input uwire id_14,
    output uwire id_15
);
  generate
  endgenerate
  assign module_1.id_6 = 0;
  assign id_2 = id_4;
  assign id_8 = -1;
endmodule
module module_1 #(
    parameter id_6 = 32'd46,
    parameter id_7 = 32'd99,
    parameter id_8 = 32'd47
) (
    output tri1 id_0
    , id_14,
    input tri id_1[1 : id_6],
    output tri0 id_2,
    input supply1 id_3,
    input wand id_4,
    output tri0 id_5[id_7 : id_8],
    input wand _id_6,
    input uwire _id_7,
    output supply1 _id_8,
    input tri0 id_9,
    output wor id_10,
    input wor id_11,
    input tri0 id_12
);
  wire [1 : -1] id_15;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_5,
      id_1,
      id_3,
      id_11,
      id_2,
      id_4,
      id_2,
      id_4,
      id_0,
      id_1,
      id_2,
      id_0,
      id_11,
      id_0
  );
endmodule
