#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d9a0c59790 .scope module, "fetch" "fetch" 2 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "stallf";
    .port_info 3 /INPUT 2 "pcsrcd";
    .port_info 4 /INPUT 2 "pcsrcd2";
    .port_info 5 /INPUT 32 "signextd";
    .port_info 6 /INPUT 32 "signextd2";
    .port_info 7 /INPUT 32 "pcd";
    .port_info 8 /INPUT 32 "pcbranchd";
    .port_info 9 /INPUT 32 "pcbranchd2";
    .port_info 10 /OUTPUT 32 "instrf";
    .port_info 11 /OUTPUT 32 "pcplus4f";
    .port_info 12 /OUTPUT 32 "pcf";
    .port_info 13 /OUTPUT 32 "instrf2";
    .port_info 14 /OUTPUT 1 "clrbp";
o000001d9a0c5e3d8 .functor BUFZ 1, C4<z>; HiZ drive
L_000001d9a0c56630 .functor NOT 1, o000001d9a0c5e3d8, C4<0>, C4<0>, C4<0>;
v000001d9a0cb5f30_0 .net *"_ivl_1", 0 0, L_000001d9a0cb5490;  1 drivers
o000001d9a0c5d178 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001d9a0cb58f0_0 .net "branchtoinstr", 31 0, o000001d9a0c5d178;  0 drivers
o000001d9a0c5ced8 .functor BUFZ 1, C4<z>; HiZ drive
v000001d9a0cb48b0_0 .net "clk", 0 0, o000001d9a0c5ced8;  0 drivers
o000001d9a0c5e2b8 .functor BUFZ 1, C4<z>; HiZ drive
v000001d9a0cb4270_0 .net "clrbp", 0 0, o000001d9a0c5e2b8;  0 drivers
v000001d9a0cb5530_0 .net "instrf", 31 0, v000001d9a0c55670_0;  1 drivers
o000001d9a0c5e2e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001d9a0cb4090_0 .net "instrf2", 31 0, o000001d9a0c5e2e8;  0 drivers
v000001d9a0cb4630_0 .net "muxselect", 2 0, L_000001d9a0cb57b0;  1 drivers
o000001d9a0c5def8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001d9a0cb4590_0 .net "pcbranchd", 31 0, o000001d9a0c5def8;  0 drivers
o000001d9a0c5e318 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001d9a0cb46d0_0 .net "pcbranchd2", 31 0, o000001d9a0c5e318;  0 drivers
o000001d9a0c5e348 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001d9a0cb4a90_0 .net "pcd", 31 0, o000001d9a0c5e348;  0 drivers
v000001d9a0cb41d0_0 .net "pcf", 31 0, v000001d9a0cb5cb0_0;  1 drivers
v000001d9a0cb4770_0 .net "pcnext", 31 0, v000001d9a0cb5e90_0;  1 drivers
v000001d9a0cb5b70_0 .net "pcplus4f", 31 0, v000001d9a0c55ad0_0;  1 drivers
o000001d9a0c5e378 .functor BUFZ 2, C4<zz>; HiZ drive
v000001d9a0cb5670_0 .net "pcsrcd", 1 0, o000001d9a0c5e378;  0 drivers
o000001d9a0c5e3a8 .functor BUFZ 2, C4<zz>; HiZ drive
v000001d9a0cb4950_0 .net "pcsrcd2", 1 0, o000001d9a0c5e3a8;  0 drivers
v000001d9a0cb5ad0_0 .net "predict_taken", 0 0, v000001d9a0c55990_0;  1 drivers
o000001d9a0c5d028 .functor BUFZ 1, C4<z>; HiZ drive
v000001d9a0cb5170_0 .net "reset", 0 0, o000001d9a0c5d028;  0 drivers
o000001d9a0c5df28 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001d9a0cb53f0_0 .net "signextd", 31 0, o000001d9a0c5df28;  0 drivers
o000001d9a0c5df58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001d9a0cb4c70_0 .net "signextd2", 31 0, o000001d9a0c5df58;  0 drivers
v000001d9a0cb49f0_0 .net "stallf", 0 0, o000001d9a0c5e3d8;  0 drivers
L_000001d9a0cb5490 .part o000001d9a0c5e3a8, 1, 1;
L_000001d9a0cb57b0 .concat [ 2 1 0 0], o000001d9a0c5e378, L_000001d9a0cb5490;
S_000001d9a0c5c1d0 .scope module, "bp" "branch_predictor" 2 32, 3 1 0, S_000001d9a0c59790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 1 "branch_taken";
    .port_info 4 /INPUT 32 "instruction";
    .port_info 5 /OUTPUT 1 "predict";
v000001d9a0c55210_0 .net *"_ivl_1", 8 0, L_000001d9a0cb55d0;  1 drivers
v000001d9a0c552b0_0 .net *"_ivl_2", 15 0, L_000001d9a0cb4b30;  1 drivers
v000001d9a0c550d0 .array "bimodal_bht", 511 0, 1 0;
v000001d9a0c55b70_0 .net "bimodal_index", 8 0, L_000001d9a0cb5210;  1 drivers
v000001d9a0c558f0_0 .net "branch_taken", 0 0, v000001d9a0c55990_0;  alias, 1 drivers
v000001d9a0c55170_0 .net "clk", 0 0, o000001d9a0c5ced8;  alias, 0 drivers
v000001d9a0c55c10 .array "counts", 511 0, 1 0;
v000001d9a0c55df0_0 .var "gbhr", 6 0;
v000001d9a0c55710 .array "gshare_bht", 511 0, 1 0;
v000001d9a0c553f0_0 .net "gshare_index", 8 0, L_000001d9a0cb5c10;  1 drivers
v000001d9a0c55030_0 .var/i "i", 31 0;
v000001d9a0c55490_0 .net "instruction", 31 0, v000001d9a0c55670_0;  alias, 1 drivers
v000001d9a0c55350_0 .net "pc", 31 0, v000001d9a0cb5cb0_0;  alias, 1 drivers
v000001d9a0c55990_0 .var "predict", 0 0;
v000001d9a0c55e90_0 .var "prediction_mode", 1 0;
v000001d9a0c55530_0 .net "reset", 0 0, o000001d9a0c5d028;  alias, 0 drivers
E_000001d9a0c292f0 .event posedge, v000001d9a0c55530_0, v000001d9a0c55170_0;
L_000001d9a0cb55d0 .part v000001d9a0cb5cb0_0, 0, 9;
L_000001d9a0cb4b30 .concat [ 7 9 0 0], v000001d9a0c55df0_0, L_000001d9a0cb55d0;
L_000001d9a0cb5c10 .part L_000001d9a0cb4b30, 0, 9;
L_000001d9a0cb5210 .part v000001d9a0cb5cb0_0, 0, 9;
S_000001d9a0c5c360 .scope module, "instructmem" "instrmem" 2 68, 4 19 0, S_000001d9a0c59790;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
v000001d9a0c555d0_0 .net "addr", 31 0, o000001d9a0c5d178;  alias, 0 drivers
v000001d9a0c55670_0 .var "instr", 31 0;
v000001d9a0c55a30 .array "mem", 63 0, 31 0;
v000001d9a0c55a30_0 .array/port v000001d9a0c55a30, 0;
v000001d9a0c55a30_1 .array/port v000001d9a0c55a30, 1;
v000001d9a0c55a30_2 .array/port v000001d9a0c55a30, 2;
E_000001d9a0c290f0/0 .event anyedge, v000001d9a0c555d0_0, v000001d9a0c55a30_0, v000001d9a0c55a30_1, v000001d9a0c55a30_2;
v000001d9a0c55a30_3 .array/port v000001d9a0c55a30, 3;
v000001d9a0c55a30_4 .array/port v000001d9a0c55a30, 4;
v000001d9a0c55a30_5 .array/port v000001d9a0c55a30, 5;
v000001d9a0c55a30_6 .array/port v000001d9a0c55a30, 6;
E_000001d9a0c290f0/1 .event anyedge, v000001d9a0c55a30_3, v000001d9a0c55a30_4, v000001d9a0c55a30_5, v000001d9a0c55a30_6;
v000001d9a0c55a30_7 .array/port v000001d9a0c55a30, 7;
v000001d9a0c55a30_8 .array/port v000001d9a0c55a30, 8;
v000001d9a0c55a30_9 .array/port v000001d9a0c55a30, 9;
v000001d9a0c55a30_10 .array/port v000001d9a0c55a30, 10;
E_000001d9a0c290f0/2 .event anyedge, v000001d9a0c55a30_7, v000001d9a0c55a30_8, v000001d9a0c55a30_9, v000001d9a0c55a30_10;
v000001d9a0c55a30_11 .array/port v000001d9a0c55a30, 11;
v000001d9a0c55a30_12 .array/port v000001d9a0c55a30, 12;
v000001d9a0c55a30_13 .array/port v000001d9a0c55a30, 13;
v000001d9a0c55a30_14 .array/port v000001d9a0c55a30, 14;
E_000001d9a0c290f0/3 .event anyedge, v000001d9a0c55a30_11, v000001d9a0c55a30_12, v000001d9a0c55a30_13, v000001d9a0c55a30_14;
v000001d9a0c55a30_15 .array/port v000001d9a0c55a30, 15;
v000001d9a0c55a30_16 .array/port v000001d9a0c55a30, 16;
v000001d9a0c55a30_17 .array/port v000001d9a0c55a30, 17;
v000001d9a0c55a30_18 .array/port v000001d9a0c55a30, 18;
E_000001d9a0c290f0/4 .event anyedge, v000001d9a0c55a30_15, v000001d9a0c55a30_16, v000001d9a0c55a30_17, v000001d9a0c55a30_18;
v000001d9a0c55a30_19 .array/port v000001d9a0c55a30, 19;
v000001d9a0c55a30_20 .array/port v000001d9a0c55a30, 20;
v000001d9a0c55a30_21 .array/port v000001d9a0c55a30, 21;
v000001d9a0c55a30_22 .array/port v000001d9a0c55a30, 22;
E_000001d9a0c290f0/5 .event anyedge, v000001d9a0c55a30_19, v000001d9a0c55a30_20, v000001d9a0c55a30_21, v000001d9a0c55a30_22;
v000001d9a0c55a30_23 .array/port v000001d9a0c55a30, 23;
v000001d9a0c55a30_24 .array/port v000001d9a0c55a30, 24;
v000001d9a0c55a30_25 .array/port v000001d9a0c55a30, 25;
v000001d9a0c55a30_26 .array/port v000001d9a0c55a30, 26;
E_000001d9a0c290f0/6 .event anyedge, v000001d9a0c55a30_23, v000001d9a0c55a30_24, v000001d9a0c55a30_25, v000001d9a0c55a30_26;
v000001d9a0c55a30_27 .array/port v000001d9a0c55a30, 27;
v000001d9a0c55a30_28 .array/port v000001d9a0c55a30, 28;
v000001d9a0c55a30_29 .array/port v000001d9a0c55a30, 29;
v000001d9a0c55a30_30 .array/port v000001d9a0c55a30, 30;
E_000001d9a0c290f0/7 .event anyedge, v000001d9a0c55a30_27, v000001d9a0c55a30_28, v000001d9a0c55a30_29, v000001d9a0c55a30_30;
v000001d9a0c55a30_31 .array/port v000001d9a0c55a30, 31;
v000001d9a0c55a30_32 .array/port v000001d9a0c55a30, 32;
v000001d9a0c55a30_33 .array/port v000001d9a0c55a30, 33;
v000001d9a0c55a30_34 .array/port v000001d9a0c55a30, 34;
E_000001d9a0c290f0/8 .event anyedge, v000001d9a0c55a30_31, v000001d9a0c55a30_32, v000001d9a0c55a30_33, v000001d9a0c55a30_34;
v000001d9a0c55a30_35 .array/port v000001d9a0c55a30, 35;
v000001d9a0c55a30_36 .array/port v000001d9a0c55a30, 36;
v000001d9a0c55a30_37 .array/port v000001d9a0c55a30, 37;
v000001d9a0c55a30_38 .array/port v000001d9a0c55a30, 38;
E_000001d9a0c290f0/9 .event anyedge, v000001d9a0c55a30_35, v000001d9a0c55a30_36, v000001d9a0c55a30_37, v000001d9a0c55a30_38;
v000001d9a0c55a30_39 .array/port v000001d9a0c55a30, 39;
v000001d9a0c55a30_40 .array/port v000001d9a0c55a30, 40;
v000001d9a0c55a30_41 .array/port v000001d9a0c55a30, 41;
v000001d9a0c55a30_42 .array/port v000001d9a0c55a30, 42;
E_000001d9a0c290f0/10 .event anyedge, v000001d9a0c55a30_39, v000001d9a0c55a30_40, v000001d9a0c55a30_41, v000001d9a0c55a30_42;
v000001d9a0c55a30_43 .array/port v000001d9a0c55a30, 43;
v000001d9a0c55a30_44 .array/port v000001d9a0c55a30, 44;
v000001d9a0c55a30_45 .array/port v000001d9a0c55a30, 45;
v000001d9a0c55a30_46 .array/port v000001d9a0c55a30, 46;
E_000001d9a0c290f0/11 .event anyedge, v000001d9a0c55a30_43, v000001d9a0c55a30_44, v000001d9a0c55a30_45, v000001d9a0c55a30_46;
v000001d9a0c55a30_47 .array/port v000001d9a0c55a30, 47;
v000001d9a0c55a30_48 .array/port v000001d9a0c55a30, 48;
v000001d9a0c55a30_49 .array/port v000001d9a0c55a30, 49;
v000001d9a0c55a30_50 .array/port v000001d9a0c55a30, 50;
E_000001d9a0c290f0/12 .event anyedge, v000001d9a0c55a30_47, v000001d9a0c55a30_48, v000001d9a0c55a30_49, v000001d9a0c55a30_50;
v000001d9a0c55a30_51 .array/port v000001d9a0c55a30, 51;
v000001d9a0c55a30_52 .array/port v000001d9a0c55a30, 52;
v000001d9a0c55a30_53 .array/port v000001d9a0c55a30, 53;
v000001d9a0c55a30_54 .array/port v000001d9a0c55a30, 54;
E_000001d9a0c290f0/13 .event anyedge, v000001d9a0c55a30_51, v000001d9a0c55a30_52, v000001d9a0c55a30_53, v000001d9a0c55a30_54;
v000001d9a0c55a30_55 .array/port v000001d9a0c55a30, 55;
v000001d9a0c55a30_56 .array/port v000001d9a0c55a30, 56;
v000001d9a0c55a30_57 .array/port v000001d9a0c55a30, 57;
v000001d9a0c55a30_58 .array/port v000001d9a0c55a30, 58;
E_000001d9a0c290f0/14 .event anyedge, v000001d9a0c55a30_55, v000001d9a0c55a30_56, v000001d9a0c55a30_57, v000001d9a0c55a30_58;
v000001d9a0c55a30_59 .array/port v000001d9a0c55a30, 59;
v000001d9a0c55a30_60 .array/port v000001d9a0c55a30, 60;
v000001d9a0c55a30_61 .array/port v000001d9a0c55a30, 61;
v000001d9a0c55a30_62 .array/port v000001d9a0c55a30, 62;
E_000001d9a0c290f0/15 .event anyedge, v000001d9a0c55a30_59, v000001d9a0c55a30_60, v000001d9a0c55a30_61, v000001d9a0c55a30_62;
v000001d9a0c55a30_63 .array/port v000001d9a0c55a30, 63;
E_000001d9a0c290f0/16 .event anyedge, v000001d9a0c55a30_63;
E_000001d9a0c290f0 .event/or E_000001d9a0c290f0/0, E_000001d9a0c290f0/1, E_000001d9a0c290f0/2, E_000001d9a0c290f0/3, E_000001d9a0c290f0/4, E_000001d9a0c290f0/5, E_000001d9a0c290f0/6, E_000001d9a0c290f0/7, E_000001d9a0c290f0/8, E_000001d9a0c290f0/9, E_000001d9a0c290f0/10, E_000001d9a0c290f0/11, E_000001d9a0c290f0/12, E_000001d9a0c290f0/13, E_000001d9a0c290f0/14, E_000001d9a0c290f0/15, E_000001d9a0c290f0/16;
S_000001d9a0c5afc0 .scope module, "pcadder" "adder" 2 62, 5 1 0, S_000001d9a0c59790;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "cout";
v000001d9a0c557b0_0 .net "a", 31 0, o000001d9a0c5d178;  alias, 0 drivers
L_000001d9a0cf0088 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v000001d9a0c55d50_0 .net "b", 31 0, L_000001d9a0cf0088;  1 drivers
v000001d9a0c55ad0_0 .var "cout", 31 0;
E_000001d9a0c28d30 .event anyedge, v000001d9a0c555d0_0, v000001d9a0c55d50_0;
S_000001d9a0c38740 .scope module, "pcmux" "mux6" 2 43, 6 1 0, S_000001d9a0c59790;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 32 "d3";
    .port_info 4 /INPUT 32 "d4";
    .port_info 5 /INPUT 32 "d5";
    .port_info 6 /INPUT 3 "s";
    .port_info 7 /OUTPUT 32 "y";
P_000001d9a0c295f0 .param/l "WIDTH" 0 6 1, +C4<00000000000000000000000000100000>;
v000001d9a0c54f90_0 .net "d0", 31 0, v000001d9a0c55ad0_0;  alias, 1 drivers
v000001d9a0cb4810_0 .net "d1", 31 0, o000001d9a0c5def8;  alias, 0 drivers
v000001d9a0cb5350_0 .net "d2", 31 0, o000001d9a0c5df28;  alias, 0 drivers
v000001d9a0cb5710_0 .net "d3", 31 0, o000001d9a0c5df28;  alias, 0 drivers
v000001d9a0cb5df0_0 .net "d4", 31 0, o000001d9a0c5df58;  alias, 0 drivers
v000001d9a0cb4130_0 .net "d5", 31 0, o000001d9a0c5df58;  alias, 0 drivers
v000001d9a0cb50d0_0 .net "s", 2 0, L_000001d9a0cb57b0;  alias, 1 drivers
v000001d9a0cb5e90_0 .var "y", 31 0;
E_000001d9a0c28fb0/0 .event anyedge, v000001d9a0cb50d0_0, v000001d9a0c55ad0_0, v000001d9a0cb4810_0, v000001d9a0cb5350_0;
E_000001d9a0c28fb0/1 .event anyedge, v000001d9a0cb5350_0, v000001d9a0cb5df0_0, v000001d9a0cb5df0_0;
E_000001d9a0c28fb0 .event/or E_000001d9a0c28fb0/0, E_000001d9a0c28fb0/1;
S_000001d9a0c3c4d0 .scope module, "pcreg" "flopenr" 2 54, 7 1 0, S_000001d9a0c59790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_000001d9a0c28830 .param/l "WIDTH" 0 7 1, +C4<00000000000000000000000000100000>;
v000001d9a0cb5a30_0 .net "clk", 0 0, o000001d9a0c5ced8;  alias, 0 drivers
v000001d9a0cb5d50_0 .net "d", 31 0, v000001d9a0cb5e90_0;  alias, 1 drivers
v000001d9a0cb52b0_0 .net "en", 0 0, L_000001d9a0c56630;  1 drivers
v000001d9a0cb5cb0_0 .var "q", 31 0;
v000001d9a0cb4310_0 .net "reset", 0 0, o000001d9a0c5d028;  alias, 0 drivers
    .scope S_000001d9a0c5c1d0;
T_0 ;
    %wait E_000001d9a0c292f0;
    %load/vec4 v000001d9a0c55530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001d9a0c55df0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d9a0c558f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001d9a0c55df0_0;
    %parti/s 6, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v000001d9a0c55df0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001d9a0c55df0_0;
    %parti/s 6, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v000001d9a0c55df0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d9a0c5c1d0;
T_1 ;
    %wait E_000001d9a0c292f0;
    %load/vec4 v000001d9a0c55530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d9a0c55990_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d9a0c55e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v000001d9a0c553f0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v000001d9a0c55710, 4;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v000001d9a0c55990_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v000001d9a0c55b70_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v000001d9a0c550d0, 4;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v000001d9a0c55990_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d9a0c55990_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d9a0c55990_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d9a0c5c1d0;
T_2 ;
    %wait E_000001d9a0c292f0;
    %load/vec4 v000001d9a0c55530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d9a0c55030_0, 0, 32;
T_2.2 ;
    %load/vec4 v000001d9a0c55030_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v000001d9a0c55030_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d9a0c55710, 0, 4;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v000001d9a0c55030_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d9a0c550d0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v000001d9a0c55030_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d9a0c55c10, 0, 4;
    %load/vec4 v000001d9a0c55030_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d9a0c55030_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d9a0c558f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000001d9a0c553f0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v000001d9a0c55710, 4;
    %cmpi/u 3, 0, 2;
    %jmp/0xz  T_2.6, 5;
    %load/vec4 v000001d9a0c553f0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v000001d9a0c55710, 4;
    %addi 1, 0, 2;
    %load/vec4 v000001d9a0c553f0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d9a0c55710, 0, 4;
T_2.6 ;
    %load/vec4 v000001d9a0c55b70_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v000001d9a0c550d0, 4;
    %cmpi/u 3, 0, 2;
    %jmp/0xz  T_2.8, 5;
    %load/vec4 v000001d9a0c55b70_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v000001d9a0c550d0, 4;
    %addi 1, 0, 2;
    %load/vec4 v000001d9a0c55b70_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d9a0c550d0, 0, 4;
T_2.8 ;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000001d9a0c553f0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v000001d9a0c55710, 4;
    %cmpi/u 0, 0, 2;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.10, 5;
    %load/vec4 v000001d9a0c553f0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v000001d9a0c55710, 4;
    %subi 1, 0, 2;
    %load/vec4 v000001d9a0c553f0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d9a0c55710, 0, 4;
T_2.10 ;
    %load/vec4 v000001d9a0c55b70_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v000001d9a0c550d0, 4;
    %cmpi/u 0, 0, 2;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.12, 5;
    %load/vec4 v000001d9a0c55b70_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v000001d9a0c550d0, 4;
    %subi 1, 0, 2;
    %load/vec4 v000001d9a0c55b70_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d9a0c550d0, 0, 4;
T_2.12 ;
T_2.5 ;
    %load/vec4 v000001d9a0c553f0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v000001d9a0c55c10, 4;
    %cmpi/e 0, 0, 2;
    %jmp/1 T_2.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d9a0c553f0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v000001d9a0c55c10, 4;
    %cmpi/e 1, 0, 2;
    %flag_or 4, 8;
T_2.16;
    %jmp/0xz  T_2.14, 4;
    %load/vec4 v000001d9a0c553f0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v000001d9a0c55c10, 4;
    %addi 1, 0, 2;
    %load/vec4 v000001d9a0c553f0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d9a0c55c10, 0, 4;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001d9a0c553f0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v000001d9a0c55c10, 4;
    %cmpi/e 2, 0, 2;
    %jmp/1 T_2.19, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d9a0c553f0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v000001d9a0c55c10, 4;
    %cmpi/e 3, 0, 2;
    %flag_or 4, 8;
T_2.19;
    %jmp/0xz  T_2.17, 4;
    %load/vec4 v000001d9a0c553f0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v000001d9a0c55c10, 4;
    %subi 1, 0, 2;
    %load/vec4 v000001d9a0c553f0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d9a0c55c10, 0, 4;
T_2.17 ;
T_2.15 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d9a0c5c1d0;
T_3 ;
    %wait E_000001d9a0c292f0;
    %load/vec4 v000001d9a0c55530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d9a0c55e90_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d9a0c38740;
T_4 ;
    %wait E_000001d9a0c28fb0;
    %load/vec4 v000001d9a0cb50d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v000001d9a0c54f90_0;
    %assign/vec4 v000001d9a0cb5e90_0, 0;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v000001d9a0cb4810_0;
    %assign/vec4 v000001d9a0cb5e90_0, 0;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v000001d9a0cb5350_0;
    %assign/vec4 v000001d9a0cb5e90_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v000001d9a0cb5710_0;
    %assign/vec4 v000001d9a0cb5e90_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v000001d9a0cb5df0_0;
    %assign/vec4 v000001d9a0cb5e90_0, 0;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v000001d9a0cb4130_0;
    %assign/vec4 v000001d9a0cb5e90_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001d9a0c3c4d0;
T_5 ;
    %wait E_000001d9a0c292f0;
    %load/vec4 v000001d9a0cb4310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d9a0cb5cb0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001d9a0cb52b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001d9a0cb5d50_0;
    %assign/vec4 v000001d9a0cb5cb0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d9a0c5afc0;
T_6 ;
    %wait E_000001d9a0c28d30;
    %load/vec4 v000001d9a0c557b0_0;
    %load/vec4 v000001d9a0c55d50_0;
    %add;
    %cmpi/u 4294967295, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.0, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d9a0c55ad0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001d9a0c557b0_0;
    %load/vec4 v000001d9a0c55d50_0;
    %add;
    %assign/vec4 v000001d9a0c55ad0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001d9a0c5c360;
T_7 ;
    %vpi_call 4 29 "$readmemh", "memfile.dat", v000001d9a0c55a30, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000111111 {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001d9a0c5c360;
T_8 ;
    %wait E_000001d9a0c290f0;
    %load/vec4 v000001d9a0c555d0_0;
    %parti/s 6, 2, 3;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000001d9a0c55a30, 4;
    %store/vec4 v000001d9a0c55670_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "fetch.v";
    "./branch_predictor.v";
    "./instrmem.v";
    "./adder.v";
    "./mux6.v";
    "./flopenr.v";
