// Seed: 3158015204
module module_0 (
    input wire id_0,
    input wor id_1,
    input wire id_2,
    output wor id_3,
    input supply0 id_4,
    output wire id_5,
    output wor id_6,
    input wand id_7,
    input wor id_8,
    output wor id_9,
    output wire id_10,
    input tri id_11,
    input wand id_12
);
endmodule
module module_1 #(
    parameter id_1  = 32'd26,
    parameter id_17 = 32'd86,
    parameter id_5  = 32'd94,
    parameter id_7  = 32'd39
) (
    output tri id_0,
    inout tri0 _id_1,
    input wire id_2
    , id_10,
    input tri id_3,
    input tri1 id_4,
    input uwire _id_5,
    output supply1 id_6,
    output tri0 _id_7,
    output wor id_8
);
  logic id_11;
  wire  id_12;
  wire  id_13;
  generate
    wire id_14;
  endgenerate
  wire id_15;
  ;
  parameter [-1 : -1] id_16 = 1;
  logic [id_7 : id_5  *  1  -  1 'd0] _id_17;
  assign id_17 = id_13;
  parameter id_18 = id_16[-1];
  logic [id_17 : id_1] id_19;
  wire id_20;
  final $signed(id_17);
  ;
  and primCall (id_8, id_18, id_3, id_10, id_16, id_17, id_4, id_14, id_15);
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_0,
      id_2,
      id_8,
      id_6,
      id_2,
      id_3,
      id_8,
      id_8,
      id_3,
      id_2
  );
endmodule
