#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Oct  6 10:30:03 2015
# Process ID: 12118
# Log file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.runs/synth_1/design_1_wrapper.vds
# Journal file: /data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/n/15/moore.1424/xillinx/trigger_logic_axi_io'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2015.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1101.348 ; gain = 99.207 ; free physical = 5276 ; free virtual = 29804
Command: synth_design -top design_1_wrapper -part xc7a200tfbg676-2 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-1223] The version limit for your license is '2015.10' and will expire in 25 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1179.344 ; gain = 285.723 ; free physical = 5198 ; free virtual = 29727
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:6066]
INFO: [Synth 8-113] binding component instance 'GND' to cell 'GND' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7206]
INFO: [Synth 8-113] binding component instance 'VCC' to cell 'VCC' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7210]
INFO: [Synth 8-3491] module 'design_1_axi_bram_ctrl_0_0' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:59' bound to instance 'axi_bram_ctrl_0' of component 'design_1_axi_bram_ctrl_0_0' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7214]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_0' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:115]
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:123' bound to instance 'U0' of component 'axi_bram_ctrl' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:269]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-638] synthesizing module 'full_axi' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-3919] null assignment ignored [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/full_axi.vhd:449]
INFO: [Synth 8-3919] null assignment ignored [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/full_axi.vhd:626]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wr_chnl.vhd:370]
INFO: [Synth 8-3919] null assignment ignored [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wr_chnl.vhd:1045]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (1#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-226] default block is never used [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wr_chnl.vhd:2071]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_v4_0_SRL_FIFO' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:133]
INFO: [Synth 8-3491] module 'FDR' declared at '/opt/xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3003' bound to instance 'Data_Exists_DFF' of component 'FDR' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:230]
INFO: [Synth 8-638] synthesizing module 'FDR' [/opt/xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3003]
INFO: [Synth 8-256] done synthesizing module 'FDR' (2#1) [/opt/xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3003]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16678' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [/opt/xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16678]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (3#1) [/opt/xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16678]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35694' bound to instance 'XORCY_I' of component 'XORCY' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-638] synthesizing module 'XORCY' [/opt/xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35694]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (4#1) [/opt/xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35694]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3016' bound to instance 'FDRE_I' of component 'FDRE' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/opt/xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3016]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (5#1) [/opt/xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3016]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16678' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35694' bound to instance 'XORCY_I' of component 'XORCY' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3016' bound to instance 'FDRE_I' of component 'FDRE' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16678' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35694' bound to instance 'XORCY_I' of component 'XORCY' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3016' bound to instance 'FDRE_I' of component 'FDRE' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16678' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35694' bound to instance 'XORCY_I' of component 'XORCY' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3016' bound to instance 'FDRE_I' of component 'FDRE' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34538' bound to instance 'SRL16E_I' of component 'SRL16E' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/opt/xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34538]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (6#1) [/opt/xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34538]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34538' bound to instance 'SRL16E_I' of component 'SRL16E' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34538' bound to instance 'SRL16E_I' of component 'SRL16E' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_v4_0_SRL_FIFO' (7#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (8#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-3919] null assignment ignored [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/rd_chnl.vhd:1162]
INFO: [Synth 8-226] default block is never used [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/rd_chnl.vhd:2014]
INFO: [Synth 8-4512] found unpartitioned construct node [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/rd_chnl.vhd:2795]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (9#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (10#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (11#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (12#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (13#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:115]
INFO: [Synth 8-3491] module 'design_1_axi_ethernet_0_0' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/synth/design_1_axi_ethernet_0_0.vhd:56' bound to instance 'axi_ethernet_0' of component 'design_1_axi_ethernet_0_0' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7268]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_ethernet_0_0' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/synth/design_1_axi_ethernet_0_0.vhd:122]
INFO: [Synth 8-3491] module 'bd_0' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/hdl/bd_0.vhd:14' bound to instance 'U0' of component 'bd_0' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/synth/design_1_axi_ethernet_0_0.vhd:260]
INFO: [Synth 8-638] synthesizing module 'bd_0' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/hdl/bd_0.vhd:84]
INFO: [Synth 8-113] binding component instance 'GND' to cell 'GND' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/hdl/bd_0.vhd:434]
INFO: [Synth 8-113] binding component instance 'VCC' to cell 'VCC' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/hdl/bd_0.vhd:438]
INFO: [Synth 8-3491] module 'bd_0_eth_buf_0' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0_eth_buf_0.vhd:59' bound to instance 'eth_buf' of component 'bd_0_eth_buf_0' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/hdl/bd_0.vhd:442]
INFO: [Synth 8-638] synthesizing module 'bd_0_eth_buf_0' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0_eth_buf_0.vhd:166]
INFO: [Synth 8-3491] module 'axi_ethernet_buffer_v2_0' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:31704' bound to instance 'U0' of component 'axi_ethernet_buffer_v2_0' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0_eth_buf_0.vhd:387]
INFO: [Synth 8-638] synthesizing module 'axi_ethernet_buffer_v2_0' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:31886]
INFO: [Synth 8-3491] module 'actv_hi_pulse_clk_cross' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:1151' bound to instance 'RXCLCLK2AXICLK_INTRPT0' of component 'actv_hi_pulse_clk_cross' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32150]
INFO: [Synth 8-638] synthesizing module 'actv_hi_pulse_clk_cross' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:1163]
INFO: [Synth 8-3491] module 'sync_block' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'data_sync' of component 'sync_block' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:1206]
INFO: [Synth 8-638] synthesizing module 'sync_block' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:285]
INFO: [Synth 8-113] binding component instance 'data_sync0_i' to cell 'FDRE' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:321]
INFO: [Synth 8-113] binding component instance 'data_sync1_i' to cell 'FDRE' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:333]
INFO: [Synth 8-113] binding component instance 'data_sync2_i' to cell 'FDRE' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:345]
INFO: [Synth 8-113] binding component instance 'data_sync3_i' to cell 'FDRE' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:357]
INFO: [Synth 8-113] binding component instance 'data_sync4_i' to cell 'FDRE' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:369]
INFO: [Synth 8-113] binding component instance 'data_sync5_i' to cell 'FDRE' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:381]
INFO: [Synth 8-113] binding component instance 'data_sync6_i' to cell 'FDRE' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:393]
INFO: [Synth 8-113] binding component instance 'data_sync7_i' to cell 'FDRE' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:405]
INFO: [Synth 8-256] done synthesizing module 'sync_block' (14#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:285]
INFO: [Synth 8-256] done synthesizing module 'actv_hi_pulse_clk_cross' (15#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:1163]
INFO: [Synth 8-3491] module 'actv_hi_pulse_clk_cross' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:1151' bound to instance 'RXCLCLK2AXICLK_INTRPT1' of component 'actv_hi_pulse_clk_cross' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32160]
INFO: [Synth 8-3491] module 'actv_hi_pulse_clk_cross' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:1151' bound to instance 'RXCLCLK2AXICLK_INTRPT2' of component 'actv_hi_pulse_clk_cross' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32170]
INFO: [Synth 8-3491] module 'reset_combiner' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:11036' bound to instance 'COMBINE_RESETS' of component 'reset_combiner' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32181]
INFO: [Synth 8-638] synthesizing module 'reset_combiner' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:11069]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:677' bound to instance 'AXI_RESET_TO_RXCLIENT' of component 'actv_hi_reset_clk_cross' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:11271]
INFO: [Synth 8-638] synthesizing module 'actv_hi_reset_clk_cross' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:692]
INFO: [Synth 8-3491] module 'sync_reset' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:486' bound to instance 'ClkA_reset_inst' of component 'sync_reset' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:702]
INFO: [Synth 8-638] synthesizing module 'sync_reset' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:503]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:504]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:504]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:505]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:505]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:506]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:506]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:507]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:507]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:508]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:508]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:509]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:509]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:510]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:510]
INFO: [Synth 8-256] done synthesizing module 'sync_reset' (16#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:503]
INFO: [Synth 8-3491] module 'sync_reset' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:486' bound to instance 'ClkB_reset_inst' of component 'sync_reset' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:714]
INFO: [Synth 8-256] done synthesizing module 'actv_hi_reset_clk_cross' (17#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:692]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:677' bound to instance 'AXI_RESET_TO_TXCLIENT' of component 'actv_hi_reset_clk_cross' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:11285]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:677' bound to instance 'AXI_RESET_TO_GTX' of component 'actv_hi_reset_clk_cross' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:11299]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:677' bound to instance 'AXI_RESET_TO_TXD_AXSTREAM' of component 'actv_hi_reset_clk_cross' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:11316]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:677' bound to instance 'AXI_RESET_TO_TXC_AXSTREAM' of component 'actv_hi_reset_clk_cross' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:11330]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:677' bound to instance 'AXI_RESET_TO_RXD_AXSTREAM' of component 'actv_hi_reset_clk_cross' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:11344]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:677' bound to instance 'AXI_RESET_TO_RXS_AXSTREAM' of component 'actv_hi_reset_clk_cross' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:11358]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:677' bound to instance 'TXD_AXSTREAM_TO_TXC_AXSTREAM' of component 'actv_hi_reset_clk_cross' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:11375]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:677' bound to instance 'TXD_AXSTREAM_TO_RXD_AXSTREAM' of component 'actv_hi_reset_clk_cross' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:11388]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:677' bound to instance 'TXD_AXSTREAM_TO_RXS_AXSTREAM' of component 'actv_hi_reset_clk_cross' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:11401]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:677' bound to instance 'TXC_AXSTREAM_TO_RXD_AXSTREAM' of component 'actv_hi_reset_clk_cross' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:11417]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:677' bound to instance 'TXC_AXSTREAM_TO_RXS_AXSTREAM' of component 'actv_hi_reset_clk_cross' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:11430]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:677' bound to instance 'RXD_AXSTREAM_TO_RXS_AXSTREAM' of component 'actv_hi_reset_clk_cross' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:11446]
INFO: [Synth 8-256] done synthesizing module 'reset_combiner' (18#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:11069]
INFO: [Synth 8-3491] module 'registers' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:30138' bound to instance 'I_REGISTERS' of component 'registers' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32238]
INFO: [Synth 8-638] synthesizing module 'registers' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:30195]
INFO: [Synth 8-3491] module 'reg_cr' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10503' bound to instance 'CR_I' of component 'reg_cr' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:30405]
INFO: [Synth 8-638] synthesizing module 'reg_cr' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10520]
INFO: [Synth 8-256] done synthesizing module 'reg_cr' (19#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10520]
INFO: [Synth 8-3491] module 'reg_tp' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:9691' bound to instance 'TP_I' of component 'reg_tp' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:30418]
INFO: [Synth 8-638] synthesizing module 'reg_tp' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:9708]
INFO: [Synth 8-256] done synthesizing module 'reg_tp' (20#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:9708]
INFO: [Synth 8-3491] module 'reg_ifgp' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10183' bound to instance 'IFGP_I' of component 'reg_ifgp' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:30431]
INFO: [Synth 8-638] synthesizing module 'reg_ifgp' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10199]
INFO: [Synth 8-256] done synthesizing module 'reg_ifgp' (21#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10199]
INFO: [Synth 8-3491] module 'reg_is' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:9858' bound to instance 'IS_I' of component 'reg_is' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:30443]
INFO: [Synth 8-638] synthesizing module 'reg_is' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:9875]
INFO: [Synth 8-256] done synthesizing module 'reg_is' (22#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:9875]
INFO: [Synth 8-3491] module 'reg_ip' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10021' bound to instance 'IP_I' of component 'reg_ip' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:30456]
INFO: [Synth 8-638] synthesizing module 'reg_ip' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10038]
INFO: [Synth 8-256] done synthesizing module 'reg_ip' (23#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10038]
INFO: [Synth 8-3491] module 'reg_ie' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10343' bound to instance 'IE_I' of component 'reg_ie' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:30469]
INFO: [Synth 8-638] synthesizing module 'reg_ie' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10359]
INFO: [Synth 8-256] done synthesizing module 'reg_ie' (24#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10359]
INFO: [Synth 8-3491] module 'reg_32b' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10677' bound to instance 'TTAG_I' of component 'reg_32b' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:30481]
INFO: [Synth 8-638] synthesizing module 'reg_32b' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10694]
INFO: [Synth 8-256] done synthesizing module 'reg_32b' (25#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10694]
INFO: [Synth 8-3491] module 'reg_32b' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10677' bound to instance 'RTAG_I' of component 'reg_32b' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:30493]
INFO: [Synth 8-3491] module 'reg_32b' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10677' bound to instance 'UAWL_I' of component 'reg_32b' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:30505]
INFO: [Synth 8-3491] module 'reg_16bl' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10845' bound to instance 'UAWU_I' of component 'reg_16bl' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:30517]
INFO: [Synth 8-638] synthesizing module 'reg_16bl' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10862]
INFO: [Synth 8-256] done synthesizing module 'reg_16bl' (26#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10862]
INFO: [Synth 8-3491] module 'reg_32b' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10677' bound to instance 'TPID0_I' of component 'reg_32b' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:30529]
INFO: [Synth 8-3491] module 'reg_32b' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:10677' bound to instance 'TPID1_I' of component 'reg_32b' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:30541]
INFO: [Synth 8-256] done synthesizing module 'registers' (27#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:30195]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (28#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-4512] found unpartitioned construct node [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:417]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (29#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (30#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-3491] module 'addr_response_shim' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:27273' bound to instance 'I_ADDR_SHIM' of component 'addr_response_shim' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32413]
INFO: [Synth 8-638] synthesizing module 'addr_response_shim' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:27316]
INFO: [Synth 8-256] done synthesizing module 'addr_response_shim' (31#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:27316]
INFO: [Synth 8-3491] module 'actv_hi_pulse_clk_cross' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:1151' bound to instance 'gen_sample_rx_mac_config' of component 'actv_hi_pulse_clk_cross' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32471]
INFO: [Synth 8-3491] module 'actv_hi_pulse_clk_cross' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:1151' bound to instance 'gen_sample_tx_mac_config' of component 'actv_hi_pulse_clk_cross' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32481]
INFO: [Synth 8-3491] module 'actv_hi_pulse_clk_cross' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:1151' bound to instance 'gen_sample_axi_str_config' of component 'actv_hi_pulse_clk_cross' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32491]
INFO: [Synth 8-3491] module 'bus_clk_cross' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:821' bound to instance 'TAG_REG_CROSS_I' of component 'bus_clk_cross' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32503]
INFO: [Synth 8-638] synthesizing module 'bus_clk_cross' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:834]
INFO: [Synth 8-256] done synthesizing module 'bus_clk_cross' (32#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:834]
INFO: [Synth 8-3491] module 'bus_clk_cross' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:821' bound to instance 'TPID0_REG_CROSS_I' of component 'bus_clk_cross' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32515]
INFO: [Synth 8-3491] module 'bus_clk_cross' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:821' bound to instance 'TPID1_REG_CROSS_I' of component 'bus_clk_cross' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32527]
INFO: [Synth 8-3491] module 'bus_clk_cross' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:821' bound to instance 'UAWL_REG_CROSS_I' of component 'bus_clk_cross' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32539]
INFO: [Synth 8-3491] module 'bus_clk_cross' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:821' bound to instance 'UAWU_REG_CROSS_I' of component 'bus_clk_cross' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32551]
INFO: [Synth 8-638] synthesizing module 'bus_clk_cross__parameterized4' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:834]
INFO: [Synth 8-256] done synthesizing module 'bus_clk_cross__parameterized4' (32#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:834]
INFO: [Synth 8-3491] module 'bus_clk_cross' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:821' bound to instance 'RAF_REG_CROSS_I' of component 'bus_clk_cross' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32563]
INFO: [Synth 8-638] synthesizing module 'bus_clk_cross__parameterized6' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:834]
INFO: [Synth 8-256] done synthesizing module 'bus_clk_cross__parameterized6' (32#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:834]
INFO: [Synth 8-3491] module 'sync_block' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'sync_pcspma_status' of component 'sync_block' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32576]
INFO: [Synth 8-3491] module 'sync_block' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'sync_pcspma_status' of component 'sync_block' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32576]
INFO: [Synth 8-3491] module 'sync_block' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'sync_pcspma_status' of component 'sync_block' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32576]
INFO: [Synth 8-3491] module 'sync_block' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'sync_pcspma_status' of component 'sync_block' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32576]
INFO: [Synth 8-3491] module 'sync_block' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'sync_pcspma_status' of component 'sync_block' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32576]
INFO: [Synth 8-3491] module 'sync_block' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'sync_pcspma_status' of component 'sync_block' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32576]
INFO: [Synth 8-3491] module 'sync_block' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'sync_pcspma_status' of component 'sync_block' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32576]
INFO: [Synth 8-3491] module 'sync_block' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'sync_pcspma_status' of component 'sync_block' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32576]
INFO: [Synth 8-3491] module 'sync_block' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'sync_pcspma_status' of component 'sync_block' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32576]
INFO: [Synth 8-3491] module 'sync_block' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'sync_pcspma_status' of component 'sync_block' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32576]
INFO: [Synth 8-3491] module 'sync_block' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'sync_pcspma_status' of component 'sync_block' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32576]
INFO: [Synth 8-3491] module 'sync_block' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'sync_pcspma_status' of component 'sync_block' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32576]
INFO: [Synth 8-3491] module 'sync_block' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'sync_pcspma_status' of component 'sync_block' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32576]
INFO: [Synth 8-3491] module 'sync_block' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'sync_pcspma_status' of component 'sync_block' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32576]
INFO: [Synth 8-3491] module 'sync_block' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'sync_pcspma_status' of component 'sync_block' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32576]
INFO: [Synth 8-3491] module 'sync_block' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'sync_pcspma_status' of component 'sync_block' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32576]
INFO: [Synth 8-3491] module 'bus_and_enable_clk_cross' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:948' bound to instance 'TX_PAUSE_FRAME_CROSS_I' of component 'bus_and_enable_clk_cross' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32689]
INFO: [Synth 8-638] synthesizing module 'bus_and_enable_clk_cross' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:967]
INFO: [Synth 8-3491] module 'sync_block' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'data_sync' of component 'sync_block' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:1013]
INFO: [Synth 8-256] done synthesizing module 'bus_and_enable_clk_cross' (33#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:967]
INFO: [Synth 8-3491] module 'bus_clk_cross' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:821' bound to instance 'TX_IFGP_CROSS_I' of component 'bus_clk_cross' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32707]
INFO: [Synth 8-638] synthesizing module 'bus_clk_cross__parameterized8' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:834]
INFO: [Synth 8-256] done synthesizing module 'bus_clk_cross__parameterized8' (33#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:834]
INFO: [Synth 8-3491] module 'actv_hi_pulse_clk_cross' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:1151' bound to instance 'TXCLCLK2AXICLK_ISR_1' of component 'actv_hi_pulse_clk_cross' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32720]
INFO: [Synth 8-3491] module 'actv_hi_pulse_clk_cross' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:1151' bound to instance 'TXCLCLK2AXICLK_ISR_5' of component 'actv_hi_pulse_clk_cross' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32731]
INFO: [Synth 8-3491] module 'sync_block' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'RXCLCLK2AXICLK_ISR_6' of component 'sync_block' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32742]
INFO: [Synth 8-3491] module 'sync_block' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'CLK2AXICLK_ISR_7' of component 'sync_block' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32751]
INFO: [Synth 8-3491] module 'sync_block' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:267' bound to instance 'TXCLCLK2AXICLK_ISR_8' of component 'sync_block' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32760]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:677' bound to instance 'AXITX_2_TXCLIENT_FSM_GO' of component 'actv_hi_reset_clk_cross' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32849]
INFO: [Synth 8-3491] module 'rx_if' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:28841' bound to instance 'RCV_INTFCE_I' of component 'rx_if' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:32872]
INFO: [Synth 8-638] synthesizing module 'rx_if' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:28920]
INFO: [Synth 8-226] default block is never used [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:29145]
INFO: [Synth 8-3491] module 'rx_mem_if' declared at '/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:28305' bound to instance 'RX_DP_MEM_IF_I' of component 'rx_mem_if' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:29296]
INFO: [Synth 8-638] synthesizing module 'rx_mem_if' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_vh_rfs.vhd:28348]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/lib_bmg_v1_0/hdl/src/vhdl/blk_mem_gen_wrapper.vhd:192]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (34#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192945]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192949]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192953]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192957]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192971]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'bindec' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5118]
INFO: [Synth 8-256] done synthesizing module 'bindec' (35#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5118]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:18106]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:18433]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (36#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (37#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:18106]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:18433]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (37#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (37#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:18106]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:18433]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' (37#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (37#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:18106]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:18433]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' (37#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (37#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized3' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:18106]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:18433]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' (37#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized3' (37#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized4' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:18106]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:18433]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' (37#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized4' (37#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized5' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:18106]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:18433]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' (37#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized5' (37#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized6' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:18106]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:18433]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' (37#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized6' (37#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux' (38#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized0' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized0' (38#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (39#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (40#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (41#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (42#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2' (43#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper' (44#1) [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/lib_bmg_v1_0/hdl/src/vhdl/blk_mem_gen_wrapper.vhd:192]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper__parameterized0' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/lib_bmg_v1_0/hdl/src/vhdl/blk_mem_gen_wrapper.vhd:192]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized0' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/data1/jmoore/XAPP1026/AC701_AxiEth_100Mhz_64kb/HW/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
