Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Jun 21 12:42:19 2021
| Host         : DESKTOP-28O1IPC running 64-bit major release  (build 9200)
| Command      : report_methodology -file Cafetera_methodology_drc_routed.rpt -pb Cafetera_methodology_drc_routed.pb -rpx Cafetera_methodology_drc_routed.rpx
| Design       : Cafetera
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 70
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 51         |
| LUTAR-1   | Warning          | LUT drives async reset alert  | 9          |
| TIMING-18 | Warning          | Missing input or output delay | 6          |
| TIMING-20 | Warning          | Non-clocked latch             | 4          |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin inst_display/display_number_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin inst_display/display_number_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin inst_display/display_number_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin inst_display/display_number_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin inst_display/display_number_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin inst_display/display_number_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin inst_display/display_number_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin inst_display/display_select_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin inst_display/display_select_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin inst_display/display_select_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin inst_display/display_select_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin inst_display/display_select_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin inst_display/display_select_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin inst_display/display_select_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin inst_display/display_select_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin inst_display/refresh_counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin inst_display/refresh_counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin inst_display/refresh_counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin inst_fsm/FSM_onehot_current_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin inst_fsm/FSM_onehot_current_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin inst_fsm/FSM_onehot_current_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin inst_fsm/bomba_led_red_i_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin inst_fsm/coffee_done_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin inst_fsm/coffee_time_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin inst_fsm/coffee_time_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin inst_fsm/corto_led_i_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin inst_fsm/count_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin inst_fsm/count_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin inst_fsm/count_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin inst_fsm/count_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin inst_fsm/count_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin inst_fsm/count_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin inst_fsm/count_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin inst_fsm/count_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin inst_fsm/count_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin inst_fsm/count_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin inst_fsm/current_state_milk_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin inst_fsm/current_state_sugar_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin inst_fsm/doble_led_i_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin inst_fsm/done_led_green_i_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin inst_fsm/largo_led_i_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin inst_fsm/letra_L_leche_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin inst_fsm/level_sugar_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin inst_fsm/level_sugar_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin inst_fsm/level_sugar_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin inst_fsm/milk_led_blue_i_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin inst_fsm/milk_led_i_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin inst_fsm/milk_led_red_i_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin inst_fsm/sugar_led_i_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin inst_fsm/temperatura_leche_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin inst_fsm/temperatura_leche_reg[1]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell inst_fsm/FSM_onehot_current_state[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_fsm/FSM_onehot_current_state_reg[0]/CLR,
inst_fsm/FSM_onehot_current_state_reg[1]/CLR,
inst_fsm/bomba_led_red_i_reg/CLR, inst_fsm/coffee_time_reg[0]/CLR,
inst_fsm/coffee_time_reg[1]/CLR, inst_fsm/corto_led_i_reg/CLR,
inst_fsm/current_state_milk_reg/CLR, inst_fsm/current_state_sugar_reg/CLR,
inst_fsm/doble_led_i_reg/CLR, inst_fsm/done_led_green_i_reg/CLR,
inst_fsm/largo_led_i_reg/CLR, inst_fsm/letra_L_leche_reg/CLR,
inst_fsm/level_sugar_reg[0]/CLR, inst_fsm/level_sugar_reg[1]/CLR,
inst_fsm/level_sugar_reg[2]/CLR (the first 15 of 22 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell inst_fsm/count_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_fsm/count_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell inst_fsm/count_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_fsm/count_reg[0]_C/CLR, inst_fsm/count_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell inst_fsm/count_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_fsm/count_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell inst_fsm/count_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_fsm/count_reg[2]_C/CLR, inst_fsm/count_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell inst_fsm/count_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_fsm/count_reg[1]_P/PRE, inst_fsm/count_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell inst_fsm/count_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_fsm/count_reg[1]_C/CLR, inst_fsm/count_reg[3]_C/CLR,
inst_fsm/count_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell inst_fsm/count_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_fsm/count_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell inst_fsm/count_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_fsm/count_reg[4]_C/CLR, inst_fsm/count_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on leche_caliente relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on leche_fria relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on less_sugar relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on more_sugar relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on start relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch inst_fsm/count_reg[0]_LDC cannot be properly analyzed as its control pin inst_fsm/count_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch inst_fsm/count_reg[2]_LDC cannot be properly analyzed as its control pin inst_fsm/count_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch inst_fsm/count_reg[3]_LDC cannot be properly analyzed as its control pin inst_fsm/count_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch inst_fsm/count_reg[4]_LDC cannot be properly analyzed as its control pin inst_fsm/count_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>


