ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccMZVDPq.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"system_stm32l4xx.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/system_stm32l4xx.c"
  20              		.section	.text.SystemInit,"ax",%progbits
  21              		.align	1
  22              		.global	SystemInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	SystemInit:
  28              	.LFB132:
   1:Core/Src/system_stm32l4xx.c **** /**
   2:Core/Src/system_stm32l4xx.c ****  ******************************************************************************
   3:Core/Src/system_stm32l4xx.c ****  * @file    system_stm32l4xx.c
   4:Core/Src/system_stm32l4xx.c ****  * @author  MCD Application Team
   5:Core/Src/system_stm32l4xx.c ****  * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File
   6:Core/Src/system_stm32l4xx.c ****  *
   7:Core/Src/system_stm32l4xx.c ****  *   This file provides two functions and one global variable to be called from
   8:Core/Src/system_stm32l4xx.c ****  *   user application:
   9:Core/Src/system_stm32l4xx.c ****  *      - SystemInit(): This function is called at startup just after reset and
  10:Core/Src/system_stm32l4xx.c ****  *                      before branch to main program. This call is made inside
  11:Core/Src/system_stm32l4xx.c ****  *                      the "startup_stm32l4xx.s" file.
  12:Core/Src/system_stm32l4xx.c ****  *
  13:Core/Src/system_stm32l4xx.c ****  *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:Core/Src/system_stm32l4xx.c ****  *                                  by the user application to setup the SysTick
  15:Core/Src/system_stm32l4xx.c ****  *                                  timer or configure other parameters.
  16:Core/Src/system_stm32l4xx.c ****  *
  17:Core/Src/system_stm32l4xx.c ****  *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:Core/Src/system_stm32l4xx.c ****  *                                 be called whenever the core clock is changed
  19:Core/Src/system_stm32l4xx.c ****  *                                 during program execution.
  20:Core/Src/system_stm32l4xx.c ****  *
  21:Core/Src/system_stm32l4xx.c ****  *   After each device reset the MSI (4 MHz) is used as system clock source.
  22:Core/Src/system_stm32l4xx.c ****  *   Then SystemInit() function is called, in "startup_stm32l4xx.s" file, to
  23:Core/Src/system_stm32l4xx.c ****  *   configure the system clock before to branch to main program.
  24:Core/Src/system_stm32l4xx.c ****  *
  25:Core/Src/system_stm32l4xx.c ****  *   This file configures the system clock as follows:
  26:Core/Src/system_stm32l4xx.c ****  *=============================================================================
  27:Core/Src/system_stm32l4xx.c ****  *-----------------------------------------------------------------------------
  28:Core/Src/system_stm32l4xx.c ****  *        System Clock source                    | MSI
  29:Core/Src/system_stm32l4xx.c ****  *-----------------------------------------------------------------------------
  30:Core/Src/system_stm32l4xx.c ****  *        SYSCLK(Hz)                             | 4000000
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccMZVDPq.s 			page 2


  31:Core/Src/system_stm32l4xx.c ****  *-----------------------------------------------------------------------------
  32:Core/Src/system_stm32l4xx.c ****  *        HCLK(Hz)                               | 4000000
  33:Core/Src/system_stm32l4xx.c ****  *-----------------------------------------------------------------------------
  34:Core/Src/system_stm32l4xx.c ****  *        AHB Prescaler                          | 1
  35:Core/Src/system_stm32l4xx.c ****  *-----------------------------------------------------------------------------
  36:Core/Src/system_stm32l4xx.c ****  *        APB1 Prescaler                         | 1
  37:Core/Src/system_stm32l4xx.c ****  *-----------------------------------------------------------------------------
  38:Core/Src/system_stm32l4xx.c ****  *        APB2 Prescaler                         | 1
  39:Core/Src/system_stm32l4xx.c ****  *-----------------------------------------------------------------------------
  40:Core/Src/system_stm32l4xx.c ****  *        PLL_M                                  | 1
  41:Core/Src/system_stm32l4xx.c ****  *-----------------------------------------------------------------------------
  42:Core/Src/system_stm32l4xx.c ****  *        PLL_N                                  | 8
  43:Core/Src/system_stm32l4xx.c ****  *-----------------------------------------------------------------------------
  44:Core/Src/system_stm32l4xx.c ****  *        PLL_P                                  | 7
  45:Core/Src/system_stm32l4xx.c ****  *-----------------------------------------------------------------------------
  46:Core/Src/system_stm32l4xx.c ****  *        PLL_Q                                  | 2
  47:Core/Src/system_stm32l4xx.c ****  *-----------------------------------------------------------------------------
  48:Core/Src/system_stm32l4xx.c ****  *        PLL_R                                  | 2
  49:Core/Src/system_stm32l4xx.c ****  *-----------------------------------------------------------------------------
  50:Core/Src/system_stm32l4xx.c ****  *        PLLSAI1_P                              | NA
  51:Core/Src/system_stm32l4xx.c ****  *-----------------------------------------------------------------------------
  52:Core/Src/system_stm32l4xx.c ****  *        PLLSAI1_Q                              | NA
  53:Core/Src/system_stm32l4xx.c ****  *-----------------------------------------------------------------------------
  54:Core/Src/system_stm32l4xx.c ****  *        PLLSAI1_R                              | NA
  55:Core/Src/system_stm32l4xx.c ****  *-----------------------------------------------------------------------------
  56:Core/Src/system_stm32l4xx.c ****  *        PLLSAI2_P                              | NA
  57:Core/Src/system_stm32l4xx.c ****  *-----------------------------------------------------------------------------
  58:Core/Src/system_stm32l4xx.c ****  *        PLLSAI2_Q                              | NA
  59:Core/Src/system_stm32l4xx.c ****  *-----------------------------------------------------------------------------
  60:Core/Src/system_stm32l4xx.c ****  *        PLLSAI2_R                              | NA
  61:Core/Src/system_stm32l4xx.c ****  *-----------------------------------------------------------------------------
  62:Core/Src/system_stm32l4xx.c ****  *        Require 48MHz for USB OTG FS,          | Disabled
  63:Core/Src/system_stm32l4xx.c ****  *        SDIO and RNG clock                     |
  64:Core/Src/system_stm32l4xx.c ****  *-----------------------------------------------------------------------------
  65:Core/Src/system_stm32l4xx.c ****  *=============================================================================
  66:Core/Src/system_stm32l4xx.c ****  ******************************************************************************
  67:Core/Src/system_stm32l4xx.c ****  * @attention
  68:Core/Src/system_stm32l4xx.c ****  *
  69:Core/Src/system_stm32l4xx.c ****  * Copyright (c) 2017 STMicroelectronics.
  70:Core/Src/system_stm32l4xx.c ****  * All rights reserved.
  71:Core/Src/system_stm32l4xx.c ****  *
  72:Core/Src/system_stm32l4xx.c ****  * This software is licensed under terms that can be found in the LICENSE file
  73:Core/Src/system_stm32l4xx.c ****  * in the root directory of this software component.
  74:Core/Src/system_stm32l4xx.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  75:Core/Src/system_stm32l4xx.c ****  *
  76:Core/Src/system_stm32l4xx.c ****  ******************************************************************************
  77:Core/Src/system_stm32l4xx.c ****  */
  78:Core/Src/system_stm32l4xx.c **** 
  79:Core/Src/system_stm32l4xx.c **** /** @addtogroup CMSIS
  80:Core/Src/system_stm32l4xx.c ****  * @{
  81:Core/Src/system_stm32l4xx.c ****  */
  82:Core/Src/system_stm32l4xx.c **** 
  83:Core/Src/system_stm32l4xx.c **** /** @addtogroup stm32l4xx_system
  84:Core/Src/system_stm32l4xx.c ****  * @{
  85:Core/Src/system_stm32l4xx.c ****  */
  86:Core/Src/system_stm32l4xx.c **** 
  87:Core/Src/system_stm32l4xx.c **** /** @addtogroup STM32L4xx_System_Private_Includes
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccMZVDPq.s 			page 3


  88:Core/Src/system_stm32l4xx.c ****  * @{
  89:Core/Src/system_stm32l4xx.c ****  */
  90:Core/Src/system_stm32l4xx.c **** 
  91:Core/Src/system_stm32l4xx.c **** #include "stm32l4xx.h"
  92:Core/Src/system_stm32l4xx.c **** 
  93:Core/Src/system_stm32l4xx.c **** /**
  94:Core/Src/system_stm32l4xx.c ****  * @}
  95:Core/Src/system_stm32l4xx.c ****  */
  96:Core/Src/system_stm32l4xx.c **** 
  97:Core/Src/system_stm32l4xx.c **** /** @addtogroup STM32L4xx_System_Private_TypesDefinitions
  98:Core/Src/system_stm32l4xx.c ****  * @{
  99:Core/Src/system_stm32l4xx.c ****  */
 100:Core/Src/system_stm32l4xx.c **** 
 101:Core/Src/system_stm32l4xx.c **** /**
 102:Core/Src/system_stm32l4xx.c ****  * @}
 103:Core/Src/system_stm32l4xx.c ****  */
 104:Core/Src/system_stm32l4xx.c **** 
 105:Core/Src/system_stm32l4xx.c **** /** @addtogroup STM32L4xx_System_Private_Defines
 106:Core/Src/system_stm32l4xx.c ****  * @{
 107:Core/Src/system_stm32l4xx.c ****  */
 108:Core/Src/system_stm32l4xx.c **** 
 109:Core/Src/system_stm32l4xx.c **** #if !defined(HSE_VALUE)
 110:Core/Src/system_stm32l4xx.c **** #define HSE_VALUE 8000000U /*!< Value of the External oscillator in Hz */
 111:Core/Src/system_stm32l4xx.c **** #endif                     /* HSE_VALUE */
 112:Core/Src/system_stm32l4xx.c **** 
 113:Core/Src/system_stm32l4xx.c **** #if !defined(MSI_VALUE)
 114:Core/Src/system_stm32l4xx.c **** #define MSI_VALUE 4000000U /*!< Value of the Internal oscillator in Hz*/
 115:Core/Src/system_stm32l4xx.c **** #endif                     /* MSI_VALUE */
 116:Core/Src/system_stm32l4xx.c **** 
 117:Core/Src/system_stm32l4xx.c **** #if !defined(HSI_VALUE)
 118:Core/Src/system_stm32l4xx.c **** #define HSI_VALUE 16000000U /*!< Value of the Internal oscillator in Hz*/
 119:Core/Src/system_stm32l4xx.c **** #endif                      /* HSI_VALUE */
 120:Core/Src/system_stm32l4xx.c **** 
 121:Core/Src/system_stm32l4xx.c **** /* Note: Following vector table addresses must be defined in line with linker
 122:Core/Src/system_stm32l4xx.c ****          configuration. */
 123:Core/Src/system_stm32l4xx.c **** /*!< Uncomment the following line if you need to relocate the vector table
 124:Core/Src/system_stm32l4xx.c ****      anywhere in Flash or Sram, else the vector table is kept at the automatic
 125:Core/Src/system_stm32l4xx.c ****      remap of boot address selected */
 126:Core/Src/system_stm32l4xx.c **** /* #define USER_VECT_TAB_ADDRESS */
 127:Core/Src/system_stm32l4xx.c **** 
 128:Core/Src/system_stm32l4xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 129:Core/Src/system_stm32l4xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table
 130:Core/Src/system_stm32l4xx.c ****      in Sram else user remap will be done in Flash. */
 131:Core/Src/system_stm32l4xx.c **** /* #define VECT_TAB_SRAM */
 132:Core/Src/system_stm32l4xx.c **** 
 133:Core/Src/system_stm32l4xx.c **** #if defined(VECT_TAB_SRAM)
 134:Core/Src/system_stm32l4xx.c **** #define VECT_TAB_BASE_ADDRESS                                                                      
 135:Core/Src/system_stm32l4xx.c ****     SRAM1_BASE /*!< Vector Table base address field.                                               
 136:Core/Src/system_stm32l4xx.c ****                     This value must be a multiple of 0x200. */
 137:Core/Src/system_stm32l4xx.c **** #define VECT_TAB_OFFSET                                                                            
 138:Core/Src/system_stm32l4xx.c ****     0x00000000U /*!< Vector Table base offset field.                                               
 139:Core/Src/system_stm32l4xx.c ****                      This value must be a multiple of 0x200. */
 140:Core/Src/system_stm32l4xx.c **** #else
 141:Core/Src/system_stm32l4xx.c **** #define VECT_TAB_BASE_ADDRESS                                                                      
 142:Core/Src/system_stm32l4xx.c ****     FLASH_BASE /*!< Vector Table base address field.                                               
 143:Core/Src/system_stm32l4xx.c ****                     This value must be a multiple of 0x200. */
 144:Core/Src/system_stm32l4xx.c **** #define VECT_TAB_OFFSET                                                                            
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccMZVDPq.s 			page 4


 145:Core/Src/system_stm32l4xx.c ****     0x00000000U /*!< Vector Table base offset field.                                               
 146:Core/Src/system_stm32l4xx.c ****                      This value must be a multiple of 0x200. */
 147:Core/Src/system_stm32l4xx.c **** #endif          /* VECT_TAB_SRAM */
 148:Core/Src/system_stm32l4xx.c **** #endif          /* USER_VECT_TAB_ADDRESS */
 149:Core/Src/system_stm32l4xx.c **** 
 150:Core/Src/system_stm32l4xx.c **** /******************************************************************************/
 151:Core/Src/system_stm32l4xx.c **** /**
 152:Core/Src/system_stm32l4xx.c ****  * @}
 153:Core/Src/system_stm32l4xx.c ****  */
 154:Core/Src/system_stm32l4xx.c **** 
 155:Core/Src/system_stm32l4xx.c **** /** @addtogroup STM32L4xx_System_Private_Macros
 156:Core/Src/system_stm32l4xx.c ****  * @{
 157:Core/Src/system_stm32l4xx.c ****  */
 158:Core/Src/system_stm32l4xx.c **** 
 159:Core/Src/system_stm32l4xx.c **** /**
 160:Core/Src/system_stm32l4xx.c ****  * @}
 161:Core/Src/system_stm32l4xx.c ****  */
 162:Core/Src/system_stm32l4xx.c **** 
 163:Core/Src/system_stm32l4xx.c **** /** @addtogroup STM32L4xx_System_Private_Variables
 164:Core/Src/system_stm32l4xx.c ****  * @{
 165:Core/Src/system_stm32l4xx.c ****  */
 166:Core/Src/system_stm32l4xx.c **** /* The SystemCoreClock variable is updated in three ways:
 167:Core/Src/system_stm32l4xx.c ****     1) by calling CMSIS function SystemCoreClockUpdate()
 168:Core/Src/system_stm32l4xx.c ****     2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 169:Core/Src/system_stm32l4xx.c ****     3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
 170:Core/Src/system_stm32l4xx.c ****        Note: If you use this function to configure the system clock; then there
 171:Core/Src/system_stm32l4xx.c ****              is no need to call the 2 first functions listed above, since SystemCoreClock
 172:Core/Src/system_stm32l4xx.c ****              variable is updated automatically.
 173:Core/Src/system_stm32l4xx.c **** */
 174:Core/Src/system_stm32l4xx.c **** uint32_t SystemCoreClock = 4000000U;
 175:Core/Src/system_stm32l4xx.c **** 
 176:Core/Src/system_stm32l4xx.c **** const uint8_t AHBPrescTable[16] = {0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U};
 177:Core/Src/system_stm32l4xx.c **** const uint8_t APBPrescTable[8] = {0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U};
 178:Core/Src/system_stm32l4xx.c **** const uint32_t MSIRangeTable[12] = {100000U,  200000U,  400000U,   800000U,   1000000U,  2000000U,
 179:Core/Src/system_stm32l4xx.c ****                                     4000000U, 8000000U, 16000000U, 24000000U, 32000000U, 48000000U}
 180:Core/Src/system_stm32l4xx.c **** /**
 181:Core/Src/system_stm32l4xx.c ****  * @}
 182:Core/Src/system_stm32l4xx.c ****  */
 183:Core/Src/system_stm32l4xx.c **** 
 184:Core/Src/system_stm32l4xx.c **** /** @addtogroup STM32L4xx_System_Private_FunctionPrototypes
 185:Core/Src/system_stm32l4xx.c ****  * @{
 186:Core/Src/system_stm32l4xx.c ****  */
 187:Core/Src/system_stm32l4xx.c **** 
 188:Core/Src/system_stm32l4xx.c **** /**
 189:Core/Src/system_stm32l4xx.c ****  * @}
 190:Core/Src/system_stm32l4xx.c ****  */
 191:Core/Src/system_stm32l4xx.c **** 
 192:Core/Src/system_stm32l4xx.c **** /** @addtogroup STM32L4xx_System_Private_Functions
 193:Core/Src/system_stm32l4xx.c ****  * @{
 194:Core/Src/system_stm32l4xx.c ****  */
 195:Core/Src/system_stm32l4xx.c **** 
 196:Core/Src/system_stm32l4xx.c **** /**
 197:Core/Src/system_stm32l4xx.c ****  * @brief  Setup the microcontroller system.
 198:Core/Src/system_stm32l4xx.c ****  * @retval None
 199:Core/Src/system_stm32l4xx.c ****  */
 200:Core/Src/system_stm32l4xx.c **** 
 201:Core/Src/system_stm32l4xx.c **** void SystemInit(void)
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccMZVDPq.s 			page 5


 202:Core/Src/system_stm32l4xx.c **** {
  29              		.loc 1 202 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 203:Core/Src/system_stm32l4xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 204:Core/Src/system_stm32l4xx.c ****     /* Configure the Vector Table location -------------------------------------*/
 205:Core/Src/system_stm32l4xx.c ****     SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
 206:Core/Src/system_stm32l4xx.c **** #endif
 207:Core/Src/system_stm32l4xx.c **** 
 208:Core/Src/system_stm32l4xx.c ****     /* FPU settings ------------------------------------------------------------*/
 209:Core/Src/system_stm32l4xx.c **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 210:Core/Src/system_stm32l4xx.c ****     SCB->CPACR |= ((3UL << 20U) | (3UL << 22U)); /* set CP10 and CP11 Full Access */
  34              		.loc 1 210 5 view .LVU1
  35              		.loc 1 210 8 is_stmt 0 view .LVU2
  36 0000 034A     		ldr	r2, .L2
  37 0002 D2F88830 		ldr	r3, [r2, #136]
  38              		.loc 1 210 16 view .LVU3
  39 0006 43F47003 		orr	r3, r3, #15728640
  40 000a C2F88830 		str	r3, [r2, #136]
 211:Core/Src/system_stm32l4xx.c **** #endif
 212:Core/Src/system_stm32l4xx.c **** }
  41              		.loc 1 212 1 view .LVU4
  42 000e 7047     		bx	lr
  43              	.L3:
  44              		.align	2
  45              	.L2:
  46 0010 00ED00E0 		.word	-536810240
  47              		.cfi_endproc
  48              	.LFE132:
  50              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  51              		.align	1
  52              		.global	SystemCoreClockUpdate
  53              		.syntax unified
  54              		.thumb
  55              		.thumb_func
  57              	SystemCoreClockUpdate:
  58              	.LFB133:
 213:Core/Src/system_stm32l4xx.c **** 
 214:Core/Src/system_stm32l4xx.c **** /**
 215:Core/Src/system_stm32l4xx.c ****  * @brief  Update SystemCoreClock variable according to Clock Register Values.
 216:Core/Src/system_stm32l4xx.c ****  *         The SystemCoreClock variable contains the core clock (HCLK), it can
 217:Core/Src/system_stm32l4xx.c ****  *         be used by the user application to setup the SysTick timer or configure
 218:Core/Src/system_stm32l4xx.c ****  *         other parameters.
 219:Core/Src/system_stm32l4xx.c ****  *
 220:Core/Src/system_stm32l4xx.c ****  * @note   Each time the core clock (HCLK) changes, this function must be called
 221:Core/Src/system_stm32l4xx.c ****  *         to update SystemCoreClock variable value. Otherwise, any configuration
 222:Core/Src/system_stm32l4xx.c ****  *         based on this variable will be incorrect.
 223:Core/Src/system_stm32l4xx.c ****  *
 224:Core/Src/system_stm32l4xx.c ****  * @note   - The system frequency computed by this function is not the real
 225:Core/Src/system_stm32l4xx.c ****  *           frequency in the chip. It is calculated based on the predefined
 226:Core/Src/system_stm32l4xx.c ****  *           constant and the selected clock source:
 227:Core/Src/system_stm32l4xx.c ****  *
 228:Core/Src/system_stm32l4xx.c ****  *           - If SYSCLK source is MSI, SystemCoreClock will contain the MSI_VALUE(*)
 229:Core/Src/system_stm32l4xx.c ****  *
 230:Core/Src/system_stm32l4xx.c ****  *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(**)
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccMZVDPq.s 			page 6


 231:Core/Src/system_stm32l4xx.c ****  *
 232:Core/Src/system_stm32l4xx.c ****  *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***)
 233:Core/Src/system_stm32l4xx.c ****  *
 234:Core/Src/system_stm32l4xx.c ****  *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(***)
 235:Core/Src/system_stm32l4xx.c ****  *             or HSI_VALUE(*) or MSI_VALUE(*) multiplied/divided by the PLL factors.
 236:Core/Src/system_stm32l4xx.c ****  *
 237:Core/Src/system_stm32l4xx.c ****  *         (*) MSI_VALUE is a constant defined in stm32l4xx_hal.h file (default value
 238:Core/Src/system_stm32l4xx.c ****  *             4 MHz) but the real value may vary depending on the variations
 239:Core/Src/system_stm32l4xx.c ****  *             in voltage and temperature.
 240:Core/Src/system_stm32l4xx.c ****  *
 241:Core/Src/system_stm32l4xx.c ****  *         (**) HSI_VALUE is a constant defined in stm32l4xx_hal.h file (default value
 242:Core/Src/system_stm32l4xx.c ****  *              16 MHz) but the real value may vary depending on the variations
 243:Core/Src/system_stm32l4xx.c ****  *              in voltage and temperature.
 244:Core/Src/system_stm32l4xx.c ****  *
 245:Core/Src/system_stm32l4xx.c ****  *         (***) HSE_VALUE is a constant defined in stm32l4xx_hal.h file (default value
 246:Core/Src/system_stm32l4xx.c ****  *              8 MHz), user has to ensure that HSE_VALUE is same as the real
 247:Core/Src/system_stm32l4xx.c ****  *              frequency of the crystal used. Otherwise, this function may
 248:Core/Src/system_stm32l4xx.c ****  *              have wrong result.
 249:Core/Src/system_stm32l4xx.c ****  *
 250:Core/Src/system_stm32l4xx.c ****  *         - The result of this function could be not correct when using fractional
 251:Core/Src/system_stm32l4xx.c ****  *           value for HSE crystal.
 252:Core/Src/system_stm32l4xx.c ****  *
 253:Core/Src/system_stm32l4xx.c ****  * @retval None
 254:Core/Src/system_stm32l4xx.c ****  */
 255:Core/Src/system_stm32l4xx.c **** void SystemCoreClockUpdate(void)
 256:Core/Src/system_stm32l4xx.c **** {
  59              		.loc 1 256 1 is_stmt 1 view -0
  60              		.cfi_startproc
  61              		@ args = 0, pretend = 0, frame = 0
  62              		@ frame_needed = 0, uses_anonymous_args = 0
  63              		@ link register save eliminated.
 257:Core/Src/system_stm32l4xx.c ****     uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;
  64              		.loc 1 257 5 view .LVU6
 258:Core/Src/system_stm32l4xx.c **** 
 259:Core/Src/system_stm32l4xx.c ****     /* Get MSI Range frequency--------------------------------------------------*/
 260:Core/Src/system_stm32l4xx.c ****     if ((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
  65              		.loc 1 260 5 view .LVU7
  66              		.loc 1 260 13 is_stmt 0 view .LVU8
  67 0000 2F4B     		ldr	r3, .L19
  68 0002 1B68     		ldr	r3, [r3]
  69              		.loc 1 260 8 view .LVU9
  70 0004 13F0080F 		tst	r3, #8
  71 0008 16D1     		bne	.L5
 261:Core/Src/system_stm32l4xx.c ****     { /* MSISRANGE from RCC_CSR applies */
 262:Core/Src/system_stm32l4xx.c ****         msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
  72              		.loc 1 262 9 is_stmt 1 view .LVU10
  73              		.loc 1 262 24 is_stmt 0 view .LVU11
  74 000a 2D4B     		ldr	r3, .L19
  75 000c D3F89430 		ldr	r3, [r3, #148]
  76              		.loc 1 262 18 view .LVU12
  77 0010 C3F30323 		ubfx	r3, r3, #8, #4
  78              	.LVL0:
  79              	.L6:
 263:Core/Src/system_stm32l4xx.c ****     }
 264:Core/Src/system_stm32l4xx.c ****     else
 265:Core/Src/system_stm32l4xx.c ****     { /* MSIRANGE from RCC_CR applies */
 266:Core/Src/system_stm32l4xx.c ****         msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccMZVDPq.s 			page 7


 267:Core/Src/system_stm32l4xx.c ****     }
 268:Core/Src/system_stm32l4xx.c ****     /*MSI frequency range in HZ*/
 269:Core/Src/system_stm32l4xx.c ****     msirange = MSIRangeTable[msirange];
  80              		.loc 1 269 5 is_stmt 1 view .LVU13
  81              		.loc 1 269 14 is_stmt 0 view .LVU14
  82 0014 2B4A     		ldr	r2, .L19+4
  83 0016 52F82320 		ldr	r2, [r2, r3, lsl #2]
  84              	.LVL1:
 270:Core/Src/system_stm32l4xx.c **** 
 271:Core/Src/system_stm32l4xx.c ****     /* Get SYSCLK source -------------------------------------------------------*/
 272:Core/Src/system_stm32l4xx.c ****     switch (RCC->CFGR & RCC_CFGR_SWS)
  85              		.loc 1 272 5 is_stmt 1 view .LVU15
  86              		.loc 1 272 16 is_stmt 0 view .LVU16
  87 001a 294B     		ldr	r3, .L19
  88 001c 9B68     		ldr	r3, [r3, #8]
  89              		.loc 1 272 23 view .LVU17
  90 001e 03F00C03 		and	r3, r3, #12
  91              		.loc 1 272 5 view .LVU18
  92 0022 0C2B     		cmp	r3, #12
  93 0024 48D8     		bhi	.L7
  94 0026 DFE803F0 		tbb	[pc, r3]
  95              	.L9:
  96 002a 0C       		.byte	(.L12-.L9)/2
  97 002b 47       		.byte	(.L7-.L9)/2
  98 002c 47       		.byte	(.L7-.L9)/2
  99 002d 47       		.byte	(.L7-.L9)/2
 100 002e 0F       		.byte	(.L11-.L9)/2
 101 002f 47       		.byte	(.L7-.L9)/2
 102 0030 47       		.byte	(.L7-.L9)/2
 103 0031 47       		.byte	(.L7-.L9)/2
 104 0032 13       		.byte	(.L10-.L9)/2
 105 0033 47       		.byte	(.L7-.L9)/2
 106 0034 47       		.byte	(.L7-.L9)/2
 107 0035 47       		.byte	(.L7-.L9)/2
 108 0036 17       		.byte	(.L8-.L9)/2
 109              	.LVL2:
 110 0037 00       		.p2align 1
 111              	.L5:
 266:Core/Src/system_stm32l4xx.c ****     }
 112              		.loc 1 266 9 is_stmt 1 view .LVU19
 266:Core/Src/system_stm32l4xx.c ****     }
 113              		.loc 1 266 24 is_stmt 0 view .LVU20
 114 0038 214B     		ldr	r3, .L19
 115 003a 1B68     		ldr	r3, [r3]
 266:Core/Src/system_stm32l4xx.c ****     }
 116              		.loc 1 266 18 view .LVU21
 117 003c C3F30313 		ubfx	r3, r3, #4, #4
 118              	.LVL3:
 266:Core/Src/system_stm32l4xx.c ****     }
 119              		.loc 1 266 18 view .LVU22
 120 0040 E8E7     		b	.L6
 121              	.LVL4:
 122              	.L12:
 273:Core/Src/system_stm32l4xx.c ****     {
 274:Core/Src/system_stm32l4xx.c ****     case 0x00: /* MSI used as system clock source */
 275:Core/Src/system_stm32l4xx.c ****         SystemCoreClock = msirange;
 123              		.loc 1 275 9 is_stmt 1 view .LVU23
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccMZVDPq.s 			page 8


 124              		.loc 1 275 25 is_stmt 0 view .LVU24
 125 0042 214B     		ldr	r3, .L19+8
 126 0044 1A60     		str	r2, [r3]
 276:Core/Src/system_stm32l4xx.c ****         break;
 127              		.loc 1 276 9 is_stmt 1 view .LVU25
 128 0046 28E0     		b	.L13
 129              	.L11:
 277:Core/Src/system_stm32l4xx.c **** 
 278:Core/Src/system_stm32l4xx.c ****     case 0x04: /* HSI used as system clock source */
 279:Core/Src/system_stm32l4xx.c ****         SystemCoreClock = HSI_VALUE;
 130              		.loc 1 279 9 view .LVU26
 131              		.loc 1 279 25 is_stmt 0 view .LVU27
 132 0048 1F4B     		ldr	r3, .L19+8
 133 004a 204A     		ldr	r2, .L19+12
 134              	.LVL5:
 135              		.loc 1 279 25 view .LVU28
 136 004c 1A60     		str	r2, [r3]
 280:Core/Src/system_stm32l4xx.c ****         break;
 137              		.loc 1 280 9 is_stmt 1 view .LVU29
 138 004e 24E0     		b	.L13
 139              	.LVL6:
 140              	.L10:
 281:Core/Src/system_stm32l4xx.c **** 
 282:Core/Src/system_stm32l4xx.c ****     case 0x08: /* HSE used as system clock source */
 283:Core/Src/system_stm32l4xx.c ****         SystemCoreClock = HSE_VALUE;
 141              		.loc 1 283 9 view .LVU30
 142              		.loc 1 283 25 is_stmt 0 view .LVU31
 143 0050 1D4B     		ldr	r3, .L19+8
 144 0052 1F4A     		ldr	r2, .L19+16
 145              	.LVL7:
 146              		.loc 1 283 25 view .LVU32
 147 0054 1A60     		str	r2, [r3]
 284:Core/Src/system_stm32l4xx.c ****         break;
 148              		.loc 1 284 9 is_stmt 1 view .LVU33
 149 0056 20E0     		b	.L13
 150              	.LVL8:
 151              	.L8:
 285:Core/Src/system_stm32l4xx.c **** 
 286:Core/Src/system_stm32l4xx.c ****     case 0x0C: /* PLL used as system clock  source */
 287:Core/Src/system_stm32l4xx.c ****         /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
 288:Core/Src/system_stm32l4xx.c ****            SYSCLK = PLL_VCO / PLLR
 289:Core/Src/system_stm32l4xx.c ****            */
 290:Core/Src/system_stm32l4xx.c ****         pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 152              		.loc 1 290 9 view .LVU34
 153              		.loc 1 290 25 is_stmt 0 view .LVU35
 154 0058 194B     		ldr	r3, .L19
 155 005a D968     		ldr	r1, [r3, #12]
 156              		.loc 1 290 19 view .LVU36
 157 005c 01F00301 		and	r1, r1, #3
 158              	.LVL9:
 291:Core/Src/system_stm32l4xx.c ****         pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U;
 159              		.loc 1 291 9 is_stmt 1 view .LVU37
 160              		.loc 1 291 21 is_stmt 0 view .LVU38
 161 0060 DB68     		ldr	r3, [r3, #12]
 162              		.loc 1 291 51 view .LVU39
 163 0062 C3F30213 		ubfx	r3, r3, #4, #3
 164              		.loc 1 291 14 view .LVU40
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccMZVDPq.s 			page 9


 165 0066 0133     		adds	r3, r3, #1
 166              	.LVL10:
 292:Core/Src/system_stm32l4xx.c **** 
 293:Core/Src/system_stm32l4xx.c ****         switch (pllsource)
 167              		.loc 1 293 9 is_stmt 1 view .LVU41
 168 0068 0229     		cmp	r1, #2
 169 006a 04D0     		beq	.L14
 170 006c 0329     		cmp	r1, #3
 171 006e 1FD0     		beq	.L15
 294:Core/Src/system_stm32l4xx.c ****         {
 295:Core/Src/system_stm32l4xx.c ****         case 0x02: /* HSI used as PLL clock source */
 296:Core/Src/system_stm32l4xx.c ****             pllvco = (HSI_VALUE / pllm);
 297:Core/Src/system_stm32l4xx.c ****             break;
 298:Core/Src/system_stm32l4xx.c **** 
 299:Core/Src/system_stm32l4xx.c ****         case 0x03: /* HSE used as PLL clock source */
 300:Core/Src/system_stm32l4xx.c ****             pllvco = (HSE_VALUE / pllm);
 301:Core/Src/system_stm32l4xx.c ****             break;
 302:Core/Src/system_stm32l4xx.c **** 
 303:Core/Src/system_stm32l4xx.c ****         default: /* MSI used as PLL clock source */
 304:Core/Src/system_stm32l4xx.c ****             pllvco = (msirange / pllm);
 172              		.loc 1 304 13 view .LVU42
 173              		.loc 1 304 20 is_stmt 0 view .LVU43
 174 0070 B2FBF3F2 		udiv	r2, r2, r3
 175              	.LVL11:
 305:Core/Src/system_stm32l4xx.c ****             break;
 176              		.loc 1 305 13 is_stmt 1 view .LVU44
 177 0074 02E0     		b	.L17
 178              	.LVL12:
 179              	.L14:
 296:Core/Src/system_stm32l4xx.c ****             break;
 180              		.loc 1 296 13 view .LVU45
 296:Core/Src/system_stm32l4xx.c ****             break;
 181              		.loc 1 296 20 is_stmt 0 view .LVU46
 182 0076 154A     		ldr	r2, .L19+12
 183              	.LVL13:
 296:Core/Src/system_stm32l4xx.c ****             break;
 184              		.loc 1 296 20 view .LVU47
 185 0078 B2FBF3F2 		udiv	r2, r2, r3
 186              	.LVL14:
 297:Core/Src/system_stm32l4xx.c **** 
 187              		.loc 1 297 13 is_stmt 1 view .LVU48
 188              	.L17:
 306:Core/Src/system_stm32l4xx.c ****         }
 307:Core/Src/system_stm32l4xx.c ****         pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 189              		.loc 1 307 9 view .LVU49
 190              		.loc 1 307 32 is_stmt 0 view .LVU50
 191 007c 1049     		ldr	r1, .L19
 192              	.LVL15:
 193              		.loc 1 307 32 view .LVU51
 194 007e CB68     		ldr	r3, [r1, #12]
 195              	.LVL16:
 196              		.loc 1 307 62 view .LVU52
 197 0080 C3F30623 		ubfx	r3, r3, #8, #7
 198              		.loc 1 307 16 view .LVU53
 199 0084 02FB03F3 		mul	r3, r2, r3
 200              	.LVL17:
 308:Core/Src/system_stm32l4xx.c ****         pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccMZVDPq.s 			page 10


 201              		.loc 1 308 9 is_stmt 1 view .LVU54
 202              		.loc 1 308 22 is_stmt 0 view .LVU55
 203 0088 CA68     		ldr	r2, [r1, #12]
 204              		.loc 1 308 52 view .LVU56
 205 008a C2F34162 		ubfx	r2, r2, #25, #2
 206              		.loc 1 308 60 view .LVU57
 207 008e 0132     		adds	r2, r2, #1
 208              		.loc 1 308 14 view .LVU58
 209 0090 5200     		lsls	r2, r2, #1
 210              	.LVL18:
 309:Core/Src/system_stm32l4xx.c ****         SystemCoreClock = pllvco / pllr;
 211              		.loc 1 309 9 is_stmt 1 view .LVU59
 212              		.loc 1 309 34 is_stmt 0 view .LVU60
 213 0092 B3FBF2F3 		udiv	r3, r3, r2
 214              	.LVL19:
 215              		.loc 1 309 25 view .LVU61
 216 0096 0C4A     		ldr	r2, .L19+8
 217              	.LVL20:
 218              		.loc 1 309 25 view .LVU62
 219 0098 1360     		str	r3, [r2]
 310:Core/Src/system_stm32l4xx.c ****         break;
 220              		.loc 1 310 9 is_stmt 1 view .LVU63
 221              	.LVL21:
 222              	.L13:
 311:Core/Src/system_stm32l4xx.c **** 
 312:Core/Src/system_stm32l4xx.c ****     default:
 313:Core/Src/system_stm32l4xx.c ****         SystemCoreClock = msirange;
 314:Core/Src/system_stm32l4xx.c ****         break;
 315:Core/Src/system_stm32l4xx.c ****     }
 316:Core/Src/system_stm32l4xx.c ****     /* Compute HCLK clock frequency --------------------------------------------*/
 317:Core/Src/system_stm32l4xx.c ****     /* Get HCLK prescaler */
 318:Core/Src/system_stm32l4xx.c ****     tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 223              		.loc 1 318 5 view .LVU64
 224              		.loc 1 318 30 is_stmt 0 view .LVU65
 225 009a 094B     		ldr	r3, .L19
 226 009c 9B68     		ldr	r3, [r3, #8]
 227              		.loc 1 318 54 view .LVU66
 228 009e C3F30313 		ubfx	r3, r3, #4, #4
 229              		.loc 1 318 24 view .LVU67
 230 00a2 0C4A     		ldr	r2, .L19+20
 231 00a4 D15C     		ldrb	r1, [r2, r3]	@ zero_extendqisi2
 232              	.LVL22:
 319:Core/Src/system_stm32l4xx.c ****     /* HCLK clock frequency */
 320:Core/Src/system_stm32l4xx.c ****     SystemCoreClock >>= tmp;
 233              		.loc 1 320 5 is_stmt 1 view .LVU68
 234              		.loc 1 320 21 is_stmt 0 view .LVU69
 235 00a6 084A     		ldr	r2, .L19+8
 236 00a8 1368     		ldr	r3, [r2]
 237 00aa CB40     		lsrs	r3, r3, r1
 238 00ac 1360     		str	r3, [r2]
 321:Core/Src/system_stm32l4xx.c **** }
 239              		.loc 1 321 1 view .LVU70
 240 00ae 7047     		bx	lr
 241              	.LVL23:
 242              	.L15:
 300:Core/Src/system_stm32l4xx.c ****             break;
 243              		.loc 1 300 13 is_stmt 1 view .LVU71
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccMZVDPq.s 			page 11


 300:Core/Src/system_stm32l4xx.c ****             break;
 244              		.loc 1 300 20 is_stmt 0 view .LVU72
 245 00b0 074A     		ldr	r2, .L19+16
 246              	.LVL24:
 300:Core/Src/system_stm32l4xx.c ****             break;
 247              		.loc 1 300 20 view .LVU73
 248 00b2 B2FBF3F2 		udiv	r2, r2, r3
 249              	.LVL25:
 301:Core/Src/system_stm32l4xx.c **** 
 250              		.loc 1 301 13 is_stmt 1 view .LVU74
 251 00b6 E1E7     		b	.L17
 252              	.LVL26:
 253              	.L7:
 313:Core/Src/system_stm32l4xx.c ****         break;
 254              		.loc 1 313 9 view .LVU75
 313:Core/Src/system_stm32l4xx.c ****         break;
 255              		.loc 1 313 25 is_stmt 0 view .LVU76
 256 00b8 034B     		ldr	r3, .L19+8
 257 00ba 1A60     		str	r2, [r3]
 314:Core/Src/system_stm32l4xx.c ****     }
 258              		.loc 1 314 9 is_stmt 1 view .LVU77
 259 00bc EDE7     		b	.L13
 260              	.L20:
 261 00be 00BF     		.align	2
 262              	.L19:
 263 00c0 00100240 		.word	1073876992
 264 00c4 00000000 		.word	MSIRangeTable
 265 00c8 00000000 		.word	SystemCoreClock
 266 00cc 0024F400 		.word	16000000
 267 00d0 00127A00 		.word	8000000
 268 00d4 00000000 		.word	AHBPrescTable
 269              		.cfi_endproc
 270              	.LFE133:
 272              		.global	MSIRangeTable
 273              		.section	.rodata.MSIRangeTable,"a"
 274              		.align	2
 277              	MSIRangeTable:
 278 0000 A0860100 		.word	100000
 279 0004 400D0300 		.word	200000
 280 0008 801A0600 		.word	400000
 281 000c 00350C00 		.word	800000
 282 0010 40420F00 		.word	1000000
 283 0014 80841E00 		.word	2000000
 284 0018 00093D00 		.word	4000000
 285 001c 00127A00 		.word	8000000
 286 0020 0024F400 		.word	16000000
 287 0024 00366E01 		.word	24000000
 288 0028 0048E801 		.word	32000000
 289 002c 006CDC02 		.word	48000000
 290              		.global	APBPrescTable
 291              		.section	.rodata.APBPrescTable,"a"
 292              		.align	2
 295              	APBPrescTable:
 296 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
 296      01020304 
 297              		.global	AHBPrescTable
 298              		.section	.rodata.AHBPrescTable,"a"
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccMZVDPq.s 			page 12


 299              		.align	2
 302              	AHBPrescTable:
 303 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 303      00000000 
 303      01020304 
 303      06
 304 000d 070809   		.ascii	"\007\010\011"
 305              		.global	SystemCoreClock
 306              		.section	.data.SystemCoreClock,"aw"
 307              		.align	2
 310              	SystemCoreClock:
 311 0000 00093D00 		.word	4000000
 312              		.text
 313              	.Letext0:
 314              		.file 2 "C:\\ST\\STM32CubeCLT_1.16.0\\GNU-tools-for-STM32\\bin/../lib/gcc/arm-none-eabi/12.3.1/../
 315              		.file 3 "C:\\ST\\STM32CubeCLT_1.16.0\\GNU-tools-for-STM32\\bin/../lib/gcc/arm-none-eabi/12.3.1/../
 316              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 317              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 318              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h"
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccMZVDPq.s 			page 13


DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32l4xx.c
C:\Users\sagep\AppData\Local\Temp\ccMZVDPq.s:21     .text.SystemInit:00000000 $t
C:\Users\sagep\AppData\Local\Temp\ccMZVDPq.s:27     .text.SystemInit:00000000 SystemInit
C:\Users\sagep\AppData\Local\Temp\ccMZVDPq.s:46     .text.SystemInit:00000010 $d
C:\Users\sagep\AppData\Local\Temp\ccMZVDPq.s:51     .text.SystemCoreClockUpdate:00000000 $t
C:\Users\sagep\AppData\Local\Temp\ccMZVDPq.s:57     .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
C:\Users\sagep\AppData\Local\Temp\ccMZVDPq.s:96     .text.SystemCoreClockUpdate:0000002a $d
C:\Users\sagep\AppData\Local\Temp\ccMZVDPq.s:263    .text.SystemCoreClockUpdate:000000c0 $d
C:\Users\sagep\AppData\Local\Temp\ccMZVDPq.s:277    .rodata.MSIRangeTable:00000000 MSIRangeTable
C:\Users\sagep\AppData\Local\Temp\ccMZVDPq.s:310    .data.SystemCoreClock:00000000 SystemCoreClock
C:\Users\sagep\AppData\Local\Temp\ccMZVDPq.s:302    .rodata.AHBPrescTable:00000000 AHBPrescTable
C:\Users\sagep\AppData\Local\Temp\ccMZVDPq.s:274    .rodata.MSIRangeTable:00000000 $d
C:\Users\sagep\AppData\Local\Temp\ccMZVDPq.s:295    .rodata.APBPrescTable:00000000 APBPrescTable
C:\Users\sagep\AppData\Local\Temp\ccMZVDPq.s:292    .rodata.APBPrescTable:00000000 $d
C:\Users\sagep\AppData\Local\Temp\ccMZVDPq.s:299    .rodata.AHBPrescTable:00000000 $d
C:\Users\sagep\AppData\Local\Temp\ccMZVDPq.s:307    .data.SystemCoreClock:00000000 $d
C:\Users\sagep\AppData\Local\Temp\ccMZVDPq.s:110    .text.SystemCoreClockUpdate:00000037 $d
C:\Users\sagep\AppData\Local\Temp\ccMZVDPq.s:110    .text.SystemCoreClockUpdate:00000038 $t

NO UNDEFINED SYMBOLS
