{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1739380053163 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Blinker 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"Blinker\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1739380053179 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1739380053242 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1739380053242 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1739380053807 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1739380053822 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1739380053885 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 21 " "No exact pin location assignment(s) for 17 pins of 21 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1739380054057 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1739380074111 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "auto-promoted clock driver clock_27Mhz~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for auto-promoted clock driver clock_27Mhz~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad clock_27Mhz PIN_Y11 " "Refclk input I/O pad clock_27Mhz is placed onto PIN_Y11" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Quartus II" 0 -1 1739380074177 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Quartus II" 0 -1 1739380074177 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1739380074177 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock_50Mhz~inputCLKENA0 132 global CLKCTRL_G6 " "clock_50Mhz~inputCLKENA0 with 132 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1739380074177 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock_27Mhz~inputCLKENA0 33 global CLKCTRL_G7 " "clock_27Mhz~inputCLKENA0 with 33 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1739380074177 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1739380074177 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1739380074177 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739380074202 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1739380074202 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1739380074202 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1739380074202 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1739380074202 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1739380074202 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1739380074202 ""}
{ "Info" "ISTA_SDC_FOUND" "de1_blinker/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'de1_blinker/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1739380074863 ""}
{ "Info" "ISTA_SDC_FOUND" "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc " "Reading SDC File: 'de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1739380074863 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1_blinker_nios2_proc.sdc 46 *de1_blinker_nios2_proc:*\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_break:the_de1_blinker_nios2_proc_nios2_oci_break\|break_readreg* keeper " "Ignored filter at de1_blinker_nios2_proc.sdc(46): *de1_blinker_nios2_proc:*\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_break:the_de1_blinker_nios2_proc_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1739380074863 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1_blinker_nios2_proc.sdc 46 *de1_blinker_nios2_proc:*\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|de1_blinker_nios2_proc_jtag_debug_module_tck:the_de1_blinker_nios2_proc_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at de1_blinker_nios2_proc.sdc(46): *de1_blinker_nios2_proc:*\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|de1_blinker_nios2_proc_jtag_debug_module_tck:the_de1_blinker_nios2_proc_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1739380074863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path de1_blinker_nios2_proc.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at de1_blinker_nios2_proc.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$de1_blinker_nios2_proc_oci_break_path\|break_readreg*\] -to \[get_keepers *\$de1_blinker_nios2_proc_jtag_sr*\] " "set_false_path -from \[get_keepers *\$de1_blinker_nios2_proc_oci_break_path\|break_readreg*\] -to \[get_keepers *\$de1_blinker_nios2_proc_jtag_sr*\]" {  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1739380074863 ""}  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1739380074863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path de1_blinker_nios2_proc.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at de1_blinker_nios2_proc.sdc(46): Argument <to> is an empty collection" {  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1739380074863 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1_blinker_nios2_proc.sdc 47 *de1_blinker_nios2_proc:*\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_debug:the_de1_blinker_nios2_proc_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at de1_blinker_nios2_proc.sdc(47): *de1_blinker_nios2_proc:*\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_debug:the_de1_blinker_nios2_proc_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1739380074863 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1_blinker_nios2_proc.sdc 47 *de1_blinker_nios2_proc:*\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|de1_blinker_nios2_proc_jtag_debug_module_tck:the_de1_blinker_nios2_proc_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at de1_blinker_nios2_proc.sdc(47): *de1_blinker_nios2_proc:*\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|de1_blinker_nios2_proc_jtag_debug_module_tck:the_de1_blinker_nios2_proc_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1739380074863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path de1_blinker_nios2_proc.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at de1_blinker_nios2_proc.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$de1_blinker_nios2_proc_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$de1_blinker_nios2_proc_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$de1_blinker_nios2_proc_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$de1_blinker_nios2_proc_jtag_sr\[33\]\]" {  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1739380074863 ""}  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1739380074863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path de1_blinker_nios2_proc.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at de1_blinker_nios2_proc.sdc(47): Argument <to> is an empty collection" {  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1739380074863 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1_blinker_nios2_proc.sdc 48 *de1_blinker_nios2_proc:*\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_debug:the_de1_blinker_nios2_proc_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at de1_blinker_nios2_proc.sdc(48): *de1_blinker_nios2_proc:*\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_debug:the_de1_blinker_nios2_proc_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1739380074863 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1_blinker_nios2_proc.sdc 48 *de1_blinker_nios2_proc:*\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|de1_blinker_nios2_proc_jtag_debug_module_tck:the_de1_blinker_nios2_proc_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at de1_blinker_nios2_proc.sdc(48): *de1_blinker_nios2_proc:*\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|de1_blinker_nios2_proc_jtag_debug_module_tck:the_de1_blinker_nios2_proc_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1739380074863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path de1_blinker_nios2_proc.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at de1_blinker_nios2_proc.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$de1_blinker_nios2_proc_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$de1_blinker_nios2_proc_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$de1_blinker_nios2_proc_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$de1_blinker_nios2_proc_jtag_sr\[0\]\]" {  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1739380074863 ""}  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1739380074863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path de1_blinker_nios2_proc.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at de1_blinker_nios2_proc.sdc(48): Argument <to> is an empty collection" {  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1739380074863 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1_blinker_nios2_proc.sdc 49 *de1_blinker_nios2_proc:*\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_debug:the_de1_blinker_nios2_proc_nios2_oci_debug\|monitor_error keeper " "Ignored filter at de1_blinker_nios2_proc.sdc(49): *de1_blinker_nios2_proc:*\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_debug:the_de1_blinker_nios2_proc_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1739380074863 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1_blinker_nios2_proc.sdc 49 *de1_blinker_nios2_proc:*\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|de1_blinker_nios2_proc_jtag_debug_module_tck:the_de1_blinker_nios2_proc_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at de1_blinker_nios2_proc.sdc(49): *de1_blinker_nios2_proc:*\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|de1_blinker_nios2_proc_jtag_debug_module_tck:the_de1_blinker_nios2_proc_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1739380074863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path de1_blinker_nios2_proc.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at de1_blinker_nios2_proc.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$de1_blinker_nios2_proc_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$de1_blinker_nios2_proc_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$de1_blinker_nios2_proc_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$de1_blinker_nios2_proc_jtag_sr\[34\]\]" {  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1739380074863 ""}  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1739380074863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path de1_blinker_nios2_proc.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at de1_blinker_nios2_proc.sdc(49): Argument <to> is an empty collection" {  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1739380074863 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1_blinker_nios2_proc.sdc 50 *de1_blinker_nios2_proc:*\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_ocimem:the_de1_blinker_nios2_proc_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at de1_blinker_nios2_proc.sdc(50): *de1_blinker_nios2_proc:*\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_ocimem:the_de1_blinker_nios2_proc_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1739380074863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path de1_blinker_nios2_proc.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at de1_blinker_nios2_proc.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$de1_blinker_nios2_proc_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$de1_blinker_nios2_proc_jtag_sr*\] " "set_false_path -from \[get_keepers *\$de1_blinker_nios2_proc_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$de1_blinker_nios2_proc_jtag_sr*\]" {  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1739380074863 ""}  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1739380074863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path de1_blinker_nios2_proc.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at de1_blinker_nios2_proc.sdc(50): Argument <to> is an empty collection" {  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1739380074863 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1_blinker_nios2_proc.sdc 51 *de1_blinker_nios2_proc:*\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|de1_blinker_nios2_proc_jtag_debug_module_tck:the_de1_blinker_nios2_proc_jtag_debug_module_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at de1_blinker_nios2_proc.sdc(51): *de1_blinker_nios2_proc:*\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|de1_blinker_nios2_proc_jtag_debug_module_tck:the_de1_blinker_nios2_proc_jtag_debug_module_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1739380074863 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1_blinker_nios2_proc.sdc 51 *de1_blinker_nios2_proc:*\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|de1_blinker_nios2_proc_jtag_debug_module_sysclk:the_de1_blinker_nios2_proc_jtag_debug_module_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at de1_blinker_nios2_proc.sdc(51): *de1_blinker_nios2_proc:*\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|de1_blinker_nios2_proc_jtag_debug_module_sysclk:the_de1_blinker_nios2_proc_jtag_debug_module_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1739380074863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path de1_blinker_nios2_proc.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at de1_blinker_nios2_proc.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$de1_blinker_nios2_proc_jtag_sr*    -to *\$de1_blinker_nios2_proc_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$de1_blinker_nios2_proc_jtag_sr*    -to *\$de1_blinker_nios2_proc_jtag_sysclk_path\|*jdo*" {  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1739380074863 ""}  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1739380074863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path de1_blinker_nios2_proc.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at de1_blinker_nios2_proc.sdc(51): Argument <to> is not an object ID" {  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1739380074863 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1_blinker_nios2_proc.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at de1_blinker_nios2_proc.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1739380074863 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1_blinker_nios2_proc.sdc 52 *de1_blinker_nios2_proc:*\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|de1_blinker_nios2_proc_jtag_debug_module_sysclk:the_de1_blinker_nios2_proc_jtag_debug_module_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at de1_blinker_nios2_proc.sdc(52): *de1_blinker_nios2_proc:*\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|de1_blinker_nios2_proc_jtag_debug_module_sysclk:the_de1_blinker_nios2_proc_jtag_debug_module_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1739380074863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path de1_blinker_nios2_proc.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at de1_blinker_nios2_proc.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$de1_blinker_nios2_proc_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$de1_blinker_nios2_proc_jtag_sysclk_path\|ir*" {  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1739380074875 ""}  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1739380074875 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path de1_blinker_nios2_proc.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at de1_blinker_nios2_proc.sdc(52): Argument <to> is not an object ID" {  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1739380074875 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1_blinker_nios2_proc.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at de1_blinker_nios2_proc.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1739380074875 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1_blinker_nios2_proc.sdc 53 *de1_blinker_nios2_proc:*\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_debug:the_de1_blinker_nios2_proc_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at de1_blinker_nios2_proc.sdc(53): *de1_blinker_nios2_proc:*\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_debug:the_de1_blinker_nios2_proc_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1739380074875 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path de1_blinker_nios2_proc.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at de1_blinker_nios2_proc.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$de1_blinker_nios2_proc_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$de1_blinker_nios2_proc_oci_debug_path\|monitor_go" {  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1739380074875 ""}  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1739380074875 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path de1_blinker_nios2_proc.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at de1_blinker_nios2_proc.sdc(53): Argument <to> is not an object ID" {  } { { "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" "" { Text "C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1739380074875 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1739380074875 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst15\|LPM_MUX_component\|auto_generated\|l2_w0_n0_mux_dataout~1  from: datac  to: combout " "Cell: b2v_inst15\|LPM_MUX_component\|auto_generated\|l2_w0_n0_mux_dataout~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1739380074879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst15\|LPM_MUX_component\|auto_generated\|l2_w0_n0_mux_dataout~2  from: datac  to: combout " "Cell: b2v_inst15\|LPM_MUX_component\|auto_generated\|l2_w0_n0_mux_dataout~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1739380074879 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1739380074879 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1739380074879 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1739380074879 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1739380074879 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1739380074895 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1739380074895 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1739380074895 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7seg_1\[0\] " "Node \"7seg_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7seg_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1739380074926 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7seg_1\[1\] " "Node \"7seg_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7seg_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1739380074926 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7seg_1\[2\] " "Node \"7seg_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7seg_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1739380074926 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7seg_1\[3\] " "Node \"7seg_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7seg_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1739380074926 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7seg_1\[4\] " "Node \"7seg_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7seg_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1739380074926 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7seg_1\[5\] " "Node \"7seg_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7seg_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1739380074926 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7seg_1\[6\] " "Node \"7seg_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7seg_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1739380074926 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7seg_2\[0\] " "Node \"7seg_2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7seg_2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1739380074926 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7seg_2\[1\] " "Node \"7seg_2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7seg_2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1739380074926 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7seg_2\[2\] " "Node \"7seg_2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7seg_2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1739380074926 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7seg_2\[3\] " "Node \"7seg_2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7seg_2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1739380074926 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7seg_2\[4\] " "Node \"7seg_2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7seg_2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1739380074926 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7seg_2\[5\] " "Node \"7seg_2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7seg_2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1739380074926 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7seg_2\[6\] " "Node \"7seg_2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7seg_2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1739380074926 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7seg_3\[0\] " "Node \"7seg_3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7seg_3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1739380074926 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7seg_3\[1\] " "Node \"7seg_3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7seg_3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1739380074926 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7seg_3\[2\] " "Node \"7seg_3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7seg_3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1739380074926 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7seg_3\[3\] " "Node \"7seg_3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7seg_3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1739380074926 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7seg_3\[4\] " "Node \"7seg_3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7seg_3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1739380074926 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7seg_3\[5\] " "Node \"7seg_3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7seg_3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1739380074926 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7seg_3\[6\] " "Node \"7seg_3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7seg_3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1739380074926 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7seg_4\[0\] " "Node \"7seg_4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7seg_4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1739380074926 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7seg_4\[1\] " "Node \"7seg_4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7seg_4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1739380074926 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7seg_4\[2\] " "Node \"7seg_4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7seg_4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1739380074926 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7seg_4\[3\] " "Node \"7seg_4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7seg_4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1739380074926 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7seg_4\[4\] " "Node \"7seg_4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7seg_4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1739380074926 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7seg_4\[5\] " "Node \"7seg_4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7seg_4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1739380074926 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7seg_4\[6\] " "Node \"7seg_4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7seg_4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1739380074926 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[0\] " "Node \"LED\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1739380074926 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[1\] " "Node \"LED\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1739380074926 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[2\] " "Node \"LED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1739380074926 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[3\] " "Node \"LED\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1739380074926 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[4\] " "Node \"LED\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1739380074926 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[5\] " "Node \"LED\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1739380074926 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[6\] " "Node \"LED\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1739380074926 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[7\] " "Node \"LED\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs_2/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1739380074926 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1739380074926 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:21 " "Fitter preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739380074926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1739380086686 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1739380086874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739380089573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1739380093106 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1739380094609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739380094609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1739380096026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X78_Y23 X89_Y34 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X78_Y23 to location X89_Y34" {  } { { "loc" "" { Generic "C:/FPGA_Proj/Blinker_NiosII/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X78_Y23 to location X89_Y34"} { { 12 { 0 ""} 78 23 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1739380104140 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1739380104140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739380107381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1739380107381 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1739380107381 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.57 " "Total time spent on timing analysis during the Fitter is 0.57 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1739380108279 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1739380108452 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1739380109049 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1739380109175 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1739380110531 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739380113315 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1739380113535 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA_Proj/Blinker_NiosII/output_files/Blinker.fit.smsg " "Generated suppressed messages file C:/FPGA_Proj/Blinker_NiosII/output_files/Blinker.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1739380113629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 75 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6134 " "Peak virtual memory: 6134 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1739380114336 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 12 18:08:34 2025 " "Processing ended: Wed Feb 12 18:08:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1739380114336 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1739380114336 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1739380114336 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1739380114336 ""}
