Warning (10268): Verilog HDL information at controller.sv(17): always construct contains both blocking and non-blocking assignments File: D:/Documents/ee_371/lab4/part2/controller.sv Line: 17
