<stg><name>calc_crc8</name>


<trans_list>

<trans id="340" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="22" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %data) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %crc) nounwind, !map !19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !23

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @calc_crc8_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %crc_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %crc) nounwind

]]></Node>
<StgValue><ssdm name="crc_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %data_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data) nounwind

]]></Node>
<StgValue><ssdm name="data_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="64">
<![CDATA[
:6  %D = alloca [32 x i1], align 1

]]></Node>
<StgValue><ssdm name="D"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="64">
<![CDATA[
:7  %NewCRC = alloca [8 x i1], align 1

]]></Node>
<StgValue><ssdm name="NewCRC"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="64">
<![CDATA[
:8  %C = alloca [8 x i1], align 1

]]></Node>
<StgValue><ssdm name="C"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %1

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i6 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %p_0 = phi i32 [ %data_read, %0 ], [ %sext_ln28, %2 ]

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %icmp_ln26 = icmp eq i6 %i_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %i = add i6 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln26, label %.preheader.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln27 = zext i6 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %D_addr = getelementptr [32 x i1]* %D, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="D_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32">
<![CDATA[
:2  %trunc_ln26 = trunc i32 %p_0 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln26"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
:3  store i1 %trunc_ln26, i1* %D_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %trunc_ln1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_0, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="31">
<![CDATA[
:5  %sext_ln28 = sext i31 %trunc_ln1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln28"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %i_1 = phi i4 [ %i_3, %3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:1  %p_01 = phi i32 [ %sext_ln34, %3 ], [ %crc_read, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_01"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:2  %icmp_ln32 = icmp eq i4 %i_1, -8

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:4  %i_3 = add i4 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln32, label %4, label %3

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln33 = zext i4 %i_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %C_addr_8 = getelementptr [8 x i1]* %C, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="C_addr_8"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="32">
<![CDATA[
:2  %trunc_ln32 = trunc i32 %p_01 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln32"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
:3  store i1 %trunc_ln32, i1* %C_addr_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %trunc_ln3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_01, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="31">
<![CDATA[
:5  %sext_ln34 = sext i31 %trunc_ln3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln34"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %D_addr_1 = getelementptr [32 x i1]* %D, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="D_addr_1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="5">
<![CDATA[
:1  %D_load = load i1* %D_addr_1, align 1

]]></Node>
<StgValue><ssdm name="D_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %D_addr_2 = getelementptr [32 x i1]* %D, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="D_addr_2"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="5">
<![CDATA[
:3  %D_load_1 = load i1* %D_addr_2, align 1

]]></Node>
<StgValue><ssdm name="D_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="64" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="5">
<![CDATA[
:1  %D_load = load i1* %D_addr_1, align 1

]]></Node>
<StgValue><ssdm name="D_load"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="5">
<![CDATA[
:3  %D_load_1 = load i1* %D_addr_2, align 1

]]></Node>
<StgValue><ssdm name="D_load_1"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %D_addr_3 = getelementptr [32 x i1]* %D, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="D_addr_3"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="5">
<![CDATA[
:5  %D_load_2 = load i1* %D_addr_3, align 1

]]></Node>
<StgValue><ssdm name="D_load_2"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %D_addr_4 = getelementptr [32 x i1]* %D, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="D_addr_4"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="5">
<![CDATA[
:7  %D_load_3 = load i1* %D_addr_4, align 1

]]></Node>
<StgValue><ssdm name="D_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="70" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="5">
<![CDATA[
:5  %D_load_2 = load i1* %D_addr_3, align 1

]]></Node>
<StgValue><ssdm name="D_load_2"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="5">
<![CDATA[
:7  %D_load_3 = load i1* %D_addr_4, align 1

]]></Node>
<StgValue><ssdm name="D_load_3"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %D_addr_5 = getelementptr [32 x i1]* %D, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="D_addr_5"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="5">
<![CDATA[
:9  %D_load_4 = load i1* %D_addr_5, align 1

]]></Node>
<StgValue><ssdm name="D_load_4"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %D_addr_6 = getelementptr [32 x i1]* %D, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="D_addr_6"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="5">
<![CDATA[
:11  %D_load_5 = load i1* %D_addr_6, align 1

]]></Node>
<StgValue><ssdm name="D_load_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="76" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="5">
<![CDATA[
:9  %D_load_4 = load i1* %D_addr_5, align 1

]]></Node>
<StgValue><ssdm name="D_load_4"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="5">
<![CDATA[
:11  %D_load_5 = load i1* %D_addr_6, align 1

]]></Node>
<StgValue><ssdm name="D_load_5"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %D_addr_7 = getelementptr [32 x i1]* %D, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="D_addr_7"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="5">
<![CDATA[
:13  %D_load_6 = load i1* %D_addr_7, align 1

]]></Node>
<StgValue><ssdm name="D_load_6"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %D_addr_8 = getelementptr [32 x i1]* %D, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="D_addr_8"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="5">
<![CDATA[
:15  %D_load_7 = load i1* %D_addr_8, align 1

]]></Node>
<StgValue><ssdm name="D_load_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="82" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="5">
<![CDATA[
:13  %D_load_6 = load i1* %D_addr_7, align 1

]]></Node>
<StgValue><ssdm name="D_load_6"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="5">
<![CDATA[
:15  %D_load_7 = load i1* %D_addr_8, align 1

]]></Node>
<StgValue><ssdm name="D_load_7"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %D_addr_9 = getelementptr [32 x i1]* %D, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="D_addr_9"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="5">
<![CDATA[
:17  %D_load_8 = load i1* %D_addr_9, align 1

]]></Node>
<StgValue><ssdm name="D_load_8"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %D_addr_10 = getelementptr [32 x i1]* %D, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="D_addr_10"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="5">
<![CDATA[
:19  %D_load_9 = load i1* %D_addr_10, align 1

]]></Node>
<StgValue><ssdm name="D_load_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="88" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="5">
<![CDATA[
:17  %D_load_8 = load i1* %D_addr_9, align 1

]]></Node>
<StgValue><ssdm name="D_load_8"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="5">
<![CDATA[
:19  %D_load_9 = load i1* %D_addr_10, align 1

]]></Node>
<StgValue><ssdm name="D_load_9"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %D_addr_11 = getelementptr [32 x i1]* %D, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="D_addr_11"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="5">
<![CDATA[
:21  %D_load_10 = load i1* %D_addr_11, align 1

]]></Node>
<StgValue><ssdm name="D_load_10"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %D_addr_12 = getelementptr [32 x i1]* %D, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="D_addr_12"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="5">
<![CDATA[
:23  %D_load_11 = load i1* %D_addr_12, align 1

]]></Node>
<StgValue><ssdm name="D_load_11"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="94" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="5">
<![CDATA[
:21  %D_load_10 = load i1* %D_addr_11, align 1

]]></Node>
<StgValue><ssdm name="D_load_10"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="5">
<![CDATA[
:23  %D_load_11 = load i1* %D_addr_12, align 1

]]></Node>
<StgValue><ssdm name="D_load_11"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %D_addr_13 = getelementptr [32 x i1]* %D, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="D_addr_13"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="5">
<![CDATA[
:25  %D_load_12 = load i1* %D_addr_13, align 1

]]></Node>
<StgValue><ssdm name="D_load_12"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %D_addr_14 = getelementptr [32 x i1]* %D, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="D_addr_14"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="5">
<![CDATA[
:27  %D_load_13 = load i1* %D_addr_14, align 1

]]></Node>
<StgValue><ssdm name="D_load_13"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="100" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="5">
<![CDATA[
:25  %D_load_12 = load i1* %D_addr_13, align 1

]]></Node>
<StgValue><ssdm name="D_load_12"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="5">
<![CDATA[
:27  %D_load_13 = load i1* %D_addr_14, align 1

]]></Node>
<StgValue><ssdm name="D_load_13"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %D_addr_15 = getelementptr [32 x i1]* %D, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="D_addr_15"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="5">
<![CDATA[
:53  %D_load_14 = load i1* %D_addr_15, align 1

]]></Node>
<StgValue><ssdm name="D_load_14"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %D_addr_16 = getelementptr [32 x i1]* %D, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="D_addr_16"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="5">
<![CDATA[
:55  %D_load_15 = load i1* %D_addr_16, align 1

]]></Node>
<StgValue><ssdm name="D_load_15"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="106" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="5">
<![CDATA[
:53  %D_load_14 = load i1* %D_addr_15, align 1

]]></Node>
<StgValue><ssdm name="D_load_14"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="5">
<![CDATA[
:55  %D_load_15 = load i1* %D_addr_16, align 1

]]></Node>
<StgValue><ssdm name="D_load_15"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %D_addr_17 = getelementptr [32 x i1]* %D, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="D_addr_17"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="5">
<![CDATA[
:57  %D_load_16 = load i1* %D_addr_17, align 1

]]></Node>
<StgValue><ssdm name="D_load_16"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %D_addr_18 = getelementptr [32 x i1]* %D, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="D_addr_18"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="5">
<![CDATA[
:59  %D_load_17 = load i1* %D_addr_18, align 1

]]></Node>
<StgValue><ssdm name="D_load_17"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %C_addr = getelementptr [8 x i1]* %C, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="3">
<![CDATA[
:29  %C_load = load i1* %C_addr, align 1

]]></Node>
<StgValue><ssdm name="C_load"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="5">
<![CDATA[
:57  %D_load_16 = load i1* %D_addr_17, align 1

]]></Node>
<StgValue><ssdm name="D_load_16"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="5">
<![CDATA[
:59  %D_load_17 = load i1* %D_addr_18, align 1

]]></Node>
<StgValue><ssdm name="D_load_17"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %D_addr_19 = getelementptr [32 x i1]* %D, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="D_addr_19"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="5">
<![CDATA[
:61  %D_load_18 = load i1* %D_addr_19, align 1

]]></Node>
<StgValue><ssdm name="D_load_18"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %D_addr_20 = getelementptr [32 x i1]* %D, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="D_addr_20"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="5">
<![CDATA[
:63  %D_load_19 = load i1* %D_addr_20, align 1

]]></Node>
<StgValue><ssdm name="D_load_19"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="120" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="3">
<![CDATA[
:29  %C_load = load i1* %C_addr, align 1

]]></Node>
<StgValue><ssdm name="C_load"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %C_addr_1 = getelementptr [8 x i1]* %C, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="C_addr_1"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="3">
<![CDATA[
:31  %C_load_1 = load i1* %C_addr_1, align 1

]]></Node>
<StgValue><ssdm name="C_load_1"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %C_addr_2 = getelementptr [8 x i1]* %C, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="C_addr_2"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="3">
<![CDATA[
:33  %C_load_2 = load i1* %C_addr_2, align 1

]]></Node>
<StgValue><ssdm name="C_load_2"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="5">
<![CDATA[
:61  %D_load_18 = load i1* %D_addr_19, align 1

]]></Node>
<StgValue><ssdm name="D_load_18"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="5">
<![CDATA[
:63  %D_load_19 = load i1* %D_addr_20, align 1

]]></Node>
<StgValue><ssdm name="D_load_19"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %D_addr_21 = getelementptr [32 x i1]* %D, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="D_addr_21"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="5">
<![CDATA[
:65  %D_load_20 = load i1* %D_addr_21, align 1

]]></Node>
<StgValue><ssdm name="D_load_20"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %D_addr_22 = getelementptr [32 x i1]* %D, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="D_addr_22"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="5">
<![CDATA[
:67  %D_load_21 = load i1* %D_addr_22, align 1

]]></Node>
<StgValue><ssdm name="D_load_21"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="131" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="3">
<![CDATA[
:31  %C_load_1 = load i1* %C_addr_1, align 1

]]></Node>
<StgValue><ssdm name="C_load_1"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="3">
<![CDATA[
:33  %C_load_2 = load i1* %C_addr_2, align 1

]]></Node>
<StgValue><ssdm name="C_load_2"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:34  %xor_ln37 = xor i1 %D_load_1, %D_load

]]></Node>
<StgValue><ssdm name="xor_ln37"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:35  %xor_ln37_1 = xor i1 %D_load_2, %D_load_3

]]></Node>
<StgValue><ssdm name="xor_ln37_1"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:36  %xor_ln37_2 = xor i1 %D_load_4, %D_load_5

]]></Node>
<StgValue><ssdm name="xor_ln37_2"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:37  %xor_ln37_3 = xor i1 %xor_ln37_2, %xor_ln37_1

]]></Node>
<StgValue><ssdm name="xor_ln37_3"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:38  %xor_ln37_4 = xor i1 %D_load_6, %D_load_7

]]></Node>
<StgValue><ssdm name="xor_ln37_4"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:39  %xor_ln37_5 = xor i1 %D_load_8, %D_load_9

]]></Node>
<StgValue><ssdm name="xor_ln37_5"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:40  %xor_ln37_6 = xor i1 %xor_ln37_5, %xor_ln37_4

]]></Node>
<StgValue><ssdm name="xor_ln37_6"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:41  %xor_ln37_7 = xor i1 %xor_ln37_6, %xor_ln37_3

]]></Node>
<StgValue><ssdm name="xor_ln37_7"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:42  %xor_ln37_8 = xor i1 %D_load_10, %D_load_11

]]></Node>
<StgValue><ssdm name="xor_ln37_8"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:43  %xor_ln37_9 = xor i1 %D_load_12, %D_load_13

]]></Node>
<StgValue><ssdm name="xor_ln37_9"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:44  %xor_ln37_10 = xor i1 %xor_ln37_9, %xor_ln37_8

]]></Node>
<StgValue><ssdm name="xor_ln37_10"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:45  %xor_ln37_11 = xor i1 %C_load, %C_load_1

]]></Node>
<StgValue><ssdm name="xor_ln37_11"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:46  %xor_ln37_12 = xor i1 %C_load_2, %xor_ln37

]]></Node>
<StgValue><ssdm name="xor_ln37_12"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:47  %xor_ln37_13 = xor i1 %xor_ln37_12, %xor_ln37_11

]]></Node>
<StgValue><ssdm name="xor_ln37_13"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:48  %xor_ln37_14 = xor i1 %xor_ln37_13, %xor_ln37_10

]]></Node>
<StgValue><ssdm name="xor_ln37_14"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:49  %xor_ln37_15 = xor i1 %xor_ln37_14, %xor_ln37_7

]]></Node>
<StgValue><ssdm name="xor_ln37_15"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %NewCRC_addr = getelementptr [8 x i1]* %NewCRC, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="NewCRC_addr"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
:51  store i1 %xor_ln37_15, i1* %NewCRC_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="5">
<![CDATA[
:65  %D_load_20 = load i1* %D_addr_21, align 1

]]></Node>
<StgValue><ssdm name="D_load_20"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="5">
<![CDATA[
:67  %D_load_21 = load i1* %D_addr_22, align 1

]]></Node>
<StgValue><ssdm name="D_load_21"/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %D_addr_23 = getelementptr [32 x i1]* %D, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="D_addr_23"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="5">
<![CDATA[
:69  %D_load_22 = load i1* %D_addr_23, align 1

]]></Node>
<StgValue><ssdm name="D_load_22"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %C_addr_3 = getelementptr [8 x i1]* %C, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="C_addr_3"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="3">
<![CDATA[
:71  %C_load_3 = load i1* %C_addr_3, align 1

]]></Node>
<StgValue><ssdm name="C_load_3"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %C_addr_4 = getelementptr [8 x i1]* %C, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="C_addr_4"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="3">
<![CDATA[
:73  %C_load_4 = load i1* %C_addr_4, align 1

]]></Node>
<StgValue><ssdm name="C_load_4"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:74  %xor_ln40 = xor i1 %D_load_14, %D_load_1

]]></Node>
<StgValue><ssdm name="xor_ln40"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:75  %xor_ln40_1 = xor i1 %xor_ln37_4, %D_load_4

]]></Node>
<StgValue><ssdm name="xor_ln40_1"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:76  %xor_ln40_2 = xor i1 %xor_ln40_1, %xor_ln37_1

]]></Node>
<StgValue><ssdm name="xor_ln40_2"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:77  %xor_ln40_3 = xor i1 %D_load_9, %D_load_12

]]></Node>
<StgValue><ssdm name="xor_ln40_3"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:78  %xor_ln40_4 = xor i1 %xor_ln40_3, %D_load_8

]]></Node>
<StgValue><ssdm name="xor_ln40_4"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:79  %xor_ln40_5 = xor i1 %xor_ln37_11, %D_load_13

]]></Node>
<StgValue><ssdm name="xor_ln40_5"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:80  %xor_ln40_6 = xor i1 %xor_ln40_5, %xor_ln40_4

]]></Node>
<StgValue><ssdm name="xor_ln40_6"/></StgValue>
</operation>

<operation id="166" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:81  %xor_ln40_7 = xor i1 %xor_ln40_6, %xor_ln40_2

]]></Node>
<StgValue><ssdm name="xor_ln40_7"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:83  %xor_ln40_9 = xor i1 %D_load_18, %D_load_19

]]></Node>
<StgValue><ssdm name="xor_ln40_9"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95  %D_addr_24 = getelementptr [32 x i1]* %D, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="D_addr_24"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="5">
<![CDATA[
:96  %D_load_23 = load i1* %D_addr_24, align 1

]]></Node>
<StgValue><ssdm name="D_load_23"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:103  %xor_ln44 = xor i1 %D_load_14, %D_load_2

]]></Node>
<StgValue><ssdm name="xor_ln44"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:104  %xor_ln44_1 = xor i1 %D_load_10, %D_load_9

]]></Node>
<StgValue><ssdm name="xor_ln44_1"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:105  %xor_ln44_2 = xor i1 %xor_ln37_9, %xor_ln44_1

]]></Node>
<StgValue><ssdm name="xor_ln44_2"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:106  %xor_ln44_3 = xor i1 %C_load, %D_load_15

]]></Node>
<StgValue><ssdm name="xor_ln44_3"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:107  %xor_ln44_4 = xor i1 %xor_ln40_9, %D_load_16

]]></Node>
<StgValue><ssdm name="xor_ln44_4"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:108  %xor_ln44_5 = xor i1 %xor_ln44_4, %xor_ln44_3

]]></Node>
<StgValue><ssdm name="xor_ln44_5"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:109  %xor_ln44_6 = xor i1 %xor_ln44_5, %xor_ln44_2

]]></Node>
<StgValue><ssdm name="xor_ln44_6"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:129  %xor_ln47 = xor i1 %D_load_6, %D_load_3

]]></Node>
<StgValue><ssdm name="xor_ln47"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:130  %xor_ln47_1 = xor i1 %D_load_7, %D_load_8

]]></Node>
<StgValue><ssdm name="xor_ln47_1"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:131  %xor_ln47_2 = xor i1 %xor_ln47_1, %xor_ln47

]]></Node>
<StgValue><ssdm name="xor_ln47_2"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:152  %xor_ln50 = xor i1 %D_load_5, %D_load_8

]]></Node>
<StgValue><ssdm name="xor_ln50"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:153  %xor_ln50_1 = xor i1 %xor_ln44_1, %xor_ln50

]]></Node>
<StgValue><ssdm name="xor_ln50_1"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:172  %xor_ln53 = xor i1 %D_load_2, %D_load

]]></Node>
<StgValue><ssdm name="xor_ln53"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:173  %xor_ln53_1 = xor i1 %xor_ln37_4, %xor_ln53

]]></Node>
<StgValue><ssdm name="xor_ln53_1"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:174  %xor_ln53_2 = xor i1 %C_load, %C_load_2

]]></Node>
<StgValue><ssdm name="xor_ln53_2"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:175  %xor_ln53_3 = xor i1 %D_load_19, %D_load_20

]]></Node>
<StgValue><ssdm name="xor_ln53_3"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:176  %xor_ln53_4 = xor i1 %xor_ln53_3, %D_load_17

]]></Node>
<StgValue><ssdm name="xor_ln53_4"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:177  %xor_ln53_5 = xor i1 %xor_ln53_4, %xor_ln53_2

]]></Node>
<StgValue><ssdm name="xor_ln53_5"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:178  %xor_ln53_6 = xor i1 %xor_ln53_5, %xor_ln53_1

]]></Node>
<StgValue><ssdm name="xor_ln53_6"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:190  %xor_ln56 = xor i1 %D_load_4, %D_load_7

]]></Node>
<StgValue><ssdm name="xor_ln56"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:191  %xor_ln56_1 = xor i1 %xor_ln56, %D_load_5

]]></Node>
<StgValue><ssdm name="xor_ln56_1"/></StgValue>
</operation>

<operation id="191" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:192  %xor_ln56_2 = xor i1 %D_load_12, %C_load

]]></Node>
<StgValue><ssdm name="xor_ln56_2"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:193  %xor_ln56_3 = xor i1 %xor_ln56_2, %xor_ln37_5

]]></Node>
<StgValue><ssdm name="xor_ln56_3"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:194  %xor_ln56_4 = xor i1 %xor_ln56_3, %xor_ln56_1

]]></Node>
<StgValue><ssdm name="xor_ln56_4"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:205  %xor_ln59 = xor i1 %D_load_6, %D_load_12

]]></Node>
<StgValue><ssdm name="xor_ln59"/></StgValue>
</operation>

<operation id="195" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:206  %xor_ln59_1 = xor i1 %xor_ln59, %D_load_11

]]></Node>
<StgValue><ssdm name="xor_ln59_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="196" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="5">
<![CDATA[
:69  %D_load_22 = load i1* %D_addr_23, align 1

]]></Node>
<StgValue><ssdm name="D_load_22"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="3">
<![CDATA[
:71  %C_load_3 = load i1* %C_addr_3, align 1

]]></Node>
<StgValue><ssdm name="C_load_3"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="3">
<![CDATA[
:73  %C_load_4 = load i1* %C_addr_4, align 1

]]></Node>
<StgValue><ssdm name="C_load_4"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:82  %xor_ln40_8 = xor i1 %D_load_15, %D_load_16

]]></Node>
<StgValue><ssdm name="xor_ln40_8"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:84  %xor_ln40_10 = xor i1 %xor_ln40_9, %D_load_17

]]></Node>
<StgValue><ssdm name="xor_ln40_10"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:85  %xor_ln40_11 = xor i1 %xor_ln40_10, %xor_ln40_8

]]></Node>
<StgValue><ssdm name="xor_ln40_11"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:86  %xor_ln40_12 = xor i1 %D_load_21, %D_load_22

]]></Node>
<StgValue><ssdm name="xor_ln40_12"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:87  %xor_ln40_13 = xor i1 %xor_ln40_12, %D_load_20

]]></Node>
<StgValue><ssdm name="xor_ln40_13"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:88  %xor_ln40_14 = xor i1 %C_load_4, %xor_ln40

]]></Node>
<StgValue><ssdm name="xor_ln40_14"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:89  %xor_ln40_15 = xor i1 %xor_ln40_14, %C_load_3

]]></Node>
<StgValue><ssdm name="xor_ln40_15"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:90  %xor_ln40_16 = xor i1 %xor_ln40_15, %xor_ln40_13

]]></Node>
<StgValue><ssdm name="xor_ln40_16"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:91  %xor_ln40_17 = xor i1 %xor_ln40_16, %xor_ln40_11

]]></Node>
<StgValue><ssdm name="xor_ln40_17"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:92  %xor_ln40_18 = xor i1 %xor_ln40_17, %xor_ln40_7

]]></Node>
<StgValue><ssdm name="xor_ln40_18"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93  %NewCRC_addr_1 = getelementptr [8 x i1]* %NewCRC, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="NewCRC_addr_1"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
:94  store i1 %xor_ln40_18, i1* %NewCRC_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="5">
<![CDATA[
:96  %D_load_23 = load i1* %D_addr_24, align 1

]]></Node>
<StgValue><ssdm name="D_load_23"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97  %D_addr_25 = getelementptr [32 x i1]* %D, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="D_addr_25"/></StgValue>
</operation>

<operation id="213" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="5">
<![CDATA[
:98  %D_load_24 = load i1* %D_addr_25, align 1

]]></Node>
<StgValue><ssdm name="D_load_24"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99  %D_addr_26 = getelementptr [32 x i1]* %D, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="D_addr_26"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="5">
<![CDATA[
:100  %D_load_25 = load i1* %D_addr_26, align 1

]]></Node>
<StgValue><ssdm name="D_load_25"/></StgValue>
</operation>

<operation id="216" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101  %C_addr_5 = getelementptr [8 x i1]* %C, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="C_addr_5"/></StgValue>
</operation>

<operation id="217" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="3">
<![CDATA[
:102  %C_load_5 = load i1* %C_addr_5, align 1

]]></Node>
<StgValue><ssdm name="C_load_5"/></StgValue>
</operation>

<operation id="218" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:132  %xor_ln47_3 = xor i1 %D_load_11, %C_load_1

]]></Node>
<StgValue><ssdm name="xor_ln47_3"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:133  %xor_ln47_4 = xor i1 %xor_ln40_13, %xor_ln47_3

]]></Node>
<StgValue><ssdm name="xor_ln47_4"/></StgValue>
</operation>

<operation id="220" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:134  %xor_ln47_5 = xor i1 %xor_ln47_4, %xor_ln47_2

]]></Node>
<StgValue><ssdm name="xor_ln47_5"/></StgValue>
</operation>

<operation id="221" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:207  %xor_ln59_2 = xor i1 %C_load_1, %D_load_16

]]></Node>
<StgValue><ssdm name="xor_ln59_2"/></StgValue>
</operation>

<operation id="222" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:208  %xor_ln59_3 = xor i1 %D_load_17, %D_load_18

]]></Node>
<StgValue><ssdm name="xor_ln59_3"/></StgValue>
</operation>

<operation id="223" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:209  %xor_ln59_4 = xor i1 %xor_ln59_3, %xor_ln59_2

]]></Node>
<StgValue><ssdm name="xor_ln59_4"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:210  %xor_ln59_5 = xor i1 %xor_ln59_4, %xor_ln59_1

]]></Node>
<StgValue><ssdm name="xor_ln59_5"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="225" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="5">
<![CDATA[
:98  %D_load_24 = load i1* %D_addr_25, align 1

]]></Node>
<StgValue><ssdm name="D_load_24"/></StgValue>
</operation>

<operation id="226" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="5">
<![CDATA[
:100  %D_load_25 = load i1* %D_addr_26, align 1

]]></Node>
<StgValue><ssdm name="D_load_25"/></StgValue>
</operation>

<operation id="227" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="3">
<![CDATA[
:102  %C_load_5 = load i1* %C_addr_5, align 1

]]></Node>
<StgValue><ssdm name="C_load_5"/></StgValue>
</operation>

<operation id="228" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:110  %xor_ln44_7 = xor i1 %D_load_20, %D_load_22

]]></Node>
<StgValue><ssdm name="xor_ln44_7"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:111  %xor_ln44_8 = xor i1 %C_load_3, %C_load_4

]]></Node>
<StgValue><ssdm name="xor_ln44_8"/></StgValue>
</operation>

<operation id="230" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:112  %xor_ln44_9 = xor i1 %xor_ln44_8, %xor_ln44_7

]]></Node>
<StgValue><ssdm name="xor_ln44_9"/></StgValue>
</operation>

<operation id="231" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:113  %xor_ln44_10 = xor i1 %D_load_23, %D_load_24

]]></Node>
<StgValue><ssdm name="xor_ln44_10"/></StgValue>
</operation>

<operation id="232" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:114  %xor_ln44_11 = xor i1 %C_load_5, %xor_ln44

]]></Node>
<StgValue><ssdm name="xor_ln44_11"/></StgValue>
</operation>

<operation id="233" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:115  %xor_ln44_12 = xor i1 %xor_ln44_11, %D_load_25

]]></Node>
<StgValue><ssdm name="xor_ln44_12"/></StgValue>
</operation>

<operation id="234" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:116  %xor_ln44_13 = xor i1 %xor_ln44_12, %xor_ln44_10

]]></Node>
<StgValue><ssdm name="xor_ln44_13"/></StgValue>
</operation>

<operation id="235" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:117  %xor_ln44_14 = xor i1 %xor_ln44_13, %xor_ln44_9

]]></Node>
<StgValue><ssdm name="xor_ln44_14"/></StgValue>
</operation>

<operation id="236" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:118  %xor_ln44_15 = xor i1 %xor_ln44_14, %xor_ln44_6

]]></Node>
<StgValue><ssdm name="xor_ln44_15"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119  %NewCRC_addr_2 = getelementptr [8 x i1]* %NewCRC, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="NewCRC_addr_2"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
:120  store i1 %xor_ln44_15, i1* %NewCRC_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121  %D_addr_27 = getelementptr [32 x i1]* %D, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="D_addr_27"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="5">
<![CDATA[
:122  %D_load_26 = load i1* %D_addr_27, align 1

]]></Node>
<StgValue><ssdm name="D_load_26"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123  %D_addr_28 = getelementptr [32 x i1]* %D, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="D_addr_28"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="5">
<![CDATA[
:124  %D_load_27 = load i1* %D_addr_28, align 1

]]></Node>
<StgValue><ssdm name="D_load_27"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="243" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="5">
<![CDATA[
:122  %D_load_26 = load i1* %D_addr_27, align 1

]]></Node>
<StgValue><ssdm name="D_load_26"/></StgValue>
</operation>

<operation id="244" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="5">
<![CDATA[
:124  %D_load_27 = load i1* %D_addr_28, align 1

]]></Node>
<StgValue><ssdm name="D_load_27"/></StgValue>
</operation>

<operation id="245" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125  %D_addr_29 = getelementptr [32 x i1]* %D, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="D_addr_29"/></StgValue>
</operation>

<operation id="246" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="5">
<![CDATA[
:126  %D_load_28 = load i1* %D_addr_29, align 1

]]></Node>
<StgValue><ssdm name="D_load_28"/></StgValue>
</operation>

<operation id="247" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127  %C_addr_6 = getelementptr [8 x i1]* %C, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="C_addr_6"/></StgValue>
</operation>

<operation id="248" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="3">
<![CDATA[
:128  %C_load_6 = load i1* %C_addr_6, align 1

]]></Node>
<StgValue><ssdm name="C_load_6"/></StgValue>
</operation>

<operation id="249" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:146  %D_addr_30 = getelementptr [32 x i1]* %D, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="D_addr_30"/></StgValue>
</operation>

<operation id="250" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="5">
<![CDATA[
:147  %D_load_29 = load i1* %D_addr_30, align 1

]]></Node>
<StgValue><ssdm name="D_load_29"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="251" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="5">
<![CDATA[
:126  %D_load_28 = load i1* %D_addr_29, align 1

]]></Node>
<StgValue><ssdm name="D_load_28"/></StgValue>
</operation>

<operation id="252" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="3">
<![CDATA[
:128  %C_load_6 = load i1* %C_addr_6, align 1

]]></Node>
<StgValue><ssdm name="C_load_6"/></StgValue>
</operation>

<operation id="253" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:135  %xor_ln47_6 = xor i1 %C_load_4, %D_load_23

]]></Node>
<StgValue><ssdm name="xor_ln47_6"/></StgValue>
</operation>

<operation id="254" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:136  %xor_ln47_7 = xor i1 %D_load_25, %C_load_5

]]></Node>
<StgValue><ssdm name="xor_ln47_7"/></StgValue>
</operation>

<operation id="255" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:137  %xor_ln47_8 = xor i1 %xor_ln47_7, %xor_ln47_6

]]></Node>
<StgValue><ssdm name="xor_ln47_8"/></StgValue>
</operation>

<operation id="256" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:138  %xor_ln47_9 = xor i1 %D_load_26, %D_load_27

]]></Node>
<StgValue><ssdm name="xor_ln47_9"/></StgValue>
</operation>

<operation id="257" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:139  %xor_ln47_10 = xor i1 %C_load_6, %xor_ln40

]]></Node>
<StgValue><ssdm name="xor_ln47_10"/></StgValue>
</operation>

<operation id="258" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:140  %xor_ln47_11 = xor i1 %xor_ln47_10, %D_load_28

]]></Node>
<StgValue><ssdm name="xor_ln47_11"/></StgValue>
</operation>

<operation id="259" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:141  %xor_ln47_12 = xor i1 %xor_ln47_11, %xor_ln47_9

]]></Node>
<StgValue><ssdm name="xor_ln47_12"/></StgValue>
</operation>

<operation id="260" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:142  %xor_ln47_13 = xor i1 %xor_ln47_12, %xor_ln47_8

]]></Node>
<StgValue><ssdm name="xor_ln47_13"/></StgValue>
</operation>

<operation id="261" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:143  %xor_ln47_14 = xor i1 %xor_ln47_13, %xor_ln47_5

]]></Node>
<StgValue><ssdm name="xor_ln47_14"/></StgValue>
</operation>

<operation id="262" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:144  %NewCRC_addr_3 = getelementptr [8 x i1]* %NewCRC, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="NewCRC_addr_3"/></StgValue>
</operation>

<operation id="263" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
:145  store i1 %xor_ln47_14, i1* %NewCRC_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="264" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="5">
<![CDATA[
:147  %D_load_29 = load i1* %D_addr_30, align 1

]]></Node>
<StgValue><ssdm name="D_load_29"/></StgValue>
</operation>

<operation id="265" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:148  %D_addr_31 = getelementptr [32 x i1]* %D, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="D_addr_31"/></StgValue>
</operation>

<operation id="266" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="5">
<![CDATA[
:149  %D_load_30 = load i1* %D_addr_31, align 1

]]></Node>
<StgValue><ssdm name="D_load_30"/></StgValue>
</operation>

<operation id="267" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:150  %C_addr_7 = getelementptr [8 x i1]* %C, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="C_addr_7"/></StgValue>
</operation>

<operation id="268" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="3">
<![CDATA[
:151  %C_load_7 = load i1* %C_addr_7, align 1

]]></Node>
<StgValue><ssdm name="C_load_7"/></StgValue>
</operation>

<operation id="269" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:158  %xor_ln50_6 = xor i1 %C_load_3, %D_load_24

]]></Node>
<StgValue><ssdm name="xor_ln50_6"/></StgValue>
</operation>

<operation id="270" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:159  %xor_ln50_7 = xor i1 %D_load_26, %D_load_28

]]></Node>
<StgValue><ssdm name="xor_ln50_7"/></StgValue>
</operation>

<operation id="271" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:160  %xor_ln50_8 = xor i1 %xor_ln50_7, %D_load_25

]]></Node>
<StgValue><ssdm name="xor_ln50_8"/></StgValue>
</operation>

<operation id="272" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:161  %xor_ln50_9 = xor i1 %xor_ln50_8, %xor_ln50_6

]]></Node>
<StgValue><ssdm name="xor_ln50_9"/></StgValue>
</operation>

<operation id="273" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:170  %D_addr_32 = getelementptr [32 x i1]* %D, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="D_addr_32"/></StgValue>
</operation>

<operation id="274" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="5">
<![CDATA[
:171  %D_load_31 = load i1* %D_addr_32, align 1

]]></Node>
<StgValue><ssdm name="D_load_31"/></StgValue>
</operation>

<operation id="275" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:195  %xor_ln56_5 = xor i1 %D_load_18, %C_load_4

]]></Node>
<StgValue><ssdm name="xor_ln56_5"/></StgValue>
</operation>

<operation id="276" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:196  %xor_ln56_6 = xor i1 %D_load_24, %D_load_26

]]></Node>
<StgValue><ssdm name="xor_ln56_6"/></StgValue>
</operation>

<operation id="277" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:197  %xor_ln56_7 = xor i1 %xor_ln56_6, %xor_ln56_5

]]></Node>
<StgValue><ssdm name="xor_ln56_7"/></StgValue>
</operation>

<operation id="278" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:211  %xor_ln59_6 = xor i1 %C_load_4, %D_load_27

]]></Node>
<StgValue><ssdm name="xor_ln59_6"/></StgValue>
</operation>

<operation id="279" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:212  %xor_ln59_7 = xor i1 %xor_ln59_6, %xor_ln53_3

]]></Node>
<StgValue><ssdm name="xor_ln59_7"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="280" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="5">
<![CDATA[
:149  %D_load_30 = load i1* %D_addr_31, align 1

]]></Node>
<StgValue><ssdm name="D_load_30"/></StgValue>
</operation>

<operation id="281" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="3">
<![CDATA[
:151  %C_load_7 = load i1* %C_addr_7, align 1

]]></Node>
<StgValue><ssdm name="C_load_7"/></StgValue>
</operation>

<operation id="282" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:154  %xor_ln50_2 = xor i1 %C_load_1, %C_load_2

]]></Node>
<StgValue><ssdm name="xor_ln50_2"/></StgValue>
</operation>

<operation id="283" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:155  %xor_ln50_3 = xor i1 %xor_ln40_9, %D_load_15

]]></Node>
<StgValue><ssdm name="xor_ln50_3"/></StgValue>
</operation>

<operation id="284" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:156  %xor_ln50_4 = xor i1 %xor_ln50_3, %xor_ln50_2

]]></Node>
<StgValue><ssdm name="xor_ln50_4"/></StgValue>
</operation>

<operation id="285" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:157  %xor_ln50_5 = xor i1 %xor_ln50_4, %xor_ln50_1

]]></Node>
<StgValue><ssdm name="xor_ln50_5"/></StgValue>
</operation>

<operation id="286" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:162  %xor_ln50_10 = xor i1 %C_load_6, %D_load_29

]]></Node>
<StgValue><ssdm name="xor_ln50_10"/></StgValue>
</operation>

<operation id="287" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:163  %xor_ln50_11 = xor i1 %C_load_7, %xor_ln37

]]></Node>
<StgValue><ssdm name="xor_ln50_11"/></StgValue>
</operation>

<operation id="288" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:164  %xor_ln50_12 = xor i1 %xor_ln50_11, %D_load_30

]]></Node>
<StgValue><ssdm name="xor_ln50_12"/></StgValue>
</operation>

<operation id="289" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:165  %xor_ln50_13 = xor i1 %xor_ln50_12, %xor_ln50_10

]]></Node>
<StgValue><ssdm name="xor_ln50_13"/></StgValue>
</operation>

<operation id="290" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:166  %xor_ln50_14 = xor i1 %xor_ln50_13, %xor_ln50_9

]]></Node>
<StgValue><ssdm name="xor_ln50_14"/></StgValue>
</operation>

<operation id="291" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:167  %xor_ln50_15 = xor i1 %xor_ln50_14, %xor_ln50_5

]]></Node>
<StgValue><ssdm name="xor_ln50_15"/></StgValue>
</operation>

<operation id="292" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:168  %NewCRC_addr_4 = getelementptr [8 x i1]* %NewCRC, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="NewCRC_addr_4"/></StgValue>
</operation>

<operation id="293" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
:169  store i1 %xor_ln50_15, i1* %NewCRC_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="294" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="5">
<![CDATA[
:171  %D_load_31 = load i1* %D_addr_32, align 1

]]></Node>
<StgValue><ssdm name="D_load_31"/></StgValue>
</operation>

<operation id="295" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:179  %xor_ln53_7 = xor i1 %D_load_21, %D_load_23

]]></Node>
<StgValue><ssdm name="xor_ln53_7"/></StgValue>
</operation>

<operation id="296" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:180  %xor_ln53_8 = xor i1 %C_load_5, %D_load_27

]]></Node>
<StgValue><ssdm name="xor_ln53_8"/></StgValue>
</operation>

<operation id="297" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:181  %xor_ln53_9 = xor i1 %xor_ln53_8, %xor_ln53_7

]]></Node>
<StgValue><ssdm name="xor_ln53_9"/></StgValue>
</operation>

<operation id="298" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:182  %xor_ln53_10 = xor i1 %D_load_28, %D_load_29

]]></Node>
<StgValue><ssdm name="xor_ln53_10"/></StgValue>
</operation>

<operation id="299" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:183  %xor_ln53_11 = xor i1 %C_load_7, %D_load_31

]]></Node>
<StgValue><ssdm name="xor_ln53_11"/></StgValue>
</operation>

<operation id="300" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:184  %xor_ln53_12 = xor i1 %xor_ln53_11, %D_load_30

]]></Node>
<StgValue><ssdm name="xor_ln53_12"/></StgValue>
</operation>

<operation id="301" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:185  %xor_ln53_13 = xor i1 %xor_ln53_12, %xor_ln53_10

]]></Node>
<StgValue><ssdm name="xor_ln53_13"/></StgValue>
</operation>

<operation id="302" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:186  %xor_ln53_14 = xor i1 %xor_ln53_13, %xor_ln53_9

]]></Node>
<StgValue><ssdm name="xor_ln53_14"/></StgValue>
</operation>

<operation id="303" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:187  %xor_ln53_15 = xor i1 %xor_ln53_14, %xor_ln53_6

]]></Node>
<StgValue><ssdm name="xor_ln53_15"/></StgValue>
</operation>

<operation id="304" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:188  %NewCRC_addr_5 = getelementptr [8 x i1]* %NewCRC, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="NewCRC_addr_5"/></StgValue>
</operation>

<operation id="305" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
:189  store i1 %xor_ln53_15, i1* %NewCRC_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="306" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:198  %xor_ln56_8 = xor i1 %C_load_6, %D_load_30

]]></Node>
<StgValue><ssdm name="xor_ln56_8"/></StgValue>
</operation>

<operation id="307" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:199  %xor_ln56_9 = xor i1 %D_load_31, %xor_ln44

]]></Node>
<StgValue><ssdm name="xor_ln56_9"/></StgValue>
</operation>

<operation id="308" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:200  %xor_ln56_10 = xor i1 %xor_ln56_9, %xor_ln56_8

]]></Node>
<StgValue><ssdm name="xor_ln56_10"/></StgValue>
</operation>

<operation id="309" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:201  %xor_ln56_11 = xor i1 %xor_ln56_10, %xor_ln56_7

]]></Node>
<StgValue><ssdm name="xor_ln56_11"/></StgValue>
</operation>

<operation id="310" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:202  %xor_ln56_12 = xor i1 %xor_ln56_11, %xor_ln56_4

]]></Node>
<StgValue><ssdm name="xor_ln56_12"/></StgValue>
</operation>

<operation id="311" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:213  %xor_ln59_8 = xor i1 %D_load_29, %C_load_7

]]></Node>
<StgValue><ssdm name="xor_ln59_8"/></StgValue>
</operation>

<operation id="312" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:214  %xor_ln59_9 = xor i1 %D_load_31, %xor_ln40

]]></Node>
<StgValue><ssdm name="xor_ln59_9"/></StgValue>
</operation>

<operation id="313" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:215  %xor_ln59_10 = xor i1 %xor_ln59_9, %xor_ln59_8

]]></Node>
<StgValue><ssdm name="xor_ln59_10"/></StgValue>
</operation>

<operation id="314" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:216  %xor_ln59_11 = xor i1 %xor_ln59_10, %xor_ln59_7

]]></Node>
<StgValue><ssdm name="xor_ln59_11"/></StgValue>
</operation>

<operation id="315" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:217  %xor_ln59_12 = xor i1 %xor_ln59_11, %xor_ln59_5

]]></Node>
<StgValue><ssdm name="xor_ln59_12"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="316" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:203  %NewCRC_addr_6 = getelementptr [8 x i1]* %NewCRC, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="NewCRC_addr_6"/></StgValue>
</operation>

<operation id="317" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
:204  store i1 %xor_ln56_12, i1* %NewCRC_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="318" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:218  %NewCRC_addr_7 = getelementptr [8 x i1]* %NewCRC, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="NewCRC_addr_7"/></StgValue>
</operation>

<operation id="319" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
:219  store i1 %xor_ln59_12, i1* %NewCRC_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="320" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
:220  br label %5

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="321" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i_2 = phi i4 [ 0, %4 ], [ %i_4, %6 ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="322" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %crc_res_0 = phi i32 [ 0, %4 ], [ %crc_res, %6 ]

]]></Node>
<StgValue><ssdm name="crc_res_0"/></StgValue>
</operation>

<operation id="323" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="4">
<![CDATA[
:2  %zext_ln64 = zext i4 %i_2 to i8

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="324" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %icmp_ln64 = icmp eq i4 %i_2, -8

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="325" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="326" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %i_4 = add i4 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="327" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln64, label %7, label %6

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="328" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln65 = zext i4 %i_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="329" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %NewCRC_addr_8 = getelementptr [8 x i1]* %NewCRC, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="NewCRC_addr_8"/></StgValue>
</operation>

<operation id="330" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="3">
<![CDATA[
:2  %NewCRC_load = load i1* %NewCRC_addr_8, align 1

]]></Node>
<StgValue><ssdm name="NewCRC_load"/></StgValue>
</operation>

<operation id="331" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="32">
<![CDATA[
:0  ret i32 %crc_res_0

]]></Node>
<StgValue><ssdm name="ret_ln67"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="332" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="3">
<![CDATA[
:2  %NewCRC_load = load i1* %NewCRC_addr_8, align 1

]]></Node>
<StgValue><ssdm name="NewCRC_load"/></StgValue>
</operation>

<operation id="333" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="1">
<![CDATA[
:3  %zext_ln65_1 = zext i1 %NewCRC_load to i8

]]></Node>
<StgValue><ssdm name="zext_ln65_1"/></StgValue>
</operation>

<operation id="334" st_id="22" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %shl_ln65 = shl i8 %zext_ln65_1, %zext_ln64

]]></Node>
<StgValue><ssdm name="shl_ln65"/></StgValue>
</operation>

<operation id="335" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="32">
<![CDATA[
:5  %trunc_ln65 = trunc i32 %crc_res_0 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln65"/></StgValue>
</operation>

<operation id="336" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %or_ln65 = or i8 %trunc_ln65, %shl_ln65

]]></Node>
<StgValue><ssdm name="or_ln65"/></StgValue>
</operation>

<operation id="337" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %crc_res_0, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="338" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:8  %crc_res = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp, i8 %or_ln65)

]]></Node>
<StgValue><ssdm name="crc_res"/></StgValue>
</operation>

<operation id="339" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %5

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
