Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jul  1 10:54:31 2021
| Host         : LAPTOP-2OPCD7I5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dvi_pass_top_timing_summary_routed.rpt -pb dvi_pass_top_timing_summary_routed.pb -rpx dvi_pass_top_timing_summary_routed.rpx -warn_on_violation
| Design       : dvi_pass_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (552)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1135)
5. checking no_input_delay (9)
6. checking no_output_delay (5)
7. checking multiple_clock (157)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (552)
--------------------------
 There are 552 register/latch pins with no clock driven by root clock pin: tmds_rx_clk_p_i (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1135)
---------------------------------------------------
 There are 1129 pins that are not constrained for maximum delay. (HIGH)

 There are 6 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (157)
--------------------------------
 There are 157 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.887        0.000                      0                  342        0.057        0.000                      0                  342        0.264        0.000                       0                   164  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
sys_clk_pin                     {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_125M_200M_1  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_125M_200M_1  {0.000 4.000}        8.000           125.000         
sysclk_i                        {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_125M_200M    {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_125M_200M    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                       2.000        0.000                       0                     1  
  clk_out1_clk_wiz_125M_200M_1        0.888        0.000                      0                  339        0.122        0.000                      0                  339        0.264        0.000                       0                   160  
  clkfbout_clk_wiz_125M_200M_1                                                                                                                                                    5.845        0.000                       0                     3  
sysclk_i                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_clk_wiz_125M_200M          0.887        0.000                      0                  339        0.122        0.000                      0                  339        0.264        0.000                       0                   160  
  clkfbout_clk_wiz_125M_200M                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_125M_200M    clk_out1_clk_wiz_125M_200M_1        0.887        0.000                      0                  339        0.057        0.000                      0                  339  
clk_out1_clk_wiz_125M_200M_1  clk_out1_clk_wiz_125M_200M          0.887        0.000                      0                  339        0.057        0.000                      0                  339  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    ----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**             clk_out1_clk_wiz_125M_200M    clk_out1_clk_wiz_125M_200M          2.026        0.000                      0                    3        0.379        0.000                      0                    3  
**async_default**             clk_out1_clk_wiz_125M_200M_1  clk_out1_clk_wiz_125M_200M          2.026        0.000                      0                    3        0.314        0.000                      0                    3  
**async_default**             clk_out1_clk_wiz_125M_200M    clk_out1_clk_wiz_125M_200M_1        2.026        0.000                      0                    3        0.314        0.000                      0                    3  
**async_default**             clk_out1_clk_wiz_125M_200M_1  clk_out1_clk_wiz_125M_200M_1        2.027        0.000                      0                    3        0.379        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_125M_200M_1
  To Clock:  clk_out1_clk_wiz_125M_200M_1

Setup :            0  Failing Endpoints,  Worst Slack        0.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.326ns (32.725%)  route 2.726ns (67.275%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 2.998 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.887     0.171    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I0_O)        0.332     0.503 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.452     0.955    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X111Y91        LUT4 (Prop_lut4_I2_O)        0.124     1.079 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.489     1.568    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X110Y92        LUT3 (Prop_lut3_I1_O)        0.124     1.692 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.692    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_0
    SLICE_X110Y92        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.685     2.998    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y92        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.383     2.615    
                         clock uncertainty           -0.065     2.550    
    SLICE_X110Y92        FDRE (Setup_fdre_C_D)        0.029     2.579    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.579    
                         arrival time                          -1.692    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 1.326ns (32.760%)  route 2.722ns (67.240%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 2.998 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.887     0.171    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I0_O)        0.332     0.503 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.452     0.955    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X111Y91        LUT4 (Prop_lut4_I2_O)        0.124     1.079 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.485     1.563    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X111Y92        LUT5 (Prop_lut5_I3_O)        0.124     1.687 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.687    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1_n_0
    SLICE_X111Y92        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.685     2.998    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y92        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism             -0.383     2.615    
                         clock uncertainty           -0.065     2.550    
    SLICE_X111Y92        FDRE (Setup_fdre_C_D)        0.031     2.581    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.581    
                         arrival time                          -1.687    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 1.202ns (31.698%)  route 2.590ns (68.302%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 2.999 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.881     0.166    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.332     0.498 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.326     0.824    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y92        LUT6 (Prop_lut6_I0_O)        0.124     0.948 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.484     1.432    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.686     2.999    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.383     2.616    
                         clock uncertainty           -0.065     2.551    
    SLICE_X110Y94        FDRE (Setup_fdre_C_CE)      -0.205     2.346    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.346    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 1.202ns (31.698%)  route 2.590ns (68.302%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 2.999 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.881     0.166    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.332     0.498 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.326     0.824    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y92        LUT6 (Prop_lut6_I0_O)        0.124     0.948 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.484     1.432    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.686     2.999    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.383     2.616    
                         clock uncertainty           -0.065     2.551    
    SLICE_X110Y94        FDRE (Setup_fdre_C_CE)      -0.205     2.346    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.346    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 1.202ns (31.698%)  route 2.590ns (68.302%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 2.999 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.881     0.166    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.332     0.498 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.326     0.824    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y92        LUT6 (Prop_lut6_I0_O)        0.124     0.948 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.484     1.432    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.686     2.999    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.383     2.616    
                         clock uncertainty           -0.065     2.551    
    SLICE_X110Y94        FDRE (Setup_fdre_C_CE)      -0.205     2.346    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          2.346    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 1.202ns (31.698%)  route 2.590ns (68.302%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 2.999 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.881     0.166    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.332     0.498 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.326     0.824    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y92        LUT6 (Prop_lut6_I0_O)        0.124     0.948 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.484     1.432    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.686     2.999    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism             -0.383     2.616    
                         clock uncertainty           -0.065     2.551    
    SLICE_X110Y94        FDRE (Setup_fdre_C_CE)      -0.205     2.346    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          2.346    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 1.326ns (34.095%)  route 2.563ns (65.905%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 2.995 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.887     0.171    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I0_O)        0.332     0.503 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.452     0.955    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X111Y91        LUT4 (Prop_lut4_I2_O)        0.124     1.079 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.326     1.405    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X109Y91        LUT6 (Prop_lut6_I4_O)        0.124     1.529 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.529    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X109Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.682     2.995    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.423     2.572    
                         clock uncertainty           -0.065     2.507    
    SLICE_X109Y91        FDRE (Setup_fdre_C_D)        0.029     2.536    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.536    
                         arrival time                          -1.529    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 1.202ns (32.921%)  route 2.449ns (67.079%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 2.999 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.881     0.166    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.332     0.498 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.326     0.824    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y92        LUT6 (Prop_lut6_I0_O)        0.124     0.948 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.343     1.291    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.686     2.999    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.383     2.616    
                         clock uncertainty           -0.065     2.551    
    SLICE_X110Y93        FDRE (Setup_fdre_C_CE)      -0.205     2.346    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.346    
                         arrival time                          -1.291    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 1.202ns (32.921%)  route 2.449ns (67.079%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 2.999 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.881     0.166    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.332     0.498 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.326     0.824    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y92        LUT6 (Prop_lut6_I0_O)        0.124     0.948 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.343     1.291    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.686     2.999    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.383     2.616    
                         clock uncertainty           -0.065     2.551    
    SLICE_X110Y93        FDRE (Setup_fdre_C_CE)      -0.205     2.346    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.346    
                         arrival time                          -1.291    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 1.202ns (32.921%)  route 2.449ns (67.079%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 2.999 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.881     0.166    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.332     0.498 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.326     0.824    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y92        LUT6 (Prop_lut6_I0_O)        0.124     0.948 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.343     1.291    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.686     2.999    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.383     2.616    
                         clock uncertainty           -0.065     2.551    
    SLICE_X110Y93        FDRE (Setup_fdre_C_CE)      -0.205     2.346    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.346    
                         arrival time                          -1.291    
  -------------------------------------------------------------------
                         slack                                  1.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.633    -0.546    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X111Y87        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.350    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X111Y87        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.904    -0.315    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X111Y87        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.232    -0.546    
    SLICE_X111Y87        FDRE (Hold_fdre_C_D)         0.075    -0.471    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.600    -0.579    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X103Y69        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69        FDPE (Prop_fdpe_C_Q)         0.141    -0.438 r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.383    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X103Y69        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.868    -0.351    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X103Y69        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.579    
    SLICE_X103Y69        FDPE (Hold_fdpe_C_D)         0.075    -0.504    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.635    -0.544    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X107Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.348    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X107Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.905    -0.314    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X107Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.544    
    SLICE_X107Y93        FDRE (Hold_fdre_C_D)         0.075    -0.469    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X110Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDPE (Prop_fdpe_C_Q)         0.141    -0.415 r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.350    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X110Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.556    
    SLICE_X110Y75        FDPE (Hold_fdpe_C_D)         0.075    -0.481    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.719    -0.460    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.164    -0.296 r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.240    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.995    -0.224    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.460    
    SLICE_X112Y102       FDPE (Hold_fdpe_C_D)         0.060    -0.400    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X112Y74        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.337    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X112Y74        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X112Y74        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.556    
    SLICE_X112Y74        FDRE (Hold_fdre_C_D)         0.060    -0.496    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.629    -0.550    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X108Y67        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y67        FDPE (Prop_fdpe_C_Q)         0.164    -0.386 r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.331    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X108Y67        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.897    -0.322    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X108Y67        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.550    
    SLICE_X108Y67        FDPE (Hold_fdpe_C_D)         0.060    -0.490    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y74        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/Q
                         net (fo=3, routed)           0.114    -0.301    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/Q[0]
    SLICE_X112Y74        LUT2 (Prop_lut2_I1_O)        0.045    -0.256 r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/rMMCM_LckdRisingFlag_i_1/O
                         net (fo=1, routed)           0.000    -0.256    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag0
    SLICE_X112Y74        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y74        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/C
                         clock pessimism             -0.217    -0.543    
    SLICE_X112Y74        FDRE (Hold_fdre_C_D)         0.121    -0.422    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDPE (Prop_fdpe_C_Q)         0.148    -0.408 r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.349    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X112Y75        LUT2 (Prop_lut2_I1_O)        0.098    -0.251 r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.230    -0.556    
    SLICE_X112Y75        FDPE (Hold_fdpe_C_D)         0.120    -0.436    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.636    -0.543    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.293    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[0]
    SLICE_X111Y94        LUT3 (Prop_lut3_I0_O)        0.045    -0.248 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr__0[0]
    SLICE_X111Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.908    -0.311    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X111Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]/C
                         clock pessimism             -0.220    -0.530    
    SLICE_X111Y94        FDRE (Hold_fdre_C_D)         0.091    -0.439    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_125M_200M_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clkwiz_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  dvi2rgb_inst/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   clkwiz_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X102Y69    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[17]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X102Y69    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X102Y69    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X102Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X102Y70    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X102Y70    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X102Y70    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  dvi2rgb_inst/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y65    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y65    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y65    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y65    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X111Y74    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X111Y74    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X111Y74    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y65    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y65    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y67    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y67    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y67    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y67    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[23]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X112Y102   dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X112Y102   dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X106Y65    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X108Y67    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_125M_200M_1
  To Clock:  clkfbout_clk_wiz_125M_200M_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_125M_200M_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clkwiz_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18  clkwiz_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk_i
  To Clock:  sysclk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_i
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_125M_200M
  To Clock:  clk_out1_clk_wiz_125M_200M

Setup :            0  Failing Endpoints,  Worst Slack        0.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.326ns (32.725%)  route 2.726ns (67.275%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 2.998 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.887     0.171    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I0_O)        0.332     0.503 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.452     0.955    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X111Y91        LUT4 (Prop_lut4_I2_O)        0.124     1.079 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.489     1.568    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X110Y92        LUT3 (Prop_lut3_I1_O)        0.124     1.692 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.692    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_0
    SLICE_X110Y92        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.685     2.998    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y92        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.383     2.615    
                         clock uncertainty           -0.065     2.550    
    SLICE_X110Y92        FDRE (Setup_fdre_C_D)        0.029     2.579    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.579    
                         arrival time                          -1.692    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 1.326ns (32.760%)  route 2.722ns (67.240%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 2.998 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.887     0.171    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I0_O)        0.332     0.503 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.452     0.955    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X111Y91        LUT4 (Prop_lut4_I2_O)        0.124     1.079 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.485     1.563    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X111Y92        LUT5 (Prop_lut5_I3_O)        0.124     1.687 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.687    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1_n_0
    SLICE_X111Y92        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.685     2.998    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y92        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism             -0.383     2.615    
                         clock uncertainty           -0.065     2.550    
    SLICE_X111Y92        FDRE (Setup_fdre_C_D)        0.031     2.581    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.581    
                         arrival time                          -1.687    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 1.202ns (31.698%)  route 2.590ns (68.302%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 2.999 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.881     0.166    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.332     0.498 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.326     0.824    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y92        LUT6 (Prop_lut6_I0_O)        0.124     0.948 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.484     1.432    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.686     2.999    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.383     2.616    
                         clock uncertainty           -0.065     2.551    
    SLICE_X110Y94        FDRE (Setup_fdre_C_CE)      -0.205     2.346    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.346    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 1.202ns (31.698%)  route 2.590ns (68.302%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 2.999 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.881     0.166    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.332     0.498 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.326     0.824    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y92        LUT6 (Prop_lut6_I0_O)        0.124     0.948 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.484     1.432    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.686     2.999    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.383     2.616    
                         clock uncertainty           -0.065     2.551    
    SLICE_X110Y94        FDRE (Setup_fdre_C_CE)      -0.205     2.346    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.346    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 1.202ns (31.698%)  route 2.590ns (68.302%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 2.999 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.881     0.166    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.332     0.498 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.326     0.824    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y92        LUT6 (Prop_lut6_I0_O)        0.124     0.948 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.484     1.432    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.686     2.999    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.383     2.616    
                         clock uncertainty           -0.065     2.551    
    SLICE_X110Y94        FDRE (Setup_fdre_C_CE)      -0.205     2.346    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          2.346    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 1.202ns (31.698%)  route 2.590ns (68.302%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 2.999 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.881     0.166    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.332     0.498 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.326     0.824    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y92        LUT6 (Prop_lut6_I0_O)        0.124     0.948 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.484     1.432    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.686     2.999    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism             -0.383     2.616    
                         clock uncertainty           -0.065     2.551    
    SLICE_X110Y94        FDRE (Setup_fdre_C_CE)      -0.205     2.346    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          2.346    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 1.326ns (34.095%)  route 2.563ns (65.905%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 2.995 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.887     0.171    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I0_O)        0.332     0.503 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.452     0.955    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X111Y91        LUT4 (Prop_lut4_I2_O)        0.124     1.079 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.326     1.405    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X109Y91        LUT6 (Prop_lut6_I4_O)        0.124     1.529 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.529    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X109Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.682     2.995    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.423     2.572    
                         clock uncertainty           -0.065     2.507    
    SLICE_X109Y91        FDRE (Setup_fdre_C_D)        0.029     2.536    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.536    
                         arrival time                          -1.529    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 1.202ns (32.921%)  route 2.449ns (67.079%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 2.999 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.881     0.166    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.332     0.498 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.326     0.824    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y92        LUT6 (Prop_lut6_I0_O)        0.124     0.948 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.343     1.291    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.686     2.999    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.383     2.616    
                         clock uncertainty           -0.065     2.551    
    SLICE_X110Y93        FDRE (Setup_fdre_C_CE)      -0.205     2.346    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.346    
                         arrival time                          -1.291    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 1.202ns (32.921%)  route 2.449ns (67.079%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 2.999 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.881     0.166    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.332     0.498 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.326     0.824    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y92        LUT6 (Prop_lut6_I0_O)        0.124     0.948 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.343     1.291    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.686     2.999    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.383     2.616    
                         clock uncertainty           -0.065     2.551    
    SLICE_X110Y93        FDRE (Setup_fdre_C_CE)      -0.205     2.346    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.346    
                         arrival time                          -1.291    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 1.202ns (32.921%)  route 2.449ns (67.079%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 2.999 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.881     0.166    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.332     0.498 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.326     0.824    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y92        LUT6 (Prop_lut6_I0_O)        0.124     0.948 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.343     1.291    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.686     2.999    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.383     2.616    
                         clock uncertainty           -0.065     2.551    
    SLICE_X110Y93        FDRE (Setup_fdre_C_CE)      -0.205     2.346    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.346    
                         arrival time                          -1.291    
  -------------------------------------------------------------------
                         slack                                  1.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.633    -0.546    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X111Y87        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.350    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X111Y87        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.904    -0.315    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X111Y87        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.232    -0.546    
    SLICE_X111Y87        FDRE (Hold_fdre_C_D)         0.075    -0.471    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.600    -0.579    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X103Y69        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69        FDPE (Prop_fdpe_C_Q)         0.141    -0.438 r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.383    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X103Y69        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.868    -0.351    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X103Y69        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.579    
    SLICE_X103Y69        FDPE (Hold_fdpe_C_D)         0.075    -0.504    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.635    -0.544    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X107Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.348    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X107Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.905    -0.314    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X107Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.544    
    SLICE_X107Y93        FDRE (Hold_fdre_C_D)         0.075    -0.469    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X110Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDPE (Prop_fdpe_C_Q)         0.141    -0.415 r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.350    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X110Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.556    
    SLICE_X110Y75        FDPE (Hold_fdpe_C_D)         0.075    -0.481    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.719    -0.460    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.164    -0.296 r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.240    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.995    -0.224    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.460    
    SLICE_X112Y102       FDPE (Hold_fdpe_C_D)         0.060    -0.400    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X112Y74        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.337    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X112Y74        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X112Y74        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.556    
    SLICE_X112Y74        FDRE (Hold_fdre_C_D)         0.060    -0.496    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.629    -0.550    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X108Y67        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y67        FDPE (Prop_fdpe_C_Q)         0.164    -0.386 r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.331    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X108Y67        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.897    -0.322    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X108Y67        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.550    
    SLICE_X108Y67        FDPE (Hold_fdpe_C_D)         0.060    -0.490    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y74        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/Q
                         net (fo=3, routed)           0.114    -0.301    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/Q[0]
    SLICE_X112Y74        LUT2 (Prop_lut2_I1_O)        0.045    -0.256 r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/rMMCM_LckdRisingFlag_i_1/O
                         net (fo=1, routed)           0.000    -0.256    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag0
    SLICE_X112Y74        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y74        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/C
                         clock pessimism             -0.217    -0.543    
    SLICE_X112Y74        FDRE (Hold_fdre_C_D)         0.121    -0.422    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDPE (Prop_fdpe_C_Q)         0.148    -0.408 r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.349    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X112Y75        LUT2 (Prop_lut2_I1_O)        0.098    -0.251 r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.230    -0.556    
    SLICE_X112Y75        FDPE (Hold_fdpe_C_D)         0.120    -0.436    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.636    -0.543    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.293    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[0]
    SLICE_X111Y94        LUT3 (Prop_lut3_I0_O)        0.045    -0.248 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr__0[0]
    SLICE_X111Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.908    -0.311    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X111Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]/C
                         clock pessimism             -0.220    -0.530    
    SLICE_X111Y94        FDRE (Hold_fdre_C_D)         0.091    -0.439    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_125M_200M
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clkwiz_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  dvi2rgb_inst/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   clkwiz_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X102Y69    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[17]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X102Y69    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X102Y69    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X102Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X102Y70    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X102Y70    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X102Y70    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  dvi2rgb_inst/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y65    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y65    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y65    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y65    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X111Y74    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X111Y74    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X111Y74    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y65    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y65    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y67    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y67    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y67    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y67    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[23]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X112Y102   dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X112Y102   dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X106Y65    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X108Y67    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_125M_200M
  To Clock:  clkfbout_clk_wiz_125M_200M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_125M_200M
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clkwiz_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18  clkwiz_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_125M_200M
  To Clock:  clk_out1_clk_wiz_125M_200M_1

Setup :            0  Failing Endpoints,  Worst Slack        0.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.326ns (32.725%)  route 2.726ns (67.275%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 2.998 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.887     0.171    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I0_O)        0.332     0.503 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.452     0.955    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X111Y91        LUT4 (Prop_lut4_I2_O)        0.124     1.079 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.489     1.568    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X110Y92        LUT3 (Prop_lut3_I1_O)        0.124     1.692 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.692    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_0
    SLICE_X110Y92        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.685     2.998    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y92        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.383     2.615    
                         clock uncertainty           -0.065     2.550    
    SLICE_X110Y92        FDRE (Setup_fdre_C_D)        0.029     2.579    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.579    
                         arrival time                          -1.692    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 1.326ns (32.760%)  route 2.722ns (67.240%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 2.998 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.887     0.171    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I0_O)        0.332     0.503 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.452     0.955    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X111Y91        LUT4 (Prop_lut4_I2_O)        0.124     1.079 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.485     1.563    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X111Y92        LUT5 (Prop_lut5_I3_O)        0.124     1.687 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.687    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1_n_0
    SLICE_X111Y92        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.685     2.998    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y92        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism             -0.383     2.615    
                         clock uncertainty           -0.065     2.550    
    SLICE_X111Y92        FDRE (Setup_fdre_C_D)        0.031     2.581    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.581    
                         arrival time                          -1.687    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 1.202ns (31.698%)  route 2.590ns (68.302%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 2.999 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.881     0.166    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.332     0.498 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.326     0.824    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y92        LUT6 (Prop_lut6_I0_O)        0.124     0.948 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.484     1.432    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.686     2.999    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.383     2.616    
                         clock uncertainty           -0.065     2.551    
    SLICE_X110Y94        FDRE (Setup_fdre_C_CE)      -0.205     2.346    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.346    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 1.202ns (31.698%)  route 2.590ns (68.302%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 2.999 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.881     0.166    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.332     0.498 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.326     0.824    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y92        LUT6 (Prop_lut6_I0_O)        0.124     0.948 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.484     1.432    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.686     2.999    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.383     2.616    
                         clock uncertainty           -0.065     2.551    
    SLICE_X110Y94        FDRE (Setup_fdre_C_CE)      -0.205     2.346    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.346    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 1.202ns (31.698%)  route 2.590ns (68.302%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 2.999 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.881     0.166    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.332     0.498 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.326     0.824    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y92        LUT6 (Prop_lut6_I0_O)        0.124     0.948 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.484     1.432    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.686     2.999    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.383     2.616    
                         clock uncertainty           -0.065     2.551    
    SLICE_X110Y94        FDRE (Setup_fdre_C_CE)      -0.205     2.346    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          2.346    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 1.202ns (31.698%)  route 2.590ns (68.302%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 2.999 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.881     0.166    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.332     0.498 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.326     0.824    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y92        LUT6 (Prop_lut6_I0_O)        0.124     0.948 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.484     1.432    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.686     2.999    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism             -0.383     2.616    
                         clock uncertainty           -0.065     2.551    
    SLICE_X110Y94        FDRE (Setup_fdre_C_CE)      -0.205     2.346    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          2.346    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 1.326ns (34.095%)  route 2.563ns (65.905%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 2.995 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.887     0.171    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I0_O)        0.332     0.503 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.452     0.955    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X111Y91        LUT4 (Prop_lut4_I2_O)        0.124     1.079 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.326     1.405    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X109Y91        LUT6 (Prop_lut6_I4_O)        0.124     1.529 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.529    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X109Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.682     2.995    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.423     2.572    
                         clock uncertainty           -0.065     2.507    
    SLICE_X109Y91        FDRE (Setup_fdre_C_D)        0.029     2.536    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.536    
                         arrival time                          -1.529    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 1.202ns (32.921%)  route 2.449ns (67.079%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 2.999 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.881     0.166    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.332     0.498 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.326     0.824    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y92        LUT6 (Prop_lut6_I0_O)        0.124     0.948 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.343     1.291    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.686     2.999    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.383     2.616    
                         clock uncertainty           -0.065     2.551    
    SLICE_X110Y93        FDRE (Setup_fdre_C_CE)      -0.205     2.346    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.346    
                         arrival time                          -1.291    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 1.202ns (32.921%)  route 2.449ns (67.079%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 2.999 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.881     0.166    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.332     0.498 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.326     0.824    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y92        LUT6 (Prop_lut6_I0_O)        0.124     0.948 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.343     1.291    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.686     2.999    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.383     2.616    
                         clock uncertainty           -0.065     2.551    
    SLICE_X110Y93        FDRE (Setup_fdre_C_CE)      -0.205     2.346    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.346    
                         arrival time                          -1.291    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 1.202ns (32.921%)  route 2.449ns (67.079%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 2.999 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.881     0.166    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.332     0.498 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.326     0.824    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y92        LUT6 (Prop_lut6_I0_O)        0.124     0.948 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.343     1.291    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.686     2.999    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.383     2.616    
                         clock uncertainty           -0.065     2.551    
    SLICE_X110Y93        FDRE (Setup_fdre_C_CE)      -0.205     2.346    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.346    
                         arrival time                          -1.291    
  -------------------------------------------------------------------
                         slack                                  1.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.633    -0.546    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X111Y87        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.350    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X111Y87        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.904    -0.315    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X111Y87        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.232    -0.546    
                         clock uncertainty            0.065    -0.481    
    SLICE_X111Y87        FDRE (Hold_fdre_C_D)         0.075    -0.406    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.600    -0.579    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X103Y69        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69        FDPE (Prop_fdpe_C_Q)         0.141    -0.438 r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.383    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X103Y69        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.868    -0.351    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X103Y69        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.579    
                         clock uncertainty            0.065    -0.514    
    SLICE_X103Y69        FDPE (Hold_fdpe_C_D)         0.075    -0.439    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.635    -0.544    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X107Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.348    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X107Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.905    -0.314    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X107Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.544    
                         clock uncertainty            0.065    -0.479    
    SLICE_X107Y93        FDRE (Hold_fdre_C_D)         0.075    -0.404    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X110Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDPE (Prop_fdpe_C_Q)         0.141    -0.415 r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.350    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X110Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.556    
                         clock uncertainty            0.065    -0.491    
    SLICE_X110Y75        FDPE (Hold_fdpe_C_D)         0.075    -0.416    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.719    -0.460    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.164    -0.296 r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.240    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.995    -0.224    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.460    
                         clock uncertainty            0.065    -0.395    
    SLICE_X112Y102       FDPE (Hold_fdpe_C_D)         0.060    -0.335    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X112Y74        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.337    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X112Y74        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X112Y74        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.556    
                         clock uncertainty            0.065    -0.491    
    SLICE_X112Y74        FDRE (Hold_fdre_C_D)         0.060    -0.431    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.629    -0.550    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X108Y67        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y67        FDPE (Prop_fdpe_C_Q)         0.164    -0.386 r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.331    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X108Y67        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.897    -0.322    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X108Y67        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.550    
                         clock uncertainty            0.065    -0.485    
    SLICE_X108Y67        FDPE (Hold_fdpe_C_D)         0.060    -0.425    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y74        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/Q
                         net (fo=3, routed)           0.114    -0.301    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/Q[0]
    SLICE_X112Y74        LUT2 (Prop_lut2_I1_O)        0.045    -0.256 r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/rMMCM_LckdRisingFlag_i_1/O
                         net (fo=1, routed)           0.000    -0.256    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag0
    SLICE_X112Y74        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y74        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/C
                         clock pessimism             -0.217    -0.543    
                         clock uncertainty            0.065    -0.478    
    SLICE_X112Y74        FDRE (Hold_fdre_C_D)         0.121    -0.357    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDPE (Prop_fdpe_C_Q)         0.148    -0.408 r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.349    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X112Y75        LUT2 (Prop_lut2_I1_O)        0.098    -0.251 r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.230    -0.556    
                         clock uncertainty            0.065    -0.491    
    SLICE_X112Y75        FDPE (Hold_fdpe_C_D)         0.120    -0.371    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.636    -0.543    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.293    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[0]
    SLICE_X111Y94        LUT3 (Prop_lut3_I0_O)        0.045    -0.248 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr__0[0]
    SLICE_X111Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.908    -0.311    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X111Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]/C
                         clock pessimism             -0.220    -0.530    
                         clock uncertainty            0.065    -0.465    
    SLICE_X111Y94        FDRE (Hold_fdre_C_D)         0.091    -0.374    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.126    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_125M_200M_1
  To Clock:  clk_out1_clk_wiz_125M_200M

Setup :            0  Failing Endpoints,  Worst Slack        0.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.326ns (32.725%)  route 2.726ns (67.275%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 2.998 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.887     0.171    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I0_O)        0.332     0.503 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.452     0.955    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X111Y91        LUT4 (Prop_lut4_I2_O)        0.124     1.079 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.489     1.568    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X110Y92        LUT3 (Prop_lut3_I1_O)        0.124     1.692 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.692    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_0
    SLICE_X110Y92        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.685     2.998    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y92        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.383     2.615    
                         clock uncertainty           -0.065     2.550    
    SLICE_X110Y92        FDRE (Setup_fdre_C_D)        0.029     2.579    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.579    
                         arrival time                          -1.692    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 1.326ns (32.760%)  route 2.722ns (67.240%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 2.998 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.887     0.171    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I0_O)        0.332     0.503 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.452     0.955    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X111Y91        LUT4 (Prop_lut4_I2_O)        0.124     1.079 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.485     1.563    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X111Y92        LUT5 (Prop_lut5_I3_O)        0.124     1.687 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.687    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1_n_0
    SLICE_X111Y92        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.685     2.998    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y92        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism             -0.383     2.615    
                         clock uncertainty           -0.065     2.550    
    SLICE_X111Y92        FDRE (Setup_fdre_C_D)        0.031     2.581    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.581    
                         arrival time                          -1.687    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 1.202ns (31.698%)  route 2.590ns (68.302%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 2.999 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.881     0.166    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.332     0.498 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.326     0.824    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y92        LUT6 (Prop_lut6_I0_O)        0.124     0.948 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.484     1.432    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.686     2.999    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.383     2.616    
                         clock uncertainty           -0.065     2.551    
    SLICE_X110Y94        FDRE (Setup_fdre_C_CE)      -0.205     2.346    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.346    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 1.202ns (31.698%)  route 2.590ns (68.302%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 2.999 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.881     0.166    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.332     0.498 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.326     0.824    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y92        LUT6 (Prop_lut6_I0_O)        0.124     0.948 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.484     1.432    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.686     2.999    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.383     2.616    
                         clock uncertainty           -0.065     2.551    
    SLICE_X110Y94        FDRE (Setup_fdre_C_CE)      -0.205     2.346    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.346    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 1.202ns (31.698%)  route 2.590ns (68.302%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 2.999 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.881     0.166    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.332     0.498 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.326     0.824    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y92        LUT6 (Prop_lut6_I0_O)        0.124     0.948 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.484     1.432    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.686     2.999    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.383     2.616    
                         clock uncertainty           -0.065     2.551    
    SLICE_X110Y94        FDRE (Setup_fdre_C_CE)      -0.205     2.346    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          2.346    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 1.202ns (31.698%)  route 2.590ns (68.302%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 2.999 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.881     0.166    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.332     0.498 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.326     0.824    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y92        LUT6 (Prop_lut6_I0_O)        0.124     0.948 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.484     1.432    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.686     2.999    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism             -0.383     2.616    
                         clock uncertainty           -0.065     2.551    
    SLICE_X110Y94        FDRE (Setup_fdre_C_CE)      -0.205     2.346    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          2.346    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 1.326ns (34.095%)  route 2.563ns (65.905%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 2.995 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.887     0.171    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I0_O)        0.332     0.503 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.452     0.955    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X111Y91        LUT4 (Prop_lut4_I2_O)        0.124     1.079 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.326     1.405    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X109Y91        LUT6 (Prop_lut6_I4_O)        0.124     1.529 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.529    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X109Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.682     2.995    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.423     2.572    
                         clock uncertainty           -0.065     2.507    
    SLICE_X109Y91        FDRE (Setup_fdre_C_D)        0.029     2.536    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.536    
                         arrival time                          -1.529    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 1.202ns (32.921%)  route 2.449ns (67.079%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 2.999 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.881     0.166    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.332     0.498 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.326     0.824    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y92        LUT6 (Prop_lut6_I0_O)        0.124     0.948 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.343     1.291    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.686     2.999    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.383     2.616    
                         clock uncertainty           -0.065     2.551    
    SLICE_X110Y93        FDRE (Setup_fdre_C_CE)      -0.205     2.346    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.346    
                         arrival time                          -1.291    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 1.202ns (32.921%)  route 2.449ns (67.079%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 2.999 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.881     0.166    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.332     0.498 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.326     0.824    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y92        LUT6 (Prop_lut6_I0_O)        0.124     0.948 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.343     1.291    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.686     2.999    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.383     2.616    
                         clock uncertainty           -0.065     2.551    
    SLICE_X110Y93        FDRE (Setup_fdre_C_CE)      -0.205     2.346    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.346    
                         arrival time                          -1.291    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 1.202ns (32.921%)  route 2.449ns (67.079%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 2.999 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.419    -1.941 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.899    -1.043    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.327    -0.716 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.881     0.166    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.332     0.498 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.326     0.824    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y92        LUT6 (Prop_lut6_I0_O)        0.124     0.948 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.343     1.291    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.686     2.999    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.383     2.616    
                         clock uncertainty           -0.065     2.551    
    SLICE_X110Y93        FDRE (Setup_fdre_C_CE)      -0.205     2.346    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.346    
                         arrival time                          -1.291    
  -------------------------------------------------------------------
                         slack                                  1.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.633    -0.546    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X111Y87        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.350    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X111Y87        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.904    -0.315    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X111Y87        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.232    -0.546    
                         clock uncertainty            0.065    -0.481    
    SLICE_X111Y87        FDRE (Hold_fdre_C_D)         0.075    -0.406    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.600    -0.579    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X103Y69        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69        FDPE (Prop_fdpe_C_Q)         0.141    -0.438 r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.383    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X103Y69        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.868    -0.351    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X103Y69        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.579    
                         clock uncertainty            0.065    -0.514    
    SLICE_X103Y69        FDPE (Hold_fdpe_C_D)         0.075    -0.439    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.635    -0.544    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X107Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.348    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X107Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.905    -0.314    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X107Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.544    
                         clock uncertainty            0.065    -0.479    
    SLICE_X107Y93        FDRE (Hold_fdre_C_D)         0.075    -0.404    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X110Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDPE (Prop_fdpe_C_Q)         0.141    -0.415 r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.350    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X110Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.556    
                         clock uncertainty            0.065    -0.491    
    SLICE_X110Y75        FDPE (Hold_fdpe_C_D)         0.075    -0.416    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.719    -0.460    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.164    -0.296 r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.240    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.995    -0.224    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.460    
                         clock uncertainty            0.065    -0.395    
    SLICE_X112Y102       FDPE (Hold_fdpe_C_D)         0.060    -0.335    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X112Y74        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.337    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X112Y74        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X112Y74        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.556    
                         clock uncertainty            0.065    -0.491    
    SLICE_X112Y74        FDRE (Hold_fdre_C_D)         0.060    -0.431    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.629    -0.550    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X108Y67        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y67        FDPE (Prop_fdpe_C_Q)         0.164    -0.386 r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.331    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X108Y67        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.897    -0.322    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X108Y67        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.550    
                         clock uncertainty            0.065    -0.485    
    SLICE_X108Y67        FDPE (Hold_fdpe_C_D)         0.060    -0.425    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y74        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/Q
                         net (fo=3, routed)           0.114    -0.301    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/Q[0]
    SLICE_X112Y74        LUT2 (Prop_lut2_I1_O)        0.045    -0.256 r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/rMMCM_LckdRisingFlag_i_1/O
                         net (fo=1, routed)           0.000    -0.256    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag0
    SLICE_X112Y74        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y74        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/C
                         clock pessimism             -0.217    -0.543    
                         clock uncertainty            0.065    -0.478    
    SLICE_X112Y74        FDRE (Hold_fdre_C_D)         0.121    -0.357    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDPE (Prop_fdpe_C_Q)         0.148    -0.408 r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.349    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X112Y75        LUT2 (Prop_lut2_I1_O)        0.098    -0.251 r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.230    -0.556    
                         clock uncertainty            0.065    -0.491    
    SLICE_X112Y75        FDPE (Hold_fdpe_C_D)         0.120    -0.371    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.636    -0.543    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.293    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[0]
    SLICE_X111Y94        LUT3 (Prop_lut3_I0_O)        0.045    -0.248 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr__0[0]
    SLICE_X111Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.908    -0.311    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X111Y94        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]/C
                         clock pessimism             -0.220    -0.530    
                         clock uncertainty            0.065    -0.465    
    SLICE_X111Y94        FDRE (Hold_fdre_C_D)         0.091    -0.374    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.126    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_125M_200M
  To Clock:  clk_out1_clk_wiz_125M_200M

Setup :            0  Failing Endpoints,  Worst Slack        2.026ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.379ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.478ns (23.885%)  route 1.523ns (76.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         2.058    -2.166    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.478    -1.688 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.523    -0.165    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y75        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.524     2.458    
                         clock uncertainty           -0.065     2.393    
    SLICE_X112Y75        FDPE (Recov_fdpe_C_PRE)     -0.532     1.861    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          1.861    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  2.026    

Slack (MET) :             2.068ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.478ns (23.885%)  route 1.523ns (76.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         2.058    -2.166    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.478    -1.688 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.523    -0.165    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y75        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.524     2.458    
                         clock uncertainty           -0.065     2.393    
    SLICE_X112Y75        FDPE (Recov_fdpe_C_PRE)     -0.490     1.903    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          1.903    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  2.068    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.419ns (54.975%)  route 0.343ns (45.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.845    -2.379    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X110Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDPE (Prop_fdpe_C_Q)         0.419    -1.960 f  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.343    -1.617    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X111Y76        FDCE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.671     2.984    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y76        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.601    
                         clock uncertainty           -0.065     2.536    
    SLICE_X111Y76        FDCE (Recov_fdce_C_CLR)     -0.580     1.956    dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          1.956    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  3.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X110Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDPE (Prop_fdpe_C_Q)         0.128    -0.428 f  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.309    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X111Y76        FDCE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.893    -0.326    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y76        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.542    
    SLICE_X111Y76        FDCE (Remov_fdce_C_CLR)     -0.146    -0.688    dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.688    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.148ns (18.244%)  route 0.663ns (81.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.719    -0.460    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.148    -0.312 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.663     0.351    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y75        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism              0.035    -0.292    
    SLICE_X112Y75        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.416    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.148ns (18.244%)  route 0.663ns (81.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.719    -0.460    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.148    -0.312 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.663     0.351    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y75        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism              0.035    -0.292    
    SLICE_X112Y75        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.416    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.767    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_125M_200M_1
  To Clock:  clk_out1_clk_wiz_125M_200M

Setup :            0  Failing Endpoints,  Worst Slack        2.026ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.478ns (23.885%)  route 1.523ns (76.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         2.058    -2.166    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.478    -1.688 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.523    -0.165    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y75        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.524     2.458    
                         clock uncertainty           -0.065     2.393    
    SLICE_X112Y75        FDPE (Recov_fdpe_C_PRE)     -0.532     1.861    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          1.861    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  2.026    

Slack (MET) :             2.068ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.478ns (23.885%)  route 1.523ns (76.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         2.058    -2.166    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.478    -1.688 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.523    -0.165    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y75        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.524     2.458    
                         clock uncertainty           -0.065     2.393    
    SLICE_X112Y75        FDPE (Recov_fdpe_C_PRE)     -0.490     1.903    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          1.903    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  2.068    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.419ns (54.975%)  route 0.343ns (45.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.845    -2.379    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X110Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDPE (Prop_fdpe_C_Q)         0.419    -1.960 f  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.343    -1.617    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X111Y76        FDCE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.671     2.984    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y76        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.601    
                         clock uncertainty           -0.065     2.536    
    SLICE_X111Y76        FDCE (Recov_fdce_C_CLR)     -0.580     1.956    dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          1.956    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  3.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X110Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDPE (Prop_fdpe_C_Q)         0.128    -0.428 f  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.309    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X111Y76        FDCE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.893    -0.326    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y76        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.542    
                         clock uncertainty            0.065    -0.477    
    SLICE_X111Y76        FDCE (Remov_fdce_C_CLR)     -0.146    -0.623    dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.148ns (18.244%)  route 0.663ns (81.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.719    -0.460    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.148    -0.312 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.663     0.351    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y75        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism              0.035    -0.292    
                         clock uncertainty            0.065    -0.227    
    SLICE_X112Y75        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.351    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.148ns (18.244%)  route 0.663ns (81.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.719    -0.460    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.148    -0.312 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.663     0.351    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y75        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism              0.035    -0.292    
                         clock uncertainty            0.065    -0.227    
    SLICE_X112Y75        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.351    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.702    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_125M_200M
  To Clock:  clk_out1_clk_wiz_125M_200M_1

Setup :            0  Failing Endpoints,  Worst Slack        2.026ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.478ns (23.885%)  route 1.523ns (76.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         2.058    -2.166    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.478    -1.688 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.523    -0.165    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y75        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.524     2.458    
                         clock uncertainty           -0.065     2.393    
    SLICE_X112Y75        FDPE (Recov_fdpe_C_PRE)     -0.532     1.861    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          1.861    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  2.026    

Slack (MET) :             2.068ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.478ns (23.885%)  route 1.523ns (76.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         2.058    -2.166    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.478    -1.688 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.523    -0.165    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y75        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.524     2.458    
                         clock uncertainty           -0.065     2.393    
    SLICE_X112Y75        FDPE (Recov_fdpe_C_PRE)     -0.490     1.903    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          1.903    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  2.068    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.419ns (54.975%)  route 0.343ns (45.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.845    -2.379    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X110Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDPE (Prop_fdpe_C_Q)         0.419    -1.960 f  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.343    -1.617    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X111Y76        FDCE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.671     2.984    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y76        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.601    
                         clock uncertainty           -0.065     2.536    
    SLICE_X111Y76        FDCE (Recov_fdce_C_CLR)     -0.580     1.956    dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          1.956    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  3.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X110Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDPE (Prop_fdpe_C_Q)         0.128    -0.428 f  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.309    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X111Y76        FDCE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.893    -0.326    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y76        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.542    
                         clock uncertainty            0.065    -0.477    
    SLICE_X111Y76        FDCE (Remov_fdce_C_CLR)     -0.146    -0.623    dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.148ns (18.244%)  route 0.663ns (81.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.719    -0.460    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.148    -0.312 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.663     0.351    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y75        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism              0.035    -0.292    
                         clock uncertainty            0.065    -0.227    
    SLICE_X112Y75        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.351    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.148ns (18.244%)  route 0.663ns (81.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.719    -0.460    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.148    -0.312 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.663     0.351    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y75        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism              0.035    -0.292    
                         clock uncertainty            0.065    -0.227    
    SLICE_X112Y75        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.351    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.702    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_125M_200M_1
  To Clock:  clk_out1_clk_wiz_125M_200M_1

Setup :            0  Failing Endpoints,  Worst Slack        2.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.379ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.027ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.478ns (23.885%)  route 1.523ns (76.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         2.058    -2.166    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.478    -1.688 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.523    -0.165    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y75        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.524     2.458    
                         clock uncertainty           -0.065     2.394    
    SLICE_X112Y75        FDPE (Recov_fdpe_C_PRE)     -0.532     1.862    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          1.862    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  2.027    

Slack (MET) :             2.069ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.478ns (23.885%)  route 1.523ns (76.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         2.058    -2.166    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.478    -1.688 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.523    -0.165    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y75        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.524     2.458    
                         clock uncertainty           -0.065     2.394    
    SLICE_X112Y75        FDPE (Recov_fdpe_C_PRE)     -0.490     1.904    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          1.904    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  2.069    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.419ns (54.975%)  route 0.343ns (45.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.845    -2.379    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X110Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDPE (Prop_fdpe_C_Q)         0.419    -1.960 f  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.343    -1.617    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X111Y76        FDCE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.671     2.984    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y76        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.601    
                         clock uncertainty           -0.065     2.536    
    SLICE_X111Y76        FDCE (Recov_fdce_C_CLR)     -0.580     1.956    dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          1.956    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  3.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X110Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDPE (Prop_fdpe_C_Q)         0.128    -0.428 f  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.309    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X111Y76        FDCE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.893    -0.326    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y76        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.542    
    SLICE_X111Y76        FDCE (Remov_fdce_C_CLR)     -0.146    -0.688    dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.688    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.148ns (18.244%)  route 0.663ns (81.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.719    -0.460    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.148    -0.312 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.663     0.351    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y75        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism              0.035    -0.292    
    SLICE_X112Y75        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.416    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.148ns (18.244%)  route 0.663ns (81.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.719    -0.460    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.148    -0.312 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.663     0.351    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y75        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism              0.035    -0.292    
    SLICE_X112Y75        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.416    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.767    





