
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//vmstat_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004013b0 <.init>:
  4013b0:	stp	x29, x30, [sp, #-16]!
  4013b4:	mov	x29, sp
  4013b8:	bl	4029d0 <ferror@plt+0x1360>
  4013bc:	ldp	x29, x30, [sp], #16
  4013c0:	ret

Disassembly of section .plt:

00000000004013d0 <_exit@plt-0x20>:
  4013d0:	stp	x16, x30, [sp, #-16]!
  4013d4:	adrp	x16, 417000 <ferror@plt+0x15990>
  4013d8:	ldr	x17, [x16, #4088]
  4013dc:	add	x16, x16, #0xff8
  4013e0:	br	x17
  4013e4:	nop
  4013e8:	nop
  4013ec:	nop

00000000004013f0 <_exit@plt>:
  4013f0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4013f4:	ldr	x17, [x16]
  4013f8:	add	x16, x16, #0x0
  4013fc:	br	x17

0000000000401400 <strlen@plt>:
  401400:	adrp	x16, 418000 <ferror@plt+0x16990>
  401404:	ldr	x17, [x16, #8]
  401408:	add	x16, x16, #0x8
  40140c:	br	x17

0000000000401410 <fputs@plt>:
  401410:	adrp	x16, 418000 <ferror@plt+0x16990>
  401414:	ldr	x17, [x16, #16]
  401418:	add	x16, x16, #0x10
  40141c:	br	x17

0000000000401420 <exit@plt>:
  401420:	adrp	x16, 418000 <ferror@plt+0x16990>
  401424:	ldr	x17, [x16, #24]
  401428:	add	x16, x16, #0x18
  40142c:	br	x17

0000000000401430 <error@plt>:
  401430:	adrp	x16, 418000 <ferror@plt+0x16990>
  401434:	ldr	x17, [x16, #32]
  401438:	add	x16, x16, #0x20
  40143c:	br	x17

0000000000401440 <getpartitions_num@plt>:
  401440:	adrp	x16, 418000 <ferror@plt+0x16990>
  401444:	ldr	x17, [x16, #40]
  401448:	add	x16, x16, #0x28
  40144c:	br	x17

0000000000401450 <strtod@plt>:
  401450:	adrp	x16, 418000 <ferror@plt+0x16990>
  401454:	ldr	x17, [x16, #48]
  401458:	add	x16, x16, #0x30
  40145c:	br	x17

0000000000401460 <meminfo@plt>:
  401460:	adrp	x16, 418000 <ferror@plt+0x16990>
  401464:	ldr	x17, [x16, #56]
  401468:	add	x16, x16, #0x38
  40146c:	br	x17

0000000000401470 <strftime@plt>:
  401470:	adrp	x16, 418000 <ferror@plt+0x16990>
  401474:	ldr	x17, [x16, #64]
  401478:	add	x16, x16, #0x40
  40147c:	br	x17

0000000000401480 <__cxa_atexit@plt>:
  401480:	adrp	x16, 418000 <ferror@plt+0x16990>
  401484:	ldr	x17, [x16, #72]
  401488:	add	x16, x16, #0x48
  40148c:	br	x17

0000000000401490 <__fpending@plt>:
  401490:	adrp	x16, 418000 <ferror@plt+0x16990>
  401494:	ldr	x17, [x16, #80]
  401498:	add	x16, x16, #0x50
  40149c:	br	x17

00000000004014a0 <localtime@plt>:
  4014a0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4014a4:	ldr	x17, [x16, #88]
  4014a8:	add	x16, x16, #0x58
  4014ac:	br	x17

00000000004014b0 <fclose@plt>:
  4014b0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4014b4:	ldr	x17, [x16, #96]
  4014b8:	add	x16, x16, #0x60
  4014bc:	br	x17

00000000004014c0 <fopen@plt>:
  4014c0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4014c4:	ldr	x17, [x16, #104]
  4014c8:	add	x16, x16, #0x68
  4014cc:	br	x17

00000000004014d0 <time@plt>:
  4014d0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4014d4:	ldr	x17, [x16, #112]
  4014d8:	add	x16, x16, #0x70
  4014dc:	br	x17

00000000004014e0 <bindtextdomain@plt>:
  4014e0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4014e4:	ldr	x17, [x16, #120]
  4014e8:	add	x16, x16, #0x78
  4014ec:	br	x17

00000000004014f0 <__libc_start_main@plt>:
  4014f0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4014f4:	ldr	x17, [x16, #128]
  4014f8:	add	x16, x16, #0x80
  4014fc:	br	x17

0000000000401500 <sleep@plt>:
  401500:	adrp	x16, 418000 <ferror@plt+0x16990>
  401504:	ldr	x17, [x16, #136]
  401508:	add	x16, x16, #0x88
  40150c:	br	x17

0000000000401510 <__gmon_start__@plt>:
  401510:	adrp	x16, 418000 <ferror@plt+0x16990>
  401514:	ldr	x17, [x16, #144]
  401518:	add	x16, x16, #0x90
  40151c:	br	x17

0000000000401520 <abort@plt>:
  401520:	adrp	x16, 418000 <ferror@plt+0x16990>
  401524:	ldr	x17, [x16, #152]
  401528:	add	x16, x16, #0x98
  40152c:	br	x17

0000000000401530 <getdiskstat@plt>:
  401530:	adrp	x16, 418000 <ferror@plt+0x16990>
  401534:	ldr	x17, [x16, #160]
  401538:	add	x16, x16, #0xa0
  40153c:	br	x17

0000000000401540 <memcmp@plt>:
  401540:	adrp	x16, 418000 <ferror@plt+0x16990>
  401544:	ldr	x17, [x16, #168]
  401548:	add	x16, x16, #0xa8
  40154c:	br	x17

0000000000401550 <textdomain@plt>:
  401550:	adrp	x16, 418000 <ferror@plt+0x16990>
  401554:	ldr	x17, [x16, #176]
  401558:	add	x16, x16, #0xb0
  40155c:	br	x17

0000000000401560 <getopt_long@plt>:
  401560:	adrp	x16, 418000 <ferror@plt+0x16990>
  401564:	ldr	x17, [x16, #184]
  401568:	add	x16, x16, #0xb8
  40156c:	br	x17

0000000000401570 <strcmp@plt>:
  401570:	adrp	x16, 418000 <ferror@plt+0x16990>
  401574:	ldr	x17, [x16, #192]
  401578:	add	x16, x16, #0xc0
  40157c:	br	x17

0000000000401580 <__ctype_b_loc@plt>:
  401580:	adrp	x16, 418000 <ferror@plt+0x16990>
  401584:	ldr	x17, [x16, #200]
  401588:	add	x16, x16, #0xc8
  40158c:	br	x17

0000000000401590 <strtol@plt>:
  401590:	adrp	x16, 418000 <ferror@plt+0x16990>
  401594:	ldr	x17, [x16, #208]
  401598:	add	x16, x16, #0xd0
  40159c:	br	x17

00000000004015a0 <free@plt>:
  4015a0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4015a4:	ldr	x17, [x16, #216]
  4015a8:	add	x16, x16, #0xd8
  4015ac:	br	x17

00000000004015b0 <fflush@plt>:
  4015b0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4015b4:	ldr	x17, [x16, #224]
  4015b8:	add	x16, x16, #0xe0
  4015bc:	br	x17

00000000004015c0 <sysconf@plt>:
  4015c0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4015c4:	ldr	x17, [x16, #232]
  4015c8:	add	x16, x16, #0xe8
  4015cc:	br	x17

00000000004015d0 <getstat@plt>:
  4015d0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4015d4:	ldr	x17, [x16, #240]
  4015d8:	add	x16, x16, #0xf0
  4015dc:	br	x17

00000000004015e0 <dcgettext@plt>:
  4015e0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4015e4:	ldr	x17, [x16, #248]
  4015e8:	add	x16, x16, #0xf8
  4015ec:	br	x17

00000000004015f0 <setlinebuf@plt>:
  4015f0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4015f4:	ldr	x17, [x16, #256]
  4015f8:	add	x16, x16, #0x100
  4015fc:	br	x17

0000000000401600 <printf@plt>:
  401600:	adrp	x16, 418000 <ferror@plt+0x16990>
  401604:	ldr	x17, [x16, #264]
  401608:	add	x16, x16, #0x108
  40160c:	br	x17

0000000000401610 <__errno_location@plt>:
  401610:	adrp	x16, 418000 <ferror@plt+0x16990>
  401614:	ldr	x17, [x16, #272]
  401618:	add	x16, x16, #0x110
  40161c:	br	x17

0000000000401620 <putchar@plt>:
  401620:	adrp	x16, 418000 <ferror@plt+0x16990>
  401624:	ldr	x17, [x16, #280]
  401628:	add	x16, x16, #0x118
  40162c:	br	x17

0000000000401630 <fprintf@plt>:
  401630:	adrp	x16, 418000 <ferror@plt+0x16990>
  401634:	ldr	x17, [x16, #288]
  401638:	add	x16, x16, #0x120
  40163c:	br	x17

0000000000401640 <ioctl@plt>:
  401640:	adrp	x16, 418000 <ferror@plt+0x16990>
  401644:	ldr	x17, [x16, #296]
  401648:	add	x16, x16, #0x128
  40164c:	br	x17

0000000000401650 <setlocale@plt>:
  401650:	adrp	x16, 418000 <ferror@plt+0x16990>
  401654:	ldr	x17, [x16, #304]
  401658:	add	x16, x16, #0x130
  40165c:	br	x17

0000000000401660 <getslabinfo@plt>:
  401660:	adrp	x16, 418000 <ferror@plt+0x16990>
  401664:	ldr	x17, [x16, #312]
  401668:	add	x16, x16, #0x138
  40166c:	br	x17

0000000000401670 <ferror@plt>:
  401670:	adrp	x16, 418000 <ferror@plt+0x16990>
  401674:	ldr	x17, [x16, #320]
  401678:	add	x16, x16, #0x140
  40167c:	br	x17

Disassembly of section .text:

0000000000401680 <.text>:
  401680:	sub	sp, sp, #0x1c0
  401684:	adrp	x2, 418000 <ferror@plt+0x16990>
  401688:	stp	x29, x30, [sp, #80]
  40168c:	add	x29, sp, #0x50
  401690:	stp	x25, x26, [sp, #144]
  401694:	adrp	x25, 418000 <ferror@plt+0x16990>
  401698:	mov	x26, #0x4240                	// #16960
  40169c:	ldr	x3, [x25, #488]
  4016a0:	str	x3, [x2, #392]
  4016a4:	stp	x19, x20, [sp, #96]
  4016a8:	mov	w20, w0
  4016ac:	adrp	x19, 406000 <ferror@plt+0x4990>
  4016b0:	mov	w0, #0x6                   	// #6
  4016b4:	add	x19, x19, #0xb40
  4016b8:	stp	x21, x22, [sp, #112]
  4016bc:	mov	x21, x1
  4016c0:	adrp	x1, 406000 <ferror@plt+0x4990>
  4016c4:	add	x1, x1, #0x838
  4016c8:	stp	x23, x24, [sp, #128]
  4016cc:	adrp	x22, 406000 <ferror@plt+0x4990>
  4016d0:	stp	x27, x28, [sp, #160]
  4016d4:	bl	401650 <setlocale@plt>
  4016d8:	mov	x0, x19
  4016dc:	adrp	x1, 406000 <ferror@plt+0x4990>
  4016e0:	add	x1, x1, #0xb28
  4016e4:	bl	4014e0 <bindtextdomain@plt>
  4016e8:	adrp	x27, 407000 <ferror@plt+0x5990>
  4016ec:	mov	x0, x19
  4016f0:	adrp	x24, 418000 <ferror@plt+0x16990>
  4016f4:	adrp	x19, 418000 <ferror@plt+0x16990>
  4016f8:	add	x27, x27, #0x220
  4016fc:	add	x22, x22, #0xbc0
  401700:	add	x19, x19, #0x228
  401704:	add	x24, x24, #0x158
  401708:	mov	x23, #0x0                   	// #0
  40170c:	movk	x26, #0xf, lsl #16
  401710:	bl	401550 <textdomain@plt>
  401714:	adrp	x0, 404000 <ferror@plt+0x2990>
  401718:	add	x0, x0, #0x120
  40171c:	bl	406328 <ferror@plt+0x4cb8>
  401720:	mov	x3, x27
  401724:	mov	x2, x22
  401728:	mov	x1, x21
  40172c:	mov	w0, w20
  401730:	mov	x4, #0x0                   	// #0
  401734:	bl	401560 <getopt_long@plt>
  401738:	cmn	w0, #0x1
  40173c:	b.eq	4019a0 <ferror@plt+0x330>  // b.none
  401740:	cmp	w0, #0x68
  401744:	b.eq	4028bc <ferror@plt+0x124c>  // b.none
  401748:	b.gt	4017b0 <ferror@plt+0x140>
  40174c:	cmp	w0, #0x61
  401750:	b.eq	401980 <ferror@plt+0x310>  // b.none
  401754:	b.gt	401818 <ferror@plt+0x1a8>
  401758:	cmp	w0, #0x53
  40175c:	b.eq	401918 <ferror@plt+0x2a8>  // b.none
  401760:	cmp	w0, #0x56
  401764:	b.ne	401800 <ferror@plt+0x190>  // b.any
  401768:	mov	w2, #0x5                   	// #5
  40176c:	adrp	x1, 406000 <ferror@plt+0x4990>
  401770:	mov	x0, #0x0                   	// #0
  401774:	add	x1, x1, #0xb50
  401778:	bl	4015e0 <dcgettext@plt>
  40177c:	ldr	x1, [x25, #488]
  401780:	adrp	x2, 406000 <ferror@plt+0x4990>
  401784:	add	x2, x2, #0xb60
  401788:	bl	401600 <printf@plt>
  40178c:	mov	w0, #0x0                   	// #0
  401790:	ldp	x29, x30, [sp, #80]
  401794:	ldp	x19, x20, [sp, #96]
  401798:	ldp	x21, x22, [sp, #112]
  40179c:	ldp	x23, x24, [sp, #128]
  4017a0:	ldp	x25, x26, [sp, #144]
  4017a4:	ldp	x27, x28, [sp, #160]
  4017a8:	add	sp, sp, #0x1c0
  4017ac:	ret
  4017b0:	cmp	w0, #0x73
  4017b4:	b.eq	401908 <ferror@plt+0x298>  // b.none
  4017b8:	b.gt	401848 <ferror@plt+0x1d8>
  4017bc:	cmp	w0, #0x6e
  4017c0:	b.eq	401900 <ferror@plt+0x290>  // b.none
  4017c4:	cmp	w0, #0x70
  4017c8:	b.ne	401830 <ferror@plt+0x1c0>  // b.any
  4017cc:	adrp	x3, 418000 <ferror@plt+0x16990>
  4017d0:	ldr	w0, [x19, #12]
  4017d4:	adrp	x1, 406000 <ferror@plt+0x4990>
  4017d8:	mov	x2, #0x5                   	// #5
  4017dc:	ldr	x23, [x3, #408]
  4017e0:	orr	w0, w0, #0x8
  4017e4:	add	x1, x1, #0xb88
  4017e8:	str	w0, [x19, #12]
  4017ec:	mov	x0, x23
  4017f0:	bl	401540 <memcmp@plt>
  4017f4:	cbnz	w0, 401720 <ferror@plt+0xb0>
  4017f8:	add	x23, x23, #0x5
  4017fc:	b	401720 <ferror@plt+0xb0>
  401800:	cmp	w0, #0x44
  401804:	b.ne	4022cc <ferror@plt+0xc5c>  // b.any
  401808:	ldr	w0, [x19, #12]
  40180c:	orr	w0, w0, #0x10
  401810:	str	w0, [x19, #12]
  401814:	b	401720 <ferror@plt+0xb0>
  401818:	cmp	w0, #0x64
  40181c:	b.ne	40185c <ferror@plt+0x1ec>  // b.any
  401820:	ldr	w0, [x19, #12]
  401824:	orr	w0, w0, #0x1
  401828:	str	w0, [x19, #12]
  40182c:	b	401720 <ferror@plt+0xb0>
  401830:	cmp	w0, #0x6d
  401834:	b.ne	4022cc <ferror@plt+0xc5c>  // b.any
  401838:	ldr	w0, [x19, #12]
  40183c:	orr	w0, w0, #0x4
  401840:	str	w0, [x19, #12]
  401844:	b	401720 <ferror@plt+0xb0>
  401848:	cmp	w0, #0x74
  40184c:	b.ne	4018ec <ferror@plt+0x27c>  // b.any
  401850:	mov	w0, #0x1                   	// #1
  401854:	str	w0, [x19, #4]
  401858:	b	401720 <ferror@plt+0xb0>
  40185c:	cmp	w0, #0x66
  401860:	b.ne	4022cc <ferror@plt+0xc5c>  // b.any
  401864:	add	x8, sp, #0xdc
  401868:	add	x9, sp, #0xd8
  40186c:	add	x10, sp, #0xd4
  401870:	add	x11, sp, #0xd0
  401874:	add	x12, sp, #0xe4
  401878:	add	x13, sp, #0xe0
  40187c:	add	x14, sp, #0x128
  401880:	add	x7, sp, #0x120
  401884:	add	x6, sp, #0x118
  401888:	add	x5, sp, #0x110
  40188c:	add	x4, sp, #0x108
  401890:	add	x3, sp, #0x100
  401894:	add	x0, sp, #0x188
  401898:	add	x1, sp, #0x150
  40189c:	add	x2, sp, #0x130
  4018a0:	stp	x14, x2, [sp]
  4018a4:	add	x2, sp, #0xf8
  4018a8:	stp	x1, x0, [sp, #16]
  4018ac:	add	x1, sp, #0xf0
  4018b0:	add	x0, sp, #0xe8
  4018b4:	stp	x13, x12, [sp, #32]
  4018b8:	stp	x11, x10, [sp, #48]
  4018bc:	stp	x9, x8, [sp, #64]
  4018c0:	stp	d8, d9, [sp, #176]
  4018c4:	bl	4015d0 <getstat@plt>
  4018c8:	mov	w2, #0x5                   	// #5
  4018cc:	adrp	x1, 406000 <ferror@plt+0x4990>
  4018d0:	mov	x0, #0x0                   	// #0
  4018d4:	add	x1, x1, #0xb78
  4018d8:	bl	4015e0 <dcgettext@plt>
  4018dc:	ldr	w1, [sp, #220]
  4018e0:	bl	401600 <printf@plt>
  4018e4:	mov	w0, #0x0                   	// #0
  4018e8:	bl	401420 <exit@plt>
  4018ec:	cmp	w0, #0x77
  4018f0:	b.ne	4022cc <ferror@plt+0xc5c>  // b.any
  4018f4:	mov	w0, #0x1                   	// #1
  4018f8:	str	w0, [x19]
  4018fc:	b	401720 <ferror@plt+0xb0>
  401900:	str	wzr, [x24, #16]
  401904:	b	401720 <ferror@plt+0xb0>
  401908:	ldr	w0, [x19, #12]
  40190c:	orr	w0, w0, #0x2
  401910:	str	w0, [x19, #12]
  401914:	b	401720 <ferror@plt+0xb0>
  401918:	adrp	x0, 418000 <ferror@plt+0x16990>
  40191c:	ldr	x0, [x0, #408]
  401920:	ldrb	w0, [x0]
  401924:	cmp	w0, #0x62
  401928:	b.eq	401958 <ferror@plt+0x2e8>  // b.none
  40192c:	b.hi	401968 <ferror@plt+0x2f8>  // b.pmore
  401930:	cmp	w0, #0x4b
  401934:	b.eq	4021cc <ferror@plt+0xb5c>  // b.none
  401938:	cmp	w0, #0x4d
  40193c:	b.ne	401950 <ferror@plt+0x2e0>  // b.any
  401940:	mov	x1, #0x100000              	// #1048576
  401944:	str	x1, [x24, #8]
  401948:	strb	w0, [x24, #24]
  40194c:	b	401720 <ferror@plt+0xb0>
  401950:	cmp	w0, #0x42
  401954:	b.ne	402968 <ferror@plt+0x12f8>  // b.any
  401958:	mov	x1, #0x1                   	// #1
  40195c:	str	x1, [x24, #8]
  401960:	strb	w0, [x24, #24]
  401964:	b	401720 <ferror@plt+0xb0>
  401968:	cmp	w0, #0x6b
  40196c:	b.ne	40198c <ferror@plt+0x31c>  // b.any
  401970:	mov	x1, #0x3e8                 	// #1000
  401974:	str	x1, [x24, #8]
  401978:	strb	w0, [x24, #24]
  40197c:	b	401720 <ferror@plt+0xb0>
  401980:	mov	w0, #0x1                   	// #1
  401984:	str	w0, [x19, #8]
  401988:	b	401720 <ferror@plt+0xb0>
  40198c:	cmp	w0, #0x6d
  401990:	b.ne	402968 <ferror@plt+0x12f8>  // b.any
  401994:	str	x26, [x24, #8]
  401998:	strb	w0, [x24, #24]
  40199c:	b	401720 <ferror@plt+0xb0>
  4019a0:	adrp	x24, 418000 <ferror@plt+0x16990>
  4019a4:	ldr	w0, [x24, #416]
  4019a8:	cmp	w0, w20
  4019ac:	b.lt	402228 <ferror@plt+0xbb8>  // b.tstop
  4019b0:	adrp	x19, 418000 <ferror@plt+0x16990>
  4019b4:	add	x19, x19, #0x228
  4019b8:	adrp	x22, 418000 <ferror@plt+0x16990>
  4019bc:	add	x22, x22, #0x158
  4019c0:	ldr	w0, [x22, #16]
  4019c4:	cbnz	w0, 4021f0 <ferror@plt+0xb80>
  4019c8:	adrp	x27, 418000 <ferror@plt+0x16990>
  4019cc:	ldr	x0, [x27, #424]
  4019d0:	bl	4015f0 <setlinebuf@plt>
  4019d4:	ldr	w20, [x19, #12]
  4019d8:	cmp	w20, #0x4
  4019dc:	b.eq	4025d4 <ferror@plt+0xf64>  // b.none
  4019e0:	b.gt	401f04 <ferror@plt+0x894>
  4019e4:	cmp	w20, #0x1
  4019e8:	b.eq	4022dc <ferror@plt+0xc6c>  // b.none
  4019ec:	cmp	w20, #0x2
  4019f0:	b.ne	40207c <ferror@plt+0xa0c>  // b.any
  4019f4:	stp	d8, d9, [sp, #176]
  4019f8:	bl	401460 <meminfo@plt>
  4019fc:	add	x8, sp, #0xdc
  401a00:	add	x9, sp, #0xd8
  401a04:	add	x10, sp, #0xd4
  401a08:	add	x11, sp, #0xd0
  401a0c:	add	x12, sp, #0xe4
  401a10:	add	x13, sp, #0xe0
  401a14:	add	x14, sp, #0x188
  401a18:	add	x7, sp, #0x120
  401a1c:	add	x6, sp, #0x118
  401a20:	add	x5, sp, #0x110
  401a24:	add	x4, sp, #0x108
  401a28:	fmov	s8, #1.000000000000000000e+00
  401a2c:	add	x3, sp, #0x100
  401a30:	add	x0, sp, #0x150
  401a34:	add	x1, sp, #0x130
  401a38:	add	x2, sp, #0x128
  401a3c:	stp	x2, x1, [sp]
  401a40:	add	x2, sp, #0xf8
  401a44:	stp	x0, x14, [sp, #16]
  401a48:	add	x1, sp, #0xf0
  401a4c:	add	x0, sp, #0xe8
  401a50:	stp	x13, x12, [sp, #32]
  401a54:	add	x20, x22, #0x18
  401a58:	stp	x11, x10, [sp, #48]
  401a5c:	stp	x9, x8, [sp, #64]
  401a60:	bl	4015d0 <getstat@plt>
  401a64:	mov	w2, #0x5                   	// #5
  401a68:	adrp	x1, 406000 <ferror@plt+0x4990>
  401a6c:	mov	x0, #0x0                   	// #0
  401a70:	add	x1, x1, #0xc28
  401a74:	bl	4015e0 <dcgettext@plt>
  401a78:	adrp	x1, 418000 <ferror@plt+0x16990>
  401a7c:	ldr	w3, [x19, #12]
  401a80:	ldr	x2, [x22, #8]
  401a84:	cmp	w3, #0x4
  401a88:	ldr	x1, [x1, #536]
  401a8c:	ucvtf	s1, x2
  401a90:	mov	w2, #0x44800000            	// #1149239296
  401a94:	fmov	s9, w2
  401a98:	ucvtf	s0, x1
  401a9c:	mov	x2, x20
  401aa0:	fcsel	s2, s8, s9, eq  // eq = none
  401aa4:	fdiv	s0, s0, s1
  401aa8:	fmul	s0, s0, s2
  401aac:	fcvtzu	x1, s0
  401ab0:	bl	401600 <printf@plt>
  401ab4:	mov	w2, #0x5                   	// #5
  401ab8:	adrp	x1, 406000 <ferror@plt+0x4990>
  401abc:	mov	x0, #0x0                   	// #0
  401ac0:	add	x1, x1, #0xc40
  401ac4:	bl	4015e0 <dcgettext@plt>
  401ac8:	adrp	x1, 418000 <ferror@plt+0x16990>
  401acc:	ldr	w3, [x19, #12]
  401ad0:	ldr	x2, [x22, #8]
  401ad4:	cmp	w3, #0x4
  401ad8:	ldr	x1, [x1, #480]
  401adc:	ucvtf	s1, x2
  401ae0:	fcsel	s2, s8, s9, eq  // eq = none
  401ae4:	mov	x2, x20
  401ae8:	ucvtf	s0, x1
  401aec:	fdiv	s0, s0, s1
  401af0:	fmul	s0, s0, s2
  401af4:	fcvtzu	x1, s0
  401af8:	bl	401600 <printf@plt>
  401afc:	mov	w2, #0x5                   	// #5
  401b00:	adrp	x1, 406000 <ferror@plt+0x4990>
  401b04:	mov	x0, #0x0                   	// #0
  401b08:	add	x1, x1, #0xc58
  401b0c:	bl	4015e0 <dcgettext@plt>
  401b10:	adrp	x1, 418000 <ferror@plt+0x16990>
  401b14:	ldr	w3, [x19, #12]
  401b18:	ldr	x2, [x22, #8]
  401b1c:	cmp	w3, #0x4
  401b20:	ldr	x1, [x1, #464]
  401b24:	ucvtf	s1, x2
  401b28:	fcsel	s2, s8, s9, eq  // eq = none
  401b2c:	mov	x2, x20
  401b30:	ucvtf	s0, x1
  401b34:	fdiv	s0, s0, s1
  401b38:	fmul	s0, s0, s2
  401b3c:	fcvtzu	x1, s0
  401b40:	bl	401600 <printf@plt>
  401b44:	mov	w2, #0x5                   	// #5
  401b48:	adrp	x1, 406000 <ferror@plt+0x4990>
  401b4c:	mov	x0, #0x0                   	// #0
  401b50:	add	x1, x1, #0xc70
  401b54:	bl	4015e0 <dcgettext@plt>
  401b58:	adrp	x1, 418000 <ferror@plt+0x16990>
  401b5c:	ldr	w3, [x19, #12]
  401b60:	ldr	x2, [x22, #8]
  401b64:	cmp	w3, #0x4
  401b68:	ldr	x1, [x1, #384]
  401b6c:	ucvtf	s1, x2
  401b70:	fcsel	s2, s8, s9, eq  // eq = none
  401b74:	mov	x2, x20
  401b78:	ucvtf	s0, x1
  401b7c:	fdiv	s0, s0, s1
  401b80:	fmul	s0, s0, s2
  401b84:	fcvtzu	x1, s0
  401b88:	bl	401600 <printf@plt>
  401b8c:	mov	w2, #0x5                   	// #5
  401b90:	adrp	x1, 406000 <ferror@plt+0x4990>
  401b94:	mov	x0, #0x0                   	// #0
  401b98:	add	x1, x1, #0xc90
  401b9c:	bl	4015e0 <dcgettext@plt>
  401ba0:	adrp	x1, 418000 <ferror@plt+0x16990>
  401ba4:	ldr	w3, [x19, #12]
  401ba8:	ldr	x2, [x22, #8]
  401bac:	cmp	w3, #0x4
  401bb0:	ldr	x1, [x1, #512]
  401bb4:	ucvtf	s1, x2
  401bb8:	fcsel	s2, s8, s9, eq  // eq = none
  401bbc:	mov	x2, x20
  401bc0:	ucvtf	s0, x1
  401bc4:	fdiv	s0, s0, s1
  401bc8:	fmul	s0, s0, s2
  401bcc:	fcvtzu	x1, s0
  401bd0:	bl	401600 <printf@plt>
  401bd4:	mov	w2, #0x5                   	// #5
  401bd8:	adrp	x1, 406000 <ferror@plt+0x4990>
  401bdc:	mov	x0, #0x0                   	// #0
  401be0:	add	x1, x1, #0xca8
  401be4:	bl	4015e0 <dcgettext@plt>
  401be8:	adrp	x1, 418000 <ferror@plt+0x16990>
  401bec:	ldr	w3, [x19, #12]
  401bf0:	ldr	x2, [x22, #8]
  401bf4:	cmp	w3, #0x4
  401bf8:	ldr	x1, [x1, #432]
  401bfc:	ucvtf	s1, x2
  401c00:	fcsel	s2, s8, s9, eq  // eq = none
  401c04:	mov	x2, x20
  401c08:	ucvtf	s0, x1
  401c0c:	fdiv	s0, s0, s1
  401c10:	fmul	s0, s0, s2
  401c14:	fcvtzu	x1, s0
  401c18:	bl	401600 <printf@plt>
  401c1c:	mov	w2, #0x5                   	// #5
  401c20:	adrp	x1, 406000 <ferror@plt+0x4990>
  401c24:	mov	x0, #0x0                   	// #0
  401c28:	add	x1, x1, #0xcc0
  401c2c:	bl	4015e0 <dcgettext@plt>
  401c30:	adrp	x1, 418000 <ferror@plt+0x16990>
  401c34:	ldr	w3, [x19, #12]
  401c38:	ldr	x2, [x22, #8]
  401c3c:	cmp	w3, #0x4
  401c40:	ldr	x1, [x1, #472]
  401c44:	ucvtf	s1, x2
  401c48:	fcsel	s2, s8, s9, eq  // eq = none
  401c4c:	mov	x2, x20
  401c50:	ucvtf	s0, x1
  401c54:	fdiv	s0, s0, s1
  401c58:	fmul	s0, s0, s2
  401c5c:	fcvtzu	x1, s0
  401c60:	bl	401600 <printf@plt>
  401c64:	mov	w2, #0x5                   	// #5
  401c68:	adrp	x1, 406000 <ferror@plt+0x4990>
  401c6c:	mov	x0, #0x0                   	// #0
  401c70:	add	x1, x1, #0xcd8
  401c74:	bl	4015e0 <dcgettext@plt>
  401c78:	adrp	x1, 418000 <ferror@plt+0x16990>
  401c7c:	ldr	w3, [x19, #12]
  401c80:	ldr	x2, [x22, #8]
  401c84:	cmp	w3, #0x4
  401c88:	ldr	x1, [x1, #520]
  401c8c:	ucvtf	s1, x2
  401c90:	fcsel	s2, s8, s9, eq  // eq = none
  401c94:	mov	x2, x20
  401c98:	ucvtf	s0, x1
  401c9c:	fdiv	s0, s0, s1
  401ca0:	fmul	s0, s0, s2
  401ca4:	fcvtzu	x1, s0
  401ca8:	bl	401600 <printf@plt>
  401cac:	mov	w2, #0x5                   	// #5
  401cb0:	adrp	x1, 406000 <ferror@plt+0x4990>
  401cb4:	mov	x0, #0x0                   	// #0
  401cb8:	add	x1, x1, #0xcf0
  401cbc:	bl	4015e0 <dcgettext@plt>
  401cc0:	adrp	x1, 418000 <ferror@plt+0x16990>
  401cc4:	ldr	w3, [x19, #12]
  401cc8:	ldr	x2, [x22, #8]
  401ccc:	cmp	w3, #0x4
  401cd0:	ldr	x1, [x1, #448]
  401cd4:	ucvtf	s1, x2
  401cd8:	fcsel	s2, s8, s9, eq  // eq = none
  401cdc:	mov	x2, x20
  401ce0:	ucvtf	s0, x1
  401ce4:	fdiv	s0, s0, s1
  401ce8:	fmul	s0, s0, s2
  401cec:	fcvtzu	x1, s0
  401cf0:	bl	401600 <printf@plt>
  401cf4:	mov	w2, #0x5                   	// #5
  401cf8:	adrp	x1, 406000 <ferror@plt+0x4990>
  401cfc:	mov	x0, #0x0                   	// #0
  401d00:	add	x1, x1, #0xd08
  401d04:	bl	4015e0 <dcgettext@plt>
  401d08:	adrp	x1, 418000 <ferror@plt+0x16990>
  401d0c:	ldr	w3, [x19, #12]
  401d10:	ldr	x2, [x22, #8]
  401d14:	cmp	w3, #0x4
  401d18:	ldr	x1, [x1, #496]
  401d1c:	ucvtf	s1, x2
  401d20:	fcsel	s8, s8, s9, eq  // eq = none
  401d24:	mov	x2, x20
  401d28:	ucvtf	s0, x1
  401d2c:	fdiv	s0, s0, s1
  401d30:	fmul	s8, s0, s8
  401d34:	fcvtzu	x1, s8
  401d38:	bl	401600 <printf@plt>
  401d3c:	mov	w2, #0x5                   	// #5
  401d40:	adrp	x1, 406000 <ferror@plt+0x4990>
  401d44:	mov	x0, #0x0                   	// #0
  401d48:	add	x1, x1, #0xd20
  401d4c:	bl	4015e0 <dcgettext@plt>
  401d50:	ldr	x1, [sp, #232]
  401d54:	bl	401600 <printf@plt>
  401d58:	mov	w2, #0x5                   	// #5
  401d5c:	adrp	x1, 406000 <ferror@plt+0x4990>
  401d60:	mov	x0, #0x0                   	// #0
  401d64:	add	x1, x1, #0xd40
  401d68:	bl	4015e0 <dcgettext@plt>
  401d6c:	ldr	x1, [sp, #240]
  401d70:	bl	401600 <printf@plt>
  401d74:	mov	w2, #0x5                   	// #5
  401d78:	adrp	x1, 406000 <ferror@plt+0x4990>
  401d7c:	mov	x0, #0x0                   	// #0
  401d80:	add	x1, x1, #0xd60
  401d84:	bl	4015e0 <dcgettext@plt>
  401d88:	ldr	x1, [sp, #248]
  401d8c:	bl	401600 <printf@plt>
  401d90:	mov	w2, #0x5                   	// #5
  401d94:	adrp	x1, 406000 <ferror@plt+0x4990>
  401d98:	mov	x0, #0x0                   	// #0
  401d9c:	add	x1, x1, #0xd80
  401da0:	bl	4015e0 <dcgettext@plt>
  401da4:	ldr	x1, [sp, #256]
  401da8:	bl	401600 <printf@plt>
  401dac:	mov	w2, #0x5                   	// #5
  401db0:	adrp	x1, 406000 <ferror@plt+0x4990>
  401db4:	mov	x0, #0x0                   	// #0
  401db8:	add	x1, x1, #0xd98
  401dbc:	bl	4015e0 <dcgettext@plt>
  401dc0:	ldr	x1, [sp, #264]
  401dc4:	bl	401600 <printf@plt>
  401dc8:	mov	w2, #0x5                   	// #5
  401dcc:	adrp	x1, 406000 <ferror@plt+0x4990>
  401dd0:	mov	x0, #0x0                   	// #0
  401dd4:	add	x1, x1, #0xdb8
  401dd8:	bl	4015e0 <dcgettext@plt>
  401ddc:	ldr	x1, [sp, #272]
  401de0:	bl	401600 <printf@plt>
  401de4:	mov	w2, #0x5                   	// #5
  401de8:	adrp	x1, 406000 <ferror@plt+0x4990>
  401dec:	mov	x0, #0x0                   	// #0
  401df0:	add	x1, x1, #0xdd0
  401df4:	bl	4015e0 <dcgettext@plt>
  401df8:	ldr	x1, [sp, #280]
  401dfc:	bl	401600 <printf@plt>
  401e00:	mov	w2, #0x5                   	// #5
  401e04:	adrp	x1, 406000 <ferror@plt+0x4990>
  401e08:	mov	x0, #0x0                   	// #0
  401e0c:	add	x1, x1, #0xdf0
  401e10:	bl	4015e0 <dcgettext@plt>
  401e14:	ldr	x1, [sp, #288]
  401e18:	bl	401600 <printf@plt>
  401e1c:	mov	w2, #0x5                   	// #5
  401e20:	adrp	x1, 406000 <ferror@plt+0x4990>
  401e24:	mov	x0, #0x0                   	// #0
  401e28:	add	x1, x1, #0xe10
  401e2c:	bl	4015e0 <dcgettext@plt>
  401e30:	ldr	x1, [sp, #296]
  401e34:	bl	401600 <printf@plt>
  401e38:	mov	w2, #0x5                   	// #5
  401e3c:	adrp	x1, 406000 <ferror@plt+0x4990>
  401e40:	mov	x0, #0x0                   	// #0
  401e44:	add	x1, x1, #0xe28
  401e48:	bl	4015e0 <dcgettext@plt>
  401e4c:	ldr	x1, [sp, #304]
  401e50:	bl	401600 <printf@plt>
  401e54:	mov	w2, #0x5                   	// #5
  401e58:	adrp	x1, 406000 <ferror@plt+0x4990>
  401e5c:	mov	x0, #0x0                   	// #0
  401e60:	add	x1, x1, #0xe40
  401e64:	bl	4015e0 <dcgettext@plt>
  401e68:	ldr	x1, [sp, #336]
  401e6c:	bl	401600 <printf@plt>
  401e70:	mov	w2, #0x5                   	// #5
  401e74:	adrp	x1, 406000 <ferror@plt+0x4990>
  401e78:	mov	x0, #0x0                   	// #0
  401e7c:	add	x1, x1, #0xe58
  401e80:	bl	4015e0 <dcgettext@plt>
  401e84:	ldr	x1, [sp, #392]
  401e88:	bl	401600 <printf@plt>
  401e8c:	mov	w2, #0x5                   	// #5
  401e90:	adrp	x1, 406000 <ferror@plt+0x4990>
  401e94:	mov	x0, #0x0                   	// #0
  401e98:	add	x1, x1, #0xe78
  401e9c:	bl	4015e0 <dcgettext@plt>
  401ea0:	ldr	w1, [sp, #224]
  401ea4:	bl	401600 <printf@plt>
  401ea8:	mov	w2, #0x5                   	// #5
  401eac:	adrp	x1, 406000 <ferror@plt+0x4990>
  401eb0:	mov	x0, #0x0                   	// #0
  401eb4:	add	x1, x1, #0xe90
  401eb8:	bl	4015e0 <dcgettext@plt>
  401ebc:	ldr	w1, [sp, #228]
  401ec0:	bl	401600 <printf@plt>
  401ec4:	mov	w2, #0x5                   	// #5
  401ec8:	adrp	x1, 406000 <ferror@plt+0x4990>
  401ecc:	mov	x0, #0x0                   	// #0
  401ed0:	add	x1, x1, #0xeb0
  401ed4:	bl	4015e0 <dcgettext@plt>
  401ed8:	ldr	w1, [sp, #216]
  401edc:	bl	401600 <printf@plt>
  401ee0:	mov	w2, #0x5                   	// #5
  401ee4:	adrp	x1, 406000 <ferror@plt+0x4990>
  401ee8:	mov	x0, #0x0                   	// #0
  401eec:	add	x1, x1, #0xb78
  401ef0:	bl	4015e0 <dcgettext@plt>
  401ef4:	ldr	w1, [sp, #220]
  401ef8:	bl	401600 <printf@plt>
  401efc:	ldp	d8, d9, [sp, #176]
  401f00:	b	40178c <ferror@plt+0x11c>
  401f04:	cmp	w20, #0x8
  401f08:	b.ne	402088 <ferror@plt+0xa18>  // b.any
  401f0c:	adrp	x2, 407000 <ferror@plt+0x5990>
  401f10:	add	x2, x2, #0xf8
  401f14:	add	x3, sp, #0x210
  401f18:	adrp	x1, 406000 <ferror@plt+0x4990>
  401f1c:	adrp	x0, 406000 <ferror@plt+0x4990>
  401f20:	add	x1, x1, #0xec0
  401f24:	ldp	x4, x5, [x2]
  401f28:	stp	x4, x5, [x3, #-136]
  401f2c:	ldr	w3, [x2, #24]
  401f30:	ldr	x2, [x2, #16]
  401f34:	add	x0, x0, #0xec8
  401f38:	str	x2, [sp, #408]
  401f3c:	str	w3, [sp, #416]
  401f40:	bl	4014c0 <fopen@plt>
  401f44:	cbz	x0, 402908 <ferror@plt+0x1298>
  401f48:	bl	4014b0 <fclose@plt>
  401f4c:	add	x24, sp, #0x150
  401f50:	mov	x1, x24
  401f54:	add	x0, sp, #0x130
  401f58:	bl	401530 <getdiskstat@plt>
  401f5c:	mov	w1, w0
  401f60:	ldr	x0, [sp, #304]
  401f64:	mov	x21, #0x0                   	// #0
  401f68:	mov	x25, #0x0                   	// #0
  401f6c:	bl	401440 <getpartitions_num@plt>
  401f70:	mov	w26, w0
  401f74:	ldr	x20, [sp, #336]
  401f78:	b	401f98 <ferror@plt+0x928>
  401f7c:	mov	x1, x20
  401f80:	mov	x0, x23
  401f84:	bl	401570 <strcmp@plt>
  401f88:	cmp	w0, #0x0
  401f8c:	csel	x25, x25, x20, ne  // ne = any
  401f90:	add	x21, x21, #0x1
  401f94:	add	x20, x20, #0x48
  401f98:	cmp	x26, x21
  401f9c:	b.hi	401f7c <ferror@plt+0x90c>  // b.pmore
  401fa0:	cbz	x25, 402728 <ferror@plt+0x10b8>
  401fa4:	mov	x0, x23
  401fa8:	bl	402a90 <ferror@plt+0x1420>
  401fac:	ldp	w1, w3, [x25, #52]
  401fb0:	add	x0, sp, #0x188
  401fb4:	ldr	x2, [x25, #40]
  401fb8:	mov	x26, #0x1                   	// #1
  401fbc:	ldr	x4, [x25, #64]
  401fc0:	mov	w28, #0x48                  	// #72
  401fc4:	bl	401600 <printf@plt>
  401fc8:	ldr	x0, [x27, #424]
  401fcc:	bl	4015b0 <fflush@plt>
  401fd0:	ldr	x0, [sp, #304]
  401fd4:	bl	4015a0 <free@plt>
  401fd8:	ldr	x0, [sp, #336]
  401fdc:	bl	4015a0 <free@plt>
  401fe0:	ldr	w0, [x19, #20]
  401fe4:	cbnz	w0, 401ff4 <ferror@plt+0x984>
  401fe8:	ldr	x0, [x19, #24]
  401fec:	cmp	x26, x0
  401ff0:	b.cs	40178c <ferror@plt+0x11c>  // b.hs, b.nlast
  401ff4:	ldr	w0, [x22, #16]
  401ff8:	cbz	w0, 40200c <ferror@plt+0x99c>
  401ffc:	ldr	w1, [x19, #16]
  402000:	udiv	x0, x26, x1
  402004:	msub	x0, x0, x1, x26
  402008:	cbz	x0, 4021e4 <ferror@plt+0xb74>
  40200c:	ldr	w0, [x22]
  402010:	bl	401500 <sleep@plt>
  402014:	mov	x1, x24
  402018:	add	x0, sp, #0x130
  40201c:	bl	401530 <getdiskstat@plt>
  402020:	mov	w1, w0
  402024:	ldr	x0, [sp, #304]
  402028:	bl	401440 <getpartitions_num@plt>
  40202c:	cbz	w0, 402728 <ferror@plt+0x10b8>
  402030:	ldr	x20, [sp, #336]
  402034:	mov	x21, #0x0                   	// #0
  402038:	umaddl	x25, w0, w28, x20
  40203c:	nop
  402040:	mov	x1, x20
  402044:	mov	x0, x23
  402048:	bl	401570 <strcmp@plt>
  40204c:	cmp	w0, #0x0
  402050:	csel	x21, x21, x20, ne  // ne = any
  402054:	add	x20, x20, #0x48
  402058:	cmp	x25, x20
  40205c:	b.ne	402040 <ferror@plt+0x9d0>  // b.any
  402060:	cbz	x21, 402728 <ferror@plt+0x10b8>
  402064:	ldp	w1, w3, [x21, #52]
  402068:	add	x0, sp, #0x188
  40206c:	add	x26, x26, #0x1
  402070:	ldr	x2, [x21, #40]
  402074:	ldr	x4, [x21, #64]
  402078:	b	401fc4 <ferror@plt+0x954>
  40207c:	cbnz	w20, 4022cc <ferror@plt+0xc5c>
  402080:	bl	402fd8 <ferror@plt+0x1968>
  402084:	b	40178c <ferror@plt+0x11c>
  402088:	cmp	w20, #0x10
  40208c:	b.ne	4022cc <ferror@plt+0xc5c>  // b.any
  402090:	adrp	x1, 406000 <ferror@plt+0x4990>
  402094:	adrp	x0, 406000 <ferror@plt+0x4990>
  402098:	add	x1, x1, #0xec0
  40209c:	add	x0, x0, #0xec8
  4020a0:	bl	4014c0 <fopen@plt>
  4020a4:	cbz	x0, 40178c <ferror@plt+0x11c>
  4020a8:	bl	4014b0 <fclose@plt>
  4020ac:	mov	x19, #0x0                   	// #0
  4020b0:	add	x1, sp, #0x188
  4020b4:	add	x0, sp, #0x150
  4020b8:	bl	401530 <getdiskstat@plt>
  4020bc:	mov	w6, w0
  4020c0:	mov	w2, #0x5                   	// #5
  4020c4:	adrp	x1, 406000 <ferror@plt+0x4990>
  4020c8:	mov	x0, #0x0                   	// #0
  4020cc:	add	x1, x1, #0xfe8
  4020d0:	str	w6, [sp, #200]
  4020d4:	bl	4015e0 <dcgettext@plt>
  4020d8:	ldr	w6, [sp, #200]
  4020dc:	mov	x20, #0x0                   	// #0
  4020e0:	str	w6, [sp, #200]
  4020e4:	mov	x21, #0x0                   	// #0
  4020e8:	mov	w1, w6
  4020ec:	mov	x22, #0x0                   	// #0
  4020f0:	mov	x24, #0x0                   	// #0
  4020f4:	mov	x25, #0x0                   	// #0
  4020f8:	bl	401600 <printf@plt>
  4020fc:	mov	x26, #0x0                   	// #0
  402100:	mov	w2, #0x5                   	// #5
  402104:	adrp	x1, 406000 <ferror@plt+0x4990>
  402108:	mov	x0, #0x0                   	// #0
  40210c:	add	x1, x1, #0xff8
  402110:	bl	4015e0 <dcgettext@plt>
  402114:	mov	x23, x0
  402118:	ldr	w6, [sp, #200]
  40211c:	mov	x27, #0x0                   	// #0
  402120:	ldr	x0, [sp, #336]
  402124:	mov	w1, w6
  402128:	str	w6, [sp, #200]
  40212c:	mov	x28, #0x0                   	// #0
  402130:	bl	401440 <getpartitions_num@plt>
  402134:	mov	w1, w0
  402138:	mov	x0, x23
  40213c:	bl	401600 <printf@plt>
  402140:	ldr	w6, [sp, #200]
  402144:	mov	x23, #0x0                   	// #0
  402148:	mov	w3, #0x0                   	// #0
  40214c:	mov	w7, #0x3e8                 	// #1000
  402150:	ldr	x0, [sp, #336]
  402154:	b	402178 <ferror@plt+0xb08>
  402158:	udiv	w2, w1, w7
  40215c:	ldr	w1, [x0, #64]
  402160:	add	x20, x20, x2
  402164:	cbz	w1, 4021dc <ferror@plt+0xb6c>
  402168:	udiv	w1, w1, w7
  40216c:	add	x19, x19, x1
  402170:	add	w3, w3, #0x1
  402174:	add	x0, x0, #0x58
  402178:	cmp	w6, w3
  40217c:	b.le	402754 <ferror@plt+0x10e4>
  402180:	ldp	x4, x2, [x0]
  402184:	ldr	w5, [x0, #76]
  402188:	ldr	w1, [x0, #48]
  40218c:	add	x28, x28, x5
  402190:	ldr	w5, [x0, #84]
  402194:	add	x26, x26, x4
  402198:	add	x22, x22, x2
  40219c:	ldr	w4, [x0, #52]
  4021a0:	add	x24, x24, x5
  4021a4:	ldr	w2, [x0, #60]
  4021a8:	add	x27, x27, x4
  4021ac:	ldr	w4, [x0, #56]
  4021b0:	add	x25, x25, x2
  4021b4:	ldr	w2, [x0, #68]
  4021b8:	add	x23, x23, x4
  4021bc:	add	x21, x21, x2
  4021c0:	cbnz	w1, 402158 <ferror@plt+0xae8>
  4021c4:	mov	x2, #0x0                   	// #0
  4021c8:	b	40215c <ferror@plt+0xaec>
  4021cc:	mov	x1, #0x400                 	// #1024
  4021d0:	str	x1, [x24, #8]
  4021d4:	strb	w0, [x24, #24]
  4021d8:	b	401720 <ferror@plt+0xb0>
  4021dc:	mov	x1, #0x0                   	// #0
  4021e0:	b	40216c <ferror@plt+0xafc>
  4021e4:	mov	x0, x23
  4021e8:	bl	402a90 <ferror@plt+0x1420>
  4021ec:	b	40200c <ferror@plt+0x99c>
  4021f0:	add	x2, sp, #0x188
  4021f4:	mov	x1, #0x5413                	// #21523
  4021f8:	mov	w0, #0x1                   	// #1
  4021fc:	bl	401640 <ioctl@plt>
  402200:	cmn	w0, #0x1
  402204:	b.eq	402670 <ferror@plt+0x1000>  // b.none
  402208:	ldrh	w0, [sp, #392]
  40220c:	cbz	w0, 402670 <ferror@plt+0x1000>
  402210:	sub	w0, w0, #0x3
  402214:	mov	w1, #0x16                  	// #22
  402218:	cmp	w0, #0x0
  40221c:	csel	w0, w0, w1, gt
  402220:	str	w0, [x19, #16]
  402224:	b	4019c8 <ferror@plt+0x358>
  402228:	add	w3, w0, #0x1
  40222c:	mov	w2, #0x5                   	// #5
  402230:	ldr	x19, [x21, w0, sxtw #3]
  402234:	adrp	x25, 406000 <ferror@plt+0x4990>
  402238:	add	x25, x25, #0xbd0
  40223c:	str	w3, [x24, #416]
  402240:	mov	x1, x25
  402244:	mov	x0, #0x0                   	// #0
  402248:	bl	4015e0 <dcgettext@plt>
  40224c:	mov	x1, x0
  402250:	mov	x0, x19
  402254:	bl	403d20 <ferror@plt+0x26b0>
  402258:	cmp	x0, #0x0
  40225c:	b.le	4028f0 <ferror@plt+0x1280>
  402260:	mov	x1, #0xffffffff            	// #4294967295
  402264:	cmp	x0, x1
  402268:	b.gt	402950 <ferror@plt+0x12e0>
  40226c:	adrp	x19, 418000 <ferror@plt+0x16990>
  402270:	add	x19, x19, #0x228
  402274:	adrp	x22, 418000 <ferror@plt+0x16990>
  402278:	ldr	w1, [x24, #416]
  40227c:	mov	w2, #0x1                   	// #1
  402280:	str	w0, [x22, #344]
  402284:	cmp	w1, w20
  402288:	str	w2, [x19, #20]
  40228c:	b.ge	4019bc <ferror@plt+0x34c>  // b.tcont
  402290:	ldr	x21, [x21, w1, sxtw #3]
  402294:	add	w0, w1, #0x1
  402298:	mov	w2, #0x5                   	// #5
  40229c:	mov	x1, x25
  4022a0:	str	w0, [x24, #416]
  4022a4:	mov	x0, #0x0                   	// #0
  4022a8:	bl	4015e0 <dcgettext@plt>
  4022ac:	mov	x1, x0
  4022b0:	mov	x0, x21
  4022b4:	bl	403d20 <ferror@plt+0x26b0>
  4022b8:	ldr	w1, [x24, #416]
  4022bc:	str	wzr, [x19, #20]
  4022c0:	str	x0, [x19, #24]
  4022c4:	cmp	w1, w20
  4022c8:	b.ge	4019bc <ferror@plt+0x34c>  // b.tcont
  4022cc:	adrp	x0, 418000 <ferror@plt+0x16990>
  4022d0:	stp	d8, d9, [sp, #176]
  4022d4:	ldr	x0, [x0, #400]
  4022d8:	bl	403ae8 <ferror@plt+0x2478>
  4022dc:	adrp	x2, 407000 <ferror@plt+0x5990>
  4022e0:	add	x2, x2, #0x118
  4022e4:	add	x6, sp, #0x210
  4022e8:	adrp	x3, 407000 <ferror@plt+0x5990>
  4022ec:	add	x3, x3, #0x150
  4022f0:	adrp	x1, 406000 <ferror@plt+0x4990>
  4022f4:	ldp	x4, x5, [x2, #32]
  4022f8:	stp	x4, x5, [x6, #-104]
  4022fc:	ldrb	w10, [x3, #48]
  402300:	ldp	x4, x5, [x3]
  402304:	stp	x4, x5, [sp, #336]
  402308:	adrp	x0, 406000 <ferror@plt+0x4990>
  40230c:	ldp	x4, x5, [x3, #16]
  402310:	stp	x4, x5, [sp, #352]
  402314:	add	x1, x1, #0xec0
  402318:	ldp	x8, x9, [x2]
  40231c:	add	x0, x0, #0xec8
  402320:	ldp	x6, x7, [x2, #16]
  402324:	strb	w10, [sp, #384]
  402328:	ldp	x4, x5, [x3, #32]
  40232c:	add	x3, sp, #0x210
  402330:	ldur	x2, [x2, #45]
  402334:	stp	x4, x5, [sp, #368]
  402338:	stp	x8, x9, [x3, #-136]
  40233c:	stp	x6, x7, [x3, #-120]
  402340:	stur	x2, [x3, #-91]
  402344:	bl	4014c0 <fopen@plt>
  402348:	cbz	x0, 40292c <ferror@plt+0x12bc>
  40234c:	bl	4014b0 <fclose@plt>
  402350:	add	x1, sp, #0x120
  402354:	add	x0, sp, #0x118
  402358:	bl	401530 <getdiskstat@plt>
  40235c:	mov	w20, w0
  402360:	ldr	w1, [x19, #4]
  402364:	cbnz	w1, 402888 <ferror@plt+0x1218>
  402368:	ldr	w0, [x22, #16]
  40236c:	cbz	w0, 402880 <ferror@plt+0x1210>
  402370:	adrp	x25, 406000 <ferror@plt+0x4990>
  402374:	add	x24, sp, #0x150
  402378:	add	x25, x25, #0x638
  40237c:	add	x23, sp, #0x188
  402380:	mov	x21, #0x0                   	// #0
  402384:	b	40239c <ferror@plt+0xd2c>
  402388:	mov	w0, #0xa                   	// #10
  40238c:	bl	401620 <putchar@plt>
  402390:	ldr	x0, [x27, #424]
  402394:	add	x21, x21, #0x1
  402398:	bl	4015b0 <fflush@plt>
  40239c:	cmp	x20, x21
  4023a0:	b.ls	402440 <ferror@plt+0xdd0>  // b.plast
  4023a4:	ldr	w0, [x22, #16]
  4023a8:	cbz	w0, 4023bc <ferror@plt+0xd4c>
  4023ac:	ldr	w1, [x19, #16]
  4023b0:	udiv	x0, x21, x1
  4023b4:	msub	x0, x0, x1, x21
  4023b8:	cbz	x0, 402438 <ferror@plt+0xdc8>
  4023bc:	mov	x2, #0x58                  	// #88
  4023c0:	mov	w5, #0x3e8                 	// #1000
  4023c4:	ldr	x4, [sp, #280]
  4023c8:	mul	x2, x21, x2
  4023cc:	ldr	w0, [x19]
  4023d0:	add	x6, x4, x2
  4023d4:	add	x1, x6, #0x10
  4023d8:	cmp	w0, #0x0
  4023dc:	csel	x0, x23, x24, ne  // ne = any
  4023e0:	ldr	w3, [x6, #64]
  4023e4:	udiv	w3, w3, w5
  4023e8:	str	w3, [sp, #24]
  4023ec:	ldr	w3, [x6, #48]
  4023f0:	udiv	w3, w3, w5
  4023f4:	str	w3, [sp, #16]
  4023f8:	ldr	w3, [x6, #68]
  4023fc:	str	w3, [sp, #8]
  402400:	ldr	x3, [x6, #8]
  402404:	str	x3, [sp]
  402408:	ldp	w3, w7, [x6, #52]
  40240c:	ldr	w5, [x6, #60]
  402410:	ldr	x4, [x4, x2]
  402414:	ldr	w2, [x6, #76]
  402418:	ldr	w6, [x6, #84]
  40241c:	bl	401600 <printf@plt>
  402420:	ldr	w0, [x19, #4]
  402424:	cbz	w0, 402388 <ferror@plt+0xd18>
  402428:	add	x1, sp, #0x130
  40242c:	mov	x0, x25
  402430:	bl	401600 <printf@plt>
  402434:	b	402388 <ferror@plt+0xd18>
  402438:	bl	403828 <ferror@plt+0x21b8>
  40243c:	b	4023bc <ferror@plt+0xd4c>
  402440:	ldr	x0, [sp, #280]
  402444:	add	x27, sp, #0x150
  402448:	mov	x28, #0x1                   	// #1
  40244c:	bl	4015a0 <free@plt>
  402450:	ldr	x0, [sp, #288]
  402454:	bl	4015a0 <free@plt>
  402458:	adrp	x0, 406000 <ferror@plt+0x4990>
  40245c:	add	x0, x0, #0x620
  402460:	str	x0, [sp, #200]
  402464:	ldr	w0, [x19, #20]
  402468:	cbnz	w0, 402478 <ferror@plt+0xe08>
  40246c:	ldr	x0, [x19, #24]
  402470:	cmp	x28, x0
  402474:	b.cs	40178c <ferror@plt+0x11c>  // b.hs, b.nlast
  402478:	ldr	w0, [x22]
  40247c:	bl	401500 <sleep@plt>
  402480:	add	x1, sp, #0x120
  402484:	add	x0, sp, #0x118
  402488:	bl	401530 <getdiskstat@plt>
  40248c:	mov	w24, w0
  402490:	ldr	w1, [x19, #4]
  402494:	cbnz	w1, 402570 <ferror@plt+0xf00>
  402498:	cbz	x24, 402558 <ferror@plt+0xee8>
  40249c:	adrp	x25, 418000 <ferror@plt+0x16990>
  4024a0:	mov	w23, #0x4dd3                	// #19923
  4024a4:	add	x24, x24, x20
  4024a8:	add	x26, sp, #0x188
  4024ac:	add	x25, x25, #0x1a8
  4024b0:	mov	x21, #0x0                   	// #0
  4024b4:	movk	w23, #0x1062, lsl #16
  4024b8:	ldr	w0, [x22, #16]
  4024bc:	cbz	w0, 4024d0 <ferror@plt+0xe60>
  4024c0:	ldr	w1, [x19, #16]
  4024c4:	udiv	x0, x20, x1
  4024c8:	msub	x0, x0, x1, x20
  4024cc:	cbz	x0, 4025cc <ferror@plt+0xf5c>
  4024d0:	ldr	x0, [sp, #280]
  4024d4:	ldr	w1, [x19]
  4024d8:	add	x8, x0, x21
  4024dc:	ldr	x4, [x0, x21]
  4024e0:	cmp	w1, #0x0
  4024e4:	ldp	w5, w9, [x8, #60]
  4024e8:	add	x1, x8, #0x10
  4024ec:	ldp	w3, w7, [x8, #52]
  4024f0:	csel	x0, x26, x27, ne  // ne = any
  4024f4:	umull	x9, w9, w23
  4024f8:	ldr	w2, [x8, #76]
  4024fc:	ldr	w6, [x8, #84]
  402500:	lsr	x9, x9, #38
  402504:	str	w9, [sp, #24]
  402508:	ldr	w9, [x8, #48]
  40250c:	umull	x9, w9, w23
  402510:	lsr	x9, x9, #38
  402514:	str	w9, [sp, #16]
  402518:	ldr	w9, [x8, #68]
  40251c:	str	w9, [sp, #8]
  402520:	ldr	x8, [x8, #8]
  402524:	str	x8, [sp]
  402528:	bl	401600 <printf@plt>
  40252c:	ldr	w0, [x19, #4]
  402530:	cbnz	w0, 402598 <ferror@plt+0xf28>
  402534:	mov	w0, #0xa                   	// #10
  402538:	bl	401620 <putchar@plt>
  40253c:	ldr	x0, [x25]
  402540:	add	x20, x20, #0x1
  402544:	add	x21, x21, #0x58
  402548:	bl	4015b0 <fflush@plt>
  40254c:	cmp	x20, x24
  402550:	b.ne	4024b8 <ferror@plt+0xe48>  // b.any
  402554:	mov	x20, x24
  402558:	ldr	x0, [sp, #280]
  40255c:	add	x28, x28, #0x1
  402560:	bl	4015a0 <free@plt>
  402564:	ldr	x0, [sp, #288]
  402568:	bl	4015a0 <free@plt>
  40256c:	b	402464 <ferror@plt+0xdf4>
  402570:	add	x0, sp, #0x128
  402574:	bl	4014d0 <time@plt>
  402578:	add	x0, sp, #0x128
  40257c:	bl	4014a0 <localtime@plt>
  402580:	ldr	x2, [sp, #200]
  402584:	mov	x3, x0
  402588:	mov	x1, #0x20                  	// #32
  40258c:	add	x0, sp, #0x130
  402590:	bl	401470 <strftime@plt>
  402594:	b	402498 <ferror@plt+0xe28>
  402598:	add	x1, sp, #0x130
  40259c:	adrp	x0, 406000 <ferror@plt+0x4990>
  4025a0:	add	x0, x0, #0x638
  4025a4:	bl	401600 <printf@plt>
  4025a8:	mov	w0, #0xa                   	// #10
  4025ac:	add	x20, x20, #0x1
  4025b0:	bl	401620 <putchar@plt>
  4025b4:	add	x21, x21, #0x58
  4025b8:	ldr	x0, [x25]
  4025bc:	bl	4015b0 <fflush@plt>
  4025c0:	cmp	x20, x24
  4025c4:	b.ne	4024b8 <ferror@plt+0xe48>  // b.any
  4025c8:	b	402554 <ferror@plt+0xee4>
  4025cc:	bl	403828 <ferror@plt+0x21b8>
  4025d0:	b	4024d0 <ferror@plt+0xe60>
  4025d4:	adrp	x2, 407000 <ferror@plt+0x5990>
  4025d8:	add	x2, x2, #0x188
  4025dc:	add	x3, sp, #0x210
  4025e0:	adrp	x1, 406000 <ferror@plt+0x4990>
  4025e4:	adrp	x0, 406000 <ferror@plt+0x4990>
  4025e8:	add	x1, x1, #0xec0
  4025ec:	ldp	x4, x5, [x2]
  4025f0:	stp	x4, x5, [x3, #-136]
  4025f4:	add	x0, x0, #0xf88
  4025f8:	ldur	x2, [x2, #15]
  4025fc:	stur	x2, [x3, #-121]
  402600:	bl	4014c0 <fopen@plt>
  402604:	mov	x26, x0
  402608:	cbz	x0, 4028cc <ferror@plt+0x125c>
  40260c:	ldr	w0, [x22, #16]
  402610:	cbz	w0, 4028b4 <ferror@plt+0x1244>
  402614:	add	x24, sp, #0x150
  402618:	mov	x20, #0x0                   	// #0
  40261c:	mov	x0, x24
  402620:	bl	401660 <getslabinfo@plt>
  402624:	mov	w21, w0
  402628:	b	402648 <ferror@plt+0xfd8>
  40262c:	ldr	x1, [sp, #336]
  402630:	add	x0, sp, #0x188
  402634:	add	x1, x1, x20, lsl #6
  402638:	add	x20, x20, #0x1
  40263c:	ldp	w2, w3, [x1, #48]
  402640:	ldp	w4, w5, [x1, #56]
  402644:	bl	401600 <printf@plt>
  402648:	cmp	x21, x20
  40264c:	b.ls	40267c <ferror@plt+0x100c>  // b.plast
  402650:	ldr	w0, [x22, #16]
  402654:	cbz	w0, 40262c <ferror@plt+0xfbc>
  402658:	ldr	w1, [x19, #16]
  40265c:	udiv	x0, x20, x1
  402660:	msub	x0, x0, x1, x20
  402664:	cbnz	x0, 40262c <ferror@plt+0xfbc>
  402668:	bl	402b30 <ferror@plt+0x14c0>
  40266c:	b	40262c <ferror@plt+0xfbc>
  402670:	mov	w0, #0x15                  	// #21
  402674:	str	w0, [x19, #16]
  402678:	b	4019c8 <ferror@plt+0x358>
  40267c:	ldr	x0, [sp, #336]
  402680:	mov	x20, #0x1                   	// #1
  402684:	mov	x25, x20
  402688:	bl	4015a0 <free@plt>
  40268c:	ldr	w0, [x19, #20]
  402690:	cbnz	w0, 4026a0 <ferror@plt+0x1030>
  402694:	ldr	x0, [x19, #24]
  402698:	cmp	x25, x0
  40269c:	b.cs	40271c <ferror@plt+0x10ac>  // b.hs, b.nlast
  4026a0:	ldr	w0, [x22]
  4026a4:	bl	401500 <sleep@plt>
  4026a8:	mov	x0, x24
  4026ac:	bl	401660 <getslabinfo@plt>
  4026b0:	mov	w23, w0
  4026b4:	cbz	w0, 40270c <ferror@plt+0x109c>
  4026b8:	add	x23, x23, x20
  4026bc:	mov	x21, #0x0                   	// #0
  4026c0:	b	4026ec <ferror@plt+0x107c>
  4026c4:	ldr	x1, [sp, #336]
  4026c8:	add	x20, x20, #0x1
  4026cc:	add	x0, sp, #0x188
  4026d0:	add	x1, x1, x21
  4026d4:	add	x21, x21, #0x40
  4026d8:	ldp	w2, w3, [x1, #48]
  4026dc:	ldp	w4, w5, [x1, #56]
  4026e0:	bl	401600 <printf@plt>
  4026e4:	cmp	x20, x23
  4026e8:	b.eq	40270c <ferror@plt+0x109c>  // b.none
  4026ec:	ldr	w0, [x22, #16]
  4026f0:	cbz	w0, 4026c4 <ferror@plt+0x1054>
  4026f4:	ldr	w1, [x19, #16]
  4026f8:	udiv	x0, x20, x1
  4026fc:	msub	x0, x0, x1, x20
  402700:	cbnz	x0, 4026c4 <ferror@plt+0x1054>
  402704:	bl	402b30 <ferror@plt+0x14c0>
  402708:	b	4026c4 <ferror@plt+0x1054>
  40270c:	ldr	x0, [sp, #336]
  402710:	add	x25, x25, #0x1
  402714:	bl	4015a0 <free@plt>
  402718:	b	40268c <ferror@plt+0x101c>
  40271c:	mov	x0, x26
  402720:	bl	4014b0 <fclose@plt>
  402724:	b	40178c <ferror@plt+0x11c>
  402728:	ldr	x0, [sp, #304]
  40272c:	bl	4015a0 <free@plt>
  402730:	ldr	x0, [sp, #336]
  402734:	bl	4015a0 <free@plt>
  402738:	adrp	x1, 406000 <ferror@plt+0x4990>
  40273c:	add	x1, x1, #0xf68
  402740:	mov	w2, #0x5                   	// #5
  402744:	mov	x0, #0x0                   	// #0
  402748:	bl	4015e0 <dcgettext@plt>
  40274c:	bl	401600 <printf@plt>
  402750:	b	40178c <ferror@plt+0x11c>
  402754:	mov	w2, #0x5                   	// #5
  402758:	adrp	x1, 407000 <ferror@plt+0x5990>
  40275c:	mov	x0, #0x0                   	// #0
  402760:	add	x1, x1, #0x10
  402764:	bl	4015e0 <dcgettext@plt>
  402768:	mov	x1, x28
  40276c:	bl	401600 <printf@plt>
  402770:	mov	w2, #0x5                   	// #5
  402774:	adrp	x1, 407000 <ferror@plt+0x5990>
  402778:	mov	x0, #0x0                   	// #0
  40277c:	add	x1, x1, #0x28
  402780:	bl	4015e0 <dcgettext@plt>
  402784:	mov	x1, x27
  402788:	bl	401600 <printf@plt>
  40278c:	mov	w2, #0x5                   	// #5
  402790:	adrp	x1, 407000 <ferror@plt+0x5990>
  402794:	mov	x0, #0x0                   	// #0
  402798:	add	x1, x1, #0x40
  40279c:	bl	4015e0 <dcgettext@plt>
  4027a0:	mov	x1, x26
  4027a4:	bl	401600 <printf@plt>
  4027a8:	mov	w2, #0x5                   	// #5
  4027ac:	adrp	x1, 407000 <ferror@plt+0x5990>
  4027b0:	mov	x0, #0x0                   	// #0
  4027b4:	add	x1, x1, #0x58
  4027b8:	bl	4015e0 <dcgettext@plt>
  4027bc:	mov	x1, x25
  4027c0:	bl	401600 <printf@plt>
  4027c4:	mov	w2, #0x5                   	// #5
  4027c8:	adrp	x1, 407000 <ferror@plt+0x5990>
  4027cc:	mov	x0, #0x0                   	// #0
  4027d0:	add	x1, x1, #0x70
  4027d4:	bl	4015e0 <dcgettext@plt>
  4027d8:	mov	x1, x24
  4027dc:	bl	401600 <printf@plt>
  4027e0:	mov	w2, #0x5                   	// #5
  4027e4:	adrp	x1, 407000 <ferror@plt+0x5990>
  4027e8:	mov	x0, #0x0                   	// #0
  4027ec:	add	x1, x1, #0x80
  4027f0:	bl	4015e0 <dcgettext@plt>
  4027f4:	mov	x1, x23
  4027f8:	bl	401600 <printf@plt>
  4027fc:	mov	w2, #0x5                   	// #5
  402800:	adrp	x1, 407000 <ferror@plt+0x5990>
  402804:	mov	x0, #0x0                   	// #0
  402808:	add	x1, x1, #0x98
  40280c:	bl	4015e0 <dcgettext@plt>
  402810:	mov	x1, x22
  402814:	bl	401600 <printf@plt>
  402818:	mov	w2, #0x5                   	// #5
  40281c:	adrp	x1, 407000 <ferror@plt+0x5990>
  402820:	mov	x0, #0x0                   	// #0
  402824:	add	x1, x1, #0xb0
  402828:	bl	4015e0 <dcgettext@plt>
  40282c:	mov	x1, x21
  402830:	bl	401600 <printf@plt>
  402834:	mov	w2, #0x5                   	// #5
  402838:	adrp	x1, 407000 <ferror@plt+0x5990>
  40283c:	mov	x0, #0x0                   	// #0
  402840:	add	x1, x1, #0xc8
  402844:	bl	4015e0 <dcgettext@plt>
  402848:	mov	x1, x20
  40284c:	bl	401600 <printf@plt>
  402850:	mov	w2, #0x5                   	// #5
  402854:	adrp	x1, 407000 <ferror@plt+0x5990>
  402858:	mov	x0, #0x0                   	// #0
  40285c:	add	x1, x1, #0xe0
  402860:	bl	4015e0 <dcgettext@plt>
  402864:	mov	x1, x19
  402868:	bl	401600 <printf@plt>
  40286c:	ldr	x0, [sp, #336]
  402870:	bl	4015a0 <free@plt>
  402874:	ldr	x0, [sp, #392]
  402878:	bl	4015a0 <free@plt>
  40287c:	b	40178c <ferror@plt+0x11c>
  402880:	bl	403828 <ferror@plt+0x21b8>
  402884:	b	402370 <ferror@plt+0xd00>
  402888:	add	x0, sp, #0x128
  40288c:	bl	4014d0 <time@plt>
  402890:	add	x0, sp, #0x128
  402894:	bl	4014a0 <localtime@plt>
  402898:	adrp	x2, 406000 <ferror@plt+0x4990>
  40289c:	mov	x3, x0
  4028a0:	add	x2, x2, #0x620
  4028a4:	add	x0, sp, #0x130
  4028a8:	mov	x1, #0x20                  	// #32
  4028ac:	bl	401470 <strftime@plt>
  4028b0:	b	402368 <ferror@plt+0xcf8>
  4028b4:	bl	402b30 <ferror@plt+0x14c0>
  4028b8:	b	402614 <ferror@plt+0xfa4>
  4028bc:	adrp	x0, 418000 <ferror@plt+0x16990>
  4028c0:	stp	d8, d9, [sp, #176]
  4028c4:	ldr	x0, [x0, #424]
  4028c8:	bl	403ae8 <ferror@plt+0x2478>
  4028cc:	mov	w2, #0x5                   	// #5
  4028d0:	adrp	x1, 406000 <ferror@plt+0x4990>
  4028d4:	add	x1, x1, #0xf98
  4028d8:	bl	4015e0 <dcgettext@plt>
  4028dc:	mov	w1, #0x0                   	// #0
  4028e0:	mov	x2, x0
  4028e4:	mov	w0, #0x0                   	// #0
  4028e8:	bl	401430 <error@plt>
  4028ec:	b	40178c <ferror@plt+0x11c>
  4028f0:	adrp	x1, 406000 <ferror@plt+0x4990>
  4028f4:	mov	w2, #0x5                   	// #5
  4028f8:	add	x1, x1, #0xbf0
  4028fc:	mov	x0, #0x0                   	// #0
  402900:	stp	d8, d9, [sp, #176]
  402904:	b	402918 <ferror@plt+0x12a8>
  402908:	adrp	x1, 406000 <ferror@plt+0x4990>
  40290c:	add	x1, x1, #0xf20
  402910:	mov	w2, #0x5                   	// #5
  402914:	stp	d8, d9, [sp, #176]
  402918:	bl	4015e0 <dcgettext@plt>
  40291c:	mov	w1, #0x0                   	// #0
  402920:	mov	x2, x0
  402924:	mov	w0, #0x1                   	// #1
  402928:	bl	401430 <error@plt>
  40292c:	mov	w2, #0x5                   	// #5
  402930:	adrp	x1, 406000 <ferror@plt+0x4990>
  402934:	add	x1, x1, #0xed8
  402938:	stp	d8, d9, [sp, #176]
  40293c:	bl	4015e0 <dcgettext@plt>
  402940:	mov	w1, #0x0                   	// #0
  402944:	mov	x2, x0
  402948:	mov	w0, w20
  40294c:	bl	401430 <error@plt>
  402950:	adrp	x1, 406000 <ferror@plt+0x4990>
  402954:	mov	w2, #0x5                   	// #5
  402958:	add	x1, x1, #0xc10
  40295c:	mov	x0, #0x0                   	// #0
  402960:	stp	d8, d9, [sp, #176]
  402964:	b	402918 <ferror@plt+0x12a8>
  402968:	adrp	x1, 406000 <ferror@plt+0x4990>
  40296c:	mov	w2, #0x5                   	// #5
  402970:	add	x1, x1, #0xb90
  402974:	mov	x0, #0x0                   	// #0
  402978:	stp	d8, d9, [sp, #176]
  40297c:	b	402918 <ferror@plt+0x12a8>
  402980:	mov	x29, #0x0                   	// #0
  402984:	mov	x30, #0x0                   	// #0
  402988:	mov	x5, x0
  40298c:	ldr	x1, [sp]
  402990:	add	x2, sp, #0x8
  402994:	mov	x6, sp
  402998:	movz	x0, #0x0, lsl #48
  40299c:	movk	x0, #0x0, lsl #32
  4029a0:	movk	x0, #0x40, lsl #16
  4029a4:	movk	x0, #0x1680
  4029a8:	movz	x3, #0x0, lsl #48
  4029ac:	movk	x3, #0x0, lsl #32
  4029b0:	movk	x3, #0x40, lsl #16
  4029b4:	movk	x3, #0x62a0
  4029b8:	movz	x4, #0x0, lsl #48
  4029bc:	movk	x4, #0x0, lsl #32
  4029c0:	movk	x4, #0x40, lsl #16
  4029c4:	movk	x4, #0x6320
  4029c8:	bl	4014f0 <__libc_start_main@plt>
  4029cc:	bl	401520 <abort@plt>
  4029d0:	adrp	x0, 417000 <ferror@plt+0x15990>
  4029d4:	ldr	x0, [x0, #4064]
  4029d8:	cbz	x0, 4029e0 <ferror@plt+0x1370>
  4029dc:	b	401510 <__gmon_start__@plt>
  4029e0:	ret
  4029e4:	nop
  4029e8:	adrp	x0, 418000 <ferror@plt+0x16990>
  4029ec:	add	x0, x0, #0x178
  4029f0:	adrp	x1, 418000 <ferror@plt+0x16990>
  4029f4:	add	x1, x1, #0x178
  4029f8:	cmp	x1, x0
  4029fc:	b.eq	402a14 <ferror@plt+0x13a4>  // b.none
  402a00:	adrp	x1, 406000 <ferror@plt+0x4990>
  402a04:	ldr	x1, [x1, #856]
  402a08:	cbz	x1, 402a14 <ferror@plt+0x13a4>
  402a0c:	mov	x16, x1
  402a10:	br	x16
  402a14:	ret
  402a18:	adrp	x0, 418000 <ferror@plt+0x16990>
  402a1c:	add	x0, x0, #0x178
  402a20:	adrp	x1, 418000 <ferror@plt+0x16990>
  402a24:	add	x1, x1, #0x178
  402a28:	sub	x1, x1, x0
  402a2c:	lsr	x2, x1, #63
  402a30:	add	x1, x2, x1, asr #3
  402a34:	cmp	xzr, x1, asr #1
  402a38:	asr	x1, x1, #1
  402a3c:	b.eq	402a54 <ferror@plt+0x13e4>  // b.none
  402a40:	adrp	x2, 406000 <ferror@plt+0x4990>
  402a44:	ldr	x2, [x2, #864]
  402a48:	cbz	x2, 402a54 <ferror@plt+0x13e4>
  402a4c:	mov	x16, x2
  402a50:	br	x16
  402a54:	ret
  402a58:	stp	x29, x30, [sp, #-32]!
  402a5c:	mov	x29, sp
  402a60:	str	x19, [sp, #16]
  402a64:	adrp	x19, 418000 <ferror@plt+0x16990>
  402a68:	ldrb	w0, [x19, #544]
  402a6c:	cbnz	w0, 402a7c <ferror@plt+0x140c>
  402a70:	bl	4029e8 <ferror@plt+0x1378>
  402a74:	mov	w0, #0x1                   	// #1
  402a78:	strb	w0, [x19, #544]
  402a7c:	ldr	x19, [sp, #16]
  402a80:	ldp	x29, x30, [sp], #32
  402a84:	ret
  402a88:	b	402a18 <ferror@plt+0x13a8>
  402a8c:	nop
  402a90:	stp	x29, x30, [sp, #-48]!
  402a94:	mov	w2, #0x5                   	// #5
  402a98:	adrp	x1, 406000 <ferror@plt+0x4990>
  402a9c:	mov	x29, sp
  402aa0:	add	x1, x1, #0x368
  402aa4:	stp	x19, x20, [sp, #16]
  402aa8:	mov	x19, x0
  402aac:	mov	x0, #0x0                   	// #0
  402ab0:	stp	x21, x22, [sp, #32]
  402ab4:	bl	4015e0 <dcgettext@plt>
  402ab8:	mov	w2, #0x5                   	// #5
  402abc:	mov	x20, x0
  402ac0:	adrp	x1, 406000 <ferror@plt+0x4990>
  402ac4:	mov	x0, #0x0                   	// #0
  402ac8:	add	x1, x1, #0x370
  402acc:	bl	4015e0 <dcgettext@plt>
  402ad0:	mov	w2, #0x5                   	// #5
  402ad4:	mov	x21, x0
  402ad8:	adrp	x1, 406000 <ferror@plt+0x4990>
  402adc:	mov	x0, #0x0                   	// #0
  402ae0:	add	x1, x1, #0x380
  402ae4:	bl	4015e0 <dcgettext@plt>
  402ae8:	mov	w2, #0x5                   	// #5
  402aec:	mov	x22, x0
  402af0:	adrp	x1, 406000 <ferror@plt+0x4990>
  402af4:	mov	x0, #0x0                   	// #0
  402af8:	add	x1, x1, #0x388
  402afc:	bl	4015e0 <dcgettext@plt>
  402b00:	mov	x4, x22
  402b04:	mov	x3, x21
  402b08:	mov	x2, x20
  402b0c:	mov	x1, x19
  402b10:	ldp	x19, x20, [sp, #16]
  402b14:	mov	x5, x0
  402b18:	ldp	x21, x22, [sp, #32]
  402b1c:	adrp	x0, 406000 <ferror@plt+0x4990>
  402b20:	ldp	x29, x30, [sp], #48
  402b24:	add	x0, x0, #0x3a0
  402b28:	b	401600 <printf@plt>
  402b2c:	nop
  402b30:	stp	x29, x30, [sp, #-48]!
  402b34:	mov	w2, #0x5                   	// #5
  402b38:	adrp	x1, 406000 <ferror@plt+0x4990>
  402b3c:	mov	x29, sp
  402b40:	add	x1, x1, #0x3c0
  402b44:	mov	x0, #0x0                   	// #0
  402b48:	stp	x19, x20, [sp, #16]
  402b4c:	stp	x21, x22, [sp, #32]
  402b50:	bl	4015e0 <dcgettext@plt>
  402b54:	mov	w2, #0x5                   	// #5
  402b58:	mov	x19, x0
  402b5c:	adrp	x1, 406000 <ferror@plt+0x4990>
  402b60:	mov	x0, #0x0                   	// #0
  402b64:	add	x1, x1, #0x3c8
  402b68:	bl	4015e0 <dcgettext@plt>
  402b6c:	mov	x20, x0
  402b70:	mov	w2, #0x5                   	// #5
  402b74:	adrp	x1, 406000 <ferror@plt+0x4990>
  402b78:	mov	x0, #0x0                   	// #0
  402b7c:	add	x1, x1, #0x3d0
  402b80:	bl	4015e0 <dcgettext@plt>
  402b84:	mov	x21, x0
  402b88:	mov	w2, #0x5                   	// #5
  402b8c:	adrp	x1, 406000 <ferror@plt+0x4990>
  402b90:	mov	x0, #0x0                   	// #0
  402b94:	add	x1, x1, #0x3d8
  402b98:	bl	4015e0 <dcgettext@plt>
  402b9c:	mov	x22, x0
  402ba0:	mov	w2, #0x5                   	// #5
  402ba4:	adrp	x1, 406000 <ferror@plt+0x4990>
  402ba8:	mov	x0, #0x0                   	// #0
  402bac:	add	x1, x1, #0x3e0
  402bb0:	bl	4015e0 <dcgettext@plt>
  402bb4:	mov	x5, x0
  402bb8:	mov	x4, x22
  402bbc:	mov	x3, x21
  402bc0:	mov	x2, x20
  402bc4:	mov	x1, x19
  402bc8:	ldp	x19, x20, [sp, #16]
  402bcc:	adrp	x0, 406000 <ferror@plt+0x4990>
  402bd0:	ldp	x21, x22, [sp, #32]
  402bd4:	add	x0, x0, #0x3e8
  402bd8:	ldp	x29, x30, [sp], #48
  402bdc:	b	401600 <printf@plt>
  402be0:	sub	sp, sp, #0x1c0
  402be4:	mov	w2, #0x5                   	// #5
  402be8:	adrp	x1, 406000 <ferror@plt+0x4990>
  402bec:	mov	x0, #0x0                   	// #0
  402bf0:	add	x1, x1, #0x400
  402bf4:	stp	x29, x30, [sp, #80]
  402bf8:	add	x29, sp, #0x50
  402bfc:	stp	x19, x20, [sp, #96]
  402c00:	adrp	x20, 418000 <ferror@plt+0x16990>
  402c04:	add	x19, x20, #0x228
  402c08:	stp	x21, x22, [sp, #112]
  402c0c:	adrp	x22, 406000 <ferror@plt+0x4990>
  402c10:	add	x22, x22, #0x4e0
  402c14:	stp	x23, x24, [sp, #128]
  402c18:	stp	x25, x26, [sp, #144]
  402c1c:	stp	x27, x28, [sp, #160]
  402c20:	bl	4015e0 <dcgettext@plt>
  402c24:	mov	w2, #0x5                   	// #5
  402c28:	mov	x23, x0
  402c2c:	adrp	x1, 406000 <ferror@plt+0x4990>
  402c30:	mov	x0, #0x0                   	// #0
  402c34:	add	x1, x1, #0x458
  402c38:	bl	4015e0 <dcgettext@plt>
  402c3c:	mov	x24, x0
  402c40:	mov	w2, #0x5                   	// #5
  402c44:	adrp	x1, 406000 <ferror@plt+0x4990>
  402c48:	mov	x0, #0x0                   	// #0
  402c4c:	add	x1, x1, #0x4c8
  402c50:	bl	4015e0 <dcgettext@plt>
  402c54:	mov	x21, x0
  402c58:	adrp	x3, 406000 <ferror@plt+0x4990>
  402c5c:	add	x3, x3, #0x590
  402c60:	adrp	x2, 406000 <ferror@plt+0x4990>
  402c64:	add	x2, x2, #0x5d8
  402c68:	ldr	w1, [x20, #552]
  402c6c:	mov	x0, x22
  402c70:	ldp	x4, x5, [x3]
  402c74:	stp	x4, x5, [sp, #304]
  402c78:	ldr	w12, [x3, #64]
  402c7c:	ldp	x4, x5, [x3, #32]
  402c80:	stp	x4, x5, [sp, #336]
  402c84:	cmp	w1, #0x0
  402c88:	ldp	x6, x7, [x3, #16]
  402c8c:	stp	x6, x7, [sp, #320]
  402c90:	csel	x1, x24, x23, ne  // ne = any
  402c94:	ldp	x4, x5, [x3, #48]
  402c98:	stp	x4, x5, [sp, #352]
  402c9c:	add	x3, sp, #0x250
  402ca0:	ldp	x10, x11, [x2]
  402ca4:	str	w12, [sp, #368]
  402ca8:	ldp	x8, x9, [x2, #16]
  402cac:	stp	x10, x11, [x3, #-216]
  402cb0:	ldp	x6, x7, [x2, #32]
  402cb4:	stp	x8, x9, [x3, #-200]
  402cb8:	ldp	x4, x5, [x2, #48]
  402cbc:	stp	x6, x7, [x3, #-184]
  402cc0:	ldr	x2, [x2, #64]
  402cc4:	stp	x4, x5, [x3, #-168]
  402cc8:	str	x2, [sp, #440]
  402ccc:	bl	401600 <printf@plt>
  402cd0:	ldr	w0, [x19, #4]
  402cd4:	cbnz	w0, 402f60 <ferror@plt+0x18f0>
  402cd8:	mov	w0, #0xa                   	// #10
  402cdc:	bl	401620 <putchar@plt>
  402ce0:	ldr	w2, [x20, #552]
  402ce4:	add	x0, sp, #0x130
  402ce8:	add	x22, sp, #0x178
  402cec:	adrp	x1, 406000 <ferror@plt+0x4990>
  402cf0:	cmp	w2, #0x0
  402cf4:	add	x1, x1, #0x4e8
  402cf8:	csel	x22, x22, x0, ne  // ne = any
  402cfc:	mov	w2, #0x5                   	// #5
  402d00:	mov	x0, #0x0                   	// #0
  402d04:	bl	4015e0 <dcgettext@plt>
  402d08:	mov	x24, x0
  402d0c:	mov	w2, #0x5                   	// #5
  402d10:	adrp	x1, 406000 <ferror@plt+0x4990>
  402d14:	mov	x0, #0x0                   	// #0
  402d18:	add	x1, x1, #0x4f0
  402d1c:	bl	4015e0 <dcgettext@plt>
  402d20:	mov	x25, x0
  402d24:	mov	w2, #0x5                   	// #5
  402d28:	adrp	x1, 406000 <ferror@plt+0x4990>
  402d2c:	mov	x0, #0x0                   	// #0
  402d30:	add	x1, x1, #0x4f8
  402d34:	bl	4015e0 <dcgettext@plt>
  402d38:	mov	x26, x0
  402d3c:	adrp	x1, 406000 <ferror@plt+0x4990>
  402d40:	mov	w2, #0x5                   	// #5
  402d44:	add	x1, x1, #0x500
  402d48:	mov	x0, #0x0                   	// #0
  402d4c:	bl	4015e0 <dcgettext@plt>
  402d50:	mov	x27, x0
  402d54:	ldr	w1, [x19, #8]
  402d58:	cbz	w1, 402f2c <ferror@plt+0x18bc>
  402d5c:	mov	w2, #0x5                   	// #5
  402d60:	adrp	x1, 406000 <ferror@plt+0x4990>
  402d64:	mov	x0, #0x0                   	// #0
  402d68:	add	x1, x1, #0x508
  402d6c:	bl	4015e0 <dcgettext@plt>
  402d70:	mov	x28, x0
  402d74:	adrp	x1, 406000 <ferror@plt+0x4990>
  402d78:	mov	w2, #0x5                   	// #5
  402d7c:	add	x1, x1, #0x510
  402d80:	mov	x0, #0x0                   	// #0
  402d84:	bl	4015e0 <dcgettext@plt>
  402d88:	mov	x6, x0
  402d8c:	mov	w2, #0x5                   	// #5
  402d90:	adrp	x1, 406000 <ferror@plt+0x4990>
  402d94:	mov	x0, #0x0                   	// #0
  402d98:	add	x1, x1, #0x528
  402d9c:	str	x6, [sp, #248]
  402da0:	bl	4015e0 <dcgettext@plt>
  402da4:	mov	x7, x0
  402da8:	mov	w2, #0x5                   	// #5
  402dac:	adrp	x1, 406000 <ferror@plt+0x4990>
  402db0:	mov	x0, #0x0                   	// #0
  402db4:	add	x1, x1, #0x530
  402db8:	str	x7, [sp, #240]
  402dbc:	bl	4015e0 <dcgettext@plt>
  402dc0:	mov	x11, x0
  402dc4:	mov	w2, #0x5                   	// #5
  402dc8:	adrp	x1, 406000 <ferror@plt+0x4990>
  402dcc:	mov	x0, #0x0                   	// #0
  402dd0:	add	x1, x1, #0x538
  402dd4:	str	x11, [sp, #232]
  402dd8:	bl	4015e0 <dcgettext@plt>
  402ddc:	mov	x10, x0
  402de0:	mov	w2, #0x5                   	// #5
  402de4:	adrp	x1, 406000 <ferror@plt+0x4990>
  402de8:	mov	x0, #0x0                   	// #0
  402dec:	add	x1, x1, #0x540
  402df0:	str	x10, [sp, #224]
  402df4:	bl	4015e0 <dcgettext@plt>
  402df8:	mov	x5, x0
  402dfc:	mov	w2, #0x5                   	// #5
  402e00:	adrp	x1, 406000 <ferror@plt+0x4990>
  402e04:	mov	x0, #0x0                   	// #0
  402e08:	add	x1, x1, #0x548
  402e0c:	str	x5, [sp, #216]
  402e10:	bl	4015e0 <dcgettext@plt>
  402e14:	mov	x4, x0
  402e18:	mov	w2, #0x5                   	// #5
  402e1c:	adrp	x1, 406000 <ferror@plt+0x4990>
  402e20:	mov	x0, #0x0                   	// #0
  402e24:	add	x1, x1, #0x550
  402e28:	str	x4, [sp, #208]
  402e2c:	bl	4015e0 <dcgettext@plt>
  402e30:	mov	x3, x0
  402e34:	mov	w2, #0x5                   	// #5
  402e38:	adrp	x1, 406000 <ferror@plt+0x4990>
  402e3c:	mov	x0, #0x0                   	// #0
  402e40:	add	x1, x1, #0x558
  402e44:	str	x3, [sp, #200]
  402e48:	bl	4015e0 <dcgettext@plt>
  402e4c:	mov	x9, x0
  402e50:	mov	w2, #0x5                   	// #5
  402e54:	adrp	x1, 406000 <ferror@plt+0x4990>
  402e58:	mov	x0, #0x0                   	// #0
  402e5c:	add	x1, x1, #0x560
  402e60:	str	x9, [sp, #192]
  402e64:	bl	4015e0 <dcgettext@plt>
  402e68:	mov	x8, x0
  402e6c:	mov	w2, #0x5                   	// #5
  402e70:	adrp	x1, 406000 <ferror@plt+0x4990>
  402e74:	mov	x0, #0x0                   	// #0
  402e78:	add	x1, x1, #0x568
  402e7c:	str	x8, [sp, #184]
  402e80:	bl	4015e0 <dcgettext@plt>
  402e84:	mov	w2, #0x5                   	// #5
  402e88:	mov	x23, x0
  402e8c:	adrp	x1, 406000 <ferror@plt+0x4990>
  402e90:	mov	x0, #0x0                   	// #0
  402e94:	add	x1, x1, #0x570
  402e98:	bl	4015e0 <dcgettext@plt>
  402e9c:	mov	w2, #0x5                   	// #5
  402ea0:	mov	x20, x0
  402ea4:	adrp	x1, 406000 <ferror@plt+0x4990>
  402ea8:	mov	x0, #0x0                   	// #0
  402eac:	add	x1, x1, #0x578
  402eb0:	bl	4015e0 <dcgettext@plt>
  402eb4:	ldp	x8, x9, [sp, #184]
  402eb8:	mov	x12, x0
  402ebc:	ldp	x5, x10, [sp, #216]
  402ec0:	stp	x8, x23, [sp, #48]
  402ec4:	mov	x2, x25
  402ec8:	ldp	x11, x7, [sp, #232]
  402ecc:	stp	x11, x10, [sp]
  402ed0:	mov	x1, x24
  402ed4:	ldr	x6, [sp, #248]
  402ed8:	stp	x20, x12, [sp, #64]
  402edc:	mov	x0, x22
  402ee0:	ldp	x3, x4, [sp, #200]
  402ee4:	stp	x5, x4, [sp, #16]
  402ee8:	mov	x5, x28
  402eec:	stp	x3, x9, [sp, #32]
  402ef0:	mov	x4, x27
  402ef4:	mov	x3, x26
  402ef8:	bl	401600 <printf@plt>
  402efc:	ldr	w0, [x19, #4]
  402f00:	cbnz	w0, 402f70 <ferror@plt+0x1900>
  402f04:	mov	w0, #0xa                   	// #10
  402f08:	bl	401620 <putchar@plt>
  402f0c:	ldp	x29, x30, [sp, #80]
  402f10:	ldp	x19, x20, [sp, #96]
  402f14:	ldp	x21, x22, [sp, #112]
  402f18:	ldp	x23, x24, [sp, #128]
  402f1c:	ldp	x25, x26, [sp, #144]
  402f20:	ldp	x27, x28, [sp, #160]
  402f24:	add	sp, sp, #0x1c0
  402f28:	ret
  402f2c:	mov	w2, #0x5                   	// #5
  402f30:	adrp	x1, 406000 <ferror@plt+0x4990>
  402f34:	mov	x0, #0x0                   	// #0
  402f38:	add	x1, x1, #0x518
  402f3c:	bl	4015e0 <dcgettext@plt>
  402f40:	mov	x28, x0
  402f44:	adrp	x1, 406000 <ferror@plt+0x4990>
  402f48:	mov	w2, #0x5                   	// #5
  402f4c:	add	x1, x1, #0x520
  402f50:	mov	x0, #0x0                   	// #0
  402f54:	bl	4015e0 <dcgettext@plt>
  402f58:	mov	x6, x0
  402f5c:	b	402d8c <ferror@plt+0x171c>
  402f60:	mov	x0, x22
  402f64:	mov	x1, x21
  402f68:	bl	401600 <printf@plt>
  402f6c:	b	402cd8 <ferror@plt+0x1668>
  402f70:	add	x0, sp, #0x108
  402f74:	bl	4014d0 <time@plt>
  402f78:	add	x0, sp, #0x108
  402f7c:	bl	4014a0 <localtime@plt>
  402f80:	adrp	x2, 406000 <ferror@plt+0x4990>
  402f84:	mov	x3, x0
  402f88:	add	x2, x2, #0x580
  402f8c:	add	x0, sp, #0x110
  402f90:	mov	x1, #0x20                  	// #32
  402f94:	bl	401470 <strftime@plt>
  402f98:	cbnz	x0, 402fc0 <ferror@plt+0x1950>
  402f9c:	strb	wzr, [sp, #272]
  402fa0:	mov	x0, x21
  402fa4:	bl	401400 <strlen@plt>
  402fa8:	add	x2, sp, #0x110
  402fac:	sub	w1, w0, #0x1
  402fb0:	adrp	x0, 406000 <ferror@plt+0x4990>
  402fb4:	add	x0, x0, #0x588
  402fb8:	bl	401600 <printf@plt>
  402fbc:	b	402f04 <ferror@plt+0x1894>
  402fc0:	mov	x0, x21
  402fc4:	bl	401400 <strlen@plt>
  402fc8:	add	x1, sp, #0x10f
  402fcc:	strb	wzr, [x1, x0]
  402fd0:	b	402fa0 <ferror@plt+0x1930>
  402fd4:	nop
  402fd8:	sub	sp, sp, #0x290
  402fdc:	adrp	x2, 406000 <ferror@plt+0x4990>
  402fe0:	add	x2, x2, #0x640
  402fe4:	add	x3, sp, #0x230
  402fe8:	adrp	x1, 406000 <ferror@plt+0x4990>
  402fec:	add	x1, x1, #0x688
  402ff0:	stp	x29, x30, [sp, #80]
  402ff4:	add	x7, sp, #0x230
  402ff8:	add	x29, sp, #0x50
  402ffc:	ldp	x4, x5, [x2]
  403000:	stp	x19, x20, [sp, #96]
  403004:	adrp	x6, 418000 <ferror@plt+0x16990>
  403008:	stp	x21, x22, [sp, #112]
  40300c:	adrp	x20, 418000 <ferror@plt+0x16990>
  403010:	mov	w0, #0x1e                  	// #30
  403014:	stp	x23, x24, [sp, #128]
  403018:	add	x22, sp, #0x148
  40301c:	add	x24, sp, #0x168
  403020:	stp	x25, x26, [sp, #144]
  403024:	add	x23, sp, #0x158
  403028:	add	x25, sp, #0x178
  40302c:	stp	x27, x28, [sp, #160]
  403030:	adrp	x28, 418000 <ferror@plt+0x16990>
  403034:	add	x26, x28, #0x228
  403038:	str	d8, [sp, #176]
  40303c:	add	x27, sp, #0x118
  403040:	stp	x4, x5, [x3, #-56]
  403044:	ldr	w3, [x1, #72]
  403048:	ldp	x4, x5, [x1]
  40304c:	stp	x4, x5, [x7, #16]
  403050:	ldp	x4, x5, [x2, #16]
  403054:	stp	x4, x5, [x7, #-40]
  403058:	ldp	x4, x5, [x1, #16]
  40305c:	stp	x4, x5, [x7, #32]
  403060:	ldp	x4, x5, [x2, #32]
  403064:	stp	x4, x5, [x7, #-24]
  403068:	ldp	x4, x5, [x1, #32]
  40306c:	stp	x4, x5, [x7, #48]
  403070:	ldp	x4, x5, [x2, #48]
  403074:	stp	x4, x5, [x7, #-8]
  403078:	ldp	x4, x5, [x1, #48]
  40307c:	stp	x4, x5, [x7, #64]
  403080:	ldr	x2, [x2, #64]
  403084:	str	x2, [sp, #568]
  403088:	ldr	x1, [x1, #64]
  40308c:	str	x1, [sp, #640]
  403090:	ldr	x19, [x6, #528]
  403094:	str	w3, [sp, #648]
  403098:	bl	4015c0 <sysconf@plt>
  40309c:	lsr	x0, x0, #10
  4030a0:	ldr	w1, [x20, #344]
  4030a4:	str	x0, [sp, #216]
  4030a8:	lsr	w0, w1, #1
  4030ac:	str	w0, [sp, #228]
  4030b0:	bl	402be0 <ferror@plt+0x1570>
  4030b4:	bl	401460 <meminfo@plt>
  4030b8:	add	x0, sp, #0x198
  4030bc:	str	x0, [sp]
  4030c0:	add	x0, sp, #0x1a8
  4030c4:	str	x0, [sp, #8]
  4030c8:	add	x0, sp, #0x1b8
  4030cc:	str	x0, [sp, #16]
  4030d0:	add	x0, sp, #0x1c8
  4030d4:	str	x0, [sp, #24]
  4030d8:	add	x0, sp, #0x100
  4030dc:	str	x0, [sp, #32]
  4030e0:	add	x0, sp, #0x108
  4030e4:	str	x0, [sp, #40]
  4030e8:	add	x0, sp, #0xf0
  4030ec:	str	x0, [sp, #48]
  4030f0:	add	x0, sp, #0xf4
  4030f4:	str	x0, [sp, #56]
  4030f8:	add	x0, sp, #0xf8
  4030fc:	str	x0, [sp, #64]
  403100:	add	x0, sp, #0xfc
  403104:	str	x0, [sp, #72]
  403108:	add	x7, sp, #0x188
  40310c:	mov	x0, x27
  403110:	mov	x6, x25
  403114:	mov	x5, x24
  403118:	mov	x4, x23
  40311c:	mov	x3, x22
  403120:	add	x2, sp, #0x138
  403124:	add	x1, sp, #0x128
  403128:	bl	4015d0 <getstat@plt>
  40312c:	ldr	w0, [x26, #4]
  403130:	cbnz	w0, 4037e4 <ferror@plt+0x2174>
  403134:	ldr	x13, [sp, #280]
  403138:	ldr	x0, [sp, #296]
  40313c:	ldr	x6, [sp, #312]
  403140:	add	x13, x13, x0
  403144:	ldr	x15, [sp, #328]
  403148:	ldr	x17, [sp, #344]
  40314c:	ldr	x2, [sp, #360]
  403150:	add	x1, x15, x17
  403154:	ldr	x9, [sp, #392]
  403158:	add	x6, x6, x2
  40315c:	ldr	x0, [sp, #376]
  403160:	add	x7, x13, x9
  403164:	add	x7, x7, x1
  403168:	add	x6, x6, x0
  40316c:	adds	x7, x7, x6
  403170:	b.ne	40317c <ferror@plt+0x1b0c>  // b.any
  403174:	mov	x7, #0x1                   	// #1
  403178:	mov	x15, x7
  40317c:	adrp	x1, 418000 <ferror@plt+0x16990>
  403180:	ldr	w0, [x28, #552]
  403184:	add	x20, x20, #0x158
  403188:	fmov	s0, #1.000000000000000000e+00
  40318c:	ldr	x1, [x1, #448]
  403190:	cmp	w0, #0x0
  403194:	adrp	x0, 418000 <ferror@plt+0x16990>
  403198:	lsr	x8, x7, #1
  40319c:	ucvtf	s3, x1
  4031a0:	ldr	x0, [x0, #512]
  4031a4:	ldr	x1, [x20, #8]
  4031a8:	ucvtf	s2, x0
  4031ac:	ldp	w5, w2, [x26, #8]
  4031b0:	ucvtf	s1, x1
  4031b4:	add	x0, sp, #0x1f8
  4031b8:	add	x1, sp, #0x240
  4031bc:	csel	x0, x1, x0, ne  // ne = any
  4031c0:	cmp	w2, #0x4
  4031c4:	mov	w1, #0x44800000            	// #1149239296
  4031c8:	fmov	s4, w1
  4031cc:	fdiv	s3, s3, s1
  4031d0:	fdiv	s2, s2, s1
  4031d4:	fcsel	s0, s0, s4, eq  // eq = none
  4031d8:	ldp	w1, w2, [sp, #240]
  4031dc:	fmul	s3, s3, s0
  4031e0:	fmul	s2, s2, s0
  4031e4:	fcvtzu	x3, s3
  4031e8:	fcvtzu	x4, s2
  4031ec:	cbz	w5, 4037c0 <ferror@plt+0x2150>
  4031f0:	adrp	x5, 418000 <ferror@plt+0x16990>
  4031f4:	adrp	x10, 418000 <ferror@plt+0x16990>
  4031f8:	ldr	x5, [x5, #384]
  4031fc:	ldr	x10, [x10, #464]
  403200:	ucvtf	s2, x5
  403204:	fdiv	s2, s2, s1
  403208:	fmul	s2, s2, s0
  40320c:	fcvtzu	x5, s2
  403210:	ldr	x14, [sp, #216]
  403214:	ucvtf	s4, x10
  403218:	ldr	x12, [sp, #456]
  40321c:	and	x16, x19, #0xffffffff
  403220:	ldr	x10, [sp, #440]
  403224:	mul	x12, x14, x12
  403228:	ldr	w11, [sp, #256]
  40322c:	fdiv	s4, s4, s1
  403230:	mul	x10, x14, x10
  403234:	ucvtf	s3, x12
  403238:	ldr	w12, [sp, #264]
  40323c:	mul	w11, w11, w19
  403240:	ucvtf	s2, x10
  403244:	add	x10, x9, x9, lsl #1
  403248:	add	x11, x11, x8
  40324c:	fdiv	s3, s3, s1
  403250:	mul	w12, w12, w19
  403254:	add	x10, x9, x10, lsl #3
  403258:	add	x9, x17, x17, lsl #1
  40325c:	fdiv	s1, s2, s1
  403260:	add	x12, x12, x8
  403264:	add	x10, x8, x10, lsl #2
  403268:	add	x9, x17, x9, lsl #3
  40326c:	udiv	x11, x11, x7
  403270:	add	x17, x6, x6, lsl #1
  403274:	ldr	x14, [sp, #408]
  403278:	add	x9, x8, x9, lsl #2
  40327c:	udiv	x10, x10, x7
  403280:	add	x19, x13, x13, lsl #1
  403284:	fmul	s4, s4, s0
  403288:	str	w11, [sp, #24]
  40328c:	udiv	x12, x12, x7
  403290:	add	x6, x6, x17, lsl #3
  403294:	ldr	x18, [sp, #424]
  403298:	str	w10, [sp, #72]
  40329c:	add	x13, x13, x19, lsl #3
  4032a0:	madd	x14, x16, x14, x8
  4032a4:	str	w12, [sp, #32]
  4032a8:	add	x12, x15, x15, lsl #1
  4032ac:	fmul	s2, s3, s0
  4032b0:	madd	x18, x16, x18, x8
  4032b4:	add	x15, x15, x12, lsl #3
  4032b8:	add	x17, x8, x6, lsl #2
  4032bc:	fmul	s0, s1, s0
  4032c0:	add	x13, x8, x13, lsl #2
  4032c4:	udiv	x9, x9, x7
  4032c8:	add	x15, x8, x15, lsl #2
  4032cc:	fcvtzu	x11, s2
  4032d0:	fcvtzu	x6, s4
  4032d4:	udiv	x17, x17, x7
  4032d8:	fcvtzu	x10, s0
  4032dc:	udiv	x18, x18, x7
  4032e0:	str	w9, [sp, #64]
  4032e4:	madd	x11, x11, x16, x8
  4032e8:	str	w17, [sp, #48]
  4032ec:	udiv	x14, x14, x7
  4032f0:	madd	x8, x10, x16, x8
  4032f4:	str	w18, [sp, #16]
  4032f8:	udiv	x15, x15, x7
  4032fc:	udiv	x11, x11, x7
  403300:	str	w14, [sp, #8]
  403304:	udiv	x9, x13, x7
  403308:	str	w15, [sp, #56]
  40330c:	udiv	x7, x8, x7
  403310:	str	w11, [sp]
  403314:	str	w9, [sp, #40]
  403318:	bl	401600 <printf@plt>
  40331c:	ldr	w0, [x26, #4]
  403320:	cbnz	w0, 403810 <ferror@plt+0x21a0>
  403324:	mov	w0, #0xa                   	// #10
  403328:	str	wzr, [sp, #224]
  40332c:	bl	401620 <putchar@plt>
  403330:	mov	w19, #0x0                   	// #0
  403334:	mov	w0, #0x1                   	// #1
  403338:	adrp	x1, 406000 <ferror@plt+0x4990>
  40333c:	add	x1, x1, #0x620
  403340:	str	w0, [sp, #204]
  403344:	mov	w0, #0x44800000            	// #1149239296
  403348:	fmov	s8, w0
  40334c:	str	x1, [sp, #232]
  403350:	ldr	w0, [x26, #20]
  403354:	cbnz	w0, 403368 <ferror@plt+0x1cf8>
  403358:	ldr	x0, [x26, #24]
  40335c:	ldr	w1, [sp, #204]
  403360:	cmp	x0, w1, uxtw
  403364:	b.ls	40379c <ferror@plt+0x212c>  // b.plast
  403368:	ldr	w0, [x20]
  40336c:	bl	401500 <sleep@plt>
  403370:	ldr	w0, [x20, #16]
  403374:	cbz	w0, 40338c <ferror@plt+0x1d1c>
  403378:	ldr	w1, [x26, #16]
  40337c:	ldr	w2, [sp, #204]
  403380:	udiv	w0, w2, w1
  403384:	msub	w0, w0, w1, w2
  403388:	cbz	w0, 403794 <ferror@plt+0x2124>
  40338c:	bl	401460 <meminfo@plt>
  403390:	eor	w28, w19, #0x1
  403394:	add	x0, sp, #0xf0
  403398:	add	x2, sp, #0x1c8
  40339c:	str	x0, [sp, #48]
  4033a0:	ubfiz	x0, x28, #3, #32
  4033a4:	add	x3, x2, x0
  4033a8:	add	x2, sp, #0x1b8
  4033ac:	add	x4, x2, x0
  4033b0:	add	x2, sp, #0x1a8
  4033b4:	add	x5, x2, x0
  4033b8:	add	x2, sp, #0x198
  4033bc:	add	x6, x2, x0
  4033c0:	ubfiz	x1, x28, #2, #32
  4033c4:	add	x7, sp, #0x100
  4033c8:	add	x2, sp, #0x108
  4033cc:	add	x2, x2, x1
  4033d0:	add	x8, sp, #0xf8
  4033d4:	add	x1, x7, x1
  4033d8:	mov	w12, w28
  4033dc:	stp	x1, x2, [sp, #32]
  4033e0:	add	x1, sp, #0x138
  4033e4:	add	x2, x1, x0
  4033e8:	str	x8, [sp, #64]
  4033ec:	add	x8, sp, #0xfc
  4033f0:	add	x1, sp, #0xf4
  4033f4:	stp	x6, x5, [sp]
  4033f8:	add	x6, sp, #0x188
  4033fc:	stp	x4, x3, [sp, #16]
  403400:	add	x7, x6, x0
  403404:	add	x5, x24, x0
  403408:	str	x1, [sp, #56]
  40340c:	add	x1, sp, #0x128
  403410:	str	x8, [sp, #72]
  403414:	add	x6, x25, x0
  403418:	add	x4, x23, x0
  40341c:	add	x3, x22, x0
  403420:	add	x1, x1, x0
  403424:	add	x0, x27, x0
  403428:	str	x12, [sp, #208]
  40342c:	bl	4015d0 <getstat@plt>
  403430:	ldr	w0, [x26, #4]
  403434:	ldr	x12, [sp, #208]
  403438:	cbnz	w0, 403768 <ferror@plt+0x20f8>
  40343c:	sxtw	x17, w19
  403440:	add	x0, sp, #0x138
  403444:	ldr	x9, [x24, x12, lsl #3]
  403448:	add	x2, sp, #0x128
  40344c:	ldr	x11, [x0, x12, lsl #3]
  403450:	ldr	x1, [x24, x17, lsl #3]
  403454:	add	x11, x11, x9
  403458:	ldr	x0, [x0, x17, lsl #3]
  40345c:	ldr	x10, [x27, x17, lsl #3]
  403460:	add	x0, x0, x1
  403464:	sub	x11, x11, x0
  403468:	add	x0, sp, #0x128
  40346c:	ldr	x1, [x25, x17, lsl #3]
  403470:	ldr	x9, [x25, x12, lsl #3]
  403474:	ldr	x0, [x0, x17, lsl #3]
  403478:	sub	x9, x9, x1
  40347c:	ldr	x1, [x27, x12, lsl #3]
  403480:	add	x0, x10, x0
  403484:	ldr	x10, [x2, x12, lsl #3]
  403488:	add	x9, x11, x9
  40348c:	ldr	x2, [x23, x17, lsl #3]
  403490:	add	x10, x1, x10
  403494:	sub	x10, x10, x0
  403498:	add	x1, sp, #0x188
  40349c:	add	x0, sp, #0x188
  4034a0:	add	x8, x10, x9
  4034a4:	ldr	x13, [x23, x12, lsl #3]
  4034a8:	ldr	x0, [x0, x17, lsl #3]
  4034ac:	sub	x11, x13, x2
  4034b0:	ldr	x16, [x1, x12, lsl #3]
  4034b4:	ldr	w2, [sp, #224]
  4034b8:	sub	x16, x16, x0
  4034bc:	ldr	x7, [x22, x17, lsl #3]
  4034c0:	add	x1, x11, x16
  4034c4:	ldr	x0, [x22, x12, lsl #3]
  4034c8:	add	x8, x8, x1
  4034cc:	sub	x0, x0, x7
  4034d0:	mov	w1, w0
  4034d4:	cbz	w2, 4034e0 <ferror@plt+0x1e70>
  4034d8:	add	w1, w2, w0
  4034dc:	sxtw	x0, w1
  4034e0:	tbnz	w1, #31, 403748 <ferror@plt+0x20d8>
  4034e4:	add	x8, x8, x0
  4034e8:	str	wzr, [sp, #224]
  4034ec:	cbz	x8, 403718 <ferror@plt+0x20a8>
  4034f0:	add	x7, x0, x0, lsl #1
  4034f4:	lsr	x1, x8, #1
  4034f8:	mov	x18, x8
  4034fc:	add	x7, x0, x7, lsl #3
  403500:	add	x7, x1, x7, lsl #2
  403504:	udiv	x7, x7, x8
  403508:	mov	x8, x1
  40350c:	adrp	x0, 418000 <ferror@plt+0x16990>
  403510:	fmov	s4, #1.000000000000000000e+00
  403514:	ldr	x1, [x20, #8]
  403518:	ldr	x2, [x0, #448]
  40351c:	ucvtf	s0, x1
  403520:	ldr	w1, [x26, #12]
  403524:	add	x0, sp, #0x1f8
  403528:	ucvtf	s1, x2
  40352c:	ldr	w2, [x26]
  403530:	cmp	w2, #0x0
  403534:	add	x2, sp, #0x240
  403538:	csel	x0, x2, x0, ne  // ne = any
  40353c:	cmp	w1, #0x4
  403540:	fdiv	s1, s1, s0
  403544:	ldr	w2, [sp, #244]
  403548:	ldr	w1, [sp, #240]
  40354c:	b.eq	403558 <ferror@plt+0x1ee8>  // b.none
  403550:	fmul	s1, s1, s8
  403554:	fmov	s4, s8
  403558:	adrp	x3, 418000 <ferror@plt+0x16990>
  40355c:	ldr	w5, [x26, #8]
  403560:	ldr	x4, [x3, #512]
  403564:	fcvtzu	x3, s1
  403568:	ucvtf	s1, x4
  40356c:	fdiv	s1, s1, s0
  403570:	fmul	s1, s1, s4
  403574:	fcvtzu	x4, s1
  403578:	cbz	w5, 403724 <ferror@plt+0x20b4>
  40357c:	adrp	x5, 418000 <ferror@plt+0x16990>
  403580:	adrp	x6, 418000 <ferror@plt+0x16990>
  403584:	ldr	x5, [x5, #384]
  403588:	ldr	x6, [x6, #464]
  40358c:	ucvtf	s1, x5
  403590:	fdiv	s1, s1, s0
  403594:	fmul	s1, s1, s4
  403598:	fcvtzu	x5, s1
  40359c:	add	x13, sp, #0x1c8
  4035a0:	ucvtf	s1, x6
  4035a4:	add	x15, sp, #0x1b8
  4035a8:	ldr	w30, [sp, #228]
  4035ac:	ldr	x21, [sp, #216]
  4035b0:	ldr	x6, [x13, x17, lsl #3]
  4035b4:	ldr	x14, [x13, x12, lsl #3]
  4035b8:	add	x13, x11, x11, lsl #1
  4035bc:	ldr	x19, [x15, x12, lsl #3]
  4035c0:	sub	x14, x14, x6
  4035c4:	ldr	x6, [x15, x17, lsl #3]
  4035c8:	add	x13, x11, x13, lsl #3
  4035cc:	mul	x14, x14, x21
  4035d0:	add	x11, x9, x9, lsl #1
  4035d4:	sub	x6, x19, x6
  4035d8:	mov	w15, w30
  4035dc:	add	x11, x9, x11, lsl #3
  4035e0:	mov	w19, w30
  4035e4:	ucvtf	s3, x14
  4035e8:	add	x14, x10, x10, lsl #1
  4035ec:	mul	x9, x6, x21
  4035f0:	add	x6, sp, #0x1a8
  4035f4:	fdiv	s2, s1, s0
  4035f8:	add	x10, x10, x14, lsl #3
  4035fc:	add	x14, sp, #0x1a8
  403600:	add	x11, x8, x11, lsl #2
  403604:	ucvtf	s1, x9
  403608:	add	x9, sp, #0x108
  40360c:	fdiv	s3, s3, s0
  403610:	add	x10, x8, x10, lsl #2
  403614:	ldr	x21, [x14, x17, lsl #3]
  403618:	add	x14, sp, #0x100
  40361c:	fdiv	s0, s1, s0
  403620:	ldr	w9, [x9, x12, lsl #2]
  403624:	ldr	x6, [x6, x12, lsl #3]
  403628:	add	w9, w30, w9
  40362c:	ldr	w30, [x14, x12, lsl #2]
  403630:	add	x14, sp, #0x198
  403634:	add	x6, x15, x6
  403638:	add	x13, x8, x13, lsl #2
  40363c:	add	w30, w19, w30
  403640:	ldr	w19, [x20]
  403644:	sub	x6, x6, x21
  403648:	add	x21, sp, #0x100
  40364c:	ldr	x14, [x14, x12, lsl #3]
  403650:	add	x12, sp, #0x198
  403654:	udiv	x6, x6, x19
  403658:	fmul	s1, s2, s4
  40365c:	add	x14, x15, x14
  403660:	fmul	s2, s3, s4
  403664:	ldr	x12, [x12, x17, lsl #3]
  403668:	str	w7, [sp, #56]
  40366c:	add	x7, sp, #0x108
  403670:	fmul	s0, s0, s4
  403674:	str	w6, [sp, #16]
  403678:	sub	x14, x14, x12
  40367c:	fcvtzu	x12, s2
  403680:	add	x6, x16, x16, lsl #1
  403684:	udiv	x11, x11, x18
  403688:	ldr	w7, [x7, x17, lsl #2]
  40368c:	ldr	w17, [x21, x17, lsl #2]
  403690:	add	x16, x16, x6, lsl #3
  403694:	sub	w9, w9, w7
  403698:	fcvtzu	x7, s0
  40369c:	sub	w17, w30, w17
  4036a0:	add	x16, x8, x16, lsl #2
  4036a4:	add	x12, x12, x15
  4036a8:	fcvtzu	x6, s1
  4036ac:	udiv	x10, x10, x18
  4036b0:	str	w11, [sp, #48]
  4036b4:	udiv	x14, x14, x19
  4036b8:	add	x7, x7, x15
  4036bc:	udiv	x12, x12, x19
  4036c0:	str	w10, [sp, #40]
  4036c4:	udiv	w9, w9, w19
  4036c8:	str	w14, [sp, #8]
  4036cc:	udiv	w17, w17, w19
  4036d0:	str	w12, [sp]
  4036d4:	udiv	x13, x13, x18
  4036d8:	str	w9, [sp, #32]
  4036dc:	udiv	x16, x16, x18
  4036e0:	str	w17, [sp, #24]
  4036e4:	udiv	x7, x7, x19
  4036e8:	str	w13, [sp, #64]
  4036ec:	str	w16, [sp, #72]
  4036f0:	bl	401600 <printf@plt>
  4036f4:	ldr	w0, [x26, #4]
  4036f8:	cbnz	w0, 403754 <ferror@plt+0x20e4>
  4036fc:	ldr	w0, [sp, #204]
  403700:	mov	w19, w28
  403704:	add	w0, w0, #0x1
  403708:	str	w0, [sp, #204]
  40370c:	mov	w0, #0xa                   	// #10
  403710:	bl	401620 <putchar@plt>
  403714:	b	403350 <ferror@plt+0x1ce0>
  403718:	mov	w7, #0x64                  	// #100
  40371c:	mov	x18, #0x1                   	// #1
  403720:	b	40350c <ferror@plt+0x1e9c>
  403724:	adrp	x5, 418000 <ferror@plt+0x16990>
  403728:	adrp	x6, 418000 <ferror@plt+0x16990>
  40372c:	ldr	x5, [x5, #432]
  403730:	ldr	x6, [x6, #472]
  403734:	ucvtf	s1, x5
  403738:	fdiv	s1, s1, s0
  40373c:	fmul	s1, s1, s4
  403740:	fcvtzu	x5, s1
  403744:	b	40359c <ferror@plt+0x1f2c>
  403748:	mov	x0, #0x0                   	// #0
  40374c:	str	w1, [sp, #224]
  403750:	b	4034ec <ferror@plt+0x1e7c>
  403754:	add	x1, sp, #0x1d8
  403758:	adrp	x0, 406000 <ferror@plt+0x4990>
  40375c:	add	x0, x0, #0x638
  403760:	bl	401600 <printf@plt>
  403764:	b	4036fc <ferror@plt+0x208c>
  403768:	add	x0, sp, #0x110
  40376c:	bl	4014d0 <time@plt>
  403770:	add	x0, sp, #0x110
  403774:	bl	4014a0 <localtime@plt>
  403778:	ldr	x2, [sp, #232]
  40377c:	mov	x3, x0
  403780:	mov	x1, #0x20                  	// #32
  403784:	add	x0, sp, #0x1d8
  403788:	bl	401470 <strftime@plt>
  40378c:	ldr	x12, [sp, #208]
  403790:	b	40343c <ferror@plt+0x1dcc>
  403794:	bl	402be0 <ferror@plt+0x1570>
  403798:	b	40338c <ferror@plt+0x1d1c>
  40379c:	ldp	x29, x30, [sp, #80]
  4037a0:	ldp	x19, x20, [sp, #96]
  4037a4:	ldp	x21, x22, [sp, #112]
  4037a8:	ldp	x23, x24, [sp, #128]
  4037ac:	ldp	x25, x26, [sp, #144]
  4037b0:	ldp	x27, x28, [sp, #160]
  4037b4:	ldr	d8, [sp, #176]
  4037b8:	add	sp, sp, #0x290
  4037bc:	ret
  4037c0:	adrp	x5, 418000 <ferror@plt+0x16990>
  4037c4:	adrp	x10, 418000 <ferror@plt+0x16990>
  4037c8:	ldr	x5, [x5, #432]
  4037cc:	ldr	x10, [x10, #472]
  4037d0:	ucvtf	s2, x5
  4037d4:	fdiv	s2, s2, s1
  4037d8:	fmul	s2, s2, s0
  4037dc:	fcvtzu	x5, s2
  4037e0:	b	403210 <ferror@plt+0x1ba0>
  4037e4:	add	x0, sp, #0x110
  4037e8:	bl	4014d0 <time@plt>
  4037ec:	add	x0, sp, #0x110
  4037f0:	bl	4014a0 <localtime@plt>
  4037f4:	adrp	x2, 406000 <ferror@plt+0x4990>
  4037f8:	mov	x3, x0
  4037fc:	add	x2, x2, #0x620
  403800:	add	x0, sp, #0x1d8
  403804:	mov	x1, #0x20                  	// #32
  403808:	bl	401470 <strftime@plt>
  40380c:	b	403134 <ferror@plt+0x1ac4>
  403810:	add	x1, sp, #0x1d8
  403814:	adrp	x0, 406000 <ferror@plt+0x4990>
  403818:	add	x0, x0, #0x638
  40381c:	bl	401600 <printf@plt>
  403820:	b	403324 <ferror@plt+0x1cb4>
  403824:	nop
  403828:	sub	sp, sp, #0x120
  40382c:	mov	w2, #0x5                   	// #5
  403830:	adrp	x1, 406000 <ferror@plt+0x4990>
  403834:	mov	x0, #0x0                   	// #0
  403838:	add	x1, x1, #0x6d8
  40383c:	stp	x29, x30, [sp, #32]
  403840:	add	x29, sp, #0x20
  403844:	stp	x19, x20, [sp, #48]
  403848:	adrp	x20, 418000 <ferror@plt+0x16990>
  40384c:	adrp	x19, 406000 <ferror@plt+0x4990>
  403850:	stp	x21, x22, [sp, #64]
  403854:	add	x19, x19, #0x4e0
  403858:	stp	x23, x24, [sp, #80]
  40385c:	add	x23, x20, #0x228
  403860:	stp	x25, x26, [sp, #96]
  403864:	stp	x27, x28, [sp, #112]
  403868:	bl	4015e0 <dcgettext@plt>
  40386c:	mov	w2, #0x5                   	// #5
  403870:	mov	x21, x0
  403874:	adrp	x1, 406000 <ferror@plt+0x4990>
  403878:	mov	x0, #0x0                   	// #0
  40387c:	add	x1, x1, #0x728
  403880:	bl	4015e0 <dcgettext@plt>
  403884:	mov	x24, x0
  403888:	mov	w2, #0x5                   	// #5
  40388c:	adrp	x1, 406000 <ferror@plt+0x4990>
  403890:	mov	x0, #0x0                   	// #0
  403894:	add	x1, x1, #0x4c8
  403898:	bl	4015e0 <dcgettext@plt>
  40389c:	mov	x22, x0
  4038a0:	adrp	x2, 406000 <ferror@plt+0x4990>
  4038a4:	add	x2, x2, #0x7d0
  4038a8:	adrp	x3, 406000 <ferror@plt+0x4990>
  4038ac:	add	x3, x3, #0x800
  4038b0:	ldr	w1, [x20, #552]
  4038b4:	mov	x0, x19
  4038b8:	ldp	x4, x5, [x2]
  4038bc:	stp	x4, x5, [sp, #192]
  4038c0:	ldr	w4, [x2, #40]
  4038c4:	ldp	x8, x9, [x3]
  4038c8:	cmp	w1, #0x0
  4038cc:	ldp	x10, x11, [x2, #16]
  4038d0:	csel	x1, x24, x21, ne  // ne = any
  4038d4:	ldp	x6, x7, [x3, #16]
  4038d8:	stp	x10, x11, [sp, #208]
  4038dc:	ldr	x5, [x2, #32]
  4038e0:	str	x5, [sp, #224]
  4038e4:	ldp	x2, x3, [x3, #32]
  4038e8:	str	w4, [sp, #232]
  4038ec:	stp	x8, x9, [sp, #240]
  4038f0:	stp	x6, x7, [sp, #256]
  4038f4:	stp	x2, x3, [sp, #272]
  4038f8:	bl	401600 <printf@plt>
  4038fc:	ldr	w0, [x23, #4]
  403900:	cbnz	w0, 403a74 <ferror@plt+0x2404>
  403904:	mov	w0, #0xa                   	// #10
  403908:	bl	401620 <putchar@plt>
  40390c:	ldr	w1, [x20, #552]
  403910:	add	x0, sp, #0xc0
  403914:	add	x25, sp, #0xf0
  403918:	adrp	x24, 406000 <ferror@plt+0x4990>
  40391c:	cmp	w1, #0x0
  403920:	add	x24, x24, #0x798
  403924:	csel	x25, x25, x0, ne  // ne = any
  403928:	mov	x1, x24
  40392c:	mov	w2, #0x5                   	// #5
  403930:	mov	x0, #0x0                   	// #0
  403934:	adrp	x21, 406000 <ferror@plt+0x4990>
  403938:	bl	4015e0 <dcgettext@plt>
  40393c:	add	x21, x21, #0x7a0
  403940:	mov	x26, x0
  403944:	mov	x1, x21
  403948:	mov	w2, #0x5                   	// #5
  40394c:	mov	x0, #0x0                   	// #0
  403950:	adrp	x20, 406000 <ferror@plt+0x4990>
  403954:	bl	4015e0 <dcgettext@plt>
  403958:	add	x20, x20, #0x7a8
  40395c:	mov	x1, x20
  403960:	mov	x27, x0
  403964:	mov	w2, #0x5                   	// #5
  403968:	mov	x0, #0x0                   	// #0
  40396c:	adrp	x19, 406000 <ferror@plt+0x4990>
  403970:	bl	4015e0 <dcgettext@plt>
  403974:	add	x19, x19, #0x7b0
  403978:	mov	x28, x0
  40397c:	mov	x1, x19
  403980:	mov	w2, #0x5                   	// #5
  403984:	mov	x0, #0x0                   	// #0
  403988:	bl	4015e0 <dcgettext@plt>
  40398c:	mov	x1, x24
  403990:	mov	w2, #0x5                   	// #5
  403994:	mov	x24, x0
  403998:	mov	x0, #0x0                   	// #0
  40399c:	bl	4015e0 <dcgettext@plt>
  4039a0:	mov	x1, x21
  4039a4:	mov	w2, #0x5                   	// #5
  4039a8:	mov	x21, x0
  4039ac:	mov	x0, #0x0                   	// #0
  4039b0:	bl	4015e0 <dcgettext@plt>
  4039b4:	mov	x7, x0
  4039b8:	mov	x1, x20
  4039bc:	mov	w2, #0x5                   	// #5
  4039c0:	mov	x0, #0x0                   	// #0
  4039c4:	str	x7, [sp, #136]
  4039c8:	bl	4015e0 <dcgettext@plt>
  4039cc:	mov	x3, x0
  4039d0:	mov	x1, x19
  4039d4:	mov	w2, #0x5                   	// #5
  4039d8:	mov	x0, #0x0                   	// #0
  4039dc:	str	x3, [sp, #128]
  4039e0:	bl	4015e0 <dcgettext@plt>
  4039e4:	mov	x20, x0
  4039e8:	mov	w2, #0x5                   	// #5
  4039ec:	adrp	x1, 406000 <ferror@plt+0x4990>
  4039f0:	mov	x0, #0x0                   	// #0
  4039f4:	add	x1, x1, #0x7b8
  4039f8:	bl	4015e0 <dcgettext@plt>
  4039fc:	mov	x19, x0
  403a00:	mov	w2, #0x5                   	// #5
  403a04:	adrp	x1, 406000 <ferror@plt+0x4990>
  403a08:	mov	x0, #0x0                   	// #0
  403a0c:	add	x1, x1, #0x7c0
  403a10:	bl	4015e0 <dcgettext@plt>
  403a14:	stp	x19, x0, [sp, #16]
  403a18:	mov	x6, x21
  403a1c:	ldp	x3, x7, [sp, #128]
  403a20:	stp	x3, x20, [sp]
  403a24:	mov	x5, x24
  403a28:	mov	x4, x28
  403a2c:	mov	x2, x26
  403a30:	mov	x3, x27
  403a34:	mov	x0, x25
  403a38:	adrp	x1, 406000 <ferror@plt+0x4990>
  403a3c:	add	x1, x1, #0x7c8
  403a40:	bl	401600 <printf@plt>
  403a44:	ldr	w0, [x23, #4]
  403a48:	cbnz	w0, 403a84 <ferror@plt+0x2414>
  403a4c:	mov	w0, #0xa                   	// #10
  403a50:	bl	401620 <putchar@plt>
  403a54:	ldp	x29, x30, [sp, #32]
  403a58:	ldp	x19, x20, [sp, #48]
  403a5c:	ldp	x21, x22, [sp, #64]
  403a60:	ldp	x23, x24, [sp, #80]
  403a64:	ldp	x25, x26, [sp, #96]
  403a68:	ldp	x27, x28, [sp, #112]
  403a6c:	add	sp, sp, #0x120
  403a70:	ret
  403a74:	mov	x0, x19
  403a78:	mov	x1, x22
  403a7c:	bl	401600 <printf@plt>
  403a80:	b	403904 <ferror@plt+0x2294>
  403a84:	add	x0, sp, #0x98
  403a88:	bl	4014d0 <time@plt>
  403a8c:	add	x0, sp, #0x98
  403a90:	bl	4014a0 <localtime@plt>
  403a94:	adrp	x2, 406000 <ferror@plt+0x4990>
  403a98:	mov	x3, x0
  403a9c:	add	x2, x2, #0x580
  403aa0:	add	x0, sp, #0xa0
  403aa4:	mov	x1, #0x20                  	// #32
  403aa8:	bl	401470 <strftime@plt>
  403aac:	cbnz	x0, 403ad4 <ferror@plt+0x2464>
  403ab0:	strb	wzr, [sp, #160]
  403ab4:	mov	x0, x22
  403ab8:	bl	401400 <strlen@plt>
  403abc:	add	x2, sp, #0xa0
  403ac0:	sub	w1, w0, #0x1
  403ac4:	adrp	x0, 406000 <ferror@plt+0x4990>
  403ac8:	add	x0, x0, #0x588
  403acc:	bl	401600 <printf@plt>
  403ad0:	b	403a4c <ferror@plt+0x23dc>
  403ad4:	mov	x0, x22
  403ad8:	bl	401400 <strlen@plt>
  403adc:	add	x1, sp, #0x9f
  403ae0:	strb	wzr, [x1, x0]
  403ae4:	b	403ab4 <ferror@plt+0x2444>
  403ae8:	stp	x29, x30, [sp, #-32]!
  403aec:	mov	w2, #0x5                   	// #5
  403af0:	adrp	x1, 406000 <ferror@plt+0x4990>
  403af4:	mov	x29, sp
  403af8:	add	x1, x1, #0x830
  403afc:	str	x19, [sp, #16]
  403b00:	mov	x19, x0
  403b04:	mov	x0, #0x0                   	// #0
  403b08:	bl	4015e0 <dcgettext@plt>
  403b0c:	mov	x1, x19
  403b10:	bl	401410 <fputs@plt>
  403b14:	mov	w2, #0x5                   	// #5
  403b18:	adrp	x1, 406000 <ferror@plt+0x4990>
  403b1c:	mov	x0, #0x0                   	// #0
  403b20:	add	x1, x1, #0x840
  403b24:	bl	4015e0 <dcgettext@plt>
  403b28:	mov	x1, x0
  403b2c:	adrp	x2, 418000 <ferror@plt+0x16990>
  403b30:	mov	x0, x19
  403b34:	ldr	x2, [x2, #488]
  403b38:	bl	401630 <fprintf@plt>
  403b3c:	mov	w2, #0x5                   	// #5
  403b40:	adrp	x1, 406000 <ferror@plt+0x4990>
  403b44:	mov	x0, #0x0                   	// #0
  403b48:	add	x1, x1, #0x860
  403b4c:	bl	4015e0 <dcgettext@plt>
  403b50:	mov	x1, x19
  403b54:	bl	401410 <fputs@plt>
  403b58:	mov	w2, #0x5                   	// #5
  403b5c:	adrp	x1, 406000 <ferror@plt+0x4990>
  403b60:	mov	x0, #0x0                   	// #0
  403b64:	add	x1, x1, #0x870
  403b68:	bl	4015e0 <dcgettext@plt>
  403b6c:	mov	x1, x19
  403b70:	bl	401410 <fputs@plt>
  403b74:	mov	w2, #0x5                   	// #5
  403b78:	adrp	x1, 406000 <ferror@plt+0x4990>
  403b7c:	mov	x0, #0x0                   	// #0
  403b80:	add	x1, x1, #0x8a0
  403b84:	bl	4015e0 <dcgettext@plt>
  403b88:	mov	x1, x19
  403b8c:	bl	401410 <fputs@plt>
  403b90:	mov	w2, #0x5                   	// #5
  403b94:	adrp	x1, 406000 <ferror@plt+0x4990>
  403b98:	mov	x0, #0x0                   	// #0
  403b9c:	add	x1, x1, #0x8d8
  403ba0:	bl	4015e0 <dcgettext@plt>
  403ba4:	mov	x1, x19
  403ba8:	bl	401410 <fputs@plt>
  403bac:	mov	w2, #0x5                   	// #5
  403bb0:	adrp	x1, 406000 <ferror@plt+0x4990>
  403bb4:	mov	x0, #0x0                   	// #0
  403bb8:	add	x1, x1, #0x900
  403bbc:	bl	4015e0 <dcgettext@plt>
  403bc0:	mov	x1, x19
  403bc4:	bl	401410 <fputs@plt>
  403bc8:	mov	w2, #0x5                   	// #5
  403bcc:	adrp	x1, 406000 <ferror@plt+0x4990>
  403bd0:	mov	x0, #0x0                   	// #0
  403bd4:	add	x1, x1, #0x938
  403bd8:	bl	4015e0 <dcgettext@plt>
  403bdc:	mov	x1, x19
  403be0:	bl	401410 <fputs@plt>
  403be4:	mov	w2, #0x5                   	// #5
  403be8:	adrp	x1, 406000 <ferror@plt+0x4990>
  403bec:	mov	x0, #0x0                   	// #0
  403bf0:	add	x1, x1, #0x970
  403bf4:	bl	4015e0 <dcgettext@plt>
  403bf8:	mov	x1, x19
  403bfc:	bl	401410 <fputs@plt>
  403c00:	mov	w2, #0x5                   	// #5
  403c04:	adrp	x1, 406000 <ferror@plt+0x4990>
  403c08:	mov	x0, #0x0                   	// #0
  403c0c:	add	x1, x1, #0x9a0
  403c10:	bl	4015e0 <dcgettext@plt>
  403c14:	mov	x1, x19
  403c18:	bl	401410 <fputs@plt>
  403c1c:	mov	w2, #0x5                   	// #5
  403c20:	adrp	x1, 406000 <ferror@plt+0x4990>
  403c24:	mov	x0, #0x0                   	// #0
  403c28:	add	x1, x1, #0x9d8
  403c2c:	bl	4015e0 <dcgettext@plt>
  403c30:	mov	x1, x19
  403c34:	bl	401410 <fputs@plt>
  403c38:	mov	w2, #0x5                   	// #5
  403c3c:	adrp	x1, 406000 <ferror@plt+0x4990>
  403c40:	mov	x0, #0x0                   	// #0
  403c44:	add	x1, x1, #0xa10
  403c48:	bl	4015e0 <dcgettext@plt>
  403c4c:	mov	x1, x19
  403c50:	bl	401410 <fputs@plt>
  403c54:	mov	w2, #0x5                   	// #5
  403c58:	adrp	x1, 406000 <ferror@plt+0x4990>
  403c5c:	mov	x0, #0x0                   	// #0
  403c60:	add	x1, x1, #0xa40
  403c64:	bl	4015e0 <dcgettext@plt>
  403c68:	mov	x1, x19
  403c6c:	bl	401410 <fputs@plt>
  403c70:	mov	w2, #0x5                   	// #5
  403c74:	adrp	x1, 406000 <ferror@plt+0x4990>
  403c78:	mov	x0, #0x0                   	// #0
  403c7c:	add	x1, x1, #0xa68
  403c80:	bl	4015e0 <dcgettext@plt>
  403c84:	mov	x1, x19
  403c88:	bl	401410 <fputs@plt>
  403c8c:	mov	w2, #0x5                   	// #5
  403c90:	adrp	x1, 407000 <ferror@plt+0x5990>
  403c94:	mov	x0, #0x0                   	// #0
  403c98:	add	x1, x1, #0x8
  403c9c:	bl	4015e0 <dcgettext@plt>
  403ca0:	mov	x1, x19
  403ca4:	bl	401410 <fputs@plt>
  403ca8:	mov	w2, #0x5                   	// #5
  403cac:	adrp	x1, 406000 <ferror@plt+0x4990>
  403cb0:	mov	x0, #0x0                   	// #0
  403cb4:	add	x1, x1, #0xa90
  403cb8:	bl	4015e0 <dcgettext@plt>
  403cbc:	mov	x1, x19
  403cc0:	bl	401410 <fputs@plt>
  403cc4:	mov	w2, #0x5                   	// #5
  403cc8:	adrp	x1, 406000 <ferror@plt+0x4990>
  403ccc:	mov	x0, #0x0                   	// #0
  403cd0:	add	x1, x1, #0xac0
  403cd4:	bl	4015e0 <dcgettext@plt>
  403cd8:	mov	x1, x19
  403cdc:	bl	401410 <fputs@plt>
  403ce0:	mov	w2, #0x5                   	// #5
  403ce4:	adrp	x1, 406000 <ferror@plt+0x4990>
  403ce8:	mov	x0, #0x0                   	// #0
  403cec:	add	x1, x1, #0xaf8
  403cf0:	bl	4015e0 <dcgettext@plt>
  403cf4:	mov	x1, x0
  403cf8:	adrp	x2, 406000 <ferror@plt+0x4990>
  403cfc:	mov	x0, x19
  403d00:	add	x2, x2, #0xb18
  403d04:	bl	401630 <fprintf@plt>
  403d08:	adrp	x0, 418000 <ferror@plt+0x16990>
  403d0c:	ldr	x0, [x0, #400]
  403d10:	cmp	x0, x19
  403d14:	cset	w0, eq  // eq = none
  403d18:	bl	401420 <exit@plt>
  403d1c:	nop
  403d20:	stp	x29, x30, [sp, #-64]!
  403d24:	mov	x29, sp
  403d28:	stp	x19, x20, [sp, #16]
  403d2c:	mov	x19, x0
  403d30:	str	x21, [sp, #32]
  403d34:	mov	x21, x1
  403d38:	str	xzr, [sp, #56]
  403d3c:	bl	401610 <__errno_location@plt>
  403d40:	mov	x20, x0
  403d44:	cbz	x19, 403d94 <ferror@plt+0x2724>
  403d48:	ldrb	w0, [x19]
  403d4c:	cbz	w0, 403d94 <ferror@plt+0x2724>
  403d50:	str	wzr, [x20]
  403d54:	add	x1, sp, #0x38
  403d58:	mov	x0, x19
  403d5c:	mov	w2, #0xa                   	// #10
  403d60:	bl	401590 <strtol@plt>
  403d64:	ldr	w1, [x20]
  403d68:	cbnz	w1, 403d98 <ferror@plt+0x2728>
  403d6c:	ldr	x2, [sp, #56]
  403d70:	cmp	x2, #0x0
  403d74:	ccmp	x2, x19, #0x4, ne  // ne = any
  403d78:	b.eq	403d98 <ferror@plt+0x2728>  // b.none
  403d7c:	ldrb	w2, [x2]
  403d80:	cbnz	w2, 403d98 <ferror@plt+0x2728>
  403d84:	ldp	x19, x20, [sp, #16]
  403d88:	ldr	x21, [sp, #32]
  403d8c:	ldp	x29, x30, [sp], #64
  403d90:	ret
  403d94:	ldr	w1, [x20]
  403d98:	adrp	x2, 407000 <ferror@plt+0x5990>
  403d9c:	mov	x4, x19
  403da0:	mov	x3, x21
  403da4:	add	x2, x2, #0x3e0
  403da8:	mov	w0, #0x1                   	// #1
  403dac:	bl	401430 <error@plt>
  403db0:	stp	x29, x30, [sp, #-64]!
  403db4:	mov	x29, sp
  403db8:	stp	x19, x20, [sp, #16]
  403dbc:	mov	x19, x0
  403dc0:	str	x21, [sp, #32]
  403dc4:	mov	x21, x1
  403dc8:	str	xzr, [sp, #56]
  403dcc:	bl	401610 <__errno_location@plt>
  403dd0:	mov	x20, x0
  403dd4:	cbz	x19, 403e20 <ferror@plt+0x27b0>
  403dd8:	ldrb	w0, [x19]
  403ddc:	cbz	w0, 403e20 <ferror@plt+0x27b0>
  403de0:	str	wzr, [x20]
  403de4:	add	x1, sp, #0x38
  403de8:	mov	x0, x19
  403dec:	bl	401450 <strtod@plt>
  403df0:	ldr	w1, [x20]
  403df4:	cbnz	w1, 403e24 <ferror@plt+0x27b4>
  403df8:	ldr	x0, [sp, #56]
  403dfc:	cmp	x0, #0x0
  403e00:	ccmp	x0, x19, #0x4, ne  // ne = any
  403e04:	b.eq	403e24 <ferror@plt+0x27b4>  // b.none
  403e08:	ldrb	w0, [x0]
  403e0c:	cbnz	w0, 403e24 <ferror@plt+0x27b4>
  403e10:	ldp	x19, x20, [sp, #16]
  403e14:	ldr	x21, [sp, #32]
  403e18:	ldp	x29, x30, [sp], #64
  403e1c:	ret
  403e20:	ldr	w1, [x20]
  403e24:	adrp	x2, 407000 <ferror@plt+0x5990>
  403e28:	mov	x4, x19
  403e2c:	mov	x3, x21
  403e30:	add	x2, x2, #0x3e0
  403e34:	mov	w0, #0x1                   	// #1
  403e38:	bl	401430 <error@plt>
  403e3c:	nop
  403e40:	stp	x29, x30, [sp, #-112]!
  403e44:	mov	x29, sp
  403e48:	stp	x19, x20, [sp, #16]
  403e4c:	stp	x21, x22, [sp, #32]
  403e50:	stp	x23, x24, [sp, #48]
  403e54:	mov	x24, x0
  403e58:	stp	x25, x26, [sp, #64]
  403e5c:	mov	x25, x1
  403e60:	cbz	x0, 404054 <ferror@plt+0x29e4>
  403e64:	ldrb	w21, [x0]
  403e68:	cbz	w21, 404054 <ferror@plt+0x29e4>
  403e6c:	bl	401580 <__ctype_b_loc@plt>
  403e70:	mov	x22, x24
  403e74:	ldr	x23, [x0]
  403e78:	ubfiz	x1, x21, #1, #8
  403e7c:	ldrh	w0, [x23, x1]
  403e80:	tbz	w0, #13, 403e98 <ferror@plt+0x2828>
  403e84:	nop
  403e88:	ldrb	w21, [x22, #1]!
  403e8c:	ubfiz	x0, x21, #1, #8
  403e90:	ldrh	w0, [x23, x0]
  403e94:	tbnz	w0, #13, 403e88 <ferror@plt+0x2818>
  403e98:	cmp	w21, #0x2d
  403e9c:	b.eq	40403c <ferror@plt+0x29cc>  // b.none
  403ea0:	cmp	w21, #0x2b
  403ea4:	mov	w26, #0x0                   	// #0
  403ea8:	b.eq	40401c <ferror@plt+0x29ac>  // b.none
  403eac:	tbz	w0, #11, 404030 <ferror@plt+0x29c0>
  403eb0:	adrp	x0, 407000 <ferror@plt+0x5990>
  403eb4:	add	x0, x0, #0x3f0
  403eb8:	mov	x19, x22
  403ebc:	ldr	q2, [x0]
  403ec0:	adrp	x0, 407000 <ferror@plt+0x5990>
  403ec4:	add	x0, x0, #0x400
  403ec8:	mov	v0.16b, v2.16b
  403ecc:	ldr	q1, [x0]
  403ed0:	bl	4056a8 <ferror@plt+0x4038>
  403ed4:	mov	v2.16b, v0.16b
  403ed8:	ldrb	w0, [x19, #1]!
  403edc:	ldrh	w0, [x23, x0, lsl #1]
  403ee0:	tbnz	w0, #11, 403ec0 <ferror@plt+0x2850>
  403ee4:	mov	x20, #0x0                   	// #0
  403ee8:	mov	x19, #0x0                   	// #0
  403eec:	nop
  403ef0:	sub	w0, w21, #0x30
  403ef4:	str	q2, [sp, #80]
  403ef8:	bl	405e90 <ferror@plt+0x4820>
  403efc:	ldr	q2, [sp, #80]
  403f00:	mov	v1.16b, v2.16b
  403f04:	str	q2, [sp, #96]
  403f08:	bl	4056a8 <ferror@plt+0x4038>
  403f0c:	stp	x20, x19, [sp, #80]
  403f10:	mov	v1.16b, v0.16b
  403f14:	ldr	q0, [sp, #80]
  403f18:	bl	404250 <ferror@plt+0x2be0>
  403f1c:	str	q0, [sp, #80]
  403f20:	adrp	x0, 407000 <ferror@plt+0x5990>
  403f24:	add	x0, x0, #0x400
  403f28:	ldr	q2, [sp, #96]
  403f2c:	ldr	q1, [x0]
  403f30:	mov	v0.16b, v2.16b
  403f34:	bl	404d78 <ferror@plt+0x3708>
  403f38:	ldrb	w21, [x22, #1]!
  403f3c:	mov	v2.16b, v0.16b
  403f40:	ldp	x20, x19, [sp, #80]
  403f44:	ubfiz	x0, x21, #1, #8
  403f48:	ldrh	w0, [x23, x0]
  403f4c:	tbnz	w0, #11, 403ef0 <ferror@plt+0x2880>
  403f50:	cbz	w21, 403fec <ferror@plt+0x297c>
  403f54:	and	w21, w21, #0xfffffffd
  403f58:	and	w21, w21, #0xff
  403f5c:	cmp	w21, #0x2c
  403f60:	b.ne	404078 <ferror@plt+0x2a08>  // b.any
  403f64:	ldrb	w0, [x22, #1]
  403f68:	add	x22, x22, #0x1
  403f6c:	ubfiz	x1, x0, #1, #8
  403f70:	ldrh	w1, [x23, x1]
  403f74:	tbz	w1, #11, 403fe8 <ferror@plt+0x2978>
  403f78:	adrp	x1, 407000 <ferror@plt+0x5990>
  403f7c:	add	x1, x1, #0x3f0
  403f80:	ldr	q2, [x1]
  403f84:	nop
  403f88:	sub	w0, w0, #0x30
  403f8c:	str	q2, [sp, #80]
  403f90:	bl	405e90 <ferror@plt+0x4820>
  403f94:	ldr	q2, [sp, #80]
  403f98:	mov	v1.16b, v2.16b
  403f9c:	str	q2, [sp, #96]
  403fa0:	bl	4056a8 <ferror@plt+0x4038>
  403fa4:	stp	x20, x19, [sp, #80]
  403fa8:	mov	v1.16b, v0.16b
  403fac:	ldr	q0, [sp, #80]
  403fb0:	bl	404250 <ferror@plt+0x2be0>
  403fb4:	str	q0, [sp, #80]
  403fb8:	adrp	x0, 407000 <ferror@plt+0x5990>
  403fbc:	add	x0, x0, #0x400
  403fc0:	ldr	q2, [sp, #96]
  403fc4:	ldr	q1, [x0]
  403fc8:	mov	v0.16b, v2.16b
  403fcc:	bl	404d78 <ferror@plt+0x3708>
  403fd0:	mov	v2.16b, v0.16b
  403fd4:	ldrb	w0, [x22, #1]!
  403fd8:	ldp	x20, x19, [sp, #80]
  403fdc:	ubfiz	x1, x0, #1, #8
  403fe0:	ldrh	w1, [x23, x1]
  403fe4:	tbnz	w1, #11, 403f88 <ferror@plt+0x2918>
  403fe8:	cbnz	w0, 404054 <ferror@plt+0x29e4>
  403fec:	cmp	w26, #0x0
  403ff0:	eor	x0, x19, #0x8000000000000000
  403ff4:	csel	x0, x0, x19, ne  // ne = any
  403ff8:	stp	x20, x0, [sp, #80]
  403ffc:	ldr	q0, [sp, #80]
  404000:	bl	405f10 <ferror@plt+0x48a0>
  404004:	ldp	x19, x20, [sp, #16]
  404008:	ldp	x21, x22, [sp, #32]
  40400c:	ldp	x23, x24, [sp, #48]
  404010:	ldp	x25, x26, [sp, #64]
  404014:	ldp	x29, x30, [sp], #112
  404018:	ret
  40401c:	ldrb	w21, [x22, #1]
  404020:	add	x22, x22, #0x1
  404024:	ubfiz	x0, x21, #1, #8
  404028:	ldrh	w0, [x23, x0]
  40402c:	tbnz	w0, #11, 403eb0 <ferror@plt+0x2840>
  404030:	mov	x20, #0x0                   	// #0
  404034:	mov	x19, #0x0                   	// #0
  404038:	b	403f50 <ferror@plt+0x28e0>
  40403c:	ldrb	w21, [x22, #1]
  404040:	mov	w26, #0x1                   	// #1
  404044:	add	x22, x22, #0x1
  404048:	ubfiz	x0, x21, #1, #8
  40404c:	ldrh	w0, [x23, x0]
  404050:	b	403eac <ferror@plt+0x283c>
  404054:	bl	401610 <__errno_location@plt>
  404058:	mov	x1, x0
  40405c:	adrp	x2, 407000 <ferror@plt+0x5990>
  404060:	mov	x4, x24
  404064:	mov	x3, x25
  404068:	add	x2, x2, #0x3e0
  40406c:	ldr	w1, [x1]
  404070:	mov	w0, #0x1                   	// #1
  404074:	bl	401430 <error@plt>
  404078:	adrp	x2, 407000 <ferror@plt+0x5990>
  40407c:	mov	x4, x24
  404080:	mov	x3, x25
  404084:	add	x2, x2, #0x3e0
  404088:	mov	w1, #0x16                  	// #22
  40408c:	mov	w0, #0x1                   	// #1
  404090:	bl	401430 <error@plt>
  404094:	nop
  404098:	stp	x29, x30, [sp, #-32]!
  40409c:	mov	x29, sp
  4040a0:	stp	x19, x20, [sp, #16]
  4040a4:	mov	x19, x0
  4040a8:	bl	401490 <__fpending@plt>
  4040ac:	mov	x20, x0
  4040b0:	mov	x0, x19
  4040b4:	bl	401670 <ferror@plt>
  4040b8:	mov	w1, w0
  4040bc:	mov	x0, x19
  4040c0:	mov	w19, w1
  4040c4:	bl	4014b0 <fclose@plt>
  4040c8:	cbnz	w19, 4040f0 <ferror@plt+0x2a80>
  4040cc:	cbz	w0, 4040e4 <ferror@plt+0x2a74>
  4040d0:	cbnz	x20, 404114 <ferror@plt+0x2aa4>
  4040d4:	bl	401610 <__errno_location@plt>
  4040d8:	ldr	w0, [x0]
  4040dc:	cmp	w0, #0x9
  4040e0:	csetm	w0, ne  // ne = any
  4040e4:	ldp	x19, x20, [sp, #16]
  4040e8:	ldp	x29, x30, [sp], #32
  4040ec:	ret
  4040f0:	cbnz	w0, 404114 <ferror@plt+0x2aa4>
  4040f4:	bl	401610 <__errno_location@plt>
  4040f8:	mov	x1, x0
  4040fc:	mov	w0, #0xffffffff            	// #-1
  404100:	ldr	w2, [x1]
  404104:	cmp	w2, #0x20
  404108:	b.eq	4040e4 <ferror@plt+0x2a74>  // b.none
  40410c:	str	wzr, [x1]
  404110:	b	4040e4 <ferror@plt+0x2a74>
  404114:	mov	w0, #0xffffffff            	// #-1
  404118:	b	4040e4 <ferror@plt+0x2a74>
  40411c:	nop
  404120:	stp	x29, x30, [sp, #-48]!
  404124:	adrp	x0, 418000 <ferror@plt+0x16990>
  404128:	mov	x29, sp
  40412c:	stp	x19, x20, [sp, #16]
  404130:	ldr	x19, [x0, #424]
  404134:	str	x21, [sp, #32]
  404138:	mov	x0, x19
  40413c:	bl	401490 <__fpending@plt>
  404140:	mov	x21, x0
  404144:	mov	x0, x19
  404148:	bl	401670 <ferror@plt>
  40414c:	mov	w20, w0
  404150:	mov	x0, x19
  404154:	bl	4014b0 <fclose@plt>
  404158:	mov	w19, w0
  40415c:	cbnz	w20, 40422c <ferror@plt+0x2bbc>
  404160:	cbz	w0, 40417c <ferror@plt+0x2b0c>
  404164:	bl	401610 <__errno_location@plt>
  404168:	mov	x20, x0
  40416c:	ldr	w0, [x0]
  404170:	cbnz	x21, 4041d0 <ferror@plt+0x2b60>
  404174:	cmp	w0, #0x9
  404178:	b.ne	4041d0 <ferror@plt+0x2b60>  // b.any
  40417c:	adrp	x0, 418000 <ferror@plt+0x16990>
  404180:	ldr	x20, [x0, #400]
  404184:	mov	x0, x20
  404188:	bl	401490 <__fpending@plt>
  40418c:	mov	x21, x0
  404190:	mov	x0, x20
  404194:	bl	401670 <ferror@plt>
  404198:	mov	w19, w0
  40419c:	mov	x0, x20
  4041a0:	bl	4014b0 <fclose@plt>
  4041a4:	cbnz	w19, 40420c <ferror@plt+0x2b9c>
  4041a8:	cbz	w0, 4041c0 <ferror@plt+0x2b50>
  4041ac:	cbnz	x21, 404224 <ferror@plt+0x2bb4>
  4041b0:	bl	401610 <__errno_location@plt>
  4041b4:	ldr	w0, [x0]
  4041b8:	cmp	w0, #0x9
  4041bc:	b.ne	404224 <ferror@plt+0x2bb4>  // b.any
  4041c0:	ldp	x19, x20, [sp, #16]
  4041c4:	ldr	x21, [sp, #32]
  4041c8:	ldp	x29, x30, [sp], #48
  4041cc:	ret
  4041d0:	cmp	w0, #0x20
  4041d4:	b.eq	40417c <ferror@plt+0x2b0c>  // b.none
  4041d8:	mov	w2, #0x5                   	// #5
  4041dc:	adrp	x1, 407000 <ferror@plt+0x5990>
  4041e0:	mov	x0, #0x0                   	// #0
  4041e4:	add	x1, x1, #0x410
  4041e8:	bl	4015e0 <dcgettext@plt>
  4041ec:	mov	x3, x0
  4041f0:	ldr	w1, [x20]
  4041f4:	adrp	x2, 406000 <ferror@plt+0x4990>
  4041f8:	add	x2, x2, #0x4e0
  4041fc:	mov	w0, #0x0                   	// #0
  404200:	bl	401430 <error@plt>
  404204:	mov	w0, #0x1                   	// #1
  404208:	bl	4013f0 <_exit@plt>
  40420c:	cbnz	w0, 404224 <ferror@plt+0x2bb4>
  404210:	bl	401610 <__errno_location@plt>
  404214:	ldr	w1, [x0]
  404218:	cmp	w1, #0x20
  40421c:	b.eq	404224 <ferror@plt+0x2bb4>  // b.none
  404220:	str	wzr, [x0]
  404224:	mov	w0, #0x1                   	// #1
  404228:	bl	4013f0 <_exit@plt>
  40422c:	bl	401610 <__errno_location@plt>
  404230:	mov	x20, x0
  404234:	ldr	w0, [x0]
  404238:	cbnz	w19, 4041d0 <ferror@plt+0x2b60>
  40423c:	cmp	w0, #0x20
  404240:	b.eq	40417c <ferror@plt+0x2b0c>  // b.none
  404244:	str	wzr, [x20]
  404248:	b	4041d8 <ferror@plt+0x2b68>
  40424c:	nop
  404250:	stp	x29, x30, [sp, #-48]!
  404254:	mov	x29, sp
  404258:	str	q0, [sp, #16]
  40425c:	str	q1, [sp, #32]
  404260:	ldp	x4, x1, [sp, #16]
  404264:	ldp	x0, x3, [sp, #32]
  404268:	mrs	x15, fpcr
  40426c:	mov	x11, x0
  404270:	ubfiz	x0, x3, #3, #48
  404274:	lsr	x6, x1, #63
  404278:	lsr	x5, x3, #63
  40427c:	ubfiz	x2, x1, #3, #48
  404280:	orr	x9, x0, x11, lsr #61
  404284:	ubfx	x7, x1, #48, #15
  404288:	ubfx	x0, x3, #48, #15
  40428c:	mov	x12, x6
  404290:	and	w10, w6, #0xff
  404294:	mov	x16, x6
  404298:	cmp	x6, x5
  40429c:	orr	x2, x2, x4, lsr #61
  4042a0:	and	w6, w5, #0xff
  4042a4:	mov	x1, x7
  4042a8:	lsl	x8, x4, #3
  4042ac:	mov	x3, x0
  4042b0:	lsl	x13, x11, #3
  4042b4:	b.eq	404460 <ferror@plt+0x2df0>  // b.none
  4042b8:	sub	w0, w7, w0
  4042bc:	cmp	w0, #0x0
  4042c0:	b.le	40440c <ferror@plt+0x2d9c>
  4042c4:	cbz	x3, 4044c0 <ferror@plt+0x2e50>
  4042c8:	orr	x9, x9, #0x8000000000000
  4042cc:	mov	x3, #0x7fff                	// #32767
  4042d0:	cmp	x1, x3
  4042d4:	b.eq	4046c4 <ferror@plt+0x3054>  // b.none
  4042d8:	cmp	w0, #0x74
  4042dc:	b.gt	404748 <ferror@plt+0x30d8>
  4042e0:	cmp	w0, #0x3f
  4042e4:	b.gt	4048a8 <ferror@plt+0x3238>
  4042e8:	mov	w3, #0x40                  	// #64
  4042ec:	sub	w3, w3, w0
  4042f0:	lsr	x5, x13, x0
  4042f4:	lsl	x13, x13, x3
  4042f8:	cmp	x13, #0x0
  4042fc:	cset	x4, ne  // ne = any
  404300:	lsl	x3, x9, x3
  404304:	orr	x3, x3, x5
  404308:	lsr	x0, x9, x0
  40430c:	orr	x3, x3, x4
  404310:	sub	x2, x2, x0
  404314:	subs	x8, x8, x3
  404318:	sbc	x2, x2, xzr
  40431c:	and	x3, x2, #0x7ffffffffffff
  404320:	tbz	x2, #51, 404500 <ferror@plt+0x2e90>
  404324:	cbz	x3, 40472c <ferror@plt+0x30bc>
  404328:	clz	x0, x3
  40432c:	sub	w0, w0, #0xc
  404330:	neg	w2, w0
  404334:	lsl	x4, x3, x0
  404338:	lsl	x3, x8, x0
  40433c:	lsr	x8, x8, x2
  404340:	orr	x2, x8, x4
  404344:	cmp	x1, w0, sxtw
  404348:	sxtw	x4, w0
  40434c:	b.gt	40470c <ferror@plt+0x309c>
  404350:	sub	w1, w0, w1
  404354:	add	w0, w1, #0x1
  404358:	cmp	w0, #0x3f
  40435c:	b.gt	404870 <ferror@plt+0x3200>
  404360:	mov	w1, #0x40                  	// #64
  404364:	sub	w1, w1, w0
  404368:	lsr	x4, x3, x0
  40436c:	lsl	x3, x3, x1
  404370:	cmp	x3, #0x0
  404374:	lsl	x8, x2, x1
  404378:	cset	x1, ne  // ne = any
  40437c:	orr	x8, x8, x4
  404380:	lsr	x2, x2, x0
  404384:	orr	x8, x8, x1
  404388:	orr	x5, x8, x2
  40438c:	cbz	x5, 404514 <ferror@plt+0x2ea4>
  404390:	and	x3, x8, #0x7
  404394:	mov	x1, #0x0                   	// #0
  404398:	mov	w7, #0x1                   	// #1
  40439c:	cbz	x3, 404758 <ferror@plt+0x30e8>
  4043a0:	and	x3, x15, #0xc00000
  4043a4:	cmp	x3, #0x400, lsl #12
  4043a8:	b.eq	40469c <ferror@plt+0x302c>  // b.none
  4043ac:	cmp	x3, #0x800, lsl #12
  4043b0:	b.eq	40467c <ferror@plt+0x300c>  // b.none
  4043b4:	cbz	x3, 4046a8 <ferror@plt+0x3038>
  4043b8:	and	x3, x2, #0x8000000000000
  4043bc:	mov	w0, #0x10                  	// #16
  4043c0:	cbz	w7, 4043c8 <ferror@plt+0x2d58>
  4043c4:	orr	w0, w0, #0x8
  4043c8:	cbz	x3, 4046e0 <ferror@plt+0x3070>
  4043cc:	add	x1, x1, #0x1
  4043d0:	mov	x3, #0x7fff                	// #32767
  4043d4:	cmp	x1, x3
  4043d8:	b.eq	4045c4 <ferror@plt+0x2f54>  // b.none
  4043dc:	ubfx	x5, x2, #3, #48
  4043e0:	extr	x8, x2, x8, #3
  4043e4:	and	w1, w1, #0x7fff
  4043e8:	mov	x7, #0x0                   	// #0
  4043ec:	orr	w1, w1, w10, lsl #15
  4043f0:	bfxil	x7, x5, #0, #48
  4043f4:	fmov	d0, x8
  4043f8:	bfi	x7, x1, #48, #16
  4043fc:	fmov	v0.d[1], x7
  404400:	cbnz	w0, 404620 <ferror@plt+0x2fb0>
  404404:	ldp	x29, x30, [sp], #48
  404408:	ret
  40440c:	mov	x14, x5
  404410:	b.eq	40452c <ferror@plt+0x2ebc>  // b.none
  404414:	cbnz	x7, 4047b0 <ferror@plt+0x3140>
  404418:	orr	x1, x2, x8
  40441c:	cbz	x1, 4044dc <ferror@plt+0x2e6c>
  404420:	cmn	w0, #0x1
  404424:	b.eq	404bcc <ferror@plt+0x355c>  // b.none
  404428:	mov	x1, #0x7fff                	// #32767
  40442c:	mvn	w0, w0
  404430:	cmp	x3, x1
  404434:	b.ne	4047c4 <ferror@plt+0x3154>  // b.any
  404438:	orr	x0, x9, x13
  40443c:	cbnz	x0, 404b24 <ferror@plt+0x34b4>
  404440:	mov	x16, x14
  404444:	nop
  404448:	mov	x6, #0x0                   	// #0
  40444c:	fmov	d0, x6
  404450:	lsl	x16, x16, #63
  404454:	orr	x7, x16, #0x7fff000000000000
  404458:	fmov	v0.d[1], x7
  40445c:	b	404404 <ferror@plt+0x2d94>
  404460:	sub	w7, w7, w0
  404464:	cmp	w7, #0x0
  404468:	b.le	404634 <ferror@plt+0x2fc4>
  40446c:	cbz	x0, 404574 <ferror@plt+0x2f04>
  404470:	orr	x9, x9, #0x8000000000000
  404474:	mov	x0, #0x7fff                	// #32767
  404478:	cmp	x1, x0
  40447c:	b.eq	4046c4 <ferror@plt+0x3054>  // b.none
  404480:	cmp	w7, #0x74
  404484:	b.gt	404858 <ferror@plt+0x31e8>
  404488:	cmp	w7, #0x3f
  40448c:	b.gt	404958 <ferror@plt+0x32e8>
  404490:	mov	w0, #0x40                  	// #64
  404494:	sub	w0, w0, w7
  404498:	lsr	x5, x13, x7
  40449c:	lsl	x13, x13, x0
  4044a0:	cmp	x13, #0x0
  4044a4:	lsl	x3, x9, x0
  4044a8:	cset	x4, ne  // ne = any
  4044ac:	orr	x3, x3, x5
  4044b0:	lsr	x0, x9, x7
  4044b4:	orr	x3, x3, x4
  4044b8:	add	x2, x2, x0
  4044bc:	b	404864 <ferror@plt+0x31f4>
  4044c0:	orr	x3, x9, x13
  4044c4:	cbz	x3, 404834 <ferror@plt+0x31c4>
  4044c8:	subs	w0, w0, #0x1
  4044cc:	b.ne	4042cc <ferror@plt+0x2c5c>  // b.any
  4044d0:	subs	x8, x8, x13
  4044d4:	sbc	x2, x2, x9
  4044d8:	b	40431c <ferror@plt+0x2cac>
  4044dc:	mov	x0, #0x7fff                	// #32767
  4044e0:	cmp	x3, x0
  4044e4:	b.eq	404c18 <ferror@plt+0x35a8>  // b.none
  4044e8:	mov	w10, w6
  4044ec:	mov	x2, x9
  4044f0:	mov	x8, x13
  4044f4:	mov	x1, x3
  4044f8:	mov	x12, x5
  4044fc:	nop
  404500:	orr	x5, x8, x2
  404504:	and	x3, x8, #0x7
  404508:	mov	w7, #0x0                   	// #0
  40450c:	cbnz	x1, 40439c <ferror@plt+0x2d2c>
  404510:	cbnz	x5, 404390 <ferror@plt+0x2d20>
  404514:	mov	x8, #0x0                   	// #0
  404518:	mov	x1, #0x0                   	// #0
  40451c:	mov	w0, #0x0                   	// #0
  404520:	and	x5, x5, #0xffffffffffff
  404524:	and	w1, w1, #0x7fff
  404528:	b	4043e8 <ferror@plt+0x2d78>
  40452c:	add	x5, x7, #0x1
  404530:	tst	x5, #0x7ffe
  404534:	b.ne	404804 <ferror@plt+0x3194>  // b.any
  404538:	orr	x7, x2, x8
  40453c:	orr	x5, x9, x13
  404540:	cbnz	x1, 4049c4 <ferror@plt+0x3354>
  404544:	cbz	x7, 404a6c <ferror@plt+0x33fc>
  404548:	cbz	x5, 404a80 <ferror@plt+0x3410>
  40454c:	subs	x4, x8, x13
  404550:	cmp	x8, x13
  404554:	sbc	x3, x2, x9
  404558:	tbz	x3, #51, 404c4c <ferror@plt+0x35dc>
  40455c:	subs	x8, x13, x8
  404560:	mov	w10, w6
  404564:	sbc	x2, x9, x2
  404568:	mov	x12, x14
  40456c:	orr	x5, x8, x2
  404570:	b	40438c <ferror@plt+0x2d1c>
  404574:	orr	x0, x9, x13
  404578:	cbz	x0, 404a4c <ferror@plt+0x33dc>
  40457c:	subs	w7, w7, #0x1
  404580:	b.ne	404474 <ferror@plt+0x2e04>  // b.any
  404584:	adds	x8, x8, x13
  404588:	adc	x2, x9, x2
  40458c:	nop
  404590:	tbz	x2, #51, 404500 <ferror@plt+0x2e90>
  404594:	add	x1, x1, #0x1
  404598:	mov	x0, #0x7fff                	// #32767
  40459c:	cmp	x1, x0
  4045a0:	b.eq	404a8c <ferror@plt+0x341c>  // b.none
  4045a4:	and	x0, x8, #0x1
  4045a8:	and	x3, x2, #0xfff7ffffffffffff
  4045ac:	orr	x8, x0, x8, lsr #1
  4045b0:	mov	w7, #0x0                   	// #0
  4045b4:	orr	x8, x8, x2, lsl #63
  4045b8:	lsr	x2, x3, #1
  4045bc:	and	x3, x8, #0x7
  4045c0:	b	40439c <ferror@plt+0x2d2c>
  4045c4:	and	x3, x15, #0xc00000
  4045c8:	cbz	x3, 404600 <ferror@plt+0x2f90>
  4045cc:	cmp	x3, #0x400, lsl #12
  4045d0:	b.eq	4045f8 <ferror@plt+0x2f88>  // b.none
  4045d4:	cmp	x3, #0x800, lsl #12
  4045d8:	csel	w12, w12, wzr, eq  // eq = none
  4045dc:	cbnz	w12, 404600 <ferror@plt+0x2f90>
  4045e0:	mov	w1, #0x14                  	// #20
  4045e4:	mov	x8, #0xffffffffffffffff    	// #-1
  4045e8:	orr	w0, w0, w1
  4045ec:	mov	x5, #0x1fffffffffffffff    	// #2305843009213693951
  4045f0:	mov	x1, #0x7ffe                	// #32766
  4045f4:	b	404520 <ferror@plt+0x2eb0>
  4045f8:	cbnz	x12, 4045e0 <ferror@plt+0x2f70>
  4045fc:	nop
  404600:	mov	w1, #0x14                  	// #20
  404604:	and	x16, x10, #0xff
  404608:	orr	w0, w0, w1
  40460c:	mov	x6, #0x0                   	// #0
  404610:	fmov	d0, x6
  404614:	lsl	x16, x16, #63
  404618:	orr	x7, x16, #0x7fff000000000000
  40461c:	fmov	v0.d[1], x7
  404620:	str	q0, [sp, #16]
  404624:	bl	406230 <ferror@plt+0x4bc0>
  404628:	ldr	q0, [sp, #16]
  40462c:	ldp	x29, x30, [sp], #48
  404630:	ret
  404634:	b.eq	404774 <ferror@plt+0x3104>  // b.none
  404638:	cbnz	x1, 4048f8 <ferror@plt+0x3288>
  40463c:	orr	x0, x2, x8
  404640:	cbz	x0, 404b64 <ferror@plt+0x34f4>
  404644:	cmn	w7, #0x1
  404648:	b.eq	404cc4 <ferror@plt+0x3654>  // b.none
  40464c:	mov	x0, #0x7fff                	// #32767
  404650:	mvn	w7, w7
  404654:	cmp	x3, x0
  404658:	b.ne	40490c <ferror@plt+0x329c>  // b.any
  40465c:	orr	x0, x9, x13
  404660:	cbz	x0, 404448 <ferror@plt+0x2dd8>
  404664:	lsr	x7, x9, #50
  404668:	mov	x8, x13
  40466c:	eor	x7, x7, #0x1
  404670:	mov	x2, x9
  404674:	and	w7, w7, #0x1
  404678:	b	4046d8 <ferror@plt+0x3068>
  40467c:	mov	w0, #0x10                  	// #16
  404680:	cbz	x12, 40468c <ferror@plt+0x301c>
  404684:	adds	x8, x8, #0x8
  404688:	cinc	x2, x2, cs  // cs = hs, nlast
  40468c:	and	x3, x2, #0x8000000000000
  404690:	cbz	w7, 4043c8 <ferror@plt+0x2d58>
  404694:	orr	w0, w0, #0x8
  404698:	b	4043c8 <ferror@plt+0x2d58>
  40469c:	mov	w0, #0x10                  	// #16
  4046a0:	cbnz	x12, 40468c <ferror@plt+0x301c>
  4046a4:	b	404684 <ferror@plt+0x3014>
  4046a8:	and	x3, x8, #0xf
  4046ac:	mov	w0, #0x10                  	// #16
  4046b0:	cmp	x3, #0x4
  4046b4:	b.eq	40468c <ferror@plt+0x301c>  // b.none
  4046b8:	adds	x8, x8, #0x4
  4046bc:	cinc	x2, x2, cs  // cs = hs, nlast
  4046c0:	b	40468c <ferror@plt+0x301c>
  4046c4:	orr	x0, x2, x8
  4046c8:	cbz	x0, 404448 <ferror@plt+0x2dd8>
  4046cc:	lsr	x7, x2, #50
  4046d0:	eor	x7, x7, #0x1
  4046d4:	and	w7, w7, #0x1
  4046d8:	mov	w0, w7
  4046dc:	mov	x1, #0x7fff                	// #32767
  4046e0:	lsr	x5, x2, #3
  4046e4:	extr	x8, x2, x8, #3
  4046e8:	mov	x2, #0x7fff                	// #32767
  4046ec:	cmp	x1, x2
  4046f0:	b.ne	404520 <ferror@plt+0x2eb0>  // b.any
  4046f4:	orr	x1, x5, x8
  4046f8:	cbz	x1, 404d64 <ferror@plt+0x36f4>
  4046fc:	orr	x5, x5, #0x800000000000
  404700:	mov	w1, #0x7fff                	// #32767
  404704:	and	x5, x5, #0xffffffffffff
  404708:	b	4043e8 <ferror@plt+0x2d78>
  40470c:	mov	x8, x3
  404710:	and	x2, x2, #0xfff7ffffffffffff
  404714:	sub	x1, x1, x4
  404718:	orr	x5, x8, x2
  40471c:	and	x3, x8, #0x7
  404720:	mov	w7, #0x0                   	// #0
  404724:	cbz	x1, 404510 <ferror@plt+0x2ea0>
  404728:	b	40439c <ferror@plt+0x2d2c>
  40472c:	clz	x2, x8
  404730:	add	w0, w2, #0x34
  404734:	cmp	w0, #0x3f
  404738:	b.le	404330 <ferror@plt+0x2cc0>
  40473c:	sub	w2, w2, #0xc
  404740:	lsl	x2, x8, x2
  404744:	b	404344 <ferror@plt+0x2cd4>
  404748:	orr	x0, x9, x13
  40474c:	cmp	x0, #0x0
  404750:	cset	x3, ne  // ne = any
  404754:	b	404314 <ferror@plt+0x2ca4>
  404758:	and	x3, x2, #0x8000000000000
  40475c:	mov	w0, #0x0                   	// #0
  404760:	cbz	w7, 4043c8 <ferror@plt+0x2d58>
  404764:	mov	w0, #0x0                   	// #0
  404768:	tbz	w15, #11, 4043c8 <ferror@plt+0x2d58>
  40476c:	orr	w0, w0, #0x8
  404770:	b	4043c8 <ferror@plt+0x2d58>
  404774:	add	x0, x1, #0x1
  404778:	tst	x0, #0x7ffe
  40477c:	b.ne	404984 <ferror@plt+0x3314>  // b.any
  404780:	orr	x14, x2, x8
  404784:	cbnz	x1, 404b40 <ferror@plt+0x34d0>
  404788:	orr	x5, x9, x13
  40478c:	cbz	x14, 404b94 <ferror@plt+0x3524>
  404790:	cbz	x5, 404a80 <ferror@plt+0x3410>
  404794:	adds	x8, x8, x13
  404798:	adc	x2, x9, x2
  40479c:	tbz	x2, #51, 40456c <ferror@plt+0x2efc>
  4047a0:	and	x2, x2, #0xfff7ffffffffffff
  4047a4:	and	x3, x8, #0x7
  4047a8:	mov	x1, #0x1                   	// #1
  4047ac:	b	40439c <ferror@plt+0x2d2c>
  4047b0:	mov	x1, #0x7fff                	// #32767
  4047b4:	neg	w0, w0
  4047b8:	orr	x2, x2, #0x8000000000000
  4047bc:	cmp	x3, x1
  4047c0:	b.eq	404438 <ferror@plt+0x2dc8>  // b.none
  4047c4:	cmp	w0, #0x74
  4047c8:	b.gt	4048d4 <ferror@plt+0x3264>
  4047cc:	cmp	w0, #0x3f
  4047d0:	b.gt	404af0 <ferror@plt+0x3480>
  4047d4:	mov	w1, #0x40                  	// #64
  4047d8:	sub	w1, w1, w0
  4047dc:	lsr	x4, x8, x0
  4047e0:	lsl	x8, x8, x1
  4047e4:	cmp	x8, #0x0
  4047e8:	lsl	x8, x2, x1
  4047ec:	cset	x1, ne  // ne = any
  4047f0:	orr	x8, x8, x4
  4047f4:	lsr	x0, x2, x0
  4047f8:	orr	x8, x8, x1
  4047fc:	sub	x9, x9, x0
  404800:	b	4048e0 <ferror@plt+0x3270>
  404804:	subs	x4, x8, x13
  404808:	cmp	x8, x13
  40480c:	sbc	x3, x2, x9
  404810:	tbnz	x3, #51, 4049ac <ferror@plt+0x333c>
  404814:	orr	x5, x4, x3
  404818:	cbnz	x5, 404ad8 <ferror@plt+0x3468>
  40481c:	and	x15, x15, #0xc00000
  404820:	mov	x8, #0x0                   	// #0
  404824:	cmp	x15, #0x800, lsl #12
  404828:	mov	x1, #0x0                   	// #0
  40482c:	cset	w10, eq  // eq = none
  404830:	b	404520 <ferror@plt+0x2eb0>
  404834:	mov	x0, #0x7fff                	// #32767
  404838:	cmp	x7, x0
  40483c:	b.ne	404500 <ferror@plt+0x2e90>  // b.any
  404840:	orr	x0, x2, x8
  404844:	cbnz	x0, 4046cc <ferror@plt+0x305c>
  404848:	mov	x8, #0x0                   	// #0
  40484c:	mov	x5, #0x0                   	// #0
  404850:	mov	w0, #0x0                   	// #0
  404854:	b	4046f4 <ferror@plt+0x3084>
  404858:	orr	x0, x9, x13
  40485c:	cmp	x0, #0x0
  404860:	cset	x3, ne  // ne = any
  404864:	adds	x8, x3, x8
  404868:	cinc	x2, x2, cs  // cs = hs, nlast
  40486c:	b	404590 <ferror@plt+0x2f20>
  404870:	mov	w4, #0x80                  	// #128
  404874:	sub	w4, w4, w0
  404878:	cmp	w0, #0x40
  40487c:	sub	w8, w1, #0x3f
  404880:	lsl	x0, x2, x4
  404884:	orr	x0, x3, x0
  404888:	csel	x3, x0, x3, ne  // ne = any
  40488c:	lsr	x8, x2, x8
  404890:	cmp	x3, #0x0
  404894:	mov	x2, #0x0                   	// #0
  404898:	cset	x0, ne  // ne = any
  40489c:	orr	x8, x0, x8
  4048a0:	mov	x5, x8
  4048a4:	b	40438c <ferror@plt+0x2d1c>
  4048a8:	mov	w4, #0x80                  	// #128
  4048ac:	sub	w4, w4, w0
  4048b0:	subs	w0, w0, #0x40
  4048b4:	lsl	x4, x9, x4
  4048b8:	orr	x4, x13, x4
  4048bc:	csel	x13, x4, x13, ne  // ne = any
  4048c0:	lsr	x0, x9, x0
  4048c4:	cmp	x13, #0x0
  4048c8:	cset	x3, ne  // ne = any
  4048cc:	orr	x3, x3, x0
  4048d0:	b	404314 <ferror@plt+0x2ca4>
  4048d4:	orr	x2, x2, x8
  4048d8:	cmp	x2, #0x0
  4048dc:	cset	x8, ne  // ne = any
  4048e0:	subs	x8, x13, x8
  4048e4:	mov	w10, w6
  4048e8:	sbc	x2, x9, xzr
  4048ec:	mov	x1, x3
  4048f0:	mov	x12, x14
  4048f4:	b	40431c <ferror@plt+0x2cac>
  4048f8:	mov	x0, #0x7fff                	// #32767
  4048fc:	neg	w7, w7
  404900:	orr	x2, x2, #0x8000000000000
  404904:	cmp	x3, x0
  404908:	b.eq	40465c <ferror@plt+0x2fec>  // b.none
  40490c:	cmp	w7, #0x74
  404910:	b.gt	404ae0 <ferror@plt+0x3470>
  404914:	cmp	w7, #0x3f
  404918:	b.gt	404ba0 <ferror@plt+0x3530>
  40491c:	mov	w1, #0x40                  	// #64
  404920:	sub	w1, w1, w7
  404924:	lsr	x4, x8, x7
  404928:	lsl	x8, x8, x1
  40492c:	cmp	x8, #0x0
  404930:	cset	x0, ne  // ne = any
  404934:	lsl	x8, x2, x1
  404938:	orr	x8, x8, x4
  40493c:	lsr	x7, x2, x7
  404940:	orr	x8, x8, x0
  404944:	add	x9, x9, x7
  404948:	adds	x8, x8, x13
  40494c:	mov	x1, x3
  404950:	cinc	x2, x9, cs  // cs = hs, nlast
  404954:	b	404590 <ferror@plt+0x2f20>
  404958:	mov	w3, #0x80                  	// #128
  40495c:	sub	w3, w3, w7
  404960:	subs	w0, w7, #0x40
  404964:	lsl	x3, x9, x3
  404968:	orr	x3, x13, x3
  40496c:	csel	x13, x3, x13, ne  // ne = any
  404970:	lsr	x0, x9, x0
  404974:	cmp	x13, #0x0
  404978:	cset	x3, ne  // ne = any
  40497c:	orr	x3, x3, x0
  404980:	b	404864 <ferror@plt+0x31f4>
  404984:	mov	x1, #0x7fff                	// #32767
  404988:	cmp	x0, x1
  40498c:	b.eq	404be8 <ferror@plt+0x3578>  // b.none
  404990:	adds	x8, x8, x13
  404994:	mov	x1, x0
  404998:	adc	x2, x9, x2
  40499c:	ubfx	x3, x8, #1, #3
  4049a0:	extr	x8, x2, x8, #1
  4049a4:	lsr	x2, x2, #1
  4049a8:	b	40439c <ferror@plt+0x2d2c>
  4049ac:	cmp	x13, x8
  4049b0:	mov	w10, w6
  4049b4:	sbc	x3, x9, x2
  4049b8:	sub	x8, x13, x8
  4049bc:	mov	x12, x14
  4049c0:	b	404324 <ferror@plt+0x2cb4>
  4049c4:	mov	x12, #0x7fff                	// #32767
  4049c8:	cmp	x1, x12
  4049cc:	b.eq	4049f8 <ferror@plt+0x3388>  // b.none
  4049d0:	cmp	x3, x12
  4049d4:	b.eq	404c28 <ferror@plt+0x35b8>  // b.none
  4049d8:	cbnz	x7, 404a10 <ferror@plt+0x33a0>
  4049dc:	mov	w7, w0
  4049e0:	cbnz	x5, 404d08 <ferror@plt+0x3698>
  4049e4:	mov	x8, #0xffffffffffffffff    	// #-1
  4049e8:	mov	x5, #0xffffffffffff        	// #281474976710655
  4049ec:	mov	w0, #0x1                   	// #1
  4049f0:	mov	w10, #0x0                   	// #0
  4049f4:	b	4046fc <ferror@plt+0x308c>
  4049f8:	cbz	x7, 404d24 <ferror@plt+0x36b4>
  4049fc:	lsr	x0, x2, #50
  404a00:	cmp	x3, x1
  404a04:	eor	x0, x0, #0x1
  404a08:	and	w0, w0, #0x1
  404a0c:	b.eq	404c28 <ferror@plt+0x35b8>  // b.none
  404a10:	cbz	x5, 404c44 <ferror@plt+0x35d4>
  404a14:	bfi	x4, x2, #61, #3
  404a18:	lsr	x5, x2, #3
  404a1c:	mov	x8, x4
  404a20:	tbz	x2, #50, 404a3c <ferror@plt+0x33cc>
  404a24:	lsr	x1, x9, #3
  404a28:	tbnz	x9, #50, 404a3c <ferror@plt+0x33cc>
  404a2c:	mov	x8, x11
  404a30:	mov	w10, w6
  404a34:	bfi	x8, x9, #61, #3
  404a38:	mov	x5, x1
  404a3c:	extr	x5, x5, x8, #61
  404a40:	bfi	x8, x5, #61, #3
  404a44:	lsr	x5, x5, #3
  404a48:	b	4046f4 <ferror@plt+0x3084>
  404a4c:	mov	x0, #0x7fff                	// #32767
  404a50:	cmp	x1, x0
  404a54:	b.ne	404500 <ferror@plt+0x2e90>  // b.any
  404a58:	orr	x0, x2, x8
  404a5c:	cbz	x0, 404848 <ferror@plt+0x31d8>
  404a60:	lsr	x7, x2, #50
  404a64:	eor	w7, w7, #0x1
  404a68:	b	4046d8 <ferror@plt+0x3068>
  404a6c:	cbz	x5, 404b80 <ferror@plt+0x3510>
  404a70:	mov	w10, w6
  404a74:	mov	x2, x9
  404a78:	mov	x8, x13
  404a7c:	mov	x12, x14
  404a80:	mov	x1, #0x0                   	// #0
  404a84:	mov	x3, #0x0                   	// #0
  404a88:	b	404764 <ferror@plt+0x30f4>
  404a8c:	ands	x3, x15, #0xc00000
  404a90:	b.eq	404b1c <ferror@plt+0x34ac>  // b.none
  404a94:	cmp	x3, #0x400, lsl #12
  404a98:	eor	w0, w10, #0x1
  404a9c:	cset	w1, eq  // eq = none
  404aa0:	tst	w1, w0
  404aa4:	b.ne	404d40 <ferror@plt+0x36d0>  // b.any
  404aa8:	cmp	x3, #0x800, lsl #12
  404aac:	b.eq	404cec <ferror@plt+0x367c>  // b.none
  404ab0:	cmp	x3, #0x400, lsl #12
  404ab4:	mov	w0, #0x14                  	// #20
  404ab8:	b.ne	4045c8 <ferror@plt+0x2f58>  // b.any
  404abc:	mov	x2, #0xffffffffffffffff    	// #-1
  404ac0:	mov	x1, #0x7ffe                	// #32766
  404ac4:	mov	x8, x2
  404ac8:	mov	w7, #0x0                   	// #0
  404acc:	mov	w0, #0x14                  	// #20
  404ad0:	cbnz	x12, 40468c <ferror@plt+0x301c>
  404ad4:	b	404684 <ferror@plt+0x3014>
  404ad8:	mov	x8, x4
  404adc:	b	404324 <ferror@plt+0x2cb4>
  404ae0:	orr	x2, x2, x8
  404ae4:	cmp	x2, #0x0
  404ae8:	cset	x8, ne  // ne = any
  404aec:	b	404948 <ferror@plt+0x32d8>
  404af0:	mov	w1, #0x80                  	// #128
  404af4:	sub	w1, w1, w0
  404af8:	subs	w0, w0, #0x40
  404afc:	lsl	x1, x2, x1
  404b00:	orr	x1, x8, x1
  404b04:	csel	x8, x1, x8, ne  // ne = any
  404b08:	lsr	x2, x2, x0
  404b0c:	cmp	x8, #0x0
  404b10:	cset	x8, ne  // ne = any
  404b14:	orr	x8, x8, x2
  404b18:	b	4048e0 <ferror@plt+0x3270>
  404b1c:	mov	w0, #0x14                  	// #20
  404b20:	b	40460c <ferror@plt+0x2f9c>
  404b24:	lsr	x7, x9, #50
  404b28:	mov	w10, w6
  404b2c:	eor	x7, x7, #0x1
  404b30:	mov	x8, x13
  404b34:	and	w7, w7, #0x1
  404b38:	mov	x2, x9
  404b3c:	b	4046d8 <ferror@plt+0x3068>
  404b40:	mov	x0, #0x7fff                	// #32767
  404b44:	cmp	x1, x0
  404b48:	b.eq	404c68 <ferror@plt+0x35f8>  // b.none
  404b4c:	cmp	x3, x0
  404b50:	b.eq	404cdc <ferror@plt+0x366c>  // b.none
  404b54:	cbnz	x14, 404c80 <ferror@plt+0x3610>
  404b58:	mov	x2, x9
  404b5c:	mov	x8, x13
  404b60:	b	4046d8 <ferror@plt+0x3068>
  404b64:	mov	x0, #0x7fff                	// #32767
  404b68:	cmp	x3, x0
  404b6c:	b.eq	404d18 <ferror@plt+0x36a8>  // b.none
  404b70:	mov	x2, x9
  404b74:	mov	x8, x13
  404b78:	mov	x1, x3
  404b7c:	b	404500 <ferror@plt+0x2e90>
  404b80:	and	x15, x15, #0xc00000
  404b84:	mov	x8, #0x0                   	// #0
  404b88:	cmp	x15, #0x800, lsl #12
  404b8c:	cset	w10, eq  // eq = none
  404b90:	b	404520 <ferror@plt+0x2eb0>
  404b94:	mov	x2, x9
  404b98:	mov	x8, x13
  404b9c:	b	40438c <ferror@plt+0x2d1c>
  404ba0:	mov	w0, #0x80                  	// #128
  404ba4:	sub	w0, w0, w7
  404ba8:	subs	w7, w7, #0x40
  404bac:	lsl	x0, x2, x0
  404bb0:	orr	x0, x8, x0
  404bb4:	csel	x8, x0, x8, ne  // ne = any
  404bb8:	lsr	x2, x2, x7
  404bbc:	cmp	x8, #0x0
  404bc0:	cset	x8, ne  // ne = any
  404bc4:	orr	x8, x8, x2
  404bc8:	b	404948 <ferror@plt+0x32d8>
  404bcc:	cmp	x13, x8
  404bd0:	mov	w10, w6
  404bd4:	sbc	x2, x9, x2
  404bd8:	sub	x8, x13, x8
  404bdc:	mov	x1, x3
  404be0:	mov	x12, x5
  404be4:	b	40431c <ferror@plt+0x2cac>
  404be8:	ands	x3, x15, #0xc00000
  404bec:	b.eq	404b1c <ferror@plt+0x34ac>  // b.none
  404bf0:	cmp	x3, #0x400, lsl #12
  404bf4:	eor	w0, w10, #0x1
  404bf8:	csel	w0, w0, wzr, eq  // eq = none
  404bfc:	cbnz	w0, 404d40 <ferror@plt+0x36d0>
  404c00:	cmp	x3, #0x800, lsl #12
  404c04:	b.ne	404ab0 <ferror@plt+0x3440>  // b.any
  404c08:	cbz	x12, 404cf0 <ferror@plt+0x3680>
  404c0c:	mov	w0, #0x14                  	// #20
  404c10:	mov	x16, #0x1                   	// #1
  404c14:	b	40460c <ferror@plt+0x2f9c>
  404c18:	orr	x0, x9, x13
  404c1c:	cbnz	x0, 404b24 <ferror@plt+0x34b4>
  404c20:	mov	w10, w6
  404c24:	b	404848 <ferror@plt+0x31d8>
  404c28:	cbz	x5, 404d34 <ferror@plt+0x36c4>
  404c2c:	tst	x9, #0x4000000000000
  404c30:	csinc	w0, w0, wzr, ne  // ne = any
  404c34:	cbnz	x7, 404a14 <ferror@plt+0x33a4>
  404c38:	mov	w10, w6
  404c3c:	mov	x2, x9
  404c40:	mov	x8, x13
  404c44:	mov	w7, w0
  404c48:	b	4046d8 <ferror@plt+0x3068>
  404c4c:	orr	x5, x4, x3
  404c50:	cbz	x5, 404b80 <ferror@plt+0x3510>
  404c54:	mov	x2, x3
  404c58:	mov	x8, x4
  404c5c:	and	x3, x4, #0x7
  404c60:	mov	w7, #0x1                   	// #1
  404c64:	b	40439c <ferror@plt+0x2d2c>
  404c68:	cbz	x14, 404cd4 <ferror@plt+0x3664>
  404c6c:	lsr	x7, x2, #50
  404c70:	cmp	x3, x1
  404c74:	eor	x7, x7, #0x1
  404c78:	and	w7, w7, #0x1
  404c7c:	b.eq	404d4c <ferror@plt+0x36dc>  // b.none
  404c80:	orr	x13, x9, x13
  404c84:	cbz	x13, 4046d8 <ferror@plt+0x3068>
  404c88:	bfi	x4, x2, #61, #3
  404c8c:	lsr	x5, x2, #3
  404c90:	mov	x8, x4
  404c94:	tbz	x2, #50, 404cb0 <ferror@plt+0x3640>
  404c98:	lsr	x0, x9, #3
  404c9c:	tbnz	x9, #50, 404cb0 <ferror@plt+0x3640>
  404ca0:	and	x8, x11, #0x1fffffffffffffff
  404ca4:	mov	w10, w6
  404ca8:	orr	x8, x8, x9, lsl #61
  404cac:	mov	x5, x0
  404cb0:	mov	w0, w7
  404cb4:	extr	x5, x5, x8, #61
  404cb8:	bfi	x8, x5, #61, #3
  404cbc:	lsr	x5, x5, #3
  404cc0:	b	4046f4 <ferror@plt+0x3084>
  404cc4:	adds	x8, x8, x13
  404cc8:	mov	x1, x3
  404ccc:	adc	x2, x9, x2
  404cd0:	b	404590 <ferror@plt+0x2f20>
  404cd4:	cmp	x3, x1
  404cd8:	b.ne	404b58 <ferror@plt+0x34e8>  // b.any
  404cdc:	orr	x0, x9, x13
  404ce0:	cbnz	x0, 404d54 <ferror@plt+0x36e4>
  404ce4:	cbz	x14, 404848 <ferror@plt+0x31d8>
  404ce8:	b	4046d8 <ferror@plt+0x3068>
  404cec:	cbnz	x16, 404c0c <ferror@plt+0x359c>
  404cf0:	mov	x2, #0xffffffffffffffff    	// #-1
  404cf4:	mov	w10, #0x0                   	// #0
  404cf8:	mov	x8, x2
  404cfc:	mov	x1, #0x7ffe                	// #32766
  404d00:	mov	w0, #0x14                  	// #20
  404d04:	b	4043cc <ferror@plt+0x2d5c>
  404d08:	mov	w10, w6
  404d0c:	mov	x2, x9
  404d10:	mov	x8, x13
  404d14:	b	4046d8 <ferror@plt+0x3068>
  404d18:	orr	x0, x9, x13
  404d1c:	cbz	x0, 404848 <ferror@plt+0x31d8>
  404d20:	b	404664 <ferror@plt+0x2ff4>
  404d24:	cmp	x3, x1
  404d28:	b.eq	404c28 <ferror@plt+0x35b8>  // b.none
  404d2c:	mov	w7, #0x0                   	// #0
  404d30:	b	4049e0 <ferror@plt+0x3370>
  404d34:	cbnz	x7, 404c44 <ferror@plt+0x35d4>
  404d38:	mov	w7, w0
  404d3c:	b	4049e0 <ferror@plt+0x3370>
  404d40:	mov	w0, #0x14                  	// #20
  404d44:	mov	x16, #0x0                   	// #0
  404d48:	b	40460c <ferror@plt+0x2f9c>
  404d4c:	orr	x0, x9, x13
  404d50:	cbz	x0, 4046d8 <ferror@plt+0x3068>
  404d54:	tst	x9, #0x4000000000000
  404d58:	csinc	w7, w7, wzr, ne  // ne = any
  404d5c:	cbnz	x14, 404c88 <ferror@plt+0x3618>
  404d60:	b	404b58 <ferror@plt+0x34e8>
  404d64:	mov	x8, #0x0                   	// #0
  404d68:	mov	w1, #0x7fff                	// #32767
  404d6c:	mov	x5, #0x0                   	// #0
  404d70:	b	4043e8 <ferror@plt+0x2d78>
  404d74:	nop
  404d78:	stp	x29, x30, [sp, #-48]!
  404d7c:	mov	x29, sp
  404d80:	str	q0, [sp, #16]
  404d84:	str	q1, [sp, #32]
  404d88:	ldp	x2, x0, [sp, #16]
  404d8c:	ldp	x5, x3, [sp, #32]
  404d90:	mrs	x11, fpcr
  404d94:	lsr	x1, x0, #63
  404d98:	ubfx	x6, x0, #0, #48
  404d9c:	and	w13, w1, #0xff
  404da0:	mov	x9, x1
  404da4:	ubfx	x7, x0, #48, #15
  404da8:	cbz	w7, 4051c0 <ferror@plt+0x3b50>
  404dac:	mov	w1, #0x7fff                	// #32767
  404db0:	cmp	w7, w1
  404db4:	b.eq	405200 <ferror@plt+0x3b90>  // b.none
  404db8:	and	x7, x7, #0xffff
  404dbc:	extr	x6, x6, x2, #61
  404dc0:	mov	x15, #0xffffffffffffc001    	// #-16383
  404dc4:	orr	x4, x6, #0x8000000000000
  404dc8:	add	x7, x7, x15
  404dcc:	lsl	x2, x2, #3
  404dd0:	mov	x14, #0x2                   	// #2
  404dd4:	mov	x12, #0x1                   	// #1
  404dd8:	mov	x1, #0x3                   	// #3
  404ddc:	mov	x16, #0x0                   	// #0
  404de0:	mov	x17, #0x0                   	// #0
  404de4:	mov	w0, #0x0                   	// #0
  404de8:	lsr	x8, x3, #63
  404dec:	ubfx	x6, x3, #0, #48
  404df0:	and	w15, w8, #0xff
  404df4:	ubfx	x10, x3, #48, #15
  404df8:	cbz	w10, 405178 <ferror@plt+0x3b08>
  404dfc:	mov	w12, #0x7fff                	// #32767
  404e00:	cmp	w10, w12
  404e04:	b.eq	405144 <ferror@plt+0x3ad4>  // b.none
  404e08:	and	x10, x10, #0xffff
  404e0c:	extr	x6, x6, x5, #61
  404e10:	mov	x14, #0xffffffffffffc001    	// #-16383
  404e14:	add	x10, x10, x14
  404e18:	orr	x6, x6, #0x8000000000000
  404e1c:	sub	x7, x7, x10
  404e20:	lsl	x5, x5, #3
  404e24:	mov	x1, x16
  404e28:	mov	x3, #0x0                   	// #0
  404e2c:	eor	w10, w13, w15
  404e30:	cmp	x1, #0x9
  404e34:	and	x12, x10, #0xff
  404e38:	mov	x14, x12
  404e3c:	b.gt	404f04 <ferror@plt+0x3894>
  404e40:	cmp	x1, #0x7
  404e44:	b.gt	4052bc <ferror@plt+0x3c4c>
  404e48:	cmp	x1, #0x3
  404e4c:	b.eq	404e68 <ferror@plt+0x37f8>  // b.none
  404e50:	b.le	404f2c <ferror@plt+0x38bc>
  404e54:	cmp	x1, #0x5
  404e58:	b.eq	404f14 <ferror@plt+0x38a4>  // b.none
  404e5c:	b.le	404f5c <ferror@plt+0x38ec>
  404e60:	cmp	x1, #0x6
  404e64:	b.eq	404ed0 <ferror@plt+0x3860>  // b.none
  404e68:	cmp	x3, #0x1
  404e6c:	b.eq	404ecc <ferror@plt+0x385c>  // b.none
  404e70:	cbz	x3, 404e84 <ferror@plt+0x3814>
  404e74:	cmp	x3, #0x2
  404e78:	b.eq	4052b8 <ferror@plt+0x3c48>  // b.none
  404e7c:	cmp	x3, #0x3
  404e80:	b.eq	4054b0 <ferror@plt+0x3e40>  // b.none
  404e84:	mov	x1, #0x3fff                	// #16383
  404e88:	mov	w10, w15
  404e8c:	mov	x14, x8
  404e90:	add	x3, x7, x1
  404e94:	cmp	x3, #0x0
  404e98:	b.le	405388 <ferror@plt+0x3d18>
  404e9c:	tst	x5, #0x7
  404ea0:	b.ne	4052e8 <ferror@plt+0x3c78>  // b.any
  404ea4:	tbz	x6, #52, 404eb0 <ferror@plt+0x3840>
  404ea8:	and	x6, x6, #0xffefffffffffffff
  404eac:	add	x3, x7, #0x4, lsl #12
  404eb0:	mov	x1, #0x7ffe                	// #32766
  404eb4:	cmp	x3, x1
  404eb8:	b.gt	40546c <ferror@plt+0x3dfc>
  404ebc:	and	w1, w3, #0x7fff
  404ec0:	extr	x2, x6, x5, #3
  404ec4:	ubfx	x6, x6, #3, #48
  404ec8:	b	404edc <ferror@plt+0x386c>
  404ecc:	mov	w10, w15
  404ed0:	mov	w1, #0x0                   	// #0
  404ed4:	mov	x6, #0x0                   	// #0
  404ed8:	mov	x2, #0x0                   	// #0
  404edc:	mov	x5, #0x0                   	// #0
  404ee0:	orr	w1, w1, w10, lsl #15
  404ee4:	bfxil	x5, x6, #0, #48
  404ee8:	fmov	d0, x2
  404eec:	bfi	x5, x1, #48, #16
  404ef0:	fmov	v0.d[1], x5
  404ef4:	cbnz	w0, 404f4c <ferror@plt+0x38dc>
  404ef8:	ldp	x29, x30, [sp], #48
  404efc:	ret
  404f00:	mov	x3, #0x3                   	// #3
  404f04:	cmp	x1, #0xb
  404f08:	b.gt	40522c <ferror@plt+0x3bbc>
  404f0c:	cmp	x1, #0xa
  404f10:	b.ne	404e68 <ferror@plt+0x37f8>  // b.any
  404f14:	mov	w10, #0x0                   	// #0
  404f18:	mov	x6, #0xffffffffffff        	// #281474976710655
  404f1c:	mov	x2, #0xffffffffffffffff    	// #-1
  404f20:	mov	w0, #0x1                   	// #1
  404f24:	mov	w1, #0x7fff                	// #32767
  404f28:	b	404edc <ferror@plt+0x386c>
  404f2c:	cmp	x1, #0x1
  404f30:	b.ne	405138 <ferror@plt+0x3ac8>  // b.any
  404f34:	mov	x4, #0x0                   	// #0
  404f38:	fmov	d0, x4
  404f3c:	lsl	x12, x12, #63
  404f40:	orr	w0, w0, #0x2
  404f44:	orr	x5, x12, #0x7fff000000000000
  404f48:	fmov	v0.d[1], x5
  404f4c:	str	q0, [sp, #16]
  404f50:	bl	406230 <ferror@plt+0x4bc0>
  404f54:	ldr	q0, [sp, #16]
  404f58:	b	404ef8 <ferror@plt+0x3888>
  404f5c:	cmp	x1, #0x4
  404f60:	b.eq	404ed0 <ferror@plt+0x3860>  // b.none
  404f64:	cmp	x4, x6
  404f68:	b.ls	4052cc <ferror@plt+0x3c5c>  // b.plast
  404f6c:	lsr	x3, x4, #1
  404f70:	extr	x8, x4, x2, #1
  404f74:	lsl	x2, x2, #63
  404f78:	ubfx	x13, x6, #20, #32
  404f7c:	extr	x9, x6, x5, #52
  404f80:	lsl	x12, x5, #12
  404f84:	and	x15, x9, #0xffffffff
  404f88:	udiv	x5, x3, x13
  404f8c:	msub	x3, x5, x13, x3
  404f90:	mul	x1, x15, x5
  404f94:	extr	x3, x3, x8, #32
  404f98:	cmp	x1, x3
  404f9c:	b.ls	404fb0 <ferror@plt+0x3940>  // b.plast
  404fa0:	adds	x3, x9, x3
  404fa4:	ccmp	x1, x3, #0x0, cc  // cc = lo, ul, last
  404fa8:	b.hi	405588 <ferror@plt+0x3f18>  // b.pmore
  404fac:	sub	x5, x5, #0x1
  404fb0:	sub	x3, x3, x1
  404fb4:	mov	x4, x8
  404fb8:	udiv	x1, x3, x13
  404fbc:	msub	x3, x1, x13, x3
  404fc0:	mul	x6, x15, x1
  404fc4:	bfi	x4, x3, #32, #32
  404fc8:	cmp	x6, x4
  404fcc:	b.ls	404fe0 <ferror@plt+0x3970>  // b.plast
  404fd0:	adds	x4, x9, x4
  404fd4:	ccmp	x6, x4, #0x0, cc  // cc = lo, ul, last
  404fd8:	b.hi	405594 <ferror@plt+0x3f24>  // b.pmore
  404fdc:	sub	x1, x1, #0x1
  404fe0:	orr	x8, x1, x5, lsl #32
  404fe4:	and	x17, x12, #0xffffffff
  404fe8:	and	x1, x8, #0xffffffff
  404fec:	lsr	x16, x12, #32
  404ff0:	lsr	x5, x8, #32
  404ff4:	sub	x4, x4, x6
  404ff8:	mov	x18, #0x100000000           	// #4294967296
  404ffc:	mul	x3, x1, x17
  405000:	mul	x30, x5, x17
  405004:	madd	x6, x16, x1, x30
  405008:	and	x1, x3, #0xffffffff
  40500c:	mul	x5, x5, x16
  405010:	add	x3, x6, x3, lsr #32
  405014:	add	x6, x5, x18
  405018:	cmp	x30, x3
  40501c:	csel	x5, x6, x5, hi  // hi = pmore
  405020:	add	x1, x1, x3, lsl #32
  405024:	add	x5, x5, x3, lsr #32
  405028:	cmp	x4, x5
  40502c:	b.cc	405354 <ferror@plt+0x3ce4>  // b.lo, b.ul, b.last
  405030:	ccmp	x2, x1, #0x2, eq  // eq = none
  405034:	mov	x6, x8
  405038:	b.cc	405354 <ferror@plt+0x3ce4>  // b.lo, b.ul, b.last
  40503c:	subs	x8, x2, x1
  405040:	mov	x3, #0x3fff                	// #16383
  405044:	cmp	x2, x1
  405048:	add	x3, x7, x3
  40504c:	sbc	x4, x4, x5
  405050:	cmp	x9, x4
  405054:	b.eq	4055a0 <ferror@plt+0x3f30>  // b.none
  405058:	udiv	x5, x4, x13
  40505c:	msub	x4, x5, x13, x4
  405060:	mul	x2, x15, x5
  405064:	extr	x1, x4, x8, #32
  405068:	cmp	x2, x1
  40506c:	b.ls	405080 <ferror@plt+0x3a10>  // b.plast
  405070:	adds	x1, x9, x1
  405074:	ccmp	x2, x1, #0x0, cc  // cc = lo, ul, last
  405078:	b.hi	405658 <ferror@plt+0x3fe8>  // b.pmore
  40507c:	sub	x5, x5, #0x1
  405080:	sub	x1, x1, x2
  405084:	udiv	x2, x1, x13
  405088:	msub	x1, x2, x13, x1
  40508c:	mul	x15, x15, x2
  405090:	bfi	x8, x1, #32, #32
  405094:	mov	x1, x8
  405098:	cmp	x15, x8
  40509c:	b.ls	4050b0 <ferror@plt+0x3a40>  // b.plast
  4050a0:	adds	x1, x9, x8
  4050a4:	ccmp	x15, x1, #0x0, cc  // cc = lo, ul, last
  4050a8:	b.hi	405664 <ferror@plt+0x3ff4>  // b.pmore
  4050ac:	sub	x2, x2, #0x1
  4050b0:	orr	x5, x2, x5, lsl #32
  4050b4:	sub	x1, x1, x15
  4050b8:	and	x4, x5, #0xffffffff
  4050bc:	mov	x13, #0x100000000           	// #4294967296
  4050c0:	lsr	x15, x5, #32
  4050c4:	mul	x2, x17, x4
  4050c8:	mul	x17, x15, x17
  4050cc:	madd	x4, x16, x4, x17
  4050d0:	and	x8, x2, #0xffffffff
  4050d4:	mul	x16, x16, x15
  4050d8:	add	x2, x4, x2, lsr #32
  4050dc:	add	x4, x16, x13
  4050e0:	cmp	x17, x2
  4050e4:	csel	x16, x4, x16, hi  // hi = pmore
  4050e8:	add	x4, x8, x2, lsl #32
  4050ec:	add	x16, x16, x2, lsr #32
  4050f0:	cmp	x1, x16
  4050f4:	b.cs	4054d8 <ferror@plt+0x3e68>  // b.hs, b.nlast
  4050f8:	adds	x2, x9, x1
  4050fc:	sub	x8, x5, #0x1
  405100:	mov	x1, x2
  405104:	b.cs	405118 <ferror@plt+0x3aa8>  // b.hs, b.nlast
  405108:	cmp	x2, x16
  40510c:	b.cc	4055d8 <ferror@plt+0x3f68>  // b.lo, b.ul, b.last
  405110:	ccmp	x12, x4, #0x2, eq  // eq = none
  405114:	b.cc	4055d8 <ferror@plt+0x3f68>  // b.lo, b.ul, b.last
  405118:	cmp	x12, x4
  40511c:	mov	x5, x8
  405120:	cset	w2, ne  // ne = any
  405124:	cmp	w2, #0x0
  405128:	orr	x2, x5, #0x1
  40512c:	ccmp	x1, x16, #0x0, eq  // eq = none
  405130:	csel	x5, x2, x5, ne  // ne = any
  405134:	b	404e94 <ferror@plt+0x3824>
  405138:	cmp	x1, #0x2
  40513c:	b.eq	404ed0 <ferror@plt+0x3860>  // b.none
  405140:	b	404f64 <ferror@plt+0x38f4>
  405144:	mov	x10, #0xffffffffffff8001    	// #-32767
  405148:	orr	x3, x6, x5
  40514c:	add	x7, x7, x10
  405150:	cbz	x3, 4052a4 <ferror@plt+0x3c34>
  405154:	eor	w10, w13, w15
  405158:	ands	x3, x6, #0x800000000000
  40515c:	and	x12, x10, #0xff
  405160:	csinc	w0, w0, wzr, ne  // ne = any
  405164:	mov	x14, x12
  405168:	cmp	x1, #0x9
  40516c:	b.gt	40531c <ferror@plt+0x3cac>
  405170:	mov	x3, #0x3                   	// #3
  405174:	b	404e40 <ferror@plt+0x37d0>
  405178:	orr	x1, x6, x5
  40517c:	cbz	x1, 405290 <ferror@plt+0x3c20>
  405180:	cbz	x6, 405424 <ferror@plt+0x3db4>
  405184:	clz	x1, x6
  405188:	sub	x3, x1, #0xf
  40518c:	add	w12, w3, #0x3
  405190:	mov	w10, #0x3d                  	// #61
  405194:	sub	w3, w10, w3
  405198:	lsl	x6, x6, x12
  40519c:	lsr	x3, x5, x3
  4051a0:	orr	x6, x3, x6
  4051a4:	lsl	x5, x5, x12
  4051a8:	add	x7, x1, x7
  4051ac:	mov	x12, #0x3fef                	// #16367
  4051b0:	mov	x1, x16
  4051b4:	add	x7, x7, x12
  4051b8:	mov	x3, #0x0                   	// #0
  4051bc:	b	404e2c <ferror@plt+0x37bc>
  4051c0:	orr	x4, x6, x2
  4051c4:	cbz	x4, 40526c <ferror@plt+0x3bfc>
  4051c8:	cbz	x6, 405448 <ferror@plt+0x3dd8>
  4051cc:	clz	x0, x6
  4051d0:	sub	x4, x0, #0xf
  4051d4:	add	w7, w4, #0x3
  4051d8:	mov	w1, #0x3d                  	// #61
  4051dc:	sub	w4, w1, w4
  4051e0:	lsl	x6, x6, x7
  4051e4:	lsr	x4, x2, x4
  4051e8:	orr	x4, x4, x6
  4051ec:	lsl	x2, x2, x7
  4051f0:	mov	x7, #0xffffffffffffc011    	// #-16367
  4051f4:	mov	x14, #0x2                   	// #2
  4051f8:	sub	x7, x7, x0
  4051fc:	b	404dd4 <ferror@plt+0x3764>
  405200:	orr	x4, x6, x2
  405204:	cbnz	x4, 405244 <ferror@plt+0x3bd4>
  405208:	mov	x2, #0x0                   	// #0
  40520c:	mov	x14, #0xa                   	// #10
  405210:	mov	x12, #0x9                   	// #9
  405214:	mov	x1, #0xb                   	// #11
  405218:	mov	x16, #0x8                   	// #8
  40521c:	mov	x7, #0x7fff                	// #32767
  405220:	mov	x17, #0x2                   	// #2
  405224:	mov	w0, #0x0                   	// #0
  405228:	b	404de8 <ferror@plt+0x3778>
  40522c:	mov	w15, w13
  405230:	mov	x6, x4
  405234:	mov	x5, x2
  405238:	mov	x8, x9
  40523c:	mov	x3, x17
  405240:	b	404e68 <ferror@plt+0x37f8>
  405244:	lsr	x0, x6, #47
  405248:	mov	x4, x6
  40524c:	eor	w0, w0, #0x1
  405250:	mov	x14, #0xe                   	// #14
  405254:	mov	x12, #0xd                   	// #13
  405258:	mov	x1, #0xf                   	// #15
  40525c:	mov	x16, #0xc                   	// #12
  405260:	mov	x7, #0x7fff                	// #32767
  405264:	mov	x17, #0x3                   	// #3
  405268:	b	404de8 <ferror@plt+0x3778>
  40526c:	mov	x2, #0x0                   	// #0
  405270:	mov	x14, #0x6                   	// #6
  405274:	mov	x12, #0x5                   	// #5
  405278:	mov	x1, #0x7                   	// #7
  40527c:	mov	x16, #0x4                   	// #4
  405280:	mov	x7, #0x0                   	// #0
  405284:	mov	x17, #0x1                   	// #1
  405288:	mov	w0, #0x0                   	// #0
  40528c:	b	404de8 <ferror@plt+0x3778>
  405290:	mov	x1, x12
  405294:	mov	x6, #0x0                   	// #0
  405298:	mov	x5, #0x0                   	// #0
  40529c:	mov	x3, #0x1                   	// #1
  4052a0:	b	404e2c <ferror@plt+0x37bc>
  4052a4:	mov	x1, x14
  4052a8:	mov	x6, #0x0                   	// #0
  4052ac:	mov	x5, #0x0                   	// #0
  4052b0:	mov	x3, #0x2                   	// #2
  4052b4:	b	404e2c <ferror@plt+0x37bc>
  4052b8:	mov	w10, w15
  4052bc:	mov	w1, #0x7fff                	// #32767
  4052c0:	mov	x6, #0x0                   	// #0
  4052c4:	mov	x2, #0x0                   	// #0
  4052c8:	b	404edc <ferror@plt+0x386c>
  4052cc:	ccmp	x5, x2, #0x2, eq  // eq = none
  4052d0:	b.ls	404f6c <ferror@plt+0x38fc>  // b.plast
  4052d4:	mov	x8, x2
  4052d8:	sub	x7, x7, #0x1
  4052dc:	mov	x3, x4
  4052e0:	mov	x2, #0x0                   	// #0
  4052e4:	b	404f78 <ferror@plt+0x3908>
  4052e8:	and	x1, x11, #0xc00000
  4052ec:	orr	w0, w0, #0x10
  4052f0:	cmp	x1, #0x400, lsl #12
  4052f4:	b.eq	405624 <ferror@plt+0x3fb4>  // b.none
  4052f8:	cmp	x1, #0x800, lsl #12
  4052fc:	b.eq	405554 <ferror@plt+0x3ee4>  // b.none
  405300:	cbnz	x1, 404ea4 <ferror@plt+0x3834>
  405304:	and	x1, x5, #0xf
  405308:	cmp	x1, #0x4
  40530c:	b.eq	404ea4 <ferror@plt+0x3834>  // b.none
  405310:	adds	x5, x5, #0x4
  405314:	cinc	x6, x6, cs  // cs = hs, nlast
  405318:	b	404ea4 <ferror@plt+0x3834>
  40531c:	cmp	x1, #0xf
  405320:	b.ne	404f00 <ferror@plt+0x3890>  // b.any
  405324:	tbz	x4, #47, 405340 <ferror@plt+0x3cd0>
  405328:	cbnz	x3, 405340 <ferror@plt+0x3cd0>
  40532c:	orr	x6, x6, #0x800000000000
  405330:	mov	w10, w15
  405334:	mov	x2, x5
  405338:	mov	w1, #0x7fff                	// #32767
  40533c:	b	404edc <ferror@plt+0x386c>
  405340:	orr	x6, x4, #0x800000000000
  405344:	mov	w10, w13
  405348:	and	x6, x6, #0xffffffffffff
  40534c:	mov	w1, #0x7fff                	// #32767
  405350:	b	404edc <ferror@plt+0x386c>
  405354:	adds	x3, x2, x12
  405358:	sub	x6, x8, #0x1
  40535c:	adc	x4, x4, x9
  405360:	cset	x18, cs  // cs = hs, nlast
  405364:	mov	x2, x3
  405368:	cmp	x9, x4
  40536c:	b.cs	4054c8 <ferror@plt+0x3e58>  // b.hs, b.nlast
  405370:	cmp	x5, x4
  405374:	b.ls	4054f0 <ferror@plt+0x3e80>  // b.plast
  405378:	adds	x2, x12, x3
  40537c:	sub	x6, x8, #0x2
  405380:	adc	x4, x4, x9
  405384:	b	40503c <ferror@plt+0x39cc>
  405388:	mov	x1, #0x1                   	// #1
  40538c:	sub	x1, x1, x3
  405390:	cmp	x1, #0x74
  405394:	b.le	4053b0 <ferror@plt+0x3d40>
  405398:	orr	x2, x5, x6
  40539c:	cbnz	x2, 4055bc <ferror@plt+0x3f4c>
  4053a0:	orr	w0, w0, #0x8
  4053a4:	mov	w1, #0x0                   	// #0
  4053a8:	mov	x6, #0x0                   	// #0
  4053ac:	b	405494 <ferror@plt+0x3e24>
  4053b0:	cmp	x1, #0x3f
  4053b4:	b.le	4054fc <ferror@plt+0x3e8c>
  4053b8:	mov	w2, #0x80                  	// #128
  4053bc:	sub	w2, w2, w1
  4053c0:	cmp	x1, #0x40
  4053c4:	sub	w1, w1, #0x40
  4053c8:	lsl	x2, x6, x2
  4053cc:	orr	x2, x5, x2
  4053d0:	csel	x5, x2, x5, ne  // ne = any
  4053d4:	lsr	x6, x6, x1
  4053d8:	cmp	x5, #0x0
  4053dc:	cset	x2, ne  // ne = any
  4053e0:	orr	x2, x2, x6
  4053e4:	ands	x6, x2, #0x7
  4053e8:	b.eq	405530 <ferror@plt+0x3ec0>  // b.none
  4053ec:	mov	x6, #0x0                   	// #0
  4053f0:	and	x11, x11, #0xc00000
  4053f4:	orr	w0, w0, #0x10
  4053f8:	cmp	x11, #0x400, lsl #12
  4053fc:	b.eq	405670 <ferror@plt+0x4000>  // b.none
  405400:	cmp	x11, #0x800, lsl #12
  405404:	b.eq	405690 <ferror@plt+0x4020>  // b.none
  405408:	cbz	x11, 4055f8 <ferror@plt+0x3f88>
  40540c:	tbnz	x6, #51, 405610 <ferror@plt+0x3fa0>
  405410:	orr	w0, w0, #0x8
  405414:	extr	x2, x6, x2, #3
  405418:	mov	w1, #0x0                   	// #0
  40541c:	ubfx	x6, x6, #3, #48
  405420:	b	405494 <ferror@plt+0x3e24>
  405424:	clz	x1, x5
  405428:	add	x3, x1, #0x31
  40542c:	add	x1, x1, #0x40
  405430:	cmp	x3, #0x3c
  405434:	b.le	40518c <ferror@plt+0x3b1c>
  405438:	sub	w6, w3, #0x3d
  40543c:	lsl	x6, x5, x6
  405440:	mov	x5, #0x0                   	// #0
  405444:	b	4051a8 <ferror@plt+0x3b38>
  405448:	clz	x7, x2
  40544c:	add	x4, x7, #0x31
  405450:	add	x0, x7, #0x40
  405454:	cmp	x4, #0x3c
  405458:	b.le	4051d4 <ferror@plt+0x3b64>
  40545c:	sub	w4, w4, #0x3d
  405460:	lsl	x4, x2, x4
  405464:	mov	x2, #0x0                   	// #0
  405468:	b	4051f0 <ferror@plt+0x3b80>
  40546c:	and	x2, x11, #0xc00000
  405470:	cmp	x2, #0x400, lsl #12
  405474:	b.eq	40563c <ferror@plt+0x3fcc>  // b.none
  405478:	cmp	x2, #0x800, lsl #12
  40547c:	b.eq	40556c <ferror@plt+0x3efc>  // b.none
  405480:	cbz	x2, 405548 <ferror@plt+0x3ed8>
  405484:	mov	x6, #0xffffffffffff        	// #281474976710655
  405488:	mov	x2, #0xffffffffffffffff    	// #-1
  40548c:	mov	w3, #0x14                  	// #20
  405490:	orr	w0, w0, w3
  405494:	mov	x5, #0x0                   	// #0
  405498:	orr	w1, w1, w10, lsl #15
  40549c:	bfxil	x5, x6, #0, #48
  4054a0:	fmov	d0, x2
  4054a4:	bfi	x5, x1, #48, #16
  4054a8:	fmov	v0.d[1], x5
  4054ac:	b	404f4c <ferror@plt+0x38dc>
  4054b0:	orr	x6, x6, #0x800000000000
  4054b4:	mov	w10, w15
  4054b8:	and	x6, x6, #0xffffffffffff
  4054bc:	mov	x2, x5
  4054c0:	mov	w1, #0x7fff                	// #32767
  4054c4:	b	404edc <ferror@plt+0x386c>
  4054c8:	cmp	x18, #0x0
  4054cc:	ccmp	x9, x4, #0x0, eq  // eq = none
  4054d0:	b.ne	40503c <ferror@plt+0x39cc>  // b.any
  4054d4:	b	405370 <ferror@plt+0x3d00>
  4054d8:	cmp	x4, #0x0
  4054dc:	cset	w2, ne  // ne = any
  4054e0:	cmp	w2, #0x0
  4054e4:	ccmp	x1, x16, #0x0, ne  // ne = any
  4054e8:	b.ne	405124 <ferror@plt+0x3ab4>  // b.any
  4054ec:	b	4050f8 <ferror@plt+0x3a88>
  4054f0:	ccmp	x1, x3, #0x0, eq  // eq = none
  4054f4:	b.ls	40503c <ferror@plt+0x39cc>  // b.plast
  4054f8:	b	405378 <ferror@plt+0x3d08>
  4054fc:	mov	w2, #0x40                  	// #64
  405500:	sub	w2, w2, w1
  405504:	lsr	x4, x5, x1
  405508:	lsl	x5, x5, x2
  40550c:	cmp	x5, #0x0
  405510:	cset	x3, ne  // ne = any
  405514:	lsl	x2, x6, x2
  405518:	orr	x2, x2, x4
  40551c:	lsr	x6, x6, x1
  405520:	orr	x2, x2, x3
  405524:	tst	x2, #0x7
  405528:	b.ne	4053f0 <ferror@plt+0x3d80>  // b.any
  40552c:	tbnz	x6, #51, 40569c <ferror@plt+0x402c>
  405530:	mov	w1, #0x0                   	// #0
  405534:	extr	x2, x6, x2, #3
  405538:	ubfx	x6, x6, #3, #48
  40553c:	tbz	w11, #11, 404edc <ferror@plt+0x386c>
  405540:	orr	w0, w0, #0x8
  405544:	b	405494 <ferror@plt+0x3e24>
  405548:	mov	w1, #0x7fff                	// #32767
  40554c:	mov	x6, #0x0                   	// #0
  405550:	b	40548c <ferror@plt+0x3e1c>
  405554:	mov	w10, #0x0                   	// #0
  405558:	cbz	x14, 404ea4 <ferror@plt+0x3834>
  40555c:	adds	x5, x5, #0x8
  405560:	mov	w10, #0x1                   	// #1
  405564:	cinc	x6, x6, cs  // cs = hs, nlast
  405568:	b	404ea4 <ferror@plt+0x3834>
  40556c:	cmp	x14, #0x0
  405570:	mov	w2, #0x7fff                	// #32767
  405574:	mov	x6, #0xffffffffffff        	// #281474976710655
  405578:	csel	w1, w1, w2, eq  // eq = none
  40557c:	csel	x6, x6, xzr, eq  // eq = none
  405580:	csetm	x2, eq  // eq = none
  405584:	b	40548c <ferror@plt+0x3e1c>
  405588:	sub	x5, x5, #0x2
  40558c:	add	x3, x3, x9
  405590:	b	404fb0 <ferror@plt+0x3940>
  405594:	sub	x1, x1, #0x2
  405598:	add	x4, x4, x9
  40559c:	b	404fe0 <ferror@plt+0x3970>
  4055a0:	cmp	x3, #0x0
  4055a4:	mov	x5, #0xffffffffffffffff    	// #-1
  4055a8:	b.gt	4052e8 <ferror@plt+0x3c78>
  4055ac:	mov	x1, #0x1                   	// #1
  4055b0:	sub	x1, x1, x3
  4055b4:	cmp	x1, #0x74
  4055b8:	b.le	4053b0 <ferror@plt+0x3d40>
  4055bc:	and	x11, x11, #0xc00000
  4055c0:	orr	w0, w0, #0x10
  4055c4:	cmp	x11, #0x400, lsl #12
  4055c8:	b.eq	405684 <ferror@plt+0x4014>  // b.none
  4055cc:	cmp	x11, #0x800, lsl #12
  4055d0:	csel	x2, x14, xzr, eq  // eq = none
  4055d4:	b	4053a0 <ferror@plt+0x3d30>
  4055d8:	lsl	x8, x12, #1
  4055dc:	sub	x5, x5, #0x2
  4055e0:	cmp	x12, x8
  4055e4:	cinc	x1, x9, hi  // hi = pmore
  4055e8:	cmp	x4, x8
  4055ec:	add	x1, x2, x1
  4055f0:	cset	w2, ne  // ne = any
  4055f4:	b	405124 <ferror@plt+0x3ab4>
  4055f8:	and	x1, x2, #0xf
  4055fc:	cmp	x1, #0x4
  405600:	b.eq	40560c <ferror@plt+0x3f9c>  // b.none
  405604:	adds	x2, x2, #0x4
  405608:	cinc	x6, x6, cs  // cs = hs, nlast
  40560c:	tbz	x6, #51, 405410 <ferror@plt+0x3da0>
  405610:	orr	w0, w0, #0x8
  405614:	mov	w1, #0x1                   	// #1
  405618:	mov	x6, #0x0                   	// #0
  40561c:	mov	x2, #0x0                   	// #0
  405620:	b	405494 <ferror@plt+0x3e24>
  405624:	mov	w10, #0x1                   	// #1
  405628:	cbnz	x14, 404ea4 <ferror@plt+0x3834>
  40562c:	adds	x5, x5, #0x8
  405630:	mov	w10, #0x0                   	// #0
  405634:	cinc	x6, x6, cs  // cs = hs, nlast
  405638:	b	404ea4 <ferror@plt+0x3834>
  40563c:	cmp	x14, #0x0
  405640:	mov	w2, #0x7fff                	// #32767
  405644:	mov	x6, #0xffffffffffff        	// #281474976710655
  405648:	csel	w1, w1, w2, ne  // ne = any
  40564c:	csel	x6, x6, xzr, ne  // ne = any
  405650:	csetm	x2, ne  // ne = any
  405654:	b	40548c <ferror@plt+0x3e1c>
  405658:	sub	x5, x5, #0x2
  40565c:	add	x1, x1, x9
  405660:	b	405080 <ferror@plt+0x3a10>
  405664:	sub	x2, x2, #0x2
  405668:	add	x1, x1, x9
  40566c:	b	4050b0 <ferror@plt+0x3a40>
  405670:	cbnz	x14, 40560c <ferror@plt+0x3f9c>
  405674:	adds	x2, x2, #0x8
  405678:	cinc	x6, x6, cs  // cs = hs, nlast
  40567c:	tbnz	x6, #51, 405610 <ferror@plt+0x3fa0>
  405680:	b	405410 <ferror@plt+0x3da0>
  405684:	mov	x2, #0x1                   	// #1
  405688:	sub	x2, x2, x14
  40568c:	b	4053a0 <ferror@plt+0x3d30>
  405690:	cbnz	x14, 405674 <ferror@plt+0x4004>
  405694:	tbnz	x6, #51, 405610 <ferror@plt+0x3fa0>
  405698:	b	405410 <ferror@plt+0x3da0>
  40569c:	orr	w0, w0, #0x10
  4056a0:	b	405610 <ferror@plt+0x3fa0>
  4056a4:	nop
  4056a8:	stp	x29, x30, [sp, #-80]!
  4056ac:	mov	x29, sp
  4056b0:	str	q0, [sp, #48]
  4056b4:	str	q1, [sp, #64]
  4056b8:	ldp	x1, x0, [sp, #48]
  4056bc:	ldp	x3, x2, [sp, #64]
  4056c0:	mrs	x12, fpcr
  4056c4:	lsr	x4, x0, #63
  4056c8:	ubfx	x8, x0, #0, #48
  4056cc:	and	w16, w4, #0xff
  4056d0:	mov	x14, x4
  4056d4:	ubfx	x10, x0, #48, #15
  4056d8:	cbz	w10, 405a5c <ferror@plt+0x43ec>
  4056dc:	mov	w4, #0x7fff                	// #32767
  4056e0:	cmp	w10, w4
  4056e4:	b.eq	405a9c <ferror@plt+0x442c>  // b.none
  4056e8:	and	x10, x10, #0xffff
  4056ec:	extr	x4, x8, x1, #61
  4056f0:	mov	x5, #0xffffffffffffc001    	// #-16383
  4056f4:	orr	x8, x4, #0x8000000000000
  4056f8:	add	x10, x10, x5
  4056fc:	lsl	x7, x1, #3
  405700:	mov	x11, #0x2                   	// #2
  405704:	mov	x9, #0x1                   	// #1
  405708:	mov	x6, #0x3                   	// #3
  40570c:	mov	x1, #0x0                   	// #0
  405710:	mov	x17, #0x0                   	// #0
  405714:	mov	w0, #0x0                   	// #0
  405718:	lsr	x5, x2, #63
  40571c:	ubfx	x4, x2, #0, #48
  405720:	and	w15, w5, #0xff
  405724:	mov	x13, x5
  405728:	ubfx	x5, x2, #48, #15
  40572c:	cbz	w5, 405ae0 <ferror@plt+0x4470>
  405730:	mov	w9, #0x7fff                	// #32767
  405734:	cmp	w5, w9
  405738:	b.eq	4057c8 <ferror@plt+0x4158>  // b.none
  40573c:	and	x5, x5, #0xffff
  405740:	extr	x2, x4, x3, #61
  405744:	mov	x4, #0xffffffffffffc001    	// #-16383
  405748:	add	x5, x5, x4
  40574c:	add	x10, x10, x5
  405750:	orr	x4, x2, #0x8000000000000
  405754:	lsl	x5, x3, #3
  405758:	mov	x6, #0x0                   	// #0
  40575c:	eor	w3, w16, w15
  405760:	cmp	x1, #0xa
  405764:	and	w11, w3, #0xff
  405768:	and	x9, x3, #0xff
  40576c:	add	x18, x10, #0x1
  405770:	b.gt	405a48 <ferror@plt+0x43d8>
  405774:	cmp	x1, #0x2
  405778:	b.gt	405808 <ferror@plt+0x4198>
  40577c:	sub	x1, x1, #0x1
  405780:	cmp	x1, #0x1
  405784:	b.hi	405868 <ferror@plt+0x41f8>  // b.pmore
  405788:	cmp	x6, #0x2
  40578c:	b.eq	405b24 <ferror@plt+0x44b4>  // b.none
  405790:	cmp	x6, #0x1
  405794:	b.ne	4059c8 <ferror@plt+0x4358>  // b.any
  405798:	mov	w1, #0x0                   	// #0
  40579c:	mov	x4, #0x0                   	// #0
  4057a0:	mov	x7, #0x0                   	// #0
  4057a4:	mov	x3, #0x0                   	// #0
  4057a8:	orr	w1, w1, w11, lsl #15
  4057ac:	bfxil	x3, x4, #0, #48
  4057b0:	fmov	d0, x7
  4057b4:	bfi	x3, x1, #48, #16
  4057b8:	fmov	v0.d[1], x3
  4057bc:	cbnz	w0, 405cd0 <ferror@plt+0x4660>
  4057c0:	ldp	x29, x30, [sp], #80
  4057c4:	ret
  4057c8:	mov	x2, #0x7fff                	// #32767
  4057cc:	orr	x5, x4, x3
  4057d0:	add	x2, x10, x2
  4057d4:	cbz	x5, 405b34 <ferror@plt+0x44c4>
  4057d8:	ands	x1, x4, #0x800000000000
  4057dc:	eor	w9, w16, w15
  4057e0:	csinc	w0, w0, wzr, ne  // ne = any
  4057e4:	and	w11, w9, #0xff
  4057e8:	add	x18, x10, #0x8, lsl #12
  4057ec:	cmp	x6, #0xa
  4057f0:	and	x9, x9, #0xff
  4057f4:	b.gt	405c2c <ferror@plt+0x45bc>
  4057f8:	mov	x10, x2
  4057fc:	mov	x5, x3
  405800:	mov	x1, x6
  405804:	mov	x6, #0x3                   	// #3
  405808:	mov	x2, #0x1                   	// #1
  40580c:	mov	x3, #0x530                 	// #1328
  405810:	lsl	x1, x2, x1
  405814:	tst	x1, x3
  405818:	b.ne	405a3c <ferror@plt+0x43cc>  // b.any
  40581c:	mov	x3, #0x240                 	// #576
  405820:	tst	x1, x3
  405824:	b.ne	405a24 <ferror@plt+0x43b4>  // b.any
  405828:	mov	x2, #0x88                  	// #136
  40582c:	tst	x1, x2
  405830:	b.eq	405868 <ferror@plt+0x41f8>  // b.none
  405834:	mov	x8, x4
  405838:	mov	x7, x5
  40583c:	mov	x17, x6
  405840:	cmp	x17, #0x2
  405844:	b.eq	405e7c <ferror@plt+0x480c>  // b.none
  405848:	mov	x6, x17
  40584c:	mov	w11, w15
  405850:	cmp	x17, #0x3
  405854:	mov	x4, x8
  405858:	mov	x5, x7
  40585c:	mov	x9, x13
  405860:	b.ne	405790 <ferror@plt+0x4120>  // b.any
  405864:	b	405c74 <ferror@plt+0x4604>
  405868:	lsr	x13, x7, #32
  40586c:	and	x6, x5, #0xffffffff
  405870:	and	x17, x4, #0xffffffff
  405874:	and	x7, x7, #0xffffffff
  405878:	stp	x21, x22, [sp, #32]
  40587c:	lsr	x22, x5, #32
  405880:	lsr	x2, x4, #32
  405884:	stp	x19, x20, [sp, #16]
  405888:	mul	x19, x13, x6
  40588c:	lsr	x4, x8, #32
  405890:	mul	x1, x13, x17
  405894:	and	x3, x8, #0xffffffff
  405898:	madd	x5, x22, x7, x19
  40589c:	mov	x14, #0x100000000           	// #4294967296
  4058a0:	mul	x15, x6, x7
  4058a4:	mul	x16, x7, x17
  4058a8:	madd	x7, x2, x7, x1
  4058ac:	and	x30, x15, #0xffffffff
  4058b0:	mul	x21, x4, x6
  4058b4:	add	x15, x5, x15, lsr #32
  4058b8:	mul	x20, x4, x17
  4058bc:	cmp	x19, x15
  4058c0:	mul	x5, x13, x22
  4058c4:	add	x30, x30, x15, lsl #32
  4058c8:	mul	x19, x13, x2
  4058cc:	add	x13, x7, x16, lsr #32
  4058d0:	mul	x6, x6, x3
  4058d4:	add	x8, x5, x14
  4058d8:	mul	x17, x3, x17
  4058dc:	csel	x5, x8, x5, hi  // hi = pmore
  4058e0:	madd	x7, x22, x3, x21
  4058e4:	cmp	x1, x13
  4058e8:	madd	x3, x2, x3, x20
  4058ec:	and	x16, x16, #0xffffffff
  4058f0:	mul	x8, x22, x4
  4058f4:	add	x16, x16, x13, lsl #32
  4058f8:	add	x7, x7, x6, lsr #32
  4058fc:	mul	x2, x2, x4
  405900:	add	x3, x3, x17, lsr #32
  405904:	add	x4, x19, x14
  405908:	csel	x19, x4, x19, hi  // hi = pmore
  40590c:	and	x1, x17, #0xffffffff
  405910:	cmp	x21, x7
  405914:	add	x4, x8, x14
  405918:	csel	x8, x4, x8, hi  // hi = pmore
  40591c:	add	x1, x1, x3, lsl #32
  405920:	cmp	x20, x3
  405924:	add	x15, x16, x15, lsr #32
  405928:	add	x13, x19, x13, lsr #32
  40592c:	add	x14, x2, x14
  405930:	add	x15, x5, x15
  405934:	csel	x2, x14, x2, hi  // hi = pmore
  405938:	adds	x1, x1, x13
  40593c:	and	x6, x6, #0xffffffff
  405940:	cset	x5, cs  // cs = hs, nlast
  405944:	cmp	x15, x16
  405948:	cset	x4, cc  // cc = lo, ul, last
  40594c:	add	x6, x6, x7, lsl #32
  405950:	adds	x1, x1, x4
  405954:	lsr	x3, x3, #32
  405958:	cset	x4, cs  // cs = hs, nlast
  40595c:	cmp	x5, #0x0
  405960:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  405964:	add	x7, x8, x7, lsr #32
  405968:	cinc	x3, x3, ne  // ne = any
  40596c:	adds	x5, x15, x6
  405970:	cset	x4, cs  // cs = hs, nlast
  405974:	adds	x1, x1, x7
  405978:	cset	x6, cs  // cs = hs, nlast
  40597c:	adds	x1, x1, x4
  405980:	cset	x4, cs  // cs = hs, nlast
  405984:	cmp	x6, #0x0
  405988:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  40598c:	orr	x30, x30, x5, lsl #13
  405990:	cinc	x2, x2, ne  // ne = any
  405994:	cmp	x30, #0x0
  405998:	add	x2, x2, x3
  40599c:	cset	x3, ne  // ne = any
  4059a0:	orr	x5, x3, x5, lsr #51
  4059a4:	orr	x5, x5, x1, lsl #13
  4059a8:	extr	x4, x2, x1, #51
  4059ac:	tbz	x2, #39, 405d58 <ferror@plt+0x46e8>
  4059b0:	ldp	x19, x20, [sp, #16]
  4059b4:	and	x1, x5, #0x1
  4059b8:	ldp	x21, x22, [sp, #32]
  4059bc:	orr	x5, x1, x5, lsr #1
  4059c0:	orr	x5, x5, x4, lsl #63
  4059c4:	lsr	x4, x4, #1
  4059c8:	mov	x1, #0x3fff                	// #16383
  4059cc:	add	x2, x18, x1
  4059d0:	cmp	x2, #0x0
  4059d4:	b.le	405ba8 <ferror@plt+0x4538>
  4059d8:	tst	x5, #0x7
  4059dc:	b.eq	4059fc <ferror@plt+0x438c>  // b.none
  4059e0:	and	x1, x12, #0xc00000
  4059e4:	orr	w0, w0, #0x10
  4059e8:	cmp	x1, #0x400, lsl #12
  4059ec:	b.eq	405e30 <ferror@plt+0x47c0>  // b.none
  4059f0:	cmp	x1, #0x800, lsl #12
  4059f4:	b.eq	405dc0 <ferror@plt+0x4750>  // b.none
  4059f8:	cbz	x1, 405dec <ferror@plt+0x477c>
  4059fc:	tbz	x4, #52, 405a08 <ferror@plt+0x4398>
  405a00:	and	x4, x4, #0xffefffffffffffff
  405a04:	add	x2, x18, #0x4, lsl #12
  405a08:	mov	x1, #0x7ffe                	// #32766
  405a0c:	cmp	x2, x1
  405a10:	b.gt	405d2c <ferror@plt+0x46bc>
  405a14:	and	w1, w2, #0x7fff
  405a18:	extr	x7, x4, x5, #3
  405a1c:	ubfx	x4, x4, #3, #48
  405a20:	b	4057a4 <ferror@plt+0x4134>
  405a24:	mov	w0, w2
  405a28:	mov	w11, #0x0                   	// #0
  405a2c:	mov	x4, #0xffffffffffff        	// #281474976710655
  405a30:	mov	x7, #0xffffffffffffffff    	// #-1
  405a34:	mov	w1, #0x7fff                	// #32767
  405a38:	b	4057a4 <ferror@plt+0x4134>
  405a3c:	mov	w15, w11
  405a40:	mov	x13, x9
  405a44:	b	405840 <ferror@plt+0x41d0>
  405a48:	cmp	x1, #0xb
  405a4c:	b.eq	405834 <ferror@plt+0x41c4>  // b.none
  405a50:	mov	w15, w16
  405a54:	mov	x13, x14
  405a58:	b	405840 <ferror@plt+0x41d0>
  405a5c:	orr	x7, x8, x1
  405a60:	cbz	x7, 405b84 <ferror@plt+0x4514>
  405a64:	cbz	x8, 405ce4 <ferror@plt+0x4674>
  405a68:	clz	x0, x8
  405a6c:	sub	x4, x0, #0xf
  405a70:	add	w7, w4, #0x3
  405a74:	mov	w5, #0x3d                  	// #61
  405a78:	sub	w5, w5, w4
  405a7c:	lsl	x4, x8, x7
  405a80:	lsr	x5, x1, x5
  405a84:	orr	x8, x5, x4
  405a88:	lsl	x7, x1, x7
  405a8c:	mov	x10, #0xffffffffffffc011    	// #-16367
  405a90:	mov	x11, #0x2                   	// #2
  405a94:	sub	x10, x10, x0
  405a98:	b	405704 <ferror@plt+0x4094>
  405a9c:	orr	x7, x8, x1
  405aa0:	cbnz	x7, 405b58 <ferror@plt+0x44e8>
  405aa4:	lsr	x5, x2, #63
  405aa8:	ubfx	x4, x2, #0, #48
  405aac:	and	w15, w5, #0xff
  405ab0:	mov	x13, x5
  405ab4:	mov	x8, #0x0                   	// #0
  405ab8:	ubfx	x5, x2, #48, #15
  405abc:	mov	x11, #0xa                   	// #10
  405ac0:	mov	x9, #0x9                   	// #9
  405ac4:	mov	x6, #0xb                   	// #11
  405ac8:	mov	x1, #0x8                   	// #8
  405acc:	mov	x10, #0x7fff                	// #32767
  405ad0:	mov	x17, #0x2                   	// #2
  405ad4:	mov	w0, #0x0                   	// #0
  405ad8:	cbnz	w5, 405730 <ferror@plt+0x40c0>
  405adc:	nop
  405ae0:	orr	x5, x4, x3
  405ae4:	cbz	x5, 405b48 <ferror@plt+0x44d8>
  405ae8:	cbz	x4, 405d08 <ferror@plt+0x4698>
  405aec:	clz	x6, x4
  405af0:	sub	x2, x6, #0xf
  405af4:	add	w5, w2, #0x3
  405af8:	mov	w9, #0x3d                  	// #61
  405afc:	sub	w9, w9, w2
  405b00:	lsl	x2, x4, x5
  405b04:	lsr	x9, x3, x9
  405b08:	orr	x4, x9, x2
  405b0c:	lsl	x5, x3, x5
  405b10:	sub	x10, x10, x6
  405b14:	mov	x3, #0xffffffffffffc011    	// #-16367
  405b18:	mov	x6, #0x0                   	// #0
  405b1c:	add	x10, x10, x3
  405b20:	b	40575c <ferror@plt+0x40ec>
  405b24:	mov	w1, #0x7fff                	// #32767
  405b28:	mov	x4, #0x0                   	// #0
  405b2c:	mov	x7, #0x0                   	// #0
  405b30:	b	4057a4 <ferror@plt+0x4134>
  405b34:	mov	x1, x11
  405b38:	mov	x10, x2
  405b3c:	mov	x4, #0x0                   	// #0
  405b40:	mov	x6, #0x2                   	// #2
  405b44:	b	40575c <ferror@plt+0x40ec>
  405b48:	mov	x1, x9
  405b4c:	mov	x4, #0x0                   	// #0
  405b50:	mov	x6, #0x1                   	// #1
  405b54:	b	40575c <ferror@plt+0x40ec>
  405b58:	lsr	x0, x8, #47
  405b5c:	mov	x7, x1
  405b60:	eor	x0, x0, #0x1
  405b64:	mov	x11, #0xe                   	// #14
  405b68:	and	w0, w0, #0x1
  405b6c:	mov	x9, #0xd                   	// #13
  405b70:	mov	x6, #0xf                   	// #15
  405b74:	mov	x1, #0xc                   	// #12
  405b78:	mov	x10, #0x7fff                	// #32767
  405b7c:	mov	x17, #0x3                   	// #3
  405b80:	b	405718 <ferror@plt+0x40a8>
  405b84:	mov	x8, #0x0                   	// #0
  405b88:	mov	x11, #0x6                   	// #6
  405b8c:	mov	x9, #0x5                   	// #5
  405b90:	mov	x6, #0x7                   	// #7
  405b94:	mov	x1, #0x4                   	// #4
  405b98:	mov	x10, #0x0                   	// #0
  405b9c:	mov	x17, #0x1                   	// #1
  405ba0:	mov	w0, #0x0                   	// #0
  405ba4:	b	405718 <ferror@plt+0x40a8>
  405ba8:	mov	x1, #0x1                   	// #1
  405bac:	sub	x2, x1, x2
  405bb0:	cmp	x2, #0x74
  405bb4:	b.gt	405c88 <ferror@plt+0x4618>
  405bb8:	cmp	x2, #0x3f
  405bbc:	b.le	405d68 <ferror@plt+0x46f8>
  405bc0:	mov	w1, #0x80                  	// #128
  405bc4:	sub	w1, w1, w2
  405bc8:	cmp	x2, #0x40
  405bcc:	sub	w2, w2, #0x40
  405bd0:	lsl	x1, x4, x1
  405bd4:	orr	x1, x5, x1
  405bd8:	csel	x5, x1, x5, ne  // ne = any
  405bdc:	lsr	x2, x4, x2
  405be0:	cmp	x5, #0x0
  405be4:	cset	x7, ne  // ne = any
  405be8:	orr	x7, x7, x2
  405bec:	ands	x4, x7, #0x7
  405bf0:	b.eq	405d9c <ferror@plt+0x472c>  // b.none
  405bf4:	mov	x4, #0x0                   	// #0
  405bf8:	and	x12, x12, #0xc00000
  405bfc:	orr	w0, w0, #0x10
  405c00:	cmp	x12, #0x400, lsl #12
  405c04:	b.eq	405e68 <ferror@plt+0x47f8>  // b.none
  405c08:	cmp	x12, #0x800, lsl #12
  405c0c:	b.eq	405e54 <ferror@plt+0x47e4>  // b.none
  405c10:	cbz	x12, 405e04 <ferror@plt+0x4794>
  405c14:	tbnz	x4, #51, 405e1c <ferror@plt+0x47ac>
  405c18:	orr	w0, w0, #0x8
  405c1c:	extr	x7, x4, x7, #3
  405c20:	mov	w1, #0x0                   	// #0
  405c24:	ubfx	x4, x4, #3, #48
  405c28:	b	405cb8 <ferror@plt+0x4648>
  405c2c:	cmp	x6, #0xf
  405c30:	b.ne	405c64 <ferror@plt+0x45f4>  // b.any
  405c34:	tbz	x8, #47, 405c50 <ferror@plt+0x45e0>
  405c38:	cbnz	x1, 405c50 <ferror@plt+0x45e0>
  405c3c:	orr	x4, x4, #0x800000000000
  405c40:	mov	w11, w15
  405c44:	mov	x7, x3
  405c48:	mov	w1, #0x7fff                	// #32767
  405c4c:	b	4057a4 <ferror@plt+0x4134>
  405c50:	orr	x4, x8, #0x800000000000
  405c54:	mov	w11, w16
  405c58:	and	x4, x4, #0xffffffffffff
  405c5c:	mov	w1, #0x7fff                	// #32767
  405c60:	b	4057a4 <ferror@plt+0x4134>
  405c64:	cmp	x6, #0xb
  405c68:	b.ne	405a50 <ferror@plt+0x43e0>  // b.any
  405c6c:	mov	w11, w15
  405c70:	mov	x5, x3
  405c74:	orr	x4, x4, #0x800000000000
  405c78:	mov	x7, x5
  405c7c:	and	x4, x4, #0xffffffffffff
  405c80:	mov	w1, #0x7fff                	// #32767
  405c84:	b	4057a4 <ferror@plt+0x4134>
  405c88:	orr	x7, x5, x4
  405c8c:	cbz	x7, 405cac <ferror@plt+0x463c>
  405c90:	and	x12, x12, #0xc00000
  405c94:	orr	w0, w0, #0x10
  405c98:	cmp	x12, #0x400, lsl #12
  405c9c:	sub	x7, x1, x9
  405ca0:	b.eq	405cac <ferror@plt+0x463c>  // b.none
  405ca4:	cmp	x12, #0x800, lsl #12
  405ca8:	csel	x7, x9, xzr, eq  // eq = none
  405cac:	orr	w0, w0, #0x8
  405cb0:	mov	w1, #0x0                   	// #0
  405cb4:	mov	x4, #0x0                   	// #0
  405cb8:	mov	x3, #0x0                   	// #0
  405cbc:	fmov	d0, x7
  405cc0:	bfxil	x3, x4, #0, #48
  405cc4:	bfi	x3, x1, #48, #15
  405cc8:	bfi	x3, x11, #63, #1
  405ccc:	fmov	v0.d[1], x3
  405cd0:	str	q0, [sp, #48]
  405cd4:	bl	406230 <ferror@plt+0x4bc0>
  405cd8:	ldr	q0, [sp, #48]
  405cdc:	ldp	x29, x30, [sp], #80
  405ce0:	ret
  405ce4:	clz	x10, x1
  405ce8:	add	x4, x10, #0x31
  405cec:	add	x0, x10, #0x40
  405cf0:	cmp	x4, #0x3c
  405cf4:	b.le	405a70 <ferror@plt+0x4400>
  405cf8:	sub	w4, w4, #0x3d
  405cfc:	mov	x7, #0x0                   	// #0
  405d00:	lsl	x8, x1, x4
  405d04:	b	405a8c <ferror@plt+0x441c>
  405d08:	clz	x6, x3
  405d0c:	add	x2, x6, #0x31
  405d10:	add	x6, x6, #0x40
  405d14:	cmp	x2, #0x3c
  405d18:	b.le	405af4 <ferror@plt+0x4484>
  405d1c:	sub	w2, w2, #0x3d
  405d20:	mov	x5, #0x0                   	// #0
  405d24:	lsl	x4, x3, x2
  405d28:	b	405b10 <ferror@plt+0x44a0>
  405d2c:	and	x7, x12, #0xc00000
  405d30:	cmp	x7, #0x400, lsl #12
  405d34:	b.eq	405e38 <ferror@plt+0x47c8>  // b.none
  405d38:	cmp	x7, #0x800, lsl #12
  405d3c:	b.eq	405dd0 <ferror@plt+0x4760>  // b.none
  405d40:	cbz	x7, 405db4 <ferror@plt+0x4744>
  405d44:	mov	x4, #0xffffffffffff        	// #281474976710655
  405d48:	mov	x7, #0xffffffffffffffff    	// #-1
  405d4c:	mov	w2, #0x14                  	// #20
  405d50:	orr	w0, w0, w2
  405d54:	b	405cb8 <ferror@plt+0x4648>
  405d58:	mov	x18, x10
  405d5c:	ldp	x19, x20, [sp, #16]
  405d60:	ldp	x21, x22, [sp, #32]
  405d64:	b	4059c8 <ferror@plt+0x4358>
  405d68:	mov	w1, #0x40                  	// #64
  405d6c:	sub	w1, w1, w2
  405d70:	lsr	x3, x5, x2
  405d74:	lsl	x5, x5, x1
  405d78:	cmp	x5, #0x0
  405d7c:	lsl	x7, x4, x1
  405d80:	cset	x1, ne  // ne = any
  405d84:	orr	x7, x7, x3
  405d88:	lsr	x4, x4, x2
  405d8c:	orr	x7, x7, x1
  405d90:	tst	x7, #0x7
  405d94:	b.ne	405bf8 <ferror@plt+0x4588>  // b.any
  405d98:	tbnz	x4, #51, 405e74 <ferror@plt+0x4804>
  405d9c:	mov	w1, #0x0                   	// #0
  405da0:	extr	x7, x4, x7, #3
  405da4:	ubfx	x4, x4, #3, #48
  405da8:	tbz	w12, #11, 4057a4 <ferror@plt+0x4134>
  405dac:	orr	w0, w0, #0x8
  405db0:	b	405cb8 <ferror@plt+0x4648>
  405db4:	mov	w1, #0x7fff                	// #32767
  405db8:	mov	x4, #0x0                   	// #0
  405dbc:	b	405d4c <ferror@plt+0x46dc>
  405dc0:	cbz	x9, 4059fc <ferror@plt+0x438c>
  405dc4:	adds	x5, x5, #0x8
  405dc8:	cinc	x4, x4, cs  // cs = hs, nlast
  405dcc:	b	4059fc <ferror@plt+0x438c>
  405dd0:	cmp	x9, #0x0
  405dd4:	mov	w2, #0x7fff                	// #32767
  405dd8:	mov	x4, #0xffffffffffff        	// #281474976710655
  405ddc:	csel	w1, w1, w2, eq  // eq = none
  405de0:	csel	x4, x4, xzr, eq  // eq = none
  405de4:	csetm	x7, eq  // eq = none
  405de8:	b	405d4c <ferror@plt+0x46dc>
  405dec:	and	x1, x5, #0xf
  405df0:	cmp	x1, #0x4
  405df4:	b.eq	4059fc <ferror@plt+0x438c>  // b.none
  405df8:	adds	x5, x5, #0x4
  405dfc:	cinc	x4, x4, cs  // cs = hs, nlast
  405e00:	b	4059fc <ferror@plt+0x438c>
  405e04:	and	x1, x7, #0xf
  405e08:	cmp	x1, #0x4
  405e0c:	b.eq	405e18 <ferror@plt+0x47a8>  // b.none
  405e10:	adds	x7, x7, #0x4
  405e14:	cinc	x4, x4, cs  // cs = hs, nlast
  405e18:	tbz	x4, #51, 405c18 <ferror@plt+0x45a8>
  405e1c:	orr	w0, w0, #0x8
  405e20:	mov	w1, #0x1                   	// #1
  405e24:	mov	x4, #0x0                   	// #0
  405e28:	mov	x7, #0x0                   	// #0
  405e2c:	b	405cb8 <ferror@plt+0x4648>
  405e30:	cbnz	x9, 4059fc <ferror@plt+0x438c>
  405e34:	b	405dc4 <ferror@plt+0x4754>
  405e38:	cmp	x9, #0x0
  405e3c:	mov	w2, #0x7fff                	// #32767
  405e40:	mov	x4, #0xffffffffffff        	// #281474976710655
  405e44:	csel	w1, w1, w2, ne  // ne = any
  405e48:	csel	x4, x4, xzr, ne  // ne = any
  405e4c:	csetm	x7, ne  // ne = any
  405e50:	b	405d4c <ferror@plt+0x46dc>
  405e54:	cbz	x9, 405e18 <ferror@plt+0x47a8>
  405e58:	adds	x7, x7, #0x8
  405e5c:	cinc	x4, x4, cs  // cs = hs, nlast
  405e60:	tbnz	x4, #51, 405e1c <ferror@plt+0x47ac>
  405e64:	b	405c18 <ferror@plt+0x45a8>
  405e68:	cbz	x9, 405e58 <ferror@plt+0x47e8>
  405e6c:	tbnz	x4, #51, 405e1c <ferror@plt+0x47ac>
  405e70:	b	405c18 <ferror@plt+0x45a8>
  405e74:	orr	w0, w0, #0x10
  405e78:	b	405e1c <ferror@plt+0x47ac>
  405e7c:	mov	w11, w15
  405e80:	mov	w1, #0x7fff                	// #32767
  405e84:	mov	x4, #0x0                   	// #0
  405e88:	mov	x7, #0x0                   	// #0
  405e8c:	b	4057a4 <ferror@plt+0x4134>
  405e90:	cmp	w0, #0x0
  405e94:	cbz	w0, 405ee0 <ferror@plt+0x4870>
  405e98:	cneg	w1, w0, lt  // lt = tstop
  405e9c:	mov	w4, #0x403e                	// #16446
  405ea0:	clz	x3, x1
  405ea4:	mov	w2, #0x402f                	// #16431
  405ea8:	sub	w4, w4, w3
  405eac:	lsr	w0, w0, #31
  405eb0:	sub	w2, w2, w4
  405eb4:	mov	x3, #0x0                   	// #0
  405eb8:	and	w4, w4, #0x7fff
  405ebc:	lsl	x1, x1, x2
  405ec0:	and	x1, x1, #0xffffffffffff
  405ec4:	orr	w0, w4, w0, lsl #15
  405ec8:	mov	x2, #0x0                   	// #0
  405ecc:	bfxil	x3, x1, #0, #48
  405ed0:	fmov	d0, x2
  405ed4:	bfi	x3, x0, #48, #16
  405ed8:	fmov	v0.d[1], x3
  405edc:	ret
  405ee0:	mov	w4, #0x0                   	// #0
  405ee4:	mov	x1, #0x0                   	// #0
  405ee8:	mov	w0, #0x0                   	// #0
  405eec:	mov	x3, #0x0                   	// #0
  405ef0:	orr	w0, w4, w0, lsl #15
  405ef4:	bfxil	x3, x1, #0, #48
  405ef8:	mov	x2, #0x0                   	// #0
  405efc:	fmov	d0, x2
  405f00:	bfi	x3, x0, #48, #16
  405f04:	fmov	v0.d[1], x3
  405f08:	ret
  405f0c:	nop
  405f10:	stp	x29, x30, [sp, #-48]!
  405f14:	mov	x29, sp
  405f18:	str	x19, [sp, #16]
  405f1c:	str	q0, [sp, #32]
  405f20:	ldp	x3, x0, [sp, #32]
  405f24:	mrs	x6, fpcr
  405f28:	ubfx	x2, x0, #48, #15
  405f2c:	lsr	x4, x0, #63
  405f30:	add	x1, x2, #0x1
  405f34:	ubfiz	x0, x0, #3, #48
  405f38:	tst	x1, #0x7ffe
  405f3c:	and	w4, w4, #0xff
  405f40:	orr	x0, x0, x3, lsr #61
  405f44:	lsl	x5, x3, #3
  405f48:	b.eq	405fc8 <ferror@plt+0x4958>  // b.none
  405f4c:	mov	x1, #0xffffffffffffc400    	// #-15360
  405f50:	add	x2, x2, x1
  405f54:	cmp	x2, #0x7fe
  405f58:	b.le	406030 <ferror@plt+0x49c0>
  405f5c:	ands	x0, x6, #0xc00000
  405f60:	b.eq	4060c8 <ferror@plt+0x4a58>  // b.none
  405f64:	cmp	x0, #0x400, lsl #12
  405f68:	b.eq	4061e8 <ferror@plt+0x4b78>  // b.none
  405f6c:	cmp	x0, #0x800, lsl #12
  405f70:	csel	w7, w4, wzr, eq  // eq = none
  405f74:	cbnz	w7, 4060c8 <ferror@plt+0x4a58>
  405f78:	mov	w0, #0x14                  	// #20
  405f7c:	mov	x1, #0xffffffffffffffff    	// #-1
  405f80:	mov	x2, #0x7fe                 	// #2046
  405f84:	b.ne	406074 <ferror@plt+0x4a04>  // b.any
  405f88:	cmp	w4, #0x0
  405f8c:	add	x3, x1, #0x8
  405f90:	csel	x1, x3, x1, ne  // ne = any
  405f94:	and	x3, x1, #0x80000000000000
  405f98:	cbnz	w7, 40607c <ferror@plt+0x4a0c>
  405f9c:	cbnz	x3, 406084 <ferror@plt+0x4a14>
  405fa0:	lsr	x1, x1, #3
  405fa4:	and	w3, w2, #0x7ff
  405fa8:	and	x4, x4, #0xff
  405fac:	bfi	x1, x3, #52, #12
  405fb0:	orr	x19, x1, x4, lsl #63
  405fb4:	bl	406230 <ferror@plt+0x4bc0>
  405fb8:	fmov	d0, x19
  405fbc:	ldr	x19, [sp, #16]
  405fc0:	ldp	x29, x30, [sp], #48
  405fc4:	ret
  405fc8:	orr	x1, x0, x5
  405fcc:	cbnz	x2, 405fe4 <ferror@plt+0x4974>
  405fd0:	cbnz	x1, 4060a0 <ferror@plt+0x4a30>
  405fd4:	mov	w2, #0x0                   	// #0
  405fd8:	mov	w0, #0x0                   	// #0
  405fdc:	mov	x1, #0x0                   	// #0
  405fe0:	b	406010 <ferror@plt+0x49a0>
  405fe4:	cbz	x1, 4060d8 <ferror@plt+0x4a68>
  405fe8:	mov	x3, #0x7fff                	// #32767
  405fec:	extr	x1, x0, x5, #60
  405ff0:	lsr	x0, x0, #50
  405ff4:	cmp	x2, x3
  405ff8:	lsr	x1, x1, #3
  405ffc:	eor	w0, w0, #0x1
  406000:	orr	x1, x1, #0x8000000000000
  406004:	csel	w0, w0, wzr, eq  // eq = none
  406008:	mov	w2, #0x7ff                 	// #2047
  40600c:	nop
  406010:	and	x4, x4, #0xff
  406014:	bfi	x1, x2, #52, #12
  406018:	orr	x19, x1, x4, lsl #63
  40601c:	cbnz	w0, 405fb4 <ferror@plt+0x4944>
  406020:	fmov	d0, x19
  406024:	ldr	x19, [sp, #16]
  406028:	ldp	x29, x30, [sp], #48
  40602c:	ret
  406030:	cmp	x2, #0x0
  406034:	b.le	4060e8 <ferror@plt+0x4a78>
  406038:	cmp	xzr, x3, lsl #7
  40603c:	mov	w7, #0x0                   	// #0
  406040:	cset	x1, ne  // ne = any
  406044:	orr	x5, x1, x5, lsr #60
  406048:	orr	x1, x5, x0, lsl #4
  40604c:	mov	w0, #0x0                   	// #0
  406050:	tst	x5, #0x7
  406054:	b.eq	4061a0 <ferror@plt+0x4b30>  // b.none
  406058:	and	x3, x6, #0xc00000
  40605c:	cmp	x3, #0x400, lsl #12
  406060:	b.eq	4060b8 <ferror@plt+0x4a48>  // b.none
  406064:	cmp	x3, #0x800, lsl #12
  406068:	mov	w0, #0x10                  	// #16
  40606c:	b.eq	405f88 <ferror@plt+0x4918>  // b.none
  406070:	cbz	x3, 4061ac <ferror@plt+0x4b3c>
  406074:	and	x3, x1, #0x80000000000000
  406078:	cbz	w7, 406080 <ferror@plt+0x4a10>
  40607c:	orr	w0, w0, #0x8
  406080:	cbz	x3, 4061a0 <ferror@plt+0x4b30>
  406084:	cmp	x2, #0x7fe
  406088:	add	x2, x2, #0x1
  40608c:	b.eq	406148 <ferror@plt+0x4ad8>  // b.none
  406090:	mov	x3, #0x1fefffffffffffff    	// #2301339409586323455
  406094:	and	w2, w2, #0x7ff
  406098:	and	x1, x3, x1, lsr #3
  40609c:	b	406010 <ferror@plt+0x49a0>
  4060a0:	and	x3, x6, #0xc00000
  4060a4:	mov	w7, #0x1                   	// #1
  4060a8:	cmp	x3, #0x400, lsl #12
  4060ac:	mov	x2, #0x0                   	// #0
  4060b0:	mov	x1, #0x1                   	// #1
  4060b4:	b.ne	406064 <ferror@plt+0x49f4>  // b.any
  4060b8:	cbnz	w4, 4060c0 <ferror@plt+0x4a50>
  4060bc:	add	x1, x1, #0x8
  4060c0:	mov	w0, #0x10                  	// #16
  4060c4:	b	405f94 <ferror@plt+0x4924>
  4060c8:	mov	w2, #0x7ff                 	// #2047
  4060cc:	mov	w0, #0x14                  	// #20
  4060d0:	mov	x1, #0x0                   	// #0
  4060d4:	b	406010 <ferror@plt+0x49a0>
  4060d8:	mov	w2, #0x7ff                 	// #2047
  4060dc:	mov	w0, #0x0                   	// #0
  4060e0:	mov	x1, #0x0                   	// #0
  4060e4:	b	406010 <ferror@plt+0x49a0>
  4060e8:	cmn	x2, #0x34
  4060ec:	b.lt	4060a0 <ferror@plt+0x4a30>  // b.tstop
  4060f0:	mov	x3, #0x3d                  	// #61
  4060f4:	sub	x7, x3, x2
  4060f8:	orr	x0, x0, #0x8000000000000
  4060fc:	cmp	x7, #0x3f
  406100:	b.le	4061c0 <ferror@plt+0x4b50>
  406104:	add	w1, w2, #0x43
  406108:	cmp	x7, #0x40
  40610c:	mov	w3, #0xfffffffd            	// #-3
  406110:	sub	w2, w3, w2
  406114:	lsl	x1, x0, x1
  406118:	orr	x1, x5, x1
  40611c:	csel	x5, x1, x5, ne  // ne = any
  406120:	lsr	x0, x0, x2
  406124:	cmp	x5, #0x0
  406128:	cset	x1, ne  // ne = any
  40612c:	orr	x1, x1, x0
  406130:	cmp	x1, #0x0
  406134:	cset	w7, ne  // ne = any
  406138:	tst	x1, #0x7
  40613c:	b.eq	406184 <ferror@plt+0x4b14>  // b.none
  406140:	mov	x2, #0x0                   	// #0
  406144:	b	406058 <ferror@plt+0x49e8>
  406148:	mov	w3, w2
  40614c:	ands	x1, x6, #0xc00000
  406150:	b.eq	406178 <ferror@plt+0x4b08>  // b.none
  406154:	cmp	x1, #0x400, lsl #12
  406158:	b.eq	406200 <ferror@plt+0x4b90>  // b.none
  40615c:	cmp	x1, #0x800, lsl #12
  406160:	mov	w5, #0x7fe                 	// #2046
  406164:	csel	w1, w4, wzr, eq  // eq = none
  406168:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  40616c:	cmp	w1, #0x0
  406170:	csel	w3, w3, w5, ne  // ne = any
  406174:	csel	x1, xzr, x2, ne  // ne = any
  406178:	mov	w2, #0x14                  	// #20
  40617c:	orr	w0, w0, w2
  406180:	b	405fa8 <ferror@plt+0x4938>
  406184:	and	x3, x1, #0x80000000000000
  406188:	cbnz	x1, 406218 <ferror@plt+0x4ba8>
  40618c:	nop
  406190:	mov	w0, #0x0                   	// #0
  406194:	mov	x2, #0x1                   	// #1
  406198:	cbnz	x3, 406090 <ferror@plt+0x4a20>
  40619c:	mov	x2, #0x0                   	// #0
  4061a0:	and	w2, w2, #0x7ff
  4061a4:	lsr	x1, x1, #3
  4061a8:	b	406010 <ferror@plt+0x49a0>
  4061ac:	and	x3, x1, #0xf
  4061b0:	cmp	x3, #0x4
  4061b4:	add	x3, x1, #0x4
  4061b8:	csel	x1, x3, x1, ne  // ne = any
  4061bc:	b	405f94 <ferror@plt+0x4924>
  4061c0:	add	w1, w2, #0x3
  4061c4:	sub	w2, w3, w2
  4061c8:	lsl	x3, x5, x1
  4061cc:	cmp	x3, #0x0
  4061d0:	cset	x3, ne  // ne = any
  4061d4:	lsr	x2, x5, x2
  4061d8:	orr	x2, x2, x3
  4061dc:	lsl	x0, x0, x1
  4061e0:	orr	x1, x0, x2
  4061e4:	b	406130 <ferror@plt+0x4ac0>
  4061e8:	cbz	w4, 4060c8 <ferror@plt+0x4a58>
  4061ec:	mov	w7, #0x0                   	// #0
  4061f0:	mov	w0, #0x14                  	// #20
  4061f4:	mov	x2, #0x7fe                 	// #2046
  4061f8:	mov	x1, #0xffffffffffffffff    	// #-1
  4061fc:	b	405f94 <ferror@plt+0x4924>
  406200:	cmp	w4, #0x0
  406204:	mov	w1, #0x7fe                 	// #2046
  406208:	csel	w3, w2, w1, eq  // eq = none
  40620c:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  406210:	csel	x1, xzr, x2, eq  // eq = none
  406214:	b	406178 <ferror@plt+0x4b08>
  406218:	tbz	w6, #11, 406190 <ferror@plt+0x4b20>
  40621c:	mov	w0, #0x0                   	// #0
  406220:	mov	x2, #0x0                   	// #0
  406224:	orr	w0, w0, #0x8
  406228:	b	406080 <ferror@plt+0x4a10>
  40622c:	nop
  406230:	tbz	w0, #0, 406240 <ferror@plt+0x4bd0>
  406234:	movi	v1.2s, #0x0
  406238:	fdiv	s0, s1, s1
  40623c:	mrs	x1, fpsr
  406240:	tbz	w0, #1, 406254 <ferror@plt+0x4be4>
  406244:	fmov	s1, #1.000000000000000000e+00
  406248:	movi	v2.2s, #0x0
  40624c:	fdiv	s0, s1, s2
  406250:	mrs	x1, fpsr
  406254:	tbz	w0, #2, 406274 <ferror@plt+0x4c04>
  406258:	mov	w2, #0xc5ae                	// #50606
  40625c:	mov	w1, #0x7f7fffff            	// #2139095039
  406260:	movk	w2, #0x749d, lsl #16
  406264:	fmov	s1, w1
  406268:	fmov	s2, w2
  40626c:	fadd	s0, s1, s2
  406270:	mrs	x1, fpsr
  406274:	tbz	w0, #3, 406284 <ferror@plt+0x4c14>
  406278:	movi	v1.2s, #0x80, lsl #16
  40627c:	fmul	s0, s1, s1
  406280:	mrs	x1, fpsr
  406284:	tbz	w0, #4, 40629c <ferror@plt+0x4c2c>
  406288:	mov	w0, #0x7f7fffff            	// #2139095039
  40628c:	fmov	s2, #1.000000000000000000e+00
  406290:	fmov	s1, w0
  406294:	fsub	s0, s1, s2
  406298:	mrs	x0, fpsr
  40629c:	ret
  4062a0:	stp	x29, x30, [sp, #-64]!
  4062a4:	mov	x29, sp
  4062a8:	stp	x19, x20, [sp, #16]
  4062ac:	adrp	x20, 417000 <ferror@plt+0x15990>
  4062b0:	add	x20, x20, #0xdd0
  4062b4:	stp	x21, x22, [sp, #32]
  4062b8:	adrp	x21, 417000 <ferror@plt+0x15990>
  4062bc:	add	x21, x21, #0xdc8
  4062c0:	sub	x20, x20, x21
  4062c4:	mov	w22, w0
  4062c8:	stp	x23, x24, [sp, #48]
  4062cc:	mov	x23, x1
  4062d0:	mov	x24, x2
  4062d4:	bl	4013b0 <_exit@plt-0x40>
  4062d8:	cmp	xzr, x20, asr #3
  4062dc:	b.eq	406308 <ferror@plt+0x4c98>  // b.none
  4062e0:	asr	x20, x20, #3
  4062e4:	mov	x19, #0x0                   	// #0
  4062e8:	ldr	x3, [x21, x19, lsl #3]
  4062ec:	mov	x2, x24
  4062f0:	add	x19, x19, #0x1
  4062f4:	mov	x1, x23
  4062f8:	mov	w0, w22
  4062fc:	blr	x3
  406300:	cmp	x20, x19
  406304:	b.ne	4062e8 <ferror@plt+0x4c78>  // b.any
  406308:	ldp	x19, x20, [sp, #16]
  40630c:	ldp	x21, x22, [sp, #32]
  406310:	ldp	x23, x24, [sp, #48]
  406314:	ldp	x29, x30, [sp], #64
  406318:	ret
  40631c:	nop
  406320:	ret
  406324:	nop
  406328:	adrp	x2, 418000 <ferror@plt+0x16990>
  40632c:	mov	x1, #0x0                   	// #0
  406330:	ldr	x2, [x2, #336]
  406334:	b	401480 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000406338 <.fini>:
  406338:	stp	x29, x30, [sp, #-16]!
  40633c:	mov	x29, sp
  406340:	ldp	x29, x30, [sp], #16
  406344:	ret
