$date
	Sat Oct 22 19:55:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#989766
b1 &
b1 %
1$
b1 !
1"
#989767
0"
#989770
1#
#989774
b0 &
0#
b0 %
0$
#1958030
b1 &
b1 %
1$
1"
#1958031
0"
#1958034
1#
#1958038
b0 &
0#
b0 %
0$
#2975854
b101 &
b101 %
1$
b101 !
1"
#2975855
0"
#2975858
b10000 &
b10000 %
#2975862
b1000 &
b1000 %
#2975866
b100 &
b100 %
#2975870
b10 &
b10 %
#2975874
b1 &
b1 %
1#
#2975878
b0 &
0#
b0 %
0$
#4500012
