OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/kogge-stone/runs/auto_pnr/tmp/routing/22-fill.odb'…
Reading design constraints file at '/openlane/designs/kogge-stone/src/adder.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   adder
Die area:                 ( 0 0 ) ( 78305 89025 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     653
Number of terminals:      53
Number of snets:          2
Number of nets:           293

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 125.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 9540.
[INFO DRT-0033] mcon shape region query size = 1272.
[INFO DRT-0033] met1 shape region query size = 1837.
[INFO DRT-0033] via shape region query size = 500.
[INFO DRT-0033] met2 shape region query size = 332.
[INFO DRT-0033] via2 shape region query size = 400.
[INFO DRT-0033] met3 shape region query size = 319.
[INFO DRT-0033] via3 shape region query size = 400.
[INFO DRT-0033] met4 shape region query size = 148.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 373 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 107 unique inst patterns.
[INFO DRT-0084]   Complete 149 groups.
#scanned instances     = 653
#unique  instances     = 125
#stdCellGenAp          = 2918
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 2272
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 817
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:02, memory = 115.92 (MB), peak = 115.92 (MB)

Number of guides:     1734

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 11 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 12 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 636.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 483.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 258.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 30.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 7.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 901 vertical wires in 1 frboxes and 513 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 111 vertical wires in 1 frboxes and 130 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 121.73 (MB), peak = 121.73 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 121.73 (MB), peak = 121.73 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 131.50 (MB).
    Completing 20% with 38 violations.
    elapsed time = 00:00:01, memory = 141.63 (MB).
    Completing 30% with 56 violations.
    elapsed time = 00:00:01, memory = 141.63 (MB).
    Completing 40% with 72 violations.
    elapsed time = 00:00:01, memory = 141.63 (MB).
[INFO DRT-0199]   Number of violations = 111.
Viol/Layer        met1   met2   met3   met4
Metal Spacing       16      7      5      0
Recheck             15      3      4      1
Short               53      7      0      0
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 502.57 (MB), peak = 502.57 (MB)
Total wire length = 5253 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2258 um.
Total wire length on LAYER met2 = 2679 um.
Total wire length on LAYER met3 = 230 um.
Total wire length on LAYER met4 = 85 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1711.
Up-via summary (total 1711):

-----------------------
 FR_MASTERSLICE       0
            li1     817
           met1     840
           met2      45
           met3       9
           met4       0
-----------------------
                   1711


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 111 violations.
    elapsed time = 00:00:00, memory = 502.57 (MB).
    Completing 20% with 110 violations.
    elapsed time = 00:00:00, memory = 506.13 (MB).
    Completing 30% with 112 violations.
    elapsed time = 00:00:00, memory = 506.13 (MB).
    Completing 40% with 104 violations.
    elapsed time = 00:00:01, memory = 511.57 (MB).
[INFO DRT-0199]   Number of violations = 42.
Viol/Layer        met1   met2   met3
Metal Spacing       10      6      3
Min Hole             1      0      0
Short               18      4      0
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 512.69 (MB), peak = 512.69 (MB)
Total wire length = 5232 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2244 um.
Total wire length on LAYER met2 = 2709 um.
Total wire length on LAYER met3 = 204 um.
Total wire length on LAYER met4 = 73 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1702.
Up-via summary (total 1702):

-----------------------
 FR_MASTERSLICE       0
            li1     817
           met1     838
           met2      40
           met3       7
           met4       0
-----------------------
                   1702


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 42 violations.
    elapsed time = 00:00:00, memory = 512.69 (MB).
    Completing 20% with 42 violations.
    elapsed time = 00:00:00, memory = 512.69 (MB).
    Completing 30% with 42 violations.
    elapsed time = 00:00:00, memory = 512.69 (MB).
    Completing 40% with 42 violations.
    elapsed time = 00:00:00, memory = 512.69 (MB).
    Completing 50% with 42 violations.
    elapsed time = 00:00:00, memory = 512.69 (MB).
    Completing 60% with 42 violations.
    elapsed time = 00:00:00, memory = 512.69 (MB).
    Completing 70% with 39 violations.
    elapsed time = 00:00:00, memory = 512.69 (MB).
    Completing 80% with 39 violations.
    elapsed time = 00:00:00, memory = 512.69 (MB).
    Completing 90% with 39 violations.
    elapsed time = 00:00:01, memory = 512.69 (MB).
    Completing 100% with 26 violations.
    elapsed time = 00:00:01, memory = 512.69 (MB).
[INFO DRT-0199]   Number of violations = 26.
Viol/Layer        met1   met2
Metal Spacing        3      2
Short               19      2
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 512.69 (MB), peak = 512.69 (MB)
Total wire length = 5224 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2226 um.
Total wire length on LAYER met2 = 2694 um.
Total wire length on LAYER met3 = 210 um.
Total wire length on LAYER met4 = 93 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1677.
Up-via summary (total 1677):

-----------------------
 FR_MASTERSLICE       0
            li1     817
           met1     813
           met2      38
           met3       9
           met4       0
-----------------------
                   1677


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 26 violations.
    elapsed time = 00:00:01, memory = 520.75 (MB).
    Completing 20% with 17 violations.
    elapsed time = 00:00:01, memory = 520.75 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:01, memory = 520.75 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:01, memory = 520.75 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met1
Short                5
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 520.75 (MB), peak = 520.75 (MB)
Total wire length = 5236 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2166 um.
Total wire length on LAYER met2 = 2711 um.
Total wire length on LAYER met3 = 264 um.
Total wire length on LAYER met4 = 93 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1693.
Up-via summary (total 1693):

-----------------------
 FR_MASTERSLICE       0
            li1     817
           met1     811
           met2      56
           met3       9
           met4       0
-----------------------
                   1693


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 520.75 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 520.75 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 520.75 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 520.75 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 520.75 (MB), peak = 520.75 (MB)
Total wire length = 5229 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2157 um.
Total wire length on LAYER met2 = 2706 um.
Total wire length on LAYER met3 = 271 um.
Total wire length on LAYER met4 = 93 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1694.
Up-via summary (total 1694):

-----------------------
 FR_MASTERSLICE       0
            li1     817
           met1     809
           met2      59
           met3       9
           met4       0
-----------------------
                   1694


[INFO DRT-0198] Complete detail routing.
Total wire length = 5229 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2157 um.
Total wire length on LAYER met2 = 2706 um.
Total wire length on LAYER met3 = 271 um.
Total wire length on LAYER met4 = 93 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1694.
Up-via summary (total 1694):

-----------------------
 FR_MASTERSLICE       0
            li1     817
           met1     809
           met2      59
           met3       9
           met4       0
-----------------------
                   1694


[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:07, memory = 520.75 (MB), peak = 520.75 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/kogge-stone/runs/auto_pnr/results/routing/adder.odb'…
Writing netlist to '/openlane/designs/kogge-stone/runs/auto_pnr/results/routing/adder.nl.v'…
Writing powered netlist to '/openlane/designs/kogge-stone/runs/auto_pnr/results/routing/adder.pnl.v'…
Writing layout to '/openlane/designs/kogge-stone/runs/auto_pnr/results/routing/adder.def'…
