$date
	Sun Apr 27 15:20:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module FPCVT_tb $end
$var wire 1 ! S $end
$var wire 4 " F [3:0] $end
$var wire 3 # E [2:0] $end
$var reg 12 $ D [11:0] $end
$scope module uut $end
$var wire 12 % D [11:0] $end
$var reg 3 & E [2:0] $end
$var reg 4 ' F [3:0] $end
$var reg 1 ! S $end
$var reg 12 ( magnitude [11:0] $end
$var reg 12 ) shifted [11:0] $end
$var integer 32 * shift_amount [31:0] $end
$scope function count_leading_zeroes_set_E $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx *
bx )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
0!
$end
#10000
b1111 "
b1111 '
b111111111110 )
b1 *
b111 #
b111 &
b11111111111 (
b11111111111 $
b11111111111 %
#20000
1!
b100000000000 $
b100000000000 %
#30000
b100000000001 $
b100000000001 %
#40000
b1 "
b1 '
b100000000 )
b1000 *
b0 #
b0 &
b1 (
b111111111111 $
b111111111111 %
#50000
0!
b1 $
b1 %
#60000
b10 "
b10 '
b1000000000 )
b10 (
b10 $
b10 %
#70000
b1000 "
b1000 '
b100000000000 )
b111 *
b1 #
b1 &
b10000 (
b10000 $
b10000 %
#80000
b1 "
b1 '
b100000000 )
b1000 *
b0 #
b0 &
b1 (
1!
b111111111111 $
b111111111111 %
#90000
b10 "
b10 '
b1000000000 )
b10 (
b111111111110 $
b111111111110 %
#100000
b1000 "
b1000 '
b100000000000 )
b110 *
b10 #
b10 &
b100000 (
b111111100000 $
b111111100000 %
#110000
b1010 "
b1010 '
b101011010000 )
b100 *
b100 #
b100 &
b10101101 (
0!
b10101101 $
b10101101 %
#120000
