// Seed: 1173203645
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  input id_2;
  output id_1;
  type_4(
      1, 1, id_3
  );
  logic id_3;
endmodule
