RISC_CPU_VHDL
=============

RISC CPU basic inner structures from my College Final year's project.

Fetch and decode: DU (Decode Unit) 
Execute: ALU,BOR (Bank Of Registers), CC_LRU(LRU algorithm Cache Controller)
Handling Floating point: David Bishop files with minor adjustments
Test Bench for ALU.
