# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"testbench_alu_time_synth.v" \
"../../../../../tp1_v2.srcs/sim_1/new/tb_aluu.v" \

# Do not sort compile order
nosort
