###############################################
Emulate Docker CLI using podman. Create /etc/containers/nodocker to quiet msg.
[36m[INFO]: 
	___   ____   ___  ____   _       ____  ____     ___
	/   \ |    \ /  _]|    \ | |     /    ||    \   /  _]
	|     ||  o  )  [_ |  _  || |    |  o  ||  _  | /  [_
	|  O  ||   _/    _]|  |  || |___ |     ||  |  ||    _]
	|     ||  | |   [_ |  |  ||     ||  _  ||  |  ||   [_
	\___/ |__| |_____||__|__||_____||__|__||__|__||_____|

[37m
[36m[INFO]: Version: mpw-one-a[37m
[36m[INFO]: Running interactively[37m
[36m[INFO]: Using design configuration at /project/openlane/user_project_wrapper/config.tcl[37m
[36m[INFO]: Sourcing Configurations from /project/openlane/user_project_wrapper/config.tcl[37m
[36m[INFO]: PDKs root directory: /project/fun/openlane/pdk_root-mpw-one-a[37m
[36m[INFO]: PDK: sky130A[37m
[36m[INFO]: Setting PDKPATH to /project/fun/openlane/pdk_root-mpw-one-a/sky130A[37m
[36m[INFO]: Standard Cell Library: sky130_fd_sc_hd[37m
[36m[INFO]: Sourcing Configurations from /project/openlane/user_project_wrapper/config.tcl[37m
[36m[INFO]: Current run directory is /project/openlane/user_project_wrapper/runs/user_project_wrapper[37m
[36m[INFO]: Preparing LEF Files[37m
mergeLef.py : Merging LEFs
sky130_ef_sc_hd__fakediode_2.lef: SITEs matched found: 0
sky130_ef_sc_hd__fakediode_2.lef: MACROs matched found: 1
sky130_fd_sc_hd.lef: SITEs matched found: 0
sky130_fd_sc_hd.lef: MACROs matched found: 437
mergeLef.py : Merging LEFs complete
mergeLef.py : Merging LEFs
user_proj_example.lef: SITEs matched found: 0
user_proj_example.lef: MACROs matched found: 1
mergeLef.py : Merging LEFs complete
[36m[INFO]: Merging the following extra LEFs:  /project/openlane/user_project_wrapper/../../lef/user_proj_example.lef[37m
[36m[INFO]: Trimming Liberty...[37m
[36m[INFO]: Preparation complete[37m

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+3621 (git sha1 84e9fa7, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/defines.v
Parsing Verilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/defines.v' to AST representation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/fwpayload/user_proj_example.v
Parsing Verilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/fwpayload/user_proj_example.v' to AST representation.
Generating RTLIL representation for module `\user_proj_example'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/defines.v
Parsing Verilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/defines.v' to AST representation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/user_project_wrapper.v
Parsing Verilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/user_project_wrapper.v' to AST representation.
Generating RTLIL representation for module `\user_project_wrapper'.
Successfully finished Verilog frontend.

5. Generating Graphviz representation of design.
Writing dot description to `/project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/synthesis/hierarchy.dot'.
Dumping module user_project_wrapper to page 1.

6. Executing HIERARCHY pass (managing design hierarchy).

6.1. Analyzing design hierarchy..
Top module:  \user_project_wrapper

6.2. Analyzing design hierarchy..
Top module:  \user_project_wrapper
Removed 0 unused modules.

7. Printing statistics.

=== user_project_wrapper ===

   Number of wires:                 18
   Number of wire bits:            636
   Number of public wires:          18
   Number of public wire bits:     636
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     user_proj_example               1

8. Executing SPLITNETS pass (splitting up multi-bit signals).

9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..

10. Executing CHECK pass (checking for obvious problems).
checking module user_project_wrapper..
found and reported 0 problems.

11. Printing statistics.

=== user_project_wrapper ===

   Number of wires:                 18
   Number of wire bits:            636
   Number of public wires:          18
   Number of public wire bits:     636
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     user_proj_example               1

   Area for cell type \user_proj_example is unknown!

12. Executing Verilog backend.
Dumping module `\user_project_wrapper'.

End of script. Logfile hash: 6ea30222c5, CPU: user 0.03s system 0.00s, MEM: 13.25 MB peak
Yosys 0.9+3621 (git sha1 84e9fa7, gcc 8.3.1 -fPIC -Os)
Time spent: 73% 2x stat (0 sec), 11% 8x read_verilog (0 sec), ...
[36m[INFO]: Changing netlist from 0 to /project/openlane/user_project_wrapper/runs/user_project_wrapper/results/synthesis/user_project_wrapper.synthesis.v[37m
[36m[INFO]: Running Initial Floorplanning...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Warning: /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib, line 31 default_operating_condition tt_025C_1v80 not found.
Notice 0: Reading LEF file:  /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 439 library cells
Notice 0: Finished LEF file:  /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/merged_unpadded.lef
Warning: LEF master user_proj_example has no liberty cell.
Info: Added 1286 rows of 6323 sites.
[36m[INFO]: Core area width: 2908.96[37m
[36m[INFO]: Core area height: 3498.24[37m
[36m[INFO]: Changing layout from 0 to /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/floorplan/verilog2def_openroad.def[37m
Notice 0: Reading LEF file:  /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/merged.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 439 library cells
Notice 0: Finished LEF file:  /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/merged.lef
Notice 0: 
Reading DEF file: /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/floorplan/verilog2def_openroad.def
Notice 0: Design: user_project_wrapper
Notice 0:     Created 636 pins.
Notice 0:     Created 1 components and 606 component-terminals.
Notice 0:     Created 636 nets and 604 connections.
Notice 0: Finished DEF file: /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/floorplan/verilog2def_openroad.def
Top-level design name: user_project_wrapper
Block boundaries: 0 0 2920000 3520000
Writing /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/floorplan/ioPlacer.def
[36m[INFO]: Changing layout from /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/floorplan/verilog2def_openroad.def to /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/floorplan/ioPlacer.def[37m
[36m[INFO]:  Adding Macro Placement...[37m
[36m[INFO]:  Manual Macro Placement...[37m
Notice 0: Reading LEF file:  /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/merged.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 439 library cells
Notice 0: Finished LEF file:  /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/merged.lef
Notice 0: 
Reading DEF file: /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/floorplan/ioPlacer.def
Notice 0: Design: user_project_wrapper
Notice 0:     Created 636 pins.
Notice 0:     Created 1 components and 606 component-terminals.
Notice 0:     Created 636 nets and 604 connections.
Notice 0: Finished DEF file: /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/floorplan/ioPlacer.def
Placing the following macros:
{'mprj': ['1150000', '1700000', 'N']}
Design name: user_project_wrapper
Placing mprj
Successfully placed 1 instances
[36m[INFO]: Changing layout from /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/floorplan/ioPlacer.def to /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/floorplan/ioPlacer.def.macro_placement.def[37m
[36m[INFO]: Generating PDN...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 439 library cells
Notice 0: Finished LEF file:  /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/floorplan/ioPlacer.def.macro_placement.def
Notice 0: Design: user_project_wrapper
Notice 0:     Created 636 pins.
Notice 0:     Created 1 components and 606 component-terminals.
Notice 0:     Created 636 nets and 604 connections.
Notice 0: Finished DEF file: /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/floorplan/ioPlacer.def.macro_placement.def
[INFO] [PDNG-0016] Power Delivery Network Generator: Generating PDN
[INFO] [PDNG-0016]   config: /project/openlane/user_project_wrapper/pdn.tcl
[INFO] [PDNG-0008] Design Name is user_project_wrapper
[INFO] [PDNG-0009] Reading technology data
[ERROR] [PDNG-0037] Cannot find pin vccd1 on instance mprj (user_proj_example)
[ERROR] [PDNG-0037] Cannot find pin vssd1 on instance mprj (user_proj_example)
[INFO] [PDNG-0011] ****** INFO ******
Type: stdcell, grid
    Core Rings
      Layer: met5 -  width: 3.000  spacing: 1.600  core_offset: 14.000 
      Layer: met4 -  width: 3.000  spacing: 1.600  core_offset: 14.000 
    Stdcell Rails
    Straps
      Layer: met4 -  width: 3.000  pitch: 180.000  offset: 0.000 
      Layer: met5 -  width: 3.000  pitch: 180.000  offset: 0.000 
    Connect: {met4 met5}
Type: macro, macro_1
    Instance: obs_core_obs
    Straps
    Connect: 
Type: macro, macro_2
    Straps
    Connect: 
[INFO] [PDNG-0012] **** END INFO ****
[INFO] [PDNG-0013] Inserting stdcell grid - grid
[INFO] [PDNG-0010] Inserting macro grid for 1 macros
[INFO] [PDNG-0034]   - grid for instance mprj
[INFO] [PDNG-0015] Writing to database
[36m[INFO]: Changing layout from /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/floorplan/ioPlacer.def.macro_placement.def to /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/floorplan/pdn.def[37m
[36m[INFO]: Generating PDN...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 439 library cells
Notice 0: Finished LEF file:  /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/floorplan/pdn.def
Notice 0: Design: user_project_wrapper
Notice 0:     Created 638 pins.
Notice 0:     Created 1 components and 606 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 636 nets and 604 connections.
Notice 0: Finished DEF file: /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/floorplan/pdn.def
[INFO] [PDNG-0016] Power Delivery Network Generator: Generating PDN
[INFO] [PDNG-0016]   config: /project/openlane/user_project_wrapper/pdn.tcl
[INFO] [PDNG-0008] Design Name is user_project_wrapper
[INFO] [PDNG-0009] Reading technology data
[ERROR] [PDNG-0037] Cannot find pin vccd2 on instance mprj (user_proj_example)
[ERROR] [PDNG-0037] Cannot find pin vssd2 on instance mprj (user_proj_example)
[INFO] [PDNG-0011] ****** INFO ******
Type: stdcell, grid
    Core Rings
      Layer: met5 -  width: 3.000  spacing: 1.600  core_offset: 23.200 
      Layer: met4 -  width: 3.000  spacing: 1.600  core_offset: 23.200 
    Stdcell Rails
    Straps
      Layer: met4 -  width: 3.000  pitch: 180.000  offset: 18.000 
      Layer: met5 -  width: 3.000  pitch: 180.000  offset: 18.000 
    Connect: {met4 met5}
Type: macro, macro_1
    Instance: obs_core_obs
    Straps
    Connect: 
Type: macro, macro_2
    Straps
    Connect: 
[INFO] [PDNG-0012] **** END INFO ****
[INFO] [PDNG-0013] Inserting stdcell grid - grid
[INFO] [PDNG-0010] Inserting macro grid for 1 macros
[INFO] [PDNG-0034]   - grid for instance mprj
[INFO] [PDNG-0015] Writing to database
[36m[INFO]: Changing layout from /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/floorplan/pdn.def to /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/floorplan/pdn.def[37m
[36m[INFO]: Generating PDN...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 439 library cells
Notice 0: Finished LEF file:  /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/floorplan/pdn.def
Notice 0: Design: user_project_wrapper
Notice 0:     Created 640 pins.
Notice 0:     Created 1 components and 606 component-terminals.
Notice 0:     Created 4 special nets and 0 connections.
Notice 0:     Created 636 nets and 604 connections.
Notice 0: Finished DEF file: /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/floorplan/pdn.def
[INFO] [PDNG-0016] Power Delivery Network Generator: Generating PDN
[INFO] [PDNG-0016]   config: /project/openlane/user_project_wrapper/pdn.tcl
[INFO] [PDNG-0008] Design Name is user_project_wrapper
[INFO] [PDNG-0009] Reading technology data
[ERROR] [PDNG-0037] Cannot find pin vdda1 on instance mprj (user_proj_example)
[ERROR] [PDNG-0037] Cannot find pin vssa1 on instance mprj (user_proj_example)
[INFO] [PDNG-0011] ****** INFO ******
Type: stdcell, grid
    Core Rings
      Layer: met5 -  width: 3.000  spacing: 1.600  core_offset: 32.400 
      Layer: met4 -  width: 3.000  spacing: 1.600  core_offset: 32.400 
    Stdcell Rails
    Straps
      Layer: met4 -  width: 3.000  pitch: 180.000  offset: 36.000 
      Layer: met5 -  width: 3.000  pitch: 180.000  offset: 36.000 
    Connect: {met4 met5}
Type: macro, macro_1
    Instance: obs_core_obs
    Straps
    Connect: 
Type: macro, macro_2
    Straps
    Connect: 
[INFO] [PDNG-0012] **** END INFO ****
[INFO] [PDNG-0013] Inserting stdcell grid - grid
[INFO] [PDNG-0010] Inserting macro grid for 1 macros
[INFO] [PDNG-0034]   - grid for instance mprj
[INFO] [PDNG-0015] Writing to database
[36m[INFO]: Changing layout from /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/floorplan/pdn.def to /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/floorplan/pdn.def[37m
[36m[INFO]: Generating PDN...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 439 library cells
Notice 0: Finished LEF file:  /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/floorplan/pdn.def
Notice 0: Design: user_project_wrapper
Notice 0:     Created 642 pins.
Notice 0:     Created 1 components and 606 component-terminals.
Notice 0:     Created 6 special nets and 0 connections.
Notice 0:     Created 636 nets and 604 connections.
Notice 0: Finished DEF file: /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/floorplan/pdn.def
[INFO] [PDNG-0016] Power Delivery Network Generator: Generating PDN
[INFO] [PDNG-0016]   config: /project/openlane/user_project_wrapper/pdn.tcl
[INFO] [PDNG-0008] Design Name is user_project_wrapper
[INFO] [PDNG-0009] Reading technology data
[ERROR] [PDNG-0037] Cannot find pin vdda2 on instance mprj (user_proj_example)
[ERROR] [PDNG-0037] Cannot find pin vssa2 on instance mprj (user_proj_example)
[INFO] [PDNG-0011] ****** INFO ******
Type: stdcell, grid
    Core Rings
      Layer: met5 -  width: 3.000  spacing: 1.600  core_offset: 41.600 
      Layer: met4 -  width: 3.000  spacing: 1.600  core_offset: 41.600 
    Stdcell Rails
    Straps
      Layer: met4 -  width: 3.000  pitch: 180.000  offset: 54.000 
      Layer: met5 -  width: 3.000  pitch: 180.000  offset: 54.000 
    Connect: {met4 met5}
Type: macro, macro_1
    Instance: obs_core_obs
    Straps
    Connect: 
Type: macro, macro_2
    Straps
    Connect: 
[INFO] [PDNG-0012] **** END INFO ****
[INFO] [PDNG-0013] Inserting stdcell grid - grid
[INFO] [PDNG-0010] Inserting macro grid for 1 macros
[INFO] [PDNG-0034]   - grid for instance mprj
[INFO] [PDNG-0015] Writing to database
[36m[INFO]: Changing layout from /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/floorplan/pdn.def to /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/floorplan/pdn.def[37m
[33m[WARNING]: global_routing_or is now deprecated; use global_routing instead.[37m
[36m[INFO]: Running Global Routing...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Warning: /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib, line 31 default_operating_condition tt_025C_1v80 not found.
Notice 0: Reading LEF file:  /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 439 library cells
Notice 0: Finished LEF file:  /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/floorplan/pdn.def
Notice 0: Design: user_project_wrapper
Notice 0:     Created 644 pins.
Notice 0:     Created 1 components and 606 component-terminals.
Notice 0:     Created 8 special nets and 0 connections.
Notice 0:     Created 636 nets and 604 connections.
Notice 0: Finished DEF file: /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/floorplan/pdn.def
[PARAMS] Min routing layer: 2
[PARAMS] Max routing layer: 6
[PARAMS] Global adjustment: 0
[PARAMS] Unidirectional routing: 1
[PARAMS] Grid origin: (-1, -1)
[INFO] #DB Obstructions: 0
[INFO] #DB Obstacles: 610
[INFO] #DB Macros: 1
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vccd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vssd1 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vccd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vssd2 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vdda1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vssa1 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vdda2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[WARNING] Net vssa2 has wires outside die area
[INFO] Found 0 clock nets
[WARNING] Pin analog_io[0] is outside die area
[WARNING] Pin analog_io[10] is outside die area
[WARNING] Pin analog_io[11] is outside die area
[WARNING] Pin analog_io[12] is outside die area
[WARNING] Pin analog_io[13] is outside die area
[WARNING] Pin analog_io[14] is outside die area
[WARNING] Pin analog_io[15] is outside die area
[WARNING] Pin analog_io[16] is outside die area
[WARNING] Pin analog_io[17] is outside die area
[WARNING] Pin analog_io[18] is outside die area
[WARNING] Pin analog_io[19] is outside die area
[WARNING] Pin analog_io[1] is outside die area
[WARNING] Pin analog_io[20] is outside die area
[WARNING] Pin analog_io[21] is outside die area
[WARNING] Pin analog_io[22] is outside die area
[WARNING] Pin analog_io[23] is outside die area
[WARNING] Pin analog_io[24] is outside die area
[WARNING] Pin analog_io[25] is outside die area
[WARNING] Pin analog_io[26] is outside die area
[WARNING] Pin analog_io[27] is outside die area
[WARNING] Pin analog_io[28] is outside die area
[WARNING] Pin analog_io[29] is outside die area
[WARNING] Pin analog_io[2] is outside die area
[WARNING] Pin analog_io[30] is outside die area
[WARNING] Pin analog_io[3] is outside die area
[WARNING] Pin analog_io[4] is outside die area
[WARNING] Pin analog_io[5] is outside die area
[WARNING] Pin analog_io[6] is outside die area
[WARNING] Pin analog_io[7] is outside die area
[WARNING] Pin analog_io[8] is outside die area
[WARNING] Pin analog_io[9] is outside die area
[WARNING] Pin io_in[0] is outside die area
[WARNING] Pin io_in[10] is outside die area
[WARNING] Pin io_in[11] is outside die area
[WARNING] Pin io_in[12] is outside die area
[WARNING] Pin io_in[13] is outside die area
[WARNING] Pin io_in[14] is outside die area
[WARNING] Pin io_in[15] is outside die area
[WARNING] Pin io_in[16] is outside die area
[WARNING] Pin io_in[17] is outside die area
[WARNING] Pin io_in[18] is outside die area
[WARNING] Pin io_in[19] is outside die area
[WARNING] Pin io_in[1] is outside die area
[WARNING] Pin io_in[20] is outside die area
[WARNING] Pin io_in[21] is outside die area
[WARNING] Pin io_in[22] is outside die area
[WARNING] Pin io_in[23] is outside die area
[WARNING] Pin io_in[24] is outside die area
[WARNING] Pin io_in[25] is outside die area
[WARNING] Pin io_in[26] is outside die area
[WARNING] Pin io_in[27] is outside die area
[WARNING] Pin io_in[28] is outside die area
[WARNING] Pin io_in[29] is outside die area
[WARNING] Pin io_in[2] is outside die area
[WARNING] Pin io_in[30] is outside die area
[WARNING] Pin io_in[31] is outside die area
[WARNING] Pin io_in[32] is outside die area
[WARNING] Pin io_in[33] is outside die area
[WARNING] Pin io_in[34] is outside die area
[WARNING] Pin io_in[35] is outside die area
[WARNING] Pin io_in[36] is outside die area
[WARNING] Pin io_in[37] is outside die area
[WARNING] Pin io_in[3] is outside die area
[WARNING] Pin io_in[4] is outside die area
[WARNING] Pin io_in[5] is outside die area
[WARNING] Pin io_in[6] is outside die area
[WARNING] Pin io_in[7] is outside die area
[WARNING] Pin io_in[8] is outside die area
[WARNING] Pin io_in[9] is outside die area
[WARNING] Pin io_oeb[0] is outside die area
[WARNING] Pin io_oeb[10] is outside die area
[WARNING] Pin io_oeb[11] is outside die area
[WARNING] Pin io_oeb[12] is outside die area
[WARNING] Pin io_oeb[13] is outside die area
[WARNING] Pin io_oeb[14] is outside die area
[WARNING] Pin io_oeb[15] is outside die area
[WARNING] Pin io_oeb[16] is outside die area
[WARNING] Pin io_oeb[17] is outside die area
[WARNING] Pin io_oeb[18] is outside die area
[WARNING] Pin io_oeb[19] is outside die area
[WARNING] Pin io_oeb[1] is outside die area
[WARNING] Pin io_oeb[20] is outside die area
[WARNING] Pin io_oeb[21] is outside die area
[WARNING] Pin io_oeb[22] is outside die area
[WARNING] Pin io_oeb[23] is outside die area
[WARNING] Pin io_oeb[24] is outside die area
[WARNING] Pin io_oeb[25] is outside die area
[WARNING] Pin io_oeb[26] is outside die area
[WARNING] Pin io_oeb[27] is outside die area
[WARNING] Pin io_oeb[28] is outside die area
[WARNING] Pin io_oeb[29] is outside die area
[WARNING] Pin io_oeb[2] is outside die area
[WARNING] Pin io_oeb[30] is outside die area
[WARNING] Pin io_oeb[31] is outside die area
[WARNING] Pin io_oeb[32] is outside die area
[WARNING] Pin io_oeb[33] is outside die area
[WARNING] Pin io_oeb[34] is outside die area
[WARNING] Pin io_oeb[35] is outside die area
[WARNING] Pin io_oeb[36] is outside die area
[WARNING] Pin io_oeb[37] is outside die area
[WARNING] Pin io_oeb[3] is outside die area
[WARNING] Pin io_oeb[4] is outside die area
[WARNING] Pin io_oeb[5] is outside die area
[WARNING] Pin io_oeb[6] is outside die area
[WARNING] Pin io_oeb[7] is outside die area
[WARNING] Pin io_oeb[8] is outside die area
[WARNING] Pin io_oeb[9] is outside die area
[WARNING] Pin io_out[0] is outside die area
[WARNING] Pin io_out[10] is outside die area
[WARNING] Pin io_out[11] is outside die area
[WARNING] Pin io_out[12] is outside die area
[WARNING] Pin io_out[13] is outside die area
[WARNING] Pin io_out[14] is outside die area
[WARNING] Pin io_out[15] is outside die area
[WARNING] Pin io_out[16] is outside die area
[WARNING] Pin io_out[17] is outside die area
[WARNING] Pin io_out[18] is outside die area
[WARNING] Pin io_out[19] is outside die area
[WARNING] Pin io_out[1] is outside die area
[WARNING] Pin io_out[20] is outside die area
[WARNING] Pin io_out[21] is outside die area
[WARNING] Pin io_out[22] is outside die area
[WARNING] Pin io_out[23] is outside die area
[WARNING] Pin io_out[24] is outside die area
[WARNING] Pin io_out[25] is outside die area
[WARNING] Pin io_out[26] is outside die area
[WARNING] Pin io_out[27] is outside die area
[WARNING] Pin io_out[28] is outside die area
[WARNING] Pin io_out[29] is outside die area
[WARNING] Pin io_out[2] is outside die area
[WARNING] Pin io_out[30] is outside die area
[WARNING] Pin io_out[31] is outside die area
[WARNING] Pin io_out[32] is outside die area
[WARNING] Pin io_out[33] is outside die area
[WARNING] Pin io_out[34] is outside die area
[WARNING] Pin io_out[35] is outside die area
[WARNING] Pin io_out[36] is outside die area
[WARNING] Pin io_out[37] is outside die area
[WARNING] Pin io_out[3] is outside die area
[WARNING] Pin io_out[4] is outside die area
[WARNING] Pin io_out[5] is outside die area
[WARNING] Pin io_out[6] is outside die area
[WARNING] Pin io_out[7] is outside die area
[WARNING] Pin io_out[8] is outside die area
[WARNING] Pin io_out[9] is outside die area
[WARNING] Pin la_data_in[0] is outside die area
[WARNING] Pin la_data_in[100] is outside die area
[WARNING] Pin la_data_in[101] is outside die area
[WARNING] Pin la_data_in[102] is outside die area
[WARNING] Pin la_data_in[103] is outside die area
[WARNING] Pin la_data_in[104] is outside die area
[WARNING] Pin la_data_in[105] is outside die area
[WARNING] Pin la_data_in[106] is outside die area
[WARNING] Pin la_data_in[107] is outside die area
[WARNING] Pin la_data_in[108] is outside die area
[WARNING] Pin la_data_in[109] is outside die area
[WARNING] Pin la_data_in[10] is outside die area
[WARNING] Pin la_data_in[110] is outside die area
[WARNING] Pin la_data_in[111] is outside die area
[WARNING] Pin la_data_in[112] is outside die area
[WARNING] Pin la_data_in[113] is outside die area
[WARNING] Pin la_data_in[114] is outside die area
[WARNING] Pin la_data_in[115] is outside die area
[WARNING] Pin la_data_in[116] is outside die area
[WARNING] Pin la_data_in[117] is outside die area
[WARNING] Pin la_data_in[118] is outside die area
[WARNING] Pin la_data_in[119] is outside die area
[WARNING] Pin la_data_in[11] is outside die area
[WARNING] Pin la_data_in[120] is outside die area
[WARNING] Pin la_data_in[121] is outside die area
[WARNING] Pin la_data_in[122] is outside die area
[WARNING] Pin la_data_in[123] is outside die area
[WARNING] Pin la_data_in[124] is outside die area
[WARNING] Pin la_data_in[125] is outside die area
[WARNING] Pin la_data_in[126] is outside die area
[WARNING] Pin la_data_in[127] is outside die area
[WARNING] Pin la_data_in[12] is outside die area
[WARNING] Pin la_data_in[13] is outside die area
[WARNING] Pin la_data_in[14] is outside die area
[WARNING] Pin la_data_in[15] is outside die area
[WARNING] Pin la_data_in[16] is outside die area
[WARNING] Pin la_data_in[17] is outside die area
[WARNING] Pin la_data_in[18] is outside die area
[WARNING] Pin la_data_in[19] is outside die area
[WARNING] Pin la_data_in[1] is outside die area
[WARNING] Pin la_data_in[20] is outside die area
[WARNING] Pin la_data_in[21] is outside die area
[WARNING] Pin la_data_in[22] is outside die area
[WARNING] Pin la_data_in[23] is outside die area
[WARNING] Pin la_data_in[24] is outside die area
[WARNING] Pin la_data_in[25] is outside die area
[WARNING] Pin la_data_in[26] is outside die area
[WARNING] Pin la_data_in[27] is outside die area
[WARNING] Pin la_data_in[28] is outside die area
[WARNING] Pin la_data_in[29] is outside die area
[WARNING] Pin la_data_in[2] is outside die area
[WARNING] Pin la_data_in[30] is outside die area
[WARNING] Pin la_data_in[31] is outside die area
[WARNING] Pin la_data_in[32] is outside die area
[WARNING] Pin la_data_in[33] is outside die area
[WARNING] Pin la_data_in[34] is outside die area
[WARNING] Pin la_data_in[35] is outside die area
[WARNING] Pin la_data_in[36] is outside die area
[WARNING] Pin la_data_in[37] is outside die area
[WARNING] Pin la_data_in[38] is outside die area
[WARNING] Pin la_data_in[39] is outside die area
[WARNING] Pin la_data_in[3] is outside die area
[WARNING] Pin la_data_in[40] is outside die area
[WARNING] Pin la_data_in[41] is outside die area
[WARNING] Pin la_data_in[42] is outside die area
[WARNING] Pin la_data_in[43] is outside die area
[WARNING] Pin la_data_in[44] is outside die area
[WARNING] Pin la_data_in[45] is outside die area
[WARNING] Pin la_data_in[46] is outside die area
[WARNING] Pin la_data_in[47] is outside die area
[WARNING] Pin la_data_in[48] is outside die area
[WARNING] Pin la_data_in[49] is outside die area
[WARNING] Pin la_data_in[4] is outside die area
[WARNING] Pin la_data_in[50] is outside die area
[WARNING] Pin la_data_in[51] is outside die area
[WARNING] Pin la_data_in[52] is outside die area
[WARNING] Pin la_data_in[53] is outside die area
[WARNING] Pin la_data_in[54] is outside die area
[WARNING] Pin la_data_in[55] is outside die area
[WARNING] Pin la_data_in[56] is outside die area
[WARNING] Pin la_data_in[57] is outside die area
[WARNING] Pin la_data_in[58] is outside die area
[WARNING] Pin la_data_in[59] is outside die area
[WARNING] Pin la_data_in[5] is outside die area
[WARNING] Pin la_data_in[60] is outside die area
[WARNING] Pin la_data_in[61] is outside die area
[WARNING] Pin la_data_in[62] is outside die area
[WARNING] Pin la_data_in[63] is outside die area
[WARNING] Pin la_data_in[64] is outside die area
[WARNING] Pin la_data_in[65] is outside die area
[WARNING] Pin la_data_in[66] is outside die area
[WARNING] Pin la_data_in[67] is outside die area
[WARNING] Pin la_data_in[68] is outside die area
[WARNING] Pin la_data_in[69] is outside die area
[WARNING] Pin la_data_in[6] is outside die area
[WARNING] Pin la_data_in[70] is outside die area
[WARNING] Pin la_data_in[71] is outside die area
[WARNING] Pin la_data_in[72] is outside die area
[WARNING] Pin la_data_in[73] is outside die area
[WARNING] Pin la_data_in[74] is outside die area
[WARNING] Pin la_data_in[75] is outside die area
[WARNING] Pin la_data_in[76] is outside die area
[WARNING] Pin la_data_in[77] is outside die area
[WARNING] Pin la_data_in[78] is outside die area
[WARNING] Pin la_data_in[79] is outside die area
[WARNING] Pin la_data_in[7] is outside die area
[WARNING] Pin la_data_in[80] is outside die area
[WARNING] Pin la_data_in[81] is outside die area
[WARNING] Pin la_data_in[82] is outside die area
[WARNING] Pin la_data_in[83] is outside die area
[WARNING] Pin la_data_in[84] is outside die area
[WARNING] Pin la_data_in[85] is outside die area
[WARNING] Pin la_data_in[86] is outside die area
[WARNING] Pin la_data_in[87] is outside die area
[WARNING] Pin la_data_in[88] is outside die area
[WARNING] Pin la_data_in[89] is outside die area
[WARNING] Pin la_data_in[8] is outside die area
[WARNING] Pin la_data_in[90] is outside die area
[WARNING] Pin la_data_in[91] is outside die area
[WARNING] Pin la_data_in[92] is outside die area
[WARNING] Pin la_data_in[93] is outside die area
[WARNING] Pin la_data_in[94] is outside die area
[WARNING] Pin la_data_in[95] is outside die area
[WARNING] Pin la_data_in[96] is outside die area
[WARNING] Pin la_data_in[97] is outside die area
[WARNING] Pin la_data_in[98] is outside die area
[WARNING] Pin la_data_in[99] is outside die area
[WARNING] Pin la_data_in[9] is outside die area
[WARNING] Pin la_data_out[0] is outside die area
[WARNING] Pin la_data_out[100] is outside die area
[WARNING] Pin la_data_out[101] is outside die area
[WARNING] Pin la_data_out[102] is outside die area
[WARNING] Pin la_data_out[103] is outside die area
[WARNING] Pin la_data_out[104] is outside die area
[WARNING] Pin la_data_out[105] is outside die area
[WARNING] Pin la_data_out[106] is outside die area
[WARNING] Pin la_data_out[107] is outside die area
[WARNING] Pin la_data_out[108] is outside die area
[WARNING] Pin la_data_out[109] is outside die area
[WARNING] Pin la_data_out[10] is outside die area
[WARNING] Pin la_data_out[110] is outside die area
[WARNING] Pin la_data_out[111] is outside die area
[WARNING] Pin la_data_out[112] is outside die area
[WARNING] Pin la_data_out[113] is outside die area
[WARNING] Pin la_data_out[114] is outside die area
[WARNING] Pin la_data_out[115] is outside die area
[WARNING] Pin la_data_out[116] is outside die area
[WARNING] Pin la_data_out[117] is outside die area
[WARNING] Pin la_data_out[118] is outside die area
[WARNING] Pin la_data_out[119] is outside die area
[WARNING] Pin la_data_out[11] is outside die area
[WARNING] Pin la_data_out[120] is outside die area
[WARNING] Pin la_data_out[121] is outside die area
[WARNING] Pin la_data_out[122] is outside die area
[WARNING] Pin la_data_out[123] is outside die area
[WARNING] Pin la_data_out[124] is outside die area
[WARNING] Pin la_data_out[125] is outside die area
[WARNING] Pin la_data_out[126] is outside die area
[WARNING] Pin la_data_out[127] is outside die area
[WARNING] Pin la_data_out[12] is outside die area
[WARNING] Pin la_data_out[13] is outside die area
[WARNING] Pin la_data_out[14] is outside die area
[WARNING] Pin la_data_out[15] is outside die area
[WARNING] Pin la_data_out[16] is outside die area
[WARNING] Pin la_data_out[17] is outside die area
[WARNING] Pin la_data_out[18] is outside die area
[WARNING] Pin la_data_out[19] is outside die area
[WARNING] Pin la_data_out[1] is outside die area
[WARNING] Pin la_data_out[20] is outside die area
[WARNING] Pin la_data_out[21] is outside die area
[WARNING] Pin la_data_out[22] is outside die area
[WARNING] Pin la_data_out[23] is outside die area
[WARNING] Pin la_data_out[24] is outside die area
[WARNING] Pin la_data_out[25] is outside die area
[WARNING] Pin la_data_out[26] is outside die area
[WARNING] Pin la_data_out[27] is outside die area
[WARNING] Pin la_data_out[28] is outside die area
[WARNING] Pin la_data_out[29] is outside die area
[WARNING] Pin la_data_out[2] is outside die area
[WARNING] Pin la_data_out[30] is outside die area
[WARNING] Pin la_data_out[31] is outside die area
[WARNING] Pin la_data_out[32] is outside die area
[WARNING] Pin la_data_out[33] is outside die area
[WARNING] Pin la_data_out[34] is outside die area
[WARNING] Pin la_data_out[35] is outside die area
[WARNING] Pin la_data_out[36] is outside die area
[WARNING] Pin la_data_out[37] is outside die area
[WARNING] Pin la_data_out[38] is outside die area
[WARNING] Pin la_data_out[39] is outside die area
[WARNING] Pin la_data_out[3] is outside die area
[WARNING] Pin la_data_out[40] is outside die area
[WARNING] Pin la_data_out[41] is outside die area
[WARNING] Pin la_data_out[42] is outside die area
[WARNING] Pin la_data_out[43] is outside die area
[WARNING] Pin la_data_out[44] is outside die area
[WARNING] Pin la_data_out[45] is outside die area
[WARNING] Pin la_data_out[46] is outside die area
[WARNING] Pin la_data_out[47] is outside die area
[WARNING] Pin la_data_out[48] is outside die area
[WARNING] Pin la_data_out[49] is outside die area
[WARNING] Pin la_data_out[4] is outside die area
[WARNING] Pin la_data_out[50] is outside die area
[WARNING] Pin la_data_out[51] is outside die area
[WARNING] Pin la_data_out[52] is outside die area
[WARNING] Pin la_data_out[53] is outside die area
[WARNING] Pin la_data_out[54] is outside die area
[WARNING] Pin la_data_out[55] is outside die area
[WARNING] Pin la_data_out[56] is outside die area
[WARNING] Pin la_data_out[57] is outside die area
[WARNING] Pin la_data_out[58] is outside die area
[WARNING] Pin la_data_out[59] is outside die area
[WARNING] Pin la_data_out[5] is outside die area
[WARNING] Pin la_data_out[60] is outside die area
[WARNING] Pin la_data_out[61] is outside die area
[WARNING] Pin la_data_out[62] is outside die area
[WARNING] Pin la_data_out[63] is outside die area
[WARNING] Pin la_data_out[64] is outside die area
[WARNING] Pin la_data_out[65] is outside die area
[WARNING] Pin la_data_out[66] is outside die area
[WARNING] Pin la_data_out[67] is outside die area
[WARNING] Pin la_data_out[68] is outside die area
[WARNING] Pin la_data_out[69] is outside die area
[WARNING] Pin la_data_out[6] is outside die area
[WARNING] Pin la_data_out[70] is outside die area
[WARNING] Pin la_data_out[71] is outside die area
[WARNING] Pin la_data_out[72] is outside die area
[WARNING] Pin la_data_out[73] is outside die area
[WARNING] Pin la_data_out[74] is outside die area
[WARNING] Pin la_data_out[75] is outside die area
[WARNING] Pin la_data_out[76] is outside die area
[WARNING] Pin la_data_out[77] is outside die area
[WARNING] Pin la_data_out[78] is outside die area
[WARNING] Pin la_data_out[79] is outside die area
[WARNING] Pin la_data_out[7] is outside die area
[WARNING] Pin la_data_out[80] is outside die area
[WARNING] Pin la_data_out[81] is outside die area
[WARNING] Pin la_data_out[82] is outside die area
[WARNING] Pin la_data_out[83] is outside die area
[WARNING] Pin la_data_out[84] is outside die area
[WARNING] Pin la_data_out[85] is outside die area
[WARNING] Pin la_data_out[86] is outside die area
[WARNING] Pin la_data_out[87] is outside die area
[WARNING] Pin la_data_out[88] is outside die area
[WARNING] Pin la_data_out[89] is outside die area
[WARNING] Pin la_data_out[8] is outside die area
[WARNING] Pin la_data_out[90] is outside die area
[WARNING] Pin la_data_out[91] is outside die area
[WARNING] Pin la_data_out[92] is outside die area
[WARNING] Pin la_data_out[93] is outside die area
[WARNING] Pin la_data_out[94] is outside die area
[WARNING] Pin la_data_out[95] is outside die area
[WARNING] Pin la_data_out[96] is outside die area
[WARNING] Pin la_data_out[97] is outside die area
[WARNING] Pin la_data_out[98] is outside die area
[WARNING] Pin la_data_out[99] is outside die area
[WARNING] Pin la_data_out[9] is outside die area
[WARNING] Pin la_oen[0] is outside die area
[WARNING] Pin la_oen[100] is outside die area
[WARNING] Pin la_oen[101] is outside die area
[WARNING] Pin la_oen[102] is outside die area
[WARNING] Pin la_oen[103] is outside die area
[WARNING] Pin la_oen[104] is outside die area
[WARNING] Pin la_oen[105] is outside die area
[WARNING] Pin la_oen[106] is outside die area
[WARNING] Pin la_oen[107] is outside die area
[WARNING] Pin la_oen[108] is outside die area
[WARNING] Pin la_oen[109] is outside die area
[WARNING] Pin la_oen[10] is outside die area
[WARNING] Pin la_oen[110] is outside die area
[WARNING] Pin la_oen[111] is outside die area
[WARNING] Pin la_oen[112] is outside die area
[WARNING] Pin la_oen[113] is outside die area
[WARNING] Pin la_oen[114] is outside die area
[WARNING] Pin la_oen[115] is outside die area
[WARNING] Pin la_oen[116] is outside die area
[WARNING] Pin la_oen[117] is outside die area
[WARNING] Pin la_oen[118] is outside die area
[WARNING] Pin la_oen[119] is outside die area
[WARNING] Pin la_oen[11] is outside die area
[WARNING] Pin la_oen[120] is outside die area
[WARNING] Pin la_oen[121] is outside die area
[WARNING] Pin la_oen[122] is outside die area
[WARNING] Pin la_oen[123] is outside die area
[WARNING] Pin la_oen[124] is outside die area
[WARNING] Pin la_oen[125] is outside die area
[WARNING] Pin la_oen[126] is outside die area
[WARNING] Pin la_oen[127] is outside die area
[WARNING] Pin la_oen[12] is outside die area
[WARNING] Pin la_oen[13] is outside die area
[WARNING] Pin la_oen[14] is outside die area
[WARNING] Pin la_oen[15] is outside die area
[WARNING] Pin la_oen[16] is outside die area
[WARNING] Pin la_oen[17] is outside die area
[WARNING] Pin la_oen[18] is outside die area
[WARNING] Pin la_oen[19] is outside die area
[WARNING] Pin la_oen[1] is outside die area
[WARNING] Pin la_oen[20] is outside die area
[WARNING] Pin la_oen[21] is outside die area
[WARNING] Pin la_oen[22] is outside die area
[WARNING] Pin la_oen[23] is outside die area
[WARNING] Pin la_oen[24] is outside die area
[WARNING] Pin la_oen[25] is outside die area
[WARNING] Pin la_oen[26] is outside die area
[WARNING] Pin la_oen[27] is outside die area
[WARNING] Pin la_oen[28] is outside die area
[WARNING] Pin la_oen[29] is outside die area
[WARNING] Pin la_oen[2] is outside die area
[WARNING] Pin la_oen[30] is outside die area
[WARNING] Pin la_oen[31] is outside die area
[WARNING] Pin la_oen[32] is outside die area
[WARNING] Pin la_oen[33] is outside die area
[WARNING] Pin la_oen[34] is outside die area
[WARNING] Pin la_oen[35] is outside die area
[WARNING] Pin la_oen[36] is outside die area
[WARNING] Pin la_oen[37] is outside die area
[WARNING] Pin la_oen[38] is outside die area
[WARNING] Pin la_oen[39] is outside die area
[WARNING] Pin la_oen[3] is outside die area
[WARNING] Pin la_oen[40] is outside die area
[WARNING] Pin la_oen[41] is outside die area
[WARNING] Pin la_oen[42] is outside die area
[WARNING] Pin la_oen[43] is outside die area
[WARNING] Pin la_oen[44] is outside die area
[WARNING] Pin la_oen[45] is outside die area
[WARNING] Pin la_oen[46] is outside die area
[WARNING] Pin la_oen[47] is outside die area
[WARNING] Pin la_oen[48] is outside die area
[WARNING] Pin la_oen[49] is outside die area
[WARNING] Pin la_oen[4] is outside die area
[WARNING] Pin la_oen[50] is outside die area
[WARNING] Pin la_oen[51] is outside die area
[WARNING] Pin la_oen[52] is outside die area
[WARNING] Pin la_oen[53] is outside die area
[WARNING] Pin la_oen[54] is outside die area
[WARNING] Pin la_oen[55] is outside die area
[WARNING] Pin la_oen[56] is outside die area
[WARNING] Pin la_oen[57] is outside die area
[WARNING] Pin la_oen[58] is outside die area
[WARNING] Pin la_oen[59] is outside die area
[WARNING] Pin la_oen[5] is outside die area
[WARNING] Pin la_oen[60] is outside die area
[WARNING] Pin la_oen[61] is outside die area
[WARNING] Pin la_oen[62] is outside die area
[WARNING] Pin la_oen[63] is outside die area
[WARNING] Pin la_oen[64] is outside die area
[WARNING] Pin la_oen[65] is outside die area
[WARNING] Pin la_oen[66] is outside die area
[WARNING] Pin la_oen[67] is outside die area
[WARNING] Pin la_oen[68] is outside die area
[WARNING] Pin la_oen[69] is outside die area
[WARNING] Pin la_oen[6] is outside die area
[WARNING] Pin la_oen[70] is outside die area
[WARNING] Pin la_oen[71] is outside die area
[WARNING] Pin la_oen[72] is outside die area
[WARNING] Pin la_oen[73] is outside die area
[WARNING] Pin la_oen[74] is outside die area
[WARNING] Pin la_oen[75] is outside die area
[WARNING] Pin la_oen[76] is outside die area
[WARNING] Pin la_oen[77] is outside die area
[WARNING] Pin la_oen[78] is outside die area
[WARNING] Pin la_oen[79] is outside die area
[WARNING] Pin la_oen[7] is outside die area
[WARNING] Pin la_oen[80] is outside die area
[WARNING] Pin la_oen[81] is outside die area
[WARNING] Pin la_oen[82] is outside die area
[WARNING] Pin la_oen[83] is outside die area
[WARNING] Pin la_oen[84] is outside die area
[WARNING] Pin la_oen[85] is outside die area
[WARNING] Pin la_oen[86] is outside die area
[WARNING] Pin la_oen[87] is outside die area
[WARNING] Pin la_oen[88] is outside die area
[WARNING] Pin la_oen[89] is outside die area
[WARNING] Pin la_oen[8] is outside die area
[WARNING] Pin la_oen[90] is outside die area
[WARNING] Pin la_oen[91] is outside die area
[WARNING] Pin la_oen[92] is outside die area
[WARNING] Pin la_oen[93] is outside die area
[WARNING] Pin la_oen[94] is outside die area
[WARNING] Pin la_oen[95] is outside die area
[WARNING] Pin la_oen[96] is outside die area
[WARNING] Pin la_oen[97] is outside die area
[WARNING] Pin la_oen[98] is outside die area
[WARNING] Pin la_oen[99] is outside die area
[WARNING] Pin la_oen[9] is outside die area
[WARNING] Pin user_clock2 is outside die area
[WARNING] Pin wb_clk_i is outside die area
[WARNING] Pin wb_rst_i is outside die area
[WARNING] Pin wbs_ack_o is outside die area
[WARNING] Pin wbs_adr_i[0] is outside die area
[WARNING] Pin wbs_adr_i[10] is outside die area
[WARNING] Pin wbs_adr_i[11] is outside die area
[WARNING] Pin wbs_adr_i[12] is outside die area
[WARNING] Pin wbs_adr_i[13] is outside die area
[WARNING] Pin wbs_adr_i[14] is outside die area
[WARNING] Pin wbs_adr_i[15] is outside die area
[WARNING] Pin wbs_adr_i[16] is outside die area
[WARNING] Pin wbs_adr_i[17] is outside die area
[WARNING] Pin wbs_adr_i[18] is outside die area
[WARNING] Pin wbs_adr_i[19] is outside die area
[WARNING] Pin wbs_adr_i[1] is outside die area
[WARNING] Pin wbs_adr_i[20] is outside die area
[WARNING] Pin wbs_adr_i[21] is outside die area
[WARNING] Pin wbs_adr_i[22] is outside die area
[WARNING] Pin wbs_adr_i[23] is outside die area
[WARNING] Pin wbs_adr_i[24] is outside die area
[WARNING] Pin wbs_adr_i[25] is outside die area
[WARNING] Pin wbs_adr_i[26] is outside die area
[WARNING] Pin wbs_adr_i[27] is outside die area
[WARNING] Pin wbs_adr_i[28] is outside die area
[WARNING] Pin wbs_adr_i[29] is outside die area
[WARNING] Pin wbs_adr_i[2] is outside die area
[WARNING] Pin wbs_adr_i[30] is outside die area
[WARNING] Pin wbs_adr_i[31] is outside die area
[WARNING] Pin wbs_adr_i[3] is outside die area
[WARNING] Pin wbs_adr_i[4] is outside die area
[WARNING] Pin wbs_adr_i[5] is outside die area
[WARNING] Pin wbs_adr_i[6] is outside die area
[WARNING] Pin wbs_adr_i[7] is outside die area
[WARNING] Pin wbs_adr_i[8] is outside die area
[WARNING] Pin wbs_adr_i[9] is outside die area
[WARNING] Pin wbs_cyc_i is outside die area
[WARNING] Pin wbs_dat_i[0] is outside die area
[WARNING] Pin wbs_dat_i[10] is outside die area
[WARNING] Pin wbs_dat_i[11] is outside die area
[WARNING] Pin wbs_dat_i[12] is outside die area
[WARNING] Pin wbs_dat_i[13] is outside die area
[WARNING] Pin wbs_dat_i[14] is outside die area
[WARNING] Pin wbs_dat_i[15] is outside die area
[WARNING] Pin wbs_dat_i[16] is outside die area
[WARNING] Pin wbs_dat_i[17] is outside die area
[WARNING] Pin wbs_dat_i[18] is outside die area
[WARNING] Pin wbs_dat_i[19] is outside die area
[WARNING] Pin wbs_dat_i[1] is outside die area
[WARNING] Pin wbs_dat_i[20] is outside die area
[WARNING] Pin wbs_dat_i[21] is outside die area
[WARNING] Pin wbs_dat_i[22] is outside die area
[WARNING] Pin wbs_dat_i[23] is outside die area
[WARNING] Pin wbs_dat_i[24] is outside die area
[WARNING] Pin wbs_dat_i[25] is outside die area
[WARNING] Pin wbs_dat_i[26] is outside die area
[WARNING] Pin wbs_dat_i[27] is outside die area
[WARNING] Pin wbs_dat_i[28] is outside die area
[WARNING] Pin wbs_dat_i[29] is outside die area
[WARNING] Pin wbs_dat_i[2] is outside die area
[WARNING] Pin wbs_dat_i[30] is outside die area
[WARNING] Pin wbs_dat_i[31] is outside die area
[WARNING] Pin wbs_dat_i[3] is outside die area
[WARNING] Pin wbs_dat_i[4] is outside die area
[WARNING] Pin wbs_dat_i[5] is outside die area
[WARNING] Pin wbs_dat_i[6] is outside die area
[WARNING] Pin wbs_dat_i[7] is outside die area
[WARNING] Pin wbs_dat_i[8] is outside die area
[WARNING] Pin wbs_dat_i[9] is outside die area
[WARNING] Pin wbs_dat_o[0] is outside die area
[WARNING] Pin wbs_dat_o[10] is outside die area
[WARNING] Pin wbs_dat_o[11] is outside die area
[WARNING] Pin wbs_dat_o[12] is outside die area
[WARNING] Pin wbs_dat_o[13] is outside die area
[WARNING] Pin wbs_dat_o[14] is outside die area
[WARNING] Pin wbs_dat_o[15] is outside die area
[WARNING] Pin wbs_dat_o[16] is outside die area
[WARNING] Pin wbs_dat_o[17] is outside die area
[WARNING] Pin wbs_dat_o[18] is outside die area
[WARNING] Pin wbs_dat_o[19] is outside die area
[WARNING] Pin wbs_dat_o[1] is outside die area
[WARNING] Pin wbs_dat_o[20] is outside die area
[WARNING] Pin wbs_dat_o[21] is outside die area
[WARNING] Pin wbs_dat_o[22] is outside die area
[WARNING] Pin wbs_dat_o[23] is outside die area
[WARNING] Pin wbs_dat_o[24] is outside die area
[WARNING] Pin wbs_dat_o[25] is outside die area
[WARNING] Pin wbs_dat_o[26] is outside die area
[WARNING] Pin wbs_dat_o[27] is outside die area
[WARNING] Pin wbs_dat_o[28] is outside die area
[WARNING] Pin wbs_dat_o[29] is outside die area
[WARNING] Pin wbs_dat_o[2] is outside die area
[WARNING] Pin wbs_dat_o[30] is outside die area
[WARNING] Pin wbs_dat_o[31] is outside die area
[WARNING] Pin wbs_dat_o[3] is outside die area
[WARNING] Pin wbs_dat_o[4] is outside die area
[WARNING] Pin wbs_dat_o[5] is outside die area
[WARNING] Pin wbs_dat_o[6] is outside die area
[WARNING] Pin wbs_dat_o[7] is outside die area
[WARNING] Pin wbs_dat_o[8] is outside die area
[WARNING] Pin wbs_dat_o[9] is outside die area
[WARNING] Pin wbs_sel_i[0] is outside die area
[WARNING] Pin wbs_sel_i[1] is outside die area
[WARNING] Pin wbs_sel_i[2] is outside die area
[WARNING] Pin wbs_sel_i[3] is outside die area
[WARNING] Pin wbs_stb_i is outside die area
[WARNING] Pin wbs_we_i is outside die area
[INFO] Minimum degree: 2
[INFO] Maximum degree: 2
[INFO] Processing 1 obstacles on layer 1
[INFO] Processing 1 obstacles on layer 2
[INFO] Processing 1209 obstacles on layer 3
[INFO] Processing 1 obstacles on layer 4
[INFO] Processing 150 obstacles on layer 5
[INFO] Processing 172 obstacles on layer 6
[INFO] Reducing resources of layer 1 by 99%
[INFO] WIRELEN : 201266, WIRELEN1 : 0
[INFO] NumSeg  : 604
[INFO] NumShift: 0
First L Route
[INFO] WIRELEN : 201266, WIRELEN1 : 201266
[INFO] NumSeg  : 604
[INFO] NumShift: 0
[Overflow Report] Total hCap    : 5487334
[Overflow Report] Total vCap    : 3535536
[Overflow Report] Total Usage   : 201266
[Overflow Report] Max H Overflow: 66
[Overflow Report] Max V Overflow: 1
[Overflow Report] Max Overflow  : 66
[Overflow Report] Num Overflow e: 7119
[Overflow Report] H   Overflow  : 14810
[Overflow Report] V   Overflow  : 6664
[Overflow Report] Final Overflow: 21474

Second L Route
[Overflow Report] Total hCap    : 5487334
[Overflow Report] Total vCap    : 3535536
[Overflow Report] Total Usage   : 201266
[Overflow Report] Max H Overflow: 66
[Overflow Report] Max V Overflow: 1
[Overflow Report] Max Overflow  : 66
[Overflow Report] Num Overflow e: 7204
[Overflow Report] H   Overflow  : 14810
[Overflow Report] V   Overflow  : 6749
[Overflow Report] Final Overflow: 21559

First Z Route
[Overflow Report] Total hCap    : 5487334
[Overflow Report] Total vCap    : 3535536
[Overflow Report] Total Usage   : 201266
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 4
[Overflow Report] Max Overflow  : 4
[Overflow Report] Num Overflow e: 3011
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 3086
[Overflow Report] Final Overflow: 3086

[INFO] LV routing round 0, enlarge 10 
[INFO] 10 threshold, 10 expand
[Overflow Report] total Usage   : 201266
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 1
[Overflow Report] Max Overflow  : 1
[Overflow Report] Num Overflow e: 1290
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 1290
[Overflow Report] Final Overflow: 1290

[INFO] LV routing round 1, enlarge 15 
[INFO] 5 threshold, 15 expand
[Overflow Report] total Usage   : 201266
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 1
[Overflow Report] Max Overflow  : 1
[Overflow Report] Num Overflow e: 2365
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 2365
[Overflow Report] Final Overflow: 2365

[INFO] LV routing round 2, enlarge 20 
[INFO] 1 threshold, 20 expand
[Overflow Report] total Usage   : 201266
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 1
[Overflow Report] Max Overflow  : 1
[Overflow Report] Num Overflow e: 2365
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 2365
[Overflow Report] Final Overflow: 2365

Running extra iterations to remove overflow...
Update congestion history type 1
[INFO] iteration 1, enlarge 25, costheight 6, threshold 10 via cost 2 
[INFO] log_coef 2.000000, healingTrigger 0 cost_step 2 L 1 cost_type 1 updatetype 1
[Overflow Report] total Usage   : 201346
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Usage checked
Maze routing finished
[INFO] P3 runtime: 0.150000 sec
[INFO] Final 2D results: 
[Overflow Report] total Usage   : 201346
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Layer Assignment Begins
Layer assignment finished
[INFO] 2D + Layer Assignment Runtime: 0.320000 sec
Post Processing Begins 
Post Processsing finished
 Starting via filling
[INFO] Via related to pin nodes 1984
[INFO] Via related stiner nodes 0
Via filling finished

Final usage/overflow report: 
[INFO] Usage per layer: 
    Layer 1 usage: 0
    Layer 2 usage: 53061
    Layer 3 usage: 135780
    Layer 4 usage: 8838
    Layer 5 usage: 3290
    Layer 6 usage: 377

[INFO] Capacity per layer: 
    Layer 1 capacity: 0
    Layer 2 capacity: 3364561
    Layer 3 capacity: 2523779
    Layer 4 capacity: 1693604
    Layer 5 capacity: 1011757
    Layer 6 capacity: 429169

[INFO] Use percentage per layer: 
    Layer 1 use percentage: 0.0%
    Layer 2 use percentage: 1.58%
    Layer 3 use percentage: 5.38%
    Layer 4 use percentage: 0.52%
    Layer 5 use percentage: 0.33%
    Layer 6 use percentage: 0.09%

[INFO] Overflow per layer: 
    Layer 1 overflow: 0
    Layer 2 overflow: 0
    Layer 3 overflow: 0
    Layer 4 overflow: 0
    Layer 5 overflow: 0
    Layer 6 overflow: 0

[Overflow Report] Total Usage   : 201346
[Overflow Report] Total Capacity: 9022870
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] Final usage          : 201346
[INFO] Final number of vias : 3086
[INFO] Final usage 3D       : 210604
[INFO] Total wirelength: 1424511 um
[INFO] Num routed nets: 604
Warning: /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, line 32 default_operating_condition ss_100C_1v60 not found.
Warning: /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib, line 31 default_operating_condition ff_n40C_1v95 not found.
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 2.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 2.0
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
[36m[INFO]: Changing layout from /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/floorplan/pdn.def to /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/routing/fastroute.def[37m
[36m[INFO]: Current Def is /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/routing/fastroute.def[37m
[36m[INFO]: Running Detailed Routing...[37m

reading lef ...

units:       1000
#layers:     13
#macros:     439
#vias:       25
#viarulegen: 25

reading def ...

design:      user_project_wrapper
die area:    ( 0 0 ) ( 2920000 3520000 )
trackPts:    12
defvias:     1
#components: 1
#terminals:  644
#snets:      8
#nets:       636

reading guide ...

#guides:     3884
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
#unique instances = 1

init region query ...
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 1
mcon shape region query size = 0
met1 shape region query size = 1
via shape region query size = 0
met2 shape region query size = 1736
via2 shape region query size = 0
met3 shape region query size = 110
via3 shape region query size = 0
met4 shape region query size = 3290
via4 shape region query size = 6280
met5 shape region query size = 3320


start pin access
  complete 100 pins
  complete 200 pins
  complete 300 pins
  complete 400 pins
  complete 500 pins
  complete 600 pins
  complete 604 pins
  complete 0 unique inst patterns
  complete 0 groups
Expt1 runtime (pin-level access point gen): 1.01064
Expt2 runtime (design-level access pattern gen): 7.011e-06
#scanned instances     = 1
#unique  instances     = 1
#stdCellGenAp          = 0
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 0
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 0
#instTermValidViaApCnt = 0
#macroGenAp            = 2416
#macroValidPlanarAp    = 2416
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:02, elapsed time = 00:00:01, memory = 24.11 (MB), peak = 24.24 (MB)

post process guides ...
GCELLGRID X -1 DO 510 STEP 6900 ;
GCELLGRID Y -1 DO 423 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 0
mcon guide region query size = 0
met1 guide region query size = 757
via guide region query size = 0
met2 guide region query size = 1716
via2 guide region query size = 0
met3 guide region query size = 135
via3 guide region query size = 0
met4 guide region query size = 16
via4 guide region query size = 0
met5 guide region query size = 1

init gr pin query ...


start track assignment
Done with 1732 vertical wires in 9 frboxes and 893 horizontal wires in 11 frboxes.
Done with 176 vertical wires in 9 frboxes and 35 horizontal wires in 11 frboxes.

complete track assignment
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 128.59 (MB), peak = 129.68 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 164.43 (MB), peak = 164.64 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:01, memory = 229.84 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:03, memory = 271.25 (MB)
    completing 30% with 10090 violations
    elapsed time = 00:00:04, memory = 228.11 (MB)
    completing 40% with 10090 violations
    elapsed time = 00:00:06, memory = 260.95 (MB)
    completing 50% with 5834 violations
    elapsed time = 00:00:08, memory = 218.28 (MB)
    completing 60% with 5543 violations
    elapsed time = 00:00:09, memory = 245.85 (MB)
    completing 70% with 5543 violations
    elapsed time = 00:00:11, memory = 279.07 (MB)
    completing 80% with 6727 violations
    elapsed time = 00:00:12, memory = 230.11 (MB)
    completing 90% with 6727 violations
    elapsed time = 00:00:14, memory = 261.32 (MB)
    completing 100% with 1650 violations
    elapsed time = 00:00:15, memory = 208.50 (MB)
  number of violations = 1650
cpu time = 00:01:03, elapsed time = 00:00:16, memory = 204.46 (MB), peak = 478.92 (MB)
total wire length = 1406605 um
total wire length on LAYER li1 = 50 um
total wire length on LAYER met1 = 365313 um
total wire length on LAYER met2 = 953225 um
total wire length on LAYER met3 = 62430 um
total wire length on LAYER met4 = 22622 um
total wire length on LAYER met5 = 2962 um
total number of vias = 2219
up-via summary (total 2219):

-----------------------
 FR_MASTERSLICE       0
            li1      54
           met1    1956
           met2     149
           met3      58
           met4       2
-----------------------
                   2219


start 1st optimization iteration ...
    completing 10% with 1650 violations
    elapsed time = 00:00:00, memory = 250.09 (MB)
    completing 20% with 1650 violations
    elapsed time = 00:00:02, memory = 286.31 (MB)
    completing 30% with 1525 violations
    elapsed time = 00:00:03, memory = 232.30 (MB)
    completing 40% with 1525 violations
    elapsed time = 00:00:05, memory = 266.23 (MB)
    completing 50% with 2981 violations
    elapsed time = 00:00:06, memory = 221.60 (MB)
    completing 60% with 2957 violations
    elapsed time = 00:00:07, memory = 245.83 (MB)
    completing 70% with 2957 violations
    elapsed time = 00:00:09, memory = 285.89 (MB)
    completing 80% with 3192 violations
    elapsed time = 00:00:10, memory = 231.68 (MB)
    completing 90% with 3192 violations
    elapsed time = 00:00:11, memory = 267.26 (MB)
    completing 100% with 4358 violations
    elapsed time = 00:00:13, memory = 221.04 (MB)
  number of violations = 4358
cpu time = 00:00:53, elapsed time = 00:00:13, memory = 221.04 (MB), peak = 498.29 (MB)
total wire length = 1407353 um
total wire length on LAYER li1 = 319 um
total wire length on LAYER met1 = 365207 um
total wire length on LAYER met2 = 953557 um
total wire length on LAYER met3 = 62664 um
total wire length on LAYER met4 = 22783 um
total wire length on LAYER met5 = 2820 um
total number of vias = 2431
up-via summary (total 2431):

-----------------------
 FR_MASTERSLICE       0
            li1     226
           met1    1946
           met2     163
           met3      94
           met4       2
-----------------------
                   2431


start 2nd optimization iteration ...
    completing 10% with 4358 violations
    elapsed time = 00:00:00, memory = 221.04 (MB)
    completing 20% with 4358 violations
    elapsed time = 00:00:00, memory = 236.20 (MB)
    completing 30% with 4599 violations
    elapsed time = 00:00:01, memory = 231.19 (MB)
    completing 40% with 4599 violations
    elapsed time = 00:00:01, memory = 236.81 (MB)
    completing 50% with 4035 violations
    elapsed time = 00:00:02, memory = 215.50 (MB)
    completing 60% with 4031 violations
    elapsed time = 00:00:02, memory = 219.42 (MB)
    completing 70% with 4031 violations
    elapsed time = 00:00:03, memory = 238.24 (MB)
    completing 80% with 4287 violations
    elapsed time = 00:00:03, memory = 226.53 (MB)
    completing 90% with 4287 violations
    elapsed time = 00:00:04, memory = 239.68 (MB)
    completing 100% with 3540 violations
    elapsed time = 00:00:05, memory = 217.82 (MB)
  number of violations = 3540
cpu time = 00:00:20, elapsed time = 00:00:05, memory = 217.82 (MB), peak = 498.29 (MB)
total wire length = 1407676 um
total wire length on LAYER li1 = 403 um
total wire length on LAYER met1 = 365427 um
total wire length on LAYER met2 = 953668 um
total wire length on LAYER met3 = 63752 um
total wire length on LAYER met4 = 22873 um
total wire length on LAYER met5 = 1550 um
total number of vias = 2925
up-via summary (total 2925):

-----------------------
 FR_MASTERSLICE       0
            li1     278
           met1    2270
           met2     161
           met3     162
           met4      54
-----------------------
                   2925


start 3rd optimization iteration ...
    completing 10% with 3540 violations
    elapsed time = 00:00:00, memory = 227.11 (MB)
    completing 20% with 3540 violations
    elapsed time = 00:00:09, memory = 245.93 (MB)
    completing 30% with 3176 violations
    elapsed time = 00:00:10, memory = 218.89 (MB)
    completing 40% with 3176 violations
    elapsed time = 00:00:13, memory = 231.54 (MB)
    completing 50% with 2410 violations
    elapsed time = 00:00:16, memory = 239.00 (MB)
    completing 60% with 2410 violations
    elapsed time = 00:00:16, memory = 239.20 (MB)
    completing 70% with 2410 violations
    elapsed time = 00:00:23, memory = 244.87 (MB)
    completing 80% with 2047 violations
    elapsed time = 00:00:23, memory = 212.90 (MB)
    completing 90% with 2047 violations
    elapsed time = 00:00:25, memory = 234.80 (MB)
    completing 100% with 1354 violations
    elapsed time = 00:00:27, memory = 235.83 (MB)
  number of violations = 1354
cpu time = 00:01:47, elapsed time = 00:00:27, memory = 235.83 (MB), peak = 512.57 (MB)
total wire length = 1407964 um
total wire length on LAYER li1 = 10717 um
total wire length on LAYER met1 = 366210 um
total wire length on LAYER met2 = 943671 um
total wire length on LAYER met3 = 64302 um
total wire length on LAYER met4 = 22015 um
total wire length on LAYER met5 = 1047 um
total number of vias = 5801
up-via summary (total 5801):

-----------------------
 FR_MASTERSLICE       0
            li1     840
           met1    3798
           met2     751
           met3     354
           met4      58
-----------------------
                   5801


start 4th optimization iteration ...
    completing 10% with 1354 violations
    elapsed time = 00:00:00, memory = 235.83 (MB)
    completing 20% with 1354 violations
    elapsed time = 00:00:03, memory = 235.89 (MB)
    completing 30% with 1087 violations
    elapsed time = 00:00:03, memory = 236.04 (MB)
    completing 40% with 1087 violations
    elapsed time = 00:00:05, memory = 237.59 (MB)
    completing 50% with 820 violations
    elapsed time = 00:00:05, memory = 237.59 (MB)
    completing 60% with 820 violations
    elapsed time = 00:00:06, memory = 237.69 (MB)
    completing 70% with 820 violations
    elapsed time = 00:00:08, memory = 237.69 (MB)
    completing 80% with 612 violations
    elapsed time = 00:00:08, memory = 237.69 (MB)
    completing 90% with 612 violations
    elapsed time = 00:00:10, memory = 237.69 (MB)
    completing 100% with 430 violations
    elapsed time = 00:00:10, memory = 237.69 (MB)
  number of violations = 430
cpu time = 00:00:42, elapsed time = 00:00:10, memory = 237.69 (MB), peak = 513.91 (MB)
total wire length = 1407987 um
total wire length on LAYER li1 = 16924 um
total wire length on LAYER met1 = 366522 um
total wire length on LAYER met2 = 937458 um
total wire length on LAYER met3 = 64263 um
total wire length on LAYER met4 = 21900 um
total wire length on LAYER met5 = 918 um
total number of vias = 6567
up-via summary (total 6567):

-----------------------
 FR_MASTERSLICE       0
            li1    1120
           met1    4156
           met2     885
           met3     358
           met4      48
-----------------------
                   6567


start 5th optimization iteration ...
    completing 10% with 430 violations
    elapsed time = 00:00:00, memory = 237.69 (MB)
    completing 20% with 430 violations
    elapsed time = 00:00:01, memory = 237.69 (MB)
    completing 30% with 298 violations
    elapsed time = 00:00:01, memory = 237.69 (MB)
    completing 40% with 298 violations
    elapsed time = 00:00:02, memory = 237.69 (MB)
    completing 50% with 241 violations
    elapsed time = 00:00:02, memory = 237.69 (MB)
    completing 60% with 241 violations
    elapsed time = 00:00:02, memory = 237.69 (MB)
    completing 70% with 241 violations
    elapsed time = 00:00:03, memory = 237.69 (MB)
    completing 80% with 148 violations
    elapsed time = 00:00:03, memory = 237.69 (MB)
    completing 90% with 148 violations
    elapsed time = 00:00:03, memory = 237.69 (MB)
    completing 100% with 102 violations
    elapsed time = 00:00:03, memory = 237.69 (MB)
  number of violations = 102
cpu time = 00:00:14, elapsed time = 00:00:03, memory = 237.69 (MB), peak = 513.91 (MB)
total wire length = 1407977 um
total wire length on LAYER li1 = 19551 um
total wire length on LAYER met1 = 366738 um
total wire length on LAYER met2 = 934819 um
total wire length on LAYER met3 = 64079 um
total wire length on LAYER met4 = 21870 um
total wire length on LAYER met5 = 918 um
total number of vias = 6861
up-via summary (total 6861):

-----------------------
 FR_MASTERSLICE       0
            li1    1234
           met1    4288
           met2     923
           met3     370
           met4      46
-----------------------
                   6861


start 6th optimization iteration ...
    completing 10% with 102 violations
    elapsed time = 00:00:00, memory = 237.69 (MB)
    completing 20% with 102 violations
    elapsed time = 00:00:00, memory = 237.69 (MB)
    completing 30% with 74 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 40% with 74 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 50% with 67 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 60% with 67 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 70% with 67 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 80% with 37 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 90% with 37 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 100% with 29 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
  number of violations = 29
cpu time = 00:00:04, elapsed time = 00:00:01, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1407972 um
total wire length on LAYER li1 = 20464 um
total wire length on LAYER met1 = 366773 um
total wire length on LAYER met2 = 933941 um
total wire length on LAYER met3 = 64065 um
total wire length on LAYER met4 = 21840 um
total wire length on LAYER met5 = 887 um
total number of vias = 6923
up-via summary (total 6923):

-----------------------
 FR_MASTERSLICE       0
            li1    1270
           met1    4300
           met2     929
           met3     376
           met4      48
-----------------------
                   6923


start 7th optimization iteration ...
    completing 10% with 29 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 29 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 30% with 25 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 40% with 25 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 50% with 25 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 60% with 25 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 70% with 25 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 80% with 23 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 90% with 23 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 100% with 23 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
  number of violations = 23
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1407971 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366862 um
total wire length on LAYER met2 = 933809 um
total wire length on LAYER met3 = 63977 um
total wire length on LAYER met4 = 21840 um
total wire length on LAYER met5 = 887 um
total number of vias = 6927
up-via summary (total 6927):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4302
           met2     925
           met3     380
           met4      48
-----------------------
                   6927


start 8th optimization iteration ...
    completing 10% with 23 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 23 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 30% with 21 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 40% with 21 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 50% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 60% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 70% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 80% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 90% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 100% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
  number of violations = 20
cpu time = 00:00:02, elapsed time = 00:00:00, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1407971 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366862 um
total wire length on LAYER met2 = 933809 um
total wire length on LAYER met3 = 63977 um
total wire length on LAYER met4 = 21840 um
total wire length on LAYER met5 = 887 um
total number of vias = 6927
up-via summary (total 6927):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4302
           met2     925
           met3     380
           met4      48
-----------------------
                   6927


start 9th optimization iteration ...
    completing 10% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 30% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 40% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 50% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 60% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 70% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 80% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 90% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 100% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
  number of violations = 20
cpu time = 00:00:02, elapsed time = 00:00:00, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1407999 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366873 um
total wire length on LAYER met2 = 933812 um
total wire length on LAYER met3 = 63964 um
total wire length on LAYER met4 = 21867 um
total wire length on LAYER met5 = 887 um
total number of vias = 6937
up-via summary (total 6937):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     927
           met3     386
           met4      48
-----------------------
                   6937


start 10th optimization iteration ...
    completing 10% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 30% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 40% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 50% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 60% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 70% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 80% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 90% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 100% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
  number of violations = 20
cpu time = 00:00:02, elapsed time = 00:00:00, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1407998 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366873 um
total wire length on LAYER met2 = 933812 um
total wire length on LAYER met3 = 63964 um
total wire length on LAYER met4 = 21866 um
total wire length on LAYER met5 = 887 um
total number of vias = 6937
up-via summary (total 6937):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     927
           met3     386
           met4      48
-----------------------
                   6937


start 11th optimization iteration ...
    completing 10% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 30% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 40% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 50% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 60% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 70% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 80% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 90% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 100% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
  number of violations = 20
cpu time = 00:00:02, elapsed time = 00:00:01, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1407998 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366873 um
total wire length on LAYER met2 = 933812 um
total wire length on LAYER met3 = 63964 um
total wire length on LAYER met4 = 21866 um
total wire length on LAYER met5 = 887 um
total number of vias = 6937
up-via summary (total 6937):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     927
           met3     386
           met4      48
-----------------------
                   6937


start 12th optimization iteration ...
    completing 10% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 30% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 40% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 50% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 60% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 70% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 80% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 90% with 20 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 100% with 20 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
  number of violations = 20
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1407998 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366873 um
total wire length on LAYER met2 = 933812 um
total wire length on LAYER met3 = 63964 um
total wire length on LAYER met4 = 21866 um
total wire length on LAYER met5 = 887 um
total number of vias = 6937
up-via summary (total 6937):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     927
           met3     386
           met4      48
-----------------------
                   6937


start 13th optimization iteration ...
    completing 10% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 30% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 40% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 50% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 60% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 70% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 80% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 90% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 100% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
  number of violations = 20
cpu time = 00:00:02, elapsed time = 00:00:01, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1408000 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366873 um
total wire length on LAYER met2 = 933812 um
total wire length on LAYER met3 = 63964 um
total wire length on LAYER met4 = 21868 um
total wire length on LAYER met5 = 887 um
total number of vias = 6937
up-via summary (total 6937):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     927
           met3     386
           met4      48
-----------------------
                   6937


start 14th optimization iteration ...
    completing 10% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 30% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 40% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 50% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 60% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 70% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 80% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 90% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 100% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
  number of violations = 20
cpu time = 00:00:02, elapsed time = 00:00:00, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1407998 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366873 um
total wire length on LAYER met2 = 933812 um
total wire length on LAYER met3 = 63964 um
total wire length on LAYER met4 = 21866 um
total wire length on LAYER met5 = 887 um
total number of vias = 6937
up-via summary (total 6937):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     927
           met3     386
           met4      48
-----------------------
                   6937


start 15th optimization iteration ...
    completing 10% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 30% with 19 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 40% with 19 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 50% with 19 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 60% with 19 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 70% with 19 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 80% with 19 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 90% with 19 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 100% with 19 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
  number of violations = 19
cpu time = 00:00:02, elapsed time = 00:00:00, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1407998 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366873 um
total wire length on LAYER met2 = 933812 um
total wire length on LAYER met3 = 63964 um
total wire length on LAYER met4 = 21859 um
total wire length on LAYER met5 = 894 um
total number of vias = 6939
up-via summary (total 6939):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     927
           met3     386
           met4      50
-----------------------
                   6939


start 16th optimization iteration ...
    completing 10% with 19 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 19 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 30% with 19 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 40% with 19 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 50% with 19 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 60% with 19 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 70% with 19 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 80% with 19 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 90% with 19 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 100% with 19 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
  number of violations = 19
cpu time = 00:00:02, elapsed time = 00:00:00, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1407989 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366873 um
total wire length on LAYER met2 = 933813 um
total wire length on LAYER met3 = 63968 um
total wire length on LAYER met4 = 21845 um
total wire length on LAYER met5 = 894 um
total number of vias = 6939
up-via summary (total 6939):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     927
           met3     386
           met4      50
-----------------------
                   6939


start 17th optimization iteration ...
    completing 10% with 19 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 19 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 30% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 40% with 20 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 50% with 22 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 60% with 22 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 70% with 22 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 80% with 22 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 90% with 22 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 100% with 22 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
  number of violations = 22
cpu time = 00:00:02, elapsed time = 00:00:01, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1407984 um
total wire length on LAYER li1 = 20603 um
total wire length on LAYER met1 = 366874 um
total wire length on LAYER met2 = 933791 um
total wire length on LAYER met3 = 63966 um
total wire length on LAYER met4 = 21805 um
total wire length on LAYER met5 = 942 um
total number of vias = 6943
up-via summary (total 6943):

-----------------------
 FR_MASTERSLICE       0
            li1    1278
           met1    4304
           met2     925
           met3     382
           met4      54
-----------------------
                   6943


start 18th optimization iteration ...
    completing 10% with 22 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 22 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 30% with 22 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 40% with 22 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 50% with 22 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 60% with 22 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 70% with 22 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 80% with 22 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 90% with 22 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 100% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
  number of violations = 18
cpu time = 00:00:02, elapsed time = 00:00:00, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1407984 um
total wire length on LAYER li1 = 20603 um
total wire length on LAYER met1 = 366874 um
total wire length on LAYER met2 = 933791 um
total wire length on LAYER met3 = 63966 um
total wire length on LAYER met4 = 21808 um
total wire length on LAYER met5 = 940 um
total number of vias = 6943
up-via summary (total 6943):

-----------------------
 FR_MASTERSLICE       0
            li1    1278
           met1    4304
           met2     925
           met3     382
           met4      54
-----------------------
                   6943


start 19th optimization iteration ...
    completing 10% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 30% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 40% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 50% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 60% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 70% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 80% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 90% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 100% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
  number of violations = 18
cpu time = 00:00:02, elapsed time = 00:00:01, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1407984 um
total wire length on LAYER li1 = 20603 um
total wire length on LAYER met1 = 366874 um
total wire length on LAYER met2 = 933791 um
total wire length on LAYER met3 = 63966 um
total wire length on LAYER met4 = 21808 um
total wire length on LAYER met5 = 940 um
total number of vias = 6943
up-via summary (total 6943):

-----------------------
 FR_MASTERSLICE       0
            li1    1278
           met1    4304
           met2     925
           met3     382
           met4      54
-----------------------
                   6943


start 20th optimization iteration ...
    completing 10% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 30% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 40% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 50% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 60% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 70% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 80% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 90% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 100% with 18 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
  number of violations = 18
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1407978 um
total wire length on LAYER li1 = 20603 um
total wire length on LAYER met1 = 366874 um
total wire length on LAYER met2 = 933791 um
total wire length on LAYER met3 = 63968 um
total wire length on LAYER met4 = 21810 um
total wire length on LAYER met5 = 929 um
total number of vias = 6945
up-via summary (total 6945):

-----------------------
 FR_MASTERSLICE       0
            li1    1278
           met1    4304
           met2     925
           met3     384
           met4      54
-----------------------
                   6945


start 21st optimization iteration ...
    completing 10% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 30% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 40% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 50% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 60% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 70% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 80% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 90% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 100% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
  number of violations = 18
cpu time = 00:00:02, elapsed time = 00:00:01, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1407984 um
total wire length on LAYER li1 = 20603 um
total wire length on LAYER met1 = 366874 um
total wire length on LAYER met2 = 933791 um
total wire length on LAYER met3 = 63970 um
total wire length on LAYER met4 = 21810 um
total wire length on LAYER met5 = 933 um
total number of vias = 6945
up-via summary (total 6945):

-----------------------
 FR_MASTERSLICE       0
            li1    1278
           met1    4304
           met2     925
           met3     384
           met4      54
-----------------------
                   6945


start 22nd optimization iteration ...
    completing 10% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 30% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 40% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 50% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 60% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 70% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 80% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 90% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 100% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
  number of violations = 18
cpu time = 00:00:02, elapsed time = 00:00:00, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1407984 um
total wire length on LAYER li1 = 20603 um
total wire length on LAYER met1 = 366874 um
total wire length on LAYER met2 = 933791 um
total wire length on LAYER met3 = 63970 um
total wire length on LAYER met4 = 21810 um
total wire length on LAYER met5 = 933 um
total number of vias = 6945
up-via summary (total 6945):

-----------------------
 FR_MASTERSLICE       0
            li1    1278
           met1    4304
           met2     925
           met3     384
           met4      54
-----------------------
                   6945


start 23rd optimization iteration ...
    completing 10% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 30% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 40% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 50% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 60% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 70% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 80% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 90% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 100% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
  number of violations = 18
cpu time = 00:00:02, elapsed time = 00:00:00, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1407984 um
total wire length on LAYER li1 = 20603 um
total wire length on LAYER met1 = 366874 um
total wire length on LAYER met2 = 933791 um
total wire length on LAYER met3 = 63970 um
total wire length on LAYER met4 = 21810 um
total wire length on LAYER met5 = 933 um
total number of vias = 6945
up-via summary (total 6945):

-----------------------
 FR_MASTERSLICE       0
            li1    1278
           met1    4304
           met2     925
           met3     384
           met4      54
-----------------------
                   6945


start 24th optimization iteration ...
    completing 10% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 30% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 40% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 50% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 60% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 70% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 80% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 90% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 100% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
  number of violations = 18
cpu time = 00:00:02, elapsed time = 00:00:00, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1407984 um
total wire length on LAYER li1 = 20603 um
total wire length on LAYER met1 = 366874 um
total wire length on LAYER met2 = 933791 um
total wire length on LAYER met3 = 63970 um
total wire length on LAYER met4 = 21810 um
total wire length on LAYER met5 = 933 um
total number of vias = 6945
up-via summary (total 6945):

-----------------------
 FR_MASTERSLICE       0
            li1    1278
           met1    4304
           met2     925
           met3     384
           met4      54
-----------------------
                   6945


start 25th optimization iteration ...
    completing 10% with 18 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 23 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 30% with 23 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 40% with 27 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 50% with 27 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 60% with 27 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 70% with 27 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 80% with 27 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 90% with 27 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 100% with 27 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
  number of violations = 27
cpu time = 00:00:02, elapsed time = 00:00:00, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1407982 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933796 um
total wire length on LAYER met3 = 63970 um
total wire length on LAYER met4 = 21805 um
total wire length on LAYER met5 = 939 um
total number of vias = 6941
up-via summary (total 6941):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     384
           met4      56
-----------------------
                   6941


start 26th optimization iteration ...
    completing 10% with 27 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 27 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 30% with 27 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 40% with 27 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 50% with 27 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 60% with 27 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 70% with 27 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 80% with 27 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 90% with 27 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 100% with 25 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
  number of violations = 25
cpu time = 00:00:04, elapsed time = 00:00:01, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1407982 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933796 um
total wire length on LAYER met3 = 63974 um
total wire length on LAYER met4 = 21807 um
total wire length on LAYER met5 = 932 um
total number of vias = 6941
up-via summary (total 6941):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     386
           met4      54
-----------------------
                   6941


start 27th optimization iteration ...
    completing 10% with 25 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 25 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 30% with 25 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 40% with 25 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 50% with 25 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 60% with 25 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 70% with 25 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 80% with 25 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 90% with 25 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 100% with 25 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
  number of violations = 25
cpu time = 00:00:04, elapsed time = 00:00:01, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1407982 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933796 um
total wire length on LAYER met3 = 63974 um
total wire length on LAYER met4 = 21807 um
total wire length on LAYER met5 = 932 um
total number of vias = 6941
up-via summary (total 6941):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     386
           met4      54
-----------------------
                   6941


start 28th optimization iteration ...
    completing 10% with 25 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 25 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 30% with 25 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 40% with 25 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 50% with 25 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 60% with 25 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 70% with 25 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 80% with 25 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 90% with 25 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 100% with 25 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
  number of violations = 25
cpu time = 00:00:04, elapsed time = 00:00:01, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1407982 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933796 um
total wire length on LAYER met3 = 63974 um
total wire length on LAYER met4 = 21807 um
total wire length on LAYER met5 = 932 um
total number of vias = 6941
up-via summary (total 6941):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     386
           met4      54
-----------------------
                   6941


start 29th optimization iteration ...
    completing 10% with 25 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 25 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 30% with 25 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 40% with 25 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 50% with 25 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 60% with 25 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 70% with 25 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 80% with 25 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 90% with 25 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 100% with 25 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
  number of violations = 25
cpu time = 00:00:04, elapsed time = 00:00:01, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1407980 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933796 um
total wire length on LAYER met3 = 63972 um
total wire length on LAYER met4 = 21807 um
total wire length on LAYER met5 = 932 um
total number of vias = 6941
up-via summary (total 6941):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     386
           met4      54
-----------------------
                   6941


start 30th optimization iteration ...
    completing 10% with 25 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 25 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 30% with 25 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 40% with 25 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 50% with 25 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 60% with 25 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 70% with 25 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 80% with 25 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 90% with 25 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 100% with 25 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
  number of violations = 25
cpu time = 00:00:04, elapsed time = 00:00:01, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1407978 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933796 um
total wire length on LAYER met3 = 63967 um
total wire length on LAYER met4 = 21824 um
total wire length on LAYER met5 = 918 um
total number of vias = 6935
up-via summary (total 6935):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     384
           met4      50
-----------------------
                   6935


start 31st optimization iteration ...
    completing 10% with 25 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 25 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 30% with 24 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 40% with 24 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 50% with 24 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 60% with 24 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 70% with 24 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 80% with 24 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 90% with 24 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 100% with 24 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
  number of violations = 24
cpu time = 00:00:04, elapsed time = 00:00:01, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1407977 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933796 um
total wire length on LAYER met3 = 63967 um
total wire length on LAYER met4 = 21823 um
total wire length on LAYER met5 = 918 um
total number of vias = 6935
up-via summary (total 6935):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     384
           met4      50
-----------------------
                   6935


start 32nd optimization iteration ...
    completing 10% with 24 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 24 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 30% with 22 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 40% with 22 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 50% with 22 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 60% with 22 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 70% with 22 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 80% with 22 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 90% with 22 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 100% with 22 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
  number of violations = 22
cpu time = 00:00:04, elapsed time = 00:00:01, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1407977 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933796 um
total wire length on LAYER met3 = 63967 um
total wire length on LAYER met4 = 21811 um
total wire length on LAYER met5 = 929 um
total number of vias = 6939
up-via summary (total 6939):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     384
           met4      54
-----------------------
                   6939


start 33rd optimization iteration ...
    completing 10% with 22 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 27 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 30% with 27 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 40% with 24 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 50% with 24 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 60% with 24 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 70% with 24 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 80% with 24 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 90% with 24 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 100% with 24 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
  number of violations = 24
cpu time = 00:00:02, elapsed time = 00:00:00, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1407981 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933797 um
total wire length on LAYER met3 = 63968 um
total wire length on LAYER met4 = 21822 um
total wire length on LAYER met5 = 921 um
total number of vias = 6937
up-via summary (total 6937):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     384
           met4      52
-----------------------
                   6937


start 34th optimization iteration ...
    completing 10% with 24 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 24 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 30% with 24 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 40% with 24 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 50% with 24 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 60% with 24 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 70% with 24 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 80% with 24 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 90% with 24 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 100% with 19 violations
    elapsed time = 00:00:02, memory = 237.95 (MB)
  number of violations = 19
cpu time = 00:00:07, elapsed time = 00:00:02, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1407981 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933797 um
total wire length on LAYER met3 = 63968 um
total wire length on LAYER met4 = 21821 um
total wire length on LAYER met5 = 922 um
total number of vias = 6937
up-via summary (total 6937):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     384
           met4      52
-----------------------
                   6937


start 35th optimization iteration ...
    completing 10% with 19 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 19 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 30% with 19 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 40% with 19 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 50% with 19 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 60% with 19 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 70% with 19 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 80% with 19 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 90% with 19 violations
    elapsed time = 00:00:02, memory = 237.95 (MB)
    completing 100% with 19 violations
    elapsed time = 00:00:02, memory = 237.95 (MB)
  number of violations = 19
cpu time = 00:00:08, elapsed time = 00:00:02, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1407981 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933797 um
total wire length on LAYER met3 = 63968 um
total wire length on LAYER met4 = 21821 um
total wire length on LAYER met5 = 922 um
total number of vias = 6937
up-via summary (total 6937):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     384
           met4      52
-----------------------
                   6937


start 36th optimization iteration ...
    completing 10% with 19 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 19 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 30% with 19 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 40% with 19 violations
    elapsed time = 00:00:02, memory = 237.95 (MB)
    completing 50% with 19 violations
    elapsed time = 00:00:02, memory = 237.95 (MB)
    completing 60% with 19 violations
    elapsed time = 00:00:02, memory = 237.95 (MB)
    completing 70% with 19 violations
    elapsed time = 00:00:02, memory = 237.95 (MB)
    completing 80% with 19 violations
    elapsed time = 00:00:02, memory = 237.95 (MB)
    completing 90% with 19 violations
    elapsed time = 00:00:02, memory = 237.95 (MB)
    completing 100% with 19 violations
    elapsed time = 00:00:02, memory = 237.95 (MB)
  number of violations = 19
cpu time = 00:00:08, elapsed time = 00:00:02, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1407977 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933796 um
total wire length on LAYER met3 = 63967 um
total wire length on LAYER met4 = 21821 um
total wire length on LAYER met5 = 919 um
total number of vias = 6937
up-via summary (total 6937):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     384
           met4      52
-----------------------
                   6937


start 37th optimization iteration ...
    completing 10% with 19 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 19 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 30% with 19 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 40% with 19 violations
    elapsed time = 00:00:02, memory = 237.95 (MB)
    completing 50% with 19 violations
    elapsed time = 00:00:02, memory = 237.95 (MB)
    completing 60% with 19 violations
    elapsed time = 00:00:02, memory = 237.95 (MB)
    completing 70% with 19 violations
    elapsed time = 00:00:02, memory = 237.95 (MB)
    completing 80% with 19 violations
    elapsed time = 00:00:02, memory = 237.95 (MB)
    completing 90% with 19 violations
    elapsed time = 00:00:02, memory = 237.95 (MB)
    completing 100% with 19 violations
    elapsed time = 00:00:02, memory = 237.95 (MB)
  number of violations = 19
cpu time = 00:00:08, elapsed time = 00:00:02, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1407977 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933796 um
total wire length on LAYER met3 = 63969 um
total wire length on LAYER met4 = 21820 um
total wire length on LAYER met5 = 919 um
total number of vias = 6939
up-via summary (total 6939):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     386
           met4      52
-----------------------
                   6939


start 38th optimization iteration ...
    completing 10% with 19 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 19 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 30% with 19 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 40% with 19 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 50% with 19 violations
    elapsed time = 00:00:02, memory = 237.95 (MB)
    completing 60% with 19 violations
    elapsed time = 00:00:02, memory = 237.95 (MB)
    completing 70% with 19 violations
    elapsed time = 00:00:02, memory = 237.95 (MB)
    completing 80% with 19 violations
    elapsed time = 00:00:02, memory = 237.95 (MB)
    completing 90% with 19 violations
    elapsed time = 00:00:02, memory = 237.95 (MB)
    completing 100% with 19 violations
    elapsed time = 00:00:02, memory = 237.95 (MB)
  number of violations = 19
cpu time = 00:00:08, elapsed time = 00:00:02, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1407977 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933796 um
total wire length on LAYER met3 = 63967 um
total wire length on LAYER met4 = 21821 um
total wire length on LAYER met5 = 919 um
total number of vias = 6937
up-via summary (total 6937):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     384
           met4      52
-----------------------
                   6937


start 39th optimization iteration ...
    completing 10% with 19 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 19 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 30% with 19 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 40% with 19 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 50% with 19 violations
    elapsed time = 00:00:02, memory = 237.95 (MB)
    completing 60% with 19 violations
    elapsed time = 00:00:02, memory = 237.95 (MB)
    completing 70% with 19 violations
    elapsed time = 00:00:02, memory = 237.95 (MB)
    completing 80% with 19 violations
    elapsed time = 00:00:02, memory = 237.95 (MB)
    completing 90% with 19 violations
    elapsed time = 00:00:02, memory = 237.95 (MB)
    completing 100% with 19 violations
    elapsed time = 00:00:02, memory = 237.95 (MB)
  number of violations = 19
cpu time = 00:00:08, elapsed time = 00:00:02, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1407977 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933796 um
total wire length on LAYER met3 = 63967 um
total wire length on LAYER met4 = 21821 um
total wire length on LAYER met5 = 919 um
total number of vias = 6937
up-via summary (total 6937):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     384
           met4      52
-----------------------
                   6937


start 40th optimization iteration ...
    completing 10% with 19 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 19 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 30% with 19 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 40% with 19 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 50% with 19 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 60% with 19 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 70% with 19 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 80% with 19 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 90% with 19 violations
    elapsed time = 00:00:02, memory = 237.95 (MB)
    completing 100% with 19 violations
    elapsed time = 00:00:02, memory = 237.95 (MB)
  number of violations = 19
cpu time = 00:00:07, elapsed time = 00:00:02, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1407977 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933796 um
total wire length on LAYER met3 = 63967 um
total wire length on LAYER met4 = 21821 um
total wire length on LAYER met5 = 919 um
total number of vias = 6937
up-via summary (total 6937):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     384
           met4      52
-----------------------
                   6937


start 41st optimization iteration ...
    completing 10% with 19 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 35 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 30% with 35 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 40% with 30 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 50% with 30 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 60% with 30 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 70% with 30 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 80% with 30 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 90% with 30 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 100% with 30 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
  number of violations = 30
cpu time = 00:00:02, elapsed time = 00:00:00, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1407988 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933796 um
total wire length on LAYER met3 = 63969 um
total wire length on LAYER met4 = 21796 um
total wire length on LAYER met5 = 953 um
total number of vias = 6943
up-via summary (total 6943):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     386
           met4      56
-----------------------
                   6943


start 42nd optimization iteration ...
    completing 10% with 30 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 30 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 30% with 30 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 40% with 30 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 50% with 30 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 60% with 30 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 70% with 30 violations
    elapsed time = 00:00:01, memory = 237.95 (MB)
    completing 80% with 30 violations
    elapsed time = 00:00:02, memory = 237.95 (MB)
    completing 90% with 30 violations
    elapsed time = 00:00:04, memory = 237.95 (MB)
    completing 100% with 30 violations
    elapsed time = 00:00:04, memory = 237.95 (MB)
  number of violations = 30
cpu time = 00:00:17, elapsed time = 00:00:04, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1407988 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933796 um
total wire length on LAYER met3 = 63969 um
total wire length on LAYER met4 = 21796 um
total wire length on LAYER met5 = 953 um
total number of vias = 6943
up-via summary (total 6943):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     386
           met4      56
-----------------------
                   6943


start 43rd optimization iteration ...
    completing 10% with 30 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 30 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 30% with 30 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 40% with 30 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 50% with 30 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 60% with 30 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 70% with 30 violations
    elapsed time = 00:00:02, memory = 237.95 (MB)
    completing 80% with 30 violations
    elapsed time = 00:00:03, memory = 237.95 (MB)
    completing 90% with 30 violations
    elapsed time = 00:00:05, memory = 237.95 (MB)
    completing 100% with 30 violations
    elapsed time = 00:00:05, memory = 237.95 (MB)
  number of violations = 30
cpu time = 00:00:18, elapsed time = 00:00:05, memory = 237.95 (MB), peak = 513.91 (MB)
total wire length = 1407988 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933796 um
total wire length on LAYER met3 = 63969 um
total wire length on LAYER met4 = 21796 um
total wire length on LAYER met5 = 953 um
total number of vias = 6943
up-via summary (total 6943):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     386
           met4      56
-----------------------
                   6943


start 44th optimization iteration ...
    completing 10% with 30 violations
    elapsed time = 00:00:00, memory = 237.95 (MB)
    completing 20% with 30 violations
    elapsed time = 00:00:02, memory = 237.95 (MB)
    completing 30% with 30 violations
    elapsed time = 00:00:03, memory = 237.95 (MB)
    completing 40% with 30 violations
    elapsed time = 00:00:05, memory = 237.95 (MB)
    completing 50% with 30 violations
    elapsed time = 00:00:05, memory = 237.96 (MB)
    completing 60% with 30 violations
    elapsed time = 00:00:05, memory = 237.96 (MB)
    completing 70% with 30 violations
    elapsed time = 00:00:05, memory = 237.96 (MB)
    completing 80% with 30 violations
    elapsed time = 00:00:05, memory = 237.96 (MB)
    completing 90% with 30 violations
    elapsed time = 00:00:05, memory = 237.96 (MB)
    completing 100% with 30 violations
    elapsed time = 00:00:05, memory = 226.56 (MB)
  number of violations = 30
cpu time = 00:00:19, elapsed time = 00:00:05, memory = 226.56 (MB), peak = 513.91 (MB)
total wire length = 1407988 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933796 um
total wire length on LAYER met3 = 63969 um
total wire length on LAYER met4 = 21796 um
total wire length on LAYER met5 = 953 um
total number of vias = 6943
up-via summary (total 6943):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     386
           met4      56
-----------------------
                   6943


start 45th optimization iteration ...
    completing 10% with 30 violations
    elapsed time = 00:00:00, memory = 226.56 (MB)
    completing 20% with 30 violations
    elapsed time = 00:00:02, memory = 236.36 (MB)
    completing 30% with 30 violations
    elapsed time = 00:00:02, memory = 236.36 (MB)
    completing 40% with 30 violations
    elapsed time = 00:00:04, memory = 236.36 (MB)
    completing 50% with 30 violations
    elapsed time = 00:00:05, memory = 236.36 (MB)
    completing 60% with 30 violations
    elapsed time = 00:00:05, memory = 236.55 (MB)
    completing 70% with 30 violations
    elapsed time = 00:00:05, memory = 236.55 (MB)
    completing 80% with 30 violations
    elapsed time = 00:00:05, memory = 236.55 (MB)
    completing 90% with 30 violations
    elapsed time = 00:00:05, memory = 236.55 (MB)
    completing 100% with 30 violations
    elapsed time = 00:00:05, memory = 236.55 (MB)
  number of violations = 30
cpu time = 00:00:19, elapsed time = 00:00:05, memory = 236.55 (MB), peak = 513.91 (MB)
total wire length = 1407988 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933796 um
total wire length on LAYER met3 = 63969 um
total wire length on LAYER met4 = 21796 um
total wire length on LAYER met5 = 953 um
total number of vias = 6943
up-via summary (total 6943):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     386
           met4      56
-----------------------
                   6943


start 46th optimization iteration ...
    completing 10% with 30 violations
    elapsed time = 00:00:00, memory = 236.55 (MB)
    completing 20% with 30 violations
    elapsed time = 00:00:02, memory = 236.55 (MB)
    completing 30% with 30 violations
    elapsed time = 00:00:02, memory = 236.55 (MB)
    completing 40% with 30 violations
    elapsed time = 00:00:04, memory = 236.55 (MB)
    completing 50% with 30 violations
    elapsed time = 00:00:04, memory = 236.55 (MB)
    completing 60% with 30 violations
    elapsed time = 00:00:04, memory = 236.55 (MB)
    completing 70% with 30 violations
    elapsed time = 00:00:04, memory = 236.55 (MB)
    completing 80% with 30 violations
    elapsed time = 00:00:04, memory = 236.55 (MB)
    completing 90% with 30 violations
    elapsed time = 00:00:04, memory = 236.55 (MB)
    completing 100% with 30 violations
    elapsed time = 00:00:04, memory = 236.55 (MB)
  number of violations = 30
cpu time = 00:00:18, elapsed time = 00:00:05, memory = 236.55 (MB), peak = 513.91 (MB)
total wire length = 1407988 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933796 um
total wire length on LAYER met3 = 63969 um
total wire length on LAYER met4 = 21796 um
total wire length on LAYER met5 = 953 um
total number of vias = 6943
up-via summary (total 6943):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     386
           met4      56
-----------------------
                   6943


start 47th optimization iteration ...
    completing 10% with 30 violations
    elapsed time = 00:00:00, memory = 236.55 (MB)
    completing 20% with 30 violations
    elapsed time = 00:00:02, memory = 236.55 (MB)
    completing 30% with 30 violations
    elapsed time = 00:00:02, memory = 236.55 (MB)
    completing 40% with 30 violations
    elapsed time = 00:00:04, memory = 236.55 (MB)
    completing 50% with 30 violations
    elapsed time = 00:00:04, memory = 236.55 (MB)
    completing 60% with 30 violations
    elapsed time = 00:00:04, memory = 236.55 (MB)
    completing 70% with 30 violations
    elapsed time = 00:00:04, memory = 236.55 (MB)
    completing 80% with 30 violations
    elapsed time = 00:00:04, memory = 236.55 (MB)
    completing 90% with 30 violations
    elapsed time = 00:00:04, memory = 236.55 (MB)
    completing 100% with 30 violations
    elapsed time = 00:00:04, memory = 236.55 (MB)
  number of violations = 30
cpu time = 00:00:18, elapsed time = 00:00:04, memory = 236.55 (MB), peak = 513.91 (MB)
total wire length = 1407988 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933796 um
total wire length on LAYER met3 = 63969 um
total wire length on LAYER met4 = 21796 um
total wire length on LAYER met5 = 953 um
total number of vias = 6943
up-via summary (total 6943):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     386
           met4      56
-----------------------
                   6943


start 48th optimization iteration ...
    completing 10% with 30 violations
    elapsed time = 00:00:00, memory = 236.55 (MB)
    completing 20% with 30 violations
    elapsed time = 00:00:02, memory = 236.55 (MB)
    completing 30% with 30 violations
    elapsed time = 00:00:02, memory = 236.55 (MB)
    completing 40% with 30 violations
    elapsed time = 00:00:04, memory = 236.55 (MB)
    completing 50% with 30 violations
    elapsed time = 00:00:04, memory = 236.55 (MB)
    completing 60% with 30 violations
    elapsed time = 00:00:04, memory = 236.55 (MB)
    completing 70% with 30 violations
    elapsed time = 00:00:04, memory = 236.55 (MB)
    completing 80% with 30 violations
    elapsed time = 00:00:04, memory = 236.55 (MB)
    completing 90% with 30 violations
    elapsed time = 00:00:04, memory = 236.55 (MB)
    completing 100% with 30 violations
    elapsed time = 00:00:04, memory = 236.55 (MB)
  number of violations = 30
cpu time = 00:00:18, elapsed time = 00:00:04, memory = 236.55 (MB), peak = 513.91 (MB)
total wire length = 1407988 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933796 um
total wire length on LAYER met3 = 63969 um
total wire length on LAYER met4 = 21796 um
total wire length on LAYER met5 = 953 um
total number of vias = 6943
up-via summary (total 6943):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     386
           met4      56
-----------------------
                   6943


start 49th optimization iteration ...
    completing 10% with 30 violations
    elapsed time = 00:00:00, memory = 236.55 (MB)
    completing 20% with 34 violations
    elapsed time = 00:00:00, memory = 236.55 (MB)
    completing 30% with 34 violations
    elapsed time = 00:00:00, memory = 236.55 (MB)
    completing 40% with 41 violations
    elapsed time = 00:00:00, memory = 236.55 (MB)
    completing 50% with 41 violations
    elapsed time = 00:00:00, memory = 236.55 (MB)
    completing 60% with 41 violations
    elapsed time = 00:00:00, memory = 236.55 (MB)
    completing 70% with 41 violations
    elapsed time = 00:00:00, memory = 236.55 (MB)
    completing 80% with 41 violations
    elapsed time = 00:00:00, memory = 236.55 (MB)
    completing 90% with 41 violations
    elapsed time = 00:00:00, memory = 236.55 (MB)
    completing 100% with 41 violations
    elapsed time = 00:00:00, memory = 236.55 (MB)
  number of violations = 41
cpu time = 00:00:02, elapsed time = 00:00:00, memory = 236.55 (MB), peak = 513.91 (MB)
total wire length = 1408002 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933796 um
total wire length on LAYER met3 = 63970 um
total wire length on LAYER met4 = 21798 um
total wire length on LAYER met5 = 965 um
total number of vias = 6943
up-via summary (total 6943):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     386
           met4      56
-----------------------
                   6943


start 50th optimization iteration ...
    completing 10% with 41 violations
    elapsed time = 00:00:00, memory = 236.55 (MB)
    completing 20% with 41 violations
    elapsed time = 00:00:00, memory = 236.55 (MB)
    completing 30% with 41 violations
    elapsed time = 00:00:00, memory = 236.55 (MB)
    completing 40% with 41 violations
    elapsed time = 00:00:00, memory = 236.55 (MB)
    completing 50% with 41 violations
    elapsed time = 00:00:00, memory = 236.55 (MB)
    completing 60% with 41 violations
    elapsed time = 00:00:00, memory = 236.55 (MB)
    completing 70% with 41 violations
    elapsed time = 00:00:07, memory = 236.55 (MB)
    completing 80% with 41 violations
    elapsed time = 00:00:08, memory = 236.55 (MB)
    completing 90% with 41 violations
    elapsed time = 00:00:16, memory = 236.55 (MB)
    completing 100% with 41 violations
    elapsed time = 00:00:16, memory = 236.55 (MB)
  number of violations = 41
cpu time = 00:01:04, elapsed time = 00:00:17, memory = 236.55 (MB), peak = 513.91 (MB)
total wire length = 1407990 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933796 um
total wire length on LAYER met3 = 63970 um
total wire length on LAYER met4 = 21784 um
total wire length on LAYER met5 = 966 um
total number of vias = 6945
up-via summary (total 6945):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     386
           met4      58
-----------------------
                   6945


start 51st optimization iteration ...
    completing 10% with 41 violations
    elapsed time = 00:00:00, memory = 236.55 (MB)
    completing 20% with 41 violations
    elapsed time = 00:00:00, memory = 236.55 (MB)
    completing 30% with 41 violations
    elapsed time = 00:00:00, memory = 236.55 (MB)
    completing 40% with 41 violations
    elapsed time = 00:00:00, memory = 236.55 (MB)
    completing 50% with 41 violations
    elapsed time = 00:00:00, memory = 236.55 (MB)
    completing 60% with 41 violations
    elapsed time = 00:00:00, memory = 236.55 (MB)
    completing 70% with 41 violations
    elapsed time = 00:00:08, memory = 236.55 (MB)
    completing 80% with 41 violations
    elapsed time = 00:00:10, memory = 236.55 (MB)
    completing 90% with 41 violations
    elapsed time = 00:00:17, memory = 236.55 (MB)
    completing 100% with 41 violations
    elapsed time = 00:00:19, memory = 236.55 (MB)
  number of violations = 41
cpu time = 00:01:07, elapsed time = 00:00:19, memory = 236.55 (MB), peak = 513.91 (MB)
total wire length = 1407990 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933796 um
total wire length on LAYER met3 = 63970 um
total wire length on LAYER met4 = 21784 um
total wire length on LAYER met5 = 966 um
total number of vias = 6945
up-via summary (total 6945):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     386
           met4      58
-----------------------
                   6945


start 52nd optimization iteration ...
    completing 10% with 41 violations
    elapsed time = 00:00:00, memory = 236.55 (MB)
    completing 20% with 41 violations
    elapsed time = 00:00:08, memory = 236.55 (MB)
    completing 30% with 41 violations
    elapsed time = 00:00:09, memory = 225.92 (MB)
    completing 40% with 41 violations
    elapsed time = 00:00:16, memory = 234.17 (MB)
    completing 50% with 41 violations
    elapsed time = 00:00:17, memory = 234.17 (MB)
    completing 60% with 41 violations
    elapsed time = 00:00:17, memory = 234.17 (MB)
    completing 70% with 41 violations
    elapsed time = 00:00:17, memory = 234.41 (MB)
    completing 80% with 41 violations
    elapsed time = 00:00:17, memory = 234.41 (MB)
    completing 90% with 41 violations
    elapsed time = 00:00:17, memory = 234.41 (MB)
    completing 100% with 41 violations
    elapsed time = 00:00:17, memory = 234.41 (MB)
  number of violations = 41
cpu time = 00:01:05, elapsed time = 00:00:17, memory = 234.41 (MB), peak = 513.91 (MB)
total wire length = 1407990 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933796 um
total wire length on LAYER met3 = 63970 um
total wire length on LAYER met4 = 21784 um
total wire length on LAYER met5 = 966 um
total number of vias = 6945
up-via summary (total 6945):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     386
           met4      58
-----------------------
                   6945


start 53rd optimization iteration ...
    completing 10% with 41 violations
    elapsed time = 00:00:00, memory = 234.41 (MB)
    completing 20% with 41 violations
    elapsed time = 00:00:08, memory = 234.41 (MB)
    completing 30% with 41 violations
    elapsed time = 00:00:08, memory = 234.41 (MB)
    completing 40% with 41 violations
    elapsed time = 00:00:16, memory = 234.66 (MB)
    completing 50% with 41 violations
    elapsed time = 00:00:18, memory = 234.66 (MB)
    completing 60% with 41 violations
    elapsed time = 00:00:18, memory = 234.66 (MB)
    completing 70% with 41 violations
    elapsed time = 00:00:18, memory = 234.66 (MB)
    completing 80% with 41 violations
    elapsed time = 00:00:18, memory = 234.66 (MB)
    completing 90% with 41 violations
    elapsed time = 00:00:18, memory = 234.66 (MB)
    completing 100% with 41 violations
    elapsed time = 00:00:18, memory = 234.66 (MB)
  number of violations = 41
cpu time = 00:01:08, elapsed time = 00:00:18, memory = 234.66 (MB), peak = 513.91 (MB)
total wire length = 1407986 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933796 um
total wire length on LAYER met3 = 63970 um
total wire length on LAYER met4 = 21774 um
total wire length on LAYER met5 = 973 um
total number of vias = 6945
up-via summary (total 6945):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     386
           met4      58
-----------------------
                   6945


start 54th optimization iteration ...
    completing 10% with 41 violations
    elapsed time = 00:00:00, memory = 234.66 (MB)
    completing 20% with 41 violations
    elapsed time = 00:00:07, memory = 234.66 (MB)
    completing 30% with 41 violations
    elapsed time = 00:00:09, memory = 234.66 (MB)
    completing 40% with 41 violations
    elapsed time = 00:00:16, memory = 234.67 (MB)
    completing 50% with 41 violations
    elapsed time = 00:00:17, memory = 234.67 (MB)
    completing 60% with 41 violations
    elapsed time = 00:00:17, memory = 234.67 (MB)
    completing 70% with 41 violations
    elapsed time = 00:00:17, memory = 234.67 (MB)
    completing 80% with 41 violations
    elapsed time = 00:00:17, memory = 234.70 (MB)
    completing 90% with 41 violations
    elapsed time = 00:00:17, memory = 234.70 (MB)
    completing 100% with 41 violations
    elapsed time = 00:00:17, memory = 234.70 (MB)
  number of violations = 41
cpu time = 00:01:05, elapsed time = 00:00:17, memory = 234.70 (MB), peak = 513.91 (MB)
total wire length = 1407986 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933796 um
total wire length on LAYER met3 = 63970 um
total wire length on LAYER met4 = 21774 um
total wire length on LAYER met5 = 973 um
total number of vias = 6945
up-via summary (total 6945):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     386
           met4      58
-----------------------
                   6945


start 55th optimization iteration ...
    completing 10% with 41 violations
    elapsed time = 00:00:00, memory = 234.70 (MB)
    completing 20% with 41 violations
    elapsed time = 00:00:07, memory = 234.70 (MB)
    completing 30% with 41 violations
    elapsed time = 00:00:09, memory = 234.70 (MB)
    completing 40% with 41 violations
    elapsed time = 00:00:16, memory = 234.70 (MB)
    completing 50% with 41 violations
    elapsed time = 00:00:17, memory = 234.70 (MB)
    completing 60% with 41 violations
    elapsed time = 00:00:17, memory = 234.70 (MB)
    completing 70% with 41 violations
    elapsed time = 00:00:17, memory = 234.70 (MB)
    completing 80% with 41 violations
    elapsed time = 00:00:17, memory = 234.70 (MB)
    completing 90% with 41 violations
    elapsed time = 00:00:17, memory = 234.70 (MB)
    completing 100% with 41 violations
    elapsed time = 00:00:17, memory = 234.70 (MB)
  number of violations = 41
cpu time = 00:01:05, elapsed time = 00:00:18, memory = 234.70 (MB), peak = 513.91 (MB)
total wire length = 1407986 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933796 um
total wire length on LAYER met3 = 63970 um
total wire length on LAYER met4 = 21777 um
total wire length on LAYER met5 = 969 um
total number of vias = 6945
up-via summary (total 6945):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     386
           met4      58
-----------------------
                   6945


start 56th optimization iteration ...
    completing 10% with 41 violations
    elapsed time = 00:00:00, memory = 234.70 (MB)
    completing 20% with 41 violations
    elapsed time = 00:00:07, memory = 234.70 (MB)
    completing 30% with 41 violations
    elapsed time = 00:00:08, memory = 234.88 (MB)
    completing 40% with 41 violations
    elapsed time = 00:00:15, memory = 234.88 (MB)
    completing 50% with 41 violations
    elapsed time = 00:00:17, memory = 234.88 (MB)
    completing 60% with 41 violations
    elapsed time = 00:00:17, memory = 234.88 (MB)
    completing 70% with 41 violations
    elapsed time = 00:00:17, memory = 234.88 (MB)
    completing 80% with 41 violations
    elapsed time = 00:00:17, memory = 234.88 (MB)
    completing 90% with 41 violations
    elapsed time = 00:00:17, memory = 234.88 (MB)
    completing 100% with 41 violations
    elapsed time = 00:00:17, memory = 234.88 (MB)
  number of violations = 41
cpu time = 00:01:03, elapsed time = 00:00:17, memory = 234.88 (MB), peak = 513.91 (MB)
total wire length = 1407986 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933796 um
total wire length on LAYER met3 = 63970 um
total wire length on LAYER met4 = 21777 um
total wire length on LAYER met5 = 969 um
total number of vias = 6945
up-via summary (total 6945):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     386
           met4      58
-----------------------
                   6945


start 57th optimization iteration ...
    completing 10% with 41 violations
    elapsed time = 00:00:00, memory = 234.88 (MB)
    completing 20% with 48 violations
    elapsed time = 00:00:00, memory = 234.88 (MB)
    completing 30% with 48 violations
    elapsed time = 00:00:00, memory = 234.88 (MB)
    completing 40% with 48 violations
    elapsed time = 00:00:00, memory = 234.88 (MB)
    completing 50% with 48 violations
    elapsed time = 00:00:00, memory = 234.88 (MB)
    completing 60% with 48 violations
    elapsed time = 00:00:00, memory = 234.88 (MB)
    completing 70% with 48 violations
    elapsed time = 00:00:00, memory = 234.88 (MB)
    completing 80% with 48 violations
    elapsed time = 00:00:00, memory = 234.88 (MB)
    completing 90% with 48 violations
    elapsed time = 00:00:00, memory = 234.88 (MB)
    completing 100% with 48 violations
    elapsed time = 00:00:00, memory = 234.88 (MB)
  number of violations = 48
cpu time = 00:00:02, elapsed time = 00:00:00, memory = 234.88 (MB), peak = 513.91 (MB)
total wire length = 1407998 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933797 um
total wire length on LAYER met3 = 63968 um
total wire length on LAYER met4 = 21798 um
total wire length on LAYER met5 = 962 um
total number of vias = 6943
up-via summary (total 6943):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     384
           met4      58
-----------------------
                   6943


start 58th optimization iteration ...
    completing 10% with 48 violations
    elapsed time = 00:00:00, memory = 234.88 (MB)
    completing 20% with 48 violations
    elapsed time = 00:00:00, memory = 234.88 (MB)
    completing 30% with 48 violations
    elapsed time = 00:00:00, memory = 234.88 (MB)
    completing 40% with 48 violations
    elapsed time = 00:00:00, memory = 234.88 (MB)
    completing 50% with 48 violations
    elapsed time = 00:00:00, memory = 234.88 (MB)
    completing 60% with 48 violations
    elapsed time = 00:00:00, memory = 234.88 (MB)
    completing 70% with 48 violations
    elapsed time = 00:00:17, memory = 234.88 (MB)
    completing 80% with 48 violations
    elapsed time = 00:00:22, memory = 234.88 (MB)
    completing 90% with 48 violations
    elapsed time = 00:00:42, memory = 234.88 (MB)
    completing 100% with 48 violations
    elapsed time = 00:00:45, memory = 234.88 (MB)
  number of violations = 48
cpu time = 00:02:47, elapsed time = 00:00:45, memory = 234.88 (MB), peak = 513.91 (MB)
total wire length = 1407998 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933797 um
total wire length on LAYER met3 = 63968 um
total wire length on LAYER met4 = 21798 um
total wire length on LAYER met5 = 962 um
total number of vias = 6943
up-via summary (total 6943):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     384
           met4      58
-----------------------
                   6943


start 59th optimization iteration ...
    completing 10% with 48 violations
    elapsed time = 00:00:00, memory = 234.88 (MB)
    completing 20% with 48 violations
    elapsed time = 00:00:00, memory = 234.88 (MB)
    completing 30% with 48 violations
    elapsed time = 00:00:00, memory = 234.88 (MB)
    completing 40% with 48 violations
    elapsed time = 00:00:00, memory = 234.88 (MB)
    completing 50% with 46 violations
    elapsed time = 00:00:00, memory = 234.89 (MB)
    completing 60% with 46 violations
    elapsed time = 00:00:00, memory = 234.89 (MB)
    completing 70% with 46 violations
    elapsed time = 00:00:19, memory = 234.89 (MB)
    completing 80% with 45 violations
    elapsed time = 00:00:22, memory = 234.89 (MB)
    completing 90% with 45 violations
    elapsed time = 00:00:42, memory = 234.89 (MB)
    completing 100% with 45 violations
    elapsed time = 00:00:45, memory = 234.89 (MB)
  number of violations = 45
cpu time = 00:02:48, elapsed time = 00:00:45, memory = 234.89 (MB), peak = 513.91 (MB)
total wire length = 1407990 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933796 um
total wire length on LAYER met3 = 63967 um
total wire length on LAYER met4 = 21805 um
total wire length on LAYER met5 = 948 um
total number of vias = 6941
up-via summary (total 6941):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     384
           met4      56
-----------------------
                   6941


start 60th optimization iteration ...
    completing 10% with 45 violations
    elapsed time = 00:00:00, memory = 234.89 (MB)
    completing 20% with 45 violations
    elapsed time = 00:00:20, memory = 236.19 (MB)
    completing 30% with 45 violations
    elapsed time = 00:00:23, memory = 225.82 (MB)
    completing 40% with 45 violations
    elapsed time = 00:00:41, memory = 234.32 (MB)
    completing 50% with 45 violations
    elapsed time = 00:00:45, memory = 234.32 (MB)
    completing 60% with 45 violations
    elapsed time = 00:00:45, memory = 234.32 (MB)
    completing 70% with 45 violations
    elapsed time = 00:00:45, memory = 234.39 (MB)
    completing 80% with 45 violations
    elapsed time = 00:00:45, memory = 234.39 (MB)
    completing 90% with 45 violations
    elapsed time = 00:00:45, memory = 234.39 (MB)
    completing 100% with 45 violations
    elapsed time = 00:00:45, memory = 234.39 (MB)
  number of violations = 45
cpu time = 00:02:50, elapsed time = 00:00:45, memory = 234.39 (MB), peak = 513.91 (MB)
total wire length = 1407990 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933796 um
total wire length on LAYER met3 = 63967 um
total wire length on LAYER met4 = 21805 um
total wire length on LAYER met5 = 948 um
total number of vias = 6941
up-via summary (total 6941):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     384
           met4      56
-----------------------
                   6941


start 61st optimization iteration ...
    completing 10% with 45 violations
    elapsed time = 00:00:00, memory = 234.39 (MB)
    completing 20% with 45 violations
    elapsed time = 00:00:20, memory = 234.64 (MB)
    completing 30% with 45 violations
    elapsed time = 00:00:22, memory = 234.64 (MB)
    completing 40% with 45 violations
    elapsed time = 00:00:41, memory = 234.64 (MB)
    completing 50% with 45 violations
    elapsed time = 00:00:46, memory = 234.64 (MB)
    completing 60% with 45 violations
    elapsed time = 00:00:46, memory = 234.68 (MB)
    completing 70% with 45 violations
    elapsed time = 00:00:46, memory = 234.68 (MB)
    completing 80% with 45 violations
    elapsed time = 00:00:46, memory = 234.68 (MB)
    completing 90% with 45 violations
    elapsed time = 00:00:46, memory = 234.68 (MB)
    completing 100% with 45 violations
    elapsed time = 00:00:46, memory = 234.68 (MB)
  number of violations = 45
cpu time = 00:02:51, elapsed time = 00:00:46, memory = 234.68 (MB), peak = 513.91 (MB)
total wire length = 1407990 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933796 um
total wire length on LAYER met3 = 63967 um
total wire length on LAYER met4 = 21805 um
total wire length on LAYER met5 = 948 um
total number of vias = 6941
up-via summary (total 6941):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     384
           met4      56
-----------------------
                   6941


start 62nd optimization iteration ...
    completing 10% with 45 violations
    elapsed time = 00:00:00, memory = 234.68 (MB)
    completing 20% with 45 violations
    elapsed time = 00:00:19, memory = 234.68 (MB)
    completing 30% with 45 violations
    elapsed time = 00:00:22, memory = 234.68 (MB)
    completing 40% with 45 violations
    elapsed time = 00:00:40, memory = 234.94 (MB)
    completing 50% with 45 violations
    elapsed time = 00:00:45, memory = 234.94 (MB)
    completing 60% with 45 violations
    elapsed time = 00:00:45, memory = 234.94 (MB)
    completing 70% with 45 violations
    elapsed time = 00:00:45, memory = 234.94 (MB)
    completing 80% with 45 violations
    elapsed time = 00:00:45, memory = 234.94 (MB)
    completing 90% with 45 violations
    elapsed time = 00:00:45, memory = 234.94 (MB)
    completing 100% with 45 violations
    elapsed time = 00:00:45, memory = 234.94 (MB)
  number of violations = 45
cpu time = 00:02:45, elapsed time = 00:00:45, memory = 234.94 (MB), peak = 513.91 (MB)
total wire length = 1407990 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933796 um
total wire length on LAYER met3 = 63966 um
total wire length on LAYER met4 = 21805 um
total wire length on LAYER met5 = 949 um
total number of vias = 6939
up-via summary (total 6939):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     382
           met4      56
-----------------------
                   6939


start 63rd optimization iteration ...
    completing 10% with 45 violations
    elapsed time = 00:00:00, memory = 234.94 (MB)
    completing 20% with 45 violations
    elapsed time = 00:00:19, memory = 234.94 (MB)
    completing 30% with 45 violations
    elapsed time = 00:00:22, memory = 234.94 (MB)
    completing 40% with 45 violations
    elapsed time = 00:00:41, memory = 234.94 (MB)
    completing 50% with 45 violations
    elapsed time = 00:00:46, memory = 234.94 (MB)
    completing 60% with 45 violations
    elapsed time = 00:00:46, memory = 234.94 (MB)
    completing 70% with 45 violations
    elapsed time = 00:00:46, memory = 235.14 (MB)
    completing 80% with 45 violations
    elapsed time = 00:00:46, memory = 235.14 (MB)
    completing 90% with 45 violations
    elapsed time = 00:00:46, memory = 235.14 (MB)
    completing 100% with 45 violations
    elapsed time = 00:00:46, memory = 235.14 (MB)
  number of violations = 45
cpu time = 00:02:46, elapsed time = 00:00:46, memory = 235.14 (MB), peak = 513.91 (MB)
total wire length = 1407990 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933796 um
total wire length on LAYER met3 = 63966 um
total wire length on LAYER met4 = 21805 um
total wire length on LAYER met5 = 949 um
total number of vias = 6939
up-via summary (total 6939):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     382
           met4      56
-----------------------
                   6939


start 64th optimization iteration ...
    completing 10% with 45 violations
    elapsed time = 00:00:00, memory = 235.14 (MB)
    completing 20% with 45 violations
    elapsed time = 00:00:18, memory = 235.14 (MB)
    completing 30% with 45 violations
    elapsed time = 00:00:21, memory = 235.15 (MB)
    completing 40% with 45 violations
    elapsed time = 00:00:38, memory = 235.15 (MB)
    completing 50% with 45 violations
    elapsed time = 00:00:44, memory = 235.15 (MB)
    completing 60% with 45 violations
    elapsed time = 00:00:44, memory = 235.15 (MB)
    completing 70% with 45 violations
    elapsed time = 00:00:44, memory = 235.15 (MB)
    completing 80% with 45 violations
    elapsed time = 00:00:44, memory = 235.15 (MB)
    completing 90% with 45 violations
    elapsed time = 00:00:44, memory = 235.15 (MB)
    completing 100% with 45 violations
    elapsed time = 00:00:44, memory = 235.15 (MB)
  number of violations = 45
cpu time = 00:02:41, elapsed time = 00:00:44, memory = 235.15 (MB), peak = 513.91 (MB)
total wire length = 1407990 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933796 um
total wire length on LAYER met3 = 63966 um
total wire length on LAYER met4 = 21805 um
total wire length on LAYER met5 = 949 um
total number of vias = 6939
up-via summary (total 6939):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     382
           met4      56
-----------------------
                   6939


complete detail routing
total wire length = 1407990 um
total wire length on LAYER li1 = 20594 um
total wire length on LAYER met1 = 366876 um
total wire length on LAYER met2 = 933796 um
total wire length on LAYER met3 = 63966 um
total wire length on LAYER met4 = 21805 um
total wire length on LAYER met5 = 949 um
total number of vias = 6939
up-via summary (total 6939):

-----------------------
 FR_MASTERSLICE       0
            li1    1272
           met1    4304
           met2     925
           met3     382
           met4      56
-----------------------
                   6939

cpu time = 00:36:58, elapsed time = 00:10:05, memory = 235.15 (MB), peak = 513.91 (MB)

post processing ...

Runtime taken (hrt): 607.612
[36m[INFO]: Changing layout from /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/routing/fastroute.def to /project/openlane/user_project_wrapper/runs/user_project_wrapper/results/routing/user_project_wrapper.def[37m
[36m[INFO]: Running Magic to generate various views...[37m
[36m[INFO]: Streaming out GDS II...[37m

Magic 8.3 revision 92 - Compiled on Sat Dec  5 17:44:54 UTC 2020.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130: scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/openLANE_flow/scripts/magic/mag_lef_gds.tcl" from command line.
Reading LEF data from file /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef.
This action cannot be undone.
LEF read, Line 77 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 78 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 111 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 112 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 118 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 119 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 120 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 159 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 160 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 162 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 163 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 164 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 200 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 201 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 203 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 204 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 205 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 241 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 242 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 244 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 245 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 246 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 282 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 283 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read: Processed 789 lines.
Reading LEF data from file /project/openlane/user_project_wrapper/../../lef/user_proj_example.lef.
This action cannot be undone.
LEF read: Processed 4872 lines.
Reading DEF data from file /project/openlane/user_project_wrapper/runs/user_project_wrapper/results/routing/user_project_wrapper.def.
This action cannot be undone.
  Processed 3 vias total.
  Processed 1 subcell instances total.
  Processed 644 pins total.
  Processed 8 special nets total.
  Processed 636 nets total.
DEF read: Processed 26851 lines.
Root cell box:
           width x height  (   llx,  lly  ), (   urx,  ury  )  area (units^2)

microns:  2920.00 x 3520.00  (  0.00,  0.00 ), ( 2920.00,  3520.00)  10278400.00
lambda:   292000.00 x 352000.00  (  0.00,  0.00 ), ( 292000.00,  352000.00)  102784000000.00
internal: 584000 x 704000  (     0,  0    ), ( 584000,  704000)  411136000000
[INFO]: Writing non-abstract (full) LEF
Generating LEF output /project/openlane/user_project_wrapper/runs/user_project_wrapper/results/magic/user_project_wrapper.lef for cell user_project_wrapper:
Diagnostic:  Write LEF header for cell user_project_wrapper
Diagnostic:  Writing LEF output for cell user_project_wrapper
Diagnostic:  Scale value is 0.005000
[INFO]: LEF Write Complete
Warning: Calma reading is not undoable!  I hope that's OK.
Library written using GDS-II Release 3.0
Library name: user_proj_example
Reading "sky130_fd_sc_hd__decap_12".
Reading "sky130_fd_sc_hd__decap_3".
Reading "sky130_fd_sc_hd__decap_8".
Reading "sky130_fd_sc_hd__nand2_2".
Reading "sky130_fd_sc_hd__decap_4".
Reading "sky130_fd_sc_hd__tapvpwrvgnd_1".
Reading "sky130_fd_sc_hd__decap_6".
Reading "sky130_fd_sc_hd__nor2_2".
Reading "sky130_fd_sc_hd__fill_1".
Reading "sky130_fd_sc_hd__inv_8".
Reading "sky130_fd_sc_hd__fill_2".
Reading "sky130_fd_sc_hd__or2_2".
Reading "sky130_fd_sc_hd__or4_2".
Reading "sky130_fd_sc_hd__or3_2".
Reading "sky130_fd_sc_hd__diode_2".
Reading "sky130_fd_sc_hd__buf_1".
Reading "sky130_fd_sc_hd__conb_1".
Reading "sky130_fd_sc_hd__dfxtp_4".
Reading "sky130_fd_sc_hd__and4_2".
Reading "sky130_fd_sc_hd__nor3_2".
Reading "sky130_fd_sc_hd__and2_2".
Reading "sky130_fd_sc_hd__nand2_4".
Reading "sky130_fd_sc_hd__and3_2".
Reading "sky130_fd_sc_hd__xor2_2".
Reading "sky130_fd_sc_hd__clkbuf_16".
Reading "sky130_fd_sc_hd__clkbuf_1".
Reading "sky130_fd_sc_hd__nor4_2".
Reading "sky130_fd_sc_hd__nor3_4".
Reading "sky130_fd_sc_hd__o21a_4".
Reading "sky130_fd_sc_hd__a21o_4".
Reading "sky130_fd_sc_hd__xnor2_2".
Reading "sky130_fd_sc_hd__o22a_4".
Reading "sky130_fd_sc_hd__a211o_4".
Reading "sky130_fd_sc_hd__nand3_2".
Reading "sky130_fd_sc_hd__o32a_4".
Reading "sky130_fd_sc_hd__buf_2".
Reading "sky130_fd_sc_hd__a21oi_4".
Reading "sky130_fd_sc_hd__dfrtp_4".
Reading "sky130_fd_sc_hd__dfstp_4".
Reading "sky130_fd_sc_hd__a32oi_4".
Reading "user_proj_example".
Warning:  cell user_proj_example already existed before reading GDS!
    100 uses
    200 uses
    300 uses
    400 uses
    500 uses
    600 uses
    700 uses
    800 uses
    900 uses
    1000 uses
    1100 uses
    1200 uses
    1300 uses
    1400 uses
    1500 uses
    1600 uses
    1700 uses
    1800 uses
    1900 uses
    2000 uses
    2100 uses
    2200 uses
    2300 uses
    2400 uses
    2500 uses
    2600 uses
    2700 uses
    2800 uses
    2900 uses
    3000 uses
    3100 uses
    3200 uses
    3300 uses
    3400 uses
    3500 uses
    3600 uses
    3700 uses
    3800 uses
    3900 uses
    4000 uses
    4100 uses
    4200 uses
    4300 uses
    4400 uses
    4500 uses
    4600 uses
    4700 uses
    4800 uses
    4900 uses
    5000 uses
    5100 uses
    5200 uses
    5300 uses
    5400 uses
    5500 uses
    5600 uses
    5700 uses
    5800 uses
    5900 uses
    6000 uses
    6100 uses
    6200 uses
    6300 uses
    6400 uses
    6500 uses
    6600 uses
    6700 uses
    6800 uses
    6900 uses
    7000 uses
    7100 uses
    7200 uses
    7300 uses
    7400 uses
    7500 uses
    7600 uses
    7700 uses
    7800 uses
    7900 uses
    8000 uses
    8100 uses
    8200 uses
    8300 uses
    8400 uses
    8500 uses
    8600 uses
    8700 uses
    8800 uses
    8900 uses
    9000 uses
    9100 uses
    9200 uses
    9300 uses
    9400 uses
    9500 uses
    9600 uses
    9700 uses
    9800 uses
    9900 uses
    10000 uses
    10100 uses
    10200 uses
    10300 uses
    10400 uses
    10500 uses
    10600 uses
    10700 uses
    10800 uses
    10900 uses
    11000 uses
    11100 uses
    11200 uses
    11300 uses
    11400 uses
    11500 uses
    11600 uses
    11700 uses
    11800 uses
    11900 uses
    12000 uses
    12100 uses
    12200 uses
    12300 uses
    12400 uses
    12500 uses
    12600 uses
    12700 uses
    12800 uses
    12900 uses
    13000 uses
    13100 uses
    13200 uses
    13300 uses
    13400 uses
    13500 uses
    13600 uses
    13700 uses
    13800 uses
    13900 uses
    14000 uses
    14100 uses
    14200 uses
    14300 uses
    14400 uses
    14500 uses
    14600 uses
    14700 uses
    14800 uses
    14900 uses
    15000 uses
    15100 uses
    15200 uses
    15300 uses
    15400 uses
    15500 uses
    15600 uses
    15700 uses
    15800 uses
    15900 uses
    16000 uses
    16100 uses
    16200 uses
    16300 uses
    16400 uses
    16500 uses
    16600 uses
    16700 uses
    16800 uses
    16900 uses
    17000 uses
    17100 uses
    17200 uses
    17300 uses
    17400 uses
    17500 uses
    17600 uses
    17700 uses
    17800 uses
    17900 uses
    18000 uses
    18100 uses
    18200 uses
    18300 uses
    18400 uses
    18500 uses
    18600 uses
    18700 uses
    18800 uses
    18900 uses
    19000 uses
    19100 uses
    19200 uses
    19300 uses
    19400 uses
    19500 uses
    19600 uses
    19700 uses
    19800 uses
    19900 uses
    20000 uses
    20100 uses
    20200 uses
    20300 uses
    20400 uses
    20500 uses
    20600 uses
    20700 uses
    20800 uses
    20900 uses
    21000 uses
    21100 uses
    21200 uses
    21300 uses
    21400 uses
    21500 uses
    21600 uses
    21700 uses
    21800 uses
    21900 uses
    22000 uses
    22100 uses
    22200 uses
    22300 uses
    22400 uses
    22500 uses
    22600 uses
    22700 uses
    22800 uses
    22900 uses
    23000 uses
    23100 uses
    23200 uses
    23300 uses
    23400 uses
    23500 uses
    23600 uses
    23700 uses
    23800 uses
    23900 uses
    24000 uses
    24100 uses
    24200 uses
    24300 uses
    24400 uses
    24500 uses
    24600 uses
    24700 uses
    24800 uses
    24900 uses
    25000 uses
    25100 uses
    25200 uses
    25300 uses
    25400 uses
    25500 uses
    25600 uses
    25700 uses
    25800 uses
    25900 uses
    26000 uses
    26100 uses
    26200 uses
    26300 uses
    26400 uses
    26500 uses
    26600 uses
    26700 uses
    26800 uses
    26900 uses
    27000 uses
    27100 uses
    27200 uses
    27300 uses
    27400 uses
    27500 uses
    27600 uses
    27700 uses
    27800 uses
    27900 uses
    28000 uses
    28100 uses
    28200 uses
    28300 uses
    28400 uses
    28500 uses
    28600 uses
    28700 uses
    28800 uses
    28900 uses
    29000 uses
    29100 uses
    29200 uses
    29300 uses
    29400 uses
    29500 uses
    29600 uses
    29700 uses
    29800 uses
    29900 uses
    30000 uses
    30100 uses
    30200 uses
    30300 uses
    30400 uses
    30500 uses
    30600 uses
    30700 uses
    30800 uses
    30900 uses
    31000 uses
    31100 uses
    31200 uses
    31300 uses
    31400 uses
    31500 uses
    31600 uses
    31700 uses
    31800 uses
    31900 uses
    32000 uses
    32100 uses
    32200 uses
    32300 uses
    32400 uses
    32500 uses
    32600 uses
    32700 uses
    32800 uses
    32900 uses
    33000 uses
    33100 uses
    33200 uses
    33300 uses
    33400 uses
    33500 uses
    33600 uses
    33700 uses
    33800 uses
    33900 uses
    34000 uses
    34100 uses
    34200 uses
    34300 uses
    34400 uses
    34500 uses
    34600 uses
    34700 uses
    34800 uses
    34900 uses
    35000 uses
    35100 uses
    35200 uses
    35300 uses
    35400 uses
    35500 uses
    35600 uses
    35700 uses
    35800 uses
    35900 uses
    36000 uses
    36100 uses
    36200 uses
    36300 uses
    36400 uses
    36500 uses
    36600 uses
    36700 uses
    36800 uses
    36900 uses
    37000 uses
    37100 uses
    37200 uses
    37300 uses
    37400 uses
    37500 uses
    37600 uses
    37700 uses
    37800 uses
    37900 uses
    38000 uses
    38100 uses
    38200 uses
    38300 uses
    38400 uses
    38500 uses
    38600 uses
    38700 uses
    38800 uses
    38900 uses
    39000 uses
    39100 uses
    39200 uses
    39300 uses
    39400 uses
    39500 uses
    39600 uses
    39700 uses
    39800 uses
    39900 uses
    40000 uses
    40100 uses
    40200 uses
    40300 uses
    40400 uses
    40500 uses
    40600 uses
    40700 uses
    40800 uses
    40900 uses
    41000 uses
    41100 uses
    41200 uses
    41300 uses
    41400 uses
    41500 uses
    41600 uses
    41700 uses
    41800 uses
    41900 uses
    42000 uses
    42100 uses
    42200 uses
    42300 uses
    42400 uses
    42500 uses
    42600 uses
    42700 uses
    42800 uses
    42900 uses
    43000 uses
    43100 uses
    43200 uses
    43300 uses
    43400 uses
    43500 uses
    43600 uses
    43700 uses
    43800 uses
    43900 uses
    44000 uses
    44100 uses
    44200 uses
    44300 uses
    44400 uses
    44500 uses
    44600 uses
    44700 uses
    44800 uses
    44900 uses
    45000 uses
    45100 uses
    45200 uses
    45300 uses
    45400 uses
    45500 uses
    45600 uses
    45700 uses
    45800 uses
    45900 uses
    46000 uses
    46100 uses
    46200 uses
    46300 uses
    46400 uses
    46500 uses
    46600 uses
    46700 uses
    46800 uses
    46900 uses
    47000 uses
    47100 uses
    47200 uses
    47300 uses
    47400 uses
    47500 uses
    47600 uses
    47700 uses
    47800 uses
    47900 uses
    48000 uses
    48100 uses
    48200 uses
    48300 uses
    48400 uses
    48500 uses
    48600 uses
    48700 uses
    48800 uses
    48900 uses
    49000 uses
    49100 uses
    49200 uses
    49300 uses
    49400 uses
    49500 uses
    49600 uses
    49700 uses
    49800 uses
    49900 uses
    50000 uses
    50100 uses
    50200 uses
    50300 uses
    50400 uses
    50500 uses
    50600 uses
    50700 uses
    50800 uses
    50900 uses
    51000 uses
    51100 uses
    51200 uses
    51300 uses
    51400 uses
    51500 uses
    51600 uses
    51700 uses
    51800 uses
    51900 uses
    52000 uses
    52100 uses
    52200 uses
    52300 uses
    52400 uses
    52500 uses
    52600 uses
    52700 uses
    52800 uses
    52900 uses
    53000 uses
    53100 uses
    53200 uses
    53300 uses
    53400 uses
    53500 uses
    53600 uses
    53700 uses
    53800 uses
    53900 uses
    54000 uses
    54100 uses
    54200 uses
    54300 uses
    54400 uses
    54500 uses
    54600 uses
    54700 uses
    54800 uses
    54900 uses
    55000 uses
    55100 uses
    55200 uses
    55300 uses
    55400 uses
    55500 uses
    55600 uses
    55700 uses
    55800 uses
    55900 uses
    56000 uses
    56100 uses
    56200 uses
    56300 uses
    56400 uses
    56500 uses
    56600 uses
    56700 uses
    56800 uses
    56900 uses
    57000 uses
    57100 uses
    57200 uses
    57300 uses
    57400 uses
    57500 uses
    57600 uses
    57700 uses
    57800 uses
    57900 uses
    58000 uses
    58100 uses
    58200 uses
    58300 uses
    58400 uses
    58500 uses
    58600 uses
    58700 uses
    58800 uses
    58900 uses
    59000 uses
    59100 uses
    59200 uses
    59300 uses
    59400 uses
    59500 uses
    59600 uses
    59700 uses
    59800 uses
    59900 uses
    60000 uses
    60100 uses
    60200 uses
    60300 uses
    60400 uses
    60500 uses
    60600 uses
    60700 uses
    60800 uses
    60900 uses
    61000 uses
    61100 uses
    61200 uses
    61300 uses
    61400 uses
    61500 uses
    61600 uses
    61700 uses
    61800 uses
    61900 uses
    62000 uses
    62100 uses
    62200 uses
    62300 uses
    62400 uses
    62500 uses
    62600 uses
    62700 uses
    62800 uses
    62900 uses
    63000 uses
    63100 uses
    63200 uses
    63300 uses
    63400 uses
    63500 uses
    63600 uses
    63700 uses
    63800 uses
    63900 uses
    64000 uses
    64100 uses
    64200 uses
    64300 uses
    64400 uses
    64500 uses
    64600 uses
    64700 uses
    64800 uses
    64900 uses
    65000 uses
    65100 uses
    65200 uses
    65300 uses
    65400 uses
    65500 uses
    65600 uses
    65700 uses
    65800 uses
    65900 uses
    66000 uses
    66100 uses
    66200 uses
    66300 uses
    66400 uses
    66500 uses
    66600 uses
    66700 uses
    66800 uses
    66900 uses
    67000 uses
    67100 uses
    67200 uses
    67300 uses
    67400 uses
    67500 uses
    67600 uses
    67700 uses
    67800 uses
    67900 uses
    68000 uses
    68100 uses
    68200 uses
    68300 uses
    68400 uses
    68500 uses
    68600 uses
    68700 uses
    68800 uses
    68900 uses
    69000 uses
    69100 uses
    69200 uses
    69300 uses
    69400 uses
    69500 uses
    69600 uses
    69700 uses
    69800 uses
    69900 uses
    70000 uses
    70100 uses
    70200 uses
    70300 uses
    70400 uses
    70500 uses
    70600 uses
    70700 uses
    70800 uses
    70900 uses
    71000 uses
    71100 uses
    71200 uses
    71300 uses
    71400 uses
    71500 uses
    71600 uses
    71700 uses
    71800 uses
    71900 uses
    72000 uses
    72100 uses
    72200 uses
    72300 uses
    72400 uses
    72500 uses
    72600 uses
    72700 uses
    72800 uses
    72900 uses
    73000 uses
    73100 uses
    73200 uses
    73300 uses
    73400 uses
    73500 uses
    73600 uses
    73700 uses
    73800 uses
    73900 uses
    74000 uses
    74100 uses
    74200 uses
    74300 uses
    74400 uses
    74500 uses
    74600 uses
    74700 uses
    74800 uses
    74900 uses
    75000 uses
    75100 uses
    75200 uses
    75300 uses
    75400 uses
    75500 uses
    75600 uses
    75700 uses
    75800 uses
    75900 uses
    76000 uses
    76100 uses
    76200 uses
    76300 uses
    76400 uses
    76500 uses
    76600 uses
    76700 uses
    76800 uses
    76900 uses
    77000 uses
    77100 uses
    77200 uses
    77300 uses
    77400 uses
    77500 uses
    77600 uses
    77700 uses
    77800 uses
    77900 uses
    78000 uses
    78100 uses
    78200 uses
    78300 uses
    78400 uses
    78500 uses
    78600 uses
    78700 uses
    78800 uses
    78900 uses
    79000 uses
    79100 uses
    79200 uses
    79300 uses
    79400 uses
    79500 uses
    79600 uses
    79700 uses
    79800 uses
    79900 uses
    80000 uses
    80100 uses
    80200 uses
    80300 uses
    80400 uses
    80500 uses
    80600 uses
    80700 uses
    80800 uses
    80900 uses
    81000 uses
    81100 uses
    81200 uses
    81300 uses
    81400 uses
    81500 uses
    81600 uses
    81700 uses
    81800 uses
    81900 uses
    82000 uses
    82100 uses
    82200 uses
    82300 uses
    82400 uses
    82500 uses
    82600 uses
    82700 uses
    82800 uses
    82900 uses
    83000 uses
    83100 uses
    83200 uses
    83300 uses
    83400 uses
    83500 uses
    83600 uses
    83700 uses
    83800 uses
    83900 uses
    84000 uses
    84100 uses
    84200 uses
    84300 uses
    84400 uses
    84500 uses
    84600 uses
    84700 uses
    84800 uses
    84900 uses
    85000 uses
    85100 uses
    85200 uses
    85300 uses
    85400 uses
    85500 uses
    85600 uses
    85700 uses
    85800 uses
    85900 uses
    86000 uses
    86100 uses
    86200 uses
    86300 uses
    86400 uses
    86500 uses
    86600 uses
    86700 uses
    86800 uses
    86900 uses
    87000 uses
    87100 uses
    87200 uses
    87300 uses
    87400 uses
    87500 uses
    87600 uses
    87700 uses
    87800 uses
    87900 uses
    88000 uses
    88100 uses
    88200 uses
    88300 uses
    88400 uses
    88500 uses
    88600 uses
    88700 uses
    88800 uses
    88900 uses
    89000 uses
    89100 uses
    89200 uses
    89300 uses
    89400 uses
    89500 uses
    89600 uses
    89700 uses
    89800 uses
    89900 uses
    90000 uses
    90100 uses
    90200 uses
    90300 uses
    90400 uses
    90500 uses
    90600 uses
    90700 uses
    90800 uses
    90900 uses
    91000 uses
    91100 uses
    91200 uses
    91300 uses
    91400 uses
    91500 uses
    91600 uses
    91700 uses
    91800 uses
    91900 uses
    92000 uses
    92100 uses
    92200 uses
    92300 uses
    92400 uses
    92500 uses
    92600 uses
    92700 uses
    92800 uses
    92900 uses
    93000 uses
    93100 uses
    93200 uses
    93300 uses
    93400 uses
    93500 uses
    93600 uses
    93700 uses
    93800 uses
    93900 uses
    94000 uses
    94100 uses
    94200 uses
    94300 uses
    94400 uses
    94500 uses
    94600 uses
    94700 uses
    94800 uses
    94900 uses
    95000 uses
    95100 uses
    95200 uses
    95300 uses
    95400 uses
    95500 uses
    95600 uses
    95700 uses
    95800 uses
    95900 uses
    96000 uses
    96100 uses
    96200 uses
    96300 uses
    96400 uses
    96500 uses
    96600 uses
    96700 uses
    96800 uses
    96900 uses
    97000 uses
    97100 uses
    97200 uses
    97300 uses
    97400 uses
    97500 uses
    97600 uses
    97700 uses
    97800 uses
    97900 uses
    98000 uses
    98100 uses
    98200 uses
    98300 uses
    98400 uses
    98500 uses
    98600 uses
    98700 uses
    98800 uses
    98900 uses
    99000 uses
    99100 uses
    99200 uses
    99300 uses
    99400 uses
    99500 uses
    99600 uses
    99700 uses
    99800 uses
    99900 uses
    100000 uses
    100100 uses
    100200 uses
    100300 uses
    100400 uses
    100500 uses
    100600 uses
    100700 uses
    100800 uses
    100900 uses
    101000 uses
    101100 uses
    101200 uses
    101300 uses
    101400 uses
    101500 uses
    101600 uses
    101700 uses
    101800 uses
    101900 uses
    102000 uses
    102100 uses
    102200 uses
    102300 uses
    102400 uses
    102500 uses
    102600 uses
    102700 uses
    102800 uses
    102900 uses
    103000 uses
    103100 uses
    103200 uses
    103300 uses
    103400 uses
    103500 uses
    103600 uses
    103700 uses
    103800 uses
    103900 uses
    104000 uses
    104100 uses
    104200 uses
    104300 uses
    104400 uses
    104500 uses
    104600 uses
    104700 uses
    104800 uses
    104900 uses
    105000 uses
    105100 uses
    105200 uses
    105300 uses
    105400 uses
    105500 uses
    105600 uses
    105700 uses
    105800 uses
    105900 uses
    106000 uses
    106100 uses
    106200 uses
    106300 uses
    106400 uses
    106500 uses
    106600 uses
    106700 uses
    106800 uses
    106900 uses
    107000 uses
    107100 uses
    107200 uses
    107300 uses
    107400 uses
    107500 uses
    107600 uses
    107700 uses
    107800 uses
    107900 uses
    108000 uses
    108100 uses
    108200 uses
    108300 uses
    108400 uses
    108500 uses
    108600 uses
    108700 uses
    108800 uses
    108900 uses
    109000 uses
    109100 uses
    109200 uses
    109300 uses
    109400 uses
    109500 uses
    109600 uses
    109700 uses
    109800 uses
    109900 uses
    110000 uses
    110100 uses
    110200 uses
    110300 uses
    110400 uses
    110500 uses
    110600 uses
    110700 uses
    110800 uses
    110900 uses
    111000 uses
    111100 uses
    111200 uses
    111300 uses
    111400 uses
    111500 uses
    111600 uses
    111700 uses
    111800 uses
    111900 uses
    112000 uses
    112100 uses
    112200 uses
    112300 uses
    112400 uses
    112500 uses
    112600 uses
    112700 uses
    112800 uses
    112900 uses
    113000 uses
    113100 uses
    113200 uses
    113300 uses
    113400 uses
    113500 uses
    113600 uses
    113700 uses
    113800 uses
    113900 uses
    114000 uses
    114100 uses
    114200 uses
    114300 uses
    114400 uses
    114500 uses
    114600 uses
    114700 uses
    114800 uses
    114900 uses
    115000 uses
    115100 uses
    115200 uses
    115300 uses
    115400 uses
    115500 uses
    115600 uses
    115700 uses
    115800 uses
    115900 uses
    116000 uses
    116100 uses
    116200 uses
    116300 uses
    116400 uses
    116500 uses
    116600 uses
    116700 uses
    116800 uses
    116900 uses
    117000 uses
    117100 uses
    117200 uses
    117300 uses
    117400 uses
    117500 uses
    117600 uses
    117700 uses
    117800 uses
    117900 uses
    118000 uses
    118100 uses
    118200 uses
    118300 uses
    118400 uses
    118500 uses
    118600 uses
    118700 uses
    118800 uses
    118900 uses
    119000 uses
    119100 uses
    119200 uses
    119300 uses
    119400 uses
    119500 uses
    119600 uses
    119700 uses
    119800 uses
    119900 uses
    120000 uses
    120100 uses
    120200 uses
    120300 uses
    120400 uses
    120500 uses
    120600 uses
    120700 uses
    120800 uses
    120900 uses
    121000 uses
    121100 uses
    121200 uses
    121300 uses
    121400 uses
    121500 uses
    121600 uses
    121700 uses
    121800 uses
    121900 uses
    122000 uses
    122100 uses
    122200 uses
    122300 uses
    122400 uses
    122500 uses
    122600 uses
    122700 uses
    122800 uses
    122900 uses
    123000 uses
    123100 uses
    123200 uses
    123300 uses
    123400 uses
    123500 uses
    123600 uses
    123700 uses
    123800 uses
    123900 uses
    124000 uses
    124100 uses
    124200 uses
    124300 uses
    124400 uses
    124500 uses
    124600 uses
    124700 uses
    124800 uses
    124900 uses
    125000 uses
    125100 uses
    125200 uses
    125300 uses
    125400 uses
    125500 uses
    125600 uses
    125700 uses
    125800 uses
    125900 uses
    126000 uses
    126100 uses
    126200 uses
    126300 uses
    126400 uses
    126500 uses
    126600 uses
    126700 uses
    126800 uses
    126900 uses
    127000 uses
    127100 uses
    127200 uses
    127300 uses
    127400 uses
    127500 uses
    127600 uses
    127700 uses
    127800 uses
    127900 uses
    128000 uses
    128100 uses
    128200 uses
    128300 uses
    128400 uses
    128500 uses
    128600 uses
    128700 uses
    128800 uses
    128900 uses
    129000 uses
    129100 uses
    129200 uses
    129300 uses
    129400 uses
    129500 uses
    129600 uses
    129700 uses
    129800 uses
    129900 uses
    130000 uses
    130100 uses
    130200 uses
    130300 uses
    130400 uses
    130500 uses
    130600 uses
    130700 uses
    130800 uses
    130900 uses
    131000 uses
    131100 uses
    131200 uses
    131300 uses
    131400 uses
    131500 uses
    131600 uses
    131700 uses
    131800 uses
    131900 uses
    132000 uses
    132100 uses
    132200 uses
    132300 uses
    132400 uses
    132500 uses
    132600 uses
    132700 uses
    132800 uses
    132900 uses
    133000 uses
    133100 uses
    133200 uses
    133300 uses
    133400 uses
    133500 uses
    133600 uses
    133700 uses
    133800 uses
    133900 uses
    134000 uses
    134100 uses
    134200 uses
    134300 uses
    134400 uses
    134500 uses
    134600 uses
    134700 uses
    134800 uses
    134900 uses
    135000 uses
    135100 uses
    135200 uses
    135300 uses
    135400 uses
    135500 uses
    135600 uses
    135700 uses
    135800 uses
    135900 uses
    136000 uses
    136100 uses
    136200 uses
    136300 uses
    136400 uses
    136500 uses
    136600 uses
    136700 uses
    136800 uses
    136900 uses
    137000 uses
    137100 uses
    137200 uses
    137300 uses
    137400 uses
    137500 uses
    137600 uses
    137700 uses
    137800 uses
    137900 uses
    138000 uses
    138100 uses
    138200 uses
    138300 uses
    138400 uses
    138500 uses
    138600 uses
    138700 uses
    138800 uses
    138900 uses
    139000 uses
    139100 uses
    139200 uses
    139300 uses
    139400 uses
    139500 uses
    139600 uses
    139700 uses
    139800 uses
    139900 uses
    140000 uses
    140100 uses
    140200 uses
    140300 uses
    140400 uses
    140500 uses
    140600 uses
    140700 uses
    140800 uses
    140900 uses
    141000 uses
    141100 uses
    141200 uses
    141300 uses
    141400 uses
    141500 uses
    141600 uses
    141700 uses
    141800 uses
    141900 uses
    142000 uses
    142100 uses
    142200 uses
    142300 uses
    142400 uses
    142500 uses
    142600 uses
    142700 uses
    142800 uses
    142900 uses
    143000 uses
    143100 uses
    143200 uses
    143300 uses
    143400 uses
    143500 uses
    143600 uses
    143700 uses
    143800 uses
    143900 uses
    144000 uses
    144100 uses
    144200 uses
    144300 uses
    144400 uses
    144500 uses
    144600 uses
    144700 uses
    144800 uses
    144900 uses
    145000 uses
    145100 uses
    145200 uses
    145300 uses
    145400 uses
    145500 uses
    145600 uses
    145700 uses
    145800 uses
    145900 uses
    146000 uses
    146100 uses
    146200 uses
    146300 uses
    146400 uses
    146500 uses
    146600 uses
    146700 uses
    146800 uses
    146900 uses
    147000 uses
    147100 uses
    147200 uses
    147300 uses
    147400 uses
    147500 uses
    147600 uses
    147700 uses
    147800 uses
    147900 uses
    148000 uses
    148100 uses
    148200 uses
    148300 uses
    148400 uses
    148500 uses
    148600 uses
    148700 uses
    148800 uses
    148900 uses
    149000 uses
    149100 uses
    149200 uses
    149300 uses
    149400 uses
    149500 uses
    149600 uses
    149700 uses
    149800 uses
    149900 uses
    150000 uses
    150100 uses
    150200 uses
    150300 uses
    150400 uses
    150500 uses
    150600 uses
    150700 uses
    150800 uses
    150900 uses
    151000 uses
    151100 uses
    151200 uses
    151300 uses
    151400 uses
    151500 uses
    151600 uses
    151700 uses
    151800 uses
    151900 uses
    152000 uses
    152100 uses
    152200 uses
    152300 uses
    152400 uses
    152500 uses
    152600 uses
    152700 uses
    152800 uses
    152900 uses
    153000 uses
    153100 uses
    153200 uses
    153300 uses
    153400 uses
    153500 uses
    153600 uses
    153700 uses
    153800 uses
    153900 uses
    154000 uses
    154100 uses
    154200 uses
    154300 uses
    154400 uses
    154500 uses
    154600 uses
    154700 uses
    154800 uses
    154900 uses
    155000 uses
    155100 uses
    155200 uses
    155300 uses
    155400 uses
    155500 uses
    155600 uses
    155700 uses
    155800 uses
    155900 uses
    156000 uses
    156100 uses
    156200 uses
    156300 uses
    156400 uses
    156500 uses
    156600 uses
    156700 uses
    156800 uses
    156900 uses
    157000 uses
    157100 uses
    157200 uses
    157300 uses
    157400 uses
    157500 uses
    157600 uses
    157700 uses
    157800 uses
    157900 uses
    158000 uses
    158100 uses
    158200 uses
    158300 uses
    158400 uses
    158500 uses
    158600 uses
    158700 uses
    158800 uses
    158900 uses
    159000 uses
    159100 uses
    159200 uses
    159300 uses
    159400 uses
    159500 uses
    159600 uses
    159700 uses
    159800 uses
    159900 uses
    160000 uses
    160100 uses
    160200 uses
    160300 uses
    160400 uses
    160500 uses
    160600 uses
    160700 uses
    160800 uses
    160900 uses
    161000 uses
    161100 uses
    161200 uses
    161300 uses
    161400 uses
    161500 uses
    161600 uses
    161700 uses
    161800 uses
    161900 uses
    162000 uses
    162100 uses
    162200 uses
    162300 uses
    162400 uses
    162500 uses
    162600 uses
    162700 uses
    162800 uses
    162900 uses
    163000 uses
    163100 uses
    163200 uses
    163300 uses
    163400 uses
    163500 uses
    163600 uses
    163700 uses
    163800 uses
    163900 uses
    164000 uses
    164100 uses
    164200 uses
    164300 uses
    164400 uses
    164500 uses
    164600 uses
    164700 uses
    164800 uses
    164900 uses
    165000 uses
    165100 uses
    165200 uses
    165300 uses
    165400 uses
    165500 uses
    165600 uses
    165700 uses
    165800 uses
    165900 uses
    166000 uses
    166100 uses
    166200 uses
    166300 uses
    166400 uses
    166500 uses
    166600 uses
    166700 uses
    166800 uses
    166900 uses
    167000 uses
    167100 uses
    167200 uses
    167300 uses
    167400 uses
    167500 uses
    167600 uses
    167700 uses
    167800 uses
    167900 uses
    168000 uses
    168100 uses
    168200 uses
    168300 uses
    168400 uses
    168500 uses
    168600 uses
    168700 uses
    168800 uses
    168900 uses
    169000 uses
    169100 uses
    169200 uses
    169300 uses
    169400 uses
    169500 uses
    169600 uses
    169700 uses
    169800 uses
    169900 uses
    170000 uses
    170100 uses
    170200 uses
    170300 uses
    170400 uses
    170500 uses
    170600 uses
    170700 uses
    170800 uses
    170900 uses
    171000 uses
    171100 uses
    171200 uses
    171300 uses
    171400 uses
    171500 uses
    171600 uses
    171700 uses
    171800 uses
    171900 uses
    172000 uses
    172100 uses
    172200 uses
    172300 uses
    172400 uses
    172500 uses
    172600 uses
    172700 uses
    172800 uses
    172900 uses
    173000 uses
    173100 uses
    173200 uses
    173300 uses
    173400 uses
    173500 uses
    173600 uses
    173700 uses
    173800 uses
    173900 uses
    174000 uses
    174100 uses
    174200 uses
    174300 uses
    174400 uses
    174500 uses
    174600 uses
    174700 uses
    174800 uses
    174900 uses
    175000 uses
    175100 uses
    175200 uses
    175300 uses
    175400 uses
    175500 uses
    175600 uses
    175700 uses
    175800 uses
    175900 uses
    176000 uses
    176100 uses
    176200 uses
    176300 uses
    176400 uses
    176500 uses
    176600 uses
    176700 uses
    176800 uses
    176900 uses
    177000 uses
    177100 uses
    177200 uses
    177300 uses
    177400 uses
    177500 uses
    177600 uses
    177700 uses
    177800 uses
    177900 uses
    178000 uses
    178100 uses
    178200 uses
    178300 uses
    178400 uses
    178500 uses
    178600 uses
    178700 uses
    178800 uses
    178900 uses
    179000 uses
    179100 uses
    179200 uses
    179300 uses
    179400 uses
    179500 uses
    179600 uses
    179700 uses
    179800 uses
    179900 uses
    180000 uses
    180100 uses
    180200 uses
    180300 uses
    180400 uses
    180500 uses
    180600 uses
    180700 uses
    180800 uses
    180900 uses
    181000 uses
    181100 uses
    181200 uses
    181300 uses
    181400 uses
    181500 uses
    181600 uses
    181700 uses
    181800 uses
    181900 uses
    182000 uses
    182100 uses
    182200 uses
    182300 uses
    182400 uses
    182500 uses
    182600 uses
    182700 uses
    182800 uses
    182900 uses
    183000 uses
    183100 uses
    183200 uses
    183300 uses
    183400 uses
    183500 uses
    183600 uses
    183700 uses
    183800 uses
    183900 uses
    184000 uses
    184100 uses
    184200 uses
    184300 uses
    184400 uses
    184500 uses
    184600 uses
    184700 uses
    184800 uses
    184900 uses
    185000 uses
    185100 uses
    185200 uses
    185300 uses
    185400 uses
    185500 uses
    185600 uses
    185700 uses
    185800 uses
    185900 uses
    186000 uses
    186100 uses
    186200 uses
    186300 uses
    186400 uses
    186500 uses
    186600 uses
    186700 uses
    186800 uses
    186900 uses
    187000 uses
    187100 uses
    187200 uses
    187300 uses
    187400 uses
    187500 uses
    187600 uses
    187700 uses
    187800 uses
    187900 uses
    188000 uses
    188100 uses
    188200 uses
    188300 uses
    188400 uses
    188500 uses
    188600 uses
    188700 uses
    188800 uses
    188900 uses
    189000 uses
    189100 uses
    189200 uses
    189300 uses
    189400 uses
    189500 uses
    189600 uses
    189700 uses
    189800 uses
    189900 uses
    190000 uses
    190100 uses
    190200 uses
    190300 uses
    190400 uses
    190500 uses
    190600 uses
    190700 uses
    190800 uses
    190900 uses
    191000 uses
    191100 uses
    191200 uses
    191300 uses
    191400 uses
    191500 uses
    191600 uses
    191700 uses
    191800 uses
    191900 uses
    192000 uses
    192100 uses
    192200 uses
    192300 uses
    192400 uses
    192500 uses
    192600 uses
    192700 uses
    192800 uses
    192900 uses
    193000 uses
    193100 uses
    193200 uses
    193300 uses
    193400 uses
    193500 uses
    193600 uses
    193700 uses
    193800 uses
    193900 uses
    194000 uses
    194100 uses
    194200 uses
    194300 uses
    194400 uses
    194500 uses
    194600 uses
    194700 uses
    194800 uses
    194900 uses
    195000 uses
    195100 uses
    195200 uses
    195300 uses
    195400 uses
    195500 uses
    195600 uses
    195700 uses
    195800 uses
    195900 uses
    196000 uses
    196100 uses
    196200 uses
    196300 uses
    196400 uses
    196500 uses
    196600 uses
    196700 uses
    196800 uses
    196900 uses
    197000 uses
    197100 uses
    197200 uses
    197300 uses
    197400 uses
    197500 uses
    197600 uses
    197700 uses
    197800 uses
    197900 uses
    198000 uses
    198100 uses
    198200 uses
    198300 uses
    198400 uses
    198500 uses
    198600 uses
    198700 uses
    198800 uses
    198900 uses
    199000 uses
    199100 uses
    199200 uses
    199300 uses
    199400 uses
    199500 uses
    199600 uses
    199700 uses
    199800 uses
    199900 uses
    200000 uses
    200100 uses
    200200 uses
    200300 uses
    200400 uses
    200500 uses
    200600 uses
    200700 uses
    200800 uses
    200900 uses
    201000 uses
    201100 uses
    201200 uses
    201300 uses
    201400 uses
    201500 uses
    201600 uses
    201700 uses
    201800 uses
    201900 uses
    202000 uses
    202100 uses
    202200 uses
    202300 uses
    202400 uses
    202500 uses
    202600 uses
    202700 uses
    202800 uses
    202900 uses
    203000 uses
    203100 uses
    203200 uses
    203300 uses
    203400 uses
    203500 uses
    203600 uses
    203700 uses
    203800 uses
    203900 uses
    204000 uses
    204100 uses
    204200 uses
    204300 uses
    204400 uses
    204500 uses
    204600 uses
    204700 uses
    204800 uses
    204900 uses
    205000 uses
    205100 uses
    205200 uses
    205300 uses
    205400 uses
    205500 uses
    205600 uses
    205700 uses
    205800 uses
    205900 uses
    206000 uses
    206100 uses
    206200 uses
    206300 uses
    206400 uses
    206500 uses
    206600 uses
    206700 uses
    206800 uses
    206900 uses
    207000 uses
    207100 uses
    207200 uses
    207300 uses
    207400 uses
    207500 uses
    207600 uses
    207700 uses
    207800 uses
    207900 uses
    208000 uses
    208100 uses
    208200 uses
    208300 uses
    208400 uses
    208500 uses
    208600 uses
    208700 uses
    208800 uses
    208900 uses
    209000 uses
    209100 uses
    209200 uses
    209300 uses
    209400 uses
    209500 uses
    209600 uses
    209700 uses
    209800 uses
    209900 uses
    210000 uses
    210100 uses
    210200 uses
    210300 uses
    210400 uses
    210500 uses
    210600 uses
    210700 uses
    210800 uses
    210900 uses
    211000 uses
    211100 uses
    211200 uses
    211300 uses
    211400 uses
    211500 uses
    211600 uses
    211700 uses
    211800 uses
    211900 uses
    212000 uses
    212100 uses
    212200 uses
    212300 uses
    212400 uses
    212500 uses
    212600 uses
    212700 uses
    212800 uses
    212900 uses
    213000 uses
    213100 uses
    213200 uses
    213300 uses
    213400 uses
    213500 uses
    213600 uses
    213700 uses
    213800 uses
    213900 uses
    214000 uses
    214100 uses
    214200 uses
    214300 uses
    214400 uses
    214500 uses
    214600 uses
    214700 uses
    214800 uses
    214900 uses
    215000 uses
    215100 uses
    215200 uses
    215300 uses
    215400 uses
    215500 uses
    215600 uses
    215700 uses
    215800 uses
    215900 uses
    216000 uses
    216100 uses
    216200 uses
    216300 uses
    216400 uses
    216500 uses
    216600 uses
    216700 uses
    216800 uses
    216900 uses
    217000 uses
    217100 uses
    217200 uses
    217300 uses
    217400 uses
    217500 uses
    217600 uses
    217700 uses
    217800 uses
    217900 uses
    218000 uses
    218100 uses
    218200 uses
    218300 uses
    218400 uses
    218500 uses
    218600 uses
    218700 uses
    218800 uses
    218900 uses
    219000 uses
    219100 uses
    219200 uses
    219300 uses
    219400 uses
    219500 uses
    219600 uses
    219700 uses
    219800 uses
    219900 uses
    220000 uses
    220100 uses
    220200 uses
    220300 uses
    220400 uses
    220500 uses
    220600 uses
    220700 uses
    220800 uses
    220900 uses
    221000 uses
    221100 uses
    221200 uses
    221300 uses
    221400 uses
    221500 uses
    221600 uses
    221700 uses
    221800 uses
    221900 uses
    222000 uses
    222100 uses
    222200 uses
    222300 uses
    222400 uses
    222500 uses
    222600 uses
    222700 uses
    222800 uses
    222900 uses
    223000 uses
    223100 uses
    223200 uses
    223300 uses
    223400 uses
    223500 uses
    223600 uses
    223700 uses
    223800 uses
    223900 uses
    224000 uses
    224100 uses
    224200 uses
    224300 uses
    224400 uses
    224500 uses
    224600 uses
    224700 uses
    224800 uses
    224900 uses
    225000 uses
    225100 uses
    225200 uses
    225300 uses
    225400 uses
    225500 uses
    225600 uses
    225700 uses
    225800 uses
    225900 uses
    226000 uses
    226100 uses
    226200 uses
    226300 uses
    226400 uses
    226500 uses
    226600 uses
    226700 uses
    226800 uses
    226900 uses
    227000 uses
    227100 uses
    227200 uses
    227300 uses
    227400 uses
    227500 uses
    227600 uses
    227700 uses
    227800 uses
    227900 uses
    228000 uses
    228100 uses
    228200 uses
    228300 uses
    228400 uses
    228500 uses
    228600 uses
    228700 uses
    228800 uses
    228900 uses
    229000 uses
    229100 uses
    229200 uses
    229300 uses
    229400 uses
    229500 uses
    229600 uses
    229700 uses
    229800 uses
    229900 uses
    230000 uses
    230100 uses
   Writing cell user_project_wrapper
   Writing cell user_proj_example
   Writing cell sky130_fd_sc_hd__decap_3
   Writing cell sky130_fd_sc_hd__conb_1
   Writing cell sky130_fd_sc_hd__tapvpwrvgnd_1
   Writing cell sky130_fd_sc_hd__decap_12
   Writing cell sky130_fd_sc_hd__decap_8
   Writing cell sky130_fd_sc_hd__decap_6
   Writing cell sky130_fd_sc_hd__fill_1
   Writing cell sky130_fd_sc_hd__fill_2
   Writing cell sky130_fd_sc_hd__decap_4
   Writing cell sky130_fd_sc_hd__dfxtp_4
   Writing cell sky130_fd_sc_hd__nand2_2
   Writing cell sky130_fd_sc_hd__or2_2
   Writing cell sky130_fd_sc_hd__nand3_2
   Writing cell sky130_fd_sc_hd__nor2_2
   Writing cell sky130_fd_sc_hd__nor3_2
   Writing cell sky130_fd_sc_hd__buf_1
   Writing cell sky130_fd_sc_hd__diode_2
   Writing cell sky130_fd_sc_hd__buf_2
   Writing cell sky130_fd_sc_hd__inv_8
   Writing cell sky130_fd_sc_hd__or3_2
   Writing cell sky130_fd_sc_hd__and2_2
   Writing cell sky130_fd_sc_hd__or4_2
   Writing cell sky130_fd_sc_hd__a32oi_4
   Writing cell sky130_fd_sc_hd__o22a_4
   Writing cell sky130_fd_sc_hd__and3_2
   Writing cell sky130_fd_sc_hd__xnor2_2
   Writing cell sky130_fd_sc_hd__xor2_2
   Writing cell sky130_fd_sc_hd__nor4_2
   Writing cell sky130_fd_sc_hd__dfstp_4
   Writing cell sky130_fd_sc_hd__dfrtp_4
   Writing cell sky130_fd_sc_hd__and4_2
   Writing cell sky130_fd_sc_hd__nor3_4
   Writing cell sky130_fd_sc_hd__o21a_4
   Writing cell sky130_fd_sc_hd__a21o_4
   Writing cell sky130_fd_sc_hd__a211o_4
   Writing cell sky130_fd_sc_hd__a21oi_4
   Writing cell sky130_fd_sc_hd__o32a_4
   Writing cell sky130_fd_sc_hd__clkbuf_1
   Writing cell sky130_fd_sc_hd__clkbuf_16
   Writing cell sky130_fd_sc_hd__nand2_4
[INFO]: GDS Write Complete

Magic 8.3 revision 92 - Compiled on Sat Dec  5 17:44:54 UTC 2020.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130: scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/openLANE_flow/scripts/magic/maglef.tcl" from command line.
Reading LEF data from file /project/openlane/user_project_wrapper/runs/user_project_wrapper/results/magic/user_project_wrapper.lef.
This action cannot be undone.
LEF read: Processed 55300 lines.
[INFO]: DONE GENERATING MAGLEF VIEW
[36m[INFO]: Running Magic Spice Export...[37m

Magic 8.3 revision 92 - Compiled on Sat Dec  5 17:44:54 UTC 2020.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130: scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/magic_spice.tcl" from command line.
Reading LEF data from file /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef.
This action cannot be undone.
LEF read, Line 77 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 78 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 111 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 112 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 118 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 119 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 120 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 159 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 160 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 162 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 163 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 164 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 200 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 201 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 203 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 204 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 205 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 241 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 242 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 244 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 245 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 246 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 282 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 283 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read: Processed 789 lines.
Reading LEF data from file /project/openlane/user_project_wrapper/../../lef/user_proj_example.lef.
This action cannot be undone.
LEF read: Processed 4872 lines.
Reading DEF data from file /project/openlane/user_project_wrapper/runs/user_project_wrapper/results/routing/user_project_wrapper.def.
This action cannot be undone.
  Processed 3 vias total.
  Processed 1 subcell instances total.
  Processed 644 pins total.
  Processed 8 special nets total.
  Processed 636 nets total.
DEF read: Processed 26851 lines.
Extracting user_proj_example into user_proj_example.ext:
Extracting user_project_wrapper into user_project_wrapper.ext:
user_project_wrapper: 24823 fatal errors
Total of 24823 errors (check feedback entries).
exttospice finished.
Using technology "sky130A", version 1.0.81-0-gb184e85
[36m[INFO]: Saving Magic Views in /project[37m
[36m[INFO]: Running Magic DRC...[37m

Magic 8.3 revision 92 - Compiled on Sat Dec  5 17:44:54 UTC 2020.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130: scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/openLANE_flow/scripts/magic/drc.tcl" from command line.
Warning: Calma reading is not undoable!  I hope that's OK.
Library written using GDS-II Release 3.0
Library name: user_project_wrapper
Reading "sky130_fd_sc_hd__decap_3".
Error while reading cell "sky130_fd_sc_hd__decap_3" (byte position 150): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__conb_1".
Error while reading cell "sky130_fd_sc_hd__conb_1" (byte position 2812): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__tapvpwrvgnd_1".
Reading "sky130_fd_sc_hd__decap_12".
Error while reading cell "sky130_fd_sc_hd__decap_12" (byte position 7856): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__decap_8".
Error while reading cell "sky130_fd_sc_hd__decap_8" (byte position 11990): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__decap_6".
Error while reading cell "sky130_fd_sc_hd__decap_6" (byte position 15516): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__fill_1".
Reading "sky130_fd_sc_hd__fill_2".
Reading "sky130_fd_sc_hd__decap_4".
Error while reading cell "sky130_fd_sc_hd__decap_4" (byte position 21354): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__dfxtp_4".
Error while reading cell "sky130_fd_sc_hd__dfxtp_4" (byte position 24144): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__nand2_2".
Error while reading cell "sky130_fd_sc_hd__nand2_2" (byte position 38300): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__or2_2".
Error while reading cell "sky130_fd_sc_hd__or2_2" (byte position 43334): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__nand3_2".
Error while reading cell "sky130_fd_sc_hd__nand3_2" (byte position 47748): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__nor2_2".
Error while reading cell "sky130_fd_sc_hd__nor2_2" (byte position 55030): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__nor3_2".
Error while reading cell "sky130_fd_sc_hd__nor3_2" (byte position 59828): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__buf_1".
Error while reading cell "sky130_fd_sc_hd__buf_1" (byte position 66430): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__diode_2".
Error while reading cell "sky130_fd_sc_hd__diode_2" (byte position 70394): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__buf_2".
Error while reading cell "sky130_fd_sc_hd__buf_2" (byte position 73878): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__inv_8".
Error while reading cell "sky130_fd_sc_hd__inv_8" (byte position 78368): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__or3_2".
Error while reading cell "sky130_fd_sc_hd__or3_2" (byte position 85922): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__and2_2".
Error while reading cell "sky130_fd_sc_hd__and2_2" (byte position 91592): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__or4_2".
Error while reading cell "sky130_fd_sc_hd__or4_2" (byte position 97032): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__a32oi_4".
Error while reading cell "sky130_fd_sc_hd__a32oi_4" (byte position 103638): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__o22a_4".
Error while reading cell "sky130_fd_sc_hd__o22a_4" (byte position 119868): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__and3_2".
Error while reading cell "sky130_fd_sc_hd__and3_2" (byte position 129550): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__xnor2_2".
Error while reading cell "sky130_fd_sc_hd__xnor2_2" (byte position 135430): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__xor2_2".
Error while reading cell "sky130_fd_sc_hd__xor2_2" (byte position 144166): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__nor4_2".
Error while reading cell "sky130_fd_sc_hd__nor4_2" (byte position 153300): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__dfstp_4".
Error while reading cell "sky130_fd_sc_hd__dfstp_4" (byte position 161006): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__dfrtp_4".
Error while reading cell "sky130_fd_sc_hd__dfrtp_4" (byte position 178736): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__and4_2".
Error while reading cell "sky130_fd_sc_hd__and4_2" (byte position 196584): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__nor3_4".
Error while reading cell "sky130_fd_sc_hd__nor3_4" (byte position 203858): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__o21a_4".
Error while reading cell "sky130_fd_sc_hd__o21a_4" (byte position 213230): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__a21o_4".
Error while reading cell "sky130_fd_sc_hd__a21o_4" (byte position 221210): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__a211o_4".
Error while reading cell "sky130_fd_sc_hd__a211o_4" (byte position 229430): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__a21oi_4".
Error while reading cell "sky130_fd_sc_hd__a21oi_4" (byte position 238546): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__o32a_4".
Error while reading cell "sky130_fd_sc_hd__o32a_4" (byte position 247136): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__clkbuf_1".
Error while reading cell "sky130_fd_sc_hd__clkbuf_1" (byte position 259442): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__clkbuf_16".
Error while reading cell "sky130_fd_sc_hd__clkbuf_16" (byte position 263250): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__nand2_4".
Error while reading cell "sky130_fd_sc_hd__nand2_4" (byte position 275978): Unknown layer/datatype in boundary, layer=236 type=0
Reading "user_proj_example".
    100 uses
    200 uses
    300 uses
    400 uses
    500 uses
    600 uses
    700 uses
    800 uses
    900 uses
    1000 uses
    1100 uses
    1200 uses
    1300 uses
    1400 uses
    1500 uses
    1600 uses
    1700 uses
    1800 uses
    1900 uses
    2000 uses
    2100 uses
    2200 uses
    2300 uses
    2400 uses
    2500 uses
    2600 uses
    2700 uses
    2800 uses
    2900 uses
    3000 uses
    3100 uses
    3200 uses
    3300 uses
    3400 uses
    3500 uses
    3600 uses
    3700 uses
    3800 uses
    3900 uses
    4000 uses
    4100 uses
    4200 uses
    4300 uses
    4400 uses
    4500 uses
    4600 uses
    4700 uses
    4800 uses
    4900 uses
    5000 uses
    5100 uses
    5200 uses
    5300 uses
    5400 uses
    5500 uses
    5600 uses
    5700 uses
    5800 uses
    5900 uses
    6000 uses
    6100 uses
    6200 uses
    6300 uses
    6400 uses
    6500 uses
    6600 uses
    6700 uses
    6800 uses
    6900 uses
    7000 uses
    7100 uses
    7200 uses
    7300 uses
    7400 uses
    7500 uses
    7600 uses
    7700 uses
    7800 uses
    7900 uses
    8000 uses
    8100 uses
    8200 uses
    8300 uses
    8400 uses
    8500 uses
    8600 uses
    8700 uses
    8800 uses
    8900 uses
    9000 uses
    9100 uses
    9200 uses
    9300 uses
    9400 uses
    9500 uses
    9600 uses
    9700 uses
    9800 uses
    9900 uses
    10000 uses
    10100 uses
    10200 uses
    10300 uses
    10400 uses
    10500 uses
    10600 uses
    10700 uses
    10800 uses
    10900 uses
    11000 uses
    11100 uses
    11200 uses
    11300 uses
    11400 uses
    11500 uses
    11600 uses
    11700 uses
    11800 uses
    11900 uses
    12000 uses
    12100 uses
    12200 uses
    12300 uses
    12400 uses
    12500 uses
    12600 uses
    12700 uses
    12800 uses
    12900 uses
    13000 uses
    13100 uses
    13200 uses
    13300 uses
    13400 uses
    13500 uses
    13600 uses
    13700 uses
    13800 uses
    13900 uses
    14000 uses
    14100 uses
    14200 uses
    14300 uses
    14400 uses
    14500 uses
    14600 uses
    14700 uses
    14800 uses
    14900 uses
    15000 uses
    15100 uses
    15200 uses
    15300 uses
    15400 uses
    15500 uses
    15600 uses
    15700 uses
    15800 uses
    15900 uses
    16000 uses
    16100 uses
    16200 uses
    16300 uses
    16400 uses
    16500 uses
    16600 uses
    16700 uses
    16800 uses
    16900 uses
    17000 uses
    17100 uses
    17200 uses
    17300 uses
    17400 uses
    17500 uses
    17600 uses
    17700 uses
    17800 uses
    17900 uses
    18000 uses
    18100 uses
    18200 uses
    18300 uses
    18400 uses
    18500 uses
    18600 uses
    18700 uses
    18800 uses
    18900 uses
    19000 uses
    19100 uses
    19200 uses
    19300 uses
    19400 uses
    19500 uses
    19600 uses
    19700 uses
    19800 uses
    19900 uses
    20000 uses
    20100 uses
    20200 uses
    20300 uses
    20400 uses
    20500 uses
    20600 uses
    20700 uses
    20800 uses
    20900 uses
    21000 uses
    21100 uses
    21200 uses
    21300 uses
    21400 uses
    21500 uses
    21600 uses
    21700 uses
    21800 uses
    21900 uses
    22000 uses
    22100 uses
    22200 uses
    22300 uses
    22400 uses
    22500 uses
    22600 uses
    22700 uses
    22800 uses
    22900 uses
    23000 uses
    23100 uses
    23200 uses
    23300 uses
    23400 uses
    23500 uses
    23600 uses
    23700 uses
    23800 uses
    23900 uses
    24000 uses
    24100 uses
    24200 uses
    24300 uses
    24400 uses
    24500 uses
    24600 uses
    24700 uses
    24800 uses
    24900 uses
    25000 uses
    25100 uses
    25200 uses
    25300 uses
    25400 uses
    25500 uses
    25600 uses
    25700 uses
    25800 uses
    25900 uses
    26000 uses
    26100 uses
    26200 uses
    26300 uses
    26400 uses
    26500 uses
    26600 uses
    26700 uses
    26800 uses
    26900 uses
    27000 uses
    27100 uses
    27200 uses
    27300 uses
    27400 uses
    27500 uses
    27600 uses
    27700 uses
    27800 uses
    27900 uses
    28000 uses
    28100 uses
    28200 uses
    28300 uses
    28400 uses
    28500 uses
    28600 uses
    28700 uses
    28800 uses
    28900 uses
    29000 uses
    29100 uses
    29200 uses
    29300 uses
    29400 uses
    29500 uses
    29600 uses
    29700 uses
    29800 uses
    29900 uses
    30000 uses
    30100 uses
    30200 uses
    30300 uses
    30400 uses
    30500 uses
    30600 uses
    30700 uses
    30800 uses
    30900 uses
    31000 uses
    31100 uses
    31200 uses
    31300 uses
    31400 uses
    31500 uses
    31600 uses
    31700 uses
    31800 uses
    31900 uses
    32000 uses
    32100 uses
    32200 uses
    32300 uses
    32400 uses
    32500 uses
    32600 uses
    32700 uses
    32800 uses
    32900 uses
    33000 uses
    33100 uses
    33200 uses
    33300 uses
    33400 uses
    33500 uses
    33600 uses
    33700 uses
    33800 uses
    33900 uses
    34000 uses
    34100 uses
    34200 uses
    34300 uses
    34400 uses
    34500 uses
    34600 uses
    34700 uses
    34800 uses
    34900 uses
    35000 uses
    35100 uses
    35200 uses
    35300 uses
    35400 uses
    35500 uses
    35600 uses
    35700 uses
    35800 uses
    35900 uses
    36000 uses
    36100 uses
    36200 uses
    36300 uses
    36400 uses
    36500 uses
    36600 uses
    36700 uses
    36800 uses
    36900 uses
    37000 uses
    37100 uses
    37200 uses
    37300 uses
    37400 uses
    37500 uses
    37600 uses
    37700 uses
    37800 uses
    37900 uses
    38000 uses
    38100 uses
    38200 uses
    38300 uses
    38400 uses
    38500 uses
    38600 uses
    38700 uses
    38800 uses
    38900 uses
    39000 uses
    39100 uses
    39200 uses
    39300 uses
    39400 uses
    39500 uses
    39600 uses
    39700 uses
    39800 uses
    39900 uses
    40000 uses
    40100 uses
    40200 uses
    40300 uses
    40400 uses
    40500 uses
    40600 uses
    40700 uses
    40800 uses
    40900 uses
    41000 uses
    41100 uses
    41200 uses
    41300 uses
    41400 uses
    41500 uses
    41600 uses
    41700 uses
    41800 uses
    41900 uses
    42000 uses
    42100 uses
    42200 uses
    42300 uses
    42400 uses
    42500 uses
    42600 uses
    42700 uses
    42800 uses
    42900 uses
    43000 uses
    43100 uses
    43200 uses
    43300 uses
    43400 uses
    43500 uses
    43600 uses
    43700 uses
    43800 uses
    43900 uses
    44000 uses
    44100 uses
    44200 uses
    44300 uses
    44400 uses
    44500 uses
    44600 uses
    44700 uses
    44800 uses
    44900 uses
    45000 uses
    45100 uses
    45200 uses
    45300 uses
    45400 uses
    45500 uses
    45600 uses
    45700 uses
    45800 uses
    45900 uses
    46000 uses
    46100 uses
    46200 uses
    46300 uses
    46400 uses
    46500 uses
    46600 uses
    46700 uses
    46800 uses
    46900 uses
    47000 uses
    47100 uses
    47200 uses
    47300 uses
    47400 uses
    47500 uses
    47600 uses
    47700 uses
    47800 uses
    47900 uses
    48000 uses
    48100 uses
    48200 uses
    48300 uses
    48400 uses
    48500 uses
    48600 uses
    48700 uses
    48800 uses
    48900 uses
    49000 uses
    49100 uses
    49200 uses
    49300 uses
    49400 uses
    49500 uses
    49600 uses
    49700 uses
    49800 uses
    49900 uses
    50000 uses
    50100 uses
    50200 uses
    50300 uses
    50400 uses
    50500 uses
    50600 uses
    50700 uses
    50800 uses
    50900 uses
    51000 uses
    51100 uses
    51200 uses
    51300 uses
    51400 uses
    51500 uses
    51600 uses
    51700 uses
    51800 uses
    51900 uses
    52000 uses
    52100 uses
    52200 uses
    52300 uses
    52400 uses
    52500 uses
    52600 uses
    52700 uses
    52800 uses
    52900 uses
    53000 uses
    53100 uses
    53200 uses
    53300 uses
    53400 uses
    53500 uses
    53600 uses
    53700 uses
    53800 uses
    53900 uses
    54000 uses
    54100 uses
    54200 uses
    54300 uses
    54400 uses
    54500 uses
    54600 uses
    54700 uses
    54800 uses
    54900 uses
    55000 uses
    55100 uses
    55200 uses
    55300 uses
    55400 uses
    55500 uses
    55600 uses
    55700 uses
    55800 uses
    55900 uses
    56000 uses
    56100 uses
    56200 uses
    56300 uses
    56400 uses
    56500 uses
    56600 uses
    56700 uses
    56800 uses
    56900 uses
    57000 uses
    57100 uses
    57200 uses
    57300 uses
    57400 uses
    57500 uses
    57600 uses
    57700 uses
    57800 uses
    57900 uses
    58000 uses
    58100 uses
    58200 uses
    58300 uses
    58400 uses
    58500 uses
    58600 uses
    58700 uses
    58800 uses
    58900 uses
    59000 uses
    59100 uses
    59200 uses
    59300 uses
    59400 uses
    59500 uses
    59600 uses
    59700 uses
    59800 uses
    59900 uses
    60000 uses
    60100 uses
    60200 uses
    60300 uses
    60400 uses
    60500 uses
    60600 uses
    60700 uses
    60800 uses
    60900 uses
    61000 uses
    61100 uses
    61200 uses
    61300 uses
    61400 uses
    61500 uses
    61600 uses
    61700 uses
    61800 uses
    61900 uses
    62000 uses
    62100 uses
    62200 uses
    62300 uses
    62400 uses
    62500 uses
    62600 uses
    62700 uses
    62800 uses
    62900 uses
    63000 uses
    63100 uses
    63200 uses
    63300 uses
    63400 uses
    63500 uses
    63600 uses
    63700 uses
    63800 uses
    63900 uses
    64000 uses
    64100 uses
    64200 uses
    64300 uses
    64400 uses
    64500 uses
    64600 uses
    64700 uses
    64800 uses
    64900 uses
    65000 uses
    65100 uses
    65200 uses
    65300 uses
    65400 uses
    65500 uses
    65600 uses
    65700 uses
    65800 uses
    65900 uses
    66000 uses
    66100 uses
    66200 uses
    66300 uses
    66400 uses
    66500 uses
    66600 uses
    66700 uses
    66800 uses
    66900 uses
    67000 uses
    67100 uses
    67200 uses
    67300 uses
    67400 uses
    67500 uses
    67600 uses
    67700 uses
    67800 uses
    67900 uses
    68000 uses
    68100 uses
    68200 uses
    68300 uses
    68400 uses
    68500 uses
    68600 uses
    68700 uses
    68800 uses
    68900 uses
    69000 uses
    69100 uses
    69200 uses
    69300 uses
    69400 uses
    69500 uses
    69600 uses
    69700 uses
    69800 uses
    69900 uses
    70000 uses
    70100 uses
    70200 uses
    70300 uses
    70400 uses
    70500 uses
    70600 uses
    70700 uses
    70800 uses
    70900 uses
    71000 uses
    71100 uses
    71200 uses
    71300 uses
    71400 uses
    71500 uses
    71600 uses
    71700 uses
    71800 uses
    71900 uses
    72000 uses
    72100 uses
    72200 uses
    72300 uses
    72400 uses
    72500 uses
    72600 uses
    72700 uses
    72800 uses
    72900 uses
    73000 uses
    73100 uses
    73200 uses
    73300 uses
    73400 uses
    73500 uses
    73600 uses
    73700 uses
    73800 uses
    73900 uses
    74000 uses
    74100 uses
    74200 uses
    74300 uses
    74400 uses
    74500 uses
    74600 uses
    74700 uses
    74800 uses
    74900 uses
    75000 uses
    75100 uses
    75200 uses
    75300 uses
    75400 uses
    75500 uses
    75600 uses
    75700 uses
    75800 uses
    75900 uses
    76000 uses
    76100 uses
    76200 uses
    76300 uses
    76400 uses
    76500 uses
    76600 uses
    76700 uses
    76800 uses
    76900 uses
    77000 uses
    77100 uses
    77200 uses
    77300 uses
    77400 uses
    77500 uses
    77600 uses
    77700 uses
    77800 uses
    77900 uses
    78000 uses
    78100 uses
    78200 uses
    78300 uses
    78400 uses
    78500 uses
    78600 uses
    78700 uses
    78800 uses
    78900 uses
    79000 uses
    79100 uses
    79200 uses
    79300 uses
    79400 uses
    79500 uses
    79600 uses
    79700 uses
    79800 uses
    79900 uses
    80000 uses
    80100 uses
    80200 uses
    80300 uses
    80400 uses
    80500 uses
    80600 uses
    80700 uses
    80800 uses
    80900 uses
    81000 uses
    81100 uses
    81200 uses
    81300 uses
    81400 uses
    81500 uses
    81600 uses
    81700 uses
    81800 uses
    81900 uses
    82000 uses
    82100 uses
    82200 uses
    82300 uses
    82400 uses
    82500 uses
    82600 uses
    82700 uses
    82800 uses
    82900 uses
    83000 uses
    83100 uses
    83200 uses
    83300 uses
    83400 uses
    83500 uses
    83600 uses
    83700 uses
    83800 uses
    83900 uses
    84000 uses
    84100 uses
    84200 uses
    84300 uses
    84400 uses
    84500 uses
    84600 uses
    84700 uses
    84800 uses
    84900 uses
    85000 uses
    85100 uses
    85200 uses
    85300 uses
    85400 uses
    85500 uses
    85600 uses
    85700 uses
    85800 uses
    85900 uses
    86000 uses
    86100 uses
    86200 uses
    86300 uses
    86400 uses
    86500 uses
    86600 uses
    86700 uses
    86800 uses
    86900 uses
    87000 uses
    87100 uses
    87200 uses
    87300 uses
    87400 uses
    87500 uses
    87600 uses
    87700 uses
    87800 uses
    87900 uses
    88000 uses
    88100 uses
    88200 uses
    88300 uses
    88400 uses
    88500 uses
    88600 uses
    88700 uses
    88800 uses
    88900 uses
    89000 uses
    89100 uses
    89200 uses
    89300 uses
    89400 uses
    89500 uses
    89600 uses
    89700 uses
    89800 uses
    89900 uses
    90000 uses
    90100 uses
    90200 uses
    90300 uses
    90400 uses
    90500 uses
    90600 uses
    90700 uses
    90800 uses
    90900 uses
    91000 uses
    91100 uses
    91200 uses
    91300 uses
    91400 uses
    91500 uses
    91600 uses
    91700 uses
    91800 uses
    91900 uses
    92000 uses
    92100 uses
    92200 uses
    92300 uses
    92400 uses
    92500 uses
    92600 uses
    92700 uses
    92800 uses
    92900 uses
    93000 uses
    93100 uses
    93200 uses
    93300 uses
    93400 uses
    93500 uses
    93600 uses
    93700 uses
    93800 uses
    93900 uses
    94000 uses
    94100 uses
    94200 uses
    94300 uses
    94400 uses
    94500 uses
    94600 uses
    94700 uses
    94800 uses
    94900 uses
    95000 uses
    95100 uses
    95200 uses
    95300 uses
    95400 uses
    95500 uses
    95600 uses
    95700 uses
    95800 uses
    95900 uses
    96000 uses
    96100 uses
    96200 uses
    96300 uses
    96400 uses
    96500 uses
    96600 uses
    96700 uses
    96800 uses
    96900 uses
    97000 uses
    97100 uses
    97200 uses
    97300 uses
    97400 uses
    97500 uses
    97600 uses
    97700 uses
    97800 uses
    97900 uses
    98000 uses
    98100 uses
    98200 uses
    98300 uses
    98400 uses
    98500 uses
    98600 uses
    98700 uses
    98800 uses
    98900 uses
    99000 uses
    99100 uses
    99200 uses
    99300 uses
    99400 uses
    99500 uses
    99600 uses
    99700 uses
    99800 uses
    99900 uses
    100000 uses
    100100 uses
    100200 uses
    100300 uses
    100400 uses
    100500 uses
    100600 uses
    100700 uses
    100800 uses
    100900 uses
    101000 uses
    101100 uses
    101200 uses
    101300 uses
    101400 uses
    101500 uses
    101600 uses
    101700 uses
    101800 uses
    101900 uses
    102000 uses
    102100 uses
    102200 uses
    102300 uses
    102400 uses
    102500 uses
    102600 uses
    102700 uses
    102800 uses
    102900 uses
    103000 uses
    103100 uses
    103200 uses
    103300 uses
    103400 uses
    103500 uses
    103600 uses
    103700 uses
    103800 uses
    103900 uses
    104000 uses
    104100 uses
    104200 uses
    104300 uses
    104400 uses
    104500 uses
    104600 uses
    104700 uses
    104800 uses
    104900 uses
    105000 uses
    105100 uses
    105200 uses
    105300 uses
    105400 uses
    105500 uses
    105600 uses
    105700 uses
    105800 uses
    105900 uses
    106000 uses
    106100 uses
    106200 uses
    106300 uses
    106400 uses
    106500 uses
    106600 uses
    106700 uses
    106800 uses
    106900 uses
    107000 uses
    107100 uses
    107200 uses
    107300 uses
    107400 uses
    107500 uses
    107600 uses
    107700 uses
    107800 uses
    107900 uses
    108000 uses
    108100 uses
    108200 uses
    108300 uses
    108400 uses
    108500 uses
    108600 uses
    108700 uses
    108800 uses
    108900 uses
    109000 uses
    109100 uses
    109200 uses
    109300 uses
    109400 uses
    109500 uses
    109600 uses
    109700 uses
    109800 uses
    109900 uses
    110000 uses
    110100 uses
    110200 uses
    110300 uses
    110400 uses
    110500 uses
    110600 uses
    110700 uses
    110800 uses
    110900 uses
    111000 uses
    111100 uses
    111200 uses
    111300 uses
    111400 uses
    111500 uses
    111600 uses
    111700 uses
    111800 uses
    111900 uses
    112000 uses
    112100 uses
    112200 uses
    112300 uses
    112400 uses
    112500 uses
    112600 uses
    112700 uses
    112800 uses
    112900 uses
    113000 uses
    113100 uses
    113200 uses
    113300 uses
    113400 uses
    113500 uses
    113600 uses
    113700 uses
    113800 uses
    113900 uses
    114000 uses
    114100 uses
    114200 uses
    114300 uses
    114400 uses
    114500 uses
    114600 uses
    114700 uses
    114800 uses
    114900 uses
    115000 uses
    115100 uses
    115200 uses
    115300 uses
    115400 uses
    115500 uses
    115600 uses
    115700 uses
    115800 uses
    115900 uses
    116000 uses
    116100 uses
    116200 uses
    116300 uses
    116400 uses
    116500 uses
    116600 uses
    116700 uses
    116800 uses
    116900 uses
    117000 uses
    117100 uses
    117200 uses
    117300 uses
    117400 uses
    117500 uses
    117600 uses
    117700 uses
    117800 uses
    117900 uses
    118000 uses
    118100 uses
    118200 uses
    118300 uses
    118400 uses
    118500 uses
    118600 uses
    118700 uses
    118800 uses
    118900 uses
    119000 uses
    119100 uses
    119200 uses
    119300 uses
    119400 uses
    119500 uses
    119600 uses
    119700 uses
    119800 uses
    119900 uses
    120000 uses
    120100 uses
    120200 uses
    120300 uses
    120400 uses
    120500 uses
    120600 uses
    120700 uses
    120800 uses
    120900 uses
    121000 uses
    121100 uses
    121200 uses
    121300 uses
    121400 uses
    121500 uses
    121600 uses
    121700 uses
    121800 uses
    121900 uses
    122000 uses
    122100 uses
    122200 uses
    122300 uses
    122400 uses
    122500 uses
    122600 uses
    122700 uses
    122800 uses
    122900 uses
    123000 uses
    123100 uses
    123200 uses
    123300 uses
    123400 uses
    123500 uses
    123600 uses
    123700 uses
    123800 uses
    123900 uses
    124000 uses
    124100 uses
    124200 uses
    124300 uses
    124400 uses
    124500 uses
    124600 uses
    124700 uses
    124800 uses
    124900 uses
    125000 uses
    125100 uses
    125200 uses
    125300 uses
    125400 uses
    125500 uses
    125600 uses
    125700 uses
    125800 uses
    125900 uses
    126000 uses
    126100 uses
    126200 uses
    126300 uses
    126400 uses
    126500 uses
    126600 uses
    126700 uses
    126800 uses
    126900 uses
    127000 uses
    127100 uses
    127200 uses
    127300 uses
    127400 uses
    127500 uses
    127600 uses
    127700 uses
    127800 uses
    127900 uses
    128000 uses
    128100 uses
    128200 uses
    128300 uses
    128400 uses
    128500 uses
    128600 uses
    128700 uses
    128800 uses
    128900 uses
    129000 uses
    129100 uses
    129200 uses
    129300 uses
    129400 uses
    129500 uses
    129600 uses
    129700 uses
    129800 uses
    129900 uses
    130000 uses
    130100 uses
    130200 uses
    130300 uses
    130400 uses
    130500 uses
    130600 uses
    130700 uses
    130800 uses
    130900 uses
    131000 uses
    131100 uses
    131200 uses
    131300 uses
    131400 uses
    131500 uses
    131600 uses
    131700 uses
    131800 uses
    131900 uses
    132000 uses
    132100 uses
    132200 uses
    132300 uses
    132400 uses
    132500 uses
    132600 uses
    132700 uses
    132800 uses
    132900 uses
    133000 uses
    133100 uses
    133200 uses
    133300 uses
    133400 uses
    133500 uses
    133600 uses
    133700 uses
    133800 uses
    133900 uses
    134000 uses
    134100 uses
    134200 uses
    134300 uses
    134400 uses
    134500 uses
    134600 uses
    134700 uses
    134800 uses
    134900 uses
    135000 uses
    135100 uses
    135200 uses
    135300 uses
    135400 uses
    135500 uses
    135600 uses
    135700 uses
    135800 uses
    135900 uses
    136000 uses
    136100 uses
    136200 uses
    136300 uses
    136400 uses
    136500 uses
    136600 uses
    136700 uses
    136800 uses
    136900 uses
    137000 uses
    137100 uses
    137200 uses
    137300 uses
    137400 uses
    137500 uses
    137600 uses
    137700 uses
    137800 uses
    137900 uses
    138000 uses
    138100 uses
    138200 uses
    138300 uses
    138400 uses
    138500 uses
    138600 uses
    138700 uses
    138800 uses
    138900 uses
    139000 uses
    139100 uses
    139200 uses
    139300 uses
    139400 uses
    139500 uses
    139600 uses
    139700 uses
    139800 uses
    139900 uses
    140000 uses
    140100 uses
    140200 uses
    140300 uses
    140400 uses
    140500 uses
    140600 uses
    140700 uses
    140800 uses
    140900 uses
    141000 uses
    141100 uses
    141200 uses
    141300 uses
    141400 uses
    141500 uses
    141600 uses
    141700 uses
    141800 uses
    141900 uses
    142000 uses
    142100 uses
    142200 uses
    142300 uses
    142400 uses
    142500 uses
    142600 uses
    142700 uses
    142800 uses
    142900 uses
    143000 uses
    143100 uses
    143200 uses
    143300 uses
    143400 uses
    143500 uses
    143600 uses
    143700 uses
    143800 uses
    143900 uses
    144000 uses
    144100 uses
    144200 uses
    144300 uses
    144400 uses
    144500 uses
    144600 uses
    144700 uses
    144800 uses
    144900 uses
    145000 uses
    145100 uses
    145200 uses
    145300 uses
    145400 uses
    145500 uses
    145600 uses
    145700 uses
    145800 uses
    145900 uses
    146000 uses
    146100 uses
    146200 uses
    146300 uses
    146400 uses
    146500 uses
    146600 uses
    146700 uses
    146800 uses
    146900 uses
    147000 uses
    147100 uses
    147200 uses
    147300 uses
    147400 uses
    147500 uses
    147600 uses
    147700 uses
    147800 uses
    147900 uses
    148000 uses
    148100 uses
    148200 uses
    148300 uses
    148400 uses
    148500 uses
    148600 uses
    148700 uses
    148800 uses
    148900 uses
    149000 uses
    149100 uses
    149200 uses
    149300 uses
    149400 uses
    149500 uses
    149600 uses
    149700 uses
    149800 uses
    149900 uses
    150000 uses
    150100 uses
    150200 uses
    150300 uses
    150400 uses
    150500 uses
    150600 uses
    150700 uses
    150800 uses
    150900 uses
    151000 uses
    151100 uses
    151200 uses
    151300 uses
    151400 uses
    151500 uses
    151600 uses
    151700 uses
    151800 uses
    151900 uses
    152000 uses
    152100 uses
    152200 uses
    152300 uses
    152400 uses
    152500 uses
    152600 uses
    152700 uses
    152800 uses
    152900 uses
    153000 uses
    153100 uses
    153200 uses
    153300 uses
    153400 uses
    153500 uses
    153600 uses
    153700 uses
    153800 uses
    153900 uses
    154000 uses
    154100 uses
    154200 uses
    154300 uses
    154400 uses
    154500 uses
    154600 uses
    154700 uses
    154800 uses
    154900 uses
    155000 uses
    155100 uses
    155200 uses
    155300 uses
    155400 uses
    155500 uses
    155600 uses
    155700 uses
    155800 uses
    155900 uses
    156000 uses
    156100 uses
    156200 uses
    156300 uses
    156400 uses
    156500 uses
    156600 uses
    156700 uses
    156800 uses
    156900 uses
    157000 uses
    157100 uses
    157200 uses
    157300 uses
    157400 uses
    157500 uses
    157600 uses
    157700 uses
    157800 uses
    157900 uses
    158000 uses
    158100 uses
    158200 uses
    158300 uses
    158400 uses
    158500 uses
    158600 uses
    158700 uses
    158800 uses
    158900 uses
    159000 uses
    159100 uses
    159200 uses
    159300 uses
    159400 uses
    159500 uses
    159600 uses
    159700 uses
    159800 uses
    159900 uses
    160000 uses
    160100 uses
    160200 uses
    160300 uses
    160400 uses
    160500 uses
    160600 uses
    160700 uses
    160800 uses
    160900 uses
    161000 uses
    161100 uses
    161200 uses
    161300 uses
    161400 uses
    161500 uses
    161600 uses
    161700 uses
    161800 uses
    161900 uses
    162000 uses
    162100 uses
    162200 uses
    162300 uses
    162400 uses
    162500 uses
    162600 uses
    162700 uses
    162800 uses
    162900 uses
    163000 uses
    163100 uses
    163200 uses
    163300 uses
    163400 uses
    163500 uses
    163600 uses
    163700 uses
    163800 uses
    163900 uses
    164000 uses
    164100 uses
    164200 uses
    164300 uses
    164400 uses
    164500 uses
    164600 uses
    164700 uses
    164800 uses
    164900 uses
    165000 uses
    165100 uses
    165200 uses
    165300 uses
    165400 uses
    165500 uses
    165600 uses
    165700 uses
    165800 uses
    165900 uses
    166000 uses
    166100 uses
    166200 uses
    166300 uses
    166400 uses
    166500 uses
    166600 uses
    166700 uses
    166800 uses
    166900 uses
    167000 uses
    167100 uses
    167200 uses
    167300 uses
    167400 uses
    167500 uses
    167600 uses
    167700 uses
    167800 uses
    167900 uses
    168000 uses
    168100 uses
    168200 uses
    168300 uses
    168400 uses
    168500 uses
    168600 uses
    168700 uses
    168800 uses
    168900 uses
    169000 uses
    169100 uses
    169200 uses
    169300 uses
    169400 uses
    169500 uses
    169600 uses
    169700 uses
    169800 uses
    169900 uses
    170000 uses
    170100 uses
    170200 uses
    170300 uses
    170400 uses
    170500 uses
    170600 uses
    170700 uses
    170800 uses
    170900 uses
    171000 uses
    171100 uses
    171200 uses
    171300 uses
    171400 uses
    171500 uses
    171600 uses
    171700 uses
    171800 uses
    171900 uses
    172000 uses
    172100 uses
    172200 uses
    172300 uses
    172400 uses
    172500 uses
    172600 uses
    172700 uses
    172800 uses
    172900 uses
    173000 uses
    173100 uses
    173200 uses
    173300 uses
    173400 uses
    173500 uses
    173600 uses
    173700 uses
    173800 uses
    173900 uses
    174000 uses
    174100 uses
    174200 uses
    174300 uses
    174400 uses
    174500 uses
    174600 uses
    174700 uses
    174800 uses
    174900 uses
    175000 uses
    175100 uses
    175200 uses
    175300 uses
    175400 uses
    175500 uses
    175600 uses
    175700 uses
    175800 uses
    175900 uses
    176000 uses
    176100 uses
    176200 uses
    176300 uses
    176400 uses
    176500 uses
    176600 uses
    176700 uses
    176800 uses
    176900 uses
    177000 uses
    177100 uses
    177200 uses
    177300 uses
    177400 uses
    177500 uses
    177600 uses
    177700 uses
    177800 uses
    177900 uses
    178000 uses
    178100 uses
    178200 uses
    178300 uses
    178400 uses
    178500 uses
    178600 uses
    178700 uses
    178800 uses
    178900 uses
    179000 uses
    179100 uses
    179200 uses
    179300 uses
    179400 uses
    179500 uses
    179600 uses
    179700 uses
    179800 uses
    179900 uses
    180000 uses
    180100 uses
    180200 uses
    180300 uses
    180400 uses
    180500 uses
    180600 uses
    180700 uses
    180800 uses
    180900 uses
    181000 uses
    181100 uses
    181200 uses
    181300 uses
    181400 uses
    181500 uses
    181600 uses
    181700 uses
    181800 uses
    181900 uses
    182000 uses
    182100 uses
    182200 uses
    182300 uses
    182400 uses
    182500 uses
    182600 uses
    182700 uses
    182800 uses
    182900 uses
    183000 uses
    183100 uses
    183200 uses
    183300 uses
    183400 uses
    183500 uses
    183600 uses
    183700 uses
    183800 uses
    183900 uses
    184000 uses
    184100 uses
    184200 uses
    184300 uses
    184400 uses
    184500 uses
    184600 uses
    184700 uses
    184800 uses
    184900 uses
    185000 uses
    185100 uses
    185200 uses
    185300 uses
    185400 uses
    185500 uses
    185600 uses
    185700 uses
    185800 uses
    185900 uses
    186000 uses
    186100 uses
    186200 uses
    186300 uses
    186400 uses
    186500 uses
    186600 uses
    186700 uses
    186800 uses
    186900 uses
    187000 uses
    187100 uses
    187200 uses
    187300 uses
    187400 uses
    187500 uses
    187600 uses
    187700 uses
    187800 uses
    187900 uses
    188000 uses
    188100 uses
    188200 uses
    188300 uses
    188400 uses
    188500 uses
    188600 uses
    188700 uses
    188800 uses
    188900 uses
    189000 uses
    189100 uses
    189200 uses
    189300 uses
    189400 uses
    189500 uses
    189600 uses
    189700 uses
    189800 uses
    189900 uses
    190000 uses
    190100 uses
    190200 uses
    190300 uses
    190400 uses
    190500 uses
    190600 uses
    190700 uses
    190800 uses
    190900 uses
    191000 uses
    191100 uses
    191200 uses
    191300 uses
    191400 uses
    191500 uses
    191600 uses
    191700 uses
    191800 uses
    191900 uses
    192000 uses
    192100 uses
    192200 uses
    192300 uses
    192400 uses
    192500 uses
    192600 uses
    192700 uses
    192800 uses
    192900 uses
    193000 uses
    193100 uses
    193200 uses
    193300 uses
    193400 uses
    193500 uses
    193600 uses
    193700 uses
    193800 uses
    193900 uses
    194000 uses
    194100 uses
    194200 uses
    194300 uses
    194400 uses
    194500 uses
    194600 uses
    194700 uses
    194800 uses
    194900 uses
    195000 uses
    195100 uses
    195200 uses
    195300 uses
    195400 uses
    195500 uses
    195600 uses
    195700 uses
    195800 uses
    195900 uses
    196000 uses
    196100 uses
    196200 uses
    196300 uses
    196400 uses
    196500 uses
    196600 uses
    196700 uses
    196800 uses
    196900 uses
    197000 uses
    197100 uses
    197200 uses
    197300 uses
    197400 uses
    197500 uses
    197600 uses
    197700 uses
    197800 uses
    197900 uses
    198000 uses
    198100 uses
    198200 uses
    198300 uses
    198400 uses
    198500 uses
    198600 uses
    198700 uses
    198800 uses
    198900 uses
    199000 uses
    199100 uses
    199200 uses
    199300 uses
    199400 uses
    199500 uses
    199600 uses
    199700 uses
    199800 uses
    199900 uses
    200000 uses
    200100 uses
    200200 uses
    200300 uses
    200400 uses
    200500 uses
    200600 uses
    200700 uses
    200800 uses
    200900 uses
    201000 uses
    201100 uses
    201200 uses
    201300 uses
    201400 uses
    201500 uses
    201600 uses
    201700 uses
    201800 uses
    201900 uses
    202000 uses
    202100 uses
    202200 uses
    202300 uses
    202400 uses
    202500 uses
    202600 uses
    202700 uses
    202800 uses
    202900 uses
    203000 uses
    203100 uses
    203200 uses
    203300 uses
    203400 uses
    203500 uses
    203600 uses
    203700 uses
    203800 uses
    203900 uses
    204000 uses
    204100 uses
    204200 uses
    204300 uses
    204400 uses
    204500 uses
    204600 uses
    204700 uses
    204800 uses
    204900 uses
    205000 uses
    205100 uses
    205200 uses
    205300 uses
    205400 uses
    205500 uses
    205600 uses
    205700 uses
    205800 uses
    205900 uses
    206000 uses
    206100 uses
    206200 uses
    206300 uses
    206400 uses
    206500 uses
    206600 uses
    206700 uses
    206800 uses
    206900 uses
    207000 uses
    207100 uses
    207200 uses
    207300 uses
    207400 uses
    207500 uses
    207600 uses
    207700 uses
    207800 uses
    207900 uses
    208000 uses
    208100 uses
    208200 uses
    208300 uses
    208400 uses
    208500 uses
    208600 uses
    208700 uses
    208800 uses
    208900 uses
    209000 uses
    209100 uses
    209200 uses
    209300 uses
    209400 uses
    209500 uses
    209600 uses
    209700 uses
    209800 uses
    209900 uses
    210000 uses
    210100 uses
    210200 uses
    210300 uses
    210400 uses
    210500 uses
    210600 uses
    210700 uses
    210800 uses
    210900 uses
    211000 uses
    211100 uses
    211200 uses
    211300 uses
    211400 uses
    211500 uses
    211600 uses
    211700 uses
    211800 uses
    211900 uses
    212000 uses
    212100 uses
    212200 uses
    212300 uses
    212400 uses
    212500 uses
    212600 uses
    212700 uses
    212800 uses
    212900 uses
    213000 uses
    213100 uses
    213200 uses
    213300 uses
    213400 uses
    213500 uses
    213600 uses
    213700 uses
    213800 uses
    213900 uses
    214000 uses
    214100 uses
    214200 uses
    214300 uses
    214400 uses
    214500 uses
    214600 uses
    214700 uses
    214800 uses
    214900 uses
    215000 uses
    215100 uses
    215200 uses
    215300 uses
    215400 uses
    215500 uses
    215600 uses
    215700 uses
    215800 uses
    215900 uses
    216000 uses
    216100 uses
    216200 uses
    216300 uses
    216400 uses
    216500 uses
    216600 uses
    216700 uses
    216800 uses
    216900 uses
    217000 uses
    217100 uses
    217200 uses
    217300 uses
    217400 uses
    217500 uses
    217600 uses
    217700 uses
    217800 uses
    217900 uses
    218000 uses
    218100 uses
    218200 uses
    218300 uses
    218400 uses
    218500 uses
    218600 uses
    218700 uses
    218800 uses
    218900 uses
    219000 uses
    219100 uses
    219200 uses
    219300 uses
    219400 uses
    219500 uses
    219600 uses
    219700 uses
    219800 uses
    219900 uses
    220000 uses
    220100 uses
    220200 uses
    220300 uses
    220400 uses
    220500 uses
    220600 uses
    220700 uses
    220800 uses
    220900 uses
    221000 uses
    221100 uses
    221200 uses
    221300 uses
    221400 uses
    221500 uses
    221600 uses
    221700 uses
    221800 uses
    221900 uses
    222000 uses
    222100 uses
    222200 uses
    222300 uses
    222400 uses
    222500 uses
    222600 uses
    222700 uses
    222800 uses
    222900 uses
    223000 uses
    223100 uses
    223200 uses
    223300 uses
    223400 uses
    223500 uses
    223600 uses
    223700 uses
    223800 uses
    223900 uses
    224000 uses
    224100 uses
    224200 uses
    224300 uses
    224400 uses
    224500 uses
    224600 uses
    224700 uses
    224800 uses
    224900 uses
    225000 uses
    225100 uses
    225200 uses
    225300 uses
    225400 uses
    225500 uses
    225600 uses
    225700 uses
    225800 uses
    225900 uses
    226000 uses
    226100 uses
    226200 uses
    226300 uses
    226400 uses
    226500 uses
    226600 uses
    226700 uses
    226800 uses
    226900 uses
    227000 uses
    227100 uses
    227200 uses
    227300 uses
    227400 uses
    227500 uses
    227600 uses
    227700 uses
    227800 uses
    227900 uses
    228000 uses
    228100 uses
    228200 uses
    228300 uses
    228400 uses
    228500 uses
    228600 uses
    228700 uses
    228800 uses
    228900 uses
    229000 uses
    229100 uses
    229200 uses
    229300 uses
    229400 uses
    229500 uses
    229600 uses
    229700 uses
    229800 uses
    229900 uses
    230000 uses
    230100 uses
Reading "user_project_wrapper".
[INFO]: Loading user_project_wrapper

DRC style is now "drc(full)"
Loading DRC CIF style.
[INFO]: COUNT: 2579
[INFO]: Should be divided by 3 or 4
[INFO]: DRC Checking DONE (/project/openlane/user_project_wrapper/runs/user_project_wrapper/logs/magic/magic.drc)
[INFO]: Saving mag view with DRC errors(/project/openlane/user_project_wrapper/runs/user_project_wrapper/results/magic/user_project_wrapper.drc.mag)
[INFO]: Saved
[36m[INFO]: Running LVS...[37m
[36m[INFO]: /project/openlane/user_project_wrapper/runs/user_project_wrapper/results/magic/user_project_wrapper.spice against /project/openlane/user_project_wrapper/runs/user_project_wrapper/results/synthesis/user_project_wrapper.synthesis.v[37m
Netgen 1.5.158 compiled on Sat Dec  5 19:50:01 UTC 2020
Warning: netgen command 'format' use fully-qualified name '::netgen::format'
Warning: netgen command 'global' use fully-qualified name '::netgen::global'
Generating JSON file result
Reading netlist file /project/openlane/user_project_wrapper/runs/user_project_wrapper/results/magic/user_project_wrapper.spice
Reading netlist file /project/openlane/user_project_wrapper/runs/user_project_wrapper/results/synthesis/user_project_wrapper.synthesis.v
Warning:  A case-insensitive file has been read and so the	verilog file must be treated case-insensitive to match.
Creating placeholder cell definition for module user_proj_example.
Reading setup file /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.tech/netgen/sky130A_setup.tcl
Comparison output logged to file /project/openlane/user_project_wrapper/runs/user_project_wrapper/results/lvs/user_project_wrapper.lvs.log
Logging to file "/project/openlane/user_project_wrapper/runs/user_project_wrapper/results/lvs/user_project_wrapper.lvs.log" enabled
Contents of circuit 1:  Circuit: 'user_proj_example'
Circuit user_proj_example contains 0 device instances.
Circuit contains 0 nets, and 606 disconnected pins.
Contents of circuit 2:  Circuit: 'user_proj_example'
Circuit user_proj_example contains 0 device instances.
Circuit contains 0 nets.

Circuit user_proj_example contains no devices.
Contents of circuit 1:  Circuit: 'user_project_wrapper'
Circuit user_project_wrapper contains 1 device instances.
  Class: user_proj_example     instances:   1
Circuit contains 605 nets, and 40 disconnected pins.
Contents of circuit 2:  Circuit: 'user_project_wrapper'
Circuit user_project_wrapper contains 1 device instances.
  Class: user_proj_example     instances:   1
Circuit contains 604 nets, and 32 disconnected pins.

Circuit 1 contains 1 devices, Circuit 2 contains 1 devices.
Circuit 1 contains 604 nets,    Circuit 2 contains 604 nets.

Netlists match uniquely.
Result: Circuits match uniquely.
Logging to file "/project/openlane/user_project_wrapper/runs/user_project_wrapper/results/lvs/user_project_wrapper.lvs.log" disabled
LVS Done.
LVS reports no net, device, pin, or property mismatches.

Total errors = 0
[36m[INFO]: Running Antenna Checks...[37m
[36m[INFO]: Running OpenROAD Antenna Rule Checker...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 439 library cells
Notice 0: Finished LEF file:  /project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_project_wrapper/runs/user_project_wrapper/results/routing/user_project_wrapper.def
Notice 0: Design: user_project_wrapper
Notice 0:     Created 644 pins.
Notice 0:     Created 1 components and 606 component-terminals.
Notice 0:     Created 8 special nets and 0 connections.
Notice 0:     Created 636 nets and 604 connections.
Notice 0: Finished DEF file: /project/openlane/user_project_wrapper/runs/user_project_wrapper/results/routing/user_project_wrapper.def
Number of pins violated: 0
Number of nets violated: 0
Total number of nets: 636
