#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Jul 16 13:09:32 2017
# Process ID: 16512
# Current directory: E:/FPGA/Xilinx/projects/GPS_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16344 E:\FPGA\Xilinx\projects\GPS_test\GPS_test.xpr
# Log file: E:/FPGA/Xilinx/projects/GPS_test/vivado.log
# Journal file: E:/FPGA/Xilinx/projects/GPS_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA/Xilinx/projects/GPS_test/GPS_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 754.461 ; gain = 35.996
close [ open E:/FPGA/Xilinx/projects/GPS_test/GPS_test.srcs/sources_1/new/reset.v w ]
add_files E:/FPGA/Xilinx/projects/GPS_test/GPS_test.srcs/sources_1/new/reset.v
remove_files  E:/FPGA/Xilinx/projects/GPS_test/GPS_test.srcs/sources_1/new/reset.v
file delete -force E:/FPGA/Xilinx/projects/GPS_test/GPS_test.srcs/sources_1/new/reset.v
close [ open E:/FPGA/Xilinx/projects/GPS_test/GPS_test.srcs/sources_1/new/spi_controller.v w ]
add_files E:/FPGA/Xilinx/projects/GPS_test/GPS_test.srcs/sources_1/new/spi_controller.v
