// Verilog netlist generated by RFSiP netlister
// Cadence Design Systems, Inc.

module AND (
OUT,B,GND,A,VDD );
output  OUT;
input  B;
input  GND;
input  A;
input  VDD;
wire VDD;
wire net021;
wire A;
wire B;
wire OUT;
wire GND;

INV    
 I2  ( .VDD( VDD ), .Vin( B ), .Vout( net021 ), .GND( GND ) );

pmos1v    
 PM3  ( .S( A ), .G( net021 ), .B( VDD ), .D( OUT ) );

nmos1v    
 NM5  ( .S( GND ), .G( net021 ), .B( GND ), .D( OUT ) );

nmos1v    
 NM4  ( .S( A ), .G( B ), .B( GND ), .D( OUT ) );

endmodule

