<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,  1549, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 16722, user unroll pragmas are applied</column>
            <column name="">(2) simplification,  3983, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,  3808, user inline pragmas are applied</column>
            <column name="">(4) simplification,  3696, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 23617, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  4903, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  4903, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  4903, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  4872, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  4830, loop and instruction simplification</column>
            <column name="">(2) parallelization,  4830, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,  4830, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,  4830, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,  5694, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,  5942, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="forward" col1="k7mmtree_balanced.cpp:391" col2="1549" col3="3696" col4="4872" col5="4830" col6="5942">
                    <row id="1" col0="node7" col1="k7mmtree_balanced.cpp:345" col2="148" col3="417" col4="439" col5="439" col6="530"/>
                    <row id="4" col0="node6" col1="k7mmtree_balanced.cpp:299" col2="148" col3="411" col4="445" col5="445" col6="536"/>
                    <row id="8" col0="node5" col1="k7mmtree_balanced.cpp:253" col2="148" col3="417" col4="393" col5="393" col6="484"/>
                    <row id="5" col0="node4" col1="k7mmtree_balanced.cpp:207" col2="148" col3="417" col4="393" col5="393" col6="484"/>
                    <row id="6" col0="node3" col1="k7mmtree_balanced.cpp:151" col2="220" col3="622" col4="819" col5="809" col6="964"/>
                    <row id="3" col0="node2" col1="k7mmtree_balanced.cpp:95" col2="220" col3="622" col4="799" col5="783" col6="938"/>
                    <row id="2" col0="node1" col1="k7mmtree_balanced.cpp:39" col2="220" col3="622" col4="860" col5="844" col6="999"/>
                    <row id="7" col0="node0" col1="k7mmtree_balanced.cpp:17" col2="65" col3="83" col4="91" col5="91" col6="147"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

