#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1da07e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1da0970 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1daadc0 .functor NOT 1, L_0x1dd4f20, C4<0>, C4<0>, C4<0>;
L_0x1dd4c80 .functor XOR 1, L_0x1dd4b20, L_0x1dd4be0, C4<0>, C4<0>;
L_0x1dd4e10 .functor XOR 1, L_0x1dd4c80, L_0x1dd4d40, C4<0>, C4<0>;
v0x1dd1490_0 .net *"_ivl_10", 0 0, L_0x1dd4d40;  1 drivers
v0x1dd1590_0 .net *"_ivl_12", 0 0, L_0x1dd4e10;  1 drivers
v0x1dd1670_0 .net *"_ivl_2", 0 0, L_0x1dd3660;  1 drivers
v0x1dd1730_0 .net *"_ivl_4", 0 0, L_0x1dd4b20;  1 drivers
v0x1dd1810_0 .net *"_ivl_6", 0 0, L_0x1dd4be0;  1 drivers
v0x1dd1940_0 .net *"_ivl_8", 0 0, L_0x1dd4c80;  1 drivers
v0x1dd1a20_0 .net "a", 0 0, v0x1dce6d0_0;  1 drivers
v0x1dd1ac0_0 .net "b", 0 0, v0x1dce770_0;  1 drivers
v0x1dd1b60_0 .net "c", 0 0, v0x1dce810_0;  1 drivers
v0x1dd1c00_0 .var "clk", 0 0;
v0x1dd1ca0_0 .net "d", 0 0, v0x1dce950_0;  1 drivers
v0x1dd1d40_0 .net "q_dut", 0 0, L_0x1dd49c0;  1 drivers
v0x1dd1de0_0 .net "q_ref", 0 0, L_0x1dd2480;  1 drivers
v0x1dd1e80_0 .var/2u "stats1", 159 0;
v0x1dd1f20_0 .var/2u "strobe", 0 0;
v0x1dd1fc0_0 .net "tb_match", 0 0, L_0x1dd4f20;  1 drivers
v0x1dd2080_0 .net "tb_mismatch", 0 0, L_0x1daadc0;  1 drivers
v0x1dd2140_0 .net "wavedrom_enable", 0 0, v0x1dcea40_0;  1 drivers
v0x1dd21e0_0 .net "wavedrom_title", 511 0, v0x1dceae0_0;  1 drivers
L_0x1dd3660 .concat [ 1 0 0 0], L_0x1dd2480;
L_0x1dd4b20 .concat [ 1 0 0 0], L_0x1dd2480;
L_0x1dd4be0 .concat [ 1 0 0 0], L_0x1dd49c0;
L_0x1dd4d40 .concat [ 1 0 0 0], L_0x1dd2480;
L_0x1dd4f20 .cmp/eeq 1, L_0x1dd3660, L_0x1dd4e10;
S_0x1da0b00 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1da0970;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1d8cea0 .functor NOT 1, v0x1dce6d0_0, C4<0>, C4<0>, C4<0>;
L_0x1da1260 .functor XOR 1, L_0x1d8cea0, v0x1dce770_0, C4<0>, C4<0>;
L_0x1daae30 .functor XOR 1, L_0x1da1260, v0x1dce810_0, C4<0>, C4<0>;
L_0x1dd2480 .functor XOR 1, L_0x1daae30, v0x1dce950_0, C4<0>, C4<0>;
v0x1dab030_0 .net *"_ivl_0", 0 0, L_0x1d8cea0;  1 drivers
v0x1dab0d0_0 .net *"_ivl_2", 0 0, L_0x1da1260;  1 drivers
v0x1d8cff0_0 .net *"_ivl_4", 0 0, L_0x1daae30;  1 drivers
v0x1d8d090_0 .net "a", 0 0, v0x1dce6d0_0;  alias, 1 drivers
v0x1dcda90_0 .net "b", 0 0, v0x1dce770_0;  alias, 1 drivers
v0x1dcdba0_0 .net "c", 0 0, v0x1dce810_0;  alias, 1 drivers
v0x1dcdc60_0 .net "d", 0 0, v0x1dce950_0;  alias, 1 drivers
v0x1dcdd20_0 .net "q", 0 0, L_0x1dd2480;  alias, 1 drivers
S_0x1dcde80 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1da0970;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1dce6d0_0 .var "a", 0 0;
v0x1dce770_0 .var "b", 0 0;
v0x1dce810_0 .var "c", 0 0;
v0x1dce8b0_0 .net "clk", 0 0, v0x1dd1c00_0;  1 drivers
v0x1dce950_0 .var "d", 0 0;
v0x1dcea40_0 .var "wavedrom_enable", 0 0;
v0x1dceae0_0 .var "wavedrom_title", 511 0;
E_0x1d9b740/0 .event negedge, v0x1dce8b0_0;
E_0x1d9b740/1 .event posedge, v0x1dce8b0_0;
E_0x1d9b740 .event/or E_0x1d9b740/0, E_0x1d9b740/1;
E_0x1d9b990 .event posedge, v0x1dce8b0_0;
E_0x1d859f0 .event negedge, v0x1dce8b0_0;
S_0x1dce1d0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1dcde80;
 .timescale -12 -12;
v0x1dce3d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1dce4d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1dcde80;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1dcec40 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1da0970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1dd25b0 .functor AND 1, v0x1dce770_0, v0x1dce810_0, C4<1>, C4<1>;
L_0x1dd2620 .functor NOT 1, v0x1dce950_0, C4<0>, C4<0>, C4<0>;
L_0x1dd26b0 .functor AND 1, L_0x1dd25b0, L_0x1dd2620, C4<1>, C4<1>;
L_0x1dd2770 .functor NOT 1, v0x1dce6d0_0, C4<0>, C4<0>, C4<0>;
L_0x1dd2810 .functor AND 1, L_0x1dd2770, v0x1dce770_0, C4<1>, C4<1>;
L_0x1dd28d0 .functor NOT 1, v0x1dce810_0, C4<0>, C4<0>, C4<0>;
L_0x1dd2980 .functor AND 1, L_0x1dd2810, L_0x1dd28d0, C4<1>, C4<1>;
L_0x1dd2a90 .functor AND 1, L_0x1dd2980, v0x1dce950_0, C4<1>, C4<1>;
L_0x1dd2ba0 .functor OR 1, L_0x1dd26b0, L_0x1dd2a90, C4<0>, C4<0>;
L_0x1dd2cb0 .functor NOT 1, v0x1dce770_0, C4<0>, C4<0>, C4<0>;
L_0x1dd2d80 .functor AND 1, v0x1dce6d0_0, L_0x1dd2cb0, C4<1>, C4<1>;
L_0x1dd2df0 .functor NOT 1, v0x1dce810_0, C4<0>, C4<0>, C4<0>;
L_0x1dd2ed0 .functor AND 1, L_0x1dd2d80, L_0x1dd2df0, C4<1>, C4<1>;
L_0x1dd2fe0 .functor AND 1, L_0x1dd2ed0, v0x1dce950_0, C4<1>, C4<1>;
L_0x1dd2e60 .functor OR 1, L_0x1dd2ba0, L_0x1dd2fe0, C4<0>, C4<0>;
L_0x1dd31c0 .functor AND 1, v0x1dce6d0_0, v0x1dce770_0, C4<1>, C4<1>;
L_0x1dd33d0 .functor NOT 1, v0x1dce950_0, C4<0>, C4<0>, C4<0>;
L_0x1dd3550 .functor AND 1, L_0x1dd31c0, L_0x1dd33d0, C4<1>, C4<1>;
L_0x1dd3700 .functor OR 1, L_0x1dd2e60, L_0x1dd3550, C4<0>, C4<0>;
L_0x1dd3810 .functor NOT 1, v0x1dce6d0_0, C4<0>, C4<0>, C4<0>;
L_0x1dd3a40 .functor NOT 1, v0x1dce770_0, C4<0>, C4<0>, C4<0>;
L_0x1dd3ab0 .functor AND 1, L_0x1dd3810, L_0x1dd3a40, C4<1>, C4<1>;
L_0x1dd3c80 .functor AND 1, L_0x1dd3ab0, v0x1dce810_0, C4<1>, C4<1>;
L_0x1dd3e50 .functor AND 1, L_0x1dd3c80, v0x1dce950_0, C4<1>, C4<1>;
L_0x1dd3fe0 .functor OR 1, L_0x1dd3700, L_0x1dd3e50, C4<0>, C4<0>;
L_0x1dd40f0 .functor NOT 1, v0x1dce6d0_0, C4<0>, C4<0>, C4<0>;
L_0x1dd4240 .functor NOT 1, v0x1dce770_0, C4<0>, C4<0>, C4<0>;
L_0x1dd42b0 .functor AND 1, L_0x1dd40f0, L_0x1dd4240, C4<1>, C4<1>;
L_0x1dd44b0 .functor NOT 1, v0x1dce810_0, C4<0>, C4<0>, C4<0>;
L_0x1dd4520 .functor AND 1, L_0x1dd42b0, L_0x1dd44b0, C4<1>, C4<1>;
L_0x1dd4730 .functor NOT 1, v0x1dce950_0, C4<0>, C4<0>, C4<0>;
L_0x1dd47a0 .functor AND 1, L_0x1dd4520, L_0x1dd4730, C4<1>, C4<1>;
L_0x1dd49c0 .functor OR 1, L_0x1dd3fe0, L_0x1dd47a0, C4<0>, C4<0>;
v0x1dcef30_0 .net *"_ivl_0", 0 0, L_0x1dd25b0;  1 drivers
v0x1dcf010_0 .net *"_ivl_10", 0 0, L_0x1dd28d0;  1 drivers
v0x1dcf0f0_0 .net *"_ivl_12", 0 0, L_0x1dd2980;  1 drivers
v0x1dcf1e0_0 .net *"_ivl_14", 0 0, L_0x1dd2a90;  1 drivers
v0x1dcf2c0_0 .net *"_ivl_16", 0 0, L_0x1dd2ba0;  1 drivers
v0x1dcf3f0_0 .net *"_ivl_18", 0 0, L_0x1dd2cb0;  1 drivers
v0x1dcf4d0_0 .net *"_ivl_2", 0 0, L_0x1dd2620;  1 drivers
v0x1dcf5b0_0 .net *"_ivl_20", 0 0, L_0x1dd2d80;  1 drivers
v0x1dcf690_0 .net *"_ivl_22", 0 0, L_0x1dd2df0;  1 drivers
v0x1dcf770_0 .net *"_ivl_24", 0 0, L_0x1dd2ed0;  1 drivers
v0x1dcf850_0 .net *"_ivl_26", 0 0, L_0x1dd2fe0;  1 drivers
v0x1dcf930_0 .net *"_ivl_28", 0 0, L_0x1dd2e60;  1 drivers
v0x1dcfa10_0 .net *"_ivl_30", 0 0, L_0x1dd31c0;  1 drivers
v0x1dcfaf0_0 .net *"_ivl_32", 0 0, L_0x1dd33d0;  1 drivers
v0x1dcfbd0_0 .net *"_ivl_34", 0 0, L_0x1dd3550;  1 drivers
v0x1dcfcb0_0 .net *"_ivl_36", 0 0, L_0x1dd3700;  1 drivers
v0x1dcfd90_0 .net *"_ivl_38", 0 0, L_0x1dd3810;  1 drivers
v0x1dcfe70_0 .net *"_ivl_4", 0 0, L_0x1dd26b0;  1 drivers
v0x1dcff50_0 .net *"_ivl_40", 0 0, L_0x1dd3a40;  1 drivers
v0x1dd0030_0 .net *"_ivl_42", 0 0, L_0x1dd3ab0;  1 drivers
v0x1dd0110_0 .net *"_ivl_44", 0 0, L_0x1dd3c80;  1 drivers
v0x1dd01f0_0 .net *"_ivl_46", 0 0, L_0x1dd3e50;  1 drivers
v0x1dd02d0_0 .net *"_ivl_48", 0 0, L_0x1dd3fe0;  1 drivers
v0x1dd03b0_0 .net *"_ivl_50", 0 0, L_0x1dd40f0;  1 drivers
v0x1dd0490_0 .net *"_ivl_52", 0 0, L_0x1dd4240;  1 drivers
v0x1dd0570_0 .net *"_ivl_54", 0 0, L_0x1dd42b0;  1 drivers
v0x1dd0650_0 .net *"_ivl_56", 0 0, L_0x1dd44b0;  1 drivers
v0x1dd0730_0 .net *"_ivl_58", 0 0, L_0x1dd4520;  1 drivers
v0x1dd0810_0 .net *"_ivl_6", 0 0, L_0x1dd2770;  1 drivers
v0x1dd08f0_0 .net *"_ivl_60", 0 0, L_0x1dd4730;  1 drivers
v0x1dd09d0_0 .net *"_ivl_62", 0 0, L_0x1dd47a0;  1 drivers
v0x1dd0ab0_0 .net *"_ivl_8", 0 0, L_0x1dd2810;  1 drivers
v0x1dd0b90_0 .net "a", 0 0, v0x1dce6d0_0;  alias, 1 drivers
v0x1dd0e40_0 .net "b", 0 0, v0x1dce770_0;  alias, 1 drivers
v0x1dd0f30_0 .net "c", 0 0, v0x1dce810_0;  alias, 1 drivers
v0x1dd1020_0 .net "d", 0 0, v0x1dce950_0;  alias, 1 drivers
v0x1dd1110_0 .net "q", 0 0, L_0x1dd49c0;  alias, 1 drivers
S_0x1dd1270 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1da0970;
 .timescale -12 -12;
E_0x1d9b4e0 .event anyedge, v0x1dd1f20_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1dd1f20_0;
    %nor/r;
    %assign/vec4 v0x1dd1f20_0, 0;
    %wait E_0x1d9b4e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1dcde80;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1dce950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dce810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dce770_0, 0;
    %assign/vec4 v0x1dce6d0_0, 0;
    %wait E_0x1d859f0;
    %wait E_0x1d9b990;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1dce950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dce810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dce770_0, 0;
    %assign/vec4 v0x1dce6d0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d9b740;
    %load/vec4 v0x1dce6d0_0;
    %load/vec4 v0x1dce770_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dce810_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dce950_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1dce950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dce810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dce770_0, 0;
    %assign/vec4 v0x1dce6d0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1dce4d0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d9b740;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1dce950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dce810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dce770_0, 0;
    %assign/vec4 v0x1dce6d0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1da0970;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dd1c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dd1f20_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1da0970;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1dd1c00_0;
    %inv;
    %store/vec4 v0x1dd1c00_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1da0970;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1dce8b0_0, v0x1dd2080_0, v0x1dd1a20_0, v0x1dd1ac0_0, v0x1dd1b60_0, v0x1dd1ca0_0, v0x1dd1de0_0, v0x1dd1d40_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1da0970;
T_7 ;
    %load/vec4 v0x1dd1e80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1dd1e80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1dd1e80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1dd1e80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1dd1e80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1dd1e80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1dd1e80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1da0970;
T_8 ;
    %wait E_0x1d9b740;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1dd1e80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dd1e80_0, 4, 32;
    %load/vec4 v0x1dd1fc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1dd1e80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dd1e80_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1dd1e80_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dd1e80_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1dd1de0_0;
    %load/vec4 v0x1dd1de0_0;
    %load/vec4 v0x1dd1d40_0;
    %xor;
    %load/vec4 v0x1dd1de0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1dd1e80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dd1e80_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1dd1e80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dd1e80_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/circuit2/iter0/response7/top_module.sv";
