Analysis & Synthesis report for count_top
Mon Aug 19 14:11:34 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for sld_signaltap:auto_signaltap_0
 16. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 17. Port Connectivity Checks: "count:count_inst|decode_7seg:decode_7seg_inst4"
 18. Port Connectivity Checks: "count:count_inst|decode_7seg:decode_7seg_inst3"
 19. Port Connectivity Checks: "count:count_inst|decode_7seg:decode_7seg_inst2"
 20. Port Connectivity Checks: "count:count_inst|decode_7seg:decode_7seg_inst1"
 21. Signal Tap Logic Analyzer Settings
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 24. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 25. Elapsed Time Per Partition
 26. Connections to In-System Debugging Instance "auto_signaltap_0"
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Aug 19 14:11:34 2019           ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                   ; count_top                                       ;
; Top-level Entity Name           ; count_top                                       ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 547                                             ;
; Total pins                      ; 52                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 12,288                                          ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; count_top          ; count_top          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                       ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------+
; count_top.sv                                                       ; yes             ; User SystemVerilog HDL File                  ; /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv                                                       ;             ;
; count.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count.sv                                                           ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                 ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                            ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                               ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                  ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/lpm_constant.inc                                                  ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/dffeea.inc                                                        ;             ;
; aglobal180.inc                                                     ; yes             ; Megafunction                                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/aglobal180.inc                                                    ;             ;
; sld_ela_trigger.tdf                                                ; yes             ; Encrypted Megafunction                       ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                               ;             ;
; db/sld_ela_trigger_6vo.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/db/sld_ela_trigger_6vo.tdf                                         ;             ;
; db/sld_reserved_count_top_auto_signaltap_0_1_bed1.v                ; yes             ; Encrypted Auto-Generated Megafunction        ; /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/db/sld_reserved_count_top_auto_signaltap_0_1_bed1.v                ;             ;
; sld_alt_reduction.vhd                                              ; yes             ; Encrypted Megafunction                       ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/sld_alt_reduction.vhd                                             ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                     ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                      ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                            ;             ;
; sld_gap_detector.vhd                                               ; yes             ; Encrypted Megafunction                       ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/sld_gap_detector.vhd                                              ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/altsyncram.tdf                                                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/lpm_mux.inc                                                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/lpm_decode.inc                                                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/altrom.inc                                                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/altram.inc                                                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/altdpram.inc                                                      ;             ;
; db/altsyncram_og84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/db/altsyncram_og84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/altdpram.tdf                                                      ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/others/maxplus2/memmodes.inc                                                    ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/a_hdffe.inc                                                       ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                               ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/altsyncram.inc                                                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                       ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/muxlut.inc                                                        ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/bypassff.inc                                                      ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/altshift.inc                                                      ;             ;
; db/mux_blc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/db/mux_blc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                    ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/declut.inc                                                        ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/lpm_compare.inc                                                   ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                   ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/cmpconst.inc                                                      ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/lpm_counter.inc                                                   ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                           ;             ;
; db/cntr_t8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/db/cntr_t8i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_q1j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/db/cntr_q1j.tdf                                                    ;             ;
; db/cntr_u8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/db/cntr_u8i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                 ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/sld_hub.vhd                                                       ; altera_sld  ;
; db/ip/sld5e0b6663/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/db/ip/sld5e0b6663/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld5e0b6663/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/db/ip/sld5e0b6663/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld5e0b6663/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/db/ip/sld5e0b6663/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld5e0b6663/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/db/ip/sld5e0b6663/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld5e0b6663/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/db/ip/sld5e0b6663/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld5e0b6663/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/db/ip/sld5e0b6663/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                  ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 339                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 444                      ;
;     -- 7 input functions                    ; 3                        ;
;     -- 6 input functions                    ; 97                       ;
;     -- 5 input functions                    ; 64                       ;
;     -- 4 input functions                    ; 92                       ;
;     -- <=3 input functions                  ; 188                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 547                      ;
;                                             ;                          ;
; I/O pins                                    ; 52                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 12288                    ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 345                      ;
; Total fan-out                               ; 4044                     ;
; Average fan-out                             ; 3.62                     ;
+---------------------------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                              ; Entity Name                                    ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; |count_top                                                                                                                              ; 444 (0)             ; 547 (0)                   ; 12288             ; 0          ; 52   ; 0            ; |count_top                                                                                                                                                                                                                                                                                                                                                                                       ; count_top                                      ; work         ;
;    |count:count_inst|                                                                                                                   ; 125 (91)            ; 43 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |count_top|count:count_inst                                                                                                                                                                                                                                                                                                                                                                      ; count                                          ; work         ;
;       |decode_7seg:decode_7seg_inst1|                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |count_top|count:count_inst|decode_7seg:decode_7seg_inst1                                                                                                                                                                                                                                                                                                                                        ; decode_7seg                                    ; work         ;
;       |decode_7seg:decode_7seg_inst2|                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |count_top|count:count_inst|decode_7seg:decode_7seg_inst2                                                                                                                                                                                                                                                                                                                                        ; decode_7seg                                    ; work         ;
;       |decode_7seg:decode_7seg_inst3|                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |count_top|count:count_inst|decode_7seg:decode_7seg_inst3                                                                                                                                                                                                                                                                                                                                        ; decode_7seg                                    ; work         ;
;       |decode_7seg:decode_7seg_inst4|                                                                                                   ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |count_top|count:count_inst|decode_7seg:decode_7seg_inst4                                                                                                                                                                                                                                                                                                                                        ; decode_7seg                                    ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 96 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                      ; sld_hub                                        ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 95 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                      ; alt_sld_fab_with_jtag_input                    ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 95 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                   ; alt_sld_fab                                    ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 95 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                               ; alt_sld_fab_alt_sld_fab                        ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 94 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                   ; alt_sld_fab_alt_sld_fab_sldfabric              ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 94 (61)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                      ; sld_jtag_hub                                   ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                              ; sld_rom_sr                                     ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                            ; sld_shadow_jsm                                 ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 223 (2)             ; 413 (12)                  ; 12288             ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap                                  ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 221 (0)             ; 401 (0)                   ; 12288             ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                  ; sld_signaltap_impl                             ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 221 (66)            ; 401 (124)                 ; 12288             ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                           ; sld_signaltap_implb                            ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                            ; altdpram                                       ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                        ; lpm_decode                                     ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                              ; decode_vnf                                     ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                           ; altsyncram                                     ; work         ;
;                |altsyncram_og84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_og84:auto_generated                                                                                                                                                                                            ; altsyncram_og84                                ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                            ; lpm_shiftreg                                   ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                              ; lpm_shiftreg                                   ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                   ; serial_crc_16                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 67 (67)             ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                ; sld_buffer_manager                             ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 5 (2)               ; 30 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                               ; sld_ela_control                                ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                                                                             ; lpm_shiftreg                                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                       ; lpm_shiftreg                                   ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 2 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                    ; sld_ela_trigger                                ; work         ;
;                   |sld_ela_trigger_6vo:auto_generated|                                                                                  ; 2 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6vo:auto_generated                                                                                                                                 ; sld_ela_trigger_6vo                            ; work         ;
;                      |sld_reserved_count_top_auto_signaltap_0_1_bed1:mgl_prim1|                                                         ; 2 (1)               ; 9 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6vo:auto_generated|sld_reserved_count_top_auto_signaltap_0_1_bed1:mgl_prim1                                                                        ; sld_reserved_count_top_auto_signaltap_0_1_bed1 ; work         ;
;                         |lpm_shiftreg:config_shiftreg_3|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6vo:auto_generated|sld_reserved_count_top_auto_signaltap_0_1_bed1:mgl_prim1|lpm_shiftreg:config_shiftreg_3                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6vo:auto_generated|sld_reserved_count_top_auto_signaltap_0_1_bed1:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6vo:auto_generated|sld_reserved_count_top_auto_signaltap_0_1_bed1:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                         ; lpm_shiftreg                                   ; work         ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6vo:auto_generated|sld_reserved_count_top_auto_signaltap_0_1_bed1:mgl_prim1|sld_alt_reduction:unary_1                                              ; sld_alt_reduction                              ; work         ;
;                         |sld_mbpmg:mbpm_2|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6vo:auto_generated|sld_reserved_count_top_auto_signaltap_0_1_bed1:mgl_prim1|sld_mbpmg:mbpm_2                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6vo:auto_generated|sld_reserved_count_top_auto_signaltap_0_1_bed1:mgl_prim1|sld_mbpmg:mbpm_2|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                 ; sld_ela_trigger_flow_mgr                       ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                         ; lpm_shiftreg                                   ; work         ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                                                         ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                                                                                         ; sld_gap_detector                               ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 39 (11)             ; 74 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                          ; sld_offload_buffer_mgr                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                ; lpm_counter                                    ; work         ;
;                   |cntr_t8i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_t8i:auto_generated                                                                                                        ; cntr_t8i                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)              ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                         ; lpm_counter                                    ; work         ;
;                   |cntr_q1j:auto_generated|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated                                                                                                                                 ; cntr_q1j                                       ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                               ; lpm_counter                                    ; work         ;
;                   |cntr_u8i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated                                                                                                                       ; cntr_u8i                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                  ; lpm_counter                                    ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                                          ; cntr_kri                                       ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                         ; lpm_shiftreg                                   ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                          ; lpm_shiftreg                                   ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                       ; lpm_shiftreg                                   ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                     ; sld_rom_sr                                     ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_og84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 12           ; 1024         ; 12           ; 12288 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |count_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                            ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |count_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                        ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |count_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                              ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |count_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                            ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |count_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                              ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_6vo:auto_generated|sld_reserved_count_top_auto_signaltap_0_1_bed1:mgl_prim1 ;                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_processed                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[7] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[7] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[8] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[8] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[9] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[9] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                 ;
; Total Number of Removed Registers = 26                                                                                                                                                                   ;                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 547   ;
; Number of registers using Synchronous Clear  ; 137   ;
; Number of registers using Synchronous Load   ; 138   ;
; Number of registers using Asynchronous Clear ; 176   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 344   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 12                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |count_top|count:count_inst|num1[1]                                                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |count_top|count:count_inst|num2[1]                                                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |count_top|count:count_inst|num3[1]                                                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 27 bits   ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |count_top|count:count_inst|cnt[12]                                                                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |count_top|count:count_inst|num4[2]                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |count_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |count_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |count_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |count_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |count_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |count_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 68 LEs               ; 20 LEs                 ; Yes        ; |count_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |count_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                    ;
+-------------------------------------------------+-------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                           ; Type           ;
+-------------------------------------------------+-------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                   ; String         ;
; sld_node_info                                   ; 805334528                                       ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                 ; String         ;
; SLD_IP_VERSION                                  ; 6                                               ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                               ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                               ; Signed Integer ;
; sld_data_bits                                   ; 11                                              ; Untyped        ;
; sld_trigger_bits                                ; 1                                               ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                              ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                           ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                           ; Signed Integer ;
; sld_incremental_routing                         ; 1                                               ; Untyped        ;
; sld_sample_depth                                ; 1024                                            ; Untyped        ;
; sld_segment_size                                ; 1024                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                            ; Untyped        ;
; sld_state_bits                                  ; 11                                              ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                               ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                               ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                               ; Signed Integer ;
; sld_trigger_level                               ; 1                                               ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                               ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                               ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                               ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                               ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                               ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_count_top_auto_signaltap_0_1_bed1, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                               ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                               ; Untyped        ;
; sld_ram_pipeline                                ; 0                                               ; Untyped        ;
; sld_counter_pipeline                            ; 0                                               ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                               ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                            ; String         ;
; sld_inversion_mask_length                       ; 25                                              ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000                       ; Untyped        ;
; sld_power_up_trigger                            ; 0                                               ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                       ; String         ;
; sld_state_flow_use_generated                    ; 0                                               ; Untyped        ;
; sld_current_resource_width                      ; 1                                               ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                             ; Untyped        ;
; sld_storage_qualifier_bits                      ; 11                                              ; Untyped        ;
; sld_storage_qualifier_gap_record                ; 1                                               ; Untyped        ;
; sld_storage_qualifier_mode                      ; PORT                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                               ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 1                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                           ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                               ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                               ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                               ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "count:count_inst|decode_7seg:decode_7seg_inst4"                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; dout ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "dout[7..7]" have no fanouts ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "count:count_inst|decode_7seg:decode_7seg_inst3"                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; dout ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "dout[7..7]" have no fanouts ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "count:count_inst|decode_7seg:decode_7seg_inst2"                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; dout ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "dout[7..7]" have no fanouts ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "count:count_inst|decode_7seg:decode_7seg_inst1"                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; dout ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "dout[7..7]" have no fanouts ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 11               ; 1024         ; 1        ; input port             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 43                          ;
;     ENA               ; 2                           ;
;     ENA SCLR          ; 27                          ;
;     SCLR              ; 7                           ;
;     plain             ; 7                           ;
; arriav_lcell_comb     ; 143                         ;
;     arith             ; 27                          ;
;         1 data inputs ; 27                          ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 113                         ;
;         1 data inputs ; 24                          ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 48                          ;
;         5 data inputs ; 15                          ;
;         6 data inputs ; 21                          ;
; boundary_port         ; 51                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 3.17                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 413                                                    ;
;     CLR               ; 6                                                      ;
;     CLR SLD           ; 52                                                     ;
;     ENA               ; 71                                                     ;
;     ENA CLR           ; 59                                                     ;
;     ENA CLR SCLR      ; 21                                                     ;
;     ENA SCLR          ; 33                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 34                                                     ;
;     SCLR SLD          ; 9                                                      ;
;     plain             ; 95                                                     ;
; arriav_lcell_comb     ; 223                                                    ;
;     arith             ; 76                                                     ;
;         0 data inputs ; 3                                                      ;
;         1 data inputs ; 73                                                     ;
;     normal            ; 147                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 11                                                     ;
;         2 data inputs ; 10                                                     ;
;         3 data inputs ; 11                                                     ;
;         4 data inputs ; 26                                                     ;
;         5 data inputs ; 25                                                     ;
;         6 data inputs ; 62                                                     ;
; boundary_port         ; 119                                                    ;
; stratixv_ram_block    ; 12                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 4.10                                                   ;
; Average LUT depth     ; 1.48                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 91                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 24                                       ;
;     ENA CLR SLD       ; 10                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 96                                       ;
;     normal            ; 96                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 18                                       ;
;         3 data inputs ; 17                                       ;
;         4 data inputs ; 18                                       ;
;         5 data inputs ; 24                                       ;
;         6 data inputs ; 14                                       ;
; boundary_port         ; 107                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.35                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:00     ;
; sld_hub:auto_hub               ; 00:00:00     ;
; Top                            ; 00:00:01     ;
+--------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                     ;
+-------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------+---------+
; Name                                ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                 ; Details ;
+-------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------+---------+
; clk                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                                               ; N/A     ;
; hex4[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; count:count_inst|decode_7seg:decode_7seg_inst4|WideOr6~0_wirecell ; N/A     ;
; hex4[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; count:count_inst|decode_7seg:decode_7seg_inst4|WideOr5~0_wirecell ; N/A     ;
; hex4[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; count:count_inst|decode_7seg:decode_7seg_inst4|WideOr4~0_wirecell ; N/A     ;
; hex4[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; count:count_inst|decode_7seg:decode_7seg_inst4|WideOr3~0_wirecell ; N/A     ;
; hex4[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; count:count_inst|decode_7seg:decode_7seg_inst4|WideOr2~0_wirecell ; N/A     ;
; hex4[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; count:count_inst|decode_7seg:decode_7seg_inst4|WideOr1~0_wirecell ; N/A     ;
; hex4[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; count:count_inst|decode_7seg:decode_7seg_inst4|WideOr0~0          ; N/A     ;
; KEY[0]                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; KEY[0]                                                            ; N/A     ;
; KEY[0]                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; KEY[0]                                                            ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A     ;
; sw[0]                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sw[0]                                                             ; N/A     ;
; sw[1]                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sw[1]                                                             ; N/A     ;
; sw[2]                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sw[2]                                                             ; N/A     ;
; auto_stp_external_storage_qualifier ; dynamic pin   ; connected ; Top                            ; post-synthesis    ; auto_stp_external_storage_qualifier                               ; N/A     ;
+-------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Mon Aug 19 14:10:59 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off count_top -c count_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file count_top.sv
    Info (12023): Found entity 1: count_top File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sim_count.sv
    Info (12023): Found entity 1: sim_count File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/sim_count.sv Line: 4
Info (12021): Found 2 design units, including 2 entities, in source file count.sv
    Info (12023): Found entity 1: count File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count.sv Line: 2
    Info (12023): Found entity 2: decode_7seg File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count.sv Line: 112
Info (12021): Found 0 design units, including 0 entities, in source file LED_task.v
Info (12127): Elaborating entity "count_top" for the top level hierarchy
Info (12128): Elaborating entity "count" for hierarchy "count:count_inst" File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv Line: 23
Info (12128): Elaborating entity "decode_7seg" for hierarchy "count:count_inst|decode_7seg:decode_7seg_inst1" File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count.sv Line: 103
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_6vo.tdf
    Info (12023): Found entity 1: sld_ela_trigger_6vo File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/db/sld_ela_trigger_6vo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_count_top_auto_signaltap_0_1_bed1.v
    Info (12023): Found entity 1: sld_reserved_count_top_auto_signaltap_0_1_bed1 File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/db/sld_reserved_count_top_auto_signaltap_0_1_bed1.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_og84.tdf
    Info (12023): Found entity 1: altsyncram_og84 File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/db/altsyncram_og84.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_blc.tdf
    Info (12023): Found entity 1: mux_blc File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/db/mux_blc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_t8i.tdf
    Info (12023): Found entity 1: cntr_t8i File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/db/cntr_t8i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/db/cmpr_c9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_q1j.tdf
    Info (12023): Found entity 1: cntr_q1j File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/db/cntr_q1j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf
    Info (12023): Found entity 1: cntr_u8i File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/db/cntr_u8i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/db/cmpr_d9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.08.19.14:11:21 Progress: Loading sld5e0b6663/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5e0b6663/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/db/ip/sld5e0b6663/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5e0b6663/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/db/ip/sld5e0b6663/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5e0b6663/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/db/ip/sld5e0b6663/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5e0b6663/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/db/ip/sld5e0b6663/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld5e0b6663/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/db/ip/sld5e0b6663/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/db/ip/sld5e0b6663/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5e0b6663/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/db/ip/sld5e0b6663/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 46 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 18 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sw[3]" File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv Line: 6
    Warning (15610): No output dependent on input pin "sw[4]" File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv Line: 6
    Warning (15610): No output dependent on input pin "sw[5]" File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv Line: 6
    Warning (15610): No output dependent on input pin "sw[6]" File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv Line: 6
    Warning (15610): No output dependent on input pin "sw[7]" File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv Line: 6
    Warning (15610): No output dependent on input pin "sw[8]" File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv Line: 6
    Warning (15610): No output dependent on input pin "sw[9]" File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv Line: 6
    Warning (15610): No output dependent on input pin "sw[10]" File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv Line: 6
    Warning (15610): No output dependent on input pin "sw[11]" File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv Line: 6
    Warning (15610): No output dependent on input pin "sw[12]" File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv Line: 6
    Warning (15610): No output dependent on input pin "sw[13]" File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv Line: 6
    Warning (15610): No output dependent on input pin "sw[14]" File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv Line: 6
    Warning (15610): No output dependent on input pin "sw[15]" File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv Line: 6
    Warning (15610): No output dependent on input pin "sw[16]" File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv Line: 6
    Warning (15610): No output dependent on input pin "sw[17]" File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv Line: 6
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv Line: 7
    Warning (15610): No output dependent on input pin "KEY[2]" File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv Line: 7
    Warning (15610): No output dependent on input pin "KEY[3]" File: /home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv Line: 7
Info (21057): Implemented 838 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 27 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 769 logic cells
    Info (21064): Implemented 12 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 1279 megabytes
    Info: Processing ended: Mon Aug 19 14:11:35 2019
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:00:50


