Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Oct 13 14:55:35 2020
| Host         : nyengele-NUC8i7HNK running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_control_sets -verbose -file conv_3_3_wrapper_control_sets_placed.rpt
| Design       : conv_3_3_wrapper
| Device       : xczu7ev
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   567 |
|    Minimum number of control sets                        |   567 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   742 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   567 |
| >= 0 to < 4        |   192 |
| >= 4 to < 6        |    49 |
| >= 6 to < 8        |    40 |
| >= 8 to < 10       |    32 |
| >= 10 to < 12      |    12 |
| >= 12 to < 14      |    19 |
| >= 14 to < 16      |     9 |
| >= 16              |   214 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1226 |          319 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             699 |          325 |
| Yes          | No                    | No                     |            3802 |          435 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            6647 |         1030 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                                                                                                                      Enable Signal                                                                                                                      |                                                                                                              Set/Reset Signal                                                                                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                           |                1 |              1 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                           |                1 |              1 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                           |                1 |              1 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                           |                1 |              1 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                    |                2 |              2 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/conv_3_3_0/inst/Block_proc75_U0/regslice_both_arg_in0_V_data_V_U/obuf_inst/E[0]                                                                                                                                                              | conv_3_3_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_mm2s0                                                                                                |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/mm2s_soft_reset_done0                                                                                                                                                                     |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/conv_3_3_0/inst/val_assign_channel_U/mOutPtr[1]_i_1__7_n_0                                                                                                                                                                                   | conv_3_3_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                        |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                               | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_s2mm0                                                                                                |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                        |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                        | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                        |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/arb_stall_r_reg_2[0]                                                                                                                                                           | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/conv_3_3_0/inst/arg_out_data_values_s_U/mOutPtr[1]_i_1__4_n_0                                                                                                                                                                                | conv_3_3_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/conv_3_3_0/inst/arg_out_tlast_values_U/mOutPtr[1]_i_1__5_n_0                                                                                                                                                                                 | conv_3_3_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                             | conv_3_3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                      |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/ld_btt_cntr_reg10                                                   |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                         |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/conv_3_3_0/inst/start_for_unoptimdEe_U/E[0]                                                                                                                                                                                                  | conv_3_3_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                        | conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                        |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/conv_3_3_0/inst/arg_out_tlast_values_U/E[0]                                                                                                                                                                                                  | conv_3_3_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/conv_3_3_0/inst/start_for_unoptimdEe_U/mOutPtr[1]_i_1_n_0                                                                                                                                                                                    | conv_3_3_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                2 |              2 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/conv_3_3_0/inst/read_1_U0/E[0]                                                                                                                                                                                                               | conv_3_3_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/conv_3_3_0/inst/p_s_U/mOutPtr[1]_i_1__9_n_0                                                                                                                                                                                                  | conv_3_3_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                        |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                        |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                              | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/conv_3_3_0/inst/val_assign_1_channel_U/mOutPtr[1]_i_1__6_n_0                                                                                                                                                                                 | conv_3_3_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                   | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                         |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rresp_i[1]_i_1_n_0                                                                                                                     | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i                                                                                                                                | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i[1]_i_1_n_0                                                                                                        |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_state                                                                                                                                      | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                                                                     | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                         |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_r_pointer[1]_i_1_n_0                                                                                                                       | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[2].srl_nx1/shift                                                                                                              |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.load_mesg                                                                                                                |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/E[0]                                                                                                                                   | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                         |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_si_handler/arb_stall_r_reg_2[0]                                                                                                                                                           | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                   | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                         |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                                                                     | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                         |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/soft_reset_clr                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                        |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                         | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[2]_i_1_n_0                                                                                                |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                        |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                        |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                         | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                                                                                                |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                               |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                             | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                             | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                2 |              2 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_d1_i_1_n_0                                                                                                                                              |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[1]_i_1_n_0                                                                                                                                       |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en           | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]            |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                       |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                    |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/is_zero_r_reg_1                                                                          |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.updt_sts_reg_0[0]                                                                                  | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_queue_empty0                                                                                                          |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                               |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                         |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg                                                                             |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/E[0]                                                                                                                                                                             | conv_3_3_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                      |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/E[0]                                                                                                                   | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr2_queue_empty0                                                                                                          |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                              | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[1]_i_1_n_0                                                                                                                  |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |                2 |              2 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                        | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              2 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                        | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_eop_sent_reg_reg[0]                                              |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                        | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                             |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                        | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                             |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                   | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]  |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_1[0]                                                                                                     | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_empty0                                                                                                           |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_0[0]                                                                                                      | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_queue_empty0                                                                                                           |                2 |              2 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/FSM_sequential_mm2s_cs[1]_i_2_n_0                                                                                         | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                        |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                             |                2 |              2 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                               |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                2 |              2 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                2 |              2 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                2 |              2 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                    |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.aresetn_d_reg[0]_0                                                                                |                2 |              2 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/b_reg/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                    |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/conv_3_3_0/inst/p_0_U/mOutPtr[1]_i_1__8_n_0                                                                                                                                                                                                  | conv_3_3_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                               | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/queue_empty2_new0                                                                                                                                       |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_empty_new0                                                                                                                                                           |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0             |                                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                1 |              2 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                              | conv_3_3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1[0]                                                                                    | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                         |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                              | conv_3_3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                2 |              3 |         1.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                              | conv_3_3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                  | conv_3_3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                2 |              3 |         1.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__2_n_0                                                                                                                           | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                             | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1__0_n_0                                                                                                                      |                2 |              3 |         1.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                  | conv_3_3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/E[0]                                                                                                                         | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                             | conv_3_3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_wr_fifo                                                                                                                     |                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                          |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/E[0]                                                                                                                   | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/GEN_ASYNC_RESET.scndry_resetn_reg[0]                                                                                                                    |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                       | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                                                             | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/state                                                                                                                                                                            | conv_3_3_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/state                                                                                                                                                                             | conv_3_3_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                          | conv_3_3_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/state                                                                                                                                                                             | conv_3_3_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                 | conv_3_3_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                    |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/state                                                                                                                                                                       | conv_3_3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/state                                                                                                                                                                             | conv_3_3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/state                                                                                                                                                                       | conv_3_3_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                       | conv_3_3_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                             |                2 |              3 |         1.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/state                                                                                                                                                                            | conv_3_3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                 | conv_3_3_i/smartconnect_0/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                                                    |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                    |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                    |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                       | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                         | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                         |                2 |              3 |         1.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                             | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/s_axi_rvalid                                                                                                                                                                      | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_coelsc_tag_reg1                                                                                             |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                          | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                                                             | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                             | conv_3_3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_SOF_QUEUE_MODE.sof_count[2]_i_1_n_0                                                                                | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                        |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                                                            | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                       | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                2 |              3 |         1.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.desc_update_done_reg_1[0]                                                                          | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                  |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                            | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                       | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                2 |              3 |         1.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_pipelined.mesg_reg_reg[2]                                                     | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                          |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg14_out                                                                                                                                         | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                           |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__0_n_0                                                                                                                           | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_incr                                                                                                                                      | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                2 |              3 |         1.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_state                                                                                                                                      | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                3 |              3 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i    |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |              3 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |              3 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i  |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |              3 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                3 |              3 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |              3 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |              3 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |              3 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/axis_dwidth_converter_1/inst/areset_r                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                3 |              3 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                3 |              3 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                         |                3 |              3 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                                                                                                     | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                3 |              3 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                2 |              3 |         1.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                         |                2 |              4 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                      |                3 |              4 |         1.33 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                       | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                1 |              4 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/axis_dwidth_converter_0/inst/areset_r                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                    | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                         |                3 |              4 |         1.33 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              4 |         1.33 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                              |                1 |              4 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              4 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                4 |              4 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                3 |              4 |         1.33 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask[3]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                         | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                   |                1 |              4 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |              4 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                          |                2 |              4 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_pointer[3]_i_1_n_0                                                                                                                         | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                2 |              4 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                  | conv_3_3_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                             |                2 |              4 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                            |                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                         | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                |                1 |              4 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                         |                1 |              4 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                  | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                2 |              4 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                      |                3 |              4 |         1.33 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_reg_full_reg_0[0]                                                                                                                              | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                1 |              4 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[3]_i_1_n_0                                                                                                                       | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                2 |              4 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_data2mstr_cmd_ready                                                                                                      | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                  |                1 |              4 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.rdy_back_reg                                                                                                        |                1 |              4 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                    | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                1 |              4 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                               | conv_3_3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |              4 |         1.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                        | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                1 |              4 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              4 |         1.33 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                  | conv_3_3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                            | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr[3]_i_1_n_0                                                                                            |                1 |              4 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                  | conv_3_3_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                    |                1 |              5 |         5.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              5 |         1.25 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/state_reg[s_ready_i]_0[0]                                                                                                                                                        | conv_3_3_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                    |                1 |              5 |         5.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1096]_0[0]                                                                                                                                                        | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                1 |              5 |         5.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                3 |              5 |         1.67 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                |                3 |              5 |         1.67 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                          | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                             |                2 |              5 |         2.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                        | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                3 |              5 |         1.67 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                  | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                    |                1 |              5 |         5.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_0[0]                                                                                                                                                        | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                    |                1 |              5 |         5.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                    | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                2 |              5 |         2.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[154]_i_1_n_0                                                                             |                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                  | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                2 |              5 |         2.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i_reg[1096]_0[0]                                                                                                                                                        | conv_3_3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                      |                1 |              5 |         5.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                             | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                               |                1 |              5 |         5.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              5 |         1.25 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/conv_3_3_0/inst/unoptimized_conv_3_3_U0/ap_CS_fsm_reg[10]_0[0]                                                                                                                                                                               | conv_3_3_i/conv_3_3_0/inst/unoptimized_conv_3_3_U0/hw_output_s0_x_v32_a_reg_2090                                                                                                                                                           |                1 |              6 |         6.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                | conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                     | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                          |                2 |              6 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                1 |              6 |         6.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                3 |              6 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                2 |              6 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                2 |              6 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              6 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                     | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                          |                2 |              6 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                       | conv_3_3_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                             |                2 |              6 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/conv_3_3_0/inst/unoptimized_conv_3_3_U0/hw_input_global_wrap_2_reg_1860                                                                                                                                                                      |                                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/conv_3_3_0/inst/unoptimized_conv_3_3_U0/ap_CS_fsm_state5                                                                                                                                                                                     |                                                                                                                                                                                                                                            |                3 |              6 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                           | conv_3_3_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/conv_3_3_0/inst/unoptimized_conv_3_3_U0/ap_CS_fsm_state4                                                                                                                                                                                     |                                                                                                                                                                                                                                            |                4 |              6 |         1.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                3 |              6 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1                                                                                                       |                4 |              6 |         1.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                2 |              6 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                          | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                            |                2 |              6 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/conv_3_3_0/inst/unoptimized_conv_3_3_U0/ap_NS_fsm1                                                                                                                                                                                           | conv_3_3_i/conv_3_3_0/inst/unoptimized_conv_3_3_U0/ap_NS_fsm13_out                                                                                                                                                                         |                3 |              6 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                       | conv_3_3_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                             |                1 |              6 |         6.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/conv_3_3_0/inst/unoptimized_conv_3_3_U0/hw_output_s0_x_v32_a_reg_2090                                                                                                                                                                        |                                                                                                                                                                                                                                            |                5 |              6 |         1.20 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg        | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_coelsc_tag_reg0                                                               |                2 |              6 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_1_n_0                                                                                                                           | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                4 |              7 |         1.75 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                5 |              7 |         1.40 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/conv_3_3_0/inst/unoptimized_conv_3_3_U0/hw_input_global_wrap_U/unoptimized_conv_bkb_ram_U/WEA[0]                                                                                                                                             | conv_3_3_i/conv_3_3_0/inst/unoptimized_conv_3_3_U0/hw_input_global_wrap_2_reg_1860                                                                                                                                                         |                2 |              7 |         3.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/conv_3_3_0/inst/unoptimized_conv_3_3_U0/ap_CS_fsm_state2                                                                                                                                                                                     |                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              7 |         1.75 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                            | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                               |                3 |              7 |         2.33 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              7 |         1.75 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                              | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                2 |              7 |         3.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              7 |         2.33 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                5 |              7 |         1.40 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              7 |         1.75 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/conv_3_3_0/inst/unoptimized_conv_3_3_U0/hw_input_global_wrap_U/unoptimized_conv_bkb_ram_U/hw_input_global_wrap_2_reg_186_reg[4]                                                                                                              | conv_3_3_i/conv_3_3_0/inst/unoptimized_conv_3_3_U0/hw_input_global_wrap_1_reg_175                                                                                                                                                          |                2 |              7 |         3.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                5 |              7 |         1.40 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                5 |              7 |         1.40 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                            |                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              8 |         2.67 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                               | conv_3_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[0][0]                                                                                       |                3 |              8 |         2.67 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqthresh_wren_reg_0[0]                                                                                                                                             | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |                3 |              8 |         2.67 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[3]                                                                                                                                                               | conv_3_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                      |                2 |              8 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              8 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              8 |         2.67 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                      | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                2 |              8 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              8 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                      | conv_3_3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                      |                2 |              8 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/s_axi_rvalid                                                                                                                                                                      | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_rvalid_0[0]                                                                                                                                                       |                4 |              8 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                   | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                3 |              8 |         2.67 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                       | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                |                2 |              8 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0[0]                                                                          | conv_3_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                 |                3 |              8 |         2.67 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/E[0]                                                                                                                                                              | conv_3_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                 |                3 |              8 |         2.67 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                   | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                2 |              8 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                           |                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                   |                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                              | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                         |                1 |              8 |         8.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                6 |              8 |         1.33 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                                                           | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                3 |              8 |         2.67 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqthresh_wren_reg_0[0]                                                                                                                                             | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |                3 |              8 |         2.67 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf              | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                2 |              9 |         4.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                2 |              9 |         4.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                5 |              9 |         1.80 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                4 |              9 |         2.25 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/ch1_dly_fast_cnt0                                                                                                                                      |                3 |              9 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                         | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                3 |              9 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                         |                                                                                                                                                                                                                                            |                1 |              9 |         9.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                      |                3 |              9 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                     | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg  |                2 |              9 |         4.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                3 |              9 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              9 |         2.25 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                           |                                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[9]_i_1_n_0                                                                                                                         | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                2 |             10 |         5.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                     | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                |                7 |             10 |         1.43 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[154]_i_1_n_0                                                                             |                                                                                                                                                                                                                                            |                6 |             10 |         1.67 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[9]_i_1_n_0                                                                                                                            | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                5 |             10 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                6 |             10 |         1.67 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                     |                                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_3[0]                                                                                                    |                2 |             10 |         5.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                              |                                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt                                                                                                                                        | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[10]_i_1_n_0                                                                                                               |                5 |             11 |         2.20 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt[10]_i_1_n_0                                                                                                                            | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                6 |             11 |         1.83 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[10]_i_1_n_0                                                                                                                            | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                3 |             11 |         3.67 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                 | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |             12 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                 | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |             12 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                     | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |             12 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                5 |             12 |         2.40 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                             | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                5 |             12 |         2.40 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                2 |             12 |         6.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                7 |             12 |         1.71 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                           | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                6 |             12 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |             12 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                           | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |             12 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                     | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |             12 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                 | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                6 |             12 |         2.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                     | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |             12 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                 | conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |             12 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                             | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                5 |             12 |         2.40 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                     | conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |             12 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                   | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |             13 |         4.33 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                               | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |                4 |             13 |         3.25 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[3]                                                                                                                                                               | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |                7 |             13 |         1.86 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                           |                                                                                                                                                                                                                                            |                2 |             14 |         7.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                              |                                                                                                                                                                                                                                            |                4 |             14 |         3.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                           | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                6 |             14 |         2.33 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                4 |             14 |         3.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                6 |             15 |         2.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                              | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                3 |             15 |         5.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                     |                2 |             15 |         7.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                   | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                4 |             15 |         3.75 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                        | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                4 |             15 |         3.75 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/conv_3_3_0/inst/p_0_U/internal_empty_n_reg_0                                                                                                                                                                                                 | conv_3_3_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                |                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf              |                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             16 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                |                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/conv_3_3_0/inst/read_1_U0/ap_done_reg_reg_0                                                                                                                                                                                                  | conv_3_3_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                                                 |                                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                |                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[31]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0                                                                                     | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |                6 |             16 |         2.67 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0                                                                                     | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |                5 |             16 |         3.20 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/Q[0]                                                                                                                                                                     |                                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                   | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |                4 |             16 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                   | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |                2 |             16 |         8.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_all_idle                                                                                                             | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                1 |             16 |        16.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data                                                                                                                                                              |                                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                |                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                               |                                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                      |                                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0                                                                                                                   | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                5 |             16 |         3.20 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0                                                                                                                   | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                6 |             16 |         2.67 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                                                       |                                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                                                       |                                                                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/conv_3_3_0/inst/Block_proc75_U0/regslice_both_arg_in0_V_data_V_U/obuf_inst/odata_reg[16]_0                                                                                                                                                   | conv_3_3_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s2mm_all_idle                                                                                                                                                        | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                1 |             16 |        16.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                            |                4 |             16 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/conv_3_3_0/inst/Block_proc7476_U0/regslice_both_arg_out_V_data_V_U/ibuf_inst/ireg01_out                                                                                                                                                      | conv_3_3_i/conv_3_3_0/inst/Block_proc7476_U0/regslice_both_arg_out_V_data_V_U/obuf_inst/SR[0]                                                                                                                                              |                7 |             17 |         2.43 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/conv_3_3_0/inst/Block_proc7476_U0/regslice_both_arg_out_V_data_V_U/obuf_inst/odata[15]_i_2_n_0                                                                                                                                               | conv_3_3_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                6 |             17 |         2.83 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/conv_3_3_0/inst/Block_proc75_U0/regslice_both_arg_in0_V_data_V_U/obuf_inst/odata[16]_i_1__0_n_0                                                                                                                                              | conv_3_3_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |             17 |         5.67 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                       |                                                                                                                                                                                                                                            |                2 |             17 |         8.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/conv_3_3_0/inst/Block_proc75_U0/regslice_both_arg_in0_V_data_V_U/ibuf_inst/ireg01_out                                                                                                                                                        | conv_3_3_i/conv_3_3_0/inst/Block_proc75_U0/regslice_both_arg_in0_V_data_V_U/obuf_inst/odata_reg[16]_1[0]                                                                                                                                   |                4 |             17 |         4.25 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_si_handler/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                            |                8 |             18 |         2.25 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                              | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                        |                3 |             18 |         6.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][9][userdata][7]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                            |                3 |             18 |         6.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                            |                6 |             18 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][9][userdata][7]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                            |                5 |             18 |         3.60 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/conv_3_3_0/inst/unoptimized_conv_3_3_U0/ap_CS_fsm_state6                                                                                                                                                                                     |                                                                                                                                                                                                                                            |                7 |             22 |         3.14 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                |               12 |             23 |         1.92 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                         | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                6 |             24 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                     | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |               10 |             24 |         2.40 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                     | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                5 |             24 |         4.80 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                    | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                5 |             24 |         4.80 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                    | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                7 |             24 |         3.43 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                         | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                6 |             24 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                    | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                5 |             24 |         4.80 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                    | conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                8 |             24 |         3.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                        |                9 |             25 |         2.78 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                            | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             25 |         6.25 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                               |                                                                                                                                                                                                                                            |                2 |             26 |        13.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                    | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |               16 |             26 |         1.62 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[4]_0[0]                                                                                                                                      | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |               14 |             26 |         1.86 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                         | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |               11 |             26 |         2.36 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                              | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |                4 |             26 |         6.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0                                                                                                                       | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |               13 |             27 |         2.08 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0_n_0                                                                                                                    | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |               11 |             27 |         2.45 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                8 |             28 |         3.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                   |                                                                                                                                                                                                                                            |                2 |             28 |        14.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[6]                                                                                                                                                                  | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |                7 |             28 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/conv_3_3_0/inst/unoptimized_conv_3_3_U0/ap_CS_fsm_state7                                                                                                                                                                                     |                                                                                                                                                                                                                                            |                8 |             29 |         3.62 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                        |                                                                                                                                                                                                                                            |                2 |             29 |        14.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                              | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                     |                6 |             30 |         5.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                            | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                9 |             30 |         3.33 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                                    | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                        |                3 |             30 |        10.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1_n_0                                                  | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                        |               11 |             31 |         2.82 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_0[0]                                                                                                      | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |                5 |             31 |         6.20 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |                5 |             31 |         6.20 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0                                                                                                  | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |               13 |             32 |         2.46 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/p_0_in__0[95]                                                                                                                                | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |               24 |             32 |         1.33 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data                                                                                                                                                              |                                                                                                                                                                                                                                            |                4 |             32 |         8.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/conv_3_3_0/inst/arg_in0_hwstream_val_U/U_fifo_w16_d2_A_ram/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[51]_i_1_n_0                                                                               |                                                                                                                                                                                                                                            |               14 |             32 |         2.29 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                  |                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/conv_3_3_0/inst/p_0_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                                        |                                                                                                                                                                                                                                            |               12 |             32 |         2.67 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                              |                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/conv_3_3_0/inst/Block_proc75_U0/regslice_both_arg_in0_V_data_V_U/obuf_inst/internal_full_n_reg_0[0]                                                                                                                                          |                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.updt_sts_reg_0[0]                                                                                  | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |               10 |             32 |         3.20 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                        |                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0             | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1_n_0                                                                                            |                4 |             32 |         8.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[51]_i_1_n_0                                                                               |                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                    |                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0                                                                                                     | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |               15 |             32 |         2.13 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in_0                                                                                                                                                                             | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |               10 |             32 |         3.20 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/conv_3_3_0/inst/unoptimized_conv_3_3_U0/ap_CS_fsm_reg[10]_0[0]                                                                                                                                                                               |                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/msbnxtdesc_tready                                                                                                                                                                    | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |               20 |             32 |         1.60 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/p_0_in__0[63]                                                                                                                                | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |               24 |             32 |         1.33 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/p_0_in__0[31]                                                                                                                                | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |               24 |             32 |         1.33 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/conv_3_3_0/inst/val_assign_channel_U/U_fifo_w16_d2_A_ram/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                            |               13 |             32 |         2.46 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                               | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |               10 |             32 |         3.20 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                       | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                |               15 |             32 |         2.13 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/p_0_in__0[127]                                                                                                                               | conv_3_3_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |               24 |             32 |         1.33 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_d12                                                                                                                                                                  | conv_3_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                     |               14 |             32 |         2.29 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                               | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |               10 |             32 |         3.20 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |               10 |             35 |         3.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                            | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |               10 |             35 |         3.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                        | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                             |               10 |             35 |         3.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                                                                            |               14 |             35 |         2.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                            |               19 |             35 |         1.84 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                            |               14 |             35 |         2.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                                                                            |               19 |             35 |         1.84 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_si_handler/arb_stall_r_reg_1                                                                                                                                                              |                                                                                                                                                                                                                                            |                7 |             36 |         5.14 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_si_handler/arb_stall_r_reg_0                                                                                                                                                              |                                                                                                                                                                                                                                            |                6 |             36 |         6.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/arb_stall_r_reg_0                                                                                                                                                              |                                                                                                                                                                                                                                            |                8 |             36 |         4.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/arb_stall_r_reg_1                                                                                                                                                              |                                                                                                                                                                                                                                            |                9 |             36 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                        |                                                                                                                                                                                                                                            |               10 |             36 |         3.60 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                        |                                                                                                                                                                                                                                            |                9 |             36 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                       | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |               10 |             37 |         3.70 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                                                                            |                6 |             37 |         6.17 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                            |               10 |             37 |         3.70 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                                                                            |               10 |             37 |         3.70 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                            |                6 |             37 |         6.17 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                             | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                        |               10 |             37 |         3.70 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                   | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                8 |             41 |         5.12 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                               | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                8 |             41 |         5.12 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                8 |             42 |         5.25 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/conv_3_3_0/inst/unoptimized_conv_3_3_U0/ap_CS_fsm_state9                                                                                                                                                                                     |                                                                                                                                                                                                                                            |                6 |             45 |         7.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                        |               18 |             47 |         2.61 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                              | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                            |                8 |             52 |         6.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_1[0]                                                                                                     | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |               18 |             58 |         3.22 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/E[0]                                                                                                                   | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |               18 |             58 |         3.22 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0                                                                                                                     | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |               27 |             58 |         2.15 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0                                                                                                                     | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |               25 |             58 |         2.32 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg0                                                                                                                       | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |               19 |             58 |         3.05 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                               | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |               17 |             58 |         3.41 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_valid_reg_0                                                                                                                              | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                        |               17 |             58 |         3.41 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |               24 |             58 |         2.42 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[5]_0[0]                                                                                                                                      | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |               17 |             58 |         3.41 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[6]                                                                                                                                                               | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |               18 |             58 |         3.22 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0[0]                                                                                                                 | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |               20 |             58 |         2.90 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                               | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                        |               16 |             58 |         3.62 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |               21 |             58 |         2.76 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cs_reg[0]_0[0]                                                                                                                                                         | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |               26 |             58 |         2.23 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tvalid_reg_0[0]                                                                                                                                      | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                |               13 |             59 |         4.54 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/E[0]                                                                                                                                    | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |               20 |             59 |         2.95 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tvalid_reg_0[0]                                                                                                                     | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                |               11 |             60 |         5.45 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                     | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                              |               16 |             62 |         3.88 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                     | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/SR[0]                                                                                                              |               12 |             63 |         5.25 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                             | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                    |               10 |             63 |         6.30 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg14_out                                                                                                                                         | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |               19 |             64 |         3.37 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                  |                                                                                                                                                                                                                                            |               11 |             64 |         5.82 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                            |               11 |             64 |         5.82 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                  |                                                                                                                                                                                                                                            |               11 |             64 |         5.82 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                |                                                                                                                                                                                                                                            |               11 |             64 |         5.82 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                       |                                                                                                                                                                                                                                            |               11 |             65 |         5.91 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                            |               11 |             65 |         5.91 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                       |                                                                                                                                                                                                                                            |               11 |             65 |         5.91 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_addr_reg1_out                                                                                                          | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                    |               12 |             65 |         5.42 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                     |                                                                                                                                                                                                                                            |               11 |             65 |         5.91 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___0_n_0                                                                                             |                                                                                                                                                                                                                                            |               10 |             65 |         6.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                            |                                                                                                                                                                                                                                            |               10 |             65 |         6.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg16_out                                                                                                              | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2[0]                                                                                                    |               10 |             66 |         6.60 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                  | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                    |               11 |             68 |         6.18 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___0_n_0                                                                                             |                                                                                                                                                                                                                                            |               10 |             68 |         6.80 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                            |                                                                                                                                                                                                                                            |               10 |             68 |         6.80 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                                                                            |               12 |             71 |         5.92 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                      |                                                                                                                                                                                                                                            |               10 |             71 |         7.10 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                  |                                                                                                                                                                                                                                            |               14 |             71 |         5.07 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                            |               12 |             71 |         5.92 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                                                                            |               10 |             71 |         7.10 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                            |                5 |             71 |        14.20 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                            |               14 |             71 |         5.07 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                       |                                                                                                                                                                                                                                            |               12 |             72 |         6.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                     |                                                                                                                                                                                                                                            |               12 |             72 |         6.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                  |                                                                                                                                                                                                                                            |               15 |             72 |         4.80 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                            |               15 |             72 |         4.80 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                            |                5 |             72 |        14.40 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                       | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                      |               14 |             73 |         5.21 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                     |                                                                                                                                                                                                                                            |               12 |             73 |         6.08 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                       |                                                                                                                                                                                                                                            |               12 |             73 |         6.08 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                               | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                 |                7 |             74 |        10.57 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                         | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[63]_i_1__2_n_0                                                                                                                   |                6 |             75 |        12.50 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                            |                                                                                                                                                                                                                                            |               12 |             76 |         6.33 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___0_n_0                                                                                             |                                                                                                                                                                                                                                            |               12 |             76 |         6.33 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                            |                                                                                                                                                                                                                                            |               14 |             78 |         5.57 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___0_n_0                                                                                             |                                                                                                                                                                                                                                            |               15 |             78 |         5.20 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |               25 |             80 |         3.20 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |               11 |             87 |         7.91 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                    | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |               23 |             91 |         3.96 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                          | conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |               23 |             92 |         4.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |               12 |             94 |         7.83 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |               11 |            121 |        11.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |               12 |            121 |        10.08 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |               11 |            121 |        11.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |               11 |            121 |        11.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                            |               24 |            131 |         5.46 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                            |               24 |            131 |         5.46 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               15 |            141 |         9.40 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               13 |            141 |        10.85 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                                                                            |                9 |            144 |        16.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                                                                            |                9 |            144 |        16.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                                                                            |                9 |            144 |        16.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                                                                            |                9 |            144 |        16.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                                                                            |                9 |            144 |        16.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                                                                            |                9 |            144 |        16.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                            |               19 |            145 |         7.63 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                            |               19 |            145 |         7.63 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                   | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               12 |            146 |        12.17 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/E[0]                                                                                                                                                                 | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit20_out                                                                                                                                                          |               52 |            149 |         2.87 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                               | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit20_out                                                                                                                                                          |               54 |            149 |         2.76 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               13 |            151 |        11.62 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/FSM_sequential_mm2s_cs_reg[1][0]                | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1[0]                                                                                                                                     |               57 |            151 |         2.65 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                | conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1[0]                                                                                                                                     |               57 |            151 |         2.65 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               16 |            154 |         9.62 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               15 |            154 |        10.27 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                            |               11 |            176 |        16.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                            |               11 |            176 |        16.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                            |               11 |            176 |        16.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                            |               11 |            176 |        16.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                            |               12 |            192 |        16.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                            |               12 |            192 |        16.00 |
|  conv_3_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                            |              320 |           1229 |         3.84 |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


