Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Mar  8 15:36:40 2022
| Host         : DESKTOP-IFL7HB3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.457        0.000                      0                 2639        0.076        0.000                      0                 2639        4.020        0.000                       0                   925  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.457        0.000                      0                 2639        0.076        0.000                      0                 2639        4.020        0.000                       0                   925  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.457ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/mem_reg/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 3.992ns (57.681%)  route 2.929ns (42.319%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         1.683     2.977    design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/ap_clk
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.431 r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/mem_reg/DOBDO[1]
                         net (fo=1, routed)           1.172     6.603    design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/int_bias_q0[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.727 r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/mem_reg_i_71/O
                         net (fo=1, routed)           0.000     6.727    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_1[1]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.260 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.260    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_55_n_3
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_54/CO[3]
                         net (fo=1, routed)           0.000     7.377    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_54_n_3
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.494    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_53_n_3
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.809 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_52/O[3]
                         net (fo=2, routed)           0.932     8.741    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/add_ln39_fu_215_p2[15]
    SLICE_X33Y85         LUT2 (Prop_lut2_I1_O)        0.332     9.073 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_35/O
                         net (fo=1, routed)           0.825     9.898    design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/DIBDI[7]
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/mem_reg/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         1.516    12.695    design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/ap_clk
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/mem_reg/CLKBWRCLK
                         clock pessimism              0.263    12.958    
                         clock uncertainty           -0.154    12.804    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                     -0.449    12.355    design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/mem_reg
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                  2.457    

Slack (MET) :             2.609ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/mem_reg/DIBDI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.770ns  (logic 3.762ns (55.571%)  route 3.008ns (44.429%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         1.683     2.977    design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/ap_clk
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.431 r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/mem_reg/DOBDO[1]
                         net (fo=1, routed)           1.172     6.603    design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/int_bias_q0[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.727 r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/mem_reg_i_71/O
                         net (fo=1, routed)           0.000     6.727    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_1[1]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.260 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.260    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_55_n_3
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.575 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_54/O[3]
                         net (fo=1, routed)           0.995     8.570    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/add_ln39_fu_215_p2[7]
    SLICE_X32Y84         LUT2 (Prop_lut2_I1_O)        0.336     8.906 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_27/O
                         net (fo=2, routed)           0.842     9.747    design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/DIBDI[15]
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/mem_reg/DIBDI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         1.516    12.695    design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/ap_clk
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/mem_reg/CLKBWRCLK
                         clock pessimism              0.263    12.958    
                         clock uncertainty           -0.154    12.804    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[23])
                                                     -0.448    12.356    design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/mem_reg
  -------------------------------------------------------------------
                         required time                         12.356    
                         arrival time                          -9.747    
  -------------------------------------------------------------------
                         slack                                  2.609    

Slack (MET) :             2.609ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/mem_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.770ns  (logic 3.762ns (55.572%)  route 3.008ns (44.428%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         1.683     2.977    design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/ap_clk
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.431 r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/mem_reg/DOBDO[1]
                         net (fo=1, routed)           1.172     6.603    design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/int_bias_q0[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.727 r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/mem_reg_i_71/O
                         net (fo=1, routed)           0.000     6.727    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_1[1]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.260 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.260    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_55_n_3
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.575 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_54/O[3]
                         net (fo=1, routed)           0.995     8.570    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/add_ln39_fu_215_p2[7]
    SLICE_X32Y84         LUT2 (Prop_lut2_I1_O)        0.336     8.906 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_27/O
                         net (fo=2, routed)           0.841     9.747    design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/DIBDI[15]
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/mem_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         1.516    12.695    design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/ap_clk
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/mem_reg/CLKBWRCLK
                         clock pessimism              0.263    12.958    
                         clock uncertainty           -0.154    12.804    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                     -0.448    12.356    design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/mem_reg
  -------------------------------------------------------------------
                         required time                         12.356    
                         arrival time                          -9.747    
  -------------------------------------------------------------------
                         slack                                  2.609    

Slack (MET) :             2.657ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/mem_reg/DIBDI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 3.995ns (59.445%)  route 2.725ns (40.555%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         1.683     2.977    design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/ap_clk
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.431 r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/mem_reg/DOBDO[1]
                         net (fo=1, routed)           1.172     6.603    design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/int_bias_q0[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.727 r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/mem_reg_i_71/O
                         net (fo=1, routed)           0.000     6.727    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_1[1]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.260 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.260    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_55_n_3
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_54/CO[3]
                         net (fo=1, routed)           0.000     7.377    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_54_n_3
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.494    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_53_n_3
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.809 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_52/O[3]
                         net (fo=2, routed)           0.953     8.762    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/add_ln39_fu_215_p2[15]
    SLICE_X33Y85         LUT3 (Prop_lut3_I1_O)        0.335     9.097 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_19__0/O
                         net (fo=1, routed)           0.601     9.698    design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/DIBDI[23]
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/mem_reg/DIBDI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         1.516    12.695    design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/ap_clk
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/mem_reg/CLKBWRCLK
                         clock pessimism              0.263    12.958    
                         clock uncertainty           -0.154    12.804    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[31])
                                                     -0.449    12.355    design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/mem_reg
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                          -9.698    
  -------------------------------------------------------------------
                         slack                                  2.657    

Slack (MET) :             2.807ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_2_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.321ns  (logic 0.966ns (15.282%)  route 5.355ns (84.718%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         1.691     2.985    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X27Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y87         FDRE (Prop_fdre_C_Q)         0.419     3.404 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=17, routed)          0.795     4.199    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[37]
    SLICE_X26Y87         LUT3 (Prop_lut3_I0_O)        0.299     4.498 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.815     5.313    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1_n_0
    SLICE_X32Y87         LUT6 (Prop_lut6_I2_O)        0.124     5.437 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[5]_INST_0/O
                         net (fo=5, routed)           0.720     6.157    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/s_axi_control_ARADDR[3]
    SLICE_X34Y90         LUT5 (Prop_lut5_I0_O)        0.124     6.281 r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_i_4__0/O
                         net (fo=19, routed)          3.026     9.306    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/ADDRARDADDR[3]
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_2_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         1.539    12.718    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/ap_clk
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_2_0/CLKARDCLK
                         clock pessimism              0.115    12.833    
                         clock uncertainty           -0.154    12.679    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    12.113    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_2_0
  -------------------------------------------------------------------
                         required time                         12.113    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  2.807    

Slack (MET) :             2.897ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_2_2/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 0.934ns (14.901%)  route 5.334ns (85.099%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         1.692     2.986    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X27Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDRE (Prop_fdre_C_Q)         0.456     3.442 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=30, routed)          0.499     3.941    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[1]
    SLICE_X26Y88         LUT2 (Prop_lut2_I0_O)        0.150     4.091 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=44, routed)          0.647     4.738    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/s_axi_control_ARVALID
    SLICE_X29Y92         LUT5 (Prop_lut5_I1_O)        0.328     5.066 r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_0_0_i_3/O
                         net (fo=16, routed)          4.188     9.254    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/int_weights_address1[12]
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_2_2/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         1.563    12.742    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/ap_clk
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_2_2/CLKARDCLK
                         clock pessimism              0.129    12.871    
                         clock uncertainty           -0.154    12.717    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    12.151    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_2_2
  -------------------------------------------------------------------
                         required time                         12.151    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                  2.897    

Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_2_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 1.465ns (24.035%)  route 4.630ns (75.965%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         1.645     2.939    design_1_i/nnlayer_0/inst/ap_clk
    SLICE_X39Y84         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_ap_start_reg_reg/Q
                         net (fo=99, routed)          1.253     4.648    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/flow_control_loop_pipe_sequential_init_U/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_ap_start_reg
    SLICE_X41Y82         LUT4 (Prop_lut4_I0_O)        0.124     4.772 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/flow_control_loop_pipe_sequential_init_U/add_ln37_fu_144_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     4.772    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/flow_control_loop_pipe_sequential_init_U_n_67
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.304 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/add_ln37_fu_144_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.304    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/add_ln37_fu_144_p2_carry_n_3
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.418 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/add_ln37_fu_144_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.418    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/add_ln37_fu_144_p2_carry__0_n_3
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.657 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/add_ln37_fu_144_p2_carry__1/O[2]
                         net (fo=16, routed)          3.377     9.034    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_weights_address0[9]
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_2_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         1.538    12.717    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/ap_clk
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_2_0/CLKBWRCLK
                         clock pessimism              0.115    12.832    
                         clock uncertainty           -0.154    12.678    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.744    11.934    design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_2_0
  -------------------------------------------------------------------
                         required time                         11.934    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  2.900    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/mem_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 3.851ns (59.742%)  route 2.595ns (40.258%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         1.683     2.977    design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/ap_clk
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.431 r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/mem_reg/DOBDO[1]
                         net (fo=1, routed)           1.172     6.603    design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/int_bias_q0[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.727 r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/mem_reg_i_71/O
                         net (fo=1, routed)           0.000     6.727    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_1[1]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.260 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.260    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_55_n_3
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_54/CO[3]
                         net (fo=1, routed)           0.000     7.377    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_54_n_3
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.700 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_53/O[1]
                         net (fo=2, routed)           0.689     8.389    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/add_ln39_fu_215_p2[9]
    SLICE_X33Y85         LUT2 (Prop_lut2_I1_O)        0.300     8.689 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_41/O
                         net (fo=1, routed)           0.734     9.424    design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/DIBDI[1]
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/mem_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         1.516    12.695    design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/ap_clk
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/mem_reg/CLKBWRCLK
                         clock pessimism              0.263    12.958    
                         clock uncertainty           -0.154    12.804    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                     -0.443    12.361    design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/mem_reg
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                          -9.424    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/mem_reg/DIBDI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 3.888ns (60.718%)  route 2.515ns (39.282%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         1.683     2.977    design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/ap_clk
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.431 r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/mem_reg/DOBDO[1]
                         net (fo=1, routed)           1.172     6.603    design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/int_bias_q0[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.727 r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/mem_reg_i_71/O
                         net (fo=1, routed)           0.000     6.727    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_1[1]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.260 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.260    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_55_n_3
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_54/CO[3]
                         net (fo=1, routed)           0.000     7.377    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_54_n_3
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.494    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_53_n_3
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.713 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_52/O[0]
                         net (fo=2, routed)           0.749     8.462    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/add_ln39_fu_215_p2[12]
    SLICE_X33Y84         LUT3 (Prop_lut3_I1_O)        0.324     8.786 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_22__0/O
                         net (fo=1, routed)           0.595     9.381    design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/DIBDI[20]
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/mem_reg/DIBDI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         1.516    12.695    design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/ap_clk
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/mem_reg/CLKBWRCLK
                         clock pessimism              0.263    12.958    
                         clock uncertainty           -0.154    12.804    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[28])
                                                     -0.444    12.360    design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/mem_reg
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             2.994ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/mem_reg/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.384ns  (logic 3.884ns (60.840%)  route 2.500ns (39.160%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         1.683     2.977    design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/ap_clk
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.431 r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/mem_reg/DOBDO[1]
                         net (fo=1, routed)           1.172     6.603    design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/int_bias_q0[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.727 r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/mem_reg_i_71/O
                         net (fo=1, routed)           0.000     6.727    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_1[1]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.260 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.260    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_55_n_3
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_54/CO[3]
                         net (fo=1, routed)           0.000     7.377    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_54_n_3
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.494    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_53_n_3
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.713 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_52/O[0]
                         net (fo=2, routed)           0.734     8.447    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/add_ln39_fu_215_p2[12]
    SLICE_X33Y84         LUT2 (Prop_lut2_I1_O)        0.320     8.767 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/mem_reg_i_38/O
                         net (fo=1, routed)           0.594     9.361    design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/DIBDI[4]
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/mem_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         1.516    12.695    design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/ap_clk
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/mem_reg/CLKBWRCLK
                         clock pessimism              0.263    12.958    
                         clock uncertainty           -0.154    12.804    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                     -0.449    12.355    design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/mem_reg
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                  2.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X26Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y96         FDRE (Prop_fdre_C_Q)         0.164     1.073 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.112     1.185    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.926    
    SLICE_X26Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.277%)  route 0.206ns (61.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         0.557     0.893    design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X39Y99         FDSE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDSE (Prop_fdse_C_Q)         0.128     1.021 r  design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.206     1.227    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X39Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         0.911     1.277    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X39Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y101        FDRE (Hold_fdre_C_CE)       -0.093     1.149    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.277%)  route 0.206ns (61.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         0.557     0.893    design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X39Y99         FDSE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDSE (Prop_fdse_C_Q)         0.128     1.021 r  design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.206     1.227    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X39Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         0.911     1.277    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X39Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y101        FDRE (Hold_fdre_C_CE)       -0.093     1.149    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.277%)  route 0.206ns (61.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         0.557     0.893    design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X39Y99         FDSE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDSE (Prop_fdse_C_Q)         0.128     1.021 r  design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.206     1.227    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X39Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         0.911     1.277    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X39Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y101        FDRE (Hold_fdre_C_CE)       -0.093     1.149    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.277%)  route 0.206ns (61.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         0.557     0.893    design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X39Y99         FDSE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDSE (Prop_fdse_C_Q)         0.128     1.021 r  design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.206     1.227    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X39Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         0.911     1.277    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X39Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y101        FDRE (Hold_fdre_C_CE)       -0.093     1.149    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.277%)  route 0.206ns (61.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         0.557     0.893    design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X39Y99         FDSE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDSE (Prop_fdse_C_Q)         0.128     1.021 r  design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.206     1.227    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X39Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         0.911     1.277    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X39Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y101        FDRE (Hold_fdre_C_CE)       -0.093     1.149    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.277%)  route 0.206ns (61.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         0.557     0.893    design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X39Y99         FDSE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDSE (Prop_fdse_C_Q)         0.128     1.021 r  design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.206     1.227    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X39Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         0.911     1.277    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X39Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y101        FDRE (Hold_fdre_C_CE)       -0.093     1.149    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.471%)  route 0.246ns (63.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.246     1.379    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[11]
    SLICE_X26Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.292    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.227ns (41.943%)  route 0.314ns (58.057%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         0.557     0.893    design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X39Y99         FDSE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDSE (Prop_fdse_C_Q)         0.128     1.021 r  design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.314     1.335    design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en
    SLICE_X39Y100        LUT4 (Prop_lut4_I0_O)        0.099     1.434 r  design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.434    design_1_i/rst_ps7_0_100M/U0/SEQ/p_3_out[0]
    SLICE_X39Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         0.911     1.277    design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X39Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.092     1.334    design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.565%)  route 0.183ns (56.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.183     1.316    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16  design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y15  design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_r/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17  design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17  design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y10  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y13  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y13  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y11  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y19  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y17  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_1_1/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y84  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y84  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y84  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y84  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y87  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y87  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y88  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y88  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y87  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y87  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y84  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y84  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y84  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y84  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y87  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y87  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y88  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y88  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y87  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y87  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.557ns  (logic 0.124ns (7.965%)  route 1.433ns (92.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.433     1.433    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y96         LUT1 (Prop_lut1_I0_O)        0.124     1.557 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.557    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y96         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         1.479     2.658    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y96         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.045ns (7.284%)  route 0.573ns (92.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.573     0.573    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y96         LUT1 (Prop_lut1_I0_O)        0.045     0.618 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.618    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y96         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=925, routed)         0.824     1.190    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y96         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





