

================================================================
== Vitis HLS Report for 'kalman_filter_top_Pipeline_VITIS_LOOP_44_8'
================================================================
* Date:           Mon May 20 14:15:58 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kalman_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_8  |        6|        6|         6|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.15>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 9 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%y_V_1 = alloca i32 1"   --->   Operation 10 'alloca' 'y_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%y_V_1_3 = alloca i32 1"   --->   Operation 11 'alloca' 'y_V_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln1348_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln1348_3"   --->   Operation 12 'read' 'sext_ln1348_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln1348_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln1348_2"   --->   Operation 13 'read' 'sext_ln1348_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln1348_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln1348_1"   --->   Operation 14 'read' 'sext_ln1348_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln1348_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln1348"   --->   Operation 15 'read' 'sext_ln1348_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln1348_3_cast = sext i32 %sext_ln1348_3_read"   --->   Operation 16 'sext' 'sext_ln1348_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln1348_2_cast = sext i32 %sext_ln1348_2_read"   --->   Operation 17 'sext' 'sext_ln1348_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln1348_1_cast = sext i32 %sext_ln1348_1_read"   --->   Operation 18 'sext' 'sext_ln1348_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln1348_cast = sext i32 %sext_ln1348_read"   --->   Operation 19 'sext' 'sext_ln1348_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %z, i64 666, i64 207, i64 1"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z, void @empty_6, i32 0, i32 0, void @empty_11, i32 1, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %i_3"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body110.i"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i = load i2 %i_3"   --->   Operation 24 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty = trunc i2 %i"   --->   Operation 25 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.95ns)   --->   "%icmp_ln44 = icmp_eq  i2 %i, i2 2" [kalman_hls/kalman.cpp:44]   --->   Operation 27 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 28 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.56ns)   --->   "%add_ln44 = add i2 %i, i2 1" [kalman_hls/kalman.cpp:44]   --->   Operation 29 'add' 'add_ln44' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.body110.i.split, void %for.body158.i.preheader.exitStub" [kalman_hls/kalman.cpp:44]   --->   Operation 30 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %empty, i2 0"   --->   Operation 31 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i3 %tmp_s"   --->   Operation 32 'zext' 'zext_ln1271' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%H_addr = getelementptr i17 %H, i64 0, i64 %zext_ln1271"   --->   Operation 33 'getelementptr' 'H_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%or_ln1271 = or i3 %tmp_s, i3 1"   --->   Operation 34 'or' 'or_ln1271' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln1271_4 = zext i3 %or_ln1271"   --->   Operation 35 'zext' 'zext_ln1271_4' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%H_addr_1 = getelementptr i17 %H, i64 0, i64 %zext_ln1271_4"   --->   Operation 36 'getelementptr' 'H_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (2.32ns)   --->   "%H_load = load i3 %H_addr"   --->   Operation 37 'load' 'H_load' <Predicate = (!icmp_ln44)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 8> <ROM>
ST_1 : Operation 38 [2/2] (2.32ns)   --->   "%H_load_1 = load i3 %H_addr_1"   --->   Operation 38 'load' 'H_load_1' <Predicate = (!icmp_ln44)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 8> <ROM>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln44 = store i2 %add_ln44, i2 %i_3" [kalman_hls/kalman.cpp:44]   --->   Operation 39 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%or_ln1271_1 = or i3 %tmp_s, i3 2"   --->   Operation 40 'or' 'or_ln1271_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln1271_5 = zext i3 %or_ln1271_1"   --->   Operation 41 'zext' 'zext_ln1271_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%H_addr_2 = getelementptr i17 %H, i64 0, i64 %zext_ln1271_5"   --->   Operation 42 'getelementptr' 'H_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%or_ln1271_2 = or i3 %tmp_s, i3 3"   --->   Operation 43 'or' 'or_ln1271_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1271_6 = zext i3 %or_ln1271_2"   --->   Operation 44 'zext' 'zext_ln1271_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%H_addr_3 = getelementptr i17 %H, i64 0, i64 %zext_ln1271_6"   --->   Operation 45 'getelementptr' 'H_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/2] (2.32ns)   --->   "%H_load = load i3 %H_addr"   --->   Operation 46 'load' 'H_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 8> <ROM>
ST_2 : Operation 47 [1/2] (2.32ns)   --->   "%H_load_1 = load i3 %H_addr_1"   --->   Operation 47 'load' 'H_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 8> <ROM>
ST_2 : Operation 48 [2/2] (2.32ns)   --->   "%H_load_2 = load i3 %H_addr_2"   --->   Operation 48 'load' 'H_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 8> <ROM>
ST_2 : Operation 49 [2/2] (2.32ns)   --->   "%H_load_3 = load i3 %H_addr_3"   --->   Operation 49 'load' 'H_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 8> <ROM>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%i_3_cast = zext i2 %i"   --->   Operation 50 'zext' 'i_3_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%z_addr = getelementptr i32 %z, i64 0, i64 %i_3_cast" [kalman_hls/kalman.cpp:45]   --->   Operation 51 'getelementptr' 'z_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.32ns)   --->   "%z_load = load i1 %z_addr" [kalman_hls/kalman.cpp:45]   --->   Operation 52 'load' 'z_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1348 = zext i17 %H_load"   --->   Operation 53 'zext' 'zext_ln1348' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (6.91ns)   --->   "%mul_ln1348 = mul i48 %sext_ln1348_cast, i48 %zext_ln1348"   --->   Operation 54 'mul' 'mul_ln1348' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln1348_1 = zext i17 %H_load_1"   --->   Operation 55 'zext' 'zext_ln1348_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (6.91ns)   --->   "%mul_ln1348_1 = mul i48 %sext_ln1348_1_cast, i48 %zext_ln1348_1"   --->   Operation 56 'mul' 'mul_ln1348_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/2] (2.32ns)   --->   "%H_load_2 = load i3 %H_addr_2"   --->   Operation 57 'load' 'H_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 8> <ROM>
ST_3 : Operation 58 [1/2] (2.32ns)   --->   "%H_load_3 = load i3 %H_addr_3"   --->   Operation 58 'load' 'H_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 8> <ROM>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 59 [1/2] (2.32ns)   --->   "%z_load = load i1 %z_addr" [kalman_hls/kalman.cpp:45]   --->   Operation 59 'load' 'z_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 60 [1/2] (6.91ns)   --->   "%mul_ln1348 = mul i48 %sext_ln1348_cast, i48 %zext_ln1348"   --->   Operation 60 'mul' 'mul_ln1348' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/2] (6.91ns)   --->   "%mul_ln1348_1 = mul i48 %sext_ln1348_1_cast, i48 %zext_ln1348_1"   --->   Operation 61 'mul' 'mul_ln1348_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1348_2 = zext i17 %H_load_2"   --->   Operation 62 'zext' 'zext_ln1348_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [2/2] (6.91ns)   --->   "%mul_ln1348_2 = mul i48 %sext_ln1348_2_cast, i48 %zext_ln1348_2"   --->   Operation 63 'mul' 'mul_ln1348_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1348_3 = zext i17 %H_load_3"   --->   Operation 64 'zext' 'zext_ln1348_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [2/2] (6.91ns)   --->   "%mul_ln1348_3 = mul i48 %sext_ln1348_3_cast, i48 %zext_ln1348_3"   --->   Operation 65 'mul' 'mul_ln1348_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln838_3 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %z_load, i16 0"   --->   Operation 66 'bitconcatenate' 'shl_ln838_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (3.10ns)   --->   "%sub_ln1348 = sub i48 %shl_ln838_3, i48 %mul_ln1348"   --->   Operation 67 'sub' 'sub_ln1348' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %sub_ln1348, i32 16, i32 47"   --->   Operation 68 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln838_4 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_4, i16 0"   --->   Operation 69 'bitconcatenate' 'shl_ln838_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (3.10ns)   --->   "%sub_ln1348_1 = sub i48 %shl_ln838_4, i48 %mul_ln1348_1"   --->   Operation 70 'sub' 'sub_ln1348_1' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/2] (6.91ns)   --->   "%mul_ln1348_2 = mul i48 %sext_ln1348_2_cast, i48 %zext_ln1348_2"   --->   Operation 71 'mul' 'mul_ln1348_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %sub_ln1348_1, i32 16, i32 47"   --->   Operation 72 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/2] (6.91ns)   --->   "%mul_ln1348_3 = mul i48 %sext_ln1348_3_cast, i48 %zext_ln1348_3"   --->   Operation 73 'mul' 'mul_ln1348_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%y_V_1_load = load i32 %y_V_1"   --->   Operation 88 'load' 'y_V_1_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%y_V_1_3_load = load i32 %y_V_1_3"   --->   Operation 89 'load' 'y_V_1_3_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %y_V_1_0257_out, i32 %y_V_1_3_load"   --->   Operation 90 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %y_V_0_0256_out, i32 %y_V_1_load"   --->   Operation 91 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 92 'ret' 'ret_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.90>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%y_V_1_load_1 = load i32 %y_V_1"   --->   Operation 74 'load' 'y_V_1_load_1' <Predicate = (empty)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%y_V_1_3_load_1 = load i32 %y_V_1_3"   --->   Operation 75 'load' 'y_V_1_3_load_1' <Predicate = (!empty)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [kalman_hls/kalman.cpp:44]   --->   Operation 76 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln838_5 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_5, i16 0"   --->   Operation 77 'bitconcatenate' 'shl_ln838_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (3.10ns)   --->   "%sub_ln1348_2 = sub i48 %shl_ln838_5, i48 %mul_ln1348_2"   --->   Operation 78 'sub' 'sub_ln1348_2' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %sub_ln1348_2, i32 16, i32 47"   --->   Operation 79 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln838_6 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_6, i16 0"   --->   Operation 80 'bitconcatenate' 'shl_ln838_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (3.10ns)   --->   "%sub_ln1348_3 = sub i48 %shl_ln838_6, i48 %mul_ln1348_3"   --->   Operation 81 'sub' 'sub_ln1348_3' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%y_V_0 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %sub_ln1348_3, i32 16, i32 47"   --->   Operation 82 'partselect' 'y_V_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.69ns)   --->   "%y_V_1_5 = select i1 %empty, i32 %y_V_0, i32 %y_V_1_3_load_1"   --->   Operation 83 'select' 'y_V_1_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.69ns)   --->   "%y_V_1_6 = select i1 %empty, i32 %y_V_1_load_1, i32 %y_V_0"   --->   Operation 84 'select' 'y_V_1_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%store_ln44 = store i32 %y_V_1_5, i32 %y_V_1_3" [kalman_hls/kalman.cpp:44]   --->   Operation 85 'store' 'store_ln44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln44 = store i32 %y_V_1_6, i32 %y_V_1" [kalman_hls/kalman.cpp:44]   --->   Operation 86 'store' 'store_ln44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.body110.i" [kalman_hls/kalman.cpp:44]   --->   Operation 87 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.15ns
The critical path consists of the following:
	'alloca' operation ('i') [9]  (0 ns)
	'load' operation ('i') on local variable 'i' [25]  (0 ns)
	'add' operation ('add_ln44', kalman_hls/kalman.cpp:44) [30]  (1.56 ns)
	'store' operation ('store_ln44', kalman_hls/kalman.cpp:44) of variable 'add_ln44', kalman_hls/kalman.cpp:44 on local variable 'i' [79]  (1.59 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('H_load') on array 'H' [51]  (2.32 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1348') [53]  (6.91 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1348') [53]  (6.91 ns)

 <State 5>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1348_2') [64]  (6.91 ns)

 <State 6>: 6.9ns
The critical path consists of the following:
	'sub' operation ('sub_ln1348_2') [67]  (3.1 ns)
	'sub' operation ('sub_ln1348_3') [73]  (3.1 ns)
	'select' operation ('y.V[1]') [75]  (0.698 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
