Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e675973c88854aeeadffd818754d31d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_2_1_partA_tb_behav xil_defaultlib.lab2_2_1_partA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port y [G:/LAB2/lab2_2_1PartA/lab2_2_1PartA.srcs/sources_1/new/lab2_2_1.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.lab2_2_1_partA
Compiling module xil_defaultlib.lab2_2_1_partA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_2_1_partA_tb_behav
