[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  20003       tick        294848         15209          2912        294848 
      2  20003       tick        172728           441           102        172728 
      3  20003       tick        180675           452            72        180675 
      4  20003       tick        178323           420            85        178323 
      5  20003       tick        176604           379            68        176604 
      6  20003       tick        176703           526            81        176703 
      7  20003       tick        175332           398            61        175332 
      8  20003       tick        176861           452            74        176861 
      9  20003       tick        176736           405            55        176736 
     10  20003       tick        176397           412            58        176397 
     11  20003       tick        176207           366            74        176207 
     12  20003       tick        176568           388            61        176568 
     13  20003       tick        176894           430            73        176894 
     14  20003       tick        176811           420            74        176811 
     15  20003       tick        176395           401            63        176395 
     16  20003       tick        176331           360            76        176331 
     17  20003       tick        177103           469            74        177103 
     18  20003       tick        176789           438            77        176789 
     19  20003       tick        176361           412            69        176361 
     20  20003       tick        176077           481            83        176077 
     21  20003       tick        177329           494            84        177329 
     22  20003       exit        176536          2851           364        176536 
