Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 886a700603d0403c9fc0c2f185282a13 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot run_philv_core_behav xil_defaultlib.run_philv_core xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'alu_decoder' does not have a parameter named N [/home/anthony/Documents/PhilosophyV/src/modules/philv_core/philv_core.v:80]
WARNING: [VRFC 10-2861] module 'registerFile' does not have a parameter named N [/home/anthony/Documents/PhilosophyV/src/modules/philv_core/philv_core.v:87]
ERROR: [VRFC 10-2063] Module <doubleRegister> not found while processing module instance <REGISTER_FILE_OUTPUT> [/home/anthony/Documents/PhilosophyV/src/modules/philv_core/philv_core.v:103]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
