
*** Running vivado
    with args -log TP_Top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source TP_Top.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TP_Top.tcl -notrace
Command: synth_design -top TP_Top -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17986 
WARNING: [Synth 8-2507] parameter declaration becomes local in image_process with formal parameter declaration list [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/imports/Source/image_process.v:30]
WARNING: [Synth 8-2507] parameter declaration becomes local in image_process with formal parameter declaration list [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/imports/Source/image_process.v:31]
WARNING: [Synth 8-2507] parameter declaration becomes local in image_process with formal parameter declaration list [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/imports/Source/image_process.v:32]
WARNING: [Synth 8-2507] parameter declaration becomes local in image_process with formal parameter declaration list [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/imports/Source/image_process.v:33]
WARNING: [Synth 8-2507] parameter declaration becomes local in image_process with formal parameter declaration list [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/imports/Source/image_process.v:34]
WARNING: [Synth 8-2507] parameter declaration becomes local in image_process with formal parameter declaration list [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/imports/Source/image_process.v:35]
WARNING: [Synth 8-2507] parameter declaration becomes local in image_process with formal parameter declaration list [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/imports/Source/image_process.v:36]
WARNING: [Synth 8-2507] parameter declaration becomes local in image_process with formal parameter declaration list [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/imports/Source/image_process.v:40]
WARNING: [Synth 8-2507] parameter declaration becomes local in image_process with formal parameter declaration list [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/imports/Source/image_process.v:41]
WARNING: [Synth 8-2507] parameter declaration becomes local in ram_control with formal parameter declaration list [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/Source/FT2232_Data.v:90]
WARNING: [Synth 8-2507] parameter declaration becomes local in ram_control with formal parameter declaration list [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/Source/FT2232_Data.v:91]
WARNING: [Synth 8-2507] parameter declaration becomes local in ram_control with formal parameter declaration list [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/Source/FT2232_Data.v:92]
WARNING: [Synth 8-2507] parameter declaration becomes local in background_mem_control with formal parameter declaration list [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/Source/FT2232_Data.v:195]
WARNING: [Synth 8-2507] parameter declaration becomes local in background_mem_control with formal parameter declaration list [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/Source/FT2232_Data.v:196]
WARNING: [Synth 8-2507] parameter declaration becomes local in background_mem_control with formal parameter declaration list [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/Source/FT2232_Data.v:197]
WARNING: [Synth 8-2507] parameter declaration becomes local in background_mem_control with formal parameter declaration list [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/Source/FT2232_Data.v:200]
WARNING: [Synth 8-2507] parameter declaration becomes local in background_mem_control with formal parameter declaration list [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/Source/FT2232_Data.v:201]
WARNING: [Synth 8-2507] parameter declaration becomes local in background_mem_control with formal parameter declaration list [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/Source/FT2232_Data.v:242]
WARNING: [Synth 8-992] wr_bin_mem is already implicitly declared earlier [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:116]
WARNING: [Synth 8-992] wr_bin_val is already implicitly declared earlier [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:116]
WARNING: [Synth 8-992] write_top_left is already implicitly declared earlier [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:142]
WARNING: [Synth 8-992] write_bottom_right is already implicitly declared earlier [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:142]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1066.527 ; gain = 171.324 ; free physical = 4111 ; free virtual = 14180
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TP_Top' [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:1]
	Parameter WIDTH bound to: 512 - type: integer 
	Parameter HEIGHT bound to: 424 - type: integer 
	Parameter LOGSIZE bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clock_quarter_divider' [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:180]
INFO: [Synth 8-256] done synthesizing module 'clock_quarter_divider' (1#1) [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:180]
INFO: [Synth 8-638] synthesizing module 'display_8hex' [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/imports/Source/display_8hex.v:16]
	Parameter bits bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'display_8hex' (2#1) [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/imports/Source/display_8hex.v:16]
INFO: [Synth 8-638] synthesizing module 'debounce' [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/imports/Source/debounce.v:4]
	Parameter DELAY bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (3#1) [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/imports/Source/debounce.v:4]
INFO: [Synth 8-638] synthesizing module 'switch_control' [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:263]
INFO: [Synth 8-226] default block is never used [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:288]
INFO: [Synth 8-256] done synthesizing module 'switch_control' (4#1) [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:263]
INFO: [Synth 8-638] synthesizing module 'FT2232_Data' [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/Source/FT2232_Data.v:13]
INFO: [Synth 8-256] done synthesizing module 'FT2232_Data' (5#1) [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/Source/FT2232_Data.v:13]
INFO: [Synth 8-638] synthesizing module 'ram_control' [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/Source/FT2232_Data.v:59]
	Parameter WIDTH bound to: 512 - type: integer 
	Parameter HEIGHT bound to: 424 - type: integer 
	Parameter LOGSIZE bound to: 18 - type: integer 
	Parameter DEPTH_SIZE bound to: 16 - type: integer 
	Parameter BIN_SIZE bound to: 1 - type: integer 
	Parameter UPDATING bound to: 2'b10 
	Parameter WRITING bound to: 2'b01 
	Parameter IDLE bound to: 2'b00 
INFO: [Synth 8-638] synthesizing module 'detect_start' [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/Source/FT2232_Data.v:333]
	Parameter START0 bound to: 8'b10101010 
	Parameter START1 bound to: 8'b10111011 
	Parameter START2 bound to: 8'b11001100 
	Parameter START3 bound to: 8'b11011101 
INFO: [Synth 8-256] done synthesizing module 'detect_start' (6#1) [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/Source/FT2232_Data.v:333]
WARNING: [Synth 8-350] instance 'detect_new_frame' of module 'detect_start' requires 7 connections, but only 5 given [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/Source/FT2232_Data.v:101]
INFO: [Synth 8-638] synthesizing module 'background_mem_control' [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/Source/FT2232_Data.v:165]
	Parameter WIDTH bound to: 512 - type: integer 
	Parameter HEIGHT bound to: 424 - type: integer 
	Parameter LOGSIZE bound to: 18 - type: integer 
	Parameter DEPTH_SIZE bound to: 16 - type: integer 
	Parameter BACK_DEPTH_MIN bound to: 500 - type: integer 
	Parameter BACK_DEPTH_MAX bound to: 2000 - type: integer 
	Parameter NUM_PIXELS bound to: 217087 - type: integer 
	Parameter HI bound to: 1 - type: integer 
	Parameter LO bound to: 0 - type: integer 
	Parameter FLAT_THRES bound to: 1500 - type: integer 
INFO: [Synth 8-638] synthesizing module 'frame_bram' [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/Source/mem_modules.v:18]
	Parameter SIZE bound to: 217088 - type: integer 
	Parameter LOGSIZE bound to: 18 - type: integer 
	Parameter BITS bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/Source/mem_modules.v:29]
INFO: [Synth 8-256] done synthesizing module 'frame_bram' (7#1) [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/Source/mem_modules.v:18]
INFO: [Synth 8-256] done synthesizing module 'background_mem_control' (8#1) [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/Source/FT2232_Data.v:165]
WARNING: [Synth 8-3848] Net bin_out in module/entity ram_control does not have driver. [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/Source/FT2232_Data.v:73]
WARNING: [Synth 8-3848] Net prev_out in module/entity ram_control does not have driver. [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/Source/FT2232_Data.v:80]
INFO: [Synth 8-256] done synthesizing module 'ram_control' (9#1) [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/Source/FT2232_Data.v:59]
WARNING: [Synth 8-689] width (1) of port connection 'read_index' does not match port width (18) of module 'ram_control' [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:105]
WARNING: [Synth 8-350] instance 'stream_handle' of module 'ram_control' requires 25 connections, but only 16 given [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:104]
INFO: [Synth 8-638] synthesizing module 'frame_bram__parameterized0' [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/Source/mem_modules.v:18]
	Parameter SIZE bound to: 217088 - type: integer 
	Parameter LOGSIZE bound to: 18 - type: integer 
	Parameter BITS bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'frame_bram__parameterized0' (9#1) [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/Source/mem_modules.v:18]
INFO: [Synth 8-638] synthesizing module 'frame_bram__parameterized1' [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/Source/mem_modules.v:18]
	Parameter SIZE bound to: 217088 - type: integer 
	Parameter LOGSIZE bound to: 18 - type: integer 
	Parameter BITS bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'frame_bram__parameterized1' (9#1) [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/Source/mem_modules.v:18]
INFO: [Synth 8-638] synthesizing module 'vga' [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:218]
	Parameter HSIZE bound to: 512 - type: integer 
	Parameter VSIZE bound to: 424 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga' (10#1) [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:218]
WARNING: [Synth 8-350] instance 'vga_input_display' of module 'vga' requires 6 connections, but only 4 given [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:132]
INFO: [Synth 8-638] synthesizing module 'image_process' [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/imports/Source/image_process.v:1]
	Parameter HSIZE bound to: 512 - type: integer 
	Parameter VSIZE bound to: 424 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter GET_IMAGE bound to: 1 - type: integer 
	Parameter ERODE bound to: 2 - type: integer 
	Parameter DILATE bound to: 3 - type: integer 
	Parameter BLOB bound to: 4 - type: integer 
	Parameter PREP_DILATE bound to: 5 - type: integer 
	Parameter WRITE_FINAL bound to: 6 - type: integer 
	Parameter BLOB_DIST bound to: 3 - type: integer 
	Parameter MAX_BLOB_COUNT bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bram' [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/Source/mem_modules.v:3]
	Parameter SIZE bound to: 217088 - type: integer 
	Parameter LOGSIZE bound to: 18 - type: integer 
	Parameter BITS bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/Source/mem_modules.v:11]
INFO: [Synth 8-256] done synthesizing module 'bram' (11#1) [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/Source/mem_modules.v:3]
INFO: [Synth 8-638] synthesizing module 'frame_bram__parameterized2' [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/Source/mem_modules.v:18]
	Parameter SIZE bound to: 217088 - type: integer 
	Parameter LOGSIZE bound to: 18 - type: integer 
	Parameter BITS bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'frame_bram__parameterized2' (11#1) [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/Source/mem_modules.v:18]
INFO: [Synth 8-638] synthesizing module 'frame_bram__parameterized3' [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/Source/mem_modules.v:18]
	Parameter SIZE bound to: 217088 - type: integer 
	Parameter LOGSIZE bound to: 18 - type: integer 
	Parameter BITS bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'frame_bram__parameterized3' (11#1) [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/Source/mem_modules.v:18]
INFO: [Synth 8-638] synthesizing module 'frame_index_control' [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/imports/Source/image_process.v:324]
	Parameter HSIZE bound to: 512 - type: integer 
	Parameter VSIZE bound to: 424 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'frame_index_control' (12#1) [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/imports/Source/image_process.v:324]
WARNING: [Synth 8-350] instance 'frame_division' of module 'frame_index_control' requires 6 connections, but only 5 given [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/imports/Source/image_process.v:105]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/imports/Source/image_process.v:163]
INFO: [Synth 8-256] done synthesizing module 'image_process' (13#1) [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/imports/Source/image_process.v:1]
WARNING: [Synth 8-350] instance 'image_process_1' of module 'image_process' requires 29 connections, but only 28 given [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:144]
INFO: [Synth 8-638] synthesizing module 'clock_half_divider' [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:201]
INFO: [Synth 8-256] done synthesizing module 'clock_half_divider' (14#1) [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:201]
INFO: [Synth 8-638] synthesizing module 'send_mouse' [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/imports/Source/send_mouse.v:2]
	Parameter WAITING bound to: 0 - type: integer 
	Parameter SENDING bound to: 1 - type: integer 
	Parameter SPEED bound to: 1 - type: integer 
	Parameter X1 bound to: 0 - type: integer 
	Parameter X2 bound to: 1 - type: integer 
	Parameter Y1 bound to: 2 - type: integer 
	Parameter Y2 bound to: 3 - type: integer 
	Parameter TOP_LEFT_X1 bound to: 4 - type: integer 
	Parameter TOP_LEFT_X2 bound to: 5 - type: integer 
	Parameter TOP_LEFT_Y1 bound to: 6 - type: integer 
	Parameter TOP_LEFT_Y2 bound to: 7 - type: integer 
	Parameter BOTTOM_RIGHT_X1 bound to: 8 - type: integer 
	Parameter BOTTOM_RIGHT_X2 bound to: 9 - type: integer 
	Parameter BOTTOM_RIGHT_Y1 bound to: 10 - type: integer 
	Parameter BOTTOM_RIGHT_Y2 bound to: 11 - type: integer 
	Parameter IS_PRESS bound to: 12 - type: integer 
	Parameter IS_RELEASE bound to: 13 - type: integer 
	Parameter IS_MOVE bound to: 14 - type: integer 
	Parameter NONE bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serial_send' [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/imports/Source/serial_send.v:2]
	Parameter DIVISOR bound to: 868 - type: integer 
	Parameter MARK bound to: 1'b1 
	Parameter STOP_BIT bound to: 1'b1 
	Parameter START_BIT bound to: 1'b0 
	Parameter WAIT bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'serial_send' (15#1) [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/imports/Source/serial_send.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/imports/Source/send_mouse.v:69]
INFO: [Synth 8-256] done synthesizing module 'send_mouse' (16#1) [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/imports/Source/send_mouse.v:2]
WARNING: [Synth 8-689] width (10) of port connection 'x' does not match port width (16) of module 'send_mouse' [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:170]
WARNING: [Synth 8-689] width (10) of port connection 'y' does not match port width (16) of module 'send_mouse' [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:170]
WARNING: [Synth 8-689] width (1) of port connection 'is_press' does not match port width (8) of module 'send_mouse' [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:170]
WARNING: [Synth 8-689] width (1) of port connection 'is_release' does not match port width (8) of module 'send_mouse' [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:170]
WARNING: [Synth 8-689] width (1) of port connection 'is_move' does not match port width (8) of module 'send_mouse' [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:170]
WARNING: [Synth 8-689] width (10) of port connection 'top_left_x' does not match port width (16) of module 'send_mouse' [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:171]
WARNING: [Synth 8-689] width (10) of port connection 'top_left_y' does not match port width (16) of module 'send_mouse' [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:171]
WARNING: [Synth 8-689] width (10) of port connection 'bottom_right_x' does not match port width (16) of module 'send_mouse' [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:171]
WARNING: [Synth 8-689] width (10) of port connection 'bottom_right_y' does not match port width (16) of module 'send_mouse' [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:171]
INFO: [Synth 8-638] synthesizing module 'gesture_detect' [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/imports/Source/gesture_detect.v:1]
	Parameter TIMEOUT_TOUCH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gesture_detect' (17#1) [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/imports/Source/gesture_detect.v:1]
WARNING: [Synth 8-3848] Net clock_30_mhz in module/entity TP_Top does not have driver. [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:145]
WARNING: [Synth 8-3848] Net display_raw in module/entity TP_Top does not have driver. [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:145]
WARNING: [Synth 8-3848] Net blank_frame in module/entity TP_Top does not have driver. [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:145]
WARNING: [Synth 8-3848] Net CLOCK100MHZ in module/entity TP_Top does not have driver. [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:104]
WARNING: [Synth 8-3848] Net vga_index in module/entity TP_Top does not have driver. [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:105]
WARNING: [Synth 8-3848] Net global_reset in module/entity TP_Top does not have driver. [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:54]
INFO: [Synth 8-256] done synthesizing module 'TP_Top' (18#1) [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:1]
WARNING: [Synth 8-3917] design TP_Top has port SEG[7] driven by constant 1
WARNING: [Synth 8-3331] design gesture_detect has unconnected port touch_h[9]
WARNING: [Synth 8-3331] design gesture_detect has unconnected port touch_h[8]
WARNING: [Synth 8-3331] design gesture_detect has unconnected port touch_h[7]
WARNING: [Synth 8-3331] design gesture_detect has unconnected port touch_h[6]
WARNING: [Synth 8-3331] design gesture_detect has unconnected port touch_h[5]
WARNING: [Synth 8-3331] design gesture_detect has unconnected port touch_h[4]
WARNING: [Synth 8-3331] design gesture_detect has unconnected port touch_h[3]
WARNING: [Synth 8-3331] design gesture_detect has unconnected port touch_h[2]
WARNING: [Synth 8-3331] design gesture_detect has unconnected port touch_h[1]
WARNING: [Synth 8-3331] design gesture_detect has unconnected port touch_h[0]
WARNING: [Synth 8-3331] design gesture_detect has unconnected port touch_v[9]
WARNING: [Synth 8-3331] design gesture_detect has unconnected port touch_v[8]
WARNING: [Synth 8-3331] design gesture_detect has unconnected port touch_v[7]
WARNING: [Synth 8-3331] design gesture_detect has unconnected port touch_v[6]
WARNING: [Synth 8-3331] design gesture_detect has unconnected port touch_v[5]
WARNING: [Synth 8-3331] design gesture_detect has unconnected port touch_v[4]
WARNING: [Synth 8-3331] design gesture_detect has unconnected port touch_v[3]
WARNING: [Synth 8-3331] design gesture_detect has unconnected port touch_v[2]
WARNING: [Synth 8-3331] design gesture_detect has unconnected port touch_v[1]
WARNING: [Synth 8-3331] design gesture_detect has unconnected port touch_v[0]
WARNING: [Synth 8-3331] design send_mouse has unconnected port reset
WARNING: [Synth 8-3331] design send_mouse has unconnected port touch
WARNING: [Synth 8-3331] design frame_index_control has unconnected port pause_v
WARNING: [Synth 8-3331] design image_process has unconnected port clock_30mhz
WARNING: [Synth 8-3331] design image_process has unconnected port display_raw
WARNING: [Synth 8-3331] design image_process has unconnected port write_top_left
WARNING: [Synth 8-3331] design image_process has unconnected port write_bottom_right
WARNING: [Synth 8-3331] design background_mem_control has unconnected port clk
WARNING: [Synth 8-3331] design ram_control has unconnected port prev_out[7]
WARNING: [Synth 8-3331] design ram_control has unconnected port prev_out[6]
WARNING: [Synth 8-3331] design ram_control has unconnected port prev_out[5]
WARNING: [Synth 8-3331] design ram_control has unconnected port prev_out[4]
WARNING: [Synth 8-3331] design ram_control has unconnected port prev_out[3]
WARNING: [Synth 8-3331] design ram_control has unconnected port prev_out[2]
WARNING: [Synth 8-3331] design ram_control has unconnected port prev_out[1]
WARNING: [Synth 8-3331] design ram_control has unconnected port prev_out[0]
WARNING: [Synth 8-3331] design ram_control has unconnected port OE
WARNING: [Synth 8-3331] design ram_control has unconnected port read_index[17]
WARNING: [Synth 8-3331] design ram_control has unconnected port read_index[16]
WARNING: [Synth 8-3331] design ram_control has unconnected port read_index[15]
WARNING: [Synth 8-3331] design ram_control has unconnected port read_index[14]
WARNING: [Synth 8-3331] design ram_control has unconnected port read_index[13]
WARNING: [Synth 8-3331] design ram_control has unconnected port read_index[12]
WARNING: [Synth 8-3331] design ram_control has unconnected port read_index[11]
WARNING: [Synth 8-3331] design ram_control has unconnected port read_index[10]
WARNING: [Synth 8-3331] design ram_control has unconnected port read_index[9]
WARNING: [Synth 8-3331] design ram_control has unconnected port read_index[8]
WARNING: [Synth 8-3331] design ram_control has unconnected port read_index[7]
WARNING: [Synth 8-3331] design ram_control has unconnected port read_index[6]
WARNING: [Synth 8-3331] design ram_control has unconnected port read_index[5]
WARNING: [Synth 8-3331] design ram_control has unconnected port read_index[4]
WARNING: [Synth 8-3331] design ram_control has unconnected port read_index[3]
WARNING: [Synth 8-3331] design ram_control has unconnected port read_index[2]
WARNING: [Synth 8-3331] design ram_control has unconnected port read_index[1]
WARNING: [Synth 8-3331] design ram_control has unconnected port read_index[0]
WARNING: [Synth 8-3331] design switch_control has unconnected port SW[15]
WARNING: [Synth 8-3331] design switch_control has unconnected port SW[12]
WARNING: [Synth 8-3331] design switch_control has unconnected port SW[11]
WARNING: [Synth 8-3331] design switch_control has unconnected port SW[10]
WARNING: [Synth 8-3331] design TP_Top has unconnected port JD[5]
WARNING: [Synth 8-3331] design TP_Top has unconnected port JD[4]
WARNING: [Synth 8-3331] design TP_Top has unconnected port JD[3]
WARNING: [Synth 8-3331] design TP_Top has unconnected port JD[2]
WARNING: [Synth 8-3331] design TP_Top has unconnected port JD[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 1707.066 ; gain = 811.863 ; free physical = 3385 ; free virtual = 13535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin debounce_btnc:reset to constant 0 [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:54]
WARNING: [Synth 8-3295] tying undriven pin debounce_btnu:reset to constant 0 [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:55]
WARNING: [Synth 8-3295] tying undriven pin debounce_btnd:reset to constant 0 [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:56]
WARNING: [Synth 8-3295] tying undriven pin debounce_btnl:reset to constant 0 [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:57]
WARNING: [Synth 8-3295] tying undriven pin debounce_btnr:reset to constant 0 [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:58]
WARNING: [Synth 8-3295] tying undriven pin stream_handle:clk to constant 0 [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:104]
WARNING: [Synth 8-3295] tying undriven pin image_process_1:reset to constant 0 [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:144]
WARNING: [Synth 8-3295] tying undriven pin image_process_1:blank_frame to constant 0 [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/new/TP_Top.v:144]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:07 ; elapsed = 00:01:17 . Memory (MB): peak = 1707.066 ; gain = 811.863 ; free physical = 3450 ; free virtual = 13536
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/constrs_1/imports/Source/Nexys4DDR_Master_lab4.xdc]
WARNING: [Vivado 12-507] No nets matched 'JB_IN_IBUF[0]'. [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/constrs_1/imports/Source/Nexys4DDR_Master_lab4.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/constrs_1/imports/Source/Nexys4DDR_Master_lab4.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/constrs_1/imports/Source/Nexys4DDR_Master_lab4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/constrs_1/imports/Source/Nexys4DDR_Master_lab4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TP_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TP_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1915.082 ; gain = 0.000 ; free physical = 3402 ; free virtual = 13489
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:19 ; elapsed = 00:01:33 . Memory (MB): peak = 1915.082 ; gain = 1019.879 ; free physical = 3400 ; free virtual = 13487
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:19 ; elapsed = 00:01:33 . Memory (MB): peak = 1915.082 ; gain = 1019.879 ; free physical = 3399 ; free virtual = 13485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:33 . Memory (MB): peak = 1915.082 ; gain = 1019.879 ; free physical = 3394 ; free virtual = 13481
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_reg[511][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_reg[511][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_reg[511][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[509]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[508]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[507]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[506]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[505]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[504]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[503]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[502]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[501]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[500]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[499]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[498]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[497]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[496]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[495]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[494]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[493]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[492]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[491]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[490]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[489]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[488]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[487]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[486]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[485]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[484]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[483]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[482]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[481]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[480]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[479]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[478]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[477]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[476]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[475]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[474]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[473]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[472]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[471]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[470]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[469]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[468]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[467]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[466]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[465]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[464]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[463]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[462]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[461]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[460]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[459]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[458]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[457]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[456]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[455]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[454]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[453]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[452]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[451]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[450]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[449]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[448]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[447]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[446]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[445]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[444]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[443]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[442]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[441]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[440]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[439]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[438]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[437]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[436]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[435]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[434]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[433]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[432]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[431]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[430]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[429]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[428]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[427]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[426]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[425]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[424]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[423]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[422]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[421]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[420]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[419]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[418]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[417]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_row_reg[416]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_to_send" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tx_enable" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'is_move_reg' into 'touch_active_reg' [/afs/athena.mit.edu/user/a/d/adcheng/Documents/6.111/Project/FT2232H/FT2232H/FT2232H.srcs/sources_1/imports/Source/gesture_detect.v:18]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:59 ; elapsed = 00:03:14 . Memory (MB): peak = 1915.082 ; gain = 1019.879 ; free physical = 1894 ; free virtual = 11981
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |image_process__GB0 |           1|     41114|
|2     |image_process__GB1 |           1|     11781|
|3     |image_process__GB2 |           1|     14703|
|4     |TP_Top__GC0        |           1|      2931|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 11    
	   3 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 15    
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3637  
+---RAMs : 
	            3392K Bit         RAMs := 1     
	             212K Bit         RAMs := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   8 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  16 Input      7 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   8 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8794  
	   8 Input      1 Bit        Muxes := 6670  
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 3     
	  19 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TP_Top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
Module clock_quarter_divider__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module vga__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module bram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             212K Bit         RAMs := 1     
Module frame_bram__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             212K Bit         RAMs := 1     
Module frame_bram__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             212K Bit         RAMs := 1     
Module frame_index_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module image_process 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 5     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3593  
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   8 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8730  
	   8 Input      1 Bit        Muxes := 6670  
Module clock_quarter_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module display_8hex 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 8     
Module debounce__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module debounce__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module debounce__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module debounce__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module switch_control 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 4     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 4     
Module FT2232_Data 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module detect_start 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module frame_bram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	            3392K Bit         RAMs := 1     
Module background_mem_control 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ram_control 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module frame_bram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             212K Bit         RAMs := 1     
Module frame_bram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             212K Bit         RAMs := 1     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module clock_half_divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module serial_send 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module send_mouse 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	  16 Input      1 Bit        Muxes := 3     
	  19 Input      1 Bit        Muxes := 1     
Module gesture_detect 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:03:01 ; elapsed = 00:03:16 . Memory (MB): peak = 1915.082 ; gain = 1019.879 ; free physical = 1894 ; free virtual = 11981
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design TP_Top has port SEG[7] driven by constant 1
WARNING: [Synth 8-3331] design TP_Top has unconnected port JD[5]
WARNING: [Synth 8-3331] design TP_Top has unconnected port JD[4]
WARNING: [Synth 8-3331] design TP_Top has unconnected port JD[3]
WARNING: [Synth 8-3331] design TP_Top has unconnected port JD[2]
WARNING: [Synth 8-3331] design TP_Top has unconnected port JD[1]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:03:17 ; elapsed = 00:03:32 . Memory (MB): peak = 1915.082 ; gain = 1019.879 ; free physical = 1903 ; free virtual = 11990
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:03:17 ; elapsed = 00:03:32 . Memory (MB): peak = 1915.082 ; gain = 1019.879 ; free physical = 1903 ; free virtual = 11990

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |image_process__GB0 |           1|     41069|
|2     |image_process__GB1 |           1|     11781|
|3     |image_process__GB2 |           1|     14703|
|4     |TP_Top__GC0        |           1|      2912|
+------+-------------------+------------+----------+
WARNING: [Synth 8-3323] Resources of type BRAM have been overutilized. Used = 294, Available = 270. Use report_utilization command for details.
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM binary_bram/mem_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM binary_bram/mem_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM binary_input_bram/mem_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM binary_input_bram/mem_reg,trying to implement using LUTRAM
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|bram        | mem_reg    | 256 K x 1(READ_FIRST)  | W | R |                         |   |   | Port A           | 0      | 7      | 
|frame_bram  | mem_reg    | 256 K x 1              | W |   | 256 K x 1(WRITE_FIRST)  |   | R | Port A and B     | 0      | 7      | 
|frame_bram  | mem_reg    | 256 K x 1              | W |   | 256 K x 1(WRITE_FIRST)  |   | R | Port A and B     | 0      | 7      | 
|frame_bram  | mem_reg    | 256 K x 16             | W |   | 256 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 112    | 
+------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------------+-----------+----------------------+--------------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives         | 
+------------+---------------------------+-----------+----------------------+--------------------+
|TP_Top      | binary_bram/mem_reg       | Implied   | 256 K x 1            | RAM128X1D x 1696   | 
|TP_Top      | binary_input_bram/mem_reg | Implied   | 256 K x 1            | RAM128X1D x 1696   | 
+------------+---------------------------+-----------+----------------------+--------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'image_process_1i_0/process_bram/i_0/mem_reg_mux_sel__3' (FDE) to 'image_process_1i_0/process_bram/i_0/mem_reg_mux_sel__1'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_process_1i_0/\state_reg[3] )
INFO: [Synth 8-3886] merging instance 'image_process_1i_0/final_bram/i_0/mem_reg_mux_sel__3' (FDE) to 'image_process_1i_0/final_bram/i_0/mem_reg_mux_sel__1'
INFO: [Synth 8-3886] merging instance 'image_process_1i_0/i_0/erosion_bram/mem_reg_mux_sel__1' (FD) to 'image_process_1i_0/i_0/erosion_bram/mem_reg_mux_sel__0'
WARNING: [Synth 8-3332] Sequential element (mem_reg_mux_sel__0) is unused and will be removed from module frame_bram__parameterized2.
WARNING: [Synth 8-3332] Sequential element (mem_reg_mux_sel__2) is unused and will be removed from module frame_bram__parameterized2.
WARNING: [Synth 8-3332] Sequential element (mem_reg_mux_sel__3) is unused and will be removed from module frame_bram__parameterized2.
WARNING: [Synth 8-3332] Sequential element (mem_reg_mux_sel__4) is unused and will be removed from module frame_bram__parameterized2.
WARNING: [Synth 8-3332] Sequential element (mem_reg_mux_sel__0) is unused and will be removed from module frame_bram__parameterized3.
WARNING: [Synth 8-3332] Sequential element (mem_reg_mux_sel__2) is unused and will be removed from module frame_bram__parameterized3.
WARNING: [Synth 8-3332] Sequential element (mem_reg_mux_sel__3) is unused and will be removed from module frame_bram__parameterized3.
WARNING: [Synth 8-3332] Sequential element (mem_reg_mux_sel__4) is unused and will be removed from module frame_bram__parameterized3.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\send_mouse1/sender/data_buffer_reg[9] )
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__106' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__95'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__74' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__42' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__10' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__107' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__95'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__75' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__43' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__11' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__108' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__95'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__76' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__44' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__12' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__109' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__95'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__77' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__45' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__13' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__110' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__95'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__78' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__73'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__46' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__73'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__14' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__9'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__97' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__95'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__65' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__73'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__33' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__73'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__1' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__9'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__96' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__95'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__64' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__73'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__32' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__73'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__0' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__9'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__95' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__98'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__63' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__73'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__31' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__73'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__9'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__98' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__99'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__66' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__73'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__34' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__73'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__2' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__9'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__100' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__99'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__68' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__73'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__36' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__73'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__4' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__9'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__99' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__101'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__67' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__73'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__35' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__73'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__3' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__9'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__103' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__101'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__71' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__73'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__39' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__73'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__7' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__9'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__101' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__102'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__69' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__73'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__37' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__73'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__5' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__9'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__102' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__104'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__70' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__73'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__38' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__73'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__6' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__9'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__104' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__105'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__72' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__73'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__40' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__73'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__8' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__9'
INFO: [Synth 8-3886] merging instance 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__73' (FDE) to 'i_3/i_0/stream_handle/stream_control/background_bram/mem_reg_mux_sel__41'
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:03:56 ; elapsed = 00:04:11 . Memory (MB): peak = 1920.785 ; gain = 1025.582 ; free physical = 1789 ; free virtual = 11876
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:03:56 ; elapsed = 00:04:11 . Memory (MB): peak = 1920.785 ; gain = 1025.582 ; free physical = 1789 ; free virtual = 11876

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |image_process__GB0 |           1|     23895|
|2     |image_process__GB1 |           1|      4686|
|3     |image_process__GB2 |           1|      5827|
|4     |TP_Top__GC0        |           1|     17813|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:01 ; elapsed = 00:04:16 . Memory (MB): peak = 1920.789 ; gain = 1025.586 ; free physical = 1788 ; free virtual = 11875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:26 ; elapsed = 00:04:42 . Memory (MB): peak = 2114.113 ; gain = 1218.910 ; free physical = 1593 ; free virtual = 11681
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |TP_Top__GC0   |           1|     17813|
|2     |TP_Top_GT0    |           1|     34408|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_1_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_1_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_1_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_1_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_1_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_1_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_1_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_1_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_3_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_3_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_3_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_3_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_3_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_3_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_3_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_3_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_5_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_5_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_5_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_5_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_5_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_5_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_5_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_5_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_5_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_5_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_5_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_5_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_5_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_5_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_3_0__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_3_1__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_3_2__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_3_3__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_3_4__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_3_5__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_3_6__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_3_7__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_3_8__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_3_9__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_3_10__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_3_11__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_3_12__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_3_13__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_3_14__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_handle/stream_control/background_bram/mem_reg_3_15__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance image_process_1/erosion_bram/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance image_process_1/erosion_bram/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance image_process_1/erosion_bram/mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance image_process_1/erosion_bram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance image_process_1/process_bram/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance image_process_1/process_bram/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance image_process_1/process_bram/mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance image_process_1/process_bram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance image_process_1/final_bram/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance image_process_1/final_bram/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance image_process_1/final_bram/mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance image_process_1/final_bram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:36 ; elapsed = 00:04:51 . Memory (MB): peak = 2114.117 ; gain = 1218.914 ; free physical = 1768 ; free virtual = 11855
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:04:36 ; elapsed = 00:04:51 . Memory (MB): peak = 2114.117 ; gain = 1218.914 ; free physical = 1768 ; free virtual = 11855

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:04:36 ; elapsed = 00:04:51 . Memory (MB): peak = 2114.117 ; gain = 1218.914 ; free physical = 1768 ; free virtual = 11855
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:38 ; elapsed = 00:04:54 . Memory (MB): peak = 2114.117 ; gain = 1218.914 ; free physical = 1768 ; free virtual = 11855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:38 ; elapsed = 00:04:54 . Memory (MB): peak = 2114.117 ; gain = 1218.914 ; free physical = 1768 ; free virtual = 11855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:40 ; elapsed = 00:04:56 . Memory (MB): peak = 2114.117 ; gain = 1218.914 ; free physical = 1768 ; free virtual = 11855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:41 ; elapsed = 00:04:57 . Memory (MB): peak = 2114.117 ; gain = 1218.914 ; free physical = 1768 ; free virtual = 11855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:43 ; elapsed = 00:04:59 . Memory (MB): peak = 2114.117 ; gain = 1218.914 ; free physical = 1768 ; free virtual = 11855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:43 ; elapsed = 00:04:59 . Memory (MB): peak = 2114.117 ; gain = 1218.914 ; free physical = 1768 ; free virtual = 11855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     4|
|2     |CARRY4     |   141|
|3     |LUT1       |   228|
|4     |LUT2       |   502|
|5     |LUT3       |  1641|
|6     |LUT4       |   969|
|7     |LUT5       |  1683|
|8     |LUT6       | 10702|
|9     |MUXF7      |  1050|
|10    |MUXF8      |   360|
|11    |RAM128X1D  |  3392|
|12    |RAMB36E1   |     3|
|13    |RAMB36E1_1 |     3|
|14    |RAMB36E1_2 |     1|
|15    |RAMB36E1_3 |    54|
|16    |RAMB36E1_4 |    54|
|17    |RAMB36E1_5 |    18|
|18    |FDRE       |  4287|
|19    |FDSE       |     6|
|20    |IBUF       |    32|
|21    |OBUF       |    66|
|22    |OBUFT      |     5|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------+---------------------------+------+
|      |Instance              |Module                     |Cells |
+------+----------------------+---------------------------+------+
|1     |top                   |                           | 25201|
|2     |  binary_bram         |frame_bram__parameterized0 |  2494|
|3     |  binary_input_bram   |frame_bram__parameterized1 |  2429|
|4     |  PC_Data             |FT2232_Data                |     7|
|5     |  clockgen            |clock_quarter_divider      |     4|
|6     |  debounce_btnc       |debounce                   |    54|
|7     |  debounce_btnd       |debounce_0                 |    54|
|8     |  debounce_btnl       |debounce_1                 |    54|
|9     |  debounce_btnr       |debounce_2                 |    58|
|10    |  debounce_btnu       |debounce_3                 |    55|
|11    |  display             |display_8hex               |    93|
|12    |  gesture_1           |gesture_detect             |    21|
|13    |  image_process_1     |image_process              | 16843|
|14    |    clockgen          |clock_quarter_divider_4    |     4|
|15    |    erosion_bram      |bram                       |  1411|
|16    |    final_bram        |frame_bram__parameterized3 |    14|
|17    |    frame_division    |frame_index_control        | 11354|
|18    |    process_bram      |frame_bram__parameterized2 |    16|
|19    |    vga_display       |vga_5                      |   174|
|20    |  send_mouse1         |send_mouse                 |   170|
|21    |    sender            |serial_send                |   121|
|22    |  stream_handle       |ram_control                |  2508|
|23    |    detect_new_frame  |detect_start               |    33|
|24    |    stream_control    |background_mem_control     |  2470|
|25    |      background_bram |frame_bram                 |   219|
|26    |  switch_parameters   |switch_control             |   179|
|27    |  vga_input_display   |vga                        |    63|
+------+----------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:43 ; elapsed = 00:04:59 . Memory (MB): peak = 2114.117 ; gain = 1218.914 ; free physical = 1768 ; free virtual = 11855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:35 ; elapsed = 00:04:51 . Memory (MB): peak = 2118.027 ; gain = 925.668 ; free physical = 1768 ; free virtual = 11855
Synthesis Optimization Complete : Time (s): cpu = 00:04:43 ; elapsed = 00:04:59 . Memory (MB): peak = 2118.027 ; gain = 1222.824 ; free physical = 1768 ; free virtual = 11855
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3698 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3392 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 3392 instances

INFO: [Common 17-83] Releasing license: Synthesis
309 Infos, 138 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:48 ; elapsed = 00:05:03 . Memory (MB): peak = 2154.133 ; gain = 1182.371 ; free physical = 3289 ; free virtual = 13376
report_utilization: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2186.152 ; gain = 0.000 ; free physical = 3281 ; free virtual = 13377
INFO: [Common 17-206] Exiting Vivado at Mon Dec 11 17:06:47 2017...
