{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 05 16:21:44 2023 " "Info: Processing started: Sun Nov 05 16:21:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FSR_reg -c FSR_reg --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FSR_reg -c FSR_reg --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "FSR_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/FSR_reg/FSR_reg.vhd" 7 -1 0 } } { "c:/files/software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/files/software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk_in " "Info: No valid register-to-register data paths exist for clock \"clk_in\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg_data\[0\] abus_in\[0\] clk_in 4.978 ns register " "Info: tsu for register \"reg_data\[0\]\" (data pin = \"abus_in\[0\]\", clock pin = \"clk_in\") is 4.978 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.704 ns + Longest pin register " "Info: + Longest pin to register delay is 7.704 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns abus_in\[0\] 1 PIN PIN_B7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_B7; Fanout = 1; PIN Node = 'abus_in\[0\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[0] } "NODE_NAME" } } { "FSR_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/FSR_reg/FSR_reg.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.031 ns) + CELL(0.398 ns) 6.289 ns process_0~0 2 COMB LCCOMB_X8_Y35_N24 2 " "Info: 2: + IC(5.031 ns) + CELL(0.398 ns) = 6.289 ns; Loc. = LCCOMB_X8_Y35_N24; Fanout = 2; COMB Node = 'process_0~0'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.429 ns" { abus_in[0] process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 6.820 ns process_0~3 3 COMB LCCOMB_X8_Y35_N14 8 " "Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 6.820 ns; Loc. = LCCOMB_X8_Y35_N14; Fanout = 8; COMB Node = 'process_0~3'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { process_0~0 process_0~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.660 ns) 7.704 ns reg_data\[0\] 4 REG LCFF_X8_Y35_N17 2 " "Info: 4: + IC(0.224 ns) + CELL(0.660 ns) = 7.704 ns; Loc. = LCFF_X8_Y35_N17; Fanout = 2; REG Node = 'reg_data\[0\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { process_0~3 reg_data[0] } "NODE_NAME" } } { "FSR_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/FSR_reg/FSR_reg.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.193 ns ( 28.47 % ) " "Info: Total cell delay = 2.193 ns ( 28.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.511 ns ( 71.53 % ) " "Info: Total interconnect delay = 5.511 ns ( 71.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.704 ns" { abus_in[0] process_0~0 process_0~3 reg_data[0] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.704 ns" { abus_in[0] {} abus_in[0]~combout {} process_0~0 {} process_0~3 {} reg_data[0] {} } { 0.000ns 0.000ns 5.031ns 0.256ns 0.224ns } { 0.000ns 0.860ns 0.398ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "FSR_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/FSR_reg/FSR_reg.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.690 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "FSR_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/FSR_reg/FSR_reg.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "FSR_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/FSR_reg/FSR_reg.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 2.690 ns reg_data\[0\] 3 REG LCFF_X8_Y35_N17 2 " "Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.690 ns; Loc. = LCFF_X8_Y35_N17; Fanout = 2; REG Node = 'reg_data\[0\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk_in~clkctrl reg_data[0] } "NODE_NAME" } } { "FSR_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/FSR_reg/FSR_reg.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.10 % ) " "Info: Total cell delay = 1.536 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.154 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.154 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { clk_in clk_in~clkctrl reg_data[0] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} reg_data[0] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.704 ns" { abus_in[0] process_0~0 process_0~3 reg_data[0] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.704 ns" { abus_in[0] {} abus_in[0]~combout {} process_0~0 {} process_0~3 {} reg_data[0] {} } { 0.000ns 0.000ns 5.031ns 0.256ns 0.224ns } { 0.000ns 0.860ns 0.398ns 0.275ns 0.660ns } "" } } { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { clk_in clk_in~clkctrl reg_data[0] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} reg_data[0] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in fsr_out\[1\] reg_data\[1\] 7.438 ns register " "Info: tco from clock \"clk_in\" to destination pin \"fsr_out\[1\]\" through register \"reg_data\[1\]\" is 7.438 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.690 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 2.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "FSR_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/FSR_reg/FSR_reg.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "FSR_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/FSR_reg/FSR_reg.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 2.690 ns reg_data\[1\] 3 REG LCFF_X8_Y35_N19 2 " "Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.690 ns; Loc. = LCFF_X8_Y35_N19; Fanout = 2; REG Node = 'reg_data\[1\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk_in~clkctrl reg_data[1] } "NODE_NAME" } } { "FSR_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/FSR_reg/FSR_reg.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.10 % ) " "Info: Total cell delay = 1.536 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.154 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.154 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { clk_in clk_in~clkctrl reg_data[1] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} reg_data[1] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "FSR_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/FSR_reg/FSR_reg.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.498 ns + Longest register pin " "Info: + Longest register to pin delay is 4.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_data\[1\] 1 REG LCFF_X8_Y35_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y35_N19; Fanout = 2; REG Node = 'reg_data\[1\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_data[1] } "NODE_NAME" } } { "FSR_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/FSR_reg/FSR_reg.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.856 ns) + CELL(2.642 ns) 4.498 ns fsr_out\[1\] 2 PIN PIN_J1 0 " "Info: 2: + IC(1.856 ns) + CELL(2.642 ns) = 4.498 ns; Loc. = PIN_J1; Fanout = 0; PIN Node = 'fsr_out\[1\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.498 ns" { reg_data[1] fsr_out[1] } "NODE_NAME" } } { "FSR_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/FSR_reg/FSR_reg.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 58.74 % ) " "Info: Total cell delay = 2.642 ns ( 58.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.856 ns ( 41.26 % ) " "Info: Total interconnect delay = 1.856 ns ( 41.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.498 ns" { reg_data[1] fsr_out[1] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.498 ns" { reg_data[1] {} fsr_out[1] {} } { 0.000ns 1.856ns } { 0.000ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { clk_in clk_in~clkctrl reg_data[1] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} reg_data[1] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.498 ns" { reg_data[1] fsr_out[1] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.498 ns" { reg_data[1] {} fsr_out[1] {} } { 0.000ns 1.856ns } { 0.000ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "abus_in\[5\] dbus_out\[1\] 11.419 ns Longest " "Info: Longest tpd from source pin \"abus_in\[5\]\" to destination pin \"dbus_out\[1\]\" is 11.419 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns abus_in\[5\] 1 PIN PIN_B8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B8; Fanout = 1; PIN Node = 'abus_in\[5\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[5] } "NODE_NAME" } } { "FSR_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/FSR_reg/FSR_reg.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.354 ns) + CELL(0.150 ns) 6.354 ns process_0~1 2 COMB LCCOMB_X8_Y35_N26 2 " "Info: 2: + IC(5.354 ns) + CELL(0.150 ns) = 6.354 ns; Loc. = LCCOMB_X8_Y35_N26; Fanout = 2; COMB Node = 'process_0~1'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.504 ns" { abus_in[5] process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.419 ns) 7.025 ns process_0~2 3 COMB LCCOMB_X8_Y35_N12 8 " "Info: 3: + IC(0.252 ns) + CELL(0.419 ns) = 7.025 ns; Loc. = LCCOMB_X8_Y35_N12; Fanout = 8; COMB Node = 'process_0~2'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { process_0~1 process_0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.742 ns) + CELL(2.652 ns) 11.419 ns dbus_out\[1\] 4 PIN PIN_J6 0 " "Info: 4: + IC(1.742 ns) + CELL(2.652 ns) = 11.419 ns; Loc. = PIN_J6; Fanout = 0; PIN Node = 'dbus_out\[1\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.394 ns" { process_0~2 dbus_out[1] } "NODE_NAME" } } { "FSR_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/FSR_reg/FSR_reg.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.071 ns ( 35.65 % ) " "Info: Total cell delay = 4.071 ns ( 35.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.348 ns ( 64.35 % ) " "Info: Total interconnect delay = 7.348 ns ( 64.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.419 ns" { abus_in[5] process_0~1 process_0~2 dbus_out[1] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.419 ns" { abus_in[5] {} abus_in[5]~combout {} process_0~1 {} process_0~2 {} dbus_out[1] {} } { 0.000ns 0.000ns 5.354ns 0.252ns 1.742ns } { 0.000ns 0.850ns 0.150ns 0.419ns 2.652ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "reg_data\[4\] dbus_in\[4\] clk_in -2.902 ns register " "Info: th for register \"reg_data\[4\]\" (data pin = \"dbus_in\[4\]\", clock pin = \"clk_in\") is -2.902 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.690 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "FSR_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/FSR_reg/FSR_reg.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "FSR_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/FSR_reg/FSR_reg.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 2.690 ns reg_data\[4\] 3 REG LCFF_X8_Y35_N1 2 " "Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.690 ns; Loc. = LCFF_X8_Y35_N1; Fanout = 2; REG Node = 'reg_data\[4\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk_in~clkctrl reg_data[4] } "NODE_NAME" } } { "FSR_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/FSR_reg/FSR_reg.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.10 % ) " "Info: Total cell delay = 1.536 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.154 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.154 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { clk_in clk_in~clkctrl reg_data[4] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} reg_data[4] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "FSR_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/FSR_reg/FSR_reg.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.858 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns dbus_in\[4\] 1 PIN PIN_H8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_H8; Fanout = 1; PIN Node = 'dbus_in\[4\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_in[4] } "NODE_NAME" } } { "FSR_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/FSR_reg/FSR_reg.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.765 ns) + CELL(0.149 ns) 5.774 ns reg_data\[4\]~feeder 2 COMB LCCOMB_X8_Y35_N0 1 " "Info: 2: + IC(4.765 ns) + CELL(0.149 ns) = 5.774 ns; Loc. = LCCOMB_X8_Y35_N0; Fanout = 1; COMB Node = 'reg_data\[4\]~feeder'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.914 ns" { dbus_in[4] reg_data[4]~feeder } "NODE_NAME" } } { "FSR_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/FSR_reg/FSR_reg.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.858 ns reg_data\[4\] 3 REG LCFF_X8_Y35_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.858 ns; Loc. = LCFF_X8_Y35_N1; Fanout = 2; REG Node = 'reg_data\[4\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { reg_data[4]~feeder reg_data[4] } "NODE_NAME" } } { "FSR_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/FSR_reg/FSR_reg.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.093 ns ( 18.66 % ) " "Info: Total cell delay = 1.093 ns ( 18.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.765 ns ( 81.34 % ) " "Info: Total interconnect delay = 4.765 ns ( 81.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.858 ns" { dbus_in[4] reg_data[4]~feeder reg_data[4] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.858 ns" { dbus_in[4] {} dbus_in[4]~combout {} reg_data[4]~feeder {} reg_data[4] {} } { 0.000ns 0.000ns 4.765ns 0.000ns } { 0.000ns 0.860ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { clk_in clk_in~clkctrl reg_data[4] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} reg_data[4] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.858 ns" { dbus_in[4] reg_data[4]~feeder reg_data[4] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.858 ns" { dbus_in[4] {} dbus_in[4]~combout {} reg_data[4]~feeder {} reg_data[4] {} } { 0.000ns 0.000ns 4.765ns 0.000ns } { 0.000ns 0.860ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 05 16:21:44 2023 " "Info: Processing ended: Sun Nov 05 16:21:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
