library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cantpersonas is
	port
	(
		clk	: in  std_logic;
		perEn : in std_logic;
		perSal : in std_logic;
		
		cantPer : out std_logic_vector(3 downto 0);
		a1, b1, c1, d1, e1, f1, g1	: out  std_logic;
		a2, b2, c2, d2, e2, f2, g2	: out  std_logic
		
	);
end cantpersonas;




architecture arch_cantpersonas of cantpersonas is

	signal scuenta, sdec, sun : std_logic_vector(3 downto 0);
	
	
	component decun is
		port
		(
			
			sum	: in  bit_vector(4 downto 0);
			dec   : out bit_vector(3 downto 0);
			un    : out bit_vector(3 downto 0)
			
		);
	end component;
	
	component contadorPersonas is
		 Port (
			  clk        : in  std_logic;                 
			  reset      : in  std_logic;                 
			  personaEntra  : in  std_logic;                 
			  personaSale : in  std_logic; 
			  
			  cuenta      : out std_logic_vector(3 downto 0) 
		 );
	end component;

	component deco7seg is
		port
		(
			-- Input ports
			A, B, C, D	 : in  std_logic;
		
			-- Output ports
			a1, b1, c1, d1, e1, f1, g1	: out  std_logic
		
		);
	end component;

begin

		U1 : contadorPersonas port map (clk,'0',perEn,perSal,scuenta);
		U2 : decun port map ('0'&scuenta,sdec,sun);
		U3 : deco7seg port map (sdec(3),sdec(2),sdec(1),sdec(0),a1, b1, c1, d1, e1, f1, g1);
		U4 : deco7seg port map (sun(3),sun(2),sun(1),sun(0),a2, b2, c2, d2, e2, f2, g2);
		cantPer <= scuenta;

end arch_cantpersonas;

