/*
 * Copyright (C) 2012 Nexell Co., All Rights Reserved
 * Nexell Co. Proprietary & Confidential
 *
 * NEXELL INFORMS THAT THIS CODE AND INFORMATION IS PROVIDED "AS IS" BASE
 * AND WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING
 * BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY AND/OR
 * FITNESS FOR A PARTICULAR PURPOSE.
 *
 * Module	: TIEOFF Controller
 * File		: nx_tieoff.h
 * Description	:
 * Author	: SoC Team
 * History	:
 */

#ifndef __NX_TIEOFF_H__
#define __NX_TIEOFF_H__

#include "nx_prototype.h"


#define NumberOfTieOffReg	33

struct	NX_TIEOFF_RegisterSet {
	u32	TIEOFFREG[NumberOfTieOffReg];
};

#define TI_CORTEXA9MP_TOP_QUADL2C_CLAMPCOREOUT		 (1 << 16) |    0
#define TI_CORTEXA9MP_TOP_QUADL2C_CLAMPCPU0		 (1 << 16) |    1
#define TI_CORTEXA9MP_TOP_QUADL2C_CLAMPCPU1		 (1 << 16) |    2
#define TI_CORTEXA9MP_TOP_QUADL2C_CLAMPCPU2		 (1 << 16) |    3
#define TI_CORTEXA9MP_TOP_QUADL2C_CLAMPCPU3		 (1 << 16) |    4
#define TI_CORTEXA9MP_TOP_QUADL2C_COREPWRDOWN		 (1 << 16) |    5
#define TI_CORTEXA9MP_TOP_QUADL2C_CPU0PWRDOWN		 (1 << 16) |    6
#define TI_CORTEXA9MP_TOP_QUADL2C_CPU1PWRDOWN		 (1 << 16) |    7
#define TI_CORTEXA9MP_TOP_QUADL2C_CPU2PWRDOWN		 (1 << 16) |    8
#define TI_CORTEXA9MP_TOP_QUADL2C_CPU3PWRDOWN		 (1 << 16) |    9
#define TI_CORTEXA9MP_TOP_QUADL2C_L2_CFGENDIAN		 (1 << 16) |   10
#define TI_CORTEXA9MP_TOP_QUADL2C_L1EMAS		 (1 << 16) |   11
#define TI_CORTEXA9MP_TOP_QUADL2C_L2RET1N_0		 (1 << 16) |   12
#define TI_CORTEXA9MP_TOP_QUADL2C_L2RET1N_1		 (1 << 16) |   13
#define TI_CORTEXA9MP_TOP_QUADL2C_L2PGEN_0		 (1 << 16) |   14
#define TI_CORTEXA9MP_TOP_QUADL2C_L2PGEN_1		 (1 << 16) |   15
#define TI_CORTEXA9MP_TOP_QUADL2C_CLAMPL2_0		 (1 << 16) |   16
#define TI_CORTEXA9MP_TOP_QUADL2C_CLAMPL2_1		 (1 << 16) |   17
#define TI_CORTEXA9MP_TOP_QUADL2C_VINITHI		 (4 << 16) |   18
#define TI_CORTEXA9MP_TOP_QUADL2C_L2EMA			 (3 << 16) |   22
#define TI_CORTEXA9MP_TOP_QUADL2C_TEINIT		 (4 << 16) |   25
#define TI_CORTEXA9MP_TOP_QUADL2C_L1EMAW		 (2 << 16) |   29
#define TI_CORTEXA9MP_TOP_QUADL2C_L2EMAW		 (2 << 16) |   32
#define TI_CORTEXA9MP_TOP_QUADL2C_L1EMA			 (3 << 16) |   34
#define TI_CORTEXA9MP_TOP_QUADL2C_CPUCLKOFF		 (4 << 16) |   37
#define TI_CORTEXA9MP_TOP_QUADL2C_PWRCTLI0		 (2 << 16) |   41
#define TI_CORTEXA9MP_TOP_QUADL2C_PWRCTLI1		 (2 << 16) |   43
#define TI_CORTEXA9MP_TOP_QUADL2C_PWRCTLI2		 (2 << 16) |   45
#define TI_AXISRAM0_i_TIE_ra2w_EMAA			 (3 << 16) |   47
#define TI_AXISRAM0_i_TIE_ra2w_EMAB			 (3 << 16) |   50
#define TI_AXISRAM0_i_TIE_ra2w_EMAWA			 (2 << 16) |   53
#define TI_AXISRAM0_i_TIE_ra2w_EMAWB			 (2 << 16) |   55
#define TI_AXISRAM0_i_nPowerDown			 (1 << 16) |   57
#define TI_AXISRAM0_i_nSleep				 (1 << 16) |   58
#define TI_CAN0_i_TIE_rf1_EMA				 (3 << 16) |   59
#define TI_CAN0_i_TIE_rf1_EMAW				 (2 << 16) |   62
#define TI_CAN0_i_nPowerDown				 (1 << 16) |   64
#define TI_CAN0_i_nSleep				 (1 << 16) |   65
#define TI_CAN1_i_TIE_rf1_EMA				 (3 << 16) |   66
#define TI_CAN1_i_TIE_rf1_EMAW				 (2 << 16) |   69
#define TI_CAN1_i_nPowerDown				 (1 << 16) |   71
#define TI_CAN1_i_nSleep				 (1 << 16) |   72
#define TI_DEINTERLACE0_i_NX_RF1_EMA			 (3 << 16) |   73
#define TI_DEINTERLACE0_i_NX_RF1_EMAW			 (2 << 16) |   76
#define TI_DEINTERLACE0_i_NX_RF2_EMAA			 (3 << 16) |   78
#define TI_DEINTERLACE0_i_NX_RF2_EMAB			 (3 << 16) |   81
#define TI_DEINTERLACE0_i_NX_RF2W_EMAA			 (3 << 16) |   84
#define TI_DEINTERLACE0_i_NX_RF2W_EMAB			 (3 << 16) |   87
#define TI_DISPLAYTOP0_i_ResConv_nPowerDown		 (1 << 16) |   90
#define TI_DISPLAYTOP0_i_ResConv_nSleep			 (1 << 16) |   91
#define TI_DISPLAYTOP0_i_HDMI_nPowerDown		 (2 << 16) |   92
#define TI_DISPLAYTOP0_i_HDMI_nSleep			 (2 << 16) |   94
#define TI_DISPLAYTOP0_i_HDMI_PHY_REFCLK_SEL		 (1 << 16) |   96
#define TI_DISPLAYTOP0_i_TIEOFF_SPSRAM_EMA		 (3 << 16) |   97
#define TI_DISPLAYTOP0_i_TIEOFF_SPSRAM_EMAW		 (2 << 16) |  100
#define TI_DISPLAYTOP0_i_TIEOFF_DPSRAM_1R1W_EMAA	 (3 << 16) |  102
#define TI_DISPLAYTOP0_i_TIEOFF_DPSRAM_1R1W_EMAB	 (3 << 16) |  105
#define TI_DISPLAYTOP0_i_TIEOFF_DPSRAM_EMAA		 (3 << 16) |  108
#define TI_DISPLAYTOP0_i_TIEOFF_DPSRAM_EMAB		 (3 << 16) |  111
#define TI_DISPLAYTOP0_i_TIEOFF_DPSRAM_EMAWA		 (2 << 16) |  114
#define TI_DISPLAYTOP0_i_TIEOFF_DPSRAM_EMAWB		 (2 << 16) |  116
#define TI_MCUSTOP0_i_vrom_EMA				 (3 << 16) |  118
#define TI_DREX0_CKE_INIT				 (1 << 16) |  121
#define TI_DREX0_CA_SWAP				 (1 << 16) |  122
#define TI_DREX0_CSYSREQ				 (1 << 16) |  123
#define TI_DREX0_PAUSE_REQ				 (1 << 16) |  124
#define TI_DREX0_PEREV_TRIGGER				 (1 << 16) |  125
#define TI_DREX0_CTRL_HCKE				 (1 << 16) |  126
#define TI_DREX0_DFI_RESET_N_P0				 (1 << 16) |  127
#define TI_DREX0_DFI_RESET_N_P1				 (1 << 16) |  128
#define TI_MIPI0_NX_DPSRAM_1R1W_EMAA			 (3 << 16) |  129
#define TI_MIPI0_NX_DPSRAM_1R1W_EMAB			 (3 << 16) |  132
#define TI_MIPI0_i_NX_NPOWERDOWN			 (4 << 16) |  135
#define TI_MIPI0_i_NX_NSLEEP				 (4 << 16) |  139
#define TI_SCALER0_i_NX_EMA				 (3 << 16) |  143
#define TI_SCALER0_i_NX_EMAW				 (2 << 16) |  146
#define TI_UART0_USESMC					 (1 << 16) |  148
#define TI_UART0_SMCTXENB				 (1 << 16) |  149
#define TI_UART0_SMCRXENB				 (1 << 16) |  150
#define TI_UART_MODEM0_USESMC				 (1 << 16) |  151
#define TI_UART_MODEM0_SMCTXENB				 (1 << 16) |  152
#define TI_UART_MODEM0_SMCRXENB				 (1 << 16) |  153
#define TI_UART1_USESMC					 (1 << 16) |  154
#define TI_UART1_SMCTXENB				 (1 << 16) |  155
#define TI_UART1_SMCRXENB				 (1 << 16) |  156
#define TI_UART_NODMA0_USESMC				 (1 << 16) |  157
#define TI_UART_NODMA0_SMCTXENB				 (1 << 16) |  158
#define TI_UART_NODMA0_SMCRXENB				 (1 << 16) |  159
#define TI_UART_NODMA1_USESMC				 (1 << 16) |  160
#define TI_UART_NODMA1_SMCTXENB				 (1 << 16) |  161
#define TI_UART_NODMA1_SMCRXENB				 (1 << 16) |  162
#define TI_UART_NODMA2_USESMC				 (1 << 16) |  163
#define TI_UART_NODMA2_SMCTXENB				 (1 << 16) |  164
#define TI_UART_NODMA2_SMCRXENB				 (1 << 16) |  165
#define TI_USB20HOST0_i_nPowerDown			 (1 << 16) |  166
#define TI_USB20HOST0_i_nSleep				 (1 << 16) |  167
#define TI_USB20HOST0_i_NX_RF1_EMA			 (3 << 16) |  168
#define TI_USB20HOST0_i_NX_RF1_EMAW			 (2 << 16) |  171
#define TI_USB20HOST0_sys_interrupt_i			 (1 << 16) |  173
#define TI_USB20HOST0_i_hsic_en				 (3 << 16) |  174
#define TI_USB20HOST0_i_nResetSync			 (1 << 16) |  177
#define TI_USB20HOST0_i_nResetSync_ohci			 (1 << 16) |  178
#define TI_USB20HOST0_i_nAuxWellResetSync		 (1 << 16) |  179
#define TI_USB20HOST0_i_nHostPhyResetSync		 (1 << 16) |  180
#define TI_USB20HOST0_i_nHostUtmiResetSync		 (1 << 16) |  181
#define TI_USB20HOST0_i_nHostHsicResetSync		 (1 << 16) |  182
#define TI_USB20HOST0_i_HSIC_FREE_CLOCK_ENB		 (1 << 16) |  183
#define TI_USB20HOST0_i_HSIC_480M_FROM_OTG_PHY		 (1 << 16) |  184
#define TI_USB20HOST0_ss_word_if_enb_i			 (1 << 16) |  185
#define TI_USB20HOST0_ss_word_if_i			 (1 << 16) |  186
#define TI_USB20HOST0_ss_utmi_backward_enb_i		 (1 << 16) |  187
#define TI_USB20HOST0_ss_resume_utmi_pls_dis_i		 (1 << 16) |  188
#define TI_USB20HOST0_phy_vstatus_0_i			 (3 << 16) |  189
#define TI_USB20HOST0_phy_vstatus_1_i			 (3 << 16) |  192
#define TI_USB20HOST0_phy_vstatus_2_i			 (3 << 16) |  195
#define TI_USB20HOST0_phy_vstatus_3_i			 (3 << 16) |  198
#define TI_USB20HOST0_phy_vstatus_4_i			 (3 << 16) |  201
#define TI_USB20HOST0_phy_vstatus_5_i			 (3 << 16) |  204
#define TI_USB20HOST0_phy_vstatus_6_i			 (3 << 16) |  207
#define TI_USB20HOST0_phy_vstatus_7_i			 (3 << 16) |  210
#define TI_USB20HOST0_ss_power_state_valid_i		 (1 << 16) |  213
#define TI_USB20HOST0_ss_nxt_power_state_valid_i	 (1 << 16) |  214
#define TI_USB20HOST0_ss_power_state_i			 (2 << 16) |  215
#define TI_USB20HOST0_ss_next_power_state_i		 (2 << 16) |  217
#define TI_USB20HOST0_app_prt_ovrcur_i			 (3 << 16) |  219
#define TI_USB20HOST0_ss_simulation_mode_i		 (1 << 16) |  222
#define TI_USB20HOST0_ss_fladj_val_host_i		 (6 << 16) |  224
#define TI_USB20HOST0_ss_fladj_val_5_i			 (3 << 16) |  230
#define TI_USB20HOST0_ss_fladj_val_4_i			 (3 << 16) |  233
#define TI_USB20HOST0_ss_fladj_val_3_i			 (3 << 16) |  236
#define TI_USB20HOST0_ss_fladj_val_2_i			 (3 << 16) |  239
#define TI_USB20HOST0_ss_fladj_val_1_i			 (3 << 16) |  242
#define TI_USB20HOST0_ss_fladj_val_0_i			 (3 << 16) |  245
#define TI_USB20HOST0_ss_autoppd_on_overcur_en_i	 (1 << 16) |  248
#define TI_USB20HOST0_ss_ena_incr16_i			 (1 << 16) |  249
#define TI_USB20HOST0_ss_ena_incr8_i			 (1 << 16) |  250
#define TI_USB20HOST0_ss_ena_incr4_i			 (1 << 16) |  251
#define TI_USB20HOST0_ss_ena_incrx_align_i		 (1 << 16) |  252
#define TI_USB20HOST0_i_ohci_0_cntsel_n			 (1 << 16) |  253
#define TI_USB20HOST0_ohci_0_app_irq1_i			 (1 << 16) |  254
#define TI_USB20HOST0_ohci_0_app_irq12_i		 (1 << 16) |  255
#define TI_USB20HOST0_ohci_0_app_io_hit_i		 (1 << 16) |  256
#define TI_USB20HOST0_ss_hubsetup_min_i			 (1 << 16) |  257
#define TI_USB20HOST0_app_start_clk_i			 (1 << 16) |  258
#define TI_USB20HOST0_ohci_susp_lgcy_i			 (1 << 16) |  259
#define TI_USB20HOST0_i_SIDDQ				 (1 << 16) |  260
#define TI_USB20HOST0_i_VATESTENB			 (2 << 16) |  261
#define TI_USB20HOST0_i_POR_ENB				 (1 << 16) |  263
#define TI_USB20HOST0_i_POR				 (1 << 16) |  264
#define TI_USB20HOST0_i_REFCLKSEL			 (2 << 16) |  265
#define TI_USB20HOST0_i_FSEL				 (3 << 16) |  267
#define TI_USB20HOST0_i_COMMONONN			 (1 << 16) |  270
#define TI_USB20HOST0_i_RESREQIN			 (1 << 16) |  271
#define TI_USB20HOST0_i_PORTRESET			 (1 << 16) |  272
#define TI_USB20HOST0_i_OTGDISABLE			 (1 << 16) |  273
#define TI_USB20HOST0_i_LOOPBACKENB			 (1 << 16) |  274
#define TI_USB20HOST0_i_IDPULLUP			 (1 << 16) |  275
#define TI_USB20HOST0_i_DRVVBUS				 (1 << 16) |  276
#define TI_USB20HOST0_i_ADPCHRG				 (1 << 16) |  277
#define TI_USB20HOST0_i_ADPDISCHRG			 (1 << 16) |  278
#define TI_USB20HOST0_i_ADPPRBENB			 (1 << 16) |  279
#define TI_USB20HOST0_i_VBUSVLDEXT			 (1 << 16) |  280
#define TI_USB20HOST0_i_VBUSVLDEXTSEL			 (1 << 16) |  281
#define TI_USB20HOST0_i_DPPULLDOWN			 (1 << 16) |  282
#define TI_USB20HOST0_i_DMPULLDOWN			 (1 << 16) |  283
#define TI_USB20HOST0_i_SUSPENDM_ENB			 (1 << 16) |  284
#define TI_USB20HOST0_i_SUSPENDM			 (1 << 16) |  285
#define TI_USB20HOST0_i_SLEEPM_ENB			 (1 << 16) |  286
#define TI_USB20HOST0_i_SLEEPM				 (1 << 16) |  287
#define TI_USB20HOST0_i_OPMODE_ENB			 (1 << 16) |  288
#define TI_USB20HOST0_i_OPMODE				 (2 << 16) |  289
#define TI_USB20HOST0_i_TERMSEL_ENB			 (1 << 16) |  291
#define TI_USB20HOST0_i_TERMSEL				 (1 << 16) |  292
#define TI_USB20HOST0_i_XCVRSEL_ENB			 (1 << 16) |  293
#define TI_USB20HOST0_i_XCVRSEL				 (2 << 16) |  294
#define TI_USB20HOST0_i_WORDINTERFACE_ENB		 (1 << 16) |  296
#define TI_USB20HOST0_i_WORDINTERFACE			 (1 << 16) |  297
#define TI_USB20HOST0_i_TXBITSTUFFEN			 (1 << 16) |  298
#define TI_USB20HOST0_i_TXBITSTUFFENH			 (1 << 16) |  299
#define TI_USB20HOST0_i_BYPASSDPDATA			 (1 << 16) |  300
#define TI_USB20HOST0_i_BYPASSDMDATA			 (1 << 16) |  301
#define TI_USB20HOST0_i_BYPASSDPEN			 (1 << 16) |  302
#define TI_USB20HOST0_i_BYPASSDMEN			 (1 << 16) |  303
#define TI_USB20HOST0_i_BYPASSSEL			 (1 << 16) |  304
#define TI_USB20HOST0_i_COMPDISTUNE			 (3 << 16) |  305
#define TI_USB20HOST0_i_SQRXTUNE			 (3 << 16) |  308
#define TI_USB20HOST0_i_OTGTUNE				 (3 << 16) |  311
#define TI_USB20HOST0_i_TXHSXVTUNE			 (2 << 16) |  314
#define TI_USB20HOST0_i_TXFSLSTUNE			 (4 << 16) |  316
#define TI_USB20HOST0_i_TXVREFTUNE			 (4 << 16) |  320
#define TI_USB20HOST0_i_TXRISETUNE			 (2 << 16) |  324
#define TI_USB20HOST0_i_TXRESTUNE			 (2 << 16) |  326
#define TI_USB20HOST0_i_TXPREEMPAMPTUNE			 (2 << 16) |  328
#define TI_USB20HOST0_i_TXPREEMPPULSETUNE		 (1 << 16) |  330
#define TI_USB20HOST0_i_CHRGSEL				 (1 << 16) |  331
#define TI_USB20HOST0_i_VDATDETENB			 (1 << 16) |  332
#define TI_USB20HOST0_i_VDATSRCENB			 (1 << 16) |  333
#define TI_USB20HOST0_i_DCDENB				 (1 << 16) |  334
#define TI_USB20HOST0_i_ACAENB				 (1 << 16) |  335
#define TI_USB20HOST0_i_HSIC_MSTRXCVR			 (1 << 16) |  336
#define TI_USB20HOST0_i_HSIC_SIDDQ			 (1 << 16) |  337
#define TI_USB20HOST0_i_HSIC_POR_ENB			 (1 << 16) |  338
#define TI_USB20HOST0_i_HSIC_POR			 (1 << 16) |  339
#define TI_USB20HOST0_i_HSIC_REFCLKDIV			 (7 << 16) |  340
#define TI_USB20HOST0_i_HSIC_REFCLKSEL			 (2 << 16) |  347
#define TI_USB20HOST0_i_HSIC_COMMONONN			 (1 << 16) |  349
#define TI_USB20HOST0_i_HSIC_PORTRESET			 (1 << 16) |  350
#define TI_USB20HOST0_i_HSIC_LOOPBACKENB		 (1 << 16) |  351
#define TI_USB20HOST0_i_HSIC_DPPULLDOWN			 (1 << 16) |  352
#define TI_USB20HOST0_i_HSIC_DMPULLDOWN			 (1 << 16) |  353
#define TI_USB20HOST0_i_HSIC_SUSPENDM_ENB		 (1 << 16) |  354
#define TI_USB20HOST0_i_HSIC_SUSPENDM			 (1 << 16) |  355
#define TI_USB20HOST0_i_HSIC_SLEEPM_ENB			 (1 << 16) |  356
#define TI_USB20HOST0_i_HSIC_SLEEPM			 (1 << 16) |  357
#define TI_USB20HOST0_i_HSIC_MSTRXOPU			 (1 << 16) |  358
#define TI_USB20HOST0_i_HSIC_OPMODE_ENB			 (1 << 16) |  359
#define TI_USB20HOST0_i_HSIC_OPMODE			 (2 << 16) |  360
#define TI_USB20HOST0_i_HSIC_XCVRSELECT_ENB		 (1 << 16) |  362
#define TI_USB20HOST0_i_HSIC_XCVRSELECT			 (1 << 16) |  363
#define TI_USB20HOST0_i_HSIC_WORDINTERFACE_ENB		 (1 << 16) |  364
#define TI_USB20HOST0_i_HSIC_WORDINTERFACE		 (1 << 16) |  365
#define TI_USB20HOST0_i_HSIC_TXBITSTUFFEN		 (1 << 16) |  366
#define TI_USB20HOST0_i_HSIC_TXBITSTUFFENH		 (1 << 16) |  367
#define TI_USB20HOST0_i_HSIC_TXRPUTUNE			 (2 << 16) |  368
#define TI_USB20HOST0_i_HSIC_TXRPDTUNE			 (2 << 16) |  370
#define TI_USB20HOST0_i_HSIC_TXSRTUNE			 (4 << 16) |  372
#define TI_USB20OTG0_i_nPowerDown			 (1 << 16) |  376
#define TI_USB20OTG0_i_nSleep				 (1 << 16) |  377
#define TI_USB20OTG0_i_NX_RF1_EMA			 (3 << 16) |  378
#define TI_USB20OTG0_i_NX_RF1_EMAW			 (2 << 16) |  381
#define TI_USB20OTG0_i_ss_scaledown_mode		 (2 << 16) |  384
#define TI_USB20OTG0_i_gp_in				(16 << 16) |  386
#define TI_USB20OTG0_i_sof_count			(14 << 16) |  402
#define TI_USB20OTG0_i_sys_dma_done			 (1 << 16) |  416
#define TI_USB20OTG0_i_if_select_hsic			 (1 << 16) |  417
#define TI_USB20OTG0_i_nResetSync			 (1 << 16) |  418
#define TI_USB20OTG0_i_nUtmiResetSync			 (1 << 16) |  419
#define TI_USB20OTG0_i_SIDDQ				 (1 << 16) |  420
#define TI_USB20OTG0_i_VATESTENB			 (2 << 16) |  421
#define TI_USB20OTG0_i_POR_ENB				 (1 << 16) |  423
#define TI_USB20OTG0_i_POR				 (1 << 16) |  424
#define TI_USB20OTG0_i_REFCLKSEL			 (2 << 16) |  425
#define TI_USB20OTG0_i_FSEL				 (3 << 16) |  427
#define TI_USB20OTG0_i_COMMONONN			 (1 << 16) |  430
#define TI_USB20OTG0_i_RESREQIN				 (1 << 16) |  431
#define TI_USB20OTG0_i_PORTRESET			 (1 << 16) |  432
#define TI_USB20OTG0_i_OTGDISABLE			 (1 << 16) |  433
#define TI_USB20OTG0_i_LOOPBACKENB			 (1 << 16) |  434
#define TI_USB20OTG0_i_IDPULLUP				 (1 << 16) |  435
#define TI_USB20OTG0_i_DRVVBUS				 (1 << 16) |  436
#define TI_USB20OTG0_i_ADPCHRG				 (1 << 16) |  437
#define TI_USB20OTG0_i_ADPDISCHRG			 (1 << 16) |  438
#define TI_USB20OTG0_i_ADPPRBENB			 (1 << 16) |  439
#define TI_USB20OTG0_i_VBUSVLDEXT			 (1 << 16) |  440
#define TI_USB20OTG0_i_VBUSVLDEXTSEL			 (1 << 16) |  441
#define TI_USB20OTG0_i_DPPULLDOWN			 (1 << 16) |  442
#define TI_USB20OTG0_i_DMPULLDOWN			 (1 << 16) |  443
#define TI_USB20OTG0_i_SUSPENDM_ENB			 (1 << 16) |  444
#define TI_USB20OTG0_i_SUSPENDM				 (1 << 16) |  445
#define TI_USB20OTG0_i_SLEEPM_ENB			 (1 << 16) |  446
#define TI_USB20OTG0_i_SLEEPM				 (1 << 16) |  447
#define TI_USB20OTG0_i_OPMODE_ENB			 (1 << 16) |  448
#define TI_USB20OTG0_i_OPMODE				 (2 << 16) |  449
#define TI_USB20OTG0_i_TERMSEL_ENB			 (1 << 16) |  451
#define TI_USB20OTG0_i_TERMSEL				 (1 << 16) |  452
#define TI_USB20OTG0_i_XCVRSEL_ENB			 (1 << 16) |  453
#define TI_USB20OTG0_i_XCVRSEL				 (2 << 16) |  454
#define TI_USB20OTG0_i_WORDINTERFACE_ENB		 (1 << 16) |  456
#define TI_USB20OTG0_i_WORDINTERFACE			 (1 << 16) |  457
#define TI_USB20OTG0_i_TXBITSTUFFEN			 (1 << 16) |  458
#define TI_USB20OTG0_i_TXBITSTUFFENH			 (1 << 16) |  459
#define TI_USB20OTG0_i_BYPASSDPDATA			 (1 << 16) |  460
#define TI_USB20OTG0_i_BYPASSDMDATA			 (1 << 16) |  461
#define TI_USB20OTG0_i_BYPASSDPEN			 (1 << 16) |  462
#define TI_USB20OTG0_i_BYPASSDMEN			 (1 << 16) |  463
#define TI_USB20OTG0_i_BYPASSSEL			 (1 << 16) |  464
#define TI_USB20OTG0_i_COMPDISTUNE			 (3 << 16) |  465
#define TI_USB20OTG0_i_SQRXTUNE				 (3 << 16) |  468
#define TI_USB20OTG0_i_OTGTUNE				 (3 << 16) |  471
#define TI_USB20OTG0_i_TXHSXVTUNE			 (2 << 16) |  474
#define TI_USB20OTG0_i_TXFSLSTUNE			 (4 << 16) |  476
#define TI_USB20OTG0_i_TXVREFTUNE			 (4 << 16) |  480
#define TI_USB20OTG0_i_TXRISETUNE			 (2 << 16) |  484
#define TI_USB20OTG0_i_TXRESTUNE			 (2 << 16) |  486
#define TI_USB20OTG0_i_TXPREEMPAMPTUNE			 (2 << 16) |  488
#define TI_USB20OTG0_i_TXPREEMPPULSETUNE		 (1 << 16) |  490
#define TI_USB20OTG0_i_CHRGSEL				 (1 << 16) |  491
#define TI_USB20OTG0_i_VDATDETENB			 (1 << 16) |  492
#define TI_USB20OTG0_i_VDATSRCENB			 (1 << 16) |  493
#define TI_USB20OTG0_i_DCDENB				 (1 << 16) |  494
#define TI_USB20OTG0_i_ACAENB				 (1 << 16) |  495
#define TI_USB20OTG0_i_IDPULLUP_ENB			 (1 << 16) |  496
#define TI_USB20OTG0_i_DPPULLDOWN_ENB			 (1 << 16) |  497
#define TI_USB20OTG0_i_DMPULLDOWN_ENB			 (1 << 16) |  498
#define TI_USB20OTG0_i_DRVVBUS_ENB			 (1 << 16) |  499
#define TI_USB20OTG0_i_LPMClkMuxCntrl			 (1 << 16) |  500
#define TI_USB20OTG0_i_GLITCHLESSMUXCntrl		 (1 << 16) |  501
#define TI_CODA9600_i_nPWRDN00				 (4 << 16) |  502
#define TI_CODA9600_i_nSLEEP00				 (4 << 16) |  506
#define TI_CODA9600_i_nPWRDN01				 (8 << 16) |  512
#define TI_CODA9600_i_nSLEEP01				 (8 << 16) |  520
#define TI_CODA9600_i_nPWRDN02				(10 << 16) |  528
#define TI_CODA9600_i_nSLEEP02				(10 << 16) |  544
#define TI_CODA9600_i_nPWRDN03				 (2 << 16) |  554
#define TI_CODA9600_i_nSLEEP03				 (2 << 16) |  556
#define TI_CODA9600_i_nPWRDN04				 (8 << 16) |  558
#define TI_CODA9600_i_nSLEEP04				 (8 << 16) |  566
#define TI_CODA9600_i_nPWRDN05				 (3 << 16) |  576
#define TI_CODA9600_i_nSLEEP05				 (3 << 16) |  579
#define TI_CODA9600_i_nPWRDN06				 (7 << 16) |  582
#define TI_CODA9600_i_nSLEEP06				 (7 << 16) |  589
#define TI_CODA9600_i_nPWRDN07				(12 << 16) |  596
#define TI_CODA9600_i_nSLEEP07				(12 << 16) |  608
#define TI_CODA9600_i_nPWRDN08				 (1 << 16) |  620
#define TI_CODA9600_i_nSLEEP08				 (1 << 16) |  621
#define TI_CODA9600_i_nPWRDN09				 (2 << 16) |  622
#define TI_CODA9600_i_nSLEEP09				 (2 << 16) |  624
#define TI_CODA9600_i_nPWRDN10				(10 << 16) |  626
#define TI_CODA9600_i_nSLEEP10				(10 << 16) |  640
#define TI_CODA9600_i_nPWRDN11				 (1 << 16) |  650
#define TI_CODA9600_i_nSLEEP11				 (1 << 16) |  651
#define TI_CODA9600_i_TIE_rf2_EMAA			 (3 << 16) |  652
#define TI_CODA9600_i_TIE_rf2_EMAB			 (3 << 16) |  655
#define TI_CODA9600_i_TIE_rf2w_EMAA			 (3 << 16) |  658
#define TI_CODA9600_i_TIE_rf2w_EMAB			 (3 << 16) |  661
#define TI_CODA9600_i_TIE_ra2_EMAA			 (3 << 16) |  664
#define TI_CODA9600_i_TIE_ra2_EMAB			 (3 << 16) |  667
#define TI_CODA9600_i_TIE_ra2_EMAWA			 (2 << 16) |  670
#define TI_CODA9600_i_TIE_ra2_EMAWB			 (2 << 16) |  672
#define TI_CODA9600_i_TIE_ra2w_EMAA			 (3 << 16) |  674
#define TI_CODA9600_i_TIE_ra2w_EMAB			 (3 << 16) |  677
#define TI_CODA9600_i_TIE_ra2w_EMAWA			 (2 << 16) |  680
#define TI_CODA9600_i_TIE_ra2w_EMAWB			 (2 << 16) |  682
#define TI_CODA9600_i_TIE_rf1_EMA			 (3 << 16) |  684
#define TI_CODA9600_i_TIE_rf1_EMAW			 (2 << 16) |  687
#define TI_CODA9600_i_TIE_rf1w_EMA			 (3 << 16) |  689
#define TI_CODA9600_i_TIE_rf1w_EMAW			 (2 << 16) |  692
#define TI_DWC_GMAC0_sbd_flowctrl_i			 (1 << 16) |  694
#define TI_DWC_GMAC0_phy_intf_sel_i			 (3 << 16) |  695
#define TI_DWC_GMAC0_i_NX_RF2_EMAA			 (3 << 16) |  698
#define TI_DWC_GMAC0_i_NX_RF2_EMAB			 (3 << 16) |  701
#define TI_MALI4000_NX_DPSRAM_1R1W_EMAA			 (3 << 16) |  704
#define TI_MALI4000_NX_DPSRAM_1R1W_EMAB			 (3 << 16) |  707
#define TI_MALI4000_NX_SPSRAM_EMA			 (3 << 16) |  710
#define TI_MALI4000_NX_SPSRAM_EMAW			 (2 << 16) |  713
#define TI_MALI4000_NX_SPSRAM_BW_EMA			 (3 << 16) |  715
#define TI_MALI4000_NX_SPSRAM_BW_EMAW			 (2 << 16) |  718
#define TI_MALI4000_PWRDNBYPASS				 (1 << 16) |  720
#define TI_MALI4000_GP_NX_NPOWERDOWN			(15 << 16) |  721
#define TI_MALI4000_GP_NX_NSLEEP			(15 << 16) |  736
#define TI_MALI4000_L2_NX_NPOWERDOWN			 (3 << 16) |  751
#define TI_MALI4000_L2_NX_NSLEEP			 (3 << 16) |  754
#define TI_MALI4000_PP0_NX_NPOWERDOWN			(32 << 16) |  768
#define TI_MALI4000_PP0_NX_NSLEEP			(32 << 16) |  800
#define TI_MALI4000_PP1_NX_NPOWERDOWN			(32 << 16) |  832
#define TI_MALI4000_PP1_NX_NSLEEP			(32 << 16) |  864
#define TI_MALI4000_PP2_NX_NPOWERDOWN			(32 << 16) |  896
#define TI_MALI4000_PP2_NX_NSLEEP			(32 << 16) |  928
#define TI_MALI4000_PP3_NX_NPOWERDOWN			(32 << 16) |  960
#define TI_MALI4000_PP3_NX_NSLEEP			(32 << 16) |  992
#define TI_A3BM_AXI_PERI_BUS0_SYNCMODEREQm9		 (1 << 16) | 1024
#define TI_A3BM_AXI_PERI_BUS0_SYNCMODEREQm10		 (1 << 16) | 1025
#define TI_A3BM_AXI_PERI_BUS0_SYNCMODEREQm16		 (1 << 16) | 1026
#define TI_A3BM_AXI_TOP_MASTER_BUS0_REMAP		 (2 << 16) | 1027

#endif

