/*
 * Copyright (c) 2011, Intel Corporation.
 *
 *  Licensed under the Apache License, Version 2.0 (the "License");
 *  you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at
 *
 *      http://www.apache.org/licenses/LICENSE-2.0
 *
 *  Unless required by applicable law or agreed to in writing, software
 *  distributed under the License is distributed on an "AS IS" BASIS,
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *  See the License for the specific language governing permissions and
 *  limitations under the License.
 */

#include "allCtrlRegs_r10b.h"
#include "globals.h"

namespace GrpCtrlRegisters {


AllCtrlRegs_r10b::AllCtrlRegs_r10b(
    string grpName, string testName) :
    Test(grpName, testName, SPECREV_10b)
{
    // 63 chars allowed:     xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    mTestDesc.SetCompliance("revision 1.0b, section 3");
    mTestDesc.SetShort(     "Validate all controller registers syntactically");
    // No string size limit for the long description
    mTestDesc.SetLong(
        "Validates the following; the RO fields which are not implementation "
        "specific contain default values; The RO fields cannot be written; All "
        "ASCII fields only contain chars 0x20 to 0x7e.");
}


AllCtrlRegs_r10b::~AllCtrlRegs_r10b()
{
    ///////////////////////////////////////////////////////////////////////////
    // Allocations taken from the heap and not under the control of the
    // RsrcMngr need to be freed/deleted here.
    ///////////////////////////////////////////////////////////////////////////
}


AllCtrlRegs_r10b::
AllCtrlRegs_r10b(const AllCtrlRegs_r10b &other) : Test(other)
{
    ///////////////////////////////////////////////////////////////////////////
    // All pointers in this object must be NULL, never allow shallow or deep
    // copies, see Test::Clone() header comment.
    ///////////////////////////////////////////////////////////////////////////
}


AllCtrlRegs_r10b &
AllCtrlRegs_r10b::operator=(const AllCtrlRegs_r10b &other)
{
    ///////////////////////////////////////////////////////////////////////////
    // All pointers in this object must be NULL, never allow shallow or deep
    // copies, see Test::Clone() header comment.
    ///////////////////////////////////////////////////////////////////////////
    Test::operator=(other);
    return *this;
}


Test::RunType
AllCtrlRegs_r10b::RunnableCoreTest(bool preserve)
{
    ///////////////////////////////////////////////////////////////////////////
    // All code contained herein must never permanently modify the state or
    // configuration of the DUT. Permanence is defined as state or configuration
    // changes that will not be restored after a cold hard reset.
    ///////////////////////////////////////////////////////////////////////////

    preserve = preserve;    // Suppress compiler error/warning
    return RUN_TRUE;        // This test is never destructive
}


void
AllCtrlRegs_r10b::RunCoreTest()
{
    /** \verbatim
     * Assumptions:
     * 1) none
     *  \endverbatim
     */
    if (gCtrlrConfig->SetState(ST_DISABLE_COMPLETELY) == false)
        throw FrmwkEx(HERE);

    ValidateDefaultValues();
    ValidateROBitsAfterWriting();
}


void
AllCtrlRegs_r10b::ValidateDefaultValues()
{
    const CtlSpcType *ctlMetrics = gRegisters->GetCtlMetrics();

    LOG_NRM("Validating default register values");

    // Traverse the ctrl'r registers
    for (int j = 0; j < CTLSPC_FENCE; j++) {
        LOG_NRM("Reg: %s", ctlMetrics[j].desc);
        LOG_NRM("Ctrlr specrev = %i, test specrev = %i", (int)ctlMetrics[j].specRev.at(0), (int)mSpecRev);
        if (ctlMetrics[j].specRev.size() > 1)
            LOG_NRM("Second Ctrlr specrev = %i", (int)ctlMetrics[j].specRev.at(1));
        if (!gRegisters->ValidSpecRev(ctlMetrics[j].specRev, mSpecRev))
            continue;
        LOG_NRM("HEREEEEE == Ctrlr specrev = %i, test specrev = %i", (int)ctlMetrics[j].specRev.at(0), (int)mSpecRev);
        ValidateCtlRegisterROAttribute((CtlSpc)j);
    }
}


void
AllCtrlRegs_r10b::ValidateROBitsAfterWriting()
{
    uint64_t value;
    uint64_t origValue;
    const CtlSpcType *ctlMetrics = gRegisters->GetCtlMetrics();

    LOG_NRM("Validating RO bits after writing");

    /// Traverse the ctrl'r registers
    for (int j = 0; j < CTLSPC_FENCE; j++) {
        if (!gRegisters->ValidSpecRev(ctlMetrics[j].specRev, mSpecRev))
            continue;

        // Reserved areas at NOT suppose to be written
        if ((j == CTLSPC_RES1) || (j == CTLSPC_RES2) || (j == CTLSPC_RES3))
            continue;

        LOG_NRM("Validate RO attribute after trying to write 1");
        if (gRegisters->Read((CtlSpc)j, origValue) == false)
            throw FrmwkEx(HERE);
        value = (origValue | ctlMetrics[j].maskRO);
        if (gRegisters->Write((CtlSpc)j, value) == false)
            throw FrmwkEx(HERE);
        ValidateCtlRegisterROAttribute((CtlSpc)j);

        LOG_NRM("Validate RO attribute after trying to write 0");
        value = (origValue & ~ctlMetrics[j].maskRO);
        if (gRegisters->Write((CtlSpc)j, value) == false)
            throw FrmwkEx(HERE);
        ValidateCtlRegisterROAttribute((CtlSpc)j);
    }
}


void
AllCtrlRegs_r10b::ValidateCtlRegisterROAttribute(CtlSpc reg)
{
    uint64_t value = 0;
    uint64_t expectedValue = 0;
    const CtlSpcType *ctlMetrics = gRegisters->GetCtlMetrics();

    if (ctlMetrics[reg].size > MAX_SUPPORTED_REG_SIZE) {
        for (int k = 0; (k*sizeof(value)) < ctlMetrics[reg].size; k++) {

            if (gRegisters->Read(NVMEIO_BAR01, sizeof(value),
                ctlMetrics[reg].offset + (k * sizeof(value)),
                (uint8_t *)&value) == false) {

                throw FrmwkEx(HERE);
            } else {
                // Ignore the implementation specific bits, and bits that the
                // manufacturer can make a decision as to their type of access
                value &= ~ctlMetrics[reg].impSpec;

                // Verify that the RO bits are set to correct default values, no
                // reset needed to achieve this because there's no way to change
                value &= ctlMetrics[reg].maskRO;
                expectedValue =
                    (ctlMetrics[reg].dfltValue & ctlMetrics[reg].maskRO);

                if (value != expectedValue) {
                    throw FrmwkEx(HERE, "%s RO bit #%d has incorrect value",
                        ctlMetrics[reg].desc,
                        ReportOffendingBitPos(value, expectedValue));
                }
            }
        }
    } else if (gRegisters->Read(reg, value) == false) {
        throw FrmwkEx(HERE);
    } else {
        // Ignore the implementation specific bits, and bits that the
        // manufacturer can make a decision as to their type of access RW/RO
        value &= ~ctlMetrics[reg].impSpec;

        // Verify that the RO bits are set to correct default values, no
        // reset needed to achieve this because there's no way to change.
        value &= ctlMetrics[reg].maskRO;
        expectedValue = (ctlMetrics[reg].dfltValue & ctlMetrics[reg].maskRO);

        if (value != expectedValue) {
            throw FrmwkEx(HERE, "%s RO bit #%d has incorrect value",
                ctlMetrics[reg].desc,
                ReportOffendingBitPos(value, expectedValue));
        }
    }
}

}   // namespace


