ARM GAS  /tmp/ccRcTT7R.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_TIM8_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_TIM8_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_TIM8_Init:
  27              	.LFB132:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim8;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM8 init function */
  30:Core/Src/tim.c **** void MX_TIM8_Init(void)
ARM GAS  /tmp/ccRcTT7R.s 			page 2


  31:Core/Src/tim.c **** {
  29              		.loc 1 31 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 32
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 89B0     		sub	sp, sp, #36
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 40
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  40              		.loc 1 37 3 view .LVU1
  41              		.loc 1 37 26 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0493     		str	r3, [sp, #16]
  44 0008 0593     		str	r3, [sp, #20]
  45 000a 0693     		str	r3, [sp, #24]
  46 000c 0793     		str	r3, [sp, #28]
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  47              		.loc 1 38 3 is_stmt 1 view .LVU3
  48              		.loc 1 38 27 is_stmt 0 view .LVU4
  49 000e 0193     		str	r3, [sp, #4]
  50 0010 0293     		str	r3, [sp, #8]
  51 0012 0393     		str	r3, [sp, #12]
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 1 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 1 */
  43:Core/Src/tim.c ****   htim8.Instance = TIM8;
  52              		.loc 1 43 3 is_stmt 1 view .LVU5
  53              		.loc 1 43 18 is_stmt 0 view .LVU6
  54 0014 1548     		ldr	r0, .L9
  55 0016 164A     		ldr	r2, .L9+4
  56 0018 0260     		str	r2, [r0]
  44:Core/Src/tim.c ****   htim8.Init.Prescaler = PREESCALER_TIM8;
  57              		.loc 1 44 3 is_stmt 1 view .LVU7
  58              		.loc 1 44 24 is_stmt 0 view .LVU8
  59 001a A922     		movs	r2, #169
  60 001c 4260     		str	r2, [r0, #4]
  45:Core/Src/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
  61              		.loc 1 45 3 is_stmt 1 view .LVU9
  62              		.loc 1 45 26 is_stmt 0 view .LVU10
  63 001e 8360     		str	r3, [r0, #8]
  46:Core/Src/tim.c ****   htim8.Init.Period = 49;
  64              		.loc 1 46 3 is_stmt 1 view .LVU11
  65              		.loc 1 46 21 is_stmt 0 view .LVU12
  66 0020 3122     		movs	r2, #49
  67 0022 C260     		str	r2, [r0, #12]
  47:Core/Src/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  68              		.loc 1 47 3 is_stmt 1 view .LVU13
ARM GAS  /tmp/ccRcTT7R.s 			page 3


  69              		.loc 1 47 28 is_stmt 0 view .LVU14
  70 0024 0361     		str	r3, [r0, #16]
  48:Core/Src/tim.c ****   htim8.Init.RepetitionCounter = 0;
  71              		.loc 1 48 3 is_stmt 1 view .LVU15
  72              		.loc 1 48 32 is_stmt 0 view .LVU16
  73 0026 4361     		str	r3, [r0, #20]
  49:Core/Src/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  74              		.loc 1 49 3 is_stmt 1 view .LVU17
  75              		.loc 1 49 32 is_stmt 0 view .LVU18
  76 0028 8361     		str	r3, [r0, #24]
  50:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
  77              		.loc 1 50 3 is_stmt 1 view .LVU19
  78              		.loc 1 50 7 is_stmt 0 view .LVU20
  79 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
  80              	.LVL0:
  81              		.loc 1 50 6 view .LVU21
  82 002e A0B9     		cbnz	r0, .L6
  83              	.L2:
  51:Core/Src/tim.c ****   {
  52:Core/Src/tim.c ****     Error_Handler();
  53:Core/Src/tim.c ****   }
  54:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  84              		.loc 1 54 3 is_stmt 1 view .LVU22
  85              		.loc 1 54 34 is_stmt 0 view .LVU23
  86 0030 4FF48053 		mov	r3, #4096
  87 0034 0493     		str	r3, [sp, #16]
  55:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
  88              		.loc 1 55 3 is_stmt 1 view .LVU24
  89              		.loc 1 55 7 is_stmt 0 view .LVU25
  90 0036 04A9     		add	r1, sp, #16
  91 0038 0C48     		ldr	r0, .L9
  92 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  93              	.LVL1:
  94              		.loc 1 55 6 view .LVU26
  95 003e 78B9     		cbnz	r0, .L7
  96              	.L3:
  56:Core/Src/tim.c ****   {
  57:Core/Src/tim.c ****     Error_Handler();
  58:Core/Src/tim.c ****   }
  59:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
  97              		.loc 1 59 3 is_stmt 1 view .LVU27
  98              		.loc 1 59 37 is_stmt 0 view .LVU28
  99 0040 2023     		movs	r3, #32
 100 0042 0193     		str	r3, [sp, #4]
  60:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 101              		.loc 1 60 3 is_stmt 1 view .LVU29
 102              		.loc 1 60 38 is_stmt 0 view .LVU30
 103 0044 0023     		movs	r3, #0
 104 0046 0293     		str	r3, [sp, #8]
  61:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 105              		.loc 1 61 3 is_stmt 1 view .LVU31
 106              		.loc 1 61 33 is_stmt 0 view .LVU32
 107 0048 0393     		str	r3, [sp, #12]
  62:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 108              		.loc 1 62 3 is_stmt 1 view .LVU33
 109              		.loc 1 62 7 is_stmt 0 view .LVU34
 110 004a 01A9     		add	r1, sp, #4
ARM GAS  /tmp/ccRcTT7R.s 			page 4


 111 004c 0748     		ldr	r0, .L9
 112 004e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 113              	.LVL2:
 114              		.loc 1 62 6 view .LVU35
 115 0052 40B9     		cbnz	r0, .L8
 116              	.L1:
  63:Core/Src/tim.c ****   {
  64:Core/Src/tim.c ****     Error_Handler();
  65:Core/Src/tim.c ****   }
  66:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 2 */
  67:Core/Src/tim.c **** 
  68:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 2 */
  69:Core/Src/tim.c **** 
  70:Core/Src/tim.c **** }
 117              		.loc 1 70 1 view .LVU36
 118 0054 09B0     		add	sp, sp, #36
 119              	.LCFI2:
 120              		.cfi_remember_state
 121              		.cfi_def_cfa_offset 4
 122              		@ sp needed
 123 0056 5DF804FB 		ldr	pc, [sp], #4
 124              	.L6:
 125              	.LCFI3:
 126              		.cfi_restore_state
  52:Core/Src/tim.c ****   }
 127              		.loc 1 52 5 is_stmt 1 view .LVU37
 128 005a FFF7FEFF 		bl	Error_Handler
 129              	.LVL3:
 130 005e E7E7     		b	.L2
 131              	.L7:
  57:Core/Src/tim.c ****   }
 132              		.loc 1 57 5 view .LVU38
 133 0060 FFF7FEFF 		bl	Error_Handler
 134              	.LVL4:
 135 0064 ECE7     		b	.L3
 136              	.L8:
  64:Core/Src/tim.c ****   }
 137              		.loc 1 64 5 view .LVU39
 138 0066 FFF7FEFF 		bl	Error_Handler
 139              	.LVL5:
 140              		.loc 1 70 1 is_stmt 0 view .LVU40
 141 006a F3E7     		b	.L1
 142              	.L10:
 143              		.align	2
 144              	.L9:
 145 006c 00000000 		.word	.LANCHOR0
 146 0070 00340140 		.word	1073820672
 147              		.cfi_endproc
 148              	.LFE132:
 150              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 151              		.align	1
 152              		.global	HAL_TIM_Base_MspInit
 153              		.syntax unified
 154              		.thumb
 155              		.thumb_func
 156              		.fpu fpv4-sp-d16
 158              	HAL_TIM_Base_MspInit:
ARM GAS  /tmp/ccRcTT7R.s 			page 5


 159              	.LVL6:
 160              	.LFB133:
  71:Core/Src/tim.c **** 
  72:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  73:Core/Src/tim.c **** {
 161              		.loc 1 73 1 is_stmt 1 view -0
 162              		.cfi_startproc
 163              		@ args = 0, pretend = 0, frame = 8
 164              		@ frame_needed = 0, uses_anonymous_args = 0
  74:Core/Src/tim.c **** 
  75:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM8)
 165              		.loc 1 75 3 view .LVU42
 166              		.loc 1 75 20 is_stmt 0 view .LVU43
 167 0000 0268     		ldr	r2, [r0]
 168              		.loc 1 75 5 view .LVU44
 169 0002 0E4B     		ldr	r3, .L18
 170 0004 9A42     		cmp	r2, r3
 171 0006 00D0     		beq	.L17
 172 0008 7047     		bx	lr
 173              	.L17:
  73:Core/Src/tim.c **** 
 174              		.loc 1 73 1 view .LVU45
 175 000a 00B5     		push	{lr}
 176              	.LCFI4:
 177              		.cfi_def_cfa_offset 4
 178              		.cfi_offset 14, -4
 179 000c 83B0     		sub	sp, sp, #12
 180              	.LCFI5:
 181              		.cfi_def_cfa_offset 16
  76:Core/Src/tim.c ****   {
  77:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 0 */
  78:Core/Src/tim.c **** 
  79:Core/Src/tim.c ****   /* USER CODE END TIM8_MspInit 0 */
  80:Core/Src/tim.c ****     /* TIM8 clock enable */
  81:Core/Src/tim.c ****     __HAL_RCC_TIM8_CLK_ENABLE();
 182              		.loc 1 81 5 is_stmt 1 view .LVU46
 183              	.LBB2:
 184              		.loc 1 81 5 view .LVU47
 185              		.loc 1 81 5 view .LVU48
 186 000e 03F55C43 		add	r3, r3, #56320
 187 0012 1A6E     		ldr	r2, [r3, #96]
 188 0014 42F40052 		orr	r2, r2, #8192
 189 0018 1A66     		str	r2, [r3, #96]
 190              		.loc 1 81 5 view .LVU49
 191 001a 1B6E     		ldr	r3, [r3, #96]
 192 001c 03F40053 		and	r3, r3, #8192
 193 0020 0193     		str	r3, [sp, #4]
 194              		.loc 1 81 5 view .LVU50
 195 0022 019B     		ldr	r3, [sp, #4]
 196              	.LBE2:
 197              		.loc 1 81 5 view .LVU51
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c ****     /* TIM8 interrupt Init */
  84:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM8_UP_IRQn, 0, 0);
 198              		.loc 1 84 5 view .LVU52
 199 0024 0022     		movs	r2, #0
 200 0026 1146     		mov	r1, r2
ARM GAS  /tmp/ccRcTT7R.s 			page 6


 201 0028 2C20     		movs	r0, #44
 202              	.LVL7:
 203              		.loc 1 84 5 is_stmt 0 view .LVU53
 204 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 205              	.LVL8:
  85:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM8_UP_IRQn);
 206              		.loc 1 85 5 is_stmt 1 view .LVU54
 207 002e 2C20     		movs	r0, #44
 208 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 209              	.LVL9:
  86:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
  87:Core/Src/tim.c **** 
  88:Core/Src/tim.c ****   /* USER CODE END TIM8_MspInit 1 */
  89:Core/Src/tim.c ****   }
  90:Core/Src/tim.c **** }
 210              		.loc 1 90 1 is_stmt 0 view .LVU55
 211 0034 03B0     		add	sp, sp, #12
 212              	.LCFI6:
 213              		.cfi_def_cfa_offset 4
 214              		@ sp needed
 215 0036 5DF804FB 		ldr	pc, [sp], #4
 216              	.L19:
 217 003a 00BF     		.align	2
 218              	.L18:
 219 003c 00340140 		.word	1073820672
 220              		.cfi_endproc
 221              	.LFE133:
 223              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 224              		.align	1
 225              		.global	HAL_TIM_Base_MspDeInit
 226              		.syntax unified
 227              		.thumb
 228              		.thumb_func
 229              		.fpu fpv4-sp-d16
 231              	HAL_TIM_Base_MspDeInit:
 232              	.LVL10:
 233              	.LFB134:
  91:Core/Src/tim.c **** 
  92:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
  93:Core/Src/tim.c **** {
 234              		.loc 1 93 1 is_stmt 1 view -0
 235              		.cfi_startproc
 236              		@ args = 0, pretend = 0, frame = 0
 237              		@ frame_needed = 0, uses_anonymous_args = 0
 238              		.loc 1 93 1 is_stmt 0 view .LVU57
 239 0000 08B5     		push	{r3, lr}
 240              	.LCFI7:
 241              		.cfi_def_cfa_offset 8
 242              		.cfi_offset 3, -8
 243              		.cfi_offset 14, -4
  94:Core/Src/tim.c **** 
  95:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM8)
 244              		.loc 1 95 3 is_stmt 1 view .LVU58
 245              		.loc 1 95 20 is_stmt 0 view .LVU59
 246 0002 0268     		ldr	r2, [r0]
 247              		.loc 1 95 5 view .LVU60
 248 0004 064B     		ldr	r3, .L24
ARM GAS  /tmp/ccRcTT7R.s 			page 7


 249 0006 9A42     		cmp	r2, r3
 250 0008 00D0     		beq	.L23
 251              	.LVL11:
 252              	.L20:
  96:Core/Src/tim.c ****   {
  97:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 0 */
  98:Core/Src/tim.c **** 
  99:Core/Src/tim.c ****   /* USER CODE END TIM8_MspDeInit 0 */
 100:Core/Src/tim.c ****     /* Peripheral clock disable */
 101:Core/Src/tim.c ****     __HAL_RCC_TIM8_CLK_DISABLE();
 102:Core/Src/tim.c **** 
 103:Core/Src/tim.c ****     /* TIM8 interrupt Deinit */
 104:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM8_UP_IRQn);
 105:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 106:Core/Src/tim.c **** 
 107:Core/Src/tim.c ****   /* USER CODE END TIM8_MspDeInit 1 */
 108:Core/Src/tim.c ****   }
 109:Core/Src/tim.c **** }
 253              		.loc 1 109 1 view .LVU61
 254 000a 08BD     		pop	{r3, pc}
 255              	.LVL12:
 256              	.L23:
 101:Core/Src/tim.c **** 
 257              		.loc 1 101 5 is_stmt 1 view .LVU62
 258 000c 054A     		ldr	r2, .L24+4
 259 000e 136E     		ldr	r3, [r2, #96]
 260 0010 23F40053 		bic	r3, r3, #8192
 261 0014 1366     		str	r3, [r2, #96]
 104:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 262              		.loc 1 104 5 view .LVU63
 263 0016 2C20     		movs	r0, #44
 264              	.LVL13:
 104:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 265              		.loc 1 104 5 is_stmt 0 view .LVU64
 266 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 267              	.LVL14:
 268              		.loc 1 109 1 view .LVU65
 269 001c F5E7     		b	.L20
 270              	.L25:
 271 001e 00BF     		.align	2
 272              	.L24:
 273 0020 00340140 		.word	1073820672
 274 0024 00100240 		.word	1073876992
 275              		.cfi_endproc
 276              	.LFE134:
 278              		.global	htim8
 279              		.section	.bss.htim8,"aw",%nobits
 280              		.align	2
 281              		.set	.LANCHOR0,. + 0
 284              	htim8:
 285 0000 00000000 		.space	76
 285      00000000 
 285      00000000 
 285      00000000 
 285      00000000 
 286              		.text
 287              	.Letext0:
ARM GAS  /tmp/ccRcTT7R.s 			page 8


 288              		.file 2 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g431xx.h"
 289              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 290              		.file 4 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 291              		.file 5 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 292              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
 293              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_cortex.h"
 294              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim_ex.h"
 295              		.file 9 "Core/Inc/main.h"
 296              		.file 10 "Core/Inc/tim.h"
ARM GAS  /tmp/ccRcTT7R.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/ccRcTT7R.s:18     .text.MX_TIM8_Init:0000000000000000 $t
     /tmp/ccRcTT7R.s:26     .text.MX_TIM8_Init:0000000000000000 MX_TIM8_Init
     /tmp/ccRcTT7R.s:145    .text.MX_TIM8_Init:000000000000006c $d
     /tmp/ccRcTT7R.s:151    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccRcTT7R.s:158    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccRcTT7R.s:219    .text.HAL_TIM_Base_MspInit:000000000000003c $d
     /tmp/ccRcTT7R.s:224    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccRcTT7R.s:231    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccRcTT7R.s:273    .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d
     /tmp/ccRcTT7R.s:284    .bss.htim8:0000000000000000 htim8
     /tmp/ccRcTT7R.s:280    .bss.htim8:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
