Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/soft/vivado_18_2/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 96ebd9f7e38f4cb1b7c6454eaee3ae8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot flow_led_tb_behav xil_defaultlib.flow_led_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flow_led_top(end_cnt=10)
Compiling module xil_defaultlib.flow_led_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot flow_led_tb_behav
