Classic Timing Analyzer report for Lab04_03
Wed Nov 29 16:15:29 2023
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. Clock Hold: 'clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                           ; To                                                                                                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 1.947 ns                         ; clk                                                                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                           ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 14.893 ns                        ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[2]                  ; data[2]                                                                                                                ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 10.670 ns                        ; clk                                                                                                            ; data[0]                                                                                                                ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 4.336 ns                         ; clk                                                                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                            ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 131.32 MHz ( period = 7.615 ns ) ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[7]                  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; 223          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                                ;                                                                                                                        ;            ;          ; 223          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                   ; To                                                                                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 131.32 MHz ( period = 7.615 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[7]                          ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; clk        ; clk      ; None                        ; None                      ; 1.207 ns                ;
; N/A                                     ; 131.84 MHz ( period = 7.585 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[6]                          ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; clk        ; clk      ; None                        ; None                      ; 1.177 ns                ;
; N/A                                     ; 161.39 MHz ( period = 6.196 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[2]                          ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                           ; clk        ; clk      ; None                        ; None                      ; 2.590 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg1 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg2 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg3 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg1 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg2 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg3 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg1 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg2 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg3 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg1 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg2 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg3 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg1 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg2 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg3 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg1 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg2 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg3 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg1 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg2 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg3 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg1 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg2 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg3 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 181.16 MHz ( period = 5.520 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[4]                          ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                            ; clk        ; clk      ; None                        ; None                      ; 2.124 ns                ;
; N/A                                     ; 193.69 MHz ( period = 5.163 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[5]                          ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                            ; clk        ; clk      ; None                        ; None                      ; 1.767 ns                ;
; N/A                                     ; 195.50 MHz ( period = 5.115 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[3]                          ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                            ; clk        ; clk      ; None                        ; None                      ; 1.719 ns                ;
; N/A                                     ; 197.20 MHz ( period = 5.071 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[2]                          ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                            ; clk        ; clk      ; None                        ; None                      ; 1.675 ns                ;
; N/A                                     ; 204.42 MHz ( period = 4.892 ns )                    ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[7]                                                           ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; clk        ; clk      ; None                        ; None                      ; 0.868 ns                ;
; N/A                                     ; 204.96 MHz ( period = 4.879 ns )                    ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[6]                                                           ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 208.25 MHz ( period = 4.802 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[4]                          ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[4]                                                           ; clk        ; clk      ; None                        ; None                      ; 1.196 ns                ;
; N/A                                     ; 208.77 MHz ( period = 4.790 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[1]                          ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[1]                                                           ; clk        ; clk      ; None                        ; None                      ; 1.180 ns                ;
; N/A                                     ; 220.90 MHz ( period = 4.527 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                           ; clk        ; clk      ; None                        ; None                      ; 2.269 ns                ;
; N/A                                     ; 225.58 MHz ( period = 4.433 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[7]                          ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[7]                                                           ; clk        ; clk      ; None                        ; None                      ; 0.827 ns                ;
; N/A                                     ; 225.73 MHz ( period = 4.430 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[5]                          ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[5]                                                           ; clk        ; clk      ; None                        ; None                      ; 0.824 ns                ;
; N/A                                     ; 225.73 MHz ( period = 4.430 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[3]                          ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[3]                                                           ; clk        ; clk      ; None                        ; None                      ; 0.824 ns                ;
; N/A                                     ; 225.78 MHz ( period = 4.429 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; clk        ; clk      ; None                        ; None                      ; 2.381 ns                ;
; N/A                                     ; 226.45 MHz ( period = 4.416 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[6]                          ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[6]                                                           ; clk        ; clk      ; None                        ; None                      ; 0.810 ns                ;
; N/A                                     ; 227.79 MHz ( period = 4.390 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                           ; clk        ; clk      ; None                        ; None                      ; 2.132 ns                ;
; N/A                                     ; 230.36 MHz ( period = 4.341 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; clk        ; clk      ; None                        ; None                      ; 2.293 ns                ;
; N/A                                     ; 231.75 MHz ( period = 4.315 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[0]                          ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                            ; clk        ; clk      ; None                        ; None                      ; 0.919 ns                ;
; N/A                                     ; 237.08 MHz ( period = 4.218 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                           ; clk        ; clk      ; None                        ; None                      ; 1.960 ns                ;
; N/A                                     ; 237.53 MHz ( period = 4.210 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; clk        ; clk      ; None                        ; None                      ; 2.162 ns                ;
; N/A                                     ; 237.70 MHz ( period = 4.207 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[1]                          ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                            ; clk        ; clk      ; None                        ; None                      ; 0.811 ns                ;
; N/A                                     ; 237.98 MHz ( period = 4.202 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; clk        ; clk      ; None                        ; None                      ; 2.154 ns                ;
; N/A                                     ; 240.15 MHz ( period = 4.164 ns )                    ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[0]                          ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[0]                                                           ; clk        ; clk      ; None                        ; None                      ; 0.554 ns                ;
; N/A                                     ; 243.01 MHz ( period = 4.115 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                           ; clk        ; clk      ; None                        ; None                      ; 1.857 ns                ;
; N/A                                     ; 245.16 MHz ( period = 4.079 ns )                    ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                           ; clk        ; clk      ; None                        ; None                      ; 2.967 ns                ;
; N/A                                     ; 251.32 MHz ( period = 3.979 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[1]                                                           ; clk        ; clk      ; None                        ; None                      ; 1.717 ns                ;
; N/A                                     ; 257.27 MHz ( period = 3.887 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                            ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 1.542 ns                ;
; N/A                                     ; 259.47 MHz ( period = 3.854 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[1]                                                           ; clk        ; clk      ; None                        ; None                      ; 1.592 ns                ;
; N/A                                     ; 265.60 MHz ( period = 3.765 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                            ; clk        ; clk      ; None                        ; None                      ; 1.717 ns                ;
; N/A                                     ; 271.59 MHz ( period = 3.682 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[1]                                                           ; clk        ; clk      ; None                        ; None                      ; 1.420 ns                ;
; N/A                                     ; 273.97 MHz ( period = 3.650 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                            ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                            ; clk        ; clk      ; None                        ; None                      ; 1.969 ns                ;
; N/A                                     ; 275.03 MHz ( period = 3.636 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                            ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                            ; clk        ; clk      ; None                        ; None                      ; 1.955 ns                ;
; N/A                                     ; 275.03 MHz ( period = 3.636 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                            ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                            ; clk        ; clk      ; None                        ; None                      ; 1.955 ns                ;
; N/A                                     ; 276.70 MHz ( period = 3.614 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[0]                                                           ; clk        ; clk      ; None                        ; None                      ; 1.352 ns                ;
; N/A                                     ; 280.27 MHz ( period = 3.568 ns )                    ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                           ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                           ; clk        ; clk      ; None                        ; None                      ; 2.346 ns                ;
; N/A                                     ; 280.35 MHz ( period = 3.567 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[1]                                                           ; clk        ; clk      ; None                        ; None                      ; 1.305 ns                ;
; N/A                                     ; 281.69 MHz ( period = 3.550 ns )                    ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                           ; clk        ; clk      ; None                        ; None                      ; 2.438 ns                ;
; N/A                                     ; 282.25 MHz ( period = 3.543 ns )                    ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[1]                                                           ; clk        ; clk      ; None                        ; None                      ; 2.427 ns                ;
; N/A                                     ; 284.09 MHz ( period = 3.520 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                            ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                            ; clk        ; clk      ; None                        ; None                      ; 1.839 ns                ;
; N/A                                     ; 289.02 MHz ( period = 3.460 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                            ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.115 ns                ;
; N/A                                     ; 291.04 MHz ( period = 3.436 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                            ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 1.091 ns                ;
; N/A                                     ; 291.72 MHz ( period = 3.428 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                            ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                            ; clk        ; clk      ; None                        ; None                      ; 1.747 ns                ;
; N/A                                     ; 292.40 MHz ( period = 3.420 ns )                    ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; clk        ; clk      ; None                        ; None                      ; 3.623 ns                ;
; N/A                                     ; 292.91 MHz ( period = 3.414 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                            ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                            ; clk        ; clk      ; None                        ; None                      ; 1.733 ns                ;
; N/A                                     ; 292.91 MHz ( period = 3.414 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                            ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                            ; clk        ; clk      ; None                        ; None                      ; 1.733 ns                ;
; N/A                                     ; 293.86 MHz ( period = 3.403 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                            ; clk        ; clk      ; None                        ; None                      ; 1.355 ns                ;
; N/A                                     ; 294.46 MHz ( period = 3.396 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                            ; clk        ; clk      ; None                        ; None                      ; 1.348 ns                ;
; N/A                                     ; 298.24 MHz ( period = 3.353 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                            ; clk        ; clk      ; None                        ; None                      ; 1.305 ns                ;
; N/A                                     ; 298.86 MHz ( period = 3.346 ns )                    ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; clk        ; clk      ; None                        ; None                      ; 3.549 ns                ;
; N/A                                     ; 300.84 MHz ( period = 3.324 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                            ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 0.979 ns                ;
; N/A                                     ; 303.21 MHz ( period = 3.298 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                            ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                            ; clk        ; clk      ; None                        ; None                      ; 1.617 ns                ;
; N/A                                     ; 303.77 MHz ( period = 3.292 ns )                    ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; clk        ; clk      ; None                        ; None                      ; 3.495 ns                ;
; N/A                                     ; 305.72 MHz ( period = 3.271 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                            ; clk        ; clk      ; None                        ; None                      ; 1.223 ns                ;
; N/A                                     ; 306.18 MHz ( period = 3.266 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                            ; clk        ; clk      ; None                        ; None                      ; 1.218 ns                ;
; N/A                                     ; 306.37 MHz ( period = 3.264 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                            ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 0.919 ns                ;
; N/A                                     ; 307.22 MHz ( period = 3.255 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                           ; clk        ; clk      ; None                        ; None                      ; 4.009 ns                ;
; N/A                                     ; 310.75 MHz ( period = 3.218 ns )                    ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; clk        ; clk      ; None                        ; None                      ; 3.421 ns                ;
; N/A                                     ; 312.30 MHz ( period = 3.202 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[0]                                                           ; clk        ; clk      ; None                        ; None                      ; 0.940 ns                ;
; N/A                                     ; 316.16 MHz ( period = 3.163 ns )                    ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; clk        ; clk      ; None                        ; None                      ; 3.366 ns                ;
; N/A                                     ; 320.00 MHz ( period = 3.125 ns )                    ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                            ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 1.926 ns                ;
; N/A                                     ; 320.10 MHz ( period = 3.124 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                           ; clk        ; clk      ; None                        ; None                      ; 3.878 ns                ;
; N/A                                     ; 322.68 MHz ( period = 3.099 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                            ; clk        ; clk      ; None                        ; None                      ; 1.051 ns                ;
; N/A                                     ; 323.21 MHz ( period = 3.094 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                            ; clk        ; clk      ; None                        ; None                      ; 1.046 ns                ;
; N/A                                     ; 328.08 MHz ( period = 3.048 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                            ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 0.703 ns                ;
; N/A                                     ; 329.49 MHz ( period = 3.035 ns )                    ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; clk        ; clk      ; None                        ; None                      ; 3.238 ns                ;
; N/A                                     ; 329.71 MHz ( period = 3.033 ns )                    ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                            ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 1.834 ns                ;
; N/A                                     ; 333.11 MHz ( period = 3.002 ns )                    ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[1]                                                           ; clk        ; clk      ; None                        ; None                      ; 1.886 ns                ;
; N/A                                     ; 334.34 MHz ( period = 2.991 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                            ; clk        ; clk      ; None                        ; None                      ; 0.943 ns                ;
; N/A                                     ; 334.56 MHz ( period = 2.989 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                            ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                            ; clk        ; clk      ; None                        ; None                      ; 1.308 ns                ;
; N/A                                     ; 335.12 MHz ( period = 2.984 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                            ; clk        ; clk      ; None                        ; None                      ; 0.936 ns                ;
; N/A                                     ; 337.84 MHz ( period = 2.960 ns )                    ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                            ; clk        ; clk      ; None                        ; None                      ; 2.058 ns                ;
; N/A                                     ; 338.41 MHz ( period = 2.955 ns )                    ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                            ; clk        ; clk      ; None                        ; None                      ; 2.053 ns                ;
; N/A                                     ; 339.10 MHz ( period = 2.949 ns )                    ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                            ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                            ; clk        ; clk      ; None                        ; None                      ; 2.414 ns                ;
; N/A                                     ; 342.11 MHz ( period = 2.923 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                            ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                            ; clk        ; clk      ; None                        ; None                      ; 1.242 ns                ;
; N/A                                     ; 346.50 MHz ( period = 2.886 ns )                    ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                            ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                            ; clk        ; clk      ; None                        ; None                      ; 2.351 ns                ;
; N/A                                     ; 347.58 MHz ( period = 2.877 ns )                    ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; clk        ; clk      ; None                        ; None                      ; 3.080 ns                ;
; N/A                                     ; 351.74 MHz ( period = 2.843 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                            ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                            ; clk        ; clk      ; None                        ; None                      ; 1.162 ns                ;
; N/A                                     ; 358.68 MHz ( period = 2.788 ns )                    ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                            ; clk        ; clk      ; None                        ; None                      ; 1.886 ns                ;
; N/A                                     ; 363.77 MHz ( period = 2.749 ns )                    ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; clk        ; clk      ; None                        ; None                      ; 2.952 ns                ;
; N/A                                     ; 366.43 MHz ( period = 2.729 ns )                    ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                            ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                            ; clk        ; clk      ; None                        ; None                      ; 2.194 ns                ;
; N/A                                     ; 367.38 MHz ( period = 2.722 ns )                    ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                            ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                            ; clk        ; clk      ; None                        ; None                      ; 2.187 ns                ;
; N/A                                     ; 367.78 MHz ( period = 2.719 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[1]                                                           ; clk        ; clk      ; None                        ; None                      ; 3.469 ns                ;
; N/A                                     ; 378.21 MHz ( period = 2.644 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                            ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                            ; clk        ; clk      ; None                        ; None                      ; 0.963 ns                ;
; N/A                                     ; 379.22 MHz ( period = 2.637 ns )                    ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[0]                                                           ; clk        ; clk      ; None                        ; None                      ; 1.521 ns                ;
; N/A                                     ; 386.40 MHz ( period = 2.588 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[1]                                                           ; clk        ; clk      ; None                        ; None                      ; 3.338 ns                ;
; N/A                                     ; 390.93 MHz ( period = 2.558 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 394.17 MHz ( period = 2.537 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                            ; clk        ; clk      ; None                        ; None                      ; 3.501 ns                ;
; N/A                                     ; 402.74 MHz ( period = 2.483 ns )                    ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                            ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.284 ns                ;
; N/A                                     ; 408.83 MHz ( period = 2.446 ns )                    ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[1]                                                           ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[1]                                                           ; clk        ; clk      ; None                        ; None                      ; 1.224 ns                ;
; N/A                                     ; 409.00 MHz ( period = 2.445 ns )                    ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                           ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                            ; clk        ; clk      ; None                        ; None                      ; 1.433 ns                ;
; N/A                                     ; 409.33 MHz ( period = 2.443 ns )                    ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[5]                                                           ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                            ; clk        ; clk      ; None                        ; None                      ; 1.431 ns                ;
; N/A                                     ; 409.50 MHz ( period = 2.442 ns )                    ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                            ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 1.243 ns                ;
; N/A                                     ; 411.86 MHz ( period = 2.428 ns )                    ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[4]                                                           ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                            ; clk        ; clk      ; None                        ; None                      ; 1.416 ns                ;
; N/A                                     ; 412.03 MHz ( period = 2.427 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 3.094 ns                ;
; N/A                                     ; 412.20 MHz ( period = 2.426 ns )                    ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                            ; clk        ; clk      ; None                        ; None                      ; 1.524 ns                ;
; N/A                                     ; 413.39 MHz ( period = 2.419 ns )                    ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                            ; clk        ; clk      ; None                        ; None                      ; 1.517 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                            ; clk        ; clk      ; None                        ; None                      ; 3.370 ns                ;
; N/A                                     ; 417.54 MHz ( period = 2.395 ns )                    ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[3]                                                           ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                            ; clk        ; clk      ; None                        ; None                      ; 1.383 ns                ;
; N/A                                     ; 419.11 MHz ( period = 2.386 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[0]                                                           ; clk        ; clk      ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 434.59 MHz ( period = 2.301 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 2.968 ns                ;
; N/A                                     ; 443.46 MHz ( period = 2.255 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[0]                                                           ; clk        ; clk      ; None                        ; None                      ; 3.005 ns                ;
; N/A                                     ; 460.83 MHz ( period = 2.170 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 2.837 ns                ;
; N/A                                     ; 468.16 MHz ( period = 2.136 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                            ; clk        ; clk      ; None                        ; None                      ; 3.100 ns                ;
; N/A                                     ; 469.26 MHz ( period = 2.131 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                            ; clk        ; clk      ; None                        ; None                      ; 3.095 ns                ;
; N/A                                     ; 481.93 MHz ( period = 2.075 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.742 ns                ;
; N/A                                     ; 498.75 MHz ( period = 2.005 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                            ; clk        ; clk      ; None                        ; None                      ; 2.969 ns                ;
; N/A                                     ; 500.00 MHz ( period = 2.000 ns )                    ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                            ; clk        ; clk      ; None                        ; None                      ; 2.964 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                            ; clk        ; clk      ; None                        ; None                      ; 2.957 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                            ; clk        ; clk      ; None                        ; None                      ; 2.910 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.611 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                            ; clk        ; clk      ; None                        ; None                      ; 2.860 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[1]                                                           ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                            ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[0]                                                           ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                            ; clk        ; clk      ; None                        ; None                      ; 0.761 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                            ; clk        ; clk      ; None                        ; None                      ; 2.730 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                            ; clk        ; clk      ; None                        ; None                      ; 2.710 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 2.412 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[4]                                                           ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[4]                                                           ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[5]                                                           ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[5]                                                           ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[3]                                                           ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[3]                                                           ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[7]                                                           ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[7]                                                           ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[6]                                                           ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[6]                                                           ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                            ; clk        ; clk      ; None                        ; None                      ; 2.657 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[0]                                                           ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[0]                                                           ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                           ; clk        ; clk      ; None                        ; None                      ; 4.609 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                           ; clk        ; clk      ; None                        ; None                      ; 4.535 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 2.178 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                            ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                            ; clk        ; clk      ; None                        ; None                      ; 0.868 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                           ; clk        ; clk      ; None                        ; None                      ; 4.352 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[3]                                                           ; clk        ; clk      ; None                        ; None                      ; 2.015 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[5]                                                           ; clk        ; clk      ; None                        ; None                      ; 2.014 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[6]                                                           ; clk        ; clk      ; None                        ; None                      ; 2.014 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[4]                                                           ; clk        ; clk      ; None                        ; None                      ; 1.932 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[7]                                                           ; clk        ; clk      ; None                        ; None                      ; 1.913 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                           ; clk        ; clk      ; None                        ; None                      ; 4.136 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[1]                                                           ; clk        ; clk      ; None                        ; None                      ; 4.070 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                            ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                            ; clk        ; clk      ; None                        ; None                      ; 0.509 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                            ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                            ; clk        ; clk      ; None                        ; None                      ; 0.508 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[5]                                                           ; clk        ; clk      ; None                        ; None                      ; 1.787 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[6]                                                           ; clk        ; clk      ; None                        ; None                      ; 1.787 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[4]                                                           ; clk        ; clk      ; None                        ; None                      ; 1.782 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[7]                                                           ; clk        ; clk      ; None                        ; None                      ; 1.782 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                            ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                            ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[3]                                                           ; clk        ; clk      ; None                        ; None                      ; 1.762 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[1]                                                           ; clk        ; clk      ; None                        ; None                      ; 3.996 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                            ; clk        ; clk      ; None                        ; None                      ; 4.199 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                            ; clk        ; clk      ; None                        ; None                      ; 2.307 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                            ; clk        ; clk      ; None                        ; None                      ; 2.293 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                            ; clk        ; clk      ; None                        ; None                      ; 2.293 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                            ; clk        ; clk      ; None                        ; None                      ; 4.162 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                            ; clk        ; clk      ; None                        ; None                      ; 4.152 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]         ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]         ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                            ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                            ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                            ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                            ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                            ; clk        ; clk      ; None                        ; None                      ; 4.125 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]         ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]         ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]         ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]         ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                            ; clk        ; clk      ; None                        ; None                      ; 4.102 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                            ; clk        ; clk      ; None                        ; None                      ; 4.088 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]         ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]         ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]         ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]         ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]         ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]         ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                            ; clk        ; clk      ; None                        ; None                      ; 4.078 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                            ; clk        ; clk      ; None                        ; None                      ; 2.177 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                            ; clk        ; clk      ; None                        ; None                      ; 4.028 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[1]                                                           ; clk        ; clk      ; None                        ; None                      ; 3.813 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[0]                                                           ; clk        ; clk      ; None                        ; None                      ; 3.797 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                        ;                                                                                                                        ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                                   ; To                                                                                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]         ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                       ; None                       ; 2.199 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]         ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                       ; None                       ; 2.298 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]         ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                       ; None                       ; 2.363 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]         ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                       ; None                       ; 2.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]         ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                       ; None                       ; 2.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                       ; None                       ; 2.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                       ; None                       ; 2.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]         ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                       ; None                       ; 2.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]         ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                       ; None                       ; 2.597 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                       ; None                       ; 2.215 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]         ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                       ; None                       ; 2.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]         ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                       ; None                       ; 2.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                       ; None                       ; 2.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                       ; None                       ; 2.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                       ; None                       ; 2.328 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]         ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                       ; None                       ; 2.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]         ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                       ; None                       ; 2.725 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]         ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                       ; None                       ; 2.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]         ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                       ; None                       ; 2.832 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                       ; None                       ; 2.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]         ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                       ; None                       ; 2.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                       ; None                       ; 2.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]         ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                       ; None                       ; 2.930 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]         ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                       ; None                       ; 2.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.050 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.101 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                            ; clk        ; clk      ; None                       ; None                       ; 1.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.103 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.109 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]         ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                            ; clk        ; clk      ; None                       ; None                       ; 1.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                            ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                       ; None                       ; 0.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.305 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                            ; clk        ; clk      ; None                       ; None                       ; 1.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                            ; clk        ; clk      ; None                       ; None                       ; 1.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.366 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                            ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                       ; None                       ; 0.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[5]                                                           ; clk        ; clk      ; None                       ; None                       ; 1.362 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[5]                                                           ; clk        ; clk      ; None                       ; None                       ; 0.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]         ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                            ; clk        ; clk      ; None                       ; None                       ; 1.267 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.031 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                            ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                       ; None                       ; 0.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]         ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                            ; clk        ; clk      ; None                       ; None                       ; 1.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]         ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                            ; clk        ; clk      ; None                       ; None                       ; 1.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]         ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                            ; clk        ; clk      ; None                       ; None                       ; 1.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[4]                                                           ; clk        ; clk      ; None                       ; None                       ; 1.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[7]                                                           ; clk        ; clk      ; None                       ; None                       ; 1.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[4]                                                           ; clk        ; clk      ; None                       ; None                       ; 1.103 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[7]                                                           ; clk        ; clk      ; None                       ; None                       ; 1.103 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[5]                                                           ; clk        ; clk      ; None                       ; None                       ; 1.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                            ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                       ; None                       ; 1.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]         ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                            ; clk        ; clk      ; None                       ; None                       ; 1.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[7]                                                           ; clk        ; clk      ; None                       ; None                       ; 1.523 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.173 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.560 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                            ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                       ; None                       ; 1.115 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.570 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.570 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]         ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                            ; clk        ; clk      ; None                       ; None                       ; 1.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]         ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                            ; clk        ; clk      ; None                       ; None                       ; 1.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]         ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                            ; clk        ; clk      ; None                       ; None                       ; 1.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[3]                                                           ; clk        ; clk      ; None                       ; None                       ; 1.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[4]                                                           ; clk        ; clk      ; None                       ; None                       ; 1.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]         ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                            ; clk        ; clk      ; None                       ; None                       ; 1.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                            ; clk        ; clk      ; None                       ; None                       ; 1.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.258 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[5]                                                           ; clk        ; clk      ; None                       ; None                       ; 1.230 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[5]                                                           ; clk        ; clk      ; None                       ; None                       ; 1.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[4]                                                           ; clk        ; clk      ; None                       ; None                       ; 1.625 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[7]                                                           ; clk        ; clk      ; None                       ; None                       ; 1.625 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[5]                                                           ; clk        ; clk      ; None                       ; None                       ; 1.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.284 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[6]                                                           ; clk        ; clk      ; None                       ; None                       ; 1.635 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.681 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[6]                                                           ; clk        ; clk      ; None                       ; None                       ; 1.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[3]                                                           ; clk        ; clk      ; None                       ; None                       ; 1.665 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.391 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[4]                                                           ; clk        ; clk      ; None                       ; None                       ; 1.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[7]                                                           ; clk        ; clk      ; None                       ; None                       ; 1.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.780 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[4]                                                           ; clk        ; clk      ; None                       ; None                       ; 1.753 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[7]                                                           ; clk        ; clk      ; None                       ; None                       ; 1.753 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]         ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                            ; clk        ; clk      ; None                       ; None                       ; 1.663 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[3]                                                           ; clk        ; clk      ; None                       ; None                       ; 1.779 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[6]                                                           ; clk        ; clk      ; None                       ; None                       ; 1.836 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[6]                                                           ; clk        ; clk      ; None                       ; None                       ; 1.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]         ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                            ; clk        ; clk      ; None                       ; None                       ; 1.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]         ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                            ; clk        ; clk      ; None                       ; None                       ; 1.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.511 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]         ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                            ; clk        ; clk      ; None                       ; None                       ; 1.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                            ; clk        ; clk      ; None                       ; None                       ; 1.369 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]         ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[3]                                                           ; clk        ; clk      ; None                       ; None                       ; 1.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]         ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                            ; clk        ; clk      ; None                       ; None                       ; 1.837 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]         ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                            ; clk        ; clk      ; None                       ; None                       ; 1.837 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                            ; clk        ; clk      ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                            ; clk        ; clk      ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[3]                                                           ; clk        ; clk      ; None                       ; None                       ; 1.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                            ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                       ; None                       ; 1.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[6]                                                           ; clk        ; clk      ; None                       ; None                       ; 2.014 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                            ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                       ; None                       ; 1.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                            ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                       ; None                       ; 1.284 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[6]                                                           ; clk        ; clk      ; None                       ; None                       ; 1.707 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[3]                                                           ; clk        ; clk      ; None                       ; None                       ; 1.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[0]                                                           ; clk        ; clk      ; None                       ; None                       ; 2.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[0]                                                           ; clk        ; clk      ; None                       ; None                       ; 2.278 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[0]                                                           ; clk        ; clk      ; None                       ; None                       ; 1.893 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[0]                          ; clk        ; clk      ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg1 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[0]                          ; clk        ; clk      ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg2 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[0]                          ; clk        ; clk      ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg3 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[0]                          ; clk        ; clk      ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[1]                          ; clk        ; clk      ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg1 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[1]                          ; clk        ; clk      ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg2 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[1]                          ; clk        ; clk      ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg3 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[1]                          ; clk        ; clk      ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[2]                          ; clk        ; clk      ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg1 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[2]                          ; clk        ; clk      ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg2 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[2]                          ; clk        ; clk      ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg3 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[2]                          ; clk        ; clk      ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[3]                          ; clk        ; clk      ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg1 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[3]                          ; clk        ; clk      ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg2 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[3]                          ; clk        ; clk      ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg3 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[3]                          ; clk        ; clk      ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[4]                          ; clk        ; clk      ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg1 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[4]                          ; clk        ; clk      ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg2 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[4]                          ; clk        ; clk      ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg3 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[4]                          ; clk        ; clk      ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[5]                          ; clk        ; clk      ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg1 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[5]                          ; clk        ; clk      ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg2 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[5]                          ; clk        ; clk      ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg3 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[5]                          ; clk        ; clk      ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[6]                          ; clk        ; clk      ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg1 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[6]                          ; clk        ; clk      ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg2 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[6]                          ; clk        ; clk      ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg3 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[6]                          ; clk        ; clk      ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[7]                          ; clk        ; clk      ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg1 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[7]                          ; clk        ; clk      ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg2 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[7]                          ; clk        ; clk      ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg3 ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[7]                          ; clk        ; clk      ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[0]                                                           ; clk        ; clk      ; None                       ; None                       ; 2.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[1]                                                           ; clk        ; clk      ; None                       ; None                       ; 2.444 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[1]                                                           ; clk        ; clk      ; None                       ; None                       ; 2.478 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[0]                                                           ; clk        ; clk      ; None                       ; None                       ; 2.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[0]                                                           ; clk        ; clk      ; None                       ; None                       ; 2.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                            ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                       ; None                       ; 1.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[1]                                                           ; clk        ; clk      ; None                       ; None                       ; 2.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                            ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                       ; None                       ; 1.926 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[1]                          ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                            ; clk        ; clk      ; None                       ; None                       ; 0.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.293 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.293 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[1]                                                           ; clk        ; clk      ; None                       ; None                       ; 2.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[0]                          ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                            ; clk        ; clk      ; None                       ; None                       ; 0.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[1]                                                           ; clk        ; clk      ; None                       ; None                       ; 2.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[0]                                                           ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                            ; clk        ; clk      ; None                       ; None                       ; 0.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                           ; clk        ; clk      ; None                       ; None                       ; 2.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[1]                                                           ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                            ; clk        ; clk      ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                           ; clk        ; clk      ; None                       ; None                       ; 3.014 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                           ; clk        ; clk      ; None                       ; None                       ; 2.629 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                           ; clk        ; clk      ; None                       ; None                       ; 3.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[1]                                                           ; clk        ; clk      ; None                       ; None                       ; 2.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                            ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                           ; clk        ; clk      ; None                       ; None                       ; 2.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]         ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                           ; clk        ; clk      ; None                       ; None                       ; 3.279 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                            ; clk        ; clk      ; None                       ; None                       ; 0.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                            ; clk        ; clk      ; None                       ; None                       ; 0.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                            ; clk        ; clk      ; None                       ; None                       ; 1.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                            ; clk        ; clk      ; None                       ; None                       ; 1.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[0]                          ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[0]                                                           ; clk        ; clk      ; None                       ; None                       ; 0.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[3]                                                           ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                            ; clk        ; clk      ; None                       ; None                       ; 1.383 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[4]                                                           ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                            ; clk        ; clk      ; None                       ; None                       ; 1.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                            ; clk        ; clk      ; None                       ; None                       ; 1.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[5]                                                           ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                            ; clk        ; clk      ; None                       ; None                       ; 1.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[0]                                                           ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[0]                                                           ; clk        ; clk      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                            ; clk        ; clk      ; None                       ; None                       ; 1.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                           ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                            ; clk        ; clk      ; None                       ; None                       ; 1.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[2]                          ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                            ; clk        ; clk      ; None                       ; None                       ; 1.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[3]                          ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                            ; clk        ; clk      ; None                       ; None                       ; 1.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                            ; clk        ; clk      ; None                       ; None                       ; 1.305 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[4]                                                           ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[4]                                                           ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[5]                                                           ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[5]                                                           ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[3]                                                           ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[3]                                                           ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[7]                                                           ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[7]                                                           ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[6]                                                           ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[6]                                                           ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[5]                          ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                            ; clk        ; clk      ; None                       ; None                       ; 1.767 ns                 ;
; Not operational: Clock Skew > Data Delay ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                            ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                            ; clk        ; clk      ; None                       ; None                       ; 1.348 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                                                                    ;                                                                                                                        ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                ;
+-------+--------------+------------+------+--------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                                                           ; To Clock ;
+-------+--------------+------------+------+--------------------------------------------------------------+----------+
; N/A   ; None         ; 1.947 ns   ; clk  ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[2] ; clk      ;
; N/A   ; None         ; 1.404 ns   ; clk  ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[1] ; clk      ;
; N/A   ; None         ; 1.205 ns   ; clk  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; clk      ;
; N/A   ; None         ; 1.197 ns   ; clk  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; clk      ;
; N/A   ; None         ; 0.823 ns   ; clk  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; clk      ;
; N/A   ; None         ; 0.821 ns   ; clk  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; clk      ;
; N/A   ; None         ; -0.599 ns  ; clk  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; clk      ;
; N/A   ; None         ; -0.750 ns  ; clk  ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[0] ; clk      ;
; N/A   ; None         ; -1.239 ns  ; clk  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; clk      ;
; N/A   ; None         ; -1.259 ns  ; clk  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; clk      ;
; N/A   ; None         ; -1.344 ns  ; clk  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; clk      ;
; N/A   ; None         ; -1.972 ns  ; clk  ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[5] ; clk      ;
; N/A   ; None         ; -1.972 ns  ; clk  ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[6] ; clk      ;
; N/A   ; None         ; -1.977 ns  ; clk  ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[4] ; clk      ;
; N/A   ; None         ; -1.977 ns  ; clk  ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[7] ; clk      ;
; N/A   ; None         ; -2.029 ns  ; clk  ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[3] ; clk      ;
+-------+--------------+------------+------+--------------------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                              ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------+----------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                           ; To             ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------+----------------+------------+
; N/A   ; None         ; 14.893 ns  ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[2]                  ; data[2]        ; clk        ;
; N/A   ; None         ; 14.417 ns  ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[0]                  ; data[0]        ; clk        ;
; N/A   ; None         ; 14.404 ns  ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[3]                  ; data[3]        ; clk        ;
; N/A   ; None         ; 14.278 ns  ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[6]                  ; data[6]        ; clk        ;
; N/A   ; None         ; 14.248 ns  ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[1]                  ; data[1]        ; clk        ;
; N/A   ; None         ; 13.997 ns  ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[4]                  ; data[4]        ; clk        ;
; N/A   ; None         ; 13.867 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                    ; data[0]        ; clk        ;
; N/A   ; None         ; 13.588 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                    ; address[0]     ; clk        ;
; N/A   ; None         ; 13.566 ns  ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[5]                  ; ROM_data[5]    ; clk        ;
; N/A   ; None         ; 13.527 ns  ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[7]                  ; data[7]        ; clk        ;
; N/A   ; None         ; 13.504 ns  ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[5]                  ; data[5]        ; clk        ;
; N/A   ; None         ; 13.477 ns  ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[0]                  ; ROM_data[0]    ; clk        ;
; N/A   ; None         ; 13.458 ns  ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[7]                  ; ROM_data[7]    ; clk        ;
; N/A   ; None         ; 13.455 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                    ; data[0]        ; clk        ;
; N/A   ; None         ; 13.418 ns  ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[4]                  ; ROM_data[4]    ; clk        ;
; N/A   ; None         ; 13.417 ns  ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[1]                  ; ROM_data[1]    ; clk        ;
; N/A   ; None         ; 13.178 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                    ; data[2]        ; clk        ;
; N/A   ; None         ; 13.176 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                    ; address[0]     ; clk        ;
; N/A   ; None         ; 13.160 ns  ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[6]                  ; ROM_data[6]    ; clk        ;
; N/A   ; None         ; 13.030 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                    ; data[1]        ; clk        ;
; N/A   ; None         ; 12.909 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                    ; data[2]        ; clk        ;
; N/A   ; None         ; 12.890 ns  ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                    ; data[0]        ; clk        ;
; N/A   ; None         ; 12.871 ns  ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[3]                  ; ROM_data[3]    ; clk        ;
; N/A   ; None         ; 12.786 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                    ; address[1]     ; clk        ;
; N/A   ; None         ; 12.766 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                    ; data[2]        ; clk        ;
; N/A   ; None         ; 12.761 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                    ; data[1]        ; clk        ;
; N/A   ; None         ; 12.751 ns  ; ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[2]                  ; ROM_data[2]    ; clk        ;
; N/A   ; None         ; 12.737 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                    ; data[2]        ; clk        ;
; N/A   ; None         ; 12.639 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                    ; data[0]        ; clk        ;
; N/A   ; None         ; 12.618 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                    ; data[1]        ; clk        ;
; N/A   ; None         ; 12.614 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                    ; address[1]     ; clk        ;
; N/A   ; None         ; 12.611 ns  ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                    ; address[0]     ; clk        ;
; N/A   ; None         ; 12.598 ns  ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                    ; data[2]        ; clk        ;
; N/A   ; None         ; 12.589 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                    ; data[1]        ; clk        ;
; N/A   ; None         ; 12.508 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                    ; data[0]        ; clk        ;
; N/A   ; None         ; 12.489 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                    ; address[3]     ; clk        ;
; N/A   ; None         ; 12.475 ns  ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                    ; address[1]     ; clk        ;
; N/A   ; None         ; 12.450 ns  ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                    ; data[1]        ; clk        ;
; N/A   ; None         ; 12.448 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                    ; address[2]     ; clk        ;
; N/A   ; None         ; 12.203 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                    ; address[0]     ; clk        ;
; N/A   ; None         ; 12.201 ns  ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                    ; data[2]        ; clk        ;
; N/A   ; None         ; 12.198 ns  ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                    ; address[3]     ; clk        ;
; N/A   ; None         ; 12.195 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                    ; word_1[4]      ; clk        ;
; N/A   ; None         ; 12.193 ns  ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[2]                                                   ; data[2]        ; clk        ;
; N/A   ; None         ; 12.130 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                    ; address[3]     ; clk        ;
; N/A   ; None         ; 12.126 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                    ; word_1[1]      ; clk        ;
; N/A   ; None         ; 12.072 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                    ; address[0]     ; clk        ;
; N/A   ; None         ; 12.053 ns  ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                    ; data[1]        ; clk        ;
; N/A   ; None         ; 11.877 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                    ; address[3]     ; clk        ;
; N/A   ; None         ; 11.871 ns  ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[0]                                                   ; data[0]        ; clk        ;
; N/A   ; None         ; 11.793 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                    ; data[2]        ; clk        ;
; N/A   ; None         ; 11.684 ns  ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[3]                                                   ; data[3]        ; clk        ;
; N/A   ; None         ; 11.662 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                    ; data[2]        ; clk        ;
; N/A   ; None         ; 11.651 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                    ; address[1]     ; clk        ;
; N/A   ; None         ; 11.645 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                    ; data[1]        ; clk        ;
; N/A   ; None         ; 11.620 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                    ; word_1[3]      ; clk        ;
; N/A   ; None         ; 11.572 ns  ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[6]                                                   ; data[6]        ; clk        ;
; N/A   ; None         ; 11.560 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                    ; control[5]     ; clk        ;
; N/A   ; None         ; 11.520 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                    ; address[1]     ; clk        ;
; N/A   ; None         ; 11.514 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                    ; data[1]        ; clk        ;
; N/A   ; None         ; 11.441 ns  ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[1]                                                   ; data[1]        ; clk        ;
; N/A   ; None         ; 11.405 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                    ; control[5]     ; clk        ;
; N/A   ; None         ; 11.343 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                    ; control[1]     ; clk        ;
; N/A   ; None         ; 11.327 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                    ; word_1[0]      ; clk        ;
; N/A   ; None         ; 11.320 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                    ; word_1[2]      ; clk        ;
; N/A   ; None         ; 11.235 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                    ; data[3]        ; clk        ;
; N/A   ; None         ; 11.188 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                    ; control[1]     ; clk        ;
; N/A   ; None         ; 11.172 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                    ; control[2]     ; clk        ;
; N/A   ; None         ; 11.122 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                    ; data[6]        ; clk        ;
; N/A   ; None         ; 11.103 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                    ; control[6]     ; clk        ;
; N/A   ; None         ; 11.103 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                    ; control[7]     ; clk        ;
; N/A   ; None         ; 11.049 ns  ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; data[0]        ; clk        ;
; N/A   ; None         ; 11.017 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                    ; control[2]     ; clk        ;
; N/A   ; None         ; 11.003 ns  ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                    ; address[2]     ; clk        ;
; N/A   ; None         ; 10.982 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                    ; data[3]        ; clk        ;
; N/A   ; None         ; 10.975 ns  ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; data[0]        ; clk        ;
; N/A   ; None         ; 10.965 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                    ; control[3]     ; clk        ;
; N/A   ; None         ; 10.948 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                    ; control[6]     ; clk        ;
; N/A   ; None         ; 10.948 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                    ; control[7]     ; clk        ;
; N/A   ; None         ; 10.910 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                    ; word_1[5]      ; clk        ;
; N/A   ; None         ; 10.905 ns  ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[4]                                                   ; data[4]        ; clk        ;
; N/A   ; None         ; 10.895 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                    ; data[6]        ; clk        ;
; N/A   ; None         ; 10.810 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                    ; control[3]     ; clk        ;
; N/A   ; None         ; 10.804 ns  ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[7]                                                   ; data[7]        ; clk        ;
; N/A   ; None         ; 10.792 ns  ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; data[0]        ; clk        ;
; N/A   ; None         ; 10.784 ns  ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[5]                                                   ; data[5]        ; clk        ;
; N/A   ; None         ; 10.749 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                    ; data[7]        ; clk        ;
; N/A   ; None         ; 10.692 ns  ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                    ; comand_addr[2] ; clk        ;
; N/A   ; None         ; 10.682 ns  ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                    ; comand_addr[0] ; clk        ;
; N/A   ; None         ; 10.618 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                    ; data[7]        ; clk        ;
; N/A   ; None         ; 10.559 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                    ; address[2]     ; clk        ;
; N/A   ; None         ; 10.515 ns  ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; data[0]        ; clk        ;
; N/A   ; None         ; 10.397 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                    ; control[4]     ; clk        ;
; N/A   ; None         ; 10.373 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                    ; data[4]        ; clk        ;
; N/A   ; None         ; 10.334 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                    ; data[5]        ; clk        ;
; N/A   ; None         ; 10.306 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                    ; address[2]     ; clk        ;
; N/A   ; None         ; 10.276 ns  ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; address[3]     ; clk        ;
; N/A   ; None         ; 10.270 ns  ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; address[3]     ; clk        ;
; N/A   ; None         ; 10.269 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                    ; control[0]     ; clk        ;
; N/A   ; None         ; 10.242 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                    ; control[4]     ; clk        ;
; N/A   ; None         ; 10.228 ns  ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; address[0]     ; clk        ;
; N/A   ; None         ; 10.226 ns  ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; data[3]        ; clk        ;
; N/A   ; None         ; 10.223 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                    ; data[4]        ; clk        ;
; N/A   ; None         ; 10.152 ns  ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; data[3]        ; clk        ;
; N/A   ; None         ; 10.148 ns  ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; address[3]     ; clk        ;
; N/A   ; None         ; 10.141 ns  ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                    ; comand_addr[3] ; clk        ;
; N/A   ; None         ; 10.114 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                    ; control[0]     ; clk        ;
; N/A   ; None         ; 10.113 ns  ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; data[6]        ; clk        ;
; N/A   ; None         ; 10.108 ns  ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; address[0]     ; clk        ;
; N/A   ; None         ; 10.107 ns  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                    ; data[5]        ; clk        ;
; N/A   ; None         ; 10.079 ns  ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; address[0]     ; clk        ;
; N/A   ; None         ; 10.039 ns  ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; data[6]        ; clk        ;
; N/A   ; None         ; 10.011 ns  ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; address[3]     ; clk        ;
; N/A   ; None         ; 9.969 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; data[3]        ; clk        ;
; N/A   ; None         ; 9.925 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; address[0]     ; clk        ;
; N/A   ; None         ; 9.883 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; data[2]        ; clk        ;
; N/A   ; None         ; 9.856 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; data[6]        ; clk        ;
; N/A   ; None         ; 9.809 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; data[2]        ; clk        ;
; N/A   ; None         ; 9.766 ns   ; CONTROL:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                    ; comand_addr[1] ; clk        ;
; N/A   ; None         ; 9.734 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; data[1]        ; clk        ;
; N/A   ; None         ; 9.706 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; control[5]     ; clk        ;
; N/A   ; None         ; 9.700 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; control[5]     ; clk        ;
; N/A   ; None         ; 9.683 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; data[3]        ; clk        ;
; N/A   ; None         ; 9.676 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; address[1]     ; clk        ;
; N/A   ; None         ; 9.669 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; data[2]        ; clk        ;
; N/A   ; None         ; 9.668 ns   ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                    ; word_1[7]      ; clk        ;
; N/A   ; None         ; 9.660 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; data[1]        ; clk        ;
; N/A   ; None         ; 9.626 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; data[2]        ; clk        ;
; N/A   ; None         ; 9.620 ns   ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                    ; word_1[6]      ; clk        ;
; N/A   ; None         ; 9.578 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; control[5]     ; clk        ;
; N/A   ; None         ; 9.570 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; data[6]        ; clk        ;
; N/A   ; None         ; 9.542 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; address[1]     ; clk        ;
; N/A   ; None         ; 9.527 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; address[1]     ; clk        ;
; N/A   ; None         ; 9.521 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; data[1]        ; clk        ;
; N/A   ; None         ; 9.489 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; control[1]     ; clk        ;
; N/A   ; None         ; 9.486 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; data[1]        ; clk        ;
; N/A   ; None         ; 9.483 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; control[1]     ; clk        ;
; N/A   ; None         ; 9.475 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; control[5]     ; clk        ;
; N/A   ; None         ; 9.364 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; data[4]        ; clk        ;
; N/A   ; None         ; 9.361 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; control[1]     ; clk        ;
; N/A   ; None         ; 9.359 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; address[1]     ; clk        ;
; N/A   ; None         ; 9.357 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; data[7]        ; clk        ;
; N/A   ; None         ; 9.325 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; data[5]        ; clk        ;
; N/A   ; None         ; 9.318 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; control[2]     ; clk        ;
; N/A   ; None         ; 9.312 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; control[2]     ; clk        ;
; N/A   ; None         ; 9.290 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; data[4]        ; clk        ;
; N/A   ; None         ; 9.283 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; data[7]        ; clk        ;
; N/A   ; None         ; 9.258 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; control[1]     ; clk        ;
; N/A   ; None         ; 9.251 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; data[5]        ; clk        ;
; N/A   ; None         ; 9.249 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; control[6]     ; clk        ;
; N/A   ; None         ; 9.249 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; control[7]     ; clk        ;
; N/A   ; None         ; 9.243 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; control[6]     ; clk        ;
; N/A   ; None         ; 9.243 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; control[7]     ; clk        ;
; N/A   ; None         ; 9.190 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; control[2]     ; clk        ;
; N/A   ; None         ; 9.121 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; control[6]     ; clk        ;
; N/A   ; None         ; 9.121 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; control[7]     ; clk        ;
; N/A   ; None         ; 9.111 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; control[3]     ; clk        ;
; N/A   ; None         ; 9.107 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; data[4]        ; clk        ;
; N/A   ; None         ; 9.105 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; control[3]     ; clk        ;
; N/A   ; None         ; 9.100 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; data[7]        ; clk        ;
; N/A   ; None         ; 9.087 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; control[2]     ; clk        ;
; N/A   ; None         ; 9.068 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; data[5]        ; clk        ;
; N/A   ; None         ; 9.018 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; control[6]     ; clk        ;
; N/A   ; None         ; 9.018 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; control[7]     ; clk        ;
; N/A   ; None         ; 8.983 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; control[3]     ; clk        ;
; N/A   ; None         ; 8.880 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; control[3]     ; clk        ;
; N/A   ; None         ; 8.821 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; data[4]        ; clk        ;
; N/A   ; None         ; 8.814 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; data[7]        ; clk        ;
; N/A   ; None         ; 8.788 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; address[2]     ; clk        ;
; N/A   ; None         ; 8.782 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; data[5]        ; clk        ;
; N/A   ; None         ; 8.714 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; address[2]     ; clk        ;
; N/A   ; None         ; 8.577 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; address[2]     ; clk        ;
; N/A   ; None         ; 8.543 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; control[4]     ; clk        ;
; N/A   ; None         ; 8.537 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; control[4]     ; clk        ;
; N/A   ; None         ; 8.440 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; address[2]     ; clk        ;
; N/A   ; None         ; 8.415 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; control[0]     ; clk        ;
; N/A   ; None         ; 8.415 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; control[4]     ; clk        ;
; N/A   ; None         ; 8.409 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; control[0]     ; clk        ;
; N/A   ; None         ; 8.312 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; control[4]     ; clk        ;
; N/A   ; None         ; 8.287 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; control[0]     ; clk        ;
; N/A   ; None         ; 8.184 ns   ; CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; control[0]     ; clk        ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------+----------------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To         ;
+-------+-------------------+-----------------+------+------------+
; N/A   ; None              ; 10.670 ns       ; clk  ; data[0]    ;
; N/A   ; None              ; 10.261 ns       ; clk  ; control[5] ;
; N/A   ; None              ; 10.169 ns       ; clk  ; data[2]    ;
; N/A   ; None              ; 10.044 ns       ; clk  ; control[1] ;
; N/A   ; None              ; 9.873 ns        ; clk  ; control[2] ;
; N/A   ; None              ; 9.804 ns        ; clk  ; control[6] ;
; N/A   ; None              ; 9.804 ns        ; clk  ; control[7] ;
; N/A   ; None              ; 9.790 ns        ; clk  ; data[3]    ;
; N/A   ; None              ; 9.780 ns        ; clk  ; data[7]    ;
; N/A   ; None              ; 9.750 ns        ; clk  ; data[6]    ;
; N/A   ; None              ; 9.740 ns        ; clk  ; data[1]    ;
; N/A   ; None              ; 9.666 ns        ; clk  ; control[3] ;
; N/A   ; None              ; 9.098 ns        ; clk  ; control[4] ;
; N/A   ; None              ; 8.970 ns        ; clk  ; control[0] ;
; N/A   ; None              ; 8.904 ns        ; clk  ; data[4]    ;
; N/A   ; None              ; 8.779 ns        ; clk  ; data[5]    ;
+-------+-------------------+-----------------+------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                       ;
+---------------+-------------+-----------+------+--------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                                                           ; To Clock ;
+---------------+-------------+-----------+------+--------------------------------------------------------------+----------+
; N/A           ; None        ; 4.336 ns  ; clk  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; clk      ;
; N/A           ; None        ; 4.330 ns  ; clk  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; clk      ;
; N/A           ; None        ; 3.952 ns  ; clk  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; clk      ;
; N/A           ; None        ; 3.929 ns  ; clk  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; clk      ;
; N/A           ; None        ; 3.880 ns  ; clk  ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[7] ; clk      ;
; N/A           ; None        ; 3.869 ns  ; clk  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; clk      ;
; N/A           ; None        ; 3.847 ns  ; clk  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; clk      ;
; N/A           ; None        ; 3.821 ns  ; clk  ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[4] ; clk      ;
; N/A           ; None        ; 3.811 ns  ; clk  ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[3] ; clk      ;
; N/A           ; None        ; 3.754 ns  ; clk  ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[5] ; clk      ;
; N/A           ; None        ; 3.754 ns  ; clk  ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[6] ; clk      ;
; N/A           ; None        ; 3.194 ns  ; clk  ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[0] ; clk      ;
; N/A           ; None        ; 2.921 ns  ; clk  ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[1] ; clk      ;
; N/A           ; None        ; 2.386 ns  ; clk  ; CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[2] ; clk      ;
; N/A           ; None        ; 1.524 ns  ; clk  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; clk      ;
; N/A           ; None        ; 1.411 ns  ; clk  ; CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; clk      ;
+---------------+-------------+-----------+------+--------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Nov 29 16:15:29 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab04_03 -c Lab04_03 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "CONTROL:inst|inst29" as buffer
    Info: Detected gated clock "CONTROL:inst|inst23" as buffer
    Info: Detected gated clock "CONTROL:inst|TAKTS:inst|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]" as buffer
    Info: Detected gated clock "CONTROL:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[0]~8" as buffer
    Info: Detected ripple clock "CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[6]" as buffer
    Info: Detected ripple clock "CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]" as buffer
    Info: Detected gated clock "CONTROL:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[7]~10" as buffer
    Info: Detected gated clock "CONTROL:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[0]~17" as buffer
    Info: Detected gated clock "CONTROL:inst|inst78~0" as buffer
    Info: Detected gated clock "CONTROL:inst|inst71~0" as buffer
    Info: Detected gated clock "CONTROL:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[1]~11" as buffer
Info: Clock "clk" has Internal fmax of 131.32 MHz between source memory "ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[7]" and destination register "CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]" (period= 7.615 ns)
    Info: + Longest memory to register delay is 1.207 ns
        Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X24_Y5; Fanout = 2; MEM Node = 'ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[7]'
        Info: 2: + IC(0.554 ns) + CELL(0.053 ns) = 0.672 ns; Loc. = LCCOMB_X23_Y3_N2; Fanout = 3; COMB Node = 'RON:inst3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[7]~5'
        Info: 3: + IC(0.226 ns) + CELL(0.309 ns) = 1.207 ns; Loc. = LCFF_X23_Y3_N31; Fanout = 4; REG Node = 'CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]'
        Info: Total cell delay = 0.427 ns ( 35.38 % )
        Info: Total interconnect delay = 0.780 ns ( 64.62 % )
    Info: - Smallest clock skew is -6.178 ns
        Info: + Shortest clock path from clock "clk" to destination register is 3.109 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T19; Fanout = 19; CLK Node = 'clk'
            Info: 2: + IC(1.304 ns) + CELL(0.053 ns) = 2.167 ns; Loc. = LCCOMB_X22_Y3_N0; Fanout = 3; COMB Node = 'CONTROL:inst|inst23'
            Info: 3: + IC(0.324 ns) + CELL(0.618 ns) = 3.109 ns; Loc. = LCFF_X23_Y3_N31; Fanout = 4; REG Node = 'CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]'
            Info: Total cell delay = 1.481 ns ( 47.64 % )
            Info: Total interconnect delay = 1.628 ns ( 52.36 % )
        Info: - Longest clock path from clock "clk" to source memory is 9.287 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T19; Fanout = 19; CLK Node = 'clk'
            Info: 2: + IC(1.294 ns) + CELL(0.712 ns) = 2.816 ns; Loc. = LCFF_X21_Y3_N5; Fanout = 10; REG Node = 'CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]'
            Info: 3: + IC(0.299 ns) + CELL(0.346 ns) = 3.461 ns; Loc. = LCCOMB_X21_Y3_N24; Fanout = 9; COMB Node = 'CONTROL:inst|TAKTS:inst|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]'
            Info: 4: + IC(0.345 ns) + CELL(0.225 ns) = 4.031 ns; Loc. = LCCOMB_X22_Y3_N0; Fanout = 3; COMB Node = 'CONTROL:inst|inst23'
            Info: 5: + IC(0.324 ns) + CELL(0.712 ns) = 5.067 ns; Loc. = LCFF_X23_Y3_N31; Fanout = 4; REG Node = 'CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]'
            Info: 6: + IC(0.285 ns) + CELL(0.378 ns) = 5.730 ns; Loc. = LCCOMB_X23_Y3_N22; Fanout = 14; COMB Node = 'CONTROL:inst|inst71~0'
            Info: 7: + IC(0.231 ns) + CELL(0.225 ns) = 6.186 ns; Loc. = LCCOMB_X23_Y3_N6; Fanout = 7; COMB Node = 'CONTROL:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[1]~11'
            Info: 8: + IC(2.021 ns) + CELL(0.000 ns) = 8.207 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CONTROL:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[1]~11clkctrl'
            Info: 9: + IC(0.667 ns) + CELL(0.413 ns) = 9.287 ns; Loc. = M512_X24_Y5; Fanout = 2; MEM Node = 'ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[7]'
            Info: Total cell delay = 3.821 ns ( 41.14 % )
            Info: Total interconnect delay = 5.466 ns ( 58.86 % )
    Info: + Micro clock to output delay of source is 0.140 ns
    Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" and destination pin or register "ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg2" for clock "clk" (Hold time is 5.065 ns)
    Info: + Largest clock skew is 7.155 ns
        Info: + Longest clock path from clock "clk" to destination memory is 9.877 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T19; Fanout = 19; CLK Node = 'clk'
            Info: 2: + IC(1.294 ns) + CELL(0.712 ns) = 2.816 ns; Loc. = LCFF_X21_Y3_N5; Fanout = 10; REG Node = 'CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]'
            Info: 3: + IC(0.299 ns) + CELL(0.346 ns) = 3.461 ns; Loc. = LCCOMB_X21_Y3_N24; Fanout = 9; COMB Node = 'CONTROL:inst|TAKTS:inst|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]'
            Info: 4: + IC(0.345 ns) + CELL(0.225 ns) = 4.031 ns; Loc. = LCCOMB_X22_Y3_N0; Fanout = 3; COMB Node = 'CONTROL:inst|inst23'
            Info: 5: + IC(0.324 ns) + CELL(0.712 ns) = 5.067 ns; Loc. = LCFF_X23_Y3_N31; Fanout = 4; REG Node = 'CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]'
            Info: 6: + IC(0.264 ns) + CELL(0.272 ns) = 5.603 ns; Loc. = LCCOMB_X23_Y3_N10; Fanout = 23; COMB Node = 'CONTROL:inst|inst78~0'
            Info: 7: + IC(0.795 ns) + CELL(0.228 ns) = 6.626 ns; Loc. = LCCOMB_X21_Y3_N22; Fanout = 1; COMB Node = 'CONTROL:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[0]~17'
            Info: 8: + IC(2.115 ns) + CELL(0.000 ns) = 8.741 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'CONTROL:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[0]~17clkctrl'
            Info: 9: + IC(0.678 ns) + CELL(0.458 ns) = 9.877 ns; Loc. = M512_X24_Y5; Fanout = 8; MEM Node = 'ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg2'
            Info: Total cell delay = 3.763 ns ( 38.10 % )
            Info: Total interconnect delay = 6.114 ns ( 61.90 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.722 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T19; Fanout = 19; CLK Node = 'clk'
            Info: 2: + IC(1.294 ns) + CELL(0.618 ns) = 2.722 ns; Loc. = LCFF_X21_Y3_N1; Fanout = 10; REG Node = 'CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.428 ns ( 52.46 % )
            Info: Total interconnect delay = 1.294 ns ( 47.54 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to memory delay is 2.199 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y3_N1; Fanout = 10; REG Node = 'CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: 2: + IC(0.500 ns) + CELL(0.053 ns) = 0.553 ns; Loc. = LCCOMB_X23_Y3_N22; Fanout = 14; COMB Node = 'CONTROL:inst|inst71~0'
        Info: 3: + IC(0.596 ns) + CELL(0.346 ns) = 1.495 ns; Loc. = LCCOMB_X23_Y3_N12; Fanout = 2; COMB Node = 'CONTROL:inst|lpm_bustri2:inst33|lpm_bustri:lpm_bustri_component|dout[2]~4'
        Info: 4: + IC(0.573 ns) + CELL(0.131 ns) = 2.199 ns; Loc. = M512_X24_Y5; Fanout = 8; MEM Node = 'ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|ram_block1a0~porta_address_reg2'
        Info: Total cell delay = 0.530 ns ( 24.10 % )
        Info: Total interconnect delay = 1.669 ns ( 75.90 % )
    Info: + Micro hold delay of destination is 0.203 ns
Info: tsu for register "CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[2]" (data pin = "clk", clock pin = "clk") is 1.947 ns
    Info: + Longest pin to register delay is 7.768 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T19; Fanout = 19; CLK Node = 'clk'
        Info: 2: + IC(4.387 ns) + CELL(0.272 ns) = 5.469 ns; Loc. = LCCOMB_X23_Y3_N28; Fanout = 11; COMB Node = 'RON:inst3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[7]~6'
        Info: 3: + IC(0.852 ns) + CELL(0.378 ns) = 6.699 ns; Loc. = LCCOMB_X25_Y5_N12; Fanout = 1; COMB Node = 'ROM:inst5|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[2]~10DUPLICATE'
        Info: 4: + IC(0.760 ns) + CELL(0.309 ns) = 7.768 ns; Loc. = LCFF_X23_Y3_N17; Fanout = 1; REG Node = 'CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[2]'
        Info: Total cell delay = 1.769 ns ( 22.77 % )
        Info: Total interconnect delay = 5.999 ns ( 77.23 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 5.911 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T19; Fanout = 19; CLK Node = 'clk'
        Info: 2: + IC(1.352 ns) + CELL(0.346 ns) = 2.508 ns; Loc. = LCCOMB_X21_Y3_N16; Fanout = 1; COMB Node = 'CONTROL:inst|inst29'
        Info: 3: + IC(2.113 ns) + CELL(0.000 ns) = 4.621 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CONTROL:inst|inst29~clkctrl'
        Info: 4: + IC(0.672 ns) + CELL(0.618 ns) = 5.911 ns; Loc. = LCFF_X23_Y3_N17; Fanout = 1; REG Node = 'CONTROL:inst|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[2]'
        Info: Total cell delay = 1.774 ns ( 30.01 % )
        Info: Total interconnect delay = 4.137 ns ( 69.99 % )
Info: tco from clock "clk" to destination pin "data[2]" through memory "ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[2]" is 14.893 ns
    Info: + Longest clock path from clock "clk" to source memory is 9.287 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T19; Fanout = 19; CLK Node = 'clk'
        Info: 2: + IC(1.294 ns) + CELL(0.712 ns) = 2.816 ns; Loc. = LCFF_X21_Y3_N5; Fanout = 10; REG Node = 'CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]'
        Info: 3: + IC(0.299 ns) + CELL(0.346 ns) = 3.461 ns; Loc. = LCCOMB_X21_Y3_N24; Fanout = 9; COMB Node = 'CONTROL:inst|TAKTS:inst|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]'
        Info: 4: + IC(0.345 ns) + CELL(0.225 ns) = 4.031 ns; Loc. = LCCOMB_X22_Y3_N0; Fanout = 3; COMB Node = 'CONTROL:inst|inst23'
        Info: 5: + IC(0.324 ns) + CELL(0.712 ns) = 5.067 ns; Loc. = LCFF_X23_Y3_N31; Fanout = 4; REG Node = 'CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[7]'
        Info: 6: + IC(0.285 ns) + CELL(0.378 ns) = 5.730 ns; Loc. = LCCOMB_X23_Y3_N22; Fanout = 14; COMB Node = 'CONTROL:inst|inst71~0'
        Info: 7: + IC(0.231 ns) + CELL(0.225 ns) = 6.186 ns; Loc. = LCCOMB_X23_Y3_N6; Fanout = 7; COMB Node = 'CONTROL:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[1]~11'
        Info: 8: + IC(2.021 ns) + CELL(0.000 ns) = 8.207 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CONTROL:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[1]~11clkctrl'
        Info: 9: + IC(0.667 ns) + CELL(0.413 ns) = 9.287 ns; Loc. = M512_X24_Y5; Fanout = 2; MEM Node = 'ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[2]'
        Info: Total cell delay = 3.821 ns ( 41.14 % )
        Info: Total interconnect delay = 5.466 ns ( 58.86 % )
    Info: + Micro clock to output delay of source is 0.140 ns
    Info: + Longest memory to pin delay is 5.466 ns
        Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X24_Y5; Fanout = 2; MEM Node = 'ROM:inst5|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c551:auto_generated|q_a[2]'
        Info: 2: + IC(0.570 ns) + CELL(0.053 ns) = 0.688 ns; Loc. = LCCOMB_X23_Y3_N14; Fanout = 3; COMB Node = 'ROM:inst5|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[2]~4'
        Info: 3: + IC(0.770 ns) + CELL(0.225 ns) = 1.683 ns; Loc. = LCCOMB_X25_Y5_N4; Fanout = 1; COMB Node = 'ROM:inst5|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[2]~5'
        Info: 4: + IC(1.659 ns) + CELL(2.124 ns) = 5.466 ns; Loc. = PIN_T18; Fanout = 0; PIN Node = 'data[2]'
        Info: Total cell delay = 2.467 ns ( 45.13 % )
        Info: Total interconnect delay = 2.999 ns ( 54.87 % )
Info: Longest tpd from source pin "clk" to destination pin "data[0]" is 10.670 ns
    Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T19; Fanout = 19; CLK Node = 'clk'
    Info: 2: + IC(4.387 ns) + CELL(0.272 ns) = 5.469 ns; Loc. = LCCOMB_X23_Y3_N28; Fanout = 11; COMB Node = 'RON:inst3|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[7]~6'
    Info: 3: + IC(3.081 ns) + CELL(2.120 ns) = 10.670 ns; Loc. = PIN_K17; Fanout = 0; PIN Node = 'data[0]'
    Info: Total cell delay = 3.202 ns ( 30.01 % )
    Info: Total interconnect delay = 7.468 ns ( 69.99 % )
Info: th for register "CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]" (data pin = "clk", clock pin = "clk") is 4.336 ns
    Info: + Longest clock path from clock "clk" to destination register is 7.985 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T19; Fanout = 19; CLK Node = 'clk'
        Info: 2: + IC(1.294 ns) + CELL(0.712 ns) = 2.816 ns; Loc. = LCFF_X21_Y3_N5; Fanout = 10; REG Node = 'CONTROL:inst|TAKTS:inst|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]'
        Info: 3: + IC(0.299 ns) + CELL(0.346 ns) = 3.461 ns; Loc. = LCCOMB_X21_Y3_N24; Fanout = 9; COMB Node = 'CONTROL:inst|TAKTS:inst|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]'
        Info: 4: + IC(0.345 ns) + CELL(0.225 ns) = 4.031 ns; Loc. = LCCOMB_X22_Y3_N0; Fanout = 3; COMB Node = 'CONTROL:inst|inst23'
        Info: 5: + IC(2.683 ns) + CELL(0.000 ns) = 6.714 ns; Loc. = CLKCTRL_G7; Fanout = 6; COMB Node = 'CONTROL:inst|inst23~clkctrl'
        Info: 6: + IC(0.653 ns) + CELL(0.618 ns) = 7.985 ns; Loc. = LCFF_X25_Y5_N15; Fanout = 3; REG Node = 'CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]'
        Info: Total cell delay = 2.711 ns ( 33.95 % )
        Info: Total interconnect delay = 5.274 ns ( 66.05 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 3.798 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T19; Fanout = 19; CLK Node = 'clk'
        Info: 2: + IC(1.369 ns) + CELL(0.366 ns) = 2.545 ns; Loc. = LCCOMB_X23_Y3_N4; Fanout = 11; COMB Node = 'CONTROL:inst|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[4]~9'
        Info: 3: + IC(0.826 ns) + CELL(0.272 ns) = 3.643 ns; Loc. = LCCOMB_X25_Y5_N14; Fanout = 1; COMB Node = 'ROM:inst5|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[2]~10'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 3.798 ns; Loc. = LCFF_X25_Y5_N15; Fanout = 3; REG Node = 'CONTROL:inst|lpm_dff2:inst9|lpm_ff:lpm_ff_component|dffs[2]'
        Info: Total cell delay = 1.603 ns ( 42.21 % )
        Info: Total interconnect delay = 2.195 ns ( 57.79 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 336 megabytes
    Info: Processing ended: Wed Nov 29 16:15:30 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


