# RISC-V

### TABLE OF CONTENTS
- [Day-1 - Introduction to RISC-V ISA and GNU compiler toolchain](#day-1---introduction-to-risc-v-isa-and-gnu-compiler-toolchain)
- [Day-2 - Introduction to ABI and basic verification flow](#day-2---introduction-to-abi-and-basic-verification-flow)
- [Day-3 - Digital Logic with TL-Verilog and Makerchip](#day-3---digital-logic-with-tv-verilog-and-makerchip)
- [Day-4 - Basic RISC-V CPU micro-architecture](#day-4---basic-risc-v-cpu-micro-architecture)
- [Day-5 - Complete Pipelined RISC-V CPU micro-architecture](#day-5---complete-pipelined-risc-v-cpu-micro-architecture)


### Day-1 - Introduction to RISC-V ISA and GNU compiler toolchain  

### Day-2 - Introduction to ABI and basic verification flow

### Day-3 - Digital Logic with TL-Verilog and Makerchip

### Day-4 - Basic RISC-V CPU micro-architecture

### Day-5 - Complete Pipelined RISC-V CPU micro-architecture
