INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/include/rv32i_func_code.svh" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/include/rv32i_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/src/unit_blocks/mux2_1.sv" into library work
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/src/unit_blocks/i_cache.sv" into library work
INFO: [VRFC 10-311] analyzing module i_cache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/src/unit_blocks/d_cache.sv" into library work
INFO: [VRFC 10-311] analyzing module d_cacahe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/src/unit_blocks/branch_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module branch_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/src/unit_blocks/adder_sub.sv" into library work
INFO: [VRFC 10-311] analyzing module adder_sub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/src/unit_blocks/instr_assign_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module instr_assign_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/src/unit_blocks/shift_stage.sv" into library work
INFO: [VRFC 10-311] analyzing module shift_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/src/unit_blocks/shifter.sv" into library work
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/src/unit_blocks/adder_sub.sv" into library work
INFO: [VRFC 10-311] analyzing module adder_sub
WARNING: [VRFC 10-3609] overwriting previous definition of module 'adder_sub' [/home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/src/unit_blocks/adder_sub.sv:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/src/unit_blocks/alu.sv" into library work
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/src/unit_blocks/instr_dec.sv" into library work
INFO: [VRFC 10-311] analyzing module instr_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/src/unit_blocks/alu_dec.sv" into library work
INFO: [VRFC 10-311] analyzing module alu_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/src/unit_blocks/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/src/unit_blocks/extend_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module extend_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/src/unit_blocks/reg_file.sv" into library work
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/src/unit_blocks/hazard_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/src/fetch_stage_reg.sv" into library work
INFO: [VRFC 10-311] analyzing module fetch_stage_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/src/decode_stage_reg.sv" into library work
INFO: [VRFC 10-311] analyzing module decode_stage_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/src/execute_stage_reg.sv" into library work
INFO: [VRFC 10-311] analyzing module execute_stage_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/src/memory_stage_reg.sv" into library work
INFO: [VRFC 10-311] analyzing module memory_stage_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/src/writeback_stage_reg.sv" into library work
INFO: [VRFC 10-311] analyzing module writeback_stage_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/src/top.sv" into library work
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/verif/tb_i_cache.sv" into library work
INFO: [VRFC 10-311] analyzing module tb_i_cache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/verif/tb_alu.sv" into library work
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/verif/tb_alu.sv:2]
INFO: [VRFC 10-311] analyzing module tb_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/verif/tb_control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module tb_control_unit
WARNING: [VRFC 10-9021] illegal argument 'instr' to randomize() call [/home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/verif/tb_control_unit.sv:85]
WARNING: [VRFC 10-9021] illegal argument 'func' to randomize() call [/home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/verif/tb_control_unit.sv:90]
WARNING: [VRFC 10-9021] illegal argument 'funct' to randomize() call [/home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/verif/tb_control_unit.sv:95]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/verif/tb_top.sv" into library work
INFO: [VRFC 10-311] analyzing module tb_top
