// Seed: 3021565525
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_9 = "" == 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd29,
    parameter id_4 = 32'd2,
    parameter id_5 = 32'd22
) (
    input tri1 _id_0,
    input supply1 id_1
    , _id_4,
    output tri1 id_2
);
  localparam id_5 = 1;
  logic [7:0] id_6;
  logic [~  id_4  -  id_5 : -1 'd0] id_7;
  logic id_8;
  ;
  module_0 modCall_1 (
      id_7,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_7,
      id_7
  );
  assign id_6[id_0] = -1'h0;
endmodule
