
build/debug/frtos-test-project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a78  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000148  08004c48  08004c48  00005c48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d90  08004d90  0000606c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004d90  08004d90  00005d90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004d98  08004d98  0000606c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d98  08004d98  00005d98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004d9c  08004d9c  00005d9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08004da0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004de8  20000070  08004e0c  00006070  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20004e58  08004e0c  00006e58  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000606c  2**0
                  CONTENTS, READONLY
 12 .comment      00000039  00000000  00000000  0000609c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001fb85  00000000  00000000  000060d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003c29  00000000  00000000  00025c5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 000107cf  00000000  00000000  00029883  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000014c8  00000000  00000000  0003a058  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000010ef  00000000  00000000  0003b520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001860e  00000000  00000000  0003c60f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00007530  00000000  00000000  00054c1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000039f8  00000000  00000000  0005c150  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  0005fb48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_uldivmod>:
 80005e8:	b953      	cbnz	r3, 8000600 <__aeabi_uldivmod+0x18>
 80005ea:	b94a      	cbnz	r2, 8000600 <__aeabi_uldivmod+0x18>
 80005ec:	2900      	cmp	r1, #0
 80005ee:	bf08      	it	eq
 80005f0:	2800      	cmpeq	r0, #0
 80005f2:	bf1c      	itt	ne
 80005f4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80005f8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80005fc:	f000 b80c 	b.w	8000618 <__aeabi_idiv0>
 8000600:	f1ad 0c08 	sub.w	ip, sp, #8
 8000604:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000608:	f004 f996 	bl	8004938 <__udivmoddi4>
 800060c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000610:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000614:	b004      	add	sp, #16
 8000616:	4770      	bx	lr

08000618 <__aeabi_idiv0>:
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop

0800061c <__do_global_dtors_aux>:
 800061c:	b510      	push	{r4, lr}
 800061e:	4c05      	ldr	r4, [pc, #20]	@ (8000634 <__do_global_dtors_aux+0x18>)
 8000620:	7823      	ldrb	r3, [r4, #0]
 8000622:	b933      	cbnz	r3, 8000632 <__do_global_dtors_aux+0x16>
 8000624:	4b04      	ldr	r3, [pc, #16]	@ (8000638 <__do_global_dtors_aux+0x1c>)
 8000626:	b113      	cbz	r3, 800062e <__do_global_dtors_aux+0x12>
 8000628:	4804      	ldr	r0, [pc, #16]	@ (800063c <__do_global_dtors_aux+0x20>)
 800062a:	f3af 8000 	nop.w
 800062e:	2301      	movs	r3, #1
 8000630:	7023      	strb	r3, [r4, #0]
 8000632:	bd10      	pop	{r4, pc}
 8000634:	20000070 	.word	0x20000070
 8000638:	00000000 	.word	0x00000000
 800063c:	08004c30 	.word	0x08004c30

08000640 <frame_dummy>:
 8000640:	b508      	push	{r3, lr}
 8000642:	4b03      	ldr	r3, [pc, #12]	@ (8000650 <frame_dummy+0x10>)
 8000644:	b11b      	cbz	r3, 800064e <frame_dummy+0xe>
 8000646:	4903      	ldr	r1, [pc, #12]	@ (8000654 <frame_dummy+0x14>)
 8000648:	4803      	ldr	r0, [pc, #12]	@ (8000658 <frame_dummy+0x18>)
 800064a:	f3af 8000 	nop.w
 800064e:	bd08      	pop	{r3, pc}
 8000650:	00000000 	.word	0x00000000
 8000654:	20000074 	.word	0x20000074
 8000658:	08004c30 	.word	0x08004c30

0800065c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800065c:	b508      	push	{r3, lr}
  /* Clear overflow flag */
  SysTick->CTRL;
 800065e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000662:	691b      	ldr	r3, [r3, #16]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8000664:	f002 fec8 	bl	80033f8 <xTaskGetSchedulerState>
 8000668:	2801      	cmp	r0, #1
 800066a:	d100      	bne.n	800066e <SysTick_Handler+0x12>
    /* Call tick handler */
    xPortSysTickHandler();
  }
}
 800066c:	bd08      	pop	{r3, pc}
    xPortSysTickHandler();
 800066e:	f000 fc09 	bl	8000e84 <xPortSysTickHandler>
}
 8000672:	e7fb      	b.n	800066c <SysTick_Handler+0x10>

08000674 <osKernelInitialize>:
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8000674:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 8000678:	b92b      	cbnz	r3, 8000686 <osKernelInitialize+0x12>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 800067a:	4b06      	ldr	r3, [pc, #24]	@ (8000694 <osKernelInitialize+0x20>)
 800067c:	6818      	ldr	r0, [r3, #0]
 800067e:	b928      	cbnz	r0, 800068c <osKernelInitialize+0x18>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8000680:	2201      	movs	r2, #1
 8000682:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8000684:	4770      	bx	lr
    stat = osErrorISR;
 8000686:	f06f 0005 	mvn.w	r0, #5
 800068a:	4770      	bx	lr
    } else {
      stat = osError;
 800068c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
    }
  }

  return (stat);
}
 8000690:	4770      	bx	lr
 8000692:	bf00      	nop
 8000694:	200009d0 	.word	0x200009d0

08000698 <osKernelStart>:
 8000698:	f3ef 8305 	mrs	r3, IPSR
}

osStatus_t osKernelStart (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 800069c:	b973      	cbnz	r3, 80006bc <osKernelStart+0x24>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 800069e:	4b0a      	ldr	r3, [pc, #40]	@ (80006c8 <osKernelStart+0x30>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	2b01      	cmp	r3, #1
 80006a4:	d10d      	bne.n	80006c2 <osKernelStart+0x2a>
osStatus_t osKernelStart (void) {
 80006a6:	b510      	push	{r4, lr}
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006a8:	2400      	movs	r4, #0
 80006aa:	4b08      	ldr	r3, [pc, #32]	@ (80006cc <osKernelStart+0x34>)
 80006ac:	77dc      	strb	r4, [r3, #31]
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80006ae:	4b06      	ldr	r3, [pc, #24]	@ (80006c8 <osKernelStart+0x30>)
 80006b0:	2202      	movs	r2, #2
 80006b2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80006b4:	f002 fb9a 	bl	8002dec <vTaskStartScheduler>
      stat = osOK;
 80006b8:	4620      	mov	r0, r4
      stat = osError;
    }
  }

  return (stat);
}
 80006ba:	bd10      	pop	{r4, pc}
    stat = osErrorISR;
 80006bc:	f06f 0005 	mvn.w	r0, #5
 80006c0:	4770      	bx	lr
      stat = osError;
 80006c2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
}
 80006c6:	4770      	bx	lr
 80006c8:	200009d0 	.word	0x200009d0
 80006cc:	e000ed00 	.word	0xe000ed00

080006d0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80006d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006d2:	b087      	sub	sp, #28
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80006d4:	2400      	movs	r4, #0
 80006d6:	9405      	str	r4, [sp, #20]
 80006d8:	f3ef 8405 	mrs	r4, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 80006dc:	bb0c      	cbnz	r4, 8000722 <osThreadNew+0x52>
 80006de:	b300      	cbz	r0, 8000722 <osThreadNew+0x52>
    prio  = (UBaseType_t)osPriorityNormal;

    name = NULL;
    mem  = -1;

    if (attr != NULL) {
 80006e0:	2a00      	cmp	r2, #0
 80006e2:	d035      	beq.n	8000750 <osThreadNew+0x80>
      if (attr->name != NULL) {
 80006e4:	6815      	ldr	r5, [r2, #0]
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 80006e6:	6993      	ldr	r3, [r2, #24]
 80006e8:	b12b      	cbz	r3, 80006f6 <osThreadNew+0x26>
        prio = (UBaseType_t)attr->priority;
 80006ea:	461e      	mov	r6, r3
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80006ec:	3b01      	subs	r3, #1
 80006ee:	2b37      	cmp	r3, #55	@ 0x37
 80006f0:	d902      	bls.n	80006f8 <osThreadNew+0x28>
        return (NULL);
 80006f2:	2000      	movs	r0, #0
 80006f4:	e016      	b.n	8000724 <osThreadNew+0x54>
    prio  = (UBaseType_t)osPriorityNormal;
 80006f6:	2618      	movs	r6, #24
      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80006f8:	6853      	ldr	r3, [r2, #4]
 80006fa:	f013 0f01 	tst.w	r3, #1
 80006fe:	d140      	bne.n	8000782 <osThreadNew+0xb2>
      }

      if (attr->stack_size > 0U) {
 8000700:	6954      	ldr	r4, [r2, #20]
 8000702:	b18c      	cbz	r4, 8000728 <osThreadNew+0x58>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8000704:	ea4f 0c94 	mov.w	ip, r4, lsr #2
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8000708:	6893      	ldr	r3, [r2, #8]
 800070a:	b133      	cbz	r3, 800071a <osThreadNew+0x4a>
 800070c:	68d7      	ldr	r7, [r2, #12]
 800070e:	f5b7 7fd0 	cmp.w	r7, #416	@ 0x1a0
 8000712:	d302      	bcc.n	800071a <osThreadNew+0x4a>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8000714:	6917      	ldr	r7, [r2, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8000716:	b107      	cbz	r7, 800071a <osThreadNew+0x4a>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8000718:	b984      	cbnz	r4, 800073c <osThreadNew+0x6c>
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800071a:	b143      	cbz	r3, 800072e <osThreadNew+0x5e>
    mem  = -1;
 800071c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
                                                                                      (StaticTask_t *)attr->cb_mem);
      #endif
    }
    else {
      if (mem == 0) {
 8000720:	b30b      	cbz	r3, 8000766 <osThreadNew+0x96>
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8000722:	9805      	ldr	r0, [sp, #20]
}
 8000724:	b007      	add	sp, #28
 8000726:	bdf0      	pop	{r4, r5, r6, r7, pc}
    stack = configMINIMAL_STACK_SIZE;
 8000728:	f04f 0c80 	mov.w	ip, #128	@ 0x80
 800072c:	e7ec      	b.n	8000708 <osThreadNew+0x38>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800072e:	68d3      	ldr	r3, [r2, #12]
 8000730:	b9a3      	cbnz	r3, 800075c <osThreadNew+0x8c>
 8000732:	6913      	ldr	r3, [r2, #16]
 8000734:	b1ab      	cbz	r3, 8000762 <osThreadNew+0x92>
    mem  = -1;
 8000736:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800073a:	e7f1      	b.n	8000720 <osThreadNew+0x50>
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800073c:	9302      	str	r3, [sp, #8]
 800073e:	9701      	str	r7, [sp, #4]
 8000740:	9600      	str	r6, [sp, #0]
 8000742:	460b      	mov	r3, r1
 8000744:	4662      	mov	r2, ip
 8000746:	4629      	mov	r1, r5
 8000748:	f002 fae0 	bl	8002d0c <xTaskCreateStatic>
 800074c:	9005      	str	r0, [sp, #20]
 800074e:	e7e8      	b.n	8000722 <osThreadNew+0x52>
    name = NULL;
 8000750:	4615      	mov	r5, r2
      mem = 0;
 8000752:	2300      	movs	r3, #0
    prio  = (UBaseType_t)osPriorityNormal;
 8000754:	2618      	movs	r6, #24
    stack = configMINIMAL_STACK_SIZE;
 8000756:	f04f 0c80 	mov.w	ip, #128	@ 0x80
 800075a:	e7e1      	b.n	8000720 <osThreadNew+0x50>
    mem  = -1;
 800075c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000760:	e7de      	b.n	8000720 <osThreadNew+0x50>
          mem = 0;
 8000762:	2300      	movs	r3, #0
 8000764:	e7dc      	b.n	8000720 <osThreadNew+0x50>
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8000766:	ab05      	add	r3, sp, #20
 8000768:	9301      	str	r3, [sp, #4]
 800076a:	9600      	str	r6, [sp, #0]
 800076c:	460b      	mov	r3, r1
 800076e:	fa1f f28c 	uxth.w	r2, ip
 8000772:	4629      	mov	r1, r5
 8000774:	f002 fb07 	bl	8002d86 <xTaskCreate>
 8000778:	2801      	cmp	r0, #1
 800077a:	d0d2      	beq.n	8000722 <osThreadNew+0x52>
            hTask = NULL;
 800077c:	2300      	movs	r3, #0
 800077e:	9305      	str	r3, [sp, #20]
 8000780:	e7cf      	b.n	8000722 <osThreadNew+0x52>
        return (NULL);
 8000782:	2000      	movs	r0, #0
 8000784:	e7ce      	b.n	8000724 <osThreadNew+0x54>

08000786 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8000786:	b508      	push	{r3, lr}
 8000788:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 800078c:	b933      	cbnz	r3, 800079c <osDelay+0x16>
    stat = osErrorISR;
  }
  else {
    stat = osOK;

    if (ticks != 0U) {
 800078e:	b908      	cbnz	r0, 8000794 <osDelay+0xe>
    stat = osOK;
 8000790:	2000      	movs	r0, #0
      vTaskDelay(ticks);
    }
  }

  return (stat);
}
 8000792:	bd08      	pop	{r3, pc}
      vTaskDelay(ticks);
 8000794:	f002 fce8 	bl	8003168 <vTaskDelay>
    stat = osOK;
 8000798:	2000      	movs	r0, #0
 800079a:	e7fa      	b.n	8000792 <osDelay+0xc>
    stat = osErrorISR;
 800079c:	f06f 0005 	mvn.w	r0, #5
 80007a0:	e7f7      	b.n	8000792 <osDelay+0xc>
	...

080007a4 <vApplicationGetIdleTaskMemory>:
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80007a4:	4b03      	ldr	r3, [pc, #12]	@ (80007b4 <vApplicationGetIdleTaskMemory+0x10>)
 80007a6:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80007a8:	4b03      	ldr	r3, [pc, #12]	@ (80007b8 <vApplicationGetIdleTaskMemory+0x14>)
 80007aa:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80007ac:	2380      	movs	r3, #128	@ 0x80
 80007ae:	6013      	str	r3, [r2, #0]
}
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	20000830 	.word	0x20000830
 80007b8:	20000630 	.word	0x20000630

080007bc <vApplicationGetTimerTaskMemory>:
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80007bc:	4b03      	ldr	r3, [pc, #12]	@ (80007cc <vApplicationGetTimerTaskMemory+0x10>)
 80007be:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80007c0:	4b03      	ldr	r3, [pc, #12]	@ (80007d0 <vApplicationGetTimerTaskMemory+0x14>)
 80007c2:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80007c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80007c8:	6013      	str	r3, [r2, #0]
}
 80007ca:	4770      	bx	lr
 80007cc:	20000490 	.word	0x20000490
 80007d0:	2000008c 	.word	0x2000008c

080007d4 <prvHeapInit>:
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80007d4:	4a12      	ldr	r2, [pc, #72]	@ (8000820 <prvHeapInit+0x4c>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80007d6:	f012 0f07 	tst.w	r2, #7
 80007da:	d01e      	beq.n	800081a <prvHeapInit+0x46>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80007dc:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80007de:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80007e2:	f5c1 5370 	rsb	r3, r1, #15360	@ 0x3c00
 80007e6:	4413      	add	r3, r2
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80007e8:	460a      	mov	r2, r1

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80007ea:	480e      	ldr	r0, [pc, #56]	@ (8000824 <prvHeapInit+0x50>)
 80007ec:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80007ee:	2100      	movs	r1, #0
 80007f0:	6041      	str	r1, [r0, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80007f2:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 80007f4:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80007f6:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
 80007fa:	480b      	ldr	r0, [pc, #44]	@ (8000828 <prvHeapInit+0x54>)
 80007fc:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
 80007fe:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8000800:	6019      	str	r1, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8000802:	1a99      	subs	r1, r3, r2
 8000804:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8000806:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8000808:	4b08      	ldr	r3, [pc, #32]	@ (800082c <prvHeapInit+0x58>)
 800080a:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800080c:	4b08      	ldr	r3, [pc, #32]	@ (8000830 <prvHeapInit+0x5c>)
 800080e:	6019      	str	r1, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8000810:	4b08      	ldr	r3, [pc, #32]	@ (8000834 <prvHeapInit+0x60>)
 8000812:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8000816:	601a      	str	r2, [r3, #0]
}
 8000818:	4770      	bx	lr
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800081a:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800081e:	e7e4      	b.n	80007ea <prvHeapInit+0x16>
 8000820:	200009f4 	.word	0x200009f4
 8000824:	200009ec 	.word	0x200009ec
 8000828:	200009e8 	.word	0x200009e8
 800082c:	200009e0 	.word	0x200009e0
 8000830:	200009e4 	.word	0x200009e4
 8000834:	200009d4 	.word	0x200009d4

08000838 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8000838:	4b16      	ldr	r3, [pc, #88]	@ (8000894 <prvInsertBlockIntoFreeList+0x5c>)
 800083a:	461a      	mov	r2, r3
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	4283      	cmp	r3, r0
 8000840:	d3fb      	bcc.n	800083a <prvInsertBlockIntoFreeList+0x2>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8000842:	6851      	ldr	r1, [r2, #4]
 8000844:	eb02 0c01 	add.w	ip, r2, r1
 8000848:	4584      	cmp	ip, r0
 800084a:	d009      	beq.n	8000860 <prvInsertBlockIntoFreeList+0x28>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800084c:	6841      	ldr	r1, [r0, #4]
 800084e:	eb00 0c01 	add.w	ip, r0, r1
 8000852:	4563      	cmp	r3, ip
 8000854:	d009      	beq.n	800086a <prvInsertBlockIntoFreeList+0x32>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8000856:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8000858:	4290      	cmp	r0, r2
 800085a:	d019      	beq.n	8000890 <prvInsertBlockIntoFreeList+0x58>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800085c:	6010      	str	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
 800085e:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8000860:	6840      	ldr	r0, [r0, #4]
 8000862:	4401      	add	r1, r0
 8000864:	6051      	str	r1, [r2, #4]
		pxBlockToInsert = pxIterator;
 8000866:	4610      	mov	r0, r2
 8000868:	e7f0      	b.n	800084c <prvInsertBlockIntoFreeList+0x14>
{
 800086a:	b410      	push	{r4}
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800086c:	4c0a      	ldr	r4, [pc, #40]	@ (8000898 <prvInsertBlockIntoFreeList+0x60>)
 800086e:	6824      	ldr	r4, [r4, #0]
 8000870:	42a3      	cmp	r3, r4
 8000872:	d00b      	beq.n	800088c <prvInsertBlockIntoFreeList+0x54>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8000874:	685b      	ldr	r3, [r3, #4]
 8000876:	4419      	add	r1, r3
 8000878:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800087a:	6813      	ldr	r3, [r2, #0]
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	6003      	str	r3, [r0, #0]
	if( pxIterator != pxBlockToInsert )
 8000880:	4290      	cmp	r0, r2
 8000882:	d000      	beq.n	8000886 <prvInsertBlockIntoFreeList+0x4e>
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8000884:	6010      	str	r0, [r2, #0]
	}
}
 8000886:	f85d 4b04 	ldr.w	r4, [sp], #4
 800088a:	4770      	bx	lr
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800088c:	6004      	str	r4, [r0, #0]
 800088e:	e7f7      	b.n	8000880 <prvInsertBlockIntoFreeList+0x48>
 8000890:	4770      	bx	lr
 8000892:	bf00      	nop
 8000894:	200009ec 	.word	0x200009ec
 8000898:	200009e8 	.word	0x200009e8

0800089c <pvPortMalloc>:
{
 800089c:	b538      	push	{r3, r4, r5, lr}
 800089e:	4604      	mov	r4, r0
	vTaskSuspendAll();
 80008a0:	f002 fafa 	bl	8002e98 <vTaskSuspendAll>
		if( pxEnd == NULL )
 80008a4:	4b38      	ldr	r3, [pc, #224]	@ (8000988 <pvPortMalloc+0xec>)
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	b1b3      	cbz	r3, 80008d8 <pvPortMalloc+0x3c>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80008aa:	4b38      	ldr	r3, [pc, #224]	@ (800098c <pvPortMalloc+0xf0>)
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	421c      	tst	r4, r3
 80008b0:	d150      	bne.n	8000954 <pvPortMalloc+0xb8>
			if( xWantedSize > 0 )
 80008b2:	2c00      	cmp	r4, #0
 80008b4:	d050      	beq.n	8000958 <pvPortMalloc+0xbc>
				xWantedSize += xHeapStructSize;
 80008b6:	f104 0208 	add.w	r2, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80008ba:	f014 0f07 	tst.w	r4, #7
 80008be:	d002      	beq.n	80008c6 <pvPortMalloc+0x2a>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80008c0:	f022 0207 	bic.w	r2, r2, #7
 80008c4:	3208      	adds	r2, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80008c6:	2a00      	cmp	r2, #0
 80008c8:	d055      	beq.n	8000976 <pvPortMalloc+0xda>
 80008ca:	4b31      	ldr	r3, [pc, #196]	@ (8000990 <pvPortMalloc+0xf4>)
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	4293      	cmp	r3, r2
 80008d0:	d353      	bcc.n	800097a <pvPortMalloc+0xde>
				pxBlock = xStart.pxNextFreeBlock;
 80008d2:	4930      	ldr	r1, [pc, #192]	@ (8000994 <pvPortMalloc+0xf8>)
 80008d4:	680c      	ldr	r4, [r1, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80008d6:	e004      	b.n	80008e2 <pvPortMalloc+0x46>
			prvHeapInit();
 80008d8:	f7ff ff7c 	bl	80007d4 <prvHeapInit>
 80008dc:	e7e5      	b.n	80008aa <pvPortMalloc+0xe>
					pxPreviousBlock = pxBlock;
 80008de:	4621      	mov	r1, r4
					pxBlock = pxBlock->pxNextFreeBlock;
 80008e0:	461c      	mov	r4, r3
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80008e2:	6863      	ldr	r3, [r4, #4]
 80008e4:	4293      	cmp	r3, r2
 80008e6:	d202      	bcs.n	80008ee <pvPortMalloc+0x52>
 80008e8:	6823      	ldr	r3, [r4, #0]
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d1f7      	bne.n	80008de <pvPortMalloc+0x42>
				if( pxBlock != pxEnd )
 80008ee:	4b26      	ldr	r3, [pc, #152]	@ (8000988 <pvPortMalloc+0xec>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	42a3      	cmp	r3, r4
 80008f4:	d043      	beq.n	800097e <pvPortMalloc+0xe2>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80008f6:	680d      	ldr	r5, [r1, #0]
 80008f8:	3508      	adds	r5, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80008fa:	6823      	ldr	r3, [r4, #0]
 80008fc:	600b      	str	r3, [r1, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80008fe:	6863      	ldr	r3, [r4, #4]
 8000900:	1a9b      	subs	r3, r3, r2
 8000902:	2b10      	cmp	r3, #16
 8000904:	d910      	bls.n	8000928 <pvPortMalloc+0x8c>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8000906:	18a0      	adds	r0, r4, r2
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8000908:	f010 0f07 	tst.w	r0, #7
 800090c:	d008      	beq.n	8000920 <pvPortMalloc+0x84>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800090e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000912:	f383 8811 	msr	BASEPRI, r3
 8000916:	f3bf 8f6f 	isb	sy
 800091a:	f3bf 8f4f 	dsb	sy
 800091e:	e7fe      	b.n	800091e <pvPortMalloc+0x82>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8000920:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8000922:	6062      	str	r2, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8000924:	f7ff ff88 	bl	8000838 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8000928:	6862      	ldr	r2, [r4, #4]
 800092a:	4919      	ldr	r1, [pc, #100]	@ (8000990 <pvPortMalloc+0xf4>)
 800092c:	680b      	ldr	r3, [r1, #0]
 800092e:	1a9b      	subs	r3, r3, r2
 8000930:	600b      	str	r3, [r1, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8000932:	4919      	ldr	r1, [pc, #100]	@ (8000998 <pvPortMalloc+0xfc>)
 8000934:	6809      	ldr	r1, [r1, #0]
 8000936:	428b      	cmp	r3, r1
 8000938:	d201      	bcs.n	800093e <pvPortMalloc+0xa2>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800093a:	4917      	ldr	r1, [pc, #92]	@ (8000998 <pvPortMalloc+0xfc>)
 800093c:	600b      	str	r3, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800093e:	4b13      	ldr	r3, [pc, #76]	@ (800098c <pvPortMalloc+0xf0>)
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	4313      	orrs	r3, r2
 8000944:	6063      	str	r3, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8000946:	2300      	movs	r3, #0
 8000948:	6023      	str	r3, [r4, #0]
					xNumberOfSuccessfulAllocations++;
 800094a:	4a14      	ldr	r2, [pc, #80]	@ (800099c <pvPortMalloc+0x100>)
 800094c:	6813      	ldr	r3, [r2, #0]
 800094e:	3301      	adds	r3, #1
 8000950:	6013      	str	r3, [r2, #0]
 8000952:	e002      	b.n	800095a <pvPortMalloc+0xbe>
void *pvReturn = NULL;
 8000954:	2500      	movs	r5, #0
 8000956:	e000      	b.n	800095a <pvPortMalloc+0xbe>
 8000958:	2500      	movs	r5, #0
	( void ) xTaskResumeAll();
 800095a:	f002 fb37 	bl	8002fcc <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800095e:	f015 0f07 	tst.w	r5, #7
 8000962:	d00e      	beq.n	8000982 <pvPortMalloc+0xe6>
 8000964:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000968:	f383 8811 	msr	BASEPRI, r3
 800096c:	f3bf 8f6f 	isb	sy
 8000970:	f3bf 8f4f 	dsb	sy
 8000974:	e7fe      	b.n	8000974 <pvPortMalloc+0xd8>
void *pvReturn = NULL;
 8000976:	2500      	movs	r5, #0
 8000978:	e7ef      	b.n	800095a <pvPortMalloc+0xbe>
 800097a:	2500      	movs	r5, #0
 800097c:	e7ed      	b.n	800095a <pvPortMalloc+0xbe>
 800097e:	2500      	movs	r5, #0
 8000980:	e7eb      	b.n	800095a <pvPortMalloc+0xbe>
}
 8000982:	4628      	mov	r0, r5
 8000984:	bd38      	pop	{r3, r4, r5, pc}
 8000986:	bf00      	nop
 8000988:	200009e8 	.word	0x200009e8
 800098c:	200009d4 	.word	0x200009d4
 8000990:	200009e4 	.word	0x200009e4
 8000994:	200009ec 	.word	0x200009ec
 8000998:	200009e0 	.word	0x200009e0
 800099c:	200009dc 	.word	0x200009dc

080009a0 <vPortFree>:
	if( pv != NULL )
 80009a0:	2800      	cmp	r0, #0
 80009a2:	d034      	beq.n	8000a0e <vPortFree+0x6e>
{
 80009a4:	b538      	push	{r3, r4, r5, lr}
 80009a6:	4604      	mov	r4, r0
		puc -= xHeapStructSize;
 80009a8:	f1a0 0508 	sub.w	r5, r0, #8
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80009ac:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80009b0:	4a17      	ldr	r2, [pc, #92]	@ (8000a10 <vPortFree+0x70>)
 80009b2:	6812      	ldr	r2, [r2, #0]
 80009b4:	4213      	tst	r3, r2
 80009b6:	d108      	bne.n	80009ca <vPortFree+0x2a>
 80009b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80009bc:	f383 8811 	msr	BASEPRI, r3
 80009c0:	f3bf 8f6f 	isb	sy
 80009c4:	f3bf 8f4f 	dsb	sy
 80009c8:	e7fe      	b.n	80009c8 <vPortFree+0x28>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80009ca:	f850 1c08 	ldr.w	r1, [r0, #-8]
 80009ce:	b141      	cbz	r1, 80009e2 <vPortFree+0x42>
 80009d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80009d4:	f383 8811 	msr	BASEPRI, r3
 80009d8:	f3bf 8f6f 	isb	sy
 80009dc:	f3bf 8f4f 	dsb	sy
 80009e0:	e7fe      	b.n	80009e0 <vPortFree+0x40>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80009e2:	ea23 0302 	bic.w	r3, r3, r2
 80009e6:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 80009ea:	f002 fa55 	bl	8002e98 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 80009ee:	f854 1c04 	ldr.w	r1, [r4, #-4]
 80009f2:	4a08      	ldr	r2, [pc, #32]	@ (8000a14 <vPortFree+0x74>)
 80009f4:	6813      	ldr	r3, [r2, #0]
 80009f6:	440b      	add	r3, r1
 80009f8:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80009fa:	4628      	mov	r0, r5
 80009fc:	f7ff ff1c 	bl	8000838 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8000a00:	4a05      	ldr	r2, [pc, #20]	@ (8000a18 <vPortFree+0x78>)
 8000a02:	6813      	ldr	r3, [r2, #0]
 8000a04:	3301      	adds	r3, #1
 8000a06:	6013      	str	r3, [r2, #0]
				( void ) xTaskResumeAll();
 8000a08:	f002 fae0 	bl	8002fcc <xTaskResumeAll>
}
 8000a0c:	bd38      	pop	{r3, r4, r5, pc}
 8000a0e:	4770      	bx	lr
 8000a10:	200009d4 	.word	0x200009d4
 8000a14:	200009e4 	.word	0x200009e4
 8000a18:	200009d8 	.word	0x200009d8

08000a1c <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000a1c:	f100 0308 	add.w	r3, r0, #8
 8000a20:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000a22:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000a26:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000a28:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000a2a:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8000a30:	4770      	bx	lr

08000a32 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8000a32:	2300      	movs	r3, #0
 8000a34:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8000a36:	4770      	bx	lr

08000a38 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8000a38:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8000a3a:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8000a3c:	689a      	ldr	r2, [r3, #8]
 8000a3e:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8000a40:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8000a42:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8000a44:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8000a46:	6803      	ldr	r3, [r0, #0]
 8000a48:	3301      	adds	r3, #1
 8000a4a:	6003      	str	r3, [r0, #0]
}
 8000a4c:	4770      	bx	lr

08000a4e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000a4e:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000a50:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8000a52:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 8000a56:	d011      	beq.n	8000a7c <vListInsert+0x2e>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8000a58:	f100 0308 	add.w	r3, r0, #8
 8000a5c:	461c      	mov	r4, r3
 8000a5e:	685b      	ldr	r3, [r3, #4]
 8000a60:	681a      	ldr	r2, [r3, #0]
 8000a62:	42aa      	cmp	r2, r5
 8000a64:	d9fa      	bls.n	8000a5c <vListInsert+0xe>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8000a66:	6863      	ldr	r3, [r4, #4]
 8000a68:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8000a6a:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8000a6c:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8000a6e:	6061      	str	r1, [r4, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8000a70:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8000a72:	6803      	ldr	r3, [r0, #0]
 8000a74:	3301      	adds	r3, #1
 8000a76:	6003      	str	r3, [r0, #0]
}
 8000a78:	bc30      	pop	{r4, r5}
 8000a7a:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 8000a7c:	6904      	ldr	r4, [r0, #16]
 8000a7e:	e7f2      	b.n	8000a66 <vListInsert+0x18>

08000a80 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8000a80:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000a82:	6841      	ldr	r1, [r0, #4]
 8000a84:	6882      	ldr	r2, [r0, #8]
 8000a86:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000a88:	6841      	ldr	r1, [r0, #4]
 8000a8a:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8000a8c:	685a      	ldr	r2, [r3, #4]
 8000a8e:	4282      	cmp	r2, r0
 8000a90:	d006      	beq.n	8000aa0 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8000a92:	2200      	movs	r2, #0
 8000a94:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8000a96:	681a      	ldr	r2, [r3, #0]
 8000a98:	3a01      	subs	r2, #1
 8000a9a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8000a9c:	6818      	ldr	r0, [r3, #0]
}
 8000a9e:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000aa0:	6882      	ldr	r2, [r0, #8]
 8000aa2:	605a      	str	r2, [r3, #4]
 8000aa4:	e7f5      	b.n	8000a92 <uxListRemove+0x12>
	...

08000aa8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000aa8:	b570      	push	{r4, r5, r6, lr}
 8000aaa:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aac:	ad05      	add	r5, sp, #20
 8000aae:	2400      	movs	r4, #0
 8000ab0:	9405      	str	r4, [sp, #20]
 8000ab2:	9406      	str	r4, [sp, #24]
 8000ab4:	9407      	str	r4, [sp, #28]
 8000ab6:	9408      	str	r4, [sp, #32]
 8000ab8:	9409      	str	r4, [sp, #36]	@ 0x24
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aba:	9401      	str	r4, [sp, #4]
 8000abc:	4b22      	ldr	r3, [pc, #136]	@ (8000b48 <MX_GPIO_Init+0xa0>)
 8000abe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ac0:	f042 0204 	orr.w	r2, r2, #4
 8000ac4:	631a      	str	r2, [r3, #48]	@ 0x30
 8000ac6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ac8:	f002 0204 	and.w	r2, r2, #4
 8000acc:	9201      	str	r2, [sp, #4]
 8000ace:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ad0:	9402      	str	r4, [sp, #8]
 8000ad2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ad4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000ad8:	631a      	str	r2, [r3, #48]	@ 0x30
 8000ada:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000adc:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8000ae0:	9202      	str	r2, [sp, #8]
 8000ae2:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ae4:	9403      	str	r4, [sp, #12]
 8000ae6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ae8:	f042 0201 	orr.w	r2, r2, #1
 8000aec:	631a      	str	r2, [r3, #48]	@ 0x30
 8000aee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000af0:	f002 0201 	and.w	r2, r2, #1
 8000af4:	9203      	str	r2, [sp, #12]
 8000af6:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000af8:	9404      	str	r4, [sp, #16]
 8000afa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000afc:	f042 0202 	orr.w	r2, r2, #2
 8000b00:	631a      	str	r2, [r3, #48]	@ 0x30
 8000b02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b04:	f003 0302 	and.w	r3, r3, #2
 8000b08:	9304      	str	r3, [sp, #16]
 8000b0a:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000b0c:	4e0f      	ldr	r6, [pc, #60]	@ (8000b4c <MX_GPIO_Init+0xa4>)
 8000b0e:	4622      	mov	r2, r4
 8000b10:	2120      	movs	r1, #32
 8000b12:	4630      	mov	r0, r6
 8000b14:	f001 f802 	bl	8001b1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000b18:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b1c:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000b1e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000b22:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b24:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000b26:	4629      	mov	r1, r5
 8000b28:	4809      	ldr	r0, [pc, #36]	@ (8000b50 <MX_GPIO_Init+0xa8>)
 8000b2a:	f000 ff07 	bl	800193c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000b2e:	2320      	movs	r3, #32
 8000b30:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b32:	2301      	movs	r3, #1
 8000b34:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b36:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b38:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000b3a:	4629      	mov	r1, r5
 8000b3c:	4630      	mov	r0, r6
 8000b3e:	f000 fefd 	bl	800193c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b42:	b00a      	add	sp, #40	@ 0x28
 8000b44:	bd70      	pop	{r4, r5, r6, pc}
 8000b46:	bf00      	nop
 8000b48:	40023800 	.word	0x40023800
 8000b4c:	40020000 	.word	0x40020000
 8000b50:	40020800 	.word	0x40020800

08000b54 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000b54:	b508      	push	{r3, lr}
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000b56:	2001      	movs	r0, #1
 8000b58:	f7ff fe15 	bl	8000786 <osDelay>
  for(;;)
 8000b5c:	e7fb      	b.n	8000b56 <StartDefaultTask+0x2>
	...

08000b60 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b60:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000b62:	6802      	ldr	r2, [r0, #0]
 8000b64:	4b03      	ldr	r3, [pc, #12]	@ (8000b74 <HAL_TIM_PeriodElapsedCallback+0x14>)
 8000b66:	429a      	cmp	r2, r3
 8000b68:	d000      	beq.n	8000b6c <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b6a:	bd08      	pop	{r3, pc}
    HAL_IncTick();
 8000b6c:	f000 fe70 	bl	8001850 <HAL_IncTick>
}
 8000b70:	e7fb      	b.n	8000b6a <HAL_TIM_PeriodElapsedCallback+0xa>
 8000b72:	bf00      	nop
 8000b74:	40010000 	.word	0x40010000

08000b78 <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 8000b78:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b7a:	e7fe      	b.n	8000b7a <Error_Handler+0x2>

08000b7c <MX_USART2_UART_Init>:
{
 8000b7c:	b508      	push	{r3, lr}
  huart2.Instance = USART2;
 8000b7e:	480a      	ldr	r0, [pc, #40]	@ (8000ba8 <MX_USART2_UART_Init+0x2c>)
 8000b80:	4b0a      	ldr	r3, [pc, #40]	@ (8000bac <MX_USART2_UART_Init+0x30>)
 8000b82:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 8000b84:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8000b88:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b8e:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b90:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b92:	220c      	movs	r2, #12
 8000b94:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b96:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b98:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b9a:	f001 fe67 	bl	800286c <HAL_UART_Init>
 8000b9e:	b900      	cbnz	r0, 8000ba2 <MX_USART2_UART_Init+0x26>
}
 8000ba0:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000ba2:	f7ff ffe9 	bl	8000b78 <Error_Handler>
 8000ba6:	bf00      	nop
 8000ba8:	20004604 	.word	0x20004604
 8000bac:	40004400 	.word	0x40004400

08000bb0 <SystemClock_Config>:
{
 8000bb0:	b510      	push	{r4, lr}
 8000bb2:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bb4:	ac07      	add	r4, sp, #28
 8000bb6:	2234      	movs	r2, #52	@ 0x34
 8000bb8:	2100      	movs	r1, #0
 8000bba:	4620      	mov	r0, r4
 8000bbc:	f003 f8d2 	bl	8003d64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	9302      	str	r3, [sp, #8]
 8000bc4:	9303      	str	r3, [sp, #12]
 8000bc6:	9304      	str	r3, [sp, #16]
 8000bc8:	9305      	str	r3, [sp, #20]
 8000bca:	9306      	str	r3, [sp, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bcc:	9300      	str	r3, [sp, #0]
 8000bce:	4a1f      	ldr	r2, [pc, #124]	@ (8000c4c <SystemClock_Config+0x9c>)
 8000bd0:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8000bd2:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8000bd6:	6411      	str	r1, [r2, #64]	@ 0x40
 8000bd8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8000bda:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 8000bde:	9200      	str	r2, [sp, #0]
 8000be0:	9a00      	ldr	r2, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000be2:	9301      	str	r3, [sp, #4]
 8000be4:	491a      	ldr	r1, [pc, #104]	@ (8000c50 <SystemClock_Config+0xa0>)
 8000be6:	680a      	ldr	r2, [r1, #0]
 8000be8:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8000bec:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000bf0:	600a      	str	r2, [r1, #0]
 8000bf2:	680a      	ldr	r2, [r1, #0]
 8000bf4:	f402 4240 	and.w	r2, r2, #49152	@ 0xc000
 8000bf8:	9201      	str	r2, [sp, #4]
 8000bfa:	9a01      	ldr	r2, [sp, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000bfc:	2202      	movs	r2, #2
 8000bfe:	9207      	str	r2, [sp, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c00:	2101      	movs	r1, #1
 8000c02:	910a      	str	r1, [sp, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c04:	2110      	movs	r1, #16
 8000c06:	910b      	str	r1, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c08:	920d      	str	r2, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c0a:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000c0c:	910f      	str	r1, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000c0e:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000c12:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000c14:	2304      	movs	r3, #4
 8000c16:	9311      	str	r3, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000c18:	9212      	str	r2, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000c1a:	9213      	str	r2, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c1c:	4620      	mov	r0, r4
 8000c1e:	f001 f999 	bl	8001f54 <HAL_RCC_OscConfig>
 8000c22:	b978      	cbnz	r0, 8000c44 <SystemClock_Config+0x94>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c24:	230f      	movs	r3, #15
 8000c26:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c28:	2102      	movs	r1, #2
 8000c2a:	9103      	str	r1, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c30:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000c34:	9205      	str	r2, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c36:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c38:	a802      	add	r0, sp, #8
 8000c3a:	f000 ffcf 	bl	8001bdc <HAL_RCC_ClockConfig>
 8000c3e:	b918      	cbnz	r0, 8000c48 <SystemClock_Config+0x98>
}
 8000c40:	b014      	add	sp, #80	@ 0x50
 8000c42:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000c44:	f7ff ff98 	bl	8000b78 <Error_Handler>
    Error_Handler();
 8000c48:	f7ff ff96 	bl	8000b78 <Error_Handler>
 8000c4c:	40023800 	.word	0x40023800
 8000c50:	40007000 	.word	0x40007000

08000c54 <main>:
{
 8000c54:	b508      	push	{r3, lr}
  q = xQueueCreate(10, sizeof(float));
 8000c56:	2200      	movs	r2, #0
 8000c58:	2104      	movs	r1, #4
 8000c5a:	200a      	movs	r0, #10
 8000c5c:	f000 fb33 	bl	80012c6 <xQueueGenericCreate>
 8000c60:	4b11      	ldr	r3, [pc, #68]	@ (8000ca8 <main+0x54>)
 8000c62:	6018      	str	r0, [r3, #0]
  HAL_Init();
 8000c64:	f000 fdda 	bl	800181c <HAL_Init>
  SystemClock_Config();
 8000c68:	f7ff ffa2 	bl	8000bb0 <SystemClock_Config>
  MX_GPIO_Init();
 8000c6c:	f7ff ff1c 	bl	8000aa8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000c70:	f7ff ff84 	bl	8000b7c <MX_USART2_UART_Init>
  osKernelInitialize();
 8000c74:	f7ff fcfe 	bl	8000674 <osKernelInitialize>
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000c78:	4a0c      	ldr	r2, [pc, #48]	@ (8000cac <main+0x58>)
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	480c      	ldr	r0, [pc, #48]	@ (8000cb0 <main+0x5c>)
 8000c7e:	f7ff fd27 	bl	80006d0 <osThreadNew>
 8000c82:	4b0c      	ldr	r3, [pc, #48]	@ (8000cb4 <main+0x60>)
 8000c84:	6018      	str	r0, [r3, #0]
  senderHandle = osThreadNew(senderTask, NULL, &sender_attributes);
 8000c86:	4a0c      	ldr	r2, [pc, #48]	@ (8000cb8 <main+0x64>)
 8000c88:	2100      	movs	r1, #0
 8000c8a:	480c      	ldr	r0, [pc, #48]	@ (8000cbc <main+0x68>)
 8000c8c:	f7ff fd20 	bl	80006d0 <osThreadNew>
 8000c90:	4b0b      	ldr	r3, [pc, #44]	@ (8000cc0 <main+0x6c>)
 8000c92:	6018      	str	r0, [r3, #0]
  receiverHandle = osThreadNew(receiverTask, NULL, &receiver_attributes);
 8000c94:	4a0b      	ldr	r2, [pc, #44]	@ (8000cc4 <main+0x70>)
 8000c96:	2100      	movs	r1, #0
 8000c98:	480b      	ldr	r0, [pc, #44]	@ (8000cc8 <main+0x74>)
 8000c9a:	f7ff fd19 	bl	80006d0 <osThreadNew>
 8000c9e:	4b0b      	ldr	r3, [pc, #44]	@ (8000ccc <main+0x78>)
 8000ca0:	6018      	str	r0, [r3, #0]
  osKernelStart();
 8000ca2:	f7ff fcf9 	bl	8000698 <osKernelStart>
  while (1)
 8000ca6:	e7fe      	b.n	8000ca6 <main+0x52>
 8000ca8:	200045f4 	.word	0x200045f4
 8000cac:	08004d20 	.word	0x08004d20
 8000cb0:	08000b55 	.word	0x08000b55
 8000cb4:	20004600 	.word	0x20004600
 8000cb8:	08004cfc 	.word	0x08004cfc
 8000cbc:	08001779 	.word	0x08001779
 8000cc0:	200045fc 	.word	0x200045fc
 8000cc4:	08004cd8 	.word	0x08004cd8
 8000cc8:	08001741 	.word	0x08001741
 8000ccc:	200045f8 	.word	0x200045f8

08000cd0 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8000cd0:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8000cd6:	4b0d      	ldr	r3, [pc, #52]	@ (8000d0c <prvTaskExitError+0x3c>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000cde:	d008      	beq.n	8000cf2 <prvTaskExitError+0x22>
 8000ce0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000ce4:	f383 8811 	msr	BASEPRI, r3
 8000ce8:	f3bf 8f6f 	isb	sy
 8000cec:	f3bf 8f4f 	dsb	sy
 8000cf0:	e7fe      	b.n	8000cf0 <prvTaskExitError+0x20>
 8000cf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000cf6:	f383 8811 	msr	BASEPRI, r3
 8000cfa:	f3bf 8f6f 	isb	sy
 8000cfe:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8000d02:	9b01      	ldr	r3, [sp, #4]
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d0fc      	beq.n	8000d02 <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8000d08:	b002      	add	sp, #8
 8000d0a:	4770      	bx	lr
 8000d0c:	20000000 	.word	0x20000000

08000d10 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8000d10:	4808      	ldr	r0, [pc, #32]	@ (8000d34 <prvPortStartFirstTask+0x24>)
 8000d12:	6800      	ldr	r0, [r0, #0]
 8000d14:	6800      	ldr	r0, [r0, #0]
 8000d16:	f380 8808 	msr	MSP, r0
 8000d1a:	f04f 0000 	mov.w	r0, #0
 8000d1e:	f380 8814 	msr	CONTROL, r0
 8000d22:	b662      	cpsie	i
 8000d24:	b661      	cpsie	f
 8000d26:	f3bf 8f4f 	dsb	sy
 8000d2a:	f3bf 8f6f 	isb	sy
 8000d2e:	df00      	svc	0
 8000d30:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8000d32:	0000      	.short	0x0000
 8000d34:	e000ed08 	.word	0xe000ed08

08000d38 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8000d38:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8000d48 <vPortEnableVFP+0x10>
 8000d3c:	6801      	ldr	r1, [r0, #0]
 8000d3e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000d42:	6001      	str	r1, [r0, #0]
 8000d44:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8000d46:	0000      	.short	0x0000
 8000d48:	e000ed88 	.word	0xe000ed88

08000d4c <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8000d4c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000d50:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8000d54:	f021 0101 	bic.w	r1, r1, #1
 8000d58:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8000d5c:	4b05      	ldr	r3, [pc, #20]	@ (8000d74 <pxPortInitialiseStack+0x28>)
 8000d5e:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8000d62:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8000d66:	f06f 0302 	mvn.w	r3, #2
 8000d6a:	f840 3c24 	str.w	r3, [r0, #-36]
}
 8000d6e:	3844      	subs	r0, #68	@ 0x44
 8000d70:	4770      	bx	lr
 8000d72:	bf00      	nop
 8000d74:	08000cd1 	.word	0x08000cd1
	...

08000d80 <SVC_Handler>:
	__asm volatile (
 8000d80:	4b07      	ldr	r3, [pc, #28]	@ (8000da0 <pxCurrentTCBConst2>)
 8000d82:	6819      	ldr	r1, [r3, #0]
 8000d84:	6808      	ldr	r0, [r1, #0]
 8000d86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d8a:	f380 8809 	msr	PSP, r0
 8000d8e:	f3bf 8f6f 	isb	sy
 8000d92:	f04f 0000 	mov.w	r0, #0
 8000d96:	f380 8811 	msr	BASEPRI, r0
 8000d9a:	4770      	bx	lr
 8000d9c:	f3af 8000 	nop.w

08000da0 <pxCurrentTCBConst2>:
 8000da0:	20004bdc 	.word	0x20004bdc

08000da4 <vPortEnterCritical>:
 8000da4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000da8:	f383 8811 	msr	BASEPRI, r3
 8000dac:	f3bf 8f6f 	isb	sy
 8000db0:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8000db4:	4a0b      	ldr	r2, [pc, #44]	@ (8000de4 <vPortEnterCritical+0x40>)
 8000db6:	6813      	ldr	r3, [r2, #0]
 8000db8:	3301      	adds	r3, #1
 8000dba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8000dbc:	2b01      	cmp	r3, #1
 8000dbe:	d000      	beq.n	8000dc2 <vPortEnterCritical+0x1e>
}
 8000dc0:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8000dc2:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000dc6:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	@ 0xd04
 8000dca:	f013 0fff 	tst.w	r3, #255	@ 0xff
 8000dce:	d0f7      	beq.n	8000dc0 <vPortEnterCritical+0x1c>
 8000dd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000dd4:	f383 8811 	msr	BASEPRI, r3
 8000dd8:	f3bf 8f6f 	isb	sy
 8000ddc:	f3bf 8f4f 	dsb	sy
 8000de0:	e7fe      	b.n	8000de0 <vPortEnterCritical+0x3c>
 8000de2:	bf00      	nop
 8000de4:	20000000 	.word	0x20000000

08000de8 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8000de8:	4b09      	ldr	r3, [pc, #36]	@ (8000e10 <vPortExitCritical+0x28>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	b943      	cbnz	r3, 8000e00 <vPortExitCritical+0x18>
 8000dee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000df2:	f383 8811 	msr	BASEPRI, r3
 8000df6:	f3bf 8f6f 	isb	sy
 8000dfa:	f3bf 8f4f 	dsb	sy
 8000dfe:	e7fe      	b.n	8000dfe <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8000e00:	3b01      	subs	r3, #1
 8000e02:	4a03      	ldr	r2, [pc, #12]	@ (8000e10 <vPortExitCritical+0x28>)
 8000e04:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8000e06:	b90b      	cbnz	r3, 8000e0c <vPortExitCritical+0x24>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8000e08:	f383 8811 	msr	BASEPRI, r3
}
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop
 8000e10:	20000000 	.word	0x20000000
	...

08000e20 <PendSV_Handler>:
	__asm volatile
 8000e20:	f3ef 8009 	mrs	r0, PSP
 8000e24:	f3bf 8f6f 	isb	sy
 8000e28:	4b15      	ldr	r3, [pc, #84]	@ (8000e80 <pxCurrentTCBConst>)
 8000e2a:	681a      	ldr	r2, [r3, #0]
 8000e2c:	f01e 0f10 	tst.w	lr, #16
 8000e30:	bf08      	it	eq
 8000e32:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8000e36:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000e3a:	6010      	str	r0, [r2, #0]
 8000e3c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8000e40:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8000e44:	f380 8811 	msr	BASEPRI, r0
 8000e48:	f3bf 8f4f 	dsb	sy
 8000e4c:	f3bf 8f6f 	isb	sy
 8000e50:	f002 f9b0 	bl	80031b4 <vTaskSwitchContext>
 8000e54:	f04f 0000 	mov.w	r0, #0
 8000e58:	f380 8811 	msr	BASEPRI, r0
 8000e5c:	bc09      	pop	{r0, r3}
 8000e5e:	6819      	ldr	r1, [r3, #0]
 8000e60:	6808      	ldr	r0, [r1, #0]
 8000e62:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000e66:	f01e 0f10 	tst.w	lr, #16
 8000e6a:	bf08      	it	eq
 8000e6c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8000e70:	f380 8809 	msr	PSP, r0
 8000e74:	f3bf 8f6f 	isb	sy
 8000e78:	4770      	bx	lr
 8000e7a:	bf00      	nop
 8000e7c:	f3af 8000 	nop.w

08000e80 <pxCurrentTCBConst>:
 8000e80:	20004bdc 	.word	0x20004bdc

08000e84 <xPortSysTickHandler>:
{
 8000e84:	b508      	push	{r3, lr}
	__asm volatile
 8000e86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000e8a:	f383 8811 	msr	BASEPRI, r3
 8000e8e:	f3bf 8f6f 	isb	sy
 8000e92:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8000e96:	f002 f80d 	bl	8002eb4 <xTaskIncrementTick>
 8000e9a:	b128      	cbz	r0, 8000ea8 <xPortSysTickHandler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8000e9c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000ea0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000ea4:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
	__asm volatile
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	f383 8811 	msr	BASEPRI, r3
}
 8000eae:	bd08      	pop	{r3, pc}

08000eb0 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8000eb0:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8000eb8:	6193      	str	r3, [r2, #24]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8000eba:	4b05      	ldr	r3, [pc, #20]	@ (8000ed0 <vPortSetupTimerInterrupt+0x20>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	4905      	ldr	r1, [pc, #20]	@ (8000ed4 <vPortSetupTimerInterrupt+0x24>)
 8000ec0:	fba1 1303 	umull	r1, r3, r1, r3
 8000ec4:	099b      	lsrs	r3, r3, #6
 8000ec6:	3b01      	subs	r3, #1
 8000ec8:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8000eca:	2307      	movs	r3, #7
 8000ecc:	6113      	str	r3, [r2, #16]
}
 8000ece:	4770      	bx	lr
 8000ed0:	2000000c 	.word	0x2000000c
 8000ed4:	10624dd3 	.word	0x10624dd3

08000ed8 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8000ed8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000edc:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 8000ee0:	4b3d      	ldr	r3, [pc, #244]	@ (8000fd8 <xPortStartScheduler+0x100>)
 8000ee2:	429a      	cmp	r2, r3
 8000ee4:	d01c      	beq.n	8000f20 <xPortStartScheduler+0x48>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8000ee6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000eea:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 8000eee:	4b3b      	ldr	r3, [pc, #236]	@ (8000fdc <xPortStartScheduler+0x104>)
 8000ef0:	429a      	cmp	r2, r3
 8000ef2:	d01e      	beq.n	8000f32 <xPortStartScheduler+0x5a>
{
 8000ef4:	b530      	push	{r4, r5, lr}
 8000ef6:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8000ef8:	4b39      	ldr	r3, [pc, #228]	@ (8000fe0 <xPortStartScheduler+0x108>)
 8000efa:	781a      	ldrb	r2, [r3, #0]
 8000efc:	b2d2      	uxtb	r2, r2
 8000efe:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8000f00:	22ff      	movs	r2, #255	@ 0xff
 8000f02:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	b2db      	uxtb	r3, r3
 8000f08:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8000f0c:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8000f10:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8000f14:	4a33      	ldr	r2, [pc, #204]	@ (8000fe4 <xPortStartScheduler+0x10c>)
 8000f16:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8000f18:	4b33      	ldr	r3, [pc, #204]	@ (8000fe8 <xPortStartScheduler+0x110>)
 8000f1a:	2207      	movs	r2, #7
 8000f1c:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000f1e:	e01b      	b.n	8000f58 <xPortStartScheduler+0x80>
	__asm volatile
 8000f20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000f24:	f383 8811 	msr	BASEPRI, r3
 8000f28:	f3bf 8f6f 	isb	sy
 8000f2c:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8000f30:	e7fe      	b.n	8000f30 <xPortStartScheduler+0x58>
 8000f32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000f36:	f383 8811 	msr	BASEPRI, r3
 8000f3a:	f3bf 8f6f 	isb	sy
 8000f3e:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8000f42:	e7fe      	b.n	8000f42 <xPortStartScheduler+0x6a>
			ulMaxPRIGROUPValue--;
 8000f44:	4a28      	ldr	r2, [pc, #160]	@ (8000fe8 <xPortStartScheduler+0x110>)
 8000f46:	6813      	ldr	r3, [r2, #0]
 8000f48:	3b01      	subs	r3, #1
 8000f4a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8000f4c:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8000f50:	005b      	lsls	r3, r3, #1
 8000f52:	b2db      	uxtb	r3, r3
 8000f54:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000f58:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8000f5c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8000f60:	d1f0      	bne.n	8000f44 <xPortStartScheduler+0x6c>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8000f62:	4b21      	ldr	r3, [pc, #132]	@ (8000fe8 <xPortStartScheduler+0x110>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	2b03      	cmp	r3, #3
 8000f68:	d008      	beq.n	8000f7c <xPortStartScheduler+0xa4>
 8000f6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000f6e:	f383 8811 	msr	BASEPRI, r3
 8000f72:	f3bf 8f6f 	isb	sy
 8000f76:	f3bf 8f4f 	dsb	sy
 8000f7a:	e7fe      	b.n	8000f7a <xPortStartScheduler+0xa2>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8000f7c:	021b      	lsls	r3, r3, #8
 8000f7e:	4a1a      	ldr	r2, [pc, #104]	@ (8000fe8 <xPortStartScheduler+0x110>)
 8000f80:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8000f82:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8000f86:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8000f88:	9b01      	ldr	r3, [sp, #4]
 8000f8a:	b2db      	uxtb	r3, r3
 8000f8c:	4a14      	ldr	r2, [pc, #80]	@ (8000fe0 <xPortStartScheduler+0x108>)
 8000f8e:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8000f90:	f04f 24e0 	mov.w	r4, #3758153728	@ 0xe000e000
 8000f94:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 8000f98:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f9c:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8000fa0:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 8000fa4:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8000fa8:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	vPortSetupTimerInterrupt();
 8000fac:	f7ff ff80 	bl	8000eb0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8000fb0:	2500      	movs	r5, #0
 8000fb2:	4b0e      	ldr	r3, [pc, #56]	@ (8000fec <xPortStartScheduler+0x114>)
 8000fb4:	601d      	str	r5, [r3, #0]
	vPortEnableVFP();
 8000fb6:	f7ff febf 	bl	8000d38 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8000fba:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	@ 0xf34
 8000fbe:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8000fc2:	f8c4 3f34 	str.w	r3, [r4, #3892]	@ 0xf34
	prvPortStartFirstTask();
 8000fc6:	f7ff fea3 	bl	8000d10 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8000fca:	f002 f8f3 	bl	80031b4 <vTaskSwitchContext>
	prvTaskExitError();
 8000fce:	f7ff fe7f 	bl	8000cd0 <prvTaskExitError>
}
 8000fd2:	4628      	mov	r0, r5
 8000fd4:	b003      	add	sp, #12
 8000fd6:	bd30      	pop	{r4, r5, pc}
 8000fd8:	410fc271 	.word	0x410fc271
 8000fdc:	410fc270 	.word	0x410fc270
 8000fe0:	e000e400 	.word	0xe000e400
 8000fe4:	2000464c 	.word	0x2000464c
 8000fe8:	20004648 	.word	0x20004648
 8000fec:	20000000 	.word	0x20000000

08000ff0 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8000ff0:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8000ff4:	2b0f      	cmp	r3, #15
 8000ff6:	d90e      	bls.n	8001016 <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8000ff8:	4a11      	ldr	r2, [pc, #68]	@ (8001040 <vPortValidateInterruptPriority+0x50>)
 8000ffa:	5c9a      	ldrb	r2, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8000ffc:	4b11      	ldr	r3, [pc, #68]	@ (8001044 <vPortValidateInterruptPriority+0x54>)
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	429a      	cmp	r2, r3
 8001002:	d208      	bcs.n	8001016 <vPortValidateInterruptPriority+0x26>
 8001004:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001008:	f383 8811 	msr	BASEPRI, r3
 800100c:	f3bf 8f6f 	isb	sy
 8001010:	f3bf 8f4f 	dsb	sy
 8001014:	e7fe      	b.n	8001014 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8001016:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800101a:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	@ 0xd0c
 800101e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001022:	4a09      	ldr	r2, [pc, #36]	@ (8001048 <vPortValidateInterruptPriority+0x58>)
 8001024:	6812      	ldr	r2, [r2, #0]
 8001026:	4293      	cmp	r3, r2
 8001028:	d908      	bls.n	800103c <vPortValidateInterruptPriority+0x4c>
 800102a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800102e:	f383 8811 	msr	BASEPRI, r3
 8001032:	f3bf 8f6f 	isb	sy
 8001036:	f3bf 8f4f 	dsb	sy
 800103a:	e7fe      	b.n	800103a <vPortValidateInterruptPriority+0x4a>
	}
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop
 8001040:	e000e3f0 	.word	0xe000e3f0
 8001044:	2000464c 	.word	0x2000464c
 8001048:	20004648 	.word	0x20004648

0800104c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800104c:	b510      	push	{r4, lr}
 800104e:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8001050:	f7ff fea8 	bl	8000da4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8001054:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8001056:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001058:	429a      	cmp	r2, r3
 800105a:	d004      	beq.n	8001066 <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
 800105c:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
 800105e:	f7ff fec3 	bl	8000de8 <vPortExitCritical>

	return xReturn;
}
 8001062:	4620      	mov	r0, r4
 8001064:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
 8001066:	2401      	movs	r4, #1
 8001068:	e7f9      	b.n	800105e <prvIsQueueFull+0x12>

0800106a <prvIsQueueEmpty>:
{
 800106a:	b510      	push	{r4, lr}
 800106c:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 800106e:	f7ff fe99 	bl	8000da4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8001072:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8001074:	b923      	cbnz	r3, 8001080 <prvIsQueueEmpty+0x16>
			xReturn = pdTRUE;
 8001076:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
 8001078:	f7ff feb6 	bl	8000de8 <vPortExitCritical>
}
 800107c:	4620      	mov	r0, r4
 800107e:	bd10      	pop	{r4, pc}
			xReturn = pdFALSE;
 8001080:	2400      	movs	r4, #0
 8001082:	e7f9      	b.n	8001078 <prvIsQueueEmpty+0xe>

08001084 <prvCopyDataToQueue>:
{
 8001084:	b570      	push	{r4, r5, r6, lr}
 8001086:	4604      	mov	r4, r0
 8001088:	4615      	mov	r5, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800108a:	6b86      	ldr	r6, [r0, #56]	@ 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800108c:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 800108e:	b95a      	cbnz	r2, 80010a8 <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001090:	6803      	ldr	r3, [r0, #0]
 8001092:	b11b      	cbz	r3, 800109c <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
 8001094:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8001096:	3601      	adds	r6, #1
 8001098:	63a6      	str	r6, [r4, #56]	@ 0x38
}
 800109a:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800109c:	6880      	ldr	r0, [r0, #8]
 800109e:	f002 f9bb 	bl	8003418 <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80010a2:	2300      	movs	r3, #0
 80010a4:	60a3      	str	r3, [r4, #8]
 80010a6:	e7f6      	b.n	8001096 <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
 80010a8:	b96d      	cbnz	r5, 80010c6 <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80010aa:	6840      	ldr	r0, [r0, #4]
 80010ac:	f002 ff33 	bl	8003f16 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80010b0:	6863      	ldr	r3, [r4, #4]
 80010b2:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80010b4:	4413      	add	r3, r2
 80010b6:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80010b8:	68a2      	ldr	r2, [r4, #8]
 80010ba:	4293      	cmp	r3, r2
 80010bc:	d319      	bcc.n	80010f2 <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80010be:	6823      	ldr	r3, [r4, #0]
 80010c0:	6063      	str	r3, [r4, #4]
BaseType_t xReturn = pdFALSE;
 80010c2:	4628      	mov	r0, r5
 80010c4:	e7e7      	b.n	8001096 <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80010c6:	68c0      	ldr	r0, [r0, #12]
 80010c8:	f002 ff25 	bl	8003f16 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80010cc:	68e3      	ldr	r3, [r4, #12]
 80010ce:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80010d0:	4251      	negs	r1, r2
 80010d2:	1a9b      	subs	r3, r3, r2
 80010d4:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80010d6:	6822      	ldr	r2, [r4, #0]
 80010d8:	4293      	cmp	r3, r2
 80010da:	d202      	bcs.n	80010e2 <prvCopyDataToQueue+0x5e>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80010dc:	68a3      	ldr	r3, [r4, #8]
 80010de:	440b      	add	r3, r1
 80010e0:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 80010e2:	2d02      	cmp	r5, #2
 80010e4:	d001      	beq.n	80010ea <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
 80010e6:	2000      	movs	r0, #0
 80010e8:	e7d5      	b.n	8001096 <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80010ea:	b126      	cbz	r6, 80010f6 <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
 80010ec:	3e01      	subs	r6, #1
BaseType_t xReturn = pdFALSE;
 80010ee:	2000      	movs	r0, #0
 80010f0:	e7d1      	b.n	8001096 <prvCopyDataToQueue+0x12>
 80010f2:	4628      	mov	r0, r5
 80010f4:	e7cf      	b.n	8001096 <prvCopyDataToQueue+0x12>
 80010f6:	2000      	movs	r0, #0
 80010f8:	e7cd      	b.n	8001096 <prvCopyDataToQueue+0x12>

080010fa <prvCopyDataFromQueue>:
{
 80010fa:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80010fc:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 80010fe:	b16a      	cbz	r2, 800111c <prvCopyDataFromQueue+0x22>
{
 8001100:	b510      	push	{r4, lr}
 8001102:	4608      	mov	r0, r1
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001104:	68d9      	ldr	r1, [r3, #12]
 8001106:	4411      	add	r1, r2
 8001108:	60d9      	str	r1, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800110a:	689c      	ldr	r4, [r3, #8]
 800110c:	42a1      	cmp	r1, r4
 800110e:	d301      	bcc.n	8001114 <prvCopyDataFromQueue+0x1a>
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8001110:	6819      	ldr	r1, [r3, #0]
 8001112:	60d9      	str	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001114:	68d9      	ldr	r1, [r3, #12]
 8001116:	f002 fefe 	bl	8003f16 <memcpy>
}
 800111a:	bd10      	pop	{r4, pc}
 800111c:	4770      	bx	lr

0800111e <prvUnlockQueue>:
{
 800111e:	b538      	push	{r3, r4, r5, lr}
 8001120:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
 8001122:	f7ff fe3f 	bl	8000da4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8001126:	f895 4045 	ldrb.w	r4, [r5, #69]	@ 0x45
 800112a:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800112c:	e001      	b.n	8001132 <prvUnlockQueue+0x14>
			--cTxLock;
 800112e:	3c01      	subs	r4, #1
 8001130:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001132:	2c00      	cmp	r4, #0
 8001134:	dd0a      	ble.n	800114c <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001136:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8001138:	b143      	cbz	r3, 800114c <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800113a:	f105 0024 	add.w	r0, r5, #36	@ 0x24
 800113e:	f002 f8bf 	bl	80032c0 <xTaskRemoveFromEventList>
 8001142:	2800      	cmp	r0, #0
 8001144:	d0f3      	beq.n	800112e <prvUnlockQueue+0x10>
						vTaskMissedYield();
 8001146:	f002 f951 	bl	80033ec <vTaskMissedYield>
 800114a:	e7f0      	b.n	800112e <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
 800114c:	23ff      	movs	r3, #255	@ 0xff
 800114e:	f885 3045 	strb.w	r3, [r5, #69]	@ 0x45
	taskEXIT_CRITICAL();
 8001152:	f7ff fe49 	bl	8000de8 <vPortExitCritical>
	taskENTER_CRITICAL();
 8001156:	f7ff fe25 	bl	8000da4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 800115a:	f895 4044 	ldrb.w	r4, [r5, #68]	@ 0x44
 800115e:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001160:	e001      	b.n	8001166 <prvUnlockQueue+0x48>
				--cRxLock;
 8001162:	3c01      	subs	r4, #1
 8001164:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001166:	2c00      	cmp	r4, #0
 8001168:	dd0a      	ble.n	8001180 <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800116a:	692b      	ldr	r3, [r5, #16]
 800116c:	b143      	cbz	r3, 8001180 <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800116e:	f105 0010 	add.w	r0, r5, #16
 8001172:	f002 f8a5 	bl	80032c0 <xTaskRemoveFromEventList>
 8001176:	2800      	cmp	r0, #0
 8001178:	d0f3      	beq.n	8001162 <prvUnlockQueue+0x44>
					vTaskMissedYield();
 800117a:	f002 f937 	bl	80033ec <vTaskMissedYield>
 800117e:	e7f0      	b.n	8001162 <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
 8001180:	23ff      	movs	r3, #255	@ 0xff
 8001182:	f885 3044 	strb.w	r3, [r5, #68]	@ 0x44
	taskEXIT_CRITICAL();
 8001186:	f7ff fe2f 	bl	8000de8 <vPortExitCritical>
}
 800118a:	bd38      	pop	{r3, r4, r5, pc}

0800118c <xQueueGenericReset>:
{
 800118c:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 800118e:	b1e0      	cbz	r0, 80011ca <xQueueGenericReset+0x3e>
 8001190:	460d      	mov	r5, r1
 8001192:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8001194:	f7ff fe06 	bl	8000da4 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001198:	6823      	ldr	r3, [r4, #0]
 800119a:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800119c:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 800119e:	fb01 3002 	mla	r0, r1, r2, r3
 80011a2:	60a0      	str	r0, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80011a4:	2000      	movs	r0, #0
 80011a6:	63a0      	str	r0, [r4, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80011a8:	6063      	str	r3, [r4, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80011aa:	3a01      	subs	r2, #1
 80011ac:	fb02 3301 	mla	r3, r2, r1, r3
 80011b0:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80011b2:	23ff      	movs	r3, #255	@ 0xff
 80011b4:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80011b8:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
		if( xNewQueue == pdFALSE )
 80011bc:	b9fd      	cbnz	r5, 80011fe <xQueueGenericReset+0x72>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80011be:	6923      	ldr	r3, [r4, #16]
 80011c0:	b963      	cbnz	r3, 80011dc <xQueueGenericReset+0x50>
	taskEXIT_CRITICAL();
 80011c2:	f7ff fe11 	bl	8000de8 <vPortExitCritical>
}
 80011c6:	2001      	movs	r0, #1
 80011c8:	bd38      	pop	{r3, r4, r5, pc}
 80011ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80011ce:	f383 8811 	msr	BASEPRI, r3
 80011d2:	f3bf 8f6f 	isb	sy
 80011d6:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 80011da:	e7fe      	b.n	80011da <xQueueGenericReset+0x4e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80011dc:	f104 0010 	add.w	r0, r4, #16
 80011e0:	f002 f86e 	bl	80032c0 <xTaskRemoveFromEventList>
 80011e4:	2800      	cmp	r0, #0
 80011e6:	d0ec      	beq.n	80011c2 <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
 80011e8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80011ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80011f0:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80011f4:	f3bf 8f4f 	dsb	sy
 80011f8:	f3bf 8f6f 	isb	sy
 80011fc:	e7e1      	b.n	80011c2 <xQueueGenericReset+0x36>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80011fe:	f104 0010 	add.w	r0, r4, #16
 8001202:	f7ff fc0b 	bl	8000a1c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001206:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 800120a:	f7ff fc07 	bl	8000a1c <vListInitialise>
 800120e:	e7d8      	b.n	80011c2 <xQueueGenericReset+0x36>

08001210 <prvInitialiseNewQueue>:
{
 8001210:	b538      	push	{r3, r4, r5, lr}
 8001212:	461d      	mov	r5, r3
 8001214:	9c04      	ldr	r4, [sp, #16]
	if( uxItemSize == ( UBaseType_t ) 0 )
 8001216:	460b      	mov	r3, r1
 8001218:	b949      	cbnz	r1, 800122e <prvInitialiseNewQueue+0x1e>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800121a:	6024      	str	r4, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 800121c:	63e0      	str	r0, [r4, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800121e:	6423      	str	r3, [r4, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001220:	2101      	movs	r1, #1
 8001222:	4620      	mov	r0, r4
 8001224:	f7ff ffb2 	bl	800118c <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 8001228:	f884 504c 	strb.w	r5, [r4, #76]	@ 0x4c
}
 800122c:	bd38      	pop	{r3, r4, r5, pc}
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800122e:	6022      	str	r2, [r4, #0]
 8001230:	e7f4      	b.n	800121c <prvInitialiseNewQueue+0xc>

08001232 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001232:	b940      	cbnz	r0, 8001246 <xQueueGenericCreateStatic+0x14>
 8001234:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001238:	f383 8811 	msr	BASEPRI, r3
 800123c:	f3bf 8f6f 	isb	sy
 8001240:	f3bf 8f4f 	dsb	sy
 8001244:	e7fe      	b.n	8001244 <xQueueGenericCreateStatic+0x12>
	{
 8001246:	b510      	push	{r4, lr}
 8001248:	b084      	sub	sp, #16
 800124a:	461c      	mov	r4, r3
 800124c:	4684      	mov	ip, r0
		configASSERT( pxStaticQueue != NULL );
 800124e:	b153      	cbz	r3, 8001266 <xQueueGenericCreateStatic+0x34>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8001250:	b192      	cbz	r2, 8001278 <xQueueGenericCreateStatic+0x46>
 8001252:	b989      	cbnz	r1, 8001278 <xQueueGenericCreateStatic+0x46>
 8001254:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001258:	f383 8811 	msr	BASEPRI, r3
 800125c:	f3bf 8f6f 	isb	sy
 8001260:	f3bf 8f4f 	dsb	sy
 8001264:	e7fe      	b.n	8001264 <xQueueGenericCreateStatic+0x32>
 8001266:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800126a:	f383 8811 	msr	BASEPRI, r3
 800126e:	f3bf 8f6f 	isb	sy
 8001272:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
 8001276:	e7fe      	b.n	8001276 <xQueueGenericCreateStatic+0x44>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8001278:	b16a      	cbz	r2, 8001296 <xQueueGenericCreateStatic+0x64>
			volatile size_t xSize = sizeof( StaticQueue_t );
 800127a:	2350      	movs	r3, #80	@ 0x50
 800127c:	9303      	str	r3, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
 800127e:	9b03      	ldr	r3, [sp, #12]
 8001280:	2b50      	cmp	r3, #80	@ 0x50
 8001282:	d013      	beq.n	80012ac <xQueueGenericCreateStatic+0x7a>
 8001284:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001288:	f383 8811 	msr	BASEPRI, r3
 800128c:	f3bf 8f6f 	isb	sy
 8001290:	f3bf 8f4f 	dsb	sy
 8001294:	e7fe      	b.n	8001294 <xQueueGenericCreateStatic+0x62>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8001296:	2900      	cmp	r1, #0
 8001298:	d0ef      	beq.n	800127a <xQueueGenericCreateStatic+0x48>
 800129a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800129e:	f383 8811 	msr	BASEPRI, r3
 80012a2:	f3bf 8f6f 	isb	sy
 80012a6:	f3bf 8f4f 	dsb	sy
 80012aa:	e7fe      	b.n	80012aa <xQueueGenericCreateStatic+0x78>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80012ac:	9b03      	ldr	r3, [sp, #12]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80012ae:	2301      	movs	r3, #1
 80012b0:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80012b4:	9400      	str	r4, [sp, #0]
 80012b6:	f89d 3018 	ldrb.w	r3, [sp, #24]
 80012ba:	4660      	mov	r0, ip
 80012bc:	f7ff ffa8 	bl	8001210 <prvInitialiseNewQueue>
	}
 80012c0:	4620      	mov	r0, r4
 80012c2:	b004      	add	sp, #16
 80012c4:	bd10      	pop	{r4, pc}

080012c6 <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80012c6:	b940      	cbnz	r0, 80012da <xQueueGenericCreate+0x14>
 80012c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80012cc:	f383 8811 	msr	BASEPRI, r3
 80012d0:	f3bf 8f6f 	isb	sy
 80012d4:	f3bf 8f4f 	dsb	sy
 80012d8:	e7fe      	b.n	80012d8 <xQueueGenericCreate+0x12>
	{
 80012da:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012dc:	b083      	sub	sp, #12
 80012de:	460d      	mov	r5, r1
 80012e0:	4614      	mov	r4, r2
 80012e2:	4606      	mov	r6, r0
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80012e4:	fb01 f000 	mul.w	r0, r1, r0
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80012e8:	3050      	adds	r0, #80	@ 0x50
 80012ea:	f7ff fad7 	bl	800089c <pvPortMalloc>
		if( pxNewQueue != NULL )
 80012ee:	4607      	mov	r7, r0
 80012f0:	b150      	cbz	r0, 8001308 <xQueueGenericCreate+0x42>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80012f2:	2300      	movs	r3, #0
 80012f4:	f880 3046 	strb.w	r3, [r0, #70]	@ 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80012f8:	9000      	str	r0, [sp, #0]
 80012fa:	4623      	mov	r3, r4
 80012fc:	f100 0250 	add.w	r2, r0, #80	@ 0x50
 8001300:	4629      	mov	r1, r5
 8001302:	4630      	mov	r0, r6
 8001304:	f7ff ff84 	bl	8001210 <prvInitialiseNewQueue>
	}
 8001308:	4638      	mov	r0, r7
 800130a:	b003      	add	sp, #12
 800130c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800130e <xQueueGenericSend>:
{
 800130e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001310:	b085      	sub	sp, #20
 8001312:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8001314:	b188      	cbz	r0, 800133a <xQueueGenericSend+0x2c>
 8001316:	460f      	mov	r7, r1
 8001318:	461d      	mov	r5, r3
 800131a:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800131c:	b1b1      	cbz	r1, 800134c <xQueueGenericSend+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800131e:	2d02      	cmp	r5, #2
 8001320:	d120      	bne.n	8001364 <xQueueGenericSend+0x56>
 8001322:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001324:	2b01      	cmp	r3, #1
 8001326:	d01d      	beq.n	8001364 <xQueueGenericSend+0x56>
 8001328:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800132c:	f383 8811 	msr	BASEPRI, r3
 8001330:	f3bf 8f6f 	isb	sy
 8001334:	f3bf 8f4f 	dsb	sy
 8001338:	e7fe      	b.n	8001338 <xQueueGenericSend+0x2a>
 800133a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800133e:	f383 8811 	msr	BASEPRI, r3
 8001342:	f3bf 8f6f 	isb	sy
 8001346:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 800134a:	e7fe      	b.n	800134a <xQueueGenericSend+0x3c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800134c:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800134e:	2b00      	cmp	r3, #0
 8001350:	d0e5      	beq.n	800131e <xQueueGenericSend+0x10>
 8001352:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001356:	f383 8811 	msr	BASEPRI, r3
 800135a:	f3bf 8f6f 	isb	sy
 800135e:	f3bf 8f4f 	dsb	sy
 8001362:	e7fe      	b.n	8001362 <xQueueGenericSend+0x54>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001364:	f002 f848 	bl	80033f8 <xTaskGetSchedulerState>
 8001368:	4606      	mov	r6, r0
 800136a:	b958      	cbnz	r0, 8001384 <xQueueGenericSend+0x76>
 800136c:	9b01      	ldr	r3, [sp, #4]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d048      	beq.n	8001404 <xQueueGenericSend+0xf6>
 8001372:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001376:	f383 8811 	msr	BASEPRI, r3
 800137a:	f3bf 8f6f 	isb	sy
 800137e:	f3bf 8f4f 	dsb	sy
 8001382:	e7fe      	b.n	8001382 <xQueueGenericSend+0x74>
 8001384:	2600      	movs	r6, #0
 8001386:	e03d      	b.n	8001404 <xQueueGenericSend+0xf6>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001388:	462a      	mov	r2, r5
 800138a:	4639      	mov	r1, r7
 800138c:	4620      	mov	r0, r4
 800138e:	f7ff fe79 	bl	8001084 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001392:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001394:	b97b      	cbnz	r3, 80013b6 <xQueueGenericSend+0xa8>
					else if( xYieldRequired != pdFALSE )
 8001396:	b148      	cbz	r0, 80013ac <xQueueGenericSend+0x9e>
						queueYIELD_IF_USING_PREEMPTION();
 8001398:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800139c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80013a0:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80013a4:	f3bf 8f4f 	dsb	sy
 80013a8:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 80013ac:	f7ff fd1c 	bl	8000de8 <vPortExitCritical>
				return pdPASS;
 80013b0:	2001      	movs	r0, #1
}
 80013b2:	b005      	add	sp, #20
 80013b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80013b6:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80013ba:	f001 ff81 	bl	80032c0 <xTaskRemoveFromEventList>
 80013be:	2800      	cmp	r0, #0
 80013c0:	d0f4      	beq.n	80013ac <xQueueGenericSend+0x9e>
							queueYIELD_IF_USING_PREEMPTION();
 80013c2:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80013c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80013ca:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80013ce:	f3bf 8f4f 	dsb	sy
 80013d2:	f3bf 8f6f 	isb	sy
 80013d6:	e7e9      	b.n	80013ac <xQueueGenericSend+0x9e>
					taskEXIT_CRITICAL();
 80013d8:	f7ff fd06 	bl	8000de8 <vPortExitCritical>
					return errQUEUE_FULL;
 80013dc:	2000      	movs	r0, #0
 80013de:	e7e8      	b.n	80013b2 <xQueueGenericSend+0xa4>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80013e0:	a802      	add	r0, sp, #8
 80013e2:	f001 ffb3 	bl	800334c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80013e6:	2601      	movs	r6, #1
 80013e8:	e019      	b.n	800141e <xQueueGenericSend+0x110>
		prvLockQueue( pxQueue );
 80013ea:	2300      	movs	r3, #0
 80013ec:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80013f0:	e021      	b.n	8001436 <xQueueGenericSend+0x128>
 80013f2:	2300      	movs	r3, #0
 80013f4:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 80013f8:	e023      	b.n	8001442 <xQueueGenericSend+0x134>
				prvUnlockQueue( pxQueue );
 80013fa:	4620      	mov	r0, r4
 80013fc:	f7ff fe8f 	bl	800111e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001400:	f001 fde4 	bl	8002fcc <xTaskResumeAll>
		taskENTER_CRITICAL();
 8001404:	f7ff fcce 	bl	8000da4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001408:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800140a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800140c:	429a      	cmp	r2, r3
 800140e:	d3bb      	bcc.n	8001388 <xQueueGenericSend+0x7a>
 8001410:	2d02      	cmp	r5, #2
 8001412:	d0b9      	beq.n	8001388 <xQueueGenericSend+0x7a>
				if( xTicksToWait == ( TickType_t ) 0 )
 8001414:	9b01      	ldr	r3, [sp, #4]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d0de      	beq.n	80013d8 <xQueueGenericSend+0xca>
				else if( xEntryTimeSet == pdFALSE )
 800141a:	2e00      	cmp	r6, #0
 800141c:	d0e0      	beq.n	80013e0 <xQueueGenericSend+0xd2>
		taskEXIT_CRITICAL();
 800141e:	f7ff fce3 	bl	8000de8 <vPortExitCritical>
		vTaskSuspendAll();
 8001422:	f001 fd39 	bl	8002e98 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001426:	f7ff fcbd 	bl	8000da4 <vPortEnterCritical>
 800142a:	f894 2044 	ldrb.w	r2, [r4, #68]	@ 0x44
 800142e:	b252      	sxtb	r2, r2
 8001430:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8001434:	d0d9      	beq.n	80013ea <xQueueGenericSend+0xdc>
 8001436:	f894 2045 	ldrb.w	r2, [r4, #69]	@ 0x45
 800143a:	b252      	sxtb	r2, r2
 800143c:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8001440:	d0d7      	beq.n	80013f2 <xQueueGenericSend+0xe4>
 8001442:	f7ff fcd1 	bl	8000de8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001446:	a901      	add	r1, sp, #4
 8001448:	a802      	add	r0, sp, #8
 800144a:	f001 ff8b 	bl	8003364 <xTaskCheckForTimeOut>
 800144e:	b9d8      	cbnz	r0, 8001488 <xQueueGenericSend+0x17a>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001450:	4620      	mov	r0, r4
 8001452:	f7ff fdfb 	bl	800104c <prvIsQueueFull>
 8001456:	2800      	cmp	r0, #0
 8001458:	d0cf      	beq.n	80013fa <xQueueGenericSend+0xec>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800145a:	9901      	ldr	r1, [sp, #4]
 800145c:	f104 0010 	add.w	r0, r4, #16
 8001460:	f001 fefa 	bl	8003258 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8001464:	4620      	mov	r0, r4
 8001466:	f7ff fe5a 	bl	800111e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800146a:	f001 fdaf 	bl	8002fcc <xTaskResumeAll>
 800146e:	2800      	cmp	r0, #0
 8001470:	d1c8      	bne.n	8001404 <xQueueGenericSend+0xf6>
					portYIELD_WITHIN_API();
 8001472:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8001476:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800147a:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800147e:	f3bf 8f4f 	dsb	sy
 8001482:	f3bf 8f6f 	isb	sy
 8001486:	e7bd      	b.n	8001404 <xQueueGenericSend+0xf6>
			prvUnlockQueue( pxQueue );
 8001488:	4620      	mov	r0, r4
 800148a:	f7ff fe48 	bl	800111e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800148e:	f001 fd9d 	bl	8002fcc <xTaskResumeAll>
			return errQUEUE_FULL;
 8001492:	2000      	movs	r0, #0
 8001494:	e78d      	b.n	80013b2 <xQueueGenericSend+0xa4>

08001496 <xQueueGenericSendFromISR>:
{
 8001496:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 800149a:	b190      	cbz	r0, 80014c2 <xQueueGenericSendFromISR+0x2c>
 800149c:	460f      	mov	r7, r1
 800149e:	4616      	mov	r6, r2
 80014a0:	461c      	mov	r4, r3
 80014a2:	4605      	mov	r5, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80014a4:	b1b1      	cbz	r1, 80014d4 <xQueueGenericSendFromISR+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80014a6:	2c02      	cmp	r4, #2
 80014a8:	d120      	bne.n	80014ec <xQueueGenericSendFromISR+0x56>
 80014aa:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 80014ac:	2b01      	cmp	r3, #1
 80014ae:	d01d      	beq.n	80014ec <xQueueGenericSendFromISR+0x56>
 80014b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80014b4:	f383 8811 	msr	BASEPRI, r3
 80014b8:	f3bf 8f6f 	isb	sy
 80014bc:	f3bf 8f4f 	dsb	sy
 80014c0:	e7fe      	b.n	80014c0 <xQueueGenericSendFromISR+0x2a>
 80014c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80014c6:	f383 8811 	msr	BASEPRI, r3
 80014ca:	f3bf 8f6f 	isb	sy
 80014ce:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 80014d2:	e7fe      	b.n	80014d2 <xQueueGenericSendFromISR+0x3c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80014d4:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d0e5      	beq.n	80014a6 <xQueueGenericSendFromISR+0x10>
 80014da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80014de:	f383 8811 	msr	BASEPRI, r3
 80014e2:	f3bf 8f6f 	isb	sy
 80014e6:	f3bf 8f4f 	dsb	sy
 80014ea:	e7fe      	b.n	80014ea <xQueueGenericSendFromISR+0x54>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80014ec:	f7ff fd80 	bl	8000ff0 <vPortValidateInterruptPriority>
	__asm volatile
 80014f0:	f3ef 8811 	mrs	r8, BASEPRI
 80014f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80014f8:	f383 8811 	msr	BASEPRI, r3
 80014fc:	f3bf 8f6f 	isb	sy
 8001500:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001504:	6baa      	ldr	r2, [r5, #56]	@ 0x38
 8001506:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8001508:	429a      	cmp	r2, r3
 800150a:	d306      	bcc.n	800151a <xQueueGenericSendFromISR+0x84>
 800150c:	2c02      	cmp	r4, #2
 800150e:	d004      	beq.n	800151a <xQueueGenericSendFromISR+0x84>
			xReturn = errQUEUE_FULL;
 8001510:	2000      	movs	r0, #0
	__asm volatile
 8001512:	f388 8811 	msr	BASEPRI, r8
}
 8001516:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			const int8_t cTxLock = pxQueue->cTxLock;
 800151a:	f895 9045 	ldrb.w	r9, [r5, #69]	@ 0x45
 800151e:	fa4f f989 	sxtb.w	r9, r9
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001522:	6bab      	ldr	r3, [r5, #56]	@ 0x38
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001524:	4622      	mov	r2, r4
 8001526:	4639      	mov	r1, r7
 8001528:	4628      	mov	r0, r5
 800152a:	f7ff fdab 	bl	8001084 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 800152e:	f1b9 3fff 	cmp.w	r9, #4294967295	@ 0xffffffff
 8001532:	d006      	beq.n	8001542 <xQueueGenericSendFromISR+0xac>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001534:	f109 0301 	add.w	r3, r9, #1
 8001538:	b25b      	sxtb	r3, r3
 800153a:	f885 3045 	strb.w	r3, [r5, #69]	@ 0x45
			xReturn = pdPASS;
 800153e:	2001      	movs	r0, #1
 8001540:	e7e7      	b.n	8001512 <xQueueGenericSendFromISR+0x7c>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001542:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8001544:	b90b      	cbnz	r3, 800154a <xQueueGenericSendFromISR+0xb4>
			xReturn = pdPASS;
 8001546:	2001      	movs	r0, #1
 8001548:	e7e3      	b.n	8001512 <xQueueGenericSendFromISR+0x7c>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800154a:	f105 0024 	add.w	r0, r5, #36	@ 0x24
 800154e:	f001 feb7 	bl	80032c0 <xTaskRemoveFromEventList>
 8001552:	b118      	cbz	r0, 800155c <xQueueGenericSendFromISR+0xc6>
							if( pxHigherPriorityTaskWoken != NULL )
 8001554:	b126      	cbz	r6, 8001560 <xQueueGenericSendFromISR+0xca>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8001556:	2001      	movs	r0, #1
 8001558:	6030      	str	r0, [r6, #0]
 800155a:	e7da      	b.n	8001512 <xQueueGenericSendFromISR+0x7c>
			xReturn = pdPASS;
 800155c:	2001      	movs	r0, #1
 800155e:	e7d8      	b.n	8001512 <xQueueGenericSendFromISR+0x7c>
 8001560:	2001      	movs	r0, #1
 8001562:	e7d6      	b.n	8001512 <xQueueGenericSendFromISR+0x7c>

08001564 <xQueueReceive>:
{
 8001564:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001566:	b085      	sub	sp, #20
 8001568:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 800156a:	b190      	cbz	r0, 8001592 <xQueueReceive+0x2e>
 800156c:	460f      	mov	r7, r1
 800156e:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001570:	b1c1      	cbz	r1, 80015a4 <xQueueReceive+0x40>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001572:	f001 ff41 	bl	80033f8 <xTaskGetSchedulerState>
 8001576:	4606      	mov	r6, r0
 8001578:	bb00      	cbnz	r0, 80015bc <xQueueReceive+0x58>
 800157a:	9b01      	ldr	r3, [sp, #4]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d05e      	beq.n	800163e <xQueueReceive+0xda>
	__asm volatile
 8001580:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001584:	f383 8811 	msr	BASEPRI, r3
 8001588:	f3bf 8f6f 	isb	sy
 800158c:	f3bf 8f4f 	dsb	sy
 8001590:	e7fe      	b.n	8001590 <xQueueReceive+0x2c>
 8001592:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001596:	f383 8811 	msr	BASEPRI, r3
 800159a:	f3bf 8f6f 	isb	sy
 800159e:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 80015a2:	e7fe      	b.n	80015a2 <xQueueReceive+0x3e>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80015a4:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d0e3      	beq.n	8001572 <xQueueReceive+0xe>
 80015aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80015ae:	f383 8811 	msr	BASEPRI, r3
 80015b2:	f3bf 8f6f 	isb	sy
 80015b6:	f3bf 8f4f 	dsb	sy
 80015ba:	e7fe      	b.n	80015ba <xQueueReceive+0x56>
 80015bc:	2600      	movs	r6, #0
 80015be:	e03e      	b.n	800163e <xQueueReceive+0xda>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80015c0:	4639      	mov	r1, r7
 80015c2:	4620      	mov	r0, r4
 80015c4:	f7ff fd99 	bl	80010fa <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80015c8:	3d01      	subs	r5, #1
 80015ca:	63a5      	str	r5, [r4, #56]	@ 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80015cc:	6923      	ldr	r3, [r4, #16]
 80015ce:	b923      	cbnz	r3, 80015da <xQueueReceive+0x76>
				taskEXIT_CRITICAL();
 80015d0:	f7ff fc0a 	bl	8000de8 <vPortExitCritical>
				return pdPASS;
 80015d4:	2001      	movs	r0, #1
}
 80015d6:	b005      	add	sp, #20
 80015d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80015da:	f104 0010 	add.w	r0, r4, #16
 80015de:	f001 fe6f 	bl	80032c0 <xTaskRemoveFromEventList>
 80015e2:	2800      	cmp	r0, #0
 80015e4:	d0f4      	beq.n	80015d0 <xQueueReceive+0x6c>
						queueYIELD_IF_USING_PREEMPTION();
 80015e6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80015ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80015ee:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80015f2:	f3bf 8f4f 	dsb	sy
 80015f6:	f3bf 8f6f 	isb	sy
 80015fa:	e7e9      	b.n	80015d0 <xQueueReceive+0x6c>
					taskEXIT_CRITICAL();
 80015fc:	f7ff fbf4 	bl	8000de8 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8001600:	2000      	movs	r0, #0
 8001602:	e7e8      	b.n	80015d6 <xQueueReceive+0x72>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001604:	a802      	add	r0, sp, #8
 8001606:	f001 fea1 	bl	800334c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800160a:	2601      	movs	r6, #1
 800160c:	e021      	b.n	8001652 <xQueueReceive+0xee>
		prvLockQueue( pxQueue );
 800160e:	2300      	movs	r3, #0
 8001610:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8001614:	e029      	b.n	800166a <xQueueReceive+0x106>
 8001616:	2300      	movs	r3, #0
 8001618:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800161c:	e02b      	b.n	8001676 <xQueueReceive+0x112>
				prvUnlockQueue( pxQueue );
 800161e:	4620      	mov	r0, r4
 8001620:	f7ff fd7d 	bl	800111e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001624:	f001 fcd2 	bl	8002fcc <xTaskResumeAll>
 8001628:	e009      	b.n	800163e <xQueueReceive+0xda>
			prvUnlockQueue( pxQueue );
 800162a:	4620      	mov	r0, r4
 800162c:	f7ff fd77 	bl	800111e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001630:	f001 fccc 	bl	8002fcc <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001634:	4620      	mov	r0, r4
 8001636:	f7ff fd18 	bl	800106a <prvIsQueueEmpty>
 800163a:	2800      	cmp	r0, #0
 800163c:	d13f      	bne.n	80016be <xQueueReceive+0x15a>
		taskENTER_CRITICAL();
 800163e:	f7ff fbb1 	bl	8000da4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001642:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001644:	2d00      	cmp	r5, #0
 8001646:	d1bb      	bne.n	80015c0 <xQueueReceive+0x5c>
				if( xTicksToWait == ( TickType_t ) 0 )
 8001648:	9b01      	ldr	r3, [sp, #4]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d0d6      	beq.n	80015fc <xQueueReceive+0x98>
				else if( xEntryTimeSet == pdFALSE )
 800164e:	2e00      	cmp	r6, #0
 8001650:	d0d8      	beq.n	8001604 <xQueueReceive+0xa0>
		taskEXIT_CRITICAL();
 8001652:	f7ff fbc9 	bl	8000de8 <vPortExitCritical>
		vTaskSuspendAll();
 8001656:	f001 fc1f 	bl	8002e98 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800165a:	f7ff fba3 	bl	8000da4 <vPortEnterCritical>
 800165e:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8001662:	b25b      	sxtb	r3, r3
 8001664:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001668:	d0d1      	beq.n	800160e <xQueueReceive+0xaa>
 800166a:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800166e:	b25b      	sxtb	r3, r3
 8001670:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001674:	d0cf      	beq.n	8001616 <xQueueReceive+0xb2>
 8001676:	f7ff fbb7 	bl	8000de8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800167a:	a901      	add	r1, sp, #4
 800167c:	a802      	add	r0, sp, #8
 800167e:	f001 fe71 	bl	8003364 <xTaskCheckForTimeOut>
 8001682:	2800      	cmp	r0, #0
 8001684:	d1d1      	bne.n	800162a <xQueueReceive+0xc6>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001686:	4620      	mov	r0, r4
 8001688:	f7ff fcef 	bl	800106a <prvIsQueueEmpty>
 800168c:	2800      	cmp	r0, #0
 800168e:	d0c6      	beq.n	800161e <xQueueReceive+0xba>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001690:	9901      	ldr	r1, [sp, #4]
 8001692:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8001696:	f001 fddf 	bl	8003258 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800169a:	4620      	mov	r0, r4
 800169c:	f7ff fd3f 	bl	800111e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80016a0:	f001 fc94 	bl	8002fcc <xTaskResumeAll>
 80016a4:	2800      	cmp	r0, #0
 80016a6:	d1ca      	bne.n	800163e <xQueueReceive+0xda>
					portYIELD_WITHIN_API();
 80016a8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80016ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80016b0:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80016b4:	f3bf 8f4f 	dsb	sy
 80016b8:	f3bf 8f6f 	isb	sy
 80016bc:	e7bf      	b.n	800163e <xQueueReceive+0xda>
				return errQUEUE_EMPTY;
 80016be:	2000      	movs	r0, #0
 80016c0:	e789      	b.n	80015d6 <xQueueReceive+0x72>
	...

080016c4 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80016c4:	2300      	movs	r3, #0
 80016c6:	2b07      	cmp	r3, #7
 80016c8:	d80c      	bhi.n	80016e4 <vQueueAddToRegistry+0x20>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80016ca:	4a07      	ldr	r2, [pc, #28]	@ (80016e8 <vQueueAddToRegistry+0x24>)
 80016cc:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80016d0:	b10a      	cbz	r2, 80016d6 <vQueueAddToRegistry+0x12>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80016d2:	3301      	adds	r3, #1
 80016d4:	e7f7      	b.n	80016c6 <vQueueAddToRegistry+0x2>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80016d6:	4a04      	ldr	r2, [pc, #16]	@ (80016e8 <vQueueAddToRegistry+0x24>)
 80016d8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80016dc:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 80016e0:	6050      	str	r0, [r2, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80016e2:	4770      	bx	lr
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80016e4:	4770      	bx	lr
 80016e6:	bf00      	nop
 80016e8:	20004650 	.word	0x20004650

080016ec <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80016ec:	b570      	push	{r4, r5, r6, lr}
 80016ee:	4604      	mov	r4, r0
 80016f0:	460d      	mov	r5, r1
 80016f2:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80016f4:	f7ff fb56 	bl	8000da4 <vPortEnterCritical>
 80016f8:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80016fc:	b25b      	sxtb	r3, r3
 80016fe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001702:	d00d      	beq.n	8001720 <vQueueWaitForMessageRestricted+0x34>
 8001704:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8001708:	b25b      	sxtb	r3, r3
 800170a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800170e:	d00b      	beq.n	8001728 <vQueueWaitForMessageRestricted+0x3c>
 8001710:	f7ff fb6a 	bl	8000de8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8001714:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8001716:	b15b      	cbz	r3, 8001730 <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8001718:	4620      	mov	r0, r4
 800171a:	f7ff fd00 	bl	800111e <prvUnlockQueue>
	}
 800171e:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
 8001720:	2300      	movs	r3, #0
 8001722:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8001726:	e7ed      	b.n	8001704 <vQueueWaitForMessageRestricted+0x18>
 8001728:	2300      	movs	r3, #0
 800172a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800172e:	e7ef      	b.n	8001710 <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8001730:	4632      	mov	r2, r6
 8001732:	4629      	mov	r1, r5
 8001734:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8001738:	f001 fda6 	bl	8003288 <vTaskPlaceOnEventListRestricted>
 800173c:	e7ec      	b.n	8001718 <vQueueWaitForMessageRestricted+0x2c>
	...

08001740 <receiverTask>:
#include "receiverTask.h"
#include <stdio.h>

extern QueueHandle_t q;

void receiverTask(void* argument) {
 8001740:	b500      	push	{lr}
 8001742:	b083      	sub	sp, #12
	int a = 0;
	float msg;
	while(1) {
		// xQueueReceive(q, (void*)&msg, portMAX_DELAY);
		xQueueReceive(q, &msg, portMAX_DELAY);
 8001744:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001748:	a901      	add	r1, sp, #4
 800174a:	4b08      	ldr	r3, [pc, #32]	@ (800176c <receiverTask+0x2c>)
 800174c:	6818      	ldr	r0, [r3, #0]
 800174e:	f7ff ff09 	bl	8001564 <xQueueReceive>
		printf("ho ricevuto un %f\n", msg);
 8001752:	9801      	ldr	r0, [sp, #4]
 8001754:	f7fe fef0 	bl	8000538 <__aeabi_f2d>
 8001758:	4602      	mov	r2, r0
 800175a:	460b      	mov	r3, r1
 800175c:	4804      	ldr	r0, [pc, #16]	@ (8001770 <receiverTask+0x30>)
 800175e:	f002 f9bb 	bl	8003ad8 <iprintf>
		printf("ai fini di non avere int a optimized out, %d\n", a);
 8001762:	2100      	movs	r1, #0
 8001764:	4803      	ldr	r0, [pc, #12]	@ (8001774 <receiverTask+0x34>)
 8001766:	f002 f9b7 	bl	8003ad8 <iprintf>
	while(1) {
 800176a:	e7eb      	b.n	8001744 <receiverTask+0x4>
 800176c:	200045f4 	.word	0x200045f4
 8001770:	08004c68 	.word	0x08004c68
 8001774:	08004c7c 	.word	0x08004c7c

08001778 <senderTask>:
#include <stdio.h>
#include <math.h> // for NAN

extern QueueHandle_t q;

void senderTask(void* argument) {
 8001778:	b510      	push	{r4, lr}
 800177a:	b082      	sub	sp, #8
	float msg = 1.0f;
 800177c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001780:	9301      	str	r3, [sp, #4]
	TickType_t wakeTime = xTaskGetTickCount();
 8001782:	f001 fb91 	bl	8002ea8 <xTaskGetTickCount>
 8001786:	9000      	str	r0, [sp, #0]
	TickType_t period = pdMS_TO_TICKS(50U); // periodo di 50ms

	#ifdef configENABLE_FPU
	printf("HELLO MOTHERFUCKER\n");
 8001788:	4820      	ldr	r0, [pc, #128]	@ (800180c <senderTask+0x94>)
 800178a:	f002 fa0d 	bl	8003ba8 <puts>
	#if configENABLE_FPU
	printf("OH NO MOTHERFUCKER");
	#endif

	// proviamo a mandare dei nan e poi si inizia a mandare valori non nan 
	for(size_t j = 0; j<5; ++j) {
 800178e:	2400      	movs	r4, #0
 8001790:	e00d      	b.n	80017ae <senderTask+0x36>
		vTaskDelayUntil(&wakeTime, period);
 8001792:	2132      	movs	r1, #50	@ 0x32
 8001794:	4668      	mov	r0, sp
 8001796:	f001 fc95 	bl	80030c4 <vTaskDelayUntil>
		msg = NAN;
 800179a:	4b1d      	ldr	r3, [pc, #116]	@ (8001810 <senderTask+0x98>)
 800179c:	9301      	str	r3, [sp, #4]
		xQueueSend(q, &msg, 0U);
 800179e:	2300      	movs	r3, #0
 80017a0:	461a      	mov	r2, r3
 80017a2:	a901      	add	r1, sp, #4
 80017a4:	481b      	ldr	r0, [pc, #108]	@ (8001814 <senderTask+0x9c>)
 80017a6:	6800      	ldr	r0, [r0, #0]
 80017a8:	f7ff fdb1 	bl	800130e <xQueueGenericSend>
	for(size_t j = 0; j<5; ++j) {
 80017ac:	3401      	adds	r4, #1
 80017ae:	2c04      	cmp	r4, #4
 80017b0:	d9ef      	bls.n	8001792 <senderTask+0x1a>
	}

	// make it defined again
	msg = 1.0f;
 80017b2:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80017b6:	9301      	str	r3, [sp, #4]

	while(1) {
		vTaskDelayUntil(&wakeTime, period);
 80017b8:	2132      	movs	r1, #50	@ 0x32
 80017ba:	4668      	mov	r0, sp
 80017bc:	f001 fc82 	bl	80030c4 <vTaskDelayUntil>
		msg = (float) ((int)(msg + 1) %20) + 0.5;
 80017c0:	eddd 7a01 	vldr	s15, [sp, #4]
 80017c4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80017c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80017cc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017d0:	ee17 2a90 	vmov	r2, s15
 80017d4:	4910      	ldr	r1, [pc, #64]	@ (8001818 <senderTask+0xa0>)
 80017d6:	fb81 3102 	smull	r3, r1, r1, r2
 80017da:	17d3      	asrs	r3, r2, #31
 80017dc:	ebc3 03e1 	rsb	r3, r3, r1, asr #3
 80017e0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80017e4:	eba2 0383 	sub.w	r3, r2, r3, lsl #2
 80017e8:	ee07 3a90 	vmov	s15, r3
 80017ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017f0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80017f4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80017f8:	edcd 7a01 	vstr	s15, [sp, #4]
		xQueueSend(q, &msg, 0U);
 80017fc:	2300      	movs	r3, #0
 80017fe:	461a      	mov	r2, r3
 8001800:	a901      	add	r1, sp, #4
 8001802:	4804      	ldr	r0, [pc, #16]	@ (8001814 <senderTask+0x9c>)
 8001804:	6800      	ldr	r0, [r0, #0]
 8001806:	f7ff fd82 	bl	800130e <xQueueGenericSend>
	while(1) {
 800180a:	e7d5      	b.n	80017b8 <senderTask+0x40>
 800180c:	08004cac 	.word	0x08004cac
 8001810:	7fc00000 	.word	0x7fc00000
 8001814:	200045f4 	.word	0x200045f4
 8001818:	66666667 	.word	0x66666667

0800181c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800181c:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800181e:	4b0b      	ldr	r3, [pc, #44]	@ (800184c <HAL_Init+0x30>)
 8001820:	681a      	ldr	r2, [r3, #0]
 8001822:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001826:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001828:	681a      	ldr	r2, [r3, #0]
 800182a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800182e:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001830:	681a      	ldr	r2, [r3, #0]
 8001832:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001836:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001838:	2003      	movs	r0, #3
 800183a:	f000 f84f 	bl	80018dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800183e:	200f      	movs	r0, #15
 8001840:	f000 ff42 	bl	80026c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001844:	f000 f970 	bl	8001b28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8001848:	2000      	movs	r0, #0
 800184a:	bd08      	pop	{r3, pc}
 800184c:	40023c00 	.word	0x40023c00

08001850 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001850:	4a03      	ldr	r2, [pc, #12]	@ (8001860 <HAL_IncTick+0x10>)
 8001852:	6811      	ldr	r1, [r2, #0]
 8001854:	4b03      	ldr	r3, [pc, #12]	@ (8001864 <HAL_IncTick+0x14>)
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	440b      	add	r3, r1
 800185a:	6013      	str	r3, [r2, #0]
}
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop
 8001860:	20004690 	.word	0x20004690
 8001864:	20000004 	.word	0x20000004

08001868 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001868:	4b01      	ldr	r3, [pc, #4]	@ (8001870 <HAL_GetTick+0x8>)
 800186a:	6818      	ldr	r0, [r3, #0]
}
 800186c:	4770      	bx	lr
 800186e:	bf00      	nop
 8001870:	20004690 	.word	0x20004690

08001874 <__NVIC_SetPriority>:
  if ((int32_t)(IRQn) >= 0)
 8001874:	2800      	cmp	r0, #0
 8001876:	db08      	blt.n	800188a <__NVIC_SetPriority+0x16>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001878:	0109      	lsls	r1, r1, #4
 800187a:	b2c9      	uxtb	r1, r1
 800187c:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8001880:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8001884:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 8001888:	4770      	bx	lr
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800188a:	f000 000f 	and.w	r0, r0, #15
 800188e:	0109      	lsls	r1, r1, #4
 8001890:	b2c9      	uxtb	r1, r1
 8001892:	4b01      	ldr	r3, [pc, #4]	@ (8001898 <__NVIC_SetPriority+0x24>)
 8001894:	5419      	strb	r1, [r3, r0]
  }
}
 8001896:	4770      	bx	lr
 8001898:	e000ed14 	.word	0xe000ed14

0800189c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800189c:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800189e:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018a2:	f1c0 0c07 	rsb	ip, r0, #7
 80018a6:	f1bc 0f04 	cmp.w	ip, #4
 80018aa:	bf28      	it	cs
 80018ac:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018b0:	1d03      	adds	r3, r0, #4
 80018b2:	2b06      	cmp	r3, #6
 80018b4:	d90f      	bls.n	80018d6 <NVIC_EncodePriority+0x3a>
 80018b6:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018b8:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 80018bc:	fa0e f00c 	lsl.w	r0, lr, ip
 80018c0:	ea21 0100 	bic.w	r1, r1, r0
 80018c4:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018c6:	fa0e fe03 	lsl.w	lr, lr, r3
 80018ca:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 80018ce:	ea41 0002 	orr.w	r0, r1, r2
 80018d2:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018d6:	2300      	movs	r3, #0
 80018d8:	e7ee      	b.n	80018b8 <NVIC_EncodePriority+0x1c>
	...

080018dc <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018dc:	4a07      	ldr	r2, [pc, #28]	@ (80018fc <HAL_NVIC_SetPriorityGrouping+0x20>)
 80018de:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018e0:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80018e4:	041b      	lsls	r3, r3, #16
 80018e6:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018e8:	0200      	lsls	r0, r0, #8
 80018ea:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018ee:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 80018f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80018f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 80018f8:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80018fa:	4770      	bx	lr
 80018fc:	e000ed00 	.word	0xe000ed00

08001900 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001900:	b510      	push	{r4, lr}
 8001902:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001904:	4b05      	ldr	r3, [pc, #20]	@ (800191c <HAL_NVIC_SetPriority+0x1c>)
 8001906:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001908:	f3c0 2002 	ubfx	r0, r0, #8, #3
 800190c:	f7ff ffc6 	bl	800189c <NVIC_EncodePriority>
 8001910:	4601      	mov	r1, r0
 8001912:	4620      	mov	r0, r4
 8001914:	f7ff ffae 	bl	8001874 <__NVIC_SetPriority>
}
 8001918:	bd10      	pop	{r4, pc}
 800191a:	bf00      	nop
 800191c:	e000ed00 	.word	0xe000ed00

08001920 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001920:	2800      	cmp	r0, #0
 8001922:	db07      	blt.n	8001934 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001924:	f000 021f 	and.w	r2, r0, #31
 8001928:	0940      	lsrs	r0, r0, #5
 800192a:	2301      	movs	r3, #1
 800192c:	4093      	lsls	r3, r2
 800192e:	4a02      	ldr	r2, [pc, #8]	@ (8001938 <HAL_NVIC_EnableIRQ+0x18>)
 8001930:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001934:	4770      	bx	lr
 8001936:	bf00      	nop
 8001938:	e000e100 	.word	0xe000e100

0800193c <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800193c:	2300      	movs	r3, #0
 800193e:	2b0f      	cmp	r3, #15
 8001940:	f200 80e3 	bhi.w	8001b0a <HAL_GPIO_Init+0x1ce>
{
 8001944:	b570      	push	{r4, r5, r6, lr}
 8001946:	b082      	sub	sp, #8
 8001948:	e065      	b.n	8001a16 <HAL_GPIO_Init+0xda>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800194a:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800194c:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8001950:	2403      	movs	r4, #3
 8001952:	fa04 f40e 	lsl.w	r4, r4, lr
 8001956:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 800195a:	68cc      	ldr	r4, [r1, #12]
 800195c:	fa04 f40e 	lsl.w	r4, r4, lr
 8001960:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8001962:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001964:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001966:	ea24 0402 	bic.w	r4, r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800196a:	684a      	ldr	r2, [r1, #4]
 800196c:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8001970:	409a      	lsls	r2, r3
 8001972:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 8001974:	6042      	str	r2, [r0, #4]
 8001976:	e05c      	b.n	8001a32 <HAL_GPIO_Init+0xf6>
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001978:	08dc      	lsrs	r4, r3, #3
 800197a:	3408      	adds	r4, #8
 800197c:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001980:	f003 0507 	and.w	r5, r3, #7
 8001984:	00ad      	lsls	r5, r5, #2
 8001986:	f04f 0e0f 	mov.w	lr, #15
 800198a:	fa0e fe05 	lsl.w	lr, lr, r5
 800198e:	ea22 0e0e 	bic.w	lr, r2, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001992:	690a      	ldr	r2, [r1, #16]
 8001994:	40aa      	lsls	r2, r5
 8001996:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3U] = temp;
 800199a:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 800199e:	e05c      	b.n	8001a5a <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80019a0:	2206      	movs	r2, #6
 80019a2:	e000      	b.n	80019a6 <HAL_GPIO_Init+0x6a>
 80019a4:	2200      	movs	r2, #0
 80019a6:	fa02 f20e 	lsl.w	r2, r2, lr
 80019aa:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 80019ac:	3402      	adds	r4, #2
 80019ae:	4d57      	ldr	r5, [pc, #348]	@ (8001b0c <HAL_GPIO_Init+0x1d0>)
 80019b0:	f845 2024 	str.w	r2, [r5, r4, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80019b4:	4a56      	ldr	r2, [pc, #344]	@ (8001b10 <HAL_GPIO_Init+0x1d4>)
 80019b6:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 80019b8:	ea6f 020c 	mvn.w	r2, ip
 80019bc:	ea24 050c 	bic.w	r5, r4, ip
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80019c0:	684e      	ldr	r6, [r1, #4]
 80019c2:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
 80019c6:	d001      	beq.n	80019cc <HAL_GPIO_Init+0x90>
        {
          temp |= iocurrent;
 80019c8:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->RTSR = temp;
 80019cc:	4c50      	ldr	r4, [pc, #320]	@ (8001b10 <HAL_GPIO_Init+0x1d4>)
 80019ce:	60a5      	str	r5, [r4, #8]

        temp = EXTI->FTSR;
 80019d0:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 80019d2:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80019d6:	684e      	ldr	r6, [r1, #4]
 80019d8:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
 80019dc:	d001      	beq.n	80019e2 <HAL_GPIO_Init+0xa6>
        {
          temp |= iocurrent;
 80019de:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->FTSR = temp;
 80019e2:	4c4b      	ldr	r4, [pc, #300]	@ (8001b10 <HAL_GPIO_Init+0x1d4>)
 80019e4:	60e5      	str	r5, [r4, #12]

        temp = EXTI->EMR;
 80019e6:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 80019e8:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80019ec:	684e      	ldr	r6, [r1, #4]
 80019ee:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
 80019f2:	d001      	beq.n	80019f8 <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 80019f4:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->EMR = temp;
 80019f8:	4c45      	ldr	r4, [pc, #276]	@ (8001b10 <HAL_GPIO_Init+0x1d4>)
 80019fa:	6065      	str	r5, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80019fc:	6824      	ldr	r4, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 80019fe:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a00:	684d      	ldr	r5, [r1, #4]
 8001a02:	f415 3f80 	tst.w	r5, #65536	@ 0x10000
 8001a06:	d001      	beq.n	8001a0c <HAL_GPIO_Init+0xd0>
        {
          temp |= iocurrent;
 8001a08:	ea4c 0204 	orr.w	r2, ip, r4
        }
        EXTI->IMR = temp;
 8001a0c:	4c40      	ldr	r4, [pc, #256]	@ (8001b10 <HAL_GPIO_Init+0x1d4>)
 8001a0e:	6022      	str	r2, [r4, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a10:	3301      	adds	r3, #1
 8001a12:	2b0f      	cmp	r3, #15
 8001a14:	d877      	bhi.n	8001b06 <HAL_GPIO_Init+0x1ca>
    ioposition = 0x01U << position;
 8001a16:	2201      	movs	r2, #1
 8001a18:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a1a:	680c      	ldr	r4, [r1, #0]
 8001a1c:	ea04 0c02 	and.w	ip, r4, r2
    if(iocurrent == ioposition)
 8001a20:	ea32 0404 	bics.w	r4, r2, r4
 8001a24:	d1f4      	bne.n	8001a10 <HAL_GPIO_Init+0xd4>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a26:	684c      	ldr	r4, [r1, #4]
 8001a28:	f004 0403 	and.w	r4, r4, #3
 8001a2c:	3c01      	subs	r4, #1
 8001a2e:	2c01      	cmp	r4, #1
 8001a30:	d98b      	bls.n	800194a <HAL_GPIO_Init+0xe>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a32:	684a      	ldr	r2, [r1, #4]
 8001a34:	f002 0203 	and.w	r2, r2, #3
 8001a38:	2a03      	cmp	r2, #3
 8001a3a:	d009      	beq.n	8001a50 <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 8001a3c:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a3e:	005d      	lsls	r5, r3, #1
 8001a40:	2203      	movs	r2, #3
 8001a42:	40aa      	lsls	r2, r5
 8001a44:	ea24 0402 	bic.w	r4, r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a48:	688a      	ldr	r2, [r1, #8]
 8001a4a:	40aa      	lsls	r2, r5
 8001a4c:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 8001a4e:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a50:	684a      	ldr	r2, [r1, #4]
 8001a52:	f002 0203 	and.w	r2, r2, #3
 8001a56:	2a02      	cmp	r2, #2
 8001a58:	d08e      	beq.n	8001978 <HAL_GPIO_Init+0x3c>
      temp = GPIOx->MODER;
 8001a5a:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a5c:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8001a60:	2203      	movs	r2, #3
 8001a62:	fa02 f20e 	lsl.w	r2, r2, lr
 8001a66:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a6a:	684a      	ldr	r2, [r1, #4]
 8001a6c:	f002 0203 	and.w	r2, r2, #3
 8001a70:	fa02 f20e 	lsl.w	r2, r2, lr
 8001a74:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 8001a76:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001a78:	684a      	ldr	r2, [r1, #4]
 8001a7a:	f412 3f40 	tst.w	r2, #196608	@ 0x30000
 8001a7e:	d0c7      	beq.n	8001a10 <HAL_GPIO_Init+0xd4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a80:	2200      	movs	r2, #0
 8001a82:	9201      	str	r2, [sp, #4]
 8001a84:	4a23      	ldr	r2, [pc, #140]	@ (8001b14 <HAL_GPIO_Init+0x1d8>)
 8001a86:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 8001a88:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 8001a8c:	6454      	str	r4, [r2, #68]	@ 0x44
 8001a8e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001a90:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8001a94:	9201      	str	r2, [sp, #4]
 8001a96:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8001a98:	089c      	lsrs	r4, r3, #2
 8001a9a:	1ca5      	adds	r5, r4, #2
 8001a9c:	4a1b      	ldr	r2, [pc, #108]	@ (8001b0c <HAL_GPIO_Init+0x1d0>)
 8001a9e:	f852 5025 	ldr.w	r5, [r2, r5, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001aa2:	f003 0e03 	and.w	lr, r3, #3
 8001aa6:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8001aaa:	220f      	movs	r2, #15
 8001aac:	fa02 f20e 	lsl.w	r2, r2, lr
 8001ab0:	ea25 0502 	bic.w	r5, r5, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ab4:	4a18      	ldr	r2, [pc, #96]	@ (8001b18 <HAL_GPIO_Init+0x1dc>)
 8001ab6:	4290      	cmp	r0, r2
 8001ab8:	f43f af74 	beq.w	80019a4 <HAL_GPIO_Init+0x68>
 8001abc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001ac0:	4290      	cmp	r0, r2
 8001ac2:	d016      	beq.n	8001af2 <HAL_GPIO_Init+0x1b6>
 8001ac4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001ac8:	4290      	cmp	r0, r2
 8001aca:	d014      	beq.n	8001af6 <HAL_GPIO_Init+0x1ba>
 8001acc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001ad0:	4290      	cmp	r0, r2
 8001ad2:	d012      	beq.n	8001afa <HAL_GPIO_Init+0x1be>
 8001ad4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001ad8:	4290      	cmp	r0, r2
 8001ada:	d010      	beq.n	8001afe <HAL_GPIO_Init+0x1c2>
 8001adc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001ae0:	4290      	cmp	r0, r2
 8001ae2:	d00e      	beq.n	8001b02 <HAL_GPIO_Init+0x1c6>
 8001ae4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001ae8:	4290      	cmp	r0, r2
 8001aea:	f43f af59 	beq.w	80019a0 <HAL_GPIO_Init+0x64>
 8001aee:	2207      	movs	r2, #7
 8001af0:	e759      	b.n	80019a6 <HAL_GPIO_Init+0x6a>
 8001af2:	2201      	movs	r2, #1
 8001af4:	e757      	b.n	80019a6 <HAL_GPIO_Init+0x6a>
 8001af6:	2202      	movs	r2, #2
 8001af8:	e755      	b.n	80019a6 <HAL_GPIO_Init+0x6a>
 8001afa:	2203      	movs	r2, #3
 8001afc:	e753      	b.n	80019a6 <HAL_GPIO_Init+0x6a>
 8001afe:	2204      	movs	r2, #4
 8001b00:	e751      	b.n	80019a6 <HAL_GPIO_Init+0x6a>
 8001b02:	2205      	movs	r2, #5
 8001b04:	e74f      	b.n	80019a6 <HAL_GPIO_Init+0x6a>
      }
    }
  }
}
 8001b06:	b002      	add	sp, #8
 8001b08:	bd70      	pop	{r4, r5, r6, pc}
 8001b0a:	4770      	bx	lr
 8001b0c:	40013800 	.word	0x40013800
 8001b10:	40013c00 	.word	0x40013c00
 8001b14:	40023800 	.word	0x40023800
 8001b18:	40020000 	.word	0x40020000

08001b1c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b1c:	b10a      	cbz	r2, 8001b22 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b1e:	6181      	str	r1, [r0, #24]
 8001b20:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001b22:	0409      	lsls	r1, r1, #16
 8001b24:	6181      	str	r1, [r0, #24]
  }
}
 8001b26:	4770      	bx	lr

08001b28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b28:	b500      	push	{lr}
 8001b2a:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	9200      	str	r2, [sp, #0]
 8001b30:	4b0d      	ldr	r3, [pc, #52]	@ (8001b68 <HAL_MspInit+0x40>)
 8001b32:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001b34:	f441 4180 	orr.w	r1, r1, #16384	@ 0x4000
 8001b38:	6459      	str	r1, [r3, #68]	@ 0x44
 8001b3a:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001b3c:	f401 4180 	and.w	r1, r1, #16384	@ 0x4000
 8001b40:	9100      	str	r1, [sp, #0]
 8001b42:	9900      	ldr	r1, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b44:	9201      	str	r2, [sp, #4]
 8001b46:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8001b48:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8001b4c:	6419      	str	r1, [r3, #64]	@ 0x40
 8001b4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b54:	9301      	str	r3, [sp, #4]
 8001b56:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001b58:	210f      	movs	r1, #15
 8001b5a:	f06f 0001 	mvn.w	r0, #1
 8001b5e:	f7ff fecf 	bl	8001900 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b62:	b003      	add	sp, #12
 8001b64:	f85d fb04 	ldr.w	pc, [sp], #4
 8001b68:	40023800 	.word	0x40023800

08001b6c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b6c:	b500      	push	{lr}
 8001b6e:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b70:	2300      	movs	r3, #0
 8001b72:	9303      	str	r3, [sp, #12]
 8001b74:	9304      	str	r3, [sp, #16]
 8001b76:	9305      	str	r3, [sp, #20]
 8001b78:	9306      	str	r3, [sp, #24]
 8001b7a:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART2)
 8001b7c:	6802      	ldr	r2, [r0, #0]
 8001b7e:	4b15      	ldr	r3, [pc, #84]	@ (8001bd4 <HAL_UART_MspInit+0x68>)
 8001b80:	429a      	cmp	r2, r3
 8001b82:	d002      	beq.n	8001b8a <HAL_UART_MspInit+0x1e>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001b84:	b009      	add	sp, #36	@ 0x24
 8001b86:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b8a:	2100      	movs	r1, #0
 8001b8c:	9101      	str	r1, [sp, #4]
 8001b8e:	f503 33fa 	add.w	r3, r3, #128000	@ 0x1f400
 8001b92:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001b94:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8001b98:	641a      	str	r2, [r3, #64]	@ 0x40
 8001b9a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001b9c:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 8001ba0:	9201      	str	r2, [sp, #4]
 8001ba2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ba4:	9102      	str	r1, [sp, #8]
 8001ba6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001ba8:	f042 0201 	orr.w	r2, r2, #1
 8001bac:	631a      	str	r2, [r3, #48]	@ 0x30
 8001bae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bb0:	f003 0301 	and.w	r3, r3, #1
 8001bb4:	9302      	str	r3, [sp, #8]
 8001bb6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001bb8:	230c      	movs	r3, #12
 8001bba:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bbc:	2302      	movs	r3, #2
 8001bbe:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bc0:	2303      	movs	r3, #3
 8001bc2:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001bc4:	2307      	movs	r3, #7
 8001bc6:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bc8:	a903      	add	r1, sp, #12
 8001bca:	4803      	ldr	r0, [pc, #12]	@ (8001bd8 <HAL_UART_MspInit+0x6c>)
 8001bcc:	f7ff feb6 	bl	800193c <HAL_GPIO_Init>
}
 8001bd0:	e7d8      	b.n	8001b84 <HAL_UART_MspInit+0x18>
 8001bd2:	bf00      	nop
 8001bd4:	40004400 	.word	0x40004400
 8001bd8:	40020000 	.word	0x40020000

08001bdc <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001bdc:	2800      	cmp	r0, #0
 8001bde:	f000 809b 	beq.w	8001d18 <HAL_RCC_ClockConfig+0x13c>
{
 8001be2:	b570      	push	{r4, r5, r6, lr}
 8001be4:	460d      	mov	r5, r1
 8001be6:	4604      	mov	r4, r0
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001be8:	4b4f      	ldr	r3, [pc, #316]	@ (8001d28 <HAL_RCC_ClockConfig+0x14c>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f003 030f 	and.w	r3, r3, #15
 8001bf0:	428b      	cmp	r3, r1
 8001bf2:	d208      	bcs.n	8001c06 <HAL_RCC_ClockConfig+0x2a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bf4:	b2cb      	uxtb	r3, r1
 8001bf6:	4a4c      	ldr	r2, [pc, #304]	@ (8001d28 <HAL_RCC_ClockConfig+0x14c>)
 8001bf8:	7013      	strb	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bfa:	6813      	ldr	r3, [r2, #0]
 8001bfc:	f003 030f 	and.w	r3, r3, #15
 8001c00:	428b      	cmp	r3, r1
 8001c02:	f040 808b 	bne.w	8001d1c <HAL_RCC_ClockConfig+0x140>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c06:	6823      	ldr	r3, [r4, #0]
 8001c08:	f013 0f02 	tst.w	r3, #2
 8001c0c:	d017      	beq.n	8001c3e <HAL_RCC_ClockConfig+0x62>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c0e:	f013 0f04 	tst.w	r3, #4
 8001c12:	d004      	beq.n	8001c1e <HAL_RCC_ClockConfig+0x42>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c14:	4a45      	ldr	r2, [pc, #276]	@ (8001d2c <HAL_RCC_ClockConfig+0x150>)
 8001c16:	6893      	ldr	r3, [r2, #8]
 8001c18:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001c1c:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c1e:	6823      	ldr	r3, [r4, #0]
 8001c20:	f013 0f08 	tst.w	r3, #8
 8001c24:	d004      	beq.n	8001c30 <HAL_RCC_ClockConfig+0x54>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c26:	4a41      	ldr	r2, [pc, #260]	@ (8001d2c <HAL_RCC_ClockConfig+0x150>)
 8001c28:	6893      	ldr	r3, [r2, #8]
 8001c2a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001c2e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c30:	4a3e      	ldr	r2, [pc, #248]	@ (8001d2c <HAL_RCC_ClockConfig+0x150>)
 8001c32:	6893      	ldr	r3, [r2, #8]
 8001c34:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001c38:	68a1      	ldr	r1, [r4, #8]
 8001c3a:	430b      	orrs	r3, r1
 8001c3c:	6093      	str	r3, [r2, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c3e:	6823      	ldr	r3, [r4, #0]
 8001c40:	f013 0f01 	tst.w	r3, #1
 8001c44:	d032      	beq.n	8001cac <HAL_RCC_ClockConfig+0xd0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c46:	6863      	ldr	r3, [r4, #4]
 8001c48:	2b01      	cmp	r3, #1
 8001c4a:	d021      	beq.n	8001c90 <HAL_RCC_ClockConfig+0xb4>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c4c:	1e9a      	subs	r2, r3, #2
 8001c4e:	2a01      	cmp	r2, #1
 8001c50:	d925      	bls.n	8001c9e <HAL_RCC_ClockConfig+0xc2>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c52:	4a36      	ldr	r2, [pc, #216]	@ (8001d2c <HAL_RCC_ClockConfig+0x150>)
 8001c54:	6812      	ldr	r2, [r2, #0]
 8001c56:	f012 0f02 	tst.w	r2, #2
 8001c5a:	d061      	beq.n	8001d20 <HAL_RCC_ClockConfig+0x144>
      {
        return HAL_ERROR;
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c5c:	4933      	ldr	r1, [pc, #204]	@ (8001d2c <HAL_RCC_ClockConfig+0x150>)
 8001c5e:	688a      	ldr	r2, [r1, #8]
 8001c60:	f022 0203 	bic.w	r2, r2, #3
 8001c64:	4313      	orrs	r3, r2
 8001c66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c68:	f7ff fdfe 	bl	8001868 <HAL_GetTick>
 8001c6c:	4606      	mov	r6, r0

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c6e:	4b2f      	ldr	r3, [pc, #188]	@ (8001d2c <HAL_RCC_ClockConfig+0x150>)
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	f003 030c 	and.w	r3, r3, #12
 8001c76:	6862      	ldr	r2, [r4, #4]
 8001c78:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001c7c:	d016      	beq.n	8001cac <HAL_RCC_ClockConfig+0xd0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c7e:	f7ff fdf3 	bl	8001868 <HAL_GetTick>
 8001c82:	1b80      	subs	r0, r0, r6
 8001c84:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001c88:	4298      	cmp	r0, r3
 8001c8a:	d9f0      	bls.n	8001c6e <HAL_RCC_ClockConfig+0x92>
      {
        return HAL_TIMEOUT;
 8001c8c:	2003      	movs	r0, #3
 8001c8e:	e042      	b.n	8001d16 <HAL_RCC_ClockConfig+0x13a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c90:	4a26      	ldr	r2, [pc, #152]	@ (8001d2c <HAL_RCC_ClockConfig+0x150>)
 8001c92:	6812      	ldr	r2, [r2, #0]
 8001c94:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8001c98:	d1e0      	bne.n	8001c5c <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 8001c9a:	2001      	movs	r0, #1
 8001c9c:	e03b      	b.n	8001d16 <HAL_RCC_ClockConfig+0x13a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c9e:	4a23      	ldr	r2, [pc, #140]	@ (8001d2c <HAL_RCC_ClockConfig+0x150>)
 8001ca0:	6812      	ldr	r2, [r2, #0]
 8001ca2:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8001ca6:	d1d9      	bne.n	8001c5c <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 8001ca8:	2001      	movs	r0, #1
 8001caa:	e034      	b.n	8001d16 <HAL_RCC_ClockConfig+0x13a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001cac:	4b1e      	ldr	r3, [pc, #120]	@ (8001d28 <HAL_RCC_ClockConfig+0x14c>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f003 030f 	and.w	r3, r3, #15
 8001cb4:	42ab      	cmp	r3, r5
 8001cb6:	d907      	bls.n	8001cc8 <HAL_RCC_ClockConfig+0xec>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cb8:	b2ea      	uxtb	r2, r5
 8001cba:	4b1b      	ldr	r3, [pc, #108]	@ (8001d28 <HAL_RCC_ClockConfig+0x14c>)
 8001cbc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f003 030f 	and.w	r3, r3, #15
 8001cc4:	42ab      	cmp	r3, r5
 8001cc6:	d12d      	bne.n	8001d24 <HAL_RCC_ClockConfig+0x148>
      return HAL_ERROR;
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cc8:	6823      	ldr	r3, [r4, #0]
 8001cca:	f013 0f04 	tst.w	r3, #4
 8001cce:	d006      	beq.n	8001cde <HAL_RCC_ClockConfig+0x102>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001cd0:	4a16      	ldr	r2, [pc, #88]	@ (8001d2c <HAL_RCC_ClockConfig+0x150>)
 8001cd2:	6893      	ldr	r3, [r2, #8]
 8001cd4:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 8001cd8:	68e1      	ldr	r1, [r4, #12]
 8001cda:	430b      	orrs	r3, r1
 8001cdc:	6093      	str	r3, [r2, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cde:	6823      	ldr	r3, [r4, #0]
 8001ce0:	f013 0f08 	tst.w	r3, #8
 8001ce4:	d007      	beq.n	8001cf6 <HAL_RCC_ClockConfig+0x11a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ce6:	4a11      	ldr	r2, [pc, #68]	@ (8001d2c <HAL_RCC_ClockConfig+0x150>)
 8001ce8:	6893      	ldr	r3, [r2, #8]
 8001cea:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8001cee:	6921      	ldr	r1, [r4, #16]
 8001cf0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001cf4:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001cf6:	f000 f865 	bl	8001dc4 <HAL_RCC_GetSysClockFreq>
 8001cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8001d2c <HAL_RCC_ClockConfig+0x150>)
 8001cfc:	689b      	ldr	r3, [r3, #8]
 8001cfe:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001d02:	4a0b      	ldr	r2, [pc, #44]	@ (8001d30 <HAL_RCC_ClockConfig+0x154>)
 8001d04:	5cd3      	ldrb	r3, [r2, r3]
 8001d06:	40d8      	lsrs	r0, r3
 8001d08:	4b0a      	ldr	r3, [pc, #40]	@ (8001d34 <HAL_RCC_ClockConfig+0x158>)
 8001d0a:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001d0c:	4b0a      	ldr	r3, [pc, #40]	@ (8001d38 <HAL_RCC_ClockConfig+0x15c>)
 8001d0e:	6818      	ldr	r0, [r3, #0]
 8001d10:	f000 fcda 	bl	80026c8 <HAL_InitTick>

  return HAL_OK;
 8001d14:	2000      	movs	r0, #0
}
 8001d16:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8001d18:	2001      	movs	r0, #1
}
 8001d1a:	4770      	bx	lr
      return HAL_ERROR;
 8001d1c:	2001      	movs	r0, #1
 8001d1e:	e7fa      	b.n	8001d16 <HAL_RCC_ClockConfig+0x13a>
        return HAL_ERROR;
 8001d20:	2001      	movs	r0, #1
 8001d22:	e7f8      	b.n	8001d16 <HAL_RCC_ClockConfig+0x13a>
      return HAL_ERROR;
 8001d24:	2001      	movs	r0, #1
 8001d26:	e7f6      	b.n	8001d16 <HAL_RCC_ClockConfig+0x13a>
 8001d28:	40023c00 	.word	0x40023c00
 8001d2c:	40023800 	.word	0x40023800
 8001d30:	08004d4c 	.word	0x08004d4c
 8001d34:	2000000c 	.word	0x2000000c
 8001d38:	20000008 	.word	0x20000008

08001d3c <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001d3c:	4b01      	ldr	r3, [pc, #4]	@ (8001d44 <HAL_RCC_GetHCLKFreq+0x8>)
 8001d3e:	6818      	ldr	r0, [r3, #0]
 8001d40:	4770      	bx	lr
 8001d42:	bf00      	nop
 8001d44:	2000000c 	.word	0x2000000c

08001d48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d48:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001d4a:	f7ff fff7 	bl	8001d3c <HAL_RCC_GetHCLKFreq>
 8001d4e:	4b04      	ldr	r3, [pc, #16]	@ (8001d60 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001d50:	689b      	ldr	r3, [r3, #8]
 8001d52:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001d56:	4a03      	ldr	r2, [pc, #12]	@ (8001d64 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001d58:	5cd3      	ldrb	r3, [r2, r3]
}
 8001d5a:	40d8      	lsrs	r0, r3
 8001d5c:	bd08      	pop	{r3, pc}
 8001d5e:	bf00      	nop
 8001d60:	40023800 	.word	0x40023800
 8001d64:	08004d44 	.word	0x08004d44

08001d68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d68:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001d6a:	f7ff ffe7 	bl	8001d3c <HAL_RCC_GetHCLKFreq>
 8001d6e:	4b04      	ldr	r3, [pc, #16]	@ (8001d80 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001d76:	4a03      	ldr	r2, [pc, #12]	@ (8001d84 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001d78:	5cd3      	ldrb	r3, [r2, r3]
}
 8001d7a:	40d8      	lsrs	r0, r3
 8001d7c:	bd08      	pop	{r3, pc}
 8001d7e:	bf00      	nop
 8001d80:	40023800 	.word	0x40023800
 8001d84:	08004d44 	.word	0x08004d44

08001d88 <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001d88:	230f      	movs	r3, #15
 8001d8a:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001d8c:	4b0b      	ldr	r3, [pc, #44]	@ (8001dbc <HAL_RCC_GetClockConfig+0x34>)
 8001d8e:	689a      	ldr	r2, [r3, #8]
 8001d90:	f002 0203 	and.w	r2, r2, #3
 8001d94:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001d96:	689a      	ldr	r2, [r3, #8]
 8001d98:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 8001d9c:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001d9e:	689a      	ldr	r2, [r3, #8]
 8001da0:	f402 52e0 	and.w	r2, r2, #7168	@ 0x1c00
 8001da4:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001da6:	689b      	ldr	r3, [r3, #8]
 8001da8:	08db      	lsrs	r3, r3, #3
 8001daa:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8001dae:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001db0:	4b03      	ldr	r3, [pc, #12]	@ (8001dc0 <HAL_RCC_GetClockConfig+0x38>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f003 030f 	and.w	r3, r3, #15
 8001db8:	600b      	str	r3, [r1, #0]
}
 8001dba:	4770      	bx	lr
 8001dbc:	40023800 	.word	0x40023800
 8001dc0:	40023c00 	.word	0x40023c00

08001dc4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001dc4:	b508      	push	{r3, lr}
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001dc6:	4b60      	ldr	r3, [pc, #384]	@ (8001f48 <HAL_RCC_GetSysClockFreq+0x184>)
 8001dc8:	689b      	ldr	r3, [r3, #8]
 8001dca:	f003 030c 	and.w	r3, r3, #12
 8001dce:	2b08      	cmp	r3, #8
 8001dd0:	d006      	beq.n	8001de0 <HAL_RCC_GetSysClockFreq+0x1c>
 8001dd2:	2b0c      	cmp	r3, #12
 8001dd4:	d05e      	beq.n	8001e94 <HAL_RCC_GetSysClockFreq+0xd0>
 8001dd6:	2b04      	cmp	r3, #4
 8001dd8:	f040 80b4 	bne.w	8001f44 <HAL_RCC_GetSysClockFreq+0x180>
      sysclockfreq = HSI_VALUE;
       break;
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001ddc:	485b      	ldr	r0, [pc, #364]	@ (8001f4c <HAL_RCC_GetSysClockFreq+0x188>)
 8001dde:	e033      	b.n	8001e48 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001de0:	4b59      	ldr	r3, [pc, #356]	@ (8001f48 <HAL_RCC_GetSysClockFreq+0x184>)
 8001de2:	685a      	ldr	r2, [r3, #4]
 8001de4:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8001dee:	d02c      	beq.n	8001e4a <HAL_RCC_GetSysClockFreq+0x86>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001df0:	4b55      	ldr	r3, [pc, #340]	@ (8001f48 <HAL_RCC_GetSysClockFreq+0x184>)
 8001df2:	6858      	ldr	r0, [r3, #4]
 8001df4:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8001df8:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8001dfc:	ebbc 0c00 	subs.w	ip, ip, r0
 8001e00:	eb6e 0e0e 	sbc.w	lr, lr, lr
 8001e04:	ea4f 138e 	mov.w	r3, lr, lsl #6
 8001e08:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 8001e0c:	ea4f 118c 	mov.w	r1, ip, lsl #6
 8001e10:	ebb1 010c 	subs.w	r1, r1, ip
 8001e14:	eb63 030e 	sbc.w	r3, r3, lr
 8001e18:	00db      	lsls	r3, r3, #3
 8001e1a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001e1e:	00c9      	lsls	r1, r1, #3
 8001e20:	eb11 0c00 	adds.w	ip, r1, r0
 8001e24:	f143 0300 	adc.w	r3, r3, #0
 8001e28:	0259      	lsls	r1, r3, #9
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	ea4f 204c 	mov.w	r0, ip, lsl #9
 8001e30:	ea41 51dc 	orr.w	r1, r1, ip, lsr #23
 8001e34:	f7fe fbd8 	bl	80005e8 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001e38:	4b43      	ldr	r3, [pc, #268]	@ (8001f48 <HAL_RCC_GetSysClockFreq+0x184>)
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001e40:	3301      	adds	r3, #1
 8001e42:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8001e44:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001e48:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e4a:	4b3f      	ldr	r3, [pc, #252]	@ (8001f48 <HAL_RCC_GetSysClockFreq+0x184>)
 8001e4c:	6858      	ldr	r0, [r3, #4]
 8001e4e:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8001e52:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8001e56:	ebbc 0c00 	subs.w	ip, ip, r0
 8001e5a:	eb6e 0e0e 	sbc.w	lr, lr, lr
 8001e5e:	ea4f 138e 	mov.w	r3, lr, lsl #6
 8001e62:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 8001e66:	ea4f 118c 	mov.w	r1, ip, lsl #6
 8001e6a:	ebb1 010c 	subs.w	r1, r1, ip
 8001e6e:	eb63 030e 	sbc.w	r3, r3, lr
 8001e72:	00db      	lsls	r3, r3, #3
 8001e74:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001e78:	00c9      	lsls	r1, r1, #3
 8001e7a:	eb11 0c00 	adds.w	ip, r1, r0
 8001e7e:	f143 0300 	adc.w	r3, r3, #0
 8001e82:	0299      	lsls	r1, r3, #10
 8001e84:	2300      	movs	r3, #0
 8001e86:	ea4f 208c 	mov.w	r0, ip, lsl #10
 8001e8a:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 8001e8e:	f7fe fbab 	bl	80005e8 <__aeabi_uldivmod>
 8001e92:	e7d1      	b.n	8001e38 <HAL_RCC_GetSysClockFreq+0x74>
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001e94:	4b2c      	ldr	r3, [pc, #176]	@ (8001f48 <HAL_RCC_GetSysClockFreq+0x184>)
 8001e96:	685a      	ldr	r2, [r3, #4]
 8001e98:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8001ea2:	d02a      	beq.n	8001efa <HAL_RCC_GetSysClockFreq+0x136>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ea4:	4b28      	ldr	r3, [pc, #160]	@ (8001f48 <HAL_RCC_GetSysClockFreq+0x184>)
 8001ea6:	6858      	ldr	r0, [r3, #4]
 8001ea8:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8001eac:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8001eb0:	ebbc 0c00 	subs.w	ip, ip, r0
 8001eb4:	eb6e 0e0e 	sbc.w	lr, lr, lr
 8001eb8:	ea4f 138e 	mov.w	r3, lr, lsl #6
 8001ebc:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 8001ec0:	ea4f 118c 	mov.w	r1, ip, lsl #6
 8001ec4:	ebb1 010c 	subs.w	r1, r1, ip
 8001ec8:	eb63 030e 	sbc.w	r3, r3, lr
 8001ecc:	00db      	lsls	r3, r3, #3
 8001ece:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001ed2:	00c9      	lsls	r1, r1, #3
 8001ed4:	eb11 0c00 	adds.w	ip, r1, r0
 8001ed8:	f143 0300 	adc.w	r3, r3, #0
 8001edc:	0259      	lsls	r1, r3, #9
 8001ede:	2300      	movs	r3, #0
 8001ee0:	ea4f 204c 	mov.w	r0, ip, lsl #9
 8001ee4:	ea41 51dc 	orr.w	r1, r1, ip, lsr #23
 8001ee8:	f7fe fb7e 	bl	80005e8 <__aeabi_uldivmod>
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001eec:	4b16      	ldr	r3, [pc, #88]	@ (8001f48 <HAL_RCC_GetSysClockFreq+0x184>)
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	f3c3 7302 	ubfx	r3, r3, #28, #3
      sysclockfreq = pllvco/pllr;
 8001ef4:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8001ef8:	e7a6      	b.n	8001e48 <HAL_RCC_GetSysClockFreq+0x84>
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001efa:	4b13      	ldr	r3, [pc, #76]	@ (8001f48 <HAL_RCC_GetSysClockFreq+0x184>)
 8001efc:	6858      	ldr	r0, [r3, #4]
 8001efe:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8001f02:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8001f06:	ebbc 0c00 	subs.w	ip, ip, r0
 8001f0a:	eb6e 0e0e 	sbc.w	lr, lr, lr
 8001f0e:	ea4f 138e 	mov.w	r3, lr, lsl #6
 8001f12:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 8001f16:	ea4f 118c 	mov.w	r1, ip, lsl #6
 8001f1a:	ebb1 010c 	subs.w	r1, r1, ip
 8001f1e:	eb63 030e 	sbc.w	r3, r3, lr
 8001f22:	00db      	lsls	r3, r3, #3
 8001f24:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001f28:	00c9      	lsls	r1, r1, #3
 8001f2a:	eb11 0c00 	adds.w	ip, r1, r0
 8001f2e:	f143 0300 	adc.w	r3, r3, #0
 8001f32:	0299      	lsls	r1, r3, #10
 8001f34:	2300      	movs	r3, #0
 8001f36:	ea4f 208c 	mov.w	r0, ip, lsl #10
 8001f3a:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 8001f3e:	f7fe fb53 	bl	80005e8 <__aeabi_uldivmod>
 8001f42:	e7d3      	b.n	8001eec <HAL_RCC_GetSysClockFreq+0x128>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001f44:	4802      	ldr	r0, [pc, #8]	@ (8001f50 <HAL_RCC_GetSysClockFreq+0x18c>)
  return sysclockfreq;
 8001f46:	e77f      	b.n	8001e48 <HAL_RCC_GetSysClockFreq+0x84>
 8001f48:	40023800 	.word	0x40023800
 8001f4c:	007a1200 	.word	0x007a1200
 8001f50:	00f42400 	.word	0x00f42400

08001f54 <HAL_RCC_OscConfig>:
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001f54:	2800      	cmp	r0, #0
 8001f56:	f000 8201 	beq.w	800235c <HAL_RCC_OscConfig+0x408>
{
 8001f5a:	b570      	push	{r4, r5, r6, lr}
 8001f5c:	b082      	sub	sp, #8
 8001f5e:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f60:	6803      	ldr	r3, [r0, #0]
 8001f62:	f013 0f01 	tst.w	r3, #1
 8001f66:	d041      	beq.n	8001fec <HAL_RCC_OscConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001f68:	4b99      	ldr	r3, [pc, #612]	@ (80021d0 <HAL_RCC_OscConfig+0x27c>)
 8001f6a:	689b      	ldr	r3, [r3, #8]
 8001f6c:	f003 030c 	and.w	r3, r3, #12
 8001f70:	2b04      	cmp	r3, #4
 8001f72:	d032      	beq.n	8001fda <HAL_RCC_OscConfig+0x86>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001f74:	4b96      	ldr	r3, [pc, #600]	@ (80021d0 <HAL_RCC_OscConfig+0x27c>)
 8001f76:	689b      	ldr	r3, [r3, #8]
 8001f78:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001f7c:	2b08      	cmp	r3, #8
 8001f7e:	d027      	beq.n	8001fd0 <HAL_RCC_OscConfig+0x7c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f80:	4b93      	ldr	r3, [pc, #588]	@ (80021d0 <HAL_RCC_OscConfig+0x27c>)
 8001f82:	689b      	ldr	r3, [r3, #8]
 8001f84:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001f88:	2b0c      	cmp	r3, #12
 8001f8a:	d059      	beq.n	8002040 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f8c:	6863      	ldr	r3, [r4, #4]
 8001f8e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f92:	d05b      	beq.n	800204c <HAL_RCC_OscConfig+0xf8>
 8001f94:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001f98:	d05e      	beq.n	8002058 <HAL_RCC_OscConfig+0x104>
 8001f9a:	4b8d      	ldr	r3, [pc, #564]	@ (80021d0 <HAL_RCC_OscConfig+0x27c>)
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001fa2:	601a      	str	r2, [r3, #0]
 8001fa4:	681a      	ldr	r2, [r3, #0]
 8001fa6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001faa:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001fac:	6863      	ldr	r3, [r4, #4]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d05c      	beq.n	800206c <HAL_RCC_OscConfig+0x118>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fb2:	f7ff fc59 	bl	8001868 <HAL_GetTick>
 8001fb6:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fb8:	4b85      	ldr	r3, [pc, #532]	@ (80021d0 <HAL_RCC_OscConfig+0x27c>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001fc0:	d114      	bne.n	8001fec <HAL_RCC_OscConfig+0x98>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001fc2:	f7ff fc51 	bl	8001868 <HAL_GetTick>
 8001fc6:	1b40      	subs	r0, r0, r5
 8001fc8:	2864      	cmp	r0, #100	@ 0x64
 8001fca:	d9f5      	bls.n	8001fb8 <HAL_RCC_OscConfig+0x64>
          {
            return HAL_TIMEOUT;
 8001fcc:	2003      	movs	r0, #3
 8001fce:	e1cc      	b.n	800236a <HAL_RCC_OscConfig+0x416>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001fd0:	4b7f      	ldr	r3, [pc, #508]	@ (80021d0 <HAL_RCC_OscConfig+0x27c>)
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8001fd8:	d0d2      	beq.n	8001f80 <HAL_RCC_OscConfig+0x2c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fda:	4b7d      	ldr	r3, [pc, #500]	@ (80021d0 <HAL_RCC_OscConfig+0x27c>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001fe2:	d003      	beq.n	8001fec <HAL_RCC_OscConfig+0x98>
 8001fe4:	6863      	ldr	r3, [r4, #4]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	f000 81ba 	beq.w	8002360 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fec:	6823      	ldr	r3, [r4, #0]
 8001fee:	f013 0f02 	tst.w	r3, #2
 8001ff2:	d060      	beq.n	80020b6 <HAL_RCC_OscConfig+0x162>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001ff4:	4b76      	ldr	r3, [pc, #472]	@ (80021d0 <HAL_RCC_OscConfig+0x27c>)
 8001ff6:	689b      	ldr	r3, [r3, #8]
 8001ff8:	f013 0f0c 	tst.w	r3, #12
 8001ffc:	d04a      	beq.n	8002094 <HAL_RCC_OscConfig+0x140>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001ffe:	4b74      	ldr	r3, [pc, #464]	@ (80021d0 <HAL_RCC_OscConfig+0x27c>)
 8002000:	689b      	ldr	r3, [r3, #8]
 8002002:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002006:	2b08      	cmp	r3, #8
 8002008:	d03f      	beq.n	800208a <HAL_RCC_OscConfig+0x136>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800200a:	4b71      	ldr	r3, [pc, #452]	@ (80021d0 <HAL_RCC_OscConfig+0x27c>)
 800200c:	689b      	ldr	r3, [r3, #8]
 800200e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002012:	2b0c      	cmp	r3, #12
 8002014:	d069      	beq.n	80020ea <HAL_RCC_OscConfig+0x196>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002016:	68e3      	ldr	r3, [r4, #12]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d075      	beq.n	8002108 <HAL_RCC_OscConfig+0x1b4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800201c:	4b6d      	ldr	r3, [pc, #436]	@ (80021d4 <HAL_RCC_OscConfig+0x280>)
 800201e:	2201      	movs	r2, #1
 8002020:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002022:	f7ff fc21 	bl	8001868 <HAL_GetTick>
 8002026:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002028:	4b69      	ldr	r3, [pc, #420]	@ (80021d0 <HAL_RCC_OscConfig+0x27c>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f013 0f02 	tst.w	r3, #2
 8002030:	d161      	bne.n	80020f6 <HAL_RCC_OscConfig+0x1a2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002032:	f7ff fc19 	bl	8001868 <HAL_GetTick>
 8002036:	1b40      	subs	r0, r0, r5
 8002038:	2802      	cmp	r0, #2
 800203a:	d9f5      	bls.n	8002028 <HAL_RCC_OscConfig+0xd4>
          {
            return HAL_TIMEOUT;
 800203c:	2003      	movs	r0, #3
 800203e:	e194      	b.n	800236a <HAL_RCC_OscConfig+0x416>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002040:	4b63      	ldr	r3, [pc, #396]	@ (80021d0 <HAL_RCC_OscConfig+0x27c>)
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8002048:	d0a0      	beq.n	8001f8c <HAL_RCC_OscConfig+0x38>
 800204a:	e7c6      	b.n	8001fda <HAL_RCC_OscConfig+0x86>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800204c:	4a60      	ldr	r2, [pc, #384]	@ (80021d0 <HAL_RCC_OscConfig+0x27c>)
 800204e:	6813      	ldr	r3, [r2, #0]
 8002050:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002054:	6013      	str	r3, [r2, #0]
 8002056:	e7a9      	b.n	8001fac <HAL_RCC_OscConfig+0x58>
 8002058:	4b5d      	ldr	r3, [pc, #372]	@ (80021d0 <HAL_RCC_OscConfig+0x27c>)
 800205a:	681a      	ldr	r2, [r3, #0]
 800205c:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002060:	601a      	str	r2, [r3, #0]
 8002062:	681a      	ldr	r2, [r3, #0]
 8002064:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002068:	601a      	str	r2, [r3, #0]
 800206a:	e79f      	b.n	8001fac <HAL_RCC_OscConfig+0x58>
        tickstart = HAL_GetTick();
 800206c:	f7ff fbfc 	bl	8001868 <HAL_GetTick>
 8002070:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002072:	4b57      	ldr	r3, [pc, #348]	@ (80021d0 <HAL_RCC_OscConfig+0x27c>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800207a:	d0b7      	beq.n	8001fec <HAL_RCC_OscConfig+0x98>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800207c:	f7ff fbf4 	bl	8001868 <HAL_GetTick>
 8002080:	1b40      	subs	r0, r0, r5
 8002082:	2864      	cmp	r0, #100	@ 0x64
 8002084:	d9f5      	bls.n	8002072 <HAL_RCC_OscConfig+0x11e>
            return HAL_TIMEOUT;
 8002086:	2003      	movs	r0, #3
 8002088:	e16f      	b.n	800236a <HAL_RCC_OscConfig+0x416>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800208a:	4b51      	ldr	r3, [pc, #324]	@ (80021d0 <HAL_RCC_OscConfig+0x27c>)
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8002092:	d1ba      	bne.n	800200a <HAL_RCC_OscConfig+0xb6>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002094:	4b4e      	ldr	r3, [pc, #312]	@ (80021d0 <HAL_RCC_OscConfig+0x27c>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f013 0f02 	tst.w	r3, #2
 800209c:	d003      	beq.n	80020a6 <HAL_RCC_OscConfig+0x152>
 800209e:	68e3      	ldr	r3, [r4, #12]
 80020a0:	2b01      	cmp	r3, #1
 80020a2:	f040 815f 	bne.w	8002364 <HAL_RCC_OscConfig+0x410>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020a6:	4a4a      	ldr	r2, [pc, #296]	@ (80021d0 <HAL_RCC_OscConfig+0x27c>)
 80020a8:	6813      	ldr	r3, [r2, #0]
 80020aa:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80020ae:	6921      	ldr	r1, [r4, #16]
 80020b0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80020b4:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020b6:	6823      	ldr	r3, [r4, #0]
 80020b8:	f013 0f08 	tst.w	r3, #8
 80020bc:	d049      	beq.n	8002152 <HAL_RCC_OscConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80020be:	6963      	ldr	r3, [r4, #20]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d033      	beq.n	800212c <HAL_RCC_OscConfig+0x1d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020c4:	4b43      	ldr	r3, [pc, #268]	@ (80021d4 <HAL_RCC_OscConfig+0x280>)
 80020c6:	2201      	movs	r2, #1
 80020c8:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020cc:	f7ff fbcc 	bl	8001868 <HAL_GetTick>
 80020d0:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020d2:	4b3f      	ldr	r3, [pc, #252]	@ (80021d0 <HAL_RCC_OscConfig+0x27c>)
 80020d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020d6:	f013 0f02 	tst.w	r3, #2
 80020da:	d13a      	bne.n	8002152 <HAL_RCC_OscConfig+0x1fe>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80020dc:	f7ff fbc4 	bl	8001868 <HAL_GetTick>
 80020e0:	1b40      	subs	r0, r0, r5
 80020e2:	2802      	cmp	r0, #2
 80020e4:	d9f5      	bls.n	80020d2 <HAL_RCC_OscConfig+0x17e>
        {
          return HAL_TIMEOUT;
 80020e6:	2003      	movs	r0, #3
 80020e8:	e13f      	b.n	800236a <HAL_RCC_OscConfig+0x416>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80020ea:	4b39      	ldr	r3, [pc, #228]	@ (80021d0 <HAL_RCC_OscConfig+0x27c>)
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80020f2:	d190      	bne.n	8002016 <HAL_RCC_OscConfig+0xc2>
 80020f4:	e7ce      	b.n	8002094 <HAL_RCC_OscConfig+0x140>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020f6:	4a36      	ldr	r2, [pc, #216]	@ (80021d0 <HAL_RCC_OscConfig+0x27c>)
 80020f8:	6813      	ldr	r3, [r2, #0]
 80020fa:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80020fe:	6921      	ldr	r1, [r4, #16]
 8002100:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002104:	6013      	str	r3, [r2, #0]
 8002106:	e7d6      	b.n	80020b6 <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 8002108:	4b32      	ldr	r3, [pc, #200]	@ (80021d4 <HAL_RCC_OscConfig+0x280>)
 800210a:	2200      	movs	r2, #0
 800210c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800210e:	f7ff fbab 	bl	8001868 <HAL_GetTick>
 8002112:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002114:	4b2e      	ldr	r3, [pc, #184]	@ (80021d0 <HAL_RCC_OscConfig+0x27c>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f013 0f02 	tst.w	r3, #2
 800211c:	d0cb      	beq.n	80020b6 <HAL_RCC_OscConfig+0x162>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800211e:	f7ff fba3 	bl	8001868 <HAL_GetTick>
 8002122:	1b40      	subs	r0, r0, r5
 8002124:	2802      	cmp	r0, #2
 8002126:	d9f5      	bls.n	8002114 <HAL_RCC_OscConfig+0x1c0>
            return HAL_TIMEOUT;
 8002128:	2003      	movs	r0, #3
 800212a:	e11e      	b.n	800236a <HAL_RCC_OscConfig+0x416>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800212c:	4b29      	ldr	r3, [pc, #164]	@ (80021d4 <HAL_RCC_OscConfig+0x280>)
 800212e:	2200      	movs	r2, #0
 8002130:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002134:	f7ff fb98 	bl	8001868 <HAL_GetTick>
 8002138:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800213a:	4b25      	ldr	r3, [pc, #148]	@ (80021d0 <HAL_RCC_OscConfig+0x27c>)
 800213c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800213e:	f013 0f02 	tst.w	r3, #2
 8002142:	d006      	beq.n	8002152 <HAL_RCC_OscConfig+0x1fe>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002144:	f7ff fb90 	bl	8001868 <HAL_GetTick>
 8002148:	1b40      	subs	r0, r0, r5
 800214a:	2802      	cmp	r0, #2
 800214c:	d9f5      	bls.n	800213a <HAL_RCC_OscConfig+0x1e6>
        {
          return HAL_TIMEOUT;
 800214e:	2003      	movs	r0, #3
 8002150:	e10b      	b.n	800236a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002152:	6823      	ldr	r3, [r4, #0]
 8002154:	f013 0f04 	tst.w	r3, #4
 8002158:	d076      	beq.n	8002248 <HAL_RCC_OscConfig+0x2f4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800215a:	4b1d      	ldr	r3, [pc, #116]	@ (80021d0 <HAL_RCC_OscConfig+0x27c>)
 800215c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800215e:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8002162:	d133      	bne.n	80021cc <HAL_RCC_OscConfig+0x278>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002164:	2300      	movs	r3, #0
 8002166:	9301      	str	r3, [sp, #4]
 8002168:	4b19      	ldr	r3, [pc, #100]	@ (80021d0 <HAL_RCC_OscConfig+0x27c>)
 800216a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800216c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002170:	641a      	str	r2, [r3, #64]	@ 0x40
 8002172:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002174:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002178:	9301      	str	r3, [sp, #4]
 800217a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800217c:	2501      	movs	r5, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800217e:	4b16      	ldr	r3, [pc, #88]	@ (80021d8 <HAL_RCC_OscConfig+0x284>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002186:	d029      	beq.n	80021dc <HAL_RCC_OscConfig+0x288>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002188:	68a3      	ldr	r3, [r4, #8]
 800218a:	2b01      	cmp	r3, #1
 800218c:	d03a      	beq.n	8002204 <HAL_RCC_OscConfig+0x2b0>
 800218e:	2b05      	cmp	r3, #5
 8002190:	d03e      	beq.n	8002210 <HAL_RCC_OscConfig+0x2bc>
 8002192:	4b0f      	ldr	r3, [pc, #60]	@ (80021d0 <HAL_RCC_OscConfig+0x27c>)
 8002194:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002196:	f022 0201 	bic.w	r2, r2, #1
 800219a:	671a      	str	r2, [r3, #112]	@ 0x70
 800219c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800219e:	f022 0204 	bic.w	r2, r2, #4
 80021a2:	671a      	str	r2, [r3, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80021a4:	68a3      	ldr	r3, [r4, #8]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d03c      	beq.n	8002224 <HAL_RCC_OscConfig+0x2d0>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021aa:	f7ff fb5d 	bl	8001868 <HAL_GetTick>
 80021ae:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021b0:	4b07      	ldr	r3, [pc, #28]	@ (80021d0 <HAL_RCC_OscConfig+0x27c>)
 80021b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021b4:	f013 0f02 	tst.w	r3, #2
 80021b8:	d145      	bne.n	8002246 <HAL_RCC_OscConfig+0x2f2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80021ba:	f7ff fb55 	bl	8001868 <HAL_GetTick>
 80021be:	1b80      	subs	r0, r0, r6
 80021c0:	f241 3388 	movw	r3, #5000	@ 0x1388
 80021c4:	4298      	cmp	r0, r3
 80021c6:	d9f3      	bls.n	80021b0 <HAL_RCC_OscConfig+0x25c>
        {
          return HAL_TIMEOUT;
 80021c8:	2003      	movs	r0, #3
 80021ca:	e0ce      	b.n	800236a <HAL_RCC_OscConfig+0x416>
    FlagStatus       pwrclkchanged = RESET;
 80021cc:	2500      	movs	r5, #0
 80021ce:	e7d6      	b.n	800217e <HAL_RCC_OscConfig+0x22a>
 80021d0:	40023800 	.word	0x40023800
 80021d4:	42470000 	.word	0x42470000
 80021d8:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021dc:	4a6b      	ldr	r2, [pc, #428]	@ (800238c <HAL_RCC_OscConfig+0x438>)
 80021de:	6813      	ldr	r3, [r2, #0]
 80021e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021e4:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80021e6:	f7ff fb3f 	bl	8001868 <HAL_GetTick>
 80021ea:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021ec:	4b67      	ldr	r3, [pc, #412]	@ (800238c <HAL_RCC_OscConfig+0x438>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80021f4:	d1c8      	bne.n	8002188 <HAL_RCC_OscConfig+0x234>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021f6:	f7ff fb37 	bl	8001868 <HAL_GetTick>
 80021fa:	1b80      	subs	r0, r0, r6
 80021fc:	2802      	cmp	r0, #2
 80021fe:	d9f5      	bls.n	80021ec <HAL_RCC_OscConfig+0x298>
          return HAL_TIMEOUT;
 8002200:	2003      	movs	r0, #3
 8002202:	e0b2      	b.n	800236a <HAL_RCC_OscConfig+0x416>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002204:	4a62      	ldr	r2, [pc, #392]	@ (8002390 <HAL_RCC_OscConfig+0x43c>)
 8002206:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8002208:	f043 0301 	orr.w	r3, r3, #1
 800220c:	6713      	str	r3, [r2, #112]	@ 0x70
 800220e:	e7c9      	b.n	80021a4 <HAL_RCC_OscConfig+0x250>
 8002210:	4b5f      	ldr	r3, [pc, #380]	@ (8002390 <HAL_RCC_OscConfig+0x43c>)
 8002212:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002214:	f042 0204 	orr.w	r2, r2, #4
 8002218:	671a      	str	r2, [r3, #112]	@ 0x70
 800221a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800221c:	f042 0201 	orr.w	r2, r2, #1
 8002220:	671a      	str	r2, [r3, #112]	@ 0x70
 8002222:	e7bf      	b.n	80021a4 <HAL_RCC_OscConfig+0x250>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002224:	f7ff fb20 	bl	8001868 <HAL_GetTick>
 8002228:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800222a:	4b59      	ldr	r3, [pc, #356]	@ (8002390 <HAL_RCC_OscConfig+0x43c>)
 800222c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800222e:	f013 0f02 	tst.w	r3, #2
 8002232:	d008      	beq.n	8002246 <HAL_RCC_OscConfig+0x2f2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002234:	f7ff fb18 	bl	8001868 <HAL_GetTick>
 8002238:	1b80      	subs	r0, r0, r6
 800223a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800223e:	4298      	cmp	r0, r3
 8002240:	d9f3      	bls.n	800222a <HAL_RCC_OscConfig+0x2d6>
        {
          return HAL_TIMEOUT;
 8002242:	2003      	movs	r0, #3
 8002244:	e091      	b.n	800236a <HAL_RCC_OscConfig+0x416>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002246:	b9ed      	cbnz	r5, 8002284 <HAL_RCC_OscConfig+0x330>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002248:	69a3      	ldr	r3, [r4, #24]
 800224a:	2b00      	cmp	r3, #0
 800224c:	f000 808c 	beq.w	8002368 <HAL_RCC_OscConfig+0x414>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002250:	4a4f      	ldr	r2, [pc, #316]	@ (8002390 <HAL_RCC_OscConfig+0x43c>)
 8002252:	6892      	ldr	r2, [r2, #8]
 8002254:	f002 020c 	and.w	r2, r2, #12
 8002258:	2a08      	cmp	r2, #8
 800225a:	d054      	beq.n	8002306 <HAL_RCC_OscConfig+0x3b2>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800225c:	2b02      	cmp	r3, #2
 800225e:	d017      	beq.n	8002290 <HAL_RCC_OscConfig+0x33c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002260:	4b4c      	ldr	r3, [pc, #304]	@ (8002394 <HAL_RCC_OscConfig+0x440>)
 8002262:	2200      	movs	r2, #0
 8002264:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002266:	f7ff faff 	bl	8001868 <HAL_GetTick>
 800226a:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800226c:	4b48      	ldr	r3, [pc, #288]	@ (8002390 <HAL_RCC_OscConfig+0x43c>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002274:	d045      	beq.n	8002302 <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002276:	f7ff faf7 	bl	8001868 <HAL_GetTick>
 800227a:	1b00      	subs	r0, r0, r4
 800227c:	2802      	cmp	r0, #2
 800227e:	d9f5      	bls.n	800226c <HAL_RCC_OscConfig+0x318>
          {
            return HAL_TIMEOUT;
 8002280:	2003      	movs	r0, #3
 8002282:	e072      	b.n	800236a <HAL_RCC_OscConfig+0x416>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002284:	4a42      	ldr	r2, [pc, #264]	@ (8002390 <HAL_RCC_OscConfig+0x43c>)
 8002286:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8002288:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800228c:	6413      	str	r3, [r2, #64]	@ 0x40
 800228e:	e7db      	b.n	8002248 <HAL_RCC_OscConfig+0x2f4>
        __HAL_RCC_PLL_DISABLE();
 8002290:	4b40      	ldr	r3, [pc, #256]	@ (8002394 <HAL_RCC_OscConfig+0x440>)
 8002292:	2200      	movs	r2, #0
 8002294:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8002296:	f7ff fae7 	bl	8001868 <HAL_GetTick>
 800229a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800229c:	4b3c      	ldr	r3, [pc, #240]	@ (8002390 <HAL_RCC_OscConfig+0x43c>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80022a4:	d006      	beq.n	80022b4 <HAL_RCC_OscConfig+0x360>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022a6:	f7ff fadf 	bl	8001868 <HAL_GetTick>
 80022aa:	1b40      	subs	r0, r0, r5
 80022ac:	2802      	cmp	r0, #2
 80022ae:	d9f5      	bls.n	800229c <HAL_RCC_OscConfig+0x348>
            return HAL_TIMEOUT;
 80022b0:	2003      	movs	r0, #3
 80022b2:	e05a      	b.n	800236a <HAL_RCC_OscConfig+0x416>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80022b4:	69e3      	ldr	r3, [r4, #28]
 80022b6:	6a22      	ldr	r2, [r4, #32]
 80022b8:	4313      	orrs	r3, r2
 80022ba:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80022bc:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80022c0:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80022c2:	0852      	lsrs	r2, r2, #1
 80022c4:	3a01      	subs	r2, #1
 80022c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80022ca:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80022cc:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80022d0:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80022d2:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 80022d6:	4a2e      	ldr	r2, [pc, #184]	@ (8002390 <HAL_RCC_OscConfig+0x43c>)
 80022d8:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 80022da:	4b2e      	ldr	r3, [pc, #184]	@ (8002394 <HAL_RCC_OscConfig+0x440>)
 80022dc:	2201      	movs	r2, #1
 80022de:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80022e0:	f7ff fac2 	bl	8001868 <HAL_GetTick>
 80022e4:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022e6:	4b2a      	ldr	r3, [pc, #168]	@ (8002390 <HAL_RCC_OscConfig+0x43c>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80022ee:	d106      	bne.n	80022fe <HAL_RCC_OscConfig+0x3aa>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022f0:	f7ff faba 	bl	8001868 <HAL_GetTick>
 80022f4:	1b00      	subs	r0, r0, r4
 80022f6:	2802      	cmp	r0, #2
 80022f8:	d9f5      	bls.n	80022e6 <HAL_RCC_OscConfig+0x392>
            return HAL_TIMEOUT;
 80022fa:	2003      	movs	r0, #3
 80022fc:	e035      	b.n	800236a <HAL_RCC_OscConfig+0x416>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 80022fe:	2000      	movs	r0, #0
 8002300:	e033      	b.n	800236a <HAL_RCC_OscConfig+0x416>
 8002302:	2000      	movs	r0, #0
 8002304:	e031      	b.n	800236a <HAL_RCC_OscConfig+0x416>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002306:	2b01      	cmp	r3, #1
 8002308:	d031      	beq.n	800236e <HAL_RCC_OscConfig+0x41a>
        pll_config = RCC->PLLCFGR;
 800230a:	4b21      	ldr	r3, [pc, #132]	@ (8002390 <HAL_RCC_OscConfig+0x43c>)
 800230c:	685b      	ldr	r3, [r3, #4]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800230e:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
 8002312:	69e2      	ldr	r2, [r4, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002314:	4291      	cmp	r1, r2
 8002316:	d12c      	bne.n	8002372 <HAL_RCC_OscConfig+0x41e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002318:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800231c:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800231e:	428a      	cmp	r2, r1
 8002320:	d129      	bne.n	8002376 <HAL_RCC_OscConfig+0x422>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002322:	6a61      	ldr	r1, [r4, #36]	@ 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002324:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 8002328:	401a      	ands	r2, r3
 800232a:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 800232e:	d124      	bne.n	800237a <HAL_RCC_OscConfig+0x426>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002330:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 8002334:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8002336:	0852      	lsrs	r2, r2, #1
 8002338:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800233a:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 800233e:	d11e      	bne.n	800237e <HAL_RCC_OscConfig+0x42a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002340:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002344:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002346:	ebb2 6f01 	cmp.w	r2, r1, lsl #24
 800234a:	d11a      	bne.n	8002382 <HAL_RCC_OscConfig+0x42e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800234c:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8002350:	6b22      	ldr	r2, [r4, #48]	@ 0x30
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002352:	ebb3 7f02 	cmp.w	r3, r2, lsl #28
 8002356:	d116      	bne.n	8002386 <HAL_RCC_OscConfig+0x432>
  return HAL_OK;
 8002358:	2000      	movs	r0, #0
 800235a:	e006      	b.n	800236a <HAL_RCC_OscConfig+0x416>
    return HAL_ERROR;
 800235c:	2001      	movs	r0, #1
}
 800235e:	4770      	bx	lr
        return HAL_ERROR;
 8002360:	2001      	movs	r0, #1
 8002362:	e002      	b.n	800236a <HAL_RCC_OscConfig+0x416>
        return HAL_ERROR;
 8002364:	2001      	movs	r0, #1
 8002366:	e000      	b.n	800236a <HAL_RCC_OscConfig+0x416>
  return HAL_OK;
 8002368:	2000      	movs	r0, #0
}
 800236a:	b002      	add	sp, #8
 800236c:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 800236e:	2001      	movs	r0, #1
 8002370:	e7fb      	b.n	800236a <HAL_RCC_OscConfig+0x416>
          return HAL_ERROR;
 8002372:	2001      	movs	r0, #1
 8002374:	e7f9      	b.n	800236a <HAL_RCC_OscConfig+0x416>
 8002376:	2001      	movs	r0, #1
 8002378:	e7f7      	b.n	800236a <HAL_RCC_OscConfig+0x416>
 800237a:	2001      	movs	r0, #1
 800237c:	e7f5      	b.n	800236a <HAL_RCC_OscConfig+0x416>
 800237e:	2001      	movs	r0, #1
 8002380:	e7f3      	b.n	800236a <HAL_RCC_OscConfig+0x416>
 8002382:	2001      	movs	r0, #1
 8002384:	e7f1      	b.n	800236a <HAL_RCC_OscConfig+0x416>
 8002386:	2001      	movs	r0, #1
 8002388:	e7ef      	b.n	800236a <HAL_RCC_OscConfig+0x416>
 800238a:	bf00      	nop
 800238c:	40007000 	.word	0x40007000
 8002390:	40023800 	.word	0x40023800
 8002394:	42470000 	.word	0x42470000

08002398 <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002398:	4770      	bx	lr
	...

0800239c <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800239c:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80023a0:	2b01      	cmp	r3, #1
 80023a2:	d137      	bne.n	8002414 <HAL_TIM_Base_Start_IT+0x78>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023a4:	2302      	movs	r3, #2
 80023a6:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80023aa:	6802      	ldr	r2, [r0, #0]
 80023ac:	68d3      	ldr	r3, [r2, #12]
 80023ae:	f043 0301 	orr.w	r3, r3, #1
 80023b2:	60d3      	str	r3, [r2, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80023b4:	6803      	ldr	r3, [r0, #0]
 80023b6:	4a19      	ldr	r2, [pc, #100]	@ (800241c <HAL_TIM_Base_Start_IT+0x80>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d020      	beq.n	80023fe <HAL_TIM_Base_Start_IT+0x62>
 80023bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023c0:	d01d      	beq.n	80023fe <HAL_TIM_Base_Start_IT+0x62>
 80023c2:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d019      	beq.n	80023fe <HAL_TIM_Base_Start_IT+0x62>
 80023ca:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d015      	beq.n	80023fe <HAL_TIM_Base_Start_IT+0x62>
 80023d2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d011      	beq.n	80023fe <HAL_TIM_Base_Start_IT+0x62>
 80023da:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 80023de:	4293      	cmp	r3, r2
 80023e0:	d00d      	beq.n	80023fe <HAL_TIM_Base_Start_IT+0x62>
 80023e2:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d009      	beq.n	80023fe <HAL_TIM_Base_Start_IT+0x62>
 80023ea:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d005      	beq.n	80023fe <HAL_TIM_Base_Start_IT+0x62>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80023f2:	681a      	ldr	r2, [r3, #0]
 80023f4:	f042 0201 	orr.w	r2, r2, #1
 80023f8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80023fa:	2000      	movs	r0, #0
 80023fc:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80023fe:	689a      	ldr	r2, [r3, #8]
 8002400:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002404:	2a06      	cmp	r2, #6
 8002406:	d007      	beq.n	8002418 <HAL_TIM_Base_Start_IT+0x7c>
      __HAL_TIM_ENABLE(htim);
 8002408:	681a      	ldr	r2, [r3, #0]
 800240a:	f042 0201 	orr.w	r2, r2, #1
 800240e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002410:	2000      	movs	r0, #0
 8002412:	4770      	bx	lr
    return HAL_ERROR;
 8002414:	2001      	movs	r0, #1
 8002416:	4770      	bx	lr
  return HAL_OK;
 8002418:	2000      	movs	r0, #0
}
 800241a:	4770      	bx	lr
 800241c:	40010000 	.word	0x40010000

08002420 <HAL_TIM_OC_DelayElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002420:	4770      	bx	lr

08002422 <HAL_TIM_IC_CaptureCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002422:	4770      	bx	lr

08002424 <HAL_TIM_PWM_PulseFinishedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002424:	4770      	bx	lr

08002426 <HAL_TIM_TriggerCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002426:	4770      	bx	lr

08002428 <HAL_TIM_IRQHandler>:
{
 8002428:	b510      	push	{r4, lr}
 800242a:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800242c:	6803      	ldr	r3, [r0, #0]
 800242e:	691a      	ldr	r2, [r3, #16]
 8002430:	f012 0f02 	tst.w	r2, #2
 8002434:	d011      	beq.n	800245a <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002436:	68da      	ldr	r2, [r3, #12]
 8002438:	f012 0f02 	tst.w	r2, #2
 800243c:	d00d      	beq.n	800245a <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800243e:	f06f 0202 	mvn.w	r2, #2
 8002442:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002444:	2301      	movs	r3, #1
 8002446:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002448:	6803      	ldr	r3, [r0, #0]
 800244a:	699b      	ldr	r3, [r3, #24]
 800244c:	f013 0f03 	tst.w	r3, #3
 8002450:	d070      	beq.n	8002534 <HAL_TIM_IRQHandler+0x10c>
          HAL_TIM_IC_CaptureCallback(htim);
 8002452:	f7ff ffe6 	bl	8002422 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002456:	2300      	movs	r3, #0
 8002458:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800245a:	6823      	ldr	r3, [r4, #0]
 800245c:	691a      	ldr	r2, [r3, #16]
 800245e:	f012 0f04 	tst.w	r2, #4
 8002462:	d012      	beq.n	800248a <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002464:	68da      	ldr	r2, [r3, #12]
 8002466:	f012 0f04 	tst.w	r2, #4
 800246a:	d00e      	beq.n	800248a <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800246c:	f06f 0204 	mvn.w	r2, #4
 8002470:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002472:	2302      	movs	r3, #2
 8002474:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002476:	6823      	ldr	r3, [r4, #0]
 8002478:	699b      	ldr	r3, [r3, #24]
 800247a:	f413 7f40 	tst.w	r3, #768	@ 0x300
 800247e:	d05f      	beq.n	8002540 <HAL_TIM_IRQHandler+0x118>
        HAL_TIM_IC_CaptureCallback(htim);
 8002480:	4620      	mov	r0, r4
 8002482:	f7ff ffce 	bl	8002422 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002486:	2300      	movs	r3, #0
 8002488:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800248a:	6823      	ldr	r3, [r4, #0]
 800248c:	691a      	ldr	r2, [r3, #16]
 800248e:	f012 0f08 	tst.w	r2, #8
 8002492:	d012      	beq.n	80024ba <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002494:	68da      	ldr	r2, [r3, #12]
 8002496:	f012 0f08 	tst.w	r2, #8
 800249a:	d00e      	beq.n	80024ba <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800249c:	f06f 0208 	mvn.w	r2, #8
 80024a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80024a2:	2304      	movs	r3, #4
 80024a4:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80024a6:	6823      	ldr	r3, [r4, #0]
 80024a8:	69db      	ldr	r3, [r3, #28]
 80024aa:	f013 0f03 	tst.w	r3, #3
 80024ae:	d04e      	beq.n	800254e <HAL_TIM_IRQHandler+0x126>
        HAL_TIM_IC_CaptureCallback(htim);
 80024b0:	4620      	mov	r0, r4
 80024b2:	f7ff ffb6 	bl	8002422 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024b6:	2300      	movs	r3, #0
 80024b8:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80024ba:	6823      	ldr	r3, [r4, #0]
 80024bc:	691a      	ldr	r2, [r3, #16]
 80024be:	f012 0f10 	tst.w	r2, #16
 80024c2:	d012      	beq.n	80024ea <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80024c4:	68da      	ldr	r2, [r3, #12]
 80024c6:	f012 0f10 	tst.w	r2, #16
 80024ca:	d00e      	beq.n	80024ea <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80024cc:	f06f 0210 	mvn.w	r2, #16
 80024d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80024d2:	2308      	movs	r3, #8
 80024d4:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80024d6:	6823      	ldr	r3, [r4, #0]
 80024d8:	69db      	ldr	r3, [r3, #28]
 80024da:	f413 7f40 	tst.w	r3, #768	@ 0x300
 80024de:	d03d      	beq.n	800255c <HAL_TIM_IRQHandler+0x134>
        HAL_TIM_IC_CaptureCallback(htim);
 80024e0:	4620      	mov	r0, r4
 80024e2:	f7ff ff9e 	bl	8002422 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024e6:	2300      	movs	r3, #0
 80024e8:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80024ea:	6823      	ldr	r3, [r4, #0]
 80024ec:	691a      	ldr	r2, [r3, #16]
 80024ee:	f012 0f01 	tst.w	r2, #1
 80024f2:	d003      	beq.n	80024fc <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80024f4:	68da      	ldr	r2, [r3, #12]
 80024f6:	f012 0f01 	tst.w	r2, #1
 80024fa:	d136      	bne.n	800256a <HAL_TIM_IRQHandler+0x142>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80024fc:	6823      	ldr	r3, [r4, #0]
 80024fe:	691a      	ldr	r2, [r3, #16]
 8002500:	f012 0f80 	tst.w	r2, #128	@ 0x80
 8002504:	d003      	beq.n	800250e <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002506:	68da      	ldr	r2, [r3, #12]
 8002508:	f012 0f80 	tst.w	r2, #128	@ 0x80
 800250c:	d134      	bne.n	8002578 <HAL_TIM_IRQHandler+0x150>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800250e:	6823      	ldr	r3, [r4, #0]
 8002510:	691a      	ldr	r2, [r3, #16]
 8002512:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8002516:	d003      	beq.n	8002520 <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002518:	68da      	ldr	r2, [r3, #12]
 800251a:	f012 0f40 	tst.w	r2, #64	@ 0x40
 800251e:	d132      	bne.n	8002586 <HAL_TIM_IRQHandler+0x15e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002520:	6823      	ldr	r3, [r4, #0]
 8002522:	691a      	ldr	r2, [r3, #16]
 8002524:	f012 0f20 	tst.w	r2, #32
 8002528:	d003      	beq.n	8002532 <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800252a:	68da      	ldr	r2, [r3, #12]
 800252c:	f012 0f20 	tst.w	r2, #32
 8002530:	d130      	bne.n	8002594 <HAL_TIM_IRQHandler+0x16c>
}
 8002532:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002534:	f7ff ff74 	bl	8002420 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002538:	4620      	mov	r0, r4
 800253a:	f7ff ff73 	bl	8002424 <HAL_TIM_PWM_PulseFinishedCallback>
 800253e:	e78a      	b.n	8002456 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002540:	4620      	mov	r0, r4
 8002542:	f7ff ff6d 	bl	8002420 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002546:	4620      	mov	r0, r4
 8002548:	f7ff ff6c 	bl	8002424 <HAL_TIM_PWM_PulseFinishedCallback>
 800254c:	e79b      	b.n	8002486 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800254e:	4620      	mov	r0, r4
 8002550:	f7ff ff66 	bl	8002420 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002554:	4620      	mov	r0, r4
 8002556:	f7ff ff65 	bl	8002424 <HAL_TIM_PWM_PulseFinishedCallback>
 800255a:	e7ac      	b.n	80024b6 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800255c:	4620      	mov	r0, r4
 800255e:	f7ff ff5f 	bl	8002420 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002562:	4620      	mov	r0, r4
 8002564:	f7ff ff5e 	bl	8002424 <HAL_TIM_PWM_PulseFinishedCallback>
 8002568:	e7bd      	b.n	80024e6 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800256a:	f06f 0201 	mvn.w	r2, #1
 800256e:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002570:	4620      	mov	r0, r4
 8002572:	f7fe faf5 	bl	8000b60 <HAL_TIM_PeriodElapsedCallback>
 8002576:	e7c1      	b.n	80024fc <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002578:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800257c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800257e:	4620      	mov	r0, r4
 8002580:	f000 f8a1 	bl	80026c6 <HAL_TIMEx_BreakCallback>
 8002584:	e7c3      	b.n	800250e <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002586:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800258a:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800258c:	4620      	mov	r0, r4
 800258e:	f7ff ff4a 	bl	8002426 <HAL_TIM_TriggerCallback>
 8002592:	e7c5      	b.n	8002520 <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002594:	f06f 0220 	mvn.w	r2, #32
 8002598:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 800259a:	4620      	mov	r0, r4
 800259c:	f000 f892 	bl	80026c4 <HAL_TIMEx_CommutCallback>
}
 80025a0:	e7c7      	b.n	8002532 <HAL_TIM_IRQHandler+0x10a>
	...

080025a4 <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80025a4:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80025a6:	4a30      	ldr	r2, [pc, #192]	@ (8002668 <TIM_Base_SetConfig+0xc4>)
 80025a8:	4290      	cmp	r0, r2
 80025aa:	d012      	beq.n	80025d2 <TIM_Base_SetConfig+0x2e>
 80025ac:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80025b0:	d00f      	beq.n	80025d2 <TIM_Base_SetConfig+0x2e>
 80025b2:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 80025b6:	4290      	cmp	r0, r2
 80025b8:	d00b      	beq.n	80025d2 <TIM_Base_SetConfig+0x2e>
 80025ba:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80025be:	4290      	cmp	r0, r2
 80025c0:	d007      	beq.n	80025d2 <TIM_Base_SetConfig+0x2e>
 80025c2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80025c6:	4290      	cmp	r0, r2
 80025c8:	d003      	beq.n	80025d2 <TIM_Base_SetConfig+0x2e>
 80025ca:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 80025ce:	4290      	cmp	r0, r2
 80025d0:	d103      	bne.n	80025da <TIM_Base_SetConfig+0x36>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80025d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80025d6:	684a      	ldr	r2, [r1, #4]
 80025d8:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80025da:	4a23      	ldr	r2, [pc, #140]	@ (8002668 <TIM_Base_SetConfig+0xc4>)
 80025dc:	4290      	cmp	r0, r2
 80025de:	d02a      	beq.n	8002636 <TIM_Base_SetConfig+0x92>
 80025e0:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80025e4:	d027      	beq.n	8002636 <TIM_Base_SetConfig+0x92>
 80025e6:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 80025ea:	4290      	cmp	r0, r2
 80025ec:	d023      	beq.n	8002636 <TIM_Base_SetConfig+0x92>
 80025ee:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80025f2:	4290      	cmp	r0, r2
 80025f4:	d01f      	beq.n	8002636 <TIM_Base_SetConfig+0x92>
 80025f6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80025fa:	4290      	cmp	r0, r2
 80025fc:	d01b      	beq.n	8002636 <TIM_Base_SetConfig+0x92>
 80025fe:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8002602:	4290      	cmp	r0, r2
 8002604:	d017      	beq.n	8002636 <TIM_Base_SetConfig+0x92>
 8002606:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 800260a:	4290      	cmp	r0, r2
 800260c:	d013      	beq.n	8002636 <TIM_Base_SetConfig+0x92>
 800260e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002612:	4290      	cmp	r0, r2
 8002614:	d00f      	beq.n	8002636 <TIM_Base_SetConfig+0x92>
 8002616:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800261a:	4290      	cmp	r0, r2
 800261c:	d00b      	beq.n	8002636 <TIM_Base_SetConfig+0x92>
 800261e:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8002622:	4290      	cmp	r0, r2
 8002624:	d007      	beq.n	8002636 <TIM_Base_SetConfig+0x92>
 8002626:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800262a:	4290      	cmp	r0, r2
 800262c:	d003      	beq.n	8002636 <TIM_Base_SetConfig+0x92>
 800262e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002632:	4290      	cmp	r0, r2
 8002634:	d103      	bne.n	800263e <TIM_Base_SetConfig+0x9a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002636:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800263a:	68ca      	ldr	r2, [r1, #12]
 800263c:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800263e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002642:	694a      	ldr	r2, [r1, #20]
 8002644:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8002646:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002648:	688b      	ldr	r3, [r1, #8]
 800264a:	62c3      	str	r3, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800264c:	680b      	ldr	r3, [r1, #0]
 800264e:	6283      	str	r3, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002650:	4b05      	ldr	r3, [pc, #20]	@ (8002668 <TIM_Base_SetConfig+0xc4>)
 8002652:	4298      	cmp	r0, r3
 8002654:	d003      	beq.n	800265e <TIM_Base_SetConfig+0xba>
 8002656:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800265a:	4298      	cmp	r0, r3
 800265c:	d101      	bne.n	8002662 <TIM_Base_SetConfig+0xbe>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800265e:	690b      	ldr	r3, [r1, #16]
 8002660:	6303      	str	r3, [r0, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002662:	2301      	movs	r3, #1
 8002664:	6143      	str	r3, [r0, #20]
}
 8002666:	4770      	bx	lr
 8002668:	40010000 	.word	0x40010000

0800266c <HAL_TIM_Base_Init>:
  if (htim == NULL)
 800266c:	b340      	cbz	r0, 80026c0 <HAL_TIM_Base_Init+0x54>
{
 800266e:	b510      	push	{r4, lr}
 8002670:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8002672:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002676:	b1f3      	cbz	r3, 80026b6 <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8002678:	2302      	movs	r3, #2
 800267a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800267e:	4621      	mov	r1, r4
 8002680:	f851 0b04 	ldr.w	r0, [r1], #4
 8002684:	f7ff ff8e 	bl	80025a4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002688:	2301      	movs	r3, #1
 800268a:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800268e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8002692:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8002696:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800269a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800269e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80026a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80026a6:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80026aa:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 80026ae:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80026b2:	2000      	movs	r0, #0
}
 80026b4:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80026b6:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 80026ba:	f7ff fe6d 	bl	8002398 <HAL_TIM_Base_MspInit>
 80026be:	e7db      	b.n	8002678 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 80026c0:	2001      	movs	r0, #1
}
 80026c2:	4770      	bx	lr

080026c4 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80026c4:	4770      	bx	lr

080026c6 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80026c6:	4770      	bx	lr

080026c8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026c8:	b530      	push	{r4, r5, lr}
 80026ca:	b089      	sub	sp, #36	@ 0x24
 80026cc:	4605      	mov	r5, r0
  uint32_t              uwPrescalerValue = 0U;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80026ce:	2400      	movs	r4, #0
 80026d0:	9401      	str	r4, [sp, #4]
 80026d2:	4b1d      	ldr	r3, [pc, #116]	@ (8002748 <HAL_InitTick+0x80>)
 80026d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80026d6:	f042 0201 	orr.w	r2, r2, #1
 80026da:	645a      	str	r2, [r3, #68]	@ 0x44
 80026dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026de:	f003 0301 	and.w	r3, r3, #1
 80026e2:	9301      	str	r3, [sp, #4]
 80026e4:	9b01      	ldr	r3, [sp, #4]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80026e6:	a902      	add	r1, sp, #8
 80026e8:	a803      	add	r0, sp, #12
 80026ea:	f7ff fb4d 	bl	8001d88 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80026ee:	f7ff fb3b 	bl	8001d68 <HAL_RCC_GetPCLK2Freq>

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80026f2:	4a16      	ldr	r2, [pc, #88]	@ (800274c <HAL_InitTick+0x84>)
 80026f4:	fba2 2300 	umull	r2, r3, r2, r0
 80026f8:	0c9b      	lsrs	r3, r3, #18
 80026fa:	3b01      	subs	r3, #1

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80026fc:	4814      	ldr	r0, [pc, #80]	@ (8002750 <HAL_InitTick+0x88>)
 80026fe:	4a15      	ldr	r2, [pc, #84]	@ (8002754 <HAL_InitTick+0x8c>)
 8002700:	6002      	str	r2, [r0, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002702:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002706:	60c2      	str	r2, [r0, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002708:	6043      	str	r3, [r0, #4]
  htim1.Init.ClockDivision = 0;
 800270a:	6104      	str	r4, [r0, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800270c:	6084      	str	r4, [r0, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800270e:	6184      	str	r4, [r0, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8002710:	f7ff ffac 	bl	800266c <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 8002714:	4604      	mov	r4, r0
 8002716:	b110      	cbz	r0, 800271e <HAL_InitTick+0x56>
    }
  }

 /* Return function status */
  return status;
}
 8002718:	4620      	mov	r0, r4
 800271a:	b009      	add	sp, #36	@ 0x24
 800271c:	bd30      	pop	{r4, r5, pc}
    status = HAL_TIM_Base_Start_IT(&htim1);
 800271e:	480c      	ldr	r0, [pc, #48]	@ (8002750 <HAL_InitTick+0x88>)
 8002720:	f7ff fe3c 	bl	800239c <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 8002724:	4604      	mov	r4, r0
 8002726:	2800      	cmp	r0, #0
 8002728:	d1f6      	bne.n	8002718 <HAL_InitTick+0x50>
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800272a:	2019      	movs	r0, #25
 800272c:	f7ff f8f8 	bl	8001920 <HAL_NVIC_EnableIRQ>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002730:	2d0f      	cmp	r5, #15
 8002732:	d901      	bls.n	8002738 <HAL_InitTick+0x70>
        status = HAL_ERROR;
 8002734:	2401      	movs	r4, #1
 8002736:	e7ef      	b.n	8002718 <HAL_InitTick+0x50>
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8002738:	2200      	movs	r2, #0
 800273a:	4629      	mov	r1, r5
 800273c:	2019      	movs	r0, #25
 800273e:	f7ff f8df 	bl	8001900 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002742:	4b05      	ldr	r3, [pc, #20]	@ (8002758 <HAL_InitTick+0x90>)
 8002744:	601d      	str	r5, [r3, #0]
 8002746:	e7e7      	b.n	8002718 <HAL_InitTick+0x50>
 8002748:	40023800 	.word	0x40023800
 800274c:	431bde83 	.word	0x431bde83
 8002750:	20004694 	.word	0x20004694
 8002754:	40010000 	.word	0x40010000
 8002758:	20000008 	.word	0x20000008

0800275c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800275c:	b510      	push	{r4, lr}
 800275e:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002760:	6802      	ldr	r2, [r0, #0]
 8002762:	6913      	ldr	r3, [r2, #16]
 8002764:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002768:	68c1      	ldr	r1, [r0, #12]
 800276a:	430b      	orrs	r3, r1
 800276c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800276e:	6883      	ldr	r3, [r0, #8]
 8002770:	6902      	ldr	r2, [r0, #16]
 8002772:	431a      	orrs	r2, r3
 8002774:	6943      	ldr	r3, [r0, #20]
 8002776:	431a      	orrs	r2, r3
 8002778:	69c3      	ldr	r3, [r0, #28]
 800277a:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 800277c:	6801      	ldr	r1, [r0, #0]
 800277e:	68cb      	ldr	r3, [r1, #12]
 8002780:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8002784:	f023 030c 	bic.w	r3, r3, #12
 8002788:	4313      	orrs	r3, r2
 800278a:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800278c:	6802      	ldr	r2, [r0, #0]
 800278e:	6953      	ldr	r3, [r2, #20]
 8002790:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002794:	6981      	ldr	r1, [r0, #24]
 8002796:	430b      	orrs	r3, r1
 8002798:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800279a:	6803      	ldr	r3, [r0, #0]
 800279c:	4a31      	ldr	r2, [pc, #196]	@ (8002864 <UART_SetConfig+0x108>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d006      	beq.n	80027b0 <UART_SetConfig+0x54>
 80027a2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d002      	beq.n	80027b0 <UART_SetConfig+0x54>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80027aa:	f7ff facd 	bl	8001d48 <HAL_RCC_GetPCLK1Freq>
 80027ae:	e001      	b.n	80027b4 <UART_SetConfig+0x58>
      pclk = HAL_RCC_GetPCLK2Freq();
 80027b0:	f7ff fada 	bl	8001d68 <HAL_RCC_GetPCLK2Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80027b4:	69e3      	ldr	r3, [r4, #28]
 80027b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80027ba:	d029      	beq.n	8002810 <UART_SetConfig+0xb4>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80027bc:	2100      	movs	r1, #0
 80027be:	1803      	adds	r3, r0, r0
 80027c0:	4149      	adcs	r1, r1
 80027c2:	181b      	adds	r3, r3, r0
 80027c4:	f141 0100 	adc.w	r1, r1, #0
 80027c8:	00c9      	lsls	r1, r1, #3
 80027ca:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 80027ce:	00db      	lsls	r3, r3, #3
 80027d0:	1818      	adds	r0, r3, r0
 80027d2:	6863      	ldr	r3, [r4, #4]
 80027d4:	ea4f 0283 	mov.w	r2, r3, lsl #2
 80027d8:	ea4f 7393 	mov.w	r3, r3, lsr #30
 80027dc:	f141 0100 	adc.w	r1, r1, #0
 80027e0:	f7fd ff02 	bl	80005e8 <__aeabi_uldivmod>
 80027e4:	4a20      	ldr	r2, [pc, #128]	@ (8002868 <UART_SetConfig+0x10c>)
 80027e6:	fba2 3100 	umull	r3, r1, r2, r0
 80027ea:	0949      	lsrs	r1, r1, #5
 80027ec:	2364      	movs	r3, #100	@ 0x64
 80027ee:	fb03 0311 	mls	r3, r3, r1, r0
 80027f2:	011b      	lsls	r3, r3, #4
 80027f4:	3332      	adds	r3, #50	@ 0x32
 80027f6:	fba2 2303 	umull	r2, r3, r2, r3
 80027fa:	095b      	lsrs	r3, r3, #5
 80027fc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002800:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8002804:	f003 030f 	and.w	r3, r3, #15
 8002808:	6821      	ldr	r1, [r4, #0]
 800280a:	4413      	add	r3, r2
 800280c:	608b      	str	r3, [r1, #8]
  }
}
 800280e:	bd10      	pop	{r4, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002810:	2300      	movs	r3, #0
 8002812:	1802      	adds	r2, r0, r0
 8002814:	eb43 0103 	adc.w	r1, r3, r3
 8002818:	1812      	adds	r2, r2, r0
 800281a:	f141 0100 	adc.w	r1, r1, #0
 800281e:	00c9      	lsls	r1, r1, #3
 8002820:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002824:	00d2      	lsls	r2, r2, #3
 8002826:	1810      	adds	r0, r2, r0
 8002828:	f141 0100 	adc.w	r1, r1, #0
 800282c:	6862      	ldr	r2, [r4, #4]
 800282e:	1892      	adds	r2, r2, r2
 8002830:	415b      	adcs	r3, r3
 8002832:	f7fd fed9 	bl	80005e8 <__aeabi_uldivmod>
 8002836:	4a0c      	ldr	r2, [pc, #48]	@ (8002868 <UART_SetConfig+0x10c>)
 8002838:	fba2 3100 	umull	r3, r1, r2, r0
 800283c:	0949      	lsrs	r1, r1, #5
 800283e:	2364      	movs	r3, #100	@ 0x64
 8002840:	fb03 0311 	mls	r3, r3, r1, r0
 8002844:	00db      	lsls	r3, r3, #3
 8002846:	3332      	adds	r3, #50	@ 0x32
 8002848:	fba2 2303 	umull	r2, r3, r2, r3
 800284c:	095b      	lsrs	r3, r3, #5
 800284e:	005a      	lsls	r2, r3, #1
 8002850:	f402 72f8 	and.w	r2, r2, #496	@ 0x1f0
 8002854:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8002858:	f003 0307 	and.w	r3, r3, #7
 800285c:	6821      	ldr	r1, [r4, #0]
 800285e:	4413      	add	r3, r2
 8002860:	608b      	str	r3, [r1, #8]
 8002862:	e7d4      	b.n	800280e <UART_SetConfig+0xb2>
 8002864:	40011000 	.word	0x40011000
 8002868:	51eb851f 	.word	0x51eb851f

0800286c <HAL_UART_Init>:
  if (huart == NULL)
 800286c:	b358      	cbz	r0, 80028c6 <HAL_UART_Init+0x5a>
{
 800286e:	b510      	push	{r4, lr}
 8002870:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8002872:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002876:	b30b      	cbz	r3, 80028bc <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8002878:	2324      	movs	r3, #36	@ 0x24
 800287a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UART_DISABLE(huart);
 800287e:	6822      	ldr	r2, [r4, #0]
 8002880:	68d3      	ldr	r3, [r2, #12]
 8002882:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002886:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002888:	4620      	mov	r0, r4
 800288a:	f7ff ff67 	bl	800275c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800288e:	6822      	ldr	r2, [r4, #0]
 8002890:	6913      	ldr	r3, [r2, #16]
 8002892:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8002896:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002898:	6822      	ldr	r2, [r4, #0]
 800289a:	6953      	ldr	r3, [r2, #20]
 800289c:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 80028a0:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 80028a2:	6822      	ldr	r2, [r4, #0]
 80028a4:	68d3      	ldr	r3, [r2, #12]
 80028a6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80028aa:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028ac:	2000      	movs	r0, #0
 80028ae:	6420      	str	r0, [r4, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 80028b0:	2320      	movs	r3, #32
 80028b2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80028b6:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
}
 80028ba:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80028bc:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_UART_MspInit(huart);
 80028c0:	f7ff f954 	bl	8001b6c <HAL_UART_MspInit>
 80028c4:	e7d8      	b.n	8002878 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 80028c6:	2001      	movs	r0, #1
}
 80028c8:	4770      	bx	lr

080028ca <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80028ca:	e7fe      	b.n	80028ca <NMI_Handler>

080028cc <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80028cc:	e7fe      	b.n	80028cc <HardFault_Handler>

080028ce <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80028ce:	e7fe      	b.n	80028ce <MemManage_Handler>

080028d0 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80028d0:	e7fe      	b.n	80028d0 <BusFault_Handler>

080028d2 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80028d2:	e7fe      	b.n	80028d2 <UsageFault_Handler>

080028d4 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80028d4:	4770      	bx	lr
	...

080028d8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80028d8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80028da:	4802      	ldr	r0, [pc, #8]	@ (80028e4 <TIM1_UP_TIM10_IRQHandler+0xc>)
 80028dc:	f7ff fda4 	bl	8002428 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80028e0:	bd08      	pop	{r3, pc}
 80028e2:	bf00      	nop
 80028e4:	20004694 	.word	0x20004694

080028e8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80028e8:	b570      	push	{r4, r5, r6, lr}
 80028ea:	460c      	mov	r4, r1
 80028ec:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028ee:	2500      	movs	r5, #0
 80028f0:	e006      	b.n	8002900 <_read+0x18>
  {
    *ptr++ = __io_getchar();
 80028f2:	f3af 8000 	nop.w
 80028f6:	4621      	mov	r1, r4
 80028f8:	f801 0b01 	strb.w	r0, [r1], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028fc:	3501      	adds	r5, #1
    *ptr++ = __io_getchar();
 80028fe:	460c      	mov	r4, r1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002900:	42b5      	cmp	r5, r6
 8002902:	dbf6      	blt.n	80028f2 <_read+0xa>
  }

  return len;
}
 8002904:	4630      	mov	r0, r6
 8002906:	bd70      	pop	{r4, r5, r6, pc}

08002908 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002908:	b570      	push	{r4, r5, r6, lr}
 800290a:	460c      	mov	r4, r1
 800290c:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800290e:	2500      	movs	r5, #0
 8002910:	e004      	b.n	800291c <_write+0x14>
  {
    __io_putchar(*ptr++);
 8002912:	f814 0b01 	ldrb.w	r0, [r4], #1
 8002916:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800291a:	3501      	adds	r5, #1
 800291c:	42b5      	cmp	r5, r6
 800291e:	dbf8      	blt.n	8002912 <_write+0xa>
  }
  return len;
}
 8002920:	4630      	mov	r0, r6
 8002922:	bd70      	pop	{r4, r5, r6, pc}

08002924 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8002924:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002928:	4770      	bx	lr

0800292a <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 800292a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800292e:	604b      	str	r3, [r1, #4]
  return 0;
}
 8002930:	2000      	movs	r0, #0
 8002932:	4770      	bx	lr

08002934 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8002934:	2001      	movs	r0, #1
 8002936:	4770      	bx	lr

08002938 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8002938:	2000      	movs	r0, #0
 800293a:	4770      	bx	lr

0800293c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800293c:	b510      	push	{r4, lr}
 800293e:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002940:	4a0c      	ldr	r2, [pc, #48]	@ (8002974 <_sbrk+0x38>)
 8002942:	490d      	ldr	r1, [pc, #52]	@ (8002978 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002944:	480d      	ldr	r0, [pc, #52]	@ (800297c <_sbrk+0x40>)
 8002946:	6800      	ldr	r0, [r0, #0]
 8002948:	b140      	cbz	r0, 800295c <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800294a:	480c      	ldr	r0, [pc, #48]	@ (800297c <_sbrk+0x40>)
 800294c:	6800      	ldr	r0, [r0, #0]
 800294e:	4403      	add	r3, r0
 8002950:	1a52      	subs	r2, r2, r1
 8002952:	4293      	cmp	r3, r2
 8002954:	d806      	bhi.n	8002964 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8002956:	4a09      	ldr	r2, [pc, #36]	@ (800297c <_sbrk+0x40>)
 8002958:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 800295a:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 800295c:	4807      	ldr	r0, [pc, #28]	@ (800297c <_sbrk+0x40>)
 800295e:	4c08      	ldr	r4, [pc, #32]	@ (8002980 <_sbrk+0x44>)
 8002960:	6004      	str	r4, [r0, #0]
 8002962:	e7f2      	b.n	800294a <_sbrk+0xe>
    errno = ENOMEM;
 8002964:	f001 faaa 	bl	8003ebc <__errno>
 8002968:	230c      	movs	r3, #12
 800296a:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 800296c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002970:	e7f3      	b.n	800295a <_sbrk+0x1e>
 8002972:	bf00      	nop
 8002974:	20020000 	.word	0x20020000
 8002978:	00000400 	.word	0x00000400
 800297c:	200046dc 	.word	0x200046dc
 8002980:	20004e58 	.word	0x20004e58

08002984 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002984:	4a03      	ldr	r2, [pc, #12]	@ (8002994 <SystemInit+0x10>)
 8002986:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800298a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800298e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002992:	4770      	bx	lr
 8002994:	e000ed00 	.word	0xe000ed00

08002998 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002998:	4b08      	ldr	r3, [pc, #32]	@ (80029bc <prvResetNextTaskUnblockTime+0x24>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	b923      	cbnz	r3, 80029aa <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80029a0:	4b07      	ldr	r3, [pc, #28]	@ (80029c0 <prvResetNextTaskUnblockTime+0x28>)
 80029a2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80029a6:	601a      	str	r2, [r3, #0]
 80029a8:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80029aa:	4b04      	ldr	r3, [pc, #16]	@ (80029bc <prvResetNextTaskUnblockTime+0x24>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	68db      	ldr	r3, [r3, #12]
 80029b0:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80029b2:	685a      	ldr	r2, [r3, #4]
 80029b4:	4b02      	ldr	r3, [pc, #8]	@ (80029c0 <prvResetNextTaskUnblockTime+0x28>)
 80029b6:	601a      	str	r2, [r3, #0]
	}
}
 80029b8:	4770      	bx	lr
 80029ba:	bf00      	nop
 80029bc:	20004750 	.word	0x20004750
 80029c0:	200046e8 	.word	0x200046e8

080029c4 <prvInitialiseNewTask>:
{
 80029c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80029c8:	4680      	mov	r8, r0
 80029ca:	460d      	mov	r5, r1
 80029cc:	4617      	mov	r7, r2
 80029ce:	4699      	mov	r9, r3
 80029d0:	9e08      	ldr	r6, [sp, #32]
 80029d2:	f8dd a024 	ldr.w	sl, [sp, #36]	@ 0x24
 80029d6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80029d8:	0092      	lsls	r2, r2, #2
 80029da:	21a5      	movs	r1, #165	@ 0xa5
 80029dc:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80029de:	f001 f9c1 	bl	8003d64 <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80029e2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80029e4:	f107 4280 	add.w	r2, r7, #1073741824	@ 0x40000000
 80029e8:	3a01      	subs	r2, #1
 80029ea:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80029ee:	f027 0707 	bic.w	r7, r7, #7
	if( pcName != NULL )
 80029f2:	2d00      	cmp	r5, #0
 80029f4:	d061      	beq.n	8002aba <prvInitialiseNewTask+0xf6>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80029f6:	f04f 0c00 	mov.w	ip, #0
 80029fa:	f1bc 0f0f 	cmp.w	ip, #15
 80029fe:	d809      	bhi.n	8002a14 <prvInitialiseNewTask+0x50>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002a00:	f815 300c 	ldrb.w	r3, [r5, ip]
 8002a04:	eb04 020c 	add.w	r2, r4, ip
 8002a08:	f882 3034 	strb.w	r3, [r2, #52]	@ 0x34
			if( pcName[ x ] == ( char ) 0x00 )
 8002a0c:	b113      	cbz	r3, 8002a14 <prvInitialiseNewTask+0x50>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002a0e:	f10c 0c01 	add.w	ip, ip, #1
 8002a12:	e7f2      	b.n	80029fa <prvInitialiseNewTask+0x36>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002a14:	2300      	movs	r3, #0
 8002a16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002a1a:	2e37      	cmp	r6, #55	@ 0x37
 8002a1c:	d900      	bls.n	8002a20 <prvInitialiseNewTask+0x5c>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002a1e:	2637      	movs	r6, #55	@ 0x37
	pxNewTCB->uxPriority = uxPriority;
 8002a20:	62e6      	str	r6, [r4, #44]	@ 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8002a22:	64e6      	str	r6, [r4, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8002a24:	2500      	movs	r5, #0
 8002a26:	6525      	str	r5, [r4, #80]	@ 0x50
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002a28:	1d20      	adds	r0, r4, #4
 8002a2a:	f7fe f802 	bl	8000a32 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002a2e:	f104 0018 	add.w	r0, r4, #24
 8002a32:	f7fd fffe 	bl	8000a32 <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002a36:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002a38:	f1c6 0638 	rsb	r6, r6, #56	@ 0x38
 8002a3c:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002a3e:	6264      	str	r4, [r4, #36]	@ 0x24
		pxNewTCB->ulNotifiedValue = 0;
 8002a40:	f8c4 5198 	str.w	r5, [r4, #408]	@ 0x198
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002a44:	f884 519c 	strb.w	r5, [r4, #412]	@ 0x19c
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8002a48:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8002a4c:	4629      	mov	r1, r5
 8002a4e:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002a52:	f001 f987 	bl	8003d64 <memset>
 8002a56:	4b1b      	ldr	r3, [pc, #108]	@ (8002ac4 <prvInitialiseNewTask+0x100>)
 8002a58:	65e3      	str	r3, [r4, #92]	@ 0x5c
 8002a5a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002a5e:	6622      	str	r2, [r4, #96]	@ 0x60
 8002a60:	33d0      	adds	r3, #208	@ 0xd0
 8002a62:	6663      	str	r3, [r4, #100]	@ 0x64
 8002a64:	2201      	movs	r2, #1
 8002a66:	2300      	movs	r3, #0
 8002a68:	e9c4 233c 	strd	r2, r3, [r4, #240]	@ 0xf0
 8002a6c:	f243 330e 	movw	r3, #13070	@ 0x330e
 8002a70:	f8a4 30f8 	strh.w	r3, [r4, #248]	@ 0xf8
 8002a74:	f64a 33cd 	movw	r3, #43981	@ 0xabcd
 8002a78:	f8a4 30fa 	strh.w	r3, [r4, #250]	@ 0xfa
 8002a7c:	f241 2334 	movw	r3, #4660	@ 0x1234
 8002a80:	f8a4 30fc 	strh.w	r3, [r4, #252]	@ 0xfc
 8002a84:	f24e 636d 	movw	r3, #58989	@ 0xe66d
 8002a88:	f8a4 30fe 	strh.w	r3, [r4, #254]	@ 0xfe
 8002a8c:	f64d 63ec 	movw	r3, #57068	@ 0xdeec
 8002a90:	f8a4 3100 	strh.w	r3, [r4, #256]	@ 0x100
 8002a94:	2305      	movs	r3, #5
 8002a96:	f8a4 3102 	strh.w	r3, [r4, #258]	@ 0x102
 8002a9a:	230b      	movs	r3, #11
 8002a9c:	f8a4 3104 	strh.w	r3, [r4, #260]	@ 0x104
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002aa0:	464a      	mov	r2, r9
 8002aa2:	4641      	mov	r1, r8
 8002aa4:	4638      	mov	r0, r7
 8002aa6:	f7fe f951 	bl	8000d4c <pxPortInitialiseStack>
 8002aaa:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 8002aac:	f1ba 0f00 	cmp.w	sl, #0
 8002ab0:	d001      	beq.n	8002ab6 <prvInitialiseNewTask+0xf2>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002ab2:	f8ca 4000 	str.w	r4, [sl]
}
 8002ab6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002aba:	2300      	movs	r3, #0
 8002abc:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
 8002ac0:	e7ab      	b.n	8002a1a <prvInitialiseNewTask+0x56>
 8002ac2:	bf00      	nop
 8002ac4:	20004d0c 	.word	0x20004d0c

08002ac8 <prvInitialiseTaskLists>:
{
 8002ac8:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002aca:	2400      	movs	r4, #0
 8002acc:	e007      	b.n	8002ade <prvInitialiseTaskLists+0x16>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002ace:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8002ad2:	0093      	lsls	r3, r2, #2
 8002ad4:	480e      	ldr	r0, [pc, #56]	@ (8002b10 <prvInitialiseTaskLists+0x48>)
 8002ad6:	4418      	add	r0, r3
 8002ad8:	f7fd ffa0 	bl	8000a1c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002adc:	3401      	adds	r4, #1
 8002ade:	2c37      	cmp	r4, #55	@ 0x37
 8002ae0:	d9f5      	bls.n	8002ace <prvInitialiseTaskLists+0x6>
	vListInitialise( &xDelayedTaskList1 );
 8002ae2:	4d0c      	ldr	r5, [pc, #48]	@ (8002b14 <prvInitialiseTaskLists+0x4c>)
 8002ae4:	4628      	mov	r0, r5
 8002ae6:	f7fd ff99 	bl	8000a1c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002aea:	4c0b      	ldr	r4, [pc, #44]	@ (8002b18 <prvInitialiseTaskLists+0x50>)
 8002aec:	4620      	mov	r0, r4
 8002aee:	f7fd ff95 	bl	8000a1c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002af2:	480a      	ldr	r0, [pc, #40]	@ (8002b1c <prvInitialiseTaskLists+0x54>)
 8002af4:	f7fd ff92 	bl	8000a1c <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8002af8:	4809      	ldr	r0, [pc, #36]	@ (8002b20 <prvInitialiseTaskLists+0x58>)
 8002afa:	f7fd ff8f 	bl	8000a1c <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8002afe:	4809      	ldr	r0, [pc, #36]	@ (8002b24 <prvInitialiseTaskLists+0x5c>)
 8002b00:	f7fd ff8c 	bl	8000a1c <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8002b04:	4b08      	ldr	r3, [pc, #32]	@ (8002b28 <prvInitialiseTaskLists+0x60>)
 8002b06:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002b08:	4b08      	ldr	r3, [pc, #32]	@ (8002b2c <prvInitialiseTaskLists+0x64>)
 8002b0a:	601c      	str	r4, [r3, #0]
}
 8002b0c:	bd38      	pop	{r3, r4, r5, pc}
 8002b0e:	bf00      	nop
 8002b10:	2000477c 	.word	0x2000477c
 8002b14:	20004768 	.word	0x20004768
 8002b18:	20004754 	.word	0x20004754
 8002b1c:	20004738 	.word	0x20004738
 8002b20:	20004724 	.word	0x20004724
 8002b24:	2000470c 	.word	0x2000470c
 8002b28:	20004750 	.word	0x20004750
 8002b2c:	2000474c 	.word	0x2000474c

08002b30 <prvAddNewTaskToReadyList>:
{
 8002b30:	b510      	push	{r4, lr}
 8002b32:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8002b34:	f7fe f936 	bl	8000da4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8002b38:	4a22      	ldr	r2, [pc, #136]	@ (8002bc4 <prvAddNewTaskToReadyList+0x94>)
 8002b3a:	6813      	ldr	r3, [r2, #0]
 8002b3c:	3301      	adds	r3, #1
 8002b3e:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002b40:	4b21      	ldr	r3, [pc, #132]	@ (8002bc8 <prvAddNewTaskToReadyList+0x98>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	b15b      	cbz	r3, 8002b5e <prvAddNewTaskToReadyList+0x2e>
			if( xSchedulerRunning == pdFALSE )
 8002b46:	4b21      	ldr	r3, [pc, #132]	@ (8002bcc <prvAddNewTaskToReadyList+0x9c>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	b96b      	cbnz	r3, 8002b68 <prvAddNewTaskToReadyList+0x38>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002b4c:	4b1e      	ldr	r3, [pc, #120]	@ (8002bc8 <prvAddNewTaskToReadyList+0x98>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b52:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002b54:	429a      	cmp	r2, r3
 8002b56:	d807      	bhi.n	8002b68 <prvAddNewTaskToReadyList+0x38>
					pxCurrentTCB = pxNewTCB;
 8002b58:	4b1b      	ldr	r3, [pc, #108]	@ (8002bc8 <prvAddNewTaskToReadyList+0x98>)
 8002b5a:	601c      	str	r4, [r3, #0]
 8002b5c:	e004      	b.n	8002b68 <prvAddNewTaskToReadyList+0x38>
			pxCurrentTCB = pxNewTCB;
 8002b5e:	4b1a      	ldr	r3, [pc, #104]	@ (8002bc8 <prvAddNewTaskToReadyList+0x98>)
 8002b60:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002b62:	6813      	ldr	r3, [r2, #0]
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	d029      	beq.n	8002bbc <prvAddNewTaskToReadyList+0x8c>
		uxTaskNumber++;
 8002b68:	4a19      	ldr	r2, [pc, #100]	@ (8002bd0 <prvAddNewTaskToReadyList+0xa0>)
 8002b6a:	6813      	ldr	r3, [r2, #0]
 8002b6c:	3301      	adds	r3, #1
 8002b6e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002b70:	6463      	str	r3, [r4, #68]	@ 0x44
		prvAddTaskToReadyList( pxNewTCB );
 8002b72:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8002b74:	4b17      	ldr	r3, [pc, #92]	@ (8002bd4 <prvAddNewTaskToReadyList+0xa4>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4298      	cmp	r0, r3
 8002b7a:	d901      	bls.n	8002b80 <prvAddNewTaskToReadyList+0x50>
 8002b7c:	4b15      	ldr	r3, [pc, #84]	@ (8002bd4 <prvAddNewTaskToReadyList+0xa4>)
 8002b7e:	6018      	str	r0, [r3, #0]
 8002b80:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002b84:	1d21      	adds	r1, r4, #4
 8002b86:	4b14      	ldr	r3, [pc, #80]	@ (8002bd8 <prvAddNewTaskToReadyList+0xa8>)
 8002b88:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8002b8c:	f7fd ff54 	bl	8000a38 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8002b90:	f7fe f92a 	bl	8000de8 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8002b94:	4b0d      	ldr	r3, [pc, #52]	@ (8002bcc <prvAddNewTaskToReadyList+0x9c>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	b17b      	cbz	r3, 8002bba <prvAddNewTaskToReadyList+0x8a>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002b9a:	4b0b      	ldr	r3, [pc, #44]	@ (8002bc8 <prvAddNewTaskToReadyList+0x98>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ba0:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002ba2:	429a      	cmp	r2, r3
 8002ba4:	d209      	bcs.n	8002bba <prvAddNewTaskToReadyList+0x8a>
			taskYIELD_IF_USING_PREEMPTION();
 8002ba6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8002baa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002bae:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8002bb2:	f3bf 8f4f 	dsb	sy
 8002bb6:	f3bf 8f6f 	isb	sy
}
 8002bba:	bd10      	pop	{r4, pc}
				prvInitialiseTaskLists();
 8002bbc:	f7ff ff84 	bl	8002ac8 <prvInitialiseTaskLists>
 8002bc0:	e7d2      	b.n	8002b68 <prvAddNewTaskToReadyList+0x38>
 8002bc2:	bf00      	nop
 8002bc4:	20004708 	.word	0x20004708
 8002bc8:	20004bdc 	.word	0x20004bdc
 8002bcc:	200046fc 	.word	0x200046fc
 8002bd0:	200046ec 	.word	0x200046ec
 8002bd4:	20004700 	.word	0x20004700
 8002bd8:	2000477c 	.word	0x2000477c

08002bdc <prvDeleteTCB>:
	{
 8002bdc:	b510      	push	{r4, lr}
 8002bde:	4604      	mov	r4, r0
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8002be0:	3058      	adds	r0, #88	@ 0x58
 8002be2:	f001 f8d7 	bl	8003d94 <_reclaim_reent>
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002be6:	f894 319d 	ldrb.w	r3, [r4, #413]	@ 0x19d
 8002bea:	b163      	cbz	r3, 8002c06 <prvDeleteTCB+0x2a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8002bec:	2b01      	cmp	r3, #1
 8002bee:	d011      	beq.n	8002c14 <prvDeleteTCB+0x38>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8002bf0:	2b02      	cmp	r3, #2
 8002bf2:	d00e      	beq.n	8002c12 <prvDeleteTCB+0x36>
 8002bf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002bf8:	f383 8811 	msr	BASEPRI, r3
 8002bfc:	f3bf 8f6f 	isb	sy
 8002c00:	f3bf 8f4f 	dsb	sy
 8002c04:	e7fe      	b.n	8002c04 <prvDeleteTCB+0x28>
				vPortFree( pxTCB->pxStack );
 8002c06:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8002c08:	f7fd feca 	bl	80009a0 <vPortFree>
				vPortFree( pxTCB );
 8002c0c:	4620      	mov	r0, r4
 8002c0e:	f7fd fec7 	bl	80009a0 <vPortFree>
	}
 8002c12:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
 8002c14:	4620      	mov	r0, r4
 8002c16:	f7fd fec3 	bl	80009a0 <vPortFree>
 8002c1a:	e7fa      	b.n	8002c12 <prvDeleteTCB+0x36>

08002c1c <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002c1c:	4b0f      	ldr	r3, [pc, #60]	@ (8002c5c <prvCheckTasksWaitingTermination+0x40>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	b1d3      	cbz	r3, 8002c58 <prvCheckTasksWaitingTermination+0x3c>
{
 8002c22:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
 8002c24:	f7fe f8be 	bl	8000da4 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002c28:	4b0d      	ldr	r3, [pc, #52]	@ (8002c60 <prvCheckTasksWaitingTermination+0x44>)
 8002c2a:	68db      	ldr	r3, [r3, #12]
 8002c2c:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002c2e:	1d20      	adds	r0, r4, #4
 8002c30:	f7fd ff26 	bl	8000a80 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002c34:	4a0b      	ldr	r2, [pc, #44]	@ (8002c64 <prvCheckTasksWaitingTermination+0x48>)
 8002c36:	6813      	ldr	r3, [r2, #0]
 8002c38:	3b01      	subs	r3, #1
 8002c3a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002c3c:	4a07      	ldr	r2, [pc, #28]	@ (8002c5c <prvCheckTasksWaitingTermination+0x40>)
 8002c3e:	6813      	ldr	r3, [r2, #0]
 8002c40:	3b01      	subs	r3, #1
 8002c42:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
 8002c44:	f7fe f8d0 	bl	8000de8 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8002c48:	4620      	mov	r0, r4
 8002c4a:	f7ff ffc7 	bl	8002bdc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002c4e:	4b03      	ldr	r3, [pc, #12]	@ (8002c5c <prvCheckTasksWaitingTermination+0x40>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d1e6      	bne.n	8002c24 <prvCheckTasksWaitingTermination+0x8>
}
 8002c56:	bd10      	pop	{r4, pc}
 8002c58:	4770      	bx	lr
 8002c5a:	bf00      	nop
 8002c5c:	20004720 	.word	0x20004720
 8002c60:	20004724 	.word	0x20004724
 8002c64:	20004708 	.word	0x20004708

08002c68 <prvIdleTask>:
{
 8002c68:	b508      	push	{r3, lr}
		prvCheckTasksWaitingTermination();
 8002c6a:	f7ff ffd7 	bl	8002c1c <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002c6e:	4b07      	ldr	r3, [pc, #28]	@ (8002c8c <prvIdleTask+0x24>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d9f9      	bls.n	8002c6a <prvIdleTask+0x2>
				taskYIELD();
 8002c76:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8002c7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002c7e:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8002c82:	f3bf 8f4f 	dsb	sy
 8002c86:	f3bf 8f6f 	isb	sy
 8002c8a:	e7ee      	b.n	8002c6a <prvIdleTask+0x2>
 8002c8c:	2000477c 	.word	0x2000477c

08002c90 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002c90:	b570      	push	{r4, r5, r6, lr}
 8002c92:	4604      	mov	r4, r0
 8002c94:	460d      	mov	r5, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8002c96:	4b17      	ldr	r3, [pc, #92]	@ (8002cf4 <prvAddCurrentTaskToDelayedList+0x64>)
 8002c98:	681e      	ldr	r6, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002c9a:	4b17      	ldr	r3, [pc, #92]	@ (8002cf8 <prvAddCurrentTaskToDelayedList+0x68>)
 8002c9c:	6818      	ldr	r0, [r3, #0]
 8002c9e:	3004      	adds	r0, #4
 8002ca0:	f7fd feee 	bl	8000a80 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002ca4:	f1b4 3fff 	cmp.w	r4, #4294967295	@ 0xffffffff
 8002ca8:	d00d      	beq.n	8002cc6 <prvAddCurrentTaskToDelayedList+0x36>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002caa:	4434      	add	r4, r6

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002cac:	4b12      	ldr	r3, [pc, #72]	@ (8002cf8 <prvAddCurrentTaskToDelayedList+0x68>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 8002cb2:	42a6      	cmp	r6, r4
 8002cb4:	d910      	bls.n	8002cd8 <prvAddCurrentTaskToDelayedList+0x48>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002cb6:	4b11      	ldr	r3, [pc, #68]	@ (8002cfc <prvAddCurrentTaskToDelayedList+0x6c>)
 8002cb8:	6818      	ldr	r0, [r3, #0]
 8002cba:	4b0f      	ldr	r3, [pc, #60]	@ (8002cf8 <prvAddCurrentTaskToDelayedList+0x68>)
 8002cbc:	6819      	ldr	r1, [r3, #0]
 8002cbe:	3104      	adds	r1, #4
 8002cc0:	f7fd fec5 	bl	8000a4e <vListInsert>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002cc4:	bd70      	pop	{r4, r5, r6, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002cc6:	2d00      	cmp	r5, #0
 8002cc8:	d0ef      	beq.n	8002caa <prvAddCurrentTaskToDelayedList+0x1a>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002cca:	4b0b      	ldr	r3, [pc, #44]	@ (8002cf8 <prvAddCurrentTaskToDelayedList+0x68>)
 8002ccc:	6819      	ldr	r1, [r3, #0]
 8002cce:	3104      	adds	r1, #4
 8002cd0:	480b      	ldr	r0, [pc, #44]	@ (8002d00 <prvAddCurrentTaskToDelayedList+0x70>)
 8002cd2:	f7fd feb1 	bl	8000a38 <vListInsertEnd>
 8002cd6:	e7f5      	b.n	8002cc4 <prvAddCurrentTaskToDelayedList+0x34>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002cd8:	4b0a      	ldr	r3, [pc, #40]	@ (8002d04 <prvAddCurrentTaskToDelayedList+0x74>)
 8002cda:	6818      	ldr	r0, [r3, #0]
 8002cdc:	4b06      	ldr	r3, [pc, #24]	@ (8002cf8 <prvAddCurrentTaskToDelayedList+0x68>)
 8002cde:	6819      	ldr	r1, [r3, #0]
 8002ce0:	3104      	adds	r1, #4
 8002ce2:	f7fd feb4 	bl	8000a4e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002ce6:	4b08      	ldr	r3, [pc, #32]	@ (8002d08 <prvAddCurrentTaskToDelayedList+0x78>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	42a3      	cmp	r3, r4
 8002cec:	d9ea      	bls.n	8002cc4 <prvAddCurrentTaskToDelayedList+0x34>
					xNextTaskUnblockTime = xTimeToWake;
 8002cee:	4b06      	ldr	r3, [pc, #24]	@ (8002d08 <prvAddCurrentTaskToDelayedList+0x78>)
 8002cf0:	601c      	str	r4, [r3, #0]
}
 8002cf2:	e7e7      	b.n	8002cc4 <prvAddCurrentTaskToDelayedList+0x34>
 8002cf4:	20004704 	.word	0x20004704
 8002cf8:	20004bdc 	.word	0x20004bdc
 8002cfc:	2000474c 	.word	0x2000474c
 8002d00:	2000470c 	.word	0x2000470c
 8002d04:	20004750 	.word	0x20004750
 8002d08:	200046e8 	.word	0x200046e8

08002d0c <xTaskCreateStatic>:
	{
 8002d0c:	b530      	push	{r4, r5, lr}
 8002d0e:	b087      	sub	sp, #28
 8002d10:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
		configASSERT( puxStackBuffer != NULL );
 8002d12:	b18c      	cbz	r4, 8002d38 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8002d14:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8002d16:	b1c5      	cbz	r5, 8002d4a <xTaskCreateStatic+0x3e>
			volatile size_t xSize = sizeof( StaticTask_t );
 8002d18:	f44f 75d0 	mov.w	r5, #416	@ 0x1a0
 8002d1c:	9504      	str	r5, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002d1e:	9d04      	ldr	r5, [sp, #16]
 8002d20:	f5b5 7fd0 	cmp.w	r5, #416	@ 0x1a0
 8002d24:	d01a      	beq.n	8002d5c <xTaskCreateStatic+0x50>
 8002d26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d2a:	f383 8811 	msr	BASEPRI, r3
 8002d2e:	f3bf 8f6f 	isb	sy
 8002d32:	f3bf 8f4f 	dsb	sy
 8002d36:	e7fe      	b.n	8002d36 <xTaskCreateStatic+0x2a>
 8002d38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d3c:	f383 8811 	msr	BASEPRI, r3
 8002d40:	f3bf 8f6f 	isb	sy
 8002d44:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 8002d48:	e7fe      	b.n	8002d48 <xTaskCreateStatic+0x3c>
 8002d4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d4e:	f383 8811 	msr	BASEPRI, r3
 8002d52:	f3bf 8f6f 	isb	sy
 8002d56:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 8002d5a:	e7fe      	b.n	8002d5a <xTaskCreateStatic+0x4e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8002d5c:	9d04      	ldr	r5, [sp, #16]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002d5e:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8002d60:	632c      	str	r4, [r5, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002d62:	2402      	movs	r4, #2
 8002d64:	f885 419d 	strb.w	r4, [r5, #413]	@ 0x19d
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002d68:	2400      	movs	r4, #0
 8002d6a:	9403      	str	r4, [sp, #12]
 8002d6c:	9502      	str	r5, [sp, #8]
 8002d6e:	ac05      	add	r4, sp, #20
 8002d70:	9401      	str	r4, [sp, #4]
 8002d72:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8002d74:	9400      	str	r4, [sp, #0]
 8002d76:	f7ff fe25 	bl	80029c4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002d7a:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8002d7c:	f7ff fed8 	bl	8002b30 <prvAddNewTaskToReadyList>
	}
 8002d80:	9805      	ldr	r0, [sp, #20]
 8002d82:	b007      	add	sp, #28
 8002d84:	bd30      	pop	{r4, r5, pc}

08002d86 <xTaskCreate>:
	{
 8002d86:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002d8a:	b085      	sub	sp, #20
 8002d8c:	4607      	mov	r7, r0
 8002d8e:	4688      	mov	r8, r1
 8002d90:	4614      	mov	r4, r2
 8002d92:	461e      	mov	r6, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002d94:	0090      	lsls	r0, r2, #2
 8002d96:	f7fd fd81 	bl	800089c <pvPortMalloc>
			if( pxStack != NULL )
 8002d9a:	b310      	cbz	r0, 8002de2 <xTaskCreate+0x5c>
 8002d9c:	4681      	mov	r9, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002d9e:	f44f 70d0 	mov.w	r0, #416	@ 0x1a0
 8002da2:	f7fd fd7b 	bl	800089c <pvPortMalloc>
				if( pxNewTCB != NULL )
 8002da6:	4605      	mov	r5, r0
 8002da8:	b1a8      	cbz	r0, 8002dd6 <xTaskCreate+0x50>
					pxNewTCB->pxStack = pxStack;
 8002daa:	f8c0 9030 	str.w	r9, [r0, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002dae:	2300      	movs	r3, #0
 8002db0:	f880 319d 	strb.w	r3, [r0, #413]	@ 0x19d
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002db4:	9303      	str	r3, [sp, #12]
 8002db6:	9002      	str	r0, [sp, #8]
 8002db8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002dba:	9301      	str	r3, [sp, #4]
 8002dbc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8002dbe:	9300      	str	r3, [sp, #0]
 8002dc0:	4633      	mov	r3, r6
 8002dc2:	4622      	mov	r2, r4
 8002dc4:	4641      	mov	r1, r8
 8002dc6:	4638      	mov	r0, r7
 8002dc8:	f7ff fdfc 	bl	80029c4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002dcc:	4628      	mov	r0, r5
 8002dce:	f7ff feaf 	bl	8002b30 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002dd2:	2001      	movs	r0, #1
 8002dd4:	e007      	b.n	8002de6 <xTaskCreate+0x60>
					vPortFree( pxStack );
 8002dd6:	4648      	mov	r0, r9
 8002dd8:	f7fd fde2 	bl	80009a0 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002ddc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002de0:	e001      	b.n	8002de6 <xTaskCreate+0x60>
 8002de2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
	}
 8002de6:	b005      	add	sp, #20
 8002de8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08002dec <vTaskStartScheduler>:
{
 8002dec:	b510      	push	{r4, lr}
 8002dee:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002df0:	2400      	movs	r4, #0
 8002df2:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8002df4:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002df6:	aa07      	add	r2, sp, #28
 8002df8:	a906      	add	r1, sp, #24
 8002dfa:	a805      	add	r0, sp, #20
 8002dfc:	f7fd fcd2 	bl	80007a4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002e00:	9b05      	ldr	r3, [sp, #20]
 8002e02:	9302      	str	r3, [sp, #8]
 8002e04:	9b06      	ldr	r3, [sp, #24]
 8002e06:	9301      	str	r3, [sp, #4]
 8002e08:	9400      	str	r4, [sp, #0]
 8002e0a:	4623      	mov	r3, r4
 8002e0c:	9a07      	ldr	r2, [sp, #28]
 8002e0e:	491a      	ldr	r1, [pc, #104]	@ (8002e78 <vTaskStartScheduler+0x8c>)
 8002e10:	481a      	ldr	r0, [pc, #104]	@ (8002e7c <vTaskStartScheduler+0x90>)
 8002e12:	f7ff ff7b 	bl	8002d0c <xTaskCreateStatic>
 8002e16:	4b1a      	ldr	r3, [pc, #104]	@ (8002e80 <vTaskStartScheduler+0x94>)
 8002e18:	6018      	str	r0, [r3, #0]
		if( xIdleTaskHandle != NULL )
 8002e1a:	b1e8      	cbz	r0, 8002e58 <vTaskStartScheduler+0x6c>
			xReturn = xTimerCreateTimerTask();
 8002e1c:	f000 fbb0 	bl	8003580 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8002e20:	2801      	cmp	r0, #1
 8002e22:	d11a      	bne.n	8002e5a <vTaskStartScheduler+0x6e>
 8002e24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e28:	f383 8811 	msr	BASEPRI, r3
 8002e2c:	f3bf 8f6f 	isb	sy
 8002e30:	f3bf 8f4f 	dsb	sy
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8002e34:	4b13      	ldr	r3, [pc, #76]	@ (8002e84 <vTaskStartScheduler+0x98>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	3358      	adds	r3, #88	@ 0x58
 8002e3a:	4a13      	ldr	r2, [pc, #76]	@ (8002e88 <vTaskStartScheduler+0x9c>)
 8002e3c:	6013      	str	r3, [r2, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 8002e3e:	4b13      	ldr	r3, [pc, #76]	@ (8002e8c <vTaskStartScheduler+0xa0>)
 8002e40:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002e44:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002e46:	4b12      	ldr	r3, [pc, #72]	@ (8002e90 <vTaskStartScheduler+0xa4>)
 8002e48:	2201      	movs	r2, #1
 8002e4a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002e4c:	4b11      	ldr	r3, [pc, #68]	@ (8002e94 <vTaskStartScheduler+0xa8>)
 8002e4e:	2200      	movs	r2, #0
 8002e50:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 8002e52:	f7fe f841 	bl	8000ed8 <xPortStartScheduler>
		}
 8002e56:	e003      	b.n	8002e60 <vTaskStartScheduler+0x74>
			xReturn = pdFAIL;
 8002e58:	2000      	movs	r0, #0
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002e5a:	f1b0 3fff 	cmp.w	r0, #4294967295	@ 0xffffffff
 8002e5e:	d001      	beq.n	8002e64 <vTaskStartScheduler+0x78>
}
 8002e60:	b008      	add	sp, #32
 8002e62:	bd10      	pop	{r4, pc}
 8002e64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e68:	f383 8811 	msr	BASEPRI, r3
 8002e6c:	f3bf 8f6f 	isb	sy
 8002e70:	f3bf 8f4f 	dsb	sy
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002e74:	e7fe      	b.n	8002e74 <vTaskStartScheduler+0x88>
 8002e76:	bf00      	nop
 8002e78:	08004cc0 	.word	0x08004cc0
 8002e7c:	08002c69 	.word	0x08002c69
 8002e80:	200046e4 	.word	0x200046e4
 8002e84:	20004bdc 	.word	0x20004bdc
 8002e88:	2000001c 	.word	0x2000001c
 8002e8c:	200046e8 	.word	0x200046e8
 8002e90:	200046fc 	.word	0x200046fc
 8002e94:	20004704 	.word	0x20004704

08002e98 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8002e98:	4a02      	ldr	r2, [pc, #8]	@ (8002ea4 <vTaskSuspendAll+0xc>)
 8002e9a:	6813      	ldr	r3, [r2, #0]
 8002e9c:	3301      	adds	r3, #1
 8002e9e:	6013      	str	r3, [r2, #0]
}
 8002ea0:	4770      	bx	lr
 8002ea2:	bf00      	nop
 8002ea4:	200046e0 	.word	0x200046e0

08002ea8 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8002ea8:	4b01      	ldr	r3, [pc, #4]	@ (8002eb0 <xTaskGetTickCount+0x8>)
 8002eaa:	6818      	ldr	r0, [r3, #0]
}
 8002eac:	4770      	bx	lr
 8002eae:	bf00      	nop
 8002eb0:	20004704 	.word	0x20004704

08002eb4 <xTaskIncrementTick>:
{
 8002eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002eb6:	4b3a      	ldr	r3, [pc, #232]	@ (8002fa0 <xTaskIncrementTick+0xec>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d169      	bne.n	8002f92 <xTaskIncrementTick+0xde>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002ebe:	4b39      	ldr	r3, [pc, #228]	@ (8002fa4 <xTaskIncrementTick+0xf0>)
 8002ec0:	681d      	ldr	r5, [r3, #0]
 8002ec2:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 8002ec4:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002ec6:	b9c5      	cbnz	r5, 8002efa <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 8002ec8:	4b37      	ldr	r3, [pc, #220]	@ (8002fa8 <xTaskIncrementTick+0xf4>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	b143      	cbz	r3, 8002ee2 <xTaskIncrementTick+0x2e>
 8002ed0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ed4:	f383 8811 	msr	BASEPRI, r3
 8002ed8:	f3bf 8f6f 	isb	sy
 8002edc:	f3bf 8f4f 	dsb	sy
 8002ee0:	e7fe      	b.n	8002ee0 <xTaskIncrementTick+0x2c>
 8002ee2:	4a31      	ldr	r2, [pc, #196]	@ (8002fa8 <xTaskIncrementTick+0xf4>)
 8002ee4:	6811      	ldr	r1, [r2, #0]
 8002ee6:	4b31      	ldr	r3, [pc, #196]	@ (8002fac <xTaskIncrementTick+0xf8>)
 8002ee8:	6818      	ldr	r0, [r3, #0]
 8002eea:	6010      	str	r0, [r2, #0]
 8002eec:	6019      	str	r1, [r3, #0]
 8002eee:	4a30      	ldr	r2, [pc, #192]	@ (8002fb0 <xTaskIncrementTick+0xfc>)
 8002ef0:	6813      	ldr	r3, [r2, #0]
 8002ef2:	3301      	adds	r3, #1
 8002ef4:	6013      	str	r3, [r2, #0]
 8002ef6:	f7ff fd4f 	bl	8002998 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002efa:	4b2e      	ldr	r3, [pc, #184]	@ (8002fb4 <xTaskIncrementTick+0x100>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	42ab      	cmp	r3, r5
 8002f00:	d93d      	bls.n	8002f7e <xTaskIncrementTick+0xca>
BaseType_t xSwitchRequired = pdFALSE;
 8002f02:	2700      	movs	r7, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002f04:	4b2c      	ldr	r3, [pc, #176]	@ (8002fb8 <xTaskIncrementTick+0x104>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f0a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002f0e:	009a      	lsls	r2, r3, #2
 8002f10:	4b2a      	ldr	r3, [pc, #168]	@ (8002fbc <xTaskIncrementTick+0x108>)
 8002f12:	589b      	ldr	r3, [r3, r2]
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d900      	bls.n	8002f1a <xTaskIncrementTick+0x66>
				xSwitchRequired = pdTRUE;
 8002f18:	2701      	movs	r7, #1
			if( xYieldPending != pdFALSE )
 8002f1a:	4b29      	ldr	r3, [pc, #164]	@ (8002fc0 <xTaskIncrementTick+0x10c>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d03c      	beq.n	8002f9c <xTaskIncrementTick+0xe8>
				xSwitchRequired = pdTRUE;
 8002f22:	2701      	movs	r7, #1
	return xSwitchRequired;
 8002f24:	e03a      	b.n	8002f9c <xTaskIncrementTick+0xe8>
							xSwitchRequired = pdTRUE;
 8002f26:	2701      	movs	r7, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002f28:	4b1f      	ldr	r3, [pc, #124]	@ (8002fa8 <xTaskIncrementTick+0xf4>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	b343      	cbz	r3, 8002f82 <xTaskIncrementTick+0xce>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002f30:	4b1d      	ldr	r3, [pc, #116]	@ (8002fa8 <xTaskIncrementTick+0xf4>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	68db      	ldr	r3, [r3, #12]
 8002f36:	68dc      	ldr	r4, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002f38:	6863      	ldr	r3, [r4, #4]
					if( xConstTickCount < xItemValue )
 8002f3a:	429d      	cmp	r5, r3
 8002f3c:	d326      	bcc.n	8002f8c <xTaskIncrementTick+0xd8>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002f3e:	1d26      	adds	r6, r4, #4
 8002f40:	4630      	mov	r0, r6
 8002f42:	f7fd fd9d 	bl	8000a80 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002f46:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002f48:	b11b      	cbz	r3, 8002f52 <xTaskIncrementTick+0x9e>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002f4a:	f104 0018 	add.w	r0, r4, #24
 8002f4e:	f7fd fd97 	bl	8000a80 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002f52:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002f54:	4a1b      	ldr	r2, [pc, #108]	@ (8002fc4 <xTaskIncrementTick+0x110>)
 8002f56:	6812      	ldr	r2, [r2, #0]
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d901      	bls.n	8002f60 <xTaskIncrementTick+0xac>
 8002f5c:	4a19      	ldr	r2, [pc, #100]	@ (8002fc4 <xTaskIncrementTick+0x110>)
 8002f5e:	6013      	str	r3, [r2, #0]
 8002f60:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002f64:	009a      	lsls	r2, r3, #2
 8002f66:	4631      	mov	r1, r6
 8002f68:	4814      	ldr	r0, [pc, #80]	@ (8002fbc <xTaskIncrementTick+0x108>)
 8002f6a:	4410      	add	r0, r2
 8002f6c:	f7fd fd64 	bl	8000a38 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002f70:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8002f72:	4b11      	ldr	r3, [pc, #68]	@ (8002fb8 <xTaskIncrementTick+0x104>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f78:	429a      	cmp	r2, r3
 8002f7a:	d2d4      	bcs.n	8002f26 <xTaskIncrementTick+0x72>
 8002f7c:	e7d4      	b.n	8002f28 <xTaskIncrementTick+0x74>
BaseType_t xSwitchRequired = pdFALSE;
 8002f7e:	2700      	movs	r7, #0
 8002f80:	e7d2      	b.n	8002f28 <xTaskIncrementTick+0x74>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002f82:	4b0c      	ldr	r3, [pc, #48]	@ (8002fb4 <xTaskIncrementTick+0x100>)
 8002f84:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002f88:	601a      	str	r2, [r3, #0]
					break;
 8002f8a:	e7bb      	b.n	8002f04 <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
 8002f8c:	4a09      	ldr	r2, [pc, #36]	@ (8002fb4 <xTaskIncrementTick+0x100>)
 8002f8e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002f90:	e7b8      	b.n	8002f04 <xTaskIncrementTick+0x50>
		++xPendedTicks;
 8002f92:	4a0d      	ldr	r2, [pc, #52]	@ (8002fc8 <xTaskIncrementTick+0x114>)
 8002f94:	6813      	ldr	r3, [r2, #0]
 8002f96:	3301      	adds	r3, #1
 8002f98:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8002f9a:	2700      	movs	r7, #0
}
 8002f9c:	4638      	mov	r0, r7
 8002f9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002fa0:	200046e0 	.word	0x200046e0
 8002fa4:	20004704 	.word	0x20004704
 8002fa8:	20004750 	.word	0x20004750
 8002fac:	2000474c 	.word	0x2000474c
 8002fb0:	200046f0 	.word	0x200046f0
 8002fb4:	200046e8 	.word	0x200046e8
 8002fb8:	20004bdc 	.word	0x20004bdc
 8002fbc:	2000477c 	.word	0x2000477c
 8002fc0:	200046f4 	.word	0x200046f4
 8002fc4:	20004700 	.word	0x20004700
 8002fc8:	200046f8 	.word	0x200046f8

08002fcc <xTaskResumeAll>:
{
 8002fcc:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
 8002fce:	4b35      	ldr	r3, [pc, #212]	@ (80030a4 <xTaskResumeAll+0xd8>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	b943      	cbnz	r3, 8002fe6 <xTaskResumeAll+0x1a>
 8002fd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fd8:	f383 8811 	msr	BASEPRI, r3
 8002fdc:	f3bf 8f6f 	isb	sy
 8002fe0:	f3bf 8f4f 	dsb	sy
 8002fe4:	e7fe      	b.n	8002fe4 <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
 8002fe6:	f7fd fedd 	bl	8000da4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8002fea:	4b2e      	ldr	r3, [pc, #184]	@ (80030a4 <xTaskResumeAll+0xd8>)
 8002fec:	681a      	ldr	r2, [r3, #0]
 8002fee:	3a01      	subs	r2, #1
 8002ff0:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d14f      	bne.n	8003098 <xTaskResumeAll+0xcc>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002ff8:	4b2b      	ldr	r3, [pc, #172]	@ (80030a8 <xTaskResumeAll+0xdc>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	b90b      	cbnz	r3, 8003002 <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 8002ffe:	2400      	movs	r4, #0
 8003000:	e04b      	b.n	800309a <xTaskResumeAll+0xce>
TCB_t *pxTCB = NULL;
 8003002:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003004:	4b29      	ldr	r3, [pc, #164]	@ (80030ac <xTaskResumeAll+0xe0>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	b31b      	cbz	r3, 8003052 <xTaskResumeAll+0x86>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800300a:	4b28      	ldr	r3, [pc, #160]	@ (80030ac <xTaskResumeAll+0xe0>)
 800300c:	68db      	ldr	r3, [r3, #12]
 800300e:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003010:	f104 0018 	add.w	r0, r4, #24
 8003014:	f7fd fd34 	bl	8000a80 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003018:	1d25      	adds	r5, r4, #4
 800301a:	4628      	mov	r0, r5
 800301c:	f7fd fd30 	bl	8000a80 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003020:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8003022:	4b23      	ldr	r3, [pc, #140]	@ (80030b0 <xTaskResumeAll+0xe4>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4298      	cmp	r0, r3
 8003028:	d901      	bls.n	800302e <xTaskResumeAll+0x62>
 800302a:	4b21      	ldr	r3, [pc, #132]	@ (80030b0 <xTaskResumeAll+0xe4>)
 800302c:	6018      	str	r0, [r3, #0]
 800302e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003032:	4629      	mov	r1, r5
 8003034:	4b1f      	ldr	r3, [pc, #124]	@ (80030b4 <xTaskResumeAll+0xe8>)
 8003036:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800303a:	f7fd fcfd 	bl	8000a38 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800303e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8003040:	4b1d      	ldr	r3, [pc, #116]	@ (80030b8 <xTaskResumeAll+0xec>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003046:	429a      	cmp	r2, r3
 8003048:	d3dc      	bcc.n	8003004 <xTaskResumeAll+0x38>
						xYieldPending = pdTRUE;
 800304a:	4b1c      	ldr	r3, [pc, #112]	@ (80030bc <xTaskResumeAll+0xf0>)
 800304c:	2201      	movs	r2, #1
 800304e:	601a      	str	r2, [r3, #0]
 8003050:	e7d8      	b.n	8003004 <xTaskResumeAll+0x38>
				if( pxTCB != NULL )
 8003052:	b10c      	cbz	r4, 8003058 <xTaskResumeAll+0x8c>
					prvResetNextTaskUnblockTime();
 8003054:	f7ff fca0 	bl	8002998 <prvResetNextTaskUnblockTime>
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003058:	4b19      	ldr	r3, [pc, #100]	@ (80030c0 <xTaskResumeAll+0xf4>)
 800305a:	681c      	ldr	r4, [r3, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 800305c:	b984      	cbnz	r4, 8003080 <xTaskResumeAll+0xb4>
				if( xYieldPending != pdFALSE )
 800305e:	4b17      	ldr	r3, [pc, #92]	@ (80030bc <xTaskResumeAll+0xf0>)
 8003060:	681c      	ldr	r4, [r3, #0]
 8003062:	b1d4      	cbz	r4, 800309a <xTaskResumeAll+0xce>
					taskYIELD_IF_USING_PREEMPTION();
 8003064:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8003068:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800306c:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8003070:	f3bf 8f4f 	dsb	sy
 8003074:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8003078:	2401      	movs	r4, #1
 800307a:	e00e      	b.n	800309a <xTaskResumeAll+0xce>
						} while( xPendedCounts > ( TickType_t ) 0U );
 800307c:	3c01      	subs	r4, #1
 800307e:	d007      	beq.n	8003090 <xTaskResumeAll+0xc4>
							if( xTaskIncrementTick() != pdFALSE )
 8003080:	f7ff ff18 	bl	8002eb4 <xTaskIncrementTick>
 8003084:	2800      	cmp	r0, #0
 8003086:	d0f9      	beq.n	800307c <xTaskResumeAll+0xb0>
								xYieldPending = pdTRUE;
 8003088:	4b0c      	ldr	r3, [pc, #48]	@ (80030bc <xTaskResumeAll+0xf0>)
 800308a:	2201      	movs	r2, #1
 800308c:	601a      	str	r2, [r3, #0]
 800308e:	e7f5      	b.n	800307c <xTaskResumeAll+0xb0>
						xPendedTicks = 0;
 8003090:	4b0b      	ldr	r3, [pc, #44]	@ (80030c0 <xTaskResumeAll+0xf4>)
 8003092:	2200      	movs	r2, #0
 8003094:	601a      	str	r2, [r3, #0]
 8003096:	e7e2      	b.n	800305e <xTaskResumeAll+0x92>
BaseType_t xAlreadyYielded = pdFALSE;
 8003098:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800309a:	f7fd fea5 	bl	8000de8 <vPortExitCritical>
}
 800309e:	4620      	mov	r0, r4
 80030a0:	bd38      	pop	{r3, r4, r5, pc}
 80030a2:	bf00      	nop
 80030a4:	200046e0 	.word	0x200046e0
 80030a8:	20004708 	.word	0x20004708
 80030ac:	20004738 	.word	0x20004738
 80030b0:	20004700 	.word	0x20004700
 80030b4:	2000477c 	.word	0x2000477c
 80030b8:	20004bdc 	.word	0x20004bdc
 80030bc:	200046f4 	.word	0x200046f4
 80030c0:	200046f8 	.word	0x200046f8

080030c4 <vTaskDelayUntil>:
	{
 80030c4:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxPreviousWakeTime );
 80030c6:	b158      	cbz	r0, 80030e0 <vTaskDelayUntil+0x1c>
 80030c8:	460c      	mov	r4, r1
 80030ca:	4605      	mov	r5, r0
		configASSERT( ( xTimeIncrement > 0U ) );
 80030cc:	b989      	cbnz	r1, 80030f2 <vTaskDelayUntil+0x2e>
 80030ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030d2:	f383 8811 	msr	BASEPRI, r3
 80030d6:	f3bf 8f6f 	isb	sy
 80030da:	f3bf 8f4f 	dsb	sy
 80030de:	e7fe      	b.n	80030de <vTaskDelayUntil+0x1a>
 80030e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030e4:	f383 8811 	msr	BASEPRI, r3
 80030e8:	f3bf 8f6f 	isb	sy
 80030ec:	f3bf 8f4f 	dsb	sy
		configASSERT( pxPreviousWakeTime );
 80030f0:	e7fe      	b.n	80030f0 <vTaskDelayUntil+0x2c>
		configASSERT( uxSchedulerSuspended == 0 );
 80030f2:	4b1b      	ldr	r3, [pc, #108]	@ (8003160 <vTaskDelayUntil+0x9c>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	b143      	cbz	r3, 800310a <vTaskDelayUntil+0x46>
 80030f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030fc:	f383 8811 	msr	BASEPRI, r3
 8003100:	f3bf 8f6f 	isb	sy
 8003104:	f3bf 8f4f 	dsb	sy
 8003108:	e7fe      	b.n	8003108 <vTaskDelayUntil+0x44>
		vTaskSuspendAll();
 800310a:	f7ff fec5 	bl	8002e98 <vTaskSuspendAll>
			const TickType_t xConstTickCount = xTickCount;
 800310e:	4b15      	ldr	r3, [pc, #84]	@ (8003164 <vTaskDelayUntil+0xa0>)
 8003110:	6818      	ldr	r0, [r3, #0]
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8003112:	682b      	ldr	r3, [r5, #0]
 8003114:	441c      	add	r4, r3
			if( xConstTickCount < *pxPreviousWakeTime )
 8003116:	4283      	cmp	r3, r0
 8003118:	d909      	bls.n	800312e <vTaskDelayUntil+0x6a>
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800311a:	42a3      	cmp	r3, r4
 800311c:	d801      	bhi.n	8003122 <vTaskDelayUntil+0x5e>
			*pxPreviousWakeTime = xTimeToWake;
 800311e:	602c      	str	r4, [r5, #0]
			if( xShouldDelay != pdFALSE )
 8003120:	e00e      	b.n	8003140 <vTaskDelayUntil+0x7c>
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8003122:	42a0      	cmp	r0, r4
 8003124:	d301      	bcc.n	800312a <vTaskDelayUntil+0x66>
			*pxPreviousWakeTime = xTimeToWake;
 8003126:	602c      	str	r4, [r5, #0]
			if( xShouldDelay != pdFALSE )
 8003128:	e00a      	b.n	8003140 <vTaskDelayUntil+0x7c>
			*pxPreviousWakeTime = xTimeToWake;
 800312a:	602c      	str	r4, [r5, #0]
			if( xShouldDelay != pdFALSE )
 800312c:	e004      	b.n	8003138 <vTaskDelayUntil+0x74>
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800312e:	42a3      	cmp	r3, r4
 8003130:	d801      	bhi.n	8003136 <vTaskDelayUntil+0x72>
 8003132:	42a0      	cmp	r0, r4
 8003134:	d212      	bcs.n	800315c <vTaskDelayUntil+0x98>
			*pxPreviousWakeTime = xTimeToWake;
 8003136:	602c      	str	r4, [r5, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8003138:	2100      	movs	r1, #0
 800313a:	1a20      	subs	r0, r4, r0
 800313c:	f7ff fda8 	bl	8002c90 <prvAddCurrentTaskToDelayedList>
		xAlreadyYielded = xTaskResumeAll();
 8003140:	f7ff ff44 	bl	8002fcc <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8003144:	b948      	cbnz	r0, 800315a <vTaskDelayUntil+0x96>
			portYIELD_WITHIN_API();
 8003146:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800314a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800314e:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8003152:	f3bf 8f4f 	dsb	sy
 8003156:	f3bf 8f6f 	isb	sy
	}
 800315a:	bd38      	pop	{r3, r4, r5, pc}
			*pxPreviousWakeTime = xTimeToWake;
 800315c:	602c      	str	r4, [r5, #0]
			if( xShouldDelay != pdFALSE )
 800315e:	e7ef      	b.n	8003140 <vTaskDelayUntil+0x7c>
 8003160:	200046e0 	.word	0x200046e0
 8003164:	20004704 	.word	0x20004704

08003168 <vTaskDelay>:
	{
 8003168:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 800316a:	b1a8      	cbz	r0, 8003198 <vTaskDelay+0x30>
 800316c:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
 800316e:	4b10      	ldr	r3, [pc, #64]	@ (80031b0 <vTaskDelay+0x48>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	b143      	cbz	r3, 8003186 <vTaskDelay+0x1e>
 8003174:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003178:	f383 8811 	msr	BASEPRI, r3
 800317c:	f3bf 8f6f 	isb	sy
 8003180:	f3bf 8f4f 	dsb	sy
 8003184:	e7fe      	b.n	8003184 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8003186:	f7ff fe87 	bl	8002e98 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800318a:	2100      	movs	r1, #0
 800318c:	4620      	mov	r0, r4
 800318e:	f7ff fd7f 	bl	8002c90 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8003192:	f7ff ff1b 	bl	8002fcc <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8003196:	b948      	cbnz	r0, 80031ac <vTaskDelay+0x44>
			portYIELD_WITHIN_API();
 8003198:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800319c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80031a0:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80031a4:	f3bf 8f4f 	dsb	sy
 80031a8:	f3bf 8f6f 	isb	sy
	}
 80031ac:	bd10      	pop	{r4, pc}
 80031ae:	bf00      	nop
 80031b0:	200046e0 	.word	0x200046e0

080031b4 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80031b4:	4b22      	ldr	r3, [pc, #136]	@ (8003240 <vTaskSwitchContext+0x8c>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	b11b      	cbz	r3, 80031c2 <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 80031ba:	4b22      	ldr	r3, [pc, #136]	@ (8003244 <vTaskSwitchContext+0x90>)
 80031bc:	2201      	movs	r2, #1
 80031be:	601a      	str	r2, [r3, #0]
 80031c0:	4770      	bx	lr
		xYieldPending = pdFALSE;
 80031c2:	4b20      	ldr	r3, [pc, #128]	@ (8003244 <vTaskSwitchContext+0x90>)
 80031c4:	2200      	movs	r2, #0
 80031c6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80031c8:	4b1f      	ldr	r3, [pc, #124]	@ (8003248 <vTaskSwitchContext+0x94>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 80031d0:	008a      	lsls	r2, r1, #2
 80031d2:	491e      	ldr	r1, [pc, #120]	@ (800324c <vTaskSwitchContext+0x98>)
 80031d4:	588a      	ldr	r2, [r1, r2]
 80031d6:	b95a      	cbnz	r2, 80031f0 <vTaskSwitchContext+0x3c>
 80031d8:	b10b      	cbz	r3, 80031de <vTaskSwitchContext+0x2a>
 80031da:	3b01      	subs	r3, #1
 80031dc:	e7f6      	b.n	80031cc <vTaskSwitchContext+0x18>
 80031de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031e2:	f383 8811 	msr	BASEPRI, r3
 80031e6:	f3bf 8f6f 	isb	sy
 80031ea:	f3bf 8f4f 	dsb	sy
 80031ee:	e7fe      	b.n	80031ee <vTaskSwitchContext+0x3a>
 80031f0:	4608      	mov	r0, r1
 80031f2:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 80031f6:	008a      	lsls	r2, r1, #2
 80031f8:	4402      	add	r2, r0
 80031fa:	6851      	ldr	r1, [r2, #4]
 80031fc:	6849      	ldr	r1, [r1, #4]
 80031fe:	6051      	str	r1, [r2, #4]
 8003200:	eb03 0c83 	add.w	ip, r3, r3, lsl #2
 8003204:	ea4f 028c 	mov.w	r2, ip, lsl #2
 8003208:	3208      	adds	r2, #8
 800320a:	4402      	add	r2, r0
 800320c:	4291      	cmp	r1, r2
 800320e:	d00f      	beq.n	8003230 <vTaskSwitchContext+0x7c>
 8003210:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8003214:	0091      	lsls	r1, r2, #2
 8003216:	4a0d      	ldr	r2, [pc, #52]	@ (800324c <vTaskSwitchContext+0x98>)
 8003218:	440a      	add	r2, r1
 800321a:	6852      	ldr	r2, [r2, #4]
 800321c:	68d1      	ldr	r1, [r2, #12]
 800321e:	4a0c      	ldr	r2, [pc, #48]	@ (8003250 <vTaskSwitchContext+0x9c>)
 8003220:	6011      	str	r1, [r2, #0]
 8003222:	4909      	ldr	r1, [pc, #36]	@ (8003248 <vTaskSwitchContext+0x94>)
 8003224:	600b      	str	r3, [r1, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003226:	6813      	ldr	r3, [r2, #0]
 8003228:	3358      	adds	r3, #88	@ 0x58
 800322a:	4a0a      	ldr	r2, [pc, #40]	@ (8003254 <vTaskSwitchContext+0xa0>)
 800322c:	6013      	str	r3, [r2, #0]
}
 800322e:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003230:	6848      	ldr	r0, [r1, #4]
 8003232:	4662      	mov	r2, ip
 8003234:	0091      	lsls	r1, r2, #2
 8003236:	4a05      	ldr	r2, [pc, #20]	@ (800324c <vTaskSwitchContext+0x98>)
 8003238:	440a      	add	r2, r1
 800323a:	6050      	str	r0, [r2, #4]
 800323c:	e7e8      	b.n	8003210 <vTaskSwitchContext+0x5c>
 800323e:	bf00      	nop
 8003240:	200046e0 	.word	0x200046e0
 8003244:	200046f4 	.word	0x200046f4
 8003248:	20004700 	.word	0x20004700
 800324c:	2000477c 	.word	0x2000477c
 8003250:	20004bdc 	.word	0x20004bdc
 8003254:	2000001c 	.word	0x2000001c

08003258 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 8003258:	b158      	cbz	r0, 8003272 <vTaskPlaceOnEventList+0x1a>
{
 800325a:	b510      	push	{r4, lr}
 800325c:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800325e:	4a09      	ldr	r2, [pc, #36]	@ (8003284 <vTaskPlaceOnEventList+0x2c>)
 8003260:	6811      	ldr	r1, [r2, #0]
 8003262:	3118      	adds	r1, #24
 8003264:	f7fd fbf3 	bl	8000a4e <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003268:	2101      	movs	r1, #1
 800326a:	4620      	mov	r0, r4
 800326c:	f7ff fd10 	bl	8002c90 <prvAddCurrentTaskToDelayedList>
}
 8003270:	bd10      	pop	{r4, pc}
 8003272:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003276:	f383 8811 	msr	BASEPRI, r3
 800327a:	f3bf 8f6f 	isb	sy
 800327e:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
 8003282:	e7fe      	b.n	8003282 <vTaskPlaceOnEventList+0x2a>
 8003284:	20004bdc 	.word	0x20004bdc

08003288 <vTaskPlaceOnEventListRestricted>:
	{
 8003288:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 800328a:	b170      	cbz	r0, 80032aa <vTaskPlaceOnEventListRestricted+0x22>
 800328c:	460d      	mov	r5, r1
 800328e:	4614      	mov	r4, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003290:	4a0a      	ldr	r2, [pc, #40]	@ (80032bc <vTaskPlaceOnEventListRestricted+0x34>)
 8003292:	6811      	ldr	r1, [r2, #0]
 8003294:	3118      	adds	r1, #24
 8003296:	f7fd fbcf 	bl	8000a38 <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
 800329a:	b10c      	cbz	r4, 80032a0 <vTaskPlaceOnEventListRestricted+0x18>
			xTicksToWait = portMAX_DELAY;
 800329c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80032a0:	4621      	mov	r1, r4
 80032a2:	4628      	mov	r0, r5
 80032a4:	f7ff fcf4 	bl	8002c90 <prvAddCurrentTaskToDelayedList>
	}
 80032a8:	bd38      	pop	{r3, r4, r5, pc}
 80032aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032ae:	f383 8811 	msr	BASEPRI, r3
 80032b2:	f3bf 8f6f 	isb	sy
 80032b6:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventList );
 80032ba:	e7fe      	b.n	80032ba <vTaskPlaceOnEventListRestricted+0x32>
 80032bc:	20004bdc 	.word	0x20004bdc

080032c0 <xTaskRemoveFromEventList>:
{
 80032c0:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80032c2:	68c3      	ldr	r3, [r0, #12]
 80032c4:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 80032c6:	b324      	cbz	r4, 8003312 <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80032c8:	f104 0518 	add.w	r5, r4, #24
 80032cc:	4628      	mov	r0, r5
 80032ce:	f7fd fbd7 	bl	8000a80 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80032d2:	4b18      	ldr	r3, [pc, #96]	@ (8003334 <xTaskRemoveFromEventList+0x74>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	bb2b      	cbnz	r3, 8003324 <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80032d8:	1d25      	adds	r5, r4, #4
 80032da:	4628      	mov	r0, r5
 80032dc:	f7fd fbd0 	bl	8000a80 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80032e0:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80032e2:	4b15      	ldr	r3, [pc, #84]	@ (8003338 <xTaskRemoveFromEventList+0x78>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4298      	cmp	r0, r3
 80032e8:	d901      	bls.n	80032ee <xTaskRemoveFromEventList+0x2e>
 80032ea:	4b13      	ldr	r3, [pc, #76]	@ (8003338 <xTaskRemoveFromEventList+0x78>)
 80032ec:	6018      	str	r0, [r3, #0]
 80032ee:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80032f2:	4629      	mov	r1, r5
 80032f4:	4b11      	ldr	r3, [pc, #68]	@ (800333c <xTaskRemoveFromEventList+0x7c>)
 80032f6:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80032fa:	f7fd fb9d 	bl	8000a38 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80032fe:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8003300:	4b0f      	ldr	r3, [pc, #60]	@ (8003340 <xTaskRemoveFromEventList+0x80>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003306:	429a      	cmp	r2, r3
 8003308:	d911      	bls.n	800332e <xTaskRemoveFromEventList+0x6e>
		xYieldPending = pdTRUE;
 800330a:	2001      	movs	r0, #1
 800330c:	4b0d      	ldr	r3, [pc, #52]	@ (8003344 <xTaskRemoveFromEventList+0x84>)
 800330e:	6018      	str	r0, [r3, #0]
}
 8003310:	bd38      	pop	{r3, r4, r5, pc}
 8003312:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003316:	f383 8811 	msr	BASEPRI, r3
 800331a:	f3bf 8f6f 	isb	sy
 800331e:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
 8003322:	e7fe      	b.n	8003322 <xTaskRemoveFromEventList+0x62>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003324:	4629      	mov	r1, r5
 8003326:	4808      	ldr	r0, [pc, #32]	@ (8003348 <xTaskRemoveFromEventList+0x88>)
 8003328:	f7fd fb86 	bl	8000a38 <vListInsertEnd>
 800332c:	e7e7      	b.n	80032fe <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
 800332e:	2000      	movs	r0, #0
	return xReturn;
 8003330:	e7ee      	b.n	8003310 <xTaskRemoveFromEventList+0x50>
 8003332:	bf00      	nop
 8003334:	200046e0 	.word	0x200046e0
 8003338:	20004700 	.word	0x20004700
 800333c:	2000477c 	.word	0x2000477c
 8003340:	20004bdc 	.word	0x20004bdc
 8003344:	200046f4 	.word	0x200046f4
 8003348:	20004738 	.word	0x20004738

0800334c <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800334c:	4b03      	ldr	r3, [pc, #12]	@ (800335c <vTaskInternalSetTimeOutState+0x10>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003352:	4b03      	ldr	r3, [pc, #12]	@ (8003360 <vTaskInternalSetTimeOutState+0x14>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	6043      	str	r3, [r0, #4]
}
 8003358:	4770      	bx	lr
 800335a:	bf00      	nop
 800335c:	200046f0 	.word	0x200046f0
 8003360:	20004704 	.word	0x20004704

08003364 <xTaskCheckForTimeOut>:
	configASSERT( pxTimeOut );
 8003364:	b1e0      	cbz	r0, 80033a0 <xTaskCheckForTimeOut+0x3c>
{
 8003366:	b570      	push	{r4, r5, r6, lr}
 8003368:	460c      	mov	r4, r1
 800336a:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
 800336c:	b309      	cbz	r1, 80033b2 <xTaskCheckForTimeOut+0x4e>
	taskENTER_CRITICAL();
 800336e:	f7fd fd19 	bl	8000da4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8003372:	4b1c      	ldr	r3, [pc, #112]	@ (80033e4 <xTaskCheckForTimeOut+0x80>)
 8003374:	6819      	ldr	r1, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003376:	686b      	ldr	r3, [r5, #4]
 8003378:	1ac8      	subs	r0, r1, r3
			if( *pxTicksToWait == portMAX_DELAY )
 800337a:	6822      	ldr	r2, [r4, #0]
 800337c:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8003380:	d028      	beq.n	80033d4 <xTaskCheckForTimeOut+0x70>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003382:	f8df c064 	ldr.w	ip, [pc, #100]	@ 80033e8 <xTaskCheckForTimeOut+0x84>
 8003386:	f8dc c000 	ldr.w	ip, [ip]
 800338a:	682e      	ldr	r6, [r5, #0]
 800338c:	4566      	cmp	r6, ip
 800338e:	d001      	beq.n	8003394 <xTaskCheckForTimeOut+0x30>
 8003390:	428b      	cmp	r3, r1
 8003392:	d924      	bls.n	80033de <xTaskCheckForTimeOut+0x7a>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003394:	4282      	cmp	r2, r0
 8003396:	d815      	bhi.n	80033c4 <xTaskCheckForTimeOut+0x60>
			*pxTicksToWait = 0;
 8003398:	2300      	movs	r3, #0
 800339a:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 800339c:	2401      	movs	r4, #1
 800339e:	e01a      	b.n	80033d6 <xTaskCheckForTimeOut+0x72>
 80033a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033a4:	f383 8811 	msr	BASEPRI, r3
 80033a8:	f3bf 8f6f 	isb	sy
 80033ac:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTimeOut );
 80033b0:	e7fe      	b.n	80033b0 <xTaskCheckForTimeOut+0x4c>
 80033b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033b6:	f383 8811 	msr	BASEPRI, r3
 80033ba:	f3bf 8f6f 	isb	sy
 80033be:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTicksToWait );
 80033c2:	e7fe      	b.n	80033c2 <xTaskCheckForTimeOut+0x5e>
			*pxTicksToWait -= xElapsedTime;
 80033c4:	1a5b      	subs	r3, r3, r1
 80033c6:	4413      	add	r3, r2
 80033c8:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80033ca:	4628      	mov	r0, r5
 80033cc:	f7ff ffbe 	bl	800334c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80033d0:	2400      	movs	r4, #0
 80033d2:	e000      	b.n	80033d6 <xTaskCheckForTimeOut+0x72>
				xReturn = pdFALSE;
 80033d4:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 80033d6:	f7fd fd07 	bl	8000de8 <vPortExitCritical>
}
 80033da:	4620      	mov	r0, r4
 80033dc:	bd70      	pop	{r4, r5, r6, pc}
			xReturn = pdTRUE;
 80033de:	2401      	movs	r4, #1
 80033e0:	e7f9      	b.n	80033d6 <xTaskCheckForTimeOut+0x72>
 80033e2:	bf00      	nop
 80033e4:	20004704 	.word	0x20004704
 80033e8:	200046f0 	.word	0x200046f0

080033ec <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 80033ec:	4b01      	ldr	r3, [pc, #4]	@ (80033f4 <vTaskMissedYield+0x8>)
 80033ee:	2201      	movs	r2, #1
 80033f0:	601a      	str	r2, [r3, #0]
}
 80033f2:	4770      	bx	lr
 80033f4:	200046f4 	.word	0x200046f4

080033f8 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 80033f8:	4b05      	ldr	r3, [pc, #20]	@ (8003410 <xTaskGetSchedulerState+0x18>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	b133      	cbz	r3, 800340c <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80033fe:	4b05      	ldr	r3, [pc, #20]	@ (8003414 <xTaskGetSchedulerState+0x1c>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	b10b      	cbz	r3, 8003408 <xTaskGetSchedulerState+0x10>
				xReturn = taskSCHEDULER_SUSPENDED;
 8003404:	2000      	movs	r0, #0
	}
 8003406:	4770      	bx	lr
				xReturn = taskSCHEDULER_RUNNING;
 8003408:	2002      	movs	r0, #2
 800340a:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 800340c:	2001      	movs	r0, #1
 800340e:	4770      	bx	lr
 8003410:	200046fc 	.word	0x200046fc
 8003414:	200046e0 	.word	0x200046e0

08003418 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 8003418:	2800      	cmp	r0, #0
 800341a:	d03b      	beq.n	8003494 <xTaskPriorityDisinherit+0x7c>
	{
 800341c:	b538      	push	{r3, r4, r5, lr}
 800341e:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
 8003420:	4b1e      	ldr	r3, [pc, #120]	@ (800349c <xTaskPriorityDisinherit+0x84>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4283      	cmp	r3, r0
 8003426:	d008      	beq.n	800343a <xTaskPriorityDisinherit+0x22>
 8003428:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800342c:	f383 8811 	msr	BASEPRI, r3
 8003430:	f3bf 8f6f 	isb	sy
 8003434:	f3bf 8f4f 	dsb	sy
 8003438:	e7fe      	b.n	8003438 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
 800343a:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 800343c:	b943      	cbnz	r3, 8003450 <xTaskPriorityDisinherit+0x38>
 800343e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003442:	f383 8811 	msr	BASEPRI, r3
 8003446:	f3bf 8f6f 	isb	sy
 800344a:	f3bf 8f4f 	dsb	sy
 800344e:	e7fe      	b.n	800344e <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
 8003450:	3b01      	subs	r3, #1
 8003452:	6503      	str	r3, [r0, #80]	@ 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003454:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8003456:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 8003458:	4291      	cmp	r1, r2
 800345a:	d01d      	beq.n	8003498 <xTaskPriorityDisinherit+0x80>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800345c:	b10b      	cbz	r3, 8003462 <xTaskPriorityDisinherit+0x4a>
	BaseType_t xReturn = pdFALSE;
 800345e:	2000      	movs	r0, #0
	}
 8003460:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003462:	1d05      	adds	r5, r0, #4
 8003464:	4628      	mov	r0, r5
 8003466:	f7fd fb0b 	bl	8000a80 <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800346a:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 800346c:	62e0      	str	r0, [r4, #44]	@ 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800346e:	f1c0 0338 	rsb	r3, r0, #56	@ 0x38
 8003472:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8003474:	4b0a      	ldr	r3, [pc, #40]	@ (80034a0 <xTaskPriorityDisinherit+0x88>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4298      	cmp	r0, r3
 800347a:	d901      	bls.n	8003480 <xTaskPriorityDisinherit+0x68>
 800347c:	4b08      	ldr	r3, [pc, #32]	@ (80034a0 <xTaskPriorityDisinherit+0x88>)
 800347e:	6018      	str	r0, [r3, #0]
 8003480:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003484:	4629      	mov	r1, r5
 8003486:	4b07      	ldr	r3, [pc, #28]	@ (80034a4 <xTaskPriorityDisinherit+0x8c>)
 8003488:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800348c:	f7fd fad4 	bl	8000a38 <vListInsertEnd>
					xReturn = pdTRUE;
 8003490:	2001      	movs	r0, #1
 8003492:	e7e5      	b.n	8003460 <xTaskPriorityDisinherit+0x48>
	BaseType_t xReturn = pdFALSE;
 8003494:	2000      	movs	r0, #0
	}
 8003496:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
 8003498:	2000      	movs	r0, #0
 800349a:	e7e1      	b.n	8003460 <xTaskPriorityDisinherit+0x48>
 800349c:	20004bdc 	.word	0x20004bdc
 80034a0:	20004700 	.word	0x20004700
 80034a4:	2000477c 	.word	0x2000477c

080034a8 <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80034a8:	4b06      	ldr	r3, [pc, #24]	@ (80034c4 <prvGetNextExpireTime+0x1c>)
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	6813      	ldr	r3, [r2, #0]
 80034ae:	b92b      	cbnz	r3, 80034bc <prvGetNextExpireTime+0x14>
 80034b0:	2301      	movs	r3, #1
 80034b2:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
 80034b4:	b923      	cbnz	r3, 80034c0 <prvGetNextExpireTime+0x18>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80034b6:	68d3      	ldr	r3, [r2, #12]
 80034b8:	6818      	ldr	r0, [r3, #0]
 80034ba:	4770      	bx	lr
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80034bc:	2300      	movs	r3, #0
 80034be:	e7f8      	b.n	80034b2 <prvGetNextExpireTime+0xa>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80034c0:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
 80034c2:	4770      	bx	lr
 80034c4:	20004ce0 	.word	0x20004ce0

080034c8 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80034c8:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80034ca:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80034cc:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
 80034ce:	4291      	cmp	r1, r2
 80034d0:	d80c      	bhi.n	80034ec <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80034d2:	1ad2      	subs	r2, r2, r3
 80034d4:	6983      	ldr	r3, [r0, #24]
 80034d6:	429a      	cmp	r2, r3
 80034d8:	d301      	bcc.n	80034de <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80034da:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
 80034dc:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80034de:	1d01      	adds	r1, r0, #4
 80034e0:	4b09      	ldr	r3, [pc, #36]	@ (8003508 <prvInsertTimerInActiveList+0x40>)
 80034e2:	6818      	ldr	r0, [r3, #0]
 80034e4:	f7fd fab3 	bl	8000a4e <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 80034e8:	2000      	movs	r0, #0
 80034ea:	e7f7      	b.n	80034dc <prvInsertTimerInActiveList+0x14>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80034ec:	429a      	cmp	r2, r3
 80034ee:	d201      	bcs.n	80034f4 <prvInsertTimerInActiveList+0x2c>
 80034f0:	4299      	cmp	r1, r3
 80034f2:	d206      	bcs.n	8003502 <prvInsertTimerInActiveList+0x3a>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80034f4:	1d01      	adds	r1, r0, #4
 80034f6:	4b05      	ldr	r3, [pc, #20]	@ (800350c <prvInsertTimerInActiveList+0x44>)
 80034f8:	6818      	ldr	r0, [r3, #0]
 80034fa:	f7fd faa8 	bl	8000a4e <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 80034fe:	2000      	movs	r0, #0
 8003500:	e7ec      	b.n	80034dc <prvInsertTimerInActiveList+0x14>
			xProcessTimerNow = pdTRUE;
 8003502:	2001      	movs	r0, #1
	return xProcessTimerNow;
 8003504:	e7ea      	b.n	80034dc <prvInsertTimerInActiveList+0x14>
 8003506:	bf00      	nop
 8003508:	20004cdc 	.word	0x20004cdc
 800350c:	20004ce0 	.word	0x20004ce0

08003510 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8003510:	b530      	push	{r4, r5, lr}
 8003512:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8003514:	f7fd fc46 	bl	8000da4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8003518:	4b11      	ldr	r3, [pc, #68]	@ (8003560 <prvCheckForValidListAndQueue+0x50>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	b11b      	cbz	r3, 8003526 <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800351e:	f7fd fc63 	bl	8000de8 <vPortExitCritical>
}
 8003522:	b003      	add	sp, #12
 8003524:	bd30      	pop	{r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
 8003526:	4d0f      	ldr	r5, [pc, #60]	@ (8003564 <prvCheckForValidListAndQueue+0x54>)
 8003528:	4628      	mov	r0, r5
 800352a:	f7fd fa77 	bl	8000a1c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800352e:	4c0e      	ldr	r4, [pc, #56]	@ (8003568 <prvCheckForValidListAndQueue+0x58>)
 8003530:	4620      	mov	r0, r4
 8003532:	f7fd fa73 	bl	8000a1c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8003536:	4b0d      	ldr	r3, [pc, #52]	@ (800356c <prvCheckForValidListAndQueue+0x5c>)
 8003538:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800353a:	4b0d      	ldr	r3, [pc, #52]	@ (8003570 <prvCheckForValidListAndQueue+0x60>)
 800353c:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800353e:	2300      	movs	r3, #0
 8003540:	9300      	str	r3, [sp, #0]
 8003542:	4b0c      	ldr	r3, [pc, #48]	@ (8003574 <prvCheckForValidListAndQueue+0x64>)
 8003544:	4a0c      	ldr	r2, [pc, #48]	@ (8003578 <prvCheckForValidListAndQueue+0x68>)
 8003546:	2110      	movs	r1, #16
 8003548:	200a      	movs	r0, #10
 800354a:	f7fd fe72 	bl	8001232 <xQueueGenericCreateStatic>
 800354e:	4b04      	ldr	r3, [pc, #16]	@ (8003560 <prvCheckForValidListAndQueue+0x50>)
 8003550:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
 8003552:	2800      	cmp	r0, #0
 8003554:	d0e3      	beq.n	800351e <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003556:	4909      	ldr	r1, [pc, #36]	@ (800357c <prvCheckForValidListAndQueue+0x6c>)
 8003558:	f7fe f8b4 	bl	80016c4 <vQueueAddToRegistry>
 800355c:	e7df      	b.n	800351e <prvCheckForValidListAndQueue+0xe>
 800355e:	bf00      	nop
 8003560:	20004cd8 	.word	0x20004cd8
 8003564:	20004cf8 	.word	0x20004cf8
 8003568:	20004ce4 	.word	0x20004ce4
 800356c:	20004ce0 	.word	0x20004ce0
 8003570:	20004cdc 	.word	0x20004cdc
 8003574:	20004be0 	.word	0x20004be0
 8003578:	20004c30 	.word	0x20004c30
 800357c:	08004cc8 	.word	0x08004cc8

08003580 <xTimerCreateTimerTask>:
{
 8003580:	b510      	push	{r4, lr}
 8003582:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 8003584:	f7ff ffc4 	bl	8003510 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8003588:	4b12      	ldr	r3, [pc, #72]	@ (80035d4 <xTimerCreateTimerTask+0x54>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	b1cb      	cbz	r3, 80035c2 <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800358e:	2400      	movs	r4, #0
 8003590:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8003592:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8003594:	aa07      	add	r2, sp, #28
 8003596:	a906      	add	r1, sp, #24
 8003598:	a805      	add	r0, sp, #20
 800359a:	f7fd f90f 	bl	80007bc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800359e:	9b05      	ldr	r3, [sp, #20]
 80035a0:	9302      	str	r3, [sp, #8]
 80035a2:	9b06      	ldr	r3, [sp, #24]
 80035a4:	9301      	str	r3, [sp, #4]
 80035a6:	2302      	movs	r3, #2
 80035a8:	9300      	str	r3, [sp, #0]
 80035aa:	4623      	mov	r3, r4
 80035ac:	9a07      	ldr	r2, [sp, #28]
 80035ae:	490a      	ldr	r1, [pc, #40]	@ (80035d8 <xTimerCreateTimerTask+0x58>)
 80035b0:	480a      	ldr	r0, [pc, #40]	@ (80035dc <xTimerCreateTimerTask+0x5c>)
 80035b2:	f7ff fbab 	bl	8002d0c <xTaskCreateStatic>
 80035b6:	4b0a      	ldr	r3, [pc, #40]	@ (80035e0 <xTimerCreateTimerTask+0x60>)
 80035b8:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 80035ba:	b110      	cbz	r0, 80035c2 <xTimerCreateTimerTask+0x42>
}
 80035bc:	2001      	movs	r0, #1
 80035be:	b008      	add	sp, #32
 80035c0:	bd10      	pop	{r4, pc}
 80035c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035c6:	f383 8811 	msr	BASEPRI, r3
 80035ca:	f3bf 8f6f 	isb	sy
 80035ce:	f3bf 8f4f 	dsb	sy
	configASSERT( xReturn );
 80035d2:	e7fe      	b.n	80035d2 <xTimerCreateTimerTask+0x52>
 80035d4:	20004cd8 	.word	0x20004cd8
 80035d8:	08004cd0 	.word	0x08004cd0
 80035dc:	080038e5 	.word	0x080038e5
 80035e0:	20004cd4 	.word	0x20004cd4

080035e4 <xTimerGenericCommand>:
	configASSERT( xTimer );
 80035e4:	b1b8      	cbz	r0, 8003616 <xTimerGenericCommand+0x32>
 80035e6:	469c      	mov	ip, r3
 80035e8:	4603      	mov	r3, r0
	if( xTimerQueue != NULL )
 80035ea:	4818      	ldr	r0, [pc, #96]	@ (800364c <xTimerGenericCommand+0x68>)
 80035ec:	6800      	ldr	r0, [r0, #0]
 80035ee:	b358      	cbz	r0, 8003648 <xTimerGenericCommand+0x64>
{
 80035f0:	b500      	push	{lr}
 80035f2:	b085      	sub	sp, #20
		xMessage.xMessageID = xCommandID;
 80035f4:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80035f6:	9201      	str	r2, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80035f8:	9302      	str	r3, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80035fa:	2905      	cmp	r1, #5
 80035fc:	dc1c      	bgt.n	8003638 <xTimerGenericCommand+0x54>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80035fe:	f7ff fefb 	bl	80033f8 <xTaskGetSchedulerState>
 8003602:	2802      	cmp	r0, #2
 8003604:	d010      	beq.n	8003628 <xTimerGenericCommand+0x44>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003606:	2300      	movs	r3, #0
 8003608:	461a      	mov	r2, r3
 800360a:	4669      	mov	r1, sp
 800360c:	480f      	ldr	r0, [pc, #60]	@ (800364c <xTimerGenericCommand+0x68>)
 800360e:	6800      	ldr	r0, [r0, #0]
 8003610:	f7fd fe7d 	bl	800130e <xQueueGenericSend>
 8003614:	e015      	b.n	8003642 <xTimerGenericCommand+0x5e>
 8003616:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800361a:	f383 8811 	msr	BASEPRI, r3
 800361e:	f3bf 8f6f 	isb	sy
 8003622:	f3bf 8f4f 	dsb	sy
	configASSERT( xTimer );
 8003626:	e7fe      	b.n	8003626 <xTimerGenericCommand+0x42>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003628:	2300      	movs	r3, #0
 800362a:	9a06      	ldr	r2, [sp, #24]
 800362c:	4669      	mov	r1, sp
 800362e:	4807      	ldr	r0, [pc, #28]	@ (800364c <xTimerGenericCommand+0x68>)
 8003630:	6800      	ldr	r0, [r0, #0]
 8003632:	f7fd fe6c 	bl	800130e <xQueueGenericSend>
 8003636:	e004      	b.n	8003642 <xTimerGenericCommand+0x5e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003638:	2300      	movs	r3, #0
 800363a:	4662      	mov	r2, ip
 800363c:	4669      	mov	r1, sp
 800363e:	f7fd ff2a 	bl	8001496 <xQueueGenericSendFromISR>
}
 8003642:	b005      	add	sp, #20
 8003644:	f85d fb04 	ldr.w	pc, [sp], #4
BaseType_t xReturn = pdFAIL;
 8003648:	2000      	movs	r0, #0
}
 800364a:	4770      	bx	lr
 800364c:	20004cd8 	.word	0x20004cd8

08003650 <prvSwitchTimerLists>:
{
 8003650:	b570      	push	{r4, r5, r6, lr}
 8003652:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003654:	4b1b      	ldr	r3, [pc, #108]	@ (80036c4 <prvSwitchTimerLists+0x74>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	b362      	cbz	r2, 80036b6 <prvSwitchTimerLists+0x66>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800365c:	68db      	ldr	r3, [r3, #12]
 800365e:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003660:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003662:	1d25      	adds	r5, r4, #4
 8003664:	4628      	mov	r0, r5
 8003666:	f7fd fa0b 	bl	8000a80 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800366a:	6a23      	ldr	r3, [r4, #32]
 800366c:	4620      	mov	r0, r4
 800366e:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003670:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8003674:	f013 0f04 	tst.w	r3, #4
 8003678:	d0ec      	beq.n	8003654 <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800367a:	69a3      	ldr	r3, [r4, #24]
 800367c:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
 800367e:	429e      	cmp	r6, r3
 8003680:	d207      	bcs.n	8003692 <prvSwitchTimerLists+0x42>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003682:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003684:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003686:	4629      	mov	r1, r5
 8003688:	4b0e      	ldr	r3, [pc, #56]	@ (80036c4 <prvSwitchTimerLists+0x74>)
 800368a:	6818      	ldr	r0, [r3, #0]
 800368c:	f7fd f9df 	bl	8000a4e <vListInsert>
 8003690:	e7e0      	b.n	8003654 <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003692:	2100      	movs	r1, #0
 8003694:	9100      	str	r1, [sp, #0]
 8003696:	460b      	mov	r3, r1
 8003698:	4632      	mov	r2, r6
 800369a:	4620      	mov	r0, r4
 800369c:	f7ff ffa2 	bl	80035e4 <xTimerGenericCommand>
				configASSERT( xResult );
 80036a0:	2800      	cmp	r0, #0
 80036a2:	d1d7      	bne.n	8003654 <prvSwitchTimerLists+0x4>
 80036a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036a8:	f383 8811 	msr	BASEPRI, r3
 80036ac:	f3bf 8f6f 	isb	sy
 80036b0:	f3bf 8f4f 	dsb	sy
 80036b4:	e7fe      	b.n	80036b4 <prvSwitchTimerLists+0x64>
	pxCurrentTimerList = pxOverflowTimerList;
 80036b6:	4a04      	ldr	r2, [pc, #16]	@ (80036c8 <prvSwitchTimerLists+0x78>)
 80036b8:	6810      	ldr	r0, [r2, #0]
 80036ba:	4902      	ldr	r1, [pc, #8]	@ (80036c4 <prvSwitchTimerLists+0x74>)
 80036bc:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
 80036be:	6013      	str	r3, [r2, #0]
}
 80036c0:	b002      	add	sp, #8
 80036c2:	bd70      	pop	{r4, r5, r6, pc}
 80036c4:	20004ce0 	.word	0x20004ce0
 80036c8:	20004cdc 	.word	0x20004cdc

080036cc <prvSampleTimeNow>:
{
 80036cc:	b538      	push	{r3, r4, r5, lr}
 80036ce:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
 80036d0:	f7ff fbea 	bl	8002ea8 <xTaskGetTickCount>
 80036d4:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
 80036d6:	4b07      	ldr	r3, [pc, #28]	@ (80036f4 <prvSampleTimeNow+0x28>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4283      	cmp	r3, r0
 80036dc:	d805      	bhi.n	80036ea <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
 80036de:	2300      	movs	r3, #0
 80036e0:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
 80036e2:	4b04      	ldr	r3, [pc, #16]	@ (80036f4 <prvSampleTimeNow+0x28>)
 80036e4:	601c      	str	r4, [r3, #0]
}
 80036e6:	4620      	mov	r0, r4
 80036e8:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
 80036ea:	f7ff ffb1 	bl	8003650 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80036ee:	2301      	movs	r3, #1
 80036f0:	602b      	str	r3, [r5, #0]
 80036f2:	e7f6      	b.n	80036e2 <prvSampleTimeNow+0x16>
 80036f4:	20004cd0 	.word	0x20004cd0

080036f8 <prvProcessExpiredTimer>:
{
 80036f8:	b570      	push	{r4, r5, r6, lr}
 80036fa:	b082      	sub	sp, #8
 80036fc:	4606      	mov	r6, r0
 80036fe:	460d      	mov	r5, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003700:	4917      	ldr	r1, [pc, #92]	@ (8003760 <prvProcessExpiredTimer+0x68>)
 8003702:	6809      	ldr	r1, [r1, #0]
 8003704:	68c9      	ldr	r1, [r1, #12]
 8003706:	68cc      	ldr	r4, [r1, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003708:	1d20      	adds	r0, r4, #4
 800370a:	f7fd f9b9 	bl	8000a80 <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800370e:	f894 c028 	ldrb.w	ip, [r4, #40]	@ 0x28
 8003712:	f01c 0f04 	tst.w	ip, #4
 8003716:	d108      	bne.n	800372a <prvProcessExpiredTimer+0x32>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003718:	f02c 0c01 	bic.w	ip, ip, #1
 800371c:	f884 c028 	strb.w	ip, [r4, #40]	@ 0x28
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003720:	6a23      	ldr	r3, [r4, #32]
 8003722:	4620      	mov	r0, r4
 8003724:	4798      	blx	r3
}
 8003726:	b002      	add	sp, #8
 8003728:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800372a:	69a1      	ldr	r1, [r4, #24]
 800372c:	4633      	mov	r3, r6
 800372e:	462a      	mov	r2, r5
 8003730:	4431      	add	r1, r6
 8003732:	4620      	mov	r0, r4
 8003734:	f7ff fec8 	bl	80034c8 <prvInsertTimerInActiveList>
 8003738:	2800      	cmp	r0, #0
 800373a:	d0f1      	beq.n	8003720 <prvProcessExpiredTimer+0x28>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800373c:	2100      	movs	r1, #0
 800373e:	9100      	str	r1, [sp, #0]
 8003740:	460b      	mov	r3, r1
 8003742:	4632      	mov	r2, r6
 8003744:	4620      	mov	r0, r4
 8003746:	f7ff ff4d 	bl	80035e4 <xTimerGenericCommand>
			configASSERT( xResult );
 800374a:	2800      	cmp	r0, #0
 800374c:	d1e8      	bne.n	8003720 <prvProcessExpiredTimer+0x28>
 800374e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003752:	f383 8811 	msr	BASEPRI, r3
 8003756:	f3bf 8f6f 	isb	sy
 800375a:	f3bf 8f4f 	dsb	sy
 800375e:	e7fe      	b.n	800375e <prvProcessExpiredTimer+0x66>
 8003760:	20004ce0 	.word	0x20004ce0

08003764 <prvProcessTimerOrBlockTask>:
{
 8003764:	b570      	push	{r4, r5, r6, lr}
 8003766:	b082      	sub	sp, #8
 8003768:	4606      	mov	r6, r0
 800376a:	460c      	mov	r4, r1
	vTaskSuspendAll();
 800376c:	f7ff fb94 	bl	8002e98 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003770:	a801      	add	r0, sp, #4
 8003772:	f7ff ffab 	bl	80036cc <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
 8003776:	9b01      	ldr	r3, [sp, #4]
 8003778:	bb33      	cbnz	r3, 80037c8 <prvProcessTimerOrBlockTask+0x64>
 800377a:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800377c:	b9e4      	cbnz	r4, 80037b8 <prvProcessTimerOrBlockTask+0x54>
 800377e:	42b0      	cmp	r0, r6
 8003780:	d213      	bcs.n	80037aa <prvProcessTimerOrBlockTask+0x46>
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003782:	4622      	mov	r2, r4
 8003784:	1b71      	subs	r1, r6, r5
 8003786:	4b12      	ldr	r3, [pc, #72]	@ (80037d0 <prvProcessTimerOrBlockTask+0x6c>)
 8003788:	6818      	ldr	r0, [r3, #0]
 800378a:	f7fd ffaf 	bl	80016ec <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800378e:	f7ff fc1d 	bl	8002fcc <xTaskResumeAll>
 8003792:	b9d8      	cbnz	r0, 80037cc <prvProcessTimerOrBlockTask+0x68>
					portYIELD_WITHIN_API();
 8003794:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8003798:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800379c:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80037a0:	f3bf 8f4f 	dsb	sy
 80037a4:	f3bf 8f6f 	isb	sy
 80037a8:	e010      	b.n	80037cc <prvProcessTimerOrBlockTask+0x68>
				( void ) xTaskResumeAll();
 80037aa:	f7ff fc0f 	bl	8002fcc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80037ae:	4629      	mov	r1, r5
 80037b0:	4630      	mov	r0, r6
 80037b2:	f7ff ffa1 	bl	80036f8 <prvProcessExpiredTimer>
 80037b6:	e009      	b.n	80037cc <prvProcessTimerOrBlockTask+0x68>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80037b8:	4a06      	ldr	r2, [pc, #24]	@ (80037d4 <prvProcessTimerOrBlockTask+0x70>)
 80037ba:	6812      	ldr	r2, [r2, #0]
 80037bc:	6812      	ldr	r2, [r2, #0]
 80037be:	b90a      	cbnz	r2, 80037c4 <prvProcessTimerOrBlockTask+0x60>
 80037c0:	2401      	movs	r4, #1
 80037c2:	e7de      	b.n	8003782 <prvProcessTimerOrBlockTask+0x1e>
 80037c4:	461c      	mov	r4, r3
 80037c6:	e7dc      	b.n	8003782 <prvProcessTimerOrBlockTask+0x1e>
			( void ) xTaskResumeAll();
 80037c8:	f7ff fc00 	bl	8002fcc <xTaskResumeAll>
}
 80037cc:	b002      	add	sp, #8
 80037ce:	bd70      	pop	{r4, r5, r6, pc}
 80037d0:	20004cd8 	.word	0x20004cd8
 80037d4:	20004cdc 	.word	0x20004cdc

080037d8 <prvProcessReceivedCommands>:
{
 80037d8:	b510      	push	{r4, lr}
 80037da:	b088      	sub	sp, #32
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80037dc:	e002      	b.n	80037e4 <prvProcessReceivedCommands+0xc>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80037de:	9b04      	ldr	r3, [sp, #16]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	da0f      	bge.n	8003804 <prvProcessReceivedCommands+0x2c>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80037e4:	2200      	movs	r2, #0
 80037e6:	a904      	add	r1, sp, #16
 80037e8:	4b3d      	ldr	r3, [pc, #244]	@ (80038e0 <prvProcessReceivedCommands+0x108>)
 80037ea:	6818      	ldr	r0, [r3, #0]
 80037ec:	f7fd feba 	bl	8001564 <xQueueReceive>
 80037f0:	2800      	cmp	r0, #0
 80037f2:	d072      	beq.n	80038da <prvProcessReceivedCommands+0x102>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80037f4:	9b04      	ldr	r3, [sp, #16]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	daf1      	bge.n	80037de <prvProcessReceivedCommands+0x6>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80037fa:	9907      	ldr	r1, [sp, #28]
 80037fc:	9806      	ldr	r0, [sp, #24]
 80037fe:	9b05      	ldr	r3, [sp, #20]
 8003800:	4798      	blx	r3
 8003802:	e7ec      	b.n	80037de <prvProcessReceivedCommands+0x6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003804:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003806:	6963      	ldr	r3, [r4, #20]
 8003808:	b113      	cbz	r3, 8003810 <prvProcessReceivedCommands+0x38>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800380a:	1d20      	adds	r0, r4, #4
 800380c:	f7fd f938 	bl	8000a80 <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003810:	a803      	add	r0, sp, #12
 8003812:	f7ff ff5b 	bl	80036cc <prvSampleTimeNow>
 8003816:	4602      	mov	r2, r0
			switch( xMessage.xMessageID )
 8003818:	9b04      	ldr	r3, [sp, #16]
 800381a:	2b09      	cmp	r3, #9
 800381c:	d8e2      	bhi.n	80037e4 <prvProcessReceivedCommands+0xc>
 800381e:	e8df f003 	tbb	[pc, r3]
 8003822:	0505      	.short	0x0505
 8003824:	4e362f05 	.word	0x4e362f05
 8003828:	362f0505 	.word	0x362f0505
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800382c:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8003830:	f043 0301 	orr.w	r3, r3, #1
 8003834:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003838:	9b05      	ldr	r3, [sp, #20]
 800383a:	69a1      	ldr	r1, [r4, #24]
 800383c:	4419      	add	r1, r3
 800383e:	4620      	mov	r0, r4
 8003840:	f7ff fe42 	bl	80034c8 <prvInsertTimerInActiveList>
 8003844:	2800      	cmp	r0, #0
 8003846:	d0cd      	beq.n	80037e4 <prvProcessReceivedCommands+0xc>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003848:	6a23      	ldr	r3, [r4, #32]
 800384a:	4620      	mov	r0, r4
 800384c:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800384e:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8003852:	f013 0f04 	tst.w	r3, #4
 8003856:	d0c5      	beq.n	80037e4 <prvProcessReceivedCommands+0xc>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003858:	69a2      	ldr	r2, [r4, #24]
 800385a:	2100      	movs	r1, #0
 800385c:	9100      	str	r1, [sp, #0]
 800385e:	460b      	mov	r3, r1
 8003860:	9805      	ldr	r0, [sp, #20]
 8003862:	4402      	add	r2, r0
 8003864:	4620      	mov	r0, r4
 8003866:	f7ff febd 	bl	80035e4 <xTimerGenericCommand>
							configASSERT( xResult );
 800386a:	2800      	cmp	r0, #0
 800386c:	d1ba      	bne.n	80037e4 <prvProcessReceivedCommands+0xc>
 800386e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003872:	f383 8811 	msr	BASEPRI, r3
 8003876:	f3bf 8f6f 	isb	sy
 800387a:	f3bf 8f4f 	dsb	sy
 800387e:	e7fe      	b.n	800387e <prvProcessReceivedCommands+0xa6>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003880:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8003884:	f023 0301 	bic.w	r3, r3, #1
 8003888:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
					break;
 800388c:	e7aa      	b.n	80037e4 <prvProcessReceivedCommands+0xc>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800388e:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8003892:	f043 0301 	orr.w	r3, r3, #1
 8003896:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800389a:	9905      	ldr	r1, [sp, #20]
 800389c:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800389e:	b129      	cbz	r1, 80038ac <prvProcessReceivedCommands+0xd4>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80038a0:	4603      	mov	r3, r0
 80038a2:	4401      	add	r1, r0
 80038a4:	4620      	mov	r0, r4
 80038a6:	f7ff fe0f 	bl	80034c8 <prvInsertTimerInActiveList>
					break;
 80038aa:	e79b      	b.n	80037e4 <prvProcessReceivedCommands+0xc>
 80038ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038b0:	f383 8811 	msr	BASEPRI, r3
 80038b4:	f3bf 8f6f 	isb	sy
 80038b8:	f3bf 8f4f 	dsb	sy
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80038bc:	e7fe      	b.n	80038bc <prvProcessReceivedCommands+0xe4>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80038be:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 80038c2:	f013 0f02 	tst.w	r3, #2
 80038c6:	d004      	beq.n	80038d2 <prvProcessReceivedCommands+0xfa>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80038c8:	f023 0301 	bic.w	r3, r3, #1
 80038cc:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
 80038d0:	e788      	b.n	80037e4 <prvProcessReceivedCommands+0xc>
							vPortFree( pxTimer );
 80038d2:	4620      	mov	r0, r4
 80038d4:	f7fd f864 	bl	80009a0 <vPortFree>
 80038d8:	e784      	b.n	80037e4 <prvProcessReceivedCommands+0xc>
}
 80038da:	b008      	add	sp, #32
 80038dc:	bd10      	pop	{r4, pc}
 80038de:	bf00      	nop
 80038e0:	20004cd8 	.word	0x20004cd8

080038e4 <prvTimerTask>:
{
 80038e4:	b500      	push	{lr}
 80038e6:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80038e8:	a801      	add	r0, sp, #4
 80038ea:	f7ff fddd 	bl	80034a8 <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80038ee:	9901      	ldr	r1, [sp, #4]
 80038f0:	f7ff ff38 	bl	8003764 <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
 80038f4:	f7ff ff70 	bl	80037d8 <prvProcessReceivedCommands>
	for( ;; )
 80038f8:	e7f6      	b.n	80038e8 <prvTimerTask+0x4>
	...

080038fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80038fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003934 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003900:	480d      	ldr	r0, [pc, #52]	@ (8003938 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003902:	490e      	ldr	r1, [pc, #56]	@ (800393c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003904:	4a0e      	ldr	r2, [pc, #56]	@ (8003940 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003906:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003908:	e002      	b.n	8003910 <LoopCopyDataInit>

0800390a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800390a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800390c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800390e:	3304      	adds	r3, #4

08003910 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003910:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003912:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003914:	d3f9      	bcc.n	800390a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003916:	4a0b      	ldr	r2, [pc, #44]	@ (8003944 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003918:	4c0b      	ldr	r4, [pc, #44]	@ (8003948 <LoopFillZerobss+0x26>)
  movs r3, #0
 800391a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800391c:	e001      	b.n	8003922 <LoopFillZerobss>

0800391e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800391e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003920:	3204      	adds	r2, #4

08003922 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003922:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003924:	d3fb      	bcc.n	800391e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003926:	f7ff f82d 	bl	8002984 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800392a:	f000 facd 	bl	8003ec8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800392e:	f7fd f991 	bl	8000c54 <main>
  bx  lr    
 8003932:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003934:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003938:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800393c:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8003940:	08004da0 	.word	0x08004da0
  ldr r2, =_sbss
 8003944:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8003948:	20004e58 	.word	0x20004e58

0800394c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800394c:	e7fe      	b.n	800394c <ADC_IRQHandler>
	...

08003950 <std>:
 8003950:	2300      	movs	r3, #0
 8003952:	b510      	push	{r4, lr}
 8003954:	4604      	mov	r4, r0
 8003956:	e9c0 3300 	strd	r3, r3, [r0]
 800395a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800395e:	6083      	str	r3, [r0, #8]
 8003960:	8181      	strh	r1, [r0, #12]
 8003962:	6643      	str	r3, [r0, #100]	@ 0x64
 8003964:	81c2      	strh	r2, [r0, #14]
 8003966:	6183      	str	r3, [r0, #24]
 8003968:	4619      	mov	r1, r3
 800396a:	2208      	movs	r2, #8
 800396c:	305c      	adds	r0, #92	@ 0x5c
 800396e:	f000 f9f9 	bl	8003d64 <memset>
 8003972:	4b0d      	ldr	r3, [pc, #52]	@ (80039a8 <std+0x58>)
 8003974:	6263      	str	r3, [r4, #36]	@ 0x24
 8003976:	4b0d      	ldr	r3, [pc, #52]	@ (80039ac <std+0x5c>)
 8003978:	62a3      	str	r3, [r4, #40]	@ 0x28
 800397a:	4b0d      	ldr	r3, [pc, #52]	@ (80039b0 <std+0x60>)
 800397c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800397e:	4b0d      	ldr	r3, [pc, #52]	@ (80039b4 <std+0x64>)
 8003980:	6323      	str	r3, [r4, #48]	@ 0x30
 8003982:	4b0d      	ldr	r3, [pc, #52]	@ (80039b8 <std+0x68>)
 8003984:	6224      	str	r4, [r4, #32]
 8003986:	429c      	cmp	r4, r3
 8003988:	d006      	beq.n	8003998 <std+0x48>
 800398a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800398e:	4294      	cmp	r4, r2
 8003990:	d002      	beq.n	8003998 <std+0x48>
 8003992:	33d0      	adds	r3, #208	@ 0xd0
 8003994:	429c      	cmp	r4, r3
 8003996:	d105      	bne.n	80039a4 <std+0x54>
 8003998:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800399c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80039a0:	f000 bab6 	b.w	8003f10 <__retarget_lock_init_recursive>
 80039a4:	bd10      	pop	{r4, pc}
 80039a6:	bf00      	nop
 80039a8:	08003bb9 	.word	0x08003bb9
 80039ac:	08003bdb 	.word	0x08003bdb
 80039b0:	08003c13 	.word	0x08003c13
 80039b4:	08003c39 	.word	0x08003c39
 80039b8:	20004d0c 	.word	0x20004d0c

080039bc <stdio_exit_handler>:
 80039bc:	4a02      	ldr	r2, [pc, #8]	@ (80039c8 <stdio_exit_handler+0xc>)
 80039be:	4903      	ldr	r1, [pc, #12]	@ (80039cc <stdio_exit_handler+0x10>)
 80039c0:	4803      	ldr	r0, [pc, #12]	@ (80039d0 <stdio_exit_handler+0x14>)
 80039c2:	f000 b86b 	b.w	8003a9c <_fwalk_sglue>
 80039c6:	bf00      	nop
 80039c8:	20000010 	.word	0x20000010
 80039cc:	080047c9 	.word	0x080047c9
 80039d0:	20000020 	.word	0x20000020

080039d4 <cleanup_stdio>:
 80039d4:	6841      	ldr	r1, [r0, #4]
 80039d6:	4b0c      	ldr	r3, [pc, #48]	@ (8003a08 <cleanup_stdio+0x34>)
 80039d8:	4299      	cmp	r1, r3
 80039da:	b510      	push	{r4, lr}
 80039dc:	4604      	mov	r4, r0
 80039de:	d001      	beq.n	80039e4 <cleanup_stdio+0x10>
 80039e0:	f000 fef2 	bl	80047c8 <_fflush_r>
 80039e4:	68a1      	ldr	r1, [r4, #8]
 80039e6:	4b09      	ldr	r3, [pc, #36]	@ (8003a0c <cleanup_stdio+0x38>)
 80039e8:	4299      	cmp	r1, r3
 80039ea:	d002      	beq.n	80039f2 <cleanup_stdio+0x1e>
 80039ec:	4620      	mov	r0, r4
 80039ee:	f000 feeb 	bl	80047c8 <_fflush_r>
 80039f2:	68e1      	ldr	r1, [r4, #12]
 80039f4:	4b06      	ldr	r3, [pc, #24]	@ (8003a10 <cleanup_stdio+0x3c>)
 80039f6:	4299      	cmp	r1, r3
 80039f8:	d004      	beq.n	8003a04 <cleanup_stdio+0x30>
 80039fa:	4620      	mov	r0, r4
 80039fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a00:	f000 bee2 	b.w	80047c8 <_fflush_r>
 8003a04:	bd10      	pop	{r4, pc}
 8003a06:	bf00      	nop
 8003a08:	20004d0c 	.word	0x20004d0c
 8003a0c:	20004d74 	.word	0x20004d74
 8003a10:	20004ddc 	.word	0x20004ddc

08003a14 <global_stdio_init.part.0>:
 8003a14:	4b0c      	ldr	r3, [pc, #48]	@ (8003a48 <global_stdio_init.part.0+0x34>)
 8003a16:	4a0d      	ldr	r2, [pc, #52]	@ (8003a4c <global_stdio_init.part.0+0x38>)
 8003a18:	480d      	ldr	r0, [pc, #52]	@ (8003a50 <global_stdio_init.part.0+0x3c>)
 8003a1a:	b510      	push	{r4, lr}
 8003a1c:	2104      	movs	r1, #4
 8003a1e:	601a      	str	r2, [r3, #0]
 8003a20:	2200      	movs	r2, #0
 8003a22:	f7ff ff95 	bl	8003950 <std>
 8003a26:	4b0a      	ldr	r3, [pc, #40]	@ (8003a50 <global_stdio_init.part.0+0x3c>)
 8003a28:	2201      	movs	r2, #1
 8003a2a:	461c      	mov	r4, r3
 8003a2c:	2109      	movs	r1, #9
 8003a2e:	f103 0068 	add.w	r0, r3, #104	@ 0x68
 8003a32:	f7ff ff8d 	bl	8003950 <std>
 8003a36:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003a3a:	2202      	movs	r2, #2
 8003a3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a40:	2112      	movs	r1, #18
 8003a42:	f7ff bf85 	b.w	8003950 <std>
 8003a46:	bf00      	nop
 8003a48:	20004e44 	.word	0x20004e44
 8003a4c:	080039bd 	.word	0x080039bd
 8003a50:	20004d0c 	.word	0x20004d0c

08003a54 <__sfp_lock_acquire>:
 8003a54:	4801      	ldr	r0, [pc, #4]	@ (8003a5c <__sfp_lock_acquire+0x8>)
 8003a56:	f000 ba5c 	b.w	8003f12 <__retarget_lock_acquire_recursive>
 8003a5a:	bf00      	nop
 8003a5c:	20004e4d 	.word	0x20004e4d

08003a60 <__sfp_lock_release>:
 8003a60:	4801      	ldr	r0, [pc, #4]	@ (8003a68 <__sfp_lock_release+0x8>)
 8003a62:	f000 ba57 	b.w	8003f14 <__retarget_lock_release_recursive>
 8003a66:	bf00      	nop
 8003a68:	20004e4d 	.word	0x20004e4d

08003a6c <__sinit>:
 8003a6c:	b510      	push	{r4, lr}
 8003a6e:	4604      	mov	r4, r0
 8003a70:	f7ff fff0 	bl	8003a54 <__sfp_lock_acquire>
 8003a74:	6a23      	ldr	r3, [r4, #32]
 8003a76:	b11b      	cbz	r3, 8003a80 <__sinit+0x14>
 8003a78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a7c:	f7ff bff0 	b.w	8003a60 <__sfp_lock_release>
 8003a80:	4b04      	ldr	r3, [pc, #16]	@ (8003a94 <__sinit+0x28>)
 8003a82:	6223      	str	r3, [r4, #32]
 8003a84:	4b04      	ldr	r3, [pc, #16]	@ (8003a98 <__sinit+0x2c>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d1f5      	bne.n	8003a78 <__sinit+0xc>
 8003a8c:	f7ff ffc2 	bl	8003a14 <global_stdio_init.part.0>
 8003a90:	e7f2      	b.n	8003a78 <__sinit+0xc>
 8003a92:	bf00      	nop
 8003a94:	080039d5 	.word	0x080039d5
 8003a98:	20004e44 	.word	0x20004e44

08003a9c <_fwalk_sglue>:
 8003a9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003aa0:	4607      	mov	r7, r0
 8003aa2:	4688      	mov	r8, r1
 8003aa4:	4614      	mov	r4, r2
 8003aa6:	2600      	movs	r6, #0
 8003aa8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003aac:	f1b9 0901 	subs.w	r9, r9, #1
 8003ab0:	d505      	bpl.n	8003abe <_fwalk_sglue+0x22>
 8003ab2:	6824      	ldr	r4, [r4, #0]
 8003ab4:	2c00      	cmp	r4, #0
 8003ab6:	d1f7      	bne.n	8003aa8 <_fwalk_sglue+0xc>
 8003ab8:	4630      	mov	r0, r6
 8003aba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003abe:	89ab      	ldrh	r3, [r5, #12]
 8003ac0:	2b01      	cmp	r3, #1
 8003ac2:	d907      	bls.n	8003ad4 <_fwalk_sglue+0x38>
 8003ac4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003ac8:	3301      	adds	r3, #1
 8003aca:	d003      	beq.n	8003ad4 <_fwalk_sglue+0x38>
 8003acc:	4629      	mov	r1, r5
 8003ace:	4638      	mov	r0, r7
 8003ad0:	47c0      	blx	r8
 8003ad2:	4306      	orrs	r6, r0
 8003ad4:	3568      	adds	r5, #104	@ 0x68
 8003ad6:	e7e9      	b.n	8003aac <_fwalk_sglue+0x10>

08003ad8 <iprintf>:
 8003ad8:	b40f      	push	{r0, r1, r2, r3}
 8003ada:	b507      	push	{r0, r1, r2, lr}
 8003adc:	4906      	ldr	r1, [pc, #24]	@ (8003af8 <iprintf+0x20>)
 8003ade:	ab04      	add	r3, sp, #16
 8003ae0:	6808      	ldr	r0, [r1, #0]
 8003ae2:	f853 2b04 	ldr.w	r2, [r3], #4
 8003ae6:	6881      	ldr	r1, [r0, #8]
 8003ae8:	9301      	str	r3, [sp, #4]
 8003aea:	f000 fb45 	bl	8004178 <_vfiprintf_r>
 8003aee:	b003      	add	sp, #12
 8003af0:	f85d eb04 	ldr.w	lr, [sp], #4
 8003af4:	b004      	add	sp, #16
 8003af6:	4770      	bx	lr
 8003af8:	2000001c 	.word	0x2000001c

08003afc <_puts_r>:
 8003afc:	6a03      	ldr	r3, [r0, #32]
 8003afe:	b570      	push	{r4, r5, r6, lr}
 8003b00:	6884      	ldr	r4, [r0, #8]
 8003b02:	4605      	mov	r5, r0
 8003b04:	460e      	mov	r6, r1
 8003b06:	b90b      	cbnz	r3, 8003b0c <_puts_r+0x10>
 8003b08:	f7ff ffb0 	bl	8003a6c <__sinit>
 8003b0c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003b0e:	07db      	lsls	r3, r3, #31
 8003b10:	d405      	bmi.n	8003b1e <_puts_r+0x22>
 8003b12:	89a3      	ldrh	r3, [r4, #12]
 8003b14:	0598      	lsls	r0, r3, #22
 8003b16:	d402      	bmi.n	8003b1e <_puts_r+0x22>
 8003b18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003b1a:	f000 f9fa 	bl	8003f12 <__retarget_lock_acquire_recursive>
 8003b1e:	89a3      	ldrh	r3, [r4, #12]
 8003b20:	0719      	lsls	r1, r3, #28
 8003b22:	d502      	bpl.n	8003b2a <_puts_r+0x2e>
 8003b24:	6923      	ldr	r3, [r4, #16]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d135      	bne.n	8003b96 <_puts_r+0x9a>
 8003b2a:	4621      	mov	r1, r4
 8003b2c:	4628      	mov	r0, r5
 8003b2e:	f000 f8c5 	bl	8003cbc <__swsetup_r>
 8003b32:	b380      	cbz	r0, 8003b96 <_puts_r+0x9a>
 8003b34:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8003b38:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003b3a:	07da      	lsls	r2, r3, #31
 8003b3c:	d405      	bmi.n	8003b4a <_puts_r+0x4e>
 8003b3e:	89a3      	ldrh	r3, [r4, #12]
 8003b40:	059b      	lsls	r3, r3, #22
 8003b42:	d402      	bmi.n	8003b4a <_puts_r+0x4e>
 8003b44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003b46:	f000 f9e5 	bl	8003f14 <__retarget_lock_release_recursive>
 8003b4a:	4628      	mov	r0, r5
 8003b4c:	bd70      	pop	{r4, r5, r6, pc}
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	da04      	bge.n	8003b5c <_puts_r+0x60>
 8003b52:	69a2      	ldr	r2, [r4, #24]
 8003b54:	4293      	cmp	r3, r2
 8003b56:	db17      	blt.n	8003b88 <_puts_r+0x8c>
 8003b58:	290a      	cmp	r1, #10
 8003b5a:	d015      	beq.n	8003b88 <_puts_r+0x8c>
 8003b5c:	6823      	ldr	r3, [r4, #0]
 8003b5e:	1c5a      	adds	r2, r3, #1
 8003b60:	6022      	str	r2, [r4, #0]
 8003b62:	7019      	strb	r1, [r3, #0]
 8003b64:	68a3      	ldr	r3, [r4, #8]
 8003b66:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003b6a:	3b01      	subs	r3, #1
 8003b6c:	60a3      	str	r3, [r4, #8]
 8003b6e:	2900      	cmp	r1, #0
 8003b70:	d1ed      	bne.n	8003b4e <_puts_r+0x52>
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	da11      	bge.n	8003b9a <_puts_r+0x9e>
 8003b76:	4622      	mov	r2, r4
 8003b78:	210a      	movs	r1, #10
 8003b7a:	4628      	mov	r0, r5
 8003b7c:	f000 f860 	bl	8003c40 <__swbuf_r>
 8003b80:	3001      	adds	r0, #1
 8003b82:	d0d7      	beq.n	8003b34 <_puts_r+0x38>
 8003b84:	250a      	movs	r5, #10
 8003b86:	e7d7      	b.n	8003b38 <_puts_r+0x3c>
 8003b88:	4622      	mov	r2, r4
 8003b8a:	4628      	mov	r0, r5
 8003b8c:	f000 f858 	bl	8003c40 <__swbuf_r>
 8003b90:	3001      	adds	r0, #1
 8003b92:	d1e7      	bne.n	8003b64 <_puts_r+0x68>
 8003b94:	e7ce      	b.n	8003b34 <_puts_r+0x38>
 8003b96:	3e01      	subs	r6, #1
 8003b98:	e7e4      	b.n	8003b64 <_puts_r+0x68>
 8003b9a:	6823      	ldr	r3, [r4, #0]
 8003b9c:	1c5a      	adds	r2, r3, #1
 8003b9e:	6022      	str	r2, [r4, #0]
 8003ba0:	220a      	movs	r2, #10
 8003ba2:	701a      	strb	r2, [r3, #0]
 8003ba4:	e7ee      	b.n	8003b84 <_puts_r+0x88>
	...

08003ba8 <puts>:
 8003ba8:	4b02      	ldr	r3, [pc, #8]	@ (8003bb4 <puts+0xc>)
 8003baa:	4601      	mov	r1, r0
 8003bac:	6818      	ldr	r0, [r3, #0]
 8003bae:	f7ff bfa5 	b.w	8003afc <_puts_r>
 8003bb2:	bf00      	nop
 8003bb4:	2000001c 	.word	0x2000001c

08003bb8 <__sread>:
 8003bb8:	b510      	push	{r4, lr}
 8003bba:	460c      	mov	r4, r1
 8003bbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003bc0:	f000 f958 	bl	8003e74 <_read_r>
 8003bc4:	2800      	cmp	r0, #0
 8003bc6:	bfab      	itete	ge
 8003bc8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003bca:	89a3      	ldrhlt	r3, [r4, #12]
 8003bcc:	181b      	addge	r3, r3, r0
 8003bce:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003bd2:	bfac      	ite	ge
 8003bd4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003bd6:	81a3      	strhlt	r3, [r4, #12]
 8003bd8:	bd10      	pop	{r4, pc}

08003bda <__swrite>:
 8003bda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003bde:	461f      	mov	r7, r3
 8003be0:	898b      	ldrh	r3, [r1, #12]
 8003be2:	05db      	lsls	r3, r3, #23
 8003be4:	4605      	mov	r5, r0
 8003be6:	460c      	mov	r4, r1
 8003be8:	4616      	mov	r6, r2
 8003bea:	d505      	bpl.n	8003bf8 <__swrite+0x1e>
 8003bec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003bf0:	2302      	movs	r3, #2
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	f000 f92c 	bl	8003e50 <_lseek_r>
 8003bf8:	89a3      	ldrh	r3, [r4, #12]
 8003bfa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003bfe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003c02:	81a3      	strh	r3, [r4, #12]
 8003c04:	4632      	mov	r2, r6
 8003c06:	463b      	mov	r3, r7
 8003c08:	4628      	mov	r0, r5
 8003c0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003c0e:	f000 b943 	b.w	8003e98 <_write_r>

08003c12 <__sseek>:
 8003c12:	b510      	push	{r4, lr}
 8003c14:	460c      	mov	r4, r1
 8003c16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c1a:	f000 f919 	bl	8003e50 <_lseek_r>
 8003c1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c22:	1c42      	adds	r2, r0, #1
 8003c24:	bf0b      	itete	eq
 8003c26:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003c2a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003c2e:	81a3      	strheq	r3, [r4, #12]
 8003c30:	81a3      	strhne	r3, [r4, #12]
 8003c32:	bf18      	it	ne
 8003c34:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003c36:	bd10      	pop	{r4, pc}

08003c38 <__sclose>:
 8003c38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c3c:	f000 b89a 	b.w	8003d74 <_close_r>

08003c40 <__swbuf_r>:
 8003c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c42:	460e      	mov	r6, r1
 8003c44:	4614      	mov	r4, r2
 8003c46:	4605      	mov	r5, r0
 8003c48:	b118      	cbz	r0, 8003c52 <__swbuf_r+0x12>
 8003c4a:	6a03      	ldr	r3, [r0, #32]
 8003c4c:	b90b      	cbnz	r3, 8003c52 <__swbuf_r+0x12>
 8003c4e:	f7ff ff0d 	bl	8003a6c <__sinit>
 8003c52:	69a3      	ldr	r3, [r4, #24]
 8003c54:	60a3      	str	r3, [r4, #8]
 8003c56:	89a3      	ldrh	r3, [r4, #12]
 8003c58:	071a      	lsls	r2, r3, #28
 8003c5a:	d501      	bpl.n	8003c60 <__swbuf_r+0x20>
 8003c5c:	6923      	ldr	r3, [r4, #16]
 8003c5e:	b943      	cbnz	r3, 8003c72 <__swbuf_r+0x32>
 8003c60:	4621      	mov	r1, r4
 8003c62:	4628      	mov	r0, r5
 8003c64:	f000 f82a 	bl	8003cbc <__swsetup_r>
 8003c68:	b118      	cbz	r0, 8003c72 <__swbuf_r+0x32>
 8003c6a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8003c6e:	4638      	mov	r0, r7
 8003c70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003c72:	6823      	ldr	r3, [r4, #0]
 8003c74:	6922      	ldr	r2, [r4, #16]
 8003c76:	1a98      	subs	r0, r3, r2
 8003c78:	6963      	ldr	r3, [r4, #20]
 8003c7a:	b2f6      	uxtb	r6, r6
 8003c7c:	4283      	cmp	r3, r0
 8003c7e:	4637      	mov	r7, r6
 8003c80:	dc05      	bgt.n	8003c8e <__swbuf_r+0x4e>
 8003c82:	4621      	mov	r1, r4
 8003c84:	4628      	mov	r0, r5
 8003c86:	f000 fd9f 	bl	80047c8 <_fflush_r>
 8003c8a:	2800      	cmp	r0, #0
 8003c8c:	d1ed      	bne.n	8003c6a <__swbuf_r+0x2a>
 8003c8e:	68a3      	ldr	r3, [r4, #8]
 8003c90:	3b01      	subs	r3, #1
 8003c92:	60a3      	str	r3, [r4, #8]
 8003c94:	6823      	ldr	r3, [r4, #0]
 8003c96:	1c5a      	adds	r2, r3, #1
 8003c98:	6022      	str	r2, [r4, #0]
 8003c9a:	701e      	strb	r6, [r3, #0]
 8003c9c:	6962      	ldr	r2, [r4, #20]
 8003c9e:	1c43      	adds	r3, r0, #1
 8003ca0:	429a      	cmp	r2, r3
 8003ca2:	d004      	beq.n	8003cae <__swbuf_r+0x6e>
 8003ca4:	89a3      	ldrh	r3, [r4, #12]
 8003ca6:	07db      	lsls	r3, r3, #31
 8003ca8:	d5e1      	bpl.n	8003c6e <__swbuf_r+0x2e>
 8003caa:	2e0a      	cmp	r6, #10
 8003cac:	d1df      	bne.n	8003c6e <__swbuf_r+0x2e>
 8003cae:	4621      	mov	r1, r4
 8003cb0:	4628      	mov	r0, r5
 8003cb2:	f000 fd89 	bl	80047c8 <_fflush_r>
 8003cb6:	2800      	cmp	r0, #0
 8003cb8:	d0d9      	beq.n	8003c6e <__swbuf_r+0x2e>
 8003cba:	e7d6      	b.n	8003c6a <__swbuf_r+0x2a>

08003cbc <__swsetup_r>:
 8003cbc:	b538      	push	{r3, r4, r5, lr}
 8003cbe:	4b28      	ldr	r3, [pc, #160]	@ (8003d60 <__swsetup_r+0xa4>)
 8003cc0:	4605      	mov	r5, r0
 8003cc2:	6818      	ldr	r0, [r3, #0]
 8003cc4:	460c      	mov	r4, r1
 8003cc6:	b118      	cbz	r0, 8003cd0 <__swsetup_r+0x14>
 8003cc8:	6a03      	ldr	r3, [r0, #32]
 8003cca:	b90b      	cbnz	r3, 8003cd0 <__swsetup_r+0x14>
 8003ccc:	f7ff fece 	bl	8003a6c <__sinit>
 8003cd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003cd4:	071a      	lsls	r2, r3, #28
 8003cd6:	d421      	bmi.n	8003d1c <__swsetup_r+0x60>
 8003cd8:	06d8      	lsls	r0, r3, #27
 8003cda:	d407      	bmi.n	8003cec <__swsetup_r+0x30>
 8003cdc:	2209      	movs	r2, #9
 8003cde:	602a      	str	r2, [r5, #0]
 8003ce0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003ce4:	81a3      	strh	r3, [r4, #12]
 8003ce6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003cea:	e030      	b.n	8003d4e <__swsetup_r+0x92>
 8003cec:	0759      	lsls	r1, r3, #29
 8003cee:	d512      	bpl.n	8003d16 <__swsetup_r+0x5a>
 8003cf0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003cf2:	b141      	cbz	r1, 8003d06 <__swsetup_r+0x4a>
 8003cf4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003cf8:	4299      	cmp	r1, r3
 8003cfa:	d002      	beq.n	8003d02 <__swsetup_r+0x46>
 8003cfc:	4628      	mov	r0, r5
 8003cfe:	f000 f919 	bl	8003f34 <_free_r>
 8003d02:	2300      	movs	r3, #0
 8003d04:	6363      	str	r3, [r4, #52]	@ 0x34
 8003d06:	2200      	movs	r2, #0
 8003d08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d0c:	6062      	str	r2, [r4, #4]
 8003d0e:	6922      	ldr	r2, [r4, #16]
 8003d10:	6022      	str	r2, [r4, #0]
 8003d12:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003d16:	f043 0308 	orr.w	r3, r3, #8
 8003d1a:	81a3      	strh	r3, [r4, #12]
 8003d1c:	6922      	ldr	r2, [r4, #16]
 8003d1e:	b93a      	cbnz	r2, 8003d30 <__swsetup_r+0x74>
 8003d20:	059a      	lsls	r2, r3, #22
 8003d22:	d501      	bpl.n	8003d28 <__swsetup_r+0x6c>
 8003d24:	0618      	lsls	r0, r3, #24
 8003d26:	d503      	bpl.n	8003d30 <__swsetup_r+0x74>
 8003d28:	4621      	mov	r1, r4
 8003d2a:	4628      	mov	r0, r5
 8003d2c:	f000 fd98 	bl	8004860 <__smakebuf_r>
 8003d30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d34:	f013 0201 	ands.w	r2, r3, #1
 8003d38:	d00a      	beq.n	8003d50 <__swsetup_r+0x94>
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	60a2      	str	r2, [r4, #8]
 8003d3e:	6962      	ldr	r2, [r4, #20]
 8003d40:	4252      	negs	r2, r2
 8003d42:	61a2      	str	r2, [r4, #24]
 8003d44:	6922      	ldr	r2, [r4, #16]
 8003d46:	b942      	cbnz	r2, 8003d5a <__swsetup_r+0x9e>
 8003d48:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003d4c:	d1c8      	bne.n	8003ce0 <__swsetup_r+0x24>
 8003d4e:	bd38      	pop	{r3, r4, r5, pc}
 8003d50:	0799      	lsls	r1, r3, #30
 8003d52:	bf58      	it	pl
 8003d54:	6962      	ldrpl	r2, [r4, #20]
 8003d56:	60a2      	str	r2, [r4, #8]
 8003d58:	e7f4      	b.n	8003d44 <__swsetup_r+0x88>
 8003d5a:	2000      	movs	r0, #0
 8003d5c:	e7f7      	b.n	8003d4e <__swsetup_r+0x92>
 8003d5e:	bf00      	nop
 8003d60:	2000001c 	.word	0x2000001c

08003d64 <memset>:
 8003d64:	4402      	add	r2, r0
 8003d66:	4603      	mov	r3, r0
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d100      	bne.n	8003d6e <memset+0xa>
 8003d6c:	4770      	bx	lr
 8003d6e:	f803 1b01 	strb.w	r1, [r3], #1
 8003d72:	e7f9      	b.n	8003d68 <memset+0x4>

08003d74 <_close_r>:
 8003d74:	b538      	push	{r3, r4, r5, lr}
 8003d76:	4d06      	ldr	r5, [pc, #24]	@ (8003d90 <_close_r+0x1c>)
 8003d78:	2300      	movs	r3, #0
 8003d7a:	4604      	mov	r4, r0
 8003d7c:	4608      	mov	r0, r1
 8003d7e:	602b      	str	r3, [r5, #0]
 8003d80:	f7fe fdd0 	bl	8002924 <_close>
 8003d84:	1c43      	adds	r3, r0, #1
 8003d86:	d102      	bne.n	8003d8e <_close_r+0x1a>
 8003d88:	682b      	ldr	r3, [r5, #0]
 8003d8a:	b103      	cbz	r3, 8003d8e <_close_r+0x1a>
 8003d8c:	6023      	str	r3, [r4, #0]
 8003d8e:	bd38      	pop	{r3, r4, r5, pc}
 8003d90:	20004e48 	.word	0x20004e48

08003d94 <_reclaim_reent>:
 8003d94:	4b2d      	ldr	r3, [pc, #180]	@ (8003e4c <_reclaim_reent+0xb8>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4283      	cmp	r3, r0
 8003d9a:	b570      	push	{r4, r5, r6, lr}
 8003d9c:	4604      	mov	r4, r0
 8003d9e:	d053      	beq.n	8003e48 <_reclaim_reent+0xb4>
 8003da0:	69c3      	ldr	r3, [r0, #28]
 8003da2:	b31b      	cbz	r3, 8003dec <_reclaim_reent+0x58>
 8003da4:	68db      	ldr	r3, [r3, #12]
 8003da6:	b163      	cbz	r3, 8003dc2 <_reclaim_reent+0x2e>
 8003da8:	2500      	movs	r5, #0
 8003daa:	69e3      	ldr	r3, [r4, #28]
 8003dac:	68db      	ldr	r3, [r3, #12]
 8003dae:	5959      	ldr	r1, [r3, r5]
 8003db0:	b9b1      	cbnz	r1, 8003de0 <_reclaim_reent+0x4c>
 8003db2:	3504      	adds	r5, #4
 8003db4:	2d80      	cmp	r5, #128	@ 0x80
 8003db6:	d1f8      	bne.n	8003daa <_reclaim_reent+0x16>
 8003db8:	69e3      	ldr	r3, [r4, #28]
 8003dba:	4620      	mov	r0, r4
 8003dbc:	68d9      	ldr	r1, [r3, #12]
 8003dbe:	f000 f8b9 	bl	8003f34 <_free_r>
 8003dc2:	69e3      	ldr	r3, [r4, #28]
 8003dc4:	6819      	ldr	r1, [r3, #0]
 8003dc6:	b111      	cbz	r1, 8003dce <_reclaim_reent+0x3a>
 8003dc8:	4620      	mov	r0, r4
 8003dca:	f000 f8b3 	bl	8003f34 <_free_r>
 8003dce:	69e3      	ldr	r3, [r4, #28]
 8003dd0:	689d      	ldr	r5, [r3, #8]
 8003dd2:	b15d      	cbz	r5, 8003dec <_reclaim_reent+0x58>
 8003dd4:	4629      	mov	r1, r5
 8003dd6:	4620      	mov	r0, r4
 8003dd8:	682d      	ldr	r5, [r5, #0]
 8003dda:	f000 f8ab 	bl	8003f34 <_free_r>
 8003dde:	e7f8      	b.n	8003dd2 <_reclaim_reent+0x3e>
 8003de0:	680e      	ldr	r6, [r1, #0]
 8003de2:	4620      	mov	r0, r4
 8003de4:	f000 f8a6 	bl	8003f34 <_free_r>
 8003de8:	4631      	mov	r1, r6
 8003dea:	e7e1      	b.n	8003db0 <_reclaim_reent+0x1c>
 8003dec:	6961      	ldr	r1, [r4, #20]
 8003dee:	b111      	cbz	r1, 8003df6 <_reclaim_reent+0x62>
 8003df0:	4620      	mov	r0, r4
 8003df2:	f000 f89f 	bl	8003f34 <_free_r>
 8003df6:	69e1      	ldr	r1, [r4, #28]
 8003df8:	b111      	cbz	r1, 8003e00 <_reclaim_reent+0x6c>
 8003dfa:	4620      	mov	r0, r4
 8003dfc:	f000 f89a 	bl	8003f34 <_free_r>
 8003e00:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8003e02:	b111      	cbz	r1, 8003e0a <_reclaim_reent+0x76>
 8003e04:	4620      	mov	r0, r4
 8003e06:	f000 f895 	bl	8003f34 <_free_r>
 8003e0a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003e0c:	b111      	cbz	r1, 8003e14 <_reclaim_reent+0x80>
 8003e0e:	4620      	mov	r0, r4
 8003e10:	f000 f890 	bl	8003f34 <_free_r>
 8003e14:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8003e16:	b111      	cbz	r1, 8003e1e <_reclaim_reent+0x8a>
 8003e18:	4620      	mov	r0, r4
 8003e1a:	f000 f88b 	bl	8003f34 <_free_r>
 8003e1e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8003e20:	b111      	cbz	r1, 8003e28 <_reclaim_reent+0x94>
 8003e22:	4620      	mov	r0, r4
 8003e24:	f000 f886 	bl	8003f34 <_free_r>
 8003e28:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8003e2a:	b111      	cbz	r1, 8003e32 <_reclaim_reent+0x9e>
 8003e2c:	4620      	mov	r0, r4
 8003e2e:	f000 f881 	bl	8003f34 <_free_r>
 8003e32:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8003e34:	b111      	cbz	r1, 8003e3c <_reclaim_reent+0xa8>
 8003e36:	4620      	mov	r0, r4
 8003e38:	f000 f87c 	bl	8003f34 <_free_r>
 8003e3c:	6a23      	ldr	r3, [r4, #32]
 8003e3e:	b11b      	cbz	r3, 8003e48 <_reclaim_reent+0xb4>
 8003e40:	4620      	mov	r0, r4
 8003e42:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8003e46:	4718      	bx	r3
 8003e48:	bd70      	pop	{r4, r5, r6, pc}
 8003e4a:	bf00      	nop
 8003e4c:	2000001c 	.word	0x2000001c

08003e50 <_lseek_r>:
 8003e50:	b538      	push	{r3, r4, r5, lr}
 8003e52:	4d07      	ldr	r5, [pc, #28]	@ (8003e70 <_lseek_r+0x20>)
 8003e54:	4604      	mov	r4, r0
 8003e56:	4608      	mov	r0, r1
 8003e58:	4611      	mov	r1, r2
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	602a      	str	r2, [r5, #0]
 8003e5e:	461a      	mov	r2, r3
 8003e60:	f7fe fd6a 	bl	8002938 <_lseek>
 8003e64:	1c43      	adds	r3, r0, #1
 8003e66:	d102      	bne.n	8003e6e <_lseek_r+0x1e>
 8003e68:	682b      	ldr	r3, [r5, #0]
 8003e6a:	b103      	cbz	r3, 8003e6e <_lseek_r+0x1e>
 8003e6c:	6023      	str	r3, [r4, #0]
 8003e6e:	bd38      	pop	{r3, r4, r5, pc}
 8003e70:	20004e48 	.word	0x20004e48

08003e74 <_read_r>:
 8003e74:	b538      	push	{r3, r4, r5, lr}
 8003e76:	4d07      	ldr	r5, [pc, #28]	@ (8003e94 <_read_r+0x20>)
 8003e78:	4604      	mov	r4, r0
 8003e7a:	4608      	mov	r0, r1
 8003e7c:	4611      	mov	r1, r2
 8003e7e:	2200      	movs	r2, #0
 8003e80:	602a      	str	r2, [r5, #0]
 8003e82:	461a      	mov	r2, r3
 8003e84:	f7fe fd30 	bl	80028e8 <_read>
 8003e88:	1c43      	adds	r3, r0, #1
 8003e8a:	d102      	bne.n	8003e92 <_read_r+0x1e>
 8003e8c:	682b      	ldr	r3, [r5, #0]
 8003e8e:	b103      	cbz	r3, 8003e92 <_read_r+0x1e>
 8003e90:	6023      	str	r3, [r4, #0]
 8003e92:	bd38      	pop	{r3, r4, r5, pc}
 8003e94:	20004e48 	.word	0x20004e48

08003e98 <_write_r>:
 8003e98:	b538      	push	{r3, r4, r5, lr}
 8003e9a:	4d07      	ldr	r5, [pc, #28]	@ (8003eb8 <_write_r+0x20>)
 8003e9c:	4604      	mov	r4, r0
 8003e9e:	4608      	mov	r0, r1
 8003ea0:	4611      	mov	r1, r2
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	602a      	str	r2, [r5, #0]
 8003ea6:	461a      	mov	r2, r3
 8003ea8:	f7fe fd2e 	bl	8002908 <_write>
 8003eac:	1c43      	adds	r3, r0, #1
 8003eae:	d102      	bne.n	8003eb6 <_write_r+0x1e>
 8003eb0:	682b      	ldr	r3, [r5, #0]
 8003eb2:	b103      	cbz	r3, 8003eb6 <_write_r+0x1e>
 8003eb4:	6023      	str	r3, [r4, #0]
 8003eb6:	bd38      	pop	{r3, r4, r5, pc}
 8003eb8:	20004e48 	.word	0x20004e48

08003ebc <__errno>:
 8003ebc:	4b01      	ldr	r3, [pc, #4]	@ (8003ec4 <__errno+0x8>)
 8003ebe:	6818      	ldr	r0, [r3, #0]
 8003ec0:	4770      	bx	lr
 8003ec2:	bf00      	nop
 8003ec4:	2000001c 	.word	0x2000001c

08003ec8 <__libc_init_array>:
 8003ec8:	b570      	push	{r4, r5, r6, lr}
 8003eca:	4b0d      	ldr	r3, [pc, #52]	@ (8003f00 <__libc_init_array+0x38>)
 8003ecc:	4d0d      	ldr	r5, [pc, #52]	@ (8003f04 <__libc_init_array+0x3c>)
 8003ece:	1b5b      	subs	r3, r3, r5
 8003ed0:	109c      	asrs	r4, r3, #2
 8003ed2:	2600      	movs	r6, #0
 8003ed4:	42a6      	cmp	r6, r4
 8003ed6:	d109      	bne.n	8003eec <__libc_init_array+0x24>
 8003ed8:	f000 feaa 	bl	8004c30 <_init>
 8003edc:	4d0a      	ldr	r5, [pc, #40]	@ (8003f08 <__libc_init_array+0x40>)
 8003ede:	4b0b      	ldr	r3, [pc, #44]	@ (8003f0c <__libc_init_array+0x44>)
 8003ee0:	1b5b      	subs	r3, r3, r5
 8003ee2:	109c      	asrs	r4, r3, #2
 8003ee4:	2600      	movs	r6, #0
 8003ee6:	42a6      	cmp	r6, r4
 8003ee8:	d105      	bne.n	8003ef6 <__libc_init_array+0x2e>
 8003eea:	bd70      	pop	{r4, r5, r6, pc}
 8003eec:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ef0:	4798      	blx	r3
 8003ef2:	3601      	adds	r6, #1
 8003ef4:	e7ee      	b.n	8003ed4 <__libc_init_array+0xc>
 8003ef6:	f855 3b04 	ldr.w	r3, [r5], #4
 8003efa:	4798      	blx	r3
 8003efc:	3601      	adds	r6, #1
 8003efe:	e7f2      	b.n	8003ee6 <__libc_init_array+0x1e>
 8003f00:	08004d98 	.word	0x08004d98
 8003f04:	08004d98 	.word	0x08004d98
 8003f08:	08004d98 	.word	0x08004d98
 8003f0c:	08004d9c 	.word	0x08004d9c

08003f10 <__retarget_lock_init_recursive>:
 8003f10:	4770      	bx	lr

08003f12 <__retarget_lock_acquire_recursive>:
 8003f12:	4770      	bx	lr

08003f14 <__retarget_lock_release_recursive>:
 8003f14:	4770      	bx	lr

08003f16 <memcpy>:
 8003f16:	440a      	add	r2, r1
 8003f18:	4291      	cmp	r1, r2
 8003f1a:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8003f1e:	d100      	bne.n	8003f22 <memcpy+0xc>
 8003f20:	4770      	bx	lr
 8003f22:	b510      	push	{r4, lr}
 8003f24:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003f28:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003f2c:	4291      	cmp	r1, r2
 8003f2e:	d1f9      	bne.n	8003f24 <memcpy+0xe>
 8003f30:	bd10      	pop	{r4, pc}
	...

08003f34 <_free_r>:
 8003f34:	b538      	push	{r3, r4, r5, lr}
 8003f36:	4605      	mov	r5, r0
 8003f38:	2900      	cmp	r1, #0
 8003f3a:	d041      	beq.n	8003fc0 <_free_r+0x8c>
 8003f3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f40:	1f0c      	subs	r4, r1, #4
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	bfb8      	it	lt
 8003f46:	18e4      	addlt	r4, r4, r3
 8003f48:	f000 f8e0 	bl	800410c <__malloc_lock>
 8003f4c:	4a1d      	ldr	r2, [pc, #116]	@ (8003fc4 <_free_r+0x90>)
 8003f4e:	6813      	ldr	r3, [r2, #0]
 8003f50:	b933      	cbnz	r3, 8003f60 <_free_r+0x2c>
 8003f52:	6063      	str	r3, [r4, #4]
 8003f54:	6014      	str	r4, [r2, #0]
 8003f56:	4628      	mov	r0, r5
 8003f58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003f5c:	f000 b8dc 	b.w	8004118 <__malloc_unlock>
 8003f60:	42a3      	cmp	r3, r4
 8003f62:	d908      	bls.n	8003f76 <_free_r+0x42>
 8003f64:	6820      	ldr	r0, [r4, #0]
 8003f66:	1821      	adds	r1, r4, r0
 8003f68:	428b      	cmp	r3, r1
 8003f6a:	bf01      	itttt	eq
 8003f6c:	6819      	ldreq	r1, [r3, #0]
 8003f6e:	685b      	ldreq	r3, [r3, #4]
 8003f70:	1809      	addeq	r1, r1, r0
 8003f72:	6021      	streq	r1, [r4, #0]
 8003f74:	e7ed      	b.n	8003f52 <_free_r+0x1e>
 8003f76:	461a      	mov	r2, r3
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	b10b      	cbz	r3, 8003f80 <_free_r+0x4c>
 8003f7c:	42a3      	cmp	r3, r4
 8003f7e:	d9fa      	bls.n	8003f76 <_free_r+0x42>
 8003f80:	6811      	ldr	r1, [r2, #0]
 8003f82:	1850      	adds	r0, r2, r1
 8003f84:	42a0      	cmp	r0, r4
 8003f86:	d10b      	bne.n	8003fa0 <_free_r+0x6c>
 8003f88:	6820      	ldr	r0, [r4, #0]
 8003f8a:	4401      	add	r1, r0
 8003f8c:	1850      	adds	r0, r2, r1
 8003f8e:	4283      	cmp	r3, r0
 8003f90:	6011      	str	r1, [r2, #0]
 8003f92:	d1e0      	bne.n	8003f56 <_free_r+0x22>
 8003f94:	6818      	ldr	r0, [r3, #0]
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	6053      	str	r3, [r2, #4]
 8003f9a:	4408      	add	r0, r1
 8003f9c:	6010      	str	r0, [r2, #0]
 8003f9e:	e7da      	b.n	8003f56 <_free_r+0x22>
 8003fa0:	d902      	bls.n	8003fa8 <_free_r+0x74>
 8003fa2:	230c      	movs	r3, #12
 8003fa4:	602b      	str	r3, [r5, #0]
 8003fa6:	e7d6      	b.n	8003f56 <_free_r+0x22>
 8003fa8:	6820      	ldr	r0, [r4, #0]
 8003faa:	1821      	adds	r1, r4, r0
 8003fac:	428b      	cmp	r3, r1
 8003fae:	bf04      	itt	eq
 8003fb0:	6819      	ldreq	r1, [r3, #0]
 8003fb2:	685b      	ldreq	r3, [r3, #4]
 8003fb4:	6063      	str	r3, [r4, #4]
 8003fb6:	bf04      	itt	eq
 8003fb8:	1809      	addeq	r1, r1, r0
 8003fba:	6021      	streq	r1, [r4, #0]
 8003fbc:	6054      	str	r4, [r2, #4]
 8003fbe:	e7ca      	b.n	8003f56 <_free_r+0x22>
 8003fc0:	bd38      	pop	{r3, r4, r5, pc}
 8003fc2:	bf00      	nop
 8003fc4:	20004e54 	.word	0x20004e54

08003fc8 <sbrk_aligned>:
 8003fc8:	b570      	push	{r4, r5, r6, lr}
 8003fca:	4e0f      	ldr	r6, [pc, #60]	@ (8004008 <sbrk_aligned+0x40>)
 8003fcc:	460c      	mov	r4, r1
 8003fce:	6831      	ldr	r1, [r6, #0]
 8003fd0:	4605      	mov	r5, r0
 8003fd2:	b911      	cbnz	r1, 8003fda <sbrk_aligned+0x12>
 8003fd4:	f000 fca0 	bl	8004918 <_sbrk_r>
 8003fd8:	6030      	str	r0, [r6, #0]
 8003fda:	4621      	mov	r1, r4
 8003fdc:	4628      	mov	r0, r5
 8003fde:	f000 fc9b 	bl	8004918 <_sbrk_r>
 8003fe2:	1c43      	adds	r3, r0, #1
 8003fe4:	d103      	bne.n	8003fee <sbrk_aligned+0x26>
 8003fe6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8003fea:	4620      	mov	r0, r4
 8003fec:	bd70      	pop	{r4, r5, r6, pc}
 8003fee:	1cc4      	adds	r4, r0, #3
 8003ff0:	f024 0403 	bic.w	r4, r4, #3
 8003ff4:	42a0      	cmp	r0, r4
 8003ff6:	d0f8      	beq.n	8003fea <sbrk_aligned+0x22>
 8003ff8:	1a21      	subs	r1, r4, r0
 8003ffa:	4628      	mov	r0, r5
 8003ffc:	f000 fc8c 	bl	8004918 <_sbrk_r>
 8004000:	3001      	adds	r0, #1
 8004002:	d1f2      	bne.n	8003fea <sbrk_aligned+0x22>
 8004004:	e7ef      	b.n	8003fe6 <sbrk_aligned+0x1e>
 8004006:	bf00      	nop
 8004008:	20004e50 	.word	0x20004e50

0800400c <_malloc_r>:
 800400c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004010:	1ccd      	adds	r5, r1, #3
 8004012:	f025 0503 	bic.w	r5, r5, #3
 8004016:	3508      	adds	r5, #8
 8004018:	2d0c      	cmp	r5, #12
 800401a:	bf38      	it	cc
 800401c:	250c      	movcc	r5, #12
 800401e:	2d00      	cmp	r5, #0
 8004020:	4606      	mov	r6, r0
 8004022:	db01      	blt.n	8004028 <_malloc_r+0x1c>
 8004024:	42a9      	cmp	r1, r5
 8004026:	d904      	bls.n	8004032 <_malloc_r+0x26>
 8004028:	230c      	movs	r3, #12
 800402a:	6033      	str	r3, [r6, #0]
 800402c:	2000      	movs	r0, #0
 800402e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004032:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004108 <_malloc_r+0xfc>
 8004036:	f000 f869 	bl	800410c <__malloc_lock>
 800403a:	f8d8 3000 	ldr.w	r3, [r8]
 800403e:	461c      	mov	r4, r3
 8004040:	bb44      	cbnz	r4, 8004094 <_malloc_r+0x88>
 8004042:	4629      	mov	r1, r5
 8004044:	4630      	mov	r0, r6
 8004046:	f7ff ffbf 	bl	8003fc8 <sbrk_aligned>
 800404a:	1c43      	adds	r3, r0, #1
 800404c:	4604      	mov	r4, r0
 800404e:	d158      	bne.n	8004102 <_malloc_r+0xf6>
 8004050:	f8d8 4000 	ldr.w	r4, [r8]
 8004054:	4627      	mov	r7, r4
 8004056:	2f00      	cmp	r7, #0
 8004058:	d143      	bne.n	80040e2 <_malloc_r+0xd6>
 800405a:	2c00      	cmp	r4, #0
 800405c:	d04b      	beq.n	80040f6 <_malloc_r+0xea>
 800405e:	6823      	ldr	r3, [r4, #0]
 8004060:	4639      	mov	r1, r7
 8004062:	4630      	mov	r0, r6
 8004064:	eb04 0903 	add.w	r9, r4, r3
 8004068:	f000 fc56 	bl	8004918 <_sbrk_r>
 800406c:	4581      	cmp	r9, r0
 800406e:	d142      	bne.n	80040f6 <_malloc_r+0xea>
 8004070:	6821      	ldr	r1, [r4, #0]
 8004072:	1a6d      	subs	r5, r5, r1
 8004074:	4629      	mov	r1, r5
 8004076:	4630      	mov	r0, r6
 8004078:	f7ff ffa6 	bl	8003fc8 <sbrk_aligned>
 800407c:	3001      	adds	r0, #1
 800407e:	d03a      	beq.n	80040f6 <_malloc_r+0xea>
 8004080:	6823      	ldr	r3, [r4, #0]
 8004082:	442b      	add	r3, r5
 8004084:	6023      	str	r3, [r4, #0]
 8004086:	f8d8 3000 	ldr.w	r3, [r8]
 800408a:	685a      	ldr	r2, [r3, #4]
 800408c:	bb62      	cbnz	r2, 80040e8 <_malloc_r+0xdc>
 800408e:	f8c8 7000 	str.w	r7, [r8]
 8004092:	e00f      	b.n	80040b4 <_malloc_r+0xa8>
 8004094:	6822      	ldr	r2, [r4, #0]
 8004096:	1b52      	subs	r2, r2, r5
 8004098:	d420      	bmi.n	80040dc <_malloc_r+0xd0>
 800409a:	2a0b      	cmp	r2, #11
 800409c:	d917      	bls.n	80040ce <_malloc_r+0xc2>
 800409e:	1961      	adds	r1, r4, r5
 80040a0:	42a3      	cmp	r3, r4
 80040a2:	6025      	str	r5, [r4, #0]
 80040a4:	bf18      	it	ne
 80040a6:	6059      	strne	r1, [r3, #4]
 80040a8:	6863      	ldr	r3, [r4, #4]
 80040aa:	bf08      	it	eq
 80040ac:	f8c8 1000 	streq.w	r1, [r8]
 80040b0:	5162      	str	r2, [r4, r5]
 80040b2:	604b      	str	r3, [r1, #4]
 80040b4:	4630      	mov	r0, r6
 80040b6:	f000 f82f 	bl	8004118 <__malloc_unlock>
 80040ba:	f104 000b 	add.w	r0, r4, #11
 80040be:	1d23      	adds	r3, r4, #4
 80040c0:	f020 0007 	bic.w	r0, r0, #7
 80040c4:	1ac2      	subs	r2, r0, r3
 80040c6:	bf1c      	itt	ne
 80040c8:	1a1b      	subne	r3, r3, r0
 80040ca:	50a3      	strne	r3, [r4, r2]
 80040cc:	e7af      	b.n	800402e <_malloc_r+0x22>
 80040ce:	6862      	ldr	r2, [r4, #4]
 80040d0:	42a3      	cmp	r3, r4
 80040d2:	bf0c      	ite	eq
 80040d4:	f8c8 2000 	streq.w	r2, [r8]
 80040d8:	605a      	strne	r2, [r3, #4]
 80040da:	e7eb      	b.n	80040b4 <_malloc_r+0xa8>
 80040dc:	4623      	mov	r3, r4
 80040de:	6864      	ldr	r4, [r4, #4]
 80040e0:	e7ae      	b.n	8004040 <_malloc_r+0x34>
 80040e2:	463c      	mov	r4, r7
 80040e4:	687f      	ldr	r7, [r7, #4]
 80040e6:	e7b6      	b.n	8004056 <_malloc_r+0x4a>
 80040e8:	461a      	mov	r2, r3
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	42a3      	cmp	r3, r4
 80040ee:	d1fb      	bne.n	80040e8 <_malloc_r+0xdc>
 80040f0:	2300      	movs	r3, #0
 80040f2:	6053      	str	r3, [r2, #4]
 80040f4:	e7de      	b.n	80040b4 <_malloc_r+0xa8>
 80040f6:	230c      	movs	r3, #12
 80040f8:	6033      	str	r3, [r6, #0]
 80040fa:	4630      	mov	r0, r6
 80040fc:	f000 f80c 	bl	8004118 <__malloc_unlock>
 8004100:	e794      	b.n	800402c <_malloc_r+0x20>
 8004102:	6005      	str	r5, [r0, #0]
 8004104:	e7d6      	b.n	80040b4 <_malloc_r+0xa8>
 8004106:	bf00      	nop
 8004108:	20004e54 	.word	0x20004e54

0800410c <__malloc_lock>:
 800410c:	4801      	ldr	r0, [pc, #4]	@ (8004114 <__malloc_lock+0x8>)
 800410e:	f7ff bf00 	b.w	8003f12 <__retarget_lock_acquire_recursive>
 8004112:	bf00      	nop
 8004114:	20004e4c 	.word	0x20004e4c

08004118 <__malloc_unlock>:
 8004118:	4801      	ldr	r0, [pc, #4]	@ (8004120 <__malloc_unlock+0x8>)
 800411a:	f7ff befb 	b.w	8003f14 <__retarget_lock_release_recursive>
 800411e:	bf00      	nop
 8004120:	20004e4c 	.word	0x20004e4c

08004124 <__sfputc_r>:
 8004124:	6893      	ldr	r3, [r2, #8]
 8004126:	3b01      	subs	r3, #1
 8004128:	2b00      	cmp	r3, #0
 800412a:	b410      	push	{r4}
 800412c:	6093      	str	r3, [r2, #8]
 800412e:	da08      	bge.n	8004142 <__sfputc_r+0x1e>
 8004130:	6994      	ldr	r4, [r2, #24]
 8004132:	42a3      	cmp	r3, r4
 8004134:	db01      	blt.n	800413a <__sfputc_r+0x16>
 8004136:	290a      	cmp	r1, #10
 8004138:	d103      	bne.n	8004142 <__sfputc_r+0x1e>
 800413a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800413e:	f7ff bd7f 	b.w	8003c40 <__swbuf_r>
 8004142:	6813      	ldr	r3, [r2, #0]
 8004144:	1c58      	adds	r0, r3, #1
 8004146:	6010      	str	r0, [r2, #0]
 8004148:	7019      	strb	r1, [r3, #0]
 800414a:	4608      	mov	r0, r1
 800414c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004150:	4770      	bx	lr

08004152 <__sfputs_r>:
 8004152:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004154:	4606      	mov	r6, r0
 8004156:	460f      	mov	r7, r1
 8004158:	4614      	mov	r4, r2
 800415a:	18d5      	adds	r5, r2, r3
 800415c:	42ac      	cmp	r4, r5
 800415e:	d101      	bne.n	8004164 <__sfputs_r+0x12>
 8004160:	2000      	movs	r0, #0
 8004162:	e007      	b.n	8004174 <__sfputs_r+0x22>
 8004164:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004168:	463a      	mov	r2, r7
 800416a:	4630      	mov	r0, r6
 800416c:	f7ff ffda 	bl	8004124 <__sfputc_r>
 8004170:	1c43      	adds	r3, r0, #1
 8004172:	d1f3      	bne.n	800415c <__sfputs_r+0xa>
 8004174:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004178 <_vfiprintf_r>:
 8004178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800417c:	460d      	mov	r5, r1
 800417e:	b09d      	sub	sp, #116	@ 0x74
 8004180:	4614      	mov	r4, r2
 8004182:	4698      	mov	r8, r3
 8004184:	4606      	mov	r6, r0
 8004186:	b118      	cbz	r0, 8004190 <_vfiprintf_r+0x18>
 8004188:	6a03      	ldr	r3, [r0, #32]
 800418a:	b90b      	cbnz	r3, 8004190 <_vfiprintf_r+0x18>
 800418c:	f7ff fc6e 	bl	8003a6c <__sinit>
 8004190:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004192:	07d9      	lsls	r1, r3, #31
 8004194:	d405      	bmi.n	80041a2 <_vfiprintf_r+0x2a>
 8004196:	89ab      	ldrh	r3, [r5, #12]
 8004198:	059a      	lsls	r2, r3, #22
 800419a:	d402      	bmi.n	80041a2 <_vfiprintf_r+0x2a>
 800419c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800419e:	f7ff feb8 	bl	8003f12 <__retarget_lock_acquire_recursive>
 80041a2:	89ab      	ldrh	r3, [r5, #12]
 80041a4:	071b      	lsls	r3, r3, #28
 80041a6:	d501      	bpl.n	80041ac <_vfiprintf_r+0x34>
 80041a8:	692b      	ldr	r3, [r5, #16]
 80041aa:	b99b      	cbnz	r3, 80041d4 <_vfiprintf_r+0x5c>
 80041ac:	4629      	mov	r1, r5
 80041ae:	4630      	mov	r0, r6
 80041b0:	f7ff fd84 	bl	8003cbc <__swsetup_r>
 80041b4:	b170      	cbz	r0, 80041d4 <_vfiprintf_r+0x5c>
 80041b6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80041b8:	07dc      	lsls	r4, r3, #31
 80041ba:	d504      	bpl.n	80041c6 <_vfiprintf_r+0x4e>
 80041bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80041c0:	b01d      	add	sp, #116	@ 0x74
 80041c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80041c6:	89ab      	ldrh	r3, [r5, #12]
 80041c8:	0598      	lsls	r0, r3, #22
 80041ca:	d4f7      	bmi.n	80041bc <_vfiprintf_r+0x44>
 80041cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80041ce:	f7ff fea1 	bl	8003f14 <__retarget_lock_release_recursive>
 80041d2:	e7f3      	b.n	80041bc <_vfiprintf_r+0x44>
 80041d4:	2300      	movs	r3, #0
 80041d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80041d8:	2320      	movs	r3, #32
 80041da:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80041de:	f8cd 800c 	str.w	r8, [sp, #12]
 80041e2:	2330      	movs	r3, #48	@ 0x30
 80041e4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004394 <_vfiprintf_r+0x21c>
 80041e8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80041ec:	f04f 0901 	mov.w	r9, #1
 80041f0:	4623      	mov	r3, r4
 80041f2:	469a      	mov	sl, r3
 80041f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80041f8:	b10a      	cbz	r2, 80041fe <_vfiprintf_r+0x86>
 80041fa:	2a25      	cmp	r2, #37	@ 0x25
 80041fc:	d1f9      	bne.n	80041f2 <_vfiprintf_r+0x7a>
 80041fe:	ebba 0b04 	subs.w	fp, sl, r4
 8004202:	d00b      	beq.n	800421c <_vfiprintf_r+0xa4>
 8004204:	465b      	mov	r3, fp
 8004206:	4622      	mov	r2, r4
 8004208:	4629      	mov	r1, r5
 800420a:	4630      	mov	r0, r6
 800420c:	f7ff ffa1 	bl	8004152 <__sfputs_r>
 8004210:	3001      	adds	r0, #1
 8004212:	f000 80a7 	beq.w	8004364 <_vfiprintf_r+0x1ec>
 8004216:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004218:	445a      	add	r2, fp
 800421a:	9209      	str	r2, [sp, #36]	@ 0x24
 800421c:	f89a 3000 	ldrb.w	r3, [sl]
 8004220:	2b00      	cmp	r3, #0
 8004222:	f000 809f 	beq.w	8004364 <_vfiprintf_r+0x1ec>
 8004226:	2300      	movs	r3, #0
 8004228:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800422c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004230:	f10a 0a01 	add.w	sl, sl, #1
 8004234:	9304      	str	r3, [sp, #16]
 8004236:	9307      	str	r3, [sp, #28]
 8004238:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800423c:	931a      	str	r3, [sp, #104]	@ 0x68
 800423e:	4654      	mov	r4, sl
 8004240:	2205      	movs	r2, #5
 8004242:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004246:	4853      	ldr	r0, [pc, #332]	@ (8004394 <_vfiprintf_r+0x21c>)
 8004248:	f7fb ffc2 	bl	80001d0 <memchr>
 800424c:	9a04      	ldr	r2, [sp, #16]
 800424e:	b9d8      	cbnz	r0, 8004288 <_vfiprintf_r+0x110>
 8004250:	06d1      	lsls	r1, r2, #27
 8004252:	bf44      	itt	mi
 8004254:	2320      	movmi	r3, #32
 8004256:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800425a:	0713      	lsls	r3, r2, #28
 800425c:	bf44      	itt	mi
 800425e:	232b      	movmi	r3, #43	@ 0x2b
 8004260:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004264:	f89a 3000 	ldrb.w	r3, [sl]
 8004268:	2b2a      	cmp	r3, #42	@ 0x2a
 800426a:	d015      	beq.n	8004298 <_vfiprintf_r+0x120>
 800426c:	9a07      	ldr	r2, [sp, #28]
 800426e:	4654      	mov	r4, sl
 8004270:	2000      	movs	r0, #0
 8004272:	f04f 0c0a 	mov.w	ip, #10
 8004276:	4621      	mov	r1, r4
 8004278:	f811 3b01 	ldrb.w	r3, [r1], #1
 800427c:	3b30      	subs	r3, #48	@ 0x30
 800427e:	2b09      	cmp	r3, #9
 8004280:	d94b      	bls.n	800431a <_vfiprintf_r+0x1a2>
 8004282:	b1b0      	cbz	r0, 80042b2 <_vfiprintf_r+0x13a>
 8004284:	9207      	str	r2, [sp, #28]
 8004286:	e014      	b.n	80042b2 <_vfiprintf_r+0x13a>
 8004288:	eba0 0308 	sub.w	r3, r0, r8
 800428c:	fa09 f303 	lsl.w	r3, r9, r3
 8004290:	4313      	orrs	r3, r2
 8004292:	9304      	str	r3, [sp, #16]
 8004294:	46a2      	mov	sl, r4
 8004296:	e7d2      	b.n	800423e <_vfiprintf_r+0xc6>
 8004298:	9b03      	ldr	r3, [sp, #12]
 800429a:	1d19      	adds	r1, r3, #4
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	9103      	str	r1, [sp, #12]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	bfbb      	ittet	lt
 80042a4:	425b      	neglt	r3, r3
 80042a6:	f042 0202 	orrlt.w	r2, r2, #2
 80042aa:	9307      	strge	r3, [sp, #28]
 80042ac:	9307      	strlt	r3, [sp, #28]
 80042ae:	bfb8      	it	lt
 80042b0:	9204      	strlt	r2, [sp, #16]
 80042b2:	7823      	ldrb	r3, [r4, #0]
 80042b4:	2b2e      	cmp	r3, #46	@ 0x2e
 80042b6:	d10a      	bne.n	80042ce <_vfiprintf_r+0x156>
 80042b8:	7863      	ldrb	r3, [r4, #1]
 80042ba:	2b2a      	cmp	r3, #42	@ 0x2a
 80042bc:	d132      	bne.n	8004324 <_vfiprintf_r+0x1ac>
 80042be:	9b03      	ldr	r3, [sp, #12]
 80042c0:	1d1a      	adds	r2, r3, #4
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	9203      	str	r2, [sp, #12]
 80042c6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80042ca:	3402      	adds	r4, #2
 80042cc:	9305      	str	r3, [sp, #20]
 80042ce:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80043a4 <_vfiprintf_r+0x22c>
 80042d2:	7821      	ldrb	r1, [r4, #0]
 80042d4:	2203      	movs	r2, #3
 80042d6:	4650      	mov	r0, sl
 80042d8:	f7fb ff7a 	bl	80001d0 <memchr>
 80042dc:	b138      	cbz	r0, 80042ee <_vfiprintf_r+0x176>
 80042de:	9b04      	ldr	r3, [sp, #16]
 80042e0:	eba0 000a 	sub.w	r0, r0, sl
 80042e4:	2240      	movs	r2, #64	@ 0x40
 80042e6:	4082      	lsls	r2, r0
 80042e8:	4313      	orrs	r3, r2
 80042ea:	3401      	adds	r4, #1
 80042ec:	9304      	str	r3, [sp, #16]
 80042ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80042f2:	4829      	ldr	r0, [pc, #164]	@ (8004398 <_vfiprintf_r+0x220>)
 80042f4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80042f8:	2206      	movs	r2, #6
 80042fa:	f7fb ff69 	bl	80001d0 <memchr>
 80042fe:	2800      	cmp	r0, #0
 8004300:	d03f      	beq.n	8004382 <_vfiprintf_r+0x20a>
 8004302:	4b26      	ldr	r3, [pc, #152]	@ (800439c <_vfiprintf_r+0x224>)
 8004304:	bb1b      	cbnz	r3, 800434e <_vfiprintf_r+0x1d6>
 8004306:	9b03      	ldr	r3, [sp, #12]
 8004308:	3307      	adds	r3, #7
 800430a:	f023 0307 	bic.w	r3, r3, #7
 800430e:	3308      	adds	r3, #8
 8004310:	9303      	str	r3, [sp, #12]
 8004312:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004314:	443b      	add	r3, r7
 8004316:	9309      	str	r3, [sp, #36]	@ 0x24
 8004318:	e76a      	b.n	80041f0 <_vfiprintf_r+0x78>
 800431a:	fb0c 3202 	mla	r2, ip, r2, r3
 800431e:	460c      	mov	r4, r1
 8004320:	2001      	movs	r0, #1
 8004322:	e7a8      	b.n	8004276 <_vfiprintf_r+0xfe>
 8004324:	2300      	movs	r3, #0
 8004326:	3401      	adds	r4, #1
 8004328:	9305      	str	r3, [sp, #20]
 800432a:	4619      	mov	r1, r3
 800432c:	f04f 0c0a 	mov.w	ip, #10
 8004330:	4620      	mov	r0, r4
 8004332:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004336:	3a30      	subs	r2, #48	@ 0x30
 8004338:	2a09      	cmp	r2, #9
 800433a:	d903      	bls.n	8004344 <_vfiprintf_r+0x1cc>
 800433c:	2b00      	cmp	r3, #0
 800433e:	d0c6      	beq.n	80042ce <_vfiprintf_r+0x156>
 8004340:	9105      	str	r1, [sp, #20]
 8004342:	e7c4      	b.n	80042ce <_vfiprintf_r+0x156>
 8004344:	fb0c 2101 	mla	r1, ip, r1, r2
 8004348:	4604      	mov	r4, r0
 800434a:	2301      	movs	r3, #1
 800434c:	e7f0      	b.n	8004330 <_vfiprintf_r+0x1b8>
 800434e:	ab03      	add	r3, sp, #12
 8004350:	9300      	str	r3, [sp, #0]
 8004352:	462a      	mov	r2, r5
 8004354:	4b12      	ldr	r3, [pc, #72]	@ (80043a0 <_vfiprintf_r+0x228>)
 8004356:	a904      	add	r1, sp, #16
 8004358:	4630      	mov	r0, r6
 800435a:	f3af 8000 	nop.w
 800435e:	4607      	mov	r7, r0
 8004360:	1c78      	adds	r0, r7, #1
 8004362:	d1d6      	bne.n	8004312 <_vfiprintf_r+0x19a>
 8004364:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004366:	07d9      	lsls	r1, r3, #31
 8004368:	d405      	bmi.n	8004376 <_vfiprintf_r+0x1fe>
 800436a:	89ab      	ldrh	r3, [r5, #12]
 800436c:	059a      	lsls	r2, r3, #22
 800436e:	d402      	bmi.n	8004376 <_vfiprintf_r+0x1fe>
 8004370:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004372:	f7ff fdcf 	bl	8003f14 <__retarget_lock_release_recursive>
 8004376:	89ab      	ldrh	r3, [r5, #12]
 8004378:	065b      	lsls	r3, r3, #25
 800437a:	f53f af1f 	bmi.w	80041bc <_vfiprintf_r+0x44>
 800437e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004380:	e71e      	b.n	80041c0 <_vfiprintf_r+0x48>
 8004382:	ab03      	add	r3, sp, #12
 8004384:	9300      	str	r3, [sp, #0]
 8004386:	462a      	mov	r2, r5
 8004388:	4b05      	ldr	r3, [pc, #20]	@ (80043a0 <_vfiprintf_r+0x228>)
 800438a:	a904      	add	r1, sp, #16
 800438c:	4630      	mov	r0, r6
 800438e:	f000 f879 	bl	8004484 <_printf_i>
 8004392:	e7e4      	b.n	800435e <_vfiprintf_r+0x1e6>
 8004394:	08004d5c 	.word	0x08004d5c
 8004398:	08004d66 	.word	0x08004d66
 800439c:	00000000 	.word	0x00000000
 80043a0:	08004153 	.word	0x08004153
 80043a4:	08004d62 	.word	0x08004d62

080043a8 <_printf_common>:
 80043a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043ac:	4616      	mov	r6, r2
 80043ae:	4698      	mov	r8, r3
 80043b0:	688a      	ldr	r2, [r1, #8]
 80043b2:	690b      	ldr	r3, [r1, #16]
 80043b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80043b8:	4293      	cmp	r3, r2
 80043ba:	bfb8      	it	lt
 80043bc:	4613      	movlt	r3, r2
 80043be:	6033      	str	r3, [r6, #0]
 80043c0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80043c4:	4607      	mov	r7, r0
 80043c6:	460c      	mov	r4, r1
 80043c8:	b10a      	cbz	r2, 80043ce <_printf_common+0x26>
 80043ca:	3301      	adds	r3, #1
 80043cc:	6033      	str	r3, [r6, #0]
 80043ce:	6823      	ldr	r3, [r4, #0]
 80043d0:	0699      	lsls	r1, r3, #26
 80043d2:	bf42      	ittt	mi
 80043d4:	6833      	ldrmi	r3, [r6, #0]
 80043d6:	3302      	addmi	r3, #2
 80043d8:	6033      	strmi	r3, [r6, #0]
 80043da:	6825      	ldr	r5, [r4, #0]
 80043dc:	f015 0506 	ands.w	r5, r5, #6
 80043e0:	d106      	bne.n	80043f0 <_printf_common+0x48>
 80043e2:	f104 0a19 	add.w	sl, r4, #25
 80043e6:	68e3      	ldr	r3, [r4, #12]
 80043e8:	6832      	ldr	r2, [r6, #0]
 80043ea:	1a9b      	subs	r3, r3, r2
 80043ec:	42ab      	cmp	r3, r5
 80043ee:	dc26      	bgt.n	800443e <_printf_common+0x96>
 80043f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80043f4:	6822      	ldr	r2, [r4, #0]
 80043f6:	3b00      	subs	r3, #0
 80043f8:	bf18      	it	ne
 80043fa:	2301      	movne	r3, #1
 80043fc:	0692      	lsls	r2, r2, #26
 80043fe:	d42b      	bmi.n	8004458 <_printf_common+0xb0>
 8004400:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004404:	4641      	mov	r1, r8
 8004406:	4638      	mov	r0, r7
 8004408:	47c8      	blx	r9
 800440a:	3001      	adds	r0, #1
 800440c:	d01e      	beq.n	800444c <_printf_common+0xa4>
 800440e:	6823      	ldr	r3, [r4, #0]
 8004410:	6922      	ldr	r2, [r4, #16]
 8004412:	f003 0306 	and.w	r3, r3, #6
 8004416:	2b04      	cmp	r3, #4
 8004418:	bf02      	ittt	eq
 800441a:	68e5      	ldreq	r5, [r4, #12]
 800441c:	6833      	ldreq	r3, [r6, #0]
 800441e:	1aed      	subeq	r5, r5, r3
 8004420:	68a3      	ldr	r3, [r4, #8]
 8004422:	bf0c      	ite	eq
 8004424:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004428:	2500      	movne	r5, #0
 800442a:	4293      	cmp	r3, r2
 800442c:	bfc4      	itt	gt
 800442e:	1a9b      	subgt	r3, r3, r2
 8004430:	18ed      	addgt	r5, r5, r3
 8004432:	2600      	movs	r6, #0
 8004434:	341a      	adds	r4, #26
 8004436:	42b5      	cmp	r5, r6
 8004438:	d11a      	bne.n	8004470 <_printf_common+0xc8>
 800443a:	2000      	movs	r0, #0
 800443c:	e008      	b.n	8004450 <_printf_common+0xa8>
 800443e:	2301      	movs	r3, #1
 8004440:	4652      	mov	r2, sl
 8004442:	4641      	mov	r1, r8
 8004444:	4638      	mov	r0, r7
 8004446:	47c8      	blx	r9
 8004448:	3001      	adds	r0, #1
 800444a:	d103      	bne.n	8004454 <_printf_common+0xac>
 800444c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004450:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004454:	3501      	adds	r5, #1
 8004456:	e7c6      	b.n	80043e6 <_printf_common+0x3e>
 8004458:	18e1      	adds	r1, r4, r3
 800445a:	1c5a      	adds	r2, r3, #1
 800445c:	2030      	movs	r0, #48	@ 0x30
 800445e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004462:	4422      	add	r2, r4
 8004464:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004468:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800446c:	3302      	adds	r3, #2
 800446e:	e7c7      	b.n	8004400 <_printf_common+0x58>
 8004470:	2301      	movs	r3, #1
 8004472:	4622      	mov	r2, r4
 8004474:	4641      	mov	r1, r8
 8004476:	4638      	mov	r0, r7
 8004478:	47c8      	blx	r9
 800447a:	3001      	adds	r0, #1
 800447c:	d0e6      	beq.n	800444c <_printf_common+0xa4>
 800447e:	3601      	adds	r6, #1
 8004480:	e7d9      	b.n	8004436 <_printf_common+0x8e>
	...

08004484 <_printf_i>:
 8004484:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004488:	7e0f      	ldrb	r7, [r1, #24]
 800448a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800448c:	2f78      	cmp	r7, #120	@ 0x78
 800448e:	4691      	mov	r9, r2
 8004490:	4680      	mov	r8, r0
 8004492:	460c      	mov	r4, r1
 8004494:	469a      	mov	sl, r3
 8004496:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800449a:	d807      	bhi.n	80044ac <_printf_i+0x28>
 800449c:	2f62      	cmp	r7, #98	@ 0x62
 800449e:	d80a      	bhi.n	80044b6 <_printf_i+0x32>
 80044a0:	2f00      	cmp	r7, #0
 80044a2:	f000 80d2 	beq.w	800464a <_printf_i+0x1c6>
 80044a6:	2f58      	cmp	r7, #88	@ 0x58
 80044a8:	f000 80b7 	beq.w	800461a <_printf_i+0x196>
 80044ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80044b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80044b4:	e03a      	b.n	800452c <_printf_i+0xa8>
 80044b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80044ba:	2b15      	cmp	r3, #21
 80044bc:	d8f6      	bhi.n	80044ac <_printf_i+0x28>
 80044be:	a101      	add	r1, pc, #4	@ (adr r1, 80044c4 <_printf_i+0x40>)
 80044c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80044c4:	0800451d 	.word	0x0800451d
 80044c8:	08004531 	.word	0x08004531
 80044cc:	080044ad 	.word	0x080044ad
 80044d0:	080044ad 	.word	0x080044ad
 80044d4:	080044ad 	.word	0x080044ad
 80044d8:	080044ad 	.word	0x080044ad
 80044dc:	08004531 	.word	0x08004531
 80044e0:	080044ad 	.word	0x080044ad
 80044e4:	080044ad 	.word	0x080044ad
 80044e8:	080044ad 	.word	0x080044ad
 80044ec:	080044ad 	.word	0x080044ad
 80044f0:	08004631 	.word	0x08004631
 80044f4:	0800455b 	.word	0x0800455b
 80044f8:	080045e7 	.word	0x080045e7
 80044fc:	080044ad 	.word	0x080044ad
 8004500:	080044ad 	.word	0x080044ad
 8004504:	08004653 	.word	0x08004653
 8004508:	080044ad 	.word	0x080044ad
 800450c:	0800455b 	.word	0x0800455b
 8004510:	080044ad 	.word	0x080044ad
 8004514:	080044ad 	.word	0x080044ad
 8004518:	080045ef 	.word	0x080045ef
 800451c:	6833      	ldr	r3, [r6, #0]
 800451e:	1d1a      	adds	r2, r3, #4
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	6032      	str	r2, [r6, #0]
 8004524:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004528:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800452c:	2301      	movs	r3, #1
 800452e:	e09d      	b.n	800466c <_printf_i+0x1e8>
 8004530:	6833      	ldr	r3, [r6, #0]
 8004532:	6820      	ldr	r0, [r4, #0]
 8004534:	1d19      	adds	r1, r3, #4
 8004536:	6031      	str	r1, [r6, #0]
 8004538:	0606      	lsls	r6, r0, #24
 800453a:	d501      	bpl.n	8004540 <_printf_i+0xbc>
 800453c:	681d      	ldr	r5, [r3, #0]
 800453e:	e003      	b.n	8004548 <_printf_i+0xc4>
 8004540:	0645      	lsls	r5, r0, #25
 8004542:	d5fb      	bpl.n	800453c <_printf_i+0xb8>
 8004544:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004548:	2d00      	cmp	r5, #0
 800454a:	da03      	bge.n	8004554 <_printf_i+0xd0>
 800454c:	232d      	movs	r3, #45	@ 0x2d
 800454e:	426d      	negs	r5, r5
 8004550:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004554:	4859      	ldr	r0, [pc, #356]	@ (80046bc <_printf_i+0x238>)
 8004556:	230a      	movs	r3, #10
 8004558:	e010      	b.n	800457c <_printf_i+0xf8>
 800455a:	6821      	ldr	r1, [r4, #0]
 800455c:	6833      	ldr	r3, [r6, #0]
 800455e:	0608      	lsls	r0, r1, #24
 8004560:	f853 5b04 	ldr.w	r5, [r3], #4
 8004564:	d402      	bmi.n	800456c <_printf_i+0xe8>
 8004566:	0649      	lsls	r1, r1, #25
 8004568:	bf48      	it	mi
 800456a:	b2ad      	uxthmi	r5, r5
 800456c:	2f6f      	cmp	r7, #111	@ 0x6f
 800456e:	4853      	ldr	r0, [pc, #332]	@ (80046bc <_printf_i+0x238>)
 8004570:	6033      	str	r3, [r6, #0]
 8004572:	d159      	bne.n	8004628 <_printf_i+0x1a4>
 8004574:	2308      	movs	r3, #8
 8004576:	2100      	movs	r1, #0
 8004578:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800457c:	6866      	ldr	r6, [r4, #4]
 800457e:	60a6      	str	r6, [r4, #8]
 8004580:	2e00      	cmp	r6, #0
 8004582:	db05      	blt.n	8004590 <_printf_i+0x10c>
 8004584:	6821      	ldr	r1, [r4, #0]
 8004586:	432e      	orrs	r6, r5
 8004588:	f021 0104 	bic.w	r1, r1, #4
 800458c:	6021      	str	r1, [r4, #0]
 800458e:	d04d      	beq.n	800462c <_printf_i+0x1a8>
 8004590:	4616      	mov	r6, r2
 8004592:	fbb5 f1f3 	udiv	r1, r5, r3
 8004596:	fb03 5711 	mls	r7, r3, r1, r5
 800459a:	5dc7      	ldrb	r7, [r0, r7]
 800459c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80045a0:	462f      	mov	r7, r5
 80045a2:	42bb      	cmp	r3, r7
 80045a4:	460d      	mov	r5, r1
 80045a6:	d9f4      	bls.n	8004592 <_printf_i+0x10e>
 80045a8:	2b08      	cmp	r3, #8
 80045aa:	d10b      	bne.n	80045c4 <_printf_i+0x140>
 80045ac:	6823      	ldr	r3, [r4, #0]
 80045ae:	07df      	lsls	r7, r3, #31
 80045b0:	d508      	bpl.n	80045c4 <_printf_i+0x140>
 80045b2:	6923      	ldr	r3, [r4, #16]
 80045b4:	6861      	ldr	r1, [r4, #4]
 80045b6:	4299      	cmp	r1, r3
 80045b8:	bfde      	ittt	le
 80045ba:	2330      	movle	r3, #48	@ 0x30
 80045bc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80045c0:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80045c4:	1b92      	subs	r2, r2, r6
 80045c6:	6122      	str	r2, [r4, #16]
 80045c8:	f8cd a000 	str.w	sl, [sp]
 80045cc:	464b      	mov	r3, r9
 80045ce:	aa03      	add	r2, sp, #12
 80045d0:	4621      	mov	r1, r4
 80045d2:	4640      	mov	r0, r8
 80045d4:	f7ff fee8 	bl	80043a8 <_printf_common>
 80045d8:	3001      	adds	r0, #1
 80045da:	d14c      	bne.n	8004676 <_printf_i+0x1f2>
 80045dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80045e0:	b004      	add	sp, #16
 80045e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045e6:	6823      	ldr	r3, [r4, #0]
 80045e8:	f043 0320 	orr.w	r3, r3, #32
 80045ec:	6023      	str	r3, [r4, #0]
 80045ee:	4834      	ldr	r0, [pc, #208]	@ (80046c0 <_printf_i+0x23c>)
 80045f0:	2778      	movs	r7, #120	@ 0x78
 80045f2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80045f6:	6823      	ldr	r3, [r4, #0]
 80045f8:	6831      	ldr	r1, [r6, #0]
 80045fa:	061f      	lsls	r7, r3, #24
 80045fc:	f851 5b04 	ldr.w	r5, [r1], #4
 8004600:	d402      	bmi.n	8004608 <_printf_i+0x184>
 8004602:	065f      	lsls	r7, r3, #25
 8004604:	bf48      	it	mi
 8004606:	b2ad      	uxthmi	r5, r5
 8004608:	6031      	str	r1, [r6, #0]
 800460a:	07d9      	lsls	r1, r3, #31
 800460c:	bf44      	itt	mi
 800460e:	f043 0320 	orrmi.w	r3, r3, #32
 8004612:	6023      	strmi	r3, [r4, #0]
 8004614:	b11d      	cbz	r5, 800461e <_printf_i+0x19a>
 8004616:	2310      	movs	r3, #16
 8004618:	e7ad      	b.n	8004576 <_printf_i+0xf2>
 800461a:	4828      	ldr	r0, [pc, #160]	@ (80046bc <_printf_i+0x238>)
 800461c:	e7e9      	b.n	80045f2 <_printf_i+0x16e>
 800461e:	6823      	ldr	r3, [r4, #0]
 8004620:	f023 0320 	bic.w	r3, r3, #32
 8004624:	6023      	str	r3, [r4, #0]
 8004626:	e7f6      	b.n	8004616 <_printf_i+0x192>
 8004628:	230a      	movs	r3, #10
 800462a:	e7a4      	b.n	8004576 <_printf_i+0xf2>
 800462c:	4616      	mov	r6, r2
 800462e:	e7bb      	b.n	80045a8 <_printf_i+0x124>
 8004630:	6833      	ldr	r3, [r6, #0]
 8004632:	6825      	ldr	r5, [r4, #0]
 8004634:	6961      	ldr	r1, [r4, #20]
 8004636:	1d18      	adds	r0, r3, #4
 8004638:	6030      	str	r0, [r6, #0]
 800463a:	062e      	lsls	r6, r5, #24
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	d501      	bpl.n	8004644 <_printf_i+0x1c0>
 8004640:	6019      	str	r1, [r3, #0]
 8004642:	e002      	b.n	800464a <_printf_i+0x1c6>
 8004644:	0668      	lsls	r0, r5, #25
 8004646:	d5fb      	bpl.n	8004640 <_printf_i+0x1bc>
 8004648:	8019      	strh	r1, [r3, #0]
 800464a:	2300      	movs	r3, #0
 800464c:	6123      	str	r3, [r4, #16]
 800464e:	4616      	mov	r6, r2
 8004650:	e7ba      	b.n	80045c8 <_printf_i+0x144>
 8004652:	6833      	ldr	r3, [r6, #0]
 8004654:	1d1a      	adds	r2, r3, #4
 8004656:	6032      	str	r2, [r6, #0]
 8004658:	681e      	ldr	r6, [r3, #0]
 800465a:	6862      	ldr	r2, [r4, #4]
 800465c:	2100      	movs	r1, #0
 800465e:	4630      	mov	r0, r6
 8004660:	f7fb fdb6 	bl	80001d0 <memchr>
 8004664:	b108      	cbz	r0, 800466a <_printf_i+0x1e6>
 8004666:	1b80      	subs	r0, r0, r6
 8004668:	6060      	str	r0, [r4, #4]
 800466a:	6863      	ldr	r3, [r4, #4]
 800466c:	6123      	str	r3, [r4, #16]
 800466e:	2300      	movs	r3, #0
 8004670:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004674:	e7a8      	b.n	80045c8 <_printf_i+0x144>
 8004676:	6923      	ldr	r3, [r4, #16]
 8004678:	4632      	mov	r2, r6
 800467a:	4649      	mov	r1, r9
 800467c:	4640      	mov	r0, r8
 800467e:	47d0      	blx	sl
 8004680:	3001      	adds	r0, #1
 8004682:	d0ab      	beq.n	80045dc <_printf_i+0x158>
 8004684:	6823      	ldr	r3, [r4, #0]
 8004686:	079b      	lsls	r3, r3, #30
 8004688:	d413      	bmi.n	80046b2 <_printf_i+0x22e>
 800468a:	68e0      	ldr	r0, [r4, #12]
 800468c:	9b03      	ldr	r3, [sp, #12]
 800468e:	4298      	cmp	r0, r3
 8004690:	bfb8      	it	lt
 8004692:	4618      	movlt	r0, r3
 8004694:	e7a4      	b.n	80045e0 <_printf_i+0x15c>
 8004696:	2301      	movs	r3, #1
 8004698:	4632      	mov	r2, r6
 800469a:	4649      	mov	r1, r9
 800469c:	4640      	mov	r0, r8
 800469e:	47d0      	blx	sl
 80046a0:	3001      	adds	r0, #1
 80046a2:	d09b      	beq.n	80045dc <_printf_i+0x158>
 80046a4:	3501      	adds	r5, #1
 80046a6:	68e3      	ldr	r3, [r4, #12]
 80046a8:	9903      	ldr	r1, [sp, #12]
 80046aa:	1a5b      	subs	r3, r3, r1
 80046ac:	42ab      	cmp	r3, r5
 80046ae:	dcf2      	bgt.n	8004696 <_printf_i+0x212>
 80046b0:	e7eb      	b.n	800468a <_printf_i+0x206>
 80046b2:	2500      	movs	r5, #0
 80046b4:	f104 0619 	add.w	r6, r4, #25
 80046b8:	e7f5      	b.n	80046a6 <_printf_i+0x222>
 80046ba:	bf00      	nop
 80046bc:	08004d6d 	.word	0x08004d6d
 80046c0:	08004d7e 	.word	0x08004d7e

080046c4 <__sflush_r>:
 80046c4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80046c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046cc:	0716      	lsls	r6, r2, #28
 80046ce:	4605      	mov	r5, r0
 80046d0:	460c      	mov	r4, r1
 80046d2:	d451      	bmi.n	8004778 <__sflush_r+0xb4>
 80046d4:	684b      	ldr	r3, [r1, #4]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	dc02      	bgt.n	80046e0 <__sflush_r+0x1c>
 80046da:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80046dc:	2b00      	cmp	r3, #0
 80046de:	dd49      	ble.n	8004774 <__sflush_r+0xb0>
 80046e0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80046e2:	2e00      	cmp	r6, #0
 80046e4:	d046      	beq.n	8004774 <__sflush_r+0xb0>
 80046e6:	2300      	movs	r3, #0
 80046e8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80046ec:	682f      	ldr	r7, [r5, #0]
 80046ee:	602b      	str	r3, [r5, #0]
 80046f0:	d031      	beq.n	8004756 <__sflush_r+0x92>
 80046f2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80046f4:	89a3      	ldrh	r3, [r4, #12]
 80046f6:	0759      	lsls	r1, r3, #29
 80046f8:	d505      	bpl.n	8004706 <__sflush_r+0x42>
 80046fa:	6863      	ldr	r3, [r4, #4]
 80046fc:	1ad2      	subs	r2, r2, r3
 80046fe:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004700:	b10b      	cbz	r3, 8004706 <__sflush_r+0x42>
 8004702:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004704:	1ad2      	subs	r2, r2, r3
 8004706:	2300      	movs	r3, #0
 8004708:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800470a:	6a21      	ldr	r1, [r4, #32]
 800470c:	4628      	mov	r0, r5
 800470e:	47b0      	blx	r6
 8004710:	1c42      	adds	r2, r0, #1
 8004712:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004716:	d106      	bne.n	8004726 <__sflush_r+0x62>
 8004718:	6829      	ldr	r1, [r5, #0]
 800471a:	291d      	cmp	r1, #29
 800471c:	d846      	bhi.n	80047ac <__sflush_r+0xe8>
 800471e:	4a29      	ldr	r2, [pc, #164]	@ (80047c4 <__sflush_r+0x100>)
 8004720:	40ca      	lsrs	r2, r1
 8004722:	07d6      	lsls	r6, r2, #31
 8004724:	d542      	bpl.n	80047ac <__sflush_r+0xe8>
 8004726:	2200      	movs	r2, #0
 8004728:	6062      	str	r2, [r4, #4]
 800472a:	04d9      	lsls	r1, r3, #19
 800472c:	6922      	ldr	r2, [r4, #16]
 800472e:	6022      	str	r2, [r4, #0]
 8004730:	d504      	bpl.n	800473c <__sflush_r+0x78>
 8004732:	1c42      	adds	r2, r0, #1
 8004734:	d101      	bne.n	800473a <__sflush_r+0x76>
 8004736:	682b      	ldr	r3, [r5, #0]
 8004738:	b903      	cbnz	r3, 800473c <__sflush_r+0x78>
 800473a:	6560      	str	r0, [r4, #84]	@ 0x54
 800473c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800473e:	602f      	str	r7, [r5, #0]
 8004740:	b1c1      	cbz	r1, 8004774 <__sflush_r+0xb0>
 8004742:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004746:	4299      	cmp	r1, r3
 8004748:	d002      	beq.n	8004750 <__sflush_r+0x8c>
 800474a:	4628      	mov	r0, r5
 800474c:	f7ff fbf2 	bl	8003f34 <_free_r>
 8004750:	2300      	movs	r3, #0
 8004752:	6363      	str	r3, [r4, #52]	@ 0x34
 8004754:	e00e      	b.n	8004774 <__sflush_r+0xb0>
 8004756:	6a21      	ldr	r1, [r4, #32]
 8004758:	2301      	movs	r3, #1
 800475a:	4628      	mov	r0, r5
 800475c:	47b0      	blx	r6
 800475e:	4602      	mov	r2, r0
 8004760:	1c50      	adds	r0, r2, #1
 8004762:	d1c7      	bne.n	80046f4 <__sflush_r+0x30>
 8004764:	682b      	ldr	r3, [r5, #0]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d0c4      	beq.n	80046f4 <__sflush_r+0x30>
 800476a:	2b1d      	cmp	r3, #29
 800476c:	d001      	beq.n	8004772 <__sflush_r+0xae>
 800476e:	2b16      	cmp	r3, #22
 8004770:	d11a      	bne.n	80047a8 <__sflush_r+0xe4>
 8004772:	602f      	str	r7, [r5, #0]
 8004774:	2000      	movs	r0, #0
 8004776:	e01e      	b.n	80047b6 <__sflush_r+0xf2>
 8004778:	690f      	ldr	r7, [r1, #16]
 800477a:	2f00      	cmp	r7, #0
 800477c:	d0fa      	beq.n	8004774 <__sflush_r+0xb0>
 800477e:	0793      	lsls	r3, r2, #30
 8004780:	680e      	ldr	r6, [r1, #0]
 8004782:	bf08      	it	eq
 8004784:	694b      	ldreq	r3, [r1, #20]
 8004786:	600f      	str	r7, [r1, #0]
 8004788:	bf18      	it	ne
 800478a:	2300      	movne	r3, #0
 800478c:	eba6 0807 	sub.w	r8, r6, r7
 8004790:	608b      	str	r3, [r1, #8]
 8004792:	f1b8 0f00 	cmp.w	r8, #0
 8004796:	dded      	ble.n	8004774 <__sflush_r+0xb0>
 8004798:	6a21      	ldr	r1, [r4, #32]
 800479a:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800479c:	4643      	mov	r3, r8
 800479e:	463a      	mov	r2, r7
 80047a0:	4628      	mov	r0, r5
 80047a2:	47b0      	blx	r6
 80047a4:	2800      	cmp	r0, #0
 80047a6:	dc08      	bgt.n	80047ba <__sflush_r+0xf6>
 80047a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80047ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80047b0:	81a3      	strh	r3, [r4, #12]
 80047b2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80047b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80047ba:	4407      	add	r7, r0
 80047bc:	eba8 0800 	sub.w	r8, r8, r0
 80047c0:	e7e7      	b.n	8004792 <__sflush_r+0xce>
 80047c2:	bf00      	nop
 80047c4:	20400001 	.word	0x20400001

080047c8 <_fflush_r>:
 80047c8:	b538      	push	{r3, r4, r5, lr}
 80047ca:	690b      	ldr	r3, [r1, #16]
 80047cc:	4605      	mov	r5, r0
 80047ce:	460c      	mov	r4, r1
 80047d0:	b913      	cbnz	r3, 80047d8 <_fflush_r+0x10>
 80047d2:	2500      	movs	r5, #0
 80047d4:	4628      	mov	r0, r5
 80047d6:	bd38      	pop	{r3, r4, r5, pc}
 80047d8:	b118      	cbz	r0, 80047e2 <_fflush_r+0x1a>
 80047da:	6a03      	ldr	r3, [r0, #32]
 80047dc:	b90b      	cbnz	r3, 80047e2 <_fflush_r+0x1a>
 80047de:	f7ff f945 	bl	8003a6c <__sinit>
 80047e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d0f3      	beq.n	80047d2 <_fflush_r+0xa>
 80047ea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80047ec:	07d0      	lsls	r0, r2, #31
 80047ee:	d404      	bmi.n	80047fa <_fflush_r+0x32>
 80047f0:	0599      	lsls	r1, r3, #22
 80047f2:	d402      	bmi.n	80047fa <_fflush_r+0x32>
 80047f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80047f6:	f7ff fb8c 	bl	8003f12 <__retarget_lock_acquire_recursive>
 80047fa:	4628      	mov	r0, r5
 80047fc:	4621      	mov	r1, r4
 80047fe:	f7ff ff61 	bl	80046c4 <__sflush_r>
 8004802:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004804:	07da      	lsls	r2, r3, #31
 8004806:	4605      	mov	r5, r0
 8004808:	d4e4      	bmi.n	80047d4 <_fflush_r+0xc>
 800480a:	89a3      	ldrh	r3, [r4, #12]
 800480c:	059b      	lsls	r3, r3, #22
 800480e:	d4e1      	bmi.n	80047d4 <_fflush_r+0xc>
 8004810:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004812:	f7ff fb7f 	bl	8003f14 <__retarget_lock_release_recursive>
 8004816:	e7dd      	b.n	80047d4 <_fflush_r+0xc>

08004818 <__swhatbuf_r>:
 8004818:	b570      	push	{r4, r5, r6, lr}
 800481a:	460c      	mov	r4, r1
 800481c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004820:	2900      	cmp	r1, #0
 8004822:	b096      	sub	sp, #88	@ 0x58
 8004824:	4615      	mov	r5, r2
 8004826:	461e      	mov	r6, r3
 8004828:	da0a      	bge.n	8004840 <__swhatbuf_r+0x28>
 800482a:	89a1      	ldrh	r1, [r4, #12]
 800482c:	f011 0180 	ands.w	r1, r1, #128	@ 0x80
 8004830:	d113      	bne.n	800485a <__swhatbuf_r+0x42>
 8004832:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004836:	2000      	movs	r0, #0
 8004838:	6031      	str	r1, [r6, #0]
 800483a:	602a      	str	r2, [r5, #0]
 800483c:	b016      	add	sp, #88	@ 0x58
 800483e:	bd70      	pop	{r4, r5, r6, pc}
 8004840:	466a      	mov	r2, sp
 8004842:	f000 f847 	bl	80048d4 <_fstat_r>
 8004846:	2800      	cmp	r0, #0
 8004848:	dbef      	blt.n	800482a <__swhatbuf_r+0x12>
 800484a:	9901      	ldr	r1, [sp, #4]
 800484c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004850:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004854:	4259      	negs	r1, r3
 8004856:	4159      	adcs	r1, r3
 8004858:	e7eb      	b.n	8004832 <__swhatbuf_r+0x1a>
 800485a:	2100      	movs	r1, #0
 800485c:	2240      	movs	r2, #64	@ 0x40
 800485e:	e7ea      	b.n	8004836 <__swhatbuf_r+0x1e>

08004860 <__smakebuf_r>:
 8004860:	898b      	ldrh	r3, [r1, #12]
 8004862:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004864:	079e      	lsls	r6, r3, #30
 8004866:	4605      	mov	r5, r0
 8004868:	460c      	mov	r4, r1
 800486a:	d507      	bpl.n	800487c <__smakebuf_r+0x1c>
 800486c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004870:	6023      	str	r3, [r4, #0]
 8004872:	6123      	str	r3, [r4, #16]
 8004874:	2301      	movs	r3, #1
 8004876:	6163      	str	r3, [r4, #20]
 8004878:	b002      	add	sp, #8
 800487a:	bd70      	pop	{r4, r5, r6, pc}
 800487c:	ab01      	add	r3, sp, #4
 800487e:	466a      	mov	r2, sp
 8004880:	f7ff ffca 	bl	8004818 <__swhatbuf_r>
 8004884:	9e00      	ldr	r6, [sp, #0]
 8004886:	4628      	mov	r0, r5
 8004888:	4631      	mov	r1, r6
 800488a:	f7ff fbbf 	bl	800400c <_malloc_r>
 800488e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004892:	b938      	cbnz	r0, 80048a4 <__smakebuf_r+0x44>
 8004894:	059a      	lsls	r2, r3, #22
 8004896:	d4ef      	bmi.n	8004878 <__smakebuf_r+0x18>
 8004898:	f023 0303 	bic.w	r3, r3, #3
 800489c:	f043 0302 	orr.w	r3, r3, #2
 80048a0:	81a3      	strh	r3, [r4, #12]
 80048a2:	e7e3      	b.n	800486c <__smakebuf_r+0xc>
 80048a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048a8:	81a3      	strh	r3, [r4, #12]
 80048aa:	9b01      	ldr	r3, [sp, #4]
 80048ac:	6020      	str	r0, [r4, #0]
 80048ae:	e9c4 0604 	strd	r0, r6, [r4, #16]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d0e0      	beq.n	8004878 <__smakebuf_r+0x18>
 80048b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80048ba:	4628      	mov	r0, r5
 80048bc:	f000 f81c 	bl	80048f8 <_isatty_r>
 80048c0:	2800      	cmp	r0, #0
 80048c2:	d0d9      	beq.n	8004878 <__smakebuf_r+0x18>
 80048c4:	89a3      	ldrh	r3, [r4, #12]
 80048c6:	f023 0303 	bic.w	r3, r3, #3
 80048ca:	f043 0301 	orr.w	r3, r3, #1
 80048ce:	81a3      	strh	r3, [r4, #12]
 80048d0:	e7d2      	b.n	8004878 <__smakebuf_r+0x18>
	...

080048d4 <_fstat_r>:
 80048d4:	b538      	push	{r3, r4, r5, lr}
 80048d6:	4d07      	ldr	r5, [pc, #28]	@ (80048f4 <_fstat_r+0x20>)
 80048d8:	2300      	movs	r3, #0
 80048da:	4604      	mov	r4, r0
 80048dc:	4608      	mov	r0, r1
 80048de:	4611      	mov	r1, r2
 80048e0:	602b      	str	r3, [r5, #0]
 80048e2:	f7fe f822 	bl	800292a <_fstat>
 80048e6:	1c43      	adds	r3, r0, #1
 80048e8:	d102      	bne.n	80048f0 <_fstat_r+0x1c>
 80048ea:	682b      	ldr	r3, [r5, #0]
 80048ec:	b103      	cbz	r3, 80048f0 <_fstat_r+0x1c>
 80048ee:	6023      	str	r3, [r4, #0]
 80048f0:	bd38      	pop	{r3, r4, r5, pc}
 80048f2:	bf00      	nop
 80048f4:	20004e48 	.word	0x20004e48

080048f8 <_isatty_r>:
 80048f8:	b538      	push	{r3, r4, r5, lr}
 80048fa:	4d06      	ldr	r5, [pc, #24]	@ (8004914 <_isatty_r+0x1c>)
 80048fc:	2300      	movs	r3, #0
 80048fe:	4604      	mov	r4, r0
 8004900:	4608      	mov	r0, r1
 8004902:	602b      	str	r3, [r5, #0]
 8004904:	f7fe f816 	bl	8002934 <_isatty>
 8004908:	1c43      	adds	r3, r0, #1
 800490a:	d102      	bne.n	8004912 <_isatty_r+0x1a>
 800490c:	682b      	ldr	r3, [r5, #0]
 800490e:	b103      	cbz	r3, 8004912 <_isatty_r+0x1a>
 8004910:	6023      	str	r3, [r4, #0]
 8004912:	bd38      	pop	{r3, r4, r5, pc}
 8004914:	20004e48 	.word	0x20004e48

08004918 <_sbrk_r>:
 8004918:	b538      	push	{r3, r4, r5, lr}
 800491a:	4d06      	ldr	r5, [pc, #24]	@ (8004934 <_sbrk_r+0x1c>)
 800491c:	2300      	movs	r3, #0
 800491e:	4604      	mov	r4, r0
 8004920:	4608      	mov	r0, r1
 8004922:	602b      	str	r3, [r5, #0]
 8004924:	f7fe f80a 	bl	800293c <_sbrk>
 8004928:	1c43      	adds	r3, r0, #1
 800492a:	d102      	bne.n	8004932 <_sbrk_r+0x1a>
 800492c:	682b      	ldr	r3, [r5, #0]
 800492e:	b103      	cbz	r3, 8004932 <_sbrk_r+0x1a>
 8004930:	6023      	str	r3, [r4, #0]
 8004932:	bd38      	pop	{r3, r4, r5, pc}
 8004934:	20004e48 	.word	0x20004e48

08004938 <__udivmoddi4>:
 8004938:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800493c:	9d08      	ldr	r5, [sp, #32]
 800493e:	460f      	mov	r7, r1
 8004940:	4604      	mov	r4, r0
 8004942:	468c      	mov	ip, r1
 8004944:	2b00      	cmp	r3, #0
 8004946:	d148      	bne.n	80049da <__udivmoddi4+0xa2>
 8004948:	428a      	cmp	r2, r1
 800494a:	4616      	mov	r6, r2
 800494c:	d961      	bls.n	8004a12 <__udivmoddi4+0xda>
 800494e:	fab2 f382 	clz	r3, r2
 8004952:	b14b      	cbz	r3, 8004968 <__udivmoddi4+0x30>
 8004954:	f1c3 0220 	rsb	r2, r3, #32
 8004958:	fa01 fc03 	lsl.w	ip, r1, r3
 800495c:	fa20 f202 	lsr.w	r2, r0, r2
 8004960:	409e      	lsls	r6, r3
 8004962:	ea42 0c0c 	orr.w	ip, r2, ip
 8004966:	409c      	lsls	r4, r3
 8004968:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 800496c:	b2b7      	uxth	r7, r6
 800496e:	fbbc f1fe 	udiv	r1, ip, lr
 8004972:	0c22      	lsrs	r2, r4, #16
 8004974:	fb0e cc11 	mls	ip, lr, r1, ip
 8004978:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 800497c:	fb01 f007 	mul.w	r0, r1, r7
 8004980:	4290      	cmp	r0, r2
 8004982:	d909      	bls.n	8004998 <__udivmoddi4+0x60>
 8004984:	18b2      	adds	r2, r6, r2
 8004986:	f101 3cff 	add.w	ip, r1, #4294967295	@ 0xffffffff
 800498a:	f080 80ee 	bcs.w	8004b6a <__udivmoddi4+0x232>
 800498e:	4290      	cmp	r0, r2
 8004990:	f240 80eb 	bls.w	8004b6a <__udivmoddi4+0x232>
 8004994:	3902      	subs	r1, #2
 8004996:	4432      	add	r2, r6
 8004998:	1a12      	subs	r2, r2, r0
 800499a:	b2a4      	uxth	r4, r4
 800499c:	fbb2 f0fe 	udiv	r0, r2, lr
 80049a0:	fb0e 2210 	mls	r2, lr, r0, r2
 80049a4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80049a8:	fb00 f707 	mul.w	r7, r0, r7
 80049ac:	42a7      	cmp	r7, r4
 80049ae:	d909      	bls.n	80049c4 <__udivmoddi4+0x8c>
 80049b0:	1934      	adds	r4, r6, r4
 80049b2:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80049b6:	f080 80da 	bcs.w	8004b6e <__udivmoddi4+0x236>
 80049ba:	42a7      	cmp	r7, r4
 80049bc:	f240 80d7 	bls.w	8004b6e <__udivmoddi4+0x236>
 80049c0:	4434      	add	r4, r6
 80049c2:	3802      	subs	r0, #2
 80049c4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80049c8:	1be4      	subs	r4, r4, r7
 80049ca:	2100      	movs	r1, #0
 80049cc:	b11d      	cbz	r5, 80049d6 <__udivmoddi4+0x9e>
 80049ce:	40dc      	lsrs	r4, r3
 80049d0:	2300      	movs	r3, #0
 80049d2:	e9c5 4300 	strd	r4, r3, [r5]
 80049d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049da:	428b      	cmp	r3, r1
 80049dc:	d906      	bls.n	80049ec <__udivmoddi4+0xb4>
 80049de:	b10d      	cbz	r5, 80049e4 <__udivmoddi4+0xac>
 80049e0:	e9c5 0100 	strd	r0, r1, [r5]
 80049e4:	2100      	movs	r1, #0
 80049e6:	4608      	mov	r0, r1
 80049e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049ec:	fab3 f183 	clz	r1, r3
 80049f0:	2900      	cmp	r1, #0
 80049f2:	d148      	bne.n	8004a86 <__udivmoddi4+0x14e>
 80049f4:	42bb      	cmp	r3, r7
 80049f6:	d302      	bcc.n	80049fe <__udivmoddi4+0xc6>
 80049f8:	4282      	cmp	r2, r0
 80049fa:	f200 8107 	bhi.w	8004c0c <__udivmoddi4+0x2d4>
 80049fe:	1a84      	subs	r4, r0, r2
 8004a00:	eb67 0203 	sbc.w	r2, r7, r3
 8004a04:	2001      	movs	r0, #1
 8004a06:	4694      	mov	ip, r2
 8004a08:	2d00      	cmp	r5, #0
 8004a0a:	d0e4      	beq.n	80049d6 <__udivmoddi4+0x9e>
 8004a0c:	e9c5 4c00 	strd	r4, ip, [r5]
 8004a10:	e7e1      	b.n	80049d6 <__udivmoddi4+0x9e>
 8004a12:	2a00      	cmp	r2, #0
 8004a14:	f000 8092 	beq.w	8004b3c <__udivmoddi4+0x204>
 8004a18:	fab2 f382 	clz	r3, r2
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	f040 80a8 	bne.w	8004b72 <__udivmoddi4+0x23a>
 8004a22:	1a8a      	subs	r2, r1, r2
 8004a24:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8004a28:	fa1f fc86 	uxth.w	ip, r6
 8004a2c:	2101      	movs	r1, #1
 8004a2e:	0c20      	lsrs	r0, r4, #16
 8004a30:	fbb2 f7fe 	udiv	r7, r2, lr
 8004a34:	fb0e 2217 	mls	r2, lr, r7, r2
 8004a38:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
 8004a3c:	fb0c f007 	mul.w	r0, ip, r7
 8004a40:	4290      	cmp	r0, r2
 8004a42:	d907      	bls.n	8004a54 <__udivmoddi4+0x11c>
 8004a44:	18b2      	adds	r2, r6, r2
 8004a46:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8004a4a:	d202      	bcs.n	8004a52 <__udivmoddi4+0x11a>
 8004a4c:	4290      	cmp	r0, r2
 8004a4e:	f200 80e2 	bhi.w	8004c16 <__udivmoddi4+0x2de>
 8004a52:	4647      	mov	r7, r8
 8004a54:	1a12      	subs	r2, r2, r0
 8004a56:	b2a4      	uxth	r4, r4
 8004a58:	fbb2 f0fe 	udiv	r0, r2, lr
 8004a5c:	fb0e 2210 	mls	r2, lr, r0, r2
 8004a60:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8004a64:	fb0c fc00 	mul.w	ip, ip, r0
 8004a68:	45a4      	cmp	ip, r4
 8004a6a:	d907      	bls.n	8004a7c <__udivmoddi4+0x144>
 8004a6c:	1934      	adds	r4, r6, r4
 8004a6e:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8004a72:	d202      	bcs.n	8004a7a <__udivmoddi4+0x142>
 8004a74:	45a4      	cmp	ip, r4
 8004a76:	f200 80cb 	bhi.w	8004c10 <__udivmoddi4+0x2d8>
 8004a7a:	4610      	mov	r0, r2
 8004a7c:	eba4 040c 	sub.w	r4, r4, ip
 8004a80:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8004a84:	e7a2      	b.n	80049cc <__udivmoddi4+0x94>
 8004a86:	f1c1 0620 	rsb	r6, r1, #32
 8004a8a:	408b      	lsls	r3, r1
 8004a8c:	fa22 fc06 	lsr.w	ip, r2, r6
 8004a90:	ea4c 0c03 	orr.w	ip, ip, r3
 8004a94:	fa07 f401 	lsl.w	r4, r7, r1
 8004a98:	fa20 f306 	lsr.w	r3, r0, r6
 8004a9c:	40f7      	lsrs	r7, r6
 8004a9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8004aa2:	4323      	orrs	r3, r4
 8004aa4:	fa00 f801 	lsl.w	r8, r0, r1
 8004aa8:	fa1f fe8c 	uxth.w	lr, ip
 8004aac:	fbb7 f0f9 	udiv	r0, r7, r9
 8004ab0:	0c1c      	lsrs	r4, r3, #16
 8004ab2:	fb09 7710 	mls	r7, r9, r0, r7
 8004ab6:	ea44 4407 	orr.w	r4, r4, r7, lsl #16
 8004aba:	fb00 f70e 	mul.w	r7, r0, lr
 8004abe:	42a7      	cmp	r7, r4
 8004ac0:	fa02 f201 	lsl.w	r2, r2, r1
 8004ac4:	d90a      	bls.n	8004adc <__udivmoddi4+0x1a4>
 8004ac6:	eb1c 0404 	adds.w	r4, ip, r4
 8004aca:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8004ace:	f080 809b 	bcs.w	8004c08 <__udivmoddi4+0x2d0>
 8004ad2:	42a7      	cmp	r7, r4
 8004ad4:	f240 8098 	bls.w	8004c08 <__udivmoddi4+0x2d0>
 8004ad8:	3802      	subs	r0, #2
 8004ada:	4464      	add	r4, ip
 8004adc:	1be4      	subs	r4, r4, r7
 8004ade:	b29f      	uxth	r7, r3
 8004ae0:	fbb4 f3f9 	udiv	r3, r4, r9
 8004ae4:	fb09 4413 	mls	r4, r9, r3, r4
 8004ae8:	ea47 4404 	orr.w	r4, r7, r4, lsl #16
 8004aec:	fb03 fe0e 	mul.w	lr, r3, lr
 8004af0:	45a6      	cmp	lr, r4
 8004af2:	d909      	bls.n	8004b08 <__udivmoddi4+0x1d0>
 8004af4:	eb1c 0404 	adds.w	r4, ip, r4
 8004af8:	f103 37ff 	add.w	r7, r3, #4294967295	@ 0xffffffff
 8004afc:	f080 8082 	bcs.w	8004c04 <__udivmoddi4+0x2cc>
 8004b00:	45a6      	cmp	lr, r4
 8004b02:	d97f      	bls.n	8004c04 <__udivmoddi4+0x2cc>
 8004b04:	3b02      	subs	r3, #2
 8004b06:	4464      	add	r4, ip
 8004b08:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8004b0c:	eba4 040e 	sub.w	r4, r4, lr
 8004b10:	fba0 e702 	umull	lr, r7, r0, r2
 8004b14:	42bc      	cmp	r4, r7
 8004b16:	4673      	mov	r3, lr
 8004b18:	46b9      	mov	r9, r7
 8004b1a:	d363      	bcc.n	8004be4 <__udivmoddi4+0x2ac>
 8004b1c:	d060      	beq.n	8004be0 <__udivmoddi4+0x2a8>
 8004b1e:	b15d      	cbz	r5, 8004b38 <__udivmoddi4+0x200>
 8004b20:	ebb8 0203 	subs.w	r2, r8, r3
 8004b24:	eb64 0409 	sbc.w	r4, r4, r9
 8004b28:	fa04 f606 	lsl.w	r6, r4, r6
 8004b2c:	fa22 f301 	lsr.w	r3, r2, r1
 8004b30:	431e      	orrs	r6, r3
 8004b32:	40cc      	lsrs	r4, r1
 8004b34:	e9c5 6400 	strd	r6, r4, [r5]
 8004b38:	2100      	movs	r1, #0
 8004b3a:	e74c      	b.n	80049d6 <__udivmoddi4+0x9e>
 8004b3c:	0862      	lsrs	r2, r4, #1
 8004b3e:	0848      	lsrs	r0, r1, #1
 8004b40:	ea42 71c1 	orr.w	r1, r2, r1, lsl #31
 8004b44:	0c0b      	lsrs	r3, r1, #16
 8004b46:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8004b4a:	b28a      	uxth	r2, r1
 8004b4c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004b50:	fbb3 f1f6 	udiv	r1, r3, r6
 8004b54:	07e4      	lsls	r4, r4, #31
 8004b56:	46b4      	mov	ip, r6
 8004b58:	4637      	mov	r7, r6
 8004b5a:	46b6      	mov	lr, r6
 8004b5c:	231f      	movs	r3, #31
 8004b5e:	fbb0 f0f6 	udiv	r0, r0, r6
 8004b62:	1bd2      	subs	r2, r2, r7
 8004b64:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8004b68:	e761      	b.n	8004a2e <__udivmoddi4+0xf6>
 8004b6a:	4661      	mov	r1, ip
 8004b6c:	e714      	b.n	8004998 <__udivmoddi4+0x60>
 8004b6e:	4610      	mov	r0, r2
 8004b70:	e728      	b.n	80049c4 <__udivmoddi4+0x8c>
 8004b72:	f1c3 0120 	rsb	r1, r3, #32
 8004b76:	fa20 f201 	lsr.w	r2, r0, r1
 8004b7a:	409e      	lsls	r6, r3
 8004b7c:	fa27 f101 	lsr.w	r1, r7, r1
 8004b80:	409f      	lsls	r7, r3
 8004b82:	433a      	orrs	r2, r7
 8004b84:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8004b88:	fa1f fc86 	uxth.w	ip, r6
 8004b8c:	fbb1 f7fe 	udiv	r7, r1, lr
 8004b90:	fb0e 1017 	mls	r0, lr, r7, r1
 8004b94:	0c11      	lsrs	r1, r2, #16
 8004b96:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8004b9a:	fb07 f80c 	mul.w	r8, r7, ip
 8004b9e:	4588      	cmp	r8, r1
 8004ba0:	fa04 f403 	lsl.w	r4, r4, r3
 8004ba4:	d93a      	bls.n	8004c1c <__udivmoddi4+0x2e4>
 8004ba6:	1871      	adds	r1, r6, r1
 8004ba8:	f107 30ff 	add.w	r0, r7, #4294967295	@ 0xffffffff
 8004bac:	d201      	bcs.n	8004bb2 <__udivmoddi4+0x27a>
 8004bae:	4588      	cmp	r8, r1
 8004bb0:	d81f      	bhi.n	8004bf2 <__udivmoddi4+0x2ba>
 8004bb2:	eba1 0108 	sub.w	r1, r1, r8
 8004bb6:	fbb1 f8fe 	udiv	r8, r1, lr
 8004bba:	fb08 f70c 	mul.w	r7, r8, ip
 8004bbe:	fb0e 1118 	mls	r1, lr, r8, r1
 8004bc2:	b292      	uxth	r2, r2
 8004bc4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8004bc8:	42ba      	cmp	r2, r7
 8004bca:	d22f      	bcs.n	8004c2c <__udivmoddi4+0x2f4>
 8004bcc:	18b2      	adds	r2, r6, r2
 8004bce:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 8004bd2:	d2c6      	bcs.n	8004b62 <__udivmoddi4+0x22a>
 8004bd4:	42ba      	cmp	r2, r7
 8004bd6:	d2c4      	bcs.n	8004b62 <__udivmoddi4+0x22a>
 8004bd8:	f1a8 0102 	sub.w	r1, r8, #2
 8004bdc:	4432      	add	r2, r6
 8004bde:	e7c0      	b.n	8004b62 <__udivmoddi4+0x22a>
 8004be0:	45f0      	cmp	r8, lr
 8004be2:	d29c      	bcs.n	8004b1e <__udivmoddi4+0x1e6>
 8004be4:	ebbe 0302 	subs.w	r3, lr, r2
 8004be8:	eb67 070c 	sbc.w	r7, r7, ip
 8004bec:	3801      	subs	r0, #1
 8004bee:	46b9      	mov	r9, r7
 8004bf0:	e795      	b.n	8004b1e <__udivmoddi4+0x1e6>
 8004bf2:	eba6 0808 	sub.w	r8, r6, r8
 8004bf6:	4441      	add	r1, r8
 8004bf8:	1eb8      	subs	r0, r7, #2
 8004bfa:	fbb1 f8fe 	udiv	r8, r1, lr
 8004bfe:	fb08 f70c 	mul.w	r7, r8, ip
 8004c02:	e7dc      	b.n	8004bbe <__udivmoddi4+0x286>
 8004c04:	463b      	mov	r3, r7
 8004c06:	e77f      	b.n	8004b08 <__udivmoddi4+0x1d0>
 8004c08:	4650      	mov	r0, sl
 8004c0a:	e767      	b.n	8004adc <__udivmoddi4+0x1a4>
 8004c0c:	4608      	mov	r0, r1
 8004c0e:	e6fb      	b.n	8004a08 <__udivmoddi4+0xd0>
 8004c10:	4434      	add	r4, r6
 8004c12:	3802      	subs	r0, #2
 8004c14:	e732      	b.n	8004a7c <__udivmoddi4+0x144>
 8004c16:	3f02      	subs	r7, #2
 8004c18:	4432      	add	r2, r6
 8004c1a:	e71b      	b.n	8004a54 <__udivmoddi4+0x11c>
 8004c1c:	eba1 0108 	sub.w	r1, r1, r8
 8004c20:	4638      	mov	r0, r7
 8004c22:	fbb1 f8fe 	udiv	r8, r1, lr
 8004c26:	fb08 f70c 	mul.w	r7, r8, ip
 8004c2a:	e7c8      	b.n	8004bbe <__udivmoddi4+0x286>
 8004c2c:	4641      	mov	r1, r8
 8004c2e:	e798      	b.n	8004b62 <__udivmoddi4+0x22a>

08004c30 <_init>:
 8004c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c32:	bf00      	nop
 8004c34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c36:	bc08      	pop	{r3}
 8004c38:	469e      	mov	lr, r3
 8004c3a:	4770      	bx	lr

08004c3c <_fini>:
 8004c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c3e:	bf00      	nop
 8004c40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c42:	bc08      	pop	{r3}
 8004c44:	469e      	mov	lr, r3
 8004c46:	4770      	bx	lr
