Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Nov 26 15:10:25 2025
| Host         : BOOK-JBCPDRK7D5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_pipeline_with_grayscale_timing_summary_routed.rpt -pb top_pipeline_with_grayscale_timing_summary_routed.pb -rpx top_pipeline_with_grayscale_timing_summary_routed.rpx -warn_on_violation
| Design       : top_pipeline_with_grayscale
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 676         
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  4           
TIMING-23  Warning           Combinational loop found                    3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (676)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1860)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (9)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (676)
--------------------------
 There are 676 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1860)
---------------------------------------------------
 There are 1860 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (9)
---------------------
 There are 9 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1865          inf        0.000                      0                 1865           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1865 Endpoints
Min Delay          1865 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_inst/baud_cnt_reg[12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.697ns  (logic 1.471ns (13.751%)  route 9.226ns (86.249%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF_inst/O
                         net (fo=596, routed)         9.226    10.697    rx_inst/rst_IBUF
    SLICE_X100Y23        FDRE                                         r  rx_inst/baud_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_inst/baud_cnt_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.697ns  (logic 1.471ns (13.751%)  route 9.226ns (86.249%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF_inst/O
                         net (fo=596, routed)         9.226    10.697    rx_inst/rst_IBUF
    SLICE_X100Y23        FDRE                                         r  rx_inst/baud_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_inst/baud_cnt_reg[14]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.697ns  (logic 1.471ns (13.751%)  route 9.226ns (86.249%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF_inst/O
                         net (fo=596, routed)         9.226    10.697    rx_inst/rst_IBUF
    SLICE_X100Y23        FDRE                                         r  rx_inst/baud_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_inst/baud_cnt_reg[15]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.697ns  (logic 1.471ns (13.751%)  route 9.226ns (86.249%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF_inst/O
                         net (fo=596, routed)         9.226    10.697    rx_inst/rst_IBUF
    SLICE_X100Y23        FDRE                                         r  rx_inst/baud_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_inst/baud_cnt_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.558ns  (logic 1.471ns (13.931%)  route 9.088ns (86.069%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF_inst/O
                         net (fo=596, routed)         9.088    10.558    rx_inst/rst_IBUF
    SLICE_X100Y22        FDRE                                         r  rx_inst/baud_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_inst/baud_cnt_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.558ns  (logic 1.471ns (13.931%)  route 9.088ns (86.069%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF_inst/O
                         net (fo=596, routed)         9.088    10.558    rx_inst/rst_IBUF
    SLICE_X100Y22        FDRE                                         r  rx_inst/baud_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_inst/baud_cnt_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.410ns  (logic 1.471ns (14.130%)  route 8.939ns (85.870%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF_inst/O
                         net (fo=596, routed)         8.939    10.410    rx_inst/rst_IBUF
    SLICE_X101Y21        FDRE                                         r  rx_inst/baud_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_inst/baud_cnt_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.410ns  (logic 1.471ns (14.130%)  route 8.939ns (85.870%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF_inst/O
                         net (fo=596, routed)         8.939    10.410    rx_inst/rst_IBUF
    SLICE_X100Y21        FDRE                                         r  rx_inst/baud_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_inst/baud_cnt_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.410ns  (logic 1.471ns (14.130%)  route 8.939ns (85.870%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF_inst/O
                         net (fo=596, routed)         8.939    10.410    rx_inst/rst_IBUF
    SLICE_X100Y21        FDRE                                         r  rx_inst/baud_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_inst/baud_cnt_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.410ns  (logic 1.471ns (14.130%)  route 8.939ns (85.870%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF_inst/O
                         net (fo=596, routed)         8.939    10.410    rx_inst/rst_IBUF
    SLICE_X100Y21        FDRE                                         r  rx_inst/baud_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_inst/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_inst/rx_byte_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y21         FDRE                         0.000     0.000 r  rx_inst/shift_reg_reg[2]/C
    SLICE_X91Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.065     0.206    rx_inst/shift_reg_reg_n_0_[2]
    SLICE_X90Y21         FDRE                                         r  rx_inst/rx_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo2/rd_ptr_gray_sync1_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo2/rd_ptr_gray_sync2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y31         FDCE                         0.000     0.000 r  fifo2/rd_ptr_gray_sync1_reg[7]/C
    SLICE_X92Y31         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  fifo2/rd_ptr_gray_sync1_reg[7]/Q
                         net (fo=1, routed)           0.056     0.220    fifo2/rd_ptr_gray_sync1[7]
    SLICE_X92Y31         FDCE                                         r  fifo2/rd_ptr_gray_sync2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo1/wr_ptr_gray_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo1/wr_ptr_gray_sync1_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y18         FDCE                         0.000     0.000 r  fifo1/wr_ptr_gray_reg[11]/C
    SLICE_X93Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fifo1/wr_ptr_gray_reg[11]/Q
                         net (fo=1, routed)           0.087     0.228    fifo1/wr_ptr_gray[11]
    SLICE_X92Y18         FDCE                                         r  fifo1/wr_ptr_gray_sync1_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo2/wr_ptr_gray_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo2/wr_ptr_gray_sync1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y29         FDCE                         0.000     0.000 r  fifo2/wr_ptr_gray_reg[5]/C
    SLICE_X93Y29         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fifo2/wr_ptr_gray_reg[5]/Q
                         net (fo=1, routed)           0.087     0.228    fifo2/wr_ptr_gray[5]
    SLICE_X92Y29         FDCE                                         r  fifo2/wr_ptr_gray_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo1/rd_ptr_gray_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo1/rd_ptr_gray_sync1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y14         FDCE                         0.000     0.000 r  fifo1/rd_ptr_gray_reg[2]/C
    SLICE_X95Y14         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  fifo1/rd_ptr_gray_reg[2]/Q
                         net (fo=1, routed)           0.105     0.233    fifo1/rd_ptr_gray[2]
    SLICE_X96Y14         FDCE                                         r  fifo1/rd_ptr_gray_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo3/rd_ptr_gray_sync1_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo3/rd_ptr_gray_sync2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y31         FDCE                         0.000     0.000 r  fifo3/rd_ptr_gray_sync1_reg[0]/C
    SLICE_X97Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fifo3/rd_ptr_gray_sync1_reg[0]/Q
                         net (fo=1, routed)           0.099     0.240    fifo3/rd_ptr_gray_sync1[0]
    SLICE_X94Y32         FDCE                                         r  fifo3/rd_ptr_gray_sync2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo3/wr_ptr_gray_sync1_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo3/wr_ptr_gray_sync2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y33         FDCE                         0.000     0.000 r  fifo3/wr_ptr_gray_sync1_reg[3]/C
    SLICE_X99Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fifo3/wr_ptr_gray_sync1_reg[3]/Q
                         net (fo=1, routed)           0.101     0.242    fifo3/wr_ptr_gray_sync1[3]
    SLICE_X100Y33        FDCE                                         r  fifo3/wr_ptr_gray_sync2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resizer_inst/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            splitter_inst/pixel_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.590%)  route 0.115ns (47.410%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y22         FDCE                         0.000     0.000 r  resizer_inst/data_out_reg[6]/C
    SLICE_X93Y22         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  resizer_inst/data_out_reg[6]/Q
                         net (fo=1, routed)           0.115     0.243    splitter_inst/Q[6]
    SLICE_X92Y23         FDCE                                         r  splitter_inst/pixel_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resizer_inst/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            splitter_inst/pixel_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y22         FDCE                         0.000     0.000 r  resizer_inst/data_out_reg[2]/C
    SLICE_X93Y22         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  resizer_inst/data_out_reg[2]/Q
                         net (fo=1, routed)           0.116     0.244    splitter_inst/Q[2]
    SLICE_X93Y23         FDCE                                         r  splitter_inst/pixel_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 assembler1/pixel_out_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            resizer_inst/data_out_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.746%)  route 0.103ns (42.254%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y22         FDCE                         0.000     0.000 r  assembler1/pixel_out_reg[16]/C
    SLICE_X91Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  assembler1/pixel_out_reg[16]/Q
                         net (fo=1, routed)           0.103     0.244    resizer_inst/D[16]
    SLICE_X91Y23         FDCE                                         r  resizer_inst/data_out_reg[16]/D
  -------------------------------------------------------------------    -------------------





