// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_16u_config6_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer5_out_dout,
        layer5_out_num_data_valid,
        layer5_out_fifo_cap,
        layer5_out_empty_n,
        layer5_out_read,
        layer6_out_din,
        layer6_out_num_data_valid,
        layer6_out_fifo_cap,
        layer6_out_full_n,
        layer6_out_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [511:0] layer5_out_dout;
input  [1:0] layer5_out_num_data_valid;
input  [1:0] layer5_out_fifo_cap;
input   layer5_out_empty_n;
output   layer5_out_read;
output  [255:0] layer6_out_din;
input  [1:0] layer6_out_num_data_valid;
input  [1:0] layer6_out_fifo_cap;
input   layer6_out_full_n;
output   layer6_out_write;
output   start_out;
output   start_write;

reg ap_done;
reg ap_idle;
reg layer5_out_read;
reg layer6_out_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
wire   [0:0] icmp_ln124_fu_3169_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
reg   [0:0] ap_phi_mux_do_init_phi_fu_301_p6;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
reg   [0:0] icmp_ln124_reg_3908;
reg   [0:0] icmp_ln124_reg_3908_pp0_iter2_reg;
reg    ap_block_state5_pp0_stage0_iter3;
reg    ap_enable_reg_pp0_iter3;
reg    ap_block_pp0_stage0_11001;
wire   [8:0] outidx_1_address0;
reg    outidx_1_ce0;
wire   [3:0] outidx_1_q0;
wire   [8:0] w6_address0;
reg    w6_ce0;
wire   [9:0] w6_q0;
reg    layer5_out_blk_n;
wire    ap_block_pp0_stage0;
reg    layer6_out_blk_n;
reg   [0:0] do_init_reg_297;
reg   [8:0] ir41_reg_313;
reg   [4:0] in_index42_reg_775;
reg   [15:0] data_28_phi_reg_789;
reg   [15:0] data_27_phi_reg_801;
reg   [15:0] data_26_phi_reg_813;
reg   [15:0] data_25_phi_reg_825;
reg   [15:0] data_24_phi_reg_837;
reg   [15:0] data_23_phi_reg_849;
reg   [15:0] data_22_phi_reg_861;
reg   [15:0] data_21_phi_reg_873;
reg   [15:0] data_20_phi_reg_885;
reg   [15:0] data_19_phi_reg_897;
reg   [15:0] data_18_phi_reg_909;
reg   [15:0] data_17_phi_reg_921;
reg   [15:0] data_16_phi_reg_933;
reg   [15:0] data_15_phi_reg_945;
reg   [15:0] data_14_phi_reg_957;
reg   [15:0] data_13_phi_reg_969;
reg   [15:0] data_12_phi_reg_981;
reg   [15:0] data_11_phi_reg_993;
reg   [15:0] data_10_phi_reg_1005;
reg   [15:0] data_29_phi_reg_1017;
reg   [15:0] data_9_phi_reg_1029;
reg   [15:0] data_8_phi_reg_1041;
reg   [15:0] data_7_phi_reg_1053;
reg   [15:0] data_6_phi_reg_1065;
reg   [15:0] data_5_phi_reg_1077;
reg   [15:0] data_4_phi_reg_1089;
reg   [15:0] data_3_phi_reg_1101;
reg   [15:0] data_2_phi_reg_1113;
reg   [15:0] data_1_phi_reg_1125;
reg   [15:0] data_30_phi_reg_1137;
reg   [15:0] data_31_phi_reg_1149;
reg   [15:0] p_phi_reg_1161;
reg   [14:0] acc40_reg_1173;
reg   [14:0] acc_138_reg_1187;
reg   [14:0] acc_236_reg_1201;
reg   [14:0] acc_334_reg_1215;
reg   [14:0] acc_432_reg_1229;
reg   [14:0] acc_530_reg_1243;
reg   [14:0] acc_628_reg_1257;
reg   [14:0] acc_726_reg_1271;
reg   [14:0] acc_824_reg_1285;
reg   [14:0] acc_922_reg_1299;
reg   [14:0] acc_1020_reg_1313;
reg   [14:0] acc_1118_reg_1327;
reg   [14:0] acc_1216_reg_1341;
reg   [14:0] acc_1314_reg_1355;
reg   [14:0] acc_1412_reg_1369;
reg   [14:0] acc_1510_reg_1383;
reg   [14:0] acc_47_reg_2293;
reg  signed [14:0] acc_46_reg_2347;
reg  signed [14:0] acc_45_reg_2401;
reg   [14:0] acc_44_reg_2455;
reg   [14:0] acc_43_reg_2509;
reg   [14:0] acc_42_reg_2563;
reg   [14:0] acc_41_reg_2617;
reg   [14:0] acc_40_reg_2671;
reg   [14:0] acc_39_reg_2725;
reg   [14:0] acc_38_reg_2779;
reg   [14:0] acc_37_reg_2833;
reg   [14:0] acc_36_reg_2887;
reg   [14:0] acc_35_reg_2941;
reg   [14:0] acc_34_reg_2995;
reg  signed [14:0] acc_33_reg_3049;
reg  signed [14:0] acc_reg_3103;
wire   [8:0] ir_fu_3163_p2;
reg   [8:0] ir_reg_3903;
reg   [0:0] icmp_ln124_reg_3908_pp0_iter1_reg;
reg   [3:0] out_index_reg_3912;
wire   [15:0] a_fu_3521_p34;
reg  signed [15:0] a_reg_3917;
reg  signed [9:0] w_reg_3922;
wire   [4:0] in_index_fu_3615_p3;
reg   [4:0] in_index_reg_3927;
wire   [0:0] icmp_ln133_fu_3696_p2;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg   [8:0] ap_phi_mux_ir41_phi_fu_317_p6;
reg   [4:0] ap_phi_mux_in_index42_phi_fu_779_p6;
reg   [15:0] ap_phi_mux_data_28_phi_phi_fu_793_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_28_phi_reg_789;
reg   [15:0] ap_phi_mux_data_27_phi_phi_fu_805_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_27_phi_reg_801;
reg   [15:0] ap_phi_mux_data_26_phi_phi_fu_817_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_26_phi_reg_813;
reg   [15:0] ap_phi_mux_data_25_phi_phi_fu_829_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_25_phi_reg_825;
reg   [15:0] ap_phi_mux_data_24_phi_phi_fu_841_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_24_phi_reg_837;
reg   [15:0] ap_phi_mux_data_23_phi_phi_fu_853_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_23_phi_reg_849;
reg   [15:0] ap_phi_mux_data_22_phi_phi_fu_865_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_22_phi_reg_861;
reg   [15:0] ap_phi_mux_data_21_phi_phi_fu_877_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_21_phi_reg_873;
reg   [15:0] ap_phi_mux_data_20_phi_phi_fu_889_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_20_phi_reg_885;
reg   [15:0] ap_phi_mux_data_19_phi_phi_fu_901_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_19_phi_reg_897;
reg   [15:0] ap_phi_mux_data_18_phi_phi_fu_913_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_18_phi_reg_909;
reg   [15:0] ap_phi_mux_data_17_phi_phi_fu_925_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_17_phi_reg_921;
reg   [15:0] ap_phi_mux_data_16_phi_phi_fu_937_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_16_phi_reg_933;
reg   [15:0] ap_phi_mux_data_15_phi_phi_fu_949_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_15_phi_reg_945;
reg   [15:0] ap_phi_mux_data_14_phi_phi_fu_961_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_14_phi_reg_957;
reg   [15:0] ap_phi_mux_data_13_phi_phi_fu_973_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_13_phi_reg_969;
reg   [15:0] ap_phi_mux_data_12_phi_phi_fu_985_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_12_phi_reg_981;
reg   [15:0] ap_phi_mux_data_11_phi_phi_fu_997_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_11_phi_reg_993;
reg   [15:0] ap_phi_mux_data_10_phi_phi_fu_1009_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_10_phi_reg_1005;
reg   [15:0] ap_phi_mux_data_29_phi_phi_fu_1021_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_29_phi_reg_1017;
reg   [15:0] ap_phi_mux_data_9_phi_phi_fu_1033_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_9_phi_reg_1029;
reg   [15:0] ap_phi_mux_data_8_phi_phi_fu_1045_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_8_phi_reg_1041;
reg   [15:0] ap_phi_mux_data_7_phi_phi_fu_1057_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_7_phi_reg_1053;
reg   [15:0] ap_phi_mux_data_6_phi_phi_fu_1069_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_6_phi_reg_1065;
reg   [15:0] ap_phi_mux_data_5_phi_phi_fu_1081_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_5_phi_reg_1077;
reg   [15:0] ap_phi_mux_data_4_phi_phi_fu_1093_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_4_phi_reg_1089;
reg   [15:0] ap_phi_mux_data_3_phi_phi_fu_1105_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_3_phi_reg_1101;
reg   [15:0] ap_phi_mux_data_2_phi_phi_fu_1117_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_2_phi_reg_1113;
reg   [15:0] ap_phi_mux_data_1_phi_phi_fu_1129_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_1_phi_reg_1125;
reg   [15:0] ap_phi_mux_data_30_phi_phi_fu_1141_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_30_phi_reg_1137;
reg   [15:0] ap_phi_mux_data_31_phi_phi_fu_1153_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_31_phi_reg_1149;
reg   [15:0] ap_phi_mux_p_phi_phi_fu_1165_p4;
wire   [15:0] data_fu_3175_p1;
wire   [15:0] ap_phi_reg_pp0_iter1_p_phi_reg_1161;
reg   [14:0] ap_phi_mux_acc40_phi_fu_1177_p6;
reg   [14:0] ap_phi_mux_acc_138_phi_fu_1191_p6;
reg   [14:0] ap_phi_mux_acc_236_phi_fu_1205_p6;
reg   [14:0] ap_phi_mux_acc_334_phi_fu_1219_p6;
reg   [14:0] ap_phi_mux_acc_432_phi_fu_1233_p6;
reg   [14:0] ap_phi_mux_acc_530_phi_fu_1247_p6;
reg   [14:0] ap_phi_mux_acc_628_phi_fu_1261_p6;
reg   [14:0] ap_phi_mux_acc_726_phi_fu_1275_p6;
reg   [14:0] ap_phi_mux_acc_824_phi_fu_1289_p6;
reg   [14:0] ap_phi_mux_acc_922_phi_fu_1303_p6;
reg   [14:0] ap_phi_mux_acc_1020_phi_fu_1317_p6;
reg   [14:0] ap_phi_mux_acc_1118_phi_fu_1331_p6;
reg   [14:0] ap_phi_mux_acc_1216_phi_fu_1345_p6;
reg   [14:0] ap_phi_mux_acc_1314_phi_fu_1359_p6;
reg   [14:0] ap_phi_mux_acc_1412_phi_fu_1373_p6;
reg   [14:0] ap_phi_mux_acc_1510_phi_fu_1387_p6;
reg   [14:0] ap_phi_mux_acc_31_phi_fu_1400_p34;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_31_reg_1397;
reg   [14:0] ap_phi_mux_acc_30_phi_fu_1456_p34;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_30_reg_1453;
reg   [14:0] ap_phi_mux_acc_29_phi_fu_1512_p34;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_29_reg_1509;
reg   [14:0] ap_phi_mux_acc_28_phi_fu_1568_p34;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_28_reg_1565;
reg   [14:0] ap_phi_mux_acc_27_phi_fu_1624_p34;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_27_reg_1621;
reg   [14:0] ap_phi_mux_acc_26_phi_fu_1680_p34;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_26_reg_1677;
reg   [14:0] ap_phi_mux_acc_25_phi_fu_1736_p34;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_25_reg_1733;
reg   [14:0] ap_phi_mux_acc_24_phi_fu_1792_p34;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_24_reg_1789;
reg   [14:0] ap_phi_mux_acc_23_phi_fu_1848_p34;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_23_reg_1845;
reg   [14:0] ap_phi_mux_acc_22_phi_fu_1904_p34;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_22_reg_1901;
reg   [14:0] ap_phi_mux_acc_21_phi_fu_1960_p34;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_21_reg_1957;
reg   [14:0] ap_phi_mux_acc_20_phi_fu_2016_p34;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_20_reg_2013;
reg   [14:0] ap_phi_mux_acc_19_phi_fu_2072_p34;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_19_reg_2069;
reg   [14:0] ap_phi_mux_acc_18_phi_fu_2128_p34;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_18_reg_2125;
reg   [14:0] ap_phi_mux_acc_17_phi_fu_2184_p34;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_17_reg_2181;
reg   [14:0] ap_phi_mux_acc_16_phi_fu_2240_p34;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_16_reg_2237;
wire   [14:0] acc_32_fu_3702_p2;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_47_reg_2293;
wire  signed [14:0] ap_phi_reg_pp0_iter2_acc_46_reg_2347;
wire  signed [14:0] ap_phi_reg_pp0_iter2_acc_45_reg_2401;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_44_reg_2455;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_43_reg_2509;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_42_reg_2563;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_41_reg_2617;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_40_reg_2671;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_39_reg_2725;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_38_reg_2779;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_37_reg_2833;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_36_reg_2887;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_35_reg_2941;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_34_reg_2995;
wire  signed [14:0] ap_phi_reg_pp0_iter2_acc_33_reg_3049;
wire  signed [14:0] ap_phi_reg_pp0_iter2_acc_reg_3103;
wire   [63:0] zext_ln124_fu_3157_p1;
reg    ap_block_pp0_stage0_01001;
wire   [5:0] zext_ln124_1_fu_3591_p1;
wire   [5:0] in_index_1_fu_3595_p2;
wire   [0:0] tmp_12_fu_3607_p3;
wire   [4:0] add_ln109_fu_3601_p2;
wire   [23:0] mul_ln133_fu_3629_p2;
wire  signed [14:0] tmp_s_fu_3645_p18;
wire  signed [14:0] trunc_ln_fu_3635_p4;
wire  signed [15:0] sext_ln133_fu_3682_p1;
wire  signed [15:0] sext_ln133_1_fu_3686_p1;
wire   [15:0] sub_ln133_fu_3690_p2;
wire  signed [15:0] sext_ln77_2_fu_3736_p1;
wire   [30:0] tmp_fu_3740_p3;
wire  signed [31:0] sext_ln77_3_fu_3748_p1;
wire   [46:0] tmp_45_fu_3752_p3;
wire  signed [47:0] sext_ln77_4_fu_3760_p1;
wire   [62:0] tmp_46_fu_3764_p3;
wire  signed [63:0] sext_ln77_5_fu_3772_p1;
wire   [78:0] tmp_47_fu_3776_p3;
wire  signed [79:0] sext_ln77_6_fu_3784_p1;
wire   [94:0] tmp_48_fu_3788_p3;
wire  signed [95:0] sext_ln77_7_fu_3796_p1;
wire   [110:0] tmp_49_fu_3800_p3;
wire  signed [111:0] sext_ln77_8_fu_3808_p1;
wire   [126:0] tmp_50_fu_3812_p3;
wire  signed [127:0] sext_ln77_9_fu_3820_p1;
wire   [142:0] tmp_51_fu_3824_p3;
wire  signed [143:0] sext_ln77_10_fu_3832_p1;
wire   [158:0] tmp_52_fu_3836_p3;
wire  signed [159:0] sext_ln77_11_fu_3844_p1;
wire   [174:0] tmp_53_fu_3848_p3;
wire  signed [175:0] sext_ln77_12_fu_3856_p1;
wire   [190:0] tmp_54_fu_3860_p3;
wire  signed [15:0] sext_ln77_1_fu_3732_p1;
wire  signed [15:0] sext_ln77_fu_3728_p1;
wire  signed [191:0] sext_ln77_13_fu_3868_p1;
wire  signed [15:0] sext_ln111_fu_3724_p1;
wire   [254:0] tmp_55_fu_3872_p6;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_108;
reg    ap_condition_361;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

myproject_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_16u_config6_s_outidx_1_ROMdEe #(
    .DataWidth( 4 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
outidx_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(outidx_1_address0),
    .ce0(outidx_1_ce0),
    .q0(outidx_1_q0)
);

myproject_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_16u_config6_s_w6_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
w6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w6_address0),
    .ce0(w6_ce0),
    .q0(w6_q0)
);

myproject_mux_32_5_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 16 ),
    .din17_WIDTH( 16 ),
    .din18_WIDTH( 16 ),
    .din19_WIDTH( 16 ),
    .din20_WIDTH( 16 ),
    .din21_WIDTH( 16 ),
    .din22_WIDTH( 16 ),
    .din23_WIDTH( 16 ),
    .din24_WIDTH( 16 ),
    .din25_WIDTH( 16 ),
    .din26_WIDTH( 16 ),
    .din27_WIDTH( 16 ),
    .din28_WIDTH( 16 ),
    .din29_WIDTH( 16 ),
    .din30_WIDTH( 16 ),
    .din31_WIDTH( 16 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 16 ))
mux_32_5_16_1_1_U22(
    .din0(ap_phi_mux_p_phi_phi_fu_1165_p4),
    .din1(ap_phi_mux_data_1_phi_phi_fu_1129_p4),
    .din2(ap_phi_mux_data_2_phi_phi_fu_1117_p4),
    .din3(ap_phi_mux_data_3_phi_phi_fu_1105_p4),
    .din4(ap_phi_mux_data_4_phi_phi_fu_1093_p4),
    .din5(ap_phi_mux_data_5_phi_phi_fu_1081_p4),
    .din6(ap_phi_mux_data_6_phi_phi_fu_1069_p4),
    .din7(ap_phi_mux_data_7_phi_phi_fu_1057_p4),
    .din8(ap_phi_mux_data_8_phi_phi_fu_1045_p4),
    .din9(ap_phi_mux_data_9_phi_phi_fu_1033_p4),
    .din10(ap_phi_mux_data_29_phi_phi_fu_1021_p4),
    .din11(ap_phi_mux_data_10_phi_phi_fu_1009_p4),
    .din12(ap_phi_mux_data_11_phi_phi_fu_997_p4),
    .din13(ap_phi_mux_data_12_phi_phi_fu_985_p4),
    .din14(ap_phi_mux_data_13_phi_phi_fu_973_p4),
    .din15(ap_phi_mux_data_14_phi_phi_fu_961_p4),
    .din16(ap_phi_mux_data_15_phi_phi_fu_949_p4),
    .din17(ap_phi_mux_data_16_phi_phi_fu_937_p4),
    .din18(ap_phi_mux_data_17_phi_phi_fu_925_p4),
    .din19(ap_phi_mux_data_18_phi_phi_fu_913_p4),
    .din20(ap_phi_mux_data_19_phi_phi_fu_901_p4),
    .din21(ap_phi_mux_data_20_phi_phi_fu_889_p4),
    .din22(ap_phi_mux_data_21_phi_phi_fu_877_p4),
    .din23(ap_phi_mux_data_22_phi_phi_fu_865_p4),
    .din24(ap_phi_mux_data_23_phi_phi_fu_853_p4),
    .din25(ap_phi_mux_data_24_phi_phi_fu_841_p4),
    .din26(ap_phi_mux_data_25_phi_phi_fu_829_p4),
    .din27(ap_phi_mux_data_26_phi_phi_fu_817_p4),
    .din28(ap_phi_mux_data_27_phi_phi_fu_805_p4),
    .din29(ap_phi_mux_data_28_phi_phi_fu_793_p4),
    .din30(ap_phi_mux_data_31_phi_phi_fu_1153_p4),
    .din31(ap_phi_mux_data_30_phi_phi_fu_1141_p4),
    .din32(ap_phi_mux_in_index42_phi_fu_779_p6),
    .dout(a_fu_3521_p34)
);

myproject_mul_16s_10s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
mul_16s_10s_24_1_1_U23(
    .din0(a_reg_3917),
    .din1(w_reg_3922),
    .dout(mul_ln133_fu_3629_p2)
);

myproject_mux_16_4_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 15 ),
    .din3_WIDTH( 15 ),
    .din4_WIDTH( 15 ),
    .din5_WIDTH( 15 ),
    .din6_WIDTH( 15 ),
    .din7_WIDTH( 15 ),
    .din8_WIDTH( 15 ),
    .din9_WIDTH( 15 ),
    .din10_WIDTH( 15 ),
    .din11_WIDTH( 15 ),
    .din12_WIDTH( 15 ),
    .din13_WIDTH( 15 ),
    .din14_WIDTH( 15 ),
    .din15_WIDTH( 15 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 15 ))
mux_16_4_15_1_1_U24(
    .din0(ap_phi_mux_acc40_phi_fu_1177_p6),
    .din1(ap_phi_mux_acc_138_phi_fu_1191_p6),
    .din2(ap_phi_mux_acc_236_phi_fu_1205_p6),
    .din3(ap_phi_mux_acc_334_phi_fu_1219_p6),
    .din4(ap_phi_mux_acc_432_phi_fu_1233_p6),
    .din5(ap_phi_mux_acc_530_phi_fu_1247_p6),
    .din6(ap_phi_mux_acc_628_phi_fu_1261_p6),
    .din7(ap_phi_mux_acc_726_phi_fu_1275_p6),
    .din8(ap_phi_mux_acc_824_phi_fu_1289_p6),
    .din9(ap_phi_mux_acc_922_phi_fu_1303_p6),
    .din10(ap_phi_mux_acc_1020_phi_fu_1317_p6),
    .din11(ap_phi_mux_acc_1118_phi_fu_1331_p6),
    .din12(ap_phi_mux_acc_1216_phi_fu_1345_p6),
    .din13(ap_phi_mux_acc_1314_phi_fu_1359_p6),
    .din14(ap_phi_mux_acc_1412_phi_fu_1373_p6),
    .din15(ap_phi_mux_acc_1510_phi_fu_1387_p6),
    .din16(out_index_reg_3912),
    .dout(tmp_s_fu_3645_p18)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= real_start;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd0))) begin
        acc40_reg_1173 <= acc_reg_3103;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc40_reg_1173 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd0))) begin
        acc_1020_reg_1313 <= acc_42_reg_2563;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_1020_reg_1313 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd0))) begin
        acc_1118_reg_1327 <= acc_43_reg_2509;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_1118_reg_1327 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd0))) begin
        acc_1216_reg_1341 <= acc_44_reg_2455;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_1216_reg_1341 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd0))) begin
        acc_1314_reg_1355 <= acc_45_reg_2401;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_1314_reg_1355 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd0))) begin
        acc_138_reg_1187 <= acc_33_reg_3049;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_138_reg_1187 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd0))) begin
        acc_1412_reg_1369 <= acc_46_reg_2347;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_1412_reg_1369 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd0))) begin
        acc_1510_reg_1383 <= acc_47_reg_2293;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_1510_reg_1383 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd0))) begin
        acc_236_reg_1201 <= acc_34_reg_2995;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_236_reg_1201 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd0))) begin
        acc_334_reg_1215 <= acc_35_reg_2941;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_334_reg_1215 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd1))) begin
        acc_33_reg_3049 <= acc_32_fu_3702_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd14)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 
    == 1'b1) & (out_index_reg_3912 == 4'd9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd11)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd13)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd15)))) begin
        acc_33_reg_3049 <= ap_phi_mux_acc_17_phi_fu_2184_p34;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_33_reg_3049 <= ap_phi_reg_pp0_iter2_acc_33_reg_3049;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd2))) begin
        acc_34_reg_2995 <= acc_32_fu_3702_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd14)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 
    == 1'b1) & (out_index_reg_3912 == 4'd9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd11)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd13)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd15)))) begin
        acc_34_reg_2995 <= ap_phi_mux_acc_18_phi_fu_2128_p34;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_34_reg_2995 <= ap_phi_reg_pp0_iter2_acc_34_reg_2995;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd3))) begin
        acc_35_reg_2941 <= acc_32_fu_3702_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd14)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 
    == 1'b1) & (out_index_reg_3912 == 4'd9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd11)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd13)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd15)))) begin
        acc_35_reg_2941 <= ap_phi_mux_acc_19_phi_fu_2072_p34;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_35_reg_2941 <= ap_phi_reg_pp0_iter2_acc_35_reg_2941;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd4))) begin
        acc_36_reg_2887 <= acc_32_fu_3702_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd14)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 
    == 1'b1) & (out_index_reg_3912 == 4'd9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd11)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd13)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd15)))) begin
        acc_36_reg_2887 <= ap_phi_mux_acc_20_phi_fu_2016_p34;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_36_reg_2887 <= ap_phi_reg_pp0_iter2_acc_36_reg_2887;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd5))) begin
        acc_37_reg_2833 <= acc_32_fu_3702_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd14)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 
    == 1'b1) & (out_index_reg_3912 == 4'd9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd11)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd13)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd15)))) begin
        acc_37_reg_2833 <= ap_phi_mux_acc_21_phi_fu_1960_p34;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_37_reg_2833 <= ap_phi_reg_pp0_iter2_acc_37_reg_2833;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd6))) begin
        acc_38_reg_2779 <= acc_32_fu_3702_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd14)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 
    == 1'b1) & (out_index_reg_3912 == 4'd9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd11)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd13)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd15)))) begin
        acc_38_reg_2779 <= ap_phi_mux_acc_22_phi_fu_1904_p34;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_38_reg_2779 <= ap_phi_reg_pp0_iter2_acc_38_reg_2779;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd7))) begin
        acc_39_reg_2725 <= acc_32_fu_3702_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd14)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 
    == 1'b1) & (out_index_reg_3912 == 4'd9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd11)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd13)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd15)))) begin
        acc_39_reg_2725 <= ap_phi_mux_acc_23_phi_fu_1848_p34;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_39_reg_2725 <= ap_phi_reg_pp0_iter2_acc_39_reg_2725;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd8))) begin
        acc_40_reg_2671 <= acc_32_fu_3702_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd14)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 
    == 1'b1) & (out_index_reg_3912 == 4'd9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd11)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd13)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd15)))) begin
        acc_40_reg_2671 <= ap_phi_mux_acc_24_phi_fu_1792_p34;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_40_reg_2671 <= ap_phi_reg_pp0_iter2_acc_40_reg_2671;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd9))) begin
        acc_41_reg_2617 <= acc_32_fu_3702_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd14)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 
    == 1'b1) & (out_index_reg_3912 == 4'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd11)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd13)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd15)))) begin
        acc_41_reg_2617 <= ap_phi_mux_acc_25_phi_fu_1736_p34;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_41_reg_2617 <= ap_phi_reg_pp0_iter2_acc_41_reg_2617;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd10))) begin
        acc_42_reg_2563 <= acc_32_fu_3702_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd14)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 
    == 1'b1) & (out_index_reg_3912 == 4'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd11)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd13)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd15)))) begin
        acc_42_reg_2563 <= ap_phi_mux_acc_26_phi_fu_1680_p34;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_42_reg_2563 <= ap_phi_reg_pp0_iter2_acc_42_reg_2563;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd0))) begin
        acc_432_reg_1229 <= acc_36_reg_2887;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_432_reg_1229 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd11))) begin
        acc_43_reg_2509 <= acc_32_fu_3702_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd14)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 
    == 1'b1) & (out_index_reg_3912 == 4'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd13)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd15)))) begin
        acc_43_reg_2509 <= ap_phi_mux_acc_27_phi_fu_1624_p34;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_43_reg_2509 <= ap_phi_reg_pp0_iter2_acc_43_reg_2509;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd12))) begin
        acc_44_reg_2455 <= acc_32_fu_3702_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd14)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 
    == 1'b1) & (out_index_reg_3912 == 4'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd11)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd13)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd15)))) begin
        acc_44_reg_2455 <= ap_phi_mux_acc_28_phi_fu_1568_p34;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_44_reg_2455 <= ap_phi_reg_pp0_iter2_acc_44_reg_2455;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd13))) begin
        acc_45_reg_2401 <= acc_32_fu_3702_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd14)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 
    == 1'b1) & (out_index_reg_3912 == 4'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd11)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd15)))) begin
        acc_45_reg_2401 <= ap_phi_mux_acc_29_phi_fu_1512_p34;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_45_reg_2401 <= ap_phi_reg_pp0_iter2_acc_45_reg_2401;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd14))) begin
        acc_46_reg_2347 <= acc_32_fu_3702_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 
    == 1'b1) & (out_index_reg_3912 == 4'd9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd11)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd13)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd15)))) begin
        acc_46_reg_2347 <= ap_phi_mux_acc_30_phi_fu_1456_p34;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_46_reg_2347 <= ap_phi_reg_pp0_iter2_acc_46_reg_2347;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd14)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 
    == 1'b1) & (out_index_reg_3912 == 4'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd11)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd13)))) begin
        acc_47_reg_2293 <= ap_phi_mux_acc_31_phi_fu_1400_p34;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd15))) begin
        acc_47_reg_2293 <= acc_32_fu_3702_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_47_reg_2293 <= ap_phi_reg_pp0_iter2_acc_47_reg_2293;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd0))) begin
        acc_530_reg_1243 <= acc_37_reg_2833;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_530_reg_1243 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd0))) begin
        acc_628_reg_1257 <= acc_38_reg_2779;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_628_reg_1257 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd0))) begin
        acc_726_reg_1271 <= acc_39_reg_2725;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_726_reg_1271 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd0))) begin
        acc_824_reg_1285 <= acc_40_reg_2671;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_824_reg_1285 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd0))) begin
        acc_922_reg_1299 <= acc_41_reg_2617;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_922_reg_1299 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd0))) begin
        acc_reg_3103 <= acc_32_fu_3702_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd14)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 
    == 1'b1) & (out_index_reg_3912 == 4'd9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd11)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd13)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_3912 == 4'd15)))) begin
        acc_reg_3103 <= ap_phi_mux_acc_16_phi_fu_2240_p34;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_reg_3103 <= ap_phi_reg_pp0_iter2_acc_reg_3103;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_361)) begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
            data_10_phi_reg_1005 <= data_10_phi_reg_1005;
        end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
            data_10_phi_reg_1005 <= {{layer5_out_dout[191:176]}};
        end else if ((1'b1 == 1'b1)) begin
            data_10_phi_reg_1005 <= ap_phi_reg_pp0_iter1_data_10_phi_reg_1005;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_361)) begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
            data_11_phi_reg_993 <= data_11_phi_reg_993;
        end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
            data_11_phi_reg_993 <= {{layer5_out_dout[207:192]}};
        end else if ((1'b1 == 1'b1)) begin
            data_11_phi_reg_993 <= ap_phi_reg_pp0_iter1_data_11_phi_reg_993;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_361)) begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
            data_12_phi_reg_981 <= data_12_phi_reg_981;
        end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
            data_12_phi_reg_981 <= {{layer5_out_dout[223:208]}};
        end else if ((1'b1 == 1'b1)) begin
            data_12_phi_reg_981 <= ap_phi_reg_pp0_iter1_data_12_phi_reg_981;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_361)) begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
            data_13_phi_reg_969 <= data_13_phi_reg_969;
        end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
            data_13_phi_reg_969 <= {{layer5_out_dout[239:224]}};
        end else if ((1'b1 == 1'b1)) begin
            data_13_phi_reg_969 <= ap_phi_reg_pp0_iter1_data_13_phi_reg_969;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_361)) begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
            data_14_phi_reg_957 <= data_14_phi_reg_957;
        end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
            data_14_phi_reg_957 <= {{layer5_out_dout[255:240]}};
        end else if ((1'b1 == 1'b1)) begin
            data_14_phi_reg_957 <= ap_phi_reg_pp0_iter1_data_14_phi_reg_957;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_361)) begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
            data_15_phi_reg_945 <= data_15_phi_reg_945;
        end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
            data_15_phi_reg_945 <= {{layer5_out_dout[271:256]}};
        end else if ((1'b1 == 1'b1)) begin
            data_15_phi_reg_945 <= ap_phi_reg_pp0_iter1_data_15_phi_reg_945;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_361)) begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
            data_16_phi_reg_933 <= data_16_phi_reg_933;
        end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
            data_16_phi_reg_933 <= {{layer5_out_dout[287:272]}};
        end else if ((1'b1 == 1'b1)) begin
            data_16_phi_reg_933 <= ap_phi_reg_pp0_iter1_data_16_phi_reg_933;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_361)) begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
            data_17_phi_reg_921 <= data_17_phi_reg_921;
        end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
            data_17_phi_reg_921 <= {{layer5_out_dout[303:288]}};
        end else if ((1'b1 == 1'b1)) begin
            data_17_phi_reg_921 <= ap_phi_reg_pp0_iter1_data_17_phi_reg_921;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_361)) begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
            data_18_phi_reg_909 <= data_18_phi_reg_909;
        end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
            data_18_phi_reg_909 <= {{layer5_out_dout[319:304]}};
        end else if ((1'b1 == 1'b1)) begin
            data_18_phi_reg_909 <= ap_phi_reg_pp0_iter1_data_18_phi_reg_909;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_361)) begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
            data_19_phi_reg_897 <= data_19_phi_reg_897;
        end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
            data_19_phi_reg_897 <= {{layer5_out_dout[335:320]}};
        end else if ((1'b1 == 1'b1)) begin
            data_19_phi_reg_897 <= ap_phi_reg_pp0_iter1_data_19_phi_reg_897;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_361)) begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
            data_1_phi_reg_1125 <= data_1_phi_reg_1125;
        end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
            data_1_phi_reg_1125 <= {{layer5_out_dout[31:16]}};
        end else if ((1'b1 == 1'b1)) begin
            data_1_phi_reg_1125 <= ap_phi_reg_pp0_iter1_data_1_phi_reg_1125;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_361)) begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
            data_20_phi_reg_885 <= data_20_phi_reg_885;
        end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
            data_20_phi_reg_885 <= {{layer5_out_dout[351:336]}};
        end else if ((1'b1 == 1'b1)) begin
            data_20_phi_reg_885 <= ap_phi_reg_pp0_iter1_data_20_phi_reg_885;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_361)) begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
            data_21_phi_reg_873 <= data_21_phi_reg_873;
        end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
            data_21_phi_reg_873 <= {{layer5_out_dout[367:352]}};
        end else if ((1'b1 == 1'b1)) begin
            data_21_phi_reg_873 <= ap_phi_reg_pp0_iter1_data_21_phi_reg_873;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_361)) begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
            data_22_phi_reg_861 <= data_22_phi_reg_861;
        end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
            data_22_phi_reg_861 <= {{layer5_out_dout[383:368]}};
        end else if ((1'b1 == 1'b1)) begin
            data_22_phi_reg_861 <= ap_phi_reg_pp0_iter1_data_22_phi_reg_861;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_361)) begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
            data_23_phi_reg_849 <= data_23_phi_reg_849;
        end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
            data_23_phi_reg_849 <= {{layer5_out_dout[399:384]}};
        end else if ((1'b1 == 1'b1)) begin
            data_23_phi_reg_849 <= ap_phi_reg_pp0_iter1_data_23_phi_reg_849;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_361)) begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
            data_24_phi_reg_837 <= data_24_phi_reg_837;
        end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
            data_24_phi_reg_837 <= {{layer5_out_dout[415:400]}};
        end else if ((1'b1 == 1'b1)) begin
            data_24_phi_reg_837 <= ap_phi_reg_pp0_iter1_data_24_phi_reg_837;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_361)) begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
            data_25_phi_reg_825 <= data_25_phi_reg_825;
        end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
            data_25_phi_reg_825 <= {{layer5_out_dout[431:416]}};
        end else if ((1'b1 == 1'b1)) begin
            data_25_phi_reg_825 <= ap_phi_reg_pp0_iter1_data_25_phi_reg_825;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_361)) begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
            data_26_phi_reg_813 <= data_26_phi_reg_813;
        end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
            data_26_phi_reg_813 <= {{layer5_out_dout[447:432]}};
        end else if ((1'b1 == 1'b1)) begin
            data_26_phi_reg_813 <= ap_phi_reg_pp0_iter1_data_26_phi_reg_813;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_361)) begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
            data_27_phi_reg_801 <= data_27_phi_reg_801;
        end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
            data_27_phi_reg_801 <= {{layer5_out_dout[463:448]}};
        end else if ((1'b1 == 1'b1)) begin
            data_27_phi_reg_801 <= ap_phi_reg_pp0_iter1_data_27_phi_reg_801;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_361)) begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
            data_28_phi_reg_789 <= data_28_phi_reg_789;
        end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
            data_28_phi_reg_789 <= {{layer5_out_dout[479:464]}};
        end else if ((1'b1 == 1'b1)) begin
            data_28_phi_reg_789 <= ap_phi_reg_pp0_iter1_data_28_phi_reg_789;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_361)) begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
            data_29_phi_reg_1017 <= data_29_phi_reg_1017;
        end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
            data_29_phi_reg_1017 <= {{layer5_out_dout[175:160]}};
        end else if ((1'b1 == 1'b1)) begin
            data_29_phi_reg_1017 <= ap_phi_reg_pp0_iter1_data_29_phi_reg_1017;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_361)) begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
            data_2_phi_reg_1113 <= data_2_phi_reg_1113;
        end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
            data_2_phi_reg_1113 <= {{layer5_out_dout[47:32]}};
        end else if ((1'b1 == 1'b1)) begin
            data_2_phi_reg_1113 <= ap_phi_reg_pp0_iter1_data_2_phi_reg_1113;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_361)) begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
            data_30_phi_reg_1137 <= data_30_phi_reg_1137;
        end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
            data_30_phi_reg_1137 <= {{layer5_out_dout[511:496]}};
        end else if ((1'b1 == 1'b1)) begin
            data_30_phi_reg_1137 <= ap_phi_reg_pp0_iter1_data_30_phi_reg_1137;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_361)) begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
            data_31_phi_reg_1149 <= data_31_phi_reg_1149;
        end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
            data_31_phi_reg_1149 <= {{layer5_out_dout[495:480]}};
        end else if ((1'b1 == 1'b1)) begin
            data_31_phi_reg_1149 <= ap_phi_reg_pp0_iter1_data_31_phi_reg_1149;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_361)) begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
            data_3_phi_reg_1101 <= data_3_phi_reg_1101;
        end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
            data_3_phi_reg_1101 <= {{layer5_out_dout[63:48]}};
        end else if ((1'b1 == 1'b1)) begin
            data_3_phi_reg_1101 <= ap_phi_reg_pp0_iter1_data_3_phi_reg_1101;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_361)) begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
            data_4_phi_reg_1089 <= data_4_phi_reg_1089;
        end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
            data_4_phi_reg_1089 <= {{layer5_out_dout[79:64]}};
        end else if ((1'b1 == 1'b1)) begin
            data_4_phi_reg_1089 <= ap_phi_reg_pp0_iter1_data_4_phi_reg_1089;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_361)) begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
            data_5_phi_reg_1077 <= data_5_phi_reg_1077;
        end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
            data_5_phi_reg_1077 <= {{layer5_out_dout[95:80]}};
        end else if ((1'b1 == 1'b1)) begin
            data_5_phi_reg_1077 <= ap_phi_reg_pp0_iter1_data_5_phi_reg_1077;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_361)) begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
            data_6_phi_reg_1065 <= data_6_phi_reg_1065;
        end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
            data_6_phi_reg_1065 <= {{layer5_out_dout[111:96]}};
        end else if ((1'b1 == 1'b1)) begin
            data_6_phi_reg_1065 <= ap_phi_reg_pp0_iter1_data_6_phi_reg_1065;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_361)) begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
            data_7_phi_reg_1053 <= data_7_phi_reg_1053;
        end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
            data_7_phi_reg_1053 <= {{layer5_out_dout[127:112]}};
        end else if ((1'b1 == 1'b1)) begin
            data_7_phi_reg_1053 <= ap_phi_reg_pp0_iter1_data_7_phi_reg_1053;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_361)) begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
            data_8_phi_reg_1041 <= data_8_phi_reg_1041;
        end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
            data_8_phi_reg_1041 <= {{layer5_out_dout[143:128]}};
        end else if ((1'b1 == 1'b1)) begin
            data_8_phi_reg_1041 <= ap_phi_reg_pp0_iter1_data_8_phi_reg_1041;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_361)) begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
            data_9_phi_reg_1029 <= data_9_phi_reg_1029;
        end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
            data_9_phi_reg_1029 <= {{layer5_out_dout[159:144]}};
        end else if ((1'b1 == 1'b1)) begin
            data_9_phi_reg_1029 <= ap_phi_reg_pp0_iter1_data_9_phi_reg_1029;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter1_reg == 1'd0))) begin
        do_init_reg_297 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter1_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_297 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter1_reg == 1'd0))) begin
        in_index42_reg_775 <= in_index_reg_3927;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter1_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_index42_reg_775 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_3908 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ir41_reg_313 <= ir_reg_3903;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_3908 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        ir41_reg_313 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_361)) begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
            p_phi_reg_1161 <= p_phi_reg_1161;
        end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
            p_phi_reg_1161 <= data_fu_3175_p1;
        end else if ((1'b1 == 1'b1)) begin
            p_phi_reg_1161 <= ap_phi_reg_pp0_iter1_p_phi_reg_1161;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_reg_3917 <= a_fu_3521_p34;
        icmp_ln124_reg_3908 <= icmp_ln124_fu_3169_p2;
        icmp_ln124_reg_3908_pp0_iter1_reg <= icmp_ln124_reg_3908;
        out_index_reg_3912 <= outidx_1_q0;
        w_reg_3922 <= w6_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln124_reg_3908_pp0_iter2_reg <= icmp_ln124_reg_3908_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_index_reg_3927 <= in_index_fu_3615_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ir_reg_3903 <= ir_fu_3163_p2;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc40_phi_fu_1177_p6 = 15'd0;
        end else if ((icmp_ln124_reg_3908_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc40_phi_fu_1177_p6 = acc_reg_3103;
        end else begin
            ap_phi_mux_acc40_phi_fu_1177_p6 = acc40_reg_1173;
        end
    end else begin
        ap_phi_mux_acc40_phi_fu_1177_p6 = acc40_reg_1173;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_1020_phi_fu_1317_p6 = 15'd0;
        end else if ((icmp_ln124_reg_3908_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_1020_phi_fu_1317_p6 = acc_42_reg_2563;
        end else begin
            ap_phi_mux_acc_1020_phi_fu_1317_p6 = acc_1020_reg_1313;
        end
    end else begin
        ap_phi_mux_acc_1020_phi_fu_1317_p6 = acc_1020_reg_1313;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_1118_phi_fu_1331_p6 = 15'd0;
        end else if ((icmp_ln124_reg_3908_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_1118_phi_fu_1331_p6 = acc_43_reg_2509;
        end else begin
            ap_phi_mux_acc_1118_phi_fu_1331_p6 = acc_1118_reg_1327;
        end
    end else begin
        ap_phi_mux_acc_1118_phi_fu_1331_p6 = acc_1118_reg_1327;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_1216_phi_fu_1345_p6 = 15'd0;
        end else if ((icmp_ln124_reg_3908_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_1216_phi_fu_1345_p6 = acc_44_reg_2455;
        end else begin
            ap_phi_mux_acc_1216_phi_fu_1345_p6 = acc_1216_reg_1341;
        end
    end else begin
        ap_phi_mux_acc_1216_phi_fu_1345_p6 = acc_1216_reg_1341;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_1314_phi_fu_1359_p6 = 15'd0;
        end else if ((icmp_ln124_reg_3908_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_1314_phi_fu_1359_p6 = acc_45_reg_2401;
        end else begin
            ap_phi_mux_acc_1314_phi_fu_1359_p6 = acc_1314_reg_1355;
        end
    end else begin
        ap_phi_mux_acc_1314_phi_fu_1359_p6 = acc_1314_reg_1355;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_138_phi_fu_1191_p6 = 15'd0;
        end else if ((icmp_ln124_reg_3908_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_138_phi_fu_1191_p6 = acc_33_reg_3049;
        end else begin
            ap_phi_mux_acc_138_phi_fu_1191_p6 = acc_138_reg_1187;
        end
    end else begin
        ap_phi_mux_acc_138_phi_fu_1191_p6 = acc_138_reg_1187;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_1412_phi_fu_1373_p6 = 15'd0;
        end else if ((icmp_ln124_reg_3908_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_1412_phi_fu_1373_p6 = acc_46_reg_2347;
        end else begin
            ap_phi_mux_acc_1412_phi_fu_1373_p6 = acc_1412_reg_1369;
        end
    end else begin
        ap_phi_mux_acc_1412_phi_fu_1373_p6 = acc_1412_reg_1369;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_1510_phi_fu_1387_p6 = 15'd0;
        end else if ((icmp_ln124_reg_3908_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_1510_phi_fu_1387_p6 = acc_47_reg_2293;
        end else begin
            ap_phi_mux_acc_1510_phi_fu_1387_p6 = acc_1510_reg_1383;
        end
    end else begin
        ap_phi_mux_acc_1510_phi_fu_1387_p6 = acc_1510_reg_1383;
    end
end

always @ (*) begin
    if (((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd0))) begin
        ap_phi_mux_acc_16_phi_fu_2240_p34 = 15'd0;
    end else if (((icmp_ln133_fu_3696_p2 == 1'd0) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd14)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd1)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd2)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd3)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd4)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd5)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd6)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd7)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd8)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd9)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd10)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd11)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd12)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd13)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 
    == 4'd15)))) begin
        ap_phi_mux_acc_16_phi_fu_2240_p34 = ap_phi_mux_acc40_phi_fu_1177_p6;
    end else begin
        ap_phi_mux_acc_16_phi_fu_2240_p34 = ap_phi_reg_pp0_iter2_acc_16_reg_2237;
    end
end

always @ (*) begin
    if (((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd1))) begin
        ap_phi_mux_acc_17_phi_fu_2184_p34 = 15'd0;
    end else if (((icmp_ln133_fu_3696_p2 == 1'd0) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd14)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd0)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd2)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd3)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd4)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd5)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd6)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd7)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd8)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd9)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd10)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd11)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd12)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd13)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 
    == 4'd15)))) begin
        ap_phi_mux_acc_17_phi_fu_2184_p34 = ap_phi_mux_acc_138_phi_fu_1191_p6;
    end else begin
        ap_phi_mux_acc_17_phi_fu_2184_p34 = ap_phi_reg_pp0_iter2_acc_17_reg_2181;
    end
end

always @ (*) begin
    if (((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd2))) begin
        ap_phi_mux_acc_18_phi_fu_2128_p34 = 15'd0;
    end else if (((icmp_ln133_fu_3696_p2 == 1'd0) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd14)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd0)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd1)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd3)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd4)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd5)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd6)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd7)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd8)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd9)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd10)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd11)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd12)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd13)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 
    == 4'd15)))) begin
        ap_phi_mux_acc_18_phi_fu_2128_p34 = ap_phi_mux_acc_236_phi_fu_1205_p6;
    end else begin
        ap_phi_mux_acc_18_phi_fu_2128_p34 = ap_phi_reg_pp0_iter2_acc_18_reg_2125;
    end
end

always @ (*) begin
    if (((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd3))) begin
        ap_phi_mux_acc_19_phi_fu_2072_p34 = 15'd0;
    end else if (((icmp_ln133_fu_3696_p2 == 1'd0) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd14)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd0)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd1)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd2)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd4)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd5)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd6)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd7)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd8)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd9)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd10)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd11)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd12)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd13)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 
    == 4'd15)))) begin
        ap_phi_mux_acc_19_phi_fu_2072_p34 = ap_phi_mux_acc_334_phi_fu_1219_p6;
    end else begin
        ap_phi_mux_acc_19_phi_fu_2072_p34 = ap_phi_reg_pp0_iter2_acc_19_reg_2069;
    end
end

always @ (*) begin
    if (((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd4))) begin
        ap_phi_mux_acc_20_phi_fu_2016_p34 = 15'd0;
    end else if (((icmp_ln133_fu_3696_p2 == 1'd0) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd14)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd0)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd1)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd2)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd3)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd5)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd6)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd7)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd8)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd9)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd10)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd11)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd12)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd13)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 
    == 4'd15)))) begin
        ap_phi_mux_acc_20_phi_fu_2016_p34 = ap_phi_mux_acc_432_phi_fu_1233_p6;
    end else begin
        ap_phi_mux_acc_20_phi_fu_2016_p34 = ap_phi_reg_pp0_iter2_acc_20_reg_2013;
    end
end

always @ (*) begin
    if (((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd5))) begin
        ap_phi_mux_acc_21_phi_fu_1960_p34 = 15'd0;
    end else if (((icmp_ln133_fu_3696_p2 == 1'd0) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd14)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd0)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd1)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd2)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd3)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd4)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd6)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd7)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd8)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd9)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd10)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd11)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd12)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd13)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 
    == 4'd15)))) begin
        ap_phi_mux_acc_21_phi_fu_1960_p34 = ap_phi_mux_acc_530_phi_fu_1247_p6;
    end else begin
        ap_phi_mux_acc_21_phi_fu_1960_p34 = ap_phi_reg_pp0_iter2_acc_21_reg_1957;
    end
end

always @ (*) begin
    if (((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd6))) begin
        ap_phi_mux_acc_22_phi_fu_1904_p34 = 15'd0;
    end else if (((icmp_ln133_fu_3696_p2 == 1'd0) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd14)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd0)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd1)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd2)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd3)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd4)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd5)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd7)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd8)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd9)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd10)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd11)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd12)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd13)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 
    == 4'd15)))) begin
        ap_phi_mux_acc_22_phi_fu_1904_p34 = ap_phi_mux_acc_628_phi_fu_1261_p6;
    end else begin
        ap_phi_mux_acc_22_phi_fu_1904_p34 = ap_phi_reg_pp0_iter2_acc_22_reg_1901;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_236_phi_fu_1205_p6 = 15'd0;
        end else if ((icmp_ln124_reg_3908_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_236_phi_fu_1205_p6 = acc_34_reg_2995;
        end else begin
            ap_phi_mux_acc_236_phi_fu_1205_p6 = acc_236_reg_1201;
        end
    end else begin
        ap_phi_mux_acc_236_phi_fu_1205_p6 = acc_236_reg_1201;
    end
end

always @ (*) begin
    if (((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd7))) begin
        ap_phi_mux_acc_23_phi_fu_1848_p34 = 15'd0;
    end else if (((icmp_ln133_fu_3696_p2 == 1'd0) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd14)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd0)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd1)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd2)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd3)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd4)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd5)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd6)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd8)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd9)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd10)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd11)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd12)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd13)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 
    == 4'd15)))) begin
        ap_phi_mux_acc_23_phi_fu_1848_p34 = ap_phi_mux_acc_726_phi_fu_1275_p6;
    end else begin
        ap_phi_mux_acc_23_phi_fu_1848_p34 = ap_phi_reg_pp0_iter2_acc_23_reg_1845;
    end
end

always @ (*) begin
    if (((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd8))) begin
        ap_phi_mux_acc_24_phi_fu_1792_p34 = 15'd0;
    end else if (((icmp_ln133_fu_3696_p2 == 1'd0) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd14)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd0)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd1)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd2)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd3)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd4)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd5)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd6)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd7)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd9)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd10)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd11)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd12)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd13)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 
    == 4'd15)))) begin
        ap_phi_mux_acc_24_phi_fu_1792_p34 = ap_phi_mux_acc_824_phi_fu_1289_p6;
    end else begin
        ap_phi_mux_acc_24_phi_fu_1792_p34 = ap_phi_reg_pp0_iter2_acc_24_reg_1789;
    end
end

always @ (*) begin
    if (((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd9))) begin
        ap_phi_mux_acc_25_phi_fu_1736_p34 = 15'd0;
    end else if (((icmp_ln133_fu_3696_p2 == 1'd0) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd14)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd0)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd1)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd2)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd3)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd4)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd5)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd6)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd7)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd8)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd10)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd11)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd12)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd13)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 
    == 4'd15)))) begin
        ap_phi_mux_acc_25_phi_fu_1736_p34 = ap_phi_mux_acc_922_phi_fu_1303_p6;
    end else begin
        ap_phi_mux_acc_25_phi_fu_1736_p34 = ap_phi_reg_pp0_iter2_acc_25_reg_1733;
    end
end

always @ (*) begin
    if (((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd10))) begin
        ap_phi_mux_acc_26_phi_fu_1680_p34 = 15'd0;
    end else if (((icmp_ln133_fu_3696_p2 == 1'd0) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd14)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd0)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd1)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd2)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd3)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd4)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd5)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd6)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd7)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd8)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd9)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd11)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd12)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd13)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 
    == 4'd15)))) begin
        ap_phi_mux_acc_26_phi_fu_1680_p34 = ap_phi_mux_acc_1020_phi_fu_1317_p6;
    end else begin
        ap_phi_mux_acc_26_phi_fu_1680_p34 = ap_phi_reg_pp0_iter2_acc_26_reg_1677;
    end
end

always @ (*) begin
    if (((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd11))) begin
        ap_phi_mux_acc_27_phi_fu_1624_p34 = 15'd0;
    end else if (((icmp_ln133_fu_3696_p2 == 1'd0) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd14)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd0)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd1)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd2)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd3)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd4)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd5)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd6)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd7)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd8)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd9)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd10)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd12)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd13)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 
    == 4'd15)))) begin
        ap_phi_mux_acc_27_phi_fu_1624_p34 = ap_phi_mux_acc_1118_phi_fu_1331_p6;
    end else begin
        ap_phi_mux_acc_27_phi_fu_1624_p34 = ap_phi_reg_pp0_iter2_acc_27_reg_1621;
    end
end

always @ (*) begin
    if (((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd12))) begin
        ap_phi_mux_acc_28_phi_fu_1568_p34 = 15'd0;
    end else if (((icmp_ln133_fu_3696_p2 == 1'd0) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd14)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd0)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd1)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd2)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd3)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd4)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd5)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd6)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd7)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd8)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd9)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd10)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd11)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd13)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 
    == 4'd15)))) begin
        ap_phi_mux_acc_28_phi_fu_1568_p34 = ap_phi_mux_acc_1216_phi_fu_1345_p6;
    end else begin
        ap_phi_mux_acc_28_phi_fu_1568_p34 = ap_phi_reg_pp0_iter2_acc_28_reg_1565;
    end
end

always @ (*) begin
    if (((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd13))) begin
        ap_phi_mux_acc_29_phi_fu_1512_p34 = 15'd0;
    end else if (((icmp_ln133_fu_3696_p2 == 1'd0) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd14)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd0)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd1)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd2)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd3)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd4)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd5)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd6)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd7)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd8)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd9)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd10)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd11)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd12)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 
    == 4'd15)))) begin
        ap_phi_mux_acc_29_phi_fu_1512_p34 = ap_phi_mux_acc_1314_phi_fu_1359_p6;
    end else begin
        ap_phi_mux_acc_29_phi_fu_1512_p34 = ap_phi_reg_pp0_iter2_acc_29_reg_1509;
    end
end

always @ (*) begin
    if (((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd14))) begin
        ap_phi_mux_acc_30_phi_fu_1456_p34 = 15'd0;
    end else if (((icmp_ln133_fu_3696_p2 == 1'd0) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd0)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd1)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd2)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd3)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd4)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd5)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd6)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd7)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd8)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd9)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd10)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd11)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd12)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd13)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 
    == 4'd15)))) begin
        ap_phi_mux_acc_30_phi_fu_1456_p34 = ap_phi_mux_acc_1412_phi_fu_1373_p6;
    end else begin
        ap_phi_mux_acc_30_phi_fu_1456_p34 = ap_phi_reg_pp0_iter2_acc_30_reg_1453;
    end
end

always @ (*) begin
    if (((icmp_ln133_fu_3696_p2 == 1'd0) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd14)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd0)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd1)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd2)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd3)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd4)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd5)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd6)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd7)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd8)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd9)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd10)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd11)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd12)) | ((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 
    == 4'd13)))) begin
        ap_phi_mux_acc_31_phi_fu_1400_p34 = ap_phi_mux_acc_1510_phi_fu_1387_p6;
    end else if (((icmp_ln133_fu_3696_p2 == 1'd1) & (out_index_reg_3912 == 4'd15))) begin
        ap_phi_mux_acc_31_phi_fu_1400_p34 = 15'd0;
    end else begin
        ap_phi_mux_acc_31_phi_fu_1400_p34 = ap_phi_reg_pp0_iter2_acc_31_reg_1397;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_334_phi_fu_1219_p6 = 15'd0;
        end else if ((icmp_ln124_reg_3908_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_334_phi_fu_1219_p6 = acc_35_reg_2941;
        end else begin
            ap_phi_mux_acc_334_phi_fu_1219_p6 = acc_334_reg_1215;
        end
    end else begin
        ap_phi_mux_acc_334_phi_fu_1219_p6 = acc_334_reg_1215;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_432_phi_fu_1233_p6 = 15'd0;
        end else if ((icmp_ln124_reg_3908_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_432_phi_fu_1233_p6 = acc_36_reg_2887;
        end else begin
            ap_phi_mux_acc_432_phi_fu_1233_p6 = acc_432_reg_1229;
        end
    end else begin
        ap_phi_mux_acc_432_phi_fu_1233_p6 = acc_432_reg_1229;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_530_phi_fu_1247_p6 = 15'd0;
        end else if ((icmp_ln124_reg_3908_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_530_phi_fu_1247_p6 = acc_37_reg_2833;
        end else begin
            ap_phi_mux_acc_530_phi_fu_1247_p6 = acc_530_reg_1243;
        end
    end else begin
        ap_phi_mux_acc_530_phi_fu_1247_p6 = acc_530_reg_1243;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_628_phi_fu_1261_p6 = 15'd0;
        end else if ((icmp_ln124_reg_3908_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_628_phi_fu_1261_p6 = acc_38_reg_2779;
        end else begin
            ap_phi_mux_acc_628_phi_fu_1261_p6 = acc_628_reg_1257;
        end
    end else begin
        ap_phi_mux_acc_628_phi_fu_1261_p6 = acc_628_reg_1257;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_726_phi_fu_1275_p6 = 15'd0;
        end else if ((icmp_ln124_reg_3908_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_726_phi_fu_1275_p6 = acc_39_reg_2725;
        end else begin
            ap_phi_mux_acc_726_phi_fu_1275_p6 = acc_726_reg_1271;
        end
    end else begin
        ap_phi_mux_acc_726_phi_fu_1275_p6 = acc_726_reg_1271;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_824_phi_fu_1289_p6 = 15'd0;
        end else if ((icmp_ln124_reg_3908_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_824_phi_fu_1289_p6 = acc_40_reg_2671;
        end else begin
            ap_phi_mux_acc_824_phi_fu_1289_p6 = acc_824_reg_1285;
        end
    end else begin
        ap_phi_mux_acc_824_phi_fu_1289_p6 = acc_824_reg_1285;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_922_phi_fu_1303_p6 = 15'd0;
        end else if ((icmp_ln124_reg_3908_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_922_phi_fu_1303_p6 = acc_41_reg_2617;
        end else begin
            ap_phi_mux_acc_922_phi_fu_1303_p6 = acc_922_reg_1299;
        end
    end else begin
        ap_phi_mux_acc_922_phi_fu_1303_p6 = acc_922_reg_1299;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
        ap_phi_mux_data_10_phi_phi_fu_1009_p4 = data_10_phi_reg_1005;
    end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
        ap_phi_mux_data_10_phi_phi_fu_1009_p4 = {{layer5_out_dout[191:176]}};
    end else begin
        ap_phi_mux_data_10_phi_phi_fu_1009_p4 = ap_phi_reg_pp0_iter1_data_10_phi_reg_1005;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
        ap_phi_mux_data_11_phi_phi_fu_997_p4 = data_11_phi_reg_993;
    end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
        ap_phi_mux_data_11_phi_phi_fu_997_p4 = {{layer5_out_dout[207:192]}};
    end else begin
        ap_phi_mux_data_11_phi_phi_fu_997_p4 = ap_phi_reg_pp0_iter1_data_11_phi_reg_993;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
        ap_phi_mux_data_12_phi_phi_fu_985_p4 = data_12_phi_reg_981;
    end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
        ap_phi_mux_data_12_phi_phi_fu_985_p4 = {{layer5_out_dout[223:208]}};
    end else begin
        ap_phi_mux_data_12_phi_phi_fu_985_p4 = ap_phi_reg_pp0_iter1_data_12_phi_reg_981;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
        ap_phi_mux_data_13_phi_phi_fu_973_p4 = data_13_phi_reg_969;
    end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
        ap_phi_mux_data_13_phi_phi_fu_973_p4 = {{layer5_out_dout[239:224]}};
    end else begin
        ap_phi_mux_data_13_phi_phi_fu_973_p4 = ap_phi_reg_pp0_iter1_data_13_phi_reg_969;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
        ap_phi_mux_data_14_phi_phi_fu_961_p4 = data_14_phi_reg_957;
    end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
        ap_phi_mux_data_14_phi_phi_fu_961_p4 = {{layer5_out_dout[255:240]}};
    end else begin
        ap_phi_mux_data_14_phi_phi_fu_961_p4 = ap_phi_reg_pp0_iter1_data_14_phi_reg_957;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
        ap_phi_mux_data_15_phi_phi_fu_949_p4 = data_15_phi_reg_945;
    end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
        ap_phi_mux_data_15_phi_phi_fu_949_p4 = {{layer5_out_dout[271:256]}};
    end else begin
        ap_phi_mux_data_15_phi_phi_fu_949_p4 = ap_phi_reg_pp0_iter1_data_15_phi_reg_945;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
        ap_phi_mux_data_16_phi_phi_fu_937_p4 = data_16_phi_reg_933;
    end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
        ap_phi_mux_data_16_phi_phi_fu_937_p4 = {{layer5_out_dout[287:272]}};
    end else begin
        ap_phi_mux_data_16_phi_phi_fu_937_p4 = ap_phi_reg_pp0_iter1_data_16_phi_reg_933;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
        ap_phi_mux_data_17_phi_phi_fu_925_p4 = data_17_phi_reg_921;
    end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
        ap_phi_mux_data_17_phi_phi_fu_925_p4 = {{layer5_out_dout[303:288]}};
    end else begin
        ap_phi_mux_data_17_phi_phi_fu_925_p4 = ap_phi_reg_pp0_iter1_data_17_phi_reg_921;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
        ap_phi_mux_data_18_phi_phi_fu_913_p4 = data_18_phi_reg_909;
    end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
        ap_phi_mux_data_18_phi_phi_fu_913_p4 = {{layer5_out_dout[319:304]}};
    end else begin
        ap_phi_mux_data_18_phi_phi_fu_913_p4 = ap_phi_reg_pp0_iter1_data_18_phi_reg_909;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
        ap_phi_mux_data_19_phi_phi_fu_901_p4 = data_19_phi_reg_897;
    end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
        ap_phi_mux_data_19_phi_phi_fu_901_p4 = {{layer5_out_dout[335:320]}};
    end else begin
        ap_phi_mux_data_19_phi_phi_fu_901_p4 = ap_phi_reg_pp0_iter1_data_19_phi_reg_897;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
        ap_phi_mux_data_1_phi_phi_fu_1129_p4 = data_1_phi_reg_1125;
    end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
        ap_phi_mux_data_1_phi_phi_fu_1129_p4 = {{layer5_out_dout[31:16]}};
    end else begin
        ap_phi_mux_data_1_phi_phi_fu_1129_p4 = ap_phi_reg_pp0_iter1_data_1_phi_reg_1125;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
        ap_phi_mux_data_20_phi_phi_fu_889_p4 = data_20_phi_reg_885;
    end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
        ap_phi_mux_data_20_phi_phi_fu_889_p4 = {{layer5_out_dout[351:336]}};
    end else begin
        ap_phi_mux_data_20_phi_phi_fu_889_p4 = ap_phi_reg_pp0_iter1_data_20_phi_reg_885;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
        ap_phi_mux_data_21_phi_phi_fu_877_p4 = data_21_phi_reg_873;
    end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
        ap_phi_mux_data_21_phi_phi_fu_877_p4 = {{layer5_out_dout[367:352]}};
    end else begin
        ap_phi_mux_data_21_phi_phi_fu_877_p4 = ap_phi_reg_pp0_iter1_data_21_phi_reg_873;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
        ap_phi_mux_data_22_phi_phi_fu_865_p4 = data_22_phi_reg_861;
    end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
        ap_phi_mux_data_22_phi_phi_fu_865_p4 = {{layer5_out_dout[383:368]}};
    end else begin
        ap_phi_mux_data_22_phi_phi_fu_865_p4 = ap_phi_reg_pp0_iter1_data_22_phi_reg_861;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
        ap_phi_mux_data_23_phi_phi_fu_853_p4 = data_23_phi_reg_849;
    end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
        ap_phi_mux_data_23_phi_phi_fu_853_p4 = {{layer5_out_dout[399:384]}};
    end else begin
        ap_phi_mux_data_23_phi_phi_fu_853_p4 = ap_phi_reg_pp0_iter1_data_23_phi_reg_849;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
        ap_phi_mux_data_24_phi_phi_fu_841_p4 = data_24_phi_reg_837;
    end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
        ap_phi_mux_data_24_phi_phi_fu_841_p4 = {{layer5_out_dout[415:400]}};
    end else begin
        ap_phi_mux_data_24_phi_phi_fu_841_p4 = ap_phi_reg_pp0_iter1_data_24_phi_reg_837;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
        ap_phi_mux_data_25_phi_phi_fu_829_p4 = data_25_phi_reg_825;
    end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
        ap_phi_mux_data_25_phi_phi_fu_829_p4 = {{layer5_out_dout[431:416]}};
    end else begin
        ap_phi_mux_data_25_phi_phi_fu_829_p4 = ap_phi_reg_pp0_iter1_data_25_phi_reg_825;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
        ap_phi_mux_data_26_phi_phi_fu_817_p4 = data_26_phi_reg_813;
    end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
        ap_phi_mux_data_26_phi_phi_fu_817_p4 = {{layer5_out_dout[447:432]}};
    end else begin
        ap_phi_mux_data_26_phi_phi_fu_817_p4 = ap_phi_reg_pp0_iter1_data_26_phi_reg_813;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
        ap_phi_mux_data_27_phi_phi_fu_805_p4 = data_27_phi_reg_801;
    end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
        ap_phi_mux_data_27_phi_phi_fu_805_p4 = {{layer5_out_dout[463:448]}};
    end else begin
        ap_phi_mux_data_27_phi_phi_fu_805_p4 = ap_phi_reg_pp0_iter1_data_27_phi_reg_801;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
        ap_phi_mux_data_28_phi_phi_fu_793_p4 = data_28_phi_reg_789;
    end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
        ap_phi_mux_data_28_phi_phi_fu_793_p4 = {{layer5_out_dout[479:464]}};
    end else begin
        ap_phi_mux_data_28_phi_phi_fu_793_p4 = ap_phi_reg_pp0_iter1_data_28_phi_reg_789;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
        ap_phi_mux_data_29_phi_phi_fu_1021_p4 = data_29_phi_reg_1017;
    end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
        ap_phi_mux_data_29_phi_phi_fu_1021_p4 = {{layer5_out_dout[175:160]}};
    end else begin
        ap_phi_mux_data_29_phi_phi_fu_1021_p4 = ap_phi_reg_pp0_iter1_data_29_phi_reg_1017;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
        ap_phi_mux_data_2_phi_phi_fu_1117_p4 = data_2_phi_reg_1113;
    end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
        ap_phi_mux_data_2_phi_phi_fu_1117_p4 = {{layer5_out_dout[47:32]}};
    end else begin
        ap_phi_mux_data_2_phi_phi_fu_1117_p4 = ap_phi_reg_pp0_iter1_data_2_phi_reg_1113;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
        ap_phi_mux_data_30_phi_phi_fu_1141_p4 = data_30_phi_reg_1137;
    end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
        ap_phi_mux_data_30_phi_phi_fu_1141_p4 = {{layer5_out_dout[511:496]}};
    end else begin
        ap_phi_mux_data_30_phi_phi_fu_1141_p4 = ap_phi_reg_pp0_iter1_data_30_phi_reg_1137;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
        ap_phi_mux_data_31_phi_phi_fu_1153_p4 = data_31_phi_reg_1149;
    end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
        ap_phi_mux_data_31_phi_phi_fu_1153_p4 = {{layer5_out_dout[495:480]}};
    end else begin
        ap_phi_mux_data_31_phi_phi_fu_1153_p4 = ap_phi_reg_pp0_iter1_data_31_phi_reg_1149;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
        ap_phi_mux_data_3_phi_phi_fu_1105_p4 = data_3_phi_reg_1101;
    end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
        ap_phi_mux_data_3_phi_phi_fu_1105_p4 = {{layer5_out_dout[63:48]}};
    end else begin
        ap_phi_mux_data_3_phi_phi_fu_1105_p4 = ap_phi_reg_pp0_iter1_data_3_phi_reg_1101;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
        ap_phi_mux_data_4_phi_phi_fu_1093_p4 = data_4_phi_reg_1089;
    end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
        ap_phi_mux_data_4_phi_phi_fu_1093_p4 = {{layer5_out_dout[79:64]}};
    end else begin
        ap_phi_mux_data_4_phi_phi_fu_1093_p4 = ap_phi_reg_pp0_iter1_data_4_phi_reg_1089;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
        ap_phi_mux_data_5_phi_phi_fu_1081_p4 = data_5_phi_reg_1077;
    end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
        ap_phi_mux_data_5_phi_phi_fu_1081_p4 = {{layer5_out_dout[95:80]}};
    end else begin
        ap_phi_mux_data_5_phi_phi_fu_1081_p4 = ap_phi_reg_pp0_iter1_data_5_phi_reg_1077;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
        ap_phi_mux_data_6_phi_phi_fu_1069_p4 = data_6_phi_reg_1065;
    end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
        ap_phi_mux_data_6_phi_phi_fu_1069_p4 = {{layer5_out_dout[111:96]}};
    end else begin
        ap_phi_mux_data_6_phi_phi_fu_1069_p4 = ap_phi_reg_pp0_iter1_data_6_phi_reg_1065;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
        ap_phi_mux_data_7_phi_phi_fu_1057_p4 = data_7_phi_reg_1053;
    end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
        ap_phi_mux_data_7_phi_phi_fu_1057_p4 = {{layer5_out_dout[127:112]}};
    end else begin
        ap_phi_mux_data_7_phi_phi_fu_1057_p4 = ap_phi_reg_pp0_iter1_data_7_phi_reg_1053;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
        ap_phi_mux_data_8_phi_phi_fu_1045_p4 = data_8_phi_reg_1041;
    end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
        ap_phi_mux_data_8_phi_phi_fu_1045_p4 = {{layer5_out_dout[143:128]}};
    end else begin
        ap_phi_mux_data_8_phi_phi_fu_1045_p4 = ap_phi_reg_pp0_iter1_data_8_phi_reg_1041;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
        ap_phi_mux_data_9_phi_phi_fu_1033_p4 = data_9_phi_reg_1029;
    end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
        ap_phi_mux_data_9_phi_phi_fu_1033_p4 = {{layer5_out_dout[159:144]}};
    end else begin
        ap_phi_mux_data_9_phi_phi_fu_1033_p4 = ap_phi_reg_pp0_iter1_data_9_phi_reg_1029;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln124_reg_3908_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_301_p6 = 1'd1;
        end else if ((icmp_ln124_reg_3908_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_301_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_301_p6 = do_init_reg_297;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_301_p6 = do_init_reg_297;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln124_reg_3908_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_in_index42_phi_fu_779_p6 = 5'd0;
        end else if ((icmp_ln124_reg_3908_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_in_index42_phi_fu_779_p6 = in_index_reg_3927;
        end else begin
            ap_phi_mux_in_index42_phi_fu_779_p6 = in_index42_reg_775;
        end
    end else begin
        ap_phi_mux_in_index42_phi_fu_779_p6 = in_index42_reg_775;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_108)) begin
        if ((icmp_ln124_reg_3908 == 1'd1)) begin
            ap_phi_mux_ir41_phi_fu_317_p6 = 9'd0;
        end else if ((icmp_ln124_reg_3908 == 1'd0)) begin
            ap_phi_mux_ir41_phi_fu_317_p6 = ir_reg_3903;
        end else begin
            ap_phi_mux_ir41_phi_fu_317_p6 = ir41_reg_313;
        end
    end else begin
        ap_phi_mux_ir41_phi_fu_317_p6 = ir41_reg_313;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd0)) begin
        ap_phi_mux_p_phi_phi_fu_1165_p4 = p_phi_reg_1161;
    end else if ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1)) begin
        ap_phi_mux_p_phi_phi_fu_1165_p4 = data_fu_3175_p1;
    end else begin
        ap_phi_mux_p_phi_phi_fu_1165_p4 = ap_phi_reg_pp0_iter1_p_phi_reg_1161;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln124_fu_3169_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer5_out_blk_n = layer5_out_empty_n;
    end else begin
        layer5_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer5_out_read = 1'b1;
    end else begin
        layer5_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1))) begin
        layer6_out_blk_n = layer6_out_full_n;
    end else begin
        layer6_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1))) begin
        layer6_out_write = 1'b1;
    end else begin
        layer6_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outidx_1_ce0 = 1'b1;
    end else begin
        outidx_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w6_ce0 = 1'b1;
    end else begin
        w6_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_32_fu_3702_p2 = ($signed(trunc_ln_fu_3635_p4) + $signed(tmp_s_fu_3645_p18));

assign add_ln109_fu_3601_p2 = (ap_phi_mux_in_index42_phi_fu_779_p6 + 5'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1) & (layer6_out_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1) & (layer5_out_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1) & (layer6_out_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1) & (layer5_out_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1) & (layer6_out_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1) & (layer5_out_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((ap_phi_mux_do_init_phi_fu_301_p6 == 1'd1) & (layer5_out_empty_n == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter3 = ((icmp_ln124_reg_3908_pp0_iter2_reg == 1'd1) & (layer6_out_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_108 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_361 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = real_start;

assign ap_phi_reg_pp0_iter1_data_10_phi_reg_1005 = 'bx;

assign ap_phi_reg_pp0_iter1_data_11_phi_reg_993 = 'bx;

assign ap_phi_reg_pp0_iter1_data_12_phi_reg_981 = 'bx;

assign ap_phi_reg_pp0_iter1_data_13_phi_reg_969 = 'bx;

assign ap_phi_reg_pp0_iter1_data_14_phi_reg_957 = 'bx;

assign ap_phi_reg_pp0_iter1_data_15_phi_reg_945 = 'bx;

assign ap_phi_reg_pp0_iter1_data_16_phi_reg_933 = 'bx;

assign ap_phi_reg_pp0_iter1_data_17_phi_reg_921 = 'bx;

assign ap_phi_reg_pp0_iter1_data_18_phi_reg_909 = 'bx;

assign ap_phi_reg_pp0_iter1_data_19_phi_reg_897 = 'bx;

assign ap_phi_reg_pp0_iter1_data_1_phi_reg_1125 = 'bx;

assign ap_phi_reg_pp0_iter1_data_20_phi_reg_885 = 'bx;

assign ap_phi_reg_pp0_iter1_data_21_phi_reg_873 = 'bx;

assign ap_phi_reg_pp0_iter1_data_22_phi_reg_861 = 'bx;

assign ap_phi_reg_pp0_iter1_data_23_phi_reg_849 = 'bx;

assign ap_phi_reg_pp0_iter1_data_24_phi_reg_837 = 'bx;

assign ap_phi_reg_pp0_iter1_data_25_phi_reg_825 = 'bx;

assign ap_phi_reg_pp0_iter1_data_26_phi_reg_813 = 'bx;

assign ap_phi_reg_pp0_iter1_data_27_phi_reg_801 = 'bx;

assign ap_phi_reg_pp0_iter1_data_28_phi_reg_789 = 'bx;

assign ap_phi_reg_pp0_iter1_data_29_phi_reg_1017 = 'bx;

assign ap_phi_reg_pp0_iter1_data_2_phi_reg_1113 = 'bx;

assign ap_phi_reg_pp0_iter1_data_30_phi_reg_1137 = 'bx;

assign ap_phi_reg_pp0_iter1_data_31_phi_reg_1149 = 'bx;

assign ap_phi_reg_pp0_iter1_data_3_phi_reg_1101 = 'bx;

assign ap_phi_reg_pp0_iter1_data_4_phi_reg_1089 = 'bx;

assign ap_phi_reg_pp0_iter1_data_5_phi_reg_1077 = 'bx;

assign ap_phi_reg_pp0_iter1_data_6_phi_reg_1065 = 'bx;

assign ap_phi_reg_pp0_iter1_data_7_phi_reg_1053 = 'bx;

assign ap_phi_reg_pp0_iter1_data_8_phi_reg_1041 = 'bx;

assign ap_phi_reg_pp0_iter1_data_9_phi_reg_1029 = 'bx;

assign ap_phi_reg_pp0_iter1_p_phi_reg_1161 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_16_reg_2237 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_17_reg_2181 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_18_reg_2125 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_19_reg_2069 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_20_reg_2013 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_21_reg_1957 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_22_reg_1901 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_23_reg_1845 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_24_reg_1789 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_25_reg_1733 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_26_reg_1677 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_27_reg_1621 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_28_reg_1565 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_29_reg_1509 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_30_reg_1453 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_31_reg_1397 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_33_reg_3049 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_34_reg_2995 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_35_reg_2941 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_36_reg_2887 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_37_reg_2833 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_38_reg_2779 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_39_reg_2725 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_40_reg_2671 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_41_reg_2617 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_42_reg_2563 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_43_reg_2509 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_44_reg_2455 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_45_reg_2401 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_46_reg_2347 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_47_reg_2293 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_reg_3103 = 'bx;

assign ap_ready = internal_ap_ready;

assign data_fu_3175_p1 = layer5_out_dout[15:0];

assign icmp_ln124_fu_3169_p2 = ((ap_phi_mux_ir41_phi_fu_317_p6 == 9'd511) ? 1'b1 : 1'b0);

assign icmp_ln133_fu_3696_p2 = ((sext_ln133_1_fu_3686_p1 == sub_ln133_fu_3690_p2) ? 1'b1 : 1'b0);

assign in_index_1_fu_3595_p2 = (zext_ln124_1_fu_3591_p1 + 6'd1);

assign in_index_fu_3615_p3 = ((tmp_12_fu_3607_p3[0:0] == 1'b1) ? 5'd0 : add_ln109_fu_3601_p2);

assign ir_fu_3163_p2 = (ap_phi_mux_ir41_phi_fu_317_p6 + 9'd1);

assign layer6_out_din = $signed(tmp_55_fu_3872_p6);

assign outidx_1_address0 = zext_ln124_fu_3157_p1;

assign sext_ln111_fu_3724_p1 = acc_reg_3103;

assign sext_ln133_1_fu_3686_p1 = trunc_ln_fu_3635_p4;

assign sext_ln133_fu_3682_p1 = tmp_s_fu_3645_p18;

assign sext_ln77_10_fu_3832_p1 = $signed(tmp_51_fu_3824_p3);

assign sext_ln77_11_fu_3844_p1 = $signed(tmp_52_fu_3836_p3);

assign sext_ln77_12_fu_3856_p1 = $signed(tmp_53_fu_3848_p3);

assign sext_ln77_13_fu_3868_p1 = $signed(tmp_54_fu_3860_p3);

assign sext_ln77_1_fu_3732_p1 = acc_46_reg_2347;

assign sext_ln77_2_fu_3736_p1 = acc_33_reg_3049;

assign sext_ln77_3_fu_3748_p1 = $signed(tmp_fu_3740_p3);

assign sext_ln77_4_fu_3760_p1 = $signed(tmp_45_fu_3752_p3);

assign sext_ln77_5_fu_3772_p1 = $signed(tmp_46_fu_3764_p3);

assign sext_ln77_6_fu_3784_p1 = $signed(tmp_47_fu_3776_p3);

assign sext_ln77_7_fu_3796_p1 = $signed(tmp_48_fu_3788_p3);

assign sext_ln77_8_fu_3808_p1 = $signed(tmp_49_fu_3800_p3);

assign sext_ln77_9_fu_3820_p1 = $signed(tmp_50_fu_3812_p3);

assign sext_ln77_fu_3728_p1 = acc_45_reg_2401;

assign start_out = real_start;

assign sub_ln133_fu_3690_p2 = ($signed(16'd0) - $signed(sext_ln133_fu_3682_p1));

assign tmp_12_fu_3607_p3 = in_index_1_fu_3595_p2[32'd5];

assign tmp_45_fu_3752_p3 = {{acc_35_reg_2941}, {sext_ln77_3_fu_3748_p1}};

assign tmp_46_fu_3764_p3 = {{acc_36_reg_2887}, {sext_ln77_4_fu_3760_p1}};

assign tmp_47_fu_3776_p3 = {{acc_37_reg_2833}, {sext_ln77_5_fu_3772_p1}};

assign tmp_48_fu_3788_p3 = {{acc_38_reg_2779}, {sext_ln77_6_fu_3784_p1}};

assign tmp_49_fu_3800_p3 = {{acc_39_reg_2725}, {sext_ln77_7_fu_3796_p1}};

assign tmp_50_fu_3812_p3 = {{acc_40_reg_2671}, {sext_ln77_8_fu_3808_p1}};

assign tmp_51_fu_3824_p3 = {{acc_41_reg_2617}, {sext_ln77_9_fu_3820_p1}};

assign tmp_52_fu_3836_p3 = {{acc_42_reg_2563}, {sext_ln77_10_fu_3832_p1}};

assign tmp_53_fu_3848_p3 = {{acc_43_reg_2509}, {sext_ln77_11_fu_3844_p1}};

assign tmp_54_fu_3860_p3 = {{acc_44_reg_2455}, {sext_ln77_12_fu_3856_p1}};

assign tmp_55_fu_3872_p6 = {{{{{acc_47_reg_2293}, {sext_ln77_1_fu_3732_p1}}, {sext_ln77_fu_3728_p1}}, {sext_ln77_13_fu_3868_p1}}, {sext_ln111_fu_3724_p1}};

assign tmp_fu_3740_p3 = {{acc_34_reg_2995}, {sext_ln77_2_fu_3736_p1}};

assign trunc_ln_fu_3635_p4 = {{mul_ln133_fu_3629_p2[23:9]}};

assign w6_address0 = zext_ln124_fu_3157_p1;

assign zext_ln124_1_fu_3591_p1 = ap_phi_mux_in_index42_phi_fu_779_p6;

assign zext_ln124_fu_3157_p1 = ap_phi_mux_ir41_phi_fu_317_p6;

endmodule //myproject_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_16u_config6_s
