#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000000011bbbf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000000001207df0 .scope module, "table_tb" "table_tb" 3 2;
 .timescale -9 -10;
v00000000011fa470_0 .var "clock", 0 0;
v00000000011fa510_0 .var "ctrl_reset", 0 0;
v00000000011f97f0_0 .var "ctrl_write", 0 0;
v00000000011f9890_0 .net "data_rdCode", 127 0, L_0000000001298e70;  1 drivers
v00000000011f9b10_0 .net "data_rdCodeLength", 6 0, L_0000000001298330;  1 drivers
v00000000011f9bb0_0 .var "exp_rdCode", 127 0;
v00000000011f9c50_0 .var "exp_rdCodeLength", 6 0;
v00000000012977f0_0 .var "rdAscii", 6 0;
v0000000001297b10_0 .var "wrAscii", 6 0;
v0000000001298150_0 .var "wrCode", 127 0;
v0000000001297890_0 .var "wrCodeLength", 6 0;
S_0000000001207f80 .scope module, "tester" "TranslationTable" 3 17, 4 3 0, S_0000000001207df0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ctrl_write";
    .port_info 2 /INPUT 1 "ctrl_reset";
    .port_info 3 /INPUT 7 "wrAscii";
    .port_info 4 /INPUT 128 "wrCode";
    .port_info 5 /INPUT 7 "wrCodeLength";
    .port_info 6 /INPUT 7 "rdAscii";
    .port_info 7 /OUTPUT 128 "rdCode";
    .port_info 8 /OUTPUT 7 "rdCodeLength";
v00000000011f9930_0 .net *"_ivl_0", 134 0, L_0000000001298d30;  1 drivers
v00000000011fa0b0_0 .net *"_ivl_10", 8 0, L_00000000012983d0;  1 drivers
L_00000000012c00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000011fa1f0_0 .net *"_ivl_13", 1 0, L_00000000012c00d0;  1 drivers
v00000000011fa010_0 .net *"_ivl_2", 8 0, L_00000000012979d0;  1 drivers
L_00000000012c0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000011f9cf0_0 .net *"_ivl_5", 1 0, L_00000000012c0088;  1 drivers
v00000000011f9d90_0 .net *"_ivl_8", 134 0, L_0000000001297ed0;  1 drivers
v00000000011fa5b0_0 .net "clk", 0 0, v00000000011fa470_0;  1 drivers
v00000000011fa150 .array "codeTable", 127 0, 134 0;
v00000000011f9ed0_0 .net "ctrl_reset", 0 0, v00000000011fa510_0;  1 drivers
v00000000011fa290_0 .net "ctrl_write", 0 0, v00000000011f97f0_0;  1 drivers
v00000000011fa330_0 .var/i "i", 31 0;
v00000000011f99d0_0 .net "rdAscii", 6 0, v00000000012977f0_0;  1 drivers
v00000000011f9e30_0 .net "rdCode", 127 0, L_0000000001298e70;  alias, 1 drivers
v00000000011fa650_0 .net "rdCodeLength", 6 0, L_0000000001298330;  alias, 1 drivers
v00000000011fa6f0_0 .net "wrAscii", 6 0, v0000000001297b10_0;  1 drivers
v00000000011f9f70_0 .net "wrCode", 127 0, v0000000001298150_0;  1 drivers
v00000000011fa3d0_0 .net "wrCodeLength", 6 0, v0000000001297890_0;  1 drivers
E_0000000001244210 .event posedge, v00000000011fa5b0_0;
L_0000000001298d30 .array/port v00000000011fa150, L_00000000012979d0;
L_00000000012979d0 .concat [ 7 2 0 0], v00000000012977f0_0, L_00000000012c0088;
L_0000000001298e70 .part L_0000000001298d30, 7, 128;
L_0000000001297ed0 .array/port v00000000011fa150, L_00000000012983d0;
L_00000000012983d0 .concat [ 7 2 0 0], v00000000012977f0_0, L_00000000012c00d0;
L_0000000001298330 .part L_0000000001297ed0, 0, 7;
    .scope S_0000000001207f80;
T_0 ;
    %wait E_0000000001244210;
    %load/vec4 v00000000011f9ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011fa330_0, 0, 32;
T_0.2 ;
    %load/vec4 v00000000011fa330_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 135;
    %ix/getv/s 3, v00000000011fa330_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011fa150, 0, 4;
    %load/vec4 v00000000011fa330_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000011fa330_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000011fa290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v00000000011f9f70_0;
    %load/vec4 v00000000011fa3d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000011fa6f0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011fa150, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000001207df0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011fa470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011f97f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011fa510_0, 0, 1;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0000000001297b10_0, 0, 7;
    %pushi/vec4 1, 0, 128;
    %store/vec4 v0000000001298150_0, 0, 128;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0000000001297890_0, 0, 7;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v00000000012977f0_0, 0, 7;
    %pushi/vec4 1, 0, 128;
    %store/vec4 v00000000011f9bb0_0, 0, 128;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v00000000011f9c50_0, 0, 7;
    %vpi_call/w 3 29 "$display", "Initial values set:", v00000000011f9890_0, v00000000011f9b10_0 {0 0 0};
    %delay 100, 0;
    %vpi_call/w 3 31 "$display", "Expected values:", v00000000011f9bb0_0, v00000000011f9c50_0 {0 0 0};
    %vpi_call/w 3 32 "$display", "Actual values:", v00000000011f9890_0, v00000000011f9b10_0 {0 0 0};
    %delay 100, 0;
    %vpi_call/w 3 33 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000000001207df0;
T_2 ;
    %delay 50, 0;
    %load/vec4 v00000000011fa470_0;
    %nor/r;
    %store/vec4 v00000000011fa470_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "table_tb.v";
    "translation_table.v";
