/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [15:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  reg [6:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  reg [18:0] celloutsig_0_23z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [12:0] celloutsig_1_16z;
  wire [21:0] celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[159] ? in_data[112] : in_data[106];
  assign celloutsig_0_3z = ~((in_data[24] | celloutsig_0_1z[13]) & in_data[53]);
  assign celloutsig_1_9z = ~((celloutsig_1_2z | celloutsig_1_4z[5]) & celloutsig_1_1z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_1_12z = celloutsig_1_8z | ~(celloutsig_1_10z[5]);
  assign celloutsig_0_20z = celloutsig_0_2z[3] | celloutsig_0_15z[2];
  assign celloutsig_1_16z = { celloutsig_1_14z[7:4], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_15z } & in_data[135:123];
  assign celloutsig_1_18z = { celloutsig_1_10z[5:1], celloutsig_1_10z[1], celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_2z } / { 1'h1, celloutsig_1_16z[9:5], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_0_10z = { celloutsig_0_2z[9:8], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z } / { 1'h1, celloutsig_0_9z[5:3], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_1_4z = { celloutsig_1_3z[9:5], celloutsig_1_2z, celloutsig_1_0z } / { 1'h1, celloutsig_1_3z[5:2], celloutsig_1_1z, in_data[96] };
  assign celloutsig_1_14z = { celloutsig_1_10z[3:1], celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_11z } / { 1'h1, celloutsig_1_4z };
  assign celloutsig_0_9z = { celloutsig_0_2z[9:2], celloutsig_0_5z, celloutsig_0_5z } / { 1'h1, celloutsig_0_1z[11:7], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_11z = { celloutsig_0_10z[2:1], celloutsig_0_3z } > { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_4z = { celloutsig_0_1z[9:4], celloutsig_0_0z, celloutsig_0_0z } && { in_data[22:17], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_11z = ! { in_data[150:149], celloutsig_1_9z };
  assign celloutsig_1_15z = ! in_data[147:138];
  assign celloutsig_0_13z = ! celloutsig_0_2z[7:1];
  assign celloutsig_1_2z = ! { in_data[176:170], celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[58:56] || in_data[23:21];
  assign celloutsig_1_8z = { in_data[168:162], celloutsig_1_6z, celloutsig_1_5z } < celloutsig_1_7z[8:0];
  assign celloutsig_1_6z = { celloutsig_1_3z[10:9], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z } < { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_19z = { celloutsig_1_3z[13:4], celloutsig_1_0z } % { 1'h1, celloutsig_1_18z[10:3], celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_0_12z = celloutsig_0_2z[6:0] % { 1'h1, celloutsig_0_10z[4:2], celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_0_15z = { celloutsig_0_12z[1:0], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_14z } % { 1'h1, celloutsig_0_1z[9:6] };
  assign celloutsig_1_3z = { in_data[144:133], celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, in_data[150:139], celloutsig_1_0z };
  assign celloutsig_0_17z = { celloutsig_0_9z[9:6], celloutsig_0_11z } | { in_data[66:63], celloutsig_0_8z };
  assign celloutsig_0_7z = | { celloutsig_0_2z[5:0], celloutsig_0_6z };
  assign celloutsig_0_22z = | { celloutsig_0_17z[2:1], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_5z = in_data[175] & celloutsig_1_1z;
  assign celloutsig_0_19z = | { celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_5z = ~^ celloutsig_0_2z[9:5];
  assign celloutsig_0_14z = ~^ celloutsig_0_10z[9:3];
  assign celloutsig_1_13z = celloutsig_1_3z[11:7] >>> { celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_2z = { in_data[78:71], celloutsig_0_0z, celloutsig_0_0z } >>> { in_data[67:59], celloutsig_0_0z };
  assign celloutsig_1_7z = { celloutsig_1_3z[13:4], celloutsig_1_2z } ~^ in_data[108:98];
  always_latch
    if (clkin_data[64]) celloutsig_0_21z = 7'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_21z = { in_data[88:83], celloutsig_0_20z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_23z = 19'h00000;
    else if (celloutsig_1_18z[0]) celloutsig_0_23z = { celloutsig_0_10z[7:5], celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_6z };
  assign celloutsig_0_6z = ~((in_data[19] & in_data[42]) | (celloutsig_0_3z & celloutsig_0_2z[8]));
  assign celloutsig_0_8z = ~((celloutsig_0_0z & celloutsig_0_4z) | (celloutsig_0_7z & celloutsig_0_7z));
  assign celloutsig_0_1z[15:2] = in_data[64:51] ~^ in_data[17:4];
  assign { celloutsig_1_10z[2], celloutsig_1_10z[5], celloutsig_1_10z[1], celloutsig_1_10z[4:3] } = { celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z } & { celloutsig_1_0z, celloutsig_1_7z[6], celloutsig_1_1z, celloutsig_1_7z[5:4] };
  assign celloutsig_0_1z[1:0] = 2'h3;
  assign celloutsig_1_10z[0] = celloutsig_1_10z[1];
  assign { out_data[149:128], out_data[106:96], out_data[32], out_data[18:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
