Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Aug 19 18:36:35 2024
| Host         : LAPTOP-PPMN0OSU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mux_4_1_timing_summary_routed.rpt -pb mux_4_1_timing_summary_routed.pb -rpx mux_4_1_timing_summary_routed.rpx -warn_on_violation
| Design       : mux_4_1
| Device       : 7z030-sbv485
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.088ns  (logic 3.359ns (55.177%)  route 2.729ns (44.823%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB19                                              0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    AB19                 IBUF (Prop_ibuf_I_O)         0.834     0.834 r  sel_IBUF[1]_inst/O
                         net (fo=4, routed)           1.257     2.091    sel_IBUF[1]
    SLICE_X0Y61          LUT6 (Prop_lut6_I3_O)        0.053     2.144 r  out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.472     3.616    out_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         2.472     6.088 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.088    out[2]
    AB21                                                              r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.060ns  (logic 3.306ns (54.546%)  route 2.755ns (45.454%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.795     0.795 r  a_IBUF[0]_inst/O
                         net (fo=1, routed)           1.353     2.148    a_IBUF[0]
    SLICE_X0Y61          LUT6 (Prop_lut6_I1_O)        0.053     2.201 r  out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.401     3.602    out_OBUF[0]
    AB18                 OBUF (Prop_obuf_I_O)         2.458     6.060 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.060    out[0]
    AB18                                                              r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.019ns  (logic 3.333ns (55.369%)  route 2.686ns (44.631%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    Y17                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  a_IBUF[1]_inst/O
                         net (fo=1, routed)           1.276     2.085    a_IBUF[1]
    SLICE_X0Y61          LUT6 (Prop_lut6_I1_O)        0.053     2.138 r  out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.410     3.548    out_OBUF[1]
    AB22                 OBUF (Prop_obuf_I_O)         2.470     6.019 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.019    out[1]
    AB22                                                              r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.984ns  (logic 3.306ns (55.256%)  route 2.677ns (44.744%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    W16                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  a_IBUF[3]_inst/O
                         net (fo=1, routed)           1.232     2.031    a_IBUF[3]
    SLICE_X0Y61          LUT6 (Prop_lut6_I1_O)        0.053     2.084 r  out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.446     3.530    out_OBUF[3]
    AA17                 OBUF (Prop_obuf_I_O)         2.454     5.984 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.984    out[3]
    AA17                                                              r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d[0]
                            (input port)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.378ns (66.493%)  route 0.695ns (33.507%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  d[0] (IN)
                         net (fo=0)                   0.000     0.000    d[0]
    R17                  IBUF (Prop_ibuf_I_O)         0.063     0.063 r  d_IBUF[0]_inst/O
                         net (fo=1, routed)           0.310     0.374    d_IBUF[0]
    SLICE_X0Y61          LUT6 (Prop_lut6_I2_O)        0.028     0.402 r  out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.384     0.786    out_OBUF[0]
    AB18                 OBUF (Prop_obuf_I_O)         1.287     2.073 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.073    out[0]
    AB18                                                              r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d[3]
                            (input port)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.159ns  (logic 1.396ns (64.671%)  route 0.763ns (35.329%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB17                                              0.000     0.000 r  d[3] (IN)
                         net (fo=0)                   0.000     0.000    d[3]
    AB17                 IBUF (Prop_ibuf_I_O)         0.086     0.086 r  d_IBUF[3]_inst/O
                         net (fo=1, routed)           0.345     0.431    d_IBUF[3]
    SLICE_X0Y61          LUT6 (Prop_lut6_I2_O)        0.028     0.459 r  out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.418     0.876    out_OBUF[3]
    AA17                 OBUF (Prop_obuf_I_O)         1.283     2.159 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.159    out[3]
    AA17                                                              r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c[1]
                            (input port)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.185ns  (logic 1.403ns (64.195%)  route 0.782ns (35.805%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  c[1] (IN)
                         net (fo=0)                   0.000     0.000    c[1]
    V19                  IBUF (Prop_ibuf_I_O)         0.075     0.075 r  c_IBUF[1]_inst/O
                         net (fo=1, routed)           0.390     0.466    c_IBUF[1]
    SLICE_X0Y61          LUT6 (Prop_lut6_I5_O)        0.028     0.494 r  out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.392     0.886    out_OBUF[1]
    AB22                 OBUF (Prop_obuf_I_O)         1.299     2.185 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.185    out[1]
    AB22                                                              r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.187ns  (logic 1.386ns (63.365%)  route 0.801ns (36.635%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    U17                  IBUF (Prop_ibuf_I_O)         0.057     0.057 r  b_IBUF[2]_inst/O
                         net (fo=1, routed)           0.380     0.437    b_IBUF[2]
    SLICE_X0Y61          LUT6 (Prop_lut6_I0_O)        0.028     0.465 r  out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.421     0.886    out_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         1.301     2.187 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.187    out[2]
    AB21                                                              r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------





