# do processor.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module processor_vlg_sample_tst
# -- Compiling module processor_vlg_check_tst
# -- Compiling module processor_vlg_vec_tst
# 
# Top level modules:
# 	processor_vlg_vec_tst
# vsim -L cycloneiii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.processor_vlg_vec_tst 
# Loading work.processor_vlg_vec_tst
# Loading work.processor
# Loading cycloneiii_ver.cycloneiii_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneiii_ver.cycloneiii_io_ibuf
# Loading cycloneiii_ver.cycloneiii_io_obuf
# Loading cycloneiii_ver.cycloneiii_clkctrl
# Loading cycloneiii_ver.cycloneiii_mux41
# Loading cycloneiii_ver.cycloneiii_ena_reg
# Loading work.processor_vlg_sample_tst
# Loading work.processor_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# ERROR! Vector Mismatch for output port ifetch_out :: @time = 1040000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port mem_addr_out[3] :: @time = 1040000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 00000000000000000000000000101000
# ERROR! Vector Mismatch for output port mem_addr_out[5] :: @time = 1040000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 00000000000000000000000000101000
# ERROR! Vector Mismatch for output port mem_read :: @time = 1040000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port mem_addr_out[2] :: @time = 1140000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 00000000000000000000000000101100
# ERROR! Vector Mismatch for output port mem_addr_out[4] :: @time = 1240000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 00000000000000000000000000110000
# ERROR! Vector Mismatch for output port mem_addr_out[6] :: @time = 1640000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 00000000000000000000000001000000
# ERROR! Vector Mismatch for output port mem_addr_out[7] :: @time = 3240000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 00000000000000000000000010000000
#           8 mismatched vectors : Simulation failed !
# ** Note: $finish    : processor.vt(1441)
#    Time: 4 us  Iteration: 0  Instance: /processor_vlg_vec_tst/tb_out
