Language File-Name                                    IP           Library             File-Path                                                                                                                                                                                                                 
VHDL,    hgc_pck.vhd,                                 zed_channel, xil_defaultlib,     ../../../bd/zed_channel/ip/zed_channel_hgc_zed_ip_channel_0_0/xil_defaultlib/hgc_zed_ip_v1_0_project/hgc_zed_ip_v1_0_project.srcs/sources_1/new/hgc_pck.vhd                                                               
VHDL,    blk_mem_gen_v8_3.vhd,                        zed_channel, blk_mem_gen_v8_3_1, ../../../../hgc_zed.srcs/sources_1/bd/zed_channel/ip/zed_channel_hgc_zed_ip_channel_0_0/hgc_zed_ip_v1_0_project/hgc_zed_ip_v1_0_project.srcs/sources_1/ip/tdpram_32x256/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd
VHDL,    tdpram_32x256.vhd,                           zed_channel, blk_mem_gen_v8_3_1, ../../../bd/zed_channel/ip/zed_channel_hgc_zed_ip_channel_0_0/hgc_zed_ip_v1_0_project/hgc_zed_ip_v1_0_project.srcs/sources_1/ip/tdpram_32x256/sim/tdpram_32x256.vhd                                                       
VHDL,    hgc_zed_channel.vhd,                         zed_channel, xil_defaultlib,     ../../../bd/zed_channel/ip/zed_channel_hgc_zed_ip_channel_0_0/xil_defaultlib/hgc_zed_ip_v1_0_project/hgc_zed_ip_v1_0_project.srcs/sources_1/new/hgc_zed_channel.vhd                                                       
VHDL,    menc_nibble.vhd,                             zed_channel, xil_defaultlib,     ../../../bd/zed_channel/ip/zed_channel_hgc_zed_ip_channel_0_0/xil_defaultlib/hgc_zed_ip_v1_0_project/hgc_zed_ip_v1_0_project.srcs/sources_1/new/menc_nibble.vhd                                                           
VHDL,    mdec_nibble.vhd,                             zed_channel, xil_defaultlib,     ../../../bd/zed_channel/ip/zed_channel_hgc_zed_ip_channel_0_0/xil_defaultlib/hgc_zed_ip_v1_0_project/hgc_zed_ip_v1_0_project.srcs/sources_1/new/mdec_nibble.vhd                                                           
VHDL,    ctrl_send_mem.vhd,                           zed_channel, xil_defaultlib,     ../../../bd/zed_channel/ip/zed_channel_hgc_zed_ip_channel_0_0/xil_defaultlib/hgc_zed_ip_v1_0_project/hgc_zed_ip_v1_0_project.srcs/sources_1/new/ctrl_send_mem.vhd                                                         
VHDL,    ctrl_rcv_mem.vhd,                            zed_channel, xil_defaultlib,     ../../../bd/zed_channel/ip/zed_channel_hgc_zed_ip_channel_0_0/xil_defaultlib/hgc_zed_ip_v1_0_project/hgc_zed_ip_v1_0_project.srcs/sources_1/new/ctrl_rcv_mem.vhd                                                          
VHDL,    MasterFSM.vhd,                               zed_channel, xil_defaultlib,     ../../../bd/zed_channel/ip/zed_channel_hgc_zed_ip_channel_0_0/xil_defaultlib/hgc_zed_ip_v1_0_project/hgc_zed_ip_v1_0_project.srcs/sources_1/new/MasterFSM.vhd                                                             
VHDL,    align_deser_data.vhd,                        zed_channel, xil_defaultlib,     ../../../bd/zed_channel/ip/zed_channel_hgc_zed_ip_channel_0_0/xil_defaultlib/hgc_zed_ip_v1_0_project/hgc_zed_ip_v1_0_project.srcs/sources_1/new/align_deser_data.vhd                                                      
VHDL,    zed_channel_hgc_zed_ip_channel_0_0.vhd,      zed_channel, xil_defaultlib,     ../../../bd/zed_channel/ip/zed_channel_hgc_zed_ip_channel_0_0/sim/zed_channel_hgc_zed_ip_channel_0_0.vhd                                                                                                                  
Verilog, zed_channel_selectio_wiz_0_0_selectio_wiz.v, zed_channel, xil_defaultlib,     ../../../bd/zed_channel/ip/zed_channel_selectio_wiz_0_0/zed_channel_selectio_wiz_0_0_selectio_wiz.v                                                                                                                       
Verilog, zed_channel_selectio_wiz_0_0.v,              zed_channel, xil_defaultlib,     ../../../bd/zed_channel/ip/zed_channel_selectio_wiz_0_0/zed_channel_selectio_wiz_0_0.v                                                                                                                                    
Verilog, zed_channel_selectio_wiz_0_1_selectio_wiz.v, zed_channel, xil_defaultlib,     ../../../bd/zed_channel/ip/zed_channel_selectio_wiz_0_1/zed_channel_selectio_wiz_0_1_selectio_wiz.v                                                                                                                       
Verilog, zed_channel_selectio_wiz_0_1.v,              zed_channel, xil_defaultlib,     ../../../bd/zed_channel/ip/zed_channel_selectio_wiz_0_1/zed_channel_selectio_wiz_0_1.v                                                                                                                                    
VHDL,    zed_channel.vhd,                             zed_channel, xil_defaultlib,     ../../../bd/zed_channel/hdl/zed_channel.vhd                                                                                                                                                                               
Verilog, glbl.v,                                      *,           xil_defaultlib,     glbl.v                                                                                                                                                                                                                    
