$date
	Sat Oct 22 23:04:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#180230
b10 &
b10 %
1$
b10 !
1"
#180231
0"
#180234
b1 &
b1 %
1#
#180238
b0 &
0#
b0 %
0$
#1193383
b10100 !
1"
#1193386
b10100 &
b10100 %
1$
#1193387
0"
#1193390
b1010 &
b1010 %
#1193394
b101 &
b101 %
#1193398
b10000 &
b10000 %
#1193402
b1000 &
b1000 %
#1193406
b100 &
b100 %
#1193410
b10 &
b10 %
#1193414
b1 &
1#
b1 %
#1193418
b0 &
b0 %
0#
0$
#2156915
b100 !
1"
#2156918
b100 &
b100 %
1$
#2156919
0"
#2156922
b10 &
b10 %
#2156926
b1 &
1#
b1 %
#2156930
b0 &
b0 %
0#
0$
#4500012
