m1_addressed_s1	m1_wb_err_o
[1]MEMORY_WIDTH	m1_addressed_s2
m1_addressed_s2	m1_wb_err_o
m1_in_progress	m1_wb_err_o
[1]ETH_WIDTH	m1_addressed_s1
m1_wb_stb_i	m1_wb_err_o
[1]m1_wb_adr_i	m1_addressed_s1
[1]m1_wb_adr_i	m1_addressed_s2
m1_wb_cyc_i	m1_wb_err_o
[1]s2_wb_err_i	m1_wb_err_o
[1]s1_wb_err_i	m1_wb_err_o