<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1472" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1472{left:410px;bottom:68px;letter-spacing:0.1px;}
#t2_1472{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1472{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1472{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1472{left:69px;bottom:1083px;letter-spacing:0.16px;}
#t6_1472{left:359px;bottom:635px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_1472{left:69px;bottom:498px;letter-spacing:0.13px;}
#t8_1472{left:69px;bottom:475px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t9_1472{left:69px;bottom:458px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ta_1472{left:69px;bottom:435px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tb_1472{left:69px;bottom:419px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tc_1472{left:69px;bottom:402px;letter-spacing:-0.15px;word-spacing:-0.79px;}
#td_1472{left:69px;bottom:385px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#te_1472{left:69px;bottom:368px;letter-spacing:-0.14px;}
#tf_1472{left:69px;bottom:345px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tg_1472{left:69px;bottom:328px;letter-spacing:-0.17px;word-spacing:-1.07px;}
#th_1472{left:69px;bottom:312px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#ti_1472{left:69px;bottom:289px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tj_1472{left:69px;bottom:272px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tk_1472{left:74px;bottom:1065px;letter-spacing:-0.14px;}
#tl_1472{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#tm_1472{left:291px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.08px;}
#tn_1472{left:291px;bottom:1050px;letter-spacing:-0.18px;}
#to_1472{left:338px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.06px;}
#tp_1472{left:338px;bottom:1050px;letter-spacing:-0.14px;}
#tq_1472{left:338px;bottom:1034px;letter-spacing:-0.13px;}
#tr_1472{left:412px;bottom:1065px;letter-spacing:-0.12px;}
#ts_1472{left:412px;bottom:1050px;letter-spacing:-0.13px;word-spacing:0.05px;}
#tt_1472{left:501px;bottom:1065px;letter-spacing:-0.12px;}
#tu_1472{left:74px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tv_1472{left:74px;bottom:995px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tw_1472{left:291px;bottom:1011px;}
#tx_1472{left:338px;bottom:1011px;letter-spacing:-0.16px;}
#ty_1472{left:412px;bottom:1011px;letter-spacing:-0.15px;}
#tz_1472{left:501px;bottom:1011px;letter-spacing:-0.11px;}
#t10_1472{left:501px;bottom:995px;letter-spacing:-0.13px;}
#t11_1472{left:74px;bottom:972px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t12_1472{left:74px;bottom:955px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t13_1472{left:74px;bottom:938px;letter-spacing:-0.17px;}
#t14_1472{left:291px;bottom:972px;}
#t15_1472{left:338px;bottom:972px;letter-spacing:-0.16px;}
#t16_1472{left:412px;bottom:972px;letter-spacing:-0.16px;}
#t17_1472{left:501px;bottom:972px;letter-spacing:-0.11px;}
#t18_1472{left:501px;bottom:955px;letter-spacing:-0.13px;}
#t19_1472{left:74px;bottom:915px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1a_1472{left:74px;bottom:898px;letter-spacing:-0.15px;}
#t1b_1472{left:74px;bottom:881px;letter-spacing:-0.16px;}
#t1c_1472{left:291px;bottom:915px;}
#t1d_1472{left:338px;bottom:915px;letter-spacing:-0.16px;}
#t1e_1472{left:412px;bottom:915px;letter-spacing:-0.16px;}
#t1f_1472{left:501px;bottom:915px;letter-spacing:-0.11px;}
#t1g_1472{left:501px;bottom:898px;letter-spacing:-0.13px;}
#t1h_1472{left:74px;bottom:859px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1i_1472{left:74px;bottom:842px;letter-spacing:-0.13px;}
#t1j_1472{left:74px;bottom:825px;letter-spacing:-0.15px;}
#t1k_1472{left:291px;bottom:859px;}
#t1l_1472{left:338px;bottom:859px;letter-spacing:-0.17px;}
#t1m_1472{left:412px;bottom:859px;letter-spacing:-0.15px;}
#t1n_1472{left:412px;bottom:842px;letter-spacing:-0.16px;}
#t1o_1472{left:501px;bottom:859px;letter-spacing:-0.11px;}
#t1p_1472{left:501px;bottom:842px;letter-spacing:-0.13px;}
#t1q_1472{left:501px;bottom:825px;letter-spacing:-0.11px;}
#t1r_1472{left:74px;bottom:802px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1s_1472{left:74px;bottom:785px;letter-spacing:-0.13px;}
#t1t_1472{left:74px;bottom:768px;letter-spacing:-0.15px;}
#t1u_1472{left:291px;bottom:802px;}
#t1v_1472{left:338px;bottom:802px;letter-spacing:-0.17px;}
#t1w_1472{left:412px;bottom:802px;letter-spacing:-0.15px;}
#t1x_1472{left:412px;bottom:785px;letter-spacing:-0.16px;}
#t1y_1472{left:501px;bottom:802px;letter-spacing:-0.11px;}
#t1z_1472{left:501px;bottom:785px;letter-spacing:-0.13px;}
#t20_1472{left:501px;bottom:768px;letter-spacing:-0.12px;}
#t21_1472{left:74px;bottom:745px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t22_1472{left:74px;bottom:729px;letter-spacing:-0.13px;}
#t23_1472{left:74px;bottom:712px;letter-spacing:-0.15px;}
#t24_1472{left:291px;bottom:745px;}
#t25_1472{left:338px;bottom:745px;letter-spacing:-0.16px;}
#t26_1472{left:412px;bottom:745px;letter-spacing:-0.15px;}
#t27_1472{left:501px;bottom:745px;letter-spacing:-0.11px;}
#t28_1472{left:501px;bottom:729px;letter-spacing:-0.12px;}
#t29_1472{left:501px;bottom:712px;letter-spacing:-0.12px;}
#t2a_1472{left:501px;bottom:695px;letter-spacing:-0.11px;}
#t2b_1472{left:86px;bottom:614px;letter-spacing:-0.14px;}
#t2c_1472{left:156px;bottom:614px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2d_1472{left:279px;bottom:614px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t2e_1472{left:428px;bottom:614px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2f_1472{left:582px;bottom:614px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t2g_1472{left:736px;bottom:614px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2h_1472{left:101px;bottom:590px;}
#t2i_1472{left:179px;bottom:590px;letter-spacing:-0.1px;}
#t2j_1472{left:263px;bottom:590px;letter-spacing:-0.12px;}
#t2k_1472{left:420px;bottom:590px;letter-spacing:-0.12px;}
#t2l_1472{left:603px;bottom:590px;letter-spacing:-0.15px;}
#t2m_1472{left:757px;bottom:590px;letter-spacing:-0.17px;}
#t2n_1472{left:101px;bottom:565px;}
#t2o_1472{left:179px;bottom:565px;letter-spacing:-0.12px;}
#t2p_1472{left:268px;bottom:565px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2q_1472{left:425px;bottom:565px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2r_1472{left:573px;bottom:565px;letter-spacing:-0.12px;}
#t2s_1472{left:757px;bottom:565px;letter-spacing:-0.16px;}
#t2t_1472{left:101px;bottom:541px;}
#t2u_1472{left:180px;bottom:541px;letter-spacing:-0.11px;}
#t2v_1472{left:268px;bottom:541px;letter-spacing:-0.13px;}
#t2w_1472{left:421px;bottom:541px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2x_1472{left:573px;bottom:541px;letter-spacing:-0.12px;}
#t2y_1472{left:757px;bottom:541px;letter-spacing:-0.17px;}

.s1_1472{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1472{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1472{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1472{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1472{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_1472{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s7_1472{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1472" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1472Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1472" style="-webkit-user-select: none;"><object width="935" height="1210" data="1472/1472.svg" type="image/svg+xml" id="pdf1472" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1472" class="t s1_1472">UNPCKLPS—Unpack and Interleave Low Packed Single Precision Floating-Point Values </span>
<span id="t2_1472" class="t s2_1472">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1472" class="t s1_1472">4-738 </span><span id="t4_1472" class="t s1_1472">Vol. 2B </span>
<span id="t5_1472" class="t s3_1472">UNPCKLPS—Unpack and Interleave Low Packed Single Precision Floating-Point Values </span>
<span id="t6_1472" class="t s4_1472">Instruction Operand Encoding </span>
<span id="t7_1472" class="t s4_1472">Description </span>
<span id="t8_1472" class="t s5_1472">Performs an interleaved unpack of the low single precision floating-point values from the first source operand and </span>
<span id="t9_1472" class="t s5_1472">the second source operand. </span>
<span id="ta_1472" class="t s5_1472">128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The desti- </span>
<span id="tb_1472" class="t s5_1472">nation is not distinct from the first source XMM register and the upper bits (MAXVL-1:128) of the corresponding </span>
<span id="tc_1472" class="t s5_1472">ZMM register destination are unmodified. When unpacking from a memory operand, an implementation may fetch </span>
<span id="td_1472" class="t s5_1472">only the appropriate 64 bits; however, alignment to 16-byte boundary and normal segment checking will still be </span>
<span id="te_1472" class="t s5_1472">enforced. </span>
<span id="tf_1472" class="t s5_1472">VEX.128 encoded version: The first source operand is a XMM register. The second source operand can be a XMM </span>
<span id="tg_1472" class="t s5_1472">register or a 128-bit memory location. The destination operand is a XMM register. The upper bits (MAXVL-1:128) of </span>
<span id="th_1472" class="t s5_1472">the corresponding ZMM register destination are zeroed. </span>
<span id="ti_1472" class="t s5_1472">VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM </span>
<span id="tj_1472" class="t s5_1472">register or a 256-bit memory location. The destination operand is a YMM register. </span>
<span id="tk_1472" class="t s6_1472">Opcode/ </span>
<span id="tl_1472" class="t s6_1472">Instruction </span>
<span id="tm_1472" class="t s6_1472">Op / </span>
<span id="tn_1472" class="t s6_1472">En </span>
<span id="to_1472" class="t s6_1472">64/32 bit </span>
<span id="tp_1472" class="t s6_1472">Mode </span>
<span id="tq_1472" class="t s6_1472">Support </span>
<span id="tr_1472" class="t s6_1472">CPUID </span>
<span id="ts_1472" class="t s6_1472">Feature Flag </span>
<span id="tt_1472" class="t s6_1472">Description </span>
<span id="tu_1472" class="t s7_1472">NP 0F 14 /r </span>
<span id="tv_1472" class="t s7_1472">UNPCKLPS xmm1, xmm2/m128 </span>
<span id="tw_1472" class="t s7_1472">A </span><span id="tx_1472" class="t s7_1472">V/V </span><span id="ty_1472" class="t s7_1472">SSE </span><span id="tz_1472" class="t s7_1472">Unpacks and Interleaves single precision floating-point </span>
<span id="t10_1472" class="t s7_1472">values from low quadwords of xmm1 and xmm2/m128. </span>
<span id="t11_1472" class="t s7_1472">VEX.128.0F.WIG 14 /r </span>
<span id="t12_1472" class="t s7_1472">VUNPCKLPS xmm1,xmm2, </span>
<span id="t13_1472" class="t s7_1472">xmm3/m128 </span>
<span id="t14_1472" class="t s7_1472">B </span><span id="t15_1472" class="t s7_1472">V/V </span><span id="t16_1472" class="t s7_1472">AVX </span><span id="t17_1472" class="t s7_1472">Unpacks and Interleaves single precision floating-point </span>
<span id="t18_1472" class="t s7_1472">values from low quadwords of xmm2 and xmm3/m128. </span>
<span id="t19_1472" class="t s7_1472">VEX.256.0F.WIG 14 /r </span>
<span id="t1a_1472" class="t s7_1472">VUNPCKLPS </span>
<span id="t1b_1472" class="t s7_1472">ymm1,ymm2,ymm3/m256 </span>
<span id="t1c_1472" class="t s7_1472">B </span><span id="t1d_1472" class="t s7_1472">V/V </span><span id="t1e_1472" class="t s7_1472">AVX </span><span id="t1f_1472" class="t s7_1472">Unpacks and Interleaves single precision floating-point </span>
<span id="t1g_1472" class="t s7_1472">values from low quadwords of ymm2 and ymm3/m256. </span>
<span id="t1h_1472" class="t s7_1472">EVEX.128.0F.W0 14 /r </span>
<span id="t1i_1472" class="t s7_1472">VUNPCKLPS xmm1 {k1}{z}, xmm2, </span>
<span id="t1j_1472" class="t s7_1472">xmm3/m128/m32bcst </span>
<span id="t1k_1472" class="t s7_1472">C </span><span id="t1l_1472" class="t s7_1472">V/V </span><span id="t1m_1472" class="t s7_1472">AVX512VL </span>
<span id="t1n_1472" class="t s7_1472">AVX512F </span>
<span id="t1o_1472" class="t s7_1472">Unpacks and Interleaves single precision floating-point </span>
<span id="t1p_1472" class="t s7_1472">values from low quadwords of xmm2 and xmm3/mem and </span>
<span id="t1q_1472" class="t s7_1472">write result to xmm1 subject to write mask k1. </span>
<span id="t1r_1472" class="t s7_1472">EVEX.256.0F.W0 14 /r </span>
<span id="t1s_1472" class="t s7_1472">VUNPCKLPS ymm1 {k1}{z}, ymm2, </span>
<span id="t1t_1472" class="t s7_1472">ymm3/m256/m32bcst </span>
<span id="t1u_1472" class="t s7_1472">C </span><span id="t1v_1472" class="t s7_1472">V/V </span><span id="t1w_1472" class="t s7_1472">AVX512VL </span>
<span id="t1x_1472" class="t s7_1472">AVX512F </span>
<span id="t1y_1472" class="t s7_1472">Unpacks and Interleaves single precision floating-point </span>
<span id="t1z_1472" class="t s7_1472">values from low quadwords of ymm2 and ymm3/mem and </span>
<span id="t20_1472" class="t s7_1472">write result to ymm1 subject to write mask k1. </span>
<span id="t21_1472" class="t s7_1472">EVEX.512.0F.W0 14 /r </span>
<span id="t22_1472" class="t s7_1472">VUNPCKLPS zmm1 {k1}{z}, zmm2, </span>
<span id="t23_1472" class="t s7_1472">zmm3/m512/m32bcst </span>
<span id="t24_1472" class="t s7_1472">C </span><span id="t25_1472" class="t s7_1472">V/V </span><span id="t26_1472" class="t s7_1472">AVX512F </span><span id="t27_1472" class="t s7_1472">Unpacks and Interleaves single precision floating-point </span>
<span id="t28_1472" class="t s7_1472">values from low quadwords of zmm2 and </span>
<span id="t29_1472" class="t s7_1472">zmm3/m512/m32bcst and write result to zmm1 subject to </span>
<span id="t2a_1472" class="t s7_1472">write mask k1. </span>
<span id="t2b_1472" class="t s6_1472">Op/En </span><span id="t2c_1472" class="t s6_1472">Tuple Type </span><span id="t2d_1472" class="t s6_1472">Operand 1 </span><span id="t2e_1472" class="t s6_1472">Operand 2 </span><span id="t2f_1472" class="t s6_1472">Operand 3 </span><span id="t2g_1472" class="t s6_1472">Operand 4 </span>
<span id="t2h_1472" class="t s7_1472">A </span><span id="t2i_1472" class="t s7_1472">N/A </span><span id="t2j_1472" class="t s7_1472">ModRM:reg (r, w) </span><span id="t2k_1472" class="t s7_1472">ModRM:r/m (r) </span><span id="t2l_1472" class="t s7_1472">N/A </span><span id="t2m_1472" class="t s7_1472">N/A </span>
<span id="t2n_1472" class="t s7_1472">B </span><span id="t2o_1472" class="t s7_1472">N/A </span><span id="t2p_1472" class="t s7_1472">ModRM:reg (w) </span><span id="t2q_1472" class="t s7_1472">VEX.vvvv (r) </span><span id="t2r_1472" class="t s7_1472">ModRM:r/m (r) </span><span id="t2s_1472" class="t s7_1472">N/A </span>
<span id="t2t_1472" class="t s7_1472">C </span><span id="t2u_1472" class="t s7_1472">Full </span><span id="t2v_1472" class="t s7_1472">ModRM:reg (w) </span><span id="t2w_1472" class="t s7_1472">EVEX.vvvv (r) </span><span id="t2x_1472" class="t s7_1472">ModRM:r/m (r) </span><span id="t2y_1472" class="t s7_1472">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
