;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @0, @2
	CMP -0, 0
	CMP #3, -0
	JMP @72, #200
	JMP @72, #200
	DAT #0, #-402
	SLT 100, 708
	SUB 30, 500
	SLT -0, 0
	SUB -207, <-120
	SUB @-0, @2
	SPL 520, <282
	CMP @121, 106
	SUB 30, 500
	JMZ 0, -300
	SLT 210, 60
	MOV -8, <-23
	SUB @127, 106
	MOV -7, <-20
	JMP @72, #200
	CMP -300, 4
	SLT @-210, @64
	SLT @-210, @64
	SLT 20, @12
	JMN 0, <402
	CMP 30, 500
	SLT 30, 5
	ADD #-271, <91
	JMP @0, #-2
	ADD #-270, <1
	SPL @300, 90
	ADD 3, 21
	ADD 3, 21
	SLT 20, @12
	SLT -0, 0
	SUB -300, 10
	SUB -300, 10
	SUB -0, 0
	SPL 0, <402
	SPL 0, <402
	CMP -207, <-120
	SPL -100, -600
	ADD #-270, <1
	SPL -100, -600
	CMP -207, <-120
