#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5594f52725a0 .scope module, "MuxTest" "MuxTest" 2 3;
 .timescale 0 0;
v0x5594f52a9730_0 .var "in_a", 0 0;
v0x5594f52a97f0_0 .var "in_b", 0 0;
v0x5594f52a98b0_0 .net "out", 0 0, L_0x5594f52aa5d0;  1 drivers
v0x5594f52a9950_0 .var "sel", 0 0;
S_0x5594f5272730 .scope module, "mux_gate" "Mux" 2 8, 3 3 0, S_0x5594f52725a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5594f52a9140_0 .net "in_a", 0 0, v0x5594f52a9730_0;  1 drivers
v0x5594f52a91e0_0 .net "in_b", 0 0, v0x5594f52a97f0_0;  1 drivers
v0x5594f52a92f0_0 .net "out", 0 0, L_0x5594f52aa5d0;  alias, 1 drivers
v0x5594f52a9390_0 .net "sel", 0 0, v0x5594f52a9950_0;  1 drivers
v0x5594f52a9430_0 .net "sel_out", 0 0, L_0x5594f52a99f0;  1 drivers
v0x5594f52a95b0_0 .net "temp_a_out", 0 0, L_0x5594f52a9c20;  1 drivers
v0x5594f52a9650_0 .net "temp_b_out", 0 0, L_0x5594f52a9d80;  1 drivers
S_0x5594f5274690 .scope module, "and_gate" "And" 3 9, 4 3 0, S_0x5594f5272730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5594f52a10f0_0 .net "in_a", 0 0, v0x5594f52a9730_0;  alias, 1 drivers
v0x5594f52a11c0_0 .net "in_b", 0 0, L_0x5594f52a99f0;  alias, 1 drivers
v0x5594f52a1290_0 .net "out", 0 0, L_0x5594f52a9c20;  alias, 1 drivers
v0x5594f52a13b0_0 .net "temp_out", 0 0, L_0x5594f52a9b70;  1 drivers
S_0x5594f52748c0 .scope module, "nand_gate" "Nand" 4 8, 5 1 0, S_0x5594f5274690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5594f52a9b70 .functor NAND 1, v0x5594f52a9730_0, L_0x5594f52a99f0, C4<1>, C4<1>;
v0x5594f5270ad0_0 .net "in_a", 0 0, v0x5594f52a9730_0;  alias, 1 drivers
v0x5594f52a0690_0 .net "in_b", 0 0, L_0x5594f52a99f0;  alias, 1 drivers
v0x5594f52a0750_0 .net "out", 0 0, L_0x5594f52a9b70;  alias, 1 drivers
S_0x5594f52a0870 .scope module, "not_gate" "Not" 4 9, 6 3 0, S_0x5594f5274690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5594f52a0f70_0 .net "in_a", 0 0, L_0x5594f52a9b70;  alias, 1 drivers
v0x5594f52a1010_0 .net "out", 0 0, L_0x5594f52a9c20;  alias, 1 drivers
S_0x5594f52a0a50 .scope module, "nand_gate" "Nand" 6 7, 5 1 0, S_0x5594f52a0870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5594f52a9c20 .functor NAND 1, L_0x5594f52a9b70, L_0x5594f52a9b70, C4<1>, C4<1>;
v0x5594f52a0cc0_0 .net "in_a", 0 0, L_0x5594f52a9b70;  alias, 1 drivers
v0x5594f52a0d80_0 .net "in_b", 0 0, L_0x5594f52a9b70;  alias, 1 drivers
v0x5594f52a0e70_0 .net "out", 0 0, L_0x5594f52a9c20;  alias, 1 drivers
S_0x5594f52a1470 .scope module, "and_gate3" "And" 3 10, 4 3 0, S_0x5594f5272730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5594f52a2460_0 .net "in_a", 0 0, v0x5594f52a9950_0;  alias, 1 drivers
v0x5594f52a2530_0 .net "in_b", 0 0, v0x5594f52a97f0_0;  alias, 1 drivers
v0x5594f52a2600_0 .net "out", 0 0, L_0x5594f52a9d80;  alias, 1 drivers
v0x5594f52a2720_0 .net "temp_out", 0 0, L_0x5594f52a9cd0;  1 drivers
S_0x5594f52a1650 .scope module, "nand_gate" "Nand" 4 8, 5 1 0, S_0x5594f52a1470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5594f52a9cd0 .functor NAND 1, v0x5594f52a9950_0, v0x5594f52a97f0_0, C4<1>, C4<1>;
v0x5594f52a18c0_0 .net "in_a", 0 0, v0x5594f52a9950_0;  alias, 1 drivers
v0x5594f52a19a0_0 .net "in_b", 0 0, v0x5594f52a97f0_0;  alias, 1 drivers
v0x5594f52a1a60_0 .net "out", 0 0, L_0x5594f52a9cd0;  alias, 1 drivers
S_0x5594f52a1b80 .scope module, "not_gate" "Not" 4 9, 6 3 0, S_0x5594f52a1470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5594f52a22b0_0 .net "in_a", 0 0, L_0x5594f52a9cd0;  alias, 1 drivers
v0x5594f52a2350_0 .net "out", 0 0, L_0x5594f52a9d80;  alias, 1 drivers
S_0x5594f52a1d60 .scope module, "nand_gate" "Nand" 6 7, 5 1 0, S_0x5594f52a1b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5594f52a9d80 .functor NAND 1, L_0x5594f52a9cd0, L_0x5594f52a9cd0, C4<1>, C4<1>;
v0x5594f52a1fd0_0 .net "in_a", 0 0, L_0x5594f52a9cd0;  alias, 1 drivers
v0x5594f52a20c0_0 .net "in_b", 0 0, L_0x5594f52a9cd0;  alias, 1 drivers
v0x5594f52a21b0_0 .net "out", 0 0, L_0x5594f52a9d80;  alias, 1 drivers
S_0x5594f52a27e0 .scope module, "not_gate2" "Not" 3 8, 6 3 0, S_0x5594f5272730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5594f52a2ec0_0 .net "in_a", 0 0, v0x5594f52a9950_0;  alias, 1 drivers
v0x5594f52a2ff0_0 .net "out", 0 0, L_0x5594f52a99f0;  alias, 1 drivers
S_0x5594f52a2970 .scope module, "nand_gate" "Nand" 6 7, 5 1 0, S_0x5594f52a27e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5594f52a99f0 .functor NAND 1, v0x5594f52a9950_0, v0x5594f52a9950_0, C4<1>, C4<1>;
v0x5594f52a2bc0_0 .net "in_a", 0 0, v0x5594f52a9950_0;  alias, 1 drivers
v0x5594f52a2cd0_0 .net "in_b", 0 0, v0x5594f52a9950_0;  alias, 1 drivers
v0x5594f52a2d90_0 .net "out", 0 0, L_0x5594f52a99f0;  alias, 1 drivers
S_0x5594f52a30f0 .scope module, "or_gate" "Or" 3 11, 7 3 0, S_0x5594f5272730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5594f52a8a90_0 .net "branch1_out", 0 0, L_0x5594f52a9f90;  1 drivers
v0x5594f52a8bc0_0 .net "branch2_out", 0 0, L_0x5594f52aa2b0;  1 drivers
v0x5594f52a8d10_0 .net "in_a", 0 0, L_0x5594f52a9c20;  alias, 1 drivers
v0x5594f52a8de0_0 .net "in_b", 0 0, L_0x5594f52a9d80;  alias, 1 drivers
v0x5594f52a8e80_0 .net "out", 0 0, L_0x5594f52aa5d0;  alias, 1 drivers
v0x5594f52a8f20_0 .net "temp1_out", 0 0, L_0x5594f52a9ee0;  1 drivers
v0x5594f52a8fc0_0 .net "temp2_out", 0 0, L_0x5594f52aa200;  1 drivers
v0x5594f52a9060_0 .net "temp3_out", 0 0, L_0x5594f52aa520;  1 drivers
S_0x5594f52a32d0 .scope module, "and_gate" "And" 7 9, 4 3 0, S_0x5594f52a30f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5594f52a4350_0 .net "in_a", 0 0, L_0x5594f52a9c20;  alias, 1 drivers
v0x5594f52a43f0_0 .net "in_b", 0 0, L_0x5594f52a9c20;  alias, 1 drivers
v0x5594f52a44b0_0 .net "out", 0 0, L_0x5594f52a9ee0;  alias, 1 drivers
v0x5594f52a45d0_0 .net "temp_out", 0 0, L_0x5594f52a9e30;  1 drivers
S_0x5594f52a3540 .scope module, "nand_gate" "Nand" 4 8, 5 1 0, S_0x5594f52a32d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5594f52a9e30 .functor NAND 1, L_0x5594f52a9c20, L_0x5594f52a9c20, C4<1>, C4<1>;
v0x5594f52a37b0_0 .net "in_a", 0 0, L_0x5594f52a9c20;  alias, 1 drivers
v0x5594f52a3870_0 .net "in_b", 0 0, L_0x5594f52a9c20;  alias, 1 drivers
v0x5594f52a39c0_0 .net "out", 0 0, L_0x5594f52a9e30;  alias, 1 drivers
S_0x5594f52a3ac0 .scope module, "not_gate" "Not" 4 9, 6 3 0, S_0x5594f52a32d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5594f52a41a0_0 .net "in_a", 0 0, L_0x5594f52a9e30;  alias, 1 drivers
v0x5594f52a4240_0 .net "out", 0 0, L_0x5594f52a9ee0;  alias, 1 drivers
S_0x5594f52a3c50 .scope module, "nand_gate" "Nand" 6 7, 5 1 0, S_0x5594f52a3ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5594f52a9ee0 .functor NAND 1, L_0x5594f52a9e30, L_0x5594f52a9e30, C4<1>, C4<1>;
v0x5594f52a3ec0_0 .net "in_a", 0 0, L_0x5594f52a9e30;  alias, 1 drivers
v0x5594f52a3fb0_0 .net "in_b", 0 0, L_0x5594f52a9e30;  alias, 1 drivers
v0x5594f52a40a0_0 .net "out", 0 0, L_0x5594f52a9ee0;  alias, 1 drivers
S_0x5594f52a4740 .scope module, "and_gate2" "And" 7 13, 4 3 0, S_0x5594f52a30f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5594f52a5730_0 .net "in_a", 0 0, L_0x5594f52a9d80;  alias, 1 drivers
v0x5594f52a57d0_0 .net "in_b", 0 0, L_0x5594f52a9d80;  alias, 1 drivers
v0x5594f52a5890_0 .net "out", 0 0, L_0x5594f52aa200;  alias, 1 drivers
v0x5594f52a59b0_0 .net "temp_out", 0 0, L_0x5594f52aa150;  1 drivers
S_0x5594f52a4920 .scope module, "nand_gate" "Nand" 4 8, 5 1 0, S_0x5594f52a4740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5594f52aa150 .functor NAND 1, L_0x5594f52a9d80, L_0x5594f52a9d80, C4<1>, C4<1>;
v0x5594f52a4b90_0 .net "in_a", 0 0, L_0x5594f52a9d80;  alias, 1 drivers
v0x5594f52a4c50_0 .net "in_b", 0 0, L_0x5594f52a9d80;  alias, 1 drivers
v0x5594f52a4da0_0 .net "out", 0 0, L_0x5594f52aa150;  alias, 1 drivers
S_0x5594f52a4ea0 .scope module, "not_gate" "Not" 4 9, 6 3 0, S_0x5594f52a4740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5594f52a5580_0 .net "in_a", 0 0, L_0x5594f52aa150;  alias, 1 drivers
v0x5594f52a5620_0 .net "out", 0 0, L_0x5594f52aa200;  alias, 1 drivers
S_0x5594f52a5030 .scope module, "nand_gate" "Nand" 6 7, 5 1 0, S_0x5594f52a4ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5594f52aa200 .functor NAND 1, L_0x5594f52aa150, L_0x5594f52aa150, C4<1>, C4<1>;
v0x5594f52a52a0_0 .net "in_a", 0 0, L_0x5594f52aa150;  alias, 1 drivers
v0x5594f52a5390_0 .net "in_b", 0 0, L_0x5594f52aa150;  alias, 1 drivers
v0x5594f52a5480_0 .net "out", 0 0, L_0x5594f52aa200;  alias, 1 drivers
S_0x5594f52a5b20 .scope module, "and_gate3" "And" 7 17, 4 3 0, S_0x5594f52a30f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5594f52a6b20_0 .net "in_a", 0 0, L_0x5594f52a9f90;  alias, 1 drivers
v0x5594f52a6bf0_0 .net "in_b", 0 0, L_0x5594f52aa2b0;  alias, 1 drivers
v0x5594f52a6cc0_0 .net "out", 0 0, L_0x5594f52aa520;  alias, 1 drivers
v0x5594f52a6de0_0 .net "temp_out", 0 0, L_0x5594f52aa470;  1 drivers
S_0x5594f52a5d00 .scope module, "nand_gate" "Nand" 4 8, 5 1 0, S_0x5594f52a5b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5594f52aa470 .functor NAND 1, L_0x5594f52a9f90, L_0x5594f52aa2b0, C4<1>, C4<1>;
v0x5594f52a5f50_0 .net "in_a", 0 0, L_0x5594f52a9f90;  alias, 1 drivers
v0x5594f52a6030_0 .net "in_b", 0 0, L_0x5594f52aa2b0;  alias, 1 drivers
v0x5594f52a60f0_0 .net "out", 0 0, L_0x5594f52aa470;  alias, 1 drivers
S_0x5594f52a6240 .scope module, "not_gate" "Not" 4 9, 6 3 0, S_0x5594f52a5b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5594f52a6970_0 .net "in_a", 0 0, L_0x5594f52aa470;  alias, 1 drivers
v0x5594f52a6a10_0 .net "out", 0 0, L_0x5594f52aa520;  alias, 1 drivers
S_0x5594f52a6420 .scope module, "nand_gate" "Nand" 6 7, 5 1 0, S_0x5594f52a6240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5594f52aa520 .functor NAND 1, L_0x5594f52aa470, L_0x5594f52aa470, C4<1>, C4<1>;
v0x5594f52a6690_0 .net "in_a", 0 0, L_0x5594f52aa470;  alias, 1 drivers
v0x5594f52a6780_0 .net "in_b", 0 0, L_0x5594f52aa470;  alias, 1 drivers
v0x5594f52a6870_0 .net "out", 0 0, L_0x5594f52aa520;  alias, 1 drivers
S_0x5594f52a6f30 .scope module, "not_gate" "Not" 7 10, 6 3 0, S_0x5594f52a30f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5594f52a7660_0 .net "in_a", 0 0, L_0x5594f52a9ee0;  alias, 1 drivers
v0x5594f52a7700_0 .net "out", 0 0, L_0x5594f52a9f90;  alias, 1 drivers
S_0x5594f52a7100 .scope module, "nand_gate" "Nand" 6 7, 5 1 0, S_0x5594f52a6f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5594f52a9f90 .functor NAND 1, L_0x5594f52a9ee0, L_0x5594f52a9ee0, C4<1>, C4<1>;
v0x5594f52a7370_0 .net "in_a", 0 0, L_0x5594f52a9ee0;  alias, 1 drivers
v0x5594f52a7430_0 .net "in_b", 0 0, L_0x5594f52a9ee0;  alias, 1 drivers
v0x5594f52a7580_0 .net "out", 0 0, L_0x5594f52a9f90;  alias, 1 drivers
S_0x5594f52a7800 .scope module, "not_gate2" "Not" 7 14, 6 3 0, S_0x5594f52a30f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5594f52a7fd0_0 .net "in_a", 0 0, L_0x5594f52aa200;  alias, 1 drivers
v0x5594f52a8070_0 .net "out", 0 0, L_0x5594f52aa2b0;  alias, 1 drivers
S_0x5594f52a7a70 .scope module, "nand_gate" "Nand" 6 7, 5 1 0, S_0x5594f52a7800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5594f52aa2b0 .functor NAND 1, L_0x5594f52aa200, L_0x5594f52aa200, C4<1>, C4<1>;
v0x5594f52a7ce0_0 .net "in_a", 0 0, L_0x5594f52aa200;  alias, 1 drivers
v0x5594f52a7da0_0 .net "in_b", 0 0, L_0x5594f52aa200;  alias, 1 drivers
v0x5594f52a7ef0_0 .net "out", 0 0, L_0x5594f52aa2b0;  alias, 1 drivers
S_0x5594f52a8170 .scope module, "not_gate3" "Not" 7 18, 6 3 0, S_0x5594f52a30f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5594f52a8910_0 .net "in_a", 0 0, L_0x5594f52aa520;  alias, 1 drivers
v0x5594f52a89b0_0 .net "out", 0 0, L_0x5594f52aa5d0;  alias, 1 drivers
S_0x5594f52a8390 .scope module, "nand_gate" "Nand" 6 7, 5 1 0, S_0x5594f52a8170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5594f52aa5d0 .functor NAND 1, L_0x5594f52aa520, L_0x5594f52aa520, C4<1>, C4<1>;
v0x5594f52a8600_0 .net "in_a", 0 0, L_0x5594f52aa520;  alias, 1 drivers
v0x5594f52a86c0_0 .net "in_b", 0 0, L_0x5594f52aa520;  alias, 1 drivers
v0x5594f52a8810_0 .net "out", 0 0, L_0x5594f52aa5d0;  alias, 1 drivers
    .scope S_0x5594f52725a0;
T_0 ;
    %vpi_call 2 11 "$display", "Testing MUX Gate" {0 0 0};
    %vpi_call 2 12 "$display", "-----------------" {0 0 0};
    %vpi_call 2 13 "$display", "Inputs: in_a = 0, in_b = 0, sel = 0" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5594f52a9730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5594f52a97f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5594f52a9950_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 17 "$display", "Output: out = %b", v0x5594f52a98b0_0 {0 0 0};
    %vpi_call 2 18 "$display", "Inputs: in_a = 0, in_b = 1, sel = 0" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5594f52a9730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5594f52a97f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5594f52a9950_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 22 "$display", "Output: out = %b", v0x5594f52a98b0_0 {0 0 0};
    %vpi_call 2 23 "$display", "Inputs: in_a = 1, in_b = 0, sel = 0" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5594f52a9730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5594f52a97f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5594f52a9950_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 27 "$display", "Output: out = %b", v0x5594f52a98b0_0 {0 0 0};
    %vpi_call 2 28 "$display", "Inputs: in_a = 1, in_b = 1, sel = 0" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5594f52a9730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5594f52a97f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5594f52a9950_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 32 "$display", "Output: out = %b", v0x5594f52a98b0_0 {0 0 0};
    %vpi_call 2 33 "$display", "Inputs: in_a = 0, in_b = 0, sel = 1" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5594f52a9730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5594f52a97f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5594f52a9950_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 37 "$display", "Output: out = %b", v0x5594f52a98b0_0 {0 0 0};
    %vpi_call 2 38 "$display", "Inputs: in_a = 0, in_b = 1, sel = 1" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5594f52a9730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5594f52a97f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5594f52a9950_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 42 "$display", "Output: out = %b", v0x5594f52a98b0_0 {0 0 0};
    %vpi_call 2 43 "$display", "Inputs: in_a = 1, in_b = 0, sel = 1" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5594f52a9730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5594f52a97f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5594f52a9950_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 47 "$display", "Output: out = %b", v0x5594f52a98b0_0 {0 0 0};
    %vpi_call 2 48 "$display", "Inputs: in_a = 1, in_b = 1, sel = 1" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5594f52a9730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5594f52a97f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5594f52a9950_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 52 "$display", "Output: out = %b", v0x5594f52a98b0_0 {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "Mux/src/MuxTest.vh";
    "./Mux/src/Mux.vh";
    "./And/src/And.vh";
    "./Nand/src/Nand.vh";
    "./Not/src/Not.vh";
    "./Or/src/Or.vh";
