; Generated by gcc 2.95.1 19990816 (release) for ARM/RISC OS
__r0	RN	0
__a1	RN	0
__a2	RN	1
__a3	RN	2
__a4	RN	3
__v1	RN	4
__v2	RN	5
__v3	RN	6
__v4	RN	7
__v5	RN	8
__v6	RN	9
__sl	RN	10
__fp	RN	11
__ip	RN	12
__sp	RN	13
__lr	RN	14
__pc	RN	15
__f0	FN	0
__f1	FN	1
__f2	FN	2
__f3	FN	3
__f4	FN	4
__f5	FN	5
__f6	FN	6
__f7	FN	7
	AREA |C$$code1|, CODE, READONLY
|gcc2_compiled.|
	ALIGN
|LC..0|
	DCB &6c, &65, &73, &73
	DCB &0a, &00
	ALIGN
|LC..1|
	DCB &25, &66, &0a, &00
	ALIGN
	EXPORT	|main|
|main|
	; args = 0, pretend = 0, frame = 0, alloca = 0
	; frame_needed = 1, anonymous_args = 0
	; nonlocal_label = 0, nonlocal_goto = 0
	mov	__ip, __sp
	stmfd	__sp!, {__v1, __fp, __ip, __lr, __pc}
	sub	__fp, __ip, #4
	cmp	__sp, __sl
	bllt	|__rt_stkovf_split_small|
	bl	|__gccmain|
	ldr	__v1, |L..4|	; float
	mov	__a1, __v1
	ldr	__a2, |L..4|+4	; float
	bl	|__ltsf2|
	cmp	__a1, #0
	bge	|L..3|
	ldr	__a1, |L..4|+8
	bl	|printf|
|L..3|
	mov	__a1, __v1
	bl	|__extendsfdf2|
	mov	__a3, __a2
	mov	__a2, __a1
	ldr	__a1, |L..4|+12
	bl	|printf|
	mov	__a1, #0
	ldmea	__fp, {__v1, __fp, __sp, __pc}^
|L..5|
	ALIGN
|L..4|
	DCD &80000000	; double -0.00000000000000000000e0
	DCD &0	; double 0.00000000000000000000e0
	DCD	|LC..0|
	DCD	|LC..1|
	IMPORT	|__main|
	DCD	|__main|
	END
