
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W6_N9/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W6_N9/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W6_N9/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3777841
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.078 ; gain = 241.801 ; free physical = 126529 ; free virtual = 229734
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.576; parent = 2372.458; children = 254.118
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.160; parent = 3039.082; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W6_N9/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W6_N9/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3131.047 ; gain = 333.770 ; free physical = 126465 ; free virtual = 229671
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.576; parent = 2372.458; children = 254.118
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4104.129; parent = 3131.051; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3148.859 ; gain = 351.582 ; free physical = 126469 ; free virtual = 229675
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.576; parent = 2372.458; children = 254.118
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4121.941; parent = 3148.863; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3148.859 ; gain = 351.582 ; free physical = 126469 ; free virtual = 229675
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.576; parent = 2372.458; children = 254.118
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4121.941; parent = 3148.863; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3148.859 ; gain = 0.000 ; free physical = 126469 ; free virtual = 229675
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W6_N9/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W6_N9/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3318.578 ; gain = 0.000 ; free physical = 126516 ; free virtual = 229722
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3318.578 ; gain = 0.000 ; free physical = 126516 ; free virtual = 229722
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3318.578 ; gain = 521.301 ; free physical = 126628 ; free virtual = 229833
Synthesis current peak Physical Memory [PSS] (MB): peak = 2636.225; parent = 2382.106; children = 254.118
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4259.645; parent = 3286.566; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3318.578 ; gain = 521.301 ; free physical = 126628 ; free virtual = 229833
Synthesis current peak Physical Memory [PSS] (MB): peak = 2636.225; parent = 2382.106; children = 254.118
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4259.645; parent = 3286.566; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3318.578 ; gain = 521.301 ; free physical = 126626 ; free virtual = 229831
Synthesis current peak Physical Memory [PSS] (MB): peak = 2636.225; parent = 2382.106; children = 254.118
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4259.645; parent = 3286.566; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3318.578 ; gain = 521.301 ; free physical = 126649 ; free virtual = 229855
Synthesis current peak Physical Memory [PSS] (MB): peak = 2637.689; parent = 2383.603; children = 254.118
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4259.645; parent = 3286.566; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 199   
+---Registers : 
	               24 Bit    Registers := 202   
	               16 Bit    Registers := 200   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:02:04 . Memory (MB): peak = 3578.031 ; gain = 780.754 ; free physical = 126677 ; free virtual = 229901
Synthesis current peak Physical Memory [PSS] (MB): peak = 3149.580; parent = 2895.493; children = 254.118
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4551.113; parent = 3578.035; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:04 ; elapsed = 00:02:16 . Memory (MB): peak = 3776.523 ; gain = 979.246 ; free physical = 126195 ; free virtual = 229418
Synthesis current peak Physical Memory [PSS] (MB): peak = 3315.104; parent = 3061.017; children = 254.118
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4749.605; parent = 3776.527; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:06 ; elapsed = 00:02:19 . Memory (MB): peak = 3825.375 ; gain = 1028.098 ; free physical = 126152 ; free virtual = 229375
Synthesis current peak Physical Memory [PSS] (MB): peak = 3352.475; parent = 3098.388; children = 254.118
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4798.457; parent = 3825.379; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:15 ; elapsed = 00:02:29 . Memory (MB): peak = 4428.023 ; gain = 1630.746 ; free physical = 125689 ; free virtual = 228914
Synthesis current peak Physical Memory [PSS] (MB): peak = 3375.025; parent = 3120.938; children = 254.118
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5401.105; parent = 4428.027; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:19 ; elapsed = 00:02:32 . Memory (MB): peak = 4428.023 ; gain = 1630.746 ; free physical = 125733 ; free virtual = 228958
Synthesis current peak Physical Memory [PSS] (MB): peak = 3375.502; parent = 3121.415; children = 254.118
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5401.105; parent = 4428.027; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:19 ; elapsed = 00:02:32 . Memory (MB): peak = 4428.023 ; gain = 1630.746 ; free physical = 125733 ; free virtual = 228958
Synthesis current peak Physical Memory [PSS] (MB): peak = 3375.510; parent = 3121.423; children = 254.118
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5401.105; parent = 4428.027; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:20 ; elapsed = 00:02:33 . Memory (MB): peak = 4428.023 ; gain = 1630.746 ; free physical = 125759 ; free virtual = 228984
Synthesis current peak Physical Memory [PSS] (MB): peak = 3376.162; parent = 3122.075; children = 254.118
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5401.105; parent = 4428.027; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:20 ; elapsed = 00:02:34 . Memory (MB): peak = 4428.023 ; gain = 1630.746 ; free physical = 125760 ; free virtual = 228985
Synthesis current peak Physical Memory [PSS] (MB): peak = 3376.209; parent = 3122.122; children = 254.118
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5401.105; parent = 4428.027; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:20 ; elapsed = 00:02:34 . Memory (MB): peak = 4428.023 ; gain = 1630.746 ; free physical = 125764 ; free virtual = 228988
Synthesis current peak Physical Memory [PSS] (MB): peak = 3376.607; parent = 3122.521; children = 254.118
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5401.105; parent = 4428.027; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:20 ; elapsed = 00:02:34 . Memory (MB): peak = 4428.023 ; gain = 1630.746 ; free physical = 125765 ; free virtual = 228990
Synthesis current peak Physical Memory [PSS] (MB): peak = 3376.607; parent = 3122.521; children = 254.118
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5401.105; parent = 4428.027; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dotprod     | stage7_reg[3][18] | 4      | 19    | YES          | NO                 | YES               | 19     | 0       | 
|dotprod     | vld_layer9_reg    | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  2597|
|3     |LUT2   | 12795|
|4     |LUT3   |   800|
|5     |LUT4   |  4800|
|6     |LUT5   |  6000|
|7     |LUT6   | 10000|
|8     |SRL16E |    20|
|9     |FDRE   |  6806|
|10    |IBUF   |  6003|
|11    |OBUF   |    25|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:20 ; elapsed = 00:02:34 . Memory (MB): peak = 4428.023 ; gain = 1630.746 ; free physical = 125765 ; free virtual = 228990
Synthesis current peak Physical Memory [PSS] (MB): peak = 3376.607; parent = 3122.521; children = 254.118
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5401.105; parent = 4428.027; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:16 ; elapsed = 00:02:30 . Memory (MB): peak = 4428.023 ; gain = 1461.027 ; free physical = 125802 ; free virtual = 229027
Synthesis Optimization Complete : Time (s): cpu = 00:02:20 ; elapsed = 00:02:34 . Memory (MB): peak = 4428.031 ; gain = 1630.746 ; free physical = 125804 ; free virtual = 229028
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.26 . Memory (MB): peak = 4428.031 ; gain = 0.000 ; free physical = 125904 ; free virtual = 229129
INFO: [Netlist 29-17] Analyzing 8601 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W6_N9/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W6_N9/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4452.035 ; gain = 0.000 ; free physical = 125843 ; free virtual = 229068
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6004 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 6003 instances

Synth Design complete, checksum: 434647b5
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:36 ; elapsed = 00:02:50 . Memory (MB): peak = 4452.035 ; gain = 2747.547 ; free physical = 126053 ; free virtual = 229278
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W6_N9/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W6_N9/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 4662.438 ; gain = 210.402 ; free physical = 125481 ; free virtual = 228706
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 21:39:16 2025...
