INFO: [HLS 200-10] Running '/home/Xilinx/Vivado_HLS/2016.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'linux' on host 'linux-Inspiron-5565' (Linux_x86_64 version 4.4.0-64-generic) on Fri Mar 10 09:29:09 MST 2017
INFO: [HLS 200-10] On os Ubuntu 14.04.5 LTS
INFO: [HLS 200-10] In directory '/home/linux/Documents/DLA/fw/hls'
INFO: [HLS 200-10] Opening project '/home/linux/Documents/DLA/fw/hls/BigInt'.
INFO: [HLS 200-10] Adding design file '../../bigint/bigint.c' to the project
INFO: [HLS 200-10] Adding design file '../../bigint/bigint.h' to the project
INFO: [HLS 200-10] Adding design file 'BigInt/solution1/main.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../../bigint/bigint.c' to the project
INFO: [HLS 200-10] Adding test bench file '../../bigint/bigint.h' to the project
INFO: [HLS 200-10] Adding test bench file 'BigInt/solution1/main.cpp' to the project
INFO: [HLS 200-10] Opening solution '/home/linux/Documents/DLA/fw/hls/BigInt/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'BigInt/solution1/main.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../bigint/bigint.c' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Elapsed time: 8.04803 seconds; current memory usage: 73.6 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bigint_math' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Scheduling module 'bigint_math' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (195ns) of 'urem' operation ('tmp_6', BigInt/solution1/main.cpp:36) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
WARNING: [SCHED 204-21] Estimated clock period (195ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'urem' operation ('tmp_6', BigInt/solution1/main.cpp:36) (195 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Elapsed time: 2.50501 seconds; current memory usage: 245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Exploring micro-architecture for module 'bigint_math' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-100] Starting micro-architecture generation ...
