Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Nov 18 22:24:03 2022
| Host         : upm00528 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BOTON2NATURAL_timing_summary_routed.rpt -pb BOTON2NATURAL_timing_summary_routed.pb -rpx BOTON2NATURAL_timing_summary_routed.rpx -warn_on_violation
| Design       : BOTON2NATURAL
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     64          
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (72)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (190)
5. checking no_input_delay (6)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (72)
-------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (190)
--------------------------------------------------
 There are 190 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  192          inf        0.000                      0                  192           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           192 Endpoints
Min Delay           192 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ENC/PISO_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            PISO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.052ns  (logic 2.809ns (69.328%)  route 1.243ns (30.672%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           LDCE                         0.000     0.000 r  ENC/PISO_reg[0]/G
    SLICE_X1Y5           LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  ENC/PISO_reg[0]/Q
                         net (fo=1, routed)           1.243     1.592    PISO_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         2.460     4.052 r  PISO_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.052    PISO[0]
    N18                                                               r  PISO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENC/PISO_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            PISO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.042ns  (logic 2.790ns (69.009%)  route 1.253ns (30.991%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           LDCE                         0.000     0.000 r  ENC/PISO_reg[1]/G
    SLICE_X1Y5           LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  ENC/PISO_reg[1]/Q
                         net (fo=1, routed)           1.253     1.602    PISO_OBUF[1]
    R17                  OBUF (Prop_obuf_I_O)         2.441     4.042 r  PISO_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.042    PISO[1]
    R17                                                               r  PISO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.619ns  (logic 0.882ns (33.672%)  route 1.737ns (66.328%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M19                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  RST_N_IBUF_inst/O
                         net (fo=2, routed)           0.992     1.821    BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/RST_N_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.053     1.874 f  BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_3__2/O
                         net (fo=60, routed)          0.745     2.619    BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/AR[0]
    SLICE_X2Y6           FDCE                                         f  BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.619ns  (logic 0.882ns (33.672%)  route 1.737ns (66.328%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M19                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  RST_N_IBUF_inst/O
                         net (fo=2, routed)           0.992     1.821    BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/RST_N_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.053     1.874 f  BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_3__2/O
                         net (fo=60, routed)          0.745     2.619    BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/AR[0]
    SLICE_X2Y6           FDCE                                         f  BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.619ns  (logic 0.882ns (33.672%)  route 1.737ns (66.328%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M19                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  RST_N_IBUF_inst/O
                         net (fo=2, routed)           0.992     1.821    BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/RST_N_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.053     1.874 f  BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_3__2/O
                         net (fo=60, routed)          0.745     2.619    BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/AR[0]
    SLICE_X2Y6           FDCE                                         f  BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CE
                            (input port)
  Destination:            BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.532ns  (logic 0.838ns (33.113%)  route 1.694ns (66.887%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  CE (IN)
                         net (fo=0)                   0.000     0.000    CE
    U17                  IBUF (Prop_ibuf_I_O)         0.785     0.785 r  CE_IBUF_inst/O
                         net (fo=29, routed)          1.407     2.193    BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/CE_IBUF
    SLICE_X2Y1           LUT6 (Prop_lut6_I0_O)        0.053     2.246 r  BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/cuenta_actual[5]_i_1/O
                         net (fo=6, routed)           0.287     2.532    BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/cuenta_actual
    SLICE_X2Y1           FDCE                                         r  BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CE
                            (input port)
  Destination:            BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.532ns  (logic 0.838ns (33.113%)  route 1.694ns (66.887%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  CE (IN)
                         net (fo=0)                   0.000     0.000    CE
    U17                  IBUF (Prop_ibuf_I_O)         0.785     0.785 r  CE_IBUF_inst/O
                         net (fo=29, routed)          1.407     2.193    BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/CE_IBUF
    SLICE_X2Y1           LUT6 (Prop_lut6_I0_O)        0.053     2.246 r  BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/cuenta_actual[5]_i_1/O
                         net (fo=6, routed)           0.287     2.532    BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/cuenta_actual
    SLICE_X2Y1           FDCE                                         r  BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CE
                            (input port)
  Destination:            BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.532ns  (logic 0.838ns (33.113%)  route 1.694ns (66.887%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  CE (IN)
                         net (fo=0)                   0.000     0.000    CE
    U17                  IBUF (Prop_ibuf_I_O)         0.785     0.785 r  CE_IBUF_inst/O
                         net (fo=29, routed)          1.407     2.193    BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/CE_IBUF
    SLICE_X2Y1           LUT6 (Prop_lut6_I0_O)        0.053     2.246 r  BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/cuenta_actual[5]_i_1/O
                         net (fo=6, routed)           0.287     2.532    BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/cuenta_actual
    SLICE_X2Y1           FDCE                                         r  BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.516ns  (logic 0.882ns (35.054%)  route 1.634ns (64.946%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M19                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  RST_N_IBUF_inst/O
                         net (fo=2, routed)           0.992     1.821    BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/RST_N_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.053     1.874 f  BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_3__2/O
                         net (fo=60, routed)          0.641     2.516    BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/AR[0]
    SLICE_X2Y5           FDCE                                         f  BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.516ns  (logic 0.882ns (35.054%)  route 1.634ns (64.946%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    M19                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  RST_N_IBUF_inst/O
                         net (fo=2, routed)           0.992     1.821    BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/RST_N_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.053     1.874 f  BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_3__2/O
                         net (fo=60, routed)          0.641     2.516    BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/AR[0]
    SLICE_X2Y5           FDCE                                         f  BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[4]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BOT/BOTONES_ASCENSOR[3].BOTON_i/SINCRONIZADO/sreg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BOT/BOTONES_ASCENSOR[3].BOTON_i/SINCRONIZADO/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.193ns  (logic 0.091ns (47.249%)  route 0.102ns (52.751%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  BOT/BOTONES_ASCENSOR[3].BOTON_i/SINCRONIZADO/sreg_reg[0]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.091     0.091 r  BOT/BOTONES_ASCENSOR[3].BOTON_i/SINCRONIZADO/sreg_reg[0]/Q
                         net (fo=1, routed)           0.102     0.193    BOT/BOTONES_ASCENSOR[3].BOTON_i/SINCRONIZADO/p_1_in__2[1]
    SLICE_X0Y1           FDCE                                         r  BOT/BOTONES_ASCENSOR[3].BOTON_i/SINCRONIZADO/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BOT/BOTONES_ASCENSOR[3].BOTON_i/SINCRONIZADO/SYNC_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            BOT/BOTONES_ASCENSOR[3].BOTON_i/FLANCO/sreg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.100ns (49.879%)  route 0.100ns (50.121%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  BOT/BOTONES_ASCENSOR[3].BOTON_i/SINCRONIZADO/SYNC_OUT_reg/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  BOT/BOTONES_ASCENSOR[3].BOTON_i/SINCRONIZADO/SYNC_OUT_reg/Q
                         net (fo=1, routed)           0.100     0.200    BOT/BOTONES_ASCENSOR[3].BOTON_i/FLANCO/sreg_reg[0]_0[0]
    SLICE_X3Y3           FDCE                                         r  BOT/BOTONES_ASCENSOR[3].BOTON_i/FLANCO/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BOT/BOTONES_ASCENSOR[1].BOTON_i/SINCRONIZADO/SYNC_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            BOT/BOTONES_ASCENSOR[1].BOTON_i/FLANCO/sreg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.201ns  (logic 0.100ns (49.745%)  route 0.101ns (50.255%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  BOT/BOTONES_ASCENSOR[1].BOTON_i/SINCRONIZADO/SYNC_OUT_reg/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  BOT/BOTONES_ASCENSOR[1].BOTON_i/SINCRONIZADO/SYNC_OUT_reg/Q
                         net (fo=1, routed)           0.101     0.201    BOT/BOTONES_ASCENSOR[1].BOTON_i/FLANCO/sreg_reg[0]_2[0]
    SLICE_X1Y2           FDCE                                         r  BOT/BOTONES_ASCENSOR[1].BOTON_i/FLANCO/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BOT/BOTONES_ASCENSOR[2].BOTON_i/SINCRONIZADO/SYNC_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            BOT/BOTONES_ASCENSOR[2].BOTON_i/FLANCO/sreg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.100ns (49.236%)  route 0.103ns (50.764%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  BOT/BOTONES_ASCENSOR[2].BOTON_i/SINCRONIZADO/SYNC_OUT_reg/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  BOT/BOTONES_ASCENSOR[2].BOTON_i/SINCRONIZADO/SYNC_OUT_reg/Q
                         net (fo=1, routed)           0.103     0.203    BOT/BOTONES_ASCENSOR[2].BOTON_i/FLANCO/sreg_reg[0]_1[0]
    SLICE_X1Y2           FDCE                                         r  BOT/BOTONES_ASCENSOR[2].BOTON_i/FLANCO/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BOT/BOTONES_ASCENSOR[0].BOTON_i/FLANCO/sreg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BOT/BOTONES_ASCENSOR[0].BOTON_i/FLANCO/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.100ns (48.068%)  route 0.108ns (51.932%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE                         0.000     0.000 r  BOT/BOTONES_ASCENSOR[0].BOTON_i/FLANCO/sreg_reg[0]/C
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  BOT/BOTONES_ASCENSOR[0].BOTON_i/FLANCO/sreg_reg[0]/Q
                         net (fo=4, routed)           0.108     0.208    BOT/BOTONES_ASCENSOR[0].BOTON_i/FLANCO/sreg[0]
    SLICE_X1Y2           FDCE                                         r  BOT/BOTONES_ASCENSOR[0].BOTON_i/FLANCO/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BOT/BOTONES_ASCENSOR[2].BOTON_i/FLANCO/sreg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BOT/BOTONES_ASCENSOR[2].BOTON_i/FLANCO/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.091ns (43.190%)  route 0.120ns (56.810%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE                         0.000     0.000 r  BOT/BOTONES_ASCENSOR[2].BOTON_i/FLANCO/sreg_reg[0]/C
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.091     0.091 r  BOT/BOTONES_ASCENSOR[2].BOTON_i/FLANCO/sreg_reg[0]/Q
                         net (fo=4, routed)           0.120     0.211    BOT/BOTONES_ASCENSOR[2].BOTON_i/FLANCO/sreg[0]
    SLICE_X1Y2           FDCE                                         r  BOT/BOTONES_ASCENSOR[2].BOTON_i/FLANCO/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.229ns  (logic 0.157ns (68.631%)  route 0.072ns (31.369%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE                         0.000     0.000 r  BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[2]/C
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.091     0.091 r  BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[2]/Q
                         net (fo=5, routed)           0.072     0.163    BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual_reg_n_0_[2]
    SLICE_X3Y2           LUT6 (Prop_lut6_I4_O)        0.066     0.229 r  BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual[4]_i_1__1/O
                         net (fo=1, routed)           0.000     0.229    BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual[4]_i_1__1_n_0
    SLICE_X3Y2           FDCE                                         r  BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.118ns (49.868%)  route 0.119ns (50.132%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE                         0.000     0.000 r  BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/C
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.118     0.118 r  BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/Q
                         net (fo=3, routed)           0.119     0.237    BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/Q[2]
    SLICE_X2Y3           FDPE                                         r  BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BOT/BOTONES_ASCENSOR[1].BOTON_i/FLANCO/sreg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.128ns (53.469%)  route 0.111ns (46.531%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE                         0.000     0.000 r  BOT/BOTONES_ASCENSOR[1].BOTON_i/FLANCO/sreg_reg[1]/C
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.100     0.100 f  BOT/BOTONES_ASCENSOR[1].BOTON_i/FLANCO/sreg_reg[1]/Q
                         net (fo=5, routed)           0.111     0.211    BOT/BOTONES_ASCENSOR[1].BOTON_i/FLANCO/sreg[1]
    SLICE_X1Y4           LUT5 (Prop_lut5_I3_O)        0.028     0.239 r  BOT/BOTONES_ASCENSOR[1].BOTON_i/FLANCO/FSM_onehot_estado_actual[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.239    BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/D[0]
    SLICE_X1Y4           FDCE                                         r  BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BOT/BOTONES_ASCENSOR[2].BOTON_i/SINCRONIZADO/sreg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BOT/BOTONES_ASCENSOR[2].BOTON_i/SINCRONIZADO/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.091ns (37.760%)  route 0.150ns (62.240%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  BOT/BOTONES_ASCENSOR[2].BOTON_i/SINCRONIZADO/sreg_reg[0]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.091     0.091 r  BOT/BOTONES_ASCENSOR[2].BOTON_i/SINCRONIZADO/sreg_reg[0]/Q
                         net (fo=1, routed)           0.150     0.241    BOT/BOTONES_ASCENSOR[2].BOTON_i/SINCRONIZADO/p_1_in__1[1]
    SLICE_X0Y1           FDCE                                         r  BOT/BOTONES_ASCENSOR[2].BOTON_i/SINCRONIZADO/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------





