# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd" \
"../../../../VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_mux.vhd" \
"../../../../VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd" \
"../../../../VHDL_assignment.srcs/sources_1/new/flags.vhd" \
"../../../../VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd" \
"../../../../VHDL_assignment.srcs/sources_1/new/function_unit.vhd" \
"../../../../VHDL_assignment.srcs/sources_1/imports/new/logic_unit_16bit.vhd" \
"../../../../VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd" \
"../../../../VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd" \
"../../../../VHDL_assignment.srcs/sources_1/imports/new/mux4_16bit.vhd" \
"../../../../VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd" \
"../../../../VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd" \
"../../../../VHDL_assignment.srcs/sources_1/new/function_unit_tb.vhd" \

# Do not sort compile order
nosort
