$date
	Tue Sep 21 23:34:36 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module comparator_tb $end
$var wire 1 ! oF3 $end
$var wire 1 " oF2 $end
$var wire 1 # oF1 $end
$var reg 1 $ A $end
$var reg 1 % B $end
$var reg 1 & C $end
$var reg 1 ' D $end
$scope module compPrueba $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 ' C $end
$var wire 1 ' D $end
$var wire 1 ! F3 $end
$var wire 1 " F2 $end
$var wire 1 # F1 $end
$scope module salidaF1 $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 ' C $end
$var wire 1 ' D $end
$var wire 1 # out $end
$upscope $end
$scope module salidaF2 $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 ' C $end
$var wire 1 ' D $end
$var wire 1 " out $end
$upscope $end
$scope module salidaF3 $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 ' C $end
$var wire 1 ' D $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
1&
1%
1$
1#
0"
0!
$end
#2
0#
1"
0&
0%
0$
#4
1!
0"
0'
1&
1%
1$
#5
