{
  "module_name": "tu102.c",
  "hash_id": "d9719e626c71914c891921c3a8a4d0988d0e79b6fd950adfde04802d9fb1c132",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/nvkm/engine/sec2/tu102.c",
  "human_readable_source": " \n#include \"priv.h\"\n#include <subdev/acr.h>\n\n#include <nvfw/sec2.h>\n\nstatic const struct nvkm_falcon_func\ntu102_sec2_flcn = {\n\t.disable = gm200_flcn_disable,\n\t.enable = gm200_flcn_enable,\n\t.reset_pmc = true,\n\t.reset_eng = gp102_flcn_reset_eng,\n\t.reset_wait_mem_scrubbing = gm200_flcn_reset_wait_mem_scrubbing,\n\t.debug = 0x408,\n\t.bind_inst = gm200_flcn_bind_inst,\n\t.bind_stat = gm200_flcn_bind_stat,\n\t.bind_intr = true,\n\t.imem_pio = &gm200_flcn_imem_pio,\n\t.dmem_pio = &gm200_flcn_dmem_pio,\n\t.emem_addr = 0x01000000,\n\t.emem_pio = &gp102_flcn_emem_pio,\n\t.start = nvkm_falcon_v1_start,\n\t.cmdq = { 0xc00, 0xc04, 8 },\n\t.msgq = { 0xc80, 0xc84, 8 },\n};\n\nstatic const struct nvkm_sec2_func\ntu102_sec2 = {\n\t.flcn = &tu102_sec2_flcn,\n\t.unit_unload = NV_SEC2_UNIT_V2_UNLOAD,\n\t.unit_acr = NV_SEC2_UNIT_V2_ACR,\n\t.intr = gp102_sec2_intr,\n\t.initmsg = gp102_sec2_initmsg,\n};\n\nMODULE_FIRMWARE(\"nvidia/tu102/sec2/desc.bin\");\nMODULE_FIRMWARE(\"nvidia/tu102/sec2/image.bin\");\nMODULE_FIRMWARE(\"nvidia/tu102/sec2/sig.bin\");\nMODULE_FIRMWARE(\"nvidia/tu104/sec2/desc.bin\");\nMODULE_FIRMWARE(\"nvidia/tu104/sec2/image.bin\");\nMODULE_FIRMWARE(\"nvidia/tu104/sec2/sig.bin\");\nMODULE_FIRMWARE(\"nvidia/tu106/sec2/desc.bin\");\nMODULE_FIRMWARE(\"nvidia/tu106/sec2/image.bin\");\nMODULE_FIRMWARE(\"nvidia/tu106/sec2/sig.bin\");\nMODULE_FIRMWARE(\"nvidia/tu116/sec2/desc.bin\");\nMODULE_FIRMWARE(\"nvidia/tu116/sec2/image.bin\");\nMODULE_FIRMWARE(\"nvidia/tu116/sec2/sig.bin\");\nMODULE_FIRMWARE(\"nvidia/tu117/sec2/desc.bin\");\nMODULE_FIRMWARE(\"nvidia/tu117/sec2/image.bin\");\nMODULE_FIRMWARE(\"nvidia/tu117/sec2/sig.bin\");\n\nstatic const struct nvkm_sec2_fwif\ntu102_sec2_fwif[] = {\n\t{  0, gp102_sec2_load, &tu102_sec2, &gp102_sec2_acr_1 },\n\t{ -1, gp102_sec2_nofw, &tu102_sec2 }\n};\n\nint\ntu102_sec2_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst,\n\t       struct nvkm_sec2 **psec2)\n{\n\t \n\treturn nvkm_sec2_new_(tu102_sec2_fwif, device, type, inst, 0x840000, psec2);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}