Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb 13 21:35:57 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
|      Characteristics      |                                                                                                         WorstPath to Src                                                                                                         |                                                                                                                                                      Path #1                                                                                                                                                     |   WorstPath from Dst  |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
| Requirement               |                                                                                                                                                                                                                           25.000 |                                                                                                                                                                                                                                                                                                           25.000 |                25.000 |
| Path Delay                |                                                                                                                                                                                                                           17.879 |                                                                                                                                                                                                                                                                                                           23.422 |                 2.546 |
| Logic Delay               | 5.191(30%)                                                                                                                                                                                                                       | 6.864(30%)                                                                                                                                                                                                                                                                                                       | 0.449(18%)            |
| Net Delay                 | 12.688(70%)                                                                                                                                                                                                                      | 16.558(70%)                                                                                                                                                                                                                                                                                                      | 2.097(82%)            |
| Clock Skew                |                                                                                                                                                                                                                           -0.093 |                                                                                                                                                                                                                                                                                                           -0.126 |                -0.054 |
| Slack                     |                                                                                                                                                                                                                            7.020 |                                                                                                                                                                                                                                                                                                            1.444 |                22.392 |
| Timing Exception          |                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                  |                       |
| Bounding Box Size         | 13% x 1%                                                                                                                                                                                                                         | 13% x 2%                                                                                                                                                                                                                                                                                                         | 0% x 0%               |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                                                           | (0, 0)                                                                                                                                                                                                                                                                                                           | (0, 0)                |
| Cumulative Fanout         |                                                                                                                                                                                                                              620 |                                                                                                                                                                                                                                                                                                              781 |                    19 |
| Fixed Loc                 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| Fixed Route               |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| Hold Fix Detour           |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| Combined LUT Pairs        |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                     | Safely Timed                                                                                                                                                                                                                                                                                                     | Safely Timed          |
| Logic Levels              |                                                                                                                                                                                                                               43 |                                                                                                                                                                                                                                                                                                               59 |                     2 |
| Routes                    |                                                                                                                                                                                                                               43 |                                                                                                                                                                                                                                                                                                               59 |                     2 |
| Logical Path              | FDSE LUT4 LUT5 LUT3 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 FDSE | FDSE LUT4 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 FDRE   |
| Start Point Clock         | clk                                                                                                                                                                                                                              | clk                                                                                                                                                                                                                                                                                                              | clk                   |
| End Point Clock           | clk                                                                                                                                                                                                                              | clk                                                                                                                                                                                                                                                                                                              | clk                   |
| DSP Block                 | None                                                                                                                                                                                                                             | None                                                                                                                                                                                                                                                                                                             | None                  |
| BRAM                      | None                                                                                                                                                                                                                             | None                                                                                                                                                                                                                                                                                                             | None                  |
| IO Crossings              |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                                0 |                     3 |
| SLR Crossings             |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| PBlocks                   |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| High Fanout               |                                                                                                                                                                                                                               49 |                                                                                                                                                                                                                                                                                                               49 |                    17 |
| Dont Touch                |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| Mark Debug                |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                                                                                           | FDSE/C                                                                                                                                                                                                                                                                                                           | FDRE/C                |
| End Point Pin Primitive   | FDSE/D                                                                                                                                                                                                                           | FDRE/D                                                                                                                                                                                                                                                                                                           | FDRE/D                |
| Start Point Pin           | sr_p.sr_1_10.pt[1]/C                                                                                                                                                                                                             | sr_p.sr_1_11.pt[1]/C                                                                                                                                                                                                                                                                                             | sr_p.sr_1_15.roi[5]/C |
| End Point Pin             | sr_p.sr_1_11.pt[1]/D                                                                                                                                                                                                             | sr_p.sr_1_15.roi[5]/D                                                                                                                                                                                                                                                                                            | sr_p.sr_1_6.roi[5]/D  |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
|      Characteristics      |                                                                                                         WorstPath to Src                                                                                                         |                                                                                                                                                   Path #2                                                                                                                                                   |   WorstPath from Dst  |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
| Requirement               |                                                                                                                                                                                                                           25.000 |                                                                                                                                                                                                                                                                                                      25.000 |                25.000 |
| Path Delay                |                                                                                                                                                                                                                           17.879 |                                                                                                                                                                                                                                                                                                      23.344 |                 2.411 |
| Logic Delay               | 5.191(30%)                                                                                                                                                                                                                       | 6.282(27%)                                                                                                                                                                                                                                                                                                  | 0.252(11%)            |
| Net Delay                 | 12.688(70%)                                                                                                                                                                                                                      | 17.062(73%)                                                                                                                                                                                                                                                                                                 | 2.159(89%)            |
| Clock Skew                |                                                                                                                                                                                                                           -0.093 |                                                                                                                                                                                                                                                                                                      -0.136 |                -0.114 |
| Slack                     |                                                                                                                                                                                                                            7.020 |                                                                                                                                                                                                                                                                                                       1.512 |                22.467 |
| Timing Exception          |                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |                       |
| Bounding Box Size         | 13% x 1%                                                                                                                                                                                                                         | 13% x 2%                                                                                                                                                                                                                                                                                                    | 2% x 0%               |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                                                           | (0, 0)                                                                                                                                                                                                                                                                                                      | (0, 0)                |
| Cumulative Fanout         |                                                                                                                                                                                                                              620 |                                                                                                                                                                                                                                                                                                         790 |                    19 |
| Fixed Loc                 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                     0 |
| Fixed Route               |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                     0 |
| Hold Fix Detour           |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                     0 |
| Combined LUT Pairs        |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                     0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                     | Safely Timed                                                                                                                                                                                                                                                                                                | Safely Timed          |
| Logic Levels              |                                                                                                                                                                                                                               43 |                                                                                                                                                                                                                                                                                                          58 |                     2 |
| Routes                    |                                                                                                                                                                                                                               43 |                                                                                                                                                                                                                                                                                                          58 |                     2 |
| Logical Path              | FDSE LUT4 LUT5 LUT3 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 FDSE | FDSE LUT4 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 FDRE   |
| Start Point Clock         | clk                                                                                                                                                                                                                              | clk                                                                                                                                                                                                                                                                                                         | clk                   |
| End Point Clock           | clk                                                                                                                                                                                                                              | clk                                                                                                                                                                                                                                                                                                         | clk                   |
| DSP Block                 | None                                                                                                                                                                                                                             | None                                                                                                                                                                                                                                                                                                        | None                  |
| BRAM                      | None                                                                                                                                                                                                                             | None                                                                                                                                                                                                                                                                                                        | None                  |
| IO Crossings              |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                     3 |
| SLR Crossings             |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                     0 |
| PBlocks                   |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                     0 |
| High Fanout               |                                                                                                                                                                                                                               49 |                                                                                                                                                                                                                                                                                                          52 |                    17 |
| Dont Touch                |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                     0 |
| Mark Debug                |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                     0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                                                                                           | FDSE/C                                                                                                                                                                                                                                                                                                      | FDRE/C                |
| End Point Pin Primitive   | FDSE/D                                                                                                                                                                                                                           | FDRE/D                                                                                                                                                                                                                                                                                                      | FDRE/D                |
| Start Point Pin           | sr_p.sr_1_10.pt[1]/C                                                                                                                                                                                                             | sr_p.sr_1_11.pt[1]/C                                                                                                                                                                                                                                                                                        | sr_p.sr_1_15.roi[2]/C |
| End Point Pin             | sr_p.sr_1_11.pt[1]/D                                                                                                                                                                                                             | sr_p.sr_1_15.roi[2]/D                                                                                                                                                                                                                                                                                       | sr_p.sr_1_2.roi[2]/D  |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
|      Characteristics      |                                                                                                         WorstPath to Src                                                                                                         |                                                                                                                                                   Path #3                                                                                                                                                   |   WorstPath from Dst  |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
| Requirement               |                                                                                                                                                                                                                           25.000 |                                                                                                                                                                                                                                                                                                      25.000 |                25.000 |
| Path Delay                |                                                                                                                                                                                                                           17.879 |                                                                                                                                                                                                                                                                                                      23.316 |                 2.770 |
| Logic Delay               | 5.191(30%)                                                                                                                                                                                                                       | 6.233(27%)                                                                                                                                                                                                                                                                                                  | 0.307(12%)            |
| Net Delay                 | 12.688(70%)                                                                                                                                                                                                                      | 17.083(73%)                                                                                                                                                                                                                                                                                                 | 2.463(88%)            |
| Clock Skew                |                                                                                                                                                                                                                           -0.093 |                                                                                                                                                                                                                                                                                                      -0.134 |                -0.095 |
| Slack                     |                                                                                                                                                                                                                            7.020 |                                                                                                                                                                                                                                                                                                       1.542 |                22.127 |
| Timing Exception          |                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |                       |
| Bounding Box Size         | 13% x 1%                                                                                                                                                                                                                         | 13% x 2%                                                                                                                                                                                                                                                                                                    | 2% x 0%               |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                                                           | (0, 0)                                                                                                                                                                                                                                                                                                      | (0, 0)                |
| Cumulative Fanout         |                                                                                                                                                                                                                              620 |                                                                                                                                                                                                                                                                                                         790 |                    19 |
| Fixed Loc                 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                     0 |
| Fixed Route               |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                     0 |
| Hold Fix Detour           |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                     0 |
| Combined LUT Pairs        |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                     0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                     | Safely Timed                                                                                                                                                                                                                                                                                                | Safely Timed          |
| Logic Levels              |                                                                                                                                                                                                                               43 |                                                                                                                                                                                                                                                                                                          58 |                     2 |
| Routes                    |                                                                                                                                                                                                                               43 |                                                                                                                                                                                                                                                                                                          58 |                     2 |
| Logical Path              | FDSE LUT4 LUT5 LUT3 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 FDSE | FDSE LUT4 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 FDRE   |
| Start Point Clock         | clk                                                                                                                                                                                                                              | clk                                                                                                                                                                                                                                                                                                         | clk                   |
| End Point Clock           | clk                                                                                                                                                                                                                              | clk                                                                                                                                                                                                                                                                                                         | clk                   |
| DSP Block                 | None                                                                                                                                                                                                                             | None                                                                                                                                                                                                                                                                                                        | None                  |
| BRAM                      | None                                                                                                                                                                                                                             | None                                                                                                                                                                                                                                                                                                        | None                  |
| IO Crossings              |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                     0 |
| SLR Crossings             |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                     0 |
| PBlocks                   |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                     0 |
| High Fanout               |                                                                                                                                                                                                                               49 |                                                                                                                                                                                                                                                                                                          52 |                    17 |
| Dont Touch                |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                     0 |
| Mark Debug                |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                     0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                                                                                           | FDSE/C                                                                                                                                                                                                                                                                                                      | FDRE/C                |
| End Point Pin Primitive   | FDSE/D                                                                                                                                                                                                                           | FDRE/D                                                                                                                                                                                                                                                                                                      | FDRE/D                |
| Start Point Pin           | sr_p.sr_1_10.pt[1]/C                                                                                                                                                                                                             | sr_p.sr_1_11.pt[1]/C                                                                                                                                                                                                                                                                                        | sr_p.sr_1_15.roi[1]/C |
| End Point Pin             | sr_p.sr_1_11.pt[1]/D                                                                                                                                                                                                             | sr_p.sr_1_15.roi[1]/D                                                                                                                                                                                                                                                                                       | sr_p.sr_1_1.roi[1]/D  |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                         WorstPath to Src                                                                                                         |                                                                                                                                                   Path #4                                                                                                                                                   |                                                                                                                                                WorstPath from Dst                                                                                                                                                |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                                                                                                           25.000 |                                                                                                                                                                                                                                                                                                      25.000 |                                                                                                                                                                                                                                                                                                           25.000 |
| Path Delay                |                                                                                                                                                                                                                           17.879 |                                                                                                                                                                                                                                                                                                      23.290 |                                                                                                                                                                                                                                                                                                           23.270 |
| Logic Delay               | 5.191(30%)                                                                                                                                                                                                                       | 6.667(29%)                                                                                                                                                                                                                                                                                                  | 6.869(30%)                                                                                                                                                                                                                                                                                                       |
| Net Delay                 | 12.688(70%)                                                                                                                                                                                                                      | 16.623(71%)                                                                                                                                                                                                                                                                                                 | 16.401(70%)                                                                                                                                                                                                                                                                                                      |
| Clock Skew                |                                                                                                                                                                                                                           -0.093 |                                                                                                                                                                                                                                                                                                      -0.145 |                                                                                                                                                                                                                                                                                                           -0.085 |
| Slack                     |                                                                                                                                                                                                                            7.020 |                                                                                                                                                                                                                                                                                                       1.557 |                                                                                                                                                                                                                                                                                                            1.637 |
| Timing Exception          |                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                  |
| Bounding Box Size         | 13% x 1%                                                                                                                                                                                                                         | 13% x 2%                                                                                                                                                                                                                                                                                                    | 13% x 2%                                                                                                                                                                                                                                                                                                         |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                                                           | (0, 0)                                                                                                                                                                                                                                                                                                      | (0, 0)                                                                                                                                                                                                                                                                                                           |
| Cumulative Fanout         |                                                                                                                                                                                                                              620 |                                                                                                                                                                                                                                                                                                         781 |                                                                                                                                                                                                                                                                                                              778 |
| Fixed Loc                 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                                                                                                                                                                                                                                                                                                                0 |
| Fixed Route               |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                                                                                                                                                                                                                                                                                                                0 |
| Hold Fix Detour           |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                                                                                                                                                                                                                                                                                                                0 |
| Combined LUT Pairs        |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                                                                                                                                                                                                                                                                                                                0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                     | Safely Timed                                                                                                                                                                                                                                                                                                | Safely Timed                                                                                                                                                                                                                                                                                                     |
| Logic Levels              |                                                                                                                                                                                                                               43 |                                                                                                                                                                                                                                                                                                          58 |                                                                                                                                                                                                                                                                                                               59 |
| Routes                    |                                                                                                                                                                                                                               43 |                                                                                                                                                                                                                                                                                                          58 |                                                                                                                                                                                                                                                                                                               59 |
| Logical Path              | FDSE LUT4 LUT5 LUT3 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 FDSE | FDSE LUT4 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 FDSE | FDSE LUT4 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                                                                                                                                              | clk                                                                                                                                                                                                                                                                                                         | clk                                                                                                                                                                                                                                                                                                              |
| End Point Clock           | clk                                                                                                                                                                                                                              | clk                                                                                                                                                                                                                                                                                                         | clk                                                                                                                                                                                                                                                                                                              |
| DSP Block                 | None                                                                                                                                                                                                                             | None                                                                                                                                                                                                                                                                                                        | None                                                                                                                                                                                                                                                                                                             |
| BRAM                      | None                                                                                                                                                                                                                             | None                                                                                                                                                                                                                                                                                                        | None                                                                                                                                                                                                                                                                                                             |
| IO Crossings              |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                                                                                                                                                                                                                                                                                                                0 |
| SLR Crossings             |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                                                                                                                                                                                                                                                                                                                0 |
| PBlocks                   |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                                                                                                                                                                                                                                                                                                                0 |
| High Fanout               |                                                                                                                                                                                                                               49 |                                                                                                                                                                                                                                                                                                          49 |                                                                                                                                                                                                                                                                                                               49 |
| Dont Touch                |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                                                                                                                                                                                                                                                                                                                0 |
| Mark Debug                |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                                                                                                                                                                                                                                                                                                                0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                                                                                           | FDSE/C                                                                                                                                                                                                                                                                                                      | FDSE/C                                                                                                                                                                                                                                                                                                           |
| End Point Pin Primitive   | FDSE/D                                                                                                                                                                                                                           | FDSE/D                                                                                                                                                                                                                                                                                                      | FDRE/D                                                                                                                                                                                                                                                                                                           |
| Start Point Pin           | sr_p.sr_1_10.pt[1]/C                                                                                                                                                                                                             | sr_p.sr_1_11.pt[1]/C                                                                                                                                                                                                                                                                                        | sr_p.sr_1_15.pt[0]/C                                                                                                                                                                                                                                                                                             |
| End Point Pin             | sr_p.sr_1_11.pt[1]/D                                                                                                                                                                                                             | sr_p.sr_1_15.pt[0]/D                                                                                                                                                                                                                                                                                        | sr_p.sr_1_15.roi[5]/D                                                                                                                                                                                                                                                                                            |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                         WorstPath to Src                                                                                                         |                                                                                                                                                   Path #5                                                                                                                                                   |                                                                                                                                              WorstPath from Dst                                                                                                                                             |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                                                                                                           25.000 |                                                                                                                                                                                                                                                                                                      25.000 |                                                                                                                                                                                                                                                                                                      25.000 |
| Path Delay                |                                                                                                                                                                                                                           17.879 |                                                                                                                                                                                                                                                                                                      23.300 |                                                                                                                                                                                                                                                                                                      23.355 |
| Logic Delay               | 5.191(30%)                                                                                                                                                                                                                       | 6.667(29%)                                                                                                                                                                                                                                                                                                  | 6.684(29%)                                                                                                                                                                                                                                                                                                  |
| Net Delay                 | 12.688(70%)                                                                                                                                                                                                                      | 16.633(71%)                                                                                                                                                                                                                                                                                                 | 16.671(71%)                                                                                                                                                                                                                                                                                                 |
| Clock Skew                |                                                                                                                                                                                                                           -0.093 |                                                                                                                                                                                                                                                                                                      -0.121 |                                                                                                                                                                                                                                                                                                      -0.124 |
| Slack                     |                                                                                                                                                                                                                            7.020 |                                                                                                                                                                                                                                                                                                       1.571 |                                                                                                                                                                                                                                                                                                       1.513 |
| Timing Exception          |                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                             |
| Bounding Box Size         | 13% x 1%                                                                                                                                                                                                                         | 13% x 2%                                                                                                                                                                                                                                                                                                    | 14% x 2%                                                                                                                                                                                                                                                                                                    |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                                                           | (0, 0)                                                                                                                                                                                                                                                                                                      | (0, 0)                                                                                                                                                                                                                                                                                                      |
| Cumulative Fanout         |                                                                                                                                                                                                                              620 |                                                                                                                                                                                                                                                                                                         781 |                                                                                                                                                                                                                                                                                                         775 |
| Fixed Loc                 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                                                                                                                                                                                                                                                                                                           0 |
| Fixed Route               |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                                                                                                                                                                                                                                                                                                           0 |
| Hold Fix Detour           |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                                                                                                                                                                                                                                                                                                           0 |
| Combined LUT Pairs        |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                                                                                                                                                                                                                                                                                                           0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                     | Safely Timed                                                                                                                                                                                                                                                                                                | Safely Timed                                                                                                                                                                                                                                                                                                |
| Logic Levels              |                                                                                                                                                                                                                               43 |                                                                                                                                                                                                                                                                                                          58 |                                                                                                                                                                                                                                                                                                          58 |
| Routes                    |                                                                                                                                                                                                                               43 |                                                                                                                                                                                                                                                                                                          58 |                                                                                                                                                                                                                                                                                                          58 |
| Logical Path              | FDSE LUT4 LUT5 LUT3 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 FDSE | FDSE LUT4 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 FDSE | FDSE LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                                                                                                                                              | clk                                                                                                                                                                                                                                                                                                         | clk                                                                                                                                                                                                                                                                                                         |
| End Point Clock           | clk                                                                                                                                                                                                                              | clk                                                                                                                                                                                                                                                                                                         | clk                                                                                                                                                                                                                                                                                                         |
| DSP Block                 | None                                                                                                                                                                                                                             | None                                                                                                                                                                                                                                                                                                        | None                                                                                                                                                                                                                                                                                                        |
| BRAM                      | None                                                                                                                                                                                                                             | None                                                                                                                                                                                                                                                                                                        | None                                                                                                                                                                                                                                                                                                        |
| IO Crossings              |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                                                                                                                                                                                                                                                                                                           0 |
| SLR Crossings             |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                                                                                                                                                                                                                                                                                                           0 |
| PBlocks                   |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                                                                                                                                                                                                                                                                                                           0 |
| High Fanout               |                                                                                                                                                                                                                               49 |                                                                                                                                                                                                                                                                                                          49 |                                                                                                                                                                                                                                                                                                          49 |
| Dont Touch                |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                                                                                                                                                                                                                                                                                                           0 |
| Mark Debug                |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                                                                                                                                                                                                                                                                                                           0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                                                                                           | FDSE/C                                                                                                                                                                                                                                                                                                      | FDSE/C                                                                                                                                                                                                                                                                                                      |
| End Point Pin Primitive   | FDSE/D                                                                                                                                                                                                                           | FDSE/D                                                                                                                                                                                                                                                                                                      | FDRE/D                                                                                                                                                                                                                                                                                                      |
| Start Point Pin           | sr_p.sr_1_10.pt[1]/C                                                                                                                                                                                                             | sr_p.sr_1_11.pt[1]/C                                                                                                                                                                                                                                                                                        | sr_p.sr_1_15.pt[1]/C                                                                                                                                                                                                                                                                                        |
| End Point Pin             | sr_p.sr_1_11.pt[1]/D                                                                                                                                                                                                             | sr_p.sr_1_15.pt[1]/D                                                                                                                                                                                                                                                                                        | sr_p.sr_1_15.roi[5]/D                                                                                                                                                                                                                                                                                       |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                         WorstPath to Src                                                                                                         |                                                                                                                                                   Path #6                                                                                                                                                   |                                                                                                                                           WorstPath from Dst                                                                                                                                           |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                                                                                                           25.000 |                                                                                                                                                                                                                                                                                                      25.000 |                                                                                                                                                                                                                                                                                                 25.000 |
| Path Delay                |                                                                                                                                                                                                                           17.879 |                                                                                                                                                                                                                                                                                                      23.284 |                                                                                                                                                                                                                                                                                                 23.266 |
| Logic Delay               | 5.191(30%)                                                                                                                                                                                                                       | 6.785(30%)                                                                                                                                                                                                                                                                                                  | 6.730(29%)                                                                                                                                                                                                                                                                                             |
| Net Delay                 | 12.688(70%)                                                                                                                                                                                                                      | 16.499(70%)                                                                                                                                                                                                                                                                                                 | 16.536(71%)                                                                                                                                                                                                                                                                                            |
| Clock Skew                |                                                                                                                                                                                                                           -0.093 |                                                                                                                                                                                                                                                                                                      -0.122 |                                                                                                                                                                                                                                                                                                 -0.122 |
| Slack                     |                                                                                                                                                                                                                            7.020 |                                                                                                                                                                                                                                                                                                       1.586 |                                                                                                                                                                                                                                                                                                  1.604 |
| Timing Exception          |                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                        |
| Bounding Box Size         | 13% x 1%                                                                                                                                                                                                                         | 13% x 2%                                                                                                                                                                                                                                                                                                    | 14% x 2%                                                                                                                                                                                                                                                                                               |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                                                           | (0, 0)                                                                                                                                                                                                                                                                                                      | (0, 0)                                                                                                                                                                                                                                                                                                 |
| Cumulative Fanout         |                                                                                                                                                                                                                              620 |                                                                                                                                                                                                                                                                                                         781 |                                                                                                                                                                                                                                                                                                    776 |
| Fixed Loc                 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                                                                                                                                                                                                                                                                                                      0 |
| Fixed Route               |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                                                                                                                                                                                                                                                                                                      0 |
| Hold Fix Detour           |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                                                                                                                                                                                                                                                                                                      0 |
| Combined LUT Pairs        |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                                                                                                                                                                                                                                                                                                      0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                     | Safely Timed                                                                                                                                                                                                                                                                                                | Safely Timed                                                                                                                                                                                                                                                                                           |
| Logic Levels              |                                                                                                                                                                                                                               43 |                                                                                                                                                                                                                                                                                                          58 |                                                                                                                                                                                                                                                                                                     57 |
| Routes                    |                                                                                                                                                                                                                               43 |                                                                                                                                                                                                                                                                                                          58 |                                                                                                                                                                                                                                                                                                     57 |
| Logical Path              | FDSE LUT4 LUT5 LUT3 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 FDSE | FDSE LUT4 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 FDSE | FDSE LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                                                                                                                                              | clk                                                                                                                                                                                                                                                                                                         | clk                                                                                                                                                                                                                                                                                                    |
| End Point Clock           | clk                                                                                                                                                                                                                              | clk                                                                                                                                                                                                                                                                                                         | clk                                                                                                                                                                                                                                                                                                    |
| DSP Block                 | None                                                                                                                                                                                                                             | None                                                                                                                                                                                                                                                                                                        | None                                                                                                                                                                                                                                                                                                   |
| BRAM                      | None                                                                                                                                                                                                                             | None                                                                                                                                                                                                                                                                                                        | None                                                                                                                                                                                                                                                                                                   |
| IO Crossings              |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                                                                                                                                                                                                                                                                                                      0 |
| SLR Crossings             |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                                                                                                                                                                                                                                                                                                      0 |
| PBlocks                   |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                                                                                                                                                                                                                                                                                                      0 |
| High Fanout               |                                                                                                                                                                                                                               49 |                                                                                                                                                                                                                                                                                                          49 |                                                                                                                                                                                                                                                                                                     49 |
| Dont Touch                |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                                                                                                                                                                                                                                                                                                      0 |
| Mark Debug                |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                                                                                                                                                                                                                                                                                                      0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                                                                                           | FDSE/C                                                                                                                                                                                                                                                                                                      | FDSE/C                                                                                                                                                                                                                                                                                                 |
| End Point Pin Primitive   | FDSE/D                                                                                                                                                                                                                           | FDSE/D                                                                                                                                                                                                                                                                                                      | FDRE/D                                                                                                                                                                                                                                                                                                 |
| Start Point Pin           | sr_p.sr_1_10.pt[1]/C                                                                                                                                                                                                             | sr_p.sr_1_11.pt[1]/C                                                                                                                                                                                                                                                                                        | sr_p.sr_1_15.pt[3]/C                                                                                                                                                                                                                                                                                   |
| End Point Pin             | sr_p.sr_1_11.pt[1]/D                                                                                                                                                                                                             | sr_p.sr_1_15.pt[3]/D                                                                                                                                                                                                                                                                                        | sr_p.sr_1_15.roi[5]/D                                                                                                                                                                                                                                                                                  |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                         WorstPath to Src                                                                                                         |                                                                                                                                                   Path #7                                                                                                                                                   |                                                                                                                                           WorstPath from Dst                                                                                                                                           |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                                                                                                           25.000 |                                                                                                                                                                                                                                                                                                      25.000 |                                                                                                                                                                                                                                                                                                 25.000 |
| Path Delay                |                                                                                                                                                                                                                           17.879 |                                                                                                                                                                                                                                                                                                      23.252 |                                                                                                                                                                                                                                                                                                 23.208 |
| Logic Delay               | 5.191(30%)                                                                                                                                                                                                                       | 6.685(29%)                                                                                                                                                                                                                                                                                                  | 6.663(29%)                                                                                                                                                                                                                                                                                             |
| Net Delay                 | 12.688(70%)                                                                                                                                                                                                                      | 16.567(71%)                                                                                                                                                                                                                                                                                                 | 16.545(71%)                                                                                                                                                                                                                                                                                            |
| Clock Skew                |                                                                                                                                                                                                                           -0.093 |                                                                                                                                                                                                                                                                                                      -0.121 |                                                                                                                                                                                                                                                                                                 -0.124 |
| Slack                     |                                                                                                                                                                                                                            7.020 |                                                                                                                                                                                                                                                                                                       1.619 |                                                                                                                                                                                                                                                                                                  1.660 |
| Timing Exception          |                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                        |
| Bounding Box Size         | 13% x 1%                                                                                                                                                                                                                         | 13% x 2%                                                                                                                                                                                                                                                                                                    | 14% x 2%                                                                                                                                                                                                                                                                                               |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                                                           | (0, 0)                                                                                                                                                                                                                                                                                                      | (0, 0)                                                                                                                                                                                                                                                                                                 |
| Cumulative Fanout         |                                                                                                                                                                                                                              620 |                                                                                                                                                                                                                                                                                                         781 |                                                                                                                                                                                                                                                                                                    773 |
| Fixed Loc                 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                                                                                                                                                                                                                                                                                                      0 |
| Fixed Route               |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                                                                                                                                                                                                                                                                                                      0 |
| Hold Fix Detour           |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                                                                                                                                                                                                                                                                                                      0 |
| Combined LUT Pairs        |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                                                                                                                                                                                                                                                                                                      0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                     | Safely Timed                                                                                                                                                                                                                                                                                                | Safely Timed                                                                                                                                                                                                                                                                                           |
| Logic Levels              |                                                                                                                                                                                                                               43 |                                                                                                                                                                                                                                                                                                          58 |                                                                                                                                                                                                                                                                                                     57 |
| Routes                    |                                                                                                                                                                                                                               43 |                                                                                                                                                                                                                                                                                                          58 |                                                                                                                                                                                                                                                                                                     57 |
| Logical Path              | FDSE LUT4 LUT5 LUT3 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 FDSE | FDSE LUT4 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 FDSE | FDSE LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                                                                                                                                              | clk                                                                                                                                                                                                                                                                                                         | clk                                                                                                                                                                                                                                                                                                    |
| End Point Clock           | clk                                                                                                                                                                                                                              | clk                                                                                                                                                                                                                                                                                                         | clk                                                                                                                                                                                                                                                                                                    |
| DSP Block                 | None                                                                                                                                                                                                                             | None                                                                                                                                                                                                                                                                                                        | None                                                                                                                                                                                                                                                                                                   |
| BRAM                      | None                                                                                                                                                                                                                             | None                                                                                                                                                                                                                                                                                                        | None                                                                                                                                                                                                                                                                                                   |
| IO Crossings              |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                                                                                                                                                                                                                                                                                                      0 |
| SLR Crossings             |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                                                                                                                                                                                                                                                                                                      0 |
| PBlocks                   |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                                                                                                                                                                                                                                                                                                      0 |
| High Fanout               |                                                                                                                                                                                                                               49 |                                                                                                                                                                                                                                                                                                          49 |                                                                                                                                                                                                                                                                                                     49 |
| Dont Touch                |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                                                                                                                                                                                                                                                                                                      0 |
| Mark Debug                |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                                                                                                                                                                                                                                                                                                      0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                                                                                           | FDSE/C                                                                                                                                                                                                                                                                                                      | FDSE/C                                                                                                                                                                                                                                                                                                 |
| End Point Pin Primitive   | FDSE/D                                                                                                                                                                                                                           | FDSE/D                                                                                                                                                                                                                                                                                                      | FDRE/D                                                                                                                                                                                                                                                                                                 |
| Start Point Pin           | sr_p.sr_1_10.pt[1]/C                                                                                                                                                                                                             | sr_p.sr_1_11.pt[1]/C                                                                                                                                                                                                                                                                                        | sr_p.sr_1_15.pt[2]/C                                                                                                                                                                                                                                                                                   |
| End Point Pin             | sr_p.sr_1_11.pt[1]/D                                                                                                                                                                                                             | sr_p.sr_1_15.pt[2]/D                                                                                                                                                                                                                                                                                        | sr_p.sr_1_15.roi[5]/D                                                                                                                                                                                                                                                                                  |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
|      Characteristics      |                                                                                                         WorstPath to Src                                                                                                         |                                                                                                                                                        Path #8                                                                                                                                                        |   WorstPath from Dst  |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
| Requirement               |                                                                                                                                                                                                                           25.000 |                                                                                                                                                                                                                                                                                                                25.000 |                25.000 |
| Path Delay                |                                                                                                                                                                                                                           17.879 |                                                                                                                                                                                                                                                                                                                23.234 |                 1.293 |
| Logic Delay               | 5.191(30%)                                                                                                                                                                                                                       | 6.861(30%)                                                                                                                                                                                                                                                                                                            | 0.199(16%)            |
| Net Delay                 | 12.688(70%)                                                                                                                                                                                                                      | 16.373(70%)                                                                                                                                                                                                                                                                                                           | 1.094(84%)            |
| Clock Skew                |                                                                                                                                                                                                                           -0.093 |                                                                                                                                                                                                                                                                                                                -0.136 |                -0.112 |
| Slack                     |                                                                                                                                                                                                                            7.020 |                                                                                                                                                                                                                                                                                                                 1.622 |                23.587 |
| Timing Exception          |                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                       |                       |
| Bounding Box Size         | 13% x 1%                                                                                                                                                                                                                         | 13% x 2%                                                                                                                                                                                                                                                                                                              | 2% x 0%               |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                                                           | (0, 0)                                                                                                                                                                                                                                                                                                                | (0, 0)                |
| Cumulative Fanout         |                                                                                                                                                                                                                              620 |                                                                                                                                                                                                                                                                                                                   780 |                    19 |
| Fixed Loc                 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                                     0 |                     0 |
| Fixed Route               |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                                     0 |                     0 |
| Hold Fix Detour           |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                                     0 |                     0 |
| Combined LUT Pairs        |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                                     0 |                     0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                     | Safely Timed                                                                                                                                                                                                                                                                                                          | Safely Timed          |
| Logic Levels              |                                                                                                                                                                                                                               43 |                                                                                                                                                                                                                                                                                                                    60 |                     2 |
| Routes                    |                                                                                                                                                                                                                               43 |                                                                                                                                                                                                                                                                                                                    60 |                     2 |
| Logical Path              | FDSE LUT4 LUT5 LUT3 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 FDSE | FDSE LUT4 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 FDRE   |
| Start Point Clock         | clk                                                                                                                                                                                                                              | clk                                                                                                                                                                                                                                                                                                                   | clk                   |
| End Point Clock           | clk                                                                                                                                                                                                                              | clk                                                                                                                                                                                                                                                                                                                   | clk                   |
| DSP Block                 | None                                                                                                                                                                                                                             | None                                                                                                                                                                                                                                                                                                                  | None                  |
| BRAM                      | None                                                                                                                                                                                                                             | None                                                                                                                                                                                                                                                                                                                  | None                  |
| IO Crossings              |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                                     0 |                     0 |
| SLR Crossings             |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                                     0 |                     0 |
| PBlocks                   |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                                     0 |                     0 |
| High Fanout               |                                                                                                                                                                                                                               49 |                                                                                                                                                                                                                                                                                                                    49 |                    17 |
| Dont Touch                |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                                     0 |                     0 |
| Mark Debug                |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                                     0 |                     0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                                                                                           | FDSE/C                                                                                                                                                                                                                                                                                                                | FDRE/C                |
| End Point Pin Primitive   | FDSE/D                                                                                                                                                                                                                           | FDRE/D                                                                                                                                                                                                                                                                                                                | FDRE/D                |
| Start Point Pin           | sr_p.sr_1_10.pt[1]/C                                                                                                                                                                                                             | sr_p.sr_1_11.pt[1]/C                                                                                                                                                                                                                                                                                                  | sr_p.sr_1_15.roi[3]/C |
| End Point Pin             | sr_p.sr_1_11.pt[1]/D                                                                                                                                                                                                             | sr_p.sr_1_15.roi[3]/D                                                                                                                                                                                                                                                                                                 | sr_p.sr_1_11.roi[3]/D |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |                                                                                                         WorstPath to Src                                                                                                         |                                                                                                                                                   Path #9                                                                                                                                                   |    WorstPath from Dst    |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |                                                                                                                                                                                                                           25.000 |                                                                                                                                                                                                                                                                                                      25.000 |                   25.000 |
| Path Delay                |                                                                                                                                                                                                                           17.879 |                                                                                                                                                                                                                                                                                                      23.188 |                    1.648 |
| Logic Delay               | 5.191(30%)                                                                                                                                                                                                                       | 6.173(27%)                                                                                                                                                                                                                                                                                                  | 0.423(26%)               |
| Net Delay                 | 12.688(70%)                                                                                                                                                                                                                      | 17.015(73%)                                                                                                                                                                                                                                                                                                 | 1.225(74%)               |
| Clock Skew                |                                                                                                                                                                                                                           -0.093 |                                                                                                                                                                                                                                                                                                      -0.171 |                   -0.102 |
| Slack                     |                                                                                                                                                                                                                            7.020 |                                                                                                                                                                                                                                                                                                       1.633 |                   23.241 |
| Timing Exception          |                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                             |                          |
| Bounding Box Size         | 13% x 1%                                                                                                                                                                                                                         | 13% x 2%                                                                                                                                                                                                                                                                                                    | 1% x 0%                  |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                                                           | (0, 0)                                                                                                                                                                                                                                                                                                      | (0, 0)                   |
| Cumulative Fanout         |                                                                                                                                                                                                                              620 |                                                                                                                                                                                                                                                                                                         790 |                       19 |
| Fixed Loc                 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                        0 |
| Fixed Route               |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                        0 |
| Hold Fix Detour           |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                        0 |
| Combined LUT Pairs        |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                        0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                     | Safely Timed                                                                                                                                                                                                                                                                                                | Safely Timed             |
| Logic Levels              |                                                                                                                                                                                                                               43 |                                                                                                                                                                                                                                                                                                          58 |                        2 |
| Routes                    |                                                                                                                                                                                                                               43 |                                                                                                                                                                                                                                                                                                          58 |                        2 |
| Logical Path              | FDSE LUT4 LUT5 LUT3 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 FDSE | FDSE LUT4 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 FDRE      |
| Start Point Clock         | clk                                                                                                                                                                                                                              | clk                                                                                                                                                                                                                                                                                                         | clk                      |
| End Point Clock           | clk                                                                                                                                                                                                                              | clk                                                                                                                                                                                                                                                                                                         | clk                      |
| DSP Block                 | None                                                                                                                                                                                                                             | None                                                                                                                                                                                                                                                                                                        | None                     |
| BRAM                      | None                                                                                                                                                                                                                             | None                                                                                                                                                                                                                                                                                                        | None                     |
| IO Crossings              |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                        0 |
| SLR Crossings             |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                        0 |
| PBlocks                   |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                        0 |
| High Fanout               |                                                                                                                                                                                                                               49 |                                                                                                                                                                                                                                                                                                          52 |                       17 |
| Dont Touch                |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                        0 |
| Mark Debug                |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                           0 |                        0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                                                                                           | FDSE/C                                                                                                                                                                                                                                                                                                      | FDRE/C                   |
| End Point Pin Primitive   | FDSE/D                                                                                                                                                                                                                           | FDRE/D                                                                                                                                                                                                                                                                                                      | FDRE/D                   |
| Start Point Pin           | sr_p.sr_1_10.pt[1]/C                                                                                                                                                                                                             | sr_p.sr_1_11.pt[1]/C                                                                                                                                                                                                                                                                                        | sr_p.sr_1_15.sector[1]/C |
| End Point Pin             | sr_p.sr_1_11.pt[1]/D                                                                                                                                                                                                             | sr_p.sr_1_15.sector[1]/D                                                                                                                                                                                                                                                                                    | sr_p.sr_1_0.sector[1]/D  |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
|      Characteristics      |                                                                                                         WorstPath to Src                                                                                                         |                                                                                                                                                        Path #10                                                                                                                                                       |   WorstPath from Dst  |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
| Requirement               |                                                                                                                                                                                                                           25.000 |                                                                                                                                                                                                                                                                                                                25.000 |                25.000 |
| Path Delay                |                                                                                                                                                                                                                           17.879 |                                                                                                                                                                                                                                                                                                                23.179 |                 1.906 |
| Logic Delay               | 5.191(30%)                                                                                                                                                                                                                       | 6.804(30%)                                                                                                                                                                                                                                                                                                            | 0.449(24%)            |
| Net Delay                 | 12.688(70%)                                                                                                                                                                                                                      | 16.375(70%)                                                                                                                                                                                                                                                                                                           | 1.457(76%)            |
| Clock Skew                |                                                                                                                                                                                                                           -0.093 |                                                                                                                                                                                                                                                                                                                -0.167 |                -0.134 |
| Slack                     |                                                                                                                                                                                                                            7.020 |                                                                                                                                                                                                                                                                                                                 1.646 |                22.952 |
| Timing Exception          |                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                       |                       |
| Bounding Box Size         | 13% x 1%                                                                                                                                                                                                                         | 13% x 2%                                                                                                                                                                                                                                                                                                              | 1% x 0%               |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                                                           | (0, 0)                                                                                                                                                                                                                                                                                                                | (0, 0)                |
| Cumulative Fanout         |                                                                                                                                                                                                                              620 |                                                                                                                                                                                                                                                                                                                   780 |                    19 |
| Fixed Loc                 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                                     0 |                     0 |
| Fixed Route               |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                                     0 |                     0 |
| Hold Fix Detour           |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                                     0 |                     0 |
| Combined LUT Pairs        |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                                     0 |                     0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                     | Safely Timed                                                                                                                                                                                                                                                                                                          | Safely Timed          |
| Logic Levels              |                                                                                                                                                                                                                               43 |                                                                                                                                                                                                                                                                                                                    60 |                     2 |
| Routes                    |                                                                                                                                                                                                                               43 |                                                                                                                                                                                                                                                                                                                    60 |                     2 |
| Logical Path              | FDSE LUT4 LUT5 LUT3 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 FDSE | FDSE LUT4 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 FDRE   |
| Start Point Clock         | clk                                                                                                                                                                                                                              | clk                                                                                                                                                                                                                                                                                                                   | clk                   |
| End Point Clock           | clk                                                                                                                                                                                                                              | clk                                                                                                                                                                                                                                                                                                                   | clk                   |
| DSP Block                 | None                                                                                                                                                                                                                             | None                                                                                                                                                                                                                                                                                                                  | None                  |
| BRAM                      | None                                                                                                                                                                                                                             | None                                                                                                                                                                                                                                                                                                                  | None                  |
| IO Crossings              |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                                     0 |                     0 |
| SLR Crossings             |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                                     0 |                     0 |
| PBlocks                   |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                                     0 |                     0 |
| High Fanout               |                                                                                                                                                                                                                               49 |                                                                                                                                                                                                                                                                                                                    49 |                    17 |
| Dont Touch                |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                                     0 |                     0 |
| Mark Debug                |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                                                                                     0 |                     0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                                                                                           | FDSE/C                                                                                                                                                                                                                                                                                                                | FDRE/C                |
| End Point Pin Primitive   | FDSE/D                                                                                                                                                                                                                           | FDRE/D                                                                                                                                                                                                                                                                                                                | FDRE/D                |
| Start Point Pin           | sr_p.sr_1_10.pt[1]/C                                                                                                                                                                                                             | sr_p.sr_1_11.pt[1]/C                                                                                                                                                                                                                                                                                                  | sr_p.sr_1_15.roi[0]/C |
| End Point Pin             | sr_p.sr_1_11.pt[1]/D                                                                                                                                                                                                             | sr_p.sr_1_15.roi[0]/D                                                                                                                                                                                                                                                                                                 | sr_p.sr_1_6.roi[0]/D  |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 2 | 5 | 6 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 43 | 44 | 45 | 47 | 48 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 58 | 59 | 60 |
+-----------------+-------------+-----+---+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 25.000ns    | 688 | 1 | 1 | 6 | 8 | 9 |  7 |  4 |  1 |  7 | 12 | 13 |  1 |  5 |  4 |  5 |  7 |  7 |  2 | 12 |  4 | 11 |  9 |  1 |  4 | 11 |  4 |  6 |  6 |  8 |  2 | 12 |  6 |  3 |  2 |  9 |  6 |  7 | 12 |  1 |  1 | 19 |  2 | 12 |  2 |  8 |  6 |  6 |  4 |  9 |  4 |  3 |
+-----------------+-------------+-----+---+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+----------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                          Module                          | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4   |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+----------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                                  wrapper | 0.30 |           3.17 |            8937 | 0(0.0%) | 180(3.9%) | 158(3.5%) | 224(4.9%) | 1869(40.9%) | 2137(46.8%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D001_IORET-freq40retfan10000_rev_1 | 0.83 |           5.09 |            4734 | 0(0.0%) | 180(4.0%) | 157(3.5%) | 141(3.1%) | 1869(41.7%) | 2137(47.7%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                    shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3780 | 0(0.0%) |   0(0.0%) |   0(0.0%) |   0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+----------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                1 |       117% | (CLEM_X57Y483,CLEL_R_X57Y484)   | wrapper(100%) |            0% |        5.4375 | 96%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |       100% | (CLEM_X58Y479,CLEM_X58Y479)     | wrapper(100%) |            0% |          5.25 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |       101% | (CLEL_R_X67Y478,CLEL_R_X67Y478) | wrapper(100%) |            0% |         5.375 | 100%         | NA         |   0% |   0% | NA   | NA   | NA  |    0% |  NA |
| West      |                0 |        97% | (CLEM_X66Y475,CLEM_X66Y475)     | wrapper(100%) |            0% |         5.375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.009% | (CLEM_X66Y475,CLEM_X67Y480)     | wrapper(100%) |            0% |       5.27083 | 97%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Global |                1 |           0.010% | (CLEM_X57Y482,CLEM_X58Y483)     | wrapper(100%) |            0% |       5.33333 | 100%         | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                2 |           0.035% | (CLEM_X56Y480,CLEM_X59Y483)     | wrapper(100%) |            0% |       4.96354 | 92%          | 0%         |  15% |   0% | NA   | NA   | 0%  |    0% |  0% |
| West      | Global |                3 |           0.033% | (CLEM_X60Y472,CLEM_X67Y475)     | wrapper(100%) |            0% |       5.11458 | 95%          | 0%         |   1% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Long   |                0 |           0.002% | (CLEM_X58Y485,CLEM_X58Y485)     | wrapper(100%) |            0% |           5.5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Long   |                0 |           0.002% | (CLEM_X58Y493,CLEM_X58Y493)     | wrapper(100%) |            0% |          4.75 | 87%          | 0%         |  25% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                3 |           0.041% | (CLEM_X64Y476,CLEM_X67Y487)     | wrapper(100%) |            0% |       5.01563 | 93%          | 0%         |  17% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Short  |                3 |           0.093% | (CLEM_X54Y472,CLEM_X59Y483)     | wrapper(100%) |            0% |       4.58912 | 85%          | 0%         |   9% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      | Short  |                4 |           0.134% | (CLEL_R_X53Y479,CLEL_R_X68Y494) | wrapper(100%) |            0% |       3.77474 | 68%          | 0%         |  29% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                4 |           0.150% | (CLEL_R_X53Y471,CLEL_R_X68Y486) | wrapper(100%) |            0% |       4.60254 | 86%          | 0%         |  11% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X62Y494 | 374             | 420          | 35%                  | wrapper(100%) | Y                   |
| CLEM_X65Y496   | 384             | 418          | 35%                  | wrapper(100%) | N                   |
| CLEM_X63Y495   | 377             | 419          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y491 | 374             | 423          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X65Y497   | 384             | 417          | 33%                  | wrapper(100%) | N                   |
| CLEM_X65Y493   | 384             | 421          | 33%                  | wrapper(100%) | Y                   |
| CLEM_X64Y494   | 380             | 420          | 33%                  | wrapper(100%) | Y                   |
| CLEM_X65Y492   | 384             | 422          | 33%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y489 | 379             | 425          | 33%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y492 | 379             | 422          | 33%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X59Y486   | 359             | 428          | 32%                  | wrapper(100%) | Y                   |
| CLEM_X59Y487   | 359             | 427          | 31%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y485 | 379             | 429          | 31%                  | wrapper(100%) | Y                   |
| CLEM_X60Y491   | 363             | 423          | 31%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y491 | 374             | 423          | 31%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y486 | 356             | 428          | 30%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y494 | 374             | 420          | 29%                  | wrapper(100%) | Y                   |
| CLEM_X63Y491   | 377             | 423          | 29%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y489 | 374             | 425          | 29%                  | wrapper(100%) | Y                   |
| CLEM_X61Y494   | 368             | 420          | 29%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


