{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 03 17:34:09 2018 " "Info: Processing started: Sat Feb 03 17:34:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off watch -c watch " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off watch -c watch" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "watch.v(305) " "Warning (10268): Verilog HDL information at watch.v(305): always construct contains both blocking and non-blocking assignments" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 305 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 watch.v(418) " "Warning (10229): Verilog HDL Expression warning at watch.v(418): truncated literal to match 8 bits" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 418 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "watch.v(384) " "Warning (10268): Verilog HDL information at watch.v(384): always construct contains both blocking and non-blocking assignments" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 384 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "watch.v(697) " "Warning (10268): Verilog HDL information at watch.v(697): always construct contains both blocking and non-blocking assignments" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 697 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "watch.v(716) " "Warning (10268): Verilog HDL information at watch.v(716): always construct contains both blocking and non-blocking assignments" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 716 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "watch.v 14 14 " "Warning: Using design file watch.v, which is not specified as a design file for the current project, but contains definitions for 14 design units and 14 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 watch " "Info: Found entity 1: watch" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 view " "Info: Found entity 2: view" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 clockModule " "Info: Found entity 3: clockModule" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 126 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 AlarmModule " "Info: Found entity 4: AlarmModule" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 225 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 StopModule " "Info: Found entity 5: StopModule" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 298 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 LEDModule " "Info: Found entity 6: LEDModule" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 355 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 clk " "Info: Found entity 7: clk" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 373 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 tube " "Info: Found entity 8: tube" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 437 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 Button1Module " "Info: Found entity 9: Button1Module" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 539 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 Button2Module " "Info: Found entity 10: Button2Module" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 553 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 Button3Module " "Info: Found entity 11: Button3Module" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 583 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 switch " "Info: Found entity 12: switch" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 593 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 beepModule " "Info: Found entity 13: beepModule" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 618 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 TLC549 " "Info: Found entity 14: TLC549" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 648 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "watch.v(30) " "Critical Warning (10846): Verilog HDL Instantiation warning at watch.v(30): instance has no name" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "watch.v(31) " "Critical Warning (10846): Verilog HDL Instantiation warning at watch.v(31): instance has no name" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "watch.v(32) " "Critical Warning (10846): Verilog HDL Instantiation warning at watch.v(32): instance has no name" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "watch.v(33) " "Critical Warning (10846): Verilog HDL Instantiation warning at watch.v(33): instance has no name" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "watch.v(544) " "Critical Warning (10846): Verilog HDL Instantiation warning at watch.v(544): instance has no name" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 544 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "watch.v(34) " "Critical Warning (10846): Verilog HDL Instantiation warning at watch.v(34): instance has no name" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "watch.v(559) " "Critical Warning (10846): Verilog HDL Instantiation warning at watch.v(559): instance has no name" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 559 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "watch.v(35) " "Critical Warning (10846): Verilog HDL Instantiation warning at watch.v(35): instance has no name" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "watch.v(589) " "Critical Warning (10846): Verilog HDL Instantiation warning at watch.v(589): instance has no name" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 589 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "watch.v(36) " "Critical Warning (10846): Verilog HDL Instantiation warning at watch.v(36): instance has no name" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "watch.v(37) " "Critical Warning (10846): Verilog HDL Instantiation warning at watch.v(37): instance has no name" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "watch.v(38) " "Critical Warning (10846): Verilog HDL Instantiation warning at watch.v(38): instance has no name" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "watch.v(39) " "Critical Warning (10846): Verilog HDL Instantiation warning at watch.v(39): instance has no name" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "watch.v(40) " "Critical Warning (10846): Verilog HDL Instantiation warning at watch.v(40): instance has no name" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "watch.v(41) " "Critical Warning (10846): Verilog HDL Instantiation warning at watch.v(41): instance has no name" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "watch " "Info: Elaborating entity \"watch\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk clk:comb_3 " "Info: Elaborating entity \"clk\" for hierarchy \"clk:comb_3\"" {  } { { "watch.v" "comb_3" { Text "C:/Users/life/Desktop/watch/watch.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockModule clockModule:comb_4 " "Info: Elaborating entity \"clockModule\" for hierarchy \"clockModule:comb_4\"" {  } { { "watch.v" "comb_4" { Text "C:/Users/life/Desktop/watch/watch.v" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tube tube:comb_5 " "Info: Elaborating entity \"tube\" for hierarchy \"tube:comb_5\"" {  } { { "watch.v" "comb_5" { Text "C:/Users/life/Desktop/watch/watch.v" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "modelState watch.v(457) " "Warning (10235): Verilog HDL Always Construct warning at watch.v(457): variable \"modelState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 457 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value watch.v(460) " "Warning (10235): Verilog HDL Always Construct warning at watch.v(460): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 460 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value watch.v(461) " "Warning (10235): Verilog HDL Always Construct warning at watch.v(461): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 461 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value watch.v(462) " "Warning (10235): Verilog HDL Always Construct warning at watch.v(462): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 462 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value watch.v(475) " "Warning (10235): Verilog HDL Always Construct warning at watch.v(475): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 475 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value watch.v(476) " "Warning (10235): Verilog HDL Always Construct warning at watch.v(476): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 476 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value watch.v(478) " "Warning (10235): Verilog HDL Always Construct warning at watch.v(478): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 478 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value watch.v(479) " "Warning (10235): Verilog HDL Always Construct warning at watch.v(479): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 479 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value watch.v(481) " "Warning (10235): Verilog HDL Always Construct warning at watch.v(481): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 481 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value watch.v(482) " "Warning (10235): Verilog HDL Always Construct warning at watch.v(482): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 482 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sele watch.v(491) " "Warning (10235): Verilog HDL Always Construct warning at watch.v(491): variable \"sele\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 491 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "modelState watch.v(491) " "Warning (10235): Verilog HDL Always Construct warning at watch.v(491): variable \"modelState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 491 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "view view:comb_6 " "Info: Elaborating entity \"view\" for hierarchy \"view:comb_6\"" {  } { { "watch.v" "comb_6" { Text "C:/Users/life/Desktop/watch/watch.v" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Button1Module Button1Module:comb_7 " "Info: Elaborating entity \"Button1Module\" for hierarchy \"Button1Module:comb_7\"" {  } { { "watch.v" "comb_7" { Text "C:/Users/life/Desktop/watch/watch.v" 34 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch Button1Module:comb_7\|switch:comb_3 " "Info: Elaborating entity \"switch\" for hierarchy \"Button1Module:comb_7\|switch:comb_3\"" {  } { { "watch.v" "comb_3" { Text "C:/Users/life/Desktop/watch/watch.v" 544 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Button2Module Button2Module:comb_8 " "Info: Elaborating entity \"Button2Module\" for hierarchy \"Button2Module:comb_8\"" {  } { { "watch.v" "comb_8" { Text "C:/Users/life/Desktop/watch/watch.v" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Button3Module Button3Module:comb_9 " "Info: Elaborating entity \"Button3Module\" for hierarchy \"Button3Module:comb_9\"" {  } { { "watch.v" "comb_9" { Text "C:/Users/life/Desktop/watch/watch.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beepModule beepModule:comb_10 " "Info: Elaborating entity \"beepModule\" for hierarchy \"beepModule:comb_10\"" {  } { { "watch.v" "comb_10" { Text "C:/Users/life/Desktop/watch/watch.v" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDModule LEDModule:comb_11 " "Info: Elaborating entity \"LEDModule\" for hierarchy \"LEDModule:comb_11\"" {  } { { "watch.v" "comb_11" { Text "C:/Users/life/Desktop/watch/watch.v" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmModule AlarmModule:comb_12 " "Info: Elaborating entity \"AlarmModule\" for hierarchy \"AlarmModule:comb_12\"" {  } { { "watch.v" "comb_12" { Text "C:/Users/life/Desktop/watch/watch.v" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StopModule StopModule:comb_13 " "Info: Elaborating entity \"StopModule\" for hierarchy \"StopModule:comb_13\"" {  } { { "watch.v" "comb_13" { Text "C:/Users/life/Desktop/watch/watch.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLC549 TLC549:comb_14 " "Info: Elaborating entity \"TLC549\" for hierarchy \"TLC549:comb_14\"" {  } { { "watch.v" "comb_14" { Text "C:/Users/life/Desktop/watch/watch.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[4\] VCC " "Warning (13410): Pin \"LED\[4\]\" is stuck at VCC" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[5\] VCC " "Warning (13410): Pin \"LED\[5\]\" is stuck at VCC" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[6\] VCC " "Warning (13410): Pin \"LED\[6\]\" is stuck at VCC" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[7\] VCC " "Warning (13410): Pin \"LED\[7\]\" is stuck at VCC" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/life/Desktop/watch/watch.map.smsg " "Info: Generated suppressed messages file C:/Users/life/Desktop/watch/watch.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "621 " "Info: Implemented 621 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Info: Implemented 27 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "589 " "Info: Implemented 589 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "272 " "Info: Peak virtual memory: 272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 03 17:34:16 2018 " "Info: Processing ended: Sat Feb 03 17:34:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 03 17:34:17 2018 " "Info: Processing started: Sat Feb 03 17:34:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off watch -c watch " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off watch -c watch" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "watch EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design watch" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S30F484C3 " "Info: Device EP2S30F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3 " "Info: Device EP2S60F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3ES " "Info: Device EP2S60F484C3ES is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { ~DATA0~ } } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 1664 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 32 " "Critical Warning: No exact pin location assignment(s) for 32 pins of 32 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED7S\[0\] " "Info: Pin LED7S\[0\] not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { LED7S[0] } } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 8 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED7S[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 381 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED7S\[1\] " "Info: Pin LED7S\[1\] not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { LED7S[1] } } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 8 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED7S[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 382 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED7S\[2\] " "Info: Pin LED7S\[2\] not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { LED7S[2] } } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 8 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED7S[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 383 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED7S\[3\] " "Info: Pin LED7S\[3\] not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { LED7S[3] } } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 8 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED7S[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 384 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED7S\[4\] " "Info: Pin LED7S\[4\] not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { LED7S[4] } } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 8 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED7S[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 385 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED7S\[5\] " "Info: Pin LED7S\[5\] not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { LED7S[5] } } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 8 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED7S[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 386 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED7S\[6\] " "Info: Pin LED7S\[6\] not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { LED7S[6] } } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 8 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED7S[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 387 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED7S\[7\] " "Info: Pin LED7S\[7\] not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { LED7S[7] } } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 8 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED7S[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 388 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig\[0\] " "Info: Pin dig\[0\] not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { dig[0] } } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 9 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 389 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig\[1\] " "Info: Pin dig\[1\] not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { dig[1] } } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 9 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 390 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig\[2\] " "Info: Pin dig\[2\] not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { dig[2] } } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 9 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 391 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig\[3\] " "Info: Pin dig\[3\] not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { dig[3] } } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 9 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 392 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig\[4\] " "Info: Pin dig\[4\] not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { dig[4] } } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 9 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 393 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig\[5\] " "Info: Pin dig\[5\] not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { dig[5] } } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 9 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 394 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig\[6\] " "Info: Pin dig\[6\] not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { dig[6] } } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 9 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 395 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig\[7\] " "Info: Pin dig\[7\] not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { dig[7] } } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 9 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 396 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "beep " "Info: Pin beep not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { beep } } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 7 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { beep } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 409 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[0\] " "Info: Pin LED\[0\] not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { LED[0] } } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 10 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 397 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[1\] " "Info: Pin LED\[1\] not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { LED[1] } } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 10 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 398 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[2\] " "Info: Pin LED\[2\] not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { LED[2] } } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 10 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 399 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[3\] " "Info: Pin LED\[3\] not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { LED[3] } } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 10 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 400 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[4\] " "Info: Pin LED\[4\] not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { LED[4] } } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 10 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 401 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[5\] " "Info: Pin LED\[5\] not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { LED[5] } } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 10 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 402 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[6\] " "Info: Pin LED\[6\] not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { LED[6] } } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 10 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 403 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[7\] " "Info: Pin LED\[7\] not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { LED[7] } } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 10 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 404 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD_CS " "Info: Pin AD_CS not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { AD_CS } } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 7 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_CS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 410 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD_CLK " "Info: Pin AD_CLK not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { AD_CLK } } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 7 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 411 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk50mHZ " "Info: Pin clk50mHZ not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { clk50mHZ } } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 5 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50mHZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 405 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Btn1In " "Info: Pin Btn1In not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { Btn1In } } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 6 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Btn1In } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 406 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Btn2In " "Info: Pin Btn2In not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { Btn2In } } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 6 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Btn2In } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 407 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "btn3In " "Info: Pin btn3In not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { btn3In } } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 6 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { btn3In } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 408 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD_DATA " "Info: Pin AD_DATA not assigned to an exact location on the device" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { AD_DATA } } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 6 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_DATA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 412 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50mHZ (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk50mHZ (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk:comb_3\|clk10 " "Info: Destination node clk:comb_3\|clk10" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 384 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk:comb_3|clk10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 371 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk:comb_3\|clk1k " "Info: Destination node clk:comb_3\|clk1k" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 384 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk:comb_3|clk1k } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 368 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Button1Module:comb_7\|switch:comb_3\|keyout2 " "Info: Destination node Button1Module:comb_7\|switch:comb_3\|keyout2" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 599 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Button1Module:comb_7|switch:comb_3|keyout2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 169 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Button2Module:comb_8\|switch:comb_3\|keyout2 " "Info: Destination node Button2Module:comb_8\|switch:comb_3\|keyout2" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 599 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Button2Module:comb_8|switch:comb_3|keyout2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 438 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk:comb_3\|clk100 " "Info: Destination node clk:comb_3\|clk100" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 384 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk:comb_3|clk100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 377 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { clk50mHZ } } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 5 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50mHZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 405 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk:comb_3\|clk1k  " "Info: Automatically promoted node clk:comb_3\|clk1k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk:comb_3\|clk1k~0 " "Info: Destination node clk:comb_3\|clk1k~0" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 384 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk:comb_3|clk1k~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 552 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 384 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk:comb_3|clk1k } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 368 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk:comb_3\|clk100  " "Info: Automatically promoted node clk:comb_3\|clk100 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk:comb_3\|clk100~0 " "Info: Destination node clk:comb_3\|clk100~0" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 384 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk:comb_3|clk100~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 1090 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 384 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk:comb_3|clk100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 377 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TLC549:comb_14\|adclk  " "Info: Automatically promoted node TLC549:comb_14\|adclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AD_CLK " "Info: Destination node AD_CLK" {  } { { "d:/program_files/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_files/eda/quartus/bin64/pin_planner.ppl" { AD_CLK } } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 7 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 411 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 668 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TLC549:comb_14|adclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 47 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk:comb_3\|clk10  " "Info: Automatically promoted node clk:comb_3\|clk10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TLC549:comb_14\|adclk " "Info: Destination node TLC549:comb_14\|adclk" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 668 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TLC549:comb_14|adclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 47 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk:comb_3\|clk10~0 " "Info: Destination node clk:comb_3\|clk10~0" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 384 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk:comb_3|clk10~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 822 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 384 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk:comb_3|clk10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 371 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Button2Module:comb_8\|switch:comb_3\|keyout2  " "Info: Automatically promoted node Button2Module:comb_8\|switch:comb_3\|keyout2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Button2Module:comb_8\|switch:comb_3\|keyout2~2 " "Info: Destination node Button2Module:comb_8\|switch:comb_3\|keyout2~2" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 599 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Button2Module:comb_8|switch:comb_3|keyout2~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 1082 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Button2Module:comb_8\|switch:comb_3\|keyout2~3 " "Info: Destination node Button2Module:comb_8\|switch:comb_3\|keyout2~3" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 599 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Button2Module:comb_8|switch:comb_3|keyout2~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 1083 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 599 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Button2Module:comb_8|switch:comb_3|keyout2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 438 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Button1Module:comb_7\|switch:comb_3\|keyout2  " "Info: Automatically promoted node Button1Module:comb_7\|switch:comb_3\|keyout2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Button1Module:comb_7\|switch:comb_3\|keyout2~2 " "Info: Destination node Button1Module:comb_7\|switch:comb_3\|keyout2~2" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 599 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Button1Module:comb_7|switch:comb_3|keyout2~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 555 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Button1Module:comb_7\|switch:comb_3\|keyout2~3 " "Info: Destination node Button1Module:comb_7\|switch:comb_3\|keyout2~3" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 599 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Button1Module:comb_7|switch:comb_3|keyout2~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 556 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 599 -1 0 } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Button1Module:comb_7|switch:comb_3|keyout2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/life/Desktop/watch/" 0 { } { { 0 { 0 ""} 0 169 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "31 unused 3.3V 4 27 0 " "Info: Number of I/O pins in group: 31 (unused VREF, 3.3V VCCIO, 4 input, 27 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.682 ns register register " "Info: Estimated most critical path is register to register delay of 2.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TLC549:comb_14\|BUF2\[4\] 1 REG LAB_X14_Y18 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X14_Y18; Fanout = 19; REG Node = 'TLC549:comb_14\|BUF2\[4\]'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TLC549:comb_14|BUF2[4] } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 697 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.053 ns) 0.804 ns TLC549:comb_14\|Ram0~15 2 COMB LAB_X14_Y20 1 " "Info: 2: + IC(0.751 ns) + CELL(0.053 ns) = 0.804 ns; Loc. = LAB_X14_Y20; Fanout = 1; COMB Node = 'TLC549:comb_14\|Ram0~15'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.804 ns" { TLC549:comb_14|BUF2[4] TLC549:comb_14|Ram0~15 } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.643 ns) + CELL(0.357 ns) 1.804 ns TLC549:comb_14\|Ram0~16 3 COMB LAB_X17_Y18 1 " "Info: 3: + IC(0.643 ns) + CELL(0.357 ns) = 1.804 ns; Loc. = LAB_X17_Y18; Fanout = 1; COMB Node = 'TLC549:comb_14\|Ram0~16'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "1.000 ns" { TLC549:comb_14|Ram0~15 TLC549:comb_14|Ram0~16 } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.272 ns) 2.527 ns view:comb_6\|TubeValue~16 4 COMB LAB_X15_Y18 1 " "Info: 4: + IC(0.451 ns) + CELL(0.272 ns) = 2.527 ns; Loc. = LAB_X15_Y18; Fanout = 1; COMB Node = 'view:comb_6\|TubeValue~16'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.723 ns" { TLC549:comb_14|Ram0~16 view:comb_6|TubeValue~16 } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.682 ns view:comb_6\|TubeValue\[5\] 5 REG LAB_X15_Y18 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 2.682 ns; Loc. = LAB_X15_Y18; Fanout = 1; REG Node = 'view:comb_6\|TubeValue\[5\]'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { view:comb_6|TubeValue~16 view:comb_6|TubeValue[5] } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.837 ns ( 31.21 % ) " "Info: Total cell delay = 0.837 ns ( 31.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.845 ns ( 68.79 % ) " "Info: Total interconnect delay = 1.845 ns ( 68.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "2.682 ns" { TLC549:comb_14|BUF2[4] TLC549:comb_14|Ram0~15 TLC549:comb_14|Ram0~16 view:comb_6|TubeValue~16 view:comb_6|TubeValue[5] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "27 " "Warning: Found 27 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED7S\[0\] 0 " "Info: Pin \"LED7S\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED7S\[1\] 0 " "Info: Pin \"LED7S\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED7S\[2\] 0 " "Info: Pin \"LED7S\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED7S\[3\] 0 " "Info: Pin \"LED7S\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED7S\[4\] 0 " "Info: Pin \"LED7S\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED7S\[5\] 0 " "Info: Pin \"LED7S\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED7S\[6\] 0 " "Info: Pin \"LED7S\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED7S\[7\] 0 " "Info: Pin \"LED7S\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig\[0\] 0 " "Info: Pin \"dig\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig\[1\] 0 " "Info: Pin \"dig\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig\[2\] 0 " "Info: Pin \"dig\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig\[3\] 0 " "Info: Pin \"dig\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig\[4\] 0 " "Info: Pin \"dig\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig\[5\] 0 " "Info: Pin \"dig\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig\[6\] 0 " "Info: Pin \"dig\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig\[7\] 0 " "Info: Pin \"dig\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "beep 0 " "Info: Pin \"beep\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[0\] 0 " "Info: Pin \"LED\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[1\] 0 " "Info: Pin \"LED\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[2\] 0 " "Info: Pin \"LED\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[3\] 0 " "Info: Pin \"LED\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[4\] 0 " "Info: Pin \"LED\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[5\] 0 " "Info: Pin \"LED\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[6\] 0 " "Info: Pin \"LED\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[7\] 0 " "Info: Pin \"LED\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_CS 0 " "Info: Pin \"AD_CS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_CLK 0 " "Info: Pin \"AD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/life/Desktop/watch/watch.fit.smsg " "Info: Generated suppressed messages file C:/Users/life/Desktop/watch/watch.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "356 " "Info: Peak virtual memory: 356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 03 17:34:27 2018 " "Info: Processing ended: Sat Feb 03 17:34:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 03 17:34:30 2018 " "Info: Processing started: Sat Feb 03 17:34:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off watch -c watch " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off watch -c watch" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "275 " "Info: Peak virtual memory: 275 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 03 17:34:33 2018 " "Info: Processing ended: Sat Feb 03 17:34:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 03 17:34:35 2018 " "Info: Processing started: Sat Feb 03 17:34:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off watch -c watch --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off watch -c watch --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk50mHZ " "Info: Assuming node \"clk50mHZ\" is an undefined clock" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 5 -1 0 } } { "d:/program_files/eda/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program_files/eda/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk50mHZ" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk:comb_3\|clk10 " "Info: Detected ripple clock \"clk:comb_3\|clk10\" as buffer" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 384 -1 0 } } { "d:/program_files/eda/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program_files/eda/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk:comb_3\|clk10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TLC549:comb_14\|adclk " "Info: Detected ripple clock \"TLC549:comb_14\|adclk\" as buffer" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 668 -1 0 } } { "d:/program_files/eda/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program_files/eda/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TLC549:comb_14\|adclk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Button2Module:comb_8\|switch:comb_3\|keyout2 " "Info: Detected ripple clock \"Button2Module:comb_8\|switch:comb_3\|keyout2\" as buffer" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 599 -1 0 } } { "d:/program_files/eda/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program_files/eda/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Button2Module:comb_8\|switch:comb_3\|keyout2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk:comb_3\|clk100 " "Info: Detected ripple clock \"clk:comb_3\|clk100\" as buffer" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 384 -1 0 } } { "d:/program_files/eda/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program_files/eda/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk:comb_3\|clk100" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Button1Module:comb_7\|switch:comb_3\|keyout2 " "Info: Detected ripple clock \"Button1Module:comb_7\|switch:comb_3\|keyout2\" as buffer" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 599 -1 0 } } { "d:/program_files/eda/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program_files/eda/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Button1Module:comb_7\|switch:comb_3\|keyout2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk:comb_3\|clk1k " "Info: Detected ripple clock \"clk:comb_3\|clk1k\" as buffer" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 384 -1 0 } } { "d:/program_files/eda/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program_files/eda/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk:comb_3\|clk1k" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk50mHZ register Button1Module:comb_7\|ModelState2\[1\] register TLC549:comb_14\|adclk 149.75 MHz 6.678 ns Internal " "Info: Clock \"clk50mHZ\" has Internal fmax of 149.75 MHz between source register \"Button1Module:comb_7\|ModelState2\[1\]\" and destination register \"TLC549:comb_14\|adclk\" (period= 6.678 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.855 ns + Longest register register " "Info: + Longest register to register delay is 1.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Button1Module:comb_7\|ModelState2\[1\] 1 REG LCFF_X17_Y17_N5 41 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 41; REG Node = 'Button1Module:comb_7\|ModelState2\[1\]'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Button1Module:comb_7|ModelState2[1] } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 545 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.228 ns) 0.595 ns tube:comb_5\|Equal0~0 2 COMB LCCOMB_X18_Y17_N10 7 " "Info: 2: + IC(0.367 ns) + CELL(0.228 ns) = 0.595 ns; Loc. = LCCOMB_X18_Y17_N10; Fanout = 7; COMB Node = 'tube:comb_5\|Equal0~0'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.595 ns" { Button1Module:comb_7|ModelState2[1] tube:comb_5|Equal0~0 } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 457 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.514 ns) + CELL(0.746 ns) 1.855 ns TLC549:comb_14\|adclk 3 REG LCFF_X14_Y17_N31 2 " "Info: 3: + IC(0.514 ns) + CELL(0.746 ns) = 1.855 ns; Loc. = LCFF_X14_Y17_N31; Fanout = 2; REG Node = 'TLC549:comb_14\|adclk'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "1.260 ns" { tube:comb_5|Equal0~0 TLC549:comb_14|adclk } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 668 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.974 ns ( 52.51 % ) " "Info: Total cell delay = 0.974 ns ( 52.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.881 ns ( 47.49 % ) " "Info: Total interconnect delay = 0.881 ns ( 47.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "1.855 ns" { Button1Module:comb_7|ModelState2[1] tube:comb_5|Equal0~0 TLC549:comb_14|adclk } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "1.855 ns" { Button1Module:comb_7|ModelState2[1] {} tube:comb_5|Equal0~0 {} TLC549:comb_14|adclk {} } { 0.000ns 0.367ns 0.514ns } { 0.000ns 0.228ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.300 ns - Smallest " "Info: - Smallest clock skew is -1.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk50mHZ destination 4.412 ns + Shortest register " "Info: + Shortest clock path from clock \"clk50mHZ\" to destination register is 4.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk50mHZ 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk50mHZ'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50mHZ } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.492 ns) + CELL(0.712 ns) 3.058 ns clk:comb_3\|clk10 2 REG LCFF_X18_Y15_N15 3 " "Info: 2: + IC(1.492 ns) + CELL(0.712 ns) = 3.058 ns; Loc. = LCFF_X18_Y15_N15; Fanout = 3; REG Node = 'clk:comb_3\|clk10'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "2.204 ns" { clk50mHZ clk:comb_3|clk10 } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 384 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.618 ns) 4.412 ns TLC549:comb_14\|adclk 3 REG LCFF_X14_Y17_N31 2 " "Info: 3: + IC(0.736 ns) + CELL(0.618 ns) = 4.412 ns; Loc. = LCFF_X14_Y17_N31; Fanout = 2; REG Node = 'TLC549:comb_14\|adclk'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "1.354 ns" { clk:comb_3|clk10 TLC549:comb_14|adclk } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 668 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 49.50 % ) " "Info: Total cell delay = 2.184 ns ( 49.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.228 ns ( 50.50 % ) " "Info: Total interconnect delay = 2.228 ns ( 50.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "4.412 ns" { clk50mHZ clk:comb_3|clk10 TLC549:comb_14|adclk } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "4.412 ns" { clk50mHZ {} clk50mHZ~combout {} clk:comb_3|clk10 {} TLC549:comb_14|adclk {} } { 0.000ns 0.000ns 1.492ns 0.736ns } { 0.000ns 0.854ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk50mHZ source 5.712 ns - Longest register " "Info: - Longest clock path from clock \"clk50mHZ\" to source register is 5.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk50mHZ 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk50mHZ'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50mHZ } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.833 ns) + CELL(0.712 ns) 3.399 ns Button1Module:comb_7\|switch:comb_3\|keyout2 2 REG LCFF_X23_Y25_N1 3 " "Info: 2: + IC(1.833 ns) + CELL(0.712 ns) = 3.399 ns; Loc. = LCFF_X23_Y25_N1; Fanout = 3; REG Node = 'Button1Module:comb_7\|switch:comb_3\|keyout2'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "2.545 ns" { clk50mHZ Button1Module:comb_7|switch:comb_3|keyout2 } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 599 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.000 ns) 4.458 ns Button1Module:comb_7\|switch:comb_3\|keyout2~clkctrl 3 COMB CLKCTRL_G14 2 " "Info: 3: + IC(1.059 ns) + CELL(0.000 ns) = 4.458 ns; Loc. = CLKCTRL_G14; Fanout = 2; COMB Node = 'Button1Module:comb_7\|switch:comb_3\|keyout2~clkctrl'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "1.059 ns" { Button1Module:comb_7|switch:comb_3|keyout2 Button1Module:comb_7|switch:comb_3|keyout2~clkctrl } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 599 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.618 ns) 5.712 ns Button1Module:comb_7\|ModelState2\[1\] 4 REG LCFF_X17_Y17_N5 41 " "Info: 4: + IC(0.636 ns) + CELL(0.618 ns) = 5.712 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 41; REG Node = 'Button1Module:comb_7\|ModelState2\[1\]'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "1.254 ns" { Button1Module:comb_7|switch:comb_3|keyout2~clkctrl Button1Module:comb_7|ModelState2[1] } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 545 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 38.24 % ) " "Info: Total cell delay = 2.184 ns ( 38.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.528 ns ( 61.76 % ) " "Info: Total interconnect delay = 3.528 ns ( 61.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "5.712 ns" { clk50mHZ Button1Module:comb_7|switch:comb_3|keyout2 Button1Module:comb_7|switch:comb_3|keyout2~clkctrl Button1Module:comb_7|ModelState2[1] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "5.712 ns" { clk50mHZ {} clk50mHZ~combout {} Button1Module:comb_7|switch:comb_3|keyout2 {} Button1Module:comb_7|switch:comb_3|keyout2~clkctrl {} Button1Module:comb_7|ModelState2[1] {} } { 0.000ns 0.000ns 1.833ns 1.059ns 0.636ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "4.412 ns" { clk50mHZ clk:comb_3|clk10 TLC549:comb_14|adclk } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "4.412 ns" { clk50mHZ {} clk50mHZ~combout {} clk:comb_3|clk10 {} TLC549:comb_14|adclk {} } { 0.000ns 0.000ns 1.492ns 0.736ns } { 0.000ns 0.854ns 0.712ns 0.618ns } "" } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "5.712 ns" { clk50mHZ Button1Module:comb_7|switch:comb_3|keyout2 Button1Module:comb_7|switch:comb_3|keyout2~clkctrl Button1Module:comb_7|ModelState2[1] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "5.712 ns" { clk50mHZ {} clk50mHZ~combout {} Button1Module:comb_7|switch:comb_3|keyout2 {} Button1Module:comb_7|switch:comb_3|keyout2~clkctrl {} Button1Module:comb_7|ModelState2[1] {} } { 0.000ns 0.000ns 1.833ns 1.059ns 0.636ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 545 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 668 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 545 -1 0 } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 668 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "1.855 ns" { Button1Module:comb_7|ModelState2[1] tube:comb_5|Equal0~0 TLC549:comb_14|adclk } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "1.855 ns" { Button1Module:comb_7|ModelState2[1] {} tube:comb_5|Equal0~0 {} TLC549:comb_14|adclk {} } { 0.000ns 0.367ns 0.514ns } { 0.000ns 0.228ns 0.746ns } "" } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "4.412 ns" { clk50mHZ clk:comb_3|clk10 TLC549:comb_14|adclk } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "4.412 ns" { clk50mHZ {} clk50mHZ~combout {} clk:comb_3|clk10 {} TLC549:comb_14|adclk {} } { 0.000ns 0.000ns 1.492ns 0.736ns } { 0.000ns 0.854ns 0.712ns 0.618ns } "" } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "5.712 ns" { clk50mHZ Button1Module:comb_7|switch:comb_3|keyout2 Button1Module:comb_7|switch:comb_3|keyout2~clkctrl Button1Module:comb_7|ModelState2[1] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "5.712 ns" { clk50mHZ {} clk50mHZ~combout {} Button1Module:comb_7|switch:comb_3|keyout2 {} Button1Module:comb_7|switch:comb_3|keyout2~clkctrl {} Button1Module:comb_7|ModelState2[1] {} } { 0.000ns 0.000ns 1.833ns 1.059ns 0.636ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk50mHZ 112 " "Warning: Circuit may not operate. Detected 112 non-operational path(s) clocked by clock \"clk50mHZ\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "clk:comb_3\|clk2 view:comb_6\|TubeValue\[16\] clk50mHZ 3.52 ns " "Info: Found hold time violation between source  pin or register \"clk:comb_3\|clk2\" and destination pin or register \"view:comb_6\|TubeValue\[16\]\" for clock \"clk50mHZ\" (Hold time is 3.52 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.626 ns + Largest " "Info: + Largest clock skew is 4.626 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk50mHZ destination 7.090 ns + Longest register " "Info: + Longest clock path from clock \"clk50mHZ\" to destination register is 7.090 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk50mHZ 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk50mHZ'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50mHZ } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.151 ns) + CELL(0.712 ns) 2.717 ns clk:comb_3\|clk1k 2 REG LCFF_X14_Y6_N15 2 " "Info: 2: + IC(1.151 ns) + CELL(0.712 ns) = 2.717 ns; Loc. = LCFF_X14_Y6_N15; Fanout = 2; REG Node = 'clk:comb_3\|clk1k'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "1.863 ns" { clk50mHZ clk:comb_3|clk1k } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 384 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.130 ns) + CELL(0.000 ns) 5.847 ns clk:comb_3\|clk1k~clkctrl 3 COMB CLKCTRL_G4 121 " "Info: 3: + IC(3.130 ns) + CELL(0.000 ns) = 5.847 ns; Loc. = CLKCTRL_G4; Fanout = 121; COMB Node = 'clk:comb_3\|clk1k~clkctrl'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "3.130 ns" { clk:comb_3|clk1k clk:comb_3|clk1k~clkctrl } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 384 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.625 ns) + CELL(0.618 ns) 7.090 ns view:comb_6\|TubeValue\[16\] 4 REG LCFF_X14_Y19_N17 1 " "Info: 4: + IC(0.625 ns) + CELL(0.618 ns) = 7.090 ns; Loc. = LCFF_X14_Y19_N17; Fanout = 1; REG Node = 'view:comb_6\|TubeValue\[16\]'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "1.243 ns" { clk:comb_3|clk1k~clkctrl view:comb_6|TubeValue[16] } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 30.80 % ) " "Info: Total cell delay = 2.184 ns ( 30.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.906 ns ( 69.20 % ) " "Info: Total interconnect delay = 4.906 ns ( 69.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "7.090 ns" { clk50mHZ clk:comb_3|clk1k clk:comb_3|clk1k~clkctrl view:comb_6|TubeValue[16] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "7.090 ns" { clk50mHZ {} clk50mHZ~combout {} clk:comb_3|clk1k {} clk:comb_3|clk1k~clkctrl {} view:comb_6|TubeValue[16] {} } { 0.000ns 0.000ns 1.151ns 3.130ns 0.625ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk50mHZ source 2.464 ns - Shortest register " "Info: - Shortest clock path from clock \"clk50mHZ\" to source register is 2.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk50mHZ 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk50mHZ'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50mHZ } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk50mHZ~clkctrl 2 COMB CLKCTRL_G3 145 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 145; COMB Node = 'clk50mHZ~clkctrl'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk50mHZ clk50mHZ~clkctrl } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.618 ns) 2.464 ns clk:comb_3\|clk2 3 REG LCFF_X14_Y22_N17 16 " "Info: 3: + IC(0.649 ns) + CELL(0.618 ns) = 2.464 ns; Loc. = LCFF_X14_Y22_N17; Fanout = 16; REG Node = 'clk:comb_3\|clk2'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "1.267 ns" { clk50mHZ~clkctrl clk:comb_3|clk2 } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 384 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.74 % ) " "Info: Total cell delay = 1.472 ns ( 59.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 40.26 % ) " "Info: Total interconnect delay = 0.992 ns ( 40.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "2.464 ns" { clk50mHZ clk50mHZ~clkctrl clk:comb_3|clk2 } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "2.464 ns" { clk50mHZ {} clk50mHZ~combout {} clk50mHZ~clkctrl {} clk:comb_3|clk2 {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "7.090 ns" { clk50mHZ clk:comb_3|clk1k clk:comb_3|clk1k~clkctrl view:comb_6|TubeValue[16] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "7.090 ns" { clk50mHZ {} clk50mHZ~combout {} clk:comb_3|clk1k {} clk:comb_3|clk1k~clkctrl {} view:comb_6|TubeValue[16] {} } { 0.000ns 0.000ns 1.151ns 3.130ns 0.625ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "2.464 ns" { clk50mHZ clk50mHZ~clkctrl clk:comb_3|clk2 } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "2.464 ns" { clk50mHZ {} clk50mHZ~combout {} clk50mHZ~clkctrl {} clk:comb_3|clk2 {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 384 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.161 ns - Shortest register register " "Info: - Shortest register to register delay is 1.161 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk:comb_3\|clk2 1 REG LCFF_X14_Y22_N17 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y22_N17; Fanout = 16; REG Node = 'clk:comb_3\|clk2'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk:comb_3|clk2 } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 384 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.357 ns) 1.006 ns view:comb_6\|TubeValue~8 2 COMB LCCOMB_X14_Y19_N16 1 " "Info: 2: + IC(0.649 ns) + CELL(0.357 ns) = 1.006 ns; Loc. = LCCOMB_X14_Y19_N16; Fanout = 1; COMB Node = 'view:comb_6\|TubeValue~8'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "1.006 ns" { clk:comb_3|clk2 view:comb_6|TubeValue~8 } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.161 ns view:comb_6\|TubeValue\[16\] 3 REG LCFF_X14_Y19_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 1.161 ns; Loc. = LCFF_X14_Y19_N17; Fanout = 1; REG Node = 'view:comb_6\|TubeValue\[16\]'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { view:comb_6|TubeValue~8 view:comb_6|TubeValue[16] } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.512 ns ( 44.10 % ) " "Info: Total cell delay = 0.512 ns ( 44.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.649 ns ( 55.90 % ) " "Info: Total interconnect delay = 0.649 ns ( 55.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "1.161 ns" { clk:comb_3|clk2 view:comb_6|TubeValue~8 view:comb_6|TubeValue[16] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "1.161 ns" { clk:comb_3|clk2 {} view:comb_6|TubeValue~8 {} view:comb_6|TubeValue[16] {} } { 0.000ns 0.649ns 0.000ns } { 0.000ns 0.357ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 57 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "7.090 ns" { clk50mHZ clk:comb_3|clk1k clk:comb_3|clk1k~clkctrl view:comb_6|TubeValue[16] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "7.090 ns" { clk50mHZ {} clk50mHZ~combout {} clk:comb_3|clk1k {} clk:comb_3|clk1k~clkctrl {} view:comb_6|TubeValue[16] {} } { 0.000ns 0.000ns 1.151ns 3.130ns 0.625ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "2.464 ns" { clk50mHZ clk50mHZ~clkctrl clk:comb_3|clk2 } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "2.464 ns" { clk50mHZ {} clk50mHZ~combout {} clk50mHZ~clkctrl {} clk:comb_3|clk2 {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "1.161 ns" { clk:comb_3|clk2 view:comb_6|TubeValue~8 view:comb_6|TubeValue[16] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "1.161 ns" { clk:comb_3|clk2 {} view:comb_6|TubeValue~8 {} view:comb_6|TubeValue[16] {} } { 0.000ns 0.649ns 0.000ns } { 0.000ns 0.357ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Button2Module:comb_8\|switch:comb_3\|keyout2 Btn2In clk50mHZ 3.761 ns register " "Info: tsu for register \"Button2Module:comb_8\|switch:comb_3\|keyout2\" (data pin = \"Btn2In\", clock pin = \"clk50mHZ\") is 3.761 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.689 ns + Longest pin register " "Info: + Longest pin to register delay is 6.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns Btn2In 1 PIN PIN_AA11 22 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA11; Fanout = 22; PIN Node = 'Btn2In'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Btn2In } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.748 ns) + CELL(0.346 ns) 5.903 ns Button2Module:comb_8\|switch:comb_3\|keyout2~3 2 COMB LCCOMB_X22_Y16_N14 1 " "Info: 2: + IC(4.748 ns) + CELL(0.346 ns) = 5.903 ns; Loc. = LCCOMB_X22_Y16_N14; Fanout = 1; COMB Node = 'Button2Module:comb_8\|switch:comb_3\|keyout2~3'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "5.094 ns" { Btn2In Button2Module:comb_8|switch:comb_3|keyout2~3 } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 599 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.053 ns) 6.534 ns Button2Module:comb_8\|switch:comb_3\|keyout2~4 3 COMB LCCOMB_X21_Y15_N16 1 " "Info: 3: + IC(0.578 ns) + CELL(0.053 ns) = 6.534 ns; Loc. = LCCOMB_X21_Y15_N16; Fanout = 1; COMB Node = 'Button2Module:comb_8\|switch:comb_3\|keyout2~4'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.631 ns" { Button2Module:comb_8|switch:comb_3|keyout2~3 Button2Module:comb_8|switch:comb_3|keyout2~4 } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 599 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.689 ns Button2Module:comb_8\|switch:comb_3\|keyout2 4 REG LCFF_X21_Y15_N17 3 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 6.689 ns; Loc. = LCFF_X21_Y15_N17; Fanout = 3; REG Node = 'Button2Module:comb_8\|switch:comb_3\|keyout2'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { Button2Module:comb_8|switch:comb_3|keyout2~4 Button2Module:comb_8|switch:comb_3|keyout2 } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 599 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.363 ns ( 20.38 % ) " "Info: Total cell delay = 1.363 ns ( 20.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.326 ns ( 79.62 % ) " "Info: Total interconnect delay = 5.326 ns ( 79.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "6.689 ns" { Btn2In Button2Module:comb_8|switch:comb_3|keyout2~3 Button2Module:comb_8|switch:comb_3|keyout2~4 Button2Module:comb_8|switch:comb_3|keyout2 } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "6.689 ns" { Btn2In {} Btn2In~combout {} Button2Module:comb_8|switch:comb_3|keyout2~3 {} Button2Module:comb_8|switch:comb_3|keyout2~4 {} Button2Module:comb_8|switch:comb_3|keyout2 {} } { 0.000ns 0.000ns 4.748ns 0.578ns 0.000ns } { 0.000ns 0.809ns 0.346ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 599 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk50mHZ destination 3.018 ns - Shortest register " "Info: - Shortest clock path from clock \"clk50mHZ\" to destination register is 3.018 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk50mHZ 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk50mHZ'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50mHZ } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.618 ns) 3.018 ns Button2Module:comb_8\|switch:comb_3\|keyout2 2 REG LCFF_X21_Y15_N17 3 " "Info: 2: + IC(1.546 ns) + CELL(0.618 ns) = 3.018 ns; Loc. = LCFF_X21_Y15_N17; Fanout = 3; REG Node = 'Button2Module:comb_8\|switch:comb_3\|keyout2'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "2.164 ns" { clk50mHZ Button2Module:comb_8|switch:comb_3|keyout2 } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 599 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 48.77 % ) " "Info: Total cell delay = 1.472 ns ( 48.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.546 ns ( 51.23 % ) " "Info: Total interconnect delay = 1.546 ns ( 51.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "3.018 ns" { clk50mHZ Button2Module:comb_8|switch:comb_3|keyout2 } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "3.018 ns" { clk50mHZ {} clk50mHZ~combout {} Button2Module:comb_8|switch:comb_3|keyout2 {} } { 0.000ns 0.000ns 1.546ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "6.689 ns" { Btn2In Button2Module:comb_8|switch:comb_3|keyout2~3 Button2Module:comb_8|switch:comb_3|keyout2~4 Button2Module:comb_8|switch:comb_3|keyout2 } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "6.689 ns" { Btn2In {} Btn2In~combout {} Button2Module:comb_8|switch:comb_3|keyout2~3 {} Button2Module:comb_8|switch:comb_3|keyout2~4 {} Button2Module:comb_8|switch:comb_3|keyout2 {} } { 0.000ns 0.000ns 4.748ns 0.578ns 0.000ns } { 0.000ns 0.809ns 0.346ns 0.053ns 0.155ns } "" } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "3.018 ns" { clk50mHZ Button2Module:comb_8|switch:comb_3|keyout2 } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "3.018 ns" { clk50mHZ {} clk50mHZ~combout {} Button2Module:comb_8|switch:comb_3|keyout2 {} } { 0.000ns 0.000ns 1.546ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk50mHZ LED7S\[7\] tube:comb_5\|sele\[1\] 15.481 ns register " "Info: tco from clock \"clk50mHZ\" to destination pin \"LED7S\[7\]\" through register \"tube:comb_5\|sele\[1\]\" is 15.481 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk50mHZ source 7.098 ns + Longest register " "Info: + Longest clock path from clock \"clk50mHZ\" to source register is 7.098 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk50mHZ 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk50mHZ'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50mHZ } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.151 ns) + CELL(0.712 ns) 2.717 ns clk:comb_3\|clk1k 2 REG LCFF_X14_Y6_N15 2 " "Info: 2: + IC(1.151 ns) + CELL(0.712 ns) = 2.717 ns; Loc. = LCFF_X14_Y6_N15; Fanout = 2; REG Node = 'clk:comb_3\|clk1k'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "1.863 ns" { clk50mHZ clk:comb_3|clk1k } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 384 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.130 ns) + CELL(0.000 ns) 5.847 ns clk:comb_3\|clk1k~clkctrl 3 COMB CLKCTRL_G4 121 " "Info: 3: + IC(3.130 ns) + CELL(0.000 ns) = 5.847 ns; Loc. = CLKCTRL_G4; Fanout = 121; COMB Node = 'clk:comb_3\|clk1k~clkctrl'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "3.130 ns" { clk:comb_3|clk1k clk:comb_3|clk1k~clkctrl } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 384 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.618 ns) 7.098 ns tube:comb_5\|sele\[1\] 4 REG LCFF_X19_Y18_N19 22 " "Info: 4: + IC(0.633 ns) + CELL(0.618 ns) = 7.098 ns; Loc. = LCFF_X19_Y18_N19; Fanout = 22; REG Node = 'tube:comb_5\|sele\[1\]'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "1.251 ns" { clk:comb_3|clk1k~clkctrl tube:comb_5|sele[1] } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 448 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 30.77 % ) " "Info: Total cell delay = 2.184 ns ( 30.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.914 ns ( 69.23 % ) " "Info: Total interconnect delay = 4.914 ns ( 69.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "7.098 ns" { clk50mHZ clk:comb_3|clk1k clk:comb_3|clk1k~clkctrl tube:comb_5|sele[1] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "7.098 ns" { clk50mHZ {} clk50mHZ~combout {} clk:comb_3|clk1k {} clk:comb_3|clk1k~clkctrl {} tube:comb_5|sele[1] {} } { 0.000ns 0.000ns 1.151ns 3.130ns 0.633ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 448 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.289 ns + Longest register pin " "Info: + Longest register to pin delay is 8.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tube:comb_5\|sele\[1\] 1 REG LCFF_X19_Y18_N19 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y18_N19; Fanout = 22; REG Node = 'tube:comb_5\|sele\[1\]'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tube:comb_5|sele[1] } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 448 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.357 ns) 1.868 ns tube:comb_5\|Mux4~0 2 COMB LCCOMB_X13_Y18_N22 1 " "Info: 2: + IC(1.511 ns) + CELL(0.357 ns) = 1.868 ns; Loc. = LCCOMB_X13_Y18_N22; Fanout = 1; COMB Node = 'tube:comb_5\|Mux4~0'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "1.868 ns" { tube:comb_5|sele[1] tube:comb_5|Mux4~0 } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.357 ns) 3.221 ns tube:comb_5\|Mux4~2 3 COMB LCCOMB_X18_Y17_N0 8 " "Info: 3: + IC(0.996 ns) + CELL(0.357 ns) = 3.221 ns; Loc. = LCCOMB_X18_Y17_N0; Fanout = 8; COMB Node = 'tube:comb_5\|Mux4~2'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "1.353 ns" { tube:comb_5|Mux4~0 tube:comb_5|Mux4~2 } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.272 ns) 4.121 ns tube:comb_5\|LED7S\[7\]~6 4 COMB LCCOMB_X19_Y18_N20 1 " "Info: 4: + IC(0.628 ns) + CELL(0.272 ns) = 4.121 ns; Loc. = LCCOMB_X19_Y18_N20; Fanout = 1; COMB Node = 'tube:comb_5\|LED7S\[7\]~6'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "0.900 ns" { tube:comb_5|Mux4~2 tube:comb_5|LED7S[7]~6 } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 441 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.024 ns) + CELL(2.144 ns) 8.289 ns LED7S\[7\] 5 PIN PIN_N21 0 " "Info: 5: + IC(2.024 ns) + CELL(2.144 ns) = 8.289 ns; Loc. = PIN_N21; Fanout = 0; PIN Node = 'LED7S\[7\]'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "4.168 ns" { tube:comb_5|LED7S[7]~6 LED7S[7] } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.130 ns ( 37.76 % ) " "Info: Total cell delay = 3.130 ns ( 37.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.159 ns ( 62.24 % ) " "Info: Total interconnect delay = 5.159 ns ( 62.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "8.289 ns" { tube:comb_5|sele[1] tube:comb_5|Mux4~0 tube:comb_5|Mux4~2 tube:comb_5|LED7S[7]~6 LED7S[7] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "8.289 ns" { tube:comb_5|sele[1] {} tube:comb_5|Mux4~0 {} tube:comb_5|Mux4~2 {} tube:comb_5|LED7S[7]~6 {} LED7S[7] {} } { 0.000ns 1.511ns 0.996ns 0.628ns 2.024ns } { 0.000ns 0.357ns 0.357ns 0.272ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "7.098 ns" { clk50mHZ clk:comb_3|clk1k clk:comb_3|clk1k~clkctrl tube:comb_5|sele[1] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "7.098 ns" { clk50mHZ {} clk50mHZ~combout {} clk:comb_3|clk1k {} clk:comb_3|clk1k~clkctrl {} tube:comb_5|sele[1] {} } { 0.000ns 0.000ns 1.151ns 3.130ns 0.633ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "8.289 ns" { tube:comb_5|sele[1] tube:comb_5|Mux4~0 tube:comb_5|Mux4~2 tube:comb_5|LED7S[7]~6 LED7S[7] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "8.289 ns" { tube:comb_5|sele[1] {} tube:comb_5|Mux4~0 {} tube:comb_5|Mux4~2 {} tube:comb_5|LED7S[7]~6 {} LED7S[7] {} } { 0.000ns 1.511ns 0.996ns 0.628ns 2.024ns } { 0.000ns 0.357ns 0.357ns 0.272ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "TLC549:comb_14\|BUF\[1\] AD_DATA clk50mHZ 1.570 ns register " "Info: th for register \"TLC549:comb_14\|BUF\[1\]\" (data pin = \"AD_DATA\", clock pin = \"clk50mHZ\") is 1.570 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk50mHZ destination 7.169 ns + Longest register " "Info: + Longest clock path from clock \"clk50mHZ\" to destination register is 7.169 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk50mHZ 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk50mHZ'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50mHZ } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.492 ns) + CELL(0.712 ns) 3.058 ns clk:comb_3\|clk10 2 REG LCFF_X18_Y15_N15 3 " "Info: 2: + IC(1.492 ns) + CELL(0.712 ns) = 3.058 ns; Loc. = LCFF_X18_Y15_N15; Fanout = 3; REG Node = 'clk:comb_3\|clk10'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "2.204 ns" { clk50mHZ clk:comb_3|clk10 } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 384 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.712 ns) 4.506 ns TLC549:comb_14\|adclk 3 REG LCFF_X14_Y17_N31 2 " "Info: 3: + IC(0.736 ns) + CELL(0.712 ns) = 4.506 ns; Loc. = LCFF_X14_Y17_N31; Fanout = 2; REG Node = 'TLC549:comb_14\|adclk'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "1.448 ns" { clk:comb_3|clk10 TLC549:comb_14|adclk } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 668 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.417 ns) + CELL(0.000 ns) 5.923 ns TLC549:comb_14\|adclk~clkctrl 4 COMB CLKCTRL_G0 17 " "Info: 4: + IC(1.417 ns) + CELL(0.000 ns) = 5.923 ns; Loc. = CLKCTRL_G0; Fanout = 17; COMB Node = 'TLC549:comb_14\|adclk~clkctrl'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "1.417 ns" { TLC549:comb_14|adclk TLC549:comb_14|adclk~clkctrl } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 668 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.618 ns) 7.169 ns TLC549:comb_14\|BUF\[1\] 5 REG LCFF_X14_Y18_N11 2 " "Info: 5: + IC(0.628 ns) + CELL(0.618 ns) = 7.169 ns; Loc. = LCFF_X14_Y18_N11; Fanout = 2; REG Node = 'TLC549:comb_14\|BUF\[1\]'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "1.246 ns" { TLC549:comb_14|adclk~clkctrl TLC549:comb_14|BUF[1] } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 697 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.896 ns ( 40.40 % ) " "Info: Total cell delay = 2.896 ns ( 40.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.273 ns ( 59.60 % ) " "Info: Total interconnect delay = 4.273 ns ( 59.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "7.169 ns" { clk50mHZ clk:comb_3|clk10 TLC549:comb_14|adclk TLC549:comb_14|adclk~clkctrl TLC549:comb_14|BUF[1] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "7.169 ns" { clk50mHZ {} clk50mHZ~combout {} clk:comb_3|clk10 {} TLC549:comb_14|adclk {} TLC549:comb_14|adclk~clkctrl {} TLC549:comb_14|BUF[1] {} } { 0.000ns 0.000ns 1.492ns 0.736ns 1.417ns 0.628ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 697 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.748 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns AD_DATA 1 PIN PIN_AB13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AB13; Fanout = 1; PIN Node = 'AD_DATA'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_DATA } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.630 ns) + CELL(0.309 ns) 5.748 ns TLC549:comb_14\|BUF\[1\] 2 REG LCFF_X14_Y18_N11 2 " "Info: 2: + IC(4.630 ns) + CELL(0.309 ns) = 5.748 ns; Loc. = LCFF_X14_Y18_N11; Fanout = 2; REG Node = 'TLC549:comb_14\|BUF\[1\]'" {  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "4.939 ns" { AD_DATA TLC549:comb_14|BUF[1] } "NODE_NAME" } } { "watch.v" "" { Text "C:/Users/life/Desktop/watch/watch.v" 697 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.118 ns ( 19.45 % ) " "Info: Total cell delay = 1.118 ns ( 19.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.630 ns ( 80.55 % ) " "Info: Total interconnect delay = 4.630 ns ( 80.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "5.748 ns" { AD_DATA TLC549:comb_14|BUF[1] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "5.748 ns" { AD_DATA {} AD_DATA~combout {} TLC549:comb_14|BUF[1] {} } { 0.000ns 0.000ns 4.630ns } { 0.000ns 0.809ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "7.169 ns" { clk50mHZ clk:comb_3|clk10 TLC549:comb_14|adclk TLC549:comb_14|adclk~clkctrl TLC549:comb_14|BUF[1] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "7.169 ns" { clk50mHZ {} clk50mHZ~combout {} clk:comb_3|clk10 {} TLC549:comb_14|adclk {} TLC549:comb_14|adclk~clkctrl {} TLC549:comb_14|BUF[1] {} } { 0.000ns 0.000ns 1.492ns 0.736ns 1.417ns 0.628ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.000ns 0.618ns } "" } } { "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program_files/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "5.748 ns" { AD_DATA TLC549:comb_14|BUF[1] } "NODE_NAME" } } { "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program_files/eda/quartus/bin64/Technology_Viewer.qrui" "5.748 ns" { AD_DATA {} AD_DATA~combout {} TLC549:comb_14|BUF[1] {} } { 0.000ns 0.000ns 4.630ns } { 0.000ns 0.809ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "221 " "Info: Peak virtual memory: 221 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 03 17:34:35 2018 " "Info: Processing ended: Sat Feb 03 17:34:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Info: Quartus II Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
