#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Dec  9 04:09:36 2021
# Process ID: 32828
# Current directory: C:/Xilinx/Lab_5/vivado/lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13820 C:\Xilinx\Lab_5\vivado\lab5\lab5.xpr
# Log file: C:/Xilinx/Lab_5/vivado/lab5/vivado.log
# Journal file: C:/Xilinx/Lab_5/vivado/lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/Lab_5/vivado/lab5/lab5.xpr
INFO: [Project 1-313] Project file moved from '/cryptdata/work/RCW/lab5/lab5' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Lab_5/vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 765.348 ; gain = 148.180
update_compile_order -fileset sources_1
open_bd_design {C:/Xilinx/Lab_5/vivado/lab5/lab5.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:axis_data_fifo:2.0 - AXIS_DATA_FIFO
Adding cell -- xilinx.com:ip:axi_dma:7.1 - AXI_DMA
Adding cell -- xilinx.com:ip:xlconcat:2.1 - IRQ_CONCAT
Adding cell -- xilinx.com:ip:smartconnect:1.0 - PL2PS_AXI
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - PS2PL_AXI
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:processing_system7:5.5 - PS7
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - PSR
Successfully read diagram <system> from BD file <C:/Xilinx/Lab_5/vivado/lab5/lab5.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 888.199 ; gain = 119.590
delete_bd_objs [get_bd_intf_nets ACCEL/Conn1] [get_bd_intf_nets ACCEL/Conn2] [get_bd_nets ACCEL/s_axis_aresetn_1] [get_bd_nets ACCEL/s_axis_aclk_1] [get_bd_cells ACCEL/AXIS_DATA_FIFO]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets ACCEL/Conn1] [get_bd_intf_nets ACCEL/Conn2] [get_bd_nets ACCEL/s_axis_aresetn_1] [get_bd_nets ACCEL/s_axis_aclk_1] [get_bd_cells ACCEL/AXIS_DATA_FIFO]'
delete_bd_objs [get_bd_intf_nets S_AXIS_1] [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_intf_nets ACCEL_M_AXIS] [get_bd_cells ACCEL]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets S_AXIS_1] [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_intf_nets ACCEL_M_AXIS] [get_bd_cells ACCEL]'
delete_bd_objs [get_bd_intf_nets ACCEL/Conn1] [get_bd_intf_nets ACCEL/Conn2] [get_bd_nets ACCEL/s_axis_aresetn_1] [get_bd_nets ACCEL/s_axis_aclk_1] [get_bd_cells ACCEL/AXIS_DATA_FIFO]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:hw_conv:1.0 hw_conv_0
endgroup
move_bd_cells [get_bd_cells ACCEL] [get_bd_cells hw_conv_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ACCEL/S_AXIS] [get_bd_intf_pins ACCEL/hw_conv_0/sin]
connect_bd_net [get_bd_pins ACCEL/S_AXIS_ACLK] [get_bd_pins ACCEL/hw_conv_0/ap_clk]
connect_bd_net [get_bd_pins ACCEL/S_AXIS_ARESETN] [get_bd_pins ACCEL/hw_conv_0/ap_rst_n]
connect_bd_intf_net [get_bd_intf_pins ACCEL/M_AXIS] [get_bd_intf_pins ACCEL/hw_conv_0/sout]
make_wrapper -files [get_files C:/Xilinx/Lab_5/vivado/lab5/lab5.srcs/sources_1/bd/system/system.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/SYSTEM/AXI_DMA' with propagated value(32). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/SYSTEM/AXI_DMA' with propagated value(32). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/SYSTEM/AXI_DMA' with propagated value(32). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/SYSTEM/AXI_DMA' with propagated value(32). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/SYSTEM/AXI_DMA' with propagated value(32). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/SYSTEM/AXI_DMA' with propagated value(32). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/SYSTEM/AXI_DMA' with propagated value(32). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/SYSTEM/AXI_DMA' with propagated value(32). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/SYSTEM/AXI_DMA' with propagated value(32). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/SYSTEM/AXI_DMA' with propagated value(32). Command ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /SYSTEM/PS7/IRQ_F2P
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/SYSTEM/AXI_DMA' with propagated value(32). Command ignored
Wrote  : <C:\Xilinx\Lab_5\vivado\lab5\lab5.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Xilinx/Lab_5/vivado/lab5/lab5.srcs/sources_1/bd/system/ui/bd_a4bfee5e.ui> 
VHDL Output written to : C:/Xilinx/Lab_5/vivado/lab5/lab5.srcs/sources_1/bd/system/synth/system.vhd
VHDL Output written to : C:/Xilinx/Lab_5/vivado/lab5/lab5.srcs/sources_1/bd/system/sim/system.vhd
VHDL Output written to : C:/Xilinx/Lab_5/vivado/lab5/lab5.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
make_wrapper: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1003.180 ; gain = 114.980
add_files -norecurse C:/Xilinx/Lab_5/vivado/lab5/lab5.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
set_property top system_wrapper [current_fileset]
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Xilinx/Lab_5/vivado/lab5/lab5.srcs/sources_1/bd/system/synth/system.vhd
VHDL Output written to : C:/Xilinx/Lab_5/vivado/lab5/lab5.srcs/sources_1/bd/system/sim/system.vhd
VHDL Output written to : C:/Xilinx/Lab_5/vivado/lab5/lab5.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block SYSTEM/AXI_DMA .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SYSTEM/IRQ_CONCAT .
Exporting to file c:/Xilinx/Lab_5/vivado/lab5/lab5.srcs/sources_1/bd/system/ip/system_PL2PS_AXI_0/bd_0/hw_handoff/system_PL2PS_AXI_0.hwh
Generated Block Design Tcl file c:/Xilinx/Lab_5/vivado/lab5/lab5.srcs/sources_1/bd/system/ip/system_PL2PS_AXI_0/bd_0/hw_handoff/system_PL2PS_AXI_0_bd.tcl
Generated Hardware Definition File c:/Xilinx/Lab_5/vivado/lab5/lab5.srcs/sources_1/bd/system/ip/system_PL2PS_AXI_0/bd_0/synth/system_PL2PS_AXI_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block SYSTEM/PL2PS_AXI .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SYSTEM/PS7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SYSTEM/PSR .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/Lab_5/vivado/lab5/lab5.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block SYSTEM/PS2PL_AXI/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ACCEL/hw_conv_0 .
Exporting to file C:/Xilinx/Lab_5/vivado/lab5/lab5.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Xilinx/Lab_5/vivado/lab5/lab5.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Xilinx/Lab_5/vivado/lab5/lab5.srcs/sources_1/bd/system/synth/system.hwdef
[Thu Dec  9 04:15:22 2021] Launched system_PSR_0_synth_1, system_auto_pc_0_synth_1, system_hw_conv_0_0_synth_1, system_PL2PS_AXI_0_synth_1, system_AXI_DMA_0_synth_1, system_PS7_0_synth_1, synth_1...
Run output will be captured here:
system_PSR_0_synth_1: C:/Xilinx/Lab_5/vivado/lab5/lab5.runs/system_PSR_0_synth_1/runme.log
system_auto_pc_0_synth_1: C:/Xilinx/Lab_5/vivado/lab5/lab5.runs/system_auto_pc_0_synth_1/runme.log
system_hw_conv_0_0_synth_1: C:/Xilinx/Lab_5/vivado/lab5/lab5.runs/system_hw_conv_0_0_synth_1/runme.log
system_PL2PS_AXI_0_synth_1: C:/Xilinx/Lab_5/vivado/lab5/lab5.runs/system_PL2PS_AXI_0_synth_1/runme.log
system_AXI_DMA_0_synth_1: C:/Xilinx/Lab_5/vivado/lab5/lab5.runs/system_AXI_DMA_0_synth_1/runme.log
system_PS7_0_synth_1: C:/Xilinx/Lab_5/vivado/lab5/lab5.runs/system_PS7_0_synth_1/runme.log
synth_1: C:/Xilinx/Lab_5/vivado/lab5/lab5.runs/synth_1/runme.log
[Thu Dec  9 04:15:23 2021] Launched impl_1...
Run output will be captured here: C:/Xilinx/Lab_5/vivado/lab5/lab5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:41 ; elapsed = 00:01:04 . Memory (MB): peak = 1204.059 ; gain = 184.074
open_run impl_1
INFO: [Netlist 29-17] Analyzing 303 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2210.148 ; gain = 9.863
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2210.148 ; gain = 9.863
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2210.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 54 instances

WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
open_run: Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2367.301 ; gain = 1120.609
open_report: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2534.926 ; gain = 162.141
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
