# Reading C:/altera/14.0/modelsim_ase/tcl/vsim/pref.tcl 
# do DE1_SoC_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\14.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\14.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+C:/Users/klholden/Documents/nightmares/Lab\ 2/Interlock {C:/Users/klholden/Documents/nightmares/Lab 2/Interlock/Timer.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Timer
# -- Compiling module TimerTestbench
# 
# Top level modules:
# 	TimerTestbench
# 
vsim work.TimerTestbench
# vsim work.TimerTestbench 
# Loading sv_std.std
# Loading work.TimerTestbench
# Loading work.Timer
add wave -position end  sim:/TimerTestbench/rst
add wave -position end  sim:/TimerTestbench/seconds
add wave -position end  sim:/TimerTestbench/helper
run-a
# invalid command name "run-a"
run -all
# Break in Module TimerTestbench at C:/Users/klholden/Documents/nightmares/Lab 2/Interlock/Timer.sv line 97
