INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Javier/Desktop/Clk_divider/Clk_divider.srcs/sources_1/new/Clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Clock_Divider
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Javier/Desktop/Clk_divider/Clk_divider.srcs/sim_1/new/Clk_divider_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Tb_clock_divider
