I.Abstract
Due to the progress of the integrated
circuit technology and device structure,
the volume of the power MOSFET
becomes smaller and smaller. However,
the capability of electrostatic protection
is reduced. In some applications, the
build-in electrostatic protection design is
required within the Power devices. In
the past, a silicon-controlled rectifier
was included into power devices to be
the electrostatic protection. In recent
year, a back-to-back paralleled diodes
design in the gate-source pad used as the
electrostatic protection becomes a
popular approach. In this investigation,
we discuss and compare the capability
of the electrostatic protection design
with different implanted concentration
and implanted ion.
Keywords ： power MOSFET,
Electrostatic discharge (ESD),
Electrostatic protection,
I.摘要
由於積體電路製程技術及元件結
構不斷翻新，使得功率金氧半場效應
電晶體的的體積也越來越小，然而也
導致靜電防護的能力變差，故在某些
應用環境或抗靜電不佳的應用電路
中，需要加入一內建的靜電防護設
計，早期功率元件的靜電防護為加入
矽控整流體的結構，近年以背對背的
二極體並聯於閘源極處的靜電防護設
計漸為流行。本計畫中即針對功率金
氧半場效應電晶體內建的靜電防護設
計中的摻雜濃度及佈植離子種類來討
論元件耐靜電的能力。
關鍵字: 功率金氧半場效應電晶體、靜
電放電、靜電防護
II.前言
功率元件是一種能承受大電流及
高電壓的半導體元件，由於高頻上的
需求，因此，具備高切換速度的功率
垂直式雙擴散金氧半電晶體 (Power
VDMOSFET) 便成為市場主流，此類
元件以低濃度磊晶層 (epitaxy) 達成
耐高壓的目的，相對於傳統的功率元
件，Power VDMOSFET 是為單載子元
件，其具備高切換速度 (switching
speed)、低導通電阻 (on-resistance,
RON)、較寬的工作區 (safety operation
area, SOA) 和 高 輸 入 阻 抗 (input
impedance)等優點。因此已被廣泛的應
用在整流器電路及轉換器電路等控制
電路上。
Power VDMOSFET由於要求大電
流的應用，故其元件面積通常較大，
對抗靜電放電(Electrostatic discharge,
ESD)的能力的也遠較一般CMOS或其
他小面積元件來的佳，由於製程技術
及元件結構不斷翻新，使得此元件的
面積也越來越小，晶胞內部的井區深
度變淺，耐ESD的能力將變差[1-2]，故
在某些應用環境或抗靜電不佳的應用
電路中，功率元件需要加入自我保護
的電路。
早期的功率元件設計在閘極處抗
ESD 的設計為加入一個SCR的結構
[3]，近年以背對背的二極體並聯於閘
源極處漸為流行[4]，此二極體的作用
可以將外界由瞬間的突波能量宣洩
掉，一般業界的要求最少為2000 V以
上。此時，閘極串聯電阻的設計也相
形重要。太大會犧牲掉元件導通的上
升時間與元件關閉的下降時間，進而
圖三、Sb 與As壓降圖
近年快速發展的積體電路技術及
元件結構的改良使power MOSFET晶
片體積漸趨輕薄，此趨勢亦導致其原
有的耐靜電能力快速降低。因此在元
件中內建靜電防護設計遂成為一潮
流。傳統是以串接雙二極體方式，將
二極體以背對背的形式(圖四)做為元
件的靜電防護設計，此二極體雖可以
將閘極電位鉗在某一個安全耐壓，但
如果等效於二極體上的交流電阻高於
閘極在突波時段的電阻的話，能量還
是會以大電流的型態攻擊閘極氧化
層，圖五為我們背對背二極體設計的
示意圖。雖然本計畫是以中壓約200 V
之power MOSFET做為研究對象，然而
我們由此次設計出200 V至900 V之邊
緣區。使用之磊晶層厚度則由18 μm至
80 μm。
圖四、power MOSFET中ESD等效電路
示意圖
圖五、元件中 ESD 俯視及截面示意
IV.結果與討論
圖六(a)(b)分別為200 V 及900 V
power MOSFET邊緣區表面電場及電
位曲線圖，可以發現電場均勻分布於
各FLR上，均勻分布的電場對於元件可
靠度及穩定度有相當大的幫助。圖七
為不同耐壓元件邊緣區所需之FLR及
FP數量及其長度，可以發現FLR及FP
數量隨著元件耐壓之增加而增加，並
且長度亦隨之增加。圖八為實作900 V
power MOSFET 邊緣區之 SEM 圖。
閘極突波可以透過 ESD 背對背二
極體的設計將能量宣洩掉。對於圖五
中的 N+/P-劑量在我們的實驗中有組
不同條件，N+劑量隨著元件的源極製
作時產生，條件為單一，P-的劑量的做
法為由於閘極原先為大片的 poly-Si，
我們先沉積 undoped 的 Poly，然後對
其進行全面的 P-離子佈植，再利用光
罩行成 N+/P-的結構，設計過程中連帶
的並製作了閘極串聯電阻，其中 P-濃
度將影響到閘極電阻大小，元件切換
速度、閘極漏電流與閘極耐壓及 ESD
的能力。圖十為閘極電阻的製作示意
圖，P+濃度略低於 N+其可以在介電層
開孔後塵基金屬前加入一次 P+植入達
成，確保不會在電阻中產生二極體的
空乏區。圖十一所示為不同的 P-劑量
圖十二所示為送宜特公司所分析的
ESD 測試報告。(a)為沒有 ESD 設計元
件的測試、(b)則有 ESD 的設計測試，
我們的元件故意製作較小以求有較明
顯變化，其中 ESD 的大小為 500×400
m 2，測試結果無 ESD 設計的元件僅
能耐 500V 的突波而有 ESD diode 的設
計元件其耐突波的能力可以提高至
5500V。
圖十二(a)沒有 ESD 設計元件的測試
圖十二(b)有 ESD 設計元件的測試
V.總結
本計畫原規劃為三年計畫但僅通過
一年，委員建議將重點放在 ESD 設
計，故此題目雖大但大多著重於第三
年的 ESD 部分。此計畫我們除了研究
高壓場環及基材對元件的影響外，大
部分著重於 ESD 的設計與製作，我們
成功製作出靜電防護的功率元件，近
一佈的研究可以著重在於耐 ESD 的提
升與 ESD Diode 結構的變化，由於我
們初步的成果雖然提升了 ESD 的防護
但對於閘極耐壓與漏電對於 N+/P-相
對應設計的關係仍有很大的改善幅
度，我們於今年的計畫中成功的將有
ESD設計的元件由500V提升到 5500V
耐壓。
VI.References:
[1] P. Zupac, D. Pote, R. D. Schrimpt,
and K. F. Galoway, “Annealing of 
ESD-Induced Damage in Power
MOSFETs” EOS/ESD Symposium,
pp. 121-128, 1992.
[2] K. Throngnumchai, “A Study on the 
Effectl Power DMOSFET’s” IEEE
Trans. Electron Devices, vol. 42, no.
3, pp. 555-563, 1995.
[3] 陳勝利，李文明，朱季齡，江志強，
粱明況, “功率積體電路內建 ESD
保護電路之探討”, 電子月刊, 第 6
卷, 第 8 期, pp.256-270, 2000/8.
[4] ON Semiconductor-data sheet,
http://onsemi.com
[5] H.D. Chiou: J. Electrochem. Soc.,
152 (4) (2005) G295
行政院國家科學委員會補助國內研究生出席國際學術會議報告 
    
報告人姓名 張銘哲 就讀院校 (科系所) 
逢甲大學固態電子所 
碩士班研究生 
出差地點 韓國釜山 出差時間 中華民國 98 年 6 月 24 日起至98 年 6 月 25 日 
研討會名稱 2009 AWAD 研討會 
 
 
報告內容應包刮下列各項： 
一、參加會議經過     
 
    學生此次承蒙國科會補助，很榮幸有這個機會能夠參加 2009 Asia-Pacific 
Workshop on Fundamentals and Applications of Advanced Semiconductor Devices 
(2009 AWAD)，今年的會議是在韓國釜山舉辦，開會期間從九十八年六月二十四
日到六月二十六日，文章標題為“A new combination of RSD and inside spacer thin 
film transistor＂，此次研討會由日本與韓國等高科技先進國家，每年輪流舉辦，
結合產學兩領域之專家與學者，與會人數眾多，並且有相當的水準。在六月二十
四日下午學生的口頭報告時，和韓國、日本當地的教授交換許多製程上面的心
得，發現許多的製程都滿先進而且也都需要靠經驗的累積，從他們的談話中有吸
收不少他們寶貴的經驗，和其他學生報告者也有不少互動，這是一個很好的經驗
交流。 
 
 
二、與會心得 
     
  
四、攜回資料名稱及內容 
 
(1) Program：介紹會議期間每天有何演講、時間與地點，另外也有早上和下午的               
           看板論文題目、編號與時間 
(2) 論文隨身碟：收集這三天所有論文的內容。 
 
 
五、其他 
 
 
 
 
 
的研討會議，相信對於研究工作能有啟發的作用，也能提升學生的國際競爭力。
而也希望台灣也能多多舉辦國際性的研討會，提升台灣的學術知名度。，且與不
同國家的學者交流 
照片: 
 
社団法人 電子情報通信学会 信学技報
THE INSTITUTE OF ELECTRONICS, TECHNICAL REPORT OF IEICE
INFORMATION AND COMMUNICATION ENGINEERS
patterned and formed using reactive ion etching (RIE)
system, as shown in Fig.2(a).Subsequently, the amorphous
silicon was recrystallized by solid phase crystallization
(SPC) at 600 ℃ for 24 hrs in nitrogen ambient for phase
transformation from amorphous silicon to polycrystalline
silicon and patterned as active region. After
recrystallization, the etching damages of the channel
surface were recovered. Then, the inside oxide spacer was
formed by depositing a 200 nm TEOS oxide and dry
etching as shown in Fig.2(b). A 100-nm TEOS oxide and
an 100-nm in-situ poly-Si layer were deposited to serve as
the gate insulator and gate electrode, respectively, as
shown in Fig.2(c). The source/drain electorde were
formed by ion implanting with phosphorous 45keV to a
dose of 5 × 1015 cm-2 and activated in nitrogen ambient at
600℃ for 8 hrs. Then, a 500 nm TEOS passivation layer
was deposited by plasma enhanced CVD (PECVD) for
both devices. Contact holes were opened by using
reactive ion etching (RIE). Finally, a 300 nm Al/Si/Cu
layer was deposited and patterned as metal pad.
Fig2. Schematic fabrication process of the proposed
poly-Si TFT.
3. Device Characteristics
Fig.3 Electric field contours of (a) the conventional
and (b) the proposed TFTs.
Fig.3 (a) & (b) were the electric field distribution
contours near drain end. We can observed that the
proposed poly-Si TFT, that combination of RSD and
inside oxide spacer can spread more electric field
intensity out than the conventional one in these two
figures.
社団法人 電子情報通信学会 信学技報
THE INSTITUTE OF ELECTRONICS, TECHNICAL REPORT OF IEICE
INFORMATION AND COMMUNICATION ENGINEERS
A. , Ono, K. , Konishi, N. “Peripheral circuit
integrated poly-Si TFT LCD with gray scale
representation”, IEEE Trans. Electron Device, vol.36, 
pp.1923-1928, 1989.
[2] A. Pecora, M. Schillizzi, G. Tallarida, G. Fortunato, C.
Reita, P. Migliorato, “Off-current in polycrystalline
silicon thin film transistors: An analysis of the
thermally generated component”, Solid-State Electron
vol.38, No.4, pp.845-850, 1995.
[3] Lack, M. , Wu, I.-W. , King, T.J. , Lewis,
A.G. ,“Analysis of leakage currents in poly-silicon
thin film transistors”, in Tech. Dig. IEDM, pp.385-388,
1993.
[4] Tanaka, K. , Arai, H. , Kohda, S., “Characteristics of
offset-structure polycrystalline-silicon thin-film
transistors”, IEEE Electron Device Letter, vol.9 
pp.23-25, 1988.
[5] Seki, S.; Kogure, O. , Tsujiyama, B., “Leakage current
characteristics of offset-gate-structure
polycrystalline-Silicon MOSFET's”, IEEE Electron 
Device Letter, vol.8 pp.434-436, 1987.
[6] Shengdong Zhan , Ruqi Han , Chan, M.J., “A novel
self-aligned bottom gate poly-Si TFT with in-situ
LDD”, IEEE Electron Device Letter, vol.22 
pp.393-395, 2001.
[7] Mishima, Y. , Ebiko, Y., “Improved lifetime of
poly-Si TFTs with a self-aligned gate-overlapped
LDD structure”, IEEE Trans. Electron Device, vol.49,
pp.981-985, 2002.
[8] Kumar, A. , Sin, J.K.O., “Influence of lateral electric
field on the anomalous leakage current in polysilicon
TFT'S”, IEEE Electron Device Letter, vol.20 pp.27-29,
1999.
[9] Shengdong Zhang , Chunxiang Zhu , Sin, J.K.O. , Li,
J.N. , Mok, P.K.T, “Ultra-thin elevated channel
poly-Si TFT technology for fully-integrated AMLCD
system on glass”, IEEE Trans. Electron Device,
vol.47, pp.569-575, 2000.
[10] Kumar K.P., A. , Sin, J.K.O. , Nguyen, C.T. , Ko,
P.K.,“Kink-free polycrystalline silicon double-gate
elevated-channel thin-film transistors”,IEEE Trans.
Electron Device, vol.45, pp.2514-2520, 1998.
社団法人 電子情報通信学会 信学技報
THE INSTITUTE OF ELECTRONICS, TECHNICAL REPORT OF IEICE
INFORMATION AND COMMUNICATION ENGINEERS
(c)
Fig.1 The major fabrication steps of the proposed TFT.
2. Device Design
The process sequences of the proposed device is shown
in Fig.1. A silicon wafer with a 1m thick wet oxidized
layer was used as the substrate. A 100nm highly-doped
poly-Si layer was deposited by low-pressure chemical
vapor deposition(LPCVD) and patterned to form the gate.
Afterwards, a 50nm LPCVD TEOS oxide layer was
deposited to form gate insulator and a 200nm LPCVD
amorphous-Si was deposited at 550C to sever as the
active device layer. Then, the amorphous-Si was
transformed into polycrystalline phase by a solid-phase
recrystallization (SPC) treatment at 600C for 24h. After a
200nm highly-doped poly-Si layer was deposited, poly-Si
islands were defined. Then, Source/Drain electrodes were
patterned. The N+ poly-Si layer was over-etched by using
dry etching by masking the Source/Drain electrodes in
order to establish the channel region. After the channel
region was defined, a simple poly-Si spacer process was
executed. Then, A 300nm-thick passivation oxide was
deposited by plasma-enhanced chemical vapor deposition
(PECVD). Finally, contact opening and metallization were
carried out. For comparison, the bottom gate poly-Si
without poly-Si spacer were also fabricated in the same
run.
(a)
(b)
Fig.2 Simulation results of the lateral electric field with a
gate bias of 3V for the TFT with and without the
polyspacer. (a)Conventional TFT (b)Proposed TFT
3. Device Characteristics
Fig.1(c) shows the proposed new bottom gate TFT with
poly-Si spacer. We use ISE-TCAD to simulate the electric
field distributions of the proposed TFT structure to
investigate the device performance. From Fig.2, we can
observe the poly-spacer spread the electrical field near
drain and decrease the maximum electric field at Vgs=3V
and Vds=11V .
The maximum electrical field compared with the TFT
without the poly-Si spacer has shown in Fig.3.
We can see that the maximum electric field decrease
obviously due to the polyspacer spreading the electric
field near drain region. Fig.4 displays the
impactionization without polyspacer and with polyspacer
200nm. We know that to reduce electric field is bebefit to
alleviate the kink effect [10].
Fig.3 The simulated lateral electric field distribution
with gate bias of 3V for the bottom gate TFTs.
