{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732546137685 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732546137685 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 11:48:57 2024 " "Processing started: Mon Nov 25 11:48:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732546137685 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732546137685 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off myCPU -c myCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off myCPU -c myCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732546137685 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732546138159 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732546138159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmeticlogicunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arithmeticlogicunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArithmeticLogicUnit-Behaviour " "Found design unit 1: ArithmeticLogicUnit-Behaviour" {  } { { "ArithmeticLogicUnit.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/ArithmeticLogicUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732546145954 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticLogicUnit " "Found entity 1: ArithmeticLogicUnit" {  } { { "ArithmeticLogicUnit.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/ArithmeticLogicUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732546145954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732546145954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "centralprocessingunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file centralprocessingunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CentralProcessingUnit-Structural " "Found design unit 1: CentralProcessingUnit-Structural" {  } { { "CentralProcessingUnit.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/CentralProcessingUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732546145956 ""} { "Info" "ISGN_ENTITY_NAME" "1 CentralProcessingUnit " "Found entity 1: CentralProcessingUnit" {  } { { "CentralProcessingUnit.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/CentralProcessingUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732546145956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732546145956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructions_t.vhd 2 0 " "Found 2 design units, including 0 entities, in source file instructions_t.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructions_t " "Found design unit 1: instructions_t" {  } { { "instructions_t.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/instructions_t.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732546145958 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 instructions_t-body " "Found design unit 2: instructions_t-body" {  } { { "instructions_t.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/instructions_t.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732546145958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732546145958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-Behaviour " "Found design unit 1: Memory-Behaviour" {  } { { "Memory.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/Memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732546145959 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/Memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732546145959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732546145959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registers-DataFlow " "Found design unit 1: Registers-DataFlow" {  } { { "Registers.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/Registers.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732546145961 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "Registers.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/Registers.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732546145961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732546145961 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CentralProcessingUnit " "Elaborating entity \"CentralProcessingUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732546146002 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow CentralProcessingUnit.vhd(24) " "Verilog HDL or VHDL warning at CentralProcessingUnit.vhd(24): object \"overflow\" assigned a value but never read" {  } { { "CentralProcessingUnit.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/CentralProcessingUnit.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732546146007 "|CentralProcessingUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:mem " "Elaborating entity \"Memory\" for hierarchy \"Memory:mem\"" {  } { { "CentralProcessingUnit.vhd" "mem" { Text "C:/Users/12543033/Desktop/myCPU/CentralProcessingUnit.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732546146007 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren Memory.vhd(76) " "VHDL Process Statement warning at Memory.vhd(76): signal \"wren\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memory.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/Memory.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1732546146008 "|CentralProcessingUnit|Memory:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers Registers:regs " "Elaborating entity \"Registers\" for hierarchy \"Registers:regs\"" {  } { { "CentralProcessingUnit.vhd" "regs" { Text "C:/Users/12543033/Desktop/myCPU/CentralProcessingUnit.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732546146008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithmeticLogicUnit ArithmeticLogicUnit:alu " "Elaborating entity \"ArithmeticLogicUnit\" for hierarchy \"ArithmeticLogicUnit:alu\"" {  } { { "CentralProcessingUnit.vhd" "alu" { Text "C:/Users/12543033/Desktop/myCPU/CentralProcessingUnit.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732546146010 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "overflow ArithmeticLogicUnit.vhd(17) " "VHDL Process Statement warning at ArithmeticLogicUnit.vhd(17): inferring latch(es) for signal or variable \"overflow\", which holds its previous value in one or more paths through the process" {  } { { "ArithmeticLogicUnit.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/ArithmeticLogicUnit.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1732546146010 "|CentralProcessingUnit|ArithmeticLogicUnit:alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero ArithmeticLogicUnit.vhd(17) " "VHDL Process Statement warning at ArithmeticLogicUnit.vhd(17): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "ArithmeticLogicUnit.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/ArithmeticLogicUnit.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1732546146010 "|CentralProcessingUnit|ArithmeticLogicUnit:alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "signal_bit ArithmeticLogicUnit.vhd(17) " "VHDL Process Statement warning at ArithmeticLogicUnit.vhd(17): inferring latch(es) for signal or variable \"signal_bit\", which holds its previous value in one or more paths through the process" {  } { { "ArithmeticLogicUnit.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/ArithmeticLogicUnit.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1732546146010 "|CentralProcessingUnit|ArithmeticLogicUnit:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_bit ArithmeticLogicUnit.vhd(17) " "Inferred latch for \"signal_bit\" at ArithmeticLogicUnit.vhd(17)" {  } { { "ArithmeticLogicUnit.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/ArithmeticLogicUnit.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732546146010 "|CentralProcessingUnit|ArithmeticLogicUnit:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero ArithmeticLogicUnit.vhd(17) " "Inferred latch for \"zero\" at ArithmeticLogicUnit.vhd(17)" {  } { { "ArithmeticLogicUnit.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/ArithmeticLogicUnit.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732546146010 "|CentralProcessingUnit|ArithmeticLogicUnit:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow ArithmeticLogicUnit.vhd(17) " "Inferred latch for \"overflow\" at ArithmeticLogicUnit.vhd(17)" {  } { { "ArithmeticLogicUnit.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/ArithmeticLogicUnit.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732546146010 "|CentralProcessingUnit|ArithmeticLogicUnit:alu"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Memory:mem\|mem_rtl_0 " "Inferred RAM node \"Memory:mem\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1732546146274 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Registers:regs\|regs~0 " "LATCH primitive \"Registers:regs\|regs~0\" is permanently enabled" {  } { { "Registers.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/Registers.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732546146334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Registers:regs\|regs~1 " "LATCH primitive \"Registers:regs\|regs~1\" is permanently enabled" {  } { { "Registers.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/Registers.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732546146334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Registers:regs\|regs~2 " "LATCH primitive \"Registers:regs\|regs~2\" is permanently enabled" {  } { { "Registers.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/Registers.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732546146334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Registers:regs\|regs~3 " "LATCH primitive \"Registers:regs\|regs~3\" is permanently enabled" {  } { { "Registers.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/Registers.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732546146334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Registers:regs\|regs~4 " "LATCH primitive \"Registers:regs\|regs~4\" is permanently enabled" {  } { { "Registers.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/Registers.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732546146334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Registers:regs\|regs~5 " "LATCH primitive \"Registers:regs\|regs~5\" is permanently enabled" {  } { { "Registers.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/Registers.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732546146334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Registers:regs\|regs~6 " "LATCH primitive \"Registers:regs\|regs~6\" is permanently enabled" {  } { { "Registers.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/Registers.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732546146334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Registers:regs\|regs~7 " "LATCH primitive \"Registers:regs\|regs~7\" is permanently enabled" {  } { { "Registers.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/Registers.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732546146334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Registers:regs\|regs~8 " "LATCH primitive \"Registers:regs\|regs~8\" is permanently enabled" {  } { { "Registers.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/Registers.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732546146334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Registers:regs\|regs~9 " "LATCH primitive \"Registers:regs\|regs~9\" is permanently enabled" {  } { { "Registers.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/Registers.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732546146334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Registers:regs\|regs~10 " "LATCH primitive \"Registers:regs\|regs~10\" is permanently enabled" {  } { { "Registers.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/Registers.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732546146334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Registers:regs\|regs~11 " "LATCH primitive \"Registers:regs\|regs~11\" is permanently enabled" {  } { { "Registers.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/Registers.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732546146335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Registers:regs\|regs~12 " "LATCH primitive \"Registers:regs\|regs~12\" is permanently enabled" {  } { { "Registers.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/Registers.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732546146335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Registers:regs\|regs~13 " "LATCH primitive \"Registers:regs\|regs~13\" is permanently enabled" {  } { { "Registers.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/Registers.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732546146335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Registers:regs\|regs~14 " "LATCH primitive \"Registers:regs\|regs~14\" is permanently enabled" {  } { { "Registers.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/Registers.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732546146335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Registers:regs\|regs~15 " "LATCH primitive \"Registers:regs\|regs~15\" is permanently enabled" {  } { { "Registers.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/Registers.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732546146335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Registers:regs\|regs~16 " "LATCH primitive \"Registers:regs\|regs~16\" is permanently enabled" {  } { { "Registers.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/Registers.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732546146335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Registers:regs\|regs~17 " "LATCH primitive \"Registers:regs\|regs~17\" is permanently enabled" {  } { { "Registers.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/Registers.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732546146335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Registers:regs\|regs~18 " "LATCH primitive \"Registers:regs\|regs~18\" is permanently enabled" {  } { { "Registers.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/Registers.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732546146335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Registers:regs\|regs~19 " "LATCH primitive \"Registers:regs\|regs~19\" is permanently enabled" {  } { { "Registers.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/Registers.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732546146335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Registers:regs\|regs~20 " "LATCH primitive \"Registers:regs\|regs~20\" is permanently enabled" {  } { { "Registers.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/Registers.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732546146335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Registers:regs\|regs~21 " "LATCH primitive \"Registers:regs\|regs~21\" is permanently enabled" {  } { { "Registers.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/Registers.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732546146335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Registers:regs\|regs~22 " "LATCH primitive \"Registers:regs\|regs~22\" is permanently enabled" {  } { { "Registers.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/Registers.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732546146335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Registers:regs\|regs~23 " "LATCH primitive \"Registers:regs\|regs~23\" is permanently enabled" {  } { { "Registers.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/Registers.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732546146335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Registers:regs\|regs~24 " "LATCH primitive \"Registers:regs\|regs~24\" is permanently enabled" {  } { { "Registers.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/Registers.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732546146335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Registers:regs\|regs~25 " "LATCH primitive \"Registers:regs\|regs~25\" is permanently enabled" {  } { { "Registers.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/Registers.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732546146335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Registers:regs\|regs~26 " "LATCH primitive \"Registers:regs\|regs~26\" is permanently enabled" {  } { { "Registers.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/Registers.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732546146335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Registers:regs\|regs~27 " "LATCH primitive \"Registers:regs\|regs~27\" is permanently enabled" {  } { { "Registers.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/Registers.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732546146335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Registers:regs\|regs~28 " "LATCH primitive \"Registers:regs\|regs~28\" is permanently enabled" {  } { { "Registers.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/Registers.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732546146335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Registers:regs\|regs~29 " "LATCH primitive \"Registers:regs\|regs~29\" is permanently enabled" {  } { { "Registers.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/Registers.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732546146335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Registers:regs\|regs~30 " "LATCH primitive \"Registers:regs\|regs~30\" is permanently enabled" {  } { { "Registers.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/Registers.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732546146335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Registers:regs\|regs~31 " "LATCH primitive \"Registers:regs\|regs~31\" is permanently enabled" {  } { { "Registers.vhd" "" { Text "C:/Users/12543033/Desktop/myCPU/Registers.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732546146335 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Memory:mem\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Memory:mem\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732546146347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732546146347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732546146347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732546146347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732546146347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732546146347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732546146347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732546146347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732546146347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732546146347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732546146347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732546146347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732546146347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732546146347 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/myCPU.ram0_Memory_a0c6519c.hdl.mif " "Parameter INIT_FILE set to db/myCPU.ram0_Memory_a0c6519c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732546146347 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1732546146347 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1732546146347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:mem\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Memory:mem\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732546146406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:mem\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Memory:mem\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732546146406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732546146406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732546146406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732546146406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732546146406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732546146406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732546146406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732546146406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732546146406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732546146406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732546146406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732546146406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732546146406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732546146406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/myCPU.ram0_Memory_a0c6519c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/myCPU.ram0_Memory_a0c6519c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732546146406 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732546146406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_avm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_avm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_avm1 " "Found entity 1: altsyncram_avm1" {  } { { "db/altsyncram_avm1.tdf" "" { Text "C:/Users/12543033/Desktop/myCPU/db/altsyncram_avm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732546146449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732546146449 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1732546146739 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1732546146990 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1732546147195 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732546147195 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "265 " "Implemented 265 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1732546147243 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1732546147243 ""} { "Info" "ICUT_CUT_TM_LCELLS" "237 " "Implemented 237 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1732546147243 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1732546147243 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1732546147243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732546147271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 11:49:07 2024 " "Processing ended: Mon Nov 25 11:49:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732546147271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732546147271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732546147271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732546147271 ""}
