WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 30000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

BTB:
Basic BTB sets: 1024 ways: 8
Indirect:
history lengths: 0 0 10 16 27 44 60 96 109 219 449 487 714 1313 2146 3881 
ITTAGE tables: 64768 bytes;Region table: 240 bytes;IUM: 384 bytes;Total Storage= 65392 bytes;
RAS:
RAS size: 64
[LLC] INSTR Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] DATA  Demand IPV: 1 1 1 2 4 Prefetch IPV: 1 1 2 2 4
Berti Prefetcher
CPU 0 Entangling prefetcher
Off-chip DRAM Size: 8 GiB Channels: 2 Width: 64-bit Data Race: 6400 MT/s
[DUEL] Epoch ended. INSTR misses = 36, DATA misses = 41. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 16, DATA misses = 16. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 0. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 1. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 16, DATA misses = 18. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 0. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 8, DATA misses = 1. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 16, DATA misses = 16. Winner = INSTR
Heartbeat CPU 0 instructions: 10000003 cycles: 1715491 heartbeat IPC: 5.829 cumulative IPC: 5.829 (Simulation time: 00 hr 00 min 19 sec)
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 10. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 21, DATA misses = 24. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 93, DATA misses = 96. Winner = INSTR
Heartbeat CPU 0 instructions: 20000002 cycles: 3431593 heartbeat IPC: 5.827 cumulative IPC: 5.828 (Simulation time: 00 hr 00 min 39 sec)
[DUEL] Epoch ended. INSTR misses = 23, DATA misses = 25. Winner = INSTR
Heartbeat CPU 0 instructions: 30000007 cycles: 5098356 heartbeat IPC: 6 cumulative IPC: 5.884 (Simulation time: 00 hr 00 min 57 sec)
Warmup finished CPU 0 instructions: 30000007 cycles: 5098357 cumulative IPC: 5.884 (Simulation time: 00 hr 00 min 57 sec)
Warmup complete CPU 0 instructions: 30000007 cycles: 5098357 cumulative IPC: 5.884 (Simulation time: 00 hr 00 min 57 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 1. Winner = INSTR
*** Reached end of trace: (0, "../traces/secret_traces/crypto/crypto14.champsimtrace.xz")
[DUEL] Epoch ended. INSTR misses = 11, DATA misses = 8. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 3, DATA misses = 3. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 0. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 0. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 0. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
Heartbeat CPU 0 instructions: 40000004 cycles: 7268972 heartbeat IPC: 4.607 cumulative IPC: 4.607 (Simulation time: 00 hr 01 min 22 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 1. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 0. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 2, DATA misses = 0. Winner = DATA
Heartbeat CPU 0 instructions: 50000006 cycles: 9185764 heartbeat IPC: 5.217 cumulative IPC: 4.893 (Simulation time: 00 hr 01 min 45 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 7. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 3, DATA misses = 5. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 30, DATA misses = 42. Winner = INSTR
Heartbeat CPU 0 instructions: 60000005 cycles: 11387433 heartbeat IPC: 4.542 cumulative IPC: 4.77 (Simulation time: 00 hr 02 min 11 sec)
[DUEL] Epoch ended. INSTR misses = 14, DATA misses = 15. Winner = INSTR
Heartbeat CPU 0 instructions: 70000001 cycles: 13068676 heartbeat IPC: 5.948 cumulative IPC: 5.019 (Simulation time: 00 hr 02 min 33 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
*** Reached end of trace: (0, "../traces/secret_traces/crypto/crypto14.champsimtrace.xz")
[DUEL] Epoch ended. INSTR misses = 6, DATA misses = 6. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 2. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 0. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 0. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 1. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 0. Winner = DATA
Heartbeat CPU 0 instructions: 80000000 cycles: 15255605 heartbeat IPC: 4.573 cumulative IPC: 4.923 (Simulation time: 00 hr 02 min 59 sec)
[DUEL] Epoch ended. INSTR misses = 2, DATA misses = 0. Winner = DATA
Heartbeat CPU 0 instructions: 90000005 cycles: 16972504 heartbeat IPC: 5.824 cumulative IPC: 5.053 (Simulation time: 00 hr 03 min 21 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 8. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 2, DATA misses = 4. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 28, DATA misses = 40. Winner = INSTR
Heartbeat CPU 0 instructions: 100000006 cycles: 19089446 heartbeat IPC: 4.724 cumulative IPC: 5.003 (Simulation time: 00 hr 03 min 46 sec)
[DUEL] Epoch ended. INSTR misses = 12, DATA misses = 15. Winner = INSTR
Heartbeat CPU 0 instructions: 110000008 cycles: 20767320 heartbeat IPC: 5.96 cumulative IPC: 5.106 (Simulation time: 00 hr 04 min 08 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
*** Reached end of trace: (0, "../traces/secret_traces/crypto/crypto14.champsimtrace.xz")
[DUEL] Epoch ended. INSTR misses = 5, DATA misses = 6. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 1. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 0. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 0. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 0. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 2, DATA misses = 0. Winner = DATA
Heartbeat CPU 0 instructions: 120000001 cycles: 22945435 heartbeat IPC: 4.591 cumulative IPC: 5.043 (Simulation time: 00 hr 04 min 34 sec)
Heartbeat CPU 0 instructions: 130000011 cycles: 24612128 heartbeat IPC: 6 cumulative IPC: 5.125 (Simulation time: 00 hr 04 min 56 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 19513772 cumulative IPC: 5.125 (Simulation time: 00 hr 04 min 56 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 19513772 cumulative IPC: 5.125 (Simulation time: 00 hr 04 min 56 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/crypto/crypto14.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 5.125 instructions: 100000004 cycles: 19513772
CPU 0 Branch Prediction Accuracy: 99.03% MPKI: 0.7148 Average ROB Occupancy at Mispredict: 31.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0382
BRANCH_INDIRECT: 0.359
BRANCH_CONDITIONAL: 0.13
BRANCH_DIRECT_CALL: 0.112
BRANCH_INDIRECT_CALL: 0.0149
BRANCH_RETURN: 0.061

LLC TOTAL        ACCESS:     272694 HIT:     196787 MISS:      75907
LLC LOAD         ACCESS:      28736 HIT:      14443 MISS:      14293
LLC RFO          ACCESS:      81637 HIT:      66431 MISS:      15206
LLC PREFETCH     ACCESS:      67823 HIT:      36104 MISS:      31719
LLC WRITE        ACCESS:      92755 HIT:      79433 MISS:      13322
LLC TRANSLATION  ACCESS:       1743 HIT:        376 MISS:       1367
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 148.3 cycles
cpu0_DTLB TOTAL        ACCESS:   10632468 HIT:   10605451 MISS:      27017
cpu0_DTLB LOAD         ACCESS:   10632468 HIT:   10605451 MISS:      27017
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.87 cycles
cpu0_ITLB TOTAL        ACCESS:     487644 HIT:     477279 MISS:      10365
cpu0_ITLB LOAD         ACCESS:     487644 HIT:     477279 MISS:      10365
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 20.63 cycles
cpu0_L1D TOTAL        ACCESS:   14154462 HIT:   13775671 MISS:     378791
cpu0_L1D LOAD         ACCESS:   10007381 HIT:    9904629 MISS:     102752
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:     393981 HIT:     330203 MISS:      63778
cpu0_L1D WRITE        ACCESS:    3749479 HIT:    3539557 MISS:     209922
cpu0_L1D TRANSLATION  ACCESS:       3621 HIT:       1282 MISS:       2339
cpu0_L1D PREFETCH REQUESTED:    2298429 ISSUED:     393981 USEFUL:       6769 USELESS:        821
cpu0_L1D AVERAGE MISS LATENCY: 26.41 cycles
cpu0_L1I TOTAL        ACCESS:     709666 HIT:     593290 MISS:     116376
cpu0_L1I LOAD         ACCESS:     231475 HIT:     204821 MISS:      26654
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:     478191 HIT:     388469 MISS:      89722
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:     722059 ISSUED:     478191 USEFUL:      49106 USELESS:      36474
cpu0_L1I AVERAGE MISS LATENCY: 30.45 cycles
cpu0_L2C TOTAL        ACCESS:     629224 HIT:     395711 MISS:     233513
cpu0_L2C LOAD         ACCESS:      84073 HIT:      48939 MISS:      35134
cpu0_L2C RFO          ACCESS:      89078 HIT:       7415 MISS:      81663
cpu0_L2C PREFETCH     ACCESS:     350999 HIT:     236026 MISS:     114973
cpu0_L2C WRITE        ACCESS:     102822 HIT:     102822 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       2252 HIT:        509 MISS:       1743
cpu0_L2C PREFETCH REQUESTED:     222701 ISSUED:     212371 USEFUL:      16945 USELESS:      16054
cpu0_L2C AVERAGE MISS LATENCY: 61.91 cycles
cpu0_STLB TOTAL        ACCESS:      17037 HIT:      13692 MISS:       3345
cpu0_STLB LOAD         ACCESS:      17037 HIT:      13692 MISS:       3345
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 129 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      15171
  ROW_BUFFER_MISS:      16612
 AVG DBUS CONGESTED CYCLE: 3.882
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1285
  FULL:       8099

Channel 1 RQ ROW_BUFFER_HIT:      14480
  ROW_BUFFER_MISS:      16310
 AVG DBUS CONGESTED CYCLE: 3.87
WQ ROW_BUFFER_HIT: Channel 1 
  ROW_BUFFER_MISS:       1265
  FULL:       7737
BERTI TO_L1: 1023752 TO_L2: 1777330 TO_L2_BC_MSHR: 957524
BERTI AVG_LAT: 58.9615 NUM_TRACK_LATENCY: 105839 NUM_CANT_TRACK_LATENCY: 0
BERTI CROSS_PAGE 548899 NO_CROSS_PAGE: 2252183
BERTI FOUND_BERTI: 1109984 NO_FOUND_BERTI: 12194900
BERTI AVERAGE_ISSUED: 4.13451
CPU 0 L1I Entangling prefetcher final stats
IP accesses: 6f71 1bdc40 1334 / 231820
IP misses: 25bf 96fc0 131 / 26999
IP hits: 0 0 0 / 0
IP late: 20a2 82880 40 / 13235
IP wrong: f7ec 3dfb00 76 / 36322
miss rate: 0.116466
coverage: 0
coverage_late: 0.490204
accuracy: 0
accuracy_late: 0.267067
discarded: 0
evicts entangled j table: 0
evicts entangled k table: 4307
max bb size: 53
formats: 1103 0 3968 1986 823 1730 0 
hist_lookups: 3497 3694 2784 2444 2088 1718 1401 1003 768 641 467 269 189 120 52 0 6 4250 
hist_lookups_evict: 0.0236305 %
hist_lookups_shortlat: 16.7383 %
bb_found_hist: 0 58382 23489 12488 5272 2612 1238 1069 326 70 10 76 66 46 18 0 3 0 0 0 0 6 0 0 0 0 0 0 0 0 0 3 0 0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3 0 0 0 0 0 0 0 0 0 0 
bb_found_summary: 198227 105180 1.88465
entangled_found_hist: 0 30512 22814 41440 6747 1564 501 0 
entangled_found_summary: 238274 103578 2.30044
bb_ent_found_hist: 0 79347 35736 24910 9625 5578 2428 1547 937 32 40 187 65 35 8 0 140 0 0 0 0 16 0 0 0 0 0 0 0 0 0 3 0 0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3 0 0 0 0 0 0 0 0 0 0 
bb_ent_found_summary: 331854 160640 2.06583
