// Seed: 2705122273
module module_0;
  logic [1 : -1] id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  logic [7:0] id_2, id_3, id_4;
  parameter id_5 = 1;
  assign id_2[-1] = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [-1 : 1] id_5;
  ;
endmodule
module module_3 (
    input  supply0 id_0,
    output supply0 id_1
    , id_4,
    input  uwire   id_2
);
  assign module_4.id_4 = 0;
endmodule
module module_4 (
    input supply1 id_0,
    input supply0 id_1,
    input tri0 id_2,
    input wand id_3,
    input wire id_4,
    output tri id_5
);
  assign id_5 = id_2;
  module_3 modCall_1 (
      id_2,
      id_5,
      id_2
  );
endmodule
