Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/ufisuyh/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ecaefa6eec7e4551abf4264c91a01c16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot TB_NanoProcessor_func_synth xil_defaultlib.TB_NanoProcessor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LDCP
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.instrctuion_decoder
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.D_FF
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.D_FF_2
Compiling module xil_defaultlib.D_FF_3
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Decoder_2_to_4
Compiling module xil_defaultlib.Decode_3_to_8
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.bit4reg
Compiling module xil_defaultlib.bit4reg_0
Compiling module xil_defaultlib.bit4reg_1
Compiling module xil_defaultlib.register_bank
Compiling module xil_defaultlib.NanoProcessor
Compiling architecture behavioral of entity xil_defaultlib.tb_nanoprocessor
Built simulation snapshot TB_NanoProcessor_func_synth
