/**************************************************************************//**
 * @file     system_M55M1.c
 * @version  V1.00
 * @brief    CMSIS Device System Source File for NuMicro M55M1
 *
 * SPDX-License-Identifier: Apache-2.0
 * @copyright (C) 2023 Nuvoton Technology Corp. All rights reserved.
 *****************************************************************************/

#if defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)       // ARM Compiler 6
    #include <arm_cmse.h>
#endif

#include "NuMicro.h"
#include "scu/nu_mpc_sie_drv.h"

#ifndef FMC_INIT_MIRROR_BOUND
    #define FMC_INIT_MIRROR_BOUND       0x0
#endif

/*----------------------------------------------------------------------------
  Exception / Interrupt Vector table
 *----------------------------------------------------------------------------*/
extern const VECTOR_TABLE_Type __VECTOR_TABLE[];
extern const VECTOR_TABLE_Type DTCM_VECTOR_TABLE[];

/*----------------------------------------------------------------------------
  System Core Clock Variable
 *----------------------------------------------------------------------------*/
uint32_t SystemCoreClock = __HSI;                /*!< System Clock Frequency (Core Clock) */
uint32_t CyclesPerUs     = (__HSI / 1000000UL);  /*!< Cycles per micro second             */
uint32_t PllClock        = __HSI;                /*!< PLL Output Clock Frequency          */
uint32_t g_u32NonCacheableBase  = 0,
         g_u32NonCacheableLimit = 0;

void TZ_SAU_Setup(void);
void FMC_NSCBA_Setup(void);
void SCU_Setup(void);
void NSC_Init(uint32_t u32RegionIdx);

#if defined (__ARM_FEATURE_CMSE) &&  (__ARM_FEATURE_CMSE == 3U)
static const char *sc_astrMasterName[] =
{
    "CPU",   "PDMA0", "PDMA1",  "USBH0", NULL,   "HSUSBH", "HSUSBD", "SDH0",
    "SDH1",  "EMAC",  "CRYPTO", "CRC",   "GDMA", "NPU",    "LPPDMA", "CCAP",
    "SPIM0"
};
static const char *sc_astrMasterVioName[] =
{
    "GDMA",  "PDMA0", "PDMA1",  "USBH0", NULL,     "HSUSBH", "HSUSBD", "SDH0",
    "SDH1",  "EMAC",  "CRYPTO", "CRC",   "LPPDMA", "CCAP",   "NPU0",   "NPU1",
    "SPIM0"
};
static const char *sc_astrSlaveName[]  =
{
    "APB0",   "APB1",   "APB2",   "APB3",   "APB4", "APB5", NULL, NULL,
    "D0PPC0", "D1PPC0", "D1PPC1", "D2PPC0", NULL,   NULL,   NULL, NULL,
    "EBI",    "Flash"
};
#endif

/*----------------------------------------------------------------------------
  System Core Clock update function
 *----------------------------------------------------------------------------*/
void SystemCoreClockUpdate(void)
{
    uint32_t u32Freq;

    u32Freq = CLK_SystemClockUpdate();

    /* Update System Core Clock */
    SystemCoreClock = u32Freq;

    CyclesPerUs = (SystemCoreClock + 500000UL) / 1000000UL;
}

#ifndef NVT_DBG_UART_OFF
/**
 * @brief  Set debug UART multi-function pins
 *
 * @param  None
 *
 * @return None
 */
__WEAK void SetDebugUartMFP(void)
{
#if (!defined(DEBUG_ENABLE_SEMIHOST) || (DEBUG_ENABLE_SEMIHOST == 1)) && !defined(OS_USE_SEMIHOSTING)
#if(USING_UART0  == 1)
    /* Set PB12 as UART0 RXD and PB13 as UART0 TXD */
    SET_UART0_RXD_PB12();
    SET_UART0_TXD_PB13();
#else
    /* Set GPH5 as UART6 RXD and GPH4 as UART6 TXD */
    SET_UART6_RXD_PH5();
    SET_UART6_TXD_PH4();
#endif
#endif
}

/**
 * @brief    Set debug UART clock source and enable module clock
 *
 * @param    None
 *
 * @return   None
 */
__WEAK void SetDebugUartCLK(void)
{
#if (!defined(DEBUG_ENABLE_SEMIHOST) || (DEBUG_ENABLE_SEMIHOST == 1)) && !defined(OS_USE_SEMIHOSTING)
    /* Enable External HXT clock */
    CLK_EnableXtalRC(CLK_SRCCTL_HXTEN_Msk);

    /* Waiting for HXT clock ready */
    CLK_WaitClockReady(CLK_STATUS_HXTSTB_Msk);
#if(USING_UART0  == 1)
    /* Select UART0 clock source from HXT */
    CLK_SetModuleClock(DEBUG_PORT_MODULE, CLK_UARTSEL0_UART0SEL_HIRC, CLK_UARTDIV0_UART0DIV(1));
#else
    /* Select UART6 clock source from HXT */
    CLK_SetModuleClock(DEBUG_PORT_MODULE, CLK_UARTSEL0_UART6SEL_HXT, CLK_UARTDIV0_UART6DIV(1));
#endif
    /* Enable UART clock */
    CLK_EnableModuleClock(DEBUG_PORT_MODULE);

    /* Reset UART module */
    SYS_ResetModule(DEBUG_PORT_RST);
#endif
}

/**
 * @brief    Initialize debug UART to 115200-8n1
 *
 * @param    None
 *
 * @return   None
 */
__WEAK void InitDebugUart(void)
{
#if (!defined(DEBUG_ENABLE_SEMIHOST) || (DEBUG_ENABLE_SEMIHOST == 1)) && !defined(OS_USE_SEMIHOSTING)
    /* Init UART to 115200-8n1 for print message */
    UART_Open(DEBUG_PORT, 115200);
#endif
}
#endif /* NVT_DBG_UART_OFF */

/**
 * @brief    Init MPU Region
 *
 * @param    psMPURegion        User defined MPU region configuration table
 * @param    u32RegionCnt       Region count of psMPURegion
 *
 * @return   0: Init success
 *           < 0: Init failed
 * @details  Initialize MPU Region according to mpu_config_M55M1.h and user defined table
 */
__WEAK int32_t InitPreDefMPURegion(const ARM_MPU_Region_t *psMPURegion, uint32_t u32RegionCnt)
{
    int32_t i32RetCode = 0;

    int32_t i32RegionIdx = 0;
    const uint8_t WTRA   = ARM_MPU_ATTR_MEMORY_(1, 0, 1, 0); // Non-transient, Write-Through, Read-allocate, Not Write-allocate
    const uint8_t WBWARA = ARM_MPU_ATTR_MEMORY_(1, 1, 1, 1); // Non-transient, Write-Back, Read-allocate, Write-allocate

    NVT_UNUSED(WTRA);
    NVT_UNUSED(WBWARA);

#if (MPU_INIT_MEM_ATTRS & BIT0)
    ARM_MPU_SetMemAttr(eMPU_ATTR_DEV_nGnRnE,        ARM_MPU_ATTR(ARM_MPU_ATTR_DEVICE_nGnRnE, ARM_MPU_ATTR_DEVICE_nGnRnE));
#endif

#if (MPU_INIT_MEM_ATTRS & BIT1)
    ARM_MPU_SetMemAttr(eMPU_ATTR_DEV_nGnRE,         ARM_MPU_ATTR(ARM_MPU_ATTR_DEVICE_nGnRE,  ARM_MPU_ATTR_DEVICE_nGnRnE));
#endif

#if (MPU_INIT_MEM_ATTRS & BIT2)
    ARM_MPU_SetMemAttr(eMPU_ATTR_DEV_nGRE,          ARM_MPU_ATTR(ARM_MPU_ATTR_DEVICE_nGRE,   ARM_MPU_ATTR_DEVICE_nGRE));
#endif

#if (MPU_INIT_MEM_ATTRS & BIT3)
    ARM_MPU_SetMemAttr(eMPU_ATTR_DEV_GRE,           ARM_MPU_ATTR(ARM_MPU_ATTR_DEVICE_GRE,    ARM_MPU_ATTR_DEVICE_GRE));
#endif

#if (MPU_INIT_MEM_ATTRS & BIT4)
    ARM_MPU_SetMemAttr(eMPU_ATTR_NON_CACHEABLE,     ARM_MPU_ATTR(ARM_MPU_ATTR_NON_CACHEABLE, ARM_MPU_ATTR_NON_CACHEABLE));
#endif

#if (MPU_INIT_MEM_ATTRS & BIT5)
    ARM_MPU_SetMemAttr(eMPU_ATTR_CACHEABLE_WTRA,    ARM_MPU_ATTR(WTRA, WTRA));
#endif

#if (MPU_INIT_MEM_ATTRS & BIT6)
    ARM_MPU_SetMemAttr(eMPU_ATTR_CACHEABLE_WBWARA,  ARM_MPU_ATTR(WBWARA, WBWARA));
#endif

    i32RegionIdx = 0;

#if (MPU_INIT_REGIONS != 0)

    if (MPU_INIT_REGION(0) != 0)
    {
        //printf("[0] Base: 0x%08X, Limit: 0x%08X\n", MPU_INIT_BASE(0), MPU_INIT_LIMIT(0));
        ARM_MPU_SetRegion(i32RegionIdx, MPU_INIT_RBAR(0, MPU_INIT_BASE(0)), ARM_MPU_RLAR(MPU_INIT_LIMIT(0), MPU_MEM_ATTR(0)));
        i32RegionIdx++;
    }

    if (MPU_INIT_REGION(1) != 0)
    {
        //printf("[1] Base: 0x%08X, Limit: 0x%08X\n", MPU_INIT_BASE(1), MPU_INIT_LIMIT(1));
        ARM_MPU_SetRegion(i32RegionIdx, MPU_INIT_RBAR(1, MPU_INIT_BASE(1)), ARM_MPU_RLAR(MPU_INIT_LIMIT(1), MPU_MEM_ATTR(1)));
        i32RegionIdx++;
    }

    if (MPU_INIT_REGION(2) != 0)
    {
        //printf("[2] Base: 0x%08X, Limit: 0x%08X\n", MPU_INIT_BASE(2), MPU_INIT_LIMIT(2));
        ARM_MPU_SetRegion(i32RegionIdx, MPU_INIT_RBAR(2, MPU_INIT_BASE(2)), ARM_MPU_RLAR(MPU_INIT_LIMIT(2), MPU_MEM_ATTR(2)));
        i32RegionIdx++;
    }

    if (MPU_INIT_REGION(3) != 0)
    {
        //printf("[3] Base: 0x%08X, Limit: 0x%08X\n", MPU_INIT_BASE(3), MPU_INIT_LIMIT(3));
        ARM_MPU_SetRegion(i32RegionIdx, MPU_INIT_RBAR(3, MPU_INIT_BASE(3)), ARM_MPU_RLAR(MPU_INIT_LIMIT(3), MPU_MEM_ATTR(3)));
        i32RegionIdx++;
    }

    if (MPU_INIT_REGION(4) != 0)
    {
        //printf("[4] Base: 0x%08X, Limit: 0x%08X\n", MPU_INIT_BASE(4), MPU_INIT_LIMIT(4));
        ARM_MPU_SetRegion(i32RegionIdx, MPU_INIT_RBAR(4, MPU_INIT_BASE(4)), ARM_MPU_RLAR(MPU_INIT_LIMIT(4), MPU_MEM_ATTR(4)));
        i32RegionIdx++;
    }

    if (MPU_INIT_REGION(5) != 0)
    {
        //printf("[5] Base: 0x%08X, Limit: 0x%08X\n", MPU_INIT_BASE(5), MPU_INIT_LIMIT(5));
        ARM_MPU_SetRegion(i32RegionIdx, MPU_INIT_RBAR(5, MPU_INIT_BASE(5)), ARM_MPU_RLAR(MPU_INIT_LIMIT(5), MPU_MEM_ATTR(5)));
        i32RegionIdx++;
    }

    if (MPU_INIT_REGION(6) != 0)
    {
        //printf("[6] Base: 0x%08X, Limit: 0x%08X\n", MPU_INIT_BASE(6), MPU_INIT_LIMIT(6));
        ARM_MPU_SetRegion(i32RegionIdx, MPU_INIT_RBAR(6, MPU_INIT_BASE(6)), ARM_MPU_RLAR(MPU_INIT_LIMIT(6), MPU_MEM_ATTR(6)));
        i32RegionIdx++;
    }

#endif  // (MPU_INIT_REGIONS != 0)

    if (psMPURegion != NULL)
    {
        //printf("u32RegionCnt: %d, (MPU_REGIONS_MAX - i32RegionIdx): %d\n", u32RegionCnt, (MPU_REGIONS_MAX - i32RegionIdx));

        if (u32RegionCnt < (MPU_REGIONS_MAX - i32RegionIdx - 1))
            ARM_MPU_Load(i32RegionIdx, psMPURegion, u32RegionCnt);
        else
            return -1;
    }

    // Enable MPU with default priv access to all other regions
    ARM_MPU_Enable(MPU_CTRL_PRIVDEFENA_Msk);

#if (NVT_DCACHE_ON == 1)

#if defined (__ICCARM__)
    __WEAK extern uint32_t _region_NonCacheable_start__, _region_NonCacheable_end__;

    if (((uint32_t)&_region_NonCacheable_start__) && ((uint32_t)&_region_NonCacheable_end__))
    {
        g_u32NonCacheableBase  = (uint32_t)&_region_NonCacheable_start__;
        g_u32NonCacheableLimit = (uint32_t)&_region_NonCacheable_end__;
    }

#elif defined(__ARMCC_VERSION)
    __WEAK extern uint32_t Image$$SRAM_NONCACHEABLE$$Base, Image$$SRAM_NONCACHEABLE_END$$Base;

    if (((uint32_t)&Image$$SRAM_NONCACHEABLE$$Base) && ((uint32_t)&Image$$SRAM_NONCACHEABLE_END$$Base))
    {
        g_u32NonCacheableBase  = (uint32_t)&Image$$SRAM_NONCACHEABLE$$Base;
        g_u32NonCacheableLimit = DCACHE_ALIGN_LINE_SIZE((uint32_t)&Image$$SRAM_NONCACHEABLE_END$$Base) - 1;
    }

#else
    __WEAK extern uint32_t __sram_noncacheable_start__, __sram_noncacheable_end__;

    if (((uint32_t)&__sram_noncacheable_start__) && ((uint32_t)&__sram_noncacheable_end__))
    {
        g_u32NonCacheableBase  = (uint32_t)&__sram_noncacheable_start__;
        g_u32NonCacheableLimit = DCACHE_ALIGN_LINE_SIZE((uint32_t)&__sram_noncacheable_end__) - 1;
    }

#endif

    if (g_u32NonCacheableLimit > g_u32NonCacheableBase)
    {
        /* Disable D-Cache */
        SCB_DisableDCache();
        /* Configure MPU memory attribute */
        /*
         * Attribute 0
         * Memory Type = Normal
         * Attribute   = Outer Non-cacheable, Inner Non-cacheable
         */
        ARM_MPU_SetMemAttr(eMPU_ATTR_NON_CACHEABLE, ARM_MPU_ATTR(ARM_MPU_ATTR_NON_CACHEABLE, ARM_MPU_ATTR_NON_CACHEABLE));

        /* Configure MPU memory regions */
        ARM_MPU_SetRegion((MPU_REGIONS_MAX - 1),                                                   /* Region (MPU_REGIONS_MAX - 1) */
                          ARM_MPU_RBAR((uint32_t)g_u32NonCacheableBase, ARM_MPU_SH_NON, 0, 0, 0),  /* Non-shareable, read/write, privileged, executable */
                          ARM_MPU_RLAR((uint32_t)g_u32NonCacheableLimit, eMPU_ATTR_NON_CACHEABLE)  /* Use Attr eMPU_ATTR_NON_CACHEABLE */
                         );
        /* Enable MPU */
        ARM_MPU_Enable(MPU_CTRL_PRIVDEFENA_Msk);
        /* Enable D-Cache */
        SCB_EnableDCache();
    }

#endif  // (NVT_DCACHE_ON == 1)

    return i32RetCode;
}

/*----------------------------------------------------------------------------
  System initialization function
 *----------------------------------------------------------------------------*/
__attribute__((constructor)) void SystemInit(void)
{
#if  (NVT_DCACHE_ON == 1)
    /* Section .bss and .data in SRAM are initialized by CPU with runtime library after D-Cache enabled.   */
    /* Some data might be cached in D-Cache therefore clean D-Cache here to ensure all data flush to SRAM. */
    SCB_CleanDCache();
#endif

#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
#ifdef NVT_VECTOR_ON_FLASH
    SCB->VTOR = (uint32_t)(&__VECTOR_TABLE[0]);
#else
    SCB->VTOR = (uint32_t)(&DTCM_VECTOR_TABLE[0]);
#endif
#endif

#ifdef UNALIGNED_SUPPORT_DISABLE
    SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif

    /* Enable Loop and branch info cache */
    SCB->CCR |= SCB_CCR_LOB_Msk;
    __DSB();
    __ISB();

#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
    TZ_SAU_Setup();
    SCU_Setup();
    FMC_NSCBA_Setup();
#endif
}

#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
/**
 * @brief    Setup Non-secure boundary
 *
 * @details  This function is used to set Non-secure boundary according to
 *           the configuration of partition header file
 */
void FMC_NSCBA_Setup(void)
{
    /* Skip NSCBA Setup according config */
    if (FMC_INIT_NSCBA == 0)
        return;

    /* Check if NSCBA value with current active NSCBA */
    if ((SCU->FNSADDR != FMC_SECURE_END) ||
            ((FMC->ISPSTS & FMC_ISPSTS_MIRBOUND_Msk) != (FMC_INIT_MIRROR_BOUND << FMC_ISPSTS_MIRBOUND_Pos))
       )
    {
        /* Unlock Protected Register */
        SYS_UnlockReg();

        /* Enable FMC ISP and config update */
        FMC->ISPCTL = FMC_ISPCTL_ISPEN_Msk | FMC_ISPCTL_CFGUEN_Msk;

        /* Config Base of NSCBA */
        FMC->ISPADDR = FMC_NSCBA_BASE;

        /* Read Non-secure base address config */
        FMC->ISPCMD = FMC_ISPCMD_READ;
        FMC->ISPTRG = FMC_ISPTRG_ISPGO_Msk;

        while (FMC->ISPTRG)
            ;

        /* Setting NSCBA when it is empty */
        if (FMC->ISPDAT != 0xFFFFFFFFul)
        {
            /* Erase old setting */
            FMC->ISPCMD = FMC_ISPCMD_CFG_ERASE;
            FMC->ISPTRG = FMC_ISPTRG_ISPGO_Msk;

            while (FMC->ISPTRG)
                ;
        }

        /* Set new base */
        FMC->ISPDAT = ((uint32_t)(FMC_INIT_MIRROR_BOUND << 31) | FMC_SECURE_END);
        FMC->ISPCMD = FMC_ISPCMD_PROGRAM;
        FMC->ISPTRG = FMC_ISPTRG_ISPGO_Msk;

        while (FMC->ISPTRG)
            ;

        /* Force Chip Reset to valid new setting */
        SYS->RSTCTL = SYS_RSTCTL_CHIPRST_Msk;
    }
}

#define NVIC_ITNS_CONF(IRQn)    (NVIC->ITNS[(IRQn / 32)] |= (uint32_t)(1 << (IRQn % 32)))
#define MPC_RANGE_LIST_LEN      (2)

/**
 * @brief    Setup MPC configuration
 *
 * @param    u32MPCBaseAddr     Memory Protection Controller Secure base address
 * @param    u32MemBaseAddr     Memory base address
 * @param    u32MemByteSize     Length (in bytes) of memory
 * @param    u32MemBaseAddr_S   Secure base address
 * @param    u32MemByteSize_S   Length (in bytes) of Secure region
 * @param    u32MemBaseAddr_NS  Non-secure base address
 * @param    u32MemByteSize_NS  Length (in bytes) of Non-secure region
 *
 * @return   0: Success
 *           < 0: Failed
 */
int32_t SetupMPC(
    const uint32_t u32MPCBaseAddr,
    const uint32_t u32MemBaseAddr,    const uint32_t u32MemByteSize,
    const uint32_t u32MemBaseAddr_S,  const uint32_t u32MemByteSize_S,
    const uint32_t u32MemBaseAddr_NS, const uint32_t u32MemByteSize_NS
)
{
    /* Secure range */
    const struct mpc_sie_memory_range_t mpc_range_s =
    {
        .base         = u32MemBaseAddr,
        .limit        = u32MemBaseAddr + u32MemByteSize - 1,
        .range_offset = 0,
        .attr         = MPC_SIE_SEC_ATTR_SECURE
    };

    /* Non-secure range */
    const struct mpc_sie_memory_range_t mpc_range_ns =
    {
        .base         = u32MemBaseAddr + NS_OFFSET,
        .limit        = u32MemBaseAddr + NS_OFFSET + u32MemByteSize - 1,
        .range_offset = 0,
        .attr         =  MPC_SIE_SEC_ATTR_NONSECURE
    };

    /* Consolidated ranges */
    const struct mpc_sie_memory_range_t *mpc_range_list[MPC_RANGE_LIST_LEN] =
    {
        &mpc_range_s, &mpc_range_ns
    };

    /* MPC device configuration controller */
    const struct mpc_sie_dev_cfg_t mpc_dev_cfg =
    {
        .base          = u32MPCBaseAddr,
        .range_list    = mpc_range_list,
        .nbr_of_ranges = MPC_RANGE_LIST_LEN
    };

    /* MPC device data */
    struct mpc_sie_dev_data_t mpc_dev_data =
    {
        .is_initialized = false
    };

    /* MPC device itself */
    struct mpc_sie_dev_t mpc_dev =
    {
        &mpc_dev_cfg, &mpc_dev_data
    };

    enum mpc_sie_error_t eRetCode = MPC_SIE_ERR_NONE;

    /* Initialise this MPC device */
    if ((eRetCode = mpc_sie_init(&mpc_dev)) != MPC_SIE_ERR_NONE)
    {
        return eRetCode;
    }

    /* Configure Non-secure region */
    if (u32MemByteSize_NS > 0)
    {
        if ((eRetCode = mpc_sie_config_region(&mpc_dev, u32MemBaseAddr_NS, u32MemBaseAddr_NS + u32MemByteSize_NS - 1, MPC_SIE_SEC_ATTR_NONSECURE)) != MPC_SIE_ERR_NONE)
        {
            return eRetCode;
        }
    }

    /* Configure Secure region */
    if (u32MemByteSize_S > 0)
    {
        if ((eRetCode = mpc_sie_config_region(&mpc_dev, u32MemBaseAddr_S, u32MemBaseAddr_S + u32MemByteSize_S - 1, MPC_SIE_SEC_ATTR_SECURE)) != MPC_SIE_ERR_NONE)
        {
            return eRetCode;
        }
    }

    if (get_sie_version(&mpc_dev) == SIE200)
    {
        if ((eRetCode = mpc_sie_set_sec_resp(&mpc_dev, MPC_SIE_RESP_BUS_ERROR)) != MPC_SIE_ERR_NONE)
        {
            return eRetCode;
        }

        if ((eRetCode = mpc_sie_irq_enable(&mpc_dev)) != MPC_SIE_ERR_NONE)
        {
            return eRetCode;
        }
    }

    mpc_sie_clear_irq(&mpc_dev);

    /* Lock down the configuration */
    if ((eRetCode = mpc_sie_lock_down(&mpc_dev)) != MPC_SIE_ERR_NONE)
    {
        return eRetCode;
    }

    /* Add barriers to assure the MPC configuration is done before continue
     * the execution.
     */
    __DSB();
    __ISB();

    return MPC_SIE_ERR_NONE;
}

/**
 * @brief    Setup Security Configuration Unit
 */
void SCU_Setup(void)
{
    uint32_t u32SRAMx_NonSecureSize = 0;

    SYS_ResetModule(SYS_SCU0RST);
    SCU->D0PNS0 = SCU_INIT_D0PNS0_VAL;
    SCU->D0PNS2 = SCU_INIT_D0PNS2_VAL;
    SCU->D1PNS0 = SCU_INIT_D1PNS0_VAL;
    SCU->D1PNS1 = SCU_INIT_D1PNS1_VAL;
    SCU->D1PNS2 = SCU_INIT_D1PNS2_VAL;
    SCU->D1PNS4 = SCU_INIT_D1PNS4_VAL;
    SCU->D2PNS0 = SCU_INIT_D2PNS0_VAL;
    SCU->D2PNS2 = SCU_INIT_D2PNS2_VAL;

    SCU->IONS[0] = SCU_INIT_IONS0_VAL;
    SCU->IONS[1] = SCU_INIT_IONS1_VAL;
    SCU->IONS[2] = SCU_INIT_IONS2_VAL;
    SCU->IONS[3] = SCU_INIT_IONS3_VAL;
    SCU->IONS[4] = SCU_INIT_IONS4_VAL;
    SCU->IONS[5] = SCU_INIT_IONS5_VAL;
    SCU->IONS[6] = SCU_INIT_IONS6_VAL;
    SCU->IONS[7] = SCU_INIT_IONS7_VAL;
    SCU->IONS[8] = SCU_INIT_IONS8_VAL;
    SCU->IONS[9] = SCU_INIT_IONS9_VAL;

    /* Set Secure/Non-secure SRAM region through MPC */
    if ((NON_SECURE_SRAM_BASE & ~NS_OFFSET) < SRAM1_BASE)
    {
        u32SRAMx_NonSecureSize = SRAM0_SIZE - SCU_SECURE_SRAM_SIZE;
        SetupMPC(SRAM0MPC_BASE, SRAM0_BASE, SRAM0_SIZE, SRAM0_BASE, SCU_SECURE_SRAM_SIZE, NON_SECURE_SRAM_BASE,   u32SRAMx_NonSecureSize);
        /* SRAM1/2 all Non-secure */
        SetupMPC(SRAM1MPC_BASE, SRAM1_BASE, SRAM1_SIZE, SRAM1_BASE, 0, SRAM1_BASE + NS_OFFSET, SRAM1_SIZE);
        SetupMPC(SRAM2MPC_BASE, SRAM2_BASE, SRAM2_SIZE, SRAM2_BASE, 0, SRAM2_BASE + NS_OFFSET, SRAM2_SIZE);
    }
    else if ((NON_SECURE_SRAM_BASE & ~NS_OFFSET) < SRAM2_BASE)
    {
        u32SRAMx_NonSecureSize = (SRAM0_SIZE + SRAM1_SIZE) - SCU_SECURE_SRAM_SIZE;
        SetupMPC(SRAM1MPC_BASE, SRAM1_BASE, SRAM1_SIZE, SRAM1_BASE, SCU_SECURE_SRAM_SIZE - SRAM0_SIZE,
                 NON_SECURE_SRAM_BASE, u32SRAMx_NonSecureSize);
        /* SRAM2 all Non-secure */
        SetupMPC(SRAM2MPC_BASE, SRAM2_BASE, SRAM2_SIZE, SRAM2_BASE, 0, SRAM2_BASE + NS_OFFSET, SRAM2_SIZE);
    }
    else
    {
        u32SRAMx_NonSecureSize = (SRAM0_SIZE + SRAM1_SIZE + SRAM2_SIZE) - SCU_SECURE_SRAM_SIZE;
        SetupMPC(SRAM2MPC_BASE, SRAM2_BASE, SRAM2_SIZE, SRAM2_BASE, SCU_SECURE_SRAM_SIZE - SRAM0_SIZE - SRAM1_SIZE,
                 NON_SECURE_SRAM_BASE, u32SRAMx_NonSecureSize);
    }

    if (SCU_SECURE_SPIFLASH_SIZE > 0)
    {
        CLK_EnableModuleClock(SPIM0_MODULE);
        SetupMPC(SPIM0MPC_BASE, SPIM_HYPER_DMM0_SADDR, SPIM_HYPER_DMM_SIZE, SPIM_HYPER_DMM0_SADDR, SCU_SECURE_SPIFLASH_SIZE,
                 SPIM_HYPER_DMM0_NSADDR + SCU_SECURE_SPIFLASH_SIZE, SPIM_HYPER_DMM_SIZE - SCU_SECURE_SPIFLASH_SIZE);
    }

    /* Set interrupt to Non-secure according to DxPNSy settings */
    /* SCU_D0PNS0 */
    if (SCU_INIT_D0PNS0_VAL & SCU_D0PNS0_NPU_Msk)
        NVIC_ITNS_CONF(NPU_IRQn);

    /* SCU_D0PNS2 */
    if (SCU_INIT_D0PNS2_VAL & SCU_D0PNS2_SPIM0_Msk)
        NVIC_ITNS_CONF(SPIM0_IRQn);

    if (SCU_INIT_D1PNS0_VAL & SCU_D1PNS0_PDMA0_Msk)
        NVIC_ITNS_CONF(PDMA0_IRQn);

    if (SCU_INIT_D1PNS0_VAL & SCU_D1PNS0_PDMA1_Msk)
        NVIC_ITNS_CONF(PDMA1_IRQn);

    /* SCU_D1PNS0 */
    if (SCU_INIT_D1PNS0_VAL & SCU_D1PNS0_USBH0_Msk)
        NVIC_ITNS_CONF(USBH0_IRQn);

    if (SCU_INIT_D1PNS0_VAL & SCU_D1PNS0_HSUSBH_Msk)
        NVIC_ITNS_CONF(HSUSBH_IRQn);

    if (SCU_INIT_D1PNS0_VAL & SCU_D1PNS0_HSUSBD_Msk)
        NVIC_ITNS_CONF(HSUSBD_IRQn);

    if (SCU_INIT_D1PNS0_VAL & SCU_D1PNS0_SDH0_Msk)
        NVIC_ITNS_CONF(SDH0_IRQn);

    if (SCU_INIT_D1PNS0_VAL & SCU_D1PNS0_SDH1_Msk)
        NVIC_ITNS_CONF(SDH1_IRQn);

    if (SCU_INIT_D1PNS0_VAL & SCU_D1PNS0_EMAC0_Msk)
        NVIC_ITNS_CONF(EMAC0_IRQn);

    if (SCU_INIT_D1PNS0_VAL & SCU_D1PNS0_CRYPTO_Msk)
        NVIC_ITNS_CONF(CRYPTO_IRQn);

    if (SCU_INIT_D1PNS0_VAL & SCU_D1PNS0_CRC_Msk)
        NVIC_ITNS_CONF(CRC_IRQn);

    /* SCU_D1PNS1 */
    if (SCU_INIT_D1PNS1_VAL & SCU_D1PNS1_CANFD0_Msk)
    {
        NVIC_ITNS_CONF(CANFD00_IRQn);
        NVIC_ITNS_CONF(CANFD01_IRQn);
    }

    if (SCU_INIT_D1PNS1_VAL & SCU_D1PNS1_CANFD1_Msk)
    {
        NVIC_ITNS_CONF(CANFD10_IRQn);
        NVIC_ITNS_CONF(CANFD11_IRQn);
    }

    /* SCU_D1PNS2 */
    if (SCU_INIT_D1PNS2_VAL & SCU_D1PNS2_WWDT0_Msk)
        NVIC_ITNS_CONF(WWDT0_IRQn);

    if (SCU_INIT_D1PNS2_VAL & SCU_D1PNS2_EADC0_Msk)
    {
        NVIC_ITNS_CONF(EADC00_IRQn);
        NVIC_ITNS_CONF(EADC01_IRQn);
        NVIC_ITNS_CONF(EADC02_IRQn);
        NVIC_ITNS_CONF(EADC03_IRQn);
    }

    if (SCU_INIT_D1PNS2_VAL & SCU_D1PNS2_EPWM0_Msk)
    {
        NVIC_ITNS_CONF(BRAKE0_IRQn);
        NVIC_ITNS_CONF(EPWM0P0_IRQn);
        NVIC_ITNS_CONF(EPWM0P1_IRQn);
        NVIC_ITNS_CONF(EPWM0P2_IRQn);
    }

    if (SCU_INIT_D1PNS2_VAL & SCU_D1PNS2_BPWM0_Msk)
        NVIC_ITNS_CONF(BPWM0_IRQn);

    if (SCU_INIT_D1PNS2_VAL & SCU_D1PNS2_EQEI0_Msk)
        NVIC_ITNS_CONF(EQEI0_IRQn);

    if (SCU_INIT_D1PNS2_VAL & SCU_D1PNS2_EQEI2_Msk)
        NVIC_ITNS_CONF(EQEI2_IRQn);

    if (SCU_INIT_D1PNS2_VAL & SCU_D1PNS2_ECAP0_Msk)
        NVIC_ITNS_CONF(ECAP0_IRQn);

    if (SCU_INIT_D1PNS2_VAL & SCU_D1PNS2_ECAP2_Msk)
        NVIC_ITNS_CONF(ECAP2_IRQn);

    if (SCU_INIT_D1PNS2_VAL & SCU_D1PNS2_I2C0_Msk)
        NVIC_ITNS_CONF(I2C0_IRQn);

    if (SCU_INIT_D1PNS2_VAL & SCU_D1PNS2_I2C2_Msk)
        NVIC_ITNS_CONF(I2C2_IRQn);

    if (SCU_INIT_D1PNS2_VAL & SCU_D1PNS2_QSPI0_Msk)
        NVIC_ITNS_CONF(QSPI0_IRQn);

    if (SCU_INIT_D1PNS2_VAL & SCU_D1PNS2_SPI0_Msk)
        NVIC_ITNS_CONF(SPI0_IRQn);

    if (SCU_INIT_D1PNS2_VAL & SCU_D1PNS2_SPI2_Msk)
        NVIC_ITNS_CONF(SPI2_IRQn);

    if (SCU_INIT_D1PNS2_VAL & SCU_D1PNS2_UART0_Msk)
        NVIC_ITNS_CONF(UART0_IRQn);

    if (SCU_INIT_D1PNS2_VAL & SCU_D1PNS2_UART2_Msk)
        NVIC_ITNS_CONF(UART2_IRQn);

    if (SCU_INIT_D1PNS2_VAL & SCU_D1PNS2_UART4_Msk)
        NVIC_ITNS_CONF(UART4_IRQn);

    if (SCU_INIT_D1PNS2_VAL & SCU_D1PNS2_UART6_Msk)
        NVIC_ITNS_CONF(UART6_IRQn);

    if (SCU_INIT_D1PNS2_VAL & SCU_D1PNS2_UART8_Msk)
        NVIC_ITNS_CONF(UART8_IRQn);

    if (SCU_INIT_D1PNS2_VAL & SCU_D1PNS2_USCI0_Msk)
        NVIC_ITNS_CONF(USCI0_IRQn);

    if (SCU_INIT_D1PNS2_VAL & SCU_D1PNS2_SC0_Msk)
        NVIC_ITNS_CONF(SC0_IRQn);

    if (SCU_INIT_D1PNS2_VAL & SCU_D1PNS2_SC2_Msk)
        NVIC_ITNS_CONF(SC2_IRQn);

    if (SCU_INIT_D1PNS2_VAL & SCU_D1PNS2_PSIO_Msk)
        NVIC_ITNS_CONF(PSIO_IRQn);

    if (SCU_INIT_D1PNS2_VAL & SCU_D1PNS2_TMR01_Msk)
    {
        NVIC_ITNS_CONF(TIMER0_IRQn);
        NVIC_ITNS_CONF(TIMER1_IRQn);
    }

    if (SCU_INIT_D1PNS2_VAL & SCU_D1PNS2_DAC01_Msk)
        NVIC_ITNS_CONF(DAC01_IRQn);

    if (SCU_INIT_D1PNS2_VAL & SCU_D1PNS2_HSOTG_Msk)
        NVIC_ITNS_CONF(HSOTG_IRQn);

    if (SCU_INIT_D1PNS2_VAL & SCU_D1PNS2_I2S0_Msk)
        NVIC_ITNS_CONF(I2S0_IRQn);

    if (SCU_INIT_D1PNS2_VAL & SCU_D1PNS2_ACMP01_Msk)
        NVIC_ITNS_CONF(ACMP01_IRQn);

    if (SCU_INIT_D1PNS2_VAL & SCU_D1PNS2_USBD_Msk)
        NVIC_ITNS_CONF(USBD_IRQn);

    /* SCU_D1PNS4 */
    if (SCU_INIT_D1PNS4_VAL & SCU_D1PNS4_WWDT1_Msk)
        NVIC_ITNS_CONF(WWDT1_IRQn);

    if (SCU_INIT_D1PNS4_VAL & SCU_D1PNS4_EPWM1_Msk)
    {
        NVIC_ITNS_CONF(BRAKE1_IRQn);
        NVIC_ITNS_CONF(EPWM1P0_IRQn);
        NVIC_ITNS_CONF(EPWM1P1_IRQn);
        NVIC_ITNS_CONF(EPWM1P2_IRQn);
    }

    if (SCU_INIT_D1PNS4_VAL & SCU_D1PNS4_BPWM1_Msk)
        NVIC_ITNS_CONF(BPWM1_IRQn);

    if (SCU_INIT_D1PNS4_VAL & SCU_D1PNS4_EQEI1_Msk)
        NVIC_ITNS_CONF(EQEI1_IRQn);

    if (SCU_INIT_D1PNS4_VAL & SCU_D1PNS4_EQEI3_Msk)
        NVIC_ITNS_CONF(EQEI3_IRQn);

    if (SCU_INIT_D1PNS4_VAL & SCU_D1PNS4_ECAP1_Msk)
        NVIC_ITNS_CONF(ECAP1_IRQn);

    if (SCU_INIT_D1PNS4_VAL & SCU_D1PNS4_ECAP3_Msk)
        NVIC_ITNS_CONF(ECAP3_IRQn);

    if (SCU_INIT_D1PNS4_VAL & SCU_D1PNS4_I2C1_Msk)
        NVIC_ITNS_CONF(I2C1_IRQn);

    if (SCU_INIT_D1PNS4_VAL & SCU_D1PNS4_I2C3_Msk)
        NVIC_ITNS_CONF(I2C3_IRQn);

    if (SCU_INIT_D1PNS4_VAL & SCU_D1PNS4_QSPI1_Msk)
        NVIC_ITNS_CONF(QSPI1_IRQn);

    if (SCU_INIT_D1PNS4_VAL & SCU_D1PNS4_SPI1_Msk)
        NVIC_ITNS_CONF(SPI1_IRQn);

    if (SCU_INIT_D1PNS4_VAL & SCU_D1PNS4_SPI3_Msk)
        NVIC_ITNS_CONF(SPI3_IRQn);

    if (SCU_INIT_D1PNS4_VAL & SCU_D1PNS4_UART1_Msk)
        NVIC_ITNS_CONF(UART1_IRQn);

    if (SCU_INIT_D1PNS4_VAL & SCU_D1PNS4_UART3_Msk)
        NVIC_ITNS_CONF(UART3_IRQn);

    if (SCU_INIT_D1PNS4_VAL & SCU_D1PNS4_UART5_Msk)
        NVIC_ITNS_CONF(UART5_IRQn);

    if (SCU_INIT_D1PNS4_VAL & SCU_D1PNS4_UART7_Msk)
        NVIC_ITNS_CONF(UART7_IRQn);

    if (SCU_INIT_D1PNS4_VAL & SCU_D1PNS4_UART9_Msk)
        NVIC_ITNS_CONF(UART9_IRQn);

    if (SCU_INIT_D1PNS4_VAL & SCU_D1PNS4_SC1_Msk)
        NVIC_ITNS_CONF(SC1_IRQn);

    if (SCU_INIT_D1PNS4_VAL & SCU_D1PNS4_OTG_Msk)
        NVIC_ITNS_CONF(USBOTG_IRQn);

    if (SCU_INIT_D1PNS4_VAL & SCU_D1PNS4_KPI_Msk)
        NVIC_ITNS_CONF(KPI_IRQn);

    if (SCU_INIT_D1PNS4_VAL & SCU_D1PNS4_TMR23_Msk)
    {
        NVIC_ITNS_CONF(TIMER2_IRQn);
        NVIC_ITNS_CONF(TIMER3_IRQn);
    }

    if (SCU_INIT_D1PNS4_VAL & SCU_D1PNS4_TRNG_Msk)
        NVIC_ITNS_CONF(TRNG_IRQn);

    if (SCU_INIT_D1PNS4_VAL & SCU_D1PNS4_RTC_Msk)
        NVIC_ITNS_CONF(RTC_IRQn);

    if (SCU_INIT_D1PNS4_VAL & SCU_D1PNS4_I2S1_Msk)
        NVIC_ITNS_CONF(I2S1_IRQn);

    if (SCU_INIT_D1PNS4_VAL & SCU_D1PNS4_ACMP23_Msk)
        NVIC_ITNS_CONF(ACMP23_IRQn);

    if (SCU_INIT_D1PNS4_VAL & SCU_D1PNS4_I3C0_Msk)
        NVIC_ITNS_CONF(I3C0_IRQn);

    if (SCU_INIT_D1PNS4_VAL & SCU_D1PNS4_UTCPD_Msk)
        NVIC_ITNS_CONF(UTCPD_IRQn);

    /* SCU_D2PNS0 */
    if (SCU_INIT_D2PNS0_VAL & SCU_D2PNS0_LPPDMA_Msk)
        NVIC_ITNS_CONF(LPPDMA_IRQn);

    if (SCU_INIT_D2PNS0_VAL & SCU_D2PNS0_CCAP_Msk)
        NVIC_ITNS_CONF(CCAP_IRQn);

    /* SCU_D2PNS2 */
    if (SCU_INIT_D2PNS2_VAL & SCU_D2PNS2_LPTMR01_Msk)
    {
        NVIC_ITNS_CONF(LPTMR0_IRQn);
        NVIC_ITNS_CONF(LPTMR1_IRQn);
    }

    if (SCU_INIT_D2PNS2_VAL & SCU_D2PNS2_TTMR01_Msk)
    {
        NVIC_ITNS_CONF(TTMR0_IRQn);
        NVIC_ITNS_CONF(TTMR1_IRQn);
    }

    if (SCU_INIT_D2PNS2_VAL & SCU_D2PNS2_LPADC0_Msk)
        NVIC_ITNS_CONF(LPADC0_IRQn);

    if (SCU_INIT_D2PNS2_VAL & SCU_D2PNS2_LPI2C0_Msk)
        NVIC_ITNS_CONF(LPI2C0_IRQn);

    if (SCU_INIT_D2PNS2_VAL & SCU_D2PNS2_LPSPI0_Msk)
        NVIC_ITNS_CONF(LPSPI0_IRQn);

    if (SCU_INIT_D2PNS2_VAL & SCU_D2PNS2_DMIC0_Msk)
    {
        NVIC_ITNS_CONF(DMIC0_IRQn);
        NVIC_ITNS_CONF(DMIC0VAD_IRQn);
    }

    if (SCU_INIT_D2PNS2_VAL & SCU_D2PNS2_LPUART0_Msk)
        NVIC_ITNS_CONF(LPUART0_IRQn);

    if (SCU_INIT_D2PNS2_VAL & SCU_D2PNS2_AWF_Msk)
        NVIC_ITNS_CONF(AWF_IRQn);

    /* Set interrupt to Non-secure according to SCU_INIT_IO_ITNS_VAL settings */
    if (SCU_INIT_IO_ITNS_VAL & BIT0) NVIC_ITNS_CONF(GPA_IRQn);

    if (SCU_INIT_IO_ITNS_VAL & BIT1) NVIC_ITNS_CONF(GPB_IRQn);

    if (SCU_INIT_IO_ITNS_VAL & BIT2) NVIC_ITNS_CONF(GPC_IRQn);

    if (SCU_INIT_IO_ITNS_VAL & BIT3) NVIC_ITNS_CONF(GPD_IRQn);

    if (SCU_INIT_IO_ITNS_VAL & BIT4) NVIC_ITNS_CONF(GPE_IRQn);

    if (SCU_INIT_IO_ITNS_VAL & BIT5) NVIC_ITNS_CONF(GPF_IRQn);

    if (SCU_INIT_IO_ITNS_VAL & BIT6) NVIC_ITNS_CONF(GPG_IRQn);

    if (SCU_INIT_IO_ITNS_VAL & BIT7) NVIC_ITNS_CONF(GPH_IRQn);

    if (SCU_INIT_IO_ITNS_VAL & BIT8) NVIC_ITNS_CONF(GPI_IRQn);

    if (SCU_INIT_IO_ITNS_VAL & BIT9) NVIC_ITNS_CONF(GPJ_IRQn);

    if (SCU_INIT_IO_ITNS_VAL & BIT10) NVIC_ITNS_CONF(EINT0_IRQn);

    if (SCU_INIT_IO_ITNS_VAL & BIT11) NVIC_ITNS_CONF(EINT1_IRQn);

    if (SCU_INIT_IO_ITNS_VAL & BIT12) NVIC_ITNS_CONF(EINT2_IRQn);

    if (SCU_INIT_IO_ITNS_VAL & BIT13) NVIC_ITNS_CONF(EINT3_IRQn);

    if (SCU_INIT_IO_ITNS_VAL & BIT14) NVIC_ITNS_CONF(EINT4_IRQn);

    if (SCU_INIT_IO_ITNS_VAL & BIT15) NVIC_ITNS_CONF(EINT5_IRQn);

    if (SCU_INIT_IO_ITNS_VAL & BIT16) NVIC_ITNS_CONF(EINT6_IRQn);

    if (SCU_INIT_IO_ITNS_VAL & BIT17) NVIC_ITNS_CONF(EINT7_IRQn);

    /* Enable SCU Int status */
    SCU->SVIEN0 = (uint32_t)(-1);
    SCU->SVIEN1 = (uint32_t)(-1);
    NVIC_EnableIRQ(SCU_IRQn);
}

__WEAK void SCU_IRQHandler(void)
{
    uint32_t u32Reg, u32MPCBase;
    uint32_t i;
    struct mpc_sie_reg_map_t *psMPC;
    uint32_t au32MPCInfo[][3] =
    {
        { SRAM0MPC_BASE,  SRAM0_BASE,     SRAM0_SIZE     },
        { SRAM1MPC_BASE,  SRAM1_BASE,     SRAM1_SIZE     },
        { SRAM2MPC_BASE,  SRAM2_BASE,     SRAM2_SIZE     },
        { SRAM3MPC_BASE,  SRAM3_BASE,     SRAM3_SIZE     },
        { LPSRAMMPC_BASE, LPSRAM_BASE,    LPSRAM_SIZE    },
        { SPIM0MPC_BASE,  SPIM0_MEM_BASE, SPIM0_MEM_SIZE },
    };

    NVT_UNUSED(sc_astrMasterName);
    NVT_UNUSED(sc_astrMasterVioName);
    NVT_UNUSED(sc_astrSlaveName);
    u32Reg = SCU->SVINTSTS2;

    if (u32Reg)
    {
        /* Get violation address */
        for (i = 0; i < (sizeof(au32MPCInfo) / sizeof(au32MPCInfo[0])); i++)
        {
            if (u32Reg & (1 << i))
            {
                u32MPCBase = au32MPCInfo[i][0];
                psMPC = (struct mpc_sie_reg_map_t *)u32MPCBase;
                psMPC->int_clear = 1;
#if (CHECK_SCU_VIOLATION == 1)
                printf("\nMPC violation detected. (SCU_INTSTS2: 0x%08X)\n", u32Reg);
                printf("  INT_Info1: 0x%08X\n", psMPC->int_info1);
                printf("  INT_Info2: 0x%08X\n", psMPC->int_info2);
                while (1) ;
#endif
            }
        }
    }

    /* Check slave peripherals security violation interrupt */
    u32Reg = SCU->SVINTSTS0;

    if (u32Reg)
    {
        /* Get violation address and source */
        for (i = 0; i < (sizeof(sc_astrSlaveName) / sizeof(sc_astrSlaveName[0])); i++)
        {
            if (u32Reg & (1 << i))
            {
                SCU->SVINTSTS0 = (1 << i);
#if (CHECK_SCU_VIOLATION == 1)
                printf("\nSlave violation detected. (SCU_INTSTS0: 0x%08X)\n", u32Reg);
                printf("  %s access ", sc_astrMasterName[SCU->PVSRC[i]]);
                printf("%s@0x%08X illegallly.\n", sc_astrSlaveName[i], SCU->PVA[i]);
                while (1) ;
#endif
            }
        }
    }

    /* Check master peripherals (MSC) security violation interrupt */
    u32Reg = SCU->SVINTSTS1;

    if (u32Reg)
    {
        /* Get violation address */
        for (i = 0; i < (sizeof(sc_astrMasterVioName) / sizeof(sc_astrMasterVioName[0])); i++)
        {
            if (u32Reg & (1 << i))
            {
                SCU->SVINTSTS1 = (1 << i);
#if (CHECK_SCU_VIOLATION == 1)
                printf("\nMSC violation detected. (SCU_INTSTS1: 0x%08X)\n", u32Reg);
                printf("  %s access 0x%08X illegally.\n", sc_astrMasterVioName[i], SCU->MVA[i]);
                while (1) ;
#endif
            }
        }
    }
}

/**
 * @brief   Setup a Nonsecure callable Region
 *
 * @details The base and limit of Nonsecure callable region is dependent on the
 *          application code size.
 */
void NSC_Init(uint32_t u32RegionIdx)
{
    uint32_t u32Base = 0,
             u32Limit = 0;

#if defined (__ICCARM__)
# pragma section = "Veneer$$CMSE"
    u32Base  = (uint32_t)__section_begin("Veneer$$CMSE");
    u32Limit = (uint32_t)__section_end("Veneer$$CMSE");
#elif defined(__ARMCC_VERSION)
#pragma clang diagnostic push
#pragma clang diagnostic ignored "-Wdollar-in-identifier-extension"
    extern uint32_t Image$$NSC_ROM$$XO$$Base [];
    extern uint32_t Image$$NSC_ROM$$XO$$Limit[];
    u32Base  = (uint32_t)Image$$NSC_ROM$$XO$$Base;
    u32Limit = (uint32_t)Image$$NSC_ROM$$XO$$Limit;
#pragma clang diagnostic pop
#else
    extern uint32_t __start_NSC[];
    extern uint32_t __end_NSC[];
    u32Base  = (uint32_t)__start_NSC;
    u32Limit = (uint32_t)__end_NSC;
#endif

    if (u32Limit > 0)
    {
        SAU->RNR  = (u32RegionIdx & SAU_RNR_REGION_Msk);
        SAU->RBAR = (u32Base & SAU_RBAR_BADDR_Msk);
        SAU->RLAR = (u32Limit & SAU_RLAR_LADDR_Msk) |
                    (SAU_RLAR_NSC_Msk | 1ul);
    }
}

/**
 * @brief   Setup a SAU Region
 *
 * @details Writes the region information contained in SAU_Region to the
 *          registers SAU_RNR, SAU_RBAR, and SAU_RLAR
 */
void TZ_SAU_Setup(void)
{
#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)

#if defined (SAU_INIT_REGION0) && (SAU_INIT_REGION0 == 1U)
    SAU_INIT_REGION(0);
#endif

#if defined (SAU_INIT_REGION1) && (SAU_INIT_REGION1 == 1U)
    SAU_INIT_REGION(1);
#endif

#if defined (SAU_INIT_REGION2) && (SAU_INIT_REGION2 == 1U)
    SAU_INIT_REGION(2);
#endif

#if defined (SAU_INIT_REGION3) && (SAU_INIT_REGION3 == 1U)
    SAU_INIT_REGION(3);
#endif

#if defined (SAU_INIT_REGION4) && (SAU_INIT_REGION4 == 1U)
    SAU_INIT_REGION(4);
#endif

#if defined (SAU_INIT_REGION5) && (SAU_INIT_REGION5 == 1U)
    SAU_INIT_REGION(5);
#endif

#if defined (SAU_INIT_REGION6) && (SAU_INIT_REGION6 == 1U)
    SAU_INIT_REGION(6);
#endif

#if defined (SAU_INIT_REGION7) && (SAU_INIT_REGION7 == 1U)
    SAU_INIT_REGION(7);
#endif
#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */

#if defined (SAU_INIT_CTRL) && (SAU_INIT_CTRL == 1U)
    SAU->CTRL = ((SAU_INIT_CTRL_ENABLE << SAU_CTRL_ENABLE_Pos) & SAU_CTRL_ENABLE_Msk) |
                ((SAU_INIT_CTRL_ALLNS  << SAU_CTRL_ALLNS_Pos)  & SAU_CTRL_ALLNS_Msk)   ;
#endif

#if defined (SCB_CSR_AIRCR_INIT) && (SCB_CSR_AIRCR_INIT == 1U)
    SCB->SCR   = (SCB->SCR   & ~(SCB_SCR_SLEEPDEEPS_Msk)) |
                 ((SCB_CSR_DEEPSLEEPS_VAL     << SCB_SCR_SLEEPDEEPS_Pos)     & SCB_SCR_SLEEPDEEPS_Msk);

    SCB->AIRCR = (0x05FA << SCB_AIRCR_VECTKEY_Pos) |
                 ((SCB_AIRCR_SYSRESETREQS_VAL << SCB_AIRCR_SYSRESETREQS_Pos) & SCB_AIRCR_SYSRESETREQS_Msk) |
                 ((SCB_AIRCR_BFHFNMINS_VAL    << SCB_AIRCR_BFHFNMINS_Pos)    & SCB_AIRCR_BFHFNMINS_Msk)    |
                 ((SCB_AIRCR_PRIS_VAL         << SCB_AIRCR_PRIS_Pos)         & SCB_AIRCR_PRIS_Msk);

#endif /* defined (SCB_CSR_AIRCR_INIT) && (SCB_CSR_AIRCR_INIT == 1U) */

#if (((defined (__FPU_USED) && (__FPU_USED == 1U))              || \
      (defined (__ARM_FEATURE_MVE) && (__ARM_FEATURE_MVE > 0))) && \
      (defined (TZ_FPU_NS_USAGE) && (TZ_FPU_NS_USAGE == 1U)))

    SCB->NSACR = (SCB->NSACR & ~(SCB_NSACR_CP10_Msk | SCB_NSACR_CP11_Msk)) |
                 ((SCB_NSACR_CP10_11_VAL << SCB_NSACR_CP10_Pos) & (SCB_NSACR_CP10_Msk | SCB_NSACR_CP11_Msk));

    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
                 ((FPU_FPCCR_TS_VAL        << FPU_FPCCR_TS_Pos) & FPU_FPCCR_TS_Msk) |
                 ((FPU_FPCCR_CLRONRETS_VAL << FPU_FPCCR_CLRONRETS_Pos) & FPU_FPCCR_CLRONRETS_Msk) |
                 ((FPU_FPCCR_CLRONRET_VAL  << FPU_FPCCR_CLRONRET_Pos) & FPU_FPCCR_CLRONRET_Msk);
#endif

#if defined (SCB_ICSR_INIT) && (SCB_ICSR_INIT == 1U)
    SCB->ICSR  = (SCB->ICSR  & ~(SCB_ICSR_STTNS_Msk)) |
                 ((SCB_ICSR_STTNS_VAL         << SCB_ICSR_STTNS_Pos)         & SCB_ICSR_STTNS_Msk);
#endif /* defined (SCB_ICSR_INIT) && (SCB_ICSR_INIT == 1U) */

    /* Repeat this for all possible ITNS elements */

    /* Initial NonSecure Callable region */
    NSC_Init(4);    /* SAU region 4 is dedicated for NSC */
}

#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
