Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Nov 20 10:44:48 2025
| Host         : PC_DaanVdW running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.115        0.000                      0                   44        0.163        0.000                      0                   44        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.115        0.000                      0                   44        0.163        0.000                      0                   44        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 1.299ns (28.442%)  route 3.268ns (71.558%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.552     5.073    vga_inst/CLK
    SLICE_X10Y27         FDCE                                         r  vga_inst/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.518     5.591 f  vga_inst/h_count_reg_reg[3]/Q
                         net (fo=24, routed)          1.162     6.753    vga_inst/h_count_reg_reg_n_0_[3]
    SLICE_X8Y29          LUT2 (Prop_lut2_I1_O)        0.149     6.902 r  vga_inst/rgb_OBUF[11]_inst_i_6/O
                         net (fo=2, routed)           0.467     7.369    vga_inst/rgb_OBUF[11]_inst_i_6_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.355     7.724 r  vga_inst/h_count_reg[9]_i_5/O
                         net (fo=2, routed)           0.432     8.156    vga_inst/h_count_reg[9]_i_5_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I4_O)        0.124     8.280 f  vga_inst/h_count_reg[9]_i_4/O
                         net (fo=2, routed)           0.591     8.871    vga_inst/h_count_reg[9]_i_4_n_0
    SLICE_X9Y28          LUT5 (Prop_lut5_I4_O)        0.153     9.024 r  vga_inst/h_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.616     9.640    vga_inst/h_count_next[9]
    SLICE_X8Y28          FDCE                                         r  vga_inst/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.438    14.779    vga_inst/CLK
    SLICE_X8Y28          FDCE                                         r  vga_inst/h_count_reg_reg[9]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X8Y28          FDCE (Setup_fdce_C_D)       -0.248    14.756    vga_inst/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 0.980ns (20.210%)  route 3.869ns (79.790%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.624     5.145    vga_inst/CLK
    SLICE_X0Y28          FDCE                                         r  vga_inst/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  vga_inst/v_count_reg_reg[6]/Q
                         net (fo=68, routed)          1.081     6.682    vga_inst/v_count_reg_reg_n_0_[6]
    SLICE_X3Y26          LUT4 (Prop_lut4_I1_O)        0.124     6.806 r  vga_inst/vsync_reg_i_3/O
                         net (fo=18, routed)          0.909     7.715    vga_inst/vsync_reg_i_3_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I0_O)        0.124     7.839 r  vga_inst/v_count_reg[3]_i_2/O
                         net (fo=3, routed)           0.696     8.535    vga_inst/v_count_reg[3]_i_2_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.124     8.659 f  vga_inst/v_count_reg[9]_i_5/O
                         net (fo=3, routed)           1.183     9.842    vga_inst/v_count_reg[9]_i_5_n_0
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.152     9.994 r  vga_inst/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     9.994    vga_inst/v_count_next[8]
    SLICE_X5Y26          FDCE                                         r  vga_inst/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    14.843    vga_inst/CLK
    SLICE_X5Y26          FDCE                                         r  vga_inst/v_count_reg_reg[8]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X5Y26          FDCE (Setup_fdce_C_D)        0.047    15.115    vga_inst/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -9.994    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 0.952ns (20.714%)  route 3.644ns (79.286%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.624     5.145    vga_inst/CLK
    SLICE_X0Y28          FDCE                                         r  vga_inst/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  vga_inst/v_count_reg_reg[6]/Q
                         net (fo=68, routed)          1.081     6.682    vga_inst/v_count_reg_reg_n_0_[6]
    SLICE_X3Y26          LUT4 (Prop_lut4_I1_O)        0.124     6.806 r  vga_inst/vsync_reg_i_3/O
                         net (fo=18, routed)          0.909     7.715    vga_inst/vsync_reg_i_3_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I0_O)        0.124     7.839 r  vga_inst/v_count_reg[3]_i_2/O
                         net (fo=3, routed)           0.696     8.535    vga_inst/v_count_reg[3]_i_2_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.124     8.659 f  vga_inst/v_count_reg[9]_i_5/O
                         net (fo=3, routed)           0.958     9.617    vga_inst/v_count_reg[9]_i_5_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I5_O)        0.124     9.741 r  vga_inst/v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     9.741    vga_inst/v_count_next[9]
    SLICE_X5Y26          FDCE                                         r  vga_inst/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    14.843    vga_inst/CLK
    SLICE_X5Y26          FDCE                                         r  vga_inst/v_count_reg_reg[9]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X5Y26          FDCE (Setup_fdce_C_D)        0.031    15.099    vga_inst/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  5.358    

Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/v_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 1.126ns (27.944%)  route 2.903ns (72.056%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.555     5.076    vga_inst/CLK
    SLICE_X8Y28          FDCE                                         r  vga_inst/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDCE (Prop_fdce_C_Q)         0.518     5.594 r  vga_inst/h_count_reg_reg[9]/Q
                         net (fo=16, routed)          0.917     6.512    vga_inst/h_count_reg_reg_n_0_[9]
    SLICE_X8Y28          LUT2 (Prop_lut2_I1_O)        0.153     6.665 f  vga_inst/h_count_reg[5]_i_2/O
                         net (fo=3, routed)           0.512     7.177    vga_inst/h_count_reg[5]_i_2_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I3_O)        0.331     7.508 f  vga_inst/v_count_reg[9]_i_3/O
                         net (fo=1, routed)           0.263     7.771    vga_inst/v_count_reg[9]_i_3_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.895 r  vga_inst/v_count_reg[9]_i_1/O
                         net (fo=11, routed)          1.211     9.106    vga_inst/v_count_reg[9]_i_1_n_0
    SLICE_X7Y26          FDCE                                         r  vga_inst/v_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    14.843    vga_inst/CLK
    SLICE_X7Y26          FDCE                                         r  vga_inst/v_count_reg_reg[0]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X7Y26          FDCE (Setup_fdce_C_CE)      -0.205    14.863    vga_inst/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  5.757    

Slack (MET) :             5.774ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 0.952ns (22.787%)  route 3.226ns (77.213%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.624     5.145    vga_inst/CLK
    SLICE_X0Y28          FDCE                                         r  vga_inst/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  vga_inst/v_count_reg_reg[6]/Q
                         net (fo=68, routed)          1.081     6.682    vga_inst/v_count_reg_reg_n_0_[6]
    SLICE_X3Y26          LUT4 (Prop_lut4_I1_O)        0.124     6.806 r  vga_inst/vsync_reg_i_3/O
                         net (fo=18, routed)          0.909     7.715    vga_inst/vsync_reg_i_3_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I0_O)        0.124     7.839 r  vga_inst/v_count_reg[3]_i_2/O
                         net (fo=3, routed)           0.696     8.535    vga_inst/v_count_reg[3]_i_2_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.124     8.659 f  vga_inst/v_count_reg[9]_i_5/O
                         net (fo=3, routed)           0.540     9.199    vga_inst/v_count_reg[9]_i_5_n_0
    SLICE_X7Y26          LUT2 (Prop_lut2_I1_O)        0.124     9.323 r  vga_inst/v_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.323    vga_inst/v_count_reg[0]_i_1_n_0
    SLICE_X7Y26          FDCE                                         r  vga_inst/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    14.843    vga_inst/CLK
    SLICE_X7Y26          FDCE                                         r  vga_inst/v_count_reg_reg[0]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X7Y26          FDCE (Setup_fdce_C_D)        0.029    15.097    vga_inst/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  5.774    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/v_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 1.126ns (28.949%)  route 2.764ns (71.051%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.555     5.076    vga_inst/CLK
    SLICE_X8Y28          FDCE                                         r  vga_inst/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDCE (Prop_fdce_C_Q)         0.518     5.594 r  vga_inst/h_count_reg_reg[9]/Q
                         net (fo=16, routed)          0.917     6.512    vga_inst/h_count_reg_reg_n_0_[9]
    SLICE_X8Y28          LUT2 (Prop_lut2_I1_O)        0.153     6.665 f  vga_inst/h_count_reg[5]_i_2/O
                         net (fo=3, routed)           0.512     7.177    vga_inst/h_count_reg[5]_i_2_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I3_O)        0.331     7.508 f  vga_inst/v_count_reg[9]_i_3/O
                         net (fo=1, routed)           0.263     7.771    vga_inst/v_count_reg[9]_i_3_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.895 r  vga_inst/v_count_reg[9]_i_1/O
                         net (fo=11, routed)          1.071     8.966    vga_inst/v_count_reg[9]_i_1_n_0
    SLICE_X7Y27          FDCE                                         r  vga_inst/v_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.503    14.844    vga_inst/CLK
    SLICE_X7Y27          FDCE                                         r  vga_inst/v_count_reg_reg[2]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X7Y27          FDCE (Setup_fdce_C_CE)      -0.205    14.864    vga_inst/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/v_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 1.126ns (28.949%)  route 2.764ns (71.051%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.555     5.076    vga_inst/CLK
    SLICE_X8Y28          FDCE                                         r  vga_inst/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDCE (Prop_fdce_C_Q)         0.518     5.594 r  vga_inst/h_count_reg_reg[9]/Q
                         net (fo=16, routed)          0.917     6.512    vga_inst/h_count_reg_reg_n_0_[9]
    SLICE_X8Y28          LUT2 (Prop_lut2_I1_O)        0.153     6.665 f  vga_inst/h_count_reg[5]_i_2/O
                         net (fo=3, routed)           0.512     7.177    vga_inst/h_count_reg[5]_i_2_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I3_O)        0.331     7.508 f  vga_inst/v_count_reg[9]_i_3/O
                         net (fo=1, routed)           0.263     7.771    vga_inst/v_count_reg[9]_i_3_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.895 r  vga_inst/v_count_reg[9]_i_1/O
                         net (fo=11, routed)          1.071     8.966    vga_inst/v_count_reg[9]_i_1_n_0
    SLICE_X7Y27          FDCE                                         r  vga_inst/v_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.503    14.844    vga_inst/CLK
    SLICE_X7Y27          FDCE                                         r  vga_inst/v_count_reg_reg[3]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X7Y27          FDCE (Setup_fdce_C_CE)      -0.205    14.864    vga_inst/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/v_count_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 1.126ns (29.483%)  route 2.693ns (70.517%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.555     5.076    vga_inst/CLK
    SLICE_X8Y28          FDCE                                         r  vga_inst/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDCE (Prop_fdce_C_Q)         0.518     5.594 r  vga_inst/h_count_reg_reg[9]/Q
                         net (fo=16, routed)          0.917     6.512    vga_inst/h_count_reg_reg_n_0_[9]
    SLICE_X8Y28          LUT2 (Prop_lut2_I1_O)        0.153     6.665 f  vga_inst/h_count_reg[5]_i_2/O
                         net (fo=3, routed)           0.512     7.177    vga_inst/h_count_reg[5]_i_2_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I3_O)        0.331     7.508 f  vga_inst/v_count_reg[9]_i_3/O
                         net (fo=1, routed)           0.263     7.771    vga_inst/v_count_reg[9]_i_3_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.895 r  vga_inst/v_count_reg[9]_i_1/O
                         net (fo=11, routed)          1.001     8.895    vga_inst/v_count_reg[9]_i_1_n_0
    SLICE_X5Y25          FDCE                                         r  vga_inst/v_count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.500    14.841    vga_inst/CLK
    SLICE_X5Y25          FDCE                                         r  vga_inst/v_count_reg_reg[4]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X5Y25          FDCE (Setup_fdce_C_CE)      -0.205    14.861    vga_inst/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/v_count_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 1.126ns (29.483%)  route 2.693ns (70.517%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.555     5.076    vga_inst/CLK
    SLICE_X8Y28          FDCE                                         r  vga_inst/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDCE (Prop_fdce_C_Q)         0.518     5.594 r  vga_inst/h_count_reg_reg[9]/Q
                         net (fo=16, routed)          0.917     6.512    vga_inst/h_count_reg_reg_n_0_[9]
    SLICE_X8Y28          LUT2 (Prop_lut2_I1_O)        0.153     6.665 f  vga_inst/h_count_reg[5]_i_2/O
                         net (fo=3, routed)           0.512     7.177    vga_inst/h_count_reg[5]_i_2_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I3_O)        0.331     7.508 f  vga_inst/v_count_reg[9]_i_3/O
                         net (fo=1, routed)           0.263     7.771    vga_inst/v_count_reg[9]_i_3_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.895 r  vga_inst/v_count_reg[9]_i_1/O
                         net (fo=11, routed)          1.001     8.895    vga_inst/v_count_reg[9]_i_1_n_0
    SLICE_X5Y25          FDCE                                         r  vga_inst/v_count_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.500    14.841    vga_inst/CLK
    SLICE_X5Y25          FDCE                                         r  vga_inst/v_count_reg_reg[5]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X5Y25          FDCE (Setup_fdce_C_CE)      -0.205    14.861    vga_inst/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 1.250ns (32.011%)  route 2.655ns (67.989%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.555     5.076    vga_inst/CLK
    SLICE_X8Y28          FDCE                                         r  vga_inst/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDCE (Prop_fdce_C_Q)         0.518     5.594 f  vga_inst/h_count_reg_reg[9]/Q
                         net (fo=16, routed)          0.917     6.512    vga_inst/h_count_reg_reg_n_0_[9]
    SLICE_X8Y28          LUT2 (Prop_lut2_I1_O)        0.153     6.665 r  vga_inst/h_count_reg[5]_i_2/O
                         net (fo=3, routed)           0.512     7.177    vga_inst/h_count_reg[5]_i_2_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I3_O)        0.331     7.508 r  vga_inst/v_count_reg[9]_i_3/O
                         net (fo=1, routed)           0.263     7.771    vga_inst/v_count_reg[9]_i_3_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.895 f  vga_inst/v_count_reg[9]_i_1/O
                         net (fo=11, routed)          0.624     8.519    vga_inst/v_count_reg[9]_i_1_n_0
    SLICE_X9Y28          LUT4 (Prop_lut4_I3_O)        0.124     8.643 r  vga_inst/h_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.338     8.981    vga_inst/h_count_next[6]
    SLICE_X10Y28         FDCE                                         r  vga_inst/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.439    14.780    vga_inst/CLK
    SLICE_X10Y28         FDCE                                         r  vga_inst/h_count_reg_reg[6]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X10Y28         FDCE (Setup_fdce_C_D)       -0.030    14.975    vga_inst/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                  5.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vga_inst/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/pixel_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.557     1.440    vga_inst/CLK
    SLICE_X9Y29          FDCE                                         r  vga_inst/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  vga_inst/pixel_reg_reg[0]/Q
                         net (fo=6, routed)           0.110     1.691    vga_inst/pixel_reg[0]
    SLICE_X8Y29          LUT2 (Prop_lut2_I1_O)        0.045     1.736 r  vga_inst/pixel_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.736    vga_inst/plusOp[1]
    SLICE_X8Y29          FDCE                                         r  vga_inst/pixel_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.825     1.952    vga_inst/CLK
    SLICE_X8Y29          FDCE                                         r  vga_inst/pixel_reg_reg[1]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X8Y29          FDCE (Hold_fdce_C_D)         0.120     1.573    vga_inst/pixel_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.699%)  route 0.167ns (47.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.580     1.463    vga_inst/CLK
    SLICE_X5Y25          FDCE                                         r  vga_inst/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  vga_inst/v_count_reg_reg[5]/Q
                         net (fo=28, routed)          0.167     1.771    vga_inst/v_count_reg_reg_n_0_[5]
    SLICE_X3Y25          LUT6 (Prop_lut6_I2_O)        0.045     1.816 r  vga_inst/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.816    vga_inst/v_count_reg[7]_i_1_n_0
    SLICE_X3Y25          FDCE                                         r  vga_inst/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.850     1.977    vga_inst/CLK
    SLICE_X3Y25          FDCE                                         r  vga_inst/v_count_reg_reg[7]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X3Y25          FDCE (Hold_fdce_C_D)         0.092     1.591    vga_inst/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga_inst/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/hsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.592%)  route 0.142ns (40.408%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.556     1.439    vga_inst/CLK
    SLICE_X8Y28          FDCE                                         r  vga_inst/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDCE (Prop_fdce_C_Q)         0.164     1.603 r  vga_inst/h_count_reg_reg[5]/Q
                         net (fo=19, routed)          0.142     1.745    vga_inst/h_count_reg_reg_n_0_[5]
    SLICE_X9Y28          LUT6 (Prop_lut6_I5_O)        0.045     1.790 r  vga_inst/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.790    vga_inst/p_0_in_0
    SLICE_X9Y28          FDCE                                         r  vga_inst/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.824     1.951    vga_inst/CLK
    SLICE_X9Y28          FDCE                                         r  vga_inst/hsync_reg_reg/C
                         clock pessimism             -0.499     1.452    
    SLICE_X9Y28          FDCE (Hold_fdce_C_D)         0.092     1.544    vga_inst/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.580     1.463    vga_inst/CLK
    SLICE_X5Y25          FDCE                                         r  vga_inst/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  vga_inst/v_count_reg_reg[4]/Q
                         net (fo=44, routed)          0.170     1.774    vga_inst/v_count_reg_reg_n_0_[4]
    SLICE_X5Y25          LUT6 (Prop_lut6_I5_O)        0.045     1.819 r  vga_inst/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.819    vga_inst/v_count_next[5]
    SLICE_X5Y25          FDCE                                         r  vga_inst/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.848     1.975    vga_inst/CLK
    SLICE_X5Y25          FDCE                                         r  vga_inst/v_count_reg_reg[5]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X5Y25          FDCE (Hold_fdce_C_D)         0.092     1.555    vga_inst/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga_inst/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/pixel_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.557     1.440    vga_inst/CLK
    SLICE_X9Y29          FDCE                                         r  vga_inst/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141     1.581 f  vga_inst/pixel_reg_reg[0]/Q
                         net (fo=6, routed)           0.179     1.760    vga_inst/pixel_reg[0]
    SLICE_X9Y29          LUT1 (Prop_lut1_I0_O)        0.045     1.805 r  vga_inst/pixel_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.805    vga_inst/plusOp[0]
    SLICE_X9Y29          FDCE                                         r  vga_inst/pixel_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.825     1.952    vga_inst/CLK
    SLICE_X9Y29          FDCE                                         r  vga_inst/pixel_reg_reg[0]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X9Y29          FDCE (Hold_fdce_C_D)         0.091     1.531    vga_inst/pixel_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.581     1.464    vga_inst/CLK
    SLICE_X7Y26          FDCE                                         r  vga_inst/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.141     1.605 f  vga_inst/v_count_reg_reg[0]/Q
                         net (fo=23, routed)          0.180     1.786    vga_inst/v_count_reg_reg_n_0_[0]
    SLICE_X7Y26          LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  vga_inst/v_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.831    vga_inst/v_count_reg[0]_i_1_n_0
    SLICE_X7Y26          FDCE                                         r  vga_inst/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.849     1.976    vga_inst/CLK
    SLICE_X7Y26          FDCE                                         r  vga_inst/v_count_reg_reg[0]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X7Y26          FDCE (Hold_fdce_C_D)         0.091     1.555    vga_inst/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vga_inst/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.560%)  route 0.211ns (50.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.556     1.439    vga_inst/CLK
    SLICE_X10Y27         FDCE                                         r  vga_inst/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  vga_inst/h_count_reg_reg[3]/Q
                         net (fo=24, routed)          0.211     1.814    vga_inst/h_count_reg_reg_n_0_[3]
    SLICE_X10Y27         LUT4 (Prop_lut4_I0_O)        0.043     1.857 r  vga_inst/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.857    vga_inst/h_count_reg[3]_i_1_n_0
    SLICE_X10Y27         FDCE                                         r  vga_inst/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.823     1.950    vga_inst/CLK
    SLICE_X10Y27         FDCE                                         r  vga_inst/h_count_reg_reg[3]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X10Y27         FDCE (Hold_fdce_C_D)         0.133     1.572    vga_inst/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 vga_inst/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (46.018%)  route 0.245ns (53.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.556     1.439    vga_inst/CLK
    SLICE_X10Y28         FDCE                                         r  vga_inst/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  vga_inst/h_count_reg_reg[7]/Q
                         net (fo=19, routed)          0.245     1.848    vga_inst/h_count_reg_reg_n_0_[7]
    SLICE_X8Y28          LUT6 (Prop_lut6_I3_O)        0.045     1.893 r  vga_inst/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.893    vga_inst/h_count_next[5]
    SLICE_X8Y28          FDCE                                         r  vga_inst/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.824     1.951    vga_inst/CLK
    SLICE_X8Y28          FDCE                                         r  vga_inst/h_count_reg_reg[5]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X8Y28          FDCE (Hold_fdce_C_D)         0.120     1.593    vga_inst/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.081%)  route 0.209ns (52.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.585     1.468    vga_inst/CLK
    SLICE_X0Y28          FDCE                                         r  vga_inst/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  vga_inst/v_count_reg_reg[6]/Q
                         net (fo=68, routed)          0.209     1.818    vga_inst/v_count_reg_reg_n_0_[6]
    SLICE_X0Y28          LUT6 (Prop_lut6_I0_O)        0.045     1.863 r  vga_inst/v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.863    vga_inst/v_count_next[6]
    SLICE_X0Y28          FDCE                                         r  vga_inst/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.854     1.981    vga_inst/CLK
    SLICE_X0Y28          FDCE                                         r  vga_inst/v_count_reg_reg[6]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.091     1.559    vga_inst/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.183ns (42.812%)  route 0.244ns (57.188%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.581     1.464    vga_inst/CLK
    SLICE_X7Y26          FDCE                                         r  vga_inst/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  vga_inst/v_count_reg_reg[0]/Q
                         net (fo=23, routed)          0.244     1.850    vga_inst/v_count_reg_reg_n_0_[0]
    SLICE_X7Y27          LUT5 (Prop_lut5_I1_O)        0.042     1.892 r  vga_inst/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.892    vga_inst/v_count_next[3]
    SLICE_X7Y27          FDCE                                         r  vga_inst/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.851     1.978    vga_inst/CLK
    SLICE_X7Y27          FDCE                                         r  vga_inst/v_count_reg_reg[3]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X7Y27          FDCE (Hold_fdce_C_D)         0.107     1.586    vga_inst/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.305    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y26    vga_inst/v_count_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y25    vga_inst/v_count_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y27    vga_inst/v_count_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y27    vga_inst/v_count_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y28    vga_inst/h_count_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y29   vga_inst/h_count_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y28   vga_inst/h_count_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y27   vga_inst/h_count_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y28   vga_inst/h_count_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y26    vga_inst/v_count_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25    vga_inst/v_count_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y27    vga_inst/v_count_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y27    vga_inst/v_count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y28    vga_inst/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y28   vga_inst/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y28   vga_inst/h_count_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y28    vga_inst/h_count_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y28   vga_inst/h_count_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y28   vga_inst/h_count_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y26    vga_inst/v_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25    vga_inst/v_count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y27    vga_inst/v_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y27    vga_inst/v_count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y29   vga_inst/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y29    vga_inst/pixel_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y29    vga_inst/pixel_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    vga_inst/v_count_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    vga_inst/v_count_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25    vga_inst/v_count_reg_reg[7]/C



