RD4,FUNC_0
ZSLCR_LOCK,FUNC_1
ZSLCR_UNLOCK,FUNC_2
ZY7_SLCR_FPGA_CLK_CTRL,FUNC_3
ZY7_SLCR_FPGA_CLK_CTRL_DIVISOR0_MASK,VAR_0
ZY7_SLCR_FPGA_CLK_CTRL_DIVISOR0_SHIFT,VAR_1
ZY7_SLCR_FPGA_CLK_CTRL_DIVISOR1_MASK,VAR_2
ZY7_SLCR_FPGA_CLK_CTRL_DIVISOR1_SHIFT,VAR_3
arm_pll_frequency,VAR_4
ddr_pll_frequency,VAR_5
io_pll_frequency,VAR_6
zy7_pl_fclk_get_source,FUNC_4
zy7_slcr_softc_p,VAR_7
zy7_pl_fclk_get_freq,FUNC_5
unit,VAR_8
sc,VAR_9
div0,VAR_10
div1,VAR_11
base_frequency,VAR_12
frequency,VAR_13
reg,VAR_14
source,VAR_15
