// Seed: 3776589461
module module_0 (
    output wor id_0,
    output wor id_1,
    input supply0 id_2,
    input supply0 id_3,
    output tri0 id_4,
    input wire id_5,
    input tri id_6,
    input wire id_7,
    output wire id_8,
    input supply0 id_9,
    input supply1 id_10,
    output supply1 id_11
);
  wire id_13, id_14;
  wire id_15;
  wire id_16;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    input tri0 void id_2,
    output tri1 id_3,
    input tri0 id_4,
    input uwire id_5,
    output tri1 id_6,
    output wire id_7,
    input tri0 id_8
);
  wire id_10, id_11, id_12;
  wire id_13, id_14;
  module_0(
      id_7, id_3, id_5, id_8, id_7, id_8, id_5, id_4, id_3, id_2, id_4, id_0
  );
endmodule
