

================================================================
== Vitis HLS Report for 'cnn_lenet'
================================================================
* Date:           Thu Feb  6 10:24:59 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_lenet5
* Solution:       solution10 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  15.973 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    45818|    45818|  0.916 ms|  0.916 ms|  45819|  45819|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU = alloca i64 1" [cnn_lenet.cpp:19]   --->   Operation 5 'alloca' 'Layer2_Neurons_CPU' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_1 = alloca i64 1" [cnn_lenet.cpp:19]   --->   Operation 6 'alloca' 'Layer2_Neurons_CPU_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_2 = alloca i64 1" [cnn_lenet.cpp:19]   --->   Operation 7 'alloca' 'Layer2_Neurons_CPU_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_3 = alloca i64 1" [cnn_lenet.cpp:19]   --->   Operation 8 'alloca' 'Layer2_Neurons_CPU_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_4 = alloca i64 1" [cnn_lenet.cpp:19]   --->   Operation 9 'alloca' 'Layer2_Neurons_CPU_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_5 = alloca i64 1" [cnn_lenet.cpp:19]   --->   Operation 10 'alloca' 'Layer2_Neurons_CPU_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_6 = alloca i64 1" [cnn_lenet.cpp:19]   --->   Operation 11 'alloca' 'Layer2_Neurons_CPU_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop, i32 %Layer2_Neurons_CPU_6, i32 %Layer2_Neurons_CPU_5, i32 %Layer2_Neurons_CPU_4, i32 %Layer2_Neurons_CPU_3, i32 %Layer2_Neurons_CPU_2, i32 %Layer2_Neurons_CPU_1, i32 %Layer2_Neurons_CPU, i32 %Layer1_Neurons_CPU, i32 %Layer1_Weights_CPU, i32 %sigmoidLUT_1"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop, i32 %Layer2_Neurons_CPU_6, i32 %Layer2_Neurons_CPU_5, i32 %Layer2_Neurons_CPU_4, i32 %Layer2_Neurons_CPU_3, i32 %Layer2_Neurons_CPU_2, i32 %Layer2_Neurons_CPU_1, i32 %Layer2_Neurons_CPU, i32 %Layer1_Neurons_CPU, i32 %Layer1_Weights_CPU, i32 %sigmoidLUT_1"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop, i32 %Layer2_Neurons_CPU, i32 %Layer2_Neurons_CPU_1, i32 %Layer2_Neurons_CPU_2, i32 %Layer2_Neurons_CPU_3, i32 %Layer2_Neurons_CPU_4, i32 %Layer2_Neurons_CPU_5, i32 %Layer2_Neurons_CPU_6, i32 %Layer3_Neurons_CPU, i32 %Layer2_Weights_CPU, i32 %sigmoidLUT_1"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [cnn_lenet.cpp:7]   --->   Operation 15 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer1_Neurons_CPU, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer1_Neurons_CPU, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Layer1_Neurons_CPU, i64 666, i64 207, i64 1"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Layer1_Neurons_CPU"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer3_Neurons_CPU, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer3_Neurons_CPU, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Layer3_Neurons_CPU, i64 666, i64 207, i64 1"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Layer3_Neurons_CPU"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop, i32 %Layer2_Neurons_CPU, i32 %Layer2_Neurons_CPU_1, i32 %Layer2_Neurons_CPU_2, i32 %Layer2_Neurons_CPU_3, i32 %Layer2_Neurons_CPU_4, i32 %Layer2_Neurons_CPU_5, i32 %Layer2_Neurons_CPU_6, i32 %Layer3_Neurons_CPU, i32 %Layer2_Weights_CPU, i32 %sigmoidLUT_1"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln73 = ret" [cnn_lenet.cpp:73]   --->   Operation 26 'ret' 'ret_ln73' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20.000ns, clock uncertainty: 5.400ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
