INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'FÃ©lix' on host 'hurricane-pc' (Windows NT_amd64 version 6.2) on Sat Nov 25 01:42:06 -0500 2017
INFO: [HLS 200-10] In directory 'D:/Polytechnique/A17/INF3610/INF3610/Labo4'
INFO: [HLS 200-10] Opening project 'D:/Polytechnique/A17/INF3610/INF3610/Labo4/SobelLab4'.
INFO: [HLS 200-10] Adding design file 'SobelLab4/Sobel.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'SobelLab4/ap_bmp.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'SobelLab4/sobel_test.cpp' to the project
INFO: [HLS 200-10] Opening solution 'D:/Polytechnique/A17/INF3610/INF3610/Labo4/SobelLab4/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SobelLab4/Sobel.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 101.195 ; gain = 44.805
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 101.215 ; gain = 44.824
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'sobel_operator_cache' into 'sobel_filter' (SobelLab4/Sobel.cpp:161).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 103.012 ; gain = 46.621
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 103.238 ; gain = 46.848
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ImageY' (SobelLab4/Sobel.cpp:158) in function 'sobel_filter' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'SobelX' (SobelLab4/Sobel.cpp:106) in function 'sobel_filter' completely.
INFO: [XFORM 203-501] Unrolling loop 'SobelY' (SobelLab4/Sobel.cpp:108) in function 'sobel_filter' completely.
INFO: [XFORM 203-101] Partitioning array 'lineBuffer' (SobelLab4/Sobel.cpp:148) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SobelLab4/Sobel.cpp:158:53) to (SobelLab4/Sobel.cpp:163:4) in function 'sobel_filter'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sobel_filter' (SobelLab4/Sobel.cpp:134)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 123.766 ; gain = 67.375
INFO: [XFORM 203-811] Inferring bus burst read of length 1920 on port 'gmem' (SobelLab4/Sobel.cpp:153:4).
INFO: [XFORM 203-811] Inferring bus burst write of length 1920 on port 'gmem2' (SobelLab4/Sobel.cpp:162:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 1920 on port 'gmem' (SobelLab4/Sobel.cpp:163:4).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 123.766 ; gain = 67.375
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel_filter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ImageY'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('lineBuffer_0_load', SobelLab4/Sobel.cpp:111->SobelLab4/Sobel.cpp:161) on array 'lineBuffer[0]', SobelLab4/Sobel.cpp:148 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'lineBuffer_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.043 seconds; current allocated memory: 76.317 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.444 seconds; current allocated memory: 77.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_filter/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_filter/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_filter/inter_pix' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_filter/out_pix' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel_filter' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'inter_pix' and 'out_pix' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sobel_filter_lineBuffer_0' to 'sobel_filter_linebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_filter_lineBuffer_1' to 'sobel_filter_linecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_filter_lineBuffer_2' to 'sobel_filter_linedEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_filter_lineBuffer_3' to 'sobel_filter_lineeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_filter_mux_42_8_1_1' to 'sobel_filter_mux_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sobel_filter_mux_fYi': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_filter'.
INFO: [HLS 200-111]  Elapsed time: 0.454 seconds; current allocated memory: 79.069 MB.
INFO: [RTMG 210-278] Implementing memory 'sobel_filter_linebkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sobel_filter_linedEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 129.602 ; gain = 73.211
INFO: [SYSC 207-301] Generating SystemC RTL for sobel_filter.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel_filter.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel_filter.
INFO: [HLS 200-112] Total elapsed time: 14.167 seconds; peak allocated memory: 79.069 MB.
