gtkwave::addSignalsFromList rvfpgasim.clk

gtkwave::addSignalsFromList rvfpgasim.swervolf.swerv_eh1.swerv.dec.decode.dec_i0_pc_d_ext
gtkwave::addSignalsFromList rvfpgasim.swervolf.swerv_eh1.swerv.dec.dec_i0_instr_d
gtkwave::addSignalsFromList rvfpgasim.swervolf.swerv_eh1.swerv.lsu.lsu_lsc_ctl.lsu_rs1_d
gtkwave::addSignalsFromList rvfpgasim.swervolf.swerv_eh1.swerv.lsu.lsu_lsc_ctl.lsu_offset_d
gtkwave::addSignalsFromList rvfpgasim.swervolf.swerv_eh1.swerv.lsu.lsu_lsc_ctl.exu_lsu_rs2_d

gtkwave::addSignalsFromList rvfpgasim.swervolf.swerv_eh1.swerv.lsu.lsu_lsc_ctl.rs1_dc1
gtkwave::addSignalsFromList rvfpgasim.swervolf.swerv_eh1.swerv.lsu.lsu_lsc_ctl.offset_dc1
gtkwave::addSignalsFromList rvfpgasim.swervolf.swerv_eh1.swerv.lsu.lsu_lsc_ctl.full_addr_dc1

# store signals in dccm (w enable...)
# wr enable
gtkwave::addSignalsFromList rvfpgasim.swervolf.swerv_eh1.swerv.lsu.dccm_ctl.dccm_wren
# wr address
gtkwave::addSignalsFromList rvfpgasim.swervolf.swerv_eh1.swerv.lsu.dccm_ctl.dccm_wr_addr
# wr data
gtkwave::addSignalsFromList rvfpgasim.swervolf.swerv_eh1.swerv.lsu.dccm_ctl.dccm_wr_data


gtkwave::addSignalsFromList rvfpgasim.swervolf.swerv_eh1.swerv.lsu.dccm_rden
gtkwave::addSignalsFromList rvfpgasim.swervolf.swerv_eh1.swerv.lsu.dccm_ctl.dccm_data_lo_dc2
gtkwave::addSignalsFromList rvfpgasim.swervolf.swerv_eh1.swerv.dec.decode.i0_result_e4_final
gtkwave::addSignalsFromList rvfpgasim.swervolf.swerv_eh1.swerv.dec.arf.waddr0
gtkwave::addSignalsFromList rvfpgasim.swervolf.swerv_eh1.swerv.dec.arf.wen0
gtkwave::addSignalsFromList rvfpgasim.swervolf.swerv_eh1.swerv.dec.arf.wd0

