# Wed Oct 19 20:29:48 2022


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: C:\Microchip\Libero_SoC_v2022.2\SynplifyPro
OS: Windows 6.2

Hostname: IA4

Implementation : synthesis
Synopsys Microchip Technology Pre-mapping, Version map202109actsp1, Build 056R, Built Jun 14 2022 13:56:21, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 118MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 229MB peak: 229MB)

Reading constraint file: C:\Libero_Projects\PF_Mi_V_Tut\designer\top\synthesis.fdc
@L: C:\Libero_Projects\PF_Mi_V_Tut\synthesis\top_scck.rpt 
@W: MF499 |Found issues with constraints. Check report file C:\Libero_Projects\PF_Mi_V_Tut\synthesis\top_scck.rpt.
@W: BN309 |One or more non-fatal issues found in constraints; Please run Constraint Check for analysis
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 411MB peak: 411MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 411MB peak: 411MB)

@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_64s_0s_1s.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z9.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z10.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z11.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_64s_0s_1s.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_32s_0_1s_1s.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z4.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z7.

Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 423MB peak: 423MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 424MB peak: 426MB)

@N: FX1171 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":5485:4:5485:9|Found instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.gen_debug.u_csr_gpr_state_reg_dcsr_step.gen_bit_reset.state_val[0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":5485:4:5485:9|Found instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base.gen_bit_reset.state_val[29:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":5485:4:5485:9|Found instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_csr_gpr_state_reg_mcause_excpt_code.gen_bit_reset.state_val[4:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":5485:4:5485:9|Found instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data.gen_bit_reset.state_val[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":5485:4:5485:9|Found instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.gen_debug.u_csr_gpr_state_reg_dcsr_cause.gen_bit_reset.state_val[2:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":5485:4:5485:9|Found instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.gen_debug.u_csr_gpr_state_reg_dpc_pc.gen_bit_reset.state_val[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":11140:2:11140:10|Removing sequential instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.debug_gpr_rd_data_ready because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.debug_gpr_rd_en. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":11140:2:11140:10|Removing sequential instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.debug_csr_rd_data_ready because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.debug_csr_rd_en. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX1183 :"c:\libero_projects\pf_mi_v_tut\component\work\reset_syn_0\reset_syn_0_0\core\corereset_pf.v":58:0:58:5|User-specified initial value set for instance reset_syn_0_0.reset_syn_0_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. 
@W: FX1183 :"c:\libero_projects\pf_mi_v_tut\component\work\reset_syn_1\reset_syn_1_0\core\corereset_pf.v":58:0:58:5|User-specified initial value set for instance reset_syn_1_0.reset_syn_1_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. 
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_64s_0s_1s.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z9.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z10.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z11.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_64s_0s_1s.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_32s_0_1s_1s.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z4.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z7.

#### START OF SSF LOG MESSAGES ####

#### END OF SSF LOG MESSAGES ####
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_64s_0s_1s.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z9.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z10.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z11.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_64s_0s_1s.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_32s_0_1s_1s.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z4.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z7.

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 530MB peak: 530MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 530MB peak: 530MB)

@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_64s_0s_1s.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z9.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z10.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z11.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_64s_0s_1s.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_32s_0_1s_1s.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z4.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z7.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":565:2:565:16|Tristate driver MASTER1_ARREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net MASTER1_ARREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":112:2:112:16|Tristate driver MASTER1_AWREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net MASTER1_AWREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":447:2:447:12|Tristate driver MASTER1_BID_1 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net MASTER1_BID_1 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":448:2:448:14|Tristate driver MASTER1_BRESP_1 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net MASTER1_BRESP_1 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":448:2:448:14|Tristate driver MASTER1_BRESP_2 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net MASTER1_BRESP_2 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":449:2:449:14|Tristate driver MASTER1_BUSER_1 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net MASTER1_BUSER_1 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":450:2:450:15|Tristate driver MASTER1_BVALID (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net MASTER1_BVALID (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":917:2:917:15|Tristate driver MASTER1_HRDATA_1 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net MASTER1_HRDATA_1 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":917:2:917:15|Tristate driver MASTER1_HRDATA_2 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net MASTER1_HRDATA_2 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":917:2:917:15|Tristate driver MASTER1_HRDATA_3 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net MASTER1_HRDATA_3 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_upsizing.v":136:6:136:15|Removing instance genblk2\.user_block (in view: work.caxi4interconnect_FIFO_upsizing_16s_36s_72s_2s_15s_11s_16s_4s_11s_15s(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v":637:4:637:15|Removing instance genblk2\.mstrProtConv (in view: work.caxi4interconnect_MasterConvertor_Z8(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v":871:4:871:10|Removing instance mstrCDC (in view: work.caxi4interconnect_MasterConvertor_Z8(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v":522:4:522:9|Removing instance slvdwc (in view: work.caxi4interconnect_SlaveConvertor_Z12(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":9615:2:9615:6|Removing instance axicb (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_1_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_2_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_3_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_4_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_5_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_6_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_7_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_clk.v":583:6:583:19|Removing instance u_refclk_flags (in view: work.TRN_CLK_2s_1s_0s_1s_2s_3s_4s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance mid_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance mid_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_mid_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_mid_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance irs_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance irs_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance stw_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance stw_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_stw_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_stw_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance ils_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance ils_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance mid_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance mid_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_mid_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_mid_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance irs_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance irs_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance stw_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance stw_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_stw_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_stw_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance ils_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance ils_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_iog_ctrl_sm.v":234:3:234:8|Removing sequential instance delay_at_oor_reg[7:0] (in view: work.APB_IOG_CTRL_SM(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\tip_ctrl_blk.v":788:8:788:14|Removing instance DLL_MON (in view: work.TIP_CTRL_BLK_Z72(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\tip_ctrl_blk.v":677:7:677:12|Removing instance APB_IF (in view: work.TIP_CTRL_BLK_Z72(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":887:2:887:16|Removing instance u_register_bank (in view: work.COREDDR_TIP_INT_Z73(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\work\ddr3_0_ddrphy_blk\lane_0_ctrl\ddr3_0_ddrphy_blk_lane_0_ctrl_pf_lanectrl.v":123:12:123:32|Removing instance I_LANECTRL_PAUSE_SYNC (in view: work.DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\work\ddr3_0_ddrphy_blk\lane_1_ctrl\ddr3_0_ddrphy_blk_lane_1_ctrl_pf_lanectrl.v":123:12:123:32|Removing instance I_LANECTRL_PAUSE_SYNC (in view: work.DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\work\ddr3_0\ddr3_0.v":2844:0:2844:16|Removing instance PF_DDR_CFG_INIT_0 (in view: work.DDR3_0(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":6740:6:6740:31|Removing instance gen_ext_sys_irq\[2\]\.gen_ext_sys_irq_bit\.u_miv_rv32_irq_reg_ext_sys (in view: work.miv_rv32_priv_irq_8_0_0(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":6740:6:6740:31|Removing instance gen_ext_sys_irq\[3\]\.gen_ext_sys_irq_bit\.u_miv_rv32_irq_reg_ext_sys (in view: work.miv_rv32_priv_irq_8_0_0(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":6740:6:6740:31|Removing instance gen_ext_sys_irq\[4\]\.gen_ext_sys_irq_bit\.u_miv_rv32_irq_reg_ext_sys (in view: work.miv_rv32_priv_irq_8_0_0(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":6740:6:6740:31|Removing instance gen_ext_sys_irq\[5\]\.gen_ext_sys_irq_bit\.u_miv_rv32_irq_reg_ext_sys (in view: work.miv_rv32_priv_irq_8_0_0(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":6740:6:6740:31|Removing instance gen_ext_sys_irq\[7\]\.gen_ext_sys_irq_bit\.u_miv_rv32_irq_reg_ext_sys (in view: work.miv_rv32_priv_irq_8_0_0(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":6740:6:6740:31|Removing instance gen_ext_sys_irq\[0\]\.gen_ext_sys_irq_bit\.u_miv_rv32_irq_reg_ext_sys (in view: work.miv_rv32_priv_irq_8_0_0(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":6740:6:6740:31|Removing instance gen_ext_sys_irq\[1\]\.gen_ext_sys_irq_bit\.u_miv_rv32_irq_reg_ext_sys (in view: work.miv_rv32_priv_irq_8_0_0(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":6666:2:6666:23|Removing instance u_miv_rv32_irq_reg_ext (in view: work.miv_rv32_priv_irq_8_0_0(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":13336:2:13336:22|Removing instance u_opsrv_parity_en_reg (in view: work.miv_rv32_opsrv_regs_12s_0s_1s_1s_4s_2s_1s(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":13539:4:13539:41|Removing instance gen_tcm0_irq_pend\.u_opsrv_irq_tcm0_ecc_err_corr_pend_reg (in view: work.miv_rv32_opsrv_regs_12s_0s_1s_1s_4s_2s_1s(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":13558:4:13558:43|Removing instance gen_tcm0_irq_pend\.u_opsrv_irq_tcm0_ecc_err_uncorr_pend_reg (in view: work.miv_rv32_opsrv_regs_12s_0s_1s_1s_4s_2s_1s(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14321:4:14321:23|Removing instance gen_pri_arb\[0\]\.u_miv_rv32_fixed_arb (in view: work.miv_rv32_rr_pri_arb_1s_1s_1s(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6665:2:6665:23|Removing instance u_strb_to_addr_udma_rd (in view: work.miv_rv32_opsrv_axi_mstr_32s_2s_1s_2s_1s_2s_1s(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6813:2:6813:23|Removing instance u_strb_to_addr_udma_wr (in view: work.miv_rv32_opsrv_axi_mstr_32s_2s_1s_2s_1s_2s_1s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_hold_reg.v":81:2:81:7|Removing sequential instance wlen_mst_out[7:0] (in view: work.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg_32s_1s_64s_8s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance dq_alignment_done (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance dq_alignment_done (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14358:2:14358:7|Removing sequential instance sel_reg[2:0] (in view: work.miv_rv32_rr_pri_arb_3s_1s_1s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14358:2:14358:7|Removing sequential instance sel_reg[1:0] (in view: work.miv_rv32_rr_pri_arb_2s_1s_1s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":111:0:111:5|Removing sequential instance full_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":111:0:111:5|Removing sequential instance empty_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":111:0:111:5|Removing sequential instance full_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":111:0:111:5|Removing sequential instance empty_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\work\uart_apb\uart_apb_0\rtl\vlog\core_obfuscated\rx_async.v":1613:0:1613:5|Removing sequential instance CUARTI0I (in view: work.UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\work\uart_apb\uart_apb_0\rtl\vlog\core_obfuscated\rx_async.v":1613:0:1613:5|Removing sequential instance CUARTIO0 (in view: work.UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v":98:0:98:5|Removing sequential instance fifo_nearly_empty (in view: work.caxi4interconnect_FIFO_CTRL_4s_3s_0s_2s_4s_0s_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v":98:0:98:5|Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_4s_3s_0s_2s_4s_0s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v":98:0:98:5|Removing sequential instance fifo_nearly_empty (in view: work.caxi4interconnect_FIFO_CTRL_4s_3s_1s_2s_4s_0s_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v":98:0:98:5|Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_4s_3s_1s_2s_4s_0s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v":98:0:98:5|Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_16s_15s_11s_4s_16s_0s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v":98:0:98:5|Removing sequential instance fifo_nearly_empty (in view: work.caxi4interconnect_FIFO_CTRL_4s_3s_0s_2s_4s_0s_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v":98:0:98:5|Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_4s_3s_0s_2s_4s_0s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v":98:0:98:5|Removing sequential instance fifo_nearly_empty (in view: work.caxi4interconnect_FIFO_CTRL_4s_3s_1s_2s_4s_0s_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v":98:0:98:5|Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_4s_3s_1s_2s_4s_0s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v":98:0:98:5|Removing sequential instance fifo_nearly_empty (in view: work.caxi4interconnect_FIFO_CTRL_16s_15s_1s_4s_16s_0s(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v":98:0:98:5|Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_16s_15s_1s_4s_16s_0s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v":98:0:98:5|Removing sequential instance fifo_nearly_empty (in view: work.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v":98:0:98:5|Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v":98:0:98:5|Removing sequential instance fifo_nearly_empty (in view: work.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v":98:0:98:5|Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_if.v":206:3:206:8|Removing sequential instance visual_Start_current[2:0] (in view: work.APB_IF(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\flag_generator.v":71:20:71:31|Removing instance noise_detect (in view: work.flag_generator_1s_1(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\flag_generator.v":72:25:72:41|Removing instance transition_detect (in view: work.flag_generator_1s_1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1532:3:1532:8|Removing sequential instance apb_data_out[7:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_0_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6229:2:6229:7|Removing sequential instance paddr_p (in view: work.miv_rv32_opsrv_apb_mstr_32s_1s_1_0_1_2_3_4_5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\flag_generator.v":12:0:12:5|Removing sequential instance noise_detect_flag (in view: work.noisy_data_detector_1s_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\flag_generator.v":45:0:45:5|Removing sequential instance data_1[0] (in view: work.data_transition_detector_1s_4(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\rdlvl_sms.v":205:2:205:3|Removing sequential instance apb_data_out_1[0] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\rdlvl_sms.v":205:2:205:3|Removing sequential instance apb_data_out_1[1] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\rdlvl_sms.v":205:2:205:3|Removing sequential instance apb_data_out_1[2] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\rdlvl_sms.v":205:2:205:3|Removing sequential instance apb_data_out_1[3] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\rdlvl_sms.v":205:2:205:3|Removing sequential instance apb_data_out_1[4] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\rdlvl_sms.v":205:2:205:3|Removing sequential instance apb_data_out_1[5] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\rdlvl_sms.v":205:2:205:3|Removing sequential instance apb_data_out_1[6] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\rdlvl_sms.v":205:2:205:3|Removing sequential instance apb_data_out_1[7] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\ddr4_vref.v":59:0:59:5|Removing sequential instance cal_init_mr_w_req (in view: work.ddr4_vref(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\ddr4_vref.v":59:0:59:5|Removing sequential instance cal_init_mr_wr_data_1[7:0] (in view: work.ddr4_vref(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":9087:2:9087:7|Removing sequential instance ex_retr_pipe_implicit_pseudo_instr_retr (in view: work.miv_rv32_expipe_Z77(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\flag_generator.v":19:0:19:5|Removing sequential instance data_1[0] (in view: work.noisy_data_detector_1s_4(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\flag_generator.v":45:0:45:5|Removing sequential instance data_0[0] (in view: work.data_transition_detector_1s_4(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":13015:7:13015:15|Removing sequential instance genblk3\.gen_ir_and_Instruction_register_active_high\.gen_ir_and_Instruction_register_active_low\.dr_tdo (in view: work.miv_rv32_opsrv_dtm_jtag_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\flag_generator.v":19:0:19:5|Removing sequential instance data_0[0] (in view: work.noisy_data_detector_1s_4(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v":630:0:630:5|Removing sequential instance mtx_spi_data_oen (in view: CORESPI_LIB.spi_chanctrl_Z83(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1532:3:1532:8|Removing sequential instance apb_data_out[7:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\phy_sig_mod.v":622:1:622:6|Removing sequential instance per_lane\[0\]\.odt_dyn_on\[0\][1:0] (in view: work.PHY_SIG_MOD_2s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\phy_sig_mod.v":622:1:622:6|Removing sequential instance per_lane\[1\]\.odt_dyn_on\[1\][1:0] (in view: work.PHY_SIG_MOD_2s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\flag_generator.v":45:0:45:5|Removing sequential instance sample_reg (in view: work.data_transition_detector_1s_4(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v":416:0:416:5|Removing sequential instance mtx_oen (in view: CORESPI_LIB.spi_chanctrl_Z83(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1403:3:1403:8|Removing sequential instance gt_error (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance dq_dqs_error (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1403:3:1403:8|Removing sequential instance gt_error (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance dq_dqs_error (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":1573:3:1573:8|Removing sequential instance dqs_out_of_range_error_1 (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":1573:3:1573:8|Removing sequential instance dqs_out_of_range_error_0 (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":1608:3:1608:8|Removing sequential instance dq_out_of_range_error (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":1573:3:1573:8|Removing sequential instance dqs_out_of_range_error_1 (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":1573:3:1573:8|Removing sequential instance dqs_out_of_range_error_0 (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":1608:3:1608:8|Removing sequential instance dq_out_of_range_error (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance dq_set_error (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance dq_set_error (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance dqs_set_error (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance dqs_set_error (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_64s_0s_1s.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z10.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z11.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_64s_0s_1s.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z4.
@N: FX1184 |Applying syn_allowed_resources blockrams=952 on top level netlist top 

Finished netlist restructuring (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 545MB peak: 545MB)



Clock Summary
******************

          Start                                                                           Requested     Requested     Clock                          Clock                     Clock
Level     Clock                                                                           Frequency     Period        Type                           Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       REF_CLK_0                                                                       50.0 MHz      20.000        declared                       default_clkgroup          1    
1 .         CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0                                             83.3 MHz      12.000        generated (from REF_CLK_0)     default_clkgroup          5928 
2 ..          DDR3_0_0/CCC_0/pll_inst_0/OUT1                                              166.7 MHz     6.000         generated (from REF_CLK_0)     group_207_68              14309
2 ..          DDR3_0_0/CCC_0/pll_inst_0/OUT2                                              666.7 MHz     1.500         generated (from REF_CLK_0)     default_clkgroup          73   
2 ..          DDR3_0_0/CCC_0/pll_inst_0/OUT3                                              666.7 MHz     1.500         generated (from REF_CLK_0)     default_clkgroup          20   
2 ..          DDR3_0_0/CCC_0/pll_inst_0/OUT0                                              666.7 MHz     1.500         generated (from REF_CLK_0)     default_clkgroup          0    
                                                                                                                                                                                    
0 -       System                                                                          100.0 MHz     10.000        system                         system_clkgroup           0    
                                                                                                                                                                                    
0 -       TCK                                                                             30.0 MHz      33.330        declared                       default_clkgroup          0    
                                                                                                                                                                                    
0 -       COREJTAGDEBUG_Z14|iUDRCK_inferred_clock                                         100.0 MHz     10.000        inferred                       Inferred_clkgroup_0_8     188  
                                                                                                                                                                                    
0 -       DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock     100.0 MHz     10.000        inferred                       Inferred_clkgroup_0_5     26   
                                                                                                                                                                                    
0 -       DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock                 100.0 MHz     10.000        inferred                       Inferred_clkgroup_0_3     10   
                                                                                                                                                                                    
0 -       DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock                 100.0 MHz     10.000        inferred                       Inferred_clkgroup_0_1     10   
                                                                                                                                                                                    
0 -       COREDDR_TIP_INT_Z73|VCO_PHSEL_ROTATE_inferred_clock[0]                          100.0 MHz     10.000        inferred                       Inferred_clkgroup_0_6     1    
                                                                                                                                                                                    
0 -       DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock             100.0 MHz     10.000        inferred                       Inferred_clkgroup_0_4     1    
                                                                                                                                                                                    
0 -       DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock             100.0 MHz     10.000        inferred                       Inferred_clkgroup_0_2     1    
====================================================================================================================================================================================



Clock Load Summary
***********************

                                                                                Clock     Source                                                                                     Clock Pin                                                                                                                      Non-clock Pin     Non-clock Pin                                                                                     
Clock                                                                           Load      Pin                                                                                        Seq Example                                                                                                                    Seq Example       Comb Example                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
REF_CLK_0                                                                       1         REF_CLK_0(port)                                                                            CCC_C0_0.CCC_C0_0.pll_inst_0.REF_CLK_0                                                                                         -                 -                                                                                                 
CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0                                               5928      CCC_C0_0.CCC_C0_0.pll_inst_0.OUT0(PLL)                                                     UART_apb_0.UART_apb_0.CUARTl0OI[7:0].C                                                                                         -                 CCC_C0_0.CCC_C0_0.clkint_0.I(BUFG)                                                                
DDR3_0_0/CCC_0/pll_inst_0/OUT1                                                  14309     DDR3_0_0.CCC_0.pll_inst_0.OUT1(PLL)                                                        DDR3_0_0.DDRPHY_BLK_0.DFN1_CMD.CLK                                                                                             -                 DDR3_0_0.CCC_0.clkint_4.I(BUFG)                                                                   
DDR3_0_0/CCC_0/pll_inst_0/OUT2                                                  73        DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL.RX_DQS_90[0](LANECTRL)                DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL.HS_IO_CLK[0]                                                              -                 DDR3_0_0.CCC_0.hs_io_clk_11.A(HS_IO_CLK)                                                          
DDR3_0_0/CCC_0/pll_inst_0/OUT3                                                  20        DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.RX_DQS_90[0](LANECTRL)                        DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0.RX_DQS_90[0]                                                                      -                 DDR3_0_0.CCC_0.hs_io_clk_15.A(HS_IO_CLK)                                                          
DDR3_0_0/CCC_0/pll_inst_0/OUT0                                                  0         DDR3_0_0.CCC_0.pll_inst_0.OUT0(PLL)                                                        -                                                                                                                              -                 -                                                                                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                        
System                                                                          0         -                                                                                          -                                                                                                                              -                 -                                                                                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                        
TCK                                                                             0         TCK(port)                                                                                  -                                                                                                                              -                 -                                                                                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                        
COREJTAGDEBUG_Z14|iUDRCK_inferred_clock                                         188       COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UDRCK(UJTAG)     MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_resp_fifo.genblk1\.reset_sync_reg[1:0].C     -                 MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.un1_jtag_tck.I[0](inv)
                                                                                                                                                                                                                                                                                                                                                                                                                                        
DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock     26        DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL.TX_DQS_270(LANECTRL)                  DDR3_0_0.DDRPHY_BLK_0.IOD_WE_N.I_IOD_0.TX_DQS_270                                                                              -                 -                                                                                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                        
DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock                 10        DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.TX_DQS(LANECTRL)                              DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_READ_TRAINING.I_IOD_0.TX_DQS                                                                  -                 -                                                                                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                        
DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock                 10        DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.TX_DQS(LANECTRL)                              DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_READ_TRAINING.I_IOD_0.TX_DQS                                                                  -                 -                                                                                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                        
COREDDR_TIP_INT_Z73|VCO_PHSEL_ROTATE_inferred_clock[0]                          1         DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.VCO_PHSEL_ROTATE[0].Q[0](dffr)      DDR3_0_0.CCC_0.pll_inst_0.PHASE_ROTATE                                                                                         -                 -                                                                                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                        
DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock             1         DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.TX_DQS_270(LANECTRL)                          DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0.TX_DQS_270                                                                        -                 -                                                                                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                        
DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock             1         DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.TX_DQS_270(LANECTRL)                          DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0.TX_DQS_270                                                                        -                 -                                                                                                 
========================================================================================================================================================================================================================================================================================================================================================================================================================================

@W: MT530 :"c:\libero_projects\pf_mi_v_tut\component\work\ddr3_0_ddrphy_blk\lane_1_iod_dm\ddr3_0_ddrphy_blk_lane_1_iod_dm_pf_iod.v":56:53:56:59|Found inferred clock DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock which controls 10 sequential elements including DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DM.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\libero_projects\pf_mi_v_tut\component\work\ddr3_0_ddrphy_blk\lane_1_iod_dqs\ddr3_0_ddrphy_blk_lane_1_iod_dqs_pf_iod.v":76:53:76:59|Found inferred clock DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock which controls 1 sequential elements including DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\libero_projects\pf_mi_v_tut\component\work\ddr3_0_ddrphy_blk\lane_0_iod_dm\ddr3_0_ddrphy_blk_lane_0_iod_dm_pf_iod.v":56:53:56:59|Found inferred clock DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock which controls 10 sequential elements including DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DM.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\libero_projects\pf_mi_v_tut\component\work\ddr3_0_ddrphy_blk\lane_0_iod_dqs\ddr3_0_ddrphy_blk_lane_0_iod_dqs_pf_iod.v":76:53:76:59|Found inferred clock DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock which controls 1 sequential elements including DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\libero_projects\pf_mi_v_tut\component\work\ddr3_0_ddrphy_blk\iod_a_11_0\ddr3_0_ddrphy_blk_iod_a_11_0_pf_iod.v":676:53:676:59|Found inferred clock DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock which controls 26 sequential elements including DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_9. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\libero_projects\pf_mi_v_tut\component\work\ddr3_0\ccc_0\ddr3_0_ccc_0_pf_ccc.v":59:27:59:36|Found inferred clock COREDDR_TIP_INT_Z73|VCO_PHSEL_ROTATE_inferred_clock[0] which controls 1 sequential elements including DDR3_0_0.CCC_0.pll_inst_0. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug_uj_jtag.v":215:0:215:5|Found inferred clock COREJTAGDEBUG_Z14|iUDRCK_inferred_clock which controls 188 sequential elements including COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.state[4:0]. This clock has no specified timing constraint which may adversely impact design performance. 

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_64s_0s_1s.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z10.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z11.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_64s_0s_1s.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z4.
@N: BN225 |Writing default property annotation file C:\Libero_Projects\PF_Mi_V_Tut\synthesis\top.sap.

Starting constraint checker (Real Time elapsed 0h:00m:39s; CPU Time elapsed 0h:00m:39s; Memory used current: 473MB peak: 546MB)

Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_64s_0_1_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_64s_0_1_3_1(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_64s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_64s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_2(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_75s_0_1_3_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_75s_0_1_3_2(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_4s_0_1_3_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_4s_0_1_3_2(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_65s_0_1_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_65s_0_1_3_1(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_65s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_65s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_70s_0_1_3_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_70s_0_1_3_2(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_76s_0_1_3_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_76s_0_1_3_2(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_5s_0_1_3_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_5s_0_1_3_2(verilog)); safe FSM implementation is not required.
Encoding state machine state[78:0] (in view: work.C0_ddr4_nwl_phy_init_Z15(verilog))
original code -> new code
   0000000 -> 0000000
   0000001 -> 0000001
   0000010 -> 0000011
   0000011 -> 0000010
   0000100 -> 0000110
   0000101 -> 0000111
   0000110 -> 0000101
   0000111 -> 0000100
   0001000 -> 0001100
   0001001 -> 0001101
   0001010 -> 0001111
   0001011 -> 0001110
   0001100 -> 0001010
   0001101 -> 0001011
   0001110 -> 0001001
   0001111 -> 0001000
   0010000 -> 0011000
   0010001 -> 0011001
   0010010 -> 0011011
   0010011 -> 0011010
   0010100 -> 0011110
   0010101 -> 0011111
   0010110 -> 0011101
   0010111 -> 0011100
   0011000 -> 0010100
   0011001 -> 0010101
   0011010 -> 0010111
   0011011 -> 0010110
   0011100 -> 0010010
   0011101 -> 0010011
   0011110 -> 0010001
   0011111 -> 0010000
   0100000 -> 0110000
   0100001 -> 0110001
   0100010 -> 0110011
   0100011 -> 0110010
   0100100 -> 0110110
   0100101 -> 0110111
   0100110 -> 0110101
   0100111 -> 0110100
   0101000 -> 0111100
   0101001 -> 0111101
   0101010 -> 0111111
   0101011 -> 0111110
   0101100 -> 0111010
   0101101 -> 0111011
   0101110 -> 0111001
   0101111 -> 0111000
   0110000 -> 0101000
   0110001 -> 0101001
   0110010 -> 0101011
   0110011 -> 0101010
   0110100 -> 0101110
   0110101 -> 0101111
   0110110 -> 0101101
   0110111 -> 0101100
   0111000 -> 0100100
   0111001 -> 0100101
   0111010 -> 0100111
   0111011 -> 0100110
   0111100 -> 0100010
   0111101 -> 0100011
   0111110 -> 0100001
   0111111 -> 0100000
   1000000 -> 1100000
   1000001 -> 1100001
   1000010 -> 1100011
   1000011 -> 1100010
   1000100 -> 1100110
   1000101 -> 1100111
   1000110 -> 1100101
   1000111 -> 1100100
   1001000 -> 1101100
   1001001 -> 1101101
   1001010 -> 1101111
   1001011 -> 1101110
   1001100 -> 1101010
   1001101 -> 1101011
   1001110 -> 1101001
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_46s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_46s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_129s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_129s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_95s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_95s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_145s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_145s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_70s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_70s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_77s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_77s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_64s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_64s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[3:0] (in view: work.C0_rmw_Z41(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine shift_enable[4:0] (in view: work.C0_rmw_Z41(verilog))
original code -> new code
   000000 -> 00001
   000001 -> 00010
   000011 -> 00100
   000111 -> 01000
   001111 -> 10000
Encoding state machine hold_sm[5:0] (in view: work.C0_fastsdram_Z50(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine ctrlupd_sm[2:0] (in view: work.C0_fastsdram_Z50(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine init_sm[51:0] (in view: work.C0_fastinit_Z56(verilog))
original code -> new code
   0000000 -> 000000
   0000001 -> 000001
   0000010 -> 000011
   0000011 -> 000010
   0000100 -> 000110
   0000101 -> 000111
   0000110 -> 000101
   0000111 -> 000100
   0001000 -> 001100
   0001001 -> 001101
   0001010 -> 001111
   0001011 -> 001110
   0001100 -> 001010
   0001101 -> 001011
   0001110 -> 001001
   0001111 -> 001000
   0010000 -> 011000
   0010001 -> 011001
   0010010 -> 011011
   0010011 -> 011010
   0010100 -> 011110
   0011011 -> 011111
   0011100 -> 011101
   0011101 -> 011100
   0011110 -> 010100
   0011111 -> 010101
   0100000 -> 010111
   0100001 -> 010110
   0100010 -> 010010
   0100011 -> 010011
   0101001 -> 010001
   0101010 -> 010000
   0101011 -> 110000
   0101100 -> 110001
   0101101 -> 110011
   0101110 -> 110010
   0101111 -> 110110
   0110000 -> 110111
   0110001 -> 110101
   0110010 -> 110100
   0110011 -> 111100
   0110100 -> 111101
   0110101 -> 111111
   0110110 -> 111110
   0110111 -> 111010
   0111000 -> 111011
   0111001 -> 111001
   0111010 -> 111000
   0111011 -> 101000
   0111100 -> 101001
   0111101 -> 101011
   0111110 -> 101010
Encoding state machine srx_state[5:0] (in view: work.C0_fastinit_Z56(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine mr_reload_sm[6:0] (in view: work.C0_fastinit_Z56(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine current_state[15:0] (in view: work.trn_bclksclk(verilog))
original code -> new code
   00000 -> 0000000000000001
   00001 -> 0000000000000010
   00010 -> 0000000000000100
   00011 -> 0000000000001000
   00100 -> 0000000000010000
   00101 -> 0000000000100000
   00111 -> 0000000001000000
   01000 -> 0000000010000000
   01001 -> 0000000100000000
   01010 -> 0000001000000000
   01011 -> 0000010000000000
   01100 -> 0000100000000000
   01101 -> 0001000000000000
   01110 -> 0010000000000000
   01111 -> 0100000000000000
   10000 -> 1000000000000000
Encoding state machine current_state[28:0] (in view: work.trn_cmd_addr(verilog))
original code -> new code
   00000000000000000000000000001 -> 00000000000000000000000000001
   00000000000000000000000000010 -> 00000000000000000000000000010
   00000000000000000000000000100 -> 00000000000000000000000000100
   00000000000000000000000001000 -> 00000000000000000000000001000
   00000000000000000000000010000 -> 00000000000000000000000010000
   00000000000000000000000100000 -> 00000000000000000000000100000
   00000000000000000000001000000 -> 00000000000000000000001000000
   00000000000000000000010000000 -> 00000000000000000000010000000
   00000000000000000000100000000 -> 00000000000000000000100000000
   00000000000000000001000000000 -> 00000000000000000001000000000
   00000000000000000010000000000 -> 00000000000000000010000000000
   00000000000000000100000000000 -> 00000000000000000100000000000
   00000000000000001000000000000 -> 00000000000000001000000000000
   00000000000000010000000000000 -> 00000000000000010000000000000
   00000000000000100000000000000 -> 00000000000000100000000000000
   00000000000001000000000000000 -> 00000000000001000000000000000
   00000000000010000000000000000 -> 00000000000010000000000000000
   00000000000100000000000000000 -> 00000000000100000000000000000
   00000000001000000000000000000 -> 00000000001000000000000000000
   00000000010000000000000000000 -> 00000000010000000000000000000
   00000000100000000000000000000 -> 00000000100000000000000000000
   00000001000000000000000000000 -> 00000001000000000000000000000
   00000010000000000000000000000 -> 00000010000000000000000000000
   00000100000000000000000000000 -> 00000100000000000000000000000
   00001000000000000000000000000 -> 00001000000000000000000000000
   00010000000000000000000000000 -> 00010000000000000000000000000
   00100000000000000000000000000 -> 00100000000000000000000000000
   01000000000000000000000000000 -> 01000000000000000000000000000
   10000000000000000000000000000 -> 10000000000000000000000000000
Encoding state machine current_state[4:0] (in view: work.TRN_CLK_2s_1s_0s_1s_2s_3s_4s(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine visual_gate_training_current[28:0] (in view: work.gate_training_0(verilog))
original code -> new code
   00000 -> 00000000000000000000000000001
   00001 -> 00000000000000000000000000010
   00010 -> 00000000000000000000000000100
   00011 -> 00000000000000000000000001000
   00100 -> 00000000000000000000000010000
   00101 -> 00000000000000000000000100000
   00110 -> 00000000000000000000001000000
   00111 -> 00000000000000000000010000000
   01000 -> 00000000000000000000100000000
   01001 -> 00000000000000000001000000000
   01010 -> 00000000000000000010000000000
   01011 -> 00000000000000000100000000000
   01100 -> 00000000000000001000000000000
   01101 -> 00000000000000010000000000000
   01110 -> 00000000000000100000000000000
   01111 -> 00000000000001000000000000000
   10000 -> 00000000000010000000000000000
   10001 -> 00000000000100000000000000000
   10010 -> 00000000001000000000000000000
   10011 -> 00000000010000000000000000000
   10100 -> 00000000100000000000000000000
   10101 -> 00000001000000000000000000000
   10110 -> 00000010000000000000000000000
   10111 -> 00000100000000000000000000000
   11000 -> 00001000000000000000000000000
   11001 -> 00010000000000000000000000000
   11010 -> 00100000000000000000000000000
   11011 -> 01000000000000000000000000000
   11100 -> 10000000000000000000000000000
Encoding state machine visual_shim_logic_2_current[2:0] (in view: work.gate_training_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_shim_logic_1_current[2:0] (in view: work.gate_training_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_shim_logic_0_current[2:0] (in view: work.gate_training_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_rx_valid_current[4:0] (in view: work.dq_align_dqs_optimization_0(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine visual_Lane_Fifo_Protect_current[2:0] (in view: work.dq_align_dqs_optimization_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_gate_training_current[28:0] (in view: work.gate_training_1(verilog))
original code -> new code
   00000 -> 00000000000000000000000000001
   00001 -> 00000000000000000000000000010
   00010 -> 00000000000000000000000000100
   00011 -> 00000000000000000000000001000
   00100 -> 00000000000000000000000010000
   00101 -> 00000000000000000000000100000
   00110 -> 00000000000000000000001000000
   00111 -> 00000000000000000000010000000
   01000 -> 00000000000000000000100000000
   01001 -> 00000000000000000001000000000
   01010 -> 00000000000000000010000000000
   01011 -> 00000000000000000100000000000
   01100 -> 00000000000000001000000000000
   01101 -> 00000000000000010000000000000
   01110 -> 00000000000000100000000000000
   01111 -> 00000000000001000000000000000
   10000 -> 00000000000010000000000000000
   10001 -> 00000000000100000000000000000
   10010 -> 00000000001000000000000000000
   10011 -> 00000000010000000000000000000
   10100 -> 00000000100000000000000000000
   10101 -> 00000001000000000000000000000
   10110 -> 00000010000000000000000000000
   10111 -> 00000100000000000000000000000
   11000 -> 00001000000000000000000000000
   11001 -> 00010000000000000000000000000
   11010 -> 00100000000000000000000000000
   11011 -> 01000000000000000000000000000
   11100 -> 10000000000000000000000000000
Encoding state machine visual_shim_logic_2_current[2:0] (in view: work.gate_training_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_shim_logic_1_current[2:0] (in view: work.gate_training_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_shim_logic_0_current[2:0] (in view: work.gate_training_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_rx_valid_current[4:0] (in view: work.dq_align_dqs_optimization_1(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine visual_Lane_Fifo_Protect_current[2:0] (in view: work.dq_align_dqs_optimization_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_state[16:0] (in view: work.WRLVL_BOT_1(verilog))
original code -> new code
   0000000000000000000 -> 00000000000000001
   0000000000000000010 -> 00000000000000010
   0000000000000001000 -> 00000000000000100
   0000000000000010000 -> 00000000000001000
   0000000000000100000 -> 00000000000010000
   0000000000001000000 -> 00000000000100000
   0000000000010000000 -> 00000000001000000
   0000000000100000000 -> 00000000010000000
   0000000001000000000 -> 00000000100000000
   0000000010000000000 -> 00000001000000000
   0000000100000000000 -> 00000010000000000
   0000001000000000000 -> 00000100000000000
   0000010000000000000 -> 00001000000000000
   0000100000000000000 -> 00010000000000000
   0001000000000000000 -> 00100000000000000
   0010000000000000000 -> 01000000000000000
   1000000000000000000 -> 10000000000000000
Encoding state machine current_state[16:0] (in view: work.WRLVL_BOT_0(verilog))
original code -> new code
   0000000000000000000 -> 00000000000000001
   0000000000000000010 -> 00000000000000010
   0000000000000001000 -> 00000000000000100
   0000000000000010000 -> 00000000000001000
   0000000000000100000 -> 00000000000010000
   0000000000001000000 -> 00000000000100000
   0000000000010000000 -> 00000000001000000
   0000000000100000000 -> 00000000010000000
   0000000001000000000 -> 00000000100000000
   0000000010000000000 -> 00000001000000000
   0000000100000000000 -> 00000010000000000
   0000001000000000000 -> 00000100000000000
   0000010000000000000 -> 00001000000000000
   0000100000000000000 -> 00010000000000000
   0001000000000000000 -> 00100000000000000
   0010000000000000000 -> 01000000000000000
   1000000000000000000 -> 10000000000000000
Encoding state machine visual_trn_compl_current[9:0] (in view: work.TRN_COMPLETE_Z70(verilog))
original code -> new code
   0000 -> 0000000001
   0001 -> 0000000010
   0010 -> 0000000100
   0011 -> 0000001000
   0100 -> 0000010000
   0101 -> 0000100000
   0110 -> 0001000000
   0111 -> 0010000000
   1000 -> 0100000000
   1001 -> 1000000000
Encoding state machine current_state[6:0] (in view: work.ddr4_vref(verilog))
original code -> new code
   0000 -> 0000001
   0001 -> 0000010
   0010 -> 0000100
   0011 -> 0001000
   0100 -> 0010000
   0101 -> 0100000
   0110 -> 1000000
Encoding state machine current_state[13:0] (in view: work.write_callibrator_Z71(verilog))
original code -> new code
   0000000 -> 00000000000001
   0000001 -> 00000000000010
   0000010 -> 00000000000100
   0000011 -> 00000000001000
   0000100 -> 00000000010000
   0000101 -> 00000000100000
   0000110 -> 00000001000000
   0000111 -> 00000010000000
   0001000 -> 00000100000000
   0001001 -> 00001000000000
   0001010 -> 00010000000000
   0001011 -> 00100000000000
   0001111 -> 01000000000000
   0010000 -> 10000000000000
Encoding state machine gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[15:0] (in view: work.miv_rv32_opsrv_dtm_jtag_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine gen_shift_register_active_high\.gen_shift_register_active_low\.dtmcs_dmistat[3:0] (in view: work.miv_rv32_opsrv_dtm_jtag_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":12852:12:12852:20|There are no possible illegal states for state machine gen_shift_register_active_high\.gen_shift_register_active_low\.dtmcs_dmistat[3:0] (in view: work.miv_rv32_opsrv_dtm_jtag_1(verilog)); safe FSM implementation is not required.
Encoding state machine sba_state[3:0] (in view: work.miv_rv32_opsrv_debug_sba(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":11826:0:11826:8|There are no possible illegal states for state machine sba_state[3:0] (in view: work.miv_rv32_opsrv_debug_sba(verilog)); safe FSM implementation is not required.
Encoding state machine debug_state[5:0] (in view: work.miv_rv32_opsrv_debug_du(verilog))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine hipri_req_ptr[2:0] (in view: work.miv_rv32_rr_pri_arb_2s_1s_1s_0(verilog))
original code -> new code
   01 -> 00
   10 -> 01
   11 -> 10
Encoding state machine gen_apb_byte_shim\.apb_st[5:0] (in view: work.miv_rv32_opsrv_apb_mstr_32s_1s_1_0_1_2_3_4_5(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine hipri_req_ptr[6:0] (in view: work.miv_rv32_rr_pri_arb_3s_1s_1s(verilog))
original code -> new code
   001 -> 0000001
   010 -> 0000010
   011 -> 0000100
   100 -> 0001000
   101 -> 0010000
   110 -> 0100000
   111 -> 1000000
Encoding state machine cpu_d_wr_rd_state[2:0] (in view: work.miv_rv32_opsrv_tcm_Z81(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine hipri_req_ptr[2:0] (in view: work.miv_rv32_rr_pri_arb_2s_1s_1s_1(verilog))
original code -> new code
   01 -> 00
   10 -> 01
   11 -> 10
Encoding state machine mtx_state[5:0] (in view: CORESPI_LIB.spi_chanctrl_Z83(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0111 -> 001000
   1000 -> 010000
   1001 -> 100000
Encoding state machine CUARTlI0l[5:0] (in view: work.UART_apb_UART_apb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine CUARTll0[3:0] (in view: work.UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\work\uart_apb\uart_apb_0\rtl\vlog\core_obfuscated\rx_async.v":871:0:871:5|There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_64s_0s_1s.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z10.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z11.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_64s_0s_1s.
@W: BN108 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z4.

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:42s; CPU Time elapsed 0h:00m:42s; Memory used current: 484MB peak: 546MB)

@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Libero_Projects\PF_Mi_V_Tut\synthesis\top_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:44s; CPU Time elapsed 0h:00m:43s; Memory used current: 488MB peak: 546MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:44s; CPU Time elapsed 0h:00m:43s; Memory used current: 287MB peak: 546MB)

Process took 0h:00m:44s realtime, 0h:00m:43s cputime
# Wed Oct 19 20:30:32 2022

###########################################################]
