
vonal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000068dc  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000020c  0800699c  0800699c  0001699c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006ba8  08006ba8  00016ba8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006bb0  08006bb0  00016bb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08006bb4  08006bb4  00016bb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000508  20000000  08006bb8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000004c4  20000508  080070c0  00020508  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200009cc  080070c0  000209cc  2**0
                  ALLOC
  9 .ARM.attributes 00000028  00000000  00000000  00020508  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001b7c1  00000000  00000000  00020530  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000038ca  00000000  00000000  0003bcf1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001040  00000000  00000000  0003f5c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000ee8  00000000  00000000  00040600  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000083b9  00000000  00000000  000414e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00004f59  00000000  00000000  000498a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0004e7fa  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003e24  00000000  00000000  0004e878  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000508 	.word	0x20000508
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006984 	.word	0x08006984

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000050c 	.word	0x2000050c
 8000104:	08006984 	.word	0x08006984

08000108 <strcmp>:
 8000108:	7802      	ldrb	r2, [r0, #0]
 800010a:	780b      	ldrb	r3, [r1, #0]
 800010c:	2a00      	cmp	r2, #0
 800010e:	d003      	beq.n	8000118 <strcmp+0x10>
 8000110:	3001      	adds	r0, #1
 8000112:	3101      	adds	r1, #1
 8000114:	429a      	cmp	r2, r3
 8000116:	d0f7      	beq.n	8000108 <strcmp>
 8000118:	1ad0      	subs	r0, r2, r3
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_cfrcmple>:
 8000234:	4684      	mov	ip, r0
 8000236:	1c08      	adds	r0, r1, #0
 8000238:	4661      	mov	r1, ip
 800023a:	e7ff      	b.n	800023c <__aeabi_cfcmpeq>

0800023c <__aeabi_cfcmpeq>:
 800023c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800023e:	f000 fb73 	bl	8000928 <__lesf2>
 8000242:	2800      	cmp	r0, #0
 8000244:	d401      	bmi.n	800024a <__aeabi_cfcmpeq+0xe>
 8000246:	2100      	movs	r1, #0
 8000248:	42c8      	cmn	r0, r1
 800024a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800024c <__aeabi_fcmpeq>:
 800024c:	b510      	push	{r4, lr}
 800024e:	f000 fb05 	bl	800085c <__eqsf2>
 8000252:	4240      	negs	r0, r0
 8000254:	3001      	adds	r0, #1
 8000256:	bd10      	pop	{r4, pc}

08000258 <__aeabi_fcmplt>:
 8000258:	b510      	push	{r4, lr}
 800025a:	f000 fb65 	bl	8000928 <__lesf2>
 800025e:	2800      	cmp	r0, #0
 8000260:	db01      	blt.n	8000266 <__aeabi_fcmplt+0xe>
 8000262:	2000      	movs	r0, #0
 8000264:	bd10      	pop	{r4, pc}
 8000266:	2001      	movs	r0, #1
 8000268:	bd10      	pop	{r4, pc}
 800026a:	46c0      	nop			; (mov r8, r8)

0800026c <__aeabi_fcmple>:
 800026c:	b510      	push	{r4, lr}
 800026e:	f000 fb5b 	bl	8000928 <__lesf2>
 8000272:	2800      	cmp	r0, #0
 8000274:	dd01      	ble.n	800027a <__aeabi_fcmple+0xe>
 8000276:	2000      	movs	r0, #0
 8000278:	bd10      	pop	{r4, pc}
 800027a:	2001      	movs	r0, #1
 800027c:	bd10      	pop	{r4, pc}
 800027e:	46c0      	nop			; (mov r8, r8)

08000280 <__aeabi_fcmpgt>:
 8000280:	b510      	push	{r4, lr}
 8000282:	f000 fb11 	bl	80008a8 <__gesf2>
 8000286:	2800      	cmp	r0, #0
 8000288:	dc01      	bgt.n	800028e <__aeabi_fcmpgt+0xe>
 800028a:	2000      	movs	r0, #0
 800028c:	bd10      	pop	{r4, pc}
 800028e:	2001      	movs	r0, #1
 8000290:	bd10      	pop	{r4, pc}
 8000292:	46c0      	nop			; (mov r8, r8)

08000294 <__aeabi_fcmpge>:
 8000294:	b510      	push	{r4, lr}
 8000296:	f000 fb07 	bl	80008a8 <__gesf2>
 800029a:	2800      	cmp	r0, #0
 800029c:	da01      	bge.n	80002a2 <__aeabi_fcmpge+0xe>
 800029e:	2000      	movs	r0, #0
 80002a0:	bd10      	pop	{r4, pc}
 80002a2:	2001      	movs	r0, #1
 80002a4:	bd10      	pop	{r4, pc}
 80002a6:	46c0      	nop			; (mov r8, r8)

080002a8 <__aeabi_fadd>:
 80002a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002aa:	46c6      	mov	lr, r8
 80002ac:	024e      	lsls	r6, r1, #9
 80002ae:	0247      	lsls	r7, r0, #9
 80002b0:	0a76      	lsrs	r6, r6, #9
 80002b2:	0a7b      	lsrs	r3, r7, #9
 80002b4:	0044      	lsls	r4, r0, #1
 80002b6:	0fc5      	lsrs	r5, r0, #31
 80002b8:	00f7      	lsls	r7, r6, #3
 80002ba:	0048      	lsls	r0, r1, #1
 80002bc:	4698      	mov	r8, r3
 80002be:	b500      	push	{lr}
 80002c0:	0e24      	lsrs	r4, r4, #24
 80002c2:	002a      	movs	r2, r5
 80002c4:	00db      	lsls	r3, r3, #3
 80002c6:	0e00      	lsrs	r0, r0, #24
 80002c8:	0fc9      	lsrs	r1, r1, #31
 80002ca:	46bc      	mov	ip, r7
 80002cc:	428d      	cmp	r5, r1
 80002ce:	d067      	beq.n	80003a0 <__aeabi_fadd+0xf8>
 80002d0:	1a22      	subs	r2, r4, r0
 80002d2:	2a00      	cmp	r2, #0
 80002d4:	dc00      	bgt.n	80002d8 <__aeabi_fadd+0x30>
 80002d6:	e0a5      	b.n	8000424 <__aeabi_fadd+0x17c>
 80002d8:	2800      	cmp	r0, #0
 80002da:	d13a      	bne.n	8000352 <__aeabi_fadd+0xaa>
 80002dc:	2f00      	cmp	r7, #0
 80002de:	d100      	bne.n	80002e2 <__aeabi_fadd+0x3a>
 80002e0:	e093      	b.n	800040a <__aeabi_fadd+0x162>
 80002e2:	1e51      	subs	r1, r2, #1
 80002e4:	2900      	cmp	r1, #0
 80002e6:	d000      	beq.n	80002ea <__aeabi_fadd+0x42>
 80002e8:	e0bc      	b.n	8000464 <__aeabi_fadd+0x1bc>
 80002ea:	2401      	movs	r4, #1
 80002ec:	1bdb      	subs	r3, r3, r7
 80002ee:	015a      	lsls	r2, r3, #5
 80002f0:	d546      	bpl.n	8000380 <__aeabi_fadd+0xd8>
 80002f2:	019b      	lsls	r3, r3, #6
 80002f4:	099e      	lsrs	r6, r3, #6
 80002f6:	0030      	movs	r0, r6
 80002f8:	f000 fe5a 	bl	8000fb0 <__clzsi2>
 80002fc:	3805      	subs	r0, #5
 80002fe:	4086      	lsls	r6, r0
 8000300:	4284      	cmp	r4, r0
 8000302:	dd00      	ble.n	8000306 <__aeabi_fadd+0x5e>
 8000304:	e09d      	b.n	8000442 <__aeabi_fadd+0x19a>
 8000306:	1b04      	subs	r4, r0, r4
 8000308:	0032      	movs	r2, r6
 800030a:	2020      	movs	r0, #32
 800030c:	3401      	adds	r4, #1
 800030e:	40e2      	lsrs	r2, r4
 8000310:	1b04      	subs	r4, r0, r4
 8000312:	40a6      	lsls	r6, r4
 8000314:	0033      	movs	r3, r6
 8000316:	1e5e      	subs	r6, r3, #1
 8000318:	41b3      	sbcs	r3, r6
 800031a:	2400      	movs	r4, #0
 800031c:	4313      	orrs	r3, r2
 800031e:	075a      	lsls	r2, r3, #29
 8000320:	d004      	beq.n	800032c <__aeabi_fadd+0x84>
 8000322:	220f      	movs	r2, #15
 8000324:	401a      	ands	r2, r3
 8000326:	2a04      	cmp	r2, #4
 8000328:	d000      	beq.n	800032c <__aeabi_fadd+0x84>
 800032a:	3304      	adds	r3, #4
 800032c:	015a      	lsls	r2, r3, #5
 800032e:	d529      	bpl.n	8000384 <__aeabi_fadd+0xdc>
 8000330:	3401      	adds	r4, #1
 8000332:	2cff      	cmp	r4, #255	; 0xff
 8000334:	d100      	bne.n	8000338 <__aeabi_fadd+0x90>
 8000336:	e081      	b.n	800043c <__aeabi_fadd+0x194>
 8000338:	002a      	movs	r2, r5
 800033a:	019b      	lsls	r3, r3, #6
 800033c:	0a5b      	lsrs	r3, r3, #9
 800033e:	b2e4      	uxtb	r4, r4
 8000340:	025b      	lsls	r3, r3, #9
 8000342:	05e4      	lsls	r4, r4, #23
 8000344:	0a58      	lsrs	r0, r3, #9
 8000346:	07d2      	lsls	r2, r2, #31
 8000348:	4320      	orrs	r0, r4
 800034a:	4310      	orrs	r0, r2
 800034c:	bc04      	pop	{r2}
 800034e:	4690      	mov	r8, r2
 8000350:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000352:	2cff      	cmp	r4, #255	; 0xff
 8000354:	d0e3      	beq.n	800031e <__aeabi_fadd+0x76>
 8000356:	2180      	movs	r1, #128	; 0x80
 8000358:	0038      	movs	r0, r7
 800035a:	04c9      	lsls	r1, r1, #19
 800035c:	4308      	orrs	r0, r1
 800035e:	4684      	mov	ip, r0
 8000360:	2a1b      	cmp	r2, #27
 8000362:	dd00      	ble.n	8000366 <__aeabi_fadd+0xbe>
 8000364:	e082      	b.n	800046c <__aeabi_fadd+0x1c4>
 8000366:	2020      	movs	r0, #32
 8000368:	4661      	mov	r1, ip
 800036a:	40d1      	lsrs	r1, r2
 800036c:	1a82      	subs	r2, r0, r2
 800036e:	4660      	mov	r0, ip
 8000370:	4090      	lsls	r0, r2
 8000372:	0002      	movs	r2, r0
 8000374:	1e50      	subs	r0, r2, #1
 8000376:	4182      	sbcs	r2, r0
 8000378:	430a      	orrs	r2, r1
 800037a:	1a9b      	subs	r3, r3, r2
 800037c:	015a      	lsls	r2, r3, #5
 800037e:	d4b8      	bmi.n	80002f2 <__aeabi_fadd+0x4a>
 8000380:	075a      	lsls	r2, r3, #29
 8000382:	d1ce      	bne.n	8000322 <__aeabi_fadd+0x7a>
 8000384:	08de      	lsrs	r6, r3, #3
 8000386:	002a      	movs	r2, r5
 8000388:	2cff      	cmp	r4, #255	; 0xff
 800038a:	d13a      	bne.n	8000402 <__aeabi_fadd+0x15a>
 800038c:	2e00      	cmp	r6, #0
 800038e:	d100      	bne.n	8000392 <__aeabi_fadd+0xea>
 8000390:	e0ae      	b.n	80004f0 <__aeabi_fadd+0x248>
 8000392:	2380      	movs	r3, #128	; 0x80
 8000394:	03db      	lsls	r3, r3, #15
 8000396:	4333      	orrs	r3, r6
 8000398:	025b      	lsls	r3, r3, #9
 800039a:	0a5b      	lsrs	r3, r3, #9
 800039c:	24ff      	movs	r4, #255	; 0xff
 800039e:	e7cf      	b.n	8000340 <__aeabi_fadd+0x98>
 80003a0:	1a21      	subs	r1, r4, r0
 80003a2:	2900      	cmp	r1, #0
 80003a4:	dd52      	ble.n	800044c <__aeabi_fadd+0x1a4>
 80003a6:	2800      	cmp	r0, #0
 80003a8:	d031      	beq.n	800040e <__aeabi_fadd+0x166>
 80003aa:	2cff      	cmp	r4, #255	; 0xff
 80003ac:	d0b7      	beq.n	800031e <__aeabi_fadd+0x76>
 80003ae:	2080      	movs	r0, #128	; 0x80
 80003b0:	003e      	movs	r6, r7
 80003b2:	04c0      	lsls	r0, r0, #19
 80003b4:	4306      	orrs	r6, r0
 80003b6:	46b4      	mov	ip, r6
 80003b8:	291b      	cmp	r1, #27
 80003ba:	dd00      	ble.n	80003be <__aeabi_fadd+0x116>
 80003bc:	e0aa      	b.n	8000514 <__aeabi_fadd+0x26c>
 80003be:	2620      	movs	r6, #32
 80003c0:	4660      	mov	r0, ip
 80003c2:	40c8      	lsrs	r0, r1
 80003c4:	1a71      	subs	r1, r6, r1
 80003c6:	4666      	mov	r6, ip
 80003c8:	408e      	lsls	r6, r1
 80003ca:	0031      	movs	r1, r6
 80003cc:	1e4e      	subs	r6, r1, #1
 80003ce:	41b1      	sbcs	r1, r6
 80003d0:	4301      	orrs	r1, r0
 80003d2:	185b      	adds	r3, r3, r1
 80003d4:	0159      	lsls	r1, r3, #5
 80003d6:	d5d3      	bpl.n	8000380 <__aeabi_fadd+0xd8>
 80003d8:	3401      	adds	r4, #1
 80003da:	2cff      	cmp	r4, #255	; 0xff
 80003dc:	d100      	bne.n	80003e0 <__aeabi_fadd+0x138>
 80003de:	e087      	b.n	80004f0 <__aeabi_fadd+0x248>
 80003e0:	2201      	movs	r2, #1
 80003e2:	4978      	ldr	r1, [pc, #480]	; (80005c4 <__aeabi_fadd+0x31c>)
 80003e4:	401a      	ands	r2, r3
 80003e6:	085b      	lsrs	r3, r3, #1
 80003e8:	400b      	ands	r3, r1
 80003ea:	4313      	orrs	r3, r2
 80003ec:	e797      	b.n	800031e <__aeabi_fadd+0x76>
 80003ee:	2c00      	cmp	r4, #0
 80003f0:	d000      	beq.n	80003f4 <__aeabi_fadd+0x14c>
 80003f2:	e0a7      	b.n	8000544 <__aeabi_fadd+0x29c>
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d000      	beq.n	80003fa <__aeabi_fadd+0x152>
 80003f8:	e0b6      	b.n	8000568 <__aeabi_fadd+0x2c0>
 80003fa:	1e3b      	subs	r3, r7, #0
 80003fc:	d162      	bne.n	80004c4 <__aeabi_fadd+0x21c>
 80003fe:	2600      	movs	r6, #0
 8000400:	2200      	movs	r2, #0
 8000402:	0273      	lsls	r3, r6, #9
 8000404:	0a5b      	lsrs	r3, r3, #9
 8000406:	b2e4      	uxtb	r4, r4
 8000408:	e79a      	b.n	8000340 <__aeabi_fadd+0x98>
 800040a:	0014      	movs	r4, r2
 800040c:	e787      	b.n	800031e <__aeabi_fadd+0x76>
 800040e:	2f00      	cmp	r7, #0
 8000410:	d04d      	beq.n	80004ae <__aeabi_fadd+0x206>
 8000412:	1e48      	subs	r0, r1, #1
 8000414:	2800      	cmp	r0, #0
 8000416:	d157      	bne.n	80004c8 <__aeabi_fadd+0x220>
 8000418:	4463      	add	r3, ip
 800041a:	2401      	movs	r4, #1
 800041c:	015a      	lsls	r2, r3, #5
 800041e:	d5af      	bpl.n	8000380 <__aeabi_fadd+0xd8>
 8000420:	2402      	movs	r4, #2
 8000422:	e7dd      	b.n	80003e0 <__aeabi_fadd+0x138>
 8000424:	2a00      	cmp	r2, #0
 8000426:	d124      	bne.n	8000472 <__aeabi_fadd+0x1ca>
 8000428:	1c62      	adds	r2, r4, #1
 800042a:	b2d2      	uxtb	r2, r2
 800042c:	2a01      	cmp	r2, #1
 800042e:	ddde      	ble.n	80003ee <__aeabi_fadd+0x146>
 8000430:	1bde      	subs	r6, r3, r7
 8000432:	0172      	lsls	r2, r6, #5
 8000434:	d535      	bpl.n	80004a2 <__aeabi_fadd+0x1fa>
 8000436:	1afe      	subs	r6, r7, r3
 8000438:	000d      	movs	r5, r1
 800043a:	e75c      	b.n	80002f6 <__aeabi_fadd+0x4e>
 800043c:	002a      	movs	r2, r5
 800043e:	2300      	movs	r3, #0
 8000440:	e77e      	b.n	8000340 <__aeabi_fadd+0x98>
 8000442:	0033      	movs	r3, r6
 8000444:	4a60      	ldr	r2, [pc, #384]	; (80005c8 <__aeabi_fadd+0x320>)
 8000446:	1a24      	subs	r4, r4, r0
 8000448:	4013      	ands	r3, r2
 800044a:	e768      	b.n	800031e <__aeabi_fadd+0x76>
 800044c:	2900      	cmp	r1, #0
 800044e:	d163      	bne.n	8000518 <__aeabi_fadd+0x270>
 8000450:	1c61      	adds	r1, r4, #1
 8000452:	b2c8      	uxtb	r0, r1
 8000454:	2801      	cmp	r0, #1
 8000456:	dd4e      	ble.n	80004f6 <__aeabi_fadd+0x24e>
 8000458:	29ff      	cmp	r1, #255	; 0xff
 800045a:	d049      	beq.n	80004f0 <__aeabi_fadd+0x248>
 800045c:	4463      	add	r3, ip
 800045e:	085b      	lsrs	r3, r3, #1
 8000460:	000c      	movs	r4, r1
 8000462:	e75c      	b.n	800031e <__aeabi_fadd+0x76>
 8000464:	2aff      	cmp	r2, #255	; 0xff
 8000466:	d041      	beq.n	80004ec <__aeabi_fadd+0x244>
 8000468:	000a      	movs	r2, r1
 800046a:	e779      	b.n	8000360 <__aeabi_fadd+0xb8>
 800046c:	2201      	movs	r2, #1
 800046e:	1a9b      	subs	r3, r3, r2
 8000470:	e784      	b.n	800037c <__aeabi_fadd+0xd4>
 8000472:	2c00      	cmp	r4, #0
 8000474:	d01d      	beq.n	80004b2 <__aeabi_fadd+0x20a>
 8000476:	28ff      	cmp	r0, #255	; 0xff
 8000478:	d022      	beq.n	80004c0 <__aeabi_fadd+0x218>
 800047a:	2480      	movs	r4, #128	; 0x80
 800047c:	04e4      	lsls	r4, r4, #19
 800047e:	4252      	negs	r2, r2
 8000480:	4323      	orrs	r3, r4
 8000482:	2a1b      	cmp	r2, #27
 8000484:	dd00      	ble.n	8000488 <__aeabi_fadd+0x1e0>
 8000486:	e08a      	b.n	800059e <__aeabi_fadd+0x2f6>
 8000488:	001c      	movs	r4, r3
 800048a:	2520      	movs	r5, #32
 800048c:	40d4      	lsrs	r4, r2
 800048e:	1aaa      	subs	r2, r5, r2
 8000490:	4093      	lsls	r3, r2
 8000492:	1e5a      	subs	r2, r3, #1
 8000494:	4193      	sbcs	r3, r2
 8000496:	4323      	orrs	r3, r4
 8000498:	4662      	mov	r2, ip
 800049a:	0004      	movs	r4, r0
 800049c:	1ad3      	subs	r3, r2, r3
 800049e:	000d      	movs	r5, r1
 80004a0:	e725      	b.n	80002ee <__aeabi_fadd+0x46>
 80004a2:	2e00      	cmp	r6, #0
 80004a4:	d000      	beq.n	80004a8 <__aeabi_fadd+0x200>
 80004a6:	e726      	b.n	80002f6 <__aeabi_fadd+0x4e>
 80004a8:	2200      	movs	r2, #0
 80004aa:	2400      	movs	r4, #0
 80004ac:	e7a9      	b.n	8000402 <__aeabi_fadd+0x15a>
 80004ae:	000c      	movs	r4, r1
 80004b0:	e735      	b.n	800031e <__aeabi_fadd+0x76>
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d04d      	beq.n	8000552 <__aeabi_fadd+0x2aa>
 80004b6:	43d2      	mvns	r2, r2
 80004b8:	2a00      	cmp	r2, #0
 80004ba:	d0ed      	beq.n	8000498 <__aeabi_fadd+0x1f0>
 80004bc:	28ff      	cmp	r0, #255	; 0xff
 80004be:	d1e0      	bne.n	8000482 <__aeabi_fadd+0x1da>
 80004c0:	4663      	mov	r3, ip
 80004c2:	24ff      	movs	r4, #255	; 0xff
 80004c4:	000d      	movs	r5, r1
 80004c6:	e72a      	b.n	800031e <__aeabi_fadd+0x76>
 80004c8:	29ff      	cmp	r1, #255	; 0xff
 80004ca:	d00f      	beq.n	80004ec <__aeabi_fadd+0x244>
 80004cc:	0001      	movs	r1, r0
 80004ce:	e773      	b.n	80003b8 <__aeabi_fadd+0x110>
 80004d0:	2b00      	cmp	r3, #0
 80004d2:	d061      	beq.n	8000598 <__aeabi_fadd+0x2f0>
 80004d4:	24ff      	movs	r4, #255	; 0xff
 80004d6:	2f00      	cmp	r7, #0
 80004d8:	d100      	bne.n	80004dc <__aeabi_fadd+0x234>
 80004da:	e720      	b.n	800031e <__aeabi_fadd+0x76>
 80004dc:	2280      	movs	r2, #128	; 0x80
 80004de:	4641      	mov	r1, r8
 80004e0:	03d2      	lsls	r2, r2, #15
 80004e2:	4211      	tst	r1, r2
 80004e4:	d002      	beq.n	80004ec <__aeabi_fadd+0x244>
 80004e6:	4216      	tst	r6, r2
 80004e8:	d100      	bne.n	80004ec <__aeabi_fadd+0x244>
 80004ea:	003b      	movs	r3, r7
 80004ec:	24ff      	movs	r4, #255	; 0xff
 80004ee:	e716      	b.n	800031e <__aeabi_fadd+0x76>
 80004f0:	24ff      	movs	r4, #255	; 0xff
 80004f2:	2300      	movs	r3, #0
 80004f4:	e724      	b.n	8000340 <__aeabi_fadd+0x98>
 80004f6:	2c00      	cmp	r4, #0
 80004f8:	d1ea      	bne.n	80004d0 <__aeabi_fadd+0x228>
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	d058      	beq.n	80005b0 <__aeabi_fadd+0x308>
 80004fe:	2f00      	cmp	r7, #0
 8000500:	d100      	bne.n	8000504 <__aeabi_fadd+0x25c>
 8000502:	e70c      	b.n	800031e <__aeabi_fadd+0x76>
 8000504:	4463      	add	r3, ip
 8000506:	015a      	lsls	r2, r3, #5
 8000508:	d400      	bmi.n	800050c <__aeabi_fadd+0x264>
 800050a:	e739      	b.n	8000380 <__aeabi_fadd+0xd8>
 800050c:	4a2e      	ldr	r2, [pc, #184]	; (80005c8 <__aeabi_fadd+0x320>)
 800050e:	000c      	movs	r4, r1
 8000510:	4013      	ands	r3, r2
 8000512:	e704      	b.n	800031e <__aeabi_fadd+0x76>
 8000514:	2101      	movs	r1, #1
 8000516:	e75c      	b.n	80003d2 <__aeabi_fadd+0x12a>
 8000518:	2c00      	cmp	r4, #0
 800051a:	d11e      	bne.n	800055a <__aeabi_fadd+0x2b2>
 800051c:	2b00      	cmp	r3, #0
 800051e:	d040      	beq.n	80005a2 <__aeabi_fadd+0x2fa>
 8000520:	43c9      	mvns	r1, r1
 8000522:	2900      	cmp	r1, #0
 8000524:	d00b      	beq.n	800053e <__aeabi_fadd+0x296>
 8000526:	28ff      	cmp	r0, #255	; 0xff
 8000528:	d036      	beq.n	8000598 <__aeabi_fadd+0x2f0>
 800052a:	291b      	cmp	r1, #27
 800052c:	dc47      	bgt.n	80005be <__aeabi_fadd+0x316>
 800052e:	001c      	movs	r4, r3
 8000530:	2620      	movs	r6, #32
 8000532:	40cc      	lsrs	r4, r1
 8000534:	1a71      	subs	r1, r6, r1
 8000536:	408b      	lsls	r3, r1
 8000538:	1e59      	subs	r1, r3, #1
 800053a:	418b      	sbcs	r3, r1
 800053c:	4323      	orrs	r3, r4
 800053e:	4463      	add	r3, ip
 8000540:	0004      	movs	r4, r0
 8000542:	e747      	b.n	80003d4 <__aeabi_fadd+0x12c>
 8000544:	2b00      	cmp	r3, #0
 8000546:	d118      	bne.n	800057a <__aeabi_fadd+0x2d2>
 8000548:	1e3b      	subs	r3, r7, #0
 800054a:	d02d      	beq.n	80005a8 <__aeabi_fadd+0x300>
 800054c:	000d      	movs	r5, r1
 800054e:	24ff      	movs	r4, #255	; 0xff
 8000550:	e6e5      	b.n	800031e <__aeabi_fadd+0x76>
 8000552:	003b      	movs	r3, r7
 8000554:	0004      	movs	r4, r0
 8000556:	000d      	movs	r5, r1
 8000558:	e6e1      	b.n	800031e <__aeabi_fadd+0x76>
 800055a:	28ff      	cmp	r0, #255	; 0xff
 800055c:	d01c      	beq.n	8000598 <__aeabi_fadd+0x2f0>
 800055e:	2480      	movs	r4, #128	; 0x80
 8000560:	04e4      	lsls	r4, r4, #19
 8000562:	4249      	negs	r1, r1
 8000564:	4323      	orrs	r3, r4
 8000566:	e7e0      	b.n	800052a <__aeabi_fadd+0x282>
 8000568:	2f00      	cmp	r7, #0
 800056a:	d100      	bne.n	800056e <__aeabi_fadd+0x2c6>
 800056c:	e6d7      	b.n	800031e <__aeabi_fadd+0x76>
 800056e:	1bde      	subs	r6, r3, r7
 8000570:	0172      	lsls	r2, r6, #5
 8000572:	d51f      	bpl.n	80005b4 <__aeabi_fadd+0x30c>
 8000574:	1afb      	subs	r3, r7, r3
 8000576:	000d      	movs	r5, r1
 8000578:	e6d1      	b.n	800031e <__aeabi_fadd+0x76>
 800057a:	24ff      	movs	r4, #255	; 0xff
 800057c:	2f00      	cmp	r7, #0
 800057e:	d100      	bne.n	8000582 <__aeabi_fadd+0x2da>
 8000580:	e6cd      	b.n	800031e <__aeabi_fadd+0x76>
 8000582:	2280      	movs	r2, #128	; 0x80
 8000584:	4640      	mov	r0, r8
 8000586:	03d2      	lsls	r2, r2, #15
 8000588:	4210      	tst	r0, r2
 800058a:	d0af      	beq.n	80004ec <__aeabi_fadd+0x244>
 800058c:	4216      	tst	r6, r2
 800058e:	d1ad      	bne.n	80004ec <__aeabi_fadd+0x244>
 8000590:	003b      	movs	r3, r7
 8000592:	000d      	movs	r5, r1
 8000594:	24ff      	movs	r4, #255	; 0xff
 8000596:	e6c2      	b.n	800031e <__aeabi_fadd+0x76>
 8000598:	4663      	mov	r3, ip
 800059a:	24ff      	movs	r4, #255	; 0xff
 800059c:	e6bf      	b.n	800031e <__aeabi_fadd+0x76>
 800059e:	2301      	movs	r3, #1
 80005a0:	e77a      	b.n	8000498 <__aeabi_fadd+0x1f0>
 80005a2:	003b      	movs	r3, r7
 80005a4:	0004      	movs	r4, r0
 80005a6:	e6ba      	b.n	800031e <__aeabi_fadd+0x76>
 80005a8:	2680      	movs	r6, #128	; 0x80
 80005aa:	2200      	movs	r2, #0
 80005ac:	03f6      	lsls	r6, r6, #15
 80005ae:	e6f0      	b.n	8000392 <__aeabi_fadd+0xea>
 80005b0:	003b      	movs	r3, r7
 80005b2:	e6b4      	b.n	800031e <__aeabi_fadd+0x76>
 80005b4:	1e33      	subs	r3, r6, #0
 80005b6:	d000      	beq.n	80005ba <__aeabi_fadd+0x312>
 80005b8:	e6e2      	b.n	8000380 <__aeabi_fadd+0xd8>
 80005ba:	2200      	movs	r2, #0
 80005bc:	e721      	b.n	8000402 <__aeabi_fadd+0x15a>
 80005be:	2301      	movs	r3, #1
 80005c0:	e7bd      	b.n	800053e <__aeabi_fadd+0x296>
 80005c2:	46c0      	nop			; (mov r8, r8)
 80005c4:	7dffffff 	.word	0x7dffffff
 80005c8:	fbffffff 	.word	0xfbffffff

080005cc <__aeabi_fdiv>:
 80005cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005ce:	4657      	mov	r7, sl
 80005d0:	464e      	mov	r6, r9
 80005d2:	46de      	mov	lr, fp
 80005d4:	4645      	mov	r5, r8
 80005d6:	b5e0      	push	{r5, r6, r7, lr}
 80005d8:	0244      	lsls	r4, r0, #9
 80005da:	0043      	lsls	r3, r0, #1
 80005dc:	0fc6      	lsrs	r6, r0, #31
 80005de:	b083      	sub	sp, #12
 80005e0:	1c0f      	adds	r7, r1, #0
 80005e2:	0a64      	lsrs	r4, r4, #9
 80005e4:	0e1b      	lsrs	r3, r3, #24
 80005e6:	46b2      	mov	sl, r6
 80005e8:	d053      	beq.n	8000692 <__aeabi_fdiv+0xc6>
 80005ea:	2bff      	cmp	r3, #255	; 0xff
 80005ec:	d027      	beq.n	800063e <__aeabi_fdiv+0x72>
 80005ee:	2280      	movs	r2, #128	; 0x80
 80005f0:	00e4      	lsls	r4, r4, #3
 80005f2:	04d2      	lsls	r2, r2, #19
 80005f4:	4314      	orrs	r4, r2
 80005f6:	227f      	movs	r2, #127	; 0x7f
 80005f8:	4252      	negs	r2, r2
 80005fa:	4690      	mov	r8, r2
 80005fc:	4498      	add	r8, r3
 80005fe:	2300      	movs	r3, #0
 8000600:	4699      	mov	r9, r3
 8000602:	469b      	mov	fp, r3
 8000604:	027d      	lsls	r5, r7, #9
 8000606:	0078      	lsls	r0, r7, #1
 8000608:	0ffb      	lsrs	r3, r7, #31
 800060a:	0a6d      	lsrs	r5, r5, #9
 800060c:	0e00      	lsrs	r0, r0, #24
 800060e:	9300      	str	r3, [sp, #0]
 8000610:	d024      	beq.n	800065c <__aeabi_fdiv+0x90>
 8000612:	28ff      	cmp	r0, #255	; 0xff
 8000614:	d046      	beq.n	80006a4 <__aeabi_fdiv+0xd8>
 8000616:	2380      	movs	r3, #128	; 0x80
 8000618:	2100      	movs	r1, #0
 800061a:	00ed      	lsls	r5, r5, #3
 800061c:	04db      	lsls	r3, r3, #19
 800061e:	431d      	orrs	r5, r3
 8000620:	387f      	subs	r0, #127	; 0x7f
 8000622:	4647      	mov	r7, r8
 8000624:	1a38      	subs	r0, r7, r0
 8000626:	464f      	mov	r7, r9
 8000628:	430f      	orrs	r7, r1
 800062a:	00bf      	lsls	r7, r7, #2
 800062c:	46b9      	mov	r9, r7
 800062e:	0033      	movs	r3, r6
 8000630:	9a00      	ldr	r2, [sp, #0]
 8000632:	4f87      	ldr	r7, [pc, #540]	; (8000850 <__aeabi_fdiv+0x284>)
 8000634:	4053      	eors	r3, r2
 8000636:	464a      	mov	r2, r9
 8000638:	58ba      	ldr	r2, [r7, r2]
 800063a:	9301      	str	r3, [sp, #4]
 800063c:	4697      	mov	pc, r2
 800063e:	2c00      	cmp	r4, #0
 8000640:	d14e      	bne.n	80006e0 <__aeabi_fdiv+0x114>
 8000642:	2308      	movs	r3, #8
 8000644:	4699      	mov	r9, r3
 8000646:	33f7      	adds	r3, #247	; 0xf7
 8000648:	4698      	mov	r8, r3
 800064a:	3bfd      	subs	r3, #253	; 0xfd
 800064c:	469b      	mov	fp, r3
 800064e:	027d      	lsls	r5, r7, #9
 8000650:	0078      	lsls	r0, r7, #1
 8000652:	0ffb      	lsrs	r3, r7, #31
 8000654:	0a6d      	lsrs	r5, r5, #9
 8000656:	0e00      	lsrs	r0, r0, #24
 8000658:	9300      	str	r3, [sp, #0]
 800065a:	d1da      	bne.n	8000612 <__aeabi_fdiv+0x46>
 800065c:	2d00      	cmp	r5, #0
 800065e:	d126      	bne.n	80006ae <__aeabi_fdiv+0xe2>
 8000660:	2000      	movs	r0, #0
 8000662:	2101      	movs	r1, #1
 8000664:	0033      	movs	r3, r6
 8000666:	9a00      	ldr	r2, [sp, #0]
 8000668:	4f7a      	ldr	r7, [pc, #488]	; (8000854 <__aeabi_fdiv+0x288>)
 800066a:	4053      	eors	r3, r2
 800066c:	4642      	mov	r2, r8
 800066e:	1a10      	subs	r0, r2, r0
 8000670:	464a      	mov	r2, r9
 8000672:	430a      	orrs	r2, r1
 8000674:	0092      	lsls	r2, r2, #2
 8000676:	58ba      	ldr	r2, [r7, r2]
 8000678:	001d      	movs	r5, r3
 800067a:	4697      	mov	pc, r2
 800067c:	9b00      	ldr	r3, [sp, #0]
 800067e:	002c      	movs	r4, r5
 8000680:	469a      	mov	sl, r3
 8000682:	468b      	mov	fp, r1
 8000684:	465b      	mov	r3, fp
 8000686:	2b02      	cmp	r3, #2
 8000688:	d131      	bne.n	80006ee <__aeabi_fdiv+0x122>
 800068a:	4653      	mov	r3, sl
 800068c:	21ff      	movs	r1, #255	; 0xff
 800068e:	2400      	movs	r4, #0
 8000690:	e038      	b.n	8000704 <__aeabi_fdiv+0x138>
 8000692:	2c00      	cmp	r4, #0
 8000694:	d117      	bne.n	80006c6 <__aeabi_fdiv+0xfa>
 8000696:	2304      	movs	r3, #4
 8000698:	4699      	mov	r9, r3
 800069a:	2300      	movs	r3, #0
 800069c:	4698      	mov	r8, r3
 800069e:	3301      	adds	r3, #1
 80006a0:	469b      	mov	fp, r3
 80006a2:	e7af      	b.n	8000604 <__aeabi_fdiv+0x38>
 80006a4:	20ff      	movs	r0, #255	; 0xff
 80006a6:	2d00      	cmp	r5, #0
 80006a8:	d10b      	bne.n	80006c2 <__aeabi_fdiv+0xf6>
 80006aa:	2102      	movs	r1, #2
 80006ac:	e7da      	b.n	8000664 <__aeabi_fdiv+0x98>
 80006ae:	0028      	movs	r0, r5
 80006b0:	f000 fc7e 	bl	8000fb0 <__clzsi2>
 80006b4:	1f43      	subs	r3, r0, #5
 80006b6:	409d      	lsls	r5, r3
 80006b8:	2376      	movs	r3, #118	; 0x76
 80006ba:	425b      	negs	r3, r3
 80006bc:	1a18      	subs	r0, r3, r0
 80006be:	2100      	movs	r1, #0
 80006c0:	e7af      	b.n	8000622 <__aeabi_fdiv+0x56>
 80006c2:	2103      	movs	r1, #3
 80006c4:	e7ad      	b.n	8000622 <__aeabi_fdiv+0x56>
 80006c6:	0020      	movs	r0, r4
 80006c8:	f000 fc72 	bl	8000fb0 <__clzsi2>
 80006cc:	1f43      	subs	r3, r0, #5
 80006ce:	409c      	lsls	r4, r3
 80006d0:	2376      	movs	r3, #118	; 0x76
 80006d2:	425b      	negs	r3, r3
 80006d4:	1a1b      	subs	r3, r3, r0
 80006d6:	4698      	mov	r8, r3
 80006d8:	2300      	movs	r3, #0
 80006da:	4699      	mov	r9, r3
 80006dc:	469b      	mov	fp, r3
 80006de:	e791      	b.n	8000604 <__aeabi_fdiv+0x38>
 80006e0:	230c      	movs	r3, #12
 80006e2:	4699      	mov	r9, r3
 80006e4:	33f3      	adds	r3, #243	; 0xf3
 80006e6:	4698      	mov	r8, r3
 80006e8:	3bfc      	subs	r3, #252	; 0xfc
 80006ea:	469b      	mov	fp, r3
 80006ec:	e78a      	b.n	8000604 <__aeabi_fdiv+0x38>
 80006ee:	2b03      	cmp	r3, #3
 80006f0:	d100      	bne.n	80006f4 <__aeabi_fdiv+0x128>
 80006f2:	e0a5      	b.n	8000840 <__aeabi_fdiv+0x274>
 80006f4:	4655      	mov	r5, sl
 80006f6:	2b01      	cmp	r3, #1
 80006f8:	d000      	beq.n	80006fc <__aeabi_fdiv+0x130>
 80006fa:	e081      	b.n	8000800 <__aeabi_fdiv+0x234>
 80006fc:	2301      	movs	r3, #1
 80006fe:	2100      	movs	r1, #0
 8000700:	2400      	movs	r4, #0
 8000702:	402b      	ands	r3, r5
 8000704:	0264      	lsls	r4, r4, #9
 8000706:	05c9      	lsls	r1, r1, #23
 8000708:	0a60      	lsrs	r0, r4, #9
 800070a:	07db      	lsls	r3, r3, #31
 800070c:	4308      	orrs	r0, r1
 800070e:	4318      	orrs	r0, r3
 8000710:	b003      	add	sp, #12
 8000712:	bc3c      	pop	{r2, r3, r4, r5}
 8000714:	4690      	mov	r8, r2
 8000716:	4699      	mov	r9, r3
 8000718:	46a2      	mov	sl, r4
 800071a:	46ab      	mov	fp, r5
 800071c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800071e:	2480      	movs	r4, #128	; 0x80
 8000720:	2300      	movs	r3, #0
 8000722:	03e4      	lsls	r4, r4, #15
 8000724:	21ff      	movs	r1, #255	; 0xff
 8000726:	e7ed      	b.n	8000704 <__aeabi_fdiv+0x138>
 8000728:	21ff      	movs	r1, #255	; 0xff
 800072a:	2400      	movs	r4, #0
 800072c:	e7ea      	b.n	8000704 <__aeabi_fdiv+0x138>
 800072e:	2301      	movs	r3, #1
 8000730:	1a59      	subs	r1, r3, r1
 8000732:	291b      	cmp	r1, #27
 8000734:	dd66      	ble.n	8000804 <__aeabi_fdiv+0x238>
 8000736:	9a01      	ldr	r2, [sp, #4]
 8000738:	4013      	ands	r3, r2
 800073a:	2100      	movs	r1, #0
 800073c:	2400      	movs	r4, #0
 800073e:	e7e1      	b.n	8000704 <__aeabi_fdiv+0x138>
 8000740:	2380      	movs	r3, #128	; 0x80
 8000742:	03db      	lsls	r3, r3, #15
 8000744:	421c      	tst	r4, r3
 8000746:	d038      	beq.n	80007ba <__aeabi_fdiv+0x1ee>
 8000748:	421d      	tst	r5, r3
 800074a:	d051      	beq.n	80007f0 <__aeabi_fdiv+0x224>
 800074c:	431c      	orrs	r4, r3
 800074e:	0264      	lsls	r4, r4, #9
 8000750:	0a64      	lsrs	r4, r4, #9
 8000752:	0033      	movs	r3, r6
 8000754:	21ff      	movs	r1, #255	; 0xff
 8000756:	e7d5      	b.n	8000704 <__aeabi_fdiv+0x138>
 8000758:	0163      	lsls	r3, r4, #5
 800075a:	016c      	lsls	r4, r5, #5
 800075c:	42a3      	cmp	r3, r4
 800075e:	d23b      	bcs.n	80007d8 <__aeabi_fdiv+0x20c>
 8000760:	261b      	movs	r6, #27
 8000762:	2100      	movs	r1, #0
 8000764:	3801      	subs	r0, #1
 8000766:	2501      	movs	r5, #1
 8000768:	001f      	movs	r7, r3
 800076a:	0049      	lsls	r1, r1, #1
 800076c:	005b      	lsls	r3, r3, #1
 800076e:	2f00      	cmp	r7, #0
 8000770:	db01      	blt.n	8000776 <__aeabi_fdiv+0x1aa>
 8000772:	429c      	cmp	r4, r3
 8000774:	d801      	bhi.n	800077a <__aeabi_fdiv+0x1ae>
 8000776:	1b1b      	subs	r3, r3, r4
 8000778:	4329      	orrs	r1, r5
 800077a:	3e01      	subs	r6, #1
 800077c:	2e00      	cmp	r6, #0
 800077e:	d1f3      	bne.n	8000768 <__aeabi_fdiv+0x19c>
 8000780:	001c      	movs	r4, r3
 8000782:	1e63      	subs	r3, r4, #1
 8000784:	419c      	sbcs	r4, r3
 8000786:	430c      	orrs	r4, r1
 8000788:	0001      	movs	r1, r0
 800078a:	317f      	adds	r1, #127	; 0x7f
 800078c:	2900      	cmp	r1, #0
 800078e:	ddce      	ble.n	800072e <__aeabi_fdiv+0x162>
 8000790:	0763      	lsls	r3, r4, #29
 8000792:	d004      	beq.n	800079e <__aeabi_fdiv+0x1d2>
 8000794:	230f      	movs	r3, #15
 8000796:	4023      	ands	r3, r4
 8000798:	2b04      	cmp	r3, #4
 800079a:	d000      	beq.n	800079e <__aeabi_fdiv+0x1d2>
 800079c:	3404      	adds	r4, #4
 800079e:	0123      	lsls	r3, r4, #4
 80007a0:	d503      	bpl.n	80007aa <__aeabi_fdiv+0x1de>
 80007a2:	0001      	movs	r1, r0
 80007a4:	4b2c      	ldr	r3, [pc, #176]	; (8000858 <__aeabi_fdiv+0x28c>)
 80007a6:	3180      	adds	r1, #128	; 0x80
 80007a8:	401c      	ands	r4, r3
 80007aa:	29fe      	cmp	r1, #254	; 0xfe
 80007ac:	dd0d      	ble.n	80007ca <__aeabi_fdiv+0x1fe>
 80007ae:	2301      	movs	r3, #1
 80007b0:	9a01      	ldr	r2, [sp, #4]
 80007b2:	21ff      	movs	r1, #255	; 0xff
 80007b4:	4013      	ands	r3, r2
 80007b6:	2400      	movs	r4, #0
 80007b8:	e7a4      	b.n	8000704 <__aeabi_fdiv+0x138>
 80007ba:	2380      	movs	r3, #128	; 0x80
 80007bc:	03db      	lsls	r3, r3, #15
 80007be:	431c      	orrs	r4, r3
 80007c0:	0264      	lsls	r4, r4, #9
 80007c2:	0a64      	lsrs	r4, r4, #9
 80007c4:	0033      	movs	r3, r6
 80007c6:	21ff      	movs	r1, #255	; 0xff
 80007c8:	e79c      	b.n	8000704 <__aeabi_fdiv+0x138>
 80007ca:	2301      	movs	r3, #1
 80007cc:	9a01      	ldr	r2, [sp, #4]
 80007ce:	01a4      	lsls	r4, r4, #6
 80007d0:	0a64      	lsrs	r4, r4, #9
 80007d2:	b2c9      	uxtb	r1, r1
 80007d4:	4013      	ands	r3, r2
 80007d6:	e795      	b.n	8000704 <__aeabi_fdiv+0x138>
 80007d8:	1b1b      	subs	r3, r3, r4
 80007da:	261a      	movs	r6, #26
 80007dc:	2101      	movs	r1, #1
 80007de:	e7c2      	b.n	8000766 <__aeabi_fdiv+0x19a>
 80007e0:	9b00      	ldr	r3, [sp, #0]
 80007e2:	468b      	mov	fp, r1
 80007e4:	469a      	mov	sl, r3
 80007e6:	2400      	movs	r4, #0
 80007e8:	e74c      	b.n	8000684 <__aeabi_fdiv+0xb8>
 80007ea:	0263      	lsls	r3, r4, #9
 80007ec:	d5e5      	bpl.n	80007ba <__aeabi_fdiv+0x1ee>
 80007ee:	2500      	movs	r5, #0
 80007f0:	2480      	movs	r4, #128	; 0x80
 80007f2:	03e4      	lsls	r4, r4, #15
 80007f4:	432c      	orrs	r4, r5
 80007f6:	0264      	lsls	r4, r4, #9
 80007f8:	0a64      	lsrs	r4, r4, #9
 80007fa:	9b00      	ldr	r3, [sp, #0]
 80007fc:	21ff      	movs	r1, #255	; 0xff
 80007fe:	e781      	b.n	8000704 <__aeabi_fdiv+0x138>
 8000800:	9501      	str	r5, [sp, #4]
 8000802:	e7c1      	b.n	8000788 <__aeabi_fdiv+0x1bc>
 8000804:	0023      	movs	r3, r4
 8000806:	2020      	movs	r0, #32
 8000808:	40cb      	lsrs	r3, r1
 800080a:	1a41      	subs	r1, r0, r1
 800080c:	408c      	lsls	r4, r1
 800080e:	1e61      	subs	r1, r4, #1
 8000810:	418c      	sbcs	r4, r1
 8000812:	431c      	orrs	r4, r3
 8000814:	0763      	lsls	r3, r4, #29
 8000816:	d004      	beq.n	8000822 <__aeabi_fdiv+0x256>
 8000818:	230f      	movs	r3, #15
 800081a:	4023      	ands	r3, r4
 800081c:	2b04      	cmp	r3, #4
 800081e:	d000      	beq.n	8000822 <__aeabi_fdiv+0x256>
 8000820:	3404      	adds	r4, #4
 8000822:	0163      	lsls	r3, r4, #5
 8000824:	d505      	bpl.n	8000832 <__aeabi_fdiv+0x266>
 8000826:	2301      	movs	r3, #1
 8000828:	9a01      	ldr	r2, [sp, #4]
 800082a:	2101      	movs	r1, #1
 800082c:	4013      	ands	r3, r2
 800082e:	2400      	movs	r4, #0
 8000830:	e768      	b.n	8000704 <__aeabi_fdiv+0x138>
 8000832:	2301      	movs	r3, #1
 8000834:	9a01      	ldr	r2, [sp, #4]
 8000836:	01a4      	lsls	r4, r4, #6
 8000838:	0a64      	lsrs	r4, r4, #9
 800083a:	4013      	ands	r3, r2
 800083c:	2100      	movs	r1, #0
 800083e:	e761      	b.n	8000704 <__aeabi_fdiv+0x138>
 8000840:	2380      	movs	r3, #128	; 0x80
 8000842:	03db      	lsls	r3, r3, #15
 8000844:	431c      	orrs	r4, r3
 8000846:	0264      	lsls	r4, r4, #9
 8000848:	0a64      	lsrs	r4, r4, #9
 800084a:	4653      	mov	r3, sl
 800084c:	21ff      	movs	r1, #255	; 0xff
 800084e:	e759      	b.n	8000704 <__aeabi_fdiv+0x138>
 8000850:	08006a38 	.word	0x08006a38
 8000854:	08006a78 	.word	0x08006a78
 8000858:	f7ffffff 	.word	0xf7ffffff

0800085c <__eqsf2>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	0042      	lsls	r2, r0, #1
 8000860:	0245      	lsls	r5, r0, #9
 8000862:	024e      	lsls	r6, r1, #9
 8000864:	004c      	lsls	r4, r1, #1
 8000866:	0fc3      	lsrs	r3, r0, #31
 8000868:	0a6d      	lsrs	r5, r5, #9
 800086a:	0e12      	lsrs	r2, r2, #24
 800086c:	0a76      	lsrs	r6, r6, #9
 800086e:	0e24      	lsrs	r4, r4, #24
 8000870:	0fc9      	lsrs	r1, r1, #31
 8000872:	2001      	movs	r0, #1
 8000874:	2aff      	cmp	r2, #255	; 0xff
 8000876:	d006      	beq.n	8000886 <__eqsf2+0x2a>
 8000878:	2cff      	cmp	r4, #255	; 0xff
 800087a:	d003      	beq.n	8000884 <__eqsf2+0x28>
 800087c:	42a2      	cmp	r2, r4
 800087e:	d101      	bne.n	8000884 <__eqsf2+0x28>
 8000880:	42b5      	cmp	r5, r6
 8000882:	d006      	beq.n	8000892 <__eqsf2+0x36>
 8000884:	bd70      	pop	{r4, r5, r6, pc}
 8000886:	2d00      	cmp	r5, #0
 8000888:	d1fc      	bne.n	8000884 <__eqsf2+0x28>
 800088a:	2cff      	cmp	r4, #255	; 0xff
 800088c:	d1fa      	bne.n	8000884 <__eqsf2+0x28>
 800088e:	2e00      	cmp	r6, #0
 8000890:	d1f8      	bne.n	8000884 <__eqsf2+0x28>
 8000892:	428b      	cmp	r3, r1
 8000894:	d006      	beq.n	80008a4 <__eqsf2+0x48>
 8000896:	2001      	movs	r0, #1
 8000898:	2a00      	cmp	r2, #0
 800089a:	d1f3      	bne.n	8000884 <__eqsf2+0x28>
 800089c:	0028      	movs	r0, r5
 800089e:	1e45      	subs	r5, r0, #1
 80008a0:	41a8      	sbcs	r0, r5
 80008a2:	e7ef      	b.n	8000884 <__eqsf2+0x28>
 80008a4:	2000      	movs	r0, #0
 80008a6:	e7ed      	b.n	8000884 <__eqsf2+0x28>

080008a8 <__gesf2>:
 80008a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008aa:	0042      	lsls	r2, r0, #1
 80008ac:	0245      	lsls	r5, r0, #9
 80008ae:	024c      	lsls	r4, r1, #9
 80008b0:	0fc3      	lsrs	r3, r0, #31
 80008b2:	0048      	lsls	r0, r1, #1
 80008b4:	0a6d      	lsrs	r5, r5, #9
 80008b6:	0e12      	lsrs	r2, r2, #24
 80008b8:	0a64      	lsrs	r4, r4, #9
 80008ba:	0e00      	lsrs	r0, r0, #24
 80008bc:	0fc9      	lsrs	r1, r1, #31
 80008be:	2aff      	cmp	r2, #255	; 0xff
 80008c0:	d01e      	beq.n	8000900 <__gesf2+0x58>
 80008c2:	28ff      	cmp	r0, #255	; 0xff
 80008c4:	d021      	beq.n	800090a <__gesf2+0x62>
 80008c6:	2a00      	cmp	r2, #0
 80008c8:	d10a      	bne.n	80008e0 <__gesf2+0x38>
 80008ca:	426e      	negs	r6, r5
 80008cc:	416e      	adcs	r6, r5
 80008ce:	b2f6      	uxtb	r6, r6
 80008d0:	2800      	cmp	r0, #0
 80008d2:	d10f      	bne.n	80008f4 <__gesf2+0x4c>
 80008d4:	2c00      	cmp	r4, #0
 80008d6:	d10d      	bne.n	80008f4 <__gesf2+0x4c>
 80008d8:	2000      	movs	r0, #0
 80008da:	2d00      	cmp	r5, #0
 80008dc:	d009      	beq.n	80008f2 <__gesf2+0x4a>
 80008de:	e005      	b.n	80008ec <__gesf2+0x44>
 80008e0:	2800      	cmp	r0, #0
 80008e2:	d101      	bne.n	80008e8 <__gesf2+0x40>
 80008e4:	2c00      	cmp	r4, #0
 80008e6:	d001      	beq.n	80008ec <__gesf2+0x44>
 80008e8:	428b      	cmp	r3, r1
 80008ea:	d011      	beq.n	8000910 <__gesf2+0x68>
 80008ec:	2101      	movs	r1, #1
 80008ee:	4258      	negs	r0, r3
 80008f0:	4308      	orrs	r0, r1
 80008f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008f4:	2e00      	cmp	r6, #0
 80008f6:	d0f7      	beq.n	80008e8 <__gesf2+0x40>
 80008f8:	2001      	movs	r0, #1
 80008fa:	3901      	subs	r1, #1
 80008fc:	4308      	orrs	r0, r1
 80008fe:	e7f8      	b.n	80008f2 <__gesf2+0x4a>
 8000900:	2d00      	cmp	r5, #0
 8000902:	d0de      	beq.n	80008c2 <__gesf2+0x1a>
 8000904:	2002      	movs	r0, #2
 8000906:	4240      	negs	r0, r0
 8000908:	e7f3      	b.n	80008f2 <__gesf2+0x4a>
 800090a:	2c00      	cmp	r4, #0
 800090c:	d0db      	beq.n	80008c6 <__gesf2+0x1e>
 800090e:	e7f9      	b.n	8000904 <__gesf2+0x5c>
 8000910:	4282      	cmp	r2, r0
 8000912:	dceb      	bgt.n	80008ec <__gesf2+0x44>
 8000914:	db04      	blt.n	8000920 <__gesf2+0x78>
 8000916:	42a5      	cmp	r5, r4
 8000918:	d8e8      	bhi.n	80008ec <__gesf2+0x44>
 800091a:	2000      	movs	r0, #0
 800091c:	42a5      	cmp	r5, r4
 800091e:	d2e8      	bcs.n	80008f2 <__gesf2+0x4a>
 8000920:	2101      	movs	r1, #1
 8000922:	1e58      	subs	r0, r3, #1
 8000924:	4308      	orrs	r0, r1
 8000926:	e7e4      	b.n	80008f2 <__gesf2+0x4a>

08000928 <__lesf2>:
 8000928:	b5f0      	push	{r4, r5, r6, r7, lr}
 800092a:	0042      	lsls	r2, r0, #1
 800092c:	024d      	lsls	r5, r1, #9
 800092e:	004c      	lsls	r4, r1, #1
 8000930:	0246      	lsls	r6, r0, #9
 8000932:	0a76      	lsrs	r6, r6, #9
 8000934:	0e12      	lsrs	r2, r2, #24
 8000936:	0fc3      	lsrs	r3, r0, #31
 8000938:	0a6d      	lsrs	r5, r5, #9
 800093a:	0e24      	lsrs	r4, r4, #24
 800093c:	0fc9      	lsrs	r1, r1, #31
 800093e:	2aff      	cmp	r2, #255	; 0xff
 8000940:	d016      	beq.n	8000970 <__lesf2+0x48>
 8000942:	2cff      	cmp	r4, #255	; 0xff
 8000944:	d018      	beq.n	8000978 <__lesf2+0x50>
 8000946:	2a00      	cmp	r2, #0
 8000948:	d10a      	bne.n	8000960 <__lesf2+0x38>
 800094a:	4270      	negs	r0, r6
 800094c:	4170      	adcs	r0, r6
 800094e:	b2c0      	uxtb	r0, r0
 8000950:	2c00      	cmp	r4, #0
 8000952:	d015      	beq.n	8000980 <__lesf2+0x58>
 8000954:	2800      	cmp	r0, #0
 8000956:	d005      	beq.n	8000964 <__lesf2+0x3c>
 8000958:	2001      	movs	r0, #1
 800095a:	3901      	subs	r1, #1
 800095c:	4308      	orrs	r0, r1
 800095e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000960:	2c00      	cmp	r4, #0
 8000962:	d013      	beq.n	800098c <__lesf2+0x64>
 8000964:	4299      	cmp	r1, r3
 8000966:	d014      	beq.n	8000992 <__lesf2+0x6a>
 8000968:	2001      	movs	r0, #1
 800096a:	425b      	negs	r3, r3
 800096c:	4318      	orrs	r0, r3
 800096e:	e7f6      	b.n	800095e <__lesf2+0x36>
 8000970:	2002      	movs	r0, #2
 8000972:	2e00      	cmp	r6, #0
 8000974:	d1f3      	bne.n	800095e <__lesf2+0x36>
 8000976:	e7e4      	b.n	8000942 <__lesf2+0x1a>
 8000978:	2002      	movs	r0, #2
 800097a:	2d00      	cmp	r5, #0
 800097c:	d1ef      	bne.n	800095e <__lesf2+0x36>
 800097e:	e7e2      	b.n	8000946 <__lesf2+0x1e>
 8000980:	2d00      	cmp	r5, #0
 8000982:	d1e7      	bne.n	8000954 <__lesf2+0x2c>
 8000984:	2000      	movs	r0, #0
 8000986:	2e00      	cmp	r6, #0
 8000988:	d0e9      	beq.n	800095e <__lesf2+0x36>
 800098a:	e7ed      	b.n	8000968 <__lesf2+0x40>
 800098c:	2d00      	cmp	r5, #0
 800098e:	d1e9      	bne.n	8000964 <__lesf2+0x3c>
 8000990:	e7ea      	b.n	8000968 <__lesf2+0x40>
 8000992:	42a2      	cmp	r2, r4
 8000994:	dc06      	bgt.n	80009a4 <__lesf2+0x7c>
 8000996:	dbdf      	blt.n	8000958 <__lesf2+0x30>
 8000998:	42ae      	cmp	r6, r5
 800099a:	d803      	bhi.n	80009a4 <__lesf2+0x7c>
 800099c:	2000      	movs	r0, #0
 800099e:	42ae      	cmp	r6, r5
 80009a0:	d3da      	bcc.n	8000958 <__lesf2+0x30>
 80009a2:	e7dc      	b.n	800095e <__lesf2+0x36>
 80009a4:	2001      	movs	r0, #1
 80009a6:	4249      	negs	r1, r1
 80009a8:	4308      	orrs	r0, r1
 80009aa:	e7d8      	b.n	800095e <__lesf2+0x36>

080009ac <__aeabi_fmul>:
 80009ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80009ae:	4657      	mov	r7, sl
 80009b0:	464e      	mov	r6, r9
 80009b2:	4645      	mov	r5, r8
 80009b4:	46de      	mov	lr, fp
 80009b6:	b5e0      	push	{r5, r6, r7, lr}
 80009b8:	0247      	lsls	r7, r0, #9
 80009ba:	0046      	lsls	r6, r0, #1
 80009bc:	4688      	mov	r8, r1
 80009be:	0a7f      	lsrs	r7, r7, #9
 80009c0:	0e36      	lsrs	r6, r6, #24
 80009c2:	0fc4      	lsrs	r4, r0, #31
 80009c4:	2e00      	cmp	r6, #0
 80009c6:	d047      	beq.n	8000a58 <__aeabi_fmul+0xac>
 80009c8:	2eff      	cmp	r6, #255	; 0xff
 80009ca:	d024      	beq.n	8000a16 <__aeabi_fmul+0x6a>
 80009cc:	00fb      	lsls	r3, r7, #3
 80009ce:	2780      	movs	r7, #128	; 0x80
 80009d0:	04ff      	lsls	r7, r7, #19
 80009d2:	431f      	orrs	r7, r3
 80009d4:	2300      	movs	r3, #0
 80009d6:	4699      	mov	r9, r3
 80009d8:	469a      	mov	sl, r3
 80009da:	3e7f      	subs	r6, #127	; 0x7f
 80009dc:	4643      	mov	r3, r8
 80009de:	025d      	lsls	r5, r3, #9
 80009e0:	0058      	lsls	r0, r3, #1
 80009e2:	0fdb      	lsrs	r3, r3, #31
 80009e4:	0a6d      	lsrs	r5, r5, #9
 80009e6:	0e00      	lsrs	r0, r0, #24
 80009e8:	4698      	mov	r8, r3
 80009ea:	d043      	beq.n	8000a74 <__aeabi_fmul+0xc8>
 80009ec:	28ff      	cmp	r0, #255	; 0xff
 80009ee:	d03b      	beq.n	8000a68 <__aeabi_fmul+0xbc>
 80009f0:	00eb      	lsls	r3, r5, #3
 80009f2:	2580      	movs	r5, #128	; 0x80
 80009f4:	2200      	movs	r2, #0
 80009f6:	04ed      	lsls	r5, r5, #19
 80009f8:	431d      	orrs	r5, r3
 80009fa:	387f      	subs	r0, #127	; 0x7f
 80009fc:	1836      	adds	r6, r6, r0
 80009fe:	1c73      	adds	r3, r6, #1
 8000a00:	4641      	mov	r1, r8
 8000a02:	469b      	mov	fp, r3
 8000a04:	464b      	mov	r3, r9
 8000a06:	4061      	eors	r1, r4
 8000a08:	4313      	orrs	r3, r2
 8000a0a:	2b0f      	cmp	r3, #15
 8000a0c:	d864      	bhi.n	8000ad8 <__aeabi_fmul+0x12c>
 8000a0e:	4875      	ldr	r0, [pc, #468]	; (8000be4 <__aeabi_fmul+0x238>)
 8000a10:	009b      	lsls	r3, r3, #2
 8000a12:	58c3      	ldr	r3, [r0, r3]
 8000a14:	469f      	mov	pc, r3
 8000a16:	2f00      	cmp	r7, #0
 8000a18:	d142      	bne.n	8000aa0 <__aeabi_fmul+0xf4>
 8000a1a:	2308      	movs	r3, #8
 8000a1c:	4699      	mov	r9, r3
 8000a1e:	3b06      	subs	r3, #6
 8000a20:	26ff      	movs	r6, #255	; 0xff
 8000a22:	469a      	mov	sl, r3
 8000a24:	e7da      	b.n	80009dc <__aeabi_fmul+0x30>
 8000a26:	4641      	mov	r1, r8
 8000a28:	2a02      	cmp	r2, #2
 8000a2a:	d028      	beq.n	8000a7e <__aeabi_fmul+0xd2>
 8000a2c:	2a03      	cmp	r2, #3
 8000a2e:	d100      	bne.n	8000a32 <__aeabi_fmul+0x86>
 8000a30:	e0ce      	b.n	8000bd0 <__aeabi_fmul+0x224>
 8000a32:	2a01      	cmp	r2, #1
 8000a34:	d000      	beq.n	8000a38 <__aeabi_fmul+0x8c>
 8000a36:	e0ac      	b.n	8000b92 <__aeabi_fmul+0x1e6>
 8000a38:	4011      	ands	r1, r2
 8000a3a:	2000      	movs	r0, #0
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	b2cc      	uxtb	r4, r1
 8000a40:	0240      	lsls	r0, r0, #9
 8000a42:	05d2      	lsls	r2, r2, #23
 8000a44:	0a40      	lsrs	r0, r0, #9
 8000a46:	07e4      	lsls	r4, r4, #31
 8000a48:	4310      	orrs	r0, r2
 8000a4a:	4320      	orrs	r0, r4
 8000a4c:	bc3c      	pop	{r2, r3, r4, r5}
 8000a4e:	4690      	mov	r8, r2
 8000a50:	4699      	mov	r9, r3
 8000a52:	46a2      	mov	sl, r4
 8000a54:	46ab      	mov	fp, r5
 8000a56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000a58:	2f00      	cmp	r7, #0
 8000a5a:	d115      	bne.n	8000a88 <__aeabi_fmul+0xdc>
 8000a5c:	2304      	movs	r3, #4
 8000a5e:	4699      	mov	r9, r3
 8000a60:	3b03      	subs	r3, #3
 8000a62:	2600      	movs	r6, #0
 8000a64:	469a      	mov	sl, r3
 8000a66:	e7b9      	b.n	80009dc <__aeabi_fmul+0x30>
 8000a68:	20ff      	movs	r0, #255	; 0xff
 8000a6a:	2202      	movs	r2, #2
 8000a6c:	2d00      	cmp	r5, #0
 8000a6e:	d0c5      	beq.n	80009fc <__aeabi_fmul+0x50>
 8000a70:	2203      	movs	r2, #3
 8000a72:	e7c3      	b.n	80009fc <__aeabi_fmul+0x50>
 8000a74:	2d00      	cmp	r5, #0
 8000a76:	d119      	bne.n	8000aac <__aeabi_fmul+0x100>
 8000a78:	2000      	movs	r0, #0
 8000a7a:	2201      	movs	r2, #1
 8000a7c:	e7be      	b.n	80009fc <__aeabi_fmul+0x50>
 8000a7e:	2401      	movs	r4, #1
 8000a80:	22ff      	movs	r2, #255	; 0xff
 8000a82:	400c      	ands	r4, r1
 8000a84:	2000      	movs	r0, #0
 8000a86:	e7db      	b.n	8000a40 <__aeabi_fmul+0x94>
 8000a88:	0038      	movs	r0, r7
 8000a8a:	f000 fa91 	bl	8000fb0 <__clzsi2>
 8000a8e:	2676      	movs	r6, #118	; 0x76
 8000a90:	1f43      	subs	r3, r0, #5
 8000a92:	409f      	lsls	r7, r3
 8000a94:	2300      	movs	r3, #0
 8000a96:	4276      	negs	r6, r6
 8000a98:	1a36      	subs	r6, r6, r0
 8000a9a:	4699      	mov	r9, r3
 8000a9c:	469a      	mov	sl, r3
 8000a9e:	e79d      	b.n	80009dc <__aeabi_fmul+0x30>
 8000aa0:	230c      	movs	r3, #12
 8000aa2:	4699      	mov	r9, r3
 8000aa4:	3b09      	subs	r3, #9
 8000aa6:	26ff      	movs	r6, #255	; 0xff
 8000aa8:	469a      	mov	sl, r3
 8000aaa:	e797      	b.n	80009dc <__aeabi_fmul+0x30>
 8000aac:	0028      	movs	r0, r5
 8000aae:	f000 fa7f 	bl	8000fb0 <__clzsi2>
 8000ab2:	1f43      	subs	r3, r0, #5
 8000ab4:	409d      	lsls	r5, r3
 8000ab6:	2376      	movs	r3, #118	; 0x76
 8000ab8:	425b      	negs	r3, r3
 8000aba:	1a18      	subs	r0, r3, r0
 8000abc:	2200      	movs	r2, #0
 8000abe:	e79d      	b.n	80009fc <__aeabi_fmul+0x50>
 8000ac0:	2080      	movs	r0, #128	; 0x80
 8000ac2:	2400      	movs	r4, #0
 8000ac4:	03c0      	lsls	r0, r0, #15
 8000ac6:	22ff      	movs	r2, #255	; 0xff
 8000ac8:	e7ba      	b.n	8000a40 <__aeabi_fmul+0x94>
 8000aca:	003d      	movs	r5, r7
 8000acc:	4652      	mov	r2, sl
 8000ace:	e7ab      	b.n	8000a28 <__aeabi_fmul+0x7c>
 8000ad0:	003d      	movs	r5, r7
 8000ad2:	0021      	movs	r1, r4
 8000ad4:	4652      	mov	r2, sl
 8000ad6:	e7a7      	b.n	8000a28 <__aeabi_fmul+0x7c>
 8000ad8:	0c3b      	lsrs	r3, r7, #16
 8000ada:	469c      	mov	ip, r3
 8000adc:	042a      	lsls	r2, r5, #16
 8000ade:	0c12      	lsrs	r2, r2, #16
 8000ae0:	0c2b      	lsrs	r3, r5, #16
 8000ae2:	0014      	movs	r4, r2
 8000ae4:	4660      	mov	r0, ip
 8000ae6:	4665      	mov	r5, ip
 8000ae8:	043f      	lsls	r7, r7, #16
 8000aea:	0c3f      	lsrs	r7, r7, #16
 8000aec:	437c      	muls	r4, r7
 8000aee:	4342      	muls	r2, r0
 8000af0:	435d      	muls	r5, r3
 8000af2:	437b      	muls	r3, r7
 8000af4:	0c27      	lsrs	r7, r4, #16
 8000af6:	189b      	adds	r3, r3, r2
 8000af8:	18ff      	adds	r7, r7, r3
 8000afa:	42ba      	cmp	r2, r7
 8000afc:	d903      	bls.n	8000b06 <__aeabi_fmul+0x15a>
 8000afe:	2380      	movs	r3, #128	; 0x80
 8000b00:	025b      	lsls	r3, r3, #9
 8000b02:	469c      	mov	ip, r3
 8000b04:	4465      	add	r5, ip
 8000b06:	0424      	lsls	r4, r4, #16
 8000b08:	043a      	lsls	r2, r7, #16
 8000b0a:	0c24      	lsrs	r4, r4, #16
 8000b0c:	1912      	adds	r2, r2, r4
 8000b0e:	0193      	lsls	r3, r2, #6
 8000b10:	1e5c      	subs	r4, r3, #1
 8000b12:	41a3      	sbcs	r3, r4
 8000b14:	0c3f      	lsrs	r7, r7, #16
 8000b16:	0e92      	lsrs	r2, r2, #26
 8000b18:	197d      	adds	r5, r7, r5
 8000b1a:	431a      	orrs	r2, r3
 8000b1c:	01ad      	lsls	r5, r5, #6
 8000b1e:	4315      	orrs	r5, r2
 8000b20:	012b      	lsls	r3, r5, #4
 8000b22:	d504      	bpl.n	8000b2e <__aeabi_fmul+0x182>
 8000b24:	2301      	movs	r3, #1
 8000b26:	465e      	mov	r6, fp
 8000b28:	086a      	lsrs	r2, r5, #1
 8000b2a:	401d      	ands	r5, r3
 8000b2c:	4315      	orrs	r5, r2
 8000b2e:	0032      	movs	r2, r6
 8000b30:	327f      	adds	r2, #127	; 0x7f
 8000b32:	2a00      	cmp	r2, #0
 8000b34:	dd25      	ble.n	8000b82 <__aeabi_fmul+0x1d6>
 8000b36:	076b      	lsls	r3, r5, #29
 8000b38:	d004      	beq.n	8000b44 <__aeabi_fmul+0x198>
 8000b3a:	230f      	movs	r3, #15
 8000b3c:	402b      	ands	r3, r5
 8000b3e:	2b04      	cmp	r3, #4
 8000b40:	d000      	beq.n	8000b44 <__aeabi_fmul+0x198>
 8000b42:	3504      	adds	r5, #4
 8000b44:	012b      	lsls	r3, r5, #4
 8000b46:	d503      	bpl.n	8000b50 <__aeabi_fmul+0x1a4>
 8000b48:	0032      	movs	r2, r6
 8000b4a:	4b27      	ldr	r3, [pc, #156]	; (8000be8 <__aeabi_fmul+0x23c>)
 8000b4c:	3280      	adds	r2, #128	; 0x80
 8000b4e:	401d      	ands	r5, r3
 8000b50:	2afe      	cmp	r2, #254	; 0xfe
 8000b52:	dc94      	bgt.n	8000a7e <__aeabi_fmul+0xd2>
 8000b54:	2401      	movs	r4, #1
 8000b56:	01a8      	lsls	r0, r5, #6
 8000b58:	0a40      	lsrs	r0, r0, #9
 8000b5a:	b2d2      	uxtb	r2, r2
 8000b5c:	400c      	ands	r4, r1
 8000b5e:	e76f      	b.n	8000a40 <__aeabi_fmul+0x94>
 8000b60:	2080      	movs	r0, #128	; 0x80
 8000b62:	03c0      	lsls	r0, r0, #15
 8000b64:	4207      	tst	r7, r0
 8000b66:	d007      	beq.n	8000b78 <__aeabi_fmul+0x1cc>
 8000b68:	4205      	tst	r5, r0
 8000b6a:	d105      	bne.n	8000b78 <__aeabi_fmul+0x1cc>
 8000b6c:	4328      	orrs	r0, r5
 8000b6e:	0240      	lsls	r0, r0, #9
 8000b70:	0a40      	lsrs	r0, r0, #9
 8000b72:	4644      	mov	r4, r8
 8000b74:	22ff      	movs	r2, #255	; 0xff
 8000b76:	e763      	b.n	8000a40 <__aeabi_fmul+0x94>
 8000b78:	4338      	orrs	r0, r7
 8000b7a:	0240      	lsls	r0, r0, #9
 8000b7c:	0a40      	lsrs	r0, r0, #9
 8000b7e:	22ff      	movs	r2, #255	; 0xff
 8000b80:	e75e      	b.n	8000a40 <__aeabi_fmul+0x94>
 8000b82:	2401      	movs	r4, #1
 8000b84:	1aa3      	subs	r3, r4, r2
 8000b86:	2b1b      	cmp	r3, #27
 8000b88:	dd05      	ble.n	8000b96 <__aeabi_fmul+0x1ea>
 8000b8a:	400c      	ands	r4, r1
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	2000      	movs	r0, #0
 8000b90:	e756      	b.n	8000a40 <__aeabi_fmul+0x94>
 8000b92:	465e      	mov	r6, fp
 8000b94:	e7cb      	b.n	8000b2e <__aeabi_fmul+0x182>
 8000b96:	002a      	movs	r2, r5
 8000b98:	2020      	movs	r0, #32
 8000b9a:	40da      	lsrs	r2, r3
 8000b9c:	1ac3      	subs	r3, r0, r3
 8000b9e:	409d      	lsls	r5, r3
 8000ba0:	002b      	movs	r3, r5
 8000ba2:	1e5d      	subs	r5, r3, #1
 8000ba4:	41ab      	sbcs	r3, r5
 8000ba6:	4313      	orrs	r3, r2
 8000ba8:	075a      	lsls	r2, r3, #29
 8000baa:	d004      	beq.n	8000bb6 <__aeabi_fmul+0x20a>
 8000bac:	220f      	movs	r2, #15
 8000bae:	401a      	ands	r2, r3
 8000bb0:	2a04      	cmp	r2, #4
 8000bb2:	d000      	beq.n	8000bb6 <__aeabi_fmul+0x20a>
 8000bb4:	3304      	adds	r3, #4
 8000bb6:	015a      	lsls	r2, r3, #5
 8000bb8:	d504      	bpl.n	8000bc4 <__aeabi_fmul+0x218>
 8000bba:	2401      	movs	r4, #1
 8000bbc:	2201      	movs	r2, #1
 8000bbe:	400c      	ands	r4, r1
 8000bc0:	2000      	movs	r0, #0
 8000bc2:	e73d      	b.n	8000a40 <__aeabi_fmul+0x94>
 8000bc4:	2401      	movs	r4, #1
 8000bc6:	019b      	lsls	r3, r3, #6
 8000bc8:	0a58      	lsrs	r0, r3, #9
 8000bca:	400c      	ands	r4, r1
 8000bcc:	2200      	movs	r2, #0
 8000bce:	e737      	b.n	8000a40 <__aeabi_fmul+0x94>
 8000bd0:	2080      	movs	r0, #128	; 0x80
 8000bd2:	2401      	movs	r4, #1
 8000bd4:	03c0      	lsls	r0, r0, #15
 8000bd6:	4328      	orrs	r0, r5
 8000bd8:	0240      	lsls	r0, r0, #9
 8000bda:	0a40      	lsrs	r0, r0, #9
 8000bdc:	400c      	ands	r4, r1
 8000bde:	22ff      	movs	r2, #255	; 0xff
 8000be0:	e72e      	b.n	8000a40 <__aeabi_fmul+0x94>
 8000be2:	46c0      	nop			; (mov r8, r8)
 8000be4:	08006ab8 	.word	0x08006ab8
 8000be8:	f7ffffff 	.word	0xf7ffffff

08000bec <__aeabi_fsub>:
 8000bec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bee:	464f      	mov	r7, r9
 8000bf0:	46d6      	mov	lr, sl
 8000bf2:	4646      	mov	r6, r8
 8000bf4:	0044      	lsls	r4, r0, #1
 8000bf6:	b5c0      	push	{r6, r7, lr}
 8000bf8:	0fc2      	lsrs	r2, r0, #31
 8000bfa:	0247      	lsls	r7, r0, #9
 8000bfc:	0248      	lsls	r0, r1, #9
 8000bfe:	0a40      	lsrs	r0, r0, #9
 8000c00:	4684      	mov	ip, r0
 8000c02:	4666      	mov	r6, ip
 8000c04:	0a7b      	lsrs	r3, r7, #9
 8000c06:	0048      	lsls	r0, r1, #1
 8000c08:	0fc9      	lsrs	r1, r1, #31
 8000c0a:	469a      	mov	sl, r3
 8000c0c:	0e24      	lsrs	r4, r4, #24
 8000c0e:	0015      	movs	r5, r2
 8000c10:	00db      	lsls	r3, r3, #3
 8000c12:	0e00      	lsrs	r0, r0, #24
 8000c14:	4689      	mov	r9, r1
 8000c16:	00f6      	lsls	r6, r6, #3
 8000c18:	28ff      	cmp	r0, #255	; 0xff
 8000c1a:	d100      	bne.n	8000c1e <__aeabi_fsub+0x32>
 8000c1c:	e08f      	b.n	8000d3e <__aeabi_fsub+0x152>
 8000c1e:	2101      	movs	r1, #1
 8000c20:	464f      	mov	r7, r9
 8000c22:	404f      	eors	r7, r1
 8000c24:	0039      	movs	r1, r7
 8000c26:	4291      	cmp	r1, r2
 8000c28:	d066      	beq.n	8000cf8 <__aeabi_fsub+0x10c>
 8000c2a:	1a22      	subs	r2, r4, r0
 8000c2c:	2a00      	cmp	r2, #0
 8000c2e:	dc00      	bgt.n	8000c32 <__aeabi_fsub+0x46>
 8000c30:	e09d      	b.n	8000d6e <__aeabi_fsub+0x182>
 8000c32:	2800      	cmp	r0, #0
 8000c34:	d13d      	bne.n	8000cb2 <__aeabi_fsub+0xc6>
 8000c36:	2e00      	cmp	r6, #0
 8000c38:	d100      	bne.n	8000c3c <__aeabi_fsub+0x50>
 8000c3a:	e08b      	b.n	8000d54 <__aeabi_fsub+0x168>
 8000c3c:	1e51      	subs	r1, r2, #1
 8000c3e:	2900      	cmp	r1, #0
 8000c40:	d000      	beq.n	8000c44 <__aeabi_fsub+0x58>
 8000c42:	e0b5      	b.n	8000db0 <__aeabi_fsub+0x1c4>
 8000c44:	2401      	movs	r4, #1
 8000c46:	1b9b      	subs	r3, r3, r6
 8000c48:	015a      	lsls	r2, r3, #5
 8000c4a:	d544      	bpl.n	8000cd6 <__aeabi_fsub+0xea>
 8000c4c:	019b      	lsls	r3, r3, #6
 8000c4e:	099f      	lsrs	r7, r3, #6
 8000c50:	0038      	movs	r0, r7
 8000c52:	f000 f9ad 	bl	8000fb0 <__clzsi2>
 8000c56:	3805      	subs	r0, #5
 8000c58:	4087      	lsls	r7, r0
 8000c5a:	4284      	cmp	r4, r0
 8000c5c:	dd00      	ble.n	8000c60 <__aeabi_fsub+0x74>
 8000c5e:	e096      	b.n	8000d8e <__aeabi_fsub+0x1a2>
 8000c60:	1b04      	subs	r4, r0, r4
 8000c62:	003a      	movs	r2, r7
 8000c64:	2020      	movs	r0, #32
 8000c66:	3401      	adds	r4, #1
 8000c68:	40e2      	lsrs	r2, r4
 8000c6a:	1b04      	subs	r4, r0, r4
 8000c6c:	40a7      	lsls	r7, r4
 8000c6e:	003b      	movs	r3, r7
 8000c70:	1e5f      	subs	r7, r3, #1
 8000c72:	41bb      	sbcs	r3, r7
 8000c74:	2400      	movs	r4, #0
 8000c76:	4313      	orrs	r3, r2
 8000c78:	075a      	lsls	r2, r3, #29
 8000c7a:	d004      	beq.n	8000c86 <__aeabi_fsub+0x9a>
 8000c7c:	220f      	movs	r2, #15
 8000c7e:	401a      	ands	r2, r3
 8000c80:	2a04      	cmp	r2, #4
 8000c82:	d000      	beq.n	8000c86 <__aeabi_fsub+0x9a>
 8000c84:	3304      	adds	r3, #4
 8000c86:	015a      	lsls	r2, r3, #5
 8000c88:	d527      	bpl.n	8000cda <__aeabi_fsub+0xee>
 8000c8a:	3401      	adds	r4, #1
 8000c8c:	2cff      	cmp	r4, #255	; 0xff
 8000c8e:	d100      	bne.n	8000c92 <__aeabi_fsub+0xa6>
 8000c90:	e079      	b.n	8000d86 <__aeabi_fsub+0x19a>
 8000c92:	2201      	movs	r2, #1
 8000c94:	019b      	lsls	r3, r3, #6
 8000c96:	0a5b      	lsrs	r3, r3, #9
 8000c98:	b2e4      	uxtb	r4, r4
 8000c9a:	402a      	ands	r2, r5
 8000c9c:	025b      	lsls	r3, r3, #9
 8000c9e:	05e4      	lsls	r4, r4, #23
 8000ca0:	0a58      	lsrs	r0, r3, #9
 8000ca2:	07d2      	lsls	r2, r2, #31
 8000ca4:	4320      	orrs	r0, r4
 8000ca6:	4310      	orrs	r0, r2
 8000ca8:	bc1c      	pop	{r2, r3, r4}
 8000caa:	4690      	mov	r8, r2
 8000cac:	4699      	mov	r9, r3
 8000cae:	46a2      	mov	sl, r4
 8000cb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000cb2:	2cff      	cmp	r4, #255	; 0xff
 8000cb4:	d0e0      	beq.n	8000c78 <__aeabi_fsub+0x8c>
 8000cb6:	2180      	movs	r1, #128	; 0x80
 8000cb8:	04c9      	lsls	r1, r1, #19
 8000cba:	430e      	orrs	r6, r1
 8000cbc:	2a1b      	cmp	r2, #27
 8000cbe:	dc7b      	bgt.n	8000db8 <__aeabi_fsub+0x1cc>
 8000cc0:	0031      	movs	r1, r6
 8000cc2:	2020      	movs	r0, #32
 8000cc4:	40d1      	lsrs	r1, r2
 8000cc6:	1a82      	subs	r2, r0, r2
 8000cc8:	4096      	lsls	r6, r2
 8000cca:	1e72      	subs	r2, r6, #1
 8000ccc:	4196      	sbcs	r6, r2
 8000cce:	430e      	orrs	r6, r1
 8000cd0:	1b9b      	subs	r3, r3, r6
 8000cd2:	015a      	lsls	r2, r3, #5
 8000cd4:	d4ba      	bmi.n	8000c4c <__aeabi_fsub+0x60>
 8000cd6:	075a      	lsls	r2, r3, #29
 8000cd8:	d1d0      	bne.n	8000c7c <__aeabi_fsub+0x90>
 8000cda:	2201      	movs	r2, #1
 8000cdc:	08df      	lsrs	r7, r3, #3
 8000cde:	402a      	ands	r2, r5
 8000ce0:	2cff      	cmp	r4, #255	; 0xff
 8000ce2:	d133      	bne.n	8000d4c <__aeabi_fsub+0x160>
 8000ce4:	2f00      	cmp	r7, #0
 8000ce6:	d100      	bne.n	8000cea <__aeabi_fsub+0xfe>
 8000ce8:	e0a8      	b.n	8000e3c <__aeabi_fsub+0x250>
 8000cea:	2380      	movs	r3, #128	; 0x80
 8000cec:	03db      	lsls	r3, r3, #15
 8000cee:	433b      	orrs	r3, r7
 8000cf0:	025b      	lsls	r3, r3, #9
 8000cf2:	0a5b      	lsrs	r3, r3, #9
 8000cf4:	24ff      	movs	r4, #255	; 0xff
 8000cf6:	e7d1      	b.n	8000c9c <__aeabi_fsub+0xb0>
 8000cf8:	1a21      	subs	r1, r4, r0
 8000cfa:	2900      	cmp	r1, #0
 8000cfc:	dd4c      	ble.n	8000d98 <__aeabi_fsub+0x1ac>
 8000cfe:	2800      	cmp	r0, #0
 8000d00:	d02a      	beq.n	8000d58 <__aeabi_fsub+0x16c>
 8000d02:	2cff      	cmp	r4, #255	; 0xff
 8000d04:	d0b8      	beq.n	8000c78 <__aeabi_fsub+0x8c>
 8000d06:	2080      	movs	r0, #128	; 0x80
 8000d08:	04c0      	lsls	r0, r0, #19
 8000d0a:	4306      	orrs	r6, r0
 8000d0c:	291b      	cmp	r1, #27
 8000d0e:	dd00      	ble.n	8000d12 <__aeabi_fsub+0x126>
 8000d10:	e0af      	b.n	8000e72 <__aeabi_fsub+0x286>
 8000d12:	0030      	movs	r0, r6
 8000d14:	2720      	movs	r7, #32
 8000d16:	40c8      	lsrs	r0, r1
 8000d18:	1a79      	subs	r1, r7, r1
 8000d1a:	408e      	lsls	r6, r1
 8000d1c:	1e71      	subs	r1, r6, #1
 8000d1e:	418e      	sbcs	r6, r1
 8000d20:	4306      	orrs	r6, r0
 8000d22:	199b      	adds	r3, r3, r6
 8000d24:	0159      	lsls	r1, r3, #5
 8000d26:	d5d6      	bpl.n	8000cd6 <__aeabi_fsub+0xea>
 8000d28:	3401      	adds	r4, #1
 8000d2a:	2cff      	cmp	r4, #255	; 0xff
 8000d2c:	d100      	bne.n	8000d30 <__aeabi_fsub+0x144>
 8000d2e:	e085      	b.n	8000e3c <__aeabi_fsub+0x250>
 8000d30:	2201      	movs	r2, #1
 8000d32:	497a      	ldr	r1, [pc, #488]	; (8000f1c <__aeabi_fsub+0x330>)
 8000d34:	401a      	ands	r2, r3
 8000d36:	085b      	lsrs	r3, r3, #1
 8000d38:	400b      	ands	r3, r1
 8000d3a:	4313      	orrs	r3, r2
 8000d3c:	e79c      	b.n	8000c78 <__aeabi_fsub+0x8c>
 8000d3e:	2e00      	cmp	r6, #0
 8000d40:	d000      	beq.n	8000d44 <__aeabi_fsub+0x158>
 8000d42:	e770      	b.n	8000c26 <__aeabi_fsub+0x3a>
 8000d44:	e76b      	b.n	8000c1e <__aeabi_fsub+0x32>
 8000d46:	1e3b      	subs	r3, r7, #0
 8000d48:	d1c5      	bne.n	8000cd6 <__aeabi_fsub+0xea>
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	027b      	lsls	r3, r7, #9
 8000d4e:	0a5b      	lsrs	r3, r3, #9
 8000d50:	b2e4      	uxtb	r4, r4
 8000d52:	e7a3      	b.n	8000c9c <__aeabi_fsub+0xb0>
 8000d54:	0014      	movs	r4, r2
 8000d56:	e78f      	b.n	8000c78 <__aeabi_fsub+0x8c>
 8000d58:	2e00      	cmp	r6, #0
 8000d5a:	d04d      	beq.n	8000df8 <__aeabi_fsub+0x20c>
 8000d5c:	1e48      	subs	r0, r1, #1
 8000d5e:	2800      	cmp	r0, #0
 8000d60:	d157      	bne.n	8000e12 <__aeabi_fsub+0x226>
 8000d62:	199b      	adds	r3, r3, r6
 8000d64:	2401      	movs	r4, #1
 8000d66:	015a      	lsls	r2, r3, #5
 8000d68:	d5b5      	bpl.n	8000cd6 <__aeabi_fsub+0xea>
 8000d6a:	2402      	movs	r4, #2
 8000d6c:	e7e0      	b.n	8000d30 <__aeabi_fsub+0x144>
 8000d6e:	2a00      	cmp	r2, #0
 8000d70:	d125      	bne.n	8000dbe <__aeabi_fsub+0x1d2>
 8000d72:	1c62      	adds	r2, r4, #1
 8000d74:	b2d2      	uxtb	r2, r2
 8000d76:	2a01      	cmp	r2, #1
 8000d78:	dd72      	ble.n	8000e60 <__aeabi_fsub+0x274>
 8000d7a:	1b9f      	subs	r7, r3, r6
 8000d7c:	017a      	lsls	r2, r7, #5
 8000d7e:	d535      	bpl.n	8000dec <__aeabi_fsub+0x200>
 8000d80:	1af7      	subs	r7, r6, r3
 8000d82:	000d      	movs	r5, r1
 8000d84:	e764      	b.n	8000c50 <__aeabi_fsub+0x64>
 8000d86:	2201      	movs	r2, #1
 8000d88:	2300      	movs	r3, #0
 8000d8a:	402a      	ands	r2, r5
 8000d8c:	e786      	b.n	8000c9c <__aeabi_fsub+0xb0>
 8000d8e:	003b      	movs	r3, r7
 8000d90:	4a63      	ldr	r2, [pc, #396]	; (8000f20 <__aeabi_fsub+0x334>)
 8000d92:	1a24      	subs	r4, r4, r0
 8000d94:	4013      	ands	r3, r2
 8000d96:	e76f      	b.n	8000c78 <__aeabi_fsub+0x8c>
 8000d98:	2900      	cmp	r1, #0
 8000d9a:	d16c      	bne.n	8000e76 <__aeabi_fsub+0x28a>
 8000d9c:	1c61      	adds	r1, r4, #1
 8000d9e:	b2c8      	uxtb	r0, r1
 8000da0:	2801      	cmp	r0, #1
 8000da2:	dd4e      	ble.n	8000e42 <__aeabi_fsub+0x256>
 8000da4:	29ff      	cmp	r1, #255	; 0xff
 8000da6:	d049      	beq.n	8000e3c <__aeabi_fsub+0x250>
 8000da8:	199b      	adds	r3, r3, r6
 8000daa:	085b      	lsrs	r3, r3, #1
 8000dac:	000c      	movs	r4, r1
 8000dae:	e763      	b.n	8000c78 <__aeabi_fsub+0x8c>
 8000db0:	2aff      	cmp	r2, #255	; 0xff
 8000db2:	d041      	beq.n	8000e38 <__aeabi_fsub+0x24c>
 8000db4:	000a      	movs	r2, r1
 8000db6:	e781      	b.n	8000cbc <__aeabi_fsub+0xd0>
 8000db8:	2601      	movs	r6, #1
 8000dba:	1b9b      	subs	r3, r3, r6
 8000dbc:	e789      	b.n	8000cd2 <__aeabi_fsub+0xe6>
 8000dbe:	2c00      	cmp	r4, #0
 8000dc0:	d01c      	beq.n	8000dfc <__aeabi_fsub+0x210>
 8000dc2:	28ff      	cmp	r0, #255	; 0xff
 8000dc4:	d021      	beq.n	8000e0a <__aeabi_fsub+0x21e>
 8000dc6:	2480      	movs	r4, #128	; 0x80
 8000dc8:	04e4      	lsls	r4, r4, #19
 8000dca:	4252      	negs	r2, r2
 8000dcc:	4323      	orrs	r3, r4
 8000dce:	2a1b      	cmp	r2, #27
 8000dd0:	dd00      	ble.n	8000dd4 <__aeabi_fsub+0x1e8>
 8000dd2:	e096      	b.n	8000f02 <__aeabi_fsub+0x316>
 8000dd4:	001c      	movs	r4, r3
 8000dd6:	2520      	movs	r5, #32
 8000dd8:	40d4      	lsrs	r4, r2
 8000dda:	1aaa      	subs	r2, r5, r2
 8000ddc:	4093      	lsls	r3, r2
 8000dde:	1e5a      	subs	r2, r3, #1
 8000de0:	4193      	sbcs	r3, r2
 8000de2:	4323      	orrs	r3, r4
 8000de4:	1af3      	subs	r3, r6, r3
 8000de6:	0004      	movs	r4, r0
 8000de8:	000d      	movs	r5, r1
 8000dea:	e72d      	b.n	8000c48 <__aeabi_fsub+0x5c>
 8000dec:	2f00      	cmp	r7, #0
 8000dee:	d000      	beq.n	8000df2 <__aeabi_fsub+0x206>
 8000df0:	e72e      	b.n	8000c50 <__aeabi_fsub+0x64>
 8000df2:	2200      	movs	r2, #0
 8000df4:	2400      	movs	r4, #0
 8000df6:	e7a9      	b.n	8000d4c <__aeabi_fsub+0x160>
 8000df8:	000c      	movs	r4, r1
 8000dfa:	e73d      	b.n	8000c78 <__aeabi_fsub+0x8c>
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d058      	beq.n	8000eb2 <__aeabi_fsub+0x2c6>
 8000e00:	43d2      	mvns	r2, r2
 8000e02:	2a00      	cmp	r2, #0
 8000e04:	d0ee      	beq.n	8000de4 <__aeabi_fsub+0x1f8>
 8000e06:	28ff      	cmp	r0, #255	; 0xff
 8000e08:	d1e1      	bne.n	8000dce <__aeabi_fsub+0x1e2>
 8000e0a:	0033      	movs	r3, r6
 8000e0c:	24ff      	movs	r4, #255	; 0xff
 8000e0e:	000d      	movs	r5, r1
 8000e10:	e732      	b.n	8000c78 <__aeabi_fsub+0x8c>
 8000e12:	29ff      	cmp	r1, #255	; 0xff
 8000e14:	d010      	beq.n	8000e38 <__aeabi_fsub+0x24c>
 8000e16:	0001      	movs	r1, r0
 8000e18:	e778      	b.n	8000d0c <__aeabi_fsub+0x120>
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d06e      	beq.n	8000efc <__aeabi_fsub+0x310>
 8000e1e:	24ff      	movs	r4, #255	; 0xff
 8000e20:	2e00      	cmp	r6, #0
 8000e22:	d100      	bne.n	8000e26 <__aeabi_fsub+0x23a>
 8000e24:	e728      	b.n	8000c78 <__aeabi_fsub+0x8c>
 8000e26:	2280      	movs	r2, #128	; 0x80
 8000e28:	4651      	mov	r1, sl
 8000e2a:	03d2      	lsls	r2, r2, #15
 8000e2c:	4211      	tst	r1, r2
 8000e2e:	d003      	beq.n	8000e38 <__aeabi_fsub+0x24c>
 8000e30:	4661      	mov	r1, ip
 8000e32:	4211      	tst	r1, r2
 8000e34:	d100      	bne.n	8000e38 <__aeabi_fsub+0x24c>
 8000e36:	0033      	movs	r3, r6
 8000e38:	24ff      	movs	r4, #255	; 0xff
 8000e3a:	e71d      	b.n	8000c78 <__aeabi_fsub+0x8c>
 8000e3c:	24ff      	movs	r4, #255	; 0xff
 8000e3e:	2300      	movs	r3, #0
 8000e40:	e72c      	b.n	8000c9c <__aeabi_fsub+0xb0>
 8000e42:	2c00      	cmp	r4, #0
 8000e44:	d1e9      	bne.n	8000e1a <__aeabi_fsub+0x22e>
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d063      	beq.n	8000f12 <__aeabi_fsub+0x326>
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	d100      	bne.n	8000e50 <__aeabi_fsub+0x264>
 8000e4e:	e713      	b.n	8000c78 <__aeabi_fsub+0x8c>
 8000e50:	199b      	adds	r3, r3, r6
 8000e52:	015a      	lsls	r2, r3, #5
 8000e54:	d400      	bmi.n	8000e58 <__aeabi_fsub+0x26c>
 8000e56:	e73e      	b.n	8000cd6 <__aeabi_fsub+0xea>
 8000e58:	4a31      	ldr	r2, [pc, #196]	; (8000f20 <__aeabi_fsub+0x334>)
 8000e5a:	000c      	movs	r4, r1
 8000e5c:	4013      	ands	r3, r2
 8000e5e:	e70b      	b.n	8000c78 <__aeabi_fsub+0x8c>
 8000e60:	2c00      	cmp	r4, #0
 8000e62:	d11e      	bne.n	8000ea2 <__aeabi_fsub+0x2b6>
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d12f      	bne.n	8000ec8 <__aeabi_fsub+0x2dc>
 8000e68:	2e00      	cmp	r6, #0
 8000e6a:	d04f      	beq.n	8000f0c <__aeabi_fsub+0x320>
 8000e6c:	0033      	movs	r3, r6
 8000e6e:	000d      	movs	r5, r1
 8000e70:	e702      	b.n	8000c78 <__aeabi_fsub+0x8c>
 8000e72:	2601      	movs	r6, #1
 8000e74:	e755      	b.n	8000d22 <__aeabi_fsub+0x136>
 8000e76:	2c00      	cmp	r4, #0
 8000e78:	d11f      	bne.n	8000eba <__aeabi_fsub+0x2ce>
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d043      	beq.n	8000f06 <__aeabi_fsub+0x31a>
 8000e7e:	43c9      	mvns	r1, r1
 8000e80:	2900      	cmp	r1, #0
 8000e82:	d00b      	beq.n	8000e9c <__aeabi_fsub+0x2b0>
 8000e84:	28ff      	cmp	r0, #255	; 0xff
 8000e86:	d039      	beq.n	8000efc <__aeabi_fsub+0x310>
 8000e88:	291b      	cmp	r1, #27
 8000e8a:	dc44      	bgt.n	8000f16 <__aeabi_fsub+0x32a>
 8000e8c:	001c      	movs	r4, r3
 8000e8e:	2720      	movs	r7, #32
 8000e90:	40cc      	lsrs	r4, r1
 8000e92:	1a79      	subs	r1, r7, r1
 8000e94:	408b      	lsls	r3, r1
 8000e96:	1e59      	subs	r1, r3, #1
 8000e98:	418b      	sbcs	r3, r1
 8000e9a:	4323      	orrs	r3, r4
 8000e9c:	199b      	adds	r3, r3, r6
 8000e9e:	0004      	movs	r4, r0
 8000ea0:	e740      	b.n	8000d24 <__aeabi_fsub+0x138>
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d11a      	bne.n	8000edc <__aeabi_fsub+0x2f0>
 8000ea6:	2e00      	cmp	r6, #0
 8000ea8:	d124      	bne.n	8000ef4 <__aeabi_fsub+0x308>
 8000eaa:	2780      	movs	r7, #128	; 0x80
 8000eac:	2200      	movs	r2, #0
 8000eae:	03ff      	lsls	r7, r7, #15
 8000eb0:	e71b      	b.n	8000cea <__aeabi_fsub+0xfe>
 8000eb2:	0033      	movs	r3, r6
 8000eb4:	0004      	movs	r4, r0
 8000eb6:	000d      	movs	r5, r1
 8000eb8:	e6de      	b.n	8000c78 <__aeabi_fsub+0x8c>
 8000eba:	28ff      	cmp	r0, #255	; 0xff
 8000ebc:	d01e      	beq.n	8000efc <__aeabi_fsub+0x310>
 8000ebe:	2480      	movs	r4, #128	; 0x80
 8000ec0:	04e4      	lsls	r4, r4, #19
 8000ec2:	4249      	negs	r1, r1
 8000ec4:	4323      	orrs	r3, r4
 8000ec6:	e7df      	b.n	8000e88 <__aeabi_fsub+0x29c>
 8000ec8:	2e00      	cmp	r6, #0
 8000eca:	d100      	bne.n	8000ece <__aeabi_fsub+0x2e2>
 8000ecc:	e6d4      	b.n	8000c78 <__aeabi_fsub+0x8c>
 8000ece:	1b9f      	subs	r7, r3, r6
 8000ed0:	017a      	lsls	r2, r7, #5
 8000ed2:	d400      	bmi.n	8000ed6 <__aeabi_fsub+0x2ea>
 8000ed4:	e737      	b.n	8000d46 <__aeabi_fsub+0x15a>
 8000ed6:	1af3      	subs	r3, r6, r3
 8000ed8:	000d      	movs	r5, r1
 8000eda:	e6cd      	b.n	8000c78 <__aeabi_fsub+0x8c>
 8000edc:	24ff      	movs	r4, #255	; 0xff
 8000ede:	2e00      	cmp	r6, #0
 8000ee0:	d100      	bne.n	8000ee4 <__aeabi_fsub+0x2f8>
 8000ee2:	e6c9      	b.n	8000c78 <__aeabi_fsub+0x8c>
 8000ee4:	2280      	movs	r2, #128	; 0x80
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	03d2      	lsls	r2, r2, #15
 8000eea:	4210      	tst	r0, r2
 8000eec:	d0a4      	beq.n	8000e38 <__aeabi_fsub+0x24c>
 8000eee:	4660      	mov	r0, ip
 8000ef0:	4210      	tst	r0, r2
 8000ef2:	d1a1      	bne.n	8000e38 <__aeabi_fsub+0x24c>
 8000ef4:	0033      	movs	r3, r6
 8000ef6:	000d      	movs	r5, r1
 8000ef8:	24ff      	movs	r4, #255	; 0xff
 8000efa:	e6bd      	b.n	8000c78 <__aeabi_fsub+0x8c>
 8000efc:	0033      	movs	r3, r6
 8000efe:	24ff      	movs	r4, #255	; 0xff
 8000f00:	e6ba      	b.n	8000c78 <__aeabi_fsub+0x8c>
 8000f02:	2301      	movs	r3, #1
 8000f04:	e76e      	b.n	8000de4 <__aeabi_fsub+0x1f8>
 8000f06:	0033      	movs	r3, r6
 8000f08:	0004      	movs	r4, r0
 8000f0a:	e6b5      	b.n	8000c78 <__aeabi_fsub+0x8c>
 8000f0c:	2700      	movs	r7, #0
 8000f0e:	2200      	movs	r2, #0
 8000f10:	e71c      	b.n	8000d4c <__aeabi_fsub+0x160>
 8000f12:	0033      	movs	r3, r6
 8000f14:	e6b0      	b.n	8000c78 <__aeabi_fsub+0x8c>
 8000f16:	2301      	movs	r3, #1
 8000f18:	e7c0      	b.n	8000e9c <__aeabi_fsub+0x2b0>
 8000f1a:	46c0      	nop			; (mov r8, r8)
 8000f1c:	7dffffff 	.word	0x7dffffff
 8000f20:	fbffffff 	.word	0xfbffffff

08000f24 <__aeabi_ui2f>:
 8000f24:	b510      	push	{r4, lr}
 8000f26:	1e04      	subs	r4, r0, #0
 8000f28:	d027      	beq.n	8000f7a <__aeabi_ui2f+0x56>
 8000f2a:	f000 f841 	bl	8000fb0 <__clzsi2>
 8000f2e:	239e      	movs	r3, #158	; 0x9e
 8000f30:	1a1b      	subs	r3, r3, r0
 8000f32:	2b96      	cmp	r3, #150	; 0x96
 8000f34:	dc0a      	bgt.n	8000f4c <__aeabi_ui2f+0x28>
 8000f36:	2296      	movs	r2, #150	; 0x96
 8000f38:	1ad2      	subs	r2, r2, r3
 8000f3a:	4094      	lsls	r4, r2
 8000f3c:	0264      	lsls	r4, r4, #9
 8000f3e:	0a64      	lsrs	r4, r4, #9
 8000f40:	b2db      	uxtb	r3, r3
 8000f42:	0264      	lsls	r4, r4, #9
 8000f44:	05db      	lsls	r3, r3, #23
 8000f46:	0a60      	lsrs	r0, r4, #9
 8000f48:	4318      	orrs	r0, r3
 8000f4a:	bd10      	pop	{r4, pc}
 8000f4c:	2b99      	cmp	r3, #153	; 0x99
 8000f4e:	dc17      	bgt.n	8000f80 <__aeabi_ui2f+0x5c>
 8000f50:	2299      	movs	r2, #153	; 0x99
 8000f52:	1ad2      	subs	r2, r2, r3
 8000f54:	2a00      	cmp	r2, #0
 8000f56:	dd27      	ble.n	8000fa8 <__aeabi_ui2f+0x84>
 8000f58:	4094      	lsls	r4, r2
 8000f5a:	0022      	movs	r2, r4
 8000f5c:	4c13      	ldr	r4, [pc, #76]	; (8000fac <__aeabi_ui2f+0x88>)
 8000f5e:	4014      	ands	r4, r2
 8000f60:	0751      	lsls	r1, r2, #29
 8000f62:	d004      	beq.n	8000f6e <__aeabi_ui2f+0x4a>
 8000f64:	210f      	movs	r1, #15
 8000f66:	400a      	ands	r2, r1
 8000f68:	2a04      	cmp	r2, #4
 8000f6a:	d000      	beq.n	8000f6e <__aeabi_ui2f+0x4a>
 8000f6c:	3404      	adds	r4, #4
 8000f6e:	0162      	lsls	r2, r4, #5
 8000f70:	d412      	bmi.n	8000f98 <__aeabi_ui2f+0x74>
 8000f72:	01a4      	lsls	r4, r4, #6
 8000f74:	0a64      	lsrs	r4, r4, #9
 8000f76:	b2db      	uxtb	r3, r3
 8000f78:	e7e3      	b.n	8000f42 <__aeabi_ui2f+0x1e>
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	2400      	movs	r4, #0
 8000f7e:	e7e0      	b.n	8000f42 <__aeabi_ui2f+0x1e>
 8000f80:	22b9      	movs	r2, #185	; 0xb9
 8000f82:	0021      	movs	r1, r4
 8000f84:	1ad2      	subs	r2, r2, r3
 8000f86:	4091      	lsls	r1, r2
 8000f88:	000a      	movs	r2, r1
 8000f8a:	1e51      	subs	r1, r2, #1
 8000f8c:	418a      	sbcs	r2, r1
 8000f8e:	2105      	movs	r1, #5
 8000f90:	1a09      	subs	r1, r1, r0
 8000f92:	40cc      	lsrs	r4, r1
 8000f94:	4314      	orrs	r4, r2
 8000f96:	e7db      	b.n	8000f50 <__aeabi_ui2f+0x2c>
 8000f98:	4b04      	ldr	r3, [pc, #16]	; (8000fac <__aeabi_ui2f+0x88>)
 8000f9a:	401c      	ands	r4, r3
 8000f9c:	239f      	movs	r3, #159	; 0x9f
 8000f9e:	01a4      	lsls	r4, r4, #6
 8000fa0:	1a1b      	subs	r3, r3, r0
 8000fa2:	0a64      	lsrs	r4, r4, #9
 8000fa4:	b2db      	uxtb	r3, r3
 8000fa6:	e7cc      	b.n	8000f42 <__aeabi_ui2f+0x1e>
 8000fa8:	0022      	movs	r2, r4
 8000faa:	e7d7      	b.n	8000f5c <__aeabi_ui2f+0x38>
 8000fac:	fbffffff 	.word	0xfbffffff

08000fb0 <__clzsi2>:
 8000fb0:	211c      	movs	r1, #28
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	041b      	lsls	r3, r3, #16
 8000fb6:	4298      	cmp	r0, r3
 8000fb8:	d301      	bcc.n	8000fbe <__clzsi2+0xe>
 8000fba:	0c00      	lsrs	r0, r0, #16
 8000fbc:	3910      	subs	r1, #16
 8000fbe:	0a1b      	lsrs	r3, r3, #8
 8000fc0:	4298      	cmp	r0, r3
 8000fc2:	d301      	bcc.n	8000fc8 <__clzsi2+0x18>
 8000fc4:	0a00      	lsrs	r0, r0, #8
 8000fc6:	3908      	subs	r1, #8
 8000fc8:	091b      	lsrs	r3, r3, #4
 8000fca:	4298      	cmp	r0, r3
 8000fcc:	d301      	bcc.n	8000fd2 <__clzsi2+0x22>
 8000fce:	0900      	lsrs	r0, r0, #4
 8000fd0:	3904      	subs	r1, #4
 8000fd2:	a202      	add	r2, pc, #8	; (adr r2, 8000fdc <__clzsi2+0x2c>)
 8000fd4:	5c10      	ldrb	r0, [r2, r0]
 8000fd6:	1840      	adds	r0, r0, r1
 8000fd8:	4770      	bx	lr
 8000fda:	46c0      	nop			; (mov r8, r8)
 8000fdc:	02020304 	.word	0x02020304
 8000fe0:	01010101 	.word	0x01010101
	...

08000fec <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ff0:	4b07      	ldr	r3, [pc, #28]	; (8001010 <HAL_Init+0x24>)
 8000ff2:	4a07      	ldr	r2, [pc, #28]	; (8001010 <HAL_Init+0x24>)
 8000ff4:	6812      	ldr	r2, [r2, #0]
 8000ff6:	2110      	movs	r1, #16
 8000ff8:	430a      	orrs	r2, r1
 8000ffa:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000ffc:	2000      	movs	r0, #0
 8000ffe:	f000 f809 	bl	8001014 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001002:	f004 fed9 	bl	8005db8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001006:	2300      	movs	r3, #0
}
 8001008:	0018      	movs	r0, r3
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
 800100e:	46c0      	nop			; (mov r8, r8)
 8001010:	40022000 	.word	0x40022000

08001014 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 800101c:	f001 fd88 	bl	8002b30 <HAL_RCC_GetHCLKFreq>
 8001020:	0002      	movs	r2, r0
 8001022:	23fa      	movs	r3, #250	; 0xfa
 8001024:	0099      	lsls	r1, r3, #2
 8001026:	0010      	movs	r0, r2
 8001028:	f7ff f878 	bl	800011c <__udivsi3>
 800102c:	0003      	movs	r3, r0
 800102e:	0018      	movs	r0, r3
 8001030:	f000 fd94 	bl	8001b5c <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8001034:	6879      	ldr	r1, [r7, #4]
 8001036:	2301      	movs	r3, #1
 8001038:	425b      	negs	r3, r3
 800103a:	2200      	movs	r2, #0
 800103c:	0018      	movs	r0, r3
 800103e:	f000 fd67 	bl	8001b10 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
 8001042:	2300      	movs	r3, #0
}
 8001044:	0018      	movs	r0, r3
 8001046:	46bd      	mov	sp, r7
 8001048:	b002      	add	sp, #8
 800104a:	bd80      	pop	{r7, pc}

0800104c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0
  uwTick++;
 8001050:	4b03      	ldr	r3, [pc, #12]	; (8001060 <HAL_IncTick+0x14>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	1c5a      	adds	r2, r3, #1
 8001056:	4b02      	ldr	r3, [pc, #8]	; (8001060 <HAL_IncTick+0x14>)
 8001058:	601a      	str	r2, [r3, #0]
}
 800105a:	46c0      	nop			; (mov r8, r8)
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	200009b8 	.word	0x200009b8

08001064 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
  return uwTick;
 8001068:	4b02      	ldr	r3, [pc, #8]	; (8001074 <HAL_GetTick+0x10>)
 800106a:	681b      	ldr	r3, [r3, #0]
}
 800106c:	0018      	movs	r0, r3
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
 8001072:	46c0      	nop			; (mov r8, r8)
 8001074:	200009b8 	.word	0x200009b8

08001078 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b084      	sub	sp, #16
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001080:	f7ff fff0 	bl	8001064 <HAL_GetTick>
 8001084:	0003      	movs	r3, r0
 8001086:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	60fb      	str	r3, [r7, #12]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	3301      	adds	r3, #1
 8001090:	d002      	beq.n	8001098 <HAL_Delay+0x20>
  {
     wait++;
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	3301      	adds	r3, #1
 8001096:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001098:	46c0      	nop			; (mov r8, r8)
 800109a:	f7ff ffe3 	bl	8001064 <HAL_GetTick>
 800109e:	0002      	movs	r2, r0
 80010a0:	68bb      	ldr	r3, [r7, #8]
 80010a2:	1ad2      	subs	r2, r2, r3
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	429a      	cmp	r2, r3
 80010a8:	d3f7      	bcc.n	800109a <HAL_Delay+0x22>
  {
  }
}
 80010aa:	46c0      	nop			; (mov r8, r8)
 80010ac:	46bd      	mov	sp, r7
 80010ae:	b004      	add	sp, #16
 80010b0:	bd80      	pop	{r7, pc}
	...

080010b4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80010bc:	230f      	movs	r3, #15
 80010be:	18fb      	adds	r3, r7, r3
 80010c0:	2200      	movs	r2, #0
 80010c2:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 80010c4:	2300      	movs	r3, #0
 80010c6:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d101      	bne.n	80010d2 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80010ce:	2301      	movs	r3, #1
 80010d0:	e124      	b.n	800131c <HAL_ADC_Init+0x268>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d10a      	bne.n	80010f0 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	2200      	movs	r2, #0
 80010de:	649a      	str	r2, [r3, #72]	; 0x48
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	2240      	movs	r2, #64	; 0x40
 80010e4:	2100      	movs	r1, #0
 80010e6:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	0018      	movs	r0, r3
 80010ec:	f004 fe8e 	bl	8005e0c <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010f4:	2210      	movs	r2, #16
 80010f6:	4013      	ands	r3, r2
 80010f8:	d000      	beq.n	80010fc <HAL_ADC_Init+0x48>
 80010fa:	e102      	b.n	8001302 <HAL_ADC_Init+0x24e>
 80010fc:	230f      	movs	r3, #15
 80010fe:	18fb      	adds	r3, r7, r3
 8001100:	781b      	ldrb	r3, [r3, #0]
 8001102:	2b00      	cmp	r3, #0
 8001104:	d000      	beq.n	8001108 <HAL_ADC_Init+0x54>
 8001106:	e0fc      	b.n	8001302 <HAL_ADC_Init+0x24e>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	689b      	ldr	r3, [r3, #8]
 800110e:	2204      	movs	r2, #4
 8001110:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8001112:	d000      	beq.n	8001116 <HAL_ADC_Init+0x62>
 8001114:	e0f5      	b.n	8001302 <HAL_ADC_Init+0x24e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800111a:	4a82      	ldr	r2, [pc, #520]	; (8001324 <HAL_ADC_Init+0x270>)
 800111c:	4013      	ands	r3, r2
 800111e:	2202      	movs	r2, #2
 8001120:	431a      	orrs	r2, r3
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	645a      	str	r2, [r3, #68]	; 0x44
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	689b      	ldr	r3, [r3, #8]
 800112c:	2203      	movs	r2, #3
 800112e:	4013      	ands	r3, r2
 8001130:	2b01      	cmp	r3, #1
 8001132:	d112      	bne.n	800115a <HAL_ADC_Init+0xa6>
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	2201      	movs	r2, #1
 800113c:	4013      	ands	r3, r2
 800113e:	2b01      	cmp	r3, #1
 8001140:	d009      	beq.n	8001156 <HAL_ADC_Init+0xa2>
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	68da      	ldr	r2, [r3, #12]
 8001148:	2380      	movs	r3, #128	; 0x80
 800114a:	021b      	lsls	r3, r3, #8
 800114c:	401a      	ands	r2, r3
 800114e:	2380      	movs	r3, #128	; 0x80
 8001150:	021b      	lsls	r3, r3, #8
 8001152:	429a      	cmp	r2, r3
 8001154:	d101      	bne.n	800115a <HAL_ADC_Init+0xa6>
 8001156:	2301      	movs	r3, #1
 8001158:	e000      	b.n	800115c <HAL_ADC_Init+0xa8>
 800115a:	2300      	movs	r3, #0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d116      	bne.n	800118e <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	687a      	ldr	r2, [r7, #4]
 8001166:	6812      	ldr	r2, [r2, #0]
 8001168:	68d2      	ldr	r2, [r2, #12]
 800116a:	2118      	movs	r1, #24
 800116c:	438a      	bics	r2, r1
 800116e:	0011      	movs	r1, r2
 8001170:	687a      	ldr	r2, [r7, #4]
 8001172:	6892      	ldr	r2, [r2, #8]
 8001174:	430a      	orrs	r2, r1
 8001176:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	687a      	ldr	r2, [r7, #4]
 800117e:	6812      	ldr	r2, [r2, #0]
 8001180:	6912      	ldr	r2, [r2, #16]
 8001182:	0092      	lsls	r2, r2, #2
 8001184:	0891      	lsrs	r1, r2, #2
 8001186:	687a      	ldr	r2, [r7, #4]
 8001188:	6852      	ldr	r2, [r2, #4]
 800118a:	430a      	orrs	r2, r1
 800118c:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	687a      	ldr	r2, [r7, #4]
 8001194:	6812      	ldr	r2, [r2, #0]
 8001196:	68d2      	ldr	r2, [r2, #12]
 8001198:	4963      	ldr	r1, [pc, #396]	; (8001328 <HAL_ADC_Init+0x274>)
 800119a:	400a      	ands	r2, r1
 800119c:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	699b      	ldr	r3, [r3, #24]
 80011a2:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF(hadc->Init.LowPowerAutoPowerOff)     |
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	69db      	ldr	r3, [r3, #28]
 80011a8:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 80011aa:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	6a1b      	ldr	r3, [r3, #32]
 80011b0:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF(hadc->Init.LowPowerAutoPowerOff)     |
 80011b2:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                  |
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011b8:	2b01      	cmp	r3, #1
 80011ba:	d002      	beq.n	80011c2 <HAL_ADC_Init+0x10e>
 80011bc:	2380      	movs	r3, #128	; 0x80
 80011be:	015b      	lsls	r3, r3, #5
 80011c0:	e000      	b.n	80011c4 <HAL_ADC_Init+0x110>
 80011c2:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 80011c4:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                   |
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                  |
 80011ca:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	691b      	ldr	r3, [r3, #16]
 80011d0:	2b02      	cmp	r3, #2
 80011d2:	d101      	bne.n	80011d8 <HAL_ADC_Init+0x124>
 80011d4:	2304      	movs	r3, #4
 80011d6:	e000      	b.n	80011da <HAL_ADC_Init+0x126>
 80011d8:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                   |
 80011da:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ(hadc->Init.DMAContinuousRequests)  );
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e0:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 80011e2:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 80011e4:	68ba      	ldr	r2, [r7, #8]
 80011e6:	4313      	orrs	r3, r2
 80011e8:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ee:	2b01      	cmp	r3, #1
 80011f0:	d115      	bne.n	800121e <HAL_ADC_Init+0x16a>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	6a1b      	ldr	r3, [r3, #32]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d105      	bne.n	8001206 <HAL_ADC_Init+0x152>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80011fa:	68bb      	ldr	r3, [r7, #8]
 80011fc:	2280      	movs	r2, #128	; 0x80
 80011fe:	0252      	lsls	r2, r2, #9
 8001200:	4313      	orrs	r3, r2
 8001202:	60bb      	str	r3, [r7, #8]
 8001204:	e00b      	b.n	800121e <HAL_ADC_Init+0x16a>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800120a:	2220      	movs	r2, #32
 800120c:	431a      	orrs	r2, r3
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001216:	2201      	movs	r2, #1
 8001218:	431a      	orrs	r2, r3
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	649a      	str	r2, [r3, #72]	; 0x48
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001222:	23c2      	movs	r3, #194	; 0xc2
 8001224:	33ff      	adds	r3, #255	; 0xff
 8001226:	429a      	cmp	r2, r3
 8001228:	d007      	beq.n	800123a <HAL_ADC_Init+0x186>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
                    hadc->Init.ExternalTrigConvEdge );
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001232:	4313      	orrs	r3, r2
 8001234:	68ba      	ldr	r2, [r7, #8]
 8001236:	4313      	orrs	r3, r2
 8001238:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	687a      	ldr	r2, [r7, #4]
 8001240:	6812      	ldr	r2, [r2, #0]
 8001242:	68d1      	ldr	r1, [r2, #12]
 8001244:	68ba      	ldr	r2, [r7, #8]
 8001246:	430a      	orrs	r2, r1
 8001248:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800124e:	2380      	movs	r3, #128	; 0x80
 8001250:	055b      	lsls	r3, r3, #21
 8001252:	429a      	cmp	r2, r3
 8001254:	d01b      	beq.n	800128e <HAL_ADC_Init+0x1da>
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800125a:	2b01      	cmp	r3, #1
 800125c:	d017      	beq.n	800128e <HAL_ADC_Init+0x1da>
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001262:	2b02      	cmp	r3, #2
 8001264:	d013      	beq.n	800128e <HAL_ADC_Init+0x1da>
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800126a:	2b03      	cmp	r3, #3
 800126c:	d00f      	beq.n	800128e <HAL_ADC_Init+0x1da>
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001272:	2b04      	cmp	r3, #4
 8001274:	d00b      	beq.n	800128e <HAL_ADC_Init+0x1da>
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800127a:	2b05      	cmp	r3, #5
 800127c:	d007      	beq.n	800128e <HAL_ADC_Init+0x1da>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001282:	2b06      	cmp	r3, #6
 8001284:	d003      	beq.n	800128e <HAL_ADC_Init+0x1da>
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800128a:	2b07      	cmp	r3, #7
 800128c:	d112      	bne.n	80012b4 <HAL_ADC_Init+0x200>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	687a      	ldr	r2, [r7, #4]
 8001294:	6812      	ldr	r2, [r2, #0]
 8001296:	6952      	ldr	r2, [r2, #20]
 8001298:	2107      	movs	r1, #7
 800129a:	438a      	bics	r2, r1
 800129c:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	687a      	ldr	r2, [r7, #4]
 80012a4:	6812      	ldr	r2, [r2, #0]
 80012a6:	6951      	ldr	r1, [r2, #20]
 80012a8:	687a      	ldr	r2, [r7, #4]
 80012aa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80012ac:	2007      	movs	r0, #7
 80012ae:	4002      	ands	r2, r0
 80012b0:	430a      	orrs	r2, r1
 80012b2:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	68db      	ldr	r3, [r3, #12]
 80012ba:	4a1c      	ldr	r2, [pc, #112]	; (800132c <HAL_ADC_Init+0x278>)
 80012bc:	401a      	ands	r2, r3
 80012be:	68bb      	ldr	r3, [r7, #8]
 80012c0:	429a      	cmp	r2, r3
 80012c2:	d10b      	bne.n	80012dc <HAL_ADC_Init+0x228>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2200      	movs	r2, #0
 80012c8:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012ce:	2203      	movs	r2, #3
 80012d0:	4393      	bics	r3, r2
 80012d2:	2201      	movs	r2, #1
 80012d4:	431a      	orrs	r2, r3
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	645a      	str	r2, [r3, #68]	; 0x44
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80012da:	e01c      	b.n	8001316 <HAL_ADC_Init+0x262>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012e0:	2212      	movs	r2, #18
 80012e2:	4393      	bics	r3, r2
 80012e4:	2210      	movs	r2, #16
 80012e6:	431a      	orrs	r2, r3
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	645a      	str	r2, [r3, #68]	; 0x44
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80012f0:	2201      	movs	r2, #1
 80012f2:	431a      	orrs	r2, r3
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	649a      	str	r2, [r3, #72]	; 0x48
      
      tmp_hal_status = HAL_ERROR;
 80012f8:	230f      	movs	r3, #15
 80012fa:	18fb      	adds	r3, r7, r3
 80012fc:	2201      	movs	r2, #1
 80012fe:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001300:	e009      	b.n	8001316 <HAL_ADC_Init+0x262>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001306:	2210      	movs	r2, #16
 8001308:	431a      	orrs	r2, r3
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	645a      	str	r2, [r3, #68]	; 0x44
        
    tmp_hal_status = HAL_ERROR;
 800130e:	230f      	movs	r3, #15
 8001310:	18fb      	adds	r3, r7, r3
 8001312:	2201      	movs	r2, #1
 8001314:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001316:	230f      	movs	r3, #15
 8001318:	18fb      	adds	r3, r7, r3
 800131a:	781b      	ldrb	r3, [r3, #0]
}
 800131c:	0018      	movs	r0, r3
 800131e:	46bd      	mov	sp, r7
 8001320:	b004      	add	sp, #16
 8001322:	bd80      	pop	{r7, pc}
 8001324:	fffffefd 	.word	0xfffffefd
 8001328:	fffe0219 	.word	0xfffe0219
 800132c:	833fffe7 	.word	0x833fffe7

08001330 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001330:	b590      	push	{r4, r7, lr}
 8001332:	b087      	sub	sp, #28
 8001334:	af00      	add	r7, sp, #0
 8001336:	60f8      	str	r0, [r7, #12]
 8001338:	60b9      	str	r1, [r7, #8]
 800133a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800133c:	2317      	movs	r3, #23
 800133e:	18fb      	adds	r3, r7, r3
 8001340:	2200      	movs	r2, #0
 8001342:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	689b      	ldr	r3, [r3, #8]
 800134a:	2204      	movs	r2, #4
 800134c:	4013      	ands	r3, r2
 800134e:	d15e      	bne.n	800140e <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	2240      	movs	r2, #64	; 0x40
 8001354:	5c9b      	ldrb	r3, [r3, r2]
 8001356:	2b01      	cmp	r3, #1
 8001358:	d101      	bne.n	800135e <HAL_ADC_Start_DMA+0x2e>
 800135a:	2302      	movs	r3, #2
 800135c:	e05e      	b.n	800141c <HAL_ADC_Start_DMA+0xec>
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	2240      	movs	r2, #64	; 0x40
 8001362:	2101      	movs	r1, #1
 8001364:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	69db      	ldr	r3, [r3, #28]
 800136a:	2b01      	cmp	r3, #1
 800136c:	d007      	beq.n	800137e <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800136e:	2317      	movs	r3, #23
 8001370:	18fc      	adds	r4, r7, r3
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	0018      	movs	r0, r3
 8001376:	f000 fa23 	bl	80017c0 <ADC_Enable>
 800137a:	0003      	movs	r3, r0
 800137c:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800137e:	2317      	movs	r3, #23
 8001380:	18fb      	adds	r3, r7, r3
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d146      	bne.n	8001416 <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800138c:	4a25      	ldr	r2, [pc, #148]	; (8001424 <HAL_ADC_Start_DMA+0xf4>)
 800138e:	4013      	ands	r3, r2
 8001390:	2280      	movs	r2, #128	; 0x80
 8001392:	0052      	lsls	r2, r2, #1
 8001394:	431a      	orrs	r2, r3
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	645a      	str	r2, [r3, #68]	; 0x44
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	2200      	movs	r2, #0
 800139e:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	2240      	movs	r2, #64	; 0x40
 80013a4:	2100      	movs	r1, #0
 80013a6:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013ac:	4a1e      	ldr	r2, [pc, #120]	; (8001428 <HAL_ADC_Start_DMA+0xf8>)
 80013ae:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013b4:	4a1d      	ldr	r2, [pc, #116]	; (800142c <HAL_ADC_Start_DMA+0xfc>)
 80013b6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013bc:	4a1c      	ldr	r2, [pc, #112]	; (8001430 <HAL_ADC_Start_DMA+0x100>)
 80013be:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	221c      	movs	r2, #28
 80013c6:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	68fa      	ldr	r2, [r7, #12]
 80013ce:	6812      	ldr	r2, [r2, #0]
 80013d0:	6852      	ldr	r2, [r2, #4]
 80013d2:	2110      	movs	r1, #16
 80013d4:	430a      	orrs	r2, r1
 80013d6:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	68fa      	ldr	r2, [r7, #12]
 80013de:	6812      	ldr	r2, [r2, #0]
 80013e0:	68d2      	ldr	r2, [r2, #12]
 80013e2:	2101      	movs	r1, #1
 80013e4:	430a      	orrs	r2, r1
 80013e6:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	3340      	adds	r3, #64	; 0x40
 80013f2:	0019      	movs	r1, r3
 80013f4:	68ba      	ldr	r2, [r7, #8]
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	f000 fc38 	bl	8001c6c <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	68fa      	ldr	r2, [r7, #12]
 8001402:	6812      	ldr	r2, [r2, #0]
 8001404:	6892      	ldr	r2, [r2, #8]
 8001406:	2104      	movs	r1, #4
 8001408:	430a      	orrs	r2, r1
 800140a:	609a      	str	r2, [r3, #8]
 800140c:	e003      	b.n	8001416 <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800140e:	2317      	movs	r3, #23
 8001410:	18fb      	adds	r3, r7, r3
 8001412:	2202      	movs	r2, #2
 8001414:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001416:	2317      	movs	r3, #23
 8001418:	18fb      	adds	r3, r7, r3
 800141a:	781b      	ldrb	r3, [r3, #0]
}
 800141c:	0018      	movs	r0, r3
 800141e:	46bd      	mov	sp, r7
 8001420:	b007      	add	sp, #28
 8001422:	bd90      	pop	{r4, r7, pc}
 8001424:	fffff0fe 	.word	0xfffff0fe
 8001428:	080018b9 	.word	0x080018b9
 800142c:	0800196d 	.word	0x0800196d
 8001430:	0800198b 	.word	0x0800198b

08001434 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b082      	sub	sp, #8
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	2204      	movs	r2, #4
 8001444:	4013      	ands	r3, r2
 8001446:	2b04      	cmp	r3, #4
 8001448:	d106      	bne.n	8001458 <HAL_ADC_IRQHandler+0x24>
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	2204      	movs	r2, #4
 8001452:	4013      	ands	r3, r2
 8001454:	2b04      	cmp	r3, #4
 8001456:	d00d      	beq.n	8001474 <HAL_ADC_IRQHandler+0x40>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	2208      	movs	r2, #8
 8001460:	4013      	ands	r3, r2
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8001462:	2b08      	cmp	r3, #8
 8001464:	d14f      	bne.n	8001506 <HAL_ADC_IRQHandler+0xd2>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	2208      	movs	r2, #8
 800146e:	4013      	ands	r3, r2
 8001470:	2b08      	cmp	r3, #8
 8001472:	d148      	bne.n	8001506 <HAL_ADC_IRQHandler+0xd2>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001478:	2210      	movs	r2, #16
 800147a:	4013      	ands	r3, r2
 800147c:	d106      	bne.n	800148c <HAL_ADC_IRQHandler+0x58>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001482:	2280      	movs	r2, #128	; 0x80
 8001484:	0092      	lsls	r2, r2, #2
 8001486:	431a      	orrs	r2, r3
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	68da      	ldr	r2, [r3, #12]
 8001492:	23c0      	movs	r3, #192	; 0xc0
 8001494:	011b      	lsls	r3, r3, #4
 8001496:	4013      	ands	r3, r2
 8001498:	d12d      	bne.n	80014f6 <HAL_ADC_IRQHandler+0xc2>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6a1b      	ldr	r3, [r3, #32]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d129      	bne.n	80014f6 <HAL_ADC_IRQHandler+0xc2>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	2208      	movs	r2, #8
 80014aa:	4013      	ands	r3, r2
 80014ac:	2b08      	cmp	r3, #8
 80014ae:	d122      	bne.n	80014f6 <HAL_ADC_IRQHandler+0xc2>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	689b      	ldr	r3, [r3, #8]
 80014b6:	2204      	movs	r2, #4
 80014b8:	4013      	ands	r3, r2
 80014ba:	d110      	bne.n	80014de <HAL_ADC_IRQHandler+0xaa>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	687a      	ldr	r2, [r7, #4]
 80014c2:	6812      	ldr	r2, [r2, #0]
 80014c4:	6852      	ldr	r2, [r2, #4]
 80014c6:	210c      	movs	r1, #12
 80014c8:	438a      	bics	r2, r1
 80014ca:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014d0:	4a32      	ldr	r2, [pc, #200]	; (800159c <HAL_ADC_IRQHandler+0x168>)
 80014d2:	4013      	ands	r3, r2
 80014d4:	2201      	movs	r2, #1
 80014d6:	431a      	orrs	r2, r3
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	645a      	str	r2, [r3, #68]	; 0x44
 80014dc:	e00b      	b.n	80014f6 <HAL_ADC_IRQHandler+0xc2>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014e2:	2220      	movs	r2, #32
 80014e4:	431a      	orrs	r2, r3
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	645a      	str	r2, [r3, #68]	; 0x44
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80014ee:	2201      	movs	r2, #1
 80014f0:	431a      	orrs	r2, r3
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	649a      	str	r2, [r3, #72]	; 0x48
    
    /* Conversion complete callback */
    /* Note: into callback, to determine if conversion has been triggered     */
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
      HAL_ADC_ConvCpltCallback(hadc);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	0018      	movs	r0, r3
 80014fa:	f003 fc2b 	bl	8004d54 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	220c      	movs	r2, #12
 8001504:	601a      	str	r2, [r3, #0]
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	2280      	movs	r2, #128	; 0x80
 800150e:	4013      	ands	r3, r2
 8001510:	2b80      	cmp	r3, #128	; 0x80
 8001512:	d115      	bne.n	8001540 <HAL_ADC_IRQHandler+0x10c>
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	2280      	movs	r2, #128	; 0x80
 800151c:	4013      	ands	r3, r2
 800151e:	2b80      	cmp	r3, #128	; 0x80
 8001520:	d10e      	bne.n	8001540 <HAL_ADC_IRQHandler+0x10c>
  {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001526:	2280      	movs	r2, #128	; 0x80
 8001528:	0252      	lsls	r2, r2, #9
 800152a:	431a      	orrs	r2, r3
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Level out of window callback */ 
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	0018      	movs	r0, r3
 8001534:	f000 f83c 	bl	80015b0 <HAL_ADC_LevelOutOfWindowCallback>
    
    /* Clear ADC Analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	2280      	movs	r2, #128	; 0x80
 800153e:	601a      	str	r2, [r3, #0]
   
  }
  
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	2210      	movs	r2, #16
 8001548:	4013      	ands	r3, r2
 800154a:	2b10      	cmp	r3, #16
 800154c:	d122      	bne.n	8001594 <HAL_ADC_IRQHandler+0x160>
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	2210      	movs	r2, #16
 8001556:	4013      	ands	r3, r2
 8001558:	2b10      	cmp	r3, #16
 800155a:	d11b      	bne.n	8001594 <HAL_ADC_IRQHandler+0x160>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001560:	2b01      	cmp	r3, #1
 8001562:	d005      	beq.n	8001570 <HAL_ADC_IRQHandler+0x13c>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	68db      	ldr	r3, [r3, #12]
 800156a:	2201      	movs	r2, #1
 800156c:	4013      	ands	r3, r2
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 800156e:	d00d      	beq.n	800158c <HAL_ADC_IRQHandler+0x158>
    {
      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001574:	2202      	movs	r2, #2
 8001576:	431a      	orrs	r2, r3
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Clear ADC overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	2210      	movs	r2, #16
 8001582:	601a      	str	r2, [r3, #0]
      
      /* Error callback */ 
      HAL_ADC_ErrorCallback(hadc);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	0018      	movs	r0, r3
 8001588:	f000 f81a 	bl	80015c0 <HAL_ADC_ErrorCallback>
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	2210      	movs	r2, #16
 8001592:	601a      	str	r2, [r3, #0]
  }

}
 8001594:	46c0      	nop			; (mov r8, r8)
 8001596:	46bd      	mov	sp, r7
 8001598:	b002      	add	sp, #8
 800159a:	bd80      	pop	{r7, pc}
 800159c:	fffffefe 	.word	0xfffffefe

080015a0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80015a8:	46c0      	nop			; (mov r8, r8)
 80015aa:	46bd      	mov	sp, r7
 80015ac:	b002      	add	sp, #8
 80015ae:	bd80      	pop	{r7, pc}

080015b0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 80015b8:	46c0      	nop			; (mov r8, r8)
 80015ba:	46bd      	mov	sp, r7
 80015bc:	b002      	add	sp, #8
 80015be:	bd80      	pop	{r7, pc}

080015c0 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80015c8:	46c0      	nop			; (mov r8, r8)
 80015ca:	46bd      	mov	sp, r7
 80015cc:	b002      	add	sp, #8
 80015ce:	bd80      	pop	{r7, pc}

080015d0 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b084      	sub	sp, #16
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
 80015d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015da:	230f      	movs	r3, #15
 80015dc:	18fb      	adds	r3, r7, r3
 80015de:	2200      	movs	r2, #0
 80015e0:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 80015e2:	2300      	movs	r3, #0
 80015e4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80015ea:	2380      	movs	r3, #128	; 0x80
 80015ec:	055b      	lsls	r3, r3, #21
 80015ee:	429a      	cmp	r2, r3
 80015f0:	d011      	beq.n	8001616 <HAL_ADC_ConfigChannel+0x46>
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015f6:	2b01      	cmp	r3, #1
 80015f8:	d00d      	beq.n	8001616 <HAL_ADC_ConfigChannel+0x46>
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015fe:	2b02      	cmp	r3, #2
 8001600:	d009      	beq.n	8001616 <HAL_ADC_ConfigChannel+0x46>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001606:	2b03      	cmp	r3, #3
 8001608:	d005      	beq.n	8001616 <HAL_ADC_ConfigChannel+0x46>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800160e:	2b04      	cmp	r3, #4
 8001610:	d001      	beq.n	8001616 <HAL_ADC_ConfigChannel+0x46>
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2240      	movs	r2, #64	; 0x40
 800161a:	5c9b      	ldrb	r3, [r3, r2]
 800161c:	2b01      	cmp	r3, #1
 800161e:	d101      	bne.n	8001624 <HAL_ADC_ConfigChannel+0x54>
 8001620:	2302      	movs	r3, #2
 8001622:	e0bc      	b.n	800179e <HAL_ADC_ConfigChannel+0x1ce>
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2240      	movs	r2, #64	; 0x40
 8001628:	2101      	movs	r1, #1
 800162a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	689b      	ldr	r3, [r3, #8]
 8001632:	2204      	movs	r2, #4
 8001634:	4013      	ands	r3, r2
 8001636:	d000      	beq.n	800163a <HAL_ADC_ConfigChannel+0x6a>
 8001638:	e0a0      	b.n	800177c <HAL_ADC_ConfigChannel+0x1ac>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	4a5a      	ldr	r2, [pc, #360]	; (80017a8 <HAL_ADC_ConfigChannel+0x1d8>)
 8001640:	4293      	cmp	r3, r2
 8001642:	d100      	bne.n	8001646 <HAL_ADC_ConfigChannel+0x76>
 8001644:	e078      	b.n	8001738 <HAL_ADC_ConfigChannel+0x168>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	687a      	ldr	r2, [r7, #4]
 800164c:	6812      	ldr	r2, [r2, #0]
 800164e:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8001650:	683a      	ldr	r2, [r7, #0]
 8001652:	6812      	ldr	r2, [r2, #0]
 8001654:	2001      	movs	r0, #1
 8001656:	4090      	lsls	r0, r2
 8001658:	0002      	movs	r2, r0
 800165a:	430a      	orrs	r2, r1
 800165c:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001662:	2380      	movs	r3, #128	; 0x80
 8001664:	055b      	lsls	r3, r3, #21
 8001666:	429a      	cmp	r2, r3
 8001668:	d037      	beq.n	80016da <HAL_ADC_ConfigChannel+0x10a>
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800166e:	2b01      	cmp	r3, #1
 8001670:	d033      	beq.n	80016da <HAL_ADC_ConfigChannel+0x10a>
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001676:	2b02      	cmp	r3, #2
 8001678:	d02f      	beq.n	80016da <HAL_ADC_ConfigChannel+0x10a>
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800167e:	2b03      	cmp	r3, #3
 8001680:	d02b      	beq.n	80016da <HAL_ADC_ConfigChannel+0x10a>
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001686:	2b04      	cmp	r3, #4
 8001688:	d027      	beq.n	80016da <HAL_ADC_ConfigChannel+0x10a>
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800168e:	2b05      	cmp	r3, #5
 8001690:	d023      	beq.n	80016da <HAL_ADC_ConfigChannel+0x10a>
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001696:	2b06      	cmp	r3, #6
 8001698:	d01f      	beq.n	80016da <HAL_ADC_ConfigChannel+0x10a>
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800169e:	2b07      	cmp	r3, #7
 80016a0:	d01b      	beq.n	80016da <HAL_ADC_ConfigChannel+0x10a>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	689a      	ldr	r2, [r3, #8]
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	695b      	ldr	r3, [r3, #20]
 80016ac:	2107      	movs	r1, #7
 80016ae:	400b      	ands	r3, r1
 80016b0:	429a      	cmp	r2, r3
 80016b2:	d012      	beq.n	80016da <HAL_ADC_ConfigChannel+0x10a>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	687a      	ldr	r2, [r7, #4]
 80016ba:	6812      	ldr	r2, [r2, #0]
 80016bc:	6952      	ldr	r2, [r2, #20]
 80016be:	2107      	movs	r1, #7
 80016c0:	438a      	bics	r2, r1
 80016c2:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	687a      	ldr	r2, [r7, #4]
 80016ca:	6812      	ldr	r2, [r2, #0]
 80016cc:	6951      	ldr	r1, [r2, #20]
 80016ce:	683a      	ldr	r2, [r7, #0]
 80016d0:	6892      	ldr	r2, [r2, #8]
 80016d2:	2007      	movs	r0, #7
 80016d4:	4002      	ands	r2, r0
 80016d6:	430a      	orrs	r2, r1
 80016d8:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	2b10      	cmp	r3, #16
 80016e0:	d003      	beq.n	80016ea <HAL_ADC_ConfigChannel+0x11a>
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	2b11      	cmp	r3, #17
 80016e8:	d152      	bne.n	8001790 <HAL_ADC_ConfigChannel+0x1c0>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80016ea:	4a30      	ldr	r2, [pc, #192]	; (80017ac <HAL_ADC_ConfigChannel+0x1dc>)
 80016ec:	4b2f      	ldr	r3, [pc, #188]	; (80017ac <HAL_ADC_ConfigChannel+0x1dc>)
 80016ee:	6819      	ldr	r1, [r3, #0]
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	2b10      	cmp	r3, #16
 80016f6:	d102      	bne.n	80016fe <HAL_ADC_ConfigChannel+0x12e>
 80016f8:	2380      	movs	r3, #128	; 0x80
 80016fa:	041b      	lsls	r3, r3, #16
 80016fc:	e001      	b.n	8001702 <HAL_ADC_ConfigChannel+0x132>
 80016fe:	2380      	movs	r3, #128	; 0x80
 8001700:	03db      	lsls	r3, r3, #15
 8001702:	430b      	orrs	r3, r1
 8001704:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	2b10      	cmp	r3, #16
 800170c:	d140      	bne.n	8001790 <HAL_ADC_ConfigChannel+0x1c0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800170e:	4b28      	ldr	r3, [pc, #160]	; (80017b0 <HAL_ADC_ConfigChannel+0x1e0>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4928      	ldr	r1, [pc, #160]	; (80017b4 <HAL_ADC_ConfigChannel+0x1e4>)
 8001714:	0018      	movs	r0, r3
 8001716:	f7fe fd01 	bl	800011c <__udivsi3>
 800171a:	0003      	movs	r3, r0
 800171c:	001a      	movs	r2, r3
 800171e:	0013      	movs	r3, r2
 8001720:	009b      	lsls	r3, r3, #2
 8001722:	189b      	adds	r3, r3, r2
 8001724:	005b      	lsls	r3, r3, #1
 8001726:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001728:	e002      	b.n	8001730 <HAL_ADC_ConfigChannel+0x160>
          {
            wait_loop_index--;
 800172a:	68bb      	ldr	r3, [r7, #8]
 800172c:	3b01      	subs	r3, #1
 800172e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001730:	68bb      	ldr	r3, [r7, #8]
 8001732:	2b00      	cmp	r3, #0
 8001734:	d1f9      	bne.n	800172a <HAL_ADC_ConfigChannel+0x15a>
 8001736:	e02b      	b.n	8001790 <HAL_ADC_ConfigChannel+0x1c0>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	687a      	ldr	r2, [r7, #4]
 800173e:	6812      	ldr	r2, [r2, #0]
 8001740:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8001742:	683a      	ldr	r2, [r7, #0]
 8001744:	6812      	ldr	r2, [r2, #0]
 8001746:	2001      	movs	r0, #1
 8001748:	4090      	lsls	r0, r2
 800174a:	0002      	movs	r2, r0
 800174c:	43d2      	mvns	r2, r2
 800174e:	400a      	ands	r2, r1
 8001750:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	2b10      	cmp	r3, #16
 8001758:	d003      	beq.n	8001762 <HAL_ADC_ConfigChannel+0x192>
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	2b11      	cmp	r3, #17
 8001760:	d116      	bne.n	8001790 <HAL_ADC_ConfigChannel+0x1c0>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001762:	4a12      	ldr	r2, [pc, #72]	; (80017ac <HAL_ADC_ConfigChannel+0x1dc>)
 8001764:	4b11      	ldr	r3, [pc, #68]	; (80017ac <HAL_ADC_ConfigChannel+0x1dc>)
 8001766:	6819      	ldr	r1, [r3, #0]
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	2b10      	cmp	r3, #16
 800176e:	d101      	bne.n	8001774 <HAL_ADC_ConfigChannel+0x1a4>
 8001770:	4b11      	ldr	r3, [pc, #68]	; (80017b8 <HAL_ADC_ConfigChannel+0x1e8>)
 8001772:	e000      	b.n	8001776 <HAL_ADC_ConfigChannel+0x1a6>
 8001774:	4b11      	ldr	r3, [pc, #68]	; (80017bc <HAL_ADC_ConfigChannel+0x1ec>)
 8001776:	400b      	ands	r3, r1
 8001778:	6013      	str	r3, [r2, #0]
 800177a:	e009      	b.n	8001790 <HAL_ADC_ConfigChannel+0x1c0>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001780:	2220      	movs	r2, #32
 8001782:	431a      	orrs	r2, r3
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	645a      	str	r2, [r3, #68]	; 0x44
    
    tmp_hal_status = HAL_ERROR;
 8001788:	230f      	movs	r3, #15
 800178a:	18fb      	adds	r3, r7, r3
 800178c:	2201      	movs	r2, #1
 800178e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2240      	movs	r2, #64	; 0x40
 8001794:	2100      	movs	r1, #0
 8001796:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8001798:	230f      	movs	r3, #15
 800179a:	18fb      	adds	r3, r7, r3
 800179c:	781b      	ldrb	r3, [r3, #0]
}
 800179e:	0018      	movs	r0, r3
 80017a0:	46bd      	mov	sp, r7
 80017a2:	b004      	add	sp, #16
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	46c0      	nop			; (mov r8, r8)
 80017a8:	00001001 	.word	0x00001001
 80017ac:	40012708 	.word	0x40012708
 80017b0:	20000000 	.word	0x20000000
 80017b4:	000f4240 	.word	0x000f4240
 80017b8:	ff7fffff 	.word	0xff7fffff
 80017bc:	ffbfffff 	.word	0xffbfffff

080017c0 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b084      	sub	sp, #16
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80017c8:	2300      	movs	r3, #0
 80017ca:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80017cc:	2300      	movs	r3, #0
 80017ce:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	689b      	ldr	r3, [r3, #8]
 80017d6:	2203      	movs	r2, #3
 80017d8:	4013      	ands	r3, r2
 80017da:	2b01      	cmp	r3, #1
 80017dc:	d112      	bne.n	8001804 <ADC_Enable+0x44>
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	2201      	movs	r2, #1
 80017e6:	4013      	ands	r3, r2
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	d009      	beq.n	8001800 <ADC_Enable+0x40>
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	68da      	ldr	r2, [r3, #12]
 80017f2:	2380      	movs	r3, #128	; 0x80
 80017f4:	021b      	lsls	r3, r3, #8
 80017f6:	401a      	ands	r2, r3
 80017f8:	2380      	movs	r3, #128	; 0x80
 80017fa:	021b      	lsls	r3, r3, #8
 80017fc:	429a      	cmp	r2, r3
 80017fe:	d101      	bne.n	8001804 <ADC_Enable+0x44>
 8001800:	2301      	movs	r3, #1
 8001802:	e000      	b.n	8001806 <ADC_Enable+0x46>
 8001804:	2300      	movs	r3, #0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d14b      	bne.n	80018a2 <ADC_Enable+0xe2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	689b      	ldr	r3, [r3, #8]
 8001810:	4a26      	ldr	r2, [pc, #152]	; (80018ac <ADC_Enable+0xec>)
 8001812:	4013      	ands	r3, r2
 8001814:	d00d      	beq.n	8001832 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800181a:	2210      	movs	r2, #16
 800181c:	431a      	orrs	r2, r3
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	645a      	str	r2, [r3, #68]	; 0x44
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001826:	2201      	movs	r2, #1
 8001828:	431a      	orrs	r2, r3
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	649a      	str	r2, [r3, #72]	; 0x48
      
      return HAL_ERROR;
 800182e:	2301      	movs	r3, #1
 8001830:	e038      	b.n	80018a4 <ADC_Enable+0xe4>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	687a      	ldr	r2, [r7, #4]
 8001838:	6812      	ldr	r2, [r2, #0]
 800183a:	6892      	ldr	r2, [r2, #8]
 800183c:	2101      	movs	r1, #1
 800183e:	430a      	orrs	r2, r1
 8001840:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001842:	4b1b      	ldr	r3, [pc, #108]	; (80018b0 <ADC_Enable+0xf0>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	491b      	ldr	r1, [pc, #108]	; (80018b4 <ADC_Enable+0xf4>)
 8001848:	0018      	movs	r0, r3
 800184a:	f7fe fc67 	bl	800011c <__udivsi3>
 800184e:	0003      	movs	r3, r0
 8001850:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001852:	e002      	b.n	800185a <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8001854:	68bb      	ldr	r3, [r7, #8]
 8001856:	3b01      	subs	r3, #1
 8001858:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800185a:	68bb      	ldr	r3, [r7, #8]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d1f9      	bne.n	8001854 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8001860:	f7ff fc00 	bl	8001064 <HAL_GetTick>
 8001864:	0003      	movs	r3, r0
 8001866:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001868:	e014      	b.n	8001894 <ADC_Enable+0xd4>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800186a:	f7ff fbfb 	bl	8001064 <HAL_GetTick>
 800186e:	0002      	movs	r2, r0
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	1ad3      	subs	r3, r2, r3
 8001874:	2b02      	cmp	r3, #2
 8001876:	d90d      	bls.n	8001894 <ADC_Enable+0xd4>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800187c:	2210      	movs	r2, #16
 800187e:	431a      	orrs	r2, r3
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	645a      	str	r2, [r3, #68]	; 0x44
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001888:	2201      	movs	r2, #1
 800188a:	431a      	orrs	r2, r3
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	649a      	str	r2, [r3, #72]	; 0x48
      
        return HAL_ERROR;
 8001890:	2301      	movs	r3, #1
 8001892:	e007      	b.n	80018a4 <ADC_Enable+0xe4>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	2201      	movs	r2, #1
 800189c:	4013      	ands	r3, r2
 800189e:	2b01      	cmp	r3, #1
 80018a0:	d1e3      	bne.n	800186a <ADC_Enable+0xaa>
    }   
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 80018a2:	2300      	movs	r3, #0
}
 80018a4:	0018      	movs	r0, r3
 80018a6:	46bd      	mov	sp, r7
 80018a8:	b004      	add	sp, #16
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	80000017 	.word	0x80000017
 80018b0:	20000000 	.word	0x20000000
 80018b4:	000f4240 	.word	0x000f4240

080018b8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b084      	sub	sp, #16
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018c4:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ca:	2250      	movs	r2, #80	; 0x50
 80018cc:	4013      	ands	r3, r2
 80018ce:	d140      	bne.n	8001952 <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018d4:	2280      	movs	r2, #128	; 0x80
 80018d6:	0092      	lsls	r2, r2, #2
 80018d8:	431a      	orrs	r2, r3
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	68da      	ldr	r2, [r3, #12]
 80018e4:	23c0      	movs	r3, #192	; 0xc0
 80018e6:	011b      	lsls	r3, r3, #4
 80018e8:	4013      	ands	r3, r2
 80018ea:	d12d      	bne.n	8001948 <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	6a1b      	ldr	r3, [r3, #32]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d129      	bne.n	8001948 <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	2208      	movs	r2, #8
 80018fc:	4013      	ands	r3, r2
 80018fe:	2b08      	cmp	r3, #8
 8001900:	d122      	bne.n	8001948 <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	689b      	ldr	r3, [r3, #8]
 8001908:	2204      	movs	r2, #4
 800190a:	4013      	ands	r3, r2
 800190c:	d110      	bne.n	8001930 <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	68fa      	ldr	r2, [r7, #12]
 8001914:	6812      	ldr	r2, [r2, #0]
 8001916:	6852      	ldr	r2, [r2, #4]
 8001918:	210c      	movs	r1, #12
 800191a:	438a      	bics	r2, r1
 800191c:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001922:	4a11      	ldr	r2, [pc, #68]	; (8001968 <ADC_DMAConvCplt+0xb0>)
 8001924:	4013      	ands	r3, r2
 8001926:	2201      	movs	r2, #1
 8001928:	431a      	orrs	r2, r3
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	645a      	str	r2, [r3, #68]	; 0x44
 800192e:	e00b      	b.n	8001948 <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001934:	2220      	movs	r2, #32
 8001936:	431a      	orrs	r2, r3
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	645a      	str	r2, [r3, #68]	; 0x44
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001940:	2201      	movs	r2, #1
 8001942:	431a      	orrs	r2, r3
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	649a      	str	r2, [r3, #72]	; 0x48
        }
      }
    }

    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	0018      	movs	r0, r3
 800194c:	f003 fa02 	bl	8004d54 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8001950:	e005      	b.n	800195e <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001956:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001958:	687a      	ldr	r2, [r7, #4]
 800195a:	0010      	movs	r0, r2
 800195c:	4798      	blx	r3
}
 800195e:	46c0      	nop			; (mov r8, r8)
 8001960:	46bd      	mov	sp, r7
 8001962:	b004      	add	sp, #16
 8001964:	bd80      	pop	{r7, pc}
 8001966:	46c0      	nop			; (mov r8, r8)
 8001968:	fffffefe 	.word	0xfffffefe

0800196c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b084      	sub	sp, #16
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001978:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	0018      	movs	r0, r3
 800197e:	f7ff fe0f 	bl	80015a0 <HAL_ADC_ConvHalfCpltCallback>
}
 8001982:	46c0      	nop			; (mov r8, r8)
 8001984:	46bd      	mov	sp, r7
 8001986:	b004      	add	sp, #16
 8001988:	bd80      	pop	{r7, pc}

0800198a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800198a:	b580      	push	{r7, lr}
 800198c:	b084      	sub	sp, #16
 800198e:	af00      	add	r7, sp, #0
 8001990:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001996:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800199c:	2240      	movs	r2, #64	; 0x40
 800199e:	431a      	orrs	r2, r3
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80019a8:	2204      	movs	r2, #4
 80019aa:	431a      	orrs	r2, r3
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	649a      	str	r2, [r3, #72]	; 0x48
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	0018      	movs	r0, r3
 80019b4:	f7ff fe04 	bl	80015c0 <HAL_ADC_ErrorCallback>
}
 80019b8:	46c0      	nop			; (mov r8, r8)
 80019ba:	46bd      	mov	sp, r7
 80019bc:	b004      	add	sp, #16
 80019be:	bd80      	pop	{r7, pc}

080019c0 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b082      	sub	sp, #8
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	0002      	movs	r2, r0
 80019c8:	1dfb      	adds	r3, r7, #7
 80019ca:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80019cc:	4b06      	ldr	r3, [pc, #24]	; (80019e8 <NVIC_EnableIRQ+0x28>)
 80019ce:	1dfa      	adds	r2, r7, #7
 80019d0:	7812      	ldrb	r2, [r2, #0]
 80019d2:	0011      	movs	r1, r2
 80019d4:	221f      	movs	r2, #31
 80019d6:	400a      	ands	r2, r1
 80019d8:	2101      	movs	r1, #1
 80019da:	4091      	lsls	r1, r2
 80019dc:	000a      	movs	r2, r1
 80019de:	601a      	str	r2, [r3, #0]
}
 80019e0:	46c0      	nop			; (mov r8, r8)
 80019e2:	46bd      	mov	sp, r7
 80019e4:	b002      	add	sp, #8
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	e000e100 	.word	0xe000e100

080019ec <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019ec:	b5b0      	push	{r4, r5, r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	0002      	movs	r2, r0
 80019f4:	6039      	str	r1, [r7, #0]
 80019f6:	1dfb      	adds	r3, r7, #7
 80019f8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 80019fa:	1dfb      	adds	r3, r7, #7
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	2b7f      	cmp	r3, #127	; 0x7f
 8001a00:	d932      	bls.n	8001a68 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a02:	4c2f      	ldr	r4, [pc, #188]	; (8001ac0 <NVIC_SetPriority+0xd4>)
 8001a04:	1dfb      	adds	r3, r7, #7
 8001a06:	781b      	ldrb	r3, [r3, #0]
 8001a08:	001a      	movs	r2, r3
 8001a0a:	230f      	movs	r3, #15
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	3b08      	subs	r3, #8
 8001a10:	0899      	lsrs	r1, r3, #2
 8001a12:	4a2b      	ldr	r2, [pc, #172]	; (8001ac0 <NVIC_SetPriority+0xd4>)
 8001a14:	1dfb      	adds	r3, r7, #7
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	0018      	movs	r0, r3
 8001a1a:	230f      	movs	r3, #15
 8001a1c:	4003      	ands	r3, r0
 8001a1e:	3b08      	subs	r3, #8
 8001a20:	089b      	lsrs	r3, r3, #2
 8001a22:	3306      	adds	r3, #6
 8001a24:	009b      	lsls	r3, r3, #2
 8001a26:	18d3      	adds	r3, r2, r3
 8001a28:	3304      	adds	r3, #4
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	1dfa      	adds	r2, r7, #7
 8001a2e:	7812      	ldrb	r2, [r2, #0]
 8001a30:	0010      	movs	r0, r2
 8001a32:	2203      	movs	r2, #3
 8001a34:	4002      	ands	r2, r0
 8001a36:	00d2      	lsls	r2, r2, #3
 8001a38:	20ff      	movs	r0, #255	; 0xff
 8001a3a:	4090      	lsls	r0, r2
 8001a3c:	0002      	movs	r2, r0
 8001a3e:	43d2      	mvns	r2, r2
 8001a40:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	019b      	lsls	r3, r3, #6
 8001a46:	20ff      	movs	r0, #255	; 0xff
 8001a48:	4018      	ands	r0, r3
 8001a4a:	1dfb      	adds	r3, r7, #7
 8001a4c:	781b      	ldrb	r3, [r3, #0]
 8001a4e:	001d      	movs	r5, r3
 8001a50:	2303      	movs	r3, #3
 8001a52:	402b      	ands	r3, r5
 8001a54:	00db      	lsls	r3, r3, #3
 8001a56:	4098      	lsls	r0, r3
 8001a58:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a5a:	431a      	orrs	r2, r3
 8001a5c:	1d8b      	adds	r3, r1, #6
 8001a5e:	009b      	lsls	r3, r3, #2
 8001a60:	18e3      	adds	r3, r4, r3
 8001a62:	3304      	adds	r3, #4
 8001a64:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001a66:	e027      	b.n	8001ab8 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a68:	4c16      	ldr	r4, [pc, #88]	; (8001ac4 <NVIC_SetPriority+0xd8>)
 8001a6a:	1dfb      	adds	r3, r7, #7
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	b25b      	sxtb	r3, r3
 8001a70:	089b      	lsrs	r3, r3, #2
 8001a72:	4914      	ldr	r1, [pc, #80]	; (8001ac4 <NVIC_SetPriority+0xd8>)
 8001a74:	1dfa      	adds	r2, r7, #7
 8001a76:	7812      	ldrb	r2, [r2, #0]
 8001a78:	b252      	sxtb	r2, r2
 8001a7a:	0892      	lsrs	r2, r2, #2
 8001a7c:	32c0      	adds	r2, #192	; 0xc0
 8001a7e:	0092      	lsls	r2, r2, #2
 8001a80:	5852      	ldr	r2, [r2, r1]
 8001a82:	1df9      	adds	r1, r7, #7
 8001a84:	7809      	ldrb	r1, [r1, #0]
 8001a86:	0008      	movs	r0, r1
 8001a88:	2103      	movs	r1, #3
 8001a8a:	4001      	ands	r1, r0
 8001a8c:	00c9      	lsls	r1, r1, #3
 8001a8e:	20ff      	movs	r0, #255	; 0xff
 8001a90:	4088      	lsls	r0, r1
 8001a92:	0001      	movs	r1, r0
 8001a94:	43c9      	mvns	r1, r1
 8001a96:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001a98:	683a      	ldr	r2, [r7, #0]
 8001a9a:	0192      	lsls	r2, r2, #6
 8001a9c:	20ff      	movs	r0, #255	; 0xff
 8001a9e:	4010      	ands	r0, r2
 8001aa0:	1dfa      	adds	r2, r7, #7
 8001aa2:	7812      	ldrb	r2, [r2, #0]
 8001aa4:	0015      	movs	r5, r2
 8001aa6:	2203      	movs	r2, #3
 8001aa8:	402a      	ands	r2, r5
 8001aaa:	00d2      	lsls	r2, r2, #3
 8001aac:	4090      	lsls	r0, r2
 8001aae:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ab0:	430a      	orrs	r2, r1
 8001ab2:	33c0      	adds	r3, #192	; 0xc0
 8001ab4:	009b      	lsls	r3, r3, #2
 8001ab6:	511a      	str	r2, [r3, r4]
}
 8001ab8:	46c0      	nop			; (mov r8, r8)
 8001aba:	46bd      	mov	sp, r7
 8001abc:	b002      	add	sp, #8
 8001abe:	bdb0      	pop	{r4, r5, r7, pc}
 8001ac0:	e000ed00 	.word	0xe000ed00
 8001ac4:	e000e100 	.word	0xe000e100

08001ac8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b082      	sub	sp, #8
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	3b01      	subs	r3, #1
 8001ad4:	4a0c      	ldr	r2, [pc, #48]	; (8001b08 <SysTick_Config+0x40>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d901      	bls.n	8001ade <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ada:	2301      	movs	r3, #1
 8001adc:	e010      	b.n	8001b00 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ade:	4b0b      	ldr	r3, [pc, #44]	; (8001b0c <SysTick_Config+0x44>)
 8001ae0:	687a      	ldr	r2, [r7, #4]
 8001ae2:	3a01      	subs	r2, #1
 8001ae4:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	425b      	negs	r3, r3
 8001aea:	2103      	movs	r1, #3
 8001aec:	0018      	movs	r0, r3
 8001aee:	f7ff ff7d 	bl	80019ec <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001af2:	4b06      	ldr	r3, [pc, #24]	; (8001b0c <SysTick_Config+0x44>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001af8:	4b04      	ldr	r3, [pc, #16]	; (8001b0c <SysTick_Config+0x44>)
 8001afa:	2207      	movs	r2, #7
 8001afc:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001afe:	2300      	movs	r3, #0
}
 8001b00:	0018      	movs	r0, r3
 8001b02:	46bd      	mov	sp, r7
 8001b04:	b002      	add	sp, #8
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	00ffffff 	.word	0x00ffffff
 8001b0c:	e000e010 	.word	0xe000e010

08001b10 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b084      	sub	sp, #16
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	60b9      	str	r1, [r7, #8]
 8001b18:	607a      	str	r2, [r7, #4]
 8001b1a:	230f      	movs	r3, #15
 8001b1c:	18fb      	adds	r3, r7, r3
 8001b1e:	1c02      	adds	r2, r0, #0
 8001b20:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001b22:	68ba      	ldr	r2, [r7, #8]
 8001b24:	230f      	movs	r3, #15
 8001b26:	18fb      	adds	r3, r7, r3
 8001b28:	781b      	ldrb	r3, [r3, #0]
 8001b2a:	b25b      	sxtb	r3, r3
 8001b2c:	0011      	movs	r1, r2
 8001b2e:	0018      	movs	r0, r3
 8001b30:	f7ff ff5c 	bl	80019ec <NVIC_SetPriority>
}
 8001b34:	46c0      	nop			; (mov r8, r8)
 8001b36:	46bd      	mov	sp, r7
 8001b38:	b004      	add	sp, #16
 8001b3a:	bd80      	pop	{r7, pc}

08001b3c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b082      	sub	sp, #8
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	0002      	movs	r2, r0
 8001b44:	1dfb      	adds	r3, r7, #7
 8001b46:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b48:	1dfb      	adds	r3, r7, #7
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	b25b      	sxtb	r3, r3
 8001b4e:	0018      	movs	r0, r3
 8001b50:	f7ff ff36 	bl	80019c0 <NVIC_EnableIRQ>
}
 8001b54:	46c0      	nop			; (mov r8, r8)
 8001b56:	46bd      	mov	sp, r7
 8001b58:	b002      	add	sp, #8
 8001b5a:	bd80      	pop	{r7, pc}

08001b5c <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	0018      	movs	r0, r3
 8001b68:	f7ff ffae 	bl	8001ac8 <SysTick_Config>
 8001b6c:	0003      	movs	r3, r0
}
 8001b6e:	0018      	movs	r0, r3
 8001b70:	46bd      	mov	sp, r7
 8001b72:	b002      	add	sp, #8
 8001b74:	bd80      	pop	{r7, pc}
	...

08001b78 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b082      	sub	sp, #8
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2b04      	cmp	r3, #4
 8001b84:	d106      	bne.n	8001b94 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001b86:	4b08      	ldr	r3, [pc, #32]	; (8001ba8 <HAL_SYSTICK_CLKSourceConfig+0x30>)
 8001b88:	4a07      	ldr	r2, [pc, #28]	; (8001ba8 <HAL_SYSTICK_CLKSourceConfig+0x30>)
 8001b8a:	6812      	ldr	r2, [r2, #0]
 8001b8c:	2104      	movs	r1, #4
 8001b8e:	430a      	orrs	r2, r1
 8001b90:	601a      	str	r2, [r3, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8001b92:	e005      	b.n	8001ba0 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001b94:	4b04      	ldr	r3, [pc, #16]	; (8001ba8 <HAL_SYSTICK_CLKSourceConfig+0x30>)
 8001b96:	4a04      	ldr	r2, [pc, #16]	; (8001ba8 <HAL_SYSTICK_CLKSourceConfig+0x30>)
 8001b98:	6812      	ldr	r2, [r2, #0]
 8001b9a:	2104      	movs	r1, #4
 8001b9c:	438a      	bics	r2, r1
 8001b9e:	601a      	str	r2, [r3, #0]
}
 8001ba0:	46c0      	nop			; (mov r8, r8)
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	b002      	add	sp, #8
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	e000e010 	.word	0xe000e010

08001bac <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8001bb0:	f000 f803 	bl	8001bba <HAL_SYSTICK_Callback>
}
 8001bb4:	46c0      	nop			; (mov r8, r8)
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}

08001bba <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001bba:	b580      	push	{r7, lr}
 8001bbc:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8001bbe:	46c0      	nop			; (mov r8, r8)
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}

08001bc4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b084      	sub	sp, #16
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d101      	bne.n	8001bda <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	e042      	b.n	8001c60 <HAL_DMA_Init+0x9c>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2221      	movs	r2, #33	; 0x21
 8001bde:	2102      	movs	r1, #2
 8001be0:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	4a1e      	ldr	r2, [pc, #120]	; (8001c68 <HAL_DMA_Init+0xa4>)
 8001bee:	4013      	ands	r3, r2
 8001bf0:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001bfa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	68db      	ldr	r3, [r3, #12]
 8001c00:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c06:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	695b      	ldr	r3, [r3, #20]
 8001c0c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c12:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	69db      	ldr	r3, [r3, #28]
 8001c18:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001c1a:	68fa      	ldr	r2, [r7, #12]
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	68fa      	ldr	r2, [r7, #12]
 8001c26:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	0018      	movs	r0, r3
 8001c2c:	f000 f998 	bl	8001f60 <DMA_CalcBaseAndBitshift>
  
  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2200      	movs	r2, #0
 8001c34:	629a      	str	r2, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2200      	movs	r2, #0
 8001c3a:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2200      	movs	r2, #0
 8001c40:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2200      	movs	r2, #0
 8001c46:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2221      	movs	r2, #33	; 0x21
 8001c52:	2101      	movs	r1, #1
 8001c54:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	2220      	movs	r2, #32
 8001c5a:	2100      	movs	r1, #0
 8001c5c:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8001c5e:	2300      	movs	r3, #0
}  
 8001c60:	0018      	movs	r0, r3
 8001c62:	46bd      	mov	sp, r7
 8001c64:	b004      	add	sp, #16
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	ffffc00f 	.word	0xffffc00f

08001c6c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b086      	sub	sp, #24
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	60f8      	str	r0, [r7, #12]
 8001c74:	60b9      	str	r1, [r7, #8]
 8001c76:	607a      	str	r2, [r7, #4]
 8001c78:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8001c7a:	2317      	movs	r3, #23
 8001c7c:	18fb      	adds	r3, r7, r3
 8001c7e:	2200      	movs	r2, #0
 8001c80:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	2220      	movs	r2, #32
 8001c86:	5c9b      	ldrb	r3, [r3, r2]
 8001c88:	2b01      	cmp	r3, #1
 8001c8a:	d101      	bne.n	8001c90 <HAL_DMA_Start_IT+0x24>
 8001c8c:	2302      	movs	r3, #2
 8001c8e:	e04f      	b.n	8001d30 <HAL_DMA_Start_IT+0xc4>
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	2220      	movs	r2, #32
 8001c94:	2101      	movs	r1, #1
 8001c96:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	2221      	movs	r2, #33	; 0x21
 8001c9c:	5c9b      	ldrb	r3, [r3, r2]
 8001c9e:	b2db      	uxtb	r3, r3
 8001ca0:	2b01      	cmp	r3, #1
 8001ca2:	d13a      	bne.n	8001d1a <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	2221      	movs	r2, #33	; 0x21
 8001ca8:	2102      	movs	r1, #2
 8001caa:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	2200      	movs	r2, #0
 8001cb0:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	68fa      	ldr	r2, [r7, #12]
 8001cb8:	6812      	ldr	r2, [r2, #0]
 8001cba:	6812      	ldr	r2, [r2, #0]
 8001cbc:	2101      	movs	r1, #1
 8001cbe:	438a      	bics	r2, r1
 8001cc0:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	687a      	ldr	r2, [r7, #4]
 8001cc6:	68b9      	ldr	r1, [r7, #8]
 8001cc8:	68f8      	ldr	r0, [r7, #12]
 8001cca:	f000 f91d 	bl	8001f08 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d008      	beq.n	8001ce8 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	68fa      	ldr	r2, [r7, #12]
 8001cdc:	6812      	ldr	r2, [r2, #0]
 8001cde:	6812      	ldr	r2, [r2, #0]
 8001ce0:	210e      	movs	r1, #14
 8001ce2:	430a      	orrs	r2, r1
 8001ce4:	601a      	str	r2, [r3, #0]
 8001ce6:	e00f      	b.n	8001d08 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	68fa      	ldr	r2, [r7, #12]
 8001cee:	6812      	ldr	r2, [r2, #0]
 8001cf0:	6812      	ldr	r2, [r2, #0]
 8001cf2:	210a      	movs	r1, #10
 8001cf4:	430a      	orrs	r2, r1
 8001cf6:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	68fa      	ldr	r2, [r7, #12]
 8001cfe:	6812      	ldr	r2, [r2, #0]
 8001d00:	6812      	ldr	r2, [r2, #0]
 8001d02:	2104      	movs	r1, #4
 8001d04:	438a      	bics	r2, r1
 8001d06:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	68fa      	ldr	r2, [r7, #12]
 8001d0e:	6812      	ldr	r2, [r2, #0]
 8001d10:	6812      	ldr	r2, [r2, #0]
 8001d12:	2101      	movs	r1, #1
 8001d14:	430a      	orrs	r2, r1
 8001d16:	601a      	str	r2, [r3, #0]
 8001d18:	e007      	b.n	8001d2a <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	2220      	movs	r2, #32
 8001d1e:	2100      	movs	r1, #0
 8001d20:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8001d22:	2317      	movs	r3, #23
 8001d24:	18fb      	adds	r3, r7, r3
 8001d26:	2202      	movs	r2, #2
 8001d28:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 8001d2a:	2317      	movs	r3, #23
 8001d2c:	18fb      	adds	r3, r7, r3
 8001d2e:	781b      	ldrb	r3, [r3, #0]
} 
 8001d30:	0018      	movs	r0, r3
 8001d32:	46bd      	mov	sp, r7
 8001d34:	b006      	add	sp, #24
 8001d36:	bd80      	pop	{r7, pc}

08001d38 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b084      	sub	sp, #16
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d40:	230f      	movs	r3, #15
 8001d42:	18fb      	adds	r3, r7, r3
 8001d44:	2200      	movs	r2, #0
 8001d46:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2221      	movs	r2, #33	; 0x21
 8001d4c:	5c9b      	ldrb	r3, [r3, r2]
 8001d4e:	b2db      	uxtb	r3, r3
 8001d50:	2b02      	cmp	r3, #2
 8001d52:	d007      	beq.n	8001d64 <HAL_DMA_Abort_IT+0x2c>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2204      	movs	r2, #4
 8001d58:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001d5a:	230f      	movs	r3, #15
 8001d5c:	18fb      	adds	r3, r7, r3
 8001d5e:	2201      	movs	r2, #1
 8001d60:	701a      	strb	r2, [r3, #0]
 8001d62:	e028      	b.n	8001db6 <HAL_DMA_Abort_IT+0x7e>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	687a      	ldr	r2, [r7, #4]
 8001d6a:	6812      	ldr	r2, [r2, #0]
 8001d6c:	6812      	ldr	r2, [r2, #0]
 8001d6e:	210e      	movs	r1, #14
 8001d70:	438a      	bics	r2, r1
 8001d72:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	687a      	ldr	r2, [r7, #4]
 8001d7a:	6812      	ldr	r2, [r2, #0]
 8001d7c:	6812      	ldr	r2, [r2, #0]
 8001d7e:	2101      	movs	r1, #1
 8001d80:	438a      	bics	r2, r1
 8001d82:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d88:	687a      	ldr	r2, [r7, #4]
 8001d8a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001d8c:	2101      	movs	r1, #1
 8001d8e:	4091      	lsls	r1, r2
 8001d90:	000a      	movs	r2, r1
 8001d92:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2221      	movs	r2, #33	; 0x21
 8001d98:	2101      	movs	r1, #1
 8001d9a:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2220      	movs	r2, #32
 8001da0:	2100      	movs	r1, #0
 8001da2:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d004      	beq.n	8001db6 <HAL_DMA_Abort_IT+0x7e>
    {
      hdma->XferAbortCallback(hdma);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001db0:	687a      	ldr	r2, [r7, #4]
 8001db2:	0010      	movs	r0, r2
 8001db4:	4798      	blx	r3
    } 
  }
  return status;
 8001db6:	230f      	movs	r3, #15
 8001db8:	18fb      	adds	r3, r7, r3
 8001dba:	781b      	ldrb	r3, [r3, #0]
}
 8001dbc:	0018      	movs	r0, r3
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	b004      	add	sp, #16
 8001dc2:	bd80      	pop	{r7, pc}

08001dc4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b084      	sub	sp, #16
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de0:	2204      	movs	r2, #4
 8001de2:	409a      	lsls	r2, r3
 8001de4:	0013      	movs	r3, r2
 8001de6:	68fa      	ldr	r2, [r7, #12]
 8001de8:	4013      	ands	r3, r2
 8001dea:	d024      	beq.n	8001e36 <HAL_DMA_IRQHandler+0x72>
 8001dec:	68bb      	ldr	r3, [r7, #8]
 8001dee:	2204      	movs	r2, #4
 8001df0:	4013      	ands	r3, r2
 8001df2:	d020      	beq.n	8001e36 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	2220      	movs	r2, #32
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	d107      	bne.n	8001e10 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	687a      	ldr	r2, [r7, #4]
 8001e06:	6812      	ldr	r2, [r2, #0]
 8001e08:	6812      	ldr	r2, [r2, #0]
 8001e0a:	2104      	movs	r1, #4
 8001e0c:	438a      	bics	r2, r1
 8001e0e:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e14:	687a      	ldr	r2, [r7, #4]
 8001e16:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001e18:	2104      	movs	r1, #4
 8001e1a:	4091      	lsls	r1, r2
 8001e1c:	000a      	movs	r2, r1
 8001e1e:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d100      	bne.n	8001e2a <HAL_DMA_IRQHandler+0x66>
 8001e28:	e06a      	b.n	8001f00 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e2e:	687a      	ldr	r2, [r7, #4]
 8001e30:	0010      	movs	r0, r2
 8001e32:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8001e34:	e064      	b.n	8001f00 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e3a:	2202      	movs	r2, #2
 8001e3c:	409a      	lsls	r2, r3
 8001e3e:	0013      	movs	r3, r2
 8001e40:	68fa      	ldr	r2, [r7, #12]
 8001e42:	4013      	ands	r3, r2
 8001e44:	d02b      	beq.n	8001e9e <HAL_DMA_IRQHandler+0xda>
 8001e46:	68bb      	ldr	r3, [r7, #8]
 8001e48:	2202      	movs	r2, #2
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	d027      	beq.n	8001e9e <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	2220      	movs	r2, #32
 8001e56:	4013      	ands	r3, r2
 8001e58:	d10b      	bne.n	8001e72 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	687a      	ldr	r2, [r7, #4]
 8001e60:	6812      	ldr	r2, [r2, #0]
 8001e62:	6812      	ldr	r2, [r2, #0]
 8001e64:	210a      	movs	r1, #10
 8001e66:	438a      	bics	r2, r1
 8001e68:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2221      	movs	r2, #33	; 0x21
 8001e6e:	2101      	movs	r1, #1
 8001e70:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e76:	687a      	ldr	r2, [r7, #4]
 8001e78:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001e7a:	2102      	movs	r1, #2
 8001e7c:	4091      	lsls	r1, r2
 8001e7e:	000a      	movs	r2, r1
 8001e80:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2220      	movs	r2, #32
 8001e86:	2100      	movs	r1, #0
 8001e88:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d036      	beq.n	8001f00 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e96:	687a      	ldr	r2, [r7, #4]
 8001e98:	0010      	movs	r0, r2
 8001e9a:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8001e9c:	e030      	b.n	8001f00 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea2:	2208      	movs	r2, #8
 8001ea4:	409a      	lsls	r2, r3
 8001ea6:	0013      	movs	r3, r2
 8001ea8:	68fa      	ldr	r2, [r7, #12]
 8001eaa:	4013      	ands	r3, r2
 8001eac:	d028      	beq.n	8001f00 <HAL_DMA_IRQHandler+0x13c>
 8001eae:	68bb      	ldr	r3, [r7, #8]
 8001eb0:	2208      	movs	r2, #8
 8001eb2:	4013      	ands	r3, r2
 8001eb4:	d024      	beq.n	8001f00 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	687a      	ldr	r2, [r7, #4]
 8001ebc:	6812      	ldr	r2, [r2, #0]
 8001ebe:	6812      	ldr	r2, [r2, #0]
 8001ec0:	210e      	movs	r1, #14
 8001ec2:	438a      	bics	r2, r1
 8001ec4:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001eca:	687a      	ldr	r2, [r7, #4]
 8001ecc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001ece:	2101      	movs	r1, #1
 8001ed0:	4091      	lsls	r1, r2
 8001ed2:	000a      	movs	r2, r1
 8001ed4:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2201      	movs	r2, #1
 8001eda:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2221      	movs	r2, #33	; 0x21
 8001ee0:	2101      	movs	r1, #1
 8001ee2:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2220      	movs	r2, #32
 8001ee8:	2100      	movs	r1, #0
 8001eea:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d005      	beq.n	8001f00 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef8:	687a      	ldr	r2, [r7, #4]
 8001efa:	0010      	movs	r0, r2
 8001efc:	4798      	blx	r3
    }
   }
}  
 8001efe:	e7ff      	b.n	8001f00 <HAL_DMA_IRQHandler+0x13c>
 8001f00:	46c0      	nop			; (mov r8, r8)
 8001f02:	46bd      	mov	sp, r7
 8001f04:	b004      	add	sp, #16
 8001f06:	bd80      	pop	{r7, pc}

08001f08 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b084      	sub	sp, #16
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	60f8      	str	r0, [r7, #12]
 8001f10:	60b9      	str	r1, [r7, #8]
 8001f12:	607a      	str	r2, [r7, #4]
 8001f14:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f1a:	68fa      	ldr	r2, [r7, #12]
 8001f1c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001f1e:	2101      	movs	r1, #1
 8001f20:	4091      	lsls	r1, r2
 8001f22:	000a      	movs	r2, r1
 8001f24:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	683a      	ldr	r2, [r7, #0]
 8001f2c:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	2b10      	cmp	r3, #16
 8001f34:	d108      	bne.n	8001f48 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	687a      	ldr	r2, [r7, #4]
 8001f3c:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	68ba      	ldr	r2, [r7, #8]
 8001f44:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001f46:	e007      	b.n	8001f58 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	68ba      	ldr	r2, [r7, #8]
 8001f4e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	687a      	ldr	r2, [r7, #4]
 8001f56:	60da      	str	r2, [r3, #12]
}
 8001f58:	46c0      	nop			; (mov r8, r8)
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	b004      	add	sp, #16
 8001f5e:	bd80      	pop	{r7, pc}

08001f60 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b082      	sub	sp, #8
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a08      	ldr	r2, [pc, #32]	; (8001f90 <DMA_CalcBaseAndBitshift+0x30>)
 8001f6e:	4694      	mov	ip, r2
 8001f70:	4463      	add	r3, ip
 8001f72:	2114      	movs	r1, #20
 8001f74:	0018      	movs	r0, r3
 8001f76:	f7fe f8d1 	bl	800011c <__udivsi3>
 8001f7a:	0003      	movs	r3, r0
 8001f7c:	009a      	lsls	r2, r3, #2
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	4a03      	ldr	r2, [pc, #12]	; (8001f94 <DMA_CalcBaseAndBitshift+0x34>)
 8001f86:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8001f88:	46c0      	nop			; (mov r8, r8)
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	b002      	add	sp, #8
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	bffdfff8 	.word	0xbffdfff8
 8001f94:	40020000 	.word	0x40020000

08001f98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b086      	sub	sp, #24
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
 8001fa0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001faa:	2300      	movs	r3, #0
 8001fac:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001fae:	e14f      	b.n	8002250 <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	2101      	movs	r1, #1
 8001fb6:	697a      	ldr	r2, [r7, #20]
 8001fb8:	4091      	lsls	r1, r2
 8001fba:	000a      	movs	r2, r1
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d100      	bne.n	8001fc8 <HAL_GPIO_Init+0x30>
 8001fc6:	e140      	b.n	800224a <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	2b02      	cmp	r3, #2
 8001fce:	d003      	beq.n	8001fd8 <HAL_GPIO_Init+0x40>
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	2b12      	cmp	r3, #18
 8001fd6:	d123      	bne.n	8002020 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	08da      	lsrs	r2, r3, #3
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	3208      	adds	r2, #8
 8001fe0:	0092      	lsls	r2, r2, #2
 8001fe2:	58d3      	ldr	r3, [r2, r3]
 8001fe4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8001fe6:	697b      	ldr	r3, [r7, #20]
 8001fe8:	2207      	movs	r2, #7
 8001fea:	4013      	ands	r3, r2
 8001fec:	009b      	lsls	r3, r3, #2
 8001fee:	220f      	movs	r2, #15
 8001ff0:	409a      	lsls	r2, r3
 8001ff2:	0013      	movs	r3, r2
 8001ff4:	43da      	mvns	r2, r3
 8001ff6:	693b      	ldr	r3, [r7, #16]
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	691a      	ldr	r2, [r3, #16]
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	2107      	movs	r1, #7
 8002004:	400b      	ands	r3, r1
 8002006:	009b      	lsls	r3, r3, #2
 8002008:	409a      	lsls	r2, r3
 800200a:	0013      	movs	r3, r2
 800200c:	693a      	ldr	r2, [r7, #16]
 800200e:	4313      	orrs	r3, r2
 8002010:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	08da      	lsrs	r2, r3, #3
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	3208      	adds	r2, #8
 800201a:	0092      	lsls	r2, r2, #2
 800201c:	6939      	ldr	r1, [r7, #16]
 800201e:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	005b      	lsls	r3, r3, #1
 800202a:	2203      	movs	r2, #3
 800202c:	409a      	lsls	r2, r3
 800202e:	0013      	movs	r3, r2
 8002030:	43da      	mvns	r2, r3
 8002032:	693b      	ldr	r3, [r7, #16]
 8002034:	4013      	ands	r3, r2
 8002036:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	2203      	movs	r2, #3
 800203e:	401a      	ands	r2, r3
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	005b      	lsls	r3, r3, #1
 8002044:	409a      	lsls	r2, r3
 8002046:	0013      	movs	r3, r2
 8002048:	693a      	ldr	r2, [r7, #16]
 800204a:	4313      	orrs	r3, r2
 800204c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	693a      	ldr	r2, [r7, #16]
 8002052:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	2b01      	cmp	r3, #1
 800205a:	d00b      	beq.n	8002074 <HAL_GPIO_Init+0xdc>
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	2b02      	cmp	r3, #2
 8002062:	d007      	beq.n	8002074 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002068:	2b11      	cmp	r3, #17
 800206a:	d003      	beq.n	8002074 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	2b12      	cmp	r3, #18
 8002072:	d130      	bne.n	80020d6 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800207a:	697b      	ldr	r3, [r7, #20]
 800207c:	005b      	lsls	r3, r3, #1
 800207e:	2203      	movs	r2, #3
 8002080:	409a      	lsls	r2, r3
 8002082:	0013      	movs	r3, r2
 8002084:	43da      	mvns	r2, r3
 8002086:	693b      	ldr	r3, [r7, #16]
 8002088:	4013      	ands	r3, r2
 800208a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	68da      	ldr	r2, [r3, #12]
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	005b      	lsls	r3, r3, #1
 8002094:	409a      	lsls	r2, r3
 8002096:	0013      	movs	r3, r2
 8002098:	693a      	ldr	r2, [r7, #16]
 800209a:	4313      	orrs	r3, r2
 800209c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	693a      	ldr	r2, [r7, #16]
 80020a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80020aa:	2201      	movs	r2, #1
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	409a      	lsls	r2, r3
 80020b0:	0013      	movs	r3, r2
 80020b2:	43da      	mvns	r2, r3
 80020b4:	693b      	ldr	r3, [r7, #16]
 80020b6:	4013      	ands	r3, r2
 80020b8:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	091b      	lsrs	r3, r3, #4
 80020c0:	2201      	movs	r2, #1
 80020c2:	401a      	ands	r2, r3
 80020c4:	697b      	ldr	r3, [r7, #20]
 80020c6:	409a      	lsls	r2, r3
 80020c8:	0013      	movs	r3, r2
 80020ca:	693a      	ldr	r2, [r7, #16]
 80020cc:	4313      	orrs	r3, r2
 80020ce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	693a      	ldr	r2, [r7, #16]
 80020d4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	68db      	ldr	r3, [r3, #12]
 80020da:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 80020dc:	697b      	ldr	r3, [r7, #20]
 80020de:	005b      	lsls	r3, r3, #1
 80020e0:	2203      	movs	r2, #3
 80020e2:	409a      	lsls	r2, r3
 80020e4:	0013      	movs	r3, r2
 80020e6:	43da      	mvns	r2, r3
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	4013      	ands	r3, r2
 80020ec:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	689a      	ldr	r2, [r3, #8]
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	005b      	lsls	r3, r3, #1
 80020f6:	409a      	lsls	r2, r3
 80020f8:	0013      	movs	r3, r2
 80020fa:	693a      	ldr	r2, [r7, #16]
 80020fc:	4313      	orrs	r3, r2
 80020fe:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	693a      	ldr	r2, [r7, #16]
 8002104:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	685a      	ldr	r2, [r3, #4]
 800210a:	2380      	movs	r3, #128	; 0x80
 800210c:	055b      	lsls	r3, r3, #21
 800210e:	4013      	ands	r3, r2
 8002110:	d100      	bne.n	8002114 <HAL_GPIO_Init+0x17c>
 8002112:	e09a      	b.n	800224a <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002114:	4b54      	ldr	r3, [pc, #336]	; (8002268 <HAL_GPIO_Init+0x2d0>)
 8002116:	4a54      	ldr	r2, [pc, #336]	; (8002268 <HAL_GPIO_Init+0x2d0>)
 8002118:	6992      	ldr	r2, [r2, #24]
 800211a:	2101      	movs	r1, #1
 800211c:	430a      	orrs	r2, r1
 800211e:	619a      	str	r2, [r3, #24]
 8002120:	4b51      	ldr	r3, [pc, #324]	; (8002268 <HAL_GPIO_Init+0x2d0>)
 8002122:	699b      	ldr	r3, [r3, #24]
 8002124:	2201      	movs	r2, #1
 8002126:	4013      	ands	r3, r2
 8002128:	60bb      	str	r3, [r7, #8]
 800212a:	68bb      	ldr	r3, [r7, #8]
  
        temp = SYSCFG->EXTICR[position >> 2];
 800212c:	4a4f      	ldr	r2, [pc, #316]	; (800226c <HAL_GPIO_Init+0x2d4>)
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	089b      	lsrs	r3, r3, #2
 8002132:	3302      	adds	r3, #2
 8002134:	009b      	lsls	r3, r3, #2
 8002136:	589b      	ldr	r3, [r3, r2]
 8002138:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800213a:	697b      	ldr	r3, [r7, #20]
 800213c:	2203      	movs	r2, #3
 800213e:	4013      	ands	r3, r2
 8002140:	009b      	lsls	r3, r3, #2
 8002142:	220f      	movs	r2, #15
 8002144:	409a      	lsls	r2, r3
 8002146:	0013      	movs	r3, r2
 8002148:	43da      	mvns	r2, r3
 800214a:	693b      	ldr	r3, [r7, #16]
 800214c:	4013      	ands	r3, r2
 800214e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002150:	687a      	ldr	r2, [r7, #4]
 8002152:	2390      	movs	r3, #144	; 0x90
 8002154:	05db      	lsls	r3, r3, #23
 8002156:	429a      	cmp	r2, r3
 8002158:	d013      	beq.n	8002182 <HAL_GPIO_Init+0x1ea>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	4a44      	ldr	r2, [pc, #272]	; (8002270 <HAL_GPIO_Init+0x2d8>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d00d      	beq.n	800217e <HAL_GPIO_Init+0x1e6>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	4a43      	ldr	r2, [pc, #268]	; (8002274 <HAL_GPIO_Init+0x2dc>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d007      	beq.n	800217a <HAL_GPIO_Init+0x1e2>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	4a42      	ldr	r2, [pc, #264]	; (8002278 <HAL_GPIO_Init+0x2e0>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d101      	bne.n	8002176 <HAL_GPIO_Init+0x1de>
 8002172:	2303      	movs	r3, #3
 8002174:	e006      	b.n	8002184 <HAL_GPIO_Init+0x1ec>
 8002176:	2305      	movs	r3, #5
 8002178:	e004      	b.n	8002184 <HAL_GPIO_Init+0x1ec>
 800217a:	2302      	movs	r3, #2
 800217c:	e002      	b.n	8002184 <HAL_GPIO_Init+0x1ec>
 800217e:	2301      	movs	r3, #1
 8002180:	e000      	b.n	8002184 <HAL_GPIO_Init+0x1ec>
 8002182:	2300      	movs	r3, #0
 8002184:	697a      	ldr	r2, [r7, #20]
 8002186:	2103      	movs	r1, #3
 8002188:	400a      	ands	r2, r1
 800218a:	0092      	lsls	r2, r2, #2
 800218c:	4093      	lsls	r3, r2
 800218e:	693a      	ldr	r2, [r7, #16]
 8002190:	4313      	orrs	r3, r2
 8002192:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002194:	4935      	ldr	r1, [pc, #212]	; (800226c <HAL_GPIO_Init+0x2d4>)
 8002196:	697b      	ldr	r3, [r7, #20]
 8002198:	089b      	lsrs	r3, r3, #2
 800219a:	3302      	adds	r3, #2
 800219c:	009b      	lsls	r3, r3, #2
 800219e:	693a      	ldr	r2, [r7, #16]
 80021a0:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80021a2:	4b36      	ldr	r3, [pc, #216]	; (800227c <HAL_GPIO_Init+0x2e4>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	43da      	mvns	r2, r3
 80021ac:	693b      	ldr	r3, [r7, #16]
 80021ae:	4013      	ands	r3, r2
 80021b0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	685a      	ldr	r2, [r3, #4]
 80021b6:	2380      	movs	r3, #128	; 0x80
 80021b8:	025b      	lsls	r3, r3, #9
 80021ba:	4013      	ands	r3, r2
 80021bc:	d003      	beq.n	80021c6 <HAL_GPIO_Init+0x22e>
        {
          SET_BIT(temp, iocurrent); 
 80021be:	693a      	ldr	r2, [r7, #16]
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	4313      	orrs	r3, r2
 80021c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80021c6:	4b2d      	ldr	r3, [pc, #180]	; (800227c <HAL_GPIO_Init+0x2e4>)
 80021c8:	693a      	ldr	r2, [r7, #16]
 80021ca:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80021cc:	4b2b      	ldr	r3, [pc, #172]	; (800227c <HAL_GPIO_Init+0x2e4>)
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	43da      	mvns	r2, r3
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	4013      	ands	r3, r2
 80021da:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	685a      	ldr	r2, [r3, #4]
 80021e0:	2380      	movs	r3, #128	; 0x80
 80021e2:	029b      	lsls	r3, r3, #10
 80021e4:	4013      	ands	r3, r2
 80021e6:	d003      	beq.n	80021f0 <HAL_GPIO_Init+0x258>
        { 
          SET_BIT(temp, iocurrent); 
 80021e8:	693a      	ldr	r2, [r7, #16]
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	4313      	orrs	r3, r2
 80021ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80021f0:	4b22      	ldr	r3, [pc, #136]	; (800227c <HAL_GPIO_Init+0x2e4>)
 80021f2:	693a      	ldr	r2, [r7, #16]
 80021f4:	605a      	str	r2, [r3, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80021f6:	4b21      	ldr	r3, [pc, #132]	; (800227c <HAL_GPIO_Init+0x2e4>)
 80021f8:	689b      	ldr	r3, [r3, #8]
 80021fa:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	43da      	mvns	r2, r3
 8002200:	693b      	ldr	r3, [r7, #16]
 8002202:	4013      	ands	r3, r2
 8002204:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	685a      	ldr	r2, [r3, #4]
 800220a:	2380      	movs	r3, #128	; 0x80
 800220c:	035b      	lsls	r3, r3, #13
 800220e:	4013      	ands	r3, r2
 8002210:	d003      	beq.n	800221a <HAL_GPIO_Init+0x282>
        {
          SET_BIT(temp, iocurrent); 
 8002212:	693a      	ldr	r2, [r7, #16]
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	4313      	orrs	r3, r2
 8002218:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800221a:	4b18      	ldr	r3, [pc, #96]	; (800227c <HAL_GPIO_Init+0x2e4>)
 800221c:	693a      	ldr	r2, [r7, #16]
 800221e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002220:	4b16      	ldr	r3, [pc, #88]	; (800227c <HAL_GPIO_Init+0x2e4>)
 8002222:	68db      	ldr	r3, [r3, #12]
 8002224:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	43da      	mvns	r2, r3
 800222a:	693b      	ldr	r3, [r7, #16]
 800222c:	4013      	ands	r3, r2
 800222e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	685a      	ldr	r2, [r3, #4]
 8002234:	2380      	movs	r3, #128	; 0x80
 8002236:	039b      	lsls	r3, r3, #14
 8002238:	4013      	ands	r3, r2
 800223a:	d003      	beq.n	8002244 <HAL_GPIO_Init+0x2ac>
        {
          SET_BIT(temp, iocurrent); 
 800223c:	693a      	ldr	r2, [r7, #16]
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	4313      	orrs	r3, r2
 8002242:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002244:	4b0d      	ldr	r3, [pc, #52]	; (800227c <HAL_GPIO_Init+0x2e4>)
 8002246:	693a      	ldr	r2, [r7, #16]
 8002248:	60da      	str	r2, [r3, #12]
      }
    }
    
    position++;
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	3301      	adds	r3, #1
 800224e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	681a      	ldr	r2, [r3, #0]
 8002254:	697b      	ldr	r3, [r7, #20]
 8002256:	40da      	lsrs	r2, r3
 8002258:	1e13      	subs	r3, r2, #0
 800225a:	d000      	beq.n	800225e <HAL_GPIO_Init+0x2c6>
 800225c:	e6a8      	b.n	8001fb0 <HAL_GPIO_Init+0x18>
  } 
}
 800225e:	46c0      	nop			; (mov r8, r8)
 8002260:	46bd      	mov	sp, r7
 8002262:	b006      	add	sp, #24
 8002264:	bd80      	pop	{r7, pc}
 8002266:	46c0      	nop			; (mov r8, r8)
 8002268:	40021000 	.word	0x40021000
 800226c:	40010000 	.word	0x40010000
 8002270:	48000400 	.word	0x48000400
 8002274:	48000800 	.word	0x48000800
 8002278:	48000c00 	.word	0x48000c00
 800227c:	40010400 	.word	0x40010400

08002280 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
 8002288:	0008      	movs	r0, r1
 800228a:	0011      	movs	r1, r2
 800228c:	1cbb      	adds	r3, r7, #2
 800228e:	1c02      	adds	r2, r0, #0
 8002290:	801a      	strh	r2, [r3, #0]
 8002292:	1c7b      	adds	r3, r7, #1
 8002294:	1c0a      	adds	r2, r1, #0
 8002296:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002298:	1c7b      	adds	r3, r7, #1
 800229a:	781b      	ldrb	r3, [r3, #0]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d004      	beq.n	80022aa <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80022a0:	1cbb      	adds	r3, r7, #2
 80022a2:	881a      	ldrh	r2, [r3, #0]
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80022a8:	e003      	b.n	80022b2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80022aa:	1cbb      	adds	r3, r7, #2
 80022ac:	881a      	ldrh	r2, [r3, #0]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80022b2:	46c0      	nop			; (mov r8, r8)
 80022b4:	46bd      	mov	sp, r7
 80022b6:	b002      	add	sp, #8
 80022b8:	bd80      	pop	{r7, pc}
	...

080022bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b086      	sub	sp, #24
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 80022c4:	2300      	movs	r3, #0
 80022c6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	2201      	movs	r2, #1
 80022ce:	4013      	ands	r3, r2
 80022d0:	d100      	bne.n	80022d4 <HAL_RCC_OscConfig+0x18>
 80022d2:	e08d      	b.n	80023f0 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80022d4:	4bc3      	ldr	r3, [pc, #780]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	220c      	movs	r2, #12
 80022da:	4013      	ands	r3, r2
 80022dc:	2b04      	cmp	r3, #4
 80022de:	d00e      	beq.n	80022fe <HAL_RCC_OscConfig+0x42>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80022e0:	4bc0      	ldr	r3, [pc, #768]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	220c      	movs	r2, #12
 80022e6:	4013      	ands	r3, r2
 80022e8:	2b08      	cmp	r3, #8
 80022ea:	d116      	bne.n	800231a <HAL_RCC_OscConfig+0x5e>
 80022ec:	4bbd      	ldr	r3, [pc, #756]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 80022ee:	685a      	ldr	r2, [r3, #4]
 80022f0:	2380      	movs	r3, #128	; 0x80
 80022f2:	025b      	lsls	r3, r3, #9
 80022f4:	401a      	ands	r2, r3
 80022f6:	2380      	movs	r3, #128	; 0x80
 80022f8:	025b      	lsls	r3, r3, #9
 80022fa:	429a      	cmp	r2, r3
 80022fc:	d10d      	bne.n	800231a <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022fe:	4bb9      	ldr	r3, [pc, #740]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	2380      	movs	r3, #128	; 0x80
 8002304:	029b      	lsls	r3, r3, #10
 8002306:	4013      	ands	r3, r2
 8002308:	d100      	bne.n	800230c <HAL_RCC_OscConfig+0x50>
 800230a:	e070      	b.n	80023ee <HAL_RCC_OscConfig+0x132>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d000      	beq.n	8002316 <HAL_RCC_OscConfig+0x5a>
 8002314:	e06b      	b.n	80023ee <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	e2b5      	b.n	8002886 <HAL_RCC_OscConfig+0x5ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	2b01      	cmp	r3, #1
 8002320:	d107      	bne.n	8002332 <HAL_RCC_OscConfig+0x76>
 8002322:	4bb0      	ldr	r3, [pc, #704]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 8002324:	4aaf      	ldr	r2, [pc, #700]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 8002326:	6812      	ldr	r2, [r2, #0]
 8002328:	2180      	movs	r1, #128	; 0x80
 800232a:	0249      	lsls	r1, r1, #9
 800232c:	430a      	orrs	r2, r1
 800232e:	601a      	str	r2, [r3, #0]
 8002330:	e02f      	b.n	8002392 <HAL_RCC_OscConfig+0xd6>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d10c      	bne.n	8002354 <HAL_RCC_OscConfig+0x98>
 800233a:	4baa      	ldr	r3, [pc, #680]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 800233c:	4aa9      	ldr	r2, [pc, #676]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 800233e:	6812      	ldr	r2, [r2, #0]
 8002340:	49a9      	ldr	r1, [pc, #676]	; (80025e8 <HAL_RCC_OscConfig+0x32c>)
 8002342:	400a      	ands	r2, r1
 8002344:	601a      	str	r2, [r3, #0]
 8002346:	4ba7      	ldr	r3, [pc, #668]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 8002348:	4aa6      	ldr	r2, [pc, #664]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 800234a:	6812      	ldr	r2, [r2, #0]
 800234c:	49a7      	ldr	r1, [pc, #668]	; (80025ec <HAL_RCC_OscConfig+0x330>)
 800234e:	400a      	ands	r2, r1
 8002350:	601a      	str	r2, [r3, #0]
 8002352:	e01e      	b.n	8002392 <HAL_RCC_OscConfig+0xd6>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	2b05      	cmp	r3, #5
 800235a:	d10e      	bne.n	800237a <HAL_RCC_OscConfig+0xbe>
 800235c:	4ba1      	ldr	r3, [pc, #644]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 800235e:	4aa1      	ldr	r2, [pc, #644]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 8002360:	6812      	ldr	r2, [r2, #0]
 8002362:	2180      	movs	r1, #128	; 0x80
 8002364:	02c9      	lsls	r1, r1, #11
 8002366:	430a      	orrs	r2, r1
 8002368:	601a      	str	r2, [r3, #0]
 800236a:	4b9e      	ldr	r3, [pc, #632]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 800236c:	4a9d      	ldr	r2, [pc, #628]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 800236e:	6812      	ldr	r2, [r2, #0]
 8002370:	2180      	movs	r1, #128	; 0x80
 8002372:	0249      	lsls	r1, r1, #9
 8002374:	430a      	orrs	r2, r1
 8002376:	601a      	str	r2, [r3, #0]
 8002378:	e00b      	b.n	8002392 <HAL_RCC_OscConfig+0xd6>
 800237a:	4b9a      	ldr	r3, [pc, #616]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 800237c:	4a99      	ldr	r2, [pc, #612]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 800237e:	6812      	ldr	r2, [r2, #0]
 8002380:	4999      	ldr	r1, [pc, #612]	; (80025e8 <HAL_RCC_OscConfig+0x32c>)
 8002382:	400a      	ands	r2, r1
 8002384:	601a      	str	r2, [r3, #0]
 8002386:	4b97      	ldr	r3, [pc, #604]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 8002388:	4a96      	ldr	r2, [pc, #600]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 800238a:	6812      	ldr	r2, [r2, #0]
 800238c:	4997      	ldr	r1, [pc, #604]	; (80025ec <HAL_RCC_OscConfig+0x330>)
 800238e:	400a      	ands	r2, r1
 8002390:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d014      	beq.n	80023c4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800239a:	f7fe fe63 	bl	8001064 <HAL_GetTick>
 800239e:	0003      	movs	r3, r0
 80023a0:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023a2:	e008      	b.n	80023b6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80023a4:	f7fe fe5e 	bl	8001064 <HAL_GetTick>
 80023a8:	0002      	movs	r2, r0
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	1ad3      	subs	r3, r2, r3
 80023ae:	2b64      	cmp	r3, #100	; 0x64
 80023b0:	d901      	bls.n	80023b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80023b2:	2303      	movs	r3, #3
 80023b4:	e267      	b.n	8002886 <HAL_RCC_OscConfig+0x5ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023b6:	4b8b      	ldr	r3, [pc, #556]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	2380      	movs	r3, #128	; 0x80
 80023bc:	029b      	lsls	r3, r3, #10
 80023be:	4013      	ands	r3, r2
 80023c0:	d0f0      	beq.n	80023a4 <HAL_RCC_OscConfig+0xe8>
 80023c2:	e015      	b.n	80023f0 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023c4:	f7fe fe4e 	bl	8001064 <HAL_GetTick>
 80023c8:	0003      	movs	r3, r0
 80023ca:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023cc:	e008      	b.n	80023e0 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80023ce:	f7fe fe49 	bl	8001064 <HAL_GetTick>
 80023d2:	0002      	movs	r2, r0
 80023d4:	693b      	ldr	r3, [r7, #16]
 80023d6:	1ad3      	subs	r3, r2, r3
 80023d8:	2b64      	cmp	r3, #100	; 0x64
 80023da:	d901      	bls.n	80023e0 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80023dc:	2303      	movs	r3, #3
 80023de:	e252      	b.n	8002886 <HAL_RCC_OscConfig+0x5ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023e0:	4b80      	ldr	r3, [pc, #512]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	2380      	movs	r3, #128	; 0x80
 80023e6:	029b      	lsls	r3, r3, #10
 80023e8:	4013      	ands	r3, r2
 80023ea:	d1f0      	bne.n	80023ce <HAL_RCC_OscConfig+0x112>
 80023ec:	e000      	b.n	80023f0 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023ee:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	2202      	movs	r2, #2
 80023f6:	4013      	ands	r3, r2
 80023f8:	d100      	bne.n	80023fc <HAL_RCC_OscConfig+0x140>
 80023fa:	e069      	b.n	80024d0 <HAL_RCC_OscConfig+0x214>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80023fc:	4b79      	ldr	r3, [pc, #484]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	220c      	movs	r2, #12
 8002402:	4013      	ands	r3, r2
 8002404:	d00b      	beq.n	800241e <HAL_RCC_OscConfig+0x162>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002406:	4b77      	ldr	r3, [pc, #476]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	220c      	movs	r2, #12
 800240c:	4013      	ands	r3, r2
 800240e:	2b08      	cmp	r3, #8
 8002410:	d11c      	bne.n	800244c <HAL_RCC_OscConfig+0x190>
 8002412:	4b74      	ldr	r3, [pc, #464]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 8002414:	685a      	ldr	r2, [r3, #4]
 8002416:	2380      	movs	r3, #128	; 0x80
 8002418:	025b      	lsls	r3, r3, #9
 800241a:	4013      	ands	r3, r2
 800241c:	d116      	bne.n	800244c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800241e:	4b71      	ldr	r3, [pc, #452]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	2202      	movs	r2, #2
 8002424:	4013      	ands	r3, r2
 8002426:	d005      	beq.n	8002434 <HAL_RCC_OscConfig+0x178>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	68db      	ldr	r3, [r3, #12]
 800242c:	2b01      	cmp	r3, #1
 800242e:	d001      	beq.n	8002434 <HAL_RCC_OscConfig+0x178>
      {
        return HAL_ERROR;
 8002430:	2301      	movs	r3, #1
 8002432:	e228      	b.n	8002886 <HAL_RCC_OscConfig+0x5ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002434:	4a6b      	ldr	r2, [pc, #428]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 8002436:	4b6b      	ldr	r3, [pc, #428]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	21f8      	movs	r1, #248	; 0xf8
 800243c:	438b      	bics	r3, r1
 800243e:	0019      	movs	r1, r3
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	691b      	ldr	r3, [r3, #16]
 8002444:	00db      	lsls	r3, r3, #3
 8002446:	430b      	orrs	r3, r1
 8002448:	6013      	str	r3, [r2, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800244a:	e041      	b.n	80024d0 <HAL_RCC_OscConfig+0x214>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	68db      	ldr	r3, [r3, #12]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d024      	beq.n	800249e <HAL_RCC_OscConfig+0x1e2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002454:	4b63      	ldr	r3, [pc, #396]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 8002456:	4a63      	ldr	r2, [pc, #396]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 8002458:	6812      	ldr	r2, [r2, #0]
 800245a:	2101      	movs	r1, #1
 800245c:	430a      	orrs	r2, r1
 800245e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002460:	f7fe fe00 	bl	8001064 <HAL_GetTick>
 8002464:	0003      	movs	r3, r0
 8002466:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002468:	e008      	b.n	800247c <HAL_RCC_OscConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800246a:	f7fe fdfb 	bl	8001064 <HAL_GetTick>
 800246e:	0002      	movs	r2, r0
 8002470:	693b      	ldr	r3, [r7, #16]
 8002472:	1ad3      	subs	r3, r2, r3
 8002474:	2b02      	cmp	r3, #2
 8002476:	d901      	bls.n	800247c <HAL_RCC_OscConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8002478:	2303      	movs	r3, #3
 800247a:	e204      	b.n	8002886 <HAL_RCC_OscConfig+0x5ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800247c:	4b59      	ldr	r3, [pc, #356]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	2202      	movs	r2, #2
 8002482:	4013      	ands	r3, r2
 8002484:	d0f1      	beq.n	800246a <HAL_RCC_OscConfig+0x1ae>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002486:	4a57      	ldr	r2, [pc, #348]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 8002488:	4b56      	ldr	r3, [pc, #344]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	21f8      	movs	r1, #248	; 0xf8
 800248e:	438b      	bics	r3, r1
 8002490:	0019      	movs	r1, r3
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	691b      	ldr	r3, [r3, #16]
 8002496:	00db      	lsls	r3, r3, #3
 8002498:	430b      	orrs	r3, r1
 800249a:	6013      	str	r3, [r2, #0]
 800249c:	e018      	b.n	80024d0 <HAL_RCC_OscConfig+0x214>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800249e:	4b51      	ldr	r3, [pc, #324]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 80024a0:	4a50      	ldr	r2, [pc, #320]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 80024a2:	6812      	ldr	r2, [r2, #0]
 80024a4:	2101      	movs	r1, #1
 80024a6:	438a      	bics	r2, r1
 80024a8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024aa:	f7fe fddb 	bl	8001064 <HAL_GetTick>
 80024ae:	0003      	movs	r3, r0
 80024b0:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024b2:	e008      	b.n	80024c6 <HAL_RCC_OscConfig+0x20a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80024b4:	f7fe fdd6 	bl	8001064 <HAL_GetTick>
 80024b8:	0002      	movs	r2, r0
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	1ad3      	subs	r3, r2, r3
 80024be:	2b02      	cmp	r3, #2
 80024c0:	d901      	bls.n	80024c6 <HAL_RCC_OscConfig+0x20a>
          {
            return HAL_TIMEOUT;
 80024c2:	2303      	movs	r3, #3
 80024c4:	e1df      	b.n	8002886 <HAL_RCC_OscConfig+0x5ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024c6:	4b47      	ldr	r3, [pc, #284]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	2202      	movs	r2, #2
 80024cc:	4013      	ands	r3, r2
 80024ce:	d1f1      	bne.n	80024b4 <HAL_RCC_OscConfig+0x1f8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	2208      	movs	r2, #8
 80024d6:	4013      	ands	r3, r2
 80024d8:	d036      	beq.n	8002548 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	69db      	ldr	r3, [r3, #28]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d019      	beq.n	8002516 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024e2:	4b40      	ldr	r3, [pc, #256]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 80024e4:	4a3f      	ldr	r2, [pc, #252]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 80024e6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80024e8:	2101      	movs	r1, #1
 80024ea:	430a      	orrs	r2, r1
 80024ec:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024ee:	f7fe fdb9 	bl	8001064 <HAL_GetTick>
 80024f2:	0003      	movs	r3, r0
 80024f4:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024f6:	e008      	b.n	800250a <HAL_RCC_OscConfig+0x24e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80024f8:	f7fe fdb4 	bl	8001064 <HAL_GetTick>
 80024fc:	0002      	movs	r2, r0
 80024fe:	693b      	ldr	r3, [r7, #16]
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	2b02      	cmp	r3, #2
 8002504:	d901      	bls.n	800250a <HAL_RCC_OscConfig+0x24e>
        {
          return HAL_TIMEOUT;
 8002506:	2303      	movs	r3, #3
 8002508:	e1bd      	b.n	8002886 <HAL_RCC_OscConfig+0x5ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800250a:	4b36      	ldr	r3, [pc, #216]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 800250c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800250e:	2202      	movs	r2, #2
 8002510:	4013      	ands	r3, r2
 8002512:	d0f1      	beq.n	80024f8 <HAL_RCC_OscConfig+0x23c>
 8002514:	e018      	b.n	8002548 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002516:	4b33      	ldr	r3, [pc, #204]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 8002518:	4a32      	ldr	r2, [pc, #200]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 800251a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800251c:	2101      	movs	r1, #1
 800251e:	438a      	bics	r2, r1
 8002520:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002522:	f7fe fd9f 	bl	8001064 <HAL_GetTick>
 8002526:	0003      	movs	r3, r0
 8002528:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800252a:	e008      	b.n	800253e <HAL_RCC_OscConfig+0x282>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800252c:	f7fe fd9a 	bl	8001064 <HAL_GetTick>
 8002530:	0002      	movs	r2, r0
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	1ad3      	subs	r3, r2, r3
 8002536:	2b02      	cmp	r3, #2
 8002538:	d901      	bls.n	800253e <HAL_RCC_OscConfig+0x282>
        {
          return HAL_TIMEOUT;
 800253a:	2303      	movs	r3, #3
 800253c:	e1a3      	b.n	8002886 <HAL_RCC_OscConfig+0x5ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800253e:	4b29      	ldr	r3, [pc, #164]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 8002540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002542:	2202      	movs	r2, #2
 8002544:	4013      	ands	r3, r2
 8002546:	d1f1      	bne.n	800252c <HAL_RCC_OscConfig+0x270>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	2204      	movs	r2, #4
 800254e:	4013      	ands	r3, r2
 8002550:	d100      	bne.n	8002554 <HAL_RCC_OscConfig+0x298>
 8002552:	e0b5      	b.n	80026c0 <HAL_RCC_OscConfig+0x404>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002554:	2317      	movs	r3, #23
 8002556:	18fb      	adds	r3, r7, r3
 8002558:	2200      	movs	r2, #0
 800255a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800255c:	4b21      	ldr	r3, [pc, #132]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 800255e:	69da      	ldr	r2, [r3, #28]
 8002560:	2380      	movs	r3, #128	; 0x80
 8002562:	055b      	lsls	r3, r3, #21
 8002564:	4013      	ands	r3, r2
 8002566:	d111      	bne.n	800258c <HAL_RCC_OscConfig+0x2d0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002568:	4b1e      	ldr	r3, [pc, #120]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 800256a:	4a1e      	ldr	r2, [pc, #120]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 800256c:	69d2      	ldr	r2, [r2, #28]
 800256e:	2180      	movs	r1, #128	; 0x80
 8002570:	0549      	lsls	r1, r1, #21
 8002572:	430a      	orrs	r2, r1
 8002574:	61da      	str	r2, [r3, #28]
 8002576:	4b1b      	ldr	r3, [pc, #108]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 8002578:	69da      	ldr	r2, [r3, #28]
 800257a:	2380      	movs	r3, #128	; 0x80
 800257c:	055b      	lsls	r3, r3, #21
 800257e:	4013      	ands	r3, r2
 8002580:	60fb      	str	r3, [r7, #12]
 8002582:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002584:	2317      	movs	r3, #23
 8002586:	18fb      	adds	r3, r7, r3
 8002588:	2201      	movs	r2, #1
 800258a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800258c:	4b18      	ldr	r3, [pc, #96]	; (80025f0 <HAL_RCC_OscConfig+0x334>)
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	2380      	movs	r3, #128	; 0x80
 8002592:	005b      	lsls	r3, r3, #1
 8002594:	4013      	ands	r3, r2
 8002596:	d11a      	bne.n	80025ce <HAL_RCC_OscConfig+0x312>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002598:	4b15      	ldr	r3, [pc, #84]	; (80025f0 <HAL_RCC_OscConfig+0x334>)
 800259a:	4a15      	ldr	r2, [pc, #84]	; (80025f0 <HAL_RCC_OscConfig+0x334>)
 800259c:	6812      	ldr	r2, [r2, #0]
 800259e:	2180      	movs	r1, #128	; 0x80
 80025a0:	0049      	lsls	r1, r1, #1
 80025a2:	430a      	orrs	r2, r1
 80025a4:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025a6:	f7fe fd5d 	bl	8001064 <HAL_GetTick>
 80025aa:	0003      	movs	r3, r0
 80025ac:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025ae:	e008      	b.n	80025c2 <HAL_RCC_OscConfig+0x306>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025b0:	f7fe fd58 	bl	8001064 <HAL_GetTick>
 80025b4:	0002      	movs	r2, r0
 80025b6:	693b      	ldr	r3, [r7, #16]
 80025b8:	1ad3      	subs	r3, r2, r3
 80025ba:	2b64      	cmp	r3, #100	; 0x64
 80025bc:	d901      	bls.n	80025c2 <HAL_RCC_OscConfig+0x306>
        {
          return HAL_TIMEOUT;
 80025be:	2303      	movs	r3, #3
 80025c0:	e161      	b.n	8002886 <HAL_RCC_OscConfig+0x5ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025c2:	4b0b      	ldr	r3, [pc, #44]	; (80025f0 <HAL_RCC_OscConfig+0x334>)
 80025c4:	681a      	ldr	r2, [r3, #0]
 80025c6:	2380      	movs	r3, #128	; 0x80
 80025c8:	005b      	lsls	r3, r3, #1
 80025ca:	4013      	ands	r3, r2
 80025cc:	d0f0      	beq.n	80025b0 <HAL_RCC_OscConfig+0x2f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	2b01      	cmp	r3, #1
 80025d4:	d10e      	bne.n	80025f4 <HAL_RCC_OscConfig+0x338>
 80025d6:	4b03      	ldr	r3, [pc, #12]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 80025d8:	4a02      	ldr	r2, [pc, #8]	; (80025e4 <HAL_RCC_OscConfig+0x328>)
 80025da:	6a12      	ldr	r2, [r2, #32]
 80025dc:	2101      	movs	r1, #1
 80025de:	430a      	orrs	r2, r1
 80025e0:	621a      	str	r2, [r3, #32]
 80025e2:	e035      	b.n	8002650 <HAL_RCC_OscConfig+0x394>
 80025e4:	40021000 	.word	0x40021000
 80025e8:	fffeffff 	.word	0xfffeffff
 80025ec:	fffbffff 	.word	0xfffbffff
 80025f0:	40007000 	.word	0x40007000
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	689b      	ldr	r3, [r3, #8]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d10c      	bne.n	8002616 <HAL_RCC_OscConfig+0x35a>
 80025fc:	4ba4      	ldr	r3, [pc, #656]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 80025fe:	4aa4      	ldr	r2, [pc, #656]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 8002600:	6a12      	ldr	r2, [r2, #32]
 8002602:	2101      	movs	r1, #1
 8002604:	438a      	bics	r2, r1
 8002606:	621a      	str	r2, [r3, #32]
 8002608:	4ba1      	ldr	r3, [pc, #644]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 800260a:	4aa1      	ldr	r2, [pc, #644]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 800260c:	6a12      	ldr	r2, [r2, #32]
 800260e:	2104      	movs	r1, #4
 8002610:	438a      	bics	r2, r1
 8002612:	621a      	str	r2, [r3, #32]
 8002614:	e01c      	b.n	8002650 <HAL_RCC_OscConfig+0x394>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	2b05      	cmp	r3, #5
 800261c:	d10c      	bne.n	8002638 <HAL_RCC_OscConfig+0x37c>
 800261e:	4b9c      	ldr	r3, [pc, #624]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 8002620:	4a9b      	ldr	r2, [pc, #620]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 8002622:	6a12      	ldr	r2, [r2, #32]
 8002624:	2104      	movs	r1, #4
 8002626:	430a      	orrs	r2, r1
 8002628:	621a      	str	r2, [r3, #32]
 800262a:	4b99      	ldr	r3, [pc, #612]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 800262c:	4a98      	ldr	r2, [pc, #608]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 800262e:	6a12      	ldr	r2, [r2, #32]
 8002630:	2101      	movs	r1, #1
 8002632:	430a      	orrs	r2, r1
 8002634:	621a      	str	r2, [r3, #32]
 8002636:	e00b      	b.n	8002650 <HAL_RCC_OscConfig+0x394>
 8002638:	4b95      	ldr	r3, [pc, #596]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 800263a:	4a95      	ldr	r2, [pc, #596]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 800263c:	6a12      	ldr	r2, [r2, #32]
 800263e:	2101      	movs	r1, #1
 8002640:	438a      	bics	r2, r1
 8002642:	621a      	str	r2, [r3, #32]
 8002644:	4b92      	ldr	r3, [pc, #584]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 8002646:	4a92      	ldr	r2, [pc, #584]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 8002648:	6a12      	ldr	r2, [r2, #32]
 800264a:	2104      	movs	r1, #4
 800264c:	438a      	bics	r2, r1
 800264e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d014      	beq.n	8002682 <HAL_RCC_OscConfig+0x3c6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002658:	f7fe fd04 	bl	8001064 <HAL_GetTick>
 800265c:	0003      	movs	r3, r0
 800265e:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002660:	e009      	b.n	8002676 <HAL_RCC_OscConfig+0x3ba>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002662:	f7fe fcff 	bl	8001064 <HAL_GetTick>
 8002666:	0002      	movs	r2, r0
 8002668:	693b      	ldr	r3, [r7, #16]
 800266a:	1ad3      	subs	r3, r2, r3
 800266c:	4a89      	ldr	r2, [pc, #548]	; (8002894 <HAL_RCC_OscConfig+0x5d8>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d901      	bls.n	8002676 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8002672:	2303      	movs	r3, #3
 8002674:	e107      	b.n	8002886 <HAL_RCC_OscConfig+0x5ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002676:	4b86      	ldr	r3, [pc, #536]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 8002678:	6a1b      	ldr	r3, [r3, #32]
 800267a:	2202      	movs	r2, #2
 800267c:	4013      	ands	r3, r2
 800267e:	d0f0      	beq.n	8002662 <HAL_RCC_OscConfig+0x3a6>
 8002680:	e013      	b.n	80026aa <HAL_RCC_OscConfig+0x3ee>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002682:	f7fe fcef 	bl	8001064 <HAL_GetTick>
 8002686:	0003      	movs	r3, r0
 8002688:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800268a:	e009      	b.n	80026a0 <HAL_RCC_OscConfig+0x3e4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800268c:	f7fe fcea 	bl	8001064 <HAL_GetTick>
 8002690:	0002      	movs	r2, r0
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	1ad3      	subs	r3, r2, r3
 8002696:	4a7f      	ldr	r2, [pc, #508]	; (8002894 <HAL_RCC_OscConfig+0x5d8>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d901      	bls.n	80026a0 <HAL_RCC_OscConfig+0x3e4>
        {
          return HAL_TIMEOUT;
 800269c:	2303      	movs	r3, #3
 800269e:	e0f2      	b.n	8002886 <HAL_RCC_OscConfig+0x5ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026a0:	4b7b      	ldr	r3, [pc, #492]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 80026a2:	6a1b      	ldr	r3, [r3, #32]
 80026a4:	2202      	movs	r2, #2
 80026a6:	4013      	ands	r3, r2
 80026a8:	d1f0      	bne.n	800268c <HAL_RCC_OscConfig+0x3d0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80026aa:	2317      	movs	r3, #23
 80026ac:	18fb      	adds	r3, r7, r3
 80026ae:	781b      	ldrb	r3, [r3, #0]
 80026b0:	2b01      	cmp	r3, #1
 80026b2:	d105      	bne.n	80026c0 <HAL_RCC_OscConfig+0x404>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026b4:	4b76      	ldr	r3, [pc, #472]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 80026b6:	4a76      	ldr	r2, [pc, #472]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 80026b8:	69d2      	ldr	r2, [r2, #28]
 80026ba:	4977      	ldr	r1, [pc, #476]	; (8002898 <HAL_RCC_OscConfig+0x5dc>)
 80026bc:	400a      	ands	r2, r1
 80026be:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	2210      	movs	r2, #16
 80026c6:	4013      	ands	r3, r2
 80026c8:	d063      	beq.n	8002792 <HAL_RCC_OscConfig+0x4d6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	695b      	ldr	r3, [r3, #20]
 80026ce:	2b01      	cmp	r3, #1
 80026d0:	d12a      	bne.n	8002728 <HAL_RCC_OscConfig+0x46c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80026d2:	4b6f      	ldr	r3, [pc, #444]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 80026d4:	4a6e      	ldr	r2, [pc, #440]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 80026d6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80026d8:	2104      	movs	r1, #4
 80026da:	430a      	orrs	r2, r1
 80026dc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80026de:	4b6c      	ldr	r3, [pc, #432]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 80026e0:	4a6b      	ldr	r2, [pc, #428]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 80026e2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80026e4:	2101      	movs	r1, #1
 80026e6:	430a      	orrs	r2, r1
 80026e8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026ea:	f7fe fcbb 	bl	8001064 <HAL_GetTick>
 80026ee:	0003      	movs	r3, r0
 80026f0:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80026f2:	e008      	b.n	8002706 <HAL_RCC_OscConfig+0x44a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80026f4:	f7fe fcb6 	bl	8001064 <HAL_GetTick>
 80026f8:	0002      	movs	r2, r0
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	1ad3      	subs	r3, r2, r3
 80026fe:	2b02      	cmp	r3, #2
 8002700:	d901      	bls.n	8002706 <HAL_RCC_OscConfig+0x44a>
        {
          return HAL_TIMEOUT;
 8002702:	2303      	movs	r3, #3
 8002704:	e0bf      	b.n	8002886 <HAL_RCC_OscConfig+0x5ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002706:	4b62      	ldr	r3, [pc, #392]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 8002708:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800270a:	2202      	movs	r2, #2
 800270c:	4013      	ands	r3, r2
 800270e:	d0f1      	beq.n	80026f4 <HAL_RCC_OscConfig+0x438>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002710:	4a5f      	ldr	r2, [pc, #380]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 8002712:	4b5f      	ldr	r3, [pc, #380]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 8002714:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002716:	21f8      	movs	r1, #248	; 0xf8
 8002718:	438b      	bics	r3, r1
 800271a:	0019      	movs	r1, r3
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	699b      	ldr	r3, [r3, #24]
 8002720:	00db      	lsls	r3, r3, #3
 8002722:	430b      	orrs	r3, r1
 8002724:	6353      	str	r3, [r2, #52]	; 0x34
 8002726:	e034      	b.n	8002792 <HAL_RCC_OscConfig+0x4d6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	695b      	ldr	r3, [r3, #20]
 800272c:	3305      	adds	r3, #5
 800272e:	d111      	bne.n	8002754 <HAL_RCC_OscConfig+0x498>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002730:	4b57      	ldr	r3, [pc, #348]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 8002732:	4a57      	ldr	r2, [pc, #348]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 8002734:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002736:	2104      	movs	r1, #4
 8002738:	438a      	bics	r2, r1
 800273a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800273c:	4a54      	ldr	r2, [pc, #336]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 800273e:	4b54      	ldr	r3, [pc, #336]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 8002740:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002742:	21f8      	movs	r1, #248	; 0xf8
 8002744:	438b      	bics	r3, r1
 8002746:	0019      	movs	r1, r3
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	699b      	ldr	r3, [r3, #24]
 800274c:	00db      	lsls	r3, r3, #3
 800274e:	430b      	orrs	r3, r1
 8002750:	6353      	str	r3, [r2, #52]	; 0x34
 8002752:	e01e      	b.n	8002792 <HAL_RCC_OscConfig+0x4d6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002754:	4b4e      	ldr	r3, [pc, #312]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 8002756:	4a4e      	ldr	r2, [pc, #312]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 8002758:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800275a:	2104      	movs	r1, #4
 800275c:	430a      	orrs	r2, r1
 800275e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002760:	4b4b      	ldr	r3, [pc, #300]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 8002762:	4a4b      	ldr	r2, [pc, #300]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 8002764:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002766:	2101      	movs	r1, #1
 8002768:	438a      	bics	r2, r1
 800276a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800276c:	f7fe fc7a 	bl	8001064 <HAL_GetTick>
 8002770:	0003      	movs	r3, r0
 8002772:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002774:	e008      	b.n	8002788 <HAL_RCC_OscConfig+0x4cc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002776:	f7fe fc75 	bl	8001064 <HAL_GetTick>
 800277a:	0002      	movs	r2, r0
 800277c:	693b      	ldr	r3, [r7, #16]
 800277e:	1ad3      	subs	r3, r2, r3
 8002780:	2b02      	cmp	r3, #2
 8002782:	d901      	bls.n	8002788 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8002784:	2303      	movs	r3, #3
 8002786:	e07e      	b.n	8002886 <HAL_RCC_OscConfig+0x5ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002788:	4b41      	ldr	r3, [pc, #260]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 800278a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800278c:	2202      	movs	r2, #2
 800278e:	4013      	ands	r3, r2
 8002790:	d1f1      	bne.n	8002776 <HAL_RCC_OscConfig+0x4ba>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6a1b      	ldr	r3, [r3, #32]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d100      	bne.n	800279c <HAL_RCC_OscConfig+0x4e0>
 800279a:	e073      	b.n	8002884 <HAL_RCC_OscConfig+0x5c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800279c:	4b3c      	ldr	r3, [pc, #240]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	220c      	movs	r2, #12
 80027a2:	4013      	ands	r3, r2
 80027a4:	2b08      	cmp	r3, #8
 80027a6:	d100      	bne.n	80027aa <HAL_RCC_OscConfig+0x4ee>
 80027a8:	e06a      	b.n	8002880 <HAL_RCC_OscConfig+0x5c4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6a1b      	ldr	r3, [r3, #32]
 80027ae:	2b02      	cmp	r3, #2
 80027b0:	d14b      	bne.n	800284a <HAL_RCC_OscConfig+0x58e>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027b2:	4b37      	ldr	r3, [pc, #220]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 80027b4:	4a36      	ldr	r2, [pc, #216]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 80027b6:	6812      	ldr	r2, [r2, #0]
 80027b8:	4938      	ldr	r1, [pc, #224]	; (800289c <HAL_RCC_OscConfig+0x5e0>)
 80027ba:	400a      	ands	r2, r1
 80027bc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027be:	f7fe fc51 	bl	8001064 <HAL_GetTick>
 80027c2:	0003      	movs	r3, r0
 80027c4:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027c6:	e008      	b.n	80027da <HAL_RCC_OscConfig+0x51e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027c8:	f7fe fc4c 	bl	8001064 <HAL_GetTick>
 80027cc:	0002      	movs	r2, r0
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	1ad3      	subs	r3, r2, r3
 80027d2:	2b02      	cmp	r3, #2
 80027d4:	d901      	bls.n	80027da <HAL_RCC_OscConfig+0x51e>
          {
            return HAL_TIMEOUT;
 80027d6:	2303      	movs	r3, #3
 80027d8:	e055      	b.n	8002886 <HAL_RCC_OscConfig+0x5ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027da:	4b2d      	ldr	r3, [pc, #180]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 80027dc:	681a      	ldr	r2, [r3, #0]
 80027de:	2380      	movs	r3, #128	; 0x80
 80027e0:	049b      	lsls	r3, r3, #18
 80027e2:	4013      	ands	r3, r2
 80027e4:	d1f0      	bne.n	80027c8 <HAL_RCC_OscConfig+0x50c>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80027e6:	4a2a      	ldr	r2, [pc, #168]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 80027e8:	4b29      	ldr	r3, [pc, #164]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 80027ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027ec:	210f      	movs	r1, #15
 80027ee:	438b      	bics	r3, r1
 80027f0:	0019      	movs	r1, r3
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027f6:	430b      	orrs	r3, r1
 80027f8:	62d3      	str	r3, [r2, #44]	; 0x2c
 80027fa:	4a25      	ldr	r2, [pc, #148]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 80027fc:	4b24      	ldr	r3, [pc, #144]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	4927      	ldr	r1, [pc, #156]	; (80028a0 <HAL_RCC_OscConfig+0x5e4>)
 8002802:	4019      	ands	r1, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800280c:	4303      	orrs	r3, r0
 800280e:	430b      	orrs	r3, r1
 8002810:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002812:	4b1f      	ldr	r3, [pc, #124]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 8002814:	4a1e      	ldr	r2, [pc, #120]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 8002816:	6812      	ldr	r2, [r2, #0]
 8002818:	2180      	movs	r1, #128	; 0x80
 800281a:	0449      	lsls	r1, r1, #17
 800281c:	430a      	orrs	r2, r1
 800281e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002820:	f7fe fc20 	bl	8001064 <HAL_GetTick>
 8002824:	0003      	movs	r3, r0
 8002826:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002828:	e008      	b.n	800283c <HAL_RCC_OscConfig+0x580>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800282a:	f7fe fc1b 	bl	8001064 <HAL_GetTick>
 800282e:	0002      	movs	r2, r0
 8002830:	693b      	ldr	r3, [r7, #16]
 8002832:	1ad3      	subs	r3, r2, r3
 8002834:	2b02      	cmp	r3, #2
 8002836:	d901      	bls.n	800283c <HAL_RCC_OscConfig+0x580>
          {
            return HAL_TIMEOUT;
 8002838:	2303      	movs	r3, #3
 800283a:	e024      	b.n	8002886 <HAL_RCC_OscConfig+0x5ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800283c:	4b14      	ldr	r3, [pc, #80]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 800283e:	681a      	ldr	r2, [r3, #0]
 8002840:	2380      	movs	r3, #128	; 0x80
 8002842:	049b      	lsls	r3, r3, #18
 8002844:	4013      	ands	r3, r2
 8002846:	d0f0      	beq.n	800282a <HAL_RCC_OscConfig+0x56e>
 8002848:	e01c      	b.n	8002884 <HAL_RCC_OscConfig+0x5c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800284a:	4b11      	ldr	r3, [pc, #68]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 800284c:	4a10      	ldr	r2, [pc, #64]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 800284e:	6812      	ldr	r2, [r2, #0]
 8002850:	4912      	ldr	r1, [pc, #72]	; (800289c <HAL_RCC_OscConfig+0x5e0>)
 8002852:	400a      	ands	r2, r1
 8002854:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002856:	f7fe fc05 	bl	8001064 <HAL_GetTick>
 800285a:	0003      	movs	r3, r0
 800285c:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800285e:	e008      	b.n	8002872 <HAL_RCC_OscConfig+0x5b6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002860:	f7fe fc00 	bl	8001064 <HAL_GetTick>
 8002864:	0002      	movs	r2, r0
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	1ad3      	subs	r3, r2, r3
 800286a:	2b02      	cmp	r3, #2
 800286c:	d901      	bls.n	8002872 <HAL_RCC_OscConfig+0x5b6>
          {
            return HAL_TIMEOUT;
 800286e:	2303      	movs	r3, #3
 8002870:	e009      	b.n	8002886 <HAL_RCC_OscConfig+0x5ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002872:	4b07      	ldr	r3, [pc, #28]	; (8002890 <HAL_RCC_OscConfig+0x5d4>)
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	2380      	movs	r3, #128	; 0x80
 8002878:	049b      	lsls	r3, r3, #18
 800287a:	4013      	ands	r3, r2
 800287c:	d1f0      	bne.n	8002860 <HAL_RCC_OscConfig+0x5a4>
 800287e:	e001      	b.n	8002884 <HAL_RCC_OscConfig+0x5c8>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002880:	2301      	movs	r3, #1
 8002882:	e000      	b.n	8002886 <HAL_RCC_OscConfig+0x5ca>
    }
  }
  
  return HAL_OK;
 8002884:	2300      	movs	r3, #0
}
 8002886:	0018      	movs	r0, r3
 8002888:	46bd      	mov	sp, r7
 800288a:	b006      	add	sp, #24
 800288c:	bd80      	pop	{r7, pc}
 800288e:	46c0      	nop			; (mov r8, r8)
 8002890:	40021000 	.word	0x40021000
 8002894:	00001388 	.word	0x00001388
 8002898:	efffffff 	.word	0xefffffff
 800289c:	feffffff 	.word	0xfeffffff
 80028a0:	ffc2ffff 	.word	0xffc2ffff

080028a4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b084      	sub	sp, #16
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
 80028ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80028ae:	2300      	movs	r3, #0
 80028b0:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80028b2:	4b69      	ldr	r3, [pc, #420]	; (8002a58 <HAL_RCC_ClockConfig+0x1b4>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	2201      	movs	r2, #1
 80028b8:	401a      	ands	r2, r3
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	429a      	cmp	r2, r3
 80028be:	d211      	bcs.n	80028e4 <HAL_RCC_ClockConfig+0x40>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028c0:	4b65      	ldr	r3, [pc, #404]	; (8002a58 <HAL_RCC_ClockConfig+0x1b4>)
 80028c2:	4a65      	ldr	r2, [pc, #404]	; (8002a58 <HAL_RCC_ClockConfig+0x1b4>)
 80028c4:	6812      	ldr	r2, [r2, #0]
 80028c6:	2101      	movs	r1, #1
 80028c8:	438a      	bics	r2, r1
 80028ca:	0011      	movs	r1, r2
 80028cc:	683a      	ldr	r2, [r7, #0]
 80028ce:	430a      	orrs	r2, r1
 80028d0:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80028d2:	4b61      	ldr	r3, [pc, #388]	; (8002a58 <HAL_RCC_ClockConfig+0x1b4>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	2201      	movs	r2, #1
 80028d8:	401a      	ands	r2, r3
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	429a      	cmp	r2, r3
 80028de:	d001      	beq.n	80028e4 <HAL_RCC_ClockConfig+0x40>
    {
      return HAL_ERROR;
 80028e0:	2301      	movs	r3, #1
 80028e2:	e0b5      	b.n	8002a50 <HAL_RCC_ClockConfig+0x1ac>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	2202      	movs	r2, #2
 80028ea:	4013      	ands	r3, r2
 80028ec:	d009      	beq.n	8002902 <HAL_RCC_ClockConfig+0x5e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028ee:	4a5b      	ldr	r2, [pc, #364]	; (8002a5c <HAL_RCC_ClockConfig+0x1b8>)
 80028f0:	4b5a      	ldr	r3, [pc, #360]	; (8002a5c <HAL_RCC_ClockConfig+0x1b8>)
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	21f0      	movs	r1, #240	; 0xf0
 80028f6:	438b      	bics	r3, r1
 80028f8:	0019      	movs	r1, r3
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	430b      	orrs	r3, r1
 8002900:	6053      	str	r3, [r2, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	2201      	movs	r2, #1
 8002908:	4013      	ands	r3, r2
 800290a:	d100      	bne.n	800290e <HAL_RCC_ClockConfig+0x6a>
 800290c:	e067      	b.n	80029de <HAL_RCC_ClockConfig+0x13a>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	2b01      	cmp	r3, #1
 8002914:	d107      	bne.n	8002926 <HAL_RCC_ClockConfig+0x82>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002916:	4b51      	ldr	r3, [pc, #324]	; (8002a5c <HAL_RCC_ClockConfig+0x1b8>)
 8002918:	681a      	ldr	r2, [r3, #0]
 800291a:	2380      	movs	r3, #128	; 0x80
 800291c:	029b      	lsls	r3, r3, #10
 800291e:	4013      	ands	r3, r2
 8002920:	d114      	bne.n	800294c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e094      	b.n	8002a50 <HAL_RCC_ClockConfig+0x1ac>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	2b02      	cmp	r3, #2
 800292c:	d107      	bne.n	800293e <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800292e:	4b4b      	ldr	r3, [pc, #300]	; (8002a5c <HAL_RCC_ClockConfig+0x1b8>)
 8002930:	681a      	ldr	r2, [r3, #0]
 8002932:	2380      	movs	r3, #128	; 0x80
 8002934:	049b      	lsls	r3, r3, #18
 8002936:	4013      	ands	r3, r2
 8002938:	d108      	bne.n	800294c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e088      	b.n	8002a50 <HAL_RCC_ClockConfig+0x1ac>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800293e:	4b47      	ldr	r3, [pc, #284]	; (8002a5c <HAL_RCC_ClockConfig+0x1b8>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	2202      	movs	r2, #2
 8002944:	4013      	ands	r3, r2
 8002946:	d101      	bne.n	800294c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002948:	2301      	movs	r3, #1
 800294a:	e081      	b.n	8002a50 <HAL_RCC_ClockConfig+0x1ac>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800294c:	4a43      	ldr	r2, [pc, #268]	; (8002a5c <HAL_RCC_ClockConfig+0x1b8>)
 800294e:	4b43      	ldr	r3, [pc, #268]	; (8002a5c <HAL_RCC_ClockConfig+0x1b8>)
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	2103      	movs	r1, #3
 8002954:	438b      	bics	r3, r1
 8002956:	0019      	movs	r1, r3
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	430b      	orrs	r3, r1
 800295e:	6053      	str	r3, [r2, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002960:	f7fe fb80 	bl	8001064 <HAL_GetTick>
 8002964:	0003      	movs	r3, r0
 8002966:	60fb      	str	r3, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	2b01      	cmp	r3, #1
 800296e:	d111      	bne.n	8002994 <HAL_RCC_ClockConfig+0xf0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002970:	e009      	b.n	8002986 <HAL_RCC_ClockConfig+0xe2>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002972:	f7fe fb77 	bl	8001064 <HAL_GetTick>
 8002976:	0002      	movs	r2, r0
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	1ad3      	subs	r3, r2, r3
 800297c:	4a38      	ldr	r2, [pc, #224]	; (8002a60 <HAL_RCC_ClockConfig+0x1bc>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d901      	bls.n	8002986 <HAL_RCC_ClockConfig+0xe2>
        {
          return HAL_TIMEOUT;
 8002982:	2303      	movs	r3, #3
 8002984:	e064      	b.n	8002a50 <HAL_RCC_ClockConfig+0x1ac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002986:	4b35      	ldr	r3, [pc, #212]	; (8002a5c <HAL_RCC_ClockConfig+0x1b8>)
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	220c      	movs	r2, #12
 800298c:	4013      	ands	r3, r2
 800298e:	2b04      	cmp	r3, #4
 8002990:	d1ef      	bne.n	8002972 <HAL_RCC_ClockConfig+0xce>
 8002992:	e024      	b.n	80029de <HAL_RCC_ClockConfig+0x13a>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	2b02      	cmp	r3, #2
 800299a:	d11b      	bne.n	80029d4 <HAL_RCC_ClockConfig+0x130>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800299c:	e009      	b.n	80029b2 <HAL_RCC_ClockConfig+0x10e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800299e:	f7fe fb61 	bl	8001064 <HAL_GetTick>
 80029a2:	0002      	movs	r2, r0
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	1ad3      	subs	r3, r2, r3
 80029a8:	4a2d      	ldr	r2, [pc, #180]	; (8002a60 <HAL_RCC_ClockConfig+0x1bc>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d901      	bls.n	80029b2 <HAL_RCC_ClockConfig+0x10e>
        {
          return HAL_TIMEOUT;
 80029ae:	2303      	movs	r3, #3
 80029b0:	e04e      	b.n	8002a50 <HAL_RCC_ClockConfig+0x1ac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029b2:	4b2a      	ldr	r3, [pc, #168]	; (8002a5c <HAL_RCC_ClockConfig+0x1b8>)
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	220c      	movs	r2, #12
 80029b8:	4013      	ands	r3, r2
 80029ba:	2b08      	cmp	r3, #8
 80029bc:	d1ef      	bne.n	800299e <HAL_RCC_ClockConfig+0xfa>
 80029be:	e00e      	b.n	80029de <HAL_RCC_ClockConfig+0x13a>
#endif /* RCC_CFGR_SWS_HSI48 */
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029c0:	f7fe fb50 	bl	8001064 <HAL_GetTick>
 80029c4:	0002      	movs	r2, r0
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	1ad3      	subs	r3, r2, r3
 80029ca:	4a25      	ldr	r2, [pc, #148]	; (8002a60 <HAL_RCC_ClockConfig+0x1bc>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d901      	bls.n	80029d4 <HAL_RCC_ClockConfig+0x130>
        {
          return HAL_TIMEOUT;
 80029d0:	2303      	movs	r3, #3
 80029d2:	e03d      	b.n	8002a50 <HAL_RCC_ClockConfig+0x1ac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80029d4:	4b21      	ldr	r3, [pc, #132]	; (8002a5c <HAL_RCC_ClockConfig+0x1b8>)
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	220c      	movs	r2, #12
 80029da:	4013      	ands	r3, r2
 80029dc:	d1f0      	bne.n	80029c0 <HAL_RCC_ClockConfig+0x11c>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80029de:	4b1e      	ldr	r3, [pc, #120]	; (8002a58 <HAL_RCC_ClockConfig+0x1b4>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	2201      	movs	r2, #1
 80029e4:	401a      	ands	r2, r3
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d911      	bls.n	8002a10 <HAL_RCC_ClockConfig+0x16c>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029ec:	4b1a      	ldr	r3, [pc, #104]	; (8002a58 <HAL_RCC_ClockConfig+0x1b4>)
 80029ee:	4a1a      	ldr	r2, [pc, #104]	; (8002a58 <HAL_RCC_ClockConfig+0x1b4>)
 80029f0:	6812      	ldr	r2, [r2, #0]
 80029f2:	2101      	movs	r1, #1
 80029f4:	438a      	bics	r2, r1
 80029f6:	0011      	movs	r1, r2
 80029f8:	683a      	ldr	r2, [r7, #0]
 80029fa:	430a      	orrs	r2, r1
 80029fc:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80029fe:	4b16      	ldr	r3, [pc, #88]	; (8002a58 <HAL_RCC_ClockConfig+0x1b4>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	2201      	movs	r2, #1
 8002a04:	401a      	ands	r2, r3
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	429a      	cmp	r2, r3
 8002a0a:	d001      	beq.n	8002a10 <HAL_RCC_ClockConfig+0x16c>
    {
      return HAL_ERROR;
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	e01f      	b.n	8002a50 <HAL_RCC_ClockConfig+0x1ac>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	2204      	movs	r2, #4
 8002a16:	4013      	ands	r3, r2
 8002a18:	d008      	beq.n	8002a2c <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002a1a:	4a10      	ldr	r2, [pc, #64]	; (8002a5c <HAL_RCC_ClockConfig+0x1b8>)
 8002a1c:	4b0f      	ldr	r3, [pc, #60]	; (8002a5c <HAL_RCC_ClockConfig+0x1b8>)
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	4910      	ldr	r1, [pc, #64]	; (8002a64 <HAL_RCC_ClockConfig+0x1c0>)
 8002a22:	4019      	ands	r1, r3
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	68db      	ldr	r3, [r3, #12]
 8002a28:	430b      	orrs	r3, r1
 8002a2a:	6053      	str	r3, [r2, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002a2c:	f000 f820 	bl	8002a70 <HAL_RCC_GetSysClockFreq>
 8002a30:	0001      	movs	r1, r0
 8002a32:	4b0a      	ldr	r3, [pc, #40]	; (8002a5c <HAL_RCC_ClockConfig+0x1b8>)
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	091b      	lsrs	r3, r3, #4
 8002a38:	220f      	movs	r2, #15
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	4a0a      	ldr	r2, [pc, #40]	; (8002a68 <HAL_RCC_ClockConfig+0x1c4>)
 8002a3e:	5cd3      	ldrb	r3, [r2, r3]
 8002a40:	000a      	movs	r2, r1
 8002a42:	40da      	lsrs	r2, r3
 8002a44:	4b09      	ldr	r3, [pc, #36]	; (8002a6c <HAL_RCC_ClockConfig+0x1c8>)
 8002a46:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002a48:	2000      	movs	r0, #0
 8002a4a:	f7fe fae3 	bl	8001014 <HAL_InitTick>
  
  return HAL_OK;
 8002a4e:	2300      	movs	r3, #0
}
 8002a50:	0018      	movs	r0, r3
 8002a52:	46bd      	mov	sp, r7
 8002a54:	b004      	add	sp, #16
 8002a56:	bd80      	pop	{r7, pc}
 8002a58:	40022000 	.word	0x40022000
 8002a5c:	40021000 	.word	0x40021000
 8002a60:	00001388 	.word	0x00001388
 8002a64:	fffff8ff 	.word	0xfffff8ff
 8002a68:	08006b78 	.word	0x08006b78
 8002a6c:	20000000 	.word	0x20000000

08002a70 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a70:	b590      	push	{r4, r7, lr}
 8002a72:	b08f      	sub	sp, #60	; 0x3c
 8002a74:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002a76:	2314      	movs	r3, #20
 8002a78:	18fb      	adds	r3, r7, r3
 8002a7a:	4a28      	ldr	r2, [pc, #160]	; (8002b1c <HAL_RCC_GetSysClockFreq+0xac>)
 8002a7c:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002a7e:	c313      	stmia	r3!, {r0, r1, r4}
 8002a80:	6812      	ldr	r2, [r2, #0]
 8002a82:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002a84:	1d3b      	adds	r3, r7, #4
 8002a86:	4a26      	ldr	r2, [pc, #152]	; (8002b20 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002a88:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002a8a:	c313      	stmia	r3!, {r0, r1, r4}
 8002a8c:	6812      	ldr	r2, [r2, #0]
 8002a8e:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002a90:	2300      	movs	r3, #0
 8002a92:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002a94:	2300      	movs	r3, #0
 8002a96:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a98:	2300      	movs	r3, #0
 8002a9a:	637b      	str	r3, [r7, #52]	; 0x34
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002aa4:	4b1f      	ldr	r3, [pc, #124]	; (8002b24 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002aaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002aac:	220c      	movs	r2, #12
 8002aae:	4013      	ands	r3, r2
 8002ab0:	2b04      	cmp	r3, #4
 8002ab2:	d002      	beq.n	8002aba <HAL_RCC_GetSysClockFreq+0x4a>
 8002ab4:	2b08      	cmp	r3, #8
 8002ab6:	d003      	beq.n	8002ac0 <HAL_RCC_GetSysClockFreq+0x50>
 8002ab8:	e027      	b.n	8002b0a <HAL_RCC_GetSysClockFreq+0x9a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002aba:	4b1b      	ldr	r3, [pc, #108]	; (8002b28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002abc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002abe:	e027      	b.n	8002b10 <HAL_RCC_GetSysClockFreq+0xa0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002ac0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ac2:	0c9b      	lsrs	r3, r3, #18
 8002ac4:	220f      	movs	r2, #15
 8002ac6:	4013      	ands	r3, r2
 8002ac8:	2214      	movs	r2, #20
 8002aca:	18ba      	adds	r2, r7, r2
 8002acc:	5cd3      	ldrb	r3, [r2, r3]
 8002ace:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002ad0:	4b14      	ldr	r3, [pc, #80]	; (8002b24 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002ad2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ad4:	220f      	movs	r2, #15
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	1d3a      	adds	r2, r7, #4
 8002ada:	5cd3      	ldrb	r3, [r2, r3]
 8002adc:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002ade:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002ae0:	2380      	movs	r3, #128	; 0x80
 8002ae2:	025b      	lsls	r3, r3, #9
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	d009      	beq.n	8002afc <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8002ae8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002aea:	480f      	ldr	r0, [pc, #60]	; (8002b28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002aec:	f7fd fb16 	bl	800011c <__udivsi3>
 8002af0:	0003      	movs	r3, r0
 8002af2:	001a      	movs	r2, r3
 8002af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002af6:	4353      	muls	r3, r2
 8002af8:	637b      	str	r3, [r7, #52]	; 0x34
 8002afa:	e003      	b.n	8002b04 <HAL_RCC_GetSysClockFreq+0x94>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 8002afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002afe:	4a0b      	ldr	r2, [pc, #44]	; (8002b2c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002b00:	4353      	muls	r3, r2
 8002b02:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8002b04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b06:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002b08:	e002      	b.n	8002b10 <HAL_RCC_GetSysClockFreq+0xa0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002b0a:	4b07      	ldr	r3, [pc, #28]	; (8002b28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b0c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002b0e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002b10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002b12:	0018      	movs	r0, r3
 8002b14:	46bd      	mov	sp, r7
 8002b16:	b00f      	add	sp, #60	; 0x3c
 8002b18:	bd90      	pop	{r4, r7, pc}
 8002b1a:	46c0      	nop			; (mov r8, r8)
 8002b1c:	0800699c 	.word	0x0800699c
 8002b20:	080069ac 	.word	0x080069ac
 8002b24:	40021000 	.word	0x40021000
 8002b28:	007a1200 	.word	0x007a1200
 8002b2c:	003d0900 	.word	0x003d0900

08002b30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b34:	4b02      	ldr	r3, [pc, #8]	; (8002b40 <HAL_RCC_GetHCLKFreq+0x10>)
 8002b36:	681b      	ldr	r3, [r3, #0]
}
 8002b38:	0018      	movs	r0, r3
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	46c0      	nop			; (mov r8, r8)
 8002b40:	20000000 	.word	0x20000000

08002b44 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b086      	sub	sp, #24
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002b50:	2300      	movs	r3, #0
 8002b52:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681a      	ldr	r2, [r3, #0]
 8002b58:	2380      	movs	r3, #128	; 0x80
 8002b5a:	025b      	lsls	r3, r3, #9
 8002b5c:	4013      	ands	r3, r2
 8002b5e:	d100      	bne.n	8002b62 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002b60:	e08e      	b.n	8002c80 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002b62:	2317      	movs	r3, #23
 8002b64:	18fb      	adds	r3, r7, r3
 8002b66:	2200      	movs	r2, #0
 8002b68:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b6a:	4b57      	ldr	r3, [pc, #348]	; (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b6c:	69da      	ldr	r2, [r3, #28]
 8002b6e:	2380      	movs	r3, #128	; 0x80
 8002b70:	055b      	lsls	r3, r3, #21
 8002b72:	4013      	ands	r3, r2
 8002b74:	d111      	bne.n	8002b9a <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002b76:	4b54      	ldr	r3, [pc, #336]	; (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b78:	4a53      	ldr	r2, [pc, #332]	; (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b7a:	69d2      	ldr	r2, [r2, #28]
 8002b7c:	2180      	movs	r1, #128	; 0x80
 8002b7e:	0549      	lsls	r1, r1, #21
 8002b80:	430a      	orrs	r2, r1
 8002b82:	61da      	str	r2, [r3, #28]
 8002b84:	4b50      	ldr	r3, [pc, #320]	; (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b86:	69da      	ldr	r2, [r3, #28]
 8002b88:	2380      	movs	r3, #128	; 0x80
 8002b8a:	055b      	lsls	r3, r3, #21
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	60bb      	str	r3, [r7, #8]
 8002b90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b92:	2317      	movs	r3, #23
 8002b94:	18fb      	adds	r3, r7, r3
 8002b96:	2201      	movs	r2, #1
 8002b98:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b9a:	4b4c      	ldr	r3, [pc, #304]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	2380      	movs	r3, #128	; 0x80
 8002ba0:	005b      	lsls	r3, r3, #1
 8002ba2:	4013      	ands	r3, r2
 8002ba4:	d11a      	bne.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ba6:	4b49      	ldr	r3, [pc, #292]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002ba8:	4a48      	ldr	r2, [pc, #288]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002baa:	6812      	ldr	r2, [r2, #0]
 8002bac:	2180      	movs	r1, #128	; 0x80
 8002bae:	0049      	lsls	r1, r1, #1
 8002bb0:	430a      	orrs	r2, r1
 8002bb2:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bb4:	f7fe fa56 	bl	8001064 <HAL_GetTick>
 8002bb8:	0003      	movs	r3, r0
 8002bba:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bbc:	e008      	b.n	8002bd0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bbe:	f7fe fa51 	bl	8001064 <HAL_GetTick>
 8002bc2:	0002      	movs	r2, r0
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	1ad3      	subs	r3, r2, r3
 8002bc8:	2b64      	cmp	r3, #100	; 0x64
 8002bca:	d901      	bls.n	8002bd0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 8002bcc:	2303      	movs	r3, #3
 8002bce:	e076      	b.n	8002cbe <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bd0:	4b3e      	ldr	r3, [pc, #248]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002bd2:	681a      	ldr	r2, [r3, #0]
 8002bd4:	2380      	movs	r3, #128	; 0x80
 8002bd6:	005b      	lsls	r3, r3, #1
 8002bd8:	4013      	ands	r3, r2
 8002bda:	d0f0      	beq.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002bdc:	4b3a      	ldr	r3, [pc, #232]	; (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002bde:	6a1a      	ldr	r2, [r3, #32]
 8002be0:	23c0      	movs	r3, #192	; 0xc0
 8002be2:	009b      	lsls	r3, r3, #2
 8002be4:	4013      	ands	r3, r2
 8002be6:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d034      	beq.n	8002c58 <HAL_RCCEx_PeriphCLKConfig+0x114>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	685a      	ldr	r2, [r3, #4]
 8002bf2:	23c0      	movs	r3, #192	; 0xc0
 8002bf4:	009b      	lsls	r3, r3, #2
 8002bf6:	401a      	ands	r2, r3
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	429a      	cmp	r2, r3
 8002bfc:	d02c      	beq.n	8002c58 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002bfe:	4b32      	ldr	r3, [pc, #200]	; (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002c00:	6a1b      	ldr	r3, [r3, #32]
 8002c02:	4a33      	ldr	r2, [pc, #204]	; (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002c04:	4013      	ands	r3, r2
 8002c06:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002c08:	4b2f      	ldr	r3, [pc, #188]	; (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002c0a:	4a2f      	ldr	r2, [pc, #188]	; (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002c0c:	6a12      	ldr	r2, [r2, #32]
 8002c0e:	2180      	movs	r1, #128	; 0x80
 8002c10:	0249      	lsls	r1, r1, #9
 8002c12:	430a      	orrs	r2, r1
 8002c14:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002c16:	4b2c      	ldr	r3, [pc, #176]	; (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002c18:	4a2b      	ldr	r2, [pc, #172]	; (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002c1a:	6a12      	ldr	r2, [r2, #32]
 8002c1c:	492d      	ldr	r1, [pc, #180]	; (8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8002c1e:	400a      	ands	r2, r1
 8002c20:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002c22:	4b29      	ldr	r3, [pc, #164]	; (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002c24:	68fa      	ldr	r2, [r7, #12]
 8002c26:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2201      	movs	r2, #1
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	d013      	beq.n	8002c58 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c30:	f7fe fa18 	bl	8001064 <HAL_GetTick>
 8002c34:	0003      	movs	r3, r0
 8002c36:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c38:	e009      	b.n	8002c4e <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c3a:	f7fe fa13 	bl	8001064 <HAL_GetTick>
 8002c3e:	0002      	movs	r2, r0
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	1ad3      	subs	r3, r2, r3
 8002c44:	4a24      	ldr	r2, [pc, #144]	; (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d901      	bls.n	8002c4e <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8002c4a:	2303      	movs	r3, #3
 8002c4c:	e037      	b.n	8002cbe <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c4e:	4b1e      	ldr	r3, [pc, #120]	; (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002c50:	6a1b      	ldr	r3, [r3, #32]
 8002c52:	2202      	movs	r2, #2
 8002c54:	4013      	ands	r3, r2
 8002c56:	d0f0      	beq.n	8002c3a <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002c58:	4a1b      	ldr	r2, [pc, #108]	; (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002c5a:	4b1b      	ldr	r3, [pc, #108]	; (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002c5c:	6a1b      	ldr	r3, [r3, #32]
 8002c5e:	491c      	ldr	r1, [pc, #112]	; (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002c60:	4019      	ands	r1, r3
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	430b      	orrs	r3, r1
 8002c68:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002c6a:	2317      	movs	r3, #23
 8002c6c:	18fb      	adds	r3, r7, r3
 8002c6e:	781b      	ldrb	r3, [r3, #0]
 8002c70:	2b01      	cmp	r3, #1
 8002c72:	d105      	bne.n	8002c80 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c74:	4b14      	ldr	r3, [pc, #80]	; (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002c76:	4a14      	ldr	r2, [pc, #80]	; (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002c78:	69d2      	ldr	r2, [r2, #28]
 8002c7a:	4918      	ldr	r1, [pc, #96]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8002c7c:	400a      	ands	r2, r1
 8002c7e:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	2201      	movs	r2, #1
 8002c86:	4013      	ands	r3, r2
 8002c88:	d009      	beq.n	8002c9e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002c8a:	4a0f      	ldr	r2, [pc, #60]	; (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002c8c:	4b0e      	ldr	r3, [pc, #56]	; (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002c8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c90:	2103      	movs	r1, #3
 8002c92:	438b      	bics	r3, r1
 8002c94:	0019      	movs	r1, r3
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	689b      	ldr	r3, [r3, #8]
 8002c9a:	430b      	orrs	r3, r1
 8002c9c:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	2220      	movs	r2, #32
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	d009      	beq.n	8002cbc <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002ca8:	4a07      	ldr	r2, [pc, #28]	; (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002caa:	4b07      	ldr	r3, [pc, #28]	; (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cae:	2110      	movs	r1, #16
 8002cb0:	438b      	bics	r3, r1
 8002cb2:	0019      	movs	r1, r3
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	68db      	ldr	r3, [r3, #12]
 8002cb8:	430b      	orrs	r3, r1
 8002cba:	6313      	str	r3, [r2, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002cbc:	2300      	movs	r3, #0
}
 8002cbe:	0018      	movs	r0, r3
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	b006      	add	sp, #24
 8002cc4:	bd80      	pop	{r7, pc}
 8002cc6:	46c0      	nop			; (mov r8, r8)
 8002cc8:	40021000 	.word	0x40021000
 8002ccc:	40007000 	.word	0x40007000
 8002cd0:	fffffcff 	.word	0xfffffcff
 8002cd4:	fffeffff 	.word	0xfffeffff
 8002cd8:	00001388 	.word	0x00001388
 8002cdc:	efffffff 	.word	0xefffffff

08002ce0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b084      	sub	sp, #16
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d101      	bne.n	8002cf2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e088      	b.n	8002e04 <HAL_SPI_Init+0x124>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	225d      	movs	r2, #93	; 0x5d
 8002cfc:	5c9b      	ldrb	r3, [r3, r2]
 8002cfe:	b2db      	uxtb	r3, r3
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d107      	bne.n	8002d14 <HAL_SPI_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	225c      	movs	r2, #92	; 0x5c
 8002d08:	2100      	movs	r1, #0
 8002d0a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	0018      	movs	r0, r3
 8002d10:	f003 f8ea 	bl	8005ee8 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	225d      	movs	r2, #93	; 0x5d
 8002d18:	2102      	movs	r1, #2
 8002d1a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	687a      	ldr	r2, [r7, #4]
 8002d22:	6812      	ldr	r2, [r2, #0]
 8002d24:	6812      	ldr	r2, [r2, #0]
 8002d26:	2140      	movs	r1, #64	; 0x40
 8002d28:	438a      	bics	r2, r1
 8002d2a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	68da      	ldr	r2, [r3, #12]
 8002d30:	23e0      	movs	r3, #224	; 0xe0
 8002d32:	00db      	lsls	r3, r3, #3
 8002d34:	429a      	cmp	r2, r3
 8002d36:	d902      	bls.n	8002d3e <HAL_SPI_Init+0x5e>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	60fb      	str	r3, [r7, #12]
 8002d3c:	e002      	b.n	8002d44 <HAL_SPI_Init+0x64>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002d3e:	2380      	movs	r3, #128	; 0x80
 8002d40:	015b      	lsls	r3, r3, #5
 8002d42:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	68da      	ldr	r2, [r3, #12]
 8002d48:	23f0      	movs	r3, #240	; 0xf0
 8002d4a:	011b      	lsls	r3, r3, #4
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	d008      	beq.n	8002d62 <HAL_SPI_Init+0x82>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	68da      	ldr	r2, [r3, #12]
 8002d54:	23e0      	movs	r3, #224	; 0xe0
 8002d56:	00db      	lsls	r3, r3, #3
 8002d58:	429a      	cmp	r2, r3
 8002d5a:	d002      	beq.n	8002d62 <HAL_SPI_Init+0x82>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2200      	movs	r2, #0
 8002d60:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d10c      	bne.n	8002d84 <HAL_SPI_Init+0xa4>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	68da      	ldr	r2, [r3, #12]
 8002d6e:	23e0      	movs	r3, #224	; 0xe0
 8002d70:	00db      	lsls	r3, r3, #3
 8002d72:	429a      	cmp	r2, r3
 8002d74:	d903      	bls.n	8002d7e <HAL_SPI_Init+0x9e>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2202      	movs	r2, #2
 8002d7a:	631a      	str	r2, [r3, #48]	; 0x30
 8002d7c:	e002      	b.n	8002d84 <HAL_SPI_Init+0xa4>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2201      	movs	r2, #1
 8002d82:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	687a      	ldr	r2, [r7, #4]
 8002d8a:	6851      	ldr	r1, [r2, #4]
 8002d8c:	687a      	ldr	r2, [r7, #4]
 8002d8e:	6892      	ldr	r2, [r2, #8]
 8002d90:	4311      	orrs	r1, r2
 8002d92:	687a      	ldr	r2, [r7, #4]
 8002d94:	6912      	ldr	r2, [r2, #16]
 8002d96:	4311      	orrs	r1, r2
 8002d98:	687a      	ldr	r2, [r7, #4]
 8002d9a:	6952      	ldr	r2, [r2, #20]
 8002d9c:	4311      	orrs	r1, r2
 8002d9e:	687a      	ldr	r2, [r7, #4]
 8002da0:	6990      	ldr	r0, [r2, #24]
 8002da2:	2280      	movs	r2, #128	; 0x80
 8002da4:	0092      	lsls	r2, r2, #2
 8002da6:	4002      	ands	r2, r0
 8002da8:	4311      	orrs	r1, r2
 8002daa:	687a      	ldr	r2, [r7, #4]
 8002dac:	69d2      	ldr	r2, [r2, #28]
 8002dae:	4311      	orrs	r1, r2
 8002db0:	687a      	ldr	r2, [r7, #4]
 8002db2:	6a12      	ldr	r2, [r2, #32]
 8002db4:	4311      	orrs	r1, r2
 8002db6:	687a      	ldr	r2, [r7, #4]
 8002db8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002dba:	430a      	orrs	r2, r1
 8002dbc:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo Threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	687a      	ldr	r2, [r7, #4]
 8002dc4:	6992      	ldr	r2, [r2, #24]
 8002dc6:	0c12      	lsrs	r2, r2, #16
 8002dc8:	2104      	movs	r1, #4
 8002dca:	4011      	ands	r1, r2
 8002dcc:	687a      	ldr	r2, [r7, #4]
 8002dce:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002dd0:	4311      	orrs	r1, r2
 8002dd2:	687a      	ldr	r2, [r7, #4]
 8002dd4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002dd6:	4311      	orrs	r1, r2
 8002dd8:	687a      	ldr	r2, [r7, #4]
 8002dda:	68d2      	ldr	r2, [r2, #12]
 8002ddc:	4311      	orrs	r1, r2
 8002dde:	68fa      	ldr	r2, [r7, #12]
 8002de0:	430a      	orrs	r2, r1
 8002de2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	687a      	ldr	r2, [r7, #4]
 8002dea:	6812      	ldr	r2, [r2, #0]
 8002dec:	69d2      	ldr	r2, [r2, #28]
 8002dee:	4907      	ldr	r1, [pc, #28]	; (8002e0c <HAL_SPI_Init+0x12c>)
 8002df0:	400a      	ands	r2, r1
 8002df2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2200      	movs	r2, #0
 8002df8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	225d      	movs	r2, #93	; 0x5d
 8002dfe:	2101      	movs	r1, #1
 8002e00:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002e02:	2300      	movs	r3, #0
}
 8002e04:	0018      	movs	r0, r3
 8002e06:	46bd      	mov	sp, r7
 8002e08:	b004      	add	sp, #16
 8002e0a:	bd80      	pop	{r7, pc}
 8002e0c:	fffff7ff 	.word	0xfffff7ff

08002e10 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b088      	sub	sp, #32
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	60f8      	str	r0, [r7, #12]
 8002e18:	60b9      	str	r1, [r7, #8]
 8002e1a:	603b      	str	r3, [r7, #0]
 8002e1c:	1dbb      	adds	r3, r7, #6
 8002e1e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart = 0U;
 8002e20:	2300      	movs	r3, #0
 8002e22:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002e24:	231f      	movs	r3, #31
 8002e26:	18fb      	adds	r3, r7, r3
 8002e28:	2200      	movs	r2, #0
 8002e2a:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	225c      	movs	r2, #92	; 0x5c
 8002e30:	5c9b      	ldrb	r3, [r3, r2]
 8002e32:	2b01      	cmp	r3, #1
 8002e34:	d101      	bne.n	8002e3a <HAL_SPI_Transmit+0x2a>
 8002e36:	2302      	movs	r3, #2
 8002e38:	e14f      	b.n	80030da <HAL_SPI_Transmit+0x2ca>
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	225c      	movs	r2, #92	; 0x5c
 8002e3e:	2101      	movs	r1, #1
 8002e40:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002e42:	f7fe f90f 	bl	8001064 <HAL_GetTick>
 8002e46:	0003      	movs	r3, r0
 8002e48:	61bb      	str	r3, [r7, #24]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	225d      	movs	r2, #93	; 0x5d
 8002e4e:	5c9b      	ldrb	r3, [r3, r2]
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	2b01      	cmp	r3, #1
 8002e54:	d004      	beq.n	8002e60 <HAL_SPI_Transmit+0x50>
  {
    errorcode = HAL_BUSY;
 8002e56:	231f      	movs	r3, #31
 8002e58:	18fb      	adds	r3, r7, r3
 8002e5a:	2202      	movs	r2, #2
 8002e5c:	701a      	strb	r2, [r3, #0]
    goto error;
 8002e5e:	e131      	b.n	80030c4 <HAL_SPI_Transmit+0x2b4>
  }

  if ((pData == NULL) || (Size == 0U))
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d003      	beq.n	8002e6e <HAL_SPI_Transmit+0x5e>
 8002e66:	1dbb      	adds	r3, r7, #6
 8002e68:	881b      	ldrh	r3, [r3, #0]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d104      	bne.n	8002e78 <HAL_SPI_Transmit+0x68>
  {
    errorcode = HAL_ERROR;
 8002e6e:	231f      	movs	r3, #31
 8002e70:	18fb      	adds	r3, r7, r3
 8002e72:	2201      	movs	r2, #1
 8002e74:	701a      	strb	r2, [r3, #0]
    goto error;
 8002e76:	e125      	b.n	80030c4 <HAL_SPI_Transmit+0x2b4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	225d      	movs	r2, #93	; 0x5d
 8002e7c:	2103      	movs	r1, #3
 8002e7e:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	2200      	movs	r2, #0
 8002e84:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	68ba      	ldr	r2, [r7, #8]
 8002e8a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	1dba      	adds	r2, r7, #6
 8002e90:	8812      	ldrh	r2, [r2, #0]
 8002e92:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	1dba      	adds	r2, r7, #6
 8002e98:	8812      	ldrh	r2, [r2, #0]
 8002e9a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	2244      	movs	r2, #68	; 0x44
 8002ea6:	2100      	movs	r1, #0
 8002ea8:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2246      	movs	r2, #70	; 0x46
 8002eae:	2100      	movs	r1, #0
 8002eb0:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	689a      	ldr	r2, [r3, #8]
 8002ec2:	2380      	movs	r3, #128	; 0x80
 8002ec4:	021b      	lsls	r3, r3, #8
 8002ec6:	429a      	cmp	r2, r3
 8002ec8:	d108      	bne.n	8002edc <HAL_SPI_Transmit+0xcc>
  {
    SPI_1LINE_TX(hspi);
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	68fa      	ldr	r2, [r7, #12]
 8002ed0:	6812      	ldr	r2, [r2, #0]
 8002ed2:	6812      	ldr	r2, [r2, #0]
 8002ed4:	2180      	movs	r1, #128	; 0x80
 8002ed6:	01c9      	lsls	r1, r1, #7
 8002ed8:	430a      	orrs	r2, r1
 8002eda:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	2240      	movs	r2, #64	; 0x40
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	2b40      	cmp	r3, #64	; 0x40
 8002ee8:	d007      	beq.n	8002efa <HAL_SPI_Transmit+0xea>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	68fa      	ldr	r2, [r7, #12]
 8002ef0:	6812      	ldr	r2, [r2, #0]
 8002ef2:	6812      	ldr	r2, [r2, #0]
 8002ef4:	2140      	movs	r1, #64	; 0x40
 8002ef6:	430a      	orrs	r2, r1
 8002ef8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	68da      	ldr	r2, [r3, #12]
 8002efe:	23e0      	movs	r3, #224	; 0xe0
 8002f00:	00db      	lsls	r3, r3, #3
 8002f02:	429a      	cmp	r2, r3
 8002f04:	d948      	bls.n	8002f98 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d004      	beq.n	8002f18 <HAL_SPI_Transmit+0x108>
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f12:	b29b      	uxth	r3, r3
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d139      	bne.n	8002f8c <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	68ba      	ldr	r2, [r7, #8]
 8002f1e:	8812      	ldrh	r2, [r2, #0]
 8002f20:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	3302      	adds	r3, #2
 8002f26:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f2c:	b29b      	uxth	r3, r3
 8002f2e:	3b01      	subs	r3, #1
 8002f30:	b29a      	uxth	r2, r3
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002f36:	e029      	b.n	8002f8c <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	2202      	movs	r2, #2
 8002f40:	4013      	ands	r3, r2
 8002f42:	2b02      	cmp	r3, #2
 8002f44:	d10f      	bne.n	8002f66 <HAL_SPI_Transmit+0x156>
      {
        hspi->Instance->DR = *((uint16_t *)pData);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	68ba      	ldr	r2, [r7, #8]
 8002f4c:	8812      	ldrh	r2, [r2, #0]
 8002f4e:	60da      	str	r2, [r3, #12]
        pData += sizeof(uint16_t);
 8002f50:	68bb      	ldr	r3, [r7, #8]
 8002f52:	3302      	adds	r3, #2
 8002f54:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f5a:	b29b      	uxth	r3, r3
 8002f5c:	3b01      	subs	r3, #1
 8002f5e:	b29a      	uxth	r2, r3
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002f64:	e012      	b.n	8002f8c <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d00a      	beq.n	8002f82 <HAL_SPI_Transmit+0x172>
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	3301      	adds	r3, #1
 8002f70:	d00c      	beq.n	8002f8c <HAL_SPI_Transmit+0x17c>
 8002f72:	f7fe f877 	bl	8001064 <HAL_GetTick>
 8002f76:	0002      	movs	r2, r0
 8002f78:	69bb      	ldr	r3, [r7, #24]
 8002f7a:	1ad2      	subs	r2, r2, r3
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	429a      	cmp	r2, r3
 8002f80:	d304      	bcc.n	8002f8c <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8002f82:	231f      	movs	r3, #31
 8002f84:	18fb      	adds	r3, r7, r3
 8002f86:	2203      	movs	r2, #3
 8002f88:	701a      	strb	r2, [r3, #0]
          goto error;
 8002f8a:	e09b      	b.n	80030c4 <HAL_SPI_Transmit+0x2b4>
    while (hspi->TxXferCount > 0U)
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f90:	b29b      	uxth	r3, r3
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d1d0      	bne.n	8002f38 <HAL_SPI_Transmit+0x128>
 8002f96:	e073      	b.n	8003080 <HAL_SPI_Transmit+0x270>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d004      	beq.n	8002faa <HAL_SPI_Transmit+0x19a>
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fa4:	b29b      	uxth	r3, r3
 8002fa6:	2b01      	cmp	r3, #1
 8002fa8:	d165      	bne.n	8003076 <HAL_SPI_Transmit+0x266>
    {
      if (hspi->TxXferCount > 1U)
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fae:	b29b      	uxth	r3, r3
 8002fb0:	2b01      	cmp	r3, #1
 8002fb2:	d90f      	bls.n	8002fd4 <HAL_SPI_Transmit+0x1c4>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)pData);
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	68ba      	ldr	r2, [r7, #8]
 8002fba:	8812      	ldrh	r2, [r2, #0]
 8002fbc:	60da      	str	r2, [r3, #12]
        pData += sizeof(uint16_t);
 8002fbe:	68bb      	ldr	r3, [r7, #8]
 8002fc0:	3302      	adds	r3, #2
 8002fc2:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount -= 2U;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fc8:	b29b      	uxth	r3, r3
 8002fca:	3b02      	subs	r3, #2
 8002fcc:	b29a      	uxth	r2, r3
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002fd2:	e050      	b.n	8003076 <HAL_SPI_Transmit+0x266>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	330c      	adds	r3, #12
 8002fda:	001a      	movs	r2, r3
 8002fdc:	68bb      	ldr	r3, [r7, #8]
 8002fde:	1c59      	adds	r1, r3, #1
 8002fe0:	60b9      	str	r1, [r7, #8]
 8002fe2:	781b      	ldrb	r3, [r3, #0]
 8002fe4:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fea:	b29b      	uxth	r3, r3
 8002fec:	3b01      	subs	r3, #1
 8002fee:	b29a      	uxth	r2, r3
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8002ff4:	e03f      	b.n	8003076 <HAL_SPI_Transmit+0x266>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	2202      	movs	r2, #2
 8002ffe:	4013      	ands	r3, r2
 8003000:	2b02      	cmp	r3, #2
 8003002:	d125      	bne.n	8003050 <HAL_SPI_Transmit+0x240>
      {
        if (hspi->TxXferCount > 1U)
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003008:	b29b      	uxth	r3, r3
 800300a:	2b01      	cmp	r3, #1
 800300c:	d90f      	bls.n	800302e <HAL_SPI_Transmit+0x21e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)pData);
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	68ba      	ldr	r2, [r7, #8]
 8003014:	8812      	ldrh	r2, [r2, #0]
 8003016:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	3302      	adds	r3, #2
 800301c:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount -= 2U;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003022:	b29b      	uxth	r3, r3
 8003024:	3b02      	subs	r3, #2
 8003026:	b29a      	uxth	r2, r3
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800302c:	e023      	b.n	8003076 <HAL_SPI_Transmit+0x266>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	330c      	adds	r3, #12
 8003034:	001a      	movs	r2, r3
 8003036:	68bb      	ldr	r3, [r7, #8]
 8003038:	1c59      	adds	r1, r3, #1
 800303a:	60b9      	str	r1, [r7, #8]
 800303c:	781b      	ldrb	r3, [r3, #0]
 800303e:	7013      	strb	r3, [r2, #0]
          hspi->TxXferCount--;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003044:	b29b      	uxth	r3, r3
 8003046:	3b01      	subs	r3, #1
 8003048:	b29a      	uxth	r2, r3
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800304e:	e012      	b.n	8003076 <HAL_SPI_Transmit+0x266>
        }
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d00a      	beq.n	800306c <HAL_SPI_Transmit+0x25c>
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	3301      	adds	r3, #1
 800305a:	d00c      	beq.n	8003076 <HAL_SPI_Transmit+0x266>
 800305c:	f7fe f802 	bl	8001064 <HAL_GetTick>
 8003060:	0002      	movs	r2, r0
 8003062:	69bb      	ldr	r3, [r7, #24]
 8003064:	1ad2      	subs	r2, r2, r3
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	429a      	cmp	r2, r3
 800306a:	d304      	bcc.n	8003076 <HAL_SPI_Transmit+0x266>
        {
          errorcode = HAL_TIMEOUT;
 800306c:	231f      	movs	r3, #31
 800306e:	18fb      	adds	r3, r7, r3
 8003070:	2203      	movs	r2, #3
 8003072:	701a      	strb	r2, [r3, #0]
          goto error;
 8003074:	e026      	b.n	80030c4 <HAL_SPI_Transmit+0x2b4>
    while (hspi->TxXferCount > 0U)
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800307a:	b29b      	uxth	r3, r3
 800307c:	2b00      	cmp	r3, #0
 800307e:	d1ba      	bne.n	8002ff6 <HAL_SPI_Transmit+0x1e6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003080:	69ba      	ldr	r2, [r7, #24]
 8003082:	6839      	ldr	r1, [r7, #0]
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	0018      	movs	r0, r3
 8003088:	f000 fc18 	bl	80038bc <SPI_EndRxTxTransaction>
 800308c:	1e03      	subs	r3, r0, #0
 800308e:	d002      	beq.n	8003096 <HAL_SPI_Transmit+0x286>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	2220      	movs	r2, #32
 8003094:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	689b      	ldr	r3, [r3, #8]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d10a      	bne.n	80030b4 <HAL_SPI_Transmit+0x2a4>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800309e:	2300      	movs	r3, #0
 80030a0:	617b      	str	r3, [r7, #20]
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	68db      	ldr	r3, [r3, #12]
 80030a8:	617b      	str	r3, [r7, #20]
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	617b      	str	r3, [r7, #20]
 80030b2:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d003      	beq.n	80030c4 <HAL_SPI_Transmit+0x2b4>
  {
    errorcode = HAL_ERROR;
 80030bc:	231f      	movs	r3, #31
 80030be:	18fb      	adds	r3, r7, r3
 80030c0:	2201      	movs	r2, #1
 80030c2:	701a      	strb	r2, [r3, #0]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	225d      	movs	r2, #93	; 0x5d
 80030c8:	2101      	movs	r1, #1
 80030ca:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	225c      	movs	r2, #92	; 0x5c
 80030d0:	2100      	movs	r1, #0
 80030d2:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80030d4:	231f      	movs	r3, #31
 80030d6:	18fb      	adds	r3, r7, r3
 80030d8:	781b      	ldrb	r3, [r3, #0]
}
 80030da:	0018      	movs	r0, r3
 80030dc:	46bd      	mov	sp, r7
 80030de:	b008      	add	sp, #32
 80030e0:	bd80      	pop	{r7, pc}
	...

080030e4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b08a      	sub	sp, #40	; 0x28
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	60f8      	str	r0, [r7, #12]
 80030ec:	60b9      	str	r1, [r7, #8]
 80030ee:	607a      	str	r2, [r7, #4]
 80030f0:	001a      	movs	r2, r3
 80030f2:	1cbb      	adds	r3, r7, #2
 80030f4:	801a      	strh	r2, [r3, #0]
  uint32_t tmp = 0U, tmp1 = 0U;
 80030f6:	2300      	movs	r3, #0
 80030f8:	61fb      	str	r3, [r7, #28]
 80030fa:	2300      	movs	r3, #0
 80030fc:	61bb      	str	r3, [r7, #24]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 80030fe:	2300      	movs	r3, #0
 8003100:	617b      	str	r3, [r7, #20]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 8003102:	2301      	movs	r3, #1
 8003104:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003106:	2323      	movs	r3, #35	; 0x23
 8003108:	18fb      	adds	r3, r7, r3
 800310a:	2200      	movs	r2, #0
 800310c:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	225c      	movs	r2, #92	; 0x5c
 8003112:	5c9b      	ldrb	r3, [r3, r2]
 8003114:	2b01      	cmp	r3, #1
 8003116:	d101      	bne.n	800311c <HAL_SPI_TransmitReceive+0x38>
 8003118:	2302      	movs	r3, #2
 800311a:	e1f1      	b.n	8003500 <HAL_SPI_TransmitReceive+0x41c>
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	225c      	movs	r2, #92	; 0x5c
 8003120:	2101      	movs	r1, #1
 8003122:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003124:	f7fd ff9e 	bl	8001064 <HAL_GetTick>
 8003128:	0003      	movs	r3, r0
 800312a:	617b      	str	r3, [r7, #20]

  tmp  = hspi->State;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	225d      	movs	r2, #93	; 0x5d
 8003130:	5c9b      	ldrb	r3, [r3, r2]
 8003132:	b2db      	uxtb	r3, r3
 8003134:	61fb      	str	r3, [r7, #28]
  tmp1 = hspi->Init.Mode;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	61bb      	str	r3, [r7, #24]

  if (!((tmp == HAL_SPI_STATE_READY) || \
 800313c:	69fb      	ldr	r3, [r7, #28]
 800313e:	2b01      	cmp	r3, #1
 8003140:	d010      	beq.n	8003164 <HAL_SPI_TransmitReceive+0x80>
 8003142:	69ba      	ldr	r2, [r7, #24]
 8003144:	2382      	movs	r3, #130	; 0x82
 8003146:	005b      	lsls	r3, r3, #1
 8003148:	429a      	cmp	r2, r3
 800314a:	d106      	bne.n	800315a <HAL_SPI_TransmitReceive+0x76>
        ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	689b      	ldr	r3, [r3, #8]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d102      	bne.n	800315a <HAL_SPI_TransmitReceive+0x76>
 8003154:	69fb      	ldr	r3, [r7, #28]
 8003156:	2b04      	cmp	r3, #4
 8003158:	d004      	beq.n	8003164 <HAL_SPI_TransmitReceive+0x80>
  {
    errorcode = HAL_BUSY;
 800315a:	2323      	movs	r3, #35	; 0x23
 800315c:	18fb      	adds	r3, r7, r3
 800315e:	2202      	movs	r2, #2
 8003160:	701a      	strb	r2, [r3, #0]
    goto error;
 8003162:	e1c2      	b.n	80034ea <HAL_SPI_TransmitReceive+0x406>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003164:	68bb      	ldr	r3, [r7, #8]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d006      	beq.n	8003178 <HAL_SPI_TransmitReceive+0x94>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d003      	beq.n	8003178 <HAL_SPI_TransmitReceive+0x94>
 8003170:	1cbb      	adds	r3, r7, #2
 8003172:	881b      	ldrh	r3, [r3, #0]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d104      	bne.n	8003182 <HAL_SPI_TransmitReceive+0x9e>
  {
    errorcode = HAL_ERROR;
 8003178:	2323      	movs	r3, #35	; 0x23
 800317a:	18fb      	adds	r3, r7, r3
 800317c:	2201      	movs	r2, #1
 800317e:	701a      	strb	r2, [r3, #0]
    goto error;
 8003180:	e1b3      	b.n	80034ea <HAL_SPI_TransmitReceive+0x406>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	225d      	movs	r2, #93	; 0x5d
 8003186:	5c9b      	ldrb	r3, [r3, r2]
 8003188:	b2db      	uxtb	r3, r3
 800318a:	2b04      	cmp	r3, #4
 800318c:	d003      	beq.n	8003196 <HAL_SPI_TransmitReceive+0xb2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	225d      	movs	r2, #93	; 0x5d
 8003192:	2105      	movs	r1, #5
 8003194:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	2200      	movs	r2, #0
 800319a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	687a      	ldr	r2, [r7, #4]
 80031a0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	1cba      	adds	r2, r7, #2
 80031a6:	2146      	movs	r1, #70	; 0x46
 80031a8:	8812      	ldrh	r2, [r2, #0]
 80031aa:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	1cba      	adds	r2, r7, #2
 80031b0:	2144      	movs	r1, #68	; 0x44
 80031b2:	8812      	ldrh	r2, [r2, #0]
 80031b4:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	68ba      	ldr	r2, [r7, #8]
 80031ba:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	1cba      	adds	r2, r7, #2
 80031c0:	8812      	ldrh	r2, [r2, #0]
 80031c2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	1cba      	adds	r2, r7, #2
 80031c8:	8812      	ldrh	r2, [r2, #0]
 80031ca:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	2200      	movs	r2, #0
 80031d0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	2200      	movs	r2, #0
 80031d6:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1U))
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	68da      	ldr	r2, [r3, #12]
 80031dc:	23e0      	movs	r3, #224	; 0xe0
 80031de:	00db      	lsls	r3, r3, #3
 80031e0:	429a      	cmp	r2, r3
 80031e2:	d805      	bhi.n	80031f0 <HAL_SPI_TransmitReceive+0x10c>
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2246      	movs	r2, #70	; 0x46
 80031e8:	5a9b      	ldrh	r3, [r3, r2]
 80031ea:	b29b      	uxth	r3, r3
 80031ec:	2b01      	cmp	r3, #1
 80031ee:	d908      	bls.n	8003202 <HAL_SPI_TransmitReceive+0x11e>
  {
    /* set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	68fa      	ldr	r2, [r7, #12]
 80031f6:	6812      	ldr	r2, [r2, #0]
 80031f8:	6852      	ldr	r2, [r2, #4]
 80031fa:	49c3      	ldr	r1, [pc, #780]	; (8003508 <HAL_SPI_TransmitReceive+0x424>)
 80031fc:	400a      	ands	r2, r1
 80031fe:	605a      	str	r2, [r3, #4]
 8003200:	e008      	b.n	8003214 <HAL_SPI_TransmitReceive+0x130>
  }
  else
  {
    /* set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	68fa      	ldr	r2, [r7, #12]
 8003208:	6812      	ldr	r2, [r2, #0]
 800320a:	6852      	ldr	r2, [r2, #4]
 800320c:	2180      	movs	r1, #128	; 0x80
 800320e:	0149      	lsls	r1, r1, #5
 8003210:	430a      	orrs	r2, r1
 8003212:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	2240      	movs	r2, #64	; 0x40
 800321c:	4013      	ands	r3, r2
 800321e:	2b40      	cmp	r3, #64	; 0x40
 8003220:	d007      	beq.n	8003232 <HAL_SPI_TransmitReceive+0x14e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	68fa      	ldr	r2, [r7, #12]
 8003228:	6812      	ldr	r2, [r2, #0]
 800322a:	6812      	ldr	r2, [r2, #0]
 800322c:	2140      	movs	r1, #64	; 0x40
 800322e:	430a      	orrs	r2, r1
 8003230:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	68da      	ldr	r2, [r3, #12]
 8003236:	23e0      	movs	r3, #224	; 0xe0
 8003238:	00db      	lsls	r3, r3, #3
 800323a:	429a      	cmp	r2, r3
 800323c:	d800      	bhi.n	8003240 <HAL_SPI_TransmitReceive+0x15c>
 800323e:	e075      	b.n	800332c <HAL_SPI_TransmitReceive+0x248>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d004      	beq.n	8003252 <HAL_SPI_TransmitReceive+0x16e>
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800324c:	b29b      	uxth	r3, r3
 800324e:	2b01      	cmp	r3, #1
 8003250:	d160      	bne.n	8003314 <HAL_SPI_TransmitReceive+0x230>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	68ba      	ldr	r2, [r7, #8]
 8003258:	8812      	ldrh	r2, [r2, #0]
 800325a:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	3302      	adds	r3, #2
 8003260:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003266:	b29b      	uxth	r3, r3
 8003268:	3b01      	subs	r3, #1
 800326a:	b29a      	uxth	r2, r3
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003270:	e050      	b.n	8003314 <HAL_SPI_TransmitReceive+0x230>
    {
      /* Check TXE flag */
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8003272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003274:	2b00      	cmp	r3, #0
 8003276:	d01c      	beq.n	80032b2 <HAL_SPI_TransmitReceive+0x1ce>
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800327c:	b29b      	uxth	r3, r3
 800327e:	2b00      	cmp	r3, #0
 8003280:	d017      	beq.n	80032b2 <HAL_SPI_TransmitReceive+0x1ce>
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	689b      	ldr	r3, [r3, #8]
 8003288:	2202      	movs	r2, #2
 800328a:	4013      	ands	r3, r2
 800328c:	2b02      	cmp	r3, #2
 800328e:	d110      	bne.n	80032b2 <HAL_SPI_TransmitReceive+0x1ce>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	68ba      	ldr	r2, [r7, #8]
 8003296:	8812      	ldrh	r2, [r2, #0]
 8003298:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 800329a:	68bb      	ldr	r3, [r7, #8]
 800329c:	3302      	adds	r3, #2
 800329e:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80032a4:	b29b      	uxth	r3, r3
 80032a6:	3b01      	subs	r3, #1
 80032a8:	b29a      	uxth	r2, r3
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80032ae:	2300      	movs	r3, #0
 80032b0:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2246      	movs	r2, #70	; 0x46
 80032b6:	5a9b      	ldrh	r3, [r3, r2]
 80032b8:	b29b      	uxth	r3, r3
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d01a      	beq.n	80032f4 <HAL_SPI_TransmitReceive+0x210>
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	689b      	ldr	r3, [r3, #8]
 80032c4:	2201      	movs	r2, #1
 80032c6:	4013      	ands	r3, r2
 80032c8:	2b01      	cmp	r3, #1
 80032ca:	d113      	bne.n	80032f4 <HAL_SPI_TransmitReceive+0x210>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	68db      	ldr	r3, [r3, #12]
 80032d2:	b29a      	uxth	r2, r3
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	3302      	adds	r3, #2
 80032dc:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	2246      	movs	r2, #70	; 0x46
 80032e2:	5a9b      	ldrh	r3, [r3, r2]
 80032e4:	b29b      	uxth	r3, r3
 80032e6:	3b01      	subs	r3, #1
 80032e8:	b299      	uxth	r1, r3
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	2246      	movs	r2, #70	; 0x46
 80032ee:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80032f0:	2301      	movs	r3, #1
 80032f2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 80032f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032f6:	3301      	adds	r3, #1
 80032f8:	d00c      	beq.n	8003314 <HAL_SPI_TransmitReceive+0x230>
 80032fa:	f7fd feb3 	bl	8001064 <HAL_GetTick>
 80032fe:	0002      	movs	r2, r0
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	1ad2      	subs	r2, r2, r3
 8003304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003306:	429a      	cmp	r2, r3
 8003308:	d304      	bcc.n	8003314 <HAL_SPI_TransmitReceive+0x230>
      {
        errorcode = HAL_TIMEOUT;
 800330a:	2323      	movs	r3, #35	; 0x23
 800330c:	18fb      	adds	r3, r7, r3
 800330e:	2203      	movs	r2, #3
 8003310:	701a      	strb	r2, [r3, #0]
        goto error;
 8003312:	e0ea      	b.n	80034ea <HAL_SPI_TransmitReceive+0x406>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003318:	b29b      	uxth	r3, r3
 800331a:	2b00      	cmp	r3, #0
 800331c:	d1a9      	bne.n	8003272 <HAL_SPI_TransmitReceive+0x18e>
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	2246      	movs	r2, #70	; 0x46
 8003322:	5a9b      	ldrh	r3, [r3, r2]
 8003324:	b29b      	uxth	r3, r3
 8003326:	2b00      	cmp	r3, #0
 8003328:	d1a3      	bne.n	8003272 <HAL_SPI_TransmitReceive+0x18e>
 800332a:	e0cb      	b.n	80034c4 <HAL_SPI_TransmitReceive+0x3e0>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d005      	beq.n	8003340 <HAL_SPI_TransmitReceive+0x25c>
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003338:	b29b      	uxth	r3, r3
 800333a:	2b01      	cmp	r3, #1
 800333c:	d000      	beq.n	8003340 <HAL_SPI_TransmitReceive+0x25c>
 800333e:	e0b4      	b.n	80034aa <HAL_SPI_TransmitReceive+0x3c6>
    {
      if (hspi->TxXferCount > 1U)
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003344:	b29b      	uxth	r3, r3
 8003346:	2b01      	cmp	r3, #1
 8003348:	d90f      	bls.n	800336a <HAL_SPI_TransmitReceive+0x286>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	68ba      	ldr	r2, [r7, #8]
 8003350:	8812      	ldrh	r2, [r2, #0]
 8003352:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 8003354:	68bb      	ldr	r3, [r7, #8]
 8003356:	3302      	adds	r3, #2
 8003358:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount -= 2U;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800335e:	b29b      	uxth	r3, r3
 8003360:	3b02      	subs	r3, #2
 8003362:	b29a      	uxth	r2, r3
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003368:	e09f      	b.n	80034aa <HAL_SPI_TransmitReceive+0x3c6>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	330c      	adds	r3, #12
 8003370:	001a      	movs	r2, r3
 8003372:	68bb      	ldr	r3, [r7, #8]
 8003374:	1c59      	adds	r1, r3, #1
 8003376:	60b9      	str	r1, [r7, #8]
 8003378:	781b      	ldrb	r3, [r3, #0]
 800337a:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003380:	b29b      	uxth	r3, r3
 8003382:	3b01      	subs	r3, #1
 8003384:	b29a      	uxth	r2, r3
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800338a:	e08e      	b.n	80034aa <HAL_SPI_TransmitReceive+0x3c6>
    {
      /* check TXE flag */
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 800338c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800338e:	2b00      	cmp	r3, #0
 8003390:	d032      	beq.n	80033f8 <HAL_SPI_TransmitReceive+0x314>
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003396:	b29b      	uxth	r3, r3
 8003398:	2b00      	cmp	r3, #0
 800339a:	d02d      	beq.n	80033f8 <HAL_SPI_TransmitReceive+0x314>
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	689b      	ldr	r3, [r3, #8]
 80033a2:	2202      	movs	r2, #2
 80033a4:	4013      	ands	r3, r2
 80033a6:	2b02      	cmp	r3, #2
 80033a8:	d126      	bne.n	80033f8 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80033ae:	b29b      	uxth	r3, r3
 80033b0:	2b01      	cmp	r3, #1
 80033b2:	d90f      	bls.n	80033d4 <HAL_SPI_TransmitReceive+0x2f0>
        {
          hspi->Instance->DR = *((uint16_t *)pTxData);
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	68ba      	ldr	r2, [r7, #8]
 80033ba:	8812      	ldrh	r2, [r2, #0]
 80033bc:	60da      	str	r2, [r3, #12]
          pTxData += sizeof(uint16_t);
 80033be:	68bb      	ldr	r3, [r7, #8]
 80033c0:	3302      	adds	r3, #2
 80033c2:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount -= 2U;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80033c8:	b29b      	uxth	r3, r3
 80033ca:	3b02      	subs	r3, #2
 80033cc:	b29a      	uxth	r2, r3
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80033d2:	e00f      	b.n	80033f4 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	330c      	adds	r3, #12
 80033da:	001a      	movs	r2, r3
 80033dc:	68bb      	ldr	r3, [r7, #8]
 80033de:	1c59      	adds	r1, r3, #1
 80033e0:	60b9      	str	r1, [r7, #8]
 80033e2:	781b      	ldrb	r3, [r3, #0]
 80033e4:	7013      	strb	r3, [r2, #0]
          hspi->TxXferCount--;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80033ea:	b29b      	uxth	r3, r3
 80033ec:	3b01      	subs	r3, #1
 80033ee:	b29a      	uxth	r2, r3
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80033f4:	2300      	movs	r3, #0
 80033f6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2246      	movs	r2, #70	; 0x46
 80033fc:	5a9b      	ldrh	r3, [r3, r2]
 80033fe:	b29b      	uxth	r3, r3
 8003400:	2b00      	cmp	r3, #0
 8003402:	d042      	beq.n	800348a <HAL_SPI_TransmitReceive+0x3a6>
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	689b      	ldr	r3, [r3, #8]
 800340a:	2201      	movs	r2, #1
 800340c:	4013      	ands	r3, r2
 800340e:	2b01      	cmp	r3, #1
 8003410:	d13b      	bne.n	800348a <HAL_SPI_TransmitReceive+0x3a6>
      {
        if (hspi->RxXferCount > 1U)
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	2246      	movs	r2, #70	; 0x46
 8003416:	5a9b      	ldrh	r3, [r3, r2]
 8003418:	b29b      	uxth	r3, r3
 800341a:	2b01      	cmp	r3, #1
 800341c:	d921      	bls.n	8003462 <HAL_SPI_TransmitReceive+0x37e>
        {
          *((uint16_t *)pRxData) = hspi->Instance->DR;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	68db      	ldr	r3, [r3, #12]
 8003424:	b29a      	uxth	r2, r3
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	801a      	strh	r2, [r3, #0]
          pRxData += sizeof(uint16_t);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	3302      	adds	r3, #2
 800342e:	607b      	str	r3, [r7, #4]
          hspi->RxXferCount -= 2U;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	2246      	movs	r2, #70	; 0x46
 8003434:	5a9b      	ldrh	r3, [r3, r2]
 8003436:	b29b      	uxth	r3, r3
 8003438:	3b02      	subs	r3, #2
 800343a:	b299      	uxth	r1, r3
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2246      	movs	r2, #70	; 0x46
 8003440:	5299      	strh	r1, [r3, r2]
          if (hspi->RxXferCount <= 1U)
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	2246      	movs	r2, #70	; 0x46
 8003446:	5a9b      	ldrh	r3, [r3, r2]
 8003448:	b29b      	uxth	r3, r3
 800344a:	2b01      	cmp	r3, #1
 800344c:	d81b      	bhi.n	8003486 <HAL_SPI_TransmitReceive+0x3a2>
          {
            /* set fiforxthresold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	68fa      	ldr	r2, [r7, #12]
 8003454:	6812      	ldr	r2, [r2, #0]
 8003456:	6852      	ldr	r2, [r2, #4]
 8003458:	2180      	movs	r1, #128	; 0x80
 800345a:	0149      	lsls	r1, r1, #5
 800345c:	430a      	orrs	r2, r1
 800345e:	605a      	str	r2, [r3, #4]
 8003460:	e011      	b.n	8003486 <HAL_SPI_TransmitReceive+0x3a2>
          }
        }
        else
        {
          (*(uint8_t *)pRxData++) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	1c5a      	adds	r2, r3, #1
 8003466:	607a      	str	r2, [r7, #4]
 8003468:	68fa      	ldr	r2, [r7, #12]
 800346a:	6812      	ldr	r2, [r2, #0]
 800346c:	320c      	adds	r2, #12
 800346e:	7812      	ldrb	r2, [r2, #0]
 8003470:	b2d2      	uxtb	r2, r2
 8003472:	701a      	strb	r2, [r3, #0]
          hspi->RxXferCount--;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	2246      	movs	r2, #70	; 0x46
 8003478:	5a9b      	ldrh	r3, [r3, r2]
 800347a:	b29b      	uxth	r3, r3
 800347c:	3b01      	subs	r3, #1
 800347e:	b299      	uxth	r1, r3
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	2246      	movs	r2, #70	; 0x46
 8003484:	5299      	strh	r1, [r3, r2]
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003486:	2301      	movs	r3, #1
 8003488:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 800348a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800348c:	3301      	adds	r3, #1
 800348e:	d00c      	beq.n	80034aa <HAL_SPI_TransmitReceive+0x3c6>
 8003490:	f7fd fde8 	bl	8001064 <HAL_GetTick>
 8003494:	0002      	movs	r2, r0
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	1ad2      	subs	r2, r2, r3
 800349a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800349c:	429a      	cmp	r2, r3
 800349e:	d304      	bcc.n	80034aa <HAL_SPI_TransmitReceive+0x3c6>
      {
        errorcode = HAL_TIMEOUT;
 80034a0:	2323      	movs	r3, #35	; 0x23
 80034a2:	18fb      	adds	r3, r7, r3
 80034a4:	2203      	movs	r2, #3
 80034a6:	701a      	strb	r2, [r3, #0]
        goto error;
 80034a8:	e01f      	b.n	80034ea <HAL_SPI_TransmitReceive+0x406>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034ae:	b29b      	uxth	r3, r3
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d000      	beq.n	80034b6 <HAL_SPI_TransmitReceive+0x3d2>
 80034b4:	e76a      	b.n	800338c <HAL_SPI_TransmitReceive+0x2a8>
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	2246      	movs	r2, #70	; 0x46
 80034ba:	5a9b      	ldrh	r3, [r3, r2]
 80034bc:	b29b      	uxth	r3, r3
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d000      	beq.n	80034c4 <HAL_SPI_TransmitReceive+0x3e0>
 80034c2:	e763      	b.n	800338c <HAL_SPI_TransmitReceive+0x2a8>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80034c4:	697a      	ldr	r2, [r7, #20]
 80034c6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	0018      	movs	r0, r3
 80034cc:	f000 f9f6 	bl	80038bc <SPI_EndRxTxTransaction>
 80034d0:	1e03      	subs	r3, r0, #0
 80034d2:	d002      	beq.n	80034da <HAL_SPI_TransmitReceive+0x3f6>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2220      	movs	r2, #32
 80034d8:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d003      	beq.n	80034ea <HAL_SPI_TransmitReceive+0x406>
  {
    errorcode = HAL_ERROR;
 80034e2:	2323      	movs	r3, #35	; 0x23
 80034e4:	18fb      	adds	r3, r7, r3
 80034e6:	2201      	movs	r2, #1
 80034e8:	701a      	strb	r2, [r3, #0]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	225d      	movs	r2, #93	; 0x5d
 80034ee:	2101      	movs	r1, #1
 80034f0:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	225c      	movs	r2, #92	; 0x5c
 80034f6:	2100      	movs	r1, #0
 80034f8:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80034fa:	2323      	movs	r3, #35	; 0x23
 80034fc:	18fb      	adds	r3, r7, r3
 80034fe:	781b      	ldrb	r3, [r3, #0]
}
 8003500:	0018      	movs	r0, r3
 8003502:	46bd      	mov	sp, r7
 8003504:	b00a      	add	sp, #40	; 0x28
 8003506:	bd80      	pop	{r7, pc}
 8003508:	ffffefff 	.word	0xffffefff

0800350c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b088      	sub	sp, #32
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (((itflag & SPI_FLAG_OVR) == RESET) &&
 8003524:	69bb      	ldr	r3, [r7, #24]
 8003526:	2240      	movs	r2, #64	; 0x40
 8003528:	4013      	ands	r3, r2
 800352a:	d10d      	bne.n	8003548 <HAL_SPI_IRQHandler+0x3c>
      ((itflag & SPI_FLAG_RXNE) != RESET) && ((itsource & SPI_IT_RXNE) != RESET))
 800352c:	69bb      	ldr	r3, [r7, #24]
 800352e:	2201      	movs	r2, #1
 8003530:	4013      	ands	r3, r2
  if (((itflag & SPI_FLAG_OVR) == RESET) &&
 8003532:	d009      	beq.n	8003548 <HAL_SPI_IRQHandler+0x3c>
      ((itflag & SPI_FLAG_RXNE) != RESET) && ((itsource & SPI_IT_RXNE) != RESET))
 8003534:	69fb      	ldr	r3, [r7, #28]
 8003536:	2240      	movs	r2, #64	; 0x40
 8003538:	4013      	ands	r3, r2
 800353a:	d005      	beq.n	8003548 <HAL_SPI_IRQHandler+0x3c>
  {
    hspi->RxISR(hspi);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003540:	687a      	ldr	r2, [r7, #4]
 8003542:	0010      	movs	r0, r2
 8003544:	4798      	blx	r3
    return;
 8003546:	e0ac      	b.n	80036a2 <HAL_SPI_IRQHandler+0x196>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (((itflag & SPI_FLAG_TXE) != RESET) && ((itsource & SPI_IT_TXE) != RESET))
 8003548:	69bb      	ldr	r3, [r7, #24]
 800354a:	2202      	movs	r2, #2
 800354c:	4013      	ands	r3, r2
 800354e:	d009      	beq.n	8003564 <HAL_SPI_IRQHandler+0x58>
 8003550:	69fb      	ldr	r3, [r7, #28]
 8003552:	2280      	movs	r2, #128	; 0x80
 8003554:	4013      	ands	r3, r2
 8003556:	d005      	beq.n	8003564 <HAL_SPI_IRQHandler+0x58>
  {
    hspi->TxISR(hspi);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800355c:	687a      	ldr	r2, [r7, #4]
 800355e:	0010      	movs	r0, r2
 8003560:	4798      	blx	r3
    return;
 8003562:	e09e      	b.n	80036a2 <HAL_SPI_IRQHandler+0x196>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((itflag & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE)) != RESET) && ((itsource & SPI_IT_ERR) != RESET))
 8003564:	69ba      	ldr	r2, [r7, #24]
 8003566:	23b0      	movs	r3, #176	; 0xb0
 8003568:	005b      	lsls	r3, r3, #1
 800356a:	4013      	ands	r3, r2
 800356c:	d100      	bne.n	8003570 <HAL_SPI_IRQHandler+0x64>
 800356e:	e098      	b.n	80036a2 <HAL_SPI_IRQHandler+0x196>
 8003570:	69fb      	ldr	r3, [r7, #28]
 8003572:	2220      	movs	r2, #32
 8003574:	4013      	ands	r3, r2
 8003576:	d100      	bne.n	800357a <HAL_SPI_IRQHandler+0x6e>
 8003578:	e093      	b.n	80036a2 <HAL_SPI_IRQHandler+0x196>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((itflag & SPI_FLAG_OVR) != RESET)
 800357a:	69bb      	ldr	r3, [r7, #24]
 800357c:	2240      	movs	r2, #64	; 0x40
 800357e:	4013      	ands	r3, r2
 8003580:	d023      	beq.n	80035ca <HAL_SPI_IRQHandler+0xbe>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	225d      	movs	r2, #93	; 0x5d
 8003586:	5c9b      	ldrb	r3, [r3, r2]
 8003588:	b2db      	uxtb	r3, r3
 800358a:	2b03      	cmp	r3, #3
 800358c:	d011      	beq.n	80035b2 <HAL_SPI_IRQHandler+0xa6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003592:	2204      	movs	r2, #4
 8003594:	431a      	orrs	r2, r3
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800359a:	2300      	movs	r3, #0
 800359c:	617b      	str	r3, [r7, #20]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	68db      	ldr	r3, [r3, #12]
 80035a4:	617b      	str	r3, [r7, #20]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	617b      	str	r3, [r7, #20]
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	e00b      	b.n	80035ca <HAL_SPI_IRQHandler+0xbe>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80035b2:	2300      	movs	r3, #0
 80035b4:	613b      	str	r3, [r7, #16]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	68db      	ldr	r3, [r3, #12]
 80035bc:	613b      	str	r3, [r7, #16]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	689b      	ldr	r3, [r3, #8]
 80035c4:	613b      	str	r3, [r7, #16]
 80035c6:	693b      	ldr	r3, [r7, #16]
        return;
 80035c8:	e06b      	b.n	80036a2 <HAL_SPI_IRQHandler+0x196>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((itflag & SPI_FLAG_MODF) != RESET)
 80035ca:	69bb      	ldr	r3, [r7, #24]
 80035cc:	2220      	movs	r2, #32
 80035ce:	4013      	ands	r3, r2
 80035d0:	d014      	beq.n	80035fc <HAL_SPI_IRQHandler+0xf0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035d6:	2201      	movs	r2, #1
 80035d8:	431a      	orrs	r2, r3
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80035de:	2300      	movs	r3, #0
 80035e0:	60fb      	str	r3, [r7, #12]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	60fb      	str	r3, [r7, #12]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	687a      	ldr	r2, [r7, #4]
 80035f0:	6812      	ldr	r2, [r2, #0]
 80035f2:	6812      	ldr	r2, [r2, #0]
 80035f4:	2140      	movs	r1, #64	; 0x40
 80035f6:	438a      	bics	r2, r1
 80035f8:	601a      	str	r2, [r3, #0]
 80035fa:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((itflag & SPI_FLAG_FRE) != RESET)
 80035fc:	69ba      	ldr	r2, [r7, #24]
 80035fe:	2380      	movs	r3, #128	; 0x80
 8003600:	005b      	lsls	r3, r3, #1
 8003602:	4013      	ands	r3, r2
 8003604:	d00c      	beq.n	8003620 <HAL_SPI_IRQHandler+0x114>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800360a:	2208      	movs	r2, #8
 800360c:	431a      	orrs	r2, r3
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003612:	2300      	movs	r3, #0
 8003614:	60bb      	str	r3, [r7, #8]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	60bb      	str	r3, [r7, #8]
 800361e:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003624:	2b00      	cmp	r3, #0
 8003626:	d03b      	beq.n	80036a0 <HAL_SPI_IRQHandler+0x194>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	687a      	ldr	r2, [r7, #4]
 800362e:	6812      	ldr	r2, [r2, #0]
 8003630:	6852      	ldr	r2, [r2, #4]
 8003632:	21e0      	movs	r1, #224	; 0xe0
 8003634:	438a      	bics	r2, r1
 8003636:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	225d      	movs	r2, #93	; 0x5d
 800363c:	2101      	movs	r1, #1
 800363e:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003640:	69fb      	ldr	r3, [r7, #28]
 8003642:	2202      	movs	r2, #2
 8003644:	4013      	ands	r3, r2
 8003646:	d103      	bne.n	8003650 <HAL_SPI_IRQHandler+0x144>
 8003648:	69fb      	ldr	r3, [r7, #28]
 800364a:	2201      	movs	r2, #1
 800364c:	4013      	ands	r3, r2
 800364e:	d022      	beq.n	8003696 <HAL_SPI_IRQHandler+0x18a>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	687a      	ldr	r2, [r7, #4]
 8003656:	6812      	ldr	r2, [r2, #0]
 8003658:	6852      	ldr	r2, [r2, #4]
 800365a:	2103      	movs	r1, #3
 800365c:	438a      	bics	r2, r1
 800365e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003664:	2b00      	cmp	r3, #0
 8003666:	d008      	beq.n	800367a <HAL_SPI_IRQHandler+0x16e>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800366c:	4a0e      	ldr	r2, [pc, #56]	; (80036a8 <HAL_SPI_IRQHandler+0x19c>)
 800366e:	635a      	str	r2, [r3, #52]	; 0x34
          HAL_DMA_Abort_IT(hspi->hdmarx);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003674:	0018      	movs	r0, r3
 8003676:	f7fe fb5f 	bl	8001d38 <HAL_DMA_Abort_IT>
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800367e:	2b00      	cmp	r3, #0
 8003680:	d00d      	beq.n	800369e <HAL_SPI_IRQHandler+0x192>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003686:	4a08      	ldr	r2, [pc, #32]	; (80036a8 <HAL_SPI_IRQHandler+0x19c>)
 8003688:	635a      	str	r2, [r3, #52]	; 0x34
          HAL_DMA_Abort_IT(hspi->hdmatx);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800368e:	0018      	movs	r0, r3
 8003690:	f7fe fb52 	bl	8001d38 <HAL_DMA_Abort_IT>
        if (hspi->hdmatx != NULL)
 8003694:	e003      	b.n	800369e <HAL_SPI_IRQHandler+0x192>
        }
      }
      else
      {
        /* Call user error callback */
        HAL_SPI_ErrorCallback(hspi);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	0018      	movs	r0, r3
 800369a:	f000 f807 	bl	80036ac <HAL_SPI_ErrorCallback>
      }
    }
    return;
 800369e:	46c0      	nop			; (mov r8, r8)
 80036a0:	46c0      	nop			; (mov r8, r8)
  }
}
 80036a2:	46bd      	mov	sp, r7
 80036a4:	b008      	add	sp, #32
 80036a6:	bd80      	pop	{r7, pc}
 80036a8:	080036bd 	.word	0x080036bd

080036ac <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b082      	sub	sp, #8
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80036b4:	46c0      	nop			; (mov r8, r8)
 80036b6:	46bd      	mov	sp, r7
 80036b8:	b002      	add	sp, #8
 80036ba:	bd80      	pop	{r7, pc}

080036bc <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b084      	sub	sp, #16
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036c8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	2246      	movs	r2, #70	; 0x46
 80036ce:	2100      	movs	r1, #0
 80036d0:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2200      	movs	r2, #0
 80036d6:	87da      	strh	r2, [r3, #62]	; 0x3e

  HAL_SPI_ErrorCallback(hspi);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	0018      	movs	r0, r3
 80036dc:	f7ff ffe6 	bl	80036ac <HAL_SPI_ErrorCallback>
}
 80036e0:	46c0      	nop			; (mov r8, r8)
 80036e2:	46bd      	mov	sp, r7
 80036e4:	b004      	add	sp, #16
 80036e6:	bd80      	pop	{r7, pc}

080036e8 <SPI_WaitFlagStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b084      	sub	sp, #16
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	60f8      	str	r0, [r7, #12]
 80036f0:	60b9      	str	r1, [r7, #8]
 80036f2:	607a      	str	r2, [r7, #4]
 80036f4:	603b      	str	r3, [r7, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80036f6:	e050      	b.n	800379a <SPI_WaitFlagStateUntilTimeout+0xb2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	3301      	adds	r3, #1
 80036fc:	d04d      	beq.n	800379a <SPI_WaitFlagStateUntilTimeout+0xb2>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d007      	beq.n	8003714 <SPI_WaitFlagStateUntilTimeout+0x2c>
 8003704:	f7fd fcae 	bl	8001064 <HAL_GetTick>
 8003708:	0002      	movs	r2, r0
 800370a:	69bb      	ldr	r3, [r7, #24]
 800370c:	1ad2      	subs	r2, r2, r3
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	429a      	cmp	r2, r3
 8003712:	d342      	bcc.n	800379a <SPI_WaitFlagStateUntilTimeout+0xb2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	68fa      	ldr	r2, [r7, #12]
 800371a:	6812      	ldr	r2, [r2, #0]
 800371c:	6852      	ldr	r2, [r2, #4]
 800371e:	21e0      	movs	r1, #224	; 0xe0
 8003720:	438a      	bics	r2, r1
 8003722:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	685a      	ldr	r2, [r3, #4]
 8003728:	2382      	movs	r3, #130	; 0x82
 800372a:	005b      	lsls	r3, r3, #1
 800372c:	429a      	cmp	r2, r3
 800372e:	d113      	bne.n	8003758 <SPI_WaitFlagStateUntilTimeout+0x70>
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	689a      	ldr	r2, [r3, #8]
 8003734:	2380      	movs	r3, #128	; 0x80
 8003736:	021b      	lsls	r3, r3, #8
 8003738:	429a      	cmp	r2, r3
 800373a:	d005      	beq.n	8003748 <SPI_WaitFlagStateUntilTimeout+0x60>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	689a      	ldr	r2, [r3, #8]
 8003740:	2380      	movs	r3, #128	; 0x80
 8003742:	00db      	lsls	r3, r3, #3
 8003744:	429a      	cmp	r2, r3
 8003746:	d107      	bne.n	8003758 <SPI_WaitFlagStateUntilTimeout+0x70>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	68fa      	ldr	r2, [r7, #12]
 800374e:	6812      	ldr	r2, [r2, #0]
 8003750:	6812      	ldr	r2, [r2, #0]
 8003752:	2140      	movs	r1, #64	; 0x40
 8003754:	438a      	bics	r2, r1
 8003756:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800375c:	2380      	movs	r3, #128	; 0x80
 800375e:	019b      	lsls	r3, r3, #6
 8003760:	429a      	cmp	r2, r3
 8003762:	d110      	bne.n	8003786 <SPI_WaitFlagStateUntilTimeout+0x9e>
        {
          SPI_RESET_CRC(hspi);
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	68fa      	ldr	r2, [r7, #12]
 800376a:	6812      	ldr	r2, [r2, #0]
 800376c:	6812      	ldr	r2, [r2, #0]
 800376e:	4914      	ldr	r1, [pc, #80]	; (80037c0 <SPI_WaitFlagStateUntilTimeout+0xd8>)
 8003770:	400a      	ands	r2, r1
 8003772:	601a      	str	r2, [r3, #0]
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	68fa      	ldr	r2, [r7, #12]
 800377a:	6812      	ldr	r2, [r2, #0]
 800377c:	6812      	ldr	r2, [r2, #0]
 800377e:	2180      	movs	r1, #128	; 0x80
 8003780:	0189      	lsls	r1, r1, #6
 8003782:	430a      	orrs	r2, r1
 8003784:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	225d      	movs	r2, #93	; 0x5d
 800378a:	2101      	movs	r1, #1
 800378c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	225c      	movs	r2, #92	; 0x5c
 8003792:	2100      	movs	r1, #0
 8003794:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003796:	2303      	movs	r3, #3
 8003798:	e00e      	b.n	80037b8 <SPI_WaitFlagStateUntilTimeout+0xd0>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	68ba      	ldr	r2, [r7, #8]
 80037a2:	401a      	ands	r2, r3
 80037a4:	68bb      	ldr	r3, [r7, #8]
 80037a6:	429a      	cmp	r2, r3
 80037a8:	d101      	bne.n	80037ae <SPI_WaitFlagStateUntilTimeout+0xc6>
 80037aa:	2301      	movs	r3, #1
 80037ac:	e000      	b.n	80037b0 <SPI_WaitFlagStateUntilTimeout+0xc8>
 80037ae:	2300      	movs	r3, #0
 80037b0:	687a      	ldr	r2, [r7, #4]
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d1a0      	bne.n	80036f8 <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 80037b6:	2300      	movs	r3, #0
}
 80037b8:	0018      	movs	r0, r3
 80037ba:	46bd      	mov	sp, r7
 80037bc:	b004      	add	sp, #16
 80037be:	bd80      	pop	{r7, pc}
 80037c0:	ffffdfff 	.word	0xffffdfff

080037c4 <SPI_WaitFifoStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b086      	sub	sp, #24
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	60f8      	str	r0, [r7, #12]
 80037cc:	60b9      	str	r1, [r7, #8]
 80037ce:	607a      	str	r2, [r7, #4]
 80037d0:	603b      	str	r3, [r7, #0]
  __IO uint8_t tmpreg;

  while ((hspi->Instance->SR & Fifo) != State)
 80037d2:	e063      	b.n	800389c <SPI_WaitFifoStateUntilTimeout+0xd8>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80037d4:	68ba      	ldr	r2, [r7, #8]
 80037d6:	23c0      	movs	r3, #192	; 0xc0
 80037d8:	00db      	lsls	r3, r3, #3
 80037da:	429a      	cmp	r2, r3
 80037dc:	d10d      	bne.n	80037fa <SPI_WaitFifoStateUntilTimeout+0x36>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d10a      	bne.n	80037fa <SPI_WaitFifoStateUntilTimeout+0x36>
    {
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	330c      	adds	r3, #12
 80037ea:	781b      	ldrb	r3, [r3, #0]
 80037ec:	b2da      	uxtb	r2, r3
 80037ee:	2317      	movs	r3, #23
 80037f0:	18fb      	adds	r3, r7, r3
 80037f2:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 80037f4:	2317      	movs	r3, #23
 80037f6:	18fb      	adds	r3, r7, r3
 80037f8:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	3301      	adds	r3, #1
 80037fe:	d04d      	beq.n	800389c <SPI_WaitFifoStateUntilTimeout+0xd8>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d007      	beq.n	8003816 <SPI_WaitFifoStateUntilTimeout+0x52>
 8003806:	f7fd fc2d 	bl	8001064 <HAL_GetTick>
 800380a:	0002      	movs	r2, r0
 800380c:	6a3b      	ldr	r3, [r7, #32]
 800380e:	1ad2      	subs	r2, r2, r3
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	429a      	cmp	r2, r3
 8003814:	d342      	bcc.n	800389c <SPI_WaitFifoStateUntilTimeout+0xd8>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	68fa      	ldr	r2, [r7, #12]
 800381c:	6812      	ldr	r2, [r2, #0]
 800381e:	6852      	ldr	r2, [r2, #4]
 8003820:	21e0      	movs	r1, #224	; 0xe0
 8003822:	438a      	bics	r2, r1
 8003824:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	685a      	ldr	r2, [r3, #4]
 800382a:	2382      	movs	r3, #130	; 0x82
 800382c:	005b      	lsls	r3, r3, #1
 800382e:	429a      	cmp	r2, r3
 8003830:	d113      	bne.n	800385a <SPI_WaitFifoStateUntilTimeout+0x96>
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	689a      	ldr	r2, [r3, #8]
 8003836:	2380      	movs	r3, #128	; 0x80
 8003838:	021b      	lsls	r3, r3, #8
 800383a:	429a      	cmp	r2, r3
 800383c:	d005      	beq.n	800384a <SPI_WaitFifoStateUntilTimeout+0x86>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	689a      	ldr	r2, [r3, #8]
 8003842:	2380      	movs	r3, #128	; 0x80
 8003844:	00db      	lsls	r3, r3, #3
 8003846:	429a      	cmp	r2, r3
 8003848:	d107      	bne.n	800385a <SPI_WaitFifoStateUntilTimeout+0x96>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	68fa      	ldr	r2, [r7, #12]
 8003850:	6812      	ldr	r2, [r2, #0]
 8003852:	6812      	ldr	r2, [r2, #0]
 8003854:	2140      	movs	r1, #64	; 0x40
 8003856:	438a      	bics	r2, r1
 8003858:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800385e:	2380      	movs	r3, #128	; 0x80
 8003860:	019b      	lsls	r3, r3, #6
 8003862:	429a      	cmp	r2, r3
 8003864:	d110      	bne.n	8003888 <SPI_WaitFifoStateUntilTimeout+0xc4>
        {
          SPI_RESET_CRC(hspi);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	68fa      	ldr	r2, [r7, #12]
 800386c:	6812      	ldr	r2, [r2, #0]
 800386e:	6812      	ldr	r2, [r2, #0]
 8003870:	4911      	ldr	r1, [pc, #68]	; (80038b8 <SPI_WaitFifoStateUntilTimeout+0xf4>)
 8003872:	400a      	ands	r2, r1
 8003874:	601a      	str	r2, [r3, #0]
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	68fa      	ldr	r2, [r7, #12]
 800387c:	6812      	ldr	r2, [r2, #0]
 800387e:	6812      	ldr	r2, [r2, #0]
 8003880:	2180      	movs	r1, #128	; 0x80
 8003882:	0189      	lsls	r1, r1, #6
 8003884:	430a      	orrs	r2, r1
 8003886:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	225d      	movs	r2, #93	; 0x5d
 800388c:	2101      	movs	r1, #1
 800388e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	225c      	movs	r2, #92	; 0x5c
 8003894:	2100      	movs	r1, #0
 8003896:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003898:	2303      	movs	r3, #3
 800389a:	e008      	b.n	80038ae <SPI_WaitFifoStateUntilTimeout+0xea>
  while ((hspi->Instance->SR & Fifo) != State)
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	68ba      	ldr	r2, [r7, #8]
 80038a4:	401a      	ands	r2, r3
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	429a      	cmp	r2, r3
 80038aa:	d193      	bne.n	80037d4 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 80038ac:	2300      	movs	r3, #0
}
 80038ae:	0018      	movs	r0, r3
 80038b0:	46bd      	mov	sp, r7
 80038b2:	b006      	add	sp, #24
 80038b4:	bd80      	pop	{r7, pc}
 80038b6:	46c0      	nop			; (mov r8, r8)
 80038b8:	ffffdfff 	.word	0xffffdfff

080038bc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b086      	sub	sp, #24
 80038c0:	af02      	add	r7, sp, #8
 80038c2:	60f8      	str	r0, [r7, #12]
 80038c4:	60b9      	str	r1, [r7, #8]
 80038c6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80038c8:	68ba      	ldr	r2, [r7, #8]
 80038ca:	23c0      	movs	r3, #192	; 0xc0
 80038cc:	0159      	lsls	r1, r3, #5
 80038ce:	68f8      	ldr	r0, [r7, #12]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	9300      	str	r3, [sp, #0]
 80038d4:	0013      	movs	r3, r2
 80038d6:	2200      	movs	r2, #0
 80038d8:	f7ff ff74 	bl	80037c4 <SPI_WaitFifoStateUntilTimeout>
 80038dc:	1e03      	subs	r3, r0, #0
 80038de:	d007      	beq.n	80038f0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038e4:	2220      	movs	r2, #32
 80038e6:	431a      	orrs	r2, r3
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80038ec:	2303      	movs	r3, #3
 80038ee:	e027      	b.n	8003940 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80038f0:	68ba      	ldr	r2, [r7, #8]
 80038f2:	68f8      	ldr	r0, [r7, #12]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	9300      	str	r3, [sp, #0]
 80038f8:	0013      	movs	r3, r2
 80038fa:	2200      	movs	r2, #0
 80038fc:	2180      	movs	r1, #128	; 0x80
 80038fe:	f7ff fef3 	bl	80036e8 <SPI_WaitFlagStateUntilTimeout>
 8003902:	1e03      	subs	r3, r0, #0
 8003904:	d007      	beq.n	8003916 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800390a:	2220      	movs	r2, #32
 800390c:	431a      	orrs	r2, r3
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003912:	2303      	movs	r3, #3
 8003914:	e014      	b.n	8003940 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003916:	68ba      	ldr	r2, [r7, #8]
 8003918:	23c0      	movs	r3, #192	; 0xc0
 800391a:	00d9      	lsls	r1, r3, #3
 800391c:	68f8      	ldr	r0, [r7, #12]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	9300      	str	r3, [sp, #0]
 8003922:	0013      	movs	r3, r2
 8003924:	2200      	movs	r2, #0
 8003926:	f7ff ff4d 	bl	80037c4 <SPI_WaitFifoStateUntilTimeout>
 800392a:	1e03      	subs	r3, r0, #0
 800392c:	d007      	beq.n	800393e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003932:	2220      	movs	r2, #32
 8003934:	431a      	orrs	r2, r3
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800393a:	2303      	movs	r3, #3
 800393c:	e000      	b.n	8003940 <SPI_EndRxTxTransaction+0x84>
  }
  return HAL_OK;
 800393e:	2300      	movs	r3, #0
}
 8003940:	0018      	movs	r0, r3
 8003942:	46bd      	mov	sp, r7
 8003944:	b004      	add	sp, #16
 8003946:	bd80      	pop	{r7, pc}

08003948 <HAL_SPIEx_FlushRxFifo>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_FlushRxFifo(SPI_HandleTypeDef *hspi)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b084      	sub	sp, #16
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  uint8_t  count = 0U;
 8003950:	230f      	movs	r3, #15
 8003952:	18fb      	adds	r3, r7, r3
 8003954:	2200      	movs	r2, #0
 8003956:	701a      	strb	r2, [r3, #0]
  while ((hspi->Instance->SR & SPI_FLAG_FRLVL) !=  SPI_FRLVL_EMPTY)
 8003958:	e012      	b.n	8003980 <HAL_SPIEx_FlushRxFifo+0x38>
  {
    count++;
 800395a:	230f      	movs	r3, #15
 800395c:	18fb      	adds	r3, r7, r3
 800395e:	781a      	ldrb	r2, [r3, #0]
 8003960:	230f      	movs	r3, #15
 8003962:	18fb      	adds	r3, r7, r3
 8003964:	3201      	adds	r2, #1
 8003966:	701a      	strb	r2, [r3, #0]
    tmpreg = hspi->Instance->DR;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	68db      	ldr	r3, [r3, #12]
 800396e:	60bb      	str	r3, [r7, #8]
    UNUSED(tmpreg); /* To avoid GCC warning */
 8003970:	68bb      	ldr	r3, [r7, #8]
    if (count == SPI_FIFO_SIZE)
 8003972:	230f      	movs	r3, #15
 8003974:	18fb      	adds	r3, r7, r3
 8003976:	781b      	ldrb	r3, [r3, #0]
 8003978:	2b04      	cmp	r3, #4
 800397a:	d101      	bne.n	8003980 <HAL_SPIEx_FlushRxFifo+0x38>
    {
      return HAL_TIMEOUT;
 800397c:	2303      	movs	r3, #3
 800397e:	e007      	b.n	8003990 <HAL_SPIEx_FlushRxFifo+0x48>
  while ((hspi->Instance->SR & SPI_FLAG_FRLVL) !=  SPI_FRLVL_EMPTY)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	689a      	ldr	r2, [r3, #8]
 8003986:	23c0      	movs	r3, #192	; 0xc0
 8003988:	00db      	lsls	r3, r3, #3
 800398a:	4013      	ands	r3, r2
 800398c:	d1e5      	bne.n	800395a <HAL_SPIEx_FlushRxFifo+0x12>
    }
  }
  return HAL_OK;
 800398e:	2300      	movs	r3, #0
}
 8003990:	0018      	movs	r0, r3
 8003992:	46bd      	mov	sp, r7
 8003994:	b004      	add	sp, #16
 8003996:	bd80      	pop	{r7, pc}

08003998 <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b082      	sub	sp, #8
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d101      	bne.n	80039aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	e01e      	b.n	80039e8 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	223d      	movs	r2, #61	; 0x3d
 80039ae:	5c9b      	ldrb	r3, [r3, r2]
 80039b0:	b2db      	uxtb	r3, r3
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d107      	bne.n	80039c6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	223c      	movs	r2, #60	; 0x3c
 80039ba:	2100      	movs	r1, #0
 80039bc:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	0018      	movs	r0, r3
 80039c2:	f002 fb6f 	bl	80060a4 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	223d      	movs	r2, #61	; 0x3d
 80039ca:	2102      	movs	r1, #2
 80039cc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	3304      	adds	r3, #4
 80039d6:	0019      	movs	r1, r3
 80039d8:	0010      	movs	r0, r2
 80039da:	f000 f99d 	bl	8003d18 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	223d      	movs	r2, #61	; 0x3d
 80039e2:	2101      	movs	r1, #1
 80039e4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80039e6:	2300      	movs	r3, #0
}
 80039e8:	0018      	movs	r0, r3
 80039ea:	46bd      	mov	sp, r7
 80039ec:	b002      	add	sp, #8
 80039ee:	bd80      	pop	{r7, pc}

080039f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b082      	sub	sp, #8
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	687a      	ldr	r2, [r7, #4]
 80039fe:	6812      	ldr	r2, [r2, #0]
 8003a00:	68d2      	ldr	r2, [r2, #12]
 8003a02:	2101      	movs	r1, #1
 8003a04:	430a      	orrs	r2, r1
 8003a06:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	687a      	ldr	r2, [r7, #4]
 8003a0e:	6812      	ldr	r2, [r2, #0]
 8003a10:	6812      	ldr	r2, [r2, #0]
 8003a12:	2101      	movs	r1, #1
 8003a14:	430a      	orrs	r2, r1
 8003a16:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003a18:	2300      	movs	r3, #0
}
 8003a1a:	0018      	movs	r0, r3
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	b002      	add	sp, #8
 8003a20:	bd80      	pop	{r7, pc}

08003a22 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses wil be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8003a22:	b580      	push	{r7, lr}
 8003a24:	b082      	sub	sp, #8
 8003a26:	af00      	add	r7, sp, #0
 8003a28:	6078      	str	r0, [r7, #4]
 8003a2a:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d101      	bne.n	8003a36 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
 8003a34:	e02e      	b.n	8003a94 <HAL_TIM_OnePulse_Init+0x72>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	223d      	movs	r2, #61	; 0x3d
 8003a3a:	5c9b      	ldrb	r3, [r3, r2]
 8003a3c:	b2db      	uxtb	r3, r3
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d107      	bne.n	8003a52 <HAL_TIM_OnePulse_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	223c      	movs	r2, #60	; 0x3c
 8003a46:	2100      	movs	r1, #0
 8003a48:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	0018      	movs	r0, r3
 8003a4e:	f000 f825 	bl	8003a9c <HAL_TIM_OnePulse_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	223d      	movs	r2, #61	; 0x3d
 8003a56:	2102      	movs	r1, #2
 8003a58:	5499      	strb	r1, [r3, r2]

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	3304      	adds	r3, #4
 8003a62:	0019      	movs	r1, r3
 8003a64:	0010      	movs	r0, r2
 8003a66:	f000 f957 	bl	8003d18 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	687a      	ldr	r2, [r7, #4]
 8003a70:	6812      	ldr	r2, [r2, #0]
 8003a72:	6812      	ldr	r2, [r2, #0]
 8003a74:	2108      	movs	r1, #8
 8003a76:	438a      	bics	r2, r1
 8003a78:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	687a      	ldr	r2, [r7, #4]
 8003a80:	6812      	ldr	r2, [r2, #0]
 8003a82:	6811      	ldr	r1, [r2, #0]
 8003a84:	683a      	ldr	r2, [r7, #0]
 8003a86:	430a      	orrs	r2, r1
 8003a88:	601a      	str	r2, [r3, #0]

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	223d      	movs	r2, #61	; 0x3d
 8003a8e:	2101      	movs	r1, #1
 8003a90:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003a92:	2300      	movs	r3, #0
}
 8003a94:	0018      	movs	r0, r3
 8003a96:	46bd      	mov	sp, r7
 8003a98:	b002      	add	sp, #8
 8003a9a:	bd80      	pop	{r7, pc}

08003a9c <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b082      	sub	sp, #8
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8003aa4:	46c0      	nop			; (mov r8, r8)
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	b002      	add	sp, #8
 8003aaa:	bd80      	pop	{r7, pc}

08003aac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b082      	sub	sp, #8
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	691b      	ldr	r3, [r3, #16]
 8003aba:	2202      	movs	r2, #2
 8003abc:	4013      	ands	r3, r2
 8003abe:	2b02      	cmp	r3, #2
 8003ac0:	d124      	bne.n	8003b0c <HAL_TIM_IRQHandler+0x60>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	68db      	ldr	r3, [r3, #12]
 8003ac8:	2202      	movs	r2, #2
 8003aca:	4013      	ands	r3, r2
 8003acc:	2b02      	cmp	r3, #2
 8003ace:	d11d      	bne.n	8003b0c <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	2203      	movs	r2, #3
 8003ad6:	4252      	negs	r2, r2
 8003ad8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2201      	movs	r2, #1
 8003ade:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	699b      	ldr	r3, [r3, #24]
 8003ae6:	2203      	movs	r2, #3
 8003ae8:	4013      	ands	r3, r2
 8003aea:	d004      	beq.n	8003af6 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	0018      	movs	r0, r3
 8003af0:	f000 f8fa 	bl	8003ce8 <HAL_TIM_IC_CaptureCallback>
 8003af4:	e007      	b.n	8003b06 <HAL_TIM_IRQHandler+0x5a>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	0018      	movs	r0, r3
 8003afa:	f000 f8ed 	bl	8003cd8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	0018      	movs	r0, r3
 8003b02:	f000 f8f9 	bl	8003cf8 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2200      	movs	r2, #0
 8003b0a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	691b      	ldr	r3, [r3, #16]
 8003b12:	2204      	movs	r2, #4
 8003b14:	4013      	ands	r3, r2
 8003b16:	2b04      	cmp	r3, #4
 8003b18:	d125      	bne.n	8003b66 <HAL_TIM_IRQHandler+0xba>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	68db      	ldr	r3, [r3, #12]
 8003b20:	2204      	movs	r2, #4
 8003b22:	4013      	ands	r3, r2
 8003b24:	2b04      	cmp	r3, #4
 8003b26:	d11e      	bne.n	8003b66 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	2205      	movs	r2, #5
 8003b2e:	4252      	negs	r2, r2
 8003b30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2202      	movs	r2, #2
 8003b36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	699a      	ldr	r2, [r3, #24]
 8003b3e:	23c0      	movs	r3, #192	; 0xc0
 8003b40:	009b      	lsls	r3, r3, #2
 8003b42:	4013      	ands	r3, r2
 8003b44:	d004      	beq.n	8003b50 <HAL_TIM_IRQHandler+0xa4>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	0018      	movs	r0, r3
 8003b4a:	f000 f8cd 	bl	8003ce8 <HAL_TIM_IC_CaptureCallback>
 8003b4e:	e007      	b.n	8003b60 <HAL_TIM_IRQHandler+0xb4>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	0018      	movs	r0, r3
 8003b54:	f000 f8c0 	bl	8003cd8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	0018      	movs	r0, r3
 8003b5c:	f000 f8cc 	bl	8003cf8 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2200      	movs	r2, #0
 8003b64:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	691b      	ldr	r3, [r3, #16]
 8003b6c:	2208      	movs	r2, #8
 8003b6e:	4013      	ands	r3, r2
 8003b70:	2b08      	cmp	r3, #8
 8003b72:	d124      	bne.n	8003bbe <HAL_TIM_IRQHandler+0x112>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	68db      	ldr	r3, [r3, #12]
 8003b7a:	2208      	movs	r2, #8
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	2b08      	cmp	r3, #8
 8003b80:	d11d      	bne.n	8003bbe <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	2209      	movs	r2, #9
 8003b88:	4252      	negs	r2, r2
 8003b8a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2204      	movs	r2, #4
 8003b90:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	69db      	ldr	r3, [r3, #28]
 8003b98:	2203      	movs	r2, #3
 8003b9a:	4013      	ands	r3, r2
 8003b9c:	d004      	beq.n	8003ba8 <HAL_TIM_IRQHandler+0xfc>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	0018      	movs	r0, r3
 8003ba2:	f000 f8a1 	bl	8003ce8 <HAL_TIM_IC_CaptureCallback>
 8003ba6:	e007      	b.n	8003bb8 <HAL_TIM_IRQHandler+0x10c>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	0018      	movs	r0, r3
 8003bac:	f000 f894 	bl	8003cd8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	0018      	movs	r0, r3
 8003bb4:	f000 f8a0 	bl	8003cf8 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	691b      	ldr	r3, [r3, #16]
 8003bc4:	2210      	movs	r2, #16
 8003bc6:	4013      	ands	r3, r2
 8003bc8:	2b10      	cmp	r3, #16
 8003bca:	d125      	bne.n	8003c18 <HAL_TIM_IRQHandler+0x16c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	68db      	ldr	r3, [r3, #12]
 8003bd2:	2210      	movs	r2, #16
 8003bd4:	4013      	ands	r3, r2
 8003bd6:	2b10      	cmp	r3, #16
 8003bd8:	d11e      	bne.n	8003c18 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	2211      	movs	r2, #17
 8003be0:	4252      	negs	r2, r2
 8003be2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2208      	movs	r2, #8
 8003be8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	69da      	ldr	r2, [r3, #28]
 8003bf0:	23c0      	movs	r3, #192	; 0xc0
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	4013      	ands	r3, r2
 8003bf6:	d004      	beq.n	8003c02 <HAL_TIM_IRQHandler+0x156>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	0018      	movs	r0, r3
 8003bfc:	f000 f874 	bl	8003ce8 <HAL_TIM_IC_CaptureCallback>
 8003c00:	e007      	b.n	8003c12 <HAL_TIM_IRQHandler+0x166>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	0018      	movs	r0, r3
 8003c06:	f000 f867 	bl	8003cd8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	0018      	movs	r0, r3
 8003c0e:	f000 f873 	bl	8003cf8 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2200      	movs	r2, #0
 8003c16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	691b      	ldr	r3, [r3, #16]
 8003c1e:	2201      	movs	r2, #1
 8003c20:	4013      	ands	r3, r2
 8003c22:	2b01      	cmp	r3, #1
 8003c24:	d10f      	bne.n	8003c46 <HAL_TIM_IRQHandler+0x19a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	68db      	ldr	r3, [r3, #12]
 8003c2c:	2201      	movs	r2, #1
 8003c2e:	4013      	ands	r3, r2
 8003c30:	2b01      	cmp	r3, #1
 8003c32:	d108      	bne.n	8003c46 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	2202      	movs	r2, #2
 8003c3a:	4252      	negs	r2, r2
 8003c3c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	0018      	movs	r0, r3
 8003c42:	f002 faff 	bl	8006244 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	691b      	ldr	r3, [r3, #16]
 8003c4c:	2280      	movs	r2, #128	; 0x80
 8003c4e:	4013      	ands	r3, r2
 8003c50:	2b80      	cmp	r3, #128	; 0x80
 8003c52:	d10f      	bne.n	8003c74 <HAL_TIM_IRQHandler+0x1c8>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	68db      	ldr	r3, [r3, #12]
 8003c5a:	2280      	movs	r2, #128	; 0x80
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	2b80      	cmp	r3, #128	; 0x80
 8003c60:	d108      	bne.n	8003c74 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	2281      	movs	r2, #129	; 0x81
 8003c68:	4252      	negs	r2, r2
 8003c6a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	0018      	movs	r0, r3
 8003c70:	f000 f8d2 	bl	8003e18 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	691b      	ldr	r3, [r3, #16]
 8003c7a:	2240      	movs	r2, #64	; 0x40
 8003c7c:	4013      	ands	r3, r2
 8003c7e:	2b40      	cmp	r3, #64	; 0x40
 8003c80:	d10f      	bne.n	8003ca2 <HAL_TIM_IRQHandler+0x1f6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	68db      	ldr	r3, [r3, #12]
 8003c88:	2240      	movs	r2, #64	; 0x40
 8003c8a:	4013      	ands	r3, r2
 8003c8c:	2b40      	cmp	r3, #64	; 0x40
 8003c8e:	d108      	bne.n	8003ca2 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	2241      	movs	r2, #65	; 0x41
 8003c96:	4252      	negs	r2, r2
 8003c98:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	0018      	movs	r0, r3
 8003c9e:	f000 f833 	bl	8003d08 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	691b      	ldr	r3, [r3, #16]
 8003ca8:	2220      	movs	r2, #32
 8003caa:	4013      	ands	r3, r2
 8003cac:	2b20      	cmp	r3, #32
 8003cae:	d10f      	bne.n	8003cd0 <HAL_TIM_IRQHandler+0x224>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	68db      	ldr	r3, [r3, #12]
 8003cb6:	2220      	movs	r2, #32
 8003cb8:	4013      	ands	r3, r2
 8003cba:	2b20      	cmp	r3, #32
 8003cbc:	d108      	bne.n	8003cd0 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	2221      	movs	r2, #33	; 0x21
 8003cc4:	4252      	negs	r2, r2
 8003cc6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	0018      	movs	r0, r3
 8003ccc:	f000 f89c 	bl	8003e08 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8003cd0:	46c0      	nop			; (mov r8, r8)
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	b002      	add	sp, #8
 8003cd6:	bd80      	pop	{r7, pc}

08003cd8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b082      	sub	sp, #8
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003ce0:	46c0      	nop			; (mov r8, r8)
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	b002      	add	sp, #8
 8003ce6:	bd80      	pop	{r7, pc}

08003ce8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b082      	sub	sp, #8
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003cf0:	46c0      	nop			; (mov r8, r8)
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	b002      	add	sp, #8
 8003cf6:	bd80      	pop	{r7, pc}

08003cf8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b082      	sub	sp, #8
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003d00:	46c0      	nop			; (mov r8, r8)
 8003d02:	46bd      	mov	sp, r7
 8003d04:	b002      	add	sp, #8
 8003d06:	bd80      	pop	{r7, pc}

08003d08 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b082      	sub	sp, #8
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003d10:	46c0      	nop			; (mov r8, r8)
 8003d12:	46bd      	mov	sp, r7
 8003d14:	b002      	add	sp, #8
 8003d16:	bd80      	pop	{r7, pc}

08003d18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM periheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b084      	sub	sp, #16
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
 8003d20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8003d22:	2300      	movs	r3, #0
 8003d24:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	4a2f      	ldr	r2, [pc, #188]	; (8003dec <TIM_Base_SetConfig+0xd4>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d003      	beq.n	8003d3c <TIM_Base_SetConfig+0x24>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	4a2e      	ldr	r2, [pc, #184]	; (8003df0 <TIM_Base_SetConfig+0xd8>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d108      	bne.n	8003d4e <TIM_Base_SetConfig+0x36>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	2270      	movs	r2, #112	; 0x70
 8003d40:	4393      	bics	r3, r2
 8003d42:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	68fa      	ldr	r2, [r7, #12]
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	4a26      	ldr	r2, [pc, #152]	; (8003dec <TIM_Base_SetConfig+0xd4>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d013      	beq.n	8003d7e <TIM_Base_SetConfig+0x66>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	4a25      	ldr	r2, [pc, #148]	; (8003df0 <TIM_Base_SetConfig+0xd8>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d00f      	beq.n	8003d7e <TIM_Base_SetConfig+0x66>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	4a24      	ldr	r2, [pc, #144]	; (8003df4 <TIM_Base_SetConfig+0xdc>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d00b      	beq.n	8003d7e <TIM_Base_SetConfig+0x66>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	4a23      	ldr	r2, [pc, #140]	; (8003df8 <TIM_Base_SetConfig+0xe0>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d007      	beq.n	8003d7e <TIM_Base_SetConfig+0x66>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	4a22      	ldr	r2, [pc, #136]	; (8003dfc <TIM_Base_SetConfig+0xe4>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d003      	beq.n	8003d7e <TIM_Base_SetConfig+0x66>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	4a21      	ldr	r2, [pc, #132]	; (8003e00 <TIM_Base_SetConfig+0xe8>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d108      	bne.n	8003d90 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	4a20      	ldr	r2, [pc, #128]	; (8003e04 <TIM_Base_SetConfig+0xec>)
 8003d82:	4013      	ands	r3, r2
 8003d84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	68db      	ldr	r3, [r3, #12]
 8003d8a:	68fa      	ldr	r2, [r7, #12]
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2280      	movs	r2, #128	; 0x80
 8003d94:	4393      	bics	r3, r2
 8003d96:	001a      	movs	r2, r3
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	695b      	ldr	r3, [r3, #20]
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	68fa      	ldr	r2, [r7, #12]
 8003da4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	689a      	ldr	r2, [r3, #8]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	4a0c      	ldr	r2, [pc, #48]	; (8003dec <TIM_Base_SetConfig+0xd4>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d00b      	beq.n	8003dd6 <TIM_Base_SetConfig+0xbe>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	4a0d      	ldr	r2, [pc, #52]	; (8003df8 <TIM_Base_SetConfig+0xe0>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d007      	beq.n	8003dd6 <TIM_Base_SetConfig+0xbe>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	4a0c      	ldr	r2, [pc, #48]	; (8003dfc <TIM_Base_SetConfig+0xe4>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d003      	beq.n	8003dd6 <TIM_Base_SetConfig+0xbe>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	4a0b      	ldr	r2, [pc, #44]	; (8003e00 <TIM_Base_SetConfig+0xe8>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d103      	bne.n	8003dde <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	691a      	ldr	r2, [r3, #16]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2201      	movs	r2, #1
 8003de2:	615a      	str	r2, [r3, #20]
}
 8003de4:	46c0      	nop			; (mov r8, r8)
 8003de6:	46bd      	mov	sp, r7
 8003de8:	b004      	add	sp, #16
 8003dea:	bd80      	pop	{r7, pc}
 8003dec:	40012c00 	.word	0x40012c00
 8003df0:	40000400 	.word	0x40000400
 8003df4:	40002000 	.word	0x40002000
 8003df8:	40014000 	.word	0x40014000
 8003dfc:	40014400 	.word	0x40014400
 8003e00:	40014800 	.word	0x40014800
 8003e04:	fffffcff 	.word	0xfffffcff

08003e08 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b082      	sub	sp, #8
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8003e10:	46c0      	nop			; (mov r8, r8)
 8003e12:	46bd      	mov	sp, r7
 8003e14:	b002      	add	sp, #8
 8003e16:	bd80      	pop	{r7, pc}

08003e18 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b082      	sub	sp, #8
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003e20:	46c0      	nop			; (mov r8, r8)
 8003e22:	46bd      	mov	sp, r7
 8003e24:	b002      	add	sp, #8
 8003e26:	bd80      	pop	{r7, pc}

08003e28 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b086      	sub	sp, #24
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	69db      	ldr	r3, [r3, #28]
 8003e36:	617b      	str	r3, [r7, #20]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	613b      	str	r3, [r7, #16]
  uint32_t cr3its;
  uint32_t errorflags;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8003e40:	697b      	ldr	r3, [r7, #20]
 8003e42:	220f      	movs	r2, #15
 8003e44:	4013      	ands	r3, r2
 8003e46:	60fb      	str	r3, [r7, #12]
  if (errorflags == RESET)
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d10c      	bne.n	8003e68 <HAL_UART_IRQHandler+0x40>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	2220      	movs	r2, #32
 8003e52:	4013      	ands	r3, r2
 8003e54:	d008      	beq.n	8003e68 <HAL_UART_IRQHandler+0x40>
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	2220      	movs	r2, #32
 8003e5a:	4013      	ands	r3, r2
 8003e5c:	d004      	beq.n	8003e68 <HAL_UART_IRQHandler+0x40>
    {
      UART_Receive_IT(huart);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	0018      	movs	r0, r3
 8003e62:	f000 f991 	bl	8004188 <UART_Receive_IT>
      return;
 8003e66:	e0d3      	b.n	8004010 <HAL_UART_IRQHandler+0x1e8>
    }
  }  

  /* If some errors occur */
  cr3its = READ_REG(huart->Instance->CR3);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	60bb      	str	r3, [r7, #8]
  if(   (errorflags != RESET)
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d100      	bne.n	8003e78 <HAL_UART_IRQHandler+0x50>
 8003e76:	e0af      	b.n	8003fd8 <HAL_UART_IRQHandler+0x1b0>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	4013      	ands	r3, r2
 8003e7e:	d105      	bne.n	8003e8c <HAL_UART_IRQHandler+0x64>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 8003e80:	693a      	ldr	r2, [r7, #16]
 8003e82:	2390      	movs	r3, #144	; 0x90
 8003e84:	005b      	lsls	r3, r3, #1
 8003e86:	4013      	ands	r3, r2
 8003e88:	d100      	bne.n	8003e8c <HAL_UART_IRQHandler+0x64>
 8003e8a:	e0a5      	b.n	8003fd8 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	2201      	movs	r2, #1
 8003e90:	4013      	ands	r3, r2
 8003e92:	d00e      	beq.n	8003eb2 <HAL_UART_IRQHandler+0x8a>
 8003e94:	693a      	ldr	r2, [r7, #16]
 8003e96:	2380      	movs	r3, #128	; 0x80
 8003e98:	005b      	lsls	r3, r3, #1
 8003e9a:	4013      	ands	r3, r2
 8003e9c:	d009      	beq.n	8003eb2 <HAL_UART_IRQHandler+0x8a>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	2201      	movs	r2, #1
 8003ea4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003eaa:	2201      	movs	r2, #1
 8003eac:	431a      	orrs	r2, r3
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003eb2:	697b      	ldr	r3, [r7, #20]
 8003eb4:	2202      	movs	r2, #2
 8003eb6:	4013      	ands	r3, r2
 8003eb8:	d00d      	beq.n	8003ed6 <HAL_UART_IRQHandler+0xae>
 8003eba:	68bb      	ldr	r3, [r7, #8]
 8003ebc:	2201      	movs	r2, #1
 8003ebe:	4013      	ands	r3, r2
 8003ec0:	d009      	beq.n	8003ed6 <HAL_UART_IRQHandler+0xae>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	2202      	movs	r2, #2
 8003ec8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003ece:	2204      	movs	r2, #4
 8003ed0:	431a      	orrs	r2, r3
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	2204      	movs	r2, #4
 8003eda:	4013      	ands	r3, r2
 8003edc:	d00d      	beq.n	8003efa <HAL_UART_IRQHandler+0xd2>
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	4013      	ands	r3, r2
 8003ee4:	d009      	beq.n	8003efa <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	2204      	movs	r2, #4
 8003eec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003ef2:	2202      	movs	r2, #2
 8003ef4:	431a      	orrs	r2, r3
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	66da      	str	r2, [r3, #108]	; 0x6c
    }
    
    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	2208      	movs	r2, #8
 8003efe:	4013      	ands	r3, r2
 8003f00:	d011      	beq.n	8003f26 <HAL_UART_IRQHandler+0xfe>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8003f02:	693b      	ldr	r3, [r7, #16]
 8003f04:	2220      	movs	r2, #32
 8003f06:	4013      	ands	r3, r2
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8003f08:	d103      	bne.n	8003f12 <HAL_UART_IRQHandler+0xea>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8003f0a:	68bb      	ldr	r3, [r7, #8]
 8003f0c:	2201      	movs	r2, #1
 8003f0e:	4013      	ands	r3, r2
 8003f10:	d009      	beq.n	8003f26 <HAL_UART_IRQHandler+0xfe>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	2208      	movs	r2, #8
 8003f18:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f1e:	2208      	movs	r2, #8
 8003f20:	431a      	orrs	r2, r3
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d100      	bne.n	8003f30 <HAL_UART_IRQHandler+0x108>
 8003f2e:	e06e      	b.n	800400e <HAL_UART_IRQHandler+0x1e6>
    {
      /* UART in mode Receiver ---------------------------------------------------*/
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003f30:	697b      	ldr	r3, [r7, #20]
 8003f32:	2220      	movs	r2, #32
 8003f34:	4013      	ands	r3, r2
 8003f36:	d007      	beq.n	8003f48 <HAL_UART_IRQHandler+0x120>
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	2220      	movs	r2, #32
 8003f3c:	4013      	ands	r3, r2
 8003f3e:	d003      	beq.n	8003f48 <HAL_UART_IRQHandler+0x120>
      {
        UART_Receive_IT(huart);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	0018      	movs	r0, r3
 8003f44:	f000 f920 	bl	8004188 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f4c:	2208      	movs	r2, #8
 8003f4e:	4013      	ands	r3, r2
 8003f50:	d105      	bne.n	8003f5e <HAL_UART_IRQHandler+0x136>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	2240      	movs	r2, #64	; 0x40
 8003f5a:	4013      	ands	r3, r2
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8003f5c:	d032      	beq.n	8003fc4 <HAL_UART_IRQHandler+0x19c>
      {  
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	0018      	movs	r0, r3
 8003f62:	f000 f86b 	bl	800403c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	689b      	ldr	r3, [r3, #8]
 8003f6c:	2240      	movs	r2, #64	; 0x40
 8003f6e:	4013      	ands	r3, r2
 8003f70:	d023      	beq.n	8003fba <HAL_UART_IRQHandler+0x192>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	687a      	ldr	r2, [r7, #4]
 8003f78:	6812      	ldr	r2, [r2, #0]
 8003f7a:	6892      	ldr	r2, [r2, #8]
 8003f7c:	2140      	movs	r1, #64	; 0x40
 8003f7e:	438a      	bics	r2, r1
 8003f80:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d012      	beq.n	8003fb0 <HAL_UART_IRQHandler+0x188>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003f8e:	4a22      	ldr	r2, [pc, #136]	; (8004018 <HAL_UART_IRQHandler+0x1f0>)
 8003f90:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003f96:	0018      	movs	r0, r3
 8003f98:	f7fd fece 	bl	8001d38 <HAL_DMA_Abort_IT>
 8003f9c:	1e03      	subs	r3, r0, #0
 8003f9e:	d019      	beq.n	8003fd4 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003fa4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003faa:	0018      	movs	r0, r3
 8003fac:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fae:	e011      	b.n	8003fd4 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	0018      	movs	r0, r3
 8003fb4:	f000 f83a 	bl	800402c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fb8:	e00c      	b.n	8003fd4 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	0018      	movs	r0, r3
 8003fbe:	f000 f835 	bl	800402c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fc2:	e007      	b.n	8003fd4 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	0018      	movs	r0, r3
 8003fc8:	f000 f830 	bl	800402c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	66da      	str	r2, [r3, #108]	; 0x6c
      }
    }
    return;
 8003fd2:	e01c      	b.n	800400e <HAL_UART_IRQHandler+0x1e6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fd4:	46c0      	nop			; (mov r8, r8)
    return;
 8003fd6:	e01a      	b.n	800400e <HAL_UART_IRQHandler+0x1e6>
    return;
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	2280      	movs	r2, #128	; 0x80
 8003fdc:	4013      	ands	r3, r2
 8003fde:	d008      	beq.n	8003ff2 <HAL_UART_IRQHandler+0x1ca>
 8003fe0:	693b      	ldr	r3, [r7, #16]
 8003fe2:	2280      	movs	r2, #128	; 0x80
 8003fe4:	4013      	ands	r3, r2
 8003fe6:	d004      	beq.n	8003ff2 <HAL_UART_IRQHandler+0x1ca>
  {
    UART_Transmit_IT(huart);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	0018      	movs	r0, r3
 8003fec:	f000 f85b 	bl	80040a6 <UART_Transmit_IT>
    return;
 8003ff0:	e00e      	b.n	8004010 <HAL_UART_IRQHandler+0x1e8>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003ff2:	697b      	ldr	r3, [r7, #20]
 8003ff4:	2240      	movs	r2, #64	; 0x40
 8003ff6:	4013      	ands	r3, r2
 8003ff8:	d00a      	beq.n	8004010 <HAL_UART_IRQHandler+0x1e8>
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	2240      	movs	r2, #64	; 0x40
 8003ffe:	4013      	ands	r3, r2
 8004000:	d006      	beq.n	8004010 <HAL_UART_IRQHandler+0x1e8>
  {
    UART_EndTransmit_IT(huart);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	0018      	movs	r0, r3
 8004006:	f000 f8a5 	bl	8004154 <UART_EndTransmit_IT>
    return;
 800400a:	46c0      	nop			; (mov r8, r8)
 800400c:	e000      	b.n	8004010 <HAL_UART_IRQHandler+0x1e8>
    return;
 800400e:	46c0      	nop			; (mov r8, r8)
  }

}
 8004010:	46bd      	mov	sp, r7
 8004012:	b006      	add	sp, #24
 8004014:	bd80      	pop	{r7, pc}
 8004016:	46c0      	nop			; (mov r8, r8)
 8004018:	08004079 	.word	0x08004079

0800401c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b082      	sub	sp, #8
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004024:	46c0      	nop			; (mov r8, r8)
 8004026:	46bd      	mov	sp, r7
 8004028:	b002      	add	sp, #8
 800402a:	bd80      	pop	{r7, pc}

0800402c <HAL_UART_ErrorCallback>:
  * @brief UART error callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b082      	sub	sp, #8
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004034:	46c0      	nop			; (mov r8, r8)
 8004036:	46bd      	mov	sp, r7
 8004038:	b002      	add	sp, #8
 800403a:	bd80      	pop	{r7, pc}

0800403c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b082      	sub	sp, #8
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	687a      	ldr	r2, [r7, #4]
 800404a:	6812      	ldr	r2, [r2, #0]
 800404c:	6812      	ldr	r2, [r2, #0]
 800404e:	4909      	ldr	r1, [pc, #36]	; (8004074 <UART_EndRxTransfer+0x38>)
 8004050:	400a      	ands	r2, r1
 8004052:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	687a      	ldr	r2, [r7, #4]
 800405a:	6812      	ldr	r2, [r2, #0]
 800405c:	6892      	ldr	r2, [r2, #8]
 800405e:	2101      	movs	r1, #1
 8004060:	438a      	bics	r2, r1
 8004062:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	226a      	movs	r2, #106	; 0x6a
 8004068:	2120      	movs	r1, #32
 800406a:	5499      	strb	r1, [r3, r2]
}
 800406c:	46c0      	nop			; (mov r8, r8)
 800406e:	46bd      	mov	sp, r7
 8004070:	b002      	add	sp, #8
 8004072:	bd80      	pop	{r7, pc}
 8004074:	fffffedf 	.word	0xfffffedf

08004078 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b084      	sub	sp, #16
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004084:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	225a      	movs	r2, #90	; 0x5a
 800408a:	2100      	movs	r1, #0
 800408c:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	2252      	movs	r2, #82	; 0x52
 8004092:	2100      	movs	r1, #0
 8004094:	5299      	strh	r1, [r3, r2]

  HAL_UART_ErrorCallback(huart);
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	0018      	movs	r0, r3
 800409a:	f7ff ffc7 	bl	800402c <HAL_UART_ErrorCallback>
}
 800409e:	46c0      	nop			; (mov r8, r8)
 80040a0:	46bd      	mov	sp, r7
 80040a2:	b004      	add	sp, #16
 80040a4:	bd80      	pop	{r7, pc}

080040a6 <UART_Transmit_IT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80040a6:	b580      	push	{r7, lr}
 80040a8:	b084      	sub	sp, #16
 80040aa:	af00      	add	r7, sp, #0
 80040ac:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2269      	movs	r2, #105	; 0x69
 80040b2:	5c9b      	ldrb	r3, [r3, r2]
 80040b4:	b2db      	uxtb	r3, r3
 80040b6:	2b21      	cmp	r3, #33	; 0x21
 80040b8:	d147      	bne.n	800414a <UART_Transmit_IT+0xa4>
  {
    if(huart->TxXferCount == 0U)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2252      	movs	r2, #82	; 0x52
 80040be:	5a9b      	ldrh	r3, [r3, r2]
 80040c0:	b29b      	uxth	r3, r3
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d111      	bne.n	80040ea <UART_Transmit_IT+0x44>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	687a      	ldr	r2, [r7, #4]
 80040cc:	6812      	ldr	r2, [r2, #0]
 80040ce:	6812      	ldr	r2, [r2, #0]
 80040d0:	2180      	movs	r1, #128	; 0x80
 80040d2:	438a      	bics	r2, r1
 80040d4:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	687a      	ldr	r2, [r7, #4]
 80040dc:	6812      	ldr	r2, [r2, #0]
 80040de:	6812      	ldr	r2, [r2, #0]
 80040e0:	2140      	movs	r1, #64	; 0x40
 80040e2:	430a      	orrs	r2, r1
 80040e4:	601a      	str	r2, [r3, #0]

      return HAL_OK;
 80040e6:	2300      	movs	r3, #0
 80040e8:	e030      	b.n	800414c <UART_Transmit_IT+0xa6>
    }
    else
    {
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	689a      	ldr	r2, [r3, #8]
 80040ee:	2380      	movs	r3, #128	; 0x80
 80040f0:	015b      	lsls	r3, r3, #5
 80040f2:	429a      	cmp	r2, r3
 80040f4:	d114      	bne.n	8004120 <UART_Transmit_IT+0x7a>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	691b      	ldr	r3, [r3, #16]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d110      	bne.n	8004120 <UART_Transmit_IT+0x7a>
      {
        tmp = (uint16_t*) huart->pTxBuffPtr;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004102:	60fb      	str	r3, [r7, #12]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	68fa      	ldr	r2, [r7, #12]
 800410a:	8812      	ldrh	r2, [r2, #0]
 800410c:	05d2      	lsls	r2, r2, #23
 800410e:	0dd2      	lsrs	r2, r2, #23
 8004110:	b292      	uxth	r2, r2
 8004112:	851a      	strh	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004118:	1c9a      	adds	r2, r3, #2
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	64da      	str	r2, [r3, #76]	; 0x4c
 800411e:	e009      	b.n	8004134 <UART_Transmit_IT+0x8e>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6819      	ldr	r1, [r3, #0]
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004128:	1c58      	adds	r0, r3, #1
 800412a:	687a      	ldr	r2, [r7, #4]
 800412c:	64d0      	str	r0, [r2, #76]	; 0x4c
 800412e:	781b      	ldrb	r3, [r3, #0]
 8004130:	b29b      	uxth	r3, r3
 8004132:	850b      	strh	r3, [r1, #40]	; 0x28
      }
      huart->TxXferCount--;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2252      	movs	r2, #82	; 0x52
 8004138:	5a9b      	ldrh	r3, [r3, r2]
 800413a:	b29b      	uxth	r3, r3
 800413c:	3b01      	subs	r3, #1
 800413e:	b299      	uxth	r1, r3
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2252      	movs	r2, #82	; 0x52
 8004144:	5299      	strh	r1, [r3, r2]

      return HAL_OK;
 8004146:	2300      	movs	r3, #0
 8004148:	e000      	b.n	800414c <UART_Transmit_IT+0xa6>
    }
  }
  else
  {
    return HAL_BUSY;
 800414a:	2302      	movs	r3, #2
  }
}
 800414c:	0018      	movs	r0, r3
 800414e:	46bd      	mov	sp, r7
 8004150:	b004      	add	sp, #16
 8004152:	bd80      	pop	{r7, pc}

08004154 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b082      	sub	sp, #8
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	687a      	ldr	r2, [r7, #4]
 8004162:	6812      	ldr	r2, [r2, #0]
 8004164:	6812      	ldr	r2, [r2, #0]
 8004166:	2140      	movs	r1, #64	; 0x40
 8004168:	438a      	bics	r2, r1
 800416a:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2269      	movs	r2, #105	; 0x69
 8004170:	2120      	movs	r1, #32
 8004172:	5499      	strb	r1, [r3, r2]

  HAL_UART_TxCpltCallback(huart);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	0018      	movs	r0, r3
 8004178:	f7ff ff50 	bl	800401c <HAL_UART_TxCpltCallback>

  return HAL_OK;
 800417c:	2300      	movs	r3, #0
}
 800417e:	0018      	movs	r0, r3
 8004180:	46bd      	mov	sp, r7
 8004182:	b002      	add	sp, #8
 8004184:	bd80      	pop	{r7, pc}
	...

08004188 <UART_Receive_IT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b084      	sub	sp, #16
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
 8004190:	230e      	movs	r3, #14
 8004192:	18fb      	adds	r3, r7, r3
 8004194:	687a      	ldr	r2, [r7, #4]
 8004196:	215c      	movs	r1, #92	; 0x5c
 8004198:	5a52      	ldrh	r2, [r2, r1]
 800419a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	226a      	movs	r2, #106	; 0x6a
 80041a0:	5c9b      	ldrb	r3, [r3, r2]
 80041a2:	b2db      	uxtb	r3, r3
 80041a4:	2b22      	cmp	r3, #34	; 0x22
 80041a6:	d15a      	bne.n	800425e <UART_Receive_IT+0xd6>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	230c      	movs	r3, #12
 80041ae:	18fb      	adds	r3, r7, r3
 80041b0:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 80041b2:	801a      	strh	r2, [r3, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	689a      	ldr	r2, [r3, #8]
 80041b8:	2380      	movs	r3, #128	; 0x80
 80041ba:	015b      	lsls	r3, r3, #5
 80041bc:	429a      	cmp	r2, r3
 80041be:	d116      	bne.n	80041ee <UART_Receive_IT+0x66>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	691b      	ldr	r3, [r3, #16]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d112      	bne.n	80041ee <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041cc:	60bb      	str	r3, [r7, #8]
      *tmp = (uint16_t)(uhdata & uhMask);
 80041ce:	230c      	movs	r3, #12
 80041d0:	18fb      	adds	r3, r7, r3
 80041d2:	220e      	movs	r2, #14
 80041d4:	18ba      	adds	r2, r7, r2
 80041d6:	881b      	ldrh	r3, [r3, #0]
 80041d8:	8812      	ldrh	r2, [r2, #0]
 80041da:	4013      	ands	r3, r2
 80041dc:	b29a      	uxth	r2, r3
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr +=2U;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041e6:	1c9a      	adds	r2, r3, #2
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	655a      	str	r2, [r3, #84]	; 0x54
 80041ec:	e00f      	b.n	800420e <UART_Receive_IT+0x86>
    }
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041f2:	1c59      	adds	r1, r3, #1
 80041f4:	687a      	ldr	r2, [r7, #4]
 80041f6:	6551      	str	r1, [r2, #84]	; 0x54
 80041f8:	220c      	movs	r2, #12
 80041fa:	18ba      	adds	r2, r7, r2
 80041fc:	8812      	ldrh	r2, [r2, #0]
 80041fe:	b2d2      	uxtb	r2, r2
 8004200:	210e      	movs	r1, #14
 8004202:	1879      	adds	r1, r7, r1
 8004204:	8809      	ldrh	r1, [r1, #0]
 8004206:	b2c9      	uxtb	r1, r1
 8004208:	400a      	ands	r2, r1
 800420a:	b2d2      	uxtb	r2, r2
 800420c:	701a      	strb	r2, [r3, #0]
    }

    if(--huart->RxXferCount == 0U)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	225a      	movs	r2, #90	; 0x5a
 8004212:	5a9b      	ldrh	r3, [r3, r2]
 8004214:	b29b      	uxth	r3, r3
 8004216:	3b01      	subs	r3, #1
 8004218:	b29b      	uxth	r3, r3
 800421a:	687a      	ldr	r2, [r7, #4]
 800421c:	215a      	movs	r1, #90	; 0x5a
 800421e:	1c18      	adds	r0, r3, #0
 8004220:	5250      	strh	r0, [r2, r1]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d119      	bne.n	800425a <UART_Receive_IT+0xd2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	687a      	ldr	r2, [r7, #4]
 800422c:	6812      	ldr	r2, [r2, #0]
 800422e:	6812      	ldr	r2, [r2, #0]
 8004230:	4911      	ldr	r1, [pc, #68]	; (8004278 <UART_Receive_IT+0xf0>)
 8004232:	400a      	ands	r2, r1
 8004234:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	687a      	ldr	r2, [r7, #4]
 800423c:	6812      	ldr	r2, [r2, #0]
 800423e:	6892      	ldr	r2, [r2, #8]
 8004240:	2101      	movs	r1, #1
 8004242:	438a      	bics	r2, r1
 8004244:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	226a      	movs	r2, #106	; 0x6a
 800424a:	2120      	movs	r1, #32
 800424c:	5499      	strb	r1, [r3, r2]

      HAL_UART_RxCpltCallback(huart);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	0018      	movs	r0, r3
 8004252:	f002 f873 	bl	800633c <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8004256:	2300      	movs	r3, #0
 8004258:	e00a      	b.n	8004270 <UART_Receive_IT+0xe8>
    }

    return HAL_OK;
 800425a:	2300      	movs	r3, #0
 800425c:	e008      	b.n	8004270 <UART_Receive_IT+0xe8>
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	687a      	ldr	r2, [r7, #4]
 8004264:	6812      	ldr	r2, [r2, #0]
 8004266:	6992      	ldr	r2, [r2, #24]
 8004268:	2108      	movs	r1, #8
 800426a:	430a      	orrs	r2, r1
 800426c:	619a      	str	r2, [r3, #24]

    return HAL_BUSY;
 800426e:	2302      	movs	r3, #2
  }
}
 8004270:	0018      	movs	r0, r3
 8004272:	46bd      	mov	sp, r7
 8004274:	b004      	add	sp, #16
 8004276:	bd80      	pop	{r7, pc}
 8004278:	fffffedf 	.word	0xfffffedf

0800427c <_ZN1V14FeedbackDriverD1Ev>:

extern TIM_HandleTypeDef htim1;

namespace V {

	FeedbackDriver::~FeedbackDriver() {
 800427c:	b580      	push	{r7, lr}
 800427e:	b082      	sub	sp, #8
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
 8004284:	4a03      	ldr	r2, [pc, #12]	; (8004294 <_ZN1V14FeedbackDriverD1Ev+0x18>)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	601a      	str	r2, [r3, #0]
	}
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	0018      	movs	r0, r3
 800428e:	46bd      	mov	sp, r7
 8004290:	b002      	add	sp, #8
 8004292:	bd80      	pop	{r7, pc}
 8004294:	08006b00 	.word	0x08006b00

08004298 <_ZN1V14FeedbackDriverD0Ev>:
	FeedbackDriver::~FeedbackDriver() {
 8004298:	b580      	push	{r7, lr}
 800429a:	b082      	sub	sp, #8
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
	}
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	0018      	movs	r0, r3
 80042a4:	f7ff ffea 	bl	800427c <_ZN1V14FeedbackDriverD1Ev>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	0018      	movs	r0, r3
 80042ac:	f002 f8ce 	bl	800644c <_ZdlPv>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	0018      	movs	r0, r3
 80042b4:	46bd      	mov	sp, r7
 80042b6:	b002      	add	sp, #8
 80042b8:	bd80      	pop	{r7, pc}
	...

080042bc <_ZN1V14FeedbackDriver9driveLedsEv>:
			regvalue = TIM1_PERIOD_REG;

		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, regvalue);
	}

	void FeedbackDriver::driveLeds() {
 80042bc:	b580      	push	{r7, lr}
 80042be:	b084      	sub	sp, #16
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]

		uint8_t* active_sensors_ptr = infra_ref.getActiveSensors();
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	0018      	movs	r0, r3
 80042ca:	f000 faa6 	bl	800481a <_ZN1V5infra16getActiveSensorsEv>
 80042ce:	0003      	movs	r3, r0
 80042d0:	60bb      	str	r3, [r7, #8]
		HAL_GPIO_WritePin(fbLED_SCK_GPIO_Port , fbLED_SCK_Pin , GPIO_PIN_SET);
 80042d2:	4b23      	ldr	r3, [pc, #140]	; (8004360 <_ZN1V14FeedbackDriver9driveLedsEv+0xa4>)
 80042d4:	2201      	movs	r2, #1
 80042d6:	2140      	movs	r1, #64	; 0x40
 80042d8:	0018      	movs	r0, r3
 80042da:	f7fd ffd1 	bl	8002280 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(fbLED_LE_GPIO_Port , fbLED_LE_Pin , GPIO_PIN_RESET); 		//alaphelyzetbe lltom a regiszterbe ttlt jelet
 80042de:	2380      	movs	r3, #128	; 0x80
 80042e0:	005b      	lsls	r3, r3, #1
 80042e2:	481f      	ldr	r0, [pc, #124]	; (8004360 <_ZN1V14FeedbackDriver9driveLedsEv+0xa4>)
 80042e4:	2200      	movs	r2, #0
 80042e6:	0019      	movs	r1, r3
 80042e8:	f7fd ffca 	bl	8002280 <HAL_GPIO_WritePin>

		for(int i = 0; i < 64 ; i++)
 80042ec:	2300      	movs	r3, #0
 80042ee:	60fb      	str	r3, [r7, #12]
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	2b3f      	cmp	r3, #63	; 0x3f
 80042f4:	dc22      	bgt.n	800433c <_ZN1V14FeedbackDriver9driveLedsEv+0x80>
		{
			if( active_sensors_ptr[i] == 1 )
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	68ba      	ldr	r2, [r7, #8]
 80042fa:	18d3      	adds	r3, r2, r3
 80042fc:	781b      	ldrb	r3, [r3, #0]
 80042fe:	2b01      	cmp	r3, #1
 8004300:	d106      	bne.n	8004310 <_ZN1V14FeedbackDriver9driveLedsEv+0x54>
				HAL_GPIO_WritePin(fbLED_SDO_GPIO_Port , fbLED_SDO_Pin , GPIO_PIN_SET);
 8004302:	4b17      	ldr	r3, [pc, #92]	; (8004360 <_ZN1V14FeedbackDriver9driveLedsEv+0xa4>)
 8004304:	2201      	movs	r2, #1
 8004306:	2180      	movs	r1, #128	; 0x80
 8004308:	0018      	movs	r0, r3
 800430a:	f7fd ffb9 	bl	8002280 <HAL_GPIO_WritePin>
 800430e:	e005      	b.n	800431c <_ZN1V14FeedbackDriver9driveLedsEv+0x60>
			else
				HAL_GPIO_WritePin(fbLED_SDO_GPIO_Port , fbLED_SDO_Pin , GPIO_PIN_RESET);
 8004310:	4b13      	ldr	r3, [pc, #76]	; (8004360 <_ZN1V14FeedbackDriver9driveLedsEv+0xa4>)
 8004312:	2200      	movs	r2, #0
 8004314:	2180      	movs	r1, #128	; 0x80
 8004316:	0018      	movs	r0, r3
 8004318:	f7fd ffb2 	bl	8002280 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(fbLED_SCK_GPIO_Port , fbLED_SCK_Pin , GPIO_PIN_RESET);
 800431c:	4b10      	ldr	r3, [pc, #64]	; (8004360 <_ZN1V14FeedbackDriver9driveLedsEv+0xa4>)
 800431e:	2200      	movs	r2, #0
 8004320:	2140      	movs	r1, #64	; 0x40
 8004322:	0018      	movs	r0, r3
 8004324:	f7fd ffac 	bl	8002280 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(fbLED_SCK_GPIO_Port , fbLED_SCK_Pin , GPIO_PIN_SET);
 8004328:	4b0d      	ldr	r3, [pc, #52]	; (8004360 <_ZN1V14FeedbackDriver9driveLedsEv+0xa4>)
 800432a:	2201      	movs	r2, #1
 800432c:	2140      	movs	r1, #64	; 0x40
 800432e:	0018      	movs	r0, r3
 8004330:	f7fd ffa6 	bl	8002280 <HAL_GPIO_WritePin>
		for(int i = 0; i < 64 ; i++)
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	3301      	adds	r3, #1
 8004338:	60fb      	str	r3, [r7, #12]
 800433a:	e7d9      	b.n	80042f0 <_ZN1V14FeedbackDriver9driveLedsEv+0x34>
		}

		HAL_GPIO_WritePin(fbLED_LE_GPIO_Port , fbLED_LE_Pin , GPIO_PIN_SET);		//ttlt jel bekapcsolsa
 800433c:	2380      	movs	r3, #128	; 0x80
 800433e:	005b      	lsls	r3, r3, #1
 8004340:	4807      	ldr	r0, [pc, #28]	; (8004360 <_ZN1V14FeedbackDriver9driveLedsEv+0xa4>)
 8004342:	2201      	movs	r2, #1
 8004344:	0019      	movs	r1, r3
 8004346:	f7fd ff9b 	bl	8002280 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(fbLED_LE_GPIO_Port , fbLED_LE_Pin , GPIO_PIN_RESET);
 800434a:	2380      	movs	r3, #128	; 0x80
 800434c:	005b      	lsls	r3, r3, #1
 800434e:	4804      	ldr	r0, [pc, #16]	; (8004360 <_ZN1V14FeedbackDriver9driveLedsEv+0xa4>)
 8004350:	2200      	movs	r2, #0
 8004352:	0019      	movs	r1, r3
 8004354:	f7fd ff94 	bl	8002280 <HAL_GPIO_WritePin>
	}
 8004358:	46c0      	nop			; (mov r8, r8)
 800435a:	46bd      	mov	sp, r7
 800435c:	b004      	add	sp, #16
 800435e:	bd80      	pop	{r7, pc}
 8004360:	48000400 	.word	0x48000400

08004364 <_ZN1V7SPIMainD1Ev>:
//extern char rx [20];
//extern char tx [20];

namespace V {

	SPIMain::~SPIMain() {
 8004364:	b580      	push	{r7, lr}
 8004366:	b082      	sub	sp, #8
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
 800436c:	4a03      	ldr	r2, [pc, #12]	; (800437c <_ZN1V7SPIMainD1Ev+0x18>)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	601a      	str	r2, [r3, #0]
	}
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	0018      	movs	r0, r3
 8004376:	46bd      	mov	sp, r7
 8004378:	b002      	add	sp, #8
 800437a:	bd80      	pop	{r7, pc}
 800437c:	08006b10 	.word	0x08006b10

08004380 <_ZN1V7SPIMainD0Ev>:
	SPIMain::~SPIMain() {
 8004380:	b580      	push	{r7, lr}
 8004382:	b082      	sub	sp, #8
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
	}
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	0018      	movs	r0, r3
 800438c:	f7ff ffea 	bl	8004364 <_ZN1V7SPIMainD1Ev>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	0018      	movs	r0, r3
 8004394:	f002 f85a 	bl	800644c <_ZdlPv>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	0018      	movs	r0, r3
 800439c:	46bd      	mov	sp, r7
 800439e:	b002      	add	sp, #8
 80043a0:	bd80      	pop	{r7, pc}
	...

080043a4 <_ZN1V7SPIMain4sendEh>:

	void SPIMain::send( uint8_t mode ) {
 80043a4:	b590      	push	{r4, r7, lr}
 80043a6:	b087      	sub	sp, #28
 80043a8:	af02      	add	r7, sp, #8
 80043aa:	6078      	str	r0, [r7, #4]
 80043ac:	000a      	movs	r2, r1
 80043ae:	1cfb      	adds	r3, r7, #3
 80043b0:	701a      	strb	r2, [r3, #0]
		size_t tx_size = 0;
 80043b2:	2300      	movs	r3, #0
 80043b4:	60bb      	str	r3, [r7, #8]
		infra_ref.serialize( TX_data , &tx_size , mode );
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6858      	ldr	r0, [r3, #4]
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	3308      	adds	r3, #8
 80043be:	0019      	movs	r1, r3
 80043c0:	1cfb      	adds	r3, r7, #3
 80043c2:	781b      	ldrb	r3, [r3, #0]
 80043c4:	2208      	movs	r2, #8
 80043c6:	18ba      	adds	r2, r7, r2
 80043c8:	f000 fa32 	bl	8004830 <_ZN1V5infra9serializeEPcPjh>
		HAL_SPI_TransmitReceive(&hspi2 , (uint8_t*)TX_data , (uint8_t*)Main_rx_buf , tx_size , 2000 );
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	3308      	adds	r3, #8
 80043d0:	0019      	movs	r1, r3
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	b29c      	uxth	r4, r3
 80043d6:	4a0e      	ldr	r2, [pc, #56]	; (8004410 <_ZN1V7SPIMain4sendEh+0x6c>)
 80043d8:	480e      	ldr	r0, [pc, #56]	; (8004414 <_ZN1V7SPIMain4sendEh+0x70>)
 80043da:	23fa      	movs	r3, #250	; 0xfa
 80043dc:	00db      	lsls	r3, r3, #3
 80043de:	9300      	str	r3, [sp, #0]
 80043e0:	0023      	movs	r3, r4
 80043e2:	f7fe fe7f 	bl	80030e4 <HAL_SPI_TransmitReceive>
		for( int i = 0 ; i < TX_BUFSIZE ; i++)
 80043e6:	2300      	movs	r3, #0
 80043e8:	60fb      	str	r3, [r7, #12]
 80043ea:	68fa      	ldr	r2, [r7, #12]
 80043ec:	232c      	movs	r3, #44	; 0x2c
 80043ee:	33ff      	adds	r3, #255	; 0xff
 80043f0:	429a      	cmp	r2, r3
 80043f2:	dc09      	bgt.n	8004408 <_ZN1V7SPIMain4sendEh+0x64>
			TX_data[i] = 0;
 80043f4:	687a      	ldr	r2, [r7, #4]
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	18d3      	adds	r3, r2, r3
 80043fa:	3308      	adds	r3, #8
 80043fc:	2200      	movs	r2, #0
 80043fe:	701a      	strb	r2, [r3, #0]
		for( int i = 0 ; i < TX_BUFSIZE ; i++)
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	3301      	adds	r3, #1
 8004404:	60fb      	str	r3, [r7, #12]
 8004406:	e7f0      	b.n	80043ea <_ZN1V7SPIMain4sendEh+0x46>
	}
 8004408:	46c0      	nop			; (mov r8, r8)
 800440a:	46bd      	mov	sp, r7
 800440c:	b005      	add	sp, #20
 800440e:	bd90      	pop	{r4, r7, pc}
 8004410:	20000524 	.word	0x20000524
 8004414:	20000754 	.word	0x20000754

08004418 <_ZN1V7SPIMain6listenEv>:

	void SPIMain::listen() {
 8004418:	b580      	push	{r7, lr}
 800441a:	b086      	sub	sp, #24
 800441c:	af02      	add	r7, sp, #8
 800441e:	6078      	str	r0, [r7, #4]
		char tx [8] = {0,0,0,0,0,0,0,0};
 8004420:	2308      	movs	r3, #8
 8004422:	18fb      	adds	r3, r7, r3
 8004424:	0018      	movs	r0, r3
 8004426:	2308      	movs	r3, #8
 8004428:	001a      	movs	r2, r3
 800442a:	2100      	movs	r1, #0
 800442c:	f002 f965 	bl	80066fa <memset>
		HAL_SPIEx_FlushRxFifo(&hspi2);
 8004430:	4b09      	ldr	r3, [pc, #36]	; (8004458 <_ZN1V7SPIMain6listenEv+0x40>)
 8004432:	0018      	movs	r0, r3
 8004434:	f7ff fa88 	bl	8003948 <HAL_SPIEx_FlushRxFifo>
		HAL_SPI_TransmitReceive(&hspi2 , (uint8_t*)tx ,  (uint8_t*)Main_rx_buf , INSTRUCTION_LENGTH , 1000 );
 8004438:	4a08      	ldr	r2, [pc, #32]	; (800445c <_ZN1V7SPIMain6listenEv+0x44>)
 800443a:	2308      	movs	r3, #8
 800443c:	18f9      	adds	r1, r7, r3
 800443e:	4806      	ldr	r0, [pc, #24]	; (8004458 <_ZN1V7SPIMain6listenEv+0x40>)
 8004440:	23fa      	movs	r3, #250	; 0xfa
 8004442:	009b      	lsls	r3, r3, #2
 8004444:	9300      	str	r3, [sp, #0]
 8004446:	2305      	movs	r3, #5
 8004448:	f7fe fe4c 	bl	80030e4 <HAL_SPI_TransmitReceive>
		process_commands();
 800444c:	f000 f808 	bl	8004460 <process_commands>
	}
 8004450:	46c0      	nop			; (mov r8, r8)
 8004452:	46bd      	mov	sp, r7
 8004454:	b004      	add	sp, #16
 8004456:	bd80      	pop	{r7, pc}
 8004458:	20000754 	.word	0x20000754
 800445c:	20000524 	.word	0x20000524

08004460 <process_commands>:
			}
		}
	}
 	*/
	inline void process_commands()		//berkez parancsok feldolgozsa
		{
 8004460:	b580      	push	{r7, lr}
 8004462:	af00      	add	r7, sp, #0
			if( strcmp((char*)Main_rx_buf , "dbgof" ) == 0)
 8004464:	4a1e      	ldr	r2, [pc, #120]	; (80044e0 <process_commands+0x80>)
 8004466:	4b1f      	ldr	r3, [pc, #124]	; (80044e4 <process_commands+0x84>)
 8004468:	0011      	movs	r1, r2
 800446a:	0018      	movs	r0, r3
 800446c:	f7fb fe4c 	bl	8000108 <strcmp>
 8004470:	1e03      	subs	r3, r0, #0
 8004472:	d103      	bne.n	800447c <process_commands+0x1c>
			{
				tx_type = 0;
 8004474:	4b1c      	ldr	r3, [pc, #112]	; (80044e8 <process_commands+0x88>)
 8004476:	2200      	movs	r2, #0
 8004478:	701a      	strb	r2, [r3, #0]
			}
			else if( strcmp((char*)Main_rx_buf , "calbl") == 0)
			{
				calibrate_black_flag = 1;
			}
		}
 800447a:	e02e      	b.n	80044da <process_commands+0x7a>
			else if( strcmp((char*)Main_rx_buf , "dbgon") == 0)
 800447c:	4a1b      	ldr	r2, [pc, #108]	; (80044ec <process_commands+0x8c>)
 800447e:	4b19      	ldr	r3, [pc, #100]	; (80044e4 <process_commands+0x84>)
 8004480:	0011      	movs	r1, r2
 8004482:	0018      	movs	r0, r3
 8004484:	f7fb fe40 	bl	8000108 <strcmp>
 8004488:	1e03      	subs	r3, r0, #0
 800448a:	d103      	bne.n	8004494 <process_commands+0x34>
				tx_type = 1;
 800448c:	4b16      	ldr	r3, [pc, #88]	; (80044e8 <process_commands+0x88>)
 800448e:	2201      	movs	r2, #1
 8004490:	701a      	strb	r2, [r3, #0]
		}
 8004492:	e022      	b.n	80044da <process_commands+0x7a>
			else if( strcmp((char*)Main_rx_buf , "dataa") == 0)
 8004494:	4a16      	ldr	r2, [pc, #88]	; (80044f0 <process_commands+0x90>)
 8004496:	4b13      	ldr	r3, [pc, #76]	; (80044e4 <process_commands+0x84>)
 8004498:	0011      	movs	r1, r2
 800449a:	0018      	movs	r0, r3
 800449c:	f7fb fe34 	bl	8000108 <strcmp>
 80044a0:	1e03      	subs	r3, r0, #0
 80044a2:	d103      	bne.n	80044ac <process_commands+0x4c>
				data_requested_mainboard_flag = 1;
 80044a4:	4b13      	ldr	r3, [pc, #76]	; (80044f4 <process_commands+0x94>)
 80044a6:	2201      	movs	r2, #1
 80044a8:	701a      	strb	r2, [r3, #0]
		}
 80044aa:	e016      	b.n	80044da <process_commands+0x7a>
			else if( strcmp((char*)Main_rx_buf , "calwh") == 0)
 80044ac:	4a12      	ldr	r2, [pc, #72]	; (80044f8 <process_commands+0x98>)
 80044ae:	4b0d      	ldr	r3, [pc, #52]	; (80044e4 <process_commands+0x84>)
 80044b0:	0011      	movs	r1, r2
 80044b2:	0018      	movs	r0, r3
 80044b4:	f7fb fe28 	bl	8000108 <strcmp>
 80044b8:	1e03      	subs	r3, r0, #0
 80044ba:	d103      	bne.n	80044c4 <process_commands+0x64>
				calibrate_white_flag = 1;
 80044bc:	4b0f      	ldr	r3, [pc, #60]	; (80044fc <process_commands+0x9c>)
 80044be:	2201      	movs	r2, #1
 80044c0:	701a      	strb	r2, [r3, #0]
		}
 80044c2:	e00a      	b.n	80044da <process_commands+0x7a>
			else if( strcmp((char*)Main_rx_buf , "calbl") == 0)
 80044c4:	4a0e      	ldr	r2, [pc, #56]	; (8004500 <process_commands+0xa0>)
 80044c6:	4b07      	ldr	r3, [pc, #28]	; (80044e4 <process_commands+0x84>)
 80044c8:	0011      	movs	r1, r2
 80044ca:	0018      	movs	r0, r3
 80044cc:	f7fb fe1c 	bl	8000108 <strcmp>
 80044d0:	1e03      	subs	r3, r0, #0
 80044d2:	d102      	bne.n	80044da <process_commands+0x7a>
				calibrate_black_flag = 1;
 80044d4:	4b0b      	ldr	r3, [pc, #44]	; (8004504 <process_commands+0xa4>)
 80044d6:	2201      	movs	r2, #1
 80044d8:	701a      	strb	r2, [r3, #0]
		}
 80044da:	46c0      	nop			; (mov r8, r8)
 80044dc:	46bd      	mov	sp, r7
 80044de:	bd80      	pop	{r7, pc}
 80044e0:	080069bc 	.word	0x080069bc
 80044e4:	20000524 	.word	0x20000524
 80044e8:	20000979 	.word	0x20000979
 80044ec:	080069c4 	.word	0x080069c4
 80044f0:	080069cc 	.word	0x080069cc
 80044f4:	2000097a 	.word	0x2000097a
 80044f8:	080069d4 	.word	0x080069d4
 80044fc:	2000097b 	.word	0x2000097b
 8004500:	080069dc 	.word	0x080069dc
 8004504:	2000097c 	.word	0x2000097c

08004508 <_ZN9SPI_infraC1Ev>:
#include "stm32f0xx_hal.h"

extern SPI_HandleTypeDef hspi1;
extern volatile uint8_t infra_leds_ready_flag;

SPI_infra::SPI_infra() {
 8004508:	b580      	push	{r7, lr}
 800450a:	b082      	sub	sp, #8
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
 8004510:	4a0b      	ldr	r2, [pc, #44]	; (8004540 <_ZN9SPI_infraC1Ev+0x38>)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	601a      	str	r2, [r3, #0]
	HAL_GPIO_WritePin(infra_OE_GPIO_Port , infra_OE_Pin , GPIO_PIN_SET);	//kimenet engedlyezse, 0-ra aktv
 8004516:	2380      	movs	r3, #128	; 0x80
 8004518:	0119      	lsls	r1, r3, #4
 800451a:	2390      	movs	r3, #144	; 0x90
 800451c:	05db      	lsls	r3, r3, #23
 800451e:	2201      	movs	r2, #1
 8004520:	0018      	movs	r0, r3
 8004522:	f7fd fead 	bl	8002280 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(infra_LE_GPIO_Port , infra_LE_Pin , GPIO_PIN_RESET);	//regiszterbe val ttlts jel, 1-re aktv
 8004526:	2380      	movs	r3, #128	; 0x80
 8004528:	0159      	lsls	r1, r3, #5
 800452a:	2390      	movs	r3, #144	; 0x90
 800452c:	05db      	lsls	r3, r3, #23
 800452e:	2200      	movs	r2, #0
 8004530:	0018      	movs	r0, r3
 8004532:	f7fd fea5 	bl	8002280 <HAL_GPIO_WritePin>
}
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	0018      	movs	r0, r3
 800453a:	46bd      	mov	sp, r7
 800453c:	b002      	add	sp, #8
 800453e:	bd80      	pop	{r7, pc}
 8004540:	08006b40 	.word	0x08006b40

08004544 <_ZN9SPI_infraD1Ev>:

SPI_infra::~SPI_infra() {
 8004544:	b580      	push	{r7, lr}
 8004546:	b082      	sub	sp, #8
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
 800454c:	4a03      	ldr	r2, [pc, #12]	; (800455c <_ZN9SPI_infraD1Ev+0x18>)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	0018      	movs	r0, r3
 8004556:	46bd      	mov	sp, r7
 8004558:	b002      	add	sp, #8
 800455a:	bd80      	pop	{r7, pc}
 800455c:	08006b40 	.word	0x08006b40

08004560 <_ZN9SPI_infraD0Ev>:
SPI_infra::~SPI_infra() {
 8004560:	b580      	push	{r7, lr}
 8004562:	b082      	sub	sp, #8
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
}
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	0018      	movs	r0, r3
 800456c:	f7ff ffea 	bl	8004544 <_ZN9SPI_infraD1Ev>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	0018      	movs	r0, r3
 8004574:	f001 ff6a 	bl	800644c <_ZdlPv>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	0018      	movs	r0, r3
 800457c:	46bd      	mov	sp, r7
 800457e:	b002      	add	sp, #8
 8004580:	bd80      	pop	{r7, pc}
	...

08004584 <_ZN9SPI_infra4sendEh>:

void SPI_infra::send( uint8_t cycle) {
 8004584:	b580      	push	{r7, lr}
 8004586:	b084      	sub	sp, #16
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
 800458c:	000a      	movs	r2, r1
 800458e:	1cfb      	adds	r3, r7, #3
 8004590:	701a      	strb	r2, [r3, #0]

	HAL_GPIO_WritePin(infra_LE_GPIO_Port , infra_LE_Pin , GPIO_PIN_RESET);	//alaphelyzetbe lltom a regiszterbe ttlt jelet
 8004592:	2380      	movs	r3, #128	; 0x80
 8004594:	0159      	lsls	r1, r3, #5
 8004596:	2390      	movs	r3, #144	; 0x90
 8004598:	05db      	lsls	r3, r3, #23
 800459a:	2200      	movs	r2, #0
 800459c:	0018      	movs	r0, r3
 800459e:	f7fd fe6f 	bl	8002280 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(infra_OE_GPIO_Port , infra_OE_Pin , GPIO_PIN_SET);	//tiltom a kimeneteket a shiftels idejre
 80045a2:	2380      	movs	r3, #128	; 0x80
 80045a4:	0119      	lsls	r1, r3, #4
 80045a6:	2390      	movs	r3, #144	; 0x90
 80045a8:	05db      	lsls	r3, r3, #23
 80045aa:	2201      	movs	r2, #1
 80045ac:	0018      	movs	r0, r3
 80045ae:	f7fd fe67 	bl	8002280 <HAL_GPIO_WritePin>

	uint8_t byte_buffer;
	if( (cycle <= 7) && (cycle >= 0) )
 80045b2:	1cfb      	adds	r3, r7, #3
 80045b4:	781b      	ldrb	r3, [r3, #0]
 80045b6:	2b07      	cmp	r3, #7
 80045b8:	dc30      	bgt.n	800461c <_ZN9SPI_infra4sendEh+0x98>
	{
		switch ( cycle )
 80045ba:	1cfb      	adds	r3, r7, #3
 80045bc:	781b      	ldrb	r3, [r3, #0]
 80045be:	2b07      	cmp	r3, #7
 80045c0:	d82c      	bhi.n	800461c <_ZN9SPI_infra4sendEh+0x98>
 80045c2:	009a      	lsls	r2, r3, #2
 80045c4:	4b2b      	ldr	r3, [pc, #172]	; (8004674 <_ZN9SPI_infra4sendEh+0xf0>)
 80045c6:	18d3      	adds	r3, r2, r3
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	469f      	mov	pc, r3
		{
			case 0:
				byte_buffer = 0b00000001;
 80045cc:	230f      	movs	r3, #15
 80045ce:	18fb      	adds	r3, r7, r3
 80045d0:	2201      	movs	r2, #1
 80045d2:	701a      	strb	r2, [r3, #0]
				break;
 80045d4:	e022      	b.n	800461c <_ZN9SPI_infra4sendEh+0x98>
			case 1:
				byte_buffer = 0b00000010;
 80045d6:	230f      	movs	r3, #15
 80045d8:	18fb      	adds	r3, r7, r3
 80045da:	2202      	movs	r2, #2
 80045dc:	701a      	strb	r2, [r3, #0]
				break;
 80045de:	e01d      	b.n	800461c <_ZN9SPI_infra4sendEh+0x98>
			case 2:
				byte_buffer = 0b00000100;
 80045e0:	230f      	movs	r3, #15
 80045e2:	18fb      	adds	r3, r7, r3
 80045e4:	2204      	movs	r2, #4
 80045e6:	701a      	strb	r2, [r3, #0]
				break;
 80045e8:	e018      	b.n	800461c <_ZN9SPI_infra4sendEh+0x98>
			case 3:
				byte_buffer = 0b00001000;
 80045ea:	230f      	movs	r3, #15
 80045ec:	18fb      	adds	r3, r7, r3
 80045ee:	2208      	movs	r2, #8
 80045f0:	701a      	strb	r2, [r3, #0]
				break;
 80045f2:	e013      	b.n	800461c <_ZN9SPI_infra4sendEh+0x98>
			case 4:
				byte_buffer = 0b00010000;
 80045f4:	230f      	movs	r3, #15
 80045f6:	18fb      	adds	r3, r7, r3
 80045f8:	2210      	movs	r2, #16
 80045fa:	701a      	strb	r2, [r3, #0]
				break;
 80045fc:	e00e      	b.n	800461c <_ZN9SPI_infra4sendEh+0x98>
			case 5:
				byte_buffer = 0b00100000;
 80045fe:	230f      	movs	r3, #15
 8004600:	18fb      	adds	r3, r7, r3
 8004602:	2220      	movs	r2, #32
 8004604:	701a      	strb	r2, [r3, #0]
				break;
 8004606:	e009      	b.n	800461c <_ZN9SPI_infra4sendEh+0x98>
			case 6:
				byte_buffer = 0b01000000;
 8004608:	230f      	movs	r3, #15
 800460a:	18fb      	adds	r3, r7, r3
 800460c:	2240      	movs	r2, #64	; 0x40
 800460e:	701a      	strb	r2, [r3, #0]
				break;
 8004610:	e004      	b.n	800461c <_ZN9SPI_infra4sendEh+0x98>
			case 7:
				byte_buffer = 0b10000000;
 8004612:	230f      	movs	r3, #15
 8004614:	18fb      	adds	r3, r7, r3
 8004616:	2280      	movs	r2, #128	; 0x80
 8004618:	701a      	strb	r2, [r3, #0]
				break;
 800461a:	46c0      	nop			; (mov r8, r8)
		}
	}
	for( int i = 0 ; i < 8 ; i++)
 800461c:	2300      	movs	r3, #0
 800461e:	60bb      	str	r3, [r7, #8]
 8004620:	68bb      	ldr	r3, [r7, #8]
 8004622:	2b07      	cmp	r3, #7
 8004624:	dc0b      	bgt.n	800463e <_ZN9SPI_infra4sendEh+0xba>
	{
		Tx_buffer[i] = byte_buffer;
 8004626:	687a      	ldr	r2, [r7, #4]
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	18d3      	adds	r3, r2, r3
 800462c:	3304      	adds	r3, #4
 800462e:	220f      	movs	r2, #15
 8004630:	18ba      	adds	r2, r7, r2
 8004632:	7812      	ldrb	r2, [r2, #0]
 8004634:	701a      	strb	r2, [r3, #0]
	for( int i = 0 ; i < 8 ; i++)
 8004636:	68bb      	ldr	r3, [r7, #8]
 8004638:	3301      	adds	r3, #1
 800463a:	60bb      	str	r3, [r7, #8]
 800463c:	e7f0      	b.n	8004620 <_ZN9SPI_infra4sendEh+0x9c>
	}

	HAL_SPI_Transmit(&hspi1 , (uint8_t*)Tx_buffer , sizeof(Tx_buffer) , 100 );	//blokkol SPI adatklds :(
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	1d19      	adds	r1, r3, #4
 8004642:	480d      	ldr	r0, [pc, #52]	; (8004678 <_ZN9SPI_infra4sendEh+0xf4>)
 8004644:	2364      	movs	r3, #100	; 0x64
 8004646:	2208      	movs	r2, #8
 8004648:	f7fe fbe2 	bl	8002e10 <HAL_SPI_Transmit>

	HAL_GPIO_WritePin(infra_LE_GPIO_Port , infra_LE_Pin , GPIO_PIN_SET);		//ha mind a 64-et kishifteltk , ttltnk a regiszterekbe, 1-re aktv jel
 800464c:	2380      	movs	r3, #128	; 0x80
 800464e:	0159      	lsls	r1, r3, #5
 8004650:	2390      	movs	r3, #144	; 0x90
 8004652:	05db      	lsls	r3, r3, #23
 8004654:	2201      	movs	r2, #1
 8004656:	0018      	movs	r0, r3
 8004658:	f7fd fe12 	bl	8002280 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(infra_OE_GPIO_Port , infra_OE_Pin , GPIO_PIN_RESET);		//jra engedlyezem a kimeneteket
 800465c:	2380      	movs	r3, #128	; 0x80
 800465e:	0119      	lsls	r1, r3, #4
 8004660:	2390      	movs	r3, #144	; 0x90
 8004662:	05db      	lsls	r3, r3, #23
 8004664:	2200      	movs	r2, #0
 8004666:	0018      	movs	r0, r3
 8004668:	f7fd fe0a 	bl	8002280 <HAL_GPIO_WritePin>
}
 800466c:	46c0      	nop			; (mov r8, r8)
 800466e:	46bd      	mov	sp, r7
 8004670:	b004      	add	sp, #16
 8004672:	bd80      	pop	{r7, pc}
 8004674:	08006b18 	.word	0x08006b18
 8004678:	200006f0 	.word	0x200006f0

0800467c <_ZSt3absf>:
#endif

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 800467c:	b580      	push	{r7, lr}
 800467e:	b082      	sub	sp, #8
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	005b      	lsls	r3, r3, #1
 8004688:	085b      	lsrs	r3, r3, #1
 800468a:	1c18      	adds	r0, r3, #0
 800468c:	46bd      	mov	sp, r7
 800468e:	b002      	add	sp, #8
 8004690:	bd80      	pop	{r7, pc}

08004692 <_ZSt4atanf>:
  using ::atan;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  atan(float __x)
  { return __builtin_atanf(__x); }
 8004692:	b580      	push	{r7, lr}
 8004694:	b082      	sub	sp, #8
 8004696:	af00      	add	r7, sp, #0
 8004698:	6078      	str	r0, [r7, #4]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	1c18      	adds	r0, r3, #0
 800469e:	f001 fed9 	bl	8006454 <atanf>
 80046a2:	1c03      	adds	r3, r0, #0
 80046a4:	1c18      	adds	r0, r3, #0
 80046a6:	46bd      	mov	sp, r7
 80046a8:	b002      	add	sp, #8
 80046aa:	bd80      	pop	{r7, pc}

080046ac <_ZN1V5infraC1Ev>:
extern ADC_HandleTypeDef hadc;
extern volatile uint8_t adc_ready_flag;
uint16_t new_raw_adc_values[8];
uint16_t debug_adc_ch3;

infra::infra() {
 80046ac:	b590      	push	{r4, r7, lr}
 80046ae:	b089      	sub	sp, #36	; 0x24
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
 80046b4:	4a46      	ldr	r2, [pc, #280]	; (80047d0 <_ZN1V5infraC1Ev+0x124>)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	601a      	str	r2, [r3, #0]
	//TODO kinullzni midnen tmbt
	for(int i = 0 ; i < 8 ; i++)
 80046ba:	2300      	movs	r3, #0
 80046bc:	61fb      	str	r3, [r7, #28]
 80046be:	69fb      	ldr	r3, [r7, #28]
 80046c0:	2b07      	cmp	r3, #7
 80046c2:	dc08      	bgt.n	80046d6 <_ZN1V5infraC1Ev+0x2a>
	{
		new_raw_adc_values[i] = 0;
 80046c4:	4b43      	ldr	r3, [pc, #268]	; (80047d4 <_ZN1V5infraC1Ev+0x128>)
 80046c6:	69fa      	ldr	r2, [r7, #28]
 80046c8:	0052      	lsls	r2, r2, #1
 80046ca:	2100      	movs	r1, #0
 80046cc:	52d1      	strh	r1, [r2, r3]
	for(int i = 0 ; i < 8 ; i++)
 80046ce:	69fb      	ldr	r3, [r7, #28]
 80046d0:	3301      	adds	r3, #1
 80046d2:	61fb      	str	r3, [r7, #28]
 80046d4:	e7f3      	b.n	80046be <_ZN1V5infraC1Ev+0x12>
	}
	for( int i = 0 ; i< 40 ; i++ )
 80046d6:	2300      	movs	r3, #0
 80046d8:	61bb      	str	r3, [r7, #24]
 80046da:	69bb      	ldr	r3, [r7, #24]
 80046dc:	2b27      	cmp	r3, #39	; 0x27
 80046de:	dc0b      	bgt.n	80046f8 <_ZN1V5infraC1Ev+0x4c>
	{
		calib_consts_white_front[i] = 0;
 80046e0:	687a      	ldr	r2, [r7, #4]
 80046e2:	69bb      	ldr	r3, [r7, #24]
 80046e4:	3340      	adds	r3, #64	; 0x40
 80046e6:	005b      	lsls	r3, r3, #1
 80046e8:	18d3      	adds	r3, r2, r3
 80046ea:	3304      	adds	r3, #4
 80046ec:	2200      	movs	r2, #0
 80046ee:	801a      	strh	r2, [r3, #0]
	for( int i = 0 ; i< 40 ; i++ )
 80046f0:	69bb      	ldr	r3, [r7, #24]
 80046f2:	3301      	adds	r3, #1
 80046f4:	61bb      	str	r3, [r7, #24]
 80046f6:	e7f0      	b.n	80046da <_ZN1V5infraC1Ev+0x2e>
	}
	for( int i = 0 ; i < 24 ; i++ )
 80046f8:	2300      	movs	r3, #0
 80046fa:	617b      	str	r3, [r7, #20]
 80046fc:	697b      	ldr	r3, [r7, #20]
 80046fe:	2b17      	cmp	r3, #23
 8004700:	dc0b      	bgt.n	800471a <_ZN1V5infraC1Ev+0x6e>
	{
		calib_consts_white_back[i] = 0;
 8004702:	687a      	ldr	r2, [r7, #4]
 8004704:	697b      	ldr	r3, [r7, #20]
 8004706:	3390      	adds	r3, #144	; 0x90
 8004708:	005b      	lsls	r3, r3, #1
 800470a:	18d3      	adds	r3, r2, r3
 800470c:	3304      	adds	r3, #4
 800470e:	2200      	movs	r2, #0
 8004710:	801a      	strh	r2, [r3, #0]
	for( int i = 0 ; i < 24 ; i++ )
 8004712:	697b      	ldr	r3, [r7, #20]
 8004714:	3301      	adds	r3, #1
 8004716:	617b      	str	r3, [r7, #20]
 8004718:	e7f0      	b.n	80046fc <_ZN1V5infraC1Ev+0x50>
	}
	for( int i = 0 ; i< 40 ; i++ )
 800471a:	2300      	movs	r3, #0
 800471c:	613b      	str	r3, [r7, #16]
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	2b27      	cmp	r3, #39	; 0x27
 8004722:	dc0b      	bgt.n	800473c <_ZN1V5infraC1Ev+0x90>
	{
		calib_consts_black_front[i] = 0;
 8004724:	687a      	ldr	r2, [r7, #4]
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	3368      	adds	r3, #104	; 0x68
 800472a:	005b      	lsls	r3, r3, #1
 800472c:	18d3      	adds	r3, r2, r3
 800472e:	3304      	adds	r3, #4
 8004730:	2200      	movs	r2, #0
 8004732:	801a      	strh	r2, [r3, #0]
	for( int i = 0 ; i< 40 ; i++ )
 8004734:	693b      	ldr	r3, [r7, #16]
 8004736:	3301      	adds	r3, #1
 8004738:	613b      	str	r3, [r7, #16]
 800473a:	e7f0      	b.n	800471e <_ZN1V5infraC1Ev+0x72>
	}
	for( int i = 0 ; i < 24 ; i++ )
 800473c:	2300      	movs	r3, #0
 800473e:	60fb      	str	r3, [r7, #12]
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2b17      	cmp	r3, #23
 8004744:	dc0b      	bgt.n	800475e <_ZN1V5infraC1Ev+0xb2>
	{
		calib_consts_black_back[i] = 0;
 8004746:	687a      	ldr	r2, [r7, #4]
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	33a8      	adds	r3, #168	; 0xa8
 800474c:	005b      	lsls	r3, r3, #1
 800474e:	18d3      	adds	r3, r2, r3
 8004750:	3304      	adds	r3, #4
 8004752:	2200      	movs	r2, #0
 8004754:	801a      	strh	r2, [r3, #0]
	for( int i = 0 ; i < 24 ; i++ )
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	3301      	adds	r3, #1
 800475a:	60fb      	str	r3, [r7, #12]
 800475c:	e7f0      	b.n	8004740 <_ZN1V5infraC1Ev+0x94>
	}
	for( int i = 0 ; i < 64 ; i++ )
 800475e:	2300      	movs	r3, #0
 8004760:	60bb      	str	r3, [r7, #8]
 8004762:	68bb      	ldr	r3, [r7, #8]
 8004764:	2b3f      	cmp	r3, #63	; 0x3f
 8004766:	dc0b      	bgt.n	8004780 <_ZN1V5infraC1Ev+0xd4>
	{
		active_sensors[i] = 0;
 8004768:	6879      	ldr	r1, [r7, #4]
 800476a:	23c2      	movs	r3, #194	; 0xc2
 800476c:	005b      	lsls	r3, r3, #1
 800476e:	68ba      	ldr	r2, [r7, #8]
 8004770:	188a      	adds	r2, r1, r2
 8004772:	18d3      	adds	r3, r2, r3
 8004774:	2200      	movs	r2, #0
 8004776:	701a      	strb	r2, [r3, #0]
	for( int i = 0 ; i < 64 ; i++ )
 8004778:	68bb      	ldr	r3, [r7, #8]
 800477a:	3301      	adds	r3, #1
 800477c:	60bb      	str	r3, [r7, #8]
 800477e:	e7f0      	b.n	8004762 <_ZN1V5infraC1Ev+0xb6>
	}
	linepos_back = 0;
 8004780:	687a      	ldr	r2, [r7, #4]
 8004782:	23ec      	movs	r3, #236	; 0xec
 8004784:	005b      	lsls	r3, r3, #1
 8004786:	2100      	movs	r1, #0
 8004788:	50d1      	str	r1, [r2, r3]
	linepos_front = 0;
 800478a:	687a      	ldr	r2, [r7, #4]
 800478c:	23ea      	movs	r3, #234	; 0xea
 800478e:	005b      	lsls	r3, r3, #1
 8004790:	2100      	movs	r1, #0
 8004792:	50d1      	str	r1, [r2, r3]
	active_sensors_bitwise = 0;
 8004794:	687a      	ldr	r2, [r7, #4]
 8004796:	23e4      	movs	r3, #228	; 0xe4
 8004798:	005b      	lsls	r3, r3, #1
 800479a:	18d2      	adds	r2, r2, r3
 800479c:	2300      	movs	r3, #0
 800479e:	2400      	movs	r4, #0
 80047a0:	6013      	str	r3, [r2, #0]
 80047a2:	6054      	str	r4, [r2, #4]
	num_active_sensors_front = 0;
 80047a4:	687a      	ldr	r2, [r7, #4]
 80047a6:	23e8      	movs	r3, #232	; 0xe8
 80047a8:	005b      	lsls	r3, r3, #1
 80047aa:	2100      	movs	r1, #0
 80047ac:	54d1      	strb	r1, [r2, r3]
	num_active_sensors_back = 0;
 80047ae:	687a      	ldr	r2, [r7, #4]
 80047b0:	23d2      	movs	r3, #210	; 0xd2
 80047b2:	33ff      	adds	r3, #255	; 0xff
 80047b4:	2100      	movs	r1, #0
 80047b6:	54d1      	strb	r1, [r2, r3]
	HAL_GPIO_WritePin(EN_sensors_GPIO_Port , EN_sensors_Pin , GPIO_PIN_RESET);	//MUX-ok engedlyezse, 0-ra aktv
 80047b8:	4b07      	ldr	r3, [pc, #28]	; (80047d8 <_ZN1V5infraC1Ev+0x12c>)
 80047ba:	2200      	movs	r2, #0
 80047bc:	2102      	movs	r1, #2
 80047be:	0018      	movs	r0, r3
 80047c0:	f7fd fd5e 	bl	8002280 <HAL_GPIO_WritePin>
}
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	0018      	movs	r0, r3
 80047c8:	46bd      	mov	sp, r7
 80047ca:	b009      	add	sp, #36	; 0x24
 80047cc:	bd90      	pop	{r4, r7, pc}
 80047ce:	46c0      	nop			; (mov r8, r8)
 80047d0:	08006b70 	.word	0x08006b70
 80047d4:	20000650 	.word	0x20000650
 80047d8:	48000400 	.word	0x48000400

080047dc <_ZN1V5infraD1Ev>:

infra::~infra() {
 80047dc:	b580      	push	{r7, lr}
 80047de:	b082      	sub	sp, #8
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
 80047e4:	4a03      	ldr	r2, [pc, #12]	; (80047f4 <_ZN1V5infraD1Ev+0x18>)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	601a      	str	r2, [r3, #0]
}
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	0018      	movs	r0, r3
 80047ee:	46bd      	mov	sp, r7
 80047f0:	b002      	add	sp, #8
 80047f2:	bd80      	pop	{r7, pc}
 80047f4:	08006b70 	.word	0x08006b70

080047f8 <_ZN1V5infraD0Ev>:
infra::~infra() {
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b082      	sub	sp, #8
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
}
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	0018      	movs	r0, r3
 8004804:	f7ff ffea 	bl	80047dc <_ZN1V5infraD1Ev>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	0018      	movs	r0, r3
 800480c:	f001 fe1e 	bl	800644c <_ZdlPv>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	0018      	movs	r0, r3
 8004814:	46bd      	mov	sp, r7
 8004816:	b002      	add	sp, #8
 8004818:	bd80      	pop	{r7, pc}

0800481a <_ZN1V5infra16getActiveSensorsEv>:

uint64_t infra::getLineLocation(){
	return active_sensors_bitwise;
}
uint8_t* infra::getActiveSensors() {
 800481a:	b580      	push	{r7, lr}
 800481c:	b082      	sub	sp, #8
 800481e:	af00      	add	r7, sp, #0
 8004820:	6078      	str	r0, [r7, #4]
	return active_sensors;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	3385      	adds	r3, #133	; 0x85
 8004826:	33ff      	adds	r3, #255	; 0xff
}
 8004828:	0018      	movs	r0, r3
 800482a:	46bd      	mov	sp, r7
 800482c:	b002      	add	sp, #8
 800482e:	bd80      	pop	{r7, pc}

08004830 <_ZN1V5infra9serializeEPcPjh>:


void infra::serialize(char* ret , size_t* tx_size , uint8_t mode) {
 8004830:	b580      	push	{r7, lr}
 8004832:	b092      	sub	sp, #72	; 0x48
 8004834:	af00      	add	r7, sp, #0
 8004836:	60f8      	str	r0, [r7, #12]
 8004838:	60b9      	str	r1, [r7, #8]
 800483a:	607a      	str	r2, [r7, #4]
 800483c:	001a      	movs	r2, r3
 800483e:	1cfb      	adds	r3, r7, #3
 8004840:	701a      	strb	r2, [r3, #0]


	char buf [50];
	switch(mode)
 8004842:	1cfb      	adds	r3, r7, #3
 8004844:	781b      	ldrb	r3, [r3, #0]
 8004846:	2b01      	cmp	r3, #1
 8004848:	d071      	beq.n	800492e <_ZN1V5infra9serializeEPcPjh+0xfe>
 800484a:	dc02      	bgt.n	8004852 <_ZN1V5infra9serializeEPcPjh+0x22>
 800484c:	2b00      	cmp	r3, #0
 800484e:	d007      	beq.n	8004860 <_ZN1V5infra9serializeEPcPjh+0x30>
			memcpy( ret , calib_consts_black_front , 40*2);
			memcpy( ret + 40*2 , calib_consts_black_back , 2*24);
			*tx_size = 40*2 + 2*24;
			break;
	}
}
 8004850:	e120      	b.n	8004a94 <_ZN1V5infra9serializeEPcPjh+0x264>
	switch(mode)
 8004852:	2b02      	cmp	r3, #2
 8004854:	d100      	bne.n	8004858 <_ZN1V5infra9serializeEPcPjh+0x28>
 8004856:	e107      	b.n	8004a68 <_ZN1V5infra9serializeEPcPjh+0x238>
 8004858:	2b03      	cmp	r3, #3
 800485a:	d100      	bne.n	800485e <_ZN1V5infra9serializeEPcPjh+0x2e>
 800485c:	e0ee      	b.n	8004a3c <_ZN1V5infra9serializeEPcPjh+0x20c>
}
 800485e:	e119      	b.n	8004a94 <_ZN1V5infra9serializeEPcPjh+0x264>
			memcpy(ret , &linepos_front , sizeof(linepos_front));
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	33d5      	adds	r3, #213	; 0xd5
 8004864:	33ff      	adds	r3, #255	; 0xff
 8004866:	0019      	movs	r1, r3
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	2204      	movs	r2, #4
 800486c:	0018      	movs	r0, r3
 800486e:	f001 ff3b 	bl	80066e8 <memcpy>
			*tx_size += sizeof(linepos_front);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	1d1a      	adds	r2, r3, #4
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	601a      	str	r2, [r3, #0]
			memcpy(ret + *tx_size , &linepos_back , sizeof(linepos_back));
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	68ba      	ldr	r2, [r7, #8]
 8004882:	18d0      	adds	r0, r2, r3
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	33d9      	adds	r3, #217	; 0xd9
 8004888:	33ff      	adds	r3, #255	; 0xff
 800488a:	2204      	movs	r2, #4
 800488c:	0019      	movs	r1, r3
 800488e:	f001 ff2b 	bl	80066e8 <memcpy>
			*tx_size += sizeof(linepos_back);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	1d1a      	adds	r2, r3, #4
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	601a      	str	r2, [r3, #0]
			memcpy(ret + *tx_size, &angle , sizeof(angle));
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	68ba      	ldr	r2, [r7, #8]
 80048a2:	18d0      	adds	r0, r2, r3
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	33dd      	adds	r3, #221	; 0xdd
 80048a8:	33ff      	adds	r3, #255	; 0xff
 80048aa:	2204      	movs	r2, #4
 80048ac:	0019      	movs	r1, r3
 80048ae:	f001 ff1b 	bl	80066e8 <memcpy>
			*tx_size += sizeof(angle);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	1d1a      	adds	r2, r3, #4
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	601a      	str	r2, [r3, #0]
			memcpy(ret + *tx_size, &contiguous_regions_front , sizeof(contiguous_regions_front));
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	68ba      	ldr	r2, [r7, #8]
 80048c2:	18d3      	adds	r3, r2, r3
 80048c4:	68fa      	ldr	r2, [r7, #12]
 80048c6:	32c5      	adds	r2, #197	; 0xc5
 80048c8:	32ff      	adds	r2, #255	; 0xff
 80048ca:	7812      	ldrb	r2, [r2, #0]
 80048cc:	701a      	strb	r2, [r3, #0]
			*tx_size += sizeof(contiguous_regions_front);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	1c5a      	adds	r2, r3, #1
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	601a      	str	r2, [r3, #0]
			memcpy(ret + *tx_size, &contiguous_regions_back , sizeof(contiguous_regions_back));
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	68ba      	ldr	r2, [r7, #8]
 80048de:	18d3      	adds	r3, r2, r3
 80048e0:	68fa      	ldr	r2, [r7, #12]
 80048e2:	32c6      	adds	r2, #198	; 0xc6
 80048e4:	32ff      	adds	r2, #255	; 0xff
 80048e6:	7812      	ldrb	r2, [r2, #0]
 80048e8:	701a      	strb	r2, [r3, #0]
			*tx_size += sizeof(contiguous_regions_back);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	1c5a      	adds	r2, r3, #1
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	601a      	str	r2, [r3, #0]
			memcpy(ret + *tx_size, &num_active_sensors_front , sizeof(num_active_sensors_front));
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	68ba      	ldr	r2, [r7, #8]
 80048fa:	18d3      	adds	r3, r2, r3
 80048fc:	68fa      	ldr	r2, [r7, #12]
 80048fe:	32d1      	adds	r2, #209	; 0xd1
 8004900:	32ff      	adds	r2, #255	; 0xff
 8004902:	7812      	ldrb	r2, [r2, #0]
 8004904:	701a      	strb	r2, [r3, #0]
			*tx_size += sizeof(num_active_sensors_front);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	1c5a      	adds	r2, r3, #1
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	601a      	str	r2, [r3, #0]
			memcpy(ret + *tx_size, &num_active_sensors_back , sizeof(num_active_sensors_back));
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	68ba      	ldr	r2, [r7, #8]
 8004916:	18d3      	adds	r3, r2, r3
 8004918:	68fa      	ldr	r2, [r7, #12]
 800491a:	32d2      	adds	r2, #210	; 0xd2
 800491c:	32ff      	adds	r2, #255	; 0xff
 800491e:	7812      	ldrb	r2, [r2, #0]
 8004920:	701a      	strb	r2, [r3, #0]
			*tx_size += sizeof(num_active_sensors_back);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	1c5a      	adds	r2, r3, #1
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	601a      	str	r2, [r3, #0]
			break;
 800492c:	e0b2      	b.n	8004a94 <_ZN1V5infra9serializeEPcPjh+0x264>
			memcpy(ret , &linepos_front , sizeof(linepos_front));
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	33d5      	adds	r3, #213	; 0xd5
 8004932:	33ff      	adds	r3, #255	; 0xff
 8004934:	0019      	movs	r1, r3
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	2204      	movs	r2, #4
 800493a:	0018      	movs	r0, r3
 800493c:	f001 fed4 	bl	80066e8 <memcpy>
			*tx_size += sizeof(linepos_front);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	1d1a      	adds	r2, r3, #4
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	601a      	str	r2, [r3, #0]
			memcpy(ret + *tx_size , &linepos_back , sizeof(linepos_back));
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	68ba      	ldr	r2, [r7, #8]
 8004950:	18d0      	adds	r0, r2, r3
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	33d9      	adds	r3, #217	; 0xd9
 8004956:	33ff      	adds	r3, #255	; 0xff
 8004958:	2204      	movs	r2, #4
 800495a:	0019      	movs	r1, r3
 800495c:	f001 fec4 	bl	80066e8 <memcpy>
			*tx_size += sizeof(linepos_back);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	1d1a      	adds	r2, r3, #4
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	601a      	str	r2, [r3, #0]
			memcpy(ret + *tx_size, &angle , sizeof(angle));
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	68ba      	ldr	r2, [r7, #8]
 8004970:	18d0      	adds	r0, r2, r3
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	33dd      	adds	r3, #221	; 0xdd
 8004976:	33ff      	adds	r3, #255	; 0xff
 8004978:	2204      	movs	r2, #4
 800497a:	0019      	movs	r1, r3
 800497c:	f001 feb4 	bl	80066e8 <memcpy>
			*tx_size += sizeof(angle);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	1d1a      	adds	r2, r3, #4
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	601a      	str	r2, [r3, #0]
			memcpy(ret + *tx_size, &contiguous_regions_front , sizeof(contiguous_regions_front));
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	68ba      	ldr	r2, [r7, #8]
 8004990:	18d3      	adds	r3, r2, r3
 8004992:	68fa      	ldr	r2, [r7, #12]
 8004994:	32c5      	adds	r2, #197	; 0xc5
 8004996:	32ff      	adds	r2, #255	; 0xff
 8004998:	7812      	ldrb	r2, [r2, #0]
 800499a:	701a      	strb	r2, [r3, #0]
			*tx_size += sizeof(contiguous_regions_front);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	1c5a      	adds	r2, r3, #1
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	601a      	str	r2, [r3, #0]
			memcpy(ret + *tx_size, &contiguous_regions_back , sizeof(contiguous_regions_back));
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	68ba      	ldr	r2, [r7, #8]
 80049ac:	18d3      	adds	r3, r2, r3
 80049ae:	68fa      	ldr	r2, [r7, #12]
 80049b0:	32c6      	adds	r2, #198	; 0xc6
 80049b2:	32ff      	adds	r2, #255	; 0xff
 80049b4:	7812      	ldrb	r2, [r2, #0]
 80049b6:	701a      	strb	r2, [r3, #0]
			*tx_size += sizeof(contiguous_regions_back);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	1c5a      	adds	r2, r3, #1
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	601a      	str	r2, [r3, #0]
			memcpy(ret + *tx_size, &num_active_sensors_front , sizeof(num_active_sensors_front));
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	68ba      	ldr	r2, [r7, #8]
 80049c8:	18d3      	adds	r3, r2, r3
 80049ca:	68fa      	ldr	r2, [r7, #12]
 80049cc:	32d1      	adds	r2, #209	; 0xd1
 80049ce:	32ff      	adds	r2, #255	; 0xff
 80049d0:	7812      	ldrb	r2, [r2, #0]
 80049d2:	701a      	strb	r2, [r3, #0]
			*tx_size += sizeof(num_active_sensors_front);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	1c5a      	adds	r2, r3, #1
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	601a      	str	r2, [r3, #0]
			memcpy(ret + *tx_size, &num_active_sensors_back , sizeof(num_active_sensors_back));
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	68ba      	ldr	r2, [r7, #8]
 80049e4:	18d3      	adds	r3, r2, r3
 80049e6:	68fa      	ldr	r2, [r7, #12]
 80049e8:	32d2      	adds	r2, #210	; 0xd2
 80049ea:	32ff      	adds	r2, #255	; 0xff
 80049ec:	7812      	ldrb	r2, [r2, #0]
 80049ee:	701a      	strb	r2, [r3, #0]
			*tx_size += sizeof(num_active_sensors_back);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	1c5a      	adds	r2, r3, #1
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	601a      	str	r2, [r3, #0]
			memcpy( ret + *tx_size , compensated_adc_front , compensated_adc_front_arraybytesize);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	68ba      	ldr	r2, [r7, #8]
 8004a00:	18d0      	adds	r0, r2, r3
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	3304      	adds	r3, #4
 8004a06:	22a0      	movs	r2, #160	; 0xa0
 8004a08:	0019      	movs	r1, r3
 8004a0a:	f001 fe6d 	bl	80066e8 <memcpy>
			*tx_size += compensated_adc_front_arraybytesize;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	33a0      	adds	r3, #160	; 0xa0
 8004a14:	001a      	movs	r2, r3
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	601a      	str	r2, [r3, #0]
			memcpy( ret + *tx_size , compensated_adc_back , compensated_adc_back_arraybytesize);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	68ba      	ldr	r2, [r7, #8]
 8004a20:	18d0      	adds	r0, r2, r3
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	3354      	adds	r3, #84	; 0x54
 8004a26:	2260      	movs	r2, #96	; 0x60
 8004a28:	0019      	movs	r1, r3
 8004a2a:	f001 fe5d 	bl	80066e8 <memcpy>
			*tx_size += compensated_adc_back_arraybytesize;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	3360      	adds	r3, #96	; 0x60
 8004a34:	001a      	movs	r2, r3
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	601a      	str	r2, [r3, #0]
			break;
 8004a3a:	e02b      	b.n	8004a94 <_ZN1V5infra9serializeEPcPjh+0x264>
			memcpy( ret , calib_consts_white_front , 40*2);
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	3384      	adds	r3, #132	; 0x84
 8004a40:	0019      	movs	r1, r3
 8004a42:	68bb      	ldr	r3, [r7, #8]
 8004a44:	2250      	movs	r2, #80	; 0x50
 8004a46:	0018      	movs	r0, r3
 8004a48:	f001 fe4e 	bl	80066e8 <memcpy>
			memcpy( ret + 40*2 , calib_consts_white_back , 2*24);
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	3350      	adds	r3, #80	; 0x50
 8004a50:	0018      	movs	r0, r3
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	3325      	adds	r3, #37	; 0x25
 8004a56:	33ff      	adds	r3, #255	; 0xff
 8004a58:	2230      	movs	r2, #48	; 0x30
 8004a5a:	0019      	movs	r1, r3
 8004a5c:	f001 fe44 	bl	80066e8 <memcpy>
			*tx_size = 40*2 + 2*24;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2280      	movs	r2, #128	; 0x80
 8004a64:	601a      	str	r2, [r3, #0]
			break;
 8004a66:	e015      	b.n	8004a94 <_ZN1V5infra9serializeEPcPjh+0x264>
			memcpy( ret , calib_consts_black_front , 40*2);
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	33d4      	adds	r3, #212	; 0xd4
 8004a6c:	0019      	movs	r1, r3
 8004a6e:	68bb      	ldr	r3, [r7, #8]
 8004a70:	2250      	movs	r2, #80	; 0x50
 8004a72:	0018      	movs	r0, r3
 8004a74:	f001 fe38 	bl	80066e8 <memcpy>
			memcpy( ret + 40*2 , calib_consts_black_back , 2*24);
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	3350      	adds	r3, #80	; 0x50
 8004a7c:	0018      	movs	r0, r3
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	3355      	adds	r3, #85	; 0x55
 8004a82:	33ff      	adds	r3, #255	; 0xff
 8004a84:	2230      	movs	r2, #48	; 0x30
 8004a86:	0019      	movs	r1, r3
 8004a88:	f001 fe2e 	bl	80066e8 <memcpy>
			*tx_size = 40*2 + 2*24;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2280      	movs	r2, #128	; 0x80
 8004a90:	601a      	str	r2, [r3, #0]
			break;
 8004a92:	46c0      	nop			; (mov r8, r8)
}
 8004a94:	46c0      	nop			; (mov r8, r8)
 8004a96:	46bd      	mov	sp, r7
 8004a98:	b012      	add	sp, #72	; 0x48
 8004a9a:	bd80      	pop	{r7, pc}

08004a9c <_ZN1V5infra9calibrateEh>:


void infra::calibrate( uint8_t blackWhite ) {
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b086      	sub	sp, #24
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
 8004aa4:	000a      	movs	r2, r1
 8004aa6:	1cfb      	adds	r3, r7, #3
 8004aa8:	701a      	strb	r2, [r3, #0]

	for( int i = 0 ; i < 3 ; i++ )	//3db 8-as rekeszen lpkednk vgig
 8004aaa:	2300      	movs	r3, #0
 8004aac:	617b      	str	r3, [r7, #20]
 8004aae:	697b      	ldr	r3, [r7, #20]
 8004ab0:	2b02      	cmp	r3, #2
 8004ab2:	dc2c      	bgt.n	8004b0e <_ZN1V5infra9calibrateEh+0x72>
	{
		if( blackWhite == CALIB_CONST_WHITE )
 8004ab4:	1cfb      	adds	r3, r7, #3
 8004ab6:	781b      	ldrb	r3, [r3, #0]
 8004ab8:	2b02      	cmp	r3, #2
 8004aba:	d112      	bne.n	8004ae2 <_ZN1V5infra9calibrateEh+0x46>
			calib_consts_white_back[ i*8 + selectMux ] = new_raw_adc_values[i];
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	00db      	lsls	r3, r3, #3
 8004ac0:	6879      	ldr	r1, [r7, #4]
 8004ac2:	22e4      	movs	r2, #228	; 0xe4
 8004ac4:	32ff      	adds	r2, #255	; 0xff
 8004ac6:	5c8a      	ldrb	r2, [r1, r2]
 8004ac8:	189b      	adds	r3, r3, r2
 8004aca:	4a2e      	ldr	r2, [pc, #184]	; (8004b84 <_ZN1V5infra9calibrateEh+0xe8>)
 8004acc:	6979      	ldr	r1, [r7, #20]
 8004ace:	0049      	lsls	r1, r1, #1
 8004ad0:	5a89      	ldrh	r1, [r1, r2]
 8004ad2:	687a      	ldr	r2, [r7, #4]
 8004ad4:	3390      	adds	r3, #144	; 0x90
 8004ad6:	005b      	lsls	r3, r3, #1
 8004ad8:	18d3      	adds	r3, r2, r3
 8004ada:	3304      	adds	r3, #4
 8004adc:	1c0a      	adds	r2, r1, #0
 8004ade:	801a      	strh	r2, [r3, #0]
 8004ae0:	e011      	b.n	8004b06 <_ZN1V5infra9calibrateEh+0x6a>
		else
			calib_consts_black_back[ i*8 + selectMux ] = new_raw_adc_values[i];
 8004ae2:	697b      	ldr	r3, [r7, #20]
 8004ae4:	00db      	lsls	r3, r3, #3
 8004ae6:	6879      	ldr	r1, [r7, #4]
 8004ae8:	22e4      	movs	r2, #228	; 0xe4
 8004aea:	32ff      	adds	r2, #255	; 0xff
 8004aec:	5c8a      	ldrb	r2, [r1, r2]
 8004aee:	189b      	adds	r3, r3, r2
 8004af0:	4a24      	ldr	r2, [pc, #144]	; (8004b84 <_ZN1V5infra9calibrateEh+0xe8>)
 8004af2:	6979      	ldr	r1, [r7, #20]
 8004af4:	0049      	lsls	r1, r1, #1
 8004af6:	5a89      	ldrh	r1, [r1, r2]
 8004af8:	687a      	ldr	r2, [r7, #4]
 8004afa:	33a8      	adds	r3, #168	; 0xa8
 8004afc:	005b      	lsls	r3, r3, #1
 8004afe:	18d3      	adds	r3, r2, r3
 8004b00:	3304      	adds	r3, #4
 8004b02:	1c0a      	adds	r2, r1, #0
 8004b04:	801a      	strh	r2, [r3, #0]
	for( int i = 0 ; i < 3 ; i++ )	//3db 8-as rekeszen lpkednk vgig
 8004b06:	697b      	ldr	r3, [r7, #20]
 8004b08:	3301      	adds	r3, #1
 8004b0a:	617b      	str	r3, [r7, #20]
 8004b0c:	e7cf      	b.n	8004aae <_ZN1V5infra9calibrateEh+0x12>
	}

	int i,j;
	for( i = 0 , j = 3 ;  i < 5 ; i++ , j++)	//5db 8-as rekeszen lpkednk vgig
 8004b0e:	2300      	movs	r3, #0
 8004b10:	613b      	str	r3, [r7, #16]
 8004b12:	2303      	movs	r3, #3
 8004b14:	60fb      	str	r3, [r7, #12]
 8004b16:	693b      	ldr	r3, [r7, #16]
 8004b18:	2b04      	cmp	r3, #4
 8004b1a:	dc2f      	bgt.n	8004b7c <_ZN1V5infra9calibrateEh+0xe0>
	{
		if( blackWhite == CALIB_CONST_WHITE )
 8004b1c:	1cfb      	adds	r3, r7, #3
 8004b1e:	781b      	ldrb	r3, [r3, #0]
 8004b20:	2b02      	cmp	r3, #2
 8004b22:	d112      	bne.n	8004b4a <_ZN1V5infra9calibrateEh+0xae>
			calib_consts_white_front[ i*8 + selectMux ] = new_raw_adc_values[j];
 8004b24:	693b      	ldr	r3, [r7, #16]
 8004b26:	00db      	lsls	r3, r3, #3
 8004b28:	6879      	ldr	r1, [r7, #4]
 8004b2a:	22e4      	movs	r2, #228	; 0xe4
 8004b2c:	32ff      	adds	r2, #255	; 0xff
 8004b2e:	5c8a      	ldrb	r2, [r1, r2]
 8004b30:	189b      	adds	r3, r3, r2
 8004b32:	4a14      	ldr	r2, [pc, #80]	; (8004b84 <_ZN1V5infra9calibrateEh+0xe8>)
 8004b34:	68f9      	ldr	r1, [r7, #12]
 8004b36:	0049      	lsls	r1, r1, #1
 8004b38:	5a89      	ldrh	r1, [r1, r2]
 8004b3a:	687a      	ldr	r2, [r7, #4]
 8004b3c:	3340      	adds	r3, #64	; 0x40
 8004b3e:	005b      	lsls	r3, r3, #1
 8004b40:	18d3      	adds	r3, r2, r3
 8004b42:	3304      	adds	r3, #4
 8004b44:	1c0a      	adds	r2, r1, #0
 8004b46:	801a      	strh	r2, [r3, #0]
 8004b48:	e011      	b.n	8004b6e <_ZN1V5infra9calibrateEh+0xd2>
		else
			calib_consts_black_front[ i*8 + selectMux ] = new_raw_adc_values[j];
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	00db      	lsls	r3, r3, #3
 8004b4e:	6879      	ldr	r1, [r7, #4]
 8004b50:	22e4      	movs	r2, #228	; 0xe4
 8004b52:	32ff      	adds	r2, #255	; 0xff
 8004b54:	5c8a      	ldrb	r2, [r1, r2]
 8004b56:	189b      	adds	r3, r3, r2
 8004b58:	4a0a      	ldr	r2, [pc, #40]	; (8004b84 <_ZN1V5infra9calibrateEh+0xe8>)
 8004b5a:	68f9      	ldr	r1, [r7, #12]
 8004b5c:	0049      	lsls	r1, r1, #1
 8004b5e:	5a89      	ldrh	r1, [r1, r2]
 8004b60:	687a      	ldr	r2, [r7, #4]
 8004b62:	3368      	adds	r3, #104	; 0x68
 8004b64:	005b      	lsls	r3, r3, #1
 8004b66:	18d3      	adds	r3, r2, r3
 8004b68:	3304      	adds	r3, #4
 8004b6a:	1c0a      	adds	r2, r1, #0
 8004b6c:	801a      	strh	r2, [r3, #0]
	for( i = 0 , j = 3 ;  i < 5 ; i++ , j++)	//5db 8-as rekeszen lpkednk vgig
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	3301      	adds	r3, #1
 8004b72:	613b      	str	r3, [r7, #16]
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	3301      	adds	r3, #1
 8004b78:	60fb      	str	r3, [r7, #12]
 8004b7a:	e7cc      	b.n	8004b16 <_ZN1V5infra9calibrateEh+0x7a>
	}

}
 8004b7c:	46c0      	nop			; (mov r8, r8)
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	b006      	add	sp, #24
 8004b82:	bd80      	pop	{r7, pc}
 8004b84:	20000650 	.word	0x20000650

08004b88 <_ZN1V5infra6setMuxEh>:

void infra::setMux( uint8_t cycle ) {				//MUX-ok (csatornk) belltsa, hogy j rtket mintavtelezznk.
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b082      	sub	sp, #8
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
 8004b90:	000a      	movs	r2, r1
 8004b92:	1cfb      	adds	r3, r7, #3
 8004b94:	701a      	strb	r2, [r3, #0]
	if( (cycle <= 7) && (cycle >= 0) )
 8004b96:	1cfb      	adds	r3, r7, #3
 8004b98:	781b      	ldrb	r3, [r3, #0]
 8004b9a:	2b07      	cmp	r3, #7
 8004b9c:	dd00      	ble.n	8004ba0 <_ZN1V5infra6setMuxEh+0x18>
 8004b9e:	e0b9      	b.n	8004d14 <_ZN1V5infra6setMuxEh+0x18c>
	{
		selectMux = cycle;
 8004ba0:	687a      	ldr	r2, [r7, #4]
 8004ba2:	1cf9      	adds	r1, r7, #3
 8004ba4:	23e4      	movs	r3, #228	; 0xe4
 8004ba6:	33ff      	adds	r3, #255	; 0xff
 8004ba8:	7809      	ldrb	r1, [r1, #0]
 8004baa:	54d1      	strb	r1, [r2, r3]
		switch(selectMux)
 8004bac:	687a      	ldr	r2, [r7, #4]
 8004bae:	23e4      	movs	r3, #228	; 0xe4
 8004bb0:	33ff      	adds	r3, #255	; 0xff
 8004bb2:	5cd3      	ldrb	r3, [r2, r3]
 8004bb4:	2b07      	cmp	r3, #7
 8004bb6:	d900      	bls.n	8004bba <_ZN1V5infra6setMuxEh+0x32>
 8004bb8:	e0ac      	b.n	8004d14 <_ZN1V5infra6setMuxEh+0x18c>
 8004bba:	009a      	lsls	r2, r3, #2
 8004bbc:	4b57      	ldr	r3, [pc, #348]	; (8004d1c <_ZN1V5infra6setMuxEh+0x194>)
 8004bbe:	18d3      	adds	r3, r2, r3
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	469f      	mov	pc, r3
		{
		case 0:
			HAL_GPIO_WritePin(Select0_GPIO_Port , Select0_Pin , GPIO_PIN_RESET);
 8004bc4:	4b56      	ldr	r3, [pc, #344]	; (8004d20 <_ZN1V5infra6setMuxEh+0x198>)
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	2104      	movs	r1, #4
 8004bca:	0018      	movs	r0, r3
 8004bcc:	f7fd fb58 	bl	8002280 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Select1_GPIO_Port , Select1_Pin , GPIO_PIN_RESET);
 8004bd0:	2380      	movs	r3, #128	; 0x80
 8004bd2:	00db      	lsls	r3, r3, #3
 8004bd4:	4852      	ldr	r0, [pc, #328]	; (8004d20 <_ZN1V5infra6setMuxEh+0x198>)
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	0019      	movs	r1, r3
 8004bda:	f7fd fb51 	bl	8002280 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Select2_GPIO_Port , Select2_Pin , GPIO_PIN_RESET);
 8004bde:	2380      	movs	r3, #128	; 0x80
 8004be0:	011b      	lsls	r3, r3, #4
 8004be2:	484f      	ldr	r0, [pc, #316]	; (8004d20 <_ZN1V5infra6setMuxEh+0x198>)
 8004be4:	2200      	movs	r2, #0
 8004be6:	0019      	movs	r1, r3
 8004be8:	f7fd fb4a 	bl	8002280 <HAL_GPIO_WritePin>
			break;
 8004bec:	e092      	b.n	8004d14 <_ZN1V5infra6setMuxEh+0x18c>
		case 1:
			HAL_GPIO_WritePin(Select0_GPIO_Port , Select0_Pin , GPIO_PIN_SET);
 8004bee:	4b4c      	ldr	r3, [pc, #304]	; (8004d20 <_ZN1V5infra6setMuxEh+0x198>)
 8004bf0:	2201      	movs	r2, #1
 8004bf2:	2104      	movs	r1, #4
 8004bf4:	0018      	movs	r0, r3
 8004bf6:	f7fd fb43 	bl	8002280 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Select1_GPIO_Port , Select1_Pin , GPIO_PIN_RESET);
 8004bfa:	2380      	movs	r3, #128	; 0x80
 8004bfc:	00db      	lsls	r3, r3, #3
 8004bfe:	4848      	ldr	r0, [pc, #288]	; (8004d20 <_ZN1V5infra6setMuxEh+0x198>)
 8004c00:	2200      	movs	r2, #0
 8004c02:	0019      	movs	r1, r3
 8004c04:	f7fd fb3c 	bl	8002280 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Select2_GPIO_Port , Select2_Pin , GPIO_PIN_RESET);
 8004c08:	2380      	movs	r3, #128	; 0x80
 8004c0a:	011b      	lsls	r3, r3, #4
 8004c0c:	4844      	ldr	r0, [pc, #272]	; (8004d20 <_ZN1V5infra6setMuxEh+0x198>)
 8004c0e:	2200      	movs	r2, #0
 8004c10:	0019      	movs	r1, r3
 8004c12:	f7fd fb35 	bl	8002280 <HAL_GPIO_WritePin>
			break;
 8004c16:	e07d      	b.n	8004d14 <_ZN1V5infra6setMuxEh+0x18c>
		case 2:
			HAL_GPIO_WritePin(Select0_GPIO_Port , Select0_Pin , GPIO_PIN_RESET);
 8004c18:	4b41      	ldr	r3, [pc, #260]	; (8004d20 <_ZN1V5infra6setMuxEh+0x198>)
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	2104      	movs	r1, #4
 8004c1e:	0018      	movs	r0, r3
 8004c20:	f7fd fb2e 	bl	8002280 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Select1_GPIO_Port , Select1_Pin , GPIO_PIN_SET);
 8004c24:	2380      	movs	r3, #128	; 0x80
 8004c26:	00db      	lsls	r3, r3, #3
 8004c28:	483d      	ldr	r0, [pc, #244]	; (8004d20 <_ZN1V5infra6setMuxEh+0x198>)
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	0019      	movs	r1, r3
 8004c2e:	f7fd fb27 	bl	8002280 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Select2_GPIO_Port , Select2_Pin , GPIO_PIN_RESET);
 8004c32:	2380      	movs	r3, #128	; 0x80
 8004c34:	011b      	lsls	r3, r3, #4
 8004c36:	483a      	ldr	r0, [pc, #232]	; (8004d20 <_ZN1V5infra6setMuxEh+0x198>)
 8004c38:	2200      	movs	r2, #0
 8004c3a:	0019      	movs	r1, r3
 8004c3c:	f7fd fb20 	bl	8002280 <HAL_GPIO_WritePin>
			break;
 8004c40:	e068      	b.n	8004d14 <_ZN1V5infra6setMuxEh+0x18c>
		case 3:
			HAL_GPIO_WritePin(Select0_GPIO_Port , Select0_Pin , GPIO_PIN_SET);
 8004c42:	4b37      	ldr	r3, [pc, #220]	; (8004d20 <_ZN1V5infra6setMuxEh+0x198>)
 8004c44:	2201      	movs	r2, #1
 8004c46:	2104      	movs	r1, #4
 8004c48:	0018      	movs	r0, r3
 8004c4a:	f7fd fb19 	bl	8002280 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Select1_GPIO_Port , Select1_Pin , GPIO_PIN_SET);
 8004c4e:	2380      	movs	r3, #128	; 0x80
 8004c50:	00db      	lsls	r3, r3, #3
 8004c52:	4833      	ldr	r0, [pc, #204]	; (8004d20 <_ZN1V5infra6setMuxEh+0x198>)
 8004c54:	2201      	movs	r2, #1
 8004c56:	0019      	movs	r1, r3
 8004c58:	f7fd fb12 	bl	8002280 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Select2_GPIO_Port , Select2_Pin , GPIO_PIN_RESET);
 8004c5c:	2380      	movs	r3, #128	; 0x80
 8004c5e:	011b      	lsls	r3, r3, #4
 8004c60:	482f      	ldr	r0, [pc, #188]	; (8004d20 <_ZN1V5infra6setMuxEh+0x198>)
 8004c62:	2200      	movs	r2, #0
 8004c64:	0019      	movs	r1, r3
 8004c66:	f7fd fb0b 	bl	8002280 <HAL_GPIO_WritePin>
			break;
 8004c6a:	e053      	b.n	8004d14 <_ZN1V5infra6setMuxEh+0x18c>
		case 4:
			HAL_GPIO_WritePin(Select0_GPIO_Port , Select0_Pin , GPIO_PIN_RESET);
 8004c6c:	4b2c      	ldr	r3, [pc, #176]	; (8004d20 <_ZN1V5infra6setMuxEh+0x198>)
 8004c6e:	2200      	movs	r2, #0
 8004c70:	2104      	movs	r1, #4
 8004c72:	0018      	movs	r0, r3
 8004c74:	f7fd fb04 	bl	8002280 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Select1_GPIO_Port , Select1_Pin , GPIO_PIN_RESET);
 8004c78:	2380      	movs	r3, #128	; 0x80
 8004c7a:	00db      	lsls	r3, r3, #3
 8004c7c:	4828      	ldr	r0, [pc, #160]	; (8004d20 <_ZN1V5infra6setMuxEh+0x198>)
 8004c7e:	2200      	movs	r2, #0
 8004c80:	0019      	movs	r1, r3
 8004c82:	f7fd fafd 	bl	8002280 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Select2_GPIO_Port , Select2_Pin , GPIO_PIN_SET);
 8004c86:	2380      	movs	r3, #128	; 0x80
 8004c88:	011b      	lsls	r3, r3, #4
 8004c8a:	4825      	ldr	r0, [pc, #148]	; (8004d20 <_ZN1V5infra6setMuxEh+0x198>)
 8004c8c:	2201      	movs	r2, #1
 8004c8e:	0019      	movs	r1, r3
 8004c90:	f7fd faf6 	bl	8002280 <HAL_GPIO_WritePin>
			break;
 8004c94:	e03e      	b.n	8004d14 <_ZN1V5infra6setMuxEh+0x18c>
		case 5:
			HAL_GPIO_WritePin(Select0_GPIO_Port , Select0_Pin , GPIO_PIN_SET);
 8004c96:	4b22      	ldr	r3, [pc, #136]	; (8004d20 <_ZN1V5infra6setMuxEh+0x198>)
 8004c98:	2201      	movs	r2, #1
 8004c9a:	2104      	movs	r1, #4
 8004c9c:	0018      	movs	r0, r3
 8004c9e:	f7fd faef 	bl	8002280 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Select1_GPIO_Port , Select1_Pin , GPIO_PIN_RESET);
 8004ca2:	2380      	movs	r3, #128	; 0x80
 8004ca4:	00db      	lsls	r3, r3, #3
 8004ca6:	481e      	ldr	r0, [pc, #120]	; (8004d20 <_ZN1V5infra6setMuxEh+0x198>)
 8004ca8:	2200      	movs	r2, #0
 8004caa:	0019      	movs	r1, r3
 8004cac:	f7fd fae8 	bl	8002280 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Select2_GPIO_Port , Select2_Pin , GPIO_PIN_SET);
 8004cb0:	2380      	movs	r3, #128	; 0x80
 8004cb2:	011b      	lsls	r3, r3, #4
 8004cb4:	481a      	ldr	r0, [pc, #104]	; (8004d20 <_ZN1V5infra6setMuxEh+0x198>)
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	0019      	movs	r1, r3
 8004cba:	f7fd fae1 	bl	8002280 <HAL_GPIO_WritePin>
			break;
 8004cbe:	e029      	b.n	8004d14 <_ZN1V5infra6setMuxEh+0x18c>
		case 6:
			HAL_GPIO_WritePin(Select0_GPIO_Port , Select0_Pin , GPIO_PIN_RESET);
 8004cc0:	4b17      	ldr	r3, [pc, #92]	; (8004d20 <_ZN1V5infra6setMuxEh+0x198>)
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	2104      	movs	r1, #4
 8004cc6:	0018      	movs	r0, r3
 8004cc8:	f7fd fada 	bl	8002280 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Select1_GPIO_Port , Select1_Pin , GPIO_PIN_SET);
 8004ccc:	2380      	movs	r3, #128	; 0x80
 8004cce:	00db      	lsls	r3, r3, #3
 8004cd0:	4813      	ldr	r0, [pc, #76]	; (8004d20 <_ZN1V5infra6setMuxEh+0x198>)
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	0019      	movs	r1, r3
 8004cd6:	f7fd fad3 	bl	8002280 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Select2_GPIO_Port , Select2_Pin , GPIO_PIN_SET);
 8004cda:	2380      	movs	r3, #128	; 0x80
 8004cdc:	011b      	lsls	r3, r3, #4
 8004cde:	4810      	ldr	r0, [pc, #64]	; (8004d20 <_ZN1V5infra6setMuxEh+0x198>)
 8004ce0:	2201      	movs	r2, #1
 8004ce2:	0019      	movs	r1, r3
 8004ce4:	f7fd facc 	bl	8002280 <HAL_GPIO_WritePin>
			break;
 8004ce8:	e014      	b.n	8004d14 <_ZN1V5infra6setMuxEh+0x18c>
		case 7:
			HAL_GPIO_WritePin(Select0_GPIO_Port , Select0_Pin , GPIO_PIN_SET);
 8004cea:	4b0d      	ldr	r3, [pc, #52]	; (8004d20 <_ZN1V5infra6setMuxEh+0x198>)
 8004cec:	2201      	movs	r2, #1
 8004cee:	2104      	movs	r1, #4
 8004cf0:	0018      	movs	r0, r3
 8004cf2:	f7fd fac5 	bl	8002280 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Select1_GPIO_Port , Select1_Pin , GPIO_PIN_SET);
 8004cf6:	2380      	movs	r3, #128	; 0x80
 8004cf8:	00db      	lsls	r3, r3, #3
 8004cfa:	4809      	ldr	r0, [pc, #36]	; (8004d20 <_ZN1V5infra6setMuxEh+0x198>)
 8004cfc:	2201      	movs	r2, #1
 8004cfe:	0019      	movs	r1, r3
 8004d00:	f7fd fabe 	bl	8002280 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Select2_GPIO_Port , Select2_Pin , GPIO_PIN_SET);
 8004d04:	2380      	movs	r3, #128	; 0x80
 8004d06:	011b      	lsls	r3, r3, #4
 8004d08:	4805      	ldr	r0, [pc, #20]	; (8004d20 <_ZN1V5infra6setMuxEh+0x198>)
 8004d0a:	2201      	movs	r2, #1
 8004d0c:	0019      	movs	r1, r3
 8004d0e:	f7fd fab7 	bl	8002280 <HAL_GPIO_WritePin>
			break;
 8004d12:	46c0      	nop			; (mov r8, r8)
		}
	}

}
 8004d14:	46c0      	nop			; (mov r8, r8)
 8004d16:	46bd      	mov	sp, r7
 8004d18:	b002      	add	sp, #8
 8004d1a:	bd80      	pop	{r7, pc}
 8004d1c:	08006b48 	.word	0x08006b48
 8004d20:	48000400 	.word	0x48000400

08004d24 <_ZN1V5infra8startADCEv>:


void infra::startADC() {			//csatorna belltsa utn szoftveresen elindtjuk az ADC konverzit
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b082      	sub	sp, #8
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
	adc_ready_flag = 0;
 8004d2c:	4b06      	ldr	r3, [pc, #24]	; (8004d48 <_ZN1V5infra8startADCEv+0x24>)
 8004d2e:	2200      	movs	r2, #0
 8004d30:	701a      	strb	r2, [r3, #0]
	HAL_ADC_Start_DMA(&hadc , (uint32_t*)new_raw_adc_values , 8 );		//8 adatot kell bemsolni, a DMA mr be van konfigolva gy hogy flsazvanknt(16bit) helyezze le a kvetkez adatot, mert 16 bites rtkek vannak a tmbben amibe msol.
 8004d32:	4906      	ldr	r1, [pc, #24]	; (8004d4c <_ZN1V5infra8startADCEv+0x28>)
 8004d34:	4b06      	ldr	r3, [pc, #24]	; (8004d50 <_ZN1V5infra8startADCEv+0x2c>)
 8004d36:	2208      	movs	r2, #8
 8004d38:	0018      	movs	r0, r3
 8004d3a:	f7fc faf9 	bl	8001330 <HAL_ADC_Start_DMA>
}
 8004d3e:	46c0      	nop			; (mov r8, r8)
 8004d40:	46bd      	mov	sp, r7
 8004d42:	b002      	add	sp, #8
 8004d44:	bd80      	pop	{r7, pc}
 8004d46:	46c0      	nop			; (mov r8, r8)
 8004d48:	20000978 	.word	0x20000978
 8004d4c:	20000650 	.word	0x20000650
 8004d50:	20000660 	.word	0x20000660

08004d54 <HAL_ADC_ConvCpltCallback>:
	adc_ready_flag = 0;
	HAL_ADC_Start(&hadc1);

}
*/
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b082      	sub	sp, #8
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
	adc_ready_flag = 1;
 8004d5c:	4b03      	ldr	r3, [pc, #12]	; (8004d6c <HAL_ADC_ConvCpltCallback+0x18>)
 8004d5e:	2201      	movs	r2, #1
 8004d60:	701a      	strb	r2, [r3, #0]
}
 8004d62:	46c0      	nop			; (mov r8, r8)
 8004d64:	46bd      	mov	sp, r7
 8004d66:	b002      	add	sp, #8
 8004d68:	bd80      	pop	{r7, pc}
 8004d6a:	46c0      	nop			; (mov r8, r8)
 8004d6c:	20000978 	.word	0x20000978

08004d70 <_ZN1V5infra10compensateEv>:

void infra::compensate() {			//kalibrcis konstansokkal val kompenzls, s az rtkek sztszrsa a megfelel tmbbe.
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b086      	sub	sp, #24
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]

	//jelenleg csak a black-el kompenzl

	int16_t newval = 0;
 8004d78:	230a      	movs	r3, #10
 8004d7a:	18fb      	adds	r3, r7, r3
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	801a      	strh	r2, [r3, #0]
	for( int i = 0 ; i < 3 ; i++ )	//3db 8-as rekeszen lpkednk vgig
 8004d80:	2300      	movs	r3, #0
 8004d82:	617b      	str	r3, [r7, #20]
 8004d84:	697b      	ldr	r3, [r7, #20]
 8004d86:	2b02      	cmp	r3, #2
 8004d88:	dc3f      	bgt.n	8004e0a <_ZN1V5infra10compensateEv+0x9a>
	{
		newval = new_raw_adc_values[i] - calib_consts_black_back[i*8 + selectMux];	//kompenzls a kalibrcis konstansokkal
 8004d8a:	4b46      	ldr	r3, [pc, #280]	; (8004ea4 <_ZN1V5infra10compensateEv+0x134>)
 8004d8c:	697a      	ldr	r2, [r7, #20]
 8004d8e:	0052      	lsls	r2, r2, #1
 8004d90:	5ad2      	ldrh	r2, [r2, r3]
 8004d92:	697b      	ldr	r3, [r7, #20]
 8004d94:	00db      	lsls	r3, r3, #3
 8004d96:	6878      	ldr	r0, [r7, #4]
 8004d98:	21e4      	movs	r1, #228	; 0xe4
 8004d9a:	31ff      	adds	r1, #255	; 0xff
 8004d9c:	5c41      	ldrb	r1, [r0, r1]
 8004d9e:	185b      	adds	r3, r3, r1
 8004da0:	6879      	ldr	r1, [r7, #4]
 8004da2:	33a8      	adds	r3, #168	; 0xa8
 8004da4:	005b      	lsls	r3, r3, #1
 8004da6:	18cb      	adds	r3, r1, r3
 8004da8:	3304      	adds	r3, #4
 8004daa:	881b      	ldrh	r3, [r3, #0]
 8004dac:	1ad3      	subs	r3, r2, r3
 8004dae:	b29a      	uxth	r2, r3
 8004db0:	230a      	movs	r3, #10
 8004db2:	18fb      	adds	r3, r7, r3
 8004db4:	801a      	strh	r2, [r3, #0]
		if( newval < 0 )															//ha tlcsordul a kivons 0-val lesz egyenl
 8004db6:	230a      	movs	r3, #10
 8004db8:	18fb      	adds	r3, r7, r3
 8004dba:	2200      	movs	r2, #0
 8004dbc:	5e9b      	ldrsh	r3, [r3, r2]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	da0e      	bge.n	8004de0 <_ZN1V5infra10compensateEv+0x70>
			compensated_adc_back[ i*8 + selectMux ] = 0;
 8004dc2:	697b      	ldr	r3, [r7, #20]
 8004dc4:	00db      	lsls	r3, r3, #3
 8004dc6:	6879      	ldr	r1, [r7, #4]
 8004dc8:	22e4      	movs	r2, #228	; 0xe4
 8004dca:	32ff      	adds	r2, #255	; 0xff
 8004dcc:	5c8a      	ldrb	r2, [r1, r2]
 8004dce:	189b      	adds	r3, r3, r2
 8004dd0:	687a      	ldr	r2, [r7, #4]
 8004dd2:	3328      	adds	r3, #40	; 0x28
 8004dd4:	005b      	lsls	r3, r3, #1
 8004dd6:	18d3      	adds	r3, r2, r3
 8004dd8:	3304      	adds	r3, #4
 8004dda:	2200      	movs	r2, #0
 8004ddc:	801a      	strh	r2, [r3, #0]
 8004dde:	e010      	b.n	8004e02 <_ZN1V5infra10compensateEv+0x92>
		else
			compensated_adc_back[ i*8 + selectMux ] = newval;
 8004de0:	697b      	ldr	r3, [r7, #20]
 8004de2:	00db      	lsls	r3, r3, #3
 8004de4:	6879      	ldr	r1, [r7, #4]
 8004de6:	22e4      	movs	r2, #228	; 0xe4
 8004de8:	32ff      	adds	r2, #255	; 0xff
 8004dea:	5c8a      	ldrb	r2, [r1, r2]
 8004dec:	189b      	adds	r3, r3, r2
 8004dee:	220a      	movs	r2, #10
 8004df0:	18ba      	adds	r2, r7, r2
 8004df2:	8811      	ldrh	r1, [r2, #0]
 8004df4:	687a      	ldr	r2, [r7, #4]
 8004df6:	3328      	adds	r3, #40	; 0x28
 8004df8:	005b      	lsls	r3, r3, #1
 8004dfa:	18d3      	adds	r3, r2, r3
 8004dfc:	3304      	adds	r3, #4
 8004dfe:	1c0a      	adds	r2, r1, #0
 8004e00:	801a      	strh	r2, [r3, #0]
	for( int i = 0 ; i < 3 ; i++ )	//3db 8-as rekeszen lpkednk vgig
 8004e02:	697b      	ldr	r3, [r7, #20]
 8004e04:	3301      	adds	r3, #1
 8004e06:	617b      	str	r3, [r7, #20]
 8004e08:	e7bc      	b.n	8004d84 <_ZN1V5infra10compensateEv+0x14>
	}

	int i,j;
	for( i = 0 , j = 3 ;  i < 5 ; i++ , j++)	//5db 8-as rekeszen lpkednk vgig
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	613b      	str	r3, [r7, #16]
 8004e0e:	2303      	movs	r3, #3
 8004e10:	60fb      	str	r3, [r7, #12]
 8004e12:	693b      	ldr	r3, [r7, #16]
 8004e14:	2b04      	cmp	r3, #4
 8004e16:	dc40      	bgt.n	8004e9a <_ZN1V5infra10compensateEv+0x12a>
	{
		newval = new_raw_adc_values[j] - calib_consts_black_front[i*8 + selectMux];	//kompenzls a kalibrcis konstansokkal
 8004e18:	4b22      	ldr	r3, [pc, #136]	; (8004ea4 <_ZN1V5infra10compensateEv+0x134>)
 8004e1a:	68fa      	ldr	r2, [r7, #12]
 8004e1c:	0052      	lsls	r2, r2, #1
 8004e1e:	5ad2      	ldrh	r2, [r2, r3]
 8004e20:	693b      	ldr	r3, [r7, #16]
 8004e22:	00db      	lsls	r3, r3, #3
 8004e24:	6878      	ldr	r0, [r7, #4]
 8004e26:	21e4      	movs	r1, #228	; 0xe4
 8004e28:	31ff      	adds	r1, #255	; 0xff
 8004e2a:	5c41      	ldrb	r1, [r0, r1]
 8004e2c:	185b      	adds	r3, r3, r1
 8004e2e:	6879      	ldr	r1, [r7, #4]
 8004e30:	3368      	adds	r3, #104	; 0x68
 8004e32:	005b      	lsls	r3, r3, #1
 8004e34:	18cb      	adds	r3, r1, r3
 8004e36:	3304      	adds	r3, #4
 8004e38:	881b      	ldrh	r3, [r3, #0]
 8004e3a:	1ad3      	subs	r3, r2, r3
 8004e3c:	b29a      	uxth	r2, r3
 8004e3e:	230a      	movs	r3, #10
 8004e40:	18fb      	adds	r3, r7, r3
 8004e42:	801a      	strh	r2, [r3, #0]
		if( newval < 0 )															//ha tlcsordul a kivons 0-val lesz egyenl
 8004e44:	230a      	movs	r3, #10
 8004e46:	18fb      	adds	r3, r7, r3
 8004e48:	2200      	movs	r2, #0
 8004e4a:	5e9b      	ldrsh	r3, [r3, r2]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	da0d      	bge.n	8004e6c <_ZN1V5infra10compensateEv+0xfc>
			compensated_adc_front[ i*8 + selectMux ] = 0;
 8004e50:	693b      	ldr	r3, [r7, #16]
 8004e52:	00db      	lsls	r3, r3, #3
 8004e54:	6879      	ldr	r1, [r7, #4]
 8004e56:	22e4      	movs	r2, #228	; 0xe4
 8004e58:	32ff      	adds	r2, #255	; 0xff
 8004e5a:	5c8a      	ldrb	r2, [r1, r2]
 8004e5c:	189b      	adds	r3, r3, r2
 8004e5e:	687a      	ldr	r2, [r7, #4]
 8004e60:	005b      	lsls	r3, r3, #1
 8004e62:	18d3      	adds	r3, r2, r3
 8004e64:	3304      	adds	r3, #4
 8004e66:	2200      	movs	r2, #0
 8004e68:	801a      	strh	r2, [r3, #0]
 8004e6a:	e00f      	b.n	8004e8c <_ZN1V5infra10compensateEv+0x11c>
		else
			compensated_adc_front[ i*8 + selectMux ] = newval;
 8004e6c:	693b      	ldr	r3, [r7, #16]
 8004e6e:	00db      	lsls	r3, r3, #3
 8004e70:	6879      	ldr	r1, [r7, #4]
 8004e72:	22e4      	movs	r2, #228	; 0xe4
 8004e74:	32ff      	adds	r2, #255	; 0xff
 8004e76:	5c8a      	ldrb	r2, [r1, r2]
 8004e78:	189b      	adds	r3, r3, r2
 8004e7a:	220a      	movs	r2, #10
 8004e7c:	18ba      	adds	r2, r7, r2
 8004e7e:	8811      	ldrh	r1, [r2, #0]
 8004e80:	687a      	ldr	r2, [r7, #4]
 8004e82:	005b      	lsls	r3, r3, #1
 8004e84:	18d3      	adds	r3, r2, r3
 8004e86:	3304      	adds	r3, #4
 8004e88:	1c0a      	adds	r2, r1, #0
 8004e8a:	801a      	strh	r2, [r3, #0]
	for( i = 0 , j = 3 ;  i < 5 ; i++ , j++)	//5db 8-as rekeszen lpkednk vgig
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	3301      	adds	r3, #1
 8004e90:	613b      	str	r3, [r7, #16]
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	3301      	adds	r3, #1
 8004e96:	60fb      	str	r3, [r7, #12]
 8004e98:	e7bb      	b.n	8004e12 <_ZN1V5infra10compensateEv+0xa2>
	}


}
 8004e9a:	46c0      	nop			; (mov r8, r8)
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	b006      	add	sp, #24
 8004ea0:	bd80      	pop	{r7, pc}
 8004ea2:	46c0      	nop			; (mov r8, r8)
 8004ea4:	20000650 	.word	0x20000650

08004ea8 <_ZN1V5infra9calculateEv>:

void infra::calculate() {		//slyozott tlagols
 8004ea8:	b590      	push	{r4, r7, lr}
 8004eaa:	b089      	sub	sp, #36	; 0x24
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]

	uint32_t sum = 0;
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	61fb      	str	r3, [r7, #28]
	uint32_t sum_pos = 0;
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	61bb      	str	r3, [r7, #24]
	active_sensors_bitwise = 0;
 8004eb8:	687a      	ldr	r2, [r7, #4]
 8004eba:	23e4      	movs	r3, #228	; 0xe4
 8004ebc:	005b      	lsls	r3, r3, #1
 8004ebe:	18d2      	adds	r2, r2, r3
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	2400      	movs	r4, #0
 8004ec4:	6013      	str	r3, [r2, #0]
 8004ec6:	6054      	str	r4, [r2, #4]
	num_active_sensors_front = 0;
 8004ec8:	687a      	ldr	r2, [r7, #4]
 8004eca:	23e8      	movs	r3, #232	; 0xe8
 8004ecc:	005b      	lsls	r3, r3, #1
 8004ece:	2100      	movs	r1, #0
 8004ed0:	54d1      	strb	r1, [r2, r3]
	num_active_sensors_back = 0;
 8004ed2:	687a      	ldr	r2, [r7, #4]
 8004ed4:	23d2      	movs	r3, #210	; 0xd2
 8004ed6:	33ff      	adds	r3, #255	; 0xff
 8004ed8:	2100      	movs	r1, #0
 8004eda:	54d1      	strb	r1, [r2, r3]
	for( int i = 0 ; i < 64 ; i++ )
 8004edc:	2300      	movs	r3, #0
 8004ede:	617b      	str	r3, [r7, #20]
 8004ee0:	697b      	ldr	r3, [r7, #20]
 8004ee2:	2b3f      	cmp	r3, #63	; 0x3f
 8004ee4:	dc0b      	bgt.n	8004efe <_ZN1V5infra9calculateEv+0x56>
	{
		active_sensors[i] = 0;
 8004ee6:	6879      	ldr	r1, [r7, #4]
 8004ee8:	23c2      	movs	r3, #194	; 0xc2
 8004eea:	005b      	lsls	r3, r3, #1
 8004eec:	697a      	ldr	r2, [r7, #20]
 8004eee:	188a      	adds	r2, r1, r2
 8004ef0:	18d3      	adds	r3, r2, r3
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	701a      	strb	r2, [r3, #0]
	for( int i = 0 ; i < 64 ; i++ )
 8004ef6:	697b      	ldr	r3, [r7, #20]
 8004ef8:	3301      	adds	r3, #1
 8004efa:	617b      	str	r3, [r7, #20]
 8004efc:	e7f0      	b.n	8004ee0 <_ZN1V5infra9calculateEv+0x38>
	}

	//els szenzorsor szmtsa: slyozzott tlag s kszbzs
	for(int i = 0; i < 40 ; i++)
 8004efe:	2300      	movs	r3, #0
 8004f00:	613b      	str	r3, [r7, #16]
 8004f02:	693b      	ldr	r3, [r7, #16]
 8004f04:	2b27      	cmp	r3, #39	; 0x27
 8004f06:	dc38      	bgt.n	8004f7a <_ZN1V5infra9calculateEv+0xd2>
	{
		if(compensated_adc_front[i] > threshold)		//kszbz
 8004f08:	687a      	ldr	r2, [r7, #4]
 8004f0a:	693b      	ldr	r3, [r7, #16]
 8004f0c:	005b      	lsls	r3, r3, #1
 8004f0e:	18d3      	adds	r3, r2, r3
 8004f10:	3304      	adds	r3, #4
 8004f12:	881b      	ldrh	r3, [r3, #0]
 8004f14:	001a      	movs	r2, r3
 8004f16:	4b73      	ldr	r3, [pc, #460]	; (80050e4 <_ZN1V5infra9calculateEv+0x23c>)
 8004f18:	429a      	cmp	r2, r3
 8004f1a:	dd13      	ble.n	8004f44 <_ZN1V5infra9calculateEv+0x9c>
		{
			num_active_sensors_front ++;
 8004f1c:	687a      	ldr	r2, [r7, #4]
 8004f1e:	23e8      	movs	r3, #232	; 0xe8
 8004f20:	005b      	lsls	r3, r3, #1
 8004f22:	5cd3      	ldrb	r3, [r2, r3]
 8004f24:	3301      	adds	r3, #1
 8004f26:	b2d9      	uxtb	r1, r3
 8004f28:	687a      	ldr	r2, [r7, #4]
 8004f2a:	23e8      	movs	r3, #232	; 0xe8
 8004f2c:	005b      	lsls	r3, r3, #1
 8004f2e:	54d1      	strb	r1, [r2, r3]
			//active_sensors_bitwise |= ( 1 << i );
			active_sensors[40-i-1] = 1;
 8004f30:	693b      	ldr	r3, [r7, #16]
 8004f32:	2227      	movs	r2, #39	; 0x27
 8004f34:	1ad2      	subs	r2, r2, r3
 8004f36:	6879      	ldr	r1, [r7, #4]
 8004f38:	23c2      	movs	r3, #194	; 0xc2
 8004f3a:	005b      	lsls	r3, r3, #1
 8004f3c:	188a      	adds	r2, r1, r2
 8004f3e:	18d3      	adds	r3, r2, r3
 8004f40:	2201      	movs	r2, #1
 8004f42:	701a      	strb	r2, [r3, #0]
		}
		sum += compensated_adc_front[i];			//slyozott tlagol
 8004f44:	687a      	ldr	r2, [r7, #4]
 8004f46:	693b      	ldr	r3, [r7, #16]
 8004f48:	005b      	lsls	r3, r3, #1
 8004f4a:	18d3      	adds	r3, r2, r3
 8004f4c:	3304      	adds	r3, #4
 8004f4e:	881b      	ldrh	r3, [r3, #0]
 8004f50:	001a      	movs	r2, r3
 8004f52:	69fb      	ldr	r3, [r7, #28]
 8004f54:	189b      	adds	r3, r3, r2
 8004f56:	61fb      	str	r3, [r7, #28]
		sum_pos += i * compensated_adc_front[i];
 8004f58:	687a      	ldr	r2, [r7, #4]
 8004f5a:	693b      	ldr	r3, [r7, #16]
 8004f5c:	005b      	lsls	r3, r3, #1
 8004f5e:	18d3      	adds	r3, r2, r3
 8004f60:	3304      	adds	r3, #4
 8004f62:	881b      	ldrh	r3, [r3, #0]
 8004f64:	001a      	movs	r2, r3
 8004f66:	693b      	ldr	r3, [r7, #16]
 8004f68:	4353      	muls	r3, r2
 8004f6a:	001a      	movs	r2, r3
 8004f6c:	69bb      	ldr	r3, [r7, #24]
 8004f6e:	189b      	adds	r3, r3, r2
 8004f70:	61bb      	str	r3, [r7, #24]
	for(int i = 0; i < 40 ; i++)
 8004f72:	693b      	ldr	r3, [r7, #16]
 8004f74:	3301      	adds	r3, #1
 8004f76:	613b      	str	r3, [r7, #16]
 8004f78:	e7c3      	b.n	8004f02 <_ZN1V5infra9calculateEv+0x5a>
	}
	linepos_front = ((float)sum_pos/(float)sum) - middle_of_front_sensorline;	//-1 a tmbindexels miatt kell
 8004f7a:	69b8      	ldr	r0, [r7, #24]
 8004f7c:	f7fb ffd2 	bl	8000f24 <__aeabi_ui2f>
 8004f80:	1c04      	adds	r4, r0, #0
 8004f82:	69f8      	ldr	r0, [r7, #28]
 8004f84:	f7fb ffce 	bl	8000f24 <__aeabi_ui2f>
 8004f88:	1c03      	adds	r3, r0, #0
 8004f8a:	1c19      	adds	r1, r3, #0
 8004f8c:	1c20      	adds	r0, r4, #0
 8004f8e:	f7fb fb1d 	bl	80005cc <__aeabi_fdiv>
 8004f92:	1c03      	adds	r3, r0, #0
 8004f94:	4954      	ldr	r1, [pc, #336]	; (80050e8 <_ZN1V5infra9calculateEv+0x240>)
 8004f96:	1c18      	adds	r0, r3, #0
 8004f98:	f7fb fe28 	bl	8000bec <__aeabi_fsub>
 8004f9c:	1c03      	adds	r3, r0, #0
 8004f9e:	1c19      	adds	r1, r3, #0
 8004fa0:	687a      	ldr	r2, [r7, #4]
 8004fa2:	23ea      	movs	r3, #234	; 0xea
 8004fa4:	005b      	lsls	r3, r3, #1
 8004fa6:	50d1      	str	r1, [r2, r3]

	//hts szenzorsor szmtsa: slyozzott tlag s kszbzs
	sum = 0;
 8004fa8:	2300      	movs	r3, #0
 8004faa:	61fb      	str	r3, [r7, #28]
	sum_pos = 0;
 8004fac:	2300      	movs	r3, #0
 8004fae:	61bb      	str	r3, [r7, #24]
	for(int i = 0; i < 24 ; i++)
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	60fb      	str	r3, [r7, #12]
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	2b17      	cmp	r3, #23
 8004fb8:	dc3b      	bgt.n	8005032 <_ZN1V5infra9calculateEv+0x18a>
	{
		if(compensated_adc_back[i] > threshold)		//kszbz
 8004fba:	687a      	ldr	r2, [r7, #4]
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	3328      	adds	r3, #40	; 0x28
 8004fc0:	005b      	lsls	r3, r3, #1
 8004fc2:	18d3      	adds	r3, r2, r3
 8004fc4:	3304      	adds	r3, #4
 8004fc6:	881b      	ldrh	r3, [r3, #0]
 8004fc8:	001a      	movs	r2, r3
 8004fca:	4b46      	ldr	r3, [pc, #280]	; (80050e4 <_ZN1V5infra9calculateEv+0x23c>)
 8004fcc:	429a      	cmp	r2, r3
 8004fce:	dd13      	ble.n	8004ff8 <_ZN1V5infra9calculateEv+0x150>
		{
			num_active_sensors_back++;
 8004fd0:	687a      	ldr	r2, [r7, #4]
 8004fd2:	23d2      	movs	r3, #210	; 0xd2
 8004fd4:	33ff      	adds	r3, #255	; 0xff
 8004fd6:	5cd3      	ldrb	r3, [r2, r3]
 8004fd8:	3301      	adds	r3, #1
 8004fda:	b2d9      	uxtb	r1, r3
 8004fdc:	687a      	ldr	r2, [r7, #4]
 8004fde:	23d2      	movs	r3, #210	; 0xd2
 8004fe0:	33ff      	adds	r3, #255	; 0xff
 8004fe2:	54d1      	strb	r1, [r2, r3]
			//active_sensors_bitwise |= ( 1 << (i+40));
			active_sensors[40 + 24 - i - 1] = 1;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	223f      	movs	r2, #63	; 0x3f
 8004fe8:	1ad2      	subs	r2, r2, r3
 8004fea:	6879      	ldr	r1, [r7, #4]
 8004fec:	23c2      	movs	r3, #194	; 0xc2
 8004fee:	005b      	lsls	r3, r3, #1
 8004ff0:	188a      	adds	r2, r1, r2
 8004ff2:	18d3      	adds	r3, r2, r3
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	701a      	strb	r2, [r3, #0]
		}
		sum += compensated_adc_back[i];				//slyozott tlagol
 8004ff8:	687a      	ldr	r2, [r7, #4]
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	3328      	adds	r3, #40	; 0x28
 8004ffe:	005b      	lsls	r3, r3, #1
 8005000:	18d3      	adds	r3, r2, r3
 8005002:	3304      	adds	r3, #4
 8005004:	881b      	ldrh	r3, [r3, #0]
 8005006:	001a      	movs	r2, r3
 8005008:	69fb      	ldr	r3, [r7, #28]
 800500a:	189b      	adds	r3, r3, r2
 800500c:	61fb      	str	r3, [r7, #28]
		sum_pos += i * compensated_adc_back[i];
 800500e:	687a      	ldr	r2, [r7, #4]
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	3328      	adds	r3, #40	; 0x28
 8005014:	005b      	lsls	r3, r3, #1
 8005016:	18d3      	adds	r3, r2, r3
 8005018:	3304      	adds	r3, #4
 800501a:	881b      	ldrh	r3, [r3, #0]
 800501c:	001a      	movs	r2, r3
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	4353      	muls	r3, r2
 8005022:	001a      	movs	r2, r3
 8005024:	69bb      	ldr	r3, [r7, #24]
 8005026:	189b      	adds	r3, r3, r2
 8005028:	61bb      	str	r3, [r7, #24]
	for(int i = 0; i < 24 ; i++)
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	3301      	adds	r3, #1
 800502e:	60fb      	str	r3, [r7, #12]
 8005030:	e7c0      	b.n	8004fb4 <_ZN1V5infra9calculateEv+0x10c>
	}
	linepos_back = ((float)sum_pos/(float)sum) - middle_of_back_sensorline;	//-1 a tmbindexels miatt kell
 8005032:	69b8      	ldr	r0, [r7, #24]
 8005034:	f7fb ff76 	bl	8000f24 <__aeabi_ui2f>
 8005038:	1c04      	adds	r4, r0, #0
 800503a:	69f8      	ldr	r0, [r7, #28]
 800503c:	f7fb ff72 	bl	8000f24 <__aeabi_ui2f>
 8005040:	1c03      	adds	r3, r0, #0
 8005042:	1c19      	adds	r1, r3, #0
 8005044:	1c20      	adds	r0, r4, #0
 8005046:	f7fb fac1 	bl	80005cc <__aeabi_fdiv>
 800504a:	1c03      	adds	r3, r0, #0
 800504c:	4927      	ldr	r1, [pc, #156]	; (80050ec <_ZN1V5infra9calculateEv+0x244>)
 800504e:	1c18      	adds	r0, r3, #0
 8005050:	f7fb fdcc 	bl	8000bec <__aeabi_fsub>
 8005054:	1c03      	adds	r3, r0, #0
 8005056:	1c19      	adds	r1, r3, #0
 8005058:	687a      	ldr	r2, [r7, #4]
 800505a:	23ec      	movs	r3, #236	; 0xec
 800505c:	005b      	lsls	r3, r3, #1
 800505e:	50d1      	str	r1, [r2, r3]

	//orientci s irny szmtsa
	angle = atan(sensor_dist_diff/(abs(linepos_front-linepos_back)));				//ezt gyorstani kne
 8005060:	687a      	ldr	r2, [r7, #4]
 8005062:	23ea      	movs	r3, #234	; 0xea
 8005064:	005b      	lsls	r3, r3, #1
 8005066:	58d0      	ldr	r0, [r2, r3]
 8005068:	687a      	ldr	r2, [r7, #4]
 800506a:	23ec      	movs	r3, #236	; 0xec
 800506c:	005b      	lsls	r3, r3, #1
 800506e:	58d3      	ldr	r3, [r2, r3]
 8005070:	1c19      	adds	r1, r3, #0
 8005072:	f7fb fdbb 	bl	8000bec <__aeabi_fsub>
 8005076:	1c03      	adds	r3, r0, #0
 8005078:	1c18      	adds	r0, r3, #0
 800507a:	f7ff faff 	bl	800467c <_ZSt3absf>
 800507e:	1c03      	adds	r3, r0, #0
 8005080:	1c19      	adds	r1, r3, #0
 8005082:	481b      	ldr	r0, [pc, #108]	; (80050f0 <_ZN1V5infra9calculateEv+0x248>)
 8005084:	f7fb faa2 	bl	80005cc <__aeabi_fdiv>
 8005088:	1c03      	adds	r3, r0, #0
 800508a:	1c18      	adds	r0, r3, #0
 800508c:	f7ff fb01 	bl	8004692 <_ZSt4atanf>
 8005090:	1c01      	adds	r1, r0, #0
 8005092:	687a      	ldr	r2, [r7, #4]
 8005094:	23ee      	movs	r3, #238	; 0xee
 8005096:	005b      	lsls	r3, r3, #1
 8005098:	50d1      	str	r1, [r2, r3]

	if( linepos_front-linepos_back > 0 )
 800509a:	687a      	ldr	r2, [r7, #4]
 800509c:	23ea      	movs	r3, #234	; 0xea
 800509e:	005b      	lsls	r3, r3, #1
 80050a0:	58d0      	ldr	r0, [r2, r3]
 80050a2:	687a      	ldr	r2, [r7, #4]
 80050a4:	23ec      	movs	r3, #236	; 0xec
 80050a6:	005b      	lsls	r3, r3, #1
 80050a8:	58d3      	ldr	r3, [r2, r3]
 80050aa:	1c19      	adds	r1, r3, #0
 80050ac:	f7fb fd9e 	bl	8000bec <__aeabi_fsub>
 80050b0:	1c03      	adds	r3, r0, #0
 80050b2:	2100      	movs	r1, #0
 80050b4:	1c18      	adds	r0, r3, #0
 80050b6:	f7fb f8e3 	bl	8000280 <__aeabi_fcmpgt>
 80050ba:	1e03      	subs	r3, r0, #0
 80050bc:	d005      	beq.n	80050ca <_ZN1V5infra9calculateEv+0x222>
		angle_dir = left;
 80050be:	687a      	ldr	r2, [r7, #4]
 80050c0:	23f0      	movs	r3, #240	; 0xf0
 80050c2:	005b      	lsls	r3, r3, #1
 80050c4:	2100      	movs	r1, #0
 80050c6:	54d1      	strb	r1, [r2, r3]
 80050c8:	e004      	b.n	80050d4 <_ZN1V5infra9calculateEv+0x22c>
	else
		angle_dir = right;
 80050ca:	687a      	ldr	r2, [r7, #4]
 80050cc:	23f0      	movs	r3, #240	; 0xf0
 80050ce:	005b      	lsls	r3, r3, #1
 80050d0:	2101      	movs	r1, #1
 80050d2:	54d1      	strb	r1, [r2, r3]


	count_contigous();
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	0018      	movs	r0, r3
 80050d8:	f000 f80c 	bl	80050f4 <_ZN1V5infra15count_contigousEv>
}
 80050dc:	46c0      	nop			; (mov r8, r8)
 80050de:	46bd      	mov	sp, r7
 80050e0:	b009      	add	sp, #36	; 0x24
 80050e2:	bd90      	pop	{r4, r7, pc}
 80050e4:	000005dc 	.word	0x000005dc
 80050e8:	419c0000 	.word	0x419c0000
 80050ec:	41380000 	.word	0x41380000
 80050f0:	41200000 	.word	0x41200000

080050f4 <_ZN1V5infra15count_contigousEv>:

void infra::count_contigous() {
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b086      	sub	sp, #24
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
	uint8_t cntr = 0;			//szamolja az egymas melletti infrak szamat
 80050fc:	2317      	movs	r3, #23
 80050fe:	18fb      	adds	r3, r7, r3
 8005100:	2200      	movs	r2, #0
 8005102:	701a      	strb	r2, [r3, #0]
	contiguous_regions_back = 0;
 8005104:	687a      	ldr	r2, [r7, #4]
 8005106:	23c6      	movs	r3, #198	; 0xc6
 8005108:	33ff      	adds	r3, #255	; 0xff
 800510a:	2100      	movs	r1, #0
 800510c:	54d1      	strb	r1, [r2, r3]
	contiguous_regions_front = 0;
 800510e:	687a      	ldr	r2, [r7, #4]
 8005110:	23e2      	movs	r3, #226	; 0xe2
 8005112:	005b      	lsls	r3, r3, #1
 8005114:	2100      	movs	r1, #0
 8005116:	54d1      	strb	r1, [r2, r3]
	for(int i = 0 ; i < 24; i++)
 8005118:	2300      	movs	r3, #0
 800511a:	613b      	str	r3, [r7, #16]
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	2b17      	cmp	r3, #23
 8005120:	dc2e      	bgt.n	8005180 <_ZN1V5infra15count_contigousEv+0x8c>
	{
		if( compensated_adc_back[i] > threshold )	//ha aktiv az adott infra
 8005122:	687a      	ldr	r2, [r7, #4]
 8005124:	693b      	ldr	r3, [r7, #16]
 8005126:	3328      	adds	r3, #40	; 0x28
 8005128:	005b      	lsls	r3, r3, #1
 800512a:	18d3      	adds	r3, r2, r3
 800512c:	3304      	adds	r3, #4
 800512e:	881b      	ldrh	r3, [r3, #0]
 8005130:	001a      	movs	r2, r3
 8005132:	4b40      	ldr	r3, [pc, #256]	; (8005234 <_ZN1V5infra15count_contigousEv+0x140>)
 8005134:	429a      	cmp	r2, r3
 8005136:	dd07      	ble.n	8005148 <_ZN1V5infra15count_contigousEv+0x54>
		{
			cntr++;
 8005138:	2317      	movs	r3, #23
 800513a:	18fb      	adds	r3, r7, r3
 800513c:	781a      	ldrb	r2, [r3, #0]
 800513e:	2317      	movs	r3, #23
 8005140:	18fb      	adds	r3, r7, r3
 8005142:	3201      	adds	r2, #1
 8005144:	701a      	strb	r2, [r3, #0]
 8005146:	e017      	b.n	8005178 <_ZN1V5infra15count_contigousEv+0x84>
		}
		else	//ha inaktiv, akkor vegeszakadt egy egybefuggo regionak, vagyis akkor noveljuk egyel az egybefuggo aktiv regiok szamat
		{
			if( cntr != 0 )
 8005148:	2317      	movs	r3, #23
 800514a:	18fb      	adds	r3, r7, r3
 800514c:	781b      	ldrb	r3, [r3, #0]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d00e      	beq.n	8005170 <_ZN1V5infra15count_contigousEv+0x7c>
			{
				contiguous_regions_back++;
 8005152:	687a      	ldr	r2, [r7, #4]
 8005154:	23c6      	movs	r3, #198	; 0xc6
 8005156:	33ff      	adds	r3, #255	; 0xff
 8005158:	5cd3      	ldrb	r3, [r2, r3]
 800515a:	3301      	adds	r3, #1
 800515c:	b2d9      	uxtb	r1, r3
 800515e:	687a      	ldr	r2, [r7, #4]
 8005160:	23c6      	movs	r3, #198	; 0xc6
 8005162:	33ff      	adds	r3, #255	; 0xff
 8005164:	54d1      	strb	r1, [r2, r3]
				cntr = 0;
 8005166:	2317      	movs	r3, #23
 8005168:	18fb      	adds	r3, r7, r3
 800516a:	2200      	movs	r2, #0
 800516c:	701a      	strb	r2, [r3, #0]
 800516e:	e003      	b.n	8005178 <_ZN1V5infra15count_contigousEv+0x84>
			}
			else
			{
				cntr = 0;
 8005170:	2317      	movs	r3, #23
 8005172:	18fb      	adds	r3, r7, r3
 8005174:	2200      	movs	r2, #0
 8005176:	701a      	strb	r2, [r3, #0]
	for(int i = 0 ; i < 24; i++)
 8005178:	693b      	ldr	r3, [r7, #16]
 800517a:	3301      	adds	r3, #1
 800517c:	613b      	str	r3, [r7, #16]
 800517e:	e7cd      	b.n	800511c <_ZN1V5infra15count_contigousEv+0x28>
			}
		}
	}
	if(cntr != 0)	//ha regio van a vonalszenzor szelen nem lenne jo az algoritmus mert csak 24ig meg a ciklus, ezert megint le kell tesztelni
 8005180:	2317      	movs	r3, #23
 8005182:	18fb      	adds	r3, r7, r3
 8005184:	781b      	ldrb	r3, [r3, #0]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d00d      	beq.n	80051a6 <_ZN1V5infra15count_contigousEv+0xb2>
	{
		contiguous_regions_back++;
 800518a:	687a      	ldr	r2, [r7, #4]
 800518c:	23c6      	movs	r3, #198	; 0xc6
 800518e:	33ff      	adds	r3, #255	; 0xff
 8005190:	5cd3      	ldrb	r3, [r2, r3]
 8005192:	3301      	adds	r3, #1
 8005194:	b2d9      	uxtb	r1, r3
 8005196:	687a      	ldr	r2, [r7, #4]
 8005198:	23c6      	movs	r3, #198	; 0xc6
 800519a:	33ff      	adds	r3, #255	; 0xff
 800519c:	54d1      	strb	r1, [r2, r3]
		cntr = 0;
 800519e:	2317      	movs	r3, #23
 80051a0:	18fb      	adds	r3, r7, r3
 80051a2:	2200      	movs	r2, #0
 80051a4:	701a      	strb	r2, [r3, #0]
	}

	for(int i = 0 ; i < 40; i++)
 80051a6:	2300      	movs	r3, #0
 80051a8:	60fb      	str	r3, [r7, #12]
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	2b27      	cmp	r3, #39	; 0x27
 80051ae:	dc2d      	bgt.n	800520c <_ZN1V5infra15count_contigousEv+0x118>
	{
		if( compensated_adc_front[i] > threshold )
 80051b0:	687a      	ldr	r2, [r7, #4]
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	005b      	lsls	r3, r3, #1
 80051b6:	18d3      	adds	r3, r2, r3
 80051b8:	3304      	adds	r3, #4
 80051ba:	881b      	ldrh	r3, [r3, #0]
 80051bc:	001a      	movs	r2, r3
 80051be:	4b1d      	ldr	r3, [pc, #116]	; (8005234 <_ZN1V5infra15count_contigousEv+0x140>)
 80051c0:	429a      	cmp	r2, r3
 80051c2:	dd07      	ble.n	80051d4 <_ZN1V5infra15count_contigousEv+0xe0>
		{
			cntr++;
 80051c4:	2317      	movs	r3, #23
 80051c6:	18fb      	adds	r3, r7, r3
 80051c8:	781a      	ldrb	r2, [r3, #0]
 80051ca:	2317      	movs	r3, #23
 80051cc:	18fb      	adds	r3, r7, r3
 80051ce:	3201      	adds	r2, #1
 80051d0:	701a      	strb	r2, [r3, #0]
 80051d2:	e017      	b.n	8005204 <_ZN1V5infra15count_contigousEv+0x110>
		}
		else
		{
			if( cntr != 0 )
 80051d4:	2317      	movs	r3, #23
 80051d6:	18fb      	adds	r3, r7, r3
 80051d8:	781b      	ldrb	r3, [r3, #0]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d00e      	beq.n	80051fc <_ZN1V5infra15count_contigousEv+0x108>
			{
				contiguous_regions_front++;
 80051de:	687a      	ldr	r2, [r7, #4]
 80051e0:	23e2      	movs	r3, #226	; 0xe2
 80051e2:	005b      	lsls	r3, r3, #1
 80051e4:	5cd3      	ldrb	r3, [r2, r3]
 80051e6:	3301      	adds	r3, #1
 80051e8:	b2d9      	uxtb	r1, r3
 80051ea:	687a      	ldr	r2, [r7, #4]
 80051ec:	23e2      	movs	r3, #226	; 0xe2
 80051ee:	005b      	lsls	r3, r3, #1
 80051f0:	54d1      	strb	r1, [r2, r3]
				cntr = 0;
 80051f2:	2317      	movs	r3, #23
 80051f4:	18fb      	adds	r3, r7, r3
 80051f6:	2200      	movs	r2, #0
 80051f8:	701a      	strb	r2, [r3, #0]
 80051fa:	e003      	b.n	8005204 <_ZN1V5infra15count_contigousEv+0x110>
			}
			else
			{
				cntr = 0;
 80051fc:	2317      	movs	r3, #23
 80051fe:	18fb      	adds	r3, r7, r3
 8005200:	2200      	movs	r2, #0
 8005202:	701a      	strb	r2, [r3, #0]
	for(int i = 0 ; i < 40; i++)
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	3301      	adds	r3, #1
 8005208:	60fb      	str	r3, [r7, #12]
 800520a:	e7ce      	b.n	80051aa <_ZN1V5infra15count_contigousEv+0xb6>
			}
		}
	}
	if(cntr != 0)	//ha regio van a vonalszenzor szelen nem lenne jo az algoritmus mert csak 24ig meg a ciklus, ezert megint le kell tesztelni
 800520c:	2317      	movs	r3, #23
 800520e:	18fb      	adds	r3, r7, r3
 8005210:	781b      	ldrb	r3, [r3, #0]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d009      	beq.n	800522a <_ZN1V5infra15count_contigousEv+0x136>
	{
		contiguous_regions_front++;
 8005216:	687a      	ldr	r2, [r7, #4]
 8005218:	23e2      	movs	r3, #226	; 0xe2
 800521a:	005b      	lsls	r3, r3, #1
 800521c:	5cd3      	ldrb	r3, [r2, r3]
 800521e:	3301      	adds	r3, #1
 8005220:	b2d9      	uxtb	r1, r3
 8005222:	687a      	ldr	r2, [r7, #4]
 8005224:	23e2      	movs	r3, #226	; 0xe2
 8005226:	005b      	lsls	r3, r3, #1
 8005228:	54d1      	strb	r1, [r2, r3]
	}
}
 800522a:	46c0      	nop			; (mov r8, r8)
 800522c:	46bd      	mov	sp, r7
 800522e:	b006      	add	sp, #24
 8005230:	bd80      	pop	{r7, pc}
 8005232:	46c0      	nop			; (mov r8, r8)
 8005234:	000005dc 	.word	0x000005dc

08005238 <_ZN1V14FeedbackDriverC1ERNS_5infraE>:
	infra& infra_ref;
	uint8_t brightness;
	float vonalpoz;
	int asd;
public:
	FeedbackDriver(V::infra& infra): infra_ref(infra) {};
 8005238:	b580      	push	{r7, lr}
 800523a:	b082      	sub	sp, #8
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
 8005240:	6039      	str	r1, [r7, #0]
 8005242:	4a05      	ldr	r2, [pc, #20]	; (8005258 <_ZN1V14FeedbackDriverC1ERNS_5infraE+0x20>)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	601a      	str	r2, [r3, #0]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	683a      	ldr	r2, [r7, #0]
 800524c:	605a      	str	r2, [r3, #4]
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	0018      	movs	r0, r3
 8005252:	46bd      	mov	sp, r7
 8005254:	b002      	add	sp, #8
 8005256:	bd80      	pop	{r7, pc}
 8005258:	08006b00 	.word	0x08006b00

0800525c <_ZN1V7SPIMainC1ERNS_5infraE>:
class SPIMain{
private:
	V::infra& infra_ref;
	char TX_data [TX_BUFSIZE];
public:
	SPIMain(V::infra& infra): infra_ref(infra) {};
 800525c:	b580      	push	{r7, lr}
 800525e:	b082      	sub	sp, #8
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
 8005264:	6039      	str	r1, [r7, #0]
 8005266:	4a05      	ldr	r2, [pc, #20]	; (800527c <_ZN1V7SPIMainC1ERNS_5infraE+0x20>)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	601a      	str	r2, [r3, #0]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	683a      	ldr	r2, [r7, #0]
 8005270:	605a      	str	r2, [r3, #4]
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	0018      	movs	r0, r3
 8005276:	46bd      	mov	sp, r7
 8005278:	b002      	add	sp, #8
 800527a:	bd80      	pop	{r7, pc}
 800527c:	08006b10 	.word	0x08006b10

08005280 <main>:
/* USER CODE BEGIN 0 */

/* USER CODE END 0 */

int main(void)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	4fe4      	ldr	r7, [pc, #912]	; (8005614 <main+0x394>)
 8005284:	44bd      	add	sp, r7
 8005286:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8005288:	f7fb feb0 	bl	8000fec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800528c:	f000 fa16 	bl	80056bc <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005290:	f000 fca2 	bl	8005bd8 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8005294:	f000 fc72 	bl	8005b7c <_ZL11MX_DMA_Initv>
  MX_ADC_Init();
 8005298:	f000 fa9e 	bl	80057d8 <_ZL11MX_ADC_Initv>
  MX_SPI1_Init();
 800529c:	f000 fb9c 	bl	80059d8 <_ZL12MX_SPI1_Initv>
  MX_SPI2_Init();
 80052a0:	f000 fbe6 	bl	8005a70 <_ZL12MX_SPI2_Initv>
  //MX_TIM1_Init();
  MX_TIM6_Init();
 80052a4:	f000 fc2a 	bl	8005afc <_ZL12MX_TIM6_Initv>


  /* USER CODE BEGIN 2 */

  infra infra;
 80052a8:	23ac      	movs	r3, #172	; 0xac
 80052aa:	005b      	lsls	r3, r3, #1
 80052ac:	18fb      	adds	r3, r7, r3
 80052ae:	0018      	movs	r0, r3
 80052b0:	f7ff f9fc 	bl	80046ac <_ZN1V5infraC1Ev>
  SPI_infra spi_infra;
 80052b4:	23a6      	movs	r3, #166	; 0xa6
 80052b6:	005b      	lsls	r3, r3, #1
 80052b8:	18fb      	adds	r3, r7, r3
 80052ba:	0018      	movs	r0, r3
 80052bc:	f7ff f924 	bl	8004508 <_ZN9SPI_infraC1Ev>
  SPIMain SPIMain(infra);
 80052c0:	23ac      	movs	r3, #172	; 0xac
 80052c2:	005b      	lsls	r3, r3, #1
 80052c4:	18fa      	adds	r2, r7, r3
 80052c6:	2318      	movs	r3, #24
 80052c8:	18fb      	adds	r3, r7, r3
 80052ca:	0011      	movs	r1, r2
 80052cc:	0018      	movs	r0, r3
 80052ce:	f7ff ffc5 	bl	800525c <_ZN1V7SPIMainC1ERNS_5infraE>
  FeedbackDriver pinkleds(infra);
 80052d2:	23ac      	movs	r3, #172	; 0xac
 80052d4:	005b      	lsls	r3, r3, #1
 80052d6:	18fa      	adds	r2, r7, r3
 80052d8:	1d3b      	adds	r3, r7, #4
 80052da:	0011      	movs	r1, r2
 80052dc:	0018      	movs	r0, r3
 80052de:	f7ff ffab 	bl	8005238 <_ZN1V14FeedbackDriverC1ERNS_5infraE>
  /* USER CODE END WHILE */
  /* USER CODE BEGIN 3 */

  //kalibrci

  for( int j = 0 ;  j < 8 ; j++ )
 80052e2:	2300      	movs	r3, #0
 80052e4:	22d3      	movs	r2, #211	; 0xd3
 80052e6:	0092      	lsls	r2, r2, #2
 80052e8:	18ba      	adds	r2, r7, r2
 80052ea:	6013      	str	r3, [r2, #0]
 80052ec:	23d3      	movs	r3, #211	; 0xd3
 80052ee:	009b      	lsls	r3, r3, #2
 80052f0:	18fb      	adds	r3, r7, r3
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	2b07      	cmp	r3, #7
 80052f6:	dc3a      	bgt.n	800536e <main+0xee>
  {
	  spi_infra.send(j);
 80052f8:	23d3      	movs	r3, #211	; 0xd3
 80052fa:	009b      	lsls	r3, r3, #2
 80052fc:	18fb      	adds	r3, r7, r3
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	b2da      	uxtb	r2, r3
 8005302:	23a6      	movs	r3, #166	; 0xa6
 8005304:	005b      	lsls	r3, r3, #1
 8005306:	18fb      	adds	r3, r7, r3
 8005308:	0011      	movs	r1, r2
 800530a:	0018      	movs	r0, r3
 800530c:	f7ff f93a 	bl	8004584 <_ZN9SPI_infra4sendEh>
	  infra.setMux(j);
 8005310:	23d3      	movs	r3, #211	; 0xd3
 8005312:	009b      	lsls	r3, r3, #2
 8005314:	18fb      	adds	r3, r7, r3
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	b2da      	uxtb	r2, r3
 800531a:	23ac      	movs	r3, #172	; 0xac
 800531c:	005b      	lsls	r3, r3, #1
 800531e:	18fb      	adds	r3, r7, r3
 8005320:	0011      	movs	r1, r2
 8005322:	0018      	movs	r0, r3
 8005324:	f7ff fc30 	bl	8004b88 <_ZN1V5infra6setMuxEh>
	  HAL_Delay(1);			//amig fellednek a fototranyk
 8005328:	2001      	movs	r0, #1
 800532a:	f7fb fea5 	bl	8001078 <HAL_Delay>
	  infra.startADC();
 800532e:	23ac      	movs	r3, #172	; 0xac
 8005330:	005b      	lsls	r3, r3, #1
 8005332:	18fb      	adds	r3, r7, r3
 8005334:	0018      	movs	r0, r3
 8005336:	f7ff fcf5 	bl	8004d24 <_ZN1V5infra8startADCEv>
	  while(adc_ready_flag == 0);
 800533a:	4bb7      	ldr	r3, [pc, #732]	; (8005618 <main+0x398>)
 800533c:	781b      	ldrb	r3, [r3, #0]
 800533e:	b2db      	uxtb	r3, r3
 8005340:	425a      	negs	r2, r3
 8005342:	4153      	adcs	r3, r2
 8005344:	b2db      	uxtb	r3, r3
 8005346:	2b00      	cmp	r3, #0
 8005348:	d000      	beq.n	800534c <main+0xcc>
 800534a:	e7f6      	b.n	800533a <main+0xba>
	  infra.calibrate( CALIB_CONST_BLACK );
 800534c:	23ac      	movs	r3, #172	; 0xac
 800534e:	005b      	lsls	r3, r3, #1
 8005350:	18fb      	adds	r3, r7, r3
 8005352:	2103      	movs	r1, #3
 8005354:	0018      	movs	r0, r3
 8005356:	f7ff fba1 	bl	8004a9c <_ZN1V5infra9calibrateEh>
  for( int j = 0 ;  j < 8 ; j++ )
 800535a:	23d3      	movs	r3, #211	; 0xd3
 800535c:	009b      	lsls	r3, r3, #2
 800535e:	18fb      	adds	r3, r7, r3
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	3301      	adds	r3, #1
 8005364:	22d3      	movs	r2, #211	; 0xd3
 8005366:	0092      	lsls	r2, r2, #2
 8005368:	18ba      	adds	r2, r7, r2
 800536a:	6013      	str	r3, [r2, #0]
 800536c:	e7be      	b.n	80052ec <main+0x6c>



	  //kommunikcira vlaszolo kod

	  SPIMain.listen();
 800536e:	2318      	movs	r3, #24
 8005370:	18fb      	adds	r3, r7, r3
 8005372:	0018      	movs	r0, r3
 8005374:	f7ff f850 	bl	8004418 <_ZN1V7SPIMain6listenEv>
	  if( data_requested_mainboard_flag ==  1)
 8005378:	4ba8      	ldr	r3, [pc, #672]	; (800561c <main+0x39c>)
 800537a:	781b      	ldrb	r3, [r3, #0]
 800537c:	b2db      	uxtb	r3, r3
 800537e:	3b01      	subs	r3, #1
 8005380:	425a      	negs	r2, r3
 8005382:	4153      	adcs	r3, r2
 8005384:	b2db      	uxtb	r3, r3
 8005386:	2b00      	cmp	r3, #0
 8005388:	d100      	bne.n	800538c <main+0x10c>
 800538a:	e091      	b.n	80054b0 <main+0x230>
	  {
		  for( int j = 0 ;  j < 8 ; j++ )
 800538c:	2300      	movs	r3, #0
 800538e:	22d2      	movs	r2, #210	; 0xd2
 8005390:	0092      	lsls	r2, r2, #2
 8005392:	18ba      	adds	r2, r7, r2
 8005394:	6013      	str	r3, [r2, #0]
 8005396:	23d2      	movs	r3, #210	; 0xd2
 8005398:	009b      	lsls	r3, r3, #2
 800539a:	18fb      	adds	r3, r7, r3
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	2b07      	cmp	r3, #7
 80053a0:	dc47      	bgt.n	8005432 <main+0x1b2>
		  {
			  spi_infra.send(j);
 80053a2:	23d2      	movs	r3, #210	; 0xd2
 80053a4:	009b      	lsls	r3, r3, #2
 80053a6:	18fb      	adds	r3, r7, r3
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	b2da      	uxtb	r2, r3
 80053ac:	23a6      	movs	r3, #166	; 0xa6
 80053ae:	005b      	lsls	r3, r3, #1
 80053b0:	18fb      	adds	r3, r7, r3
 80053b2:	0011      	movs	r1, r2
 80053b4:	0018      	movs	r0, r3
 80053b6:	f7ff f8e5 	bl	8004584 <_ZN9SPI_infra4sendEh>
			  infra.setMux(j);
 80053ba:	23d2      	movs	r3, #210	; 0xd2
 80053bc:	009b      	lsls	r3, r3, #2
 80053be:	18fb      	adds	r3, r7, r3
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	b2da      	uxtb	r2, r3
 80053c4:	23ac      	movs	r3, #172	; 0xac
 80053c6:	005b      	lsls	r3, r3, #1
 80053c8:	18fb      	adds	r3, r7, r3
 80053ca:	0011      	movs	r1, r2
 80053cc:	0018      	movs	r0, r3
 80053ce:	f7ff fbdb 	bl	8004b88 <_ZN1V5infra6setMuxEh>
			  HAL_TIM_Base_Start_IT(&htim6);	//amig fellednek a fototranyk
 80053d2:	4b93      	ldr	r3, [pc, #588]	; (8005620 <main+0x3a0>)
 80053d4:	0018      	movs	r0, r3
 80053d6:	f7fe fb0b 	bl	80039f0 <HAL_TIM_Base_Start_IT>
			  while(infraleds_response_delay_flag != 1);
 80053da:	4b92      	ldr	r3, [pc, #584]	; (8005624 <main+0x3a4>)
 80053dc:	781b      	ldrb	r3, [r3, #0]
 80053de:	b2db      	uxtb	r3, r3
 80053e0:	3b01      	subs	r3, #1
 80053e2:	1e5a      	subs	r2, r3, #1
 80053e4:	4193      	sbcs	r3, r2
 80053e6:	b2db      	uxtb	r3, r3
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d000      	beq.n	80053ee <main+0x16e>
 80053ec:	e7f5      	b.n	80053da <main+0x15a>
			  infraleds_response_delay_flag = 0;
 80053ee:	4b8d      	ldr	r3, [pc, #564]	; (8005624 <main+0x3a4>)
 80053f0:	2200      	movs	r2, #0
 80053f2:	701a      	strb	r2, [r3, #0]
			  infra.startADC();
 80053f4:	23ac      	movs	r3, #172	; 0xac
 80053f6:	005b      	lsls	r3, r3, #1
 80053f8:	18fb      	adds	r3, r7, r3
 80053fa:	0018      	movs	r0, r3
 80053fc:	f7ff fc92 	bl	8004d24 <_ZN1V5infra8startADCEv>
			  while(adc_ready_flag == 0);
 8005400:	4b85      	ldr	r3, [pc, #532]	; (8005618 <main+0x398>)
 8005402:	781b      	ldrb	r3, [r3, #0]
 8005404:	b2db      	uxtb	r3, r3
 8005406:	425a      	negs	r2, r3
 8005408:	4153      	adcs	r3, r2
 800540a:	b2db      	uxtb	r3, r3
 800540c:	2b00      	cmp	r3, #0
 800540e:	d000      	beq.n	8005412 <main+0x192>
 8005410:	e7f6      	b.n	8005400 <main+0x180>
			  infra.compensate();
 8005412:	23ac      	movs	r3, #172	; 0xac
 8005414:	005b      	lsls	r3, r3, #1
 8005416:	18fb      	adds	r3, r7, r3
 8005418:	0018      	movs	r0, r3
 800541a:	f7ff fca9 	bl	8004d70 <_ZN1V5infra10compensateEv>
		  for( int j = 0 ;  j < 8 ; j++ )
 800541e:	23d2      	movs	r3, #210	; 0xd2
 8005420:	009b      	lsls	r3, r3, #2
 8005422:	18fb      	adds	r3, r7, r3
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	3301      	adds	r3, #1
 8005428:	22d2      	movs	r2, #210	; 0xd2
 800542a:	0092      	lsls	r2, r2, #2
 800542c:	18ba      	adds	r2, r7, r2
 800542e:	6013      	str	r3, [r2, #0]
 8005430:	e7b1      	b.n	8005396 <main+0x116>
		  }
		  data_requested_mainboard_flag = 0;
 8005432:	4b7a      	ldr	r3, [pc, #488]	; (800561c <main+0x39c>)
 8005434:	2200      	movs	r2, #0
 8005436:	701a      	strb	r2, [r3, #0]
		  infra.calculate();
 8005438:	23ac      	movs	r3, #172	; 0xac
 800543a:	005b      	lsls	r3, r3, #1
 800543c:	18fb      	adds	r3, r7, r3
 800543e:	0018      	movs	r0, r3
 8005440:	f7ff fd32 	bl	8004ea8 <_ZN1V5infra9calculateEv>
		  pinkleds.driveLeds();
 8005444:	1d3b      	adds	r3, r7, #4
 8005446:	0018      	movs	r0, r3
 8005448:	f7fe ff38 	bl	80042bc <_ZN1V14FeedbackDriver9driveLedsEv>
		  if( tx_type == 0 )
 800544c:	4b76      	ldr	r3, [pc, #472]	; (8005628 <main+0x3a8>)
 800544e:	781b      	ldrb	r3, [r3, #0]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d116      	bne.n	8005482 <main+0x202>
		  {
			  HAL_GPIO_WritePin(MAIN_NOTIFY_GPIO_Port , MAIN_NOTIFY_Pin , GPIO_PIN_SET);
 8005454:	2380      	movs	r3, #128	; 0x80
 8005456:	0099      	lsls	r1, r3, #2
 8005458:	2390      	movs	r3, #144	; 0x90
 800545a:	05db      	lsls	r3, r3, #23
 800545c:	2201      	movs	r2, #1
 800545e:	0018      	movs	r0, r3
 8005460:	f7fc ff0e 	bl	8002280 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(MAIN_NOTIFY_GPIO_Port , MAIN_NOTIFY_Pin , GPIO_PIN_RESET);
 8005464:	2380      	movs	r3, #128	; 0x80
 8005466:	0099      	lsls	r1, r3, #2
 8005468:	2390      	movs	r3, #144	; 0x90
 800546a:	05db      	lsls	r3, r3, #23
 800546c:	2200      	movs	r2, #0
 800546e:	0018      	movs	r0, r3
 8005470:	f7fc ff06 	bl	8002280 <HAL_GPIO_WritePin>
			  SPIMain.send(DATA_NORMAL);
 8005474:	2318      	movs	r3, #24
 8005476:	18fb      	adds	r3, r7, r3
 8005478:	2100      	movs	r1, #0
 800547a:	0018      	movs	r0, r3
 800547c:	f7fe ff92 	bl	80043a4 <_ZN1V7SPIMain4sendEh>
 8005480:	e775      	b.n	800536e <main+0xee>
		  }
		  else
		  {
			  HAL_GPIO_WritePin(MAIN_NOTIFY_GPIO_Port , MAIN_NOTIFY_Pin , GPIO_PIN_SET);
 8005482:	2380      	movs	r3, #128	; 0x80
 8005484:	0099      	lsls	r1, r3, #2
 8005486:	2390      	movs	r3, #144	; 0x90
 8005488:	05db      	lsls	r3, r3, #23
 800548a:	2201      	movs	r2, #1
 800548c:	0018      	movs	r0, r3
 800548e:	f7fc fef7 	bl	8002280 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(MAIN_NOTIFY_GPIO_Port , MAIN_NOTIFY_Pin , GPIO_PIN_RESET);
 8005492:	2380      	movs	r3, #128	; 0x80
 8005494:	0099      	lsls	r1, r3, #2
 8005496:	2390      	movs	r3, #144	; 0x90
 8005498:	05db      	lsls	r3, r3, #23
 800549a:	2200      	movs	r2, #0
 800549c:	0018      	movs	r0, r3
 800549e:	f7fc feef 	bl	8002280 <HAL_GPIO_WritePin>
			  SPIMain.send(DATA_DEBUG);
 80054a2:	2318      	movs	r3, #24
 80054a4:	18fb      	adds	r3, r7, r3
 80054a6:	2101      	movs	r1, #1
 80054a8:	0018      	movs	r0, r3
 80054aa:	f7fe ff7b 	bl	80043a4 <_ZN1V7SPIMain4sendEh>
 80054ae:	e75e      	b.n	800536e <main+0xee>
		  }
	  }
	  else if( calibrate_black_flag == 1 )
 80054b0:	4b5e      	ldr	r3, [pc, #376]	; (800562c <main+0x3ac>)
 80054b2:	781b      	ldrb	r3, [r3, #0]
 80054b4:	b2db      	uxtb	r3, r3
 80054b6:	3b01      	subs	r3, #1
 80054b8:	425a      	negs	r2, r3
 80054ba:	4153      	adcs	r3, r2
 80054bc:	b2db      	uxtb	r3, r3
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d06d      	beq.n	800559e <main+0x31e>
	  {
		  for( int j = 0 ;  j < 8 ; j++ )
 80054c2:	2300      	movs	r3, #0
 80054c4:	22d1      	movs	r2, #209	; 0xd1
 80054c6:	0092      	lsls	r2, r2, #2
 80054c8:	18ba      	adds	r2, r7, r2
 80054ca:	6013      	str	r3, [r2, #0]
 80054cc:	23d1      	movs	r3, #209	; 0xd1
 80054ce:	009b      	lsls	r3, r3, #2
 80054d0:	18fb      	adds	r3, r7, r3
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	2b07      	cmp	r3, #7
 80054d6:	dc48      	bgt.n	800556a <main+0x2ea>
		  {
			  spi_infra.send(j);
 80054d8:	23d1      	movs	r3, #209	; 0xd1
 80054da:	009b      	lsls	r3, r3, #2
 80054dc:	18fb      	adds	r3, r7, r3
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	b2da      	uxtb	r2, r3
 80054e2:	23a6      	movs	r3, #166	; 0xa6
 80054e4:	005b      	lsls	r3, r3, #1
 80054e6:	18fb      	adds	r3, r7, r3
 80054e8:	0011      	movs	r1, r2
 80054ea:	0018      	movs	r0, r3
 80054ec:	f7ff f84a 	bl	8004584 <_ZN9SPI_infra4sendEh>
			  infra.setMux(j);
 80054f0:	23d1      	movs	r3, #209	; 0xd1
 80054f2:	009b      	lsls	r3, r3, #2
 80054f4:	18fb      	adds	r3, r7, r3
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	b2da      	uxtb	r2, r3
 80054fa:	23ac      	movs	r3, #172	; 0xac
 80054fc:	005b      	lsls	r3, r3, #1
 80054fe:	18fb      	adds	r3, r7, r3
 8005500:	0011      	movs	r1, r2
 8005502:	0018      	movs	r0, r3
 8005504:	f7ff fb40 	bl	8004b88 <_ZN1V5infra6setMuxEh>
			  HAL_TIM_Base_Start_IT(&htim6);	//amig fellednek a fototranyk
 8005508:	4b45      	ldr	r3, [pc, #276]	; (8005620 <main+0x3a0>)
 800550a:	0018      	movs	r0, r3
 800550c:	f7fe fa70 	bl	80039f0 <HAL_TIM_Base_Start_IT>
			  while(infraleds_response_delay_flag != 1);
 8005510:	4b44      	ldr	r3, [pc, #272]	; (8005624 <main+0x3a4>)
 8005512:	781b      	ldrb	r3, [r3, #0]
 8005514:	b2db      	uxtb	r3, r3
 8005516:	3b01      	subs	r3, #1
 8005518:	1e5a      	subs	r2, r3, #1
 800551a:	4193      	sbcs	r3, r2
 800551c:	b2db      	uxtb	r3, r3
 800551e:	2b00      	cmp	r3, #0
 8005520:	d000      	beq.n	8005524 <main+0x2a4>
 8005522:	e7f5      	b.n	8005510 <main+0x290>
			  infraleds_response_delay_flag = 0;
 8005524:	4b3f      	ldr	r3, [pc, #252]	; (8005624 <main+0x3a4>)
 8005526:	2200      	movs	r2, #0
 8005528:	701a      	strb	r2, [r3, #0]
			  infra.startADC();
 800552a:	23ac      	movs	r3, #172	; 0xac
 800552c:	005b      	lsls	r3, r3, #1
 800552e:	18fb      	adds	r3, r7, r3
 8005530:	0018      	movs	r0, r3
 8005532:	f7ff fbf7 	bl	8004d24 <_ZN1V5infra8startADCEv>
			  while(adc_ready_flag == 0);
 8005536:	4b38      	ldr	r3, [pc, #224]	; (8005618 <main+0x398>)
 8005538:	781b      	ldrb	r3, [r3, #0]
 800553a:	b2db      	uxtb	r3, r3
 800553c:	425a      	negs	r2, r3
 800553e:	4153      	adcs	r3, r2
 8005540:	b2db      	uxtb	r3, r3
 8005542:	2b00      	cmp	r3, #0
 8005544:	d000      	beq.n	8005548 <main+0x2c8>
 8005546:	e7f6      	b.n	8005536 <main+0x2b6>
			  infra.calibrate( CALIB_CONST_BLACK );
 8005548:	23ac      	movs	r3, #172	; 0xac
 800554a:	005b      	lsls	r3, r3, #1
 800554c:	18fb      	adds	r3, r7, r3
 800554e:	2103      	movs	r1, #3
 8005550:	0018      	movs	r0, r3
 8005552:	f7ff faa3 	bl	8004a9c <_ZN1V5infra9calibrateEh>
		  for( int j = 0 ;  j < 8 ; j++ )
 8005556:	23d1      	movs	r3, #209	; 0xd1
 8005558:	009b      	lsls	r3, r3, #2
 800555a:	18fb      	adds	r3, r7, r3
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	3301      	adds	r3, #1
 8005560:	22d1      	movs	r2, #209	; 0xd1
 8005562:	0092      	lsls	r2, r2, #2
 8005564:	18ba      	adds	r2, r7, r2
 8005566:	6013      	str	r3, [r2, #0]
 8005568:	e7b0      	b.n	80054cc <main+0x24c>
		  }
		  calibrate_black_flag = 0;
 800556a:	4b30      	ldr	r3, [pc, #192]	; (800562c <main+0x3ac>)
 800556c:	2200      	movs	r2, #0
 800556e:	701a      	strb	r2, [r3, #0]
		  HAL_GPIO_WritePin(MAIN_NOTIFY_GPIO_Port , MAIN_NOTIFY_Pin , GPIO_PIN_SET);
 8005570:	2380      	movs	r3, #128	; 0x80
 8005572:	0099      	lsls	r1, r3, #2
 8005574:	2390      	movs	r3, #144	; 0x90
 8005576:	05db      	lsls	r3, r3, #23
 8005578:	2201      	movs	r2, #1
 800557a:	0018      	movs	r0, r3
 800557c:	f7fc fe80 	bl	8002280 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(MAIN_NOTIFY_GPIO_Port , MAIN_NOTIFY_Pin , GPIO_PIN_RESET);
 8005580:	2380      	movs	r3, #128	; 0x80
 8005582:	0099      	lsls	r1, r3, #2
 8005584:	2390      	movs	r3, #144	; 0x90
 8005586:	05db      	lsls	r3, r3, #23
 8005588:	2200      	movs	r2, #0
 800558a:	0018      	movs	r0, r3
 800558c:	f7fc fe78 	bl	8002280 <HAL_GPIO_WritePin>
		  SPIMain.send(CALIB_CONST_BLACK);
 8005590:	2318      	movs	r3, #24
 8005592:	18fb      	adds	r3, r7, r3
 8005594:	2103      	movs	r1, #3
 8005596:	0018      	movs	r0, r3
 8005598:	f7fe ff04 	bl	80043a4 <_ZN1V7SPIMain4sendEh>
 800559c:	e6e7      	b.n	800536e <main+0xee>
	  }
	  else if( calibrate_white_flag == 1 )
 800559e:	4b24      	ldr	r3, [pc, #144]	; (8005630 <main+0x3b0>)
 80055a0:	781b      	ldrb	r3, [r3, #0]
 80055a2:	b2db      	uxtb	r3, r3
 80055a4:	3b01      	subs	r3, #1
 80055a6:	425a      	negs	r2, r3
 80055a8:	4153      	adcs	r3, r2
 80055aa:	b2db      	uxtb	r3, r3
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d100      	bne.n	80055b2 <main+0x332>
 80055b0:	e6dd      	b.n	800536e <main+0xee>
	  {
		  for( int j = 0 ;  j < 8 ; j++ )
 80055b2:	2300      	movs	r3, #0
 80055b4:	22d0      	movs	r2, #208	; 0xd0
 80055b6:	0092      	lsls	r2, r2, #2
 80055b8:	18ba      	adds	r2, r7, r2
 80055ba:	6013      	str	r3, [r2, #0]
 80055bc:	23d0      	movs	r3, #208	; 0xd0
 80055be:	009b      	lsls	r3, r3, #2
 80055c0:	18fb      	adds	r3, r7, r3
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	2b07      	cmp	r3, #7
 80055c6:	dc58      	bgt.n	800567a <main+0x3fa>
		  {
			  spi_infra.send(j);
 80055c8:	23d0      	movs	r3, #208	; 0xd0
 80055ca:	009b      	lsls	r3, r3, #2
 80055cc:	18fb      	adds	r3, r7, r3
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	b2da      	uxtb	r2, r3
 80055d2:	23a6      	movs	r3, #166	; 0xa6
 80055d4:	005b      	lsls	r3, r3, #1
 80055d6:	18fb      	adds	r3, r7, r3
 80055d8:	0011      	movs	r1, r2
 80055da:	0018      	movs	r0, r3
 80055dc:	f7fe ffd2 	bl	8004584 <_ZN9SPI_infra4sendEh>
			  infra.setMux(j);
 80055e0:	23d0      	movs	r3, #208	; 0xd0
 80055e2:	009b      	lsls	r3, r3, #2
 80055e4:	18fb      	adds	r3, r7, r3
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	b2da      	uxtb	r2, r3
 80055ea:	23ac      	movs	r3, #172	; 0xac
 80055ec:	005b      	lsls	r3, r3, #1
 80055ee:	18fb      	adds	r3, r7, r3
 80055f0:	0011      	movs	r1, r2
 80055f2:	0018      	movs	r0, r3
 80055f4:	f7ff fac8 	bl	8004b88 <_ZN1V5infra6setMuxEh>
			  HAL_TIM_Base_Start_IT(&htim6);	//amig fellednek a fototranyk
 80055f8:	4b09      	ldr	r3, [pc, #36]	; (8005620 <main+0x3a0>)
 80055fa:	0018      	movs	r0, r3
 80055fc:	f7fe f9f8 	bl	80039f0 <HAL_TIM_Base_Start_IT>
			  while(infraleds_response_delay_flag != 1);
 8005600:	4b08      	ldr	r3, [pc, #32]	; (8005624 <main+0x3a4>)
 8005602:	781b      	ldrb	r3, [r3, #0]
 8005604:	b2db      	uxtb	r3, r3
 8005606:	3b01      	subs	r3, #1
 8005608:	1e5a      	subs	r2, r3, #1
 800560a:	4193      	sbcs	r3, r2
 800560c:	b2db      	uxtb	r3, r3
 800560e:	2b00      	cmp	r3, #0
 8005610:	d010      	beq.n	8005634 <main+0x3b4>
 8005612:	e7f5      	b.n	8005600 <main+0x380>
 8005614:	fffffcb0 	.word	0xfffffcb0
 8005618:	20000978 	.word	0x20000978
 800561c:	2000097a 	.word	0x2000097a
 8005620:	20000840 	.word	0x20000840
 8005624:	2000097d 	.word	0x2000097d
 8005628:	20000979 	.word	0x20000979
 800562c:	2000097c 	.word	0x2000097c
 8005630:	2000097b 	.word	0x2000097b
			  infraleds_response_delay_flag = 0;
 8005634:	4b1e      	ldr	r3, [pc, #120]	; (80056b0 <main+0x430>)
 8005636:	2200      	movs	r2, #0
 8005638:	701a      	strb	r2, [r3, #0]
			  infra.startADC();
 800563a:	23ac      	movs	r3, #172	; 0xac
 800563c:	005b      	lsls	r3, r3, #1
 800563e:	18fb      	adds	r3, r7, r3
 8005640:	0018      	movs	r0, r3
 8005642:	f7ff fb6f 	bl	8004d24 <_ZN1V5infra8startADCEv>
			  while(adc_ready_flag == 0);
 8005646:	4b1b      	ldr	r3, [pc, #108]	; (80056b4 <main+0x434>)
 8005648:	781b      	ldrb	r3, [r3, #0]
 800564a:	b2db      	uxtb	r3, r3
 800564c:	425a      	negs	r2, r3
 800564e:	4153      	adcs	r3, r2
 8005650:	b2db      	uxtb	r3, r3
 8005652:	2b00      	cmp	r3, #0
 8005654:	d000      	beq.n	8005658 <main+0x3d8>
 8005656:	e7f6      	b.n	8005646 <main+0x3c6>
			  infra.calibrate( CALIB_CONST_WHITE );
 8005658:	23ac      	movs	r3, #172	; 0xac
 800565a:	005b      	lsls	r3, r3, #1
 800565c:	18fb      	adds	r3, r7, r3
 800565e:	2102      	movs	r1, #2
 8005660:	0018      	movs	r0, r3
 8005662:	f7ff fa1b 	bl	8004a9c <_ZN1V5infra9calibrateEh>
		  for( int j = 0 ;  j < 8 ; j++ )
 8005666:	23d0      	movs	r3, #208	; 0xd0
 8005668:	009b      	lsls	r3, r3, #2
 800566a:	18fb      	adds	r3, r7, r3
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	3301      	adds	r3, #1
 8005670:	22d0      	movs	r2, #208	; 0xd0
 8005672:	0092      	lsls	r2, r2, #2
 8005674:	18ba      	adds	r2, r7, r2
 8005676:	6013      	str	r3, [r2, #0]
 8005678:	e7a0      	b.n	80055bc <main+0x33c>
		  }
		  calibrate_white_flag = 0;
 800567a:	4b0f      	ldr	r3, [pc, #60]	; (80056b8 <main+0x438>)
 800567c:	2200      	movs	r2, #0
 800567e:	701a      	strb	r2, [r3, #0]
		  HAL_GPIO_WritePin(MAIN_NOTIFY_GPIO_Port , MAIN_NOTIFY_Pin , GPIO_PIN_SET);
 8005680:	2380      	movs	r3, #128	; 0x80
 8005682:	0099      	lsls	r1, r3, #2
 8005684:	2390      	movs	r3, #144	; 0x90
 8005686:	05db      	lsls	r3, r3, #23
 8005688:	2201      	movs	r2, #1
 800568a:	0018      	movs	r0, r3
 800568c:	f7fc fdf8 	bl	8002280 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(MAIN_NOTIFY_GPIO_Port , MAIN_NOTIFY_Pin , GPIO_PIN_RESET);
 8005690:	2380      	movs	r3, #128	; 0x80
 8005692:	0099      	lsls	r1, r3, #2
 8005694:	2390      	movs	r3, #144	; 0x90
 8005696:	05db      	lsls	r3, r3, #23
 8005698:	2200      	movs	r2, #0
 800569a:	0018      	movs	r0, r3
 800569c:	f7fc fdf0 	bl	8002280 <HAL_GPIO_WritePin>
		  SPIMain.send(CALIB_CONST_WHITE);
 80056a0:	2318      	movs	r3, #24
 80056a2:	18fb      	adds	r3, r7, r3
 80056a4:	2102      	movs	r1, #2
 80056a6:	0018      	movs	r0, r3
 80056a8:	f7fe fe7c 	bl	80043a4 <_ZN1V7SPIMain4sendEh>
	  }


  }
 80056ac:	e65f      	b.n	800536e <main+0xee>
 80056ae:	46c0      	nop			; (mov r8, r8)
 80056b0:	2000097d 	.word	0x2000097d
 80056b4:	20000978 	.word	0x20000978
 80056b8:	2000097b 	.word	0x2000097b

080056bc <_Z18SystemClock_Configv>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b094      	sub	sp, #80	; 0x50
 80056c0:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI14|RCC_OSCILLATORTYPE_HSE;
 80056c2:	2320      	movs	r3, #32
 80056c4:	18fb      	adds	r3, r7, r3
 80056c6:	2211      	movs	r2, #17
 80056c8:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80056ca:	2320      	movs	r3, #32
 80056cc:	18fb      	adds	r3, r7, r3
 80056ce:	2201      	movs	r2, #1
 80056d0:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 80056d2:	2320      	movs	r3, #32
 80056d4:	18fb      	adds	r3, r7, r3
 80056d6:	2201      	movs	r2, #1
 80056d8:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80056da:	2320      	movs	r3, #32
 80056dc:	18fb      	adds	r3, r7, r3
 80056de:	2210      	movs	r2, #16
 80056e0:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80056e2:	2320      	movs	r3, #32
 80056e4:	18fb      	adds	r3, r7, r3
 80056e6:	2202      	movs	r2, #2
 80056e8:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80056ea:	2320      	movs	r3, #32
 80056ec:	18fb      	adds	r3, r7, r3
 80056ee:	2280      	movs	r2, #128	; 0x80
 80056f0:	0252      	lsls	r2, r2, #9
 80056f2:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80056f4:	2320      	movs	r3, #32
 80056f6:	18fb      	adds	r3, r7, r3
 80056f8:	2280      	movs	r2, #128	; 0x80
 80056fa:	0352      	lsls	r2, r2, #13
 80056fc:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80056fe:	2320      	movs	r3, #32
 8005700:	18fb      	adds	r3, r7, r3
 8005702:	2200      	movs	r2, #0
 8005704:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005706:	2320      	movs	r3, #32
 8005708:	18fb      	adds	r3, r7, r3
 800570a:	0018      	movs	r0, r3
 800570c:	f7fc fdd6 	bl	80022bc <HAL_RCC_OscConfig>
 8005710:	0003      	movs	r3, r0
 8005712:	1e5a      	subs	r2, r3, #1
 8005714:	4193      	sbcs	r3, r2
 8005716:	b2db      	uxtb	r3, r3
 8005718:	2b00      	cmp	r3, #0
 800571a:	d006      	beq.n	800572a <_Z18SystemClock_Configv+0x6e>
  {
    _Error_Handler(__FILE__, __LINE__);
 800571c:	23bd      	movs	r3, #189	; 0xbd
 800571e:	005a      	lsls	r2, r3, #1
 8005720:	4b2c      	ldr	r3, [pc, #176]	; (80057d4 <_Z18SystemClock_Configv+0x118>)
 8005722:	0011      	movs	r1, r2
 8005724:	0018      	movs	r0, r3
 8005726:	f000 fb41 	bl	8005dac <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800572a:	2310      	movs	r3, #16
 800572c:	18fb      	adds	r3, r7, r3
 800572e:	2207      	movs	r2, #7
 8005730:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005732:	2310      	movs	r3, #16
 8005734:	18fb      	adds	r3, r7, r3
 8005736:	2202      	movs	r2, #2
 8005738:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800573a:	2310      	movs	r3, #16
 800573c:	18fb      	adds	r3, r7, r3
 800573e:	2200      	movs	r2, #0
 8005740:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8005742:	2310      	movs	r3, #16
 8005744:	18fb      	adds	r3, r7, r3
 8005746:	2200      	movs	r2, #0
 8005748:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800574a:	2310      	movs	r3, #16
 800574c:	18fb      	adds	r3, r7, r3
 800574e:	2101      	movs	r1, #1
 8005750:	0018      	movs	r0, r3
 8005752:	f7fd f8a7 	bl	80028a4 <HAL_RCC_ClockConfig>
 8005756:	0003      	movs	r3, r0
 8005758:	1e5a      	subs	r2, r3, #1
 800575a:	4193      	sbcs	r3, r2
 800575c:	b2db      	uxtb	r3, r3
 800575e:	2b00      	cmp	r3, #0
 8005760:	d007      	beq.n	8005772 <_Z18SystemClock_Configv+0xb6>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005762:	2388      	movs	r3, #136	; 0x88
 8005764:	33ff      	adds	r3, #255	; 0xff
 8005766:	001a      	movs	r2, r3
 8005768:	4b1a      	ldr	r3, [pc, #104]	; (80057d4 <_Z18SystemClock_Configv+0x118>)
 800576a:	0011      	movs	r1, r2
 800576c:	0018      	movs	r0, r3
 800576e:	f000 fb1d 	bl	8005dac <_Error_Handler>
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8005772:	003b      	movs	r3, r7
 8005774:	2201      	movs	r2, #1
 8005776:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8005778:	003b      	movs	r3, r7
 800577a:	2200      	movs	r2, #0
 800577c:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800577e:	003b      	movs	r3, r7
 8005780:	0018      	movs	r0, r3
 8005782:	f7fd f9df 	bl	8002b44 <HAL_RCCEx_PeriphCLKConfig>
 8005786:	0003      	movs	r3, r0
 8005788:	1e5a      	subs	r2, r3, #1
 800578a:	4193      	sbcs	r3, r2
 800578c:	b2db      	uxtb	r3, r3
 800578e:	2b00      	cmp	r3, #0
 8005790:	d006      	beq.n	80057a0 <_Z18SystemClock_Configv+0xe4>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005792:	23c7      	movs	r3, #199	; 0xc7
 8005794:	005a      	lsls	r2, r3, #1
 8005796:	4b0f      	ldr	r3, [pc, #60]	; (80057d4 <_Z18SystemClock_Configv+0x118>)
 8005798:	0011      	movs	r1, r2
 800579a:	0018      	movs	r0, r3
 800579c:	f000 fb06 	bl	8005dac <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80057a0:	f7fd f9c6 	bl	8002b30 <HAL_RCC_GetHCLKFreq>
 80057a4:	0002      	movs	r2, r0
 80057a6:	23fa      	movs	r3, #250	; 0xfa
 80057a8:	0099      	lsls	r1, r3, #2
 80057aa:	0010      	movs	r0, r2
 80057ac:	f7fa fcb6 	bl	800011c <__udivsi3>
 80057b0:	0003      	movs	r3, r0
 80057b2:	0018      	movs	r0, r3
 80057b4:	f7fc f9d2 	bl	8001b5c <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80057b8:	2004      	movs	r0, #4
 80057ba:	f7fc f9dd 	bl	8001b78 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80057be:	2301      	movs	r3, #1
 80057c0:	425b      	negs	r3, r3
 80057c2:	2200      	movs	r2, #0
 80057c4:	2100      	movs	r1, #0
 80057c6:	0018      	movs	r0, r3
 80057c8:	f7fc f9a2 	bl	8001b10 <HAL_NVIC_SetPriority>
}
 80057cc:	46c0      	nop			; (mov r8, r8)
 80057ce:	46bd      	mov	sp, r7
 80057d0:	b014      	add	sp, #80	; 0x50
 80057d2:	bd80      	pop	{r7, pc}
 80057d4:	080069e4 	.word	0x080069e4

080057d8 <_ZL11MX_ADC_Initv>:

/* ADC init function */

static void MX_ADC_Init(void)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b084      	sub	sp, #16
 80057dc:	af00      	add	r7, sp, #0

  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc.Instance = ADC1;
 80057de:	4b7b      	ldr	r3, [pc, #492]	; (80059cc <_ZL11MX_ADC_Initv+0x1f4>)
 80057e0:	4a7b      	ldr	r2, [pc, #492]	; (80059d0 <_ZL11MX_ADC_Initv+0x1f8>)
 80057e2:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80057e4:	4b79      	ldr	r3, [pc, #484]	; (80059cc <_ZL11MX_ADC_Initv+0x1f4>)
 80057e6:	2200      	movs	r2, #0
 80057e8:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80057ea:	4b78      	ldr	r3, [pc, #480]	; (80059cc <_ZL11MX_ADC_Initv+0x1f4>)
 80057ec:	2200      	movs	r2, #0
 80057ee:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80057f0:	4b76      	ldr	r3, [pc, #472]	; (80059cc <_ZL11MX_ADC_Initv+0x1f4>)
 80057f2:	2200      	movs	r2, #0
 80057f4:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80057f6:	4b75      	ldr	r3, [pc, #468]	; (80059cc <_ZL11MX_ADC_Initv+0x1f4>)
 80057f8:	2201      	movs	r2, #1
 80057fa:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80057fc:	4b73      	ldr	r3, [pc, #460]	; (80059cc <_ZL11MX_ADC_Initv+0x1f4>)
 80057fe:	2208      	movs	r2, #8
 8005800:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8005802:	4b72      	ldr	r3, [pc, #456]	; (80059cc <_ZL11MX_ADC_Initv+0x1f4>)
 8005804:	2200      	movs	r2, #0
 8005806:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8005808:	4b70      	ldr	r3, [pc, #448]	; (80059cc <_ZL11MX_ADC_Initv+0x1f4>)
 800580a:	2200      	movs	r2, #0
 800580c:	61da      	str	r2, [r3, #28]
  hadc.Init.ContinuousConvMode = DISABLE;
 800580e:	4b6f      	ldr	r3, [pc, #444]	; (80059cc <_ZL11MX_ADC_Initv+0x1f4>)
 8005810:	2200      	movs	r2, #0
 8005812:	621a      	str	r2, [r3, #32]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8005814:	4b6d      	ldr	r3, [pc, #436]	; (80059cc <_ZL11MX_ADC_Initv+0x1f4>)
 8005816:	2200      	movs	r2, #0
 8005818:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800581a:	4b6c      	ldr	r3, [pc, #432]	; (80059cc <_ZL11MX_ADC_Initv+0x1f4>)
 800581c:	22c2      	movs	r2, #194	; 0xc2
 800581e:	32ff      	adds	r2, #255	; 0xff
 8005820:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8005822:	4b6a      	ldr	r3, [pc, #424]	; (80059cc <_ZL11MX_ADC_Initv+0x1f4>)
 8005824:	2200      	movs	r2, #0
 8005826:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc.Init.DMAContinuousRequests = ENABLE;
 8005828:	4b68      	ldr	r3, [pc, #416]	; (80059cc <_ZL11MX_ADC_Initv+0x1f4>)
 800582a:	2201      	movs	r2, #1
 800582c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800582e:	4b67      	ldr	r3, [pc, #412]	; (80059cc <_ZL11MX_ADC_Initv+0x1f4>)
 8005830:	2201      	movs	r2, #1
 8005832:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8005834:	4b65      	ldr	r3, [pc, #404]	; (80059cc <_ZL11MX_ADC_Initv+0x1f4>)
 8005836:	0018      	movs	r0, r3
 8005838:	f7fb fc3c 	bl	80010b4 <HAL_ADC_Init>
 800583c:	0003      	movs	r3, r0
 800583e:	1e5a      	subs	r2, r3, #1
 8005840:	4193      	sbcs	r3, r2
 8005842:	b2db      	uxtb	r3, r3
 8005844:	2b00      	cmp	r3, #0
 8005846:	d006      	beq.n	8005856 <_ZL11MX_ADC_Initv+0x7e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005848:	23db      	movs	r3, #219	; 0xdb
 800584a:	005a      	lsls	r2, r3, #1
 800584c:	4b61      	ldr	r3, [pc, #388]	; (80059d4 <_ZL11MX_ADC_Initv+0x1fc>)
 800584e:	0011      	movs	r1, r2
 8005850:	0018      	movs	r0, r3
 8005852:	f000 faab 	bl	8005dac <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel to be converted. 
    */
  sConfig.Channel = ADC_CHANNEL_0;
 8005856:	1d3b      	adds	r3, r7, #4
 8005858:	2200      	movs	r2, #0
 800585a:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800585c:	1d3b      	adds	r3, r7, #4
 800585e:	2280      	movs	r2, #128	; 0x80
 8005860:	0152      	lsls	r2, r2, #5
 8005862:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8005864:	1d3b      	adds	r3, r7, #4
 8005866:	2207      	movs	r2, #7
 8005868:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800586a:	1d3a      	adds	r2, r7, #4
 800586c:	4b57      	ldr	r3, [pc, #348]	; (80059cc <_ZL11MX_ADC_Initv+0x1f4>)
 800586e:	0011      	movs	r1, r2
 8005870:	0018      	movs	r0, r3
 8005872:	f7fb fead 	bl	80015d0 <HAL_ADC_ConfigChannel>
 8005876:	0003      	movs	r3, r0
 8005878:	1e5a      	subs	r2, r3, #1
 800587a:	4193      	sbcs	r3, r2
 800587c:	b2db      	uxtb	r3, r3
 800587e:	2b00      	cmp	r3, #0
 8005880:	d006      	beq.n	8005890 <_ZL11MX_ADC_Initv+0xb8>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005882:	23e0      	movs	r3, #224	; 0xe0
 8005884:	005a      	lsls	r2, r3, #1
 8005886:	4b53      	ldr	r3, [pc, #332]	; (80059d4 <_ZL11MX_ADC_Initv+0x1fc>)
 8005888:	0011      	movs	r1, r2
 800588a:	0018      	movs	r0, r3
 800588c:	f000 fa8e 	bl	8005dac <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel to be converted. 
    */
  sConfig.Channel = ADC_CHANNEL_1;
 8005890:	1d3b      	adds	r3, r7, #4
 8005892:	2201      	movs	r2, #1
 8005894:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8005896:	1d3a      	adds	r2, r7, #4
 8005898:	4b4c      	ldr	r3, [pc, #304]	; (80059cc <_ZL11MX_ADC_Initv+0x1f4>)
 800589a:	0011      	movs	r1, r2
 800589c:	0018      	movs	r0, r3
 800589e:	f7fb fe97 	bl	80015d0 <HAL_ADC_ConfigChannel>
 80058a2:	0003      	movs	r3, r0
 80058a4:	1e5a      	subs	r2, r3, #1
 80058a6:	4193      	sbcs	r3, r2
 80058a8:	b2db      	uxtb	r3, r3
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d006      	beq.n	80058bc <_ZL11MX_ADC_Initv+0xe4>
  {
    _Error_Handler(__FILE__, __LINE__);
 80058ae:	23e4      	movs	r3, #228	; 0xe4
 80058b0:	005a      	lsls	r2, r3, #1
 80058b2:	4b48      	ldr	r3, [pc, #288]	; (80059d4 <_ZL11MX_ADC_Initv+0x1fc>)
 80058b4:	0011      	movs	r1, r2
 80058b6:	0018      	movs	r0, r3
 80058b8:	f000 fa78 	bl	8005dac <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel to be converted. 
    */
  sConfig.Channel = ADC_CHANNEL_2;
 80058bc:	1d3b      	adds	r3, r7, #4
 80058be:	2202      	movs	r2, #2
 80058c0:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80058c2:	1d3a      	adds	r2, r7, #4
 80058c4:	4b41      	ldr	r3, [pc, #260]	; (80059cc <_ZL11MX_ADC_Initv+0x1f4>)
 80058c6:	0011      	movs	r1, r2
 80058c8:	0018      	movs	r0, r3
 80058ca:	f7fb fe81 	bl	80015d0 <HAL_ADC_ConfigChannel>
 80058ce:	0003      	movs	r3, r0
 80058d0:	1e5a      	subs	r2, r3, #1
 80058d2:	4193      	sbcs	r3, r2
 80058d4:	b2db      	uxtb	r3, r3
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d006      	beq.n	80058e8 <_ZL11MX_ADC_Initv+0x110>
  {
    _Error_Handler(__FILE__, __LINE__);
 80058da:	23e8      	movs	r3, #232	; 0xe8
 80058dc:	005a      	lsls	r2, r3, #1
 80058de:	4b3d      	ldr	r3, [pc, #244]	; (80059d4 <_ZL11MX_ADC_Initv+0x1fc>)
 80058e0:	0011      	movs	r1, r2
 80058e2:	0018      	movs	r0, r3
 80058e4:	f000 fa62 	bl	8005dac <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel to be converted. 
    */
  sConfig.Channel = ADC_CHANNEL_3;
 80058e8:	1d3b      	adds	r3, r7, #4
 80058ea:	2203      	movs	r2, #3
 80058ec:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80058ee:	1d3a      	adds	r2, r7, #4
 80058f0:	4b36      	ldr	r3, [pc, #216]	; (80059cc <_ZL11MX_ADC_Initv+0x1f4>)
 80058f2:	0011      	movs	r1, r2
 80058f4:	0018      	movs	r0, r3
 80058f6:	f7fb fe6b 	bl	80015d0 <HAL_ADC_ConfigChannel>
 80058fa:	0003      	movs	r3, r0
 80058fc:	1e5a      	subs	r2, r3, #1
 80058fe:	4193      	sbcs	r3, r2
 8005900:	b2db      	uxtb	r3, r3
 8005902:	2b00      	cmp	r3, #0
 8005904:	d006      	beq.n	8005914 <_ZL11MX_ADC_Initv+0x13c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005906:	23ec      	movs	r3, #236	; 0xec
 8005908:	005a      	lsls	r2, r3, #1
 800590a:	4b32      	ldr	r3, [pc, #200]	; (80059d4 <_ZL11MX_ADC_Initv+0x1fc>)
 800590c:	0011      	movs	r1, r2
 800590e:	0018      	movs	r0, r3
 8005910:	f000 fa4c 	bl	8005dac <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel to be converted. 
    */
  sConfig.Channel = ADC_CHANNEL_4;
 8005914:	1d3b      	adds	r3, r7, #4
 8005916:	2204      	movs	r2, #4
 8005918:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800591a:	1d3a      	adds	r2, r7, #4
 800591c:	4b2b      	ldr	r3, [pc, #172]	; (80059cc <_ZL11MX_ADC_Initv+0x1f4>)
 800591e:	0011      	movs	r1, r2
 8005920:	0018      	movs	r0, r3
 8005922:	f7fb fe55 	bl	80015d0 <HAL_ADC_ConfigChannel>
 8005926:	0003      	movs	r3, r0
 8005928:	1e5a      	subs	r2, r3, #1
 800592a:	4193      	sbcs	r3, r2
 800592c:	b2db      	uxtb	r3, r3
 800592e:	2b00      	cmp	r3, #0
 8005930:	d006      	beq.n	8005940 <_ZL11MX_ADC_Initv+0x168>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005932:	23f0      	movs	r3, #240	; 0xf0
 8005934:	005a      	lsls	r2, r3, #1
 8005936:	4b27      	ldr	r3, [pc, #156]	; (80059d4 <_ZL11MX_ADC_Initv+0x1fc>)
 8005938:	0011      	movs	r1, r2
 800593a:	0018      	movs	r0, r3
 800593c:	f000 fa36 	bl	8005dac <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel to be converted. 
    */
  sConfig.Channel = ADC_CHANNEL_5;
 8005940:	1d3b      	adds	r3, r7, #4
 8005942:	2205      	movs	r2, #5
 8005944:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8005946:	1d3a      	adds	r2, r7, #4
 8005948:	4b20      	ldr	r3, [pc, #128]	; (80059cc <_ZL11MX_ADC_Initv+0x1f4>)
 800594a:	0011      	movs	r1, r2
 800594c:	0018      	movs	r0, r3
 800594e:	f7fb fe3f 	bl	80015d0 <HAL_ADC_ConfigChannel>
 8005952:	0003      	movs	r3, r0
 8005954:	1e5a      	subs	r2, r3, #1
 8005956:	4193      	sbcs	r3, r2
 8005958:	b2db      	uxtb	r3, r3
 800595a:	2b00      	cmp	r3, #0
 800595c:	d006      	beq.n	800596c <_ZL11MX_ADC_Initv+0x194>
  {
    _Error_Handler(__FILE__, __LINE__);
 800595e:	23f4      	movs	r3, #244	; 0xf4
 8005960:	005a      	lsls	r2, r3, #1
 8005962:	4b1c      	ldr	r3, [pc, #112]	; (80059d4 <_ZL11MX_ADC_Initv+0x1fc>)
 8005964:	0011      	movs	r1, r2
 8005966:	0018      	movs	r0, r3
 8005968:	f000 fa20 	bl	8005dac <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel to be converted. 
    */
  sConfig.Channel = ADC_CHANNEL_6;
 800596c:	1d3b      	adds	r3, r7, #4
 800596e:	2206      	movs	r2, #6
 8005970:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8005972:	1d3a      	adds	r2, r7, #4
 8005974:	4b15      	ldr	r3, [pc, #84]	; (80059cc <_ZL11MX_ADC_Initv+0x1f4>)
 8005976:	0011      	movs	r1, r2
 8005978:	0018      	movs	r0, r3
 800597a:	f7fb fe29 	bl	80015d0 <HAL_ADC_ConfigChannel>
 800597e:	0003      	movs	r3, r0
 8005980:	1e5a      	subs	r2, r3, #1
 8005982:	4193      	sbcs	r3, r2
 8005984:	b2db      	uxtb	r3, r3
 8005986:	2b00      	cmp	r3, #0
 8005988:	d006      	beq.n	8005998 <_ZL11MX_ADC_Initv+0x1c0>
  {
    _Error_Handler(__FILE__, __LINE__);
 800598a:	23f8      	movs	r3, #248	; 0xf8
 800598c:	005a      	lsls	r2, r3, #1
 800598e:	4b11      	ldr	r3, [pc, #68]	; (80059d4 <_ZL11MX_ADC_Initv+0x1fc>)
 8005990:	0011      	movs	r1, r2
 8005992:	0018      	movs	r0, r3
 8005994:	f000 fa0a 	bl	8005dac <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel to be converted. 
    */
  sConfig.Channel = ADC_CHANNEL_7;
 8005998:	1d3b      	adds	r3, r7, #4
 800599a:	2207      	movs	r2, #7
 800599c:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800599e:	1d3a      	adds	r2, r7, #4
 80059a0:	4b0a      	ldr	r3, [pc, #40]	; (80059cc <_ZL11MX_ADC_Initv+0x1f4>)
 80059a2:	0011      	movs	r1, r2
 80059a4:	0018      	movs	r0, r3
 80059a6:	f7fb fe13 	bl	80015d0 <HAL_ADC_ConfigChannel>
 80059aa:	0003      	movs	r3, r0
 80059ac:	1e5a      	subs	r2, r3, #1
 80059ae:	4193      	sbcs	r3, r2
 80059b0:	b2db      	uxtb	r3, r3
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d006      	beq.n	80059c4 <_ZL11MX_ADC_Initv+0x1ec>
  {
    _Error_Handler(__FILE__, __LINE__);
 80059b6:	23fc      	movs	r3, #252	; 0xfc
 80059b8:	005a      	lsls	r2, r3, #1
 80059ba:	4b06      	ldr	r3, [pc, #24]	; (80059d4 <_ZL11MX_ADC_Initv+0x1fc>)
 80059bc:	0011      	movs	r1, r2
 80059be:	0018      	movs	r0, r3
 80059c0:	f000 f9f4 	bl	8005dac <_Error_Handler>
  }

}
 80059c4:	46c0      	nop			; (mov r8, r8)
 80059c6:	46bd      	mov	sp, r7
 80059c8:	b004      	add	sp, #16
 80059ca:	bd80      	pop	{r7, pc}
 80059cc:	20000660 	.word	0x20000660
 80059d0:	40012400 	.word	0x40012400
 80059d4:	080069e4 	.word	0x080069e4

080059d8 <_ZL12MX_SPI1_Initv>:

/* SPI1 init function */
static void MX_SPI1_Init(void)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	af00      	add	r7, sp, #0

  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80059dc:	4b20      	ldr	r3, [pc, #128]	; (8005a60 <_ZL12MX_SPI1_Initv+0x88>)
 80059de:	4a21      	ldr	r2, [pc, #132]	; (8005a64 <_ZL12MX_SPI1_Initv+0x8c>)
 80059e0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80059e2:	4b1f      	ldr	r3, [pc, #124]	; (8005a60 <_ZL12MX_SPI1_Initv+0x88>)
 80059e4:	2282      	movs	r2, #130	; 0x82
 80059e6:	0052      	lsls	r2, r2, #1
 80059e8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 80059ea:	4b1d      	ldr	r3, [pc, #116]	; (8005a60 <_ZL12MX_SPI1_Initv+0x88>)
 80059ec:	2280      	movs	r2, #128	; 0x80
 80059ee:	0212      	lsls	r2, r2, #8
 80059f0:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80059f2:	4b1b      	ldr	r3, [pc, #108]	; (8005a60 <_ZL12MX_SPI1_Initv+0x88>)
 80059f4:	22e0      	movs	r2, #224	; 0xe0
 80059f6:	00d2      	lsls	r2, r2, #3
 80059f8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80059fa:	4b19      	ldr	r3, [pc, #100]	; (8005a60 <_ZL12MX_SPI1_Initv+0x88>)
 80059fc:	2200      	movs	r2, #0
 80059fe:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005a00:	4b17      	ldr	r3, [pc, #92]	; (8005a60 <_ZL12MX_SPI1_Initv+0x88>)
 8005a02:	2200      	movs	r2, #0
 8005a04:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8005a06:	4b16      	ldr	r3, [pc, #88]	; (8005a60 <_ZL12MX_SPI1_Initv+0x88>)
 8005a08:	2280      	movs	r2, #128	; 0x80
 8005a0a:	0092      	lsls	r2, r2, #2
 8005a0c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8005a0e:	4b14      	ldr	r3, [pc, #80]	; (8005a60 <_ZL12MX_SPI1_Initv+0x88>)
 8005a10:	2210      	movs	r2, #16
 8005a12:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005a14:	4b12      	ldr	r3, [pc, #72]	; (8005a60 <_ZL12MX_SPI1_Initv+0x88>)
 8005a16:	2200      	movs	r2, #0
 8005a18:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8005a1a:	4b11      	ldr	r3, [pc, #68]	; (8005a60 <_ZL12MX_SPI1_Initv+0x88>)
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005a20:	4b0f      	ldr	r3, [pc, #60]	; (8005a60 <_ZL12MX_SPI1_Initv+0x88>)
 8005a22:	2200      	movs	r2, #0
 8005a24:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8005a26:	4b0e      	ldr	r3, [pc, #56]	; (8005a60 <_ZL12MX_SPI1_Initv+0x88>)
 8005a28:	2207      	movs	r2, #7
 8005a2a:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8005a2c:	4b0c      	ldr	r3, [pc, #48]	; (8005a60 <_ZL12MX_SPI1_Initv+0x88>)
 8005a2e:	2200      	movs	r2, #0
 8005a30:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8005a32:	4b0b      	ldr	r3, [pc, #44]	; (8005a60 <_ZL12MX_SPI1_Initv+0x88>)
 8005a34:	2200      	movs	r2, #0
 8005a36:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8005a38:	4b09      	ldr	r3, [pc, #36]	; (8005a60 <_ZL12MX_SPI1_Initv+0x88>)
 8005a3a:	0018      	movs	r0, r3
 8005a3c:	f7fd f950 	bl	8002ce0 <HAL_SPI_Init>
 8005a40:	0003      	movs	r3, r0
 8005a42:	1e5a      	subs	r2, r3, #1
 8005a44:	4193      	sbcs	r3, r2
 8005a46:	b2db      	uxtb	r3, r3
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d005      	beq.n	8005a58 <_ZL12MX_SPI1_Initv+0x80>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005a4c:	4a06      	ldr	r2, [pc, #24]	; (8005a68 <_ZL12MX_SPI1_Initv+0x90>)
 8005a4e:	4b07      	ldr	r3, [pc, #28]	; (8005a6c <_ZL12MX_SPI1_Initv+0x94>)
 8005a50:	0011      	movs	r1, r2
 8005a52:	0018      	movs	r0, r3
 8005a54:	f000 f9aa 	bl	8005dac <_Error_Handler>
  }

}
 8005a58:	46c0      	nop			; (mov r8, r8)
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bd80      	pop	{r7, pc}
 8005a5e:	46c0      	nop			; (mov r8, r8)
 8005a60:	200006f0 	.word	0x200006f0
 8005a64:	40013000 	.word	0x40013000
 8005a68:	00000212 	.word	0x00000212
 8005a6c:	080069e4 	.word	0x080069e4

08005a70 <_ZL12MX_SPI2_Initv>:

/* SPI2 init function */
static void MX_SPI2_Init(void)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	af00      	add	r7, sp, #0

  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8005a74:	4b1d      	ldr	r3, [pc, #116]	; (8005aec <_ZL12MX_SPI2_Initv+0x7c>)
 8005a76:	4a1e      	ldr	r2, [pc, #120]	; (8005af0 <_ZL12MX_SPI2_Initv+0x80>)
 8005a78:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 8005a7a:	4b1c      	ldr	r3, [pc, #112]	; (8005aec <_ZL12MX_SPI2_Initv+0x7c>)
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8005a80:	4b1a      	ldr	r3, [pc, #104]	; (8005aec <_ZL12MX_SPI2_Initv+0x7c>)
 8005a82:	2200      	movs	r2, #0
 8005a84:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8005a86:	4b19      	ldr	r3, [pc, #100]	; (8005aec <_ZL12MX_SPI2_Initv+0x7c>)
 8005a88:	22e0      	movs	r2, #224	; 0xe0
 8005a8a:	00d2      	lsls	r2, r2, #3
 8005a8c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005a8e:	4b17      	ldr	r3, [pc, #92]	; (8005aec <_ZL12MX_SPI2_Initv+0x7c>)
 8005a90:	2200      	movs	r2, #0
 8005a92:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005a94:	4b15      	ldr	r3, [pc, #84]	; (8005aec <_ZL12MX_SPI2_Initv+0x7c>)
 8005a96:	2200      	movs	r2, #0
 8005a98:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 8005a9a:	4b14      	ldr	r3, [pc, #80]	; (8005aec <_ZL12MX_SPI2_Initv+0x7c>)
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005aa0:	4b12      	ldr	r3, [pc, #72]	; (8005aec <_ZL12MX_SPI2_Initv+0x7c>)
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8005aa6:	4b11      	ldr	r3, [pc, #68]	; (8005aec <_ZL12MX_SPI2_Initv+0x7c>)
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005aac:	4b0f      	ldr	r3, [pc, #60]	; (8005aec <_ZL12MX_SPI2_Initv+0x7c>)
 8005aae:	2200      	movs	r2, #0
 8005ab0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8005ab2:	4b0e      	ldr	r3, [pc, #56]	; (8005aec <_ZL12MX_SPI2_Initv+0x7c>)
 8005ab4:	2207      	movs	r2, #7
 8005ab6:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8005ab8:	4b0c      	ldr	r3, [pc, #48]	; (8005aec <_ZL12MX_SPI2_Initv+0x7c>)
 8005aba:	2200      	movs	r2, #0
 8005abc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8005abe:	4b0b      	ldr	r3, [pc, #44]	; (8005aec <_ZL12MX_SPI2_Initv+0x7c>)
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8005ac4:	4b09      	ldr	r3, [pc, #36]	; (8005aec <_ZL12MX_SPI2_Initv+0x7c>)
 8005ac6:	0018      	movs	r0, r3
 8005ac8:	f7fd f90a 	bl	8002ce0 <HAL_SPI_Init>
 8005acc:	0003      	movs	r3, r0
 8005ace:	1e5a      	subs	r2, r3, #1
 8005ad0:	4193      	sbcs	r3, r2
 8005ad2:	b2db      	uxtb	r3, r3
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d005      	beq.n	8005ae4 <_ZL12MX_SPI2_Initv+0x74>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005ad8:	4a06      	ldr	r2, [pc, #24]	; (8005af4 <_ZL12MX_SPI2_Initv+0x84>)
 8005ada:	4b07      	ldr	r3, [pc, #28]	; (8005af8 <_ZL12MX_SPI2_Initv+0x88>)
 8005adc:	0011      	movs	r1, r2
 8005ade:	0018      	movs	r0, r3
 8005ae0:	f000 f964 	bl	8005dac <_Error_Handler>
  }

}
 8005ae4:	46c0      	nop			; (mov r8, r8)
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	bd80      	pop	{r7, pc}
 8005aea:	46c0      	nop			; (mov r8, r8)
 8005aec:	20000754 	.word	0x20000754
 8005af0:	40003800 	.word	0x40003800
 8005af4:	0000022b 	.word	0x0000022b
 8005af8:	080069e4 	.word	0x080069e4

08005afc <_ZL12MX_TIM6_Initv>:

/* TIM6 init function */
static void MX_TIM6_Init(void)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	af00      	add	r7, sp, #0

  htim6.Instance = TIM6;
 8005b00:	4b19      	ldr	r3, [pc, #100]	; (8005b68 <_ZL12MX_TIM6_Initv+0x6c>)
 8005b02:	4a1a      	ldr	r2, [pc, #104]	; (8005b6c <_ZL12MX_TIM6_Initv+0x70>)
 8005b04:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 1;
 8005b06:	4b18      	ldr	r3, [pc, #96]	; (8005b68 <_ZL12MX_TIM6_Initv+0x6c>)
 8005b08:	2201      	movs	r2, #1
 8005b0a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005b0c:	4b16      	ldr	r3, [pc, #88]	; (8005b68 <_ZL12MX_TIM6_Initv+0x6c>)
 8005b0e:	2200      	movs	r2, #0
 8005b10:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 6500;		//Prescaler = 1 , Period = 6500 -> 280us
 8005b12:	4b15      	ldr	r3, [pc, #84]	; (8005b68 <_ZL12MX_TIM6_Initv+0x6c>)
 8005b14:	4a16      	ldr	r2, [pc, #88]	; (8005b70 <_ZL12MX_TIM6_Initv+0x74>)
 8005b16:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005b18:	4b13      	ldr	r3, [pc, #76]	; (8005b68 <_ZL12MX_TIM6_Initv+0x6c>)
 8005b1a:	2280      	movs	r2, #128	; 0x80
 8005b1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005b1e:	4b12      	ldr	r3, [pc, #72]	; (8005b68 <_ZL12MX_TIM6_Initv+0x6c>)
 8005b20:	0018      	movs	r0, r3
 8005b22:	f7fd ff39 	bl	8003998 <HAL_TIM_Base_Init>
 8005b26:	0003      	movs	r3, r0
 8005b28:	1e5a      	subs	r2, r3, #1
 8005b2a:	4193      	sbcs	r3, r2
 8005b2c:	b2db      	uxtb	r3, r3
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d005      	beq.n	8005b3e <_ZL12MX_TIM6_Initv+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005b32:	4a10      	ldr	r2, [pc, #64]	; (8005b74 <_ZL12MX_TIM6_Initv+0x78>)
 8005b34:	4b10      	ldr	r3, [pc, #64]	; (8005b78 <_ZL12MX_TIM6_Initv+0x7c>)
 8005b36:	0011      	movs	r1, r2
 8005b38:	0018      	movs	r0, r3
 8005b3a:	f000 f937 	bl	8005dac <_Error_Handler>
  }

  if (HAL_TIM_OnePulse_Init(&htim6, TIM_OPMODE_SINGLE) != HAL_OK)
 8005b3e:	4b0a      	ldr	r3, [pc, #40]	; (8005b68 <_ZL12MX_TIM6_Initv+0x6c>)
 8005b40:	2108      	movs	r1, #8
 8005b42:	0018      	movs	r0, r3
 8005b44:	f7fd ff6d 	bl	8003a22 <HAL_TIM_OnePulse_Init>
 8005b48:	0003      	movs	r3, r0
 8005b4a:	1e5a      	subs	r2, r3, #1
 8005b4c:	4193      	sbcs	r3, r2
 8005b4e:	b2db      	uxtb	r3, r3
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d006      	beq.n	8005b62 <_ZL12MX_TIM6_Initv+0x66>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005b54:	2390      	movs	r3, #144	; 0x90
 8005b56:	009a      	lsls	r2, r3, #2
 8005b58:	4b07      	ldr	r3, [pc, #28]	; (8005b78 <_ZL12MX_TIM6_Initv+0x7c>)
 8005b5a:	0011      	movs	r1, r2
 8005b5c:	0018      	movs	r0, r3
 8005b5e:	f000 f925 	bl	8005dac <_Error_Handler>
  }

}
 8005b62:	46c0      	nop			; (mov r8, r8)
 8005b64:	46bd      	mov	sp, r7
 8005b66:	bd80      	pop	{r7, pc}
 8005b68:	20000840 	.word	0x20000840
 8005b6c:	40001000 	.word	0x40001000
 8005b70:	00001964 	.word	0x00001964
 8005b74:	0000023b 	.word	0x0000023b
 8005b78:	080069e4 	.word	0x080069e4

08005b7c <_ZL11MX_DMA_Initv>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b082      	sub	sp, #8
 8005b80:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005b82:	4b14      	ldr	r3, [pc, #80]	; (8005bd4 <_ZL11MX_DMA_Initv+0x58>)
 8005b84:	4a13      	ldr	r2, [pc, #76]	; (8005bd4 <_ZL11MX_DMA_Initv+0x58>)
 8005b86:	6952      	ldr	r2, [r2, #20]
 8005b88:	2101      	movs	r1, #1
 8005b8a:	430a      	orrs	r2, r1
 8005b8c:	615a      	str	r2, [r3, #20]
 8005b8e:	4b11      	ldr	r3, [pc, #68]	; (8005bd4 <_ZL11MX_DMA_Initv+0x58>)
 8005b90:	695b      	ldr	r3, [r3, #20]
 8005b92:	2201      	movs	r2, #1
 8005b94:	4013      	ands	r3, r2
 8005b96:	607b      	str	r3, [r7, #4]
 8005b98:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	2100      	movs	r1, #0
 8005b9e:	2009      	movs	r0, #9
 8005ba0:	f7fb ffb6 	bl	8001b10 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8005ba4:	2009      	movs	r0, #9
 8005ba6:	f7fb ffc9 	bl	8001b3c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8005baa:	2200      	movs	r2, #0
 8005bac:	2100      	movs	r1, #0
 8005bae:	200a      	movs	r0, #10
 8005bb0:	f7fb ffae 	bl	8001b10 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8005bb4:	200a      	movs	r0, #10
 8005bb6:	f7fb ffc1 	bl	8001b3c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 8005bba:	2200      	movs	r2, #0
 8005bbc:	2100      	movs	r1, #0
 8005bbe:	200b      	movs	r0, #11
 8005bc0:	f7fb ffa6 	bl	8001b10 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8005bc4:	200b      	movs	r0, #11
 8005bc6:	f7fb ffb9 	bl	8001b3c <HAL_NVIC_EnableIRQ>

}
 8005bca:	46c0      	nop			; (mov r8, r8)
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	b002      	add	sp, #8
 8005bd0:	bd80      	pop	{r7, pc}
 8005bd2:	46c0      	nop			; (mov r8, r8)
 8005bd4:	40021000 	.word	0x40021000

08005bd8 <_ZL12MX_GPIO_Initv>:
        * Output
        * EVENT_OUT
        * EXTI
*/
static void MX_GPIO_Init(void)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b088      	sub	sp, #32
 8005bdc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8005bde:	4b6f      	ldr	r3, [pc, #444]	; (8005d9c <_ZL12MX_GPIO_Initv+0x1c4>)
 8005be0:	4a6e      	ldr	r2, [pc, #440]	; (8005d9c <_ZL12MX_GPIO_Initv+0x1c4>)
 8005be2:	6952      	ldr	r2, [r2, #20]
 8005be4:	2180      	movs	r1, #128	; 0x80
 8005be6:	03c9      	lsls	r1, r1, #15
 8005be8:	430a      	orrs	r2, r1
 8005bea:	615a      	str	r2, [r3, #20]
 8005bec:	4b6b      	ldr	r3, [pc, #428]	; (8005d9c <_ZL12MX_GPIO_Initv+0x1c4>)
 8005bee:	695a      	ldr	r2, [r3, #20]
 8005bf0:	2380      	movs	r3, #128	; 0x80
 8005bf2:	03db      	lsls	r3, r3, #15
 8005bf4:	4013      	ands	r3, r2
 8005bf6:	60bb      	str	r3, [r7, #8]
 8005bf8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005bfa:	4b68      	ldr	r3, [pc, #416]	; (8005d9c <_ZL12MX_GPIO_Initv+0x1c4>)
 8005bfc:	4a67      	ldr	r2, [pc, #412]	; (8005d9c <_ZL12MX_GPIO_Initv+0x1c4>)
 8005bfe:	6952      	ldr	r2, [r2, #20]
 8005c00:	2180      	movs	r1, #128	; 0x80
 8005c02:	0289      	lsls	r1, r1, #10
 8005c04:	430a      	orrs	r2, r1
 8005c06:	615a      	str	r2, [r3, #20]
 8005c08:	4b64      	ldr	r3, [pc, #400]	; (8005d9c <_ZL12MX_GPIO_Initv+0x1c4>)
 8005c0a:	695a      	ldr	r2, [r3, #20]
 8005c0c:	2380      	movs	r3, #128	; 0x80
 8005c0e:	029b      	lsls	r3, r3, #10
 8005c10:	4013      	ands	r3, r2
 8005c12:	607b      	str	r3, [r7, #4]
 8005c14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005c16:	4b61      	ldr	r3, [pc, #388]	; (8005d9c <_ZL12MX_GPIO_Initv+0x1c4>)
 8005c18:	4a60      	ldr	r2, [pc, #384]	; (8005d9c <_ZL12MX_GPIO_Initv+0x1c4>)
 8005c1a:	6952      	ldr	r2, [r2, #20]
 8005c1c:	2180      	movs	r1, #128	; 0x80
 8005c1e:	02c9      	lsls	r1, r1, #11
 8005c20:	430a      	orrs	r2, r1
 8005c22:	615a      	str	r2, [r3, #20]
 8005c24:	4b5d      	ldr	r3, [pc, #372]	; (8005d9c <_ZL12MX_GPIO_Initv+0x1c4>)
 8005c26:	695a      	ldr	r2, [r3, #20]
 8005c28:	2380      	movs	r3, #128	; 0x80
 8005c2a:	02db      	lsls	r3, r3, #11
 8005c2c:	4013      	ands	r3, r2
 8005c2e:	603b      	str	r3, [r7, #0]
 8005c30:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EN_sensors_Pin|Select0_Pin|Select1_Pin|Select2_Pin 
                          |fbLED_SCK_Pin|fbLED_SDO_Pin|fbLED_LE_Pin, GPIO_PIN_RESET);
 8005c32:	495b      	ldr	r1, [pc, #364]	; (8005da0 <_ZL12MX_GPIO_Initv+0x1c8>)
 8005c34:	4b5b      	ldr	r3, [pc, #364]	; (8005da4 <_ZL12MX_GPIO_Initv+0x1cc>)
 8005c36:	2200      	movs	r2, #0
 8005c38:	0018      	movs	r0, r3
 8005c3a:	f7fc fb21 	bl	8002280 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(infra_LE_GPIO_Port, infra_LE_Pin, GPIO_PIN_RESET);
 8005c3e:	2380      	movs	r3, #128	; 0x80
 8005c40:	0159      	lsls	r1, r3, #5
 8005c42:	2390      	movs	r3, #144	; 0x90
 8005c44:	05db      	lsls	r3, r3, #23
 8005c46:	2200      	movs	r2, #0
 8005c48:	0018      	movs	r0, r3
 8005c4a:	f7fc fb19 	bl	8002280 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(infra_OE_GPIO_Port, infra_OE_Pin, GPIO_PIN_RESET);
 8005c4e:	2380      	movs	r3, #128	; 0x80
 8005c50:	0119      	lsls	r1, r3, #4
 8005c52:	2390      	movs	r3, #144	; 0x90
 8005c54:	05db      	lsls	r3, r3, #23
 8005c56:	2200      	movs	r2, #0
 8005c58:	0018      	movs	r0, r3
 8005c5a:	f7fc fb11 	bl	8002280 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EN_sensors_Pin Select0_Pin Select1_Pin Select2_Pin 
                            fbLED_LE_Pin */
  GPIO_InitStruct.Pin = EN_sensors_Pin|Select0_Pin|Select1_Pin|Select2_Pin 
 8005c5e:	230c      	movs	r3, #12
 8005c60:	18fb      	adds	r3, r7, r3
 8005c62:	4a51      	ldr	r2, [pc, #324]	; (8005da8 <_ZL12MX_GPIO_Initv+0x1d0>)
 8005c64:	601a      	str	r2, [r3, #0]
                          |fbLED_LE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005c66:	230c      	movs	r3, #12
 8005c68:	18fb      	adds	r3, r7, r3
 8005c6a:	2201      	movs	r2, #1
 8005c6c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c6e:	230c      	movs	r3, #12
 8005c70:	18fb      	adds	r3, r7, r3
 8005c72:	2200      	movs	r2, #0
 8005c74:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005c76:	230c      	movs	r3, #12
 8005c78:	18fb      	adds	r3, r7, r3
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005c7e:	230c      	movs	r3, #12
 8005c80:	18fb      	adds	r3, r7, r3
 8005c82:	4a48      	ldr	r2, [pc, #288]	; (8005da4 <_ZL12MX_GPIO_Initv+0x1cc>)
 8005c84:	0019      	movs	r1, r3
 8005c86:	0010      	movs	r0, r2
 8005c88:	f7fc f986 	bl	8001f98 <HAL_GPIO_Init>

  /*Configure GPIO pins : fbLED_SCK_Pin , fbLED_SDO_Pin */
  GPIO_InitStruct.Pin =  fbLED_SCK_Pin|fbLED_SDO_Pin;
 8005c8c:	230c      	movs	r3, #12
 8005c8e:	18fb      	adds	r3, r7, r3
 8005c90:	22c0      	movs	r2, #192	; 0xc0
 8005c92:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005c94:	230c      	movs	r3, #12
 8005c96:	18fb      	adds	r3, r7, r3
 8005c98:	2201      	movs	r2, #1
 8005c9a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c9c:	230c      	movs	r3, #12
 8005c9e:	18fb      	adds	r3, r7, r3
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005ca4:	230c      	movs	r3, #12
 8005ca6:	18fb      	adds	r3, r7, r3
 8005ca8:	2203      	movs	r2, #3
 8005caa:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005cac:	230c      	movs	r3, #12
 8005cae:	18fb      	adds	r3, r7, r3
 8005cb0:	4a3c      	ldr	r2, [pc, #240]	; (8005da4 <_ZL12MX_GPIO_Initv+0x1cc>)
 8005cb2:	0019      	movs	r1, r3
 8005cb4:	0010      	movs	r0, r2
 8005cb6:	f7fc f96f 	bl	8001f98 <HAL_GPIO_Init>

  /*Configure GPIO pins : fbLED_OE_Pin */
  GPIO_InitStruct.Pin =  fbLED_OE_Pin;
 8005cba:	230c      	movs	r3, #12
 8005cbc:	18fb      	adds	r3, r7, r3
 8005cbe:	2280      	movs	r2, #128	; 0x80
 8005cc0:	0052      	lsls	r2, r2, #1
 8005cc2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005cc4:	230c      	movs	r3, #12
 8005cc6:	18fb      	adds	r3, r7, r3
 8005cc8:	2201      	movs	r2, #1
 8005cca:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ccc:	230c      	movs	r3, #12
 8005cce:	18fb      	adds	r3, r7, r3
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005cd4:	230c      	movs	r3, #12
 8005cd6:	18fb      	adds	r3, r7, r3
 8005cd8:	2200      	movs	r2, #0
 8005cda:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(fbLED_OE_GPIO_Port, &GPIO_InitStruct);
 8005cdc:	230c      	movs	r3, #12
 8005cde:	18fa      	adds	r2, r7, r3
 8005ce0:	2390      	movs	r3, #144	; 0x90
 8005ce2:	05db      	lsls	r3, r3, #23
 8005ce4:	0011      	movs	r1, r2
 8005ce6:	0018      	movs	r0, r3
 8005ce8:	f7fc f956 	bl	8001f98 <HAL_GPIO_Init>

  /*Configure GPIO pin : infra_LE_Pin */
  GPIO_InitStruct.Pin = infra_LE_Pin;
 8005cec:	230c      	movs	r3, #12
 8005cee:	18fb      	adds	r3, r7, r3
 8005cf0:	2280      	movs	r2, #128	; 0x80
 8005cf2:	0152      	lsls	r2, r2, #5
 8005cf4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005cf6:	230c      	movs	r3, #12
 8005cf8:	18fb      	adds	r3, r7, r3
 8005cfa:	2201      	movs	r2, #1
 8005cfc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005cfe:	230c      	movs	r3, #12
 8005d00:	18fb      	adds	r3, r7, r3
 8005d02:	2200      	movs	r2, #0
 8005d04:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005d06:	230c      	movs	r3, #12
 8005d08:	18fb      	adds	r3, r7, r3
 8005d0a:	2203      	movs	r2, #3
 8005d0c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(infra_LE_GPIO_Port, &GPIO_InitStruct);
 8005d0e:	230c      	movs	r3, #12
 8005d10:	18fa      	adds	r2, r7, r3
 8005d12:	2390      	movs	r3, #144	; 0x90
 8005d14:	05db      	lsls	r3, r3, #23
 8005d16:	0011      	movs	r1, r2
 8005d18:	0018      	movs	r0, r3
 8005d1a:	f7fc f93d 	bl	8001f98 <HAL_GPIO_Init>

  /*Configure GPIO pin : infra_OE_Pin */
  GPIO_InitStruct.Pin = infra_OE_Pin;
 8005d1e:	230c      	movs	r3, #12
 8005d20:	18fb      	adds	r3, r7, r3
 8005d22:	2280      	movs	r2, #128	; 0x80
 8005d24:	0112      	lsls	r2, r2, #4
 8005d26:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005d28:	230c      	movs	r3, #12
 8005d2a:	18fb      	adds	r3, r7, r3
 8005d2c:	2201      	movs	r2, #1
 8005d2e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d30:	230c      	movs	r3, #12
 8005d32:	18fb      	adds	r3, r7, r3
 8005d34:	2200      	movs	r2, #0
 8005d36:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005d38:	230c      	movs	r3, #12
 8005d3a:	18fb      	adds	r3, r7, r3
 8005d3c:	2203      	movs	r2, #3
 8005d3e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(infra_OE_GPIO_Port, &GPIO_InitStruct);
 8005d40:	230c      	movs	r3, #12
 8005d42:	18fa      	adds	r2, r7, r3
 8005d44:	2390      	movs	r3, #144	; 0x90
 8005d46:	05db      	lsls	r3, r3, #23
 8005d48:	0011      	movs	r1, r2
 8005d4a:	0018      	movs	r0, r3
 8005d4c:	f7fc f924 	bl	8001f98 <HAL_GPIO_Init>

  /*Configure GPIO pin : infra_OE_Pin */
  GPIO_InitStruct.Pin = MAIN_NOTIFY_Pin;
 8005d50:	230c      	movs	r3, #12
 8005d52:	18fb      	adds	r3, r7, r3
 8005d54:	2280      	movs	r2, #128	; 0x80
 8005d56:	0092      	lsls	r2, r2, #2
 8005d58:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005d5a:	230c      	movs	r3, #12
 8005d5c:	18fb      	adds	r3, r7, r3
 8005d5e:	2201      	movs	r2, #1
 8005d60:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d62:	230c      	movs	r3, #12
 8005d64:	18fb      	adds	r3, r7, r3
 8005d66:	2200      	movs	r2, #0
 8005d68:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d6a:	230c      	movs	r3, #12
 8005d6c:	18fb      	adds	r3, r7, r3
 8005d6e:	2200      	movs	r2, #0
 8005d70:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(MAIN_NOTIFY_GPIO_Port, &GPIO_InitStruct);
 8005d72:	230c      	movs	r3, #12
 8005d74:	18fa      	adds	r2, r7, r3
 8005d76:	2390      	movs	r3, #144	; 0x90
 8005d78:	05db      	lsls	r3, r3, #23
 8005d7a:	0011      	movs	r1, r2
 8005d7c:	0018      	movs	r0, r3
 8005d7e:	f7fc f90b 	bl	8001f98 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(MAIN_NOTIFY_GPIO_Port , MAIN_NOTIFY_Pin , GPIO_PIN_RESET);
 8005d82:	2380      	movs	r3, #128	; 0x80
 8005d84:	0099      	lsls	r1, r3, #2
 8005d86:	2390      	movs	r3, #144	; 0x90
 8005d88:	05db      	lsls	r3, r3, #23
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	0018      	movs	r0, r3
 8005d8e:	f7fc fa77 	bl	8002280 <HAL_GPIO_WritePin>
}
 8005d92:	46c0      	nop			; (mov r8, r8)
 8005d94:	46bd      	mov	sp, r7
 8005d96:	b008      	add	sp, #32
 8005d98:	bd80      	pop	{r7, pc}
 8005d9a:	46c0      	nop			; (mov r8, r8)
 8005d9c:	40021000 	.word	0x40021000
 8005da0:	00000dc6 	.word	0x00000dc6
 8005da4:	48000400 	.word	0x48000400
 8005da8:	00000d06 	.word	0x00000d06

08005dac <_Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void _Error_Handler(char * file, int line)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b082      	sub	sp, #8
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
 8005db4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1) 
 8005db6:	e7fe      	b.n	8005db6 <_Error_Handler+0xa>

08005db8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b082      	sub	sp, #8
 8005dbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005dbe:	4b12      	ldr	r3, [pc, #72]	; (8005e08 <HAL_MspInit+0x50>)
 8005dc0:	4a11      	ldr	r2, [pc, #68]	; (8005e08 <HAL_MspInit+0x50>)
 8005dc2:	6992      	ldr	r2, [r2, #24]
 8005dc4:	2101      	movs	r1, #1
 8005dc6:	430a      	orrs	r2, r1
 8005dc8:	619a      	str	r2, [r3, #24]
 8005dca:	4b0f      	ldr	r3, [pc, #60]	; (8005e08 <HAL_MspInit+0x50>)
 8005dcc:	699b      	ldr	r3, [r3, #24]
 8005dce:	2201      	movs	r2, #1
 8005dd0:	4013      	ands	r3, r2
 8005dd2:	607b      	str	r3, [r7, #4]
 8005dd4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8005dd6:	2305      	movs	r3, #5
 8005dd8:	425b      	negs	r3, r3
 8005dda:	2200      	movs	r2, #0
 8005ddc:	2100      	movs	r1, #0
 8005dde:	0018      	movs	r0, r3
 8005de0:	f7fb fe96 	bl	8001b10 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8005de4:	2302      	movs	r3, #2
 8005de6:	425b      	negs	r3, r3
 8005de8:	2200      	movs	r2, #0
 8005dea:	2100      	movs	r1, #0
 8005dec:	0018      	movs	r0, r3
 8005dee:	f7fb fe8f 	bl	8001b10 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8005df2:	2301      	movs	r3, #1
 8005df4:	425b      	negs	r3, r3
 8005df6:	2200      	movs	r2, #0
 8005df8:	2100      	movs	r1, #0
 8005dfa:	0018      	movs	r0, r3
 8005dfc:	f7fb fe88 	bl	8001b10 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005e00:	46c0      	nop			; (mov r8, r8)
 8005e02:	46bd      	mov	sp, r7
 8005e04:	b002      	add	sp, #8
 8005e06:	bd80      	pop	{r7, pc}
 8005e08:	40021000 	.word	0x40021000

08005e0c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b088      	sub	sp, #32
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4a2e      	ldr	r2, [pc, #184]	; (8005ed4 <HAL_ADC_MspInit+0xc8>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d155      	bne.n	8005eca <HAL_ADC_MspInit+0xbe>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005e1e:	4b2e      	ldr	r3, [pc, #184]	; (8005ed8 <HAL_ADC_MspInit+0xcc>)
 8005e20:	4a2d      	ldr	r2, [pc, #180]	; (8005ed8 <HAL_ADC_MspInit+0xcc>)
 8005e22:	6992      	ldr	r2, [r2, #24]
 8005e24:	2180      	movs	r1, #128	; 0x80
 8005e26:	0089      	lsls	r1, r1, #2
 8005e28:	430a      	orrs	r2, r1
 8005e2a:	619a      	str	r2, [r3, #24]
 8005e2c:	4b2a      	ldr	r3, [pc, #168]	; (8005ed8 <HAL_ADC_MspInit+0xcc>)
 8005e2e:	699a      	ldr	r2, [r3, #24]
 8005e30:	2380      	movs	r3, #128	; 0x80
 8005e32:	009b      	lsls	r3, r3, #2
 8005e34:	4013      	ands	r3, r2
 8005e36:	60bb      	str	r3, [r7, #8]
 8005e38:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> ADC_IN4
    PA5     ------> ADC_IN5
    PA6     ------> ADC_IN6
    PA7     ------> ADC_IN7 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8005e3a:	230c      	movs	r3, #12
 8005e3c:	18fb      	adds	r3, r7, r3
 8005e3e:	22ff      	movs	r2, #255	; 0xff
 8005e40:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005e42:	230c      	movs	r3, #12
 8005e44:	18fb      	adds	r3, r7, r3
 8005e46:	2203      	movs	r2, #3
 8005e48:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e4a:	230c      	movs	r3, #12
 8005e4c:	18fb      	adds	r3, r7, r3
 8005e4e:	2200      	movs	r2, #0
 8005e50:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005e52:	230c      	movs	r3, #12
 8005e54:	18fa      	adds	r2, r7, r3
 8005e56:	2390      	movs	r3, #144	; 0x90
 8005e58:	05db      	lsls	r3, r3, #23
 8005e5a:	0011      	movs	r1, r2
 8005e5c:	0018      	movs	r0, r3
 8005e5e:	f7fc f89b 	bl	8001f98 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8005e62:	4b1e      	ldr	r3, [pc, #120]	; (8005edc <HAL_ADC_MspInit+0xd0>)
 8005e64:	4a1e      	ldr	r2, [pc, #120]	; (8005ee0 <HAL_ADC_MspInit+0xd4>)
 8005e66:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005e68:	4b1c      	ldr	r3, [pc, #112]	; (8005edc <HAL_ADC_MspInit+0xd0>)
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8005e6e:	4b1b      	ldr	r3, [pc, #108]	; (8005edc <HAL_ADC_MspInit+0xd0>)
 8005e70:	2200      	movs	r2, #0
 8005e72:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8005e74:	4b19      	ldr	r3, [pc, #100]	; (8005edc <HAL_ADC_MspInit+0xd0>)
 8005e76:	2280      	movs	r2, #128	; 0x80
 8005e78:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005e7a:	4b18      	ldr	r3, [pc, #96]	; (8005edc <HAL_ADC_MspInit+0xd0>)
 8005e7c:	2280      	movs	r2, #128	; 0x80
 8005e7e:	0052      	lsls	r2, r2, #1
 8005e80:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;		//flszavanknt ugrunk mert 16 bites tmbbe msolgatunk
 8005e82:	4b16      	ldr	r3, [pc, #88]	; (8005edc <HAL_ADC_MspInit+0xd0>)
 8005e84:	2280      	movs	r2, #128	; 0x80
 8005e86:	00d2      	lsls	r2, r2, #3
 8005e88:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_NORMAL;
 8005e8a:	4b14      	ldr	r3, [pc, #80]	; (8005edc <HAL_ADC_MspInit+0xd0>)
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_MEDIUM;
 8005e90:	4b12      	ldr	r3, [pc, #72]	; (8005edc <HAL_ADC_MspInit+0xd0>)
 8005e92:	2280      	movs	r2, #128	; 0x80
 8005e94:	0152      	lsls	r2, r2, #5
 8005e96:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8005e98:	4b10      	ldr	r3, [pc, #64]	; (8005edc <HAL_ADC_MspInit+0xd0>)
 8005e9a:	0018      	movs	r0, r3
 8005e9c:	f7fb fe92 	bl	8001bc4 <HAL_DMA_Init>
 8005ea0:	1e03      	subs	r3, r0, #0
 8005ea2:	d004      	beq.n	8005eae <HAL_ADC_MspInit+0xa2>
    {
      _Error_Handler(__FILE__, __LINE__);
 8005ea4:	4b0f      	ldr	r3, [pc, #60]	; (8005ee4 <HAL_ADC_MspInit+0xd8>)
 8005ea6:	2178      	movs	r1, #120	; 0x78
 8005ea8:	0018      	movs	r0, r3
 8005eaa:	f7ff ff7f 	bl	8005dac <_Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	4a0a      	ldr	r2, [pc, #40]	; (8005edc <HAL_ADC_MspInit+0xd0>)
 8005eb2:	63da      	str	r2, [r3, #60]	; 0x3c
 8005eb4:	4b09      	ldr	r3, [pc, #36]	; (8005edc <HAL_ADC_MspInit+0xd0>)
 8005eb6:	687a      	ldr	r2, [r7, #4]
 8005eb8:	625a      	str	r2, [r3, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8005eba:	2200      	movs	r2, #0
 8005ebc:	2100      	movs	r1, #0
 8005ebe:	200c      	movs	r0, #12
 8005ec0:	f7fb fe26 	bl	8001b10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8005ec4:	200c      	movs	r0, #12
 8005ec6:	f7fb fe39 	bl	8001b3c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8005eca:	46c0      	nop			; (mov r8, r8)
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	b008      	add	sp, #32
 8005ed0:	bd80      	pop	{r7, pc}
 8005ed2:	46c0      	nop			; (mov r8, r8)
 8005ed4:	40012400 	.word	0x40012400
 8005ed8:	40021000 	.word	0x40021000
 8005edc:	200006ac 	.word	0x200006ac
 8005ee0:	40020008 	.word	0x40020008
 8005ee4:	080069f4 	.word	0x080069f4

08005ee8 <HAL_SPI_MspInit>:
  }

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b08a      	sub	sp, #40	; 0x28
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI1)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	4a62      	ldr	r2, [pc, #392]	; (8006080 <HAL_SPI_MspInit+0x198>)
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d131      	bne.n	8005f5e <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005efa:	4b62      	ldr	r3, [pc, #392]	; (8006084 <HAL_SPI_MspInit+0x19c>)
 8005efc:	4a61      	ldr	r2, [pc, #388]	; (8006084 <HAL_SPI_MspInit+0x19c>)
 8005efe:	6992      	ldr	r2, [r2, #24]
 8005f00:	2180      	movs	r1, #128	; 0x80
 8005f02:	0149      	lsls	r1, r1, #5
 8005f04:	430a      	orrs	r2, r1
 8005f06:	619a      	str	r2, [r3, #24]
 8005f08:	4b5e      	ldr	r3, [pc, #376]	; (8006084 <HAL_SPI_MspInit+0x19c>)
 8005f0a:	699a      	ldr	r2, [r3, #24]
 8005f0c:	2380      	movs	r3, #128	; 0x80
 8005f0e:	015b      	lsls	r3, r3, #5
 8005f10:	4013      	ands	r3, r2
 8005f12:	613b      	str	r3, [r7, #16]
 8005f14:	693b      	ldr	r3, [r7, #16]
  
    /**SPI1 GPIO Configuration    
    PB3     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = SPI1_infra_SCK_Pin|SPI1_infra_SDO_Pin;
 8005f16:	2314      	movs	r3, #20
 8005f18:	18fb      	adds	r3, r7, r3
 8005f1a:	2228      	movs	r2, #40	; 0x28
 8005f1c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f1e:	2314      	movs	r3, #20
 8005f20:	18fb      	adds	r3, r7, r3
 8005f22:	2202      	movs	r2, #2
 8005f24:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005f26:	2314      	movs	r3, #20
 8005f28:	18fb      	adds	r3, r7, r3
 8005f2a:	2202      	movs	r2, #2
 8005f2c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005f2e:	2314      	movs	r3, #20
 8005f30:	18fb      	adds	r3, r7, r3
 8005f32:	2200      	movs	r2, #0
 8005f34:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8005f36:	2314      	movs	r3, #20
 8005f38:	18fb      	adds	r3, r7, r3
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005f3e:	2314      	movs	r3, #20
 8005f40:	18fb      	adds	r3, r7, r3
 8005f42:	4a51      	ldr	r2, [pc, #324]	; (8006088 <HAL_SPI_MspInit+0x1a0>)
 8005f44:	0019      	movs	r1, r3
 8005f46:	0010      	movs	r0, r2
 8005f48:	f7fc f826 	bl	8001f98 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	2100      	movs	r1, #0
 8005f50:	2019      	movs	r0, #25
 8005f52:	f7fb fddd 	bl	8001b10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8005f56:	2019      	movs	r0, #25
 8005f58:	f7fb fdf0 	bl	8001b3c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8005f5c:	e08b      	b.n	8006076 <HAL_SPI_MspInit+0x18e>
  else if(hspi->Instance==SPI2)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	4a4a      	ldr	r2, [pc, #296]	; (800608c <HAL_SPI_MspInit+0x1a4>)
 8005f64:	4293      	cmp	r3, r2
 8005f66:	d000      	beq.n	8005f6a <HAL_SPI_MspInit+0x82>
 8005f68:	e085      	b.n	8006076 <HAL_SPI_MspInit+0x18e>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8005f6a:	4b46      	ldr	r3, [pc, #280]	; (8006084 <HAL_SPI_MspInit+0x19c>)
 8005f6c:	4a45      	ldr	r2, [pc, #276]	; (8006084 <HAL_SPI_MspInit+0x19c>)
 8005f6e:	69d2      	ldr	r2, [r2, #28]
 8005f70:	2180      	movs	r1, #128	; 0x80
 8005f72:	01c9      	lsls	r1, r1, #7
 8005f74:	430a      	orrs	r2, r1
 8005f76:	61da      	str	r2, [r3, #28]
 8005f78:	4b42      	ldr	r3, [pc, #264]	; (8006084 <HAL_SPI_MspInit+0x19c>)
 8005f7a:	69da      	ldr	r2, [r3, #28]
 8005f7c:	2380      	movs	r3, #128	; 0x80
 8005f7e:	01db      	lsls	r3, r3, #7
 8005f80:	4013      	ands	r3, r2
 8005f82:	60fb      	str	r3, [r7, #12]
 8005f84:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SPI2_Main_SS_Pin|SPI2_Main_SCK_Pin|SPI2_Main_MISO_Pin|SPI2_Main_MOSI_Pin;
 8005f86:	2314      	movs	r3, #20
 8005f88:	18fb      	adds	r3, r7, r3
 8005f8a:	22f0      	movs	r2, #240	; 0xf0
 8005f8c:	0212      	lsls	r2, r2, #8
 8005f8e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f90:	2314      	movs	r3, #20
 8005f92:	18fb      	adds	r3, r7, r3
 8005f94:	2202      	movs	r2, #2
 8005f96:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f98:	2314      	movs	r3, #20
 8005f9a:	18fb      	adds	r3, r7, r3
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005fa0:	2314      	movs	r3, #20
 8005fa2:	18fb      	adds	r3, r7, r3
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8005fa8:	2314      	movs	r3, #20
 8005faa:	18fb      	adds	r3, r7, r3
 8005fac:	2200      	movs	r2, #0
 8005fae:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005fb0:	2314      	movs	r3, #20
 8005fb2:	18fb      	adds	r3, r7, r3
 8005fb4:	4a34      	ldr	r2, [pc, #208]	; (8006088 <HAL_SPI_MspInit+0x1a0>)
 8005fb6:	0019      	movs	r1, r3
 8005fb8:	0010      	movs	r0, r2
 8005fba:	f7fb ffed 	bl	8001f98 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8005fbe:	4b34      	ldr	r3, [pc, #208]	; (8006090 <HAL_SPI_MspInit+0x1a8>)
 8005fc0:	4a34      	ldr	r2, [pc, #208]	; (8006094 <HAL_SPI_MspInit+0x1ac>)
 8005fc2:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005fc4:	4b32      	ldr	r3, [pc, #200]	; (8006090 <HAL_SPI_MspInit+0x1a8>)
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005fca:	4b31      	ldr	r3, [pc, #196]	; (8006090 <HAL_SPI_MspInit+0x1a8>)
 8005fcc:	2200      	movs	r2, #0
 8005fce:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005fd0:	4b2f      	ldr	r3, [pc, #188]	; (8006090 <HAL_SPI_MspInit+0x1a8>)
 8005fd2:	2280      	movs	r2, #128	; 0x80
 8005fd4:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005fd6:	4b2e      	ldr	r3, [pc, #184]	; (8006090 <HAL_SPI_MspInit+0x1a8>)
 8005fd8:	2200      	movs	r2, #0
 8005fda:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005fdc:	4b2c      	ldr	r3, [pc, #176]	; (8006090 <HAL_SPI_MspInit+0x1a8>)
 8005fde:	2200      	movs	r2, #0
 8005fe0:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8005fe2:	4b2b      	ldr	r3, [pc, #172]	; (8006090 <HAL_SPI_MspInit+0x1a8>)
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8005fe8:	4b29      	ldr	r3, [pc, #164]	; (8006090 <HAL_SPI_MspInit+0x1a8>)
 8005fea:	2280      	movs	r2, #128	; 0x80
 8005fec:	0152      	lsls	r2, r2, #5
 8005fee:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8005ff0:	4b27      	ldr	r3, [pc, #156]	; (8006090 <HAL_SPI_MspInit+0x1a8>)
 8005ff2:	0018      	movs	r0, r3
 8005ff4:	f7fb fde6 	bl	8001bc4 <HAL_DMA_Init>
 8005ff8:	1e03      	subs	r3, r0, #0
 8005ffa:	d004      	beq.n	8006006 <HAL_SPI_MspInit+0x11e>
      _Error_Handler(__FILE__, __LINE__);
 8005ffc:	4b26      	ldr	r3, [pc, #152]	; (8006098 <HAL_SPI_MspInit+0x1b0>)
 8005ffe:	21ea      	movs	r1, #234	; 0xea
 8006000:	0018      	movs	r0, r3
 8006002:	f7ff fed3 	bl	8005dac <_Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	4a21      	ldr	r2, [pc, #132]	; (8006090 <HAL_SPI_MspInit+0x1a8>)
 800600a:	659a      	str	r2, [r3, #88]	; 0x58
 800600c:	4b20      	ldr	r3, [pc, #128]	; (8006090 <HAL_SPI_MspInit+0x1a8>)
 800600e:	687a      	ldr	r2, [r7, #4]
 8006010:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8006012:	4b22      	ldr	r3, [pc, #136]	; (800609c <HAL_SPI_MspInit+0x1b4>)
 8006014:	4a22      	ldr	r2, [pc, #136]	; (80060a0 <HAL_SPI_MspInit+0x1b8>)
 8006016:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006018:	4b20      	ldr	r3, [pc, #128]	; (800609c <HAL_SPI_MspInit+0x1b4>)
 800601a:	2210      	movs	r2, #16
 800601c:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800601e:	4b1f      	ldr	r3, [pc, #124]	; (800609c <HAL_SPI_MspInit+0x1b4>)
 8006020:	2200      	movs	r2, #0
 8006022:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006024:	4b1d      	ldr	r3, [pc, #116]	; (800609c <HAL_SPI_MspInit+0x1b4>)
 8006026:	2280      	movs	r2, #128	; 0x80
 8006028:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800602a:	4b1c      	ldr	r3, [pc, #112]	; (800609c <HAL_SPI_MspInit+0x1b4>)
 800602c:	2200      	movs	r2, #0
 800602e:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006030:	4b1a      	ldr	r3, [pc, #104]	; (800609c <HAL_SPI_MspInit+0x1b4>)
 8006032:	2200      	movs	r2, #0
 8006034:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8006036:	4b19      	ldr	r3, [pc, #100]	; (800609c <HAL_SPI_MspInit+0x1b4>)
 8006038:	2200      	movs	r2, #0
 800603a:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800603c:	4b17      	ldr	r3, [pc, #92]	; (800609c <HAL_SPI_MspInit+0x1b4>)
 800603e:	2280      	movs	r2, #128	; 0x80
 8006040:	0152      	lsls	r2, r2, #5
 8006042:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8006044:	4b15      	ldr	r3, [pc, #84]	; (800609c <HAL_SPI_MspInit+0x1b4>)
 8006046:	0018      	movs	r0, r3
 8006048:	f7fb fdbc 	bl	8001bc4 <HAL_DMA_Init>
 800604c:	1e03      	subs	r3, r0, #0
 800604e:	d004      	beq.n	800605a <HAL_SPI_MspInit+0x172>
      _Error_Handler(__FILE__, __LINE__);
 8006050:	4b11      	ldr	r3, [pc, #68]	; (8006098 <HAL_SPI_MspInit+0x1b0>)
 8006052:	21fa      	movs	r1, #250	; 0xfa
 8006054:	0018      	movs	r0, r3
 8006056:	f7ff fea9 	bl	8005dac <_Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	4a0f      	ldr	r2, [pc, #60]	; (800609c <HAL_SPI_MspInit+0x1b4>)
 800605e:	655a      	str	r2, [r3, #84]	; 0x54
 8006060:	4b0e      	ldr	r3, [pc, #56]	; (800609c <HAL_SPI_MspInit+0x1b4>)
 8006062:	687a      	ldr	r2, [r7, #4]
 8006064:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8006066:	2200      	movs	r2, #0
 8006068:	2100      	movs	r1, #0
 800606a:	201a      	movs	r0, #26
 800606c:	f7fb fd50 	bl	8001b10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8006070:	201a      	movs	r0, #26
 8006072:	f7fb fd63 	bl	8001b3c <HAL_NVIC_EnableIRQ>
}
 8006076:	46c0      	nop			; (mov r8, r8)
 8006078:	46bd      	mov	sp, r7
 800607a:	b00a      	add	sp, #40	; 0x28
 800607c:	bd80      	pop	{r7, pc}
 800607e:	46c0      	nop			; (mov r8, r8)
 8006080:	40013000 	.word	0x40013000
 8006084:	40021000 	.word	0x40021000
 8006088:	48000400 	.word	0x48000400
 800608c:	40003800 	.word	0x40003800
 8006090:	200007b8 	.word	0x200007b8
 8006094:	40020044 	.word	0x40020044
 8006098:	080069f4 	.word	0x080069f4
 800609c:	200007fc 	.word	0x200007fc
 80060a0:	40020058 	.word	0x40020058

080060a4 <HAL_TIM_Base_MspInit>:

}


void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b084      	sub	sp, #16
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]

  if(htim_base->Instance==TIM6)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	4a0d      	ldr	r2, [pc, #52]	; (80060e8 <HAL_TIM_Base_MspInit+0x44>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d113      	bne.n	80060de <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80060b6:	4b0d      	ldr	r3, [pc, #52]	; (80060ec <HAL_TIM_Base_MspInit+0x48>)
 80060b8:	4a0c      	ldr	r2, [pc, #48]	; (80060ec <HAL_TIM_Base_MspInit+0x48>)
 80060ba:	69d2      	ldr	r2, [r2, #28]
 80060bc:	2110      	movs	r1, #16
 80060be:	430a      	orrs	r2, r1
 80060c0:	61da      	str	r2, [r3, #28]
 80060c2:	4b0a      	ldr	r3, [pc, #40]	; (80060ec <HAL_TIM_Base_MspInit+0x48>)
 80060c4:	69db      	ldr	r3, [r3, #28]
 80060c6:	2210      	movs	r2, #16
 80060c8:	4013      	ands	r3, r2
 80060ca:	60fb      	str	r3, [r7, #12]
 80060cc:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 80060ce:	2200      	movs	r2, #0
 80060d0:	2100      	movs	r1, #0
 80060d2:	2011      	movs	r0, #17
 80060d4:	f7fb fd1c 	bl	8001b10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 80060d8:	2011      	movs	r0, #17
 80060da:	f7fb fd2f 	bl	8001b3c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80060de:	46c0      	nop			; (mov r8, r8)
 80060e0:	46bd      	mov	sp, r7
 80060e2:	b004      	add	sp, #16
 80060e4:	bd80      	pop	{r7, pc}
 80060e6:	46c0      	nop			; (mov r8, r8)
 80060e8:	40001000 	.word	0x40001000
 80060ec:	40021000 	.word	0x40021000

080060f0 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
	while(1);
 80060f4:	e7fe      	b.n	80060f4 <NMI_Handler+0x4>

080060f6 <HardFault_Handler>:
//
//  /* USER CODE END HardFault_IRQn 1 */
//}

//__attribute__((naked))
void HardFault_Handler(void){
 80060f6:	b580      	push	{r7, lr}
 80060f8:	af00      	add	r7, sp, #0

__asm( ".syntax unified\n"
 80060fa:	2004      	movs	r0, #4
 80060fc:	4671      	mov	r1, lr
 80060fe:	4208      	tst	r0, r1
 8006100:	d002      	beq.n	8006108 <_MSP>
 8006102:	f3ef 8009 	mrs	r0, PSP
 8006106:	e005      	b.n	8006114 <HardFault_HandlerC>

08006108 <_MSP>:
 8006108:	f3ef 8008 	mrs	r0, MSP
 800610c:	e002      	b.n	8006114 <HardFault_HandlerC>
"B HardFault_HandlerC \n"
"_MSP: \n"
"MRS R0, MSP \n"
"B HardFault_HandlerC \n"
".syntax divided\n") ;
}
 800610e:	46c0      	nop			; (mov r8, r8)
 8006110:	46bd      	mov	sp, r7
 8006112:	bd80      	pop	{r7, pc}

08006114 <HardFault_HandlerC>:


void HardFault_HandlerC(unsigned long *hardfault_args){
 8006114:	b580      	push	{r7, lr}
 8006116:	b090      	sub	sp, #64	; 0x40
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
volatile unsigned long _DFSR ;
volatile unsigned long _AFSR ;
volatile unsigned long _BFAR ;
volatile unsigned long _MMAR ;

stacked_r0 = ((unsigned long)hardfault_args[0]) ;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	63fb      	str	r3, [r7, #60]	; 0x3c
stacked_r1 = ((unsigned long)hardfault_args[1]) ;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	63bb      	str	r3, [r7, #56]	; 0x38
stacked_r2 = ((unsigned long)hardfault_args[2]) ;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	689b      	ldr	r3, [r3, #8]
 800612c:	637b      	str	r3, [r7, #52]	; 0x34
stacked_r3 = ((unsigned long)hardfault_args[3]) ;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	68db      	ldr	r3, [r3, #12]
 8006132:	633b      	str	r3, [r7, #48]	; 0x30
stacked_r12 = ((unsigned long)hardfault_args[4]) ;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	691b      	ldr	r3, [r3, #16]
 8006138:	62fb      	str	r3, [r7, #44]	; 0x2c
stacked_lr = ((unsigned long)hardfault_args[5]) ;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	695b      	ldr	r3, [r3, #20]
 800613e:	62bb      	str	r3, [r7, #40]	; 0x28
stacked_pc = ((unsigned long)hardfault_args[6]) ;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	699b      	ldr	r3, [r3, #24]
 8006144:	627b      	str	r3, [r7, #36]	; 0x24
stacked_psr = ((unsigned long)hardfault_args[7]) ;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	69db      	ldr	r3, [r3, #28]
 800614a:	623b      	str	r3, [r7, #32]
  // Configurable Fault Status Register
  // Consists of MMSR, BFSR and UFSR
_CFSR = (*((volatile unsigned long *)(0xE000ED28))) ;
 800614c:	4b0b      	ldr	r3, [pc, #44]	; (800617c <HardFault_HandlerC+0x68>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	61fb      	str	r3, [r7, #28]
// Hard Fault Status Register
_HFSR = (*((volatile unsigned long *)(0xE000ED2C))) ;
 8006152:	4b0b      	ldr	r3, [pc, #44]	; (8006180 <HardFault_HandlerC+0x6c>)
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	61bb      	str	r3, [r7, #24]
// Debug Fault Status Register
_DFSR = (*((volatile unsigned long *)(0xE000ED30))) ;
 8006158:	4b0a      	ldr	r3, [pc, #40]	; (8006184 <HardFault_HandlerC+0x70>)
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	617b      	str	r3, [r7, #20]
// Auxiliary Fault Status Register
_AFSR = (*((volatile unsigned long *)(0xE000ED3C))) ;
 800615e:	4b0a      	ldr	r3, [pc, #40]	; (8006188 <HardFault_HandlerC+0x74>)
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	613b      	str	r3, [r7, #16]
// Read the Fault Address Registers. These may not contain valid values.
// Check BFARVALID/MMARVALID to see if they are valid values
// MemManage Fault Address Register
_MMAR = (*((volatile unsigned long *)(0xE000ED34))) ;
 8006164:	4b09      	ldr	r3, [pc, #36]	; (800618c <HardFault_HandlerC+0x78>)
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	60bb      	str	r3, [r7, #8]
// Bus Fault Address Register
_BFAR = (*((volatile unsigned long *)(0xE000ED38))) ;
 800616a:	4b09      	ldr	r3, [pc, #36]	; (8006190 <HardFault_HandlerC+0x7c>)
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	60fb      	str	r3, [r7, #12]
__asm("BKPT #0\n") ; // Break into the debugger
 8006170:	be00      	bkpt	0x0000
}
 8006172:	46c0      	nop			; (mov r8, r8)
 8006174:	46bd      	mov	sp, r7
 8006176:	b010      	add	sp, #64	; 0x40
 8006178:	bd80      	pop	{r7, pc}
 800617a:	46c0      	nop			; (mov r8, r8)
 800617c:	e000ed28 	.word	0xe000ed28
 8006180:	e000ed2c 	.word	0xe000ed2c
 8006184:	e000ed30 	.word	0xe000ed30
 8006188:	e000ed3c 	.word	0xe000ed3c
 800618c:	e000ed34 	.word	0xe000ed34
 8006190:	e000ed38 	.word	0xe000ed38

08006194 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 8006194:	b580      	push	{r7, lr}
 8006196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SVC_IRQn 0 */
	while(1);
 8006198:	e7fe      	b.n	8006198 <SVC_Handler+0x4>

0800619a <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 800619a:	b580      	push	{r7, lr}
 800619c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PendSV_IRQn 0 */
	while(1);
 800619e:	e7fe      	b.n	800619e <PendSV_Handler+0x4>

080061a0 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80061a4:	f7fa ff52 	bl	800104c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 80061a8:	f7fb fd00 	bl	8001bac <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80061ac:	46c0      	nop			; (mov r8, r8)
 80061ae:	46bd      	mov	sp, r7
 80061b0:	bd80      	pop	{r7, pc}
	...

080061b4 <TIM6_IRQHandler>:
/******************************************************************************/
/**
* @brief This function handles TIM6 global interrupt.
*/
void TIM6_IRQHandler(void)
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80061b8:	4b03      	ldr	r3, [pc, #12]	; (80061c8 <TIM6_IRQHandler+0x14>)
 80061ba:	0018      	movs	r0, r3
 80061bc:	f7fd fc76 	bl	8003aac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 80061c0:	46c0      	nop			; (mov r8, r8)
 80061c2:	46bd      	mov	sp, r7
 80061c4:	bd80      	pop	{r7, pc}
 80061c6:	46c0      	nop			; (mov r8, r8)
 80061c8:	20000840 	.word	0x20000840

080061cc <DMA1_Channel1_IRQHandler>:

/**
* @brief This function handles DMA1 channel 1 interrupt.
*/
void DMA1_Channel1_IRQHandler(void)
{
 80061cc:	b580      	push	{r7, lr}
 80061ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 80061d0:	4b03      	ldr	r3, [pc, #12]	; (80061e0 <DMA1_Channel1_IRQHandler+0x14>)
 80061d2:	0018      	movs	r0, r3
 80061d4:	f7fb fdf6 	bl	8001dc4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80061d8:	46c0      	nop			; (mov r8, r8)
 80061da:	46bd      	mov	sp, r7
 80061dc:	bd80      	pop	{r7, pc}
 80061de:	46c0      	nop			; (mov r8, r8)
 80061e0:	200006ac 	.word	0x200006ac

080061e4 <DMA1_Channel2_3_IRQHandler>:

/**
* @brief This function handles DMA1 channel 2 and 3 interrupts.
*/
void DMA1_Channel2_3_IRQHandler(void)
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80061e8:	4b05      	ldr	r3, [pc, #20]	; (8006200 <DMA1_Channel2_3_IRQHandler+0x1c>)
 80061ea:	0018      	movs	r0, r3
 80061ec:	f7fb fdea 	bl	8001dc4 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80061f0:	4b04      	ldr	r3, [pc, #16]	; (8006204 <DMA1_Channel2_3_IRQHandler+0x20>)
 80061f2:	0018      	movs	r0, r3
 80061f4:	f7fb fde6 	bl	8001dc4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 80061f8:	46c0      	nop			; (mov r8, r8)
 80061fa:	46bd      	mov	sp, r7
 80061fc:	bd80      	pop	{r7, pc}
 80061fe:	46c0      	nop			; (mov r8, r8)
 8006200:	20000934 	.word	0x20000934
 8006204:	200008f0 	.word	0x200008f0

08006208 <DMA1_Channel4_5_IRQHandler>:

/**
* @brief This function handles DMA1 channel 4 and 5 interrupts.
*/
void DMA1_Channel4_5_IRQHandler(void)
{
 8006208:	b580      	push	{r7, lr}
 800620a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 800620c:	4b05      	ldr	r3, [pc, #20]	; (8006224 <DMA1_Channel4_5_IRQHandler+0x1c>)
 800620e:	0018      	movs	r0, r3
 8006210:	f7fb fdd8 	bl	8001dc4 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8006214:	4b04      	ldr	r3, [pc, #16]	; (8006228 <DMA1_Channel4_5_IRQHandler+0x20>)
 8006216:	0018      	movs	r0, r3
 8006218:	f7fb fdd4 	bl	8001dc4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 800621c:	46c0      	nop			; (mov r8, r8)
 800621e:	46bd      	mov	sp, r7
 8006220:	bd80      	pop	{r7, pc}
 8006222:	46c0      	nop			; (mov r8, r8)
 8006224:	200007b8 	.word	0x200007b8
 8006228:	200007fc 	.word	0x200007fc

0800622c <ADC1_IRQHandler>:

/**
* @brief This function handles ADC global interrupt.
*/
void ADC1_IRQHandler(void)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 8006230:	4b03      	ldr	r3, [pc, #12]	; (8006240 <ADC1_IRQHandler+0x14>)
 8006232:	0018      	movs	r0, r3
 8006234:	f7fb f8fe 	bl	8001434 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8006238:	46c0      	nop			; (mov r8, r8)
 800623a:	46bd      	mov	sp, r7
 800623c:	bd80      	pop	{r7, pc}
 800623e:	46c0      	nop			; (mov r8, r8)
 8006240:	20000660 	.word	0x20000660

08006244 <HAL_TIM_PeriodElapsedCallback>:

	}
}
*/
HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006244:	b580      	push	{r7, lr}
 8006246:	b082      	sub	sp, #8
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
	if( (htim -> Instance) == TIM6)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4a04      	ldr	r2, [pc, #16]	; (8006264 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d102      	bne.n	800625c <HAL_TIM_PeriodElapsedCallback+0x18>
	{
		infraleds_response_delay_flag = 1;
 8006256:	4b04      	ldr	r3, [pc, #16]	; (8006268 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8006258:	2201      	movs	r2, #1
 800625a:	701a      	strb	r2, [r3, #0]
	}
}
 800625c:	46c0      	nop			; (mov r8, r8)
 800625e:	46bd      	mov	sp, r7
 8006260:	b002      	add	sp, #8
 8006262:	bd80      	pop	{r7, pc}
 8006264:	40001000 	.word	0x40001000
 8006268:	2000097d 	.word	0x2000097d

0800626c <SPI1_IRQHandler>:

/**
* @brief This function handles SPI1 global interrupt.
*/
void SPI1_IRQHandler(void)
{
 800626c:	b580      	push	{r7, lr}
 800626e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8006270:	4b03      	ldr	r3, [pc, #12]	; (8006280 <SPI1_IRQHandler+0x14>)
 8006272:	0018      	movs	r0, r3
 8006274:	f7fd f94a 	bl	800350c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8006278:	46c0      	nop			; (mov r8, r8)
 800627a:	46bd      	mov	sp, r7
 800627c:	bd80      	pop	{r7, pc}
 800627e:	46c0      	nop			; (mov r8, r8)
 8006280:	200006f0 	.word	0x200006f0

08006284 <SPI2_IRQHandler>:

/**
* @brief This function handles SPI2 global interrupt.
*/
void SPI2_IRQHandler(void)
{
 8006284:	b580      	push	{r7, lr}
 8006286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8006288:	4b03      	ldr	r3, [pc, #12]	; (8006298 <SPI2_IRQHandler+0x14>)
 800628a:	0018      	movs	r0, r3
 800628c:	f7fd f93e 	bl	800350c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8006290:	46c0      	nop			; (mov r8, r8)
 8006292:	46bd      	mov	sp, r7
 8006294:	bd80      	pop	{r7, pc}
 8006296:	46c0      	nop			; (mov r8, r8)
 8006298:	20000754 	.word	0x20000754

0800629c <USART1_IRQHandler>:

/**
* @brief This function handles USART1 global interrupt.
*/
void USART1_IRQHandler(void)
{
 800629c:	b580      	push	{r7, lr}
 800629e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80062a0:	4b03      	ldr	r3, [pc, #12]	; (80062b0 <USART1_IRQHandler+0x14>)
 80062a2:	0018      	movs	r0, r3
 80062a4:	f7fd fdc0 	bl	8003e28 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80062a8:	46c0      	nop			; (mov r8, r8)
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bd80      	pop	{r7, pc}
 80062ae:	46c0      	nop			; (mov r8, r8)
 80062b0:	20000880 	.word	0x20000880

080062b4 <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 80062b8:	4b1a      	ldr	r3, [pc, #104]	; (8006324 <SystemInit+0x70>)
 80062ba:	4a1a      	ldr	r2, [pc, #104]	; (8006324 <SystemInit+0x70>)
 80062bc:	6812      	ldr	r2, [r2, #0]
 80062be:	2101      	movs	r1, #1
 80062c0:	430a      	orrs	r2, r1
 80062c2:	601a      	str	r2, [r3, #0]
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 80062c4:	4b17      	ldr	r3, [pc, #92]	; (8006324 <SystemInit+0x70>)
 80062c6:	4a17      	ldr	r2, [pc, #92]	; (8006324 <SystemInit+0x70>)
 80062c8:	6852      	ldr	r2, [r2, #4]
 80062ca:	4917      	ldr	r1, [pc, #92]	; (8006328 <SystemInit+0x74>)
 80062cc:	400a      	ands	r2, r1
 80062ce:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 80062d0:	4b14      	ldr	r3, [pc, #80]	; (8006324 <SystemInit+0x70>)
 80062d2:	4a14      	ldr	r2, [pc, #80]	; (8006324 <SystemInit+0x70>)
 80062d4:	6812      	ldr	r2, [r2, #0]
 80062d6:	4915      	ldr	r1, [pc, #84]	; (800632c <SystemInit+0x78>)
 80062d8:	400a      	ands	r2, r1
 80062da:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 80062dc:	4b11      	ldr	r3, [pc, #68]	; (8006324 <SystemInit+0x70>)
 80062de:	4a11      	ldr	r2, [pc, #68]	; (8006324 <SystemInit+0x70>)
 80062e0:	6812      	ldr	r2, [r2, #0]
 80062e2:	4913      	ldr	r1, [pc, #76]	; (8006330 <SystemInit+0x7c>)
 80062e4:	400a      	ands	r2, r1
 80062e6:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 80062e8:	4b0e      	ldr	r3, [pc, #56]	; (8006324 <SystemInit+0x70>)
 80062ea:	4a0e      	ldr	r2, [pc, #56]	; (8006324 <SystemInit+0x70>)
 80062ec:	6852      	ldr	r2, [r2, #4]
 80062ee:	4911      	ldr	r1, [pc, #68]	; (8006334 <SystemInit+0x80>)
 80062f0:	400a      	ands	r2, r1
 80062f2:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 80062f4:	4b0b      	ldr	r3, [pc, #44]	; (8006324 <SystemInit+0x70>)
 80062f6:	4a0b      	ldr	r2, [pc, #44]	; (8006324 <SystemInit+0x70>)
 80062f8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80062fa:	210f      	movs	r1, #15
 80062fc:	438a      	bics	r2, r1
 80062fe:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F091xC) || defined (STM32F098xx)
  /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFF0FEACU;
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
 8006300:	4b08      	ldr	r3, [pc, #32]	; (8006324 <SystemInit+0x70>)
 8006302:	4a08      	ldr	r2, [pc, #32]	; (8006324 <SystemInit+0x70>)
 8006304:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006306:	490c      	ldr	r1, [pc, #48]	; (8006338 <SystemInit+0x84>)
 8006308:	400a      	ands	r2, r1
 800630a:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 800630c:	4b05      	ldr	r3, [pc, #20]	; (8006324 <SystemInit+0x70>)
 800630e:	4a05      	ldr	r2, [pc, #20]	; (8006324 <SystemInit+0x70>)
 8006310:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006312:	2101      	movs	r1, #1
 8006314:	438a      	bics	r2, r1
 8006316:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8006318:	4b02      	ldr	r3, [pc, #8]	; (8006324 <SystemInit+0x70>)
 800631a:	2200      	movs	r2, #0
 800631c:	609a      	str	r2, [r3, #8]

}
 800631e:	46c0      	nop			; (mov r8, r8)
 8006320:	46bd      	mov	sp, r7
 8006322:	bd80      	pop	{r7, pc}
 8006324:	40021000 	.word	0x40021000
 8006328:	08ffb80c 	.word	0x08ffb80c
 800632c:	fef6ffff 	.word	0xfef6ffff
 8006330:	fffbffff 	.word	0xfffbffff
 8006334:	ffc0ffff 	.word	0xffc0ffff
 8006338:	fffffeec 	.word	0xfffffeec

0800633c <HAL_UART_RxCpltCallback>:
}

extern "C"
{
	void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
	{
 800633c:	b580      	push	{r7, lr}
 800633e:	b082      	sub	sp, #8
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
		//__HAL_UART_SEND_REQ(&huart1, UART_RXDATA_FLUSH_REQUEST); // Clear the buffer to prevent overrun
		//__HAL_UART_FLUSH_DRREGISTER(&huart1); // Clear the buffer to prevent overrun
		*/

		//instruction length hosszsg fogadsra meg ezt rtam meg
		process_uart_msg();
 8006344:	f000 f804 	bl	8006350 <process_uart_msg>
	}
 8006348:	46c0      	nop			; (mov r8, r8)
 800634a:	46bd      	mov	sp, r7
 800634c:	b002      	add	sp, #8
 800634e:	bd80      	pop	{r7, pc}

08006350 <process_uart_msg>:

	inline void process_uart_msg()		//berkez parancsok feldolgozsa
	{
 8006350:	b580      	push	{r7, lr}
 8006352:	af00      	add	r7, sp, #0
		if( strcmp((char*)Main_rx_buf_uart , "dbgof" ) == 0)
 8006354:	4a1e      	ldr	r2, [pc, #120]	; (80063d0 <process_uart_msg+0x80>)
 8006356:	4b1f      	ldr	r3, [pc, #124]	; (80063d4 <process_uart_msg+0x84>)
 8006358:	0011      	movs	r1, r2
 800635a:	0018      	movs	r0, r3
 800635c:	f7f9 fed4 	bl	8000108 <strcmp>
 8006360:	1e03      	subs	r3, r0, #0
 8006362:	d103      	bne.n	800636c <process_uart_msg+0x1c>
		{
			tx_type = 0;
 8006364:	4b1c      	ldr	r3, [pc, #112]	; (80063d8 <process_uart_msg+0x88>)
 8006366:	2200      	movs	r2, #0
 8006368:	701a      	strb	r2, [r3, #0]
		}
		else if( strcmp((char*)Main_rx_buf_uart , "calbl") == 0)
		{
			calibrate_black_flag = 1;
		}
	}
 800636a:	e02e      	b.n	80063ca <process_uart_msg+0x7a>
		else if( strcmp((char*)Main_rx_buf_uart , "dbgon") == 0)
 800636c:	4a1b      	ldr	r2, [pc, #108]	; (80063dc <process_uart_msg+0x8c>)
 800636e:	4b19      	ldr	r3, [pc, #100]	; (80063d4 <process_uart_msg+0x84>)
 8006370:	0011      	movs	r1, r2
 8006372:	0018      	movs	r0, r3
 8006374:	f7f9 fec8 	bl	8000108 <strcmp>
 8006378:	1e03      	subs	r3, r0, #0
 800637a:	d103      	bne.n	8006384 <process_uart_msg+0x34>
			tx_type = 1;
 800637c:	4b16      	ldr	r3, [pc, #88]	; (80063d8 <process_uart_msg+0x88>)
 800637e:	2201      	movs	r2, #1
 8006380:	701a      	strb	r2, [r3, #0]
	}
 8006382:	e022      	b.n	80063ca <process_uart_msg+0x7a>
		else if( strcmp((char*)Main_rx_buf_uart , "dataa") == 0)
 8006384:	4a16      	ldr	r2, [pc, #88]	; (80063e0 <process_uart_msg+0x90>)
 8006386:	4b13      	ldr	r3, [pc, #76]	; (80063d4 <process_uart_msg+0x84>)
 8006388:	0011      	movs	r1, r2
 800638a:	0018      	movs	r0, r3
 800638c:	f7f9 febc 	bl	8000108 <strcmp>
 8006390:	1e03      	subs	r3, r0, #0
 8006392:	d103      	bne.n	800639c <process_uart_msg+0x4c>
			data_requested_mainboard_flag = 1;
 8006394:	4b13      	ldr	r3, [pc, #76]	; (80063e4 <process_uart_msg+0x94>)
 8006396:	2201      	movs	r2, #1
 8006398:	701a      	strb	r2, [r3, #0]
	}
 800639a:	e016      	b.n	80063ca <process_uart_msg+0x7a>
		else if( strcmp((char*)Main_rx_buf_uart , "calwh") == 0)
 800639c:	4a12      	ldr	r2, [pc, #72]	; (80063e8 <process_uart_msg+0x98>)
 800639e:	4b0d      	ldr	r3, [pc, #52]	; (80063d4 <process_uart_msg+0x84>)
 80063a0:	0011      	movs	r1, r2
 80063a2:	0018      	movs	r0, r3
 80063a4:	f7f9 feb0 	bl	8000108 <strcmp>
 80063a8:	1e03      	subs	r3, r0, #0
 80063aa:	d103      	bne.n	80063b4 <process_uart_msg+0x64>
			calibrate_white_flag = 1;
 80063ac:	4b0f      	ldr	r3, [pc, #60]	; (80063ec <process_uart_msg+0x9c>)
 80063ae:	2201      	movs	r2, #1
 80063b0:	701a      	strb	r2, [r3, #0]
	}
 80063b2:	e00a      	b.n	80063ca <process_uart_msg+0x7a>
		else if( strcmp((char*)Main_rx_buf_uart , "calbl") == 0)
 80063b4:	4a0e      	ldr	r2, [pc, #56]	; (80063f0 <process_uart_msg+0xa0>)
 80063b6:	4b07      	ldr	r3, [pc, #28]	; (80063d4 <process_uart_msg+0x84>)
 80063b8:	0011      	movs	r1, r2
 80063ba:	0018      	movs	r0, r3
 80063bc:	f7f9 fea4 	bl	8000108 <strcmp>
 80063c0:	1e03      	subs	r3, r0, #0
 80063c2:	d102      	bne.n	80063ca <process_uart_msg+0x7a>
			calibrate_black_flag = 1;
 80063c4:	4b0b      	ldr	r3, [pc, #44]	; (80063f4 <process_uart_msg+0xa4>)
 80063c6:	2201      	movs	r2, #1
 80063c8:	701a      	strb	r2, [r3, #0]
	}
 80063ca:	46c0      	nop			; (mov r8, r8)
 80063cc:	46bd      	mov	sp, r7
 80063ce:	bd80      	pop	{r7, pc}
 80063d0:	08006a10 	.word	0x08006a10
 80063d4:	20000980 	.word	0x20000980
 80063d8:	20000979 	.word	0x20000979
 80063dc:	08006a18 	.word	0x08006a18
 80063e0:	08006a20 	.word	0x08006a20
 80063e4:	2000097a 	.word	0x2000097a
 80063e8:	08006a28 	.word	0x08006a28
 80063ec:	2000097b 	.word	0x2000097b
 80063f0:	08006a30 	.word	0x08006a30
 80063f4:	2000097c 	.word	0x2000097c

080063f8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80063f8:	480d      	ldr	r0, [pc, #52]	; (8006430 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80063fa:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80063fc:	480d      	ldr	r0, [pc, #52]	; (8006434 <LoopForever+0x6>)
  ldr r1, =_edata
 80063fe:	490e      	ldr	r1, [pc, #56]	; (8006438 <LoopForever+0xa>)
  ldr r2, =_sidata
 8006400:	4a0e      	ldr	r2, [pc, #56]	; (800643c <LoopForever+0xe>)
  movs r3, #0
 8006402:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006404:	e002      	b.n	800640c <LoopCopyDataInit>

08006406 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006406:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006408:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800640a:	3304      	adds	r3, #4

0800640c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800640c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800640e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006410:	d3f9      	bcc.n	8006406 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006412:	4a0b      	ldr	r2, [pc, #44]	; (8006440 <LoopForever+0x12>)
  ldr r4, =_ebss
 8006414:	4c0b      	ldr	r4, [pc, #44]	; (8006444 <LoopForever+0x16>)
  movs r3, #0
 8006416:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006418:	e001      	b.n	800641e <LoopFillZerobss>

0800641a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800641a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800641c:	3204      	adds	r2, #4

0800641e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800641e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006420:	d3fb      	bcc.n	800641a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8006422:	f7ff ff47 	bl	80062b4 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8006426:	f000 f931 	bl	800668c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800642a:	f7fe ff29 	bl	8005280 <main>

0800642e <LoopForever>:

LoopForever:
    b LoopForever
 800642e:	e7fe      	b.n	800642e <LoopForever>
  ldr   r0, =_estack
 8006430:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8006434:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006438:	20000508 	.word	0x20000508
  ldr r2, =_sidata
 800643c:	08006bb8 	.word	0x08006bb8
  ldr r2, =_sbss
 8006440:	20000508 	.word	0x20000508
  ldr r4, =_ebss
 8006444:	200009cc 	.word	0x200009cc

08006448 <EXTI0_1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006448:	e7fe      	b.n	8006448 <EXTI0_1_IRQHandler>
	...

0800644c <_ZdlPv>:
 800644c:	b510      	push	{r4, lr}
 800644e:	f000 f941 	bl	80066d4 <free>
 8006452:	bd10      	pop	{r4, pc}

08006454 <atanf>:
 8006454:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006456:	4b74      	ldr	r3, [pc, #464]	; (8006628 <atanf+0x1d4>)
 8006458:	0045      	lsls	r5, r0, #1
 800645a:	1c04      	adds	r4, r0, #0
 800645c:	9001      	str	r0, [sp, #4]
 800645e:	086d      	lsrs	r5, r5, #1
 8006460:	429d      	cmp	r5, r3
 8006462:	dd0f      	ble.n	8006484 <atanf+0x30>
 8006464:	23ff      	movs	r3, #255	; 0xff
 8006466:	05db      	lsls	r3, r3, #23
 8006468:	429d      	cmp	r5, r3
 800646a:	dd04      	ble.n	8006476 <atanf+0x22>
 800646c:	1c01      	adds	r1, r0, #0
 800646e:	f7f9 ff1b 	bl	80002a8 <__aeabi_fadd>
 8006472:	1c04      	adds	r4, r0, #0
 8006474:	e004      	b.n	8006480 <atanf+0x2c>
 8006476:	9b01      	ldr	r3, [sp, #4]
 8006478:	2b00      	cmp	r3, #0
 800647a:	dd00      	ble.n	800647e <atanf+0x2a>
 800647c:	e0d1      	b.n	8006622 <atanf+0x1ce>
 800647e:	4c6b      	ldr	r4, [pc, #428]	; (800662c <atanf+0x1d8>)
 8006480:	1c20      	adds	r0, r4, #0
 8006482:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006484:	4b6a      	ldr	r3, [pc, #424]	; (8006630 <atanf+0x1dc>)
 8006486:	429d      	cmp	r5, r3
 8006488:	dc0e      	bgt.n	80064a8 <atanf+0x54>
 800648a:	4b6a      	ldr	r3, [pc, #424]	; (8006634 <atanf+0x1e0>)
 800648c:	429d      	cmp	r5, r3
 800648e:	dc08      	bgt.n	80064a2 <atanf+0x4e>
 8006490:	4969      	ldr	r1, [pc, #420]	; (8006638 <atanf+0x1e4>)
 8006492:	f7f9 ff09 	bl	80002a8 <__aeabi_fadd>
 8006496:	21fe      	movs	r1, #254	; 0xfe
 8006498:	0589      	lsls	r1, r1, #22
 800649a:	f7f9 fef1 	bl	8000280 <__aeabi_fcmpgt>
 800649e:	2800      	cmp	r0, #0
 80064a0:	d1ee      	bne.n	8006480 <atanf+0x2c>
 80064a2:	2501      	movs	r5, #1
 80064a4:	426d      	negs	r5, r5
 80064a6:	e01b      	b.n	80064e0 <atanf+0x8c>
 80064a8:	f000 f8ec 	bl	8006684 <fabsf>
 80064ac:	4b63      	ldr	r3, [pc, #396]	; (800663c <atanf+0x1e8>)
 80064ae:	1c04      	adds	r4, r0, #0
 80064b0:	429d      	cmp	r5, r3
 80064b2:	dc7b      	bgt.n	80065ac <atanf+0x158>
 80064b4:	4b62      	ldr	r3, [pc, #392]	; (8006640 <atanf+0x1ec>)
 80064b6:	429d      	cmp	r5, r3
 80064b8:	dc67      	bgt.n	800658a <atanf+0x136>
 80064ba:	1c01      	adds	r1, r0, #0
 80064bc:	f7f9 fef4 	bl	80002a8 <__aeabi_fadd>
 80064c0:	21fe      	movs	r1, #254	; 0xfe
 80064c2:	0589      	lsls	r1, r1, #22
 80064c4:	f7fa fb92 	bl	8000bec <__aeabi_fsub>
 80064c8:	2180      	movs	r1, #128	; 0x80
 80064ca:	1c05      	adds	r5, r0, #0
 80064cc:	05c9      	lsls	r1, r1, #23
 80064ce:	1c20      	adds	r0, r4, #0
 80064d0:	f7f9 feea 	bl	80002a8 <__aeabi_fadd>
 80064d4:	1c01      	adds	r1, r0, #0
 80064d6:	1c28      	adds	r0, r5, #0
 80064d8:	f7fa f878 	bl	80005cc <__aeabi_fdiv>
 80064dc:	2500      	movs	r5, #0
 80064de:	1c04      	adds	r4, r0, #0
 80064e0:	1c21      	adds	r1, r4, #0
 80064e2:	1c20      	adds	r0, r4, #0
 80064e4:	f7fa fa62 	bl	80009ac <__aeabi_fmul>
 80064e8:	1c01      	adds	r1, r0, #0
 80064ea:	1c07      	adds	r7, r0, #0
 80064ec:	f7fa fa5e 	bl	80009ac <__aeabi_fmul>
 80064f0:	4954      	ldr	r1, [pc, #336]	; (8006644 <atanf+0x1f0>)
 80064f2:	1c06      	adds	r6, r0, #0
 80064f4:	f7fa fa5a 	bl	80009ac <__aeabi_fmul>
 80064f8:	4953      	ldr	r1, [pc, #332]	; (8006648 <atanf+0x1f4>)
 80064fa:	f7f9 fed5 	bl	80002a8 <__aeabi_fadd>
 80064fe:	1c31      	adds	r1, r6, #0
 8006500:	f7fa fa54 	bl	80009ac <__aeabi_fmul>
 8006504:	4951      	ldr	r1, [pc, #324]	; (800664c <atanf+0x1f8>)
 8006506:	f7f9 fecf 	bl	80002a8 <__aeabi_fadd>
 800650a:	1c31      	adds	r1, r6, #0
 800650c:	f7fa fa4e 	bl	80009ac <__aeabi_fmul>
 8006510:	494f      	ldr	r1, [pc, #316]	; (8006650 <atanf+0x1fc>)
 8006512:	f7f9 fec9 	bl	80002a8 <__aeabi_fadd>
 8006516:	1c31      	adds	r1, r6, #0
 8006518:	f7fa fa48 	bl	80009ac <__aeabi_fmul>
 800651c:	494d      	ldr	r1, [pc, #308]	; (8006654 <atanf+0x200>)
 800651e:	f7f9 fec3 	bl	80002a8 <__aeabi_fadd>
 8006522:	1c31      	adds	r1, r6, #0
 8006524:	f7fa fa42 	bl	80009ac <__aeabi_fmul>
 8006528:	494b      	ldr	r1, [pc, #300]	; (8006658 <atanf+0x204>)
 800652a:	f7f9 febd 	bl	80002a8 <__aeabi_fadd>
 800652e:	1c39      	adds	r1, r7, #0
 8006530:	f7fa fa3c 	bl	80009ac <__aeabi_fmul>
 8006534:	4949      	ldr	r1, [pc, #292]	; (800665c <atanf+0x208>)
 8006536:	1c07      	adds	r7, r0, #0
 8006538:	1c30      	adds	r0, r6, #0
 800653a:	f7fa fa37 	bl	80009ac <__aeabi_fmul>
 800653e:	4948      	ldr	r1, [pc, #288]	; (8006660 <atanf+0x20c>)
 8006540:	f7fa fb54 	bl	8000bec <__aeabi_fsub>
 8006544:	1c31      	adds	r1, r6, #0
 8006546:	f7fa fa31 	bl	80009ac <__aeabi_fmul>
 800654a:	4946      	ldr	r1, [pc, #280]	; (8006664 <atanf+0x210>)
 800654c:	f7fa fb4e 	bl	8000bec <__aeabi_fsub>
 8006550:	1c31      	adds	r1, r6, #0
 8006552:	f7fa fa2b 	bl	80009ac <__aeabi_fmul>
 8006556:	4944      	ldr	r1, [pc, #272]	; (8006668 <atanf+0x214>)
 8006558:	f7fa fb48 	bl	8000bec <__aeabi_fsub>
 800655c:	1c31      	adds	r1, r6, #0
 800655e:	f7fa fa25 	bl	80009ac <__aeabi_fmul>
 8006562:	4942      	ldr	r1, [pc, #264]	; (800666c <atanf+0x218>)
 8006564:	f7fa fb42 	bl	8000bec <__aeabi_fsub>
 8006568:	1c31      	adds	r1, r6, #0
 800656a:	f7fa fa1f 	bl	80009ac <__aeabi_fmul>
 800656e:	1c01      	adds	r1, r0, #0
 8006570:	1c6b      	adds	r3, r5, #1
 8006572:	d13a      	bne.n	80065ea <atanf+0x196>
 8006574:	1c38      	adds	r0, r7, #0
 8006576:	f7f9 fe97 	bl	80002a8 <__aeabi_fadd>
 800657a:	1c21      	adds	r1, r4, #0
 800657c:	f7fa fa16 	bl	80009ac <__aeabi_fmul>
 8006580:	1c01      	adds	r1, r0, #0
 8006582:	1c20      	adds	r0, r4, #0
 8006584:	f7fa fb32 	bl	8000bec <__aeabi_fsub>
 8006588:	e773      	b.n	8006472 <atanf+0x1e>
 800658a:	21fe      	movs	r1, #254	; 0xfe
 800658c:	0589      	lsls	r1, r1, #22
 800658e:	f7fa fb2d 	bl	8000bec <__aeabi_fsub>
 8006592:	21fe      	movs	r1, #254	; 0xfe
 8006594:	1c05      	adds	r5, r0, #0
 8006596:	0589      	lsls	r1, r1, #22
 8006598:	1c20      	adds	r0, r4, #0
 800659a:	f7f9 fe85 	bl	80002a8 <__aeabi_fadd>
 800659e:	1c01      	adds	r1, r0, #0
 80065a0:	1c28      	adds	r0, r5, #0
 80065a2:	f7fa f813 	bl	80005cc <__aeabi_fdiv>
 80065a6:	2501      	movs	r5, #1
 80065a8:	1c04      	adds	r4, r0, #0
 80065aa:	e799      	b.n	80064e0 <atanf+0x8c>
 80065ac:	4b30      	ldr	r3, [pc, #192]	; (8006670 <atanf+0x21c>)
 80065ae:	429d      	cmp	r5, r3
 80065b0:	dc14      	bgt.n	80065dc <atanf+0x188>
 80065b2:	21ff      	movs	r1, #255	; 0xff
 80065b4:	0589      	lsls	r1, r1, #22
 80065b6:	f7fa fb19 	bl	8000bec <__aeabi_fsub>
 80065ba:	21ff      	movs	r1, #255	; 0xff
 80065bc:	1c05      	adds	r5, r0, #0
 80065be:	0589      	lsls	r1, r1, #22
 80065c0:	1c20      	adds	r0, r4, #0
 80065c2:	f7fa f9f3 	bl	80009ac <__aeabi_fmul>
 80065c6:	21fe      	movs	r1, #254	; 0xfe
 80065c8:	0589      	lsls	r1, r1, #22
 80065ca:	f7f9 fe6d 	bl	80002a8 <__aeabi_fadd>
 80065ce:	1c01      	adds	r1, r0, #0
 80065d0:	1c28      	adds	r0, r5, #0
 80065d2:	f7f9 fffb 	bl	80005cc <__aeabi_fdiv>
 80065d6:	2502      	movs	r5, #2
 80065d8:	1c04      	adds	r4, r0, #0
 80065da:	e781      	b.n	80064e0 <atanf+0x8c>
 80065dc:	1c01      	adds	r1, r0, #0
 80065de:	4825      	ldr	r0, [pc, #148]	; (8006674 <atanf+0x220>)
 80065e0:	f7f9 fff4 	bl	80005cc <__aeabi_fdiv>
 80065e4:	2503      	movs	r5, #3
 80065e6:	1c04      	adds	r4, r0, #0
 80065e8:	e77a      	b.n	80064e0 <atanf+0x8c>
 80065ea:	1c38      	adds	r0, r7, #0
 80065ec:	f7f9 fe5c 	bl	80002a8 <__aeabi_fadd>
 80065f0:	1c21      	adds	r1, r4, #0
 80065f2:	f7fa f9db 	bl	80009ac <__aeabi_fmul>
 80065f6:	4b20      	ldr	r3, [pc, #128]	; (8006678 <atanf+0x224>)
 80065f8:	00ad      	lsls	r5, r5, #2
 80065fa:	58e9      	ldr	r1, [r5, r3]
 80065fc:	f7fa faf6 	bl	8000bec <__aeabi_fsub>
 8006600:	1c21      	adds	r1, r4, #0
 8006602:	f7fa faf3 	bl	8000bec <__aeabi_fsub>
 8006606:	4b1d      	ldr	r3, [pc, #116]	; (800667c <atanf+0x228>)
 8006608:	1c01      	adds	r1, r0, #0
 800660a:	58e8      	ldr	r0, [r5, r3]
 800660c:	f7fa faee 	bl	8000bec <__aeabi_fsub>
 8006610:	9b01      	ldr	r3, [sp, #4]
 8006612:	1c04      	adds	r4, r0, #0
 8006614:	2b00      	cmp	r3, #0
 8006616:	db00      	blt.n	800661a <atanf+0x1c6>
 8006618:	e732      	b.n	8006480 <atanf+0x2c>
 800661a:	2380      	movs	r3, #128	; 0x80
 800661c:	061b      	lsls	r3, r3, #24
 800661e:	18c4      	adds	r4, r0, r3
 8006620:	e72e      	b.n	8006480 <atanf+0x2c>
 8006622:	4c17      	ldr	r4, [pc, #92]	; (8006680 <atanf+0x22c>)
 8006624:	e72c      	b.n	8006480 <atanf+0x2c>
 8006626:	46c0      	nop			; (mov r8, r8)
 8006628:	507fffff 	.word	0x507fffff
 800662c:	bfc90fdb 	.word	0xbfc90fdb
 8006630:	3edfffff 	.word	0x3edfffff
 8006634:	30ffffff 	.word	0x30ffffff
 8006638:	7149f2ca 	.word	0x7149f2ca
 800663c:	3f97ffff 	.word	0x3f97ffff
 8006640:	3f2fffff 	.word	0x3f2fffff
 8006644:	3c8569d7 	.word	0x3c8569d7
 8006648:	3d4bda59 	.word	0x3d4bda59
 800664c:	3d886b35 	.word	0x3d886b35
 8006650:	3dba2e6e 	.word	0x3dba2e6e
 8006654:	3e124925 	.word	0x3e124925
 8006658:	3eaaaaab 	.word	0x3eaaaaab
 800665c:	bd15a221 	.word	0xbd15a221
 8006660:	3d6ef16b 	.word	0x3d6ef16b
 8006664:	3d9d8795 	.word	0x3d9d8795
 8006668:	3de38e38 	.word	0x3de38e38
 800666c:	3e4ccccd 	.word	0x3e4ccccd
 8006670:	401bffff 	.word	0x401bffff
 8006674:	bf800000 	.word	0xbf800000
 8006678:	08006b98 	.word	0x08006b98
 800667c:	08006b88 	.word	0x08006b88
 8006680:	3fc90fdb 	.word	0x3fc90fdb

08006684 <fabsf>:
 8006684:	0040      	lsls	r0, r0, #1
 8006686:	0840      	lsrs	r0, r0, #1
 8006688:	4770      	bx	lr
	...

0800668c <__libc_init_array>:
 800668c:	b570      	push	{r4, r5, r6, lr}
 800668e:	2600      	movs	r6, #0
 8006690:	4d0c      	ldr	r5, [pc, #48]	; (80066c4 <__libc_init_array+0x38>)
 8006692:	4c0d      	ldr	r4, [pc, #52]	; (80066c8 <__libc_init_array+0x3c>)
 8006694:	1b64      	subs	r4, r4, r5
 8006696:	10a4      	asrs	r4, r4, #2
 8006698:	42a6      	cmp	r6, r4
 800669a:	d109      	bne.n	80066b0 <__libc_init_array+0x24>
 800669c:	2600      	movs	r6, #0
 800669e:	f000 f971 	bl	8006984 <_init>
 80066a2:	4d0a      	ldr	r5, [pc, #40]	; (80066cc <__libc_init_array+0x40>)
 80066a4:	4c0a      	ldr	r4, [pc, #40]	; (80066d0 <__libc_init_array+0x44>)
 80066a6:	1b64      	subs	r4, r4, r5
 80066a8:	10a4      	asrs	r4, r4, #2
 80066aa:	42a6      	cmp	r6, r4
 80066ac:	d105      	bne.n	80066ba <__libc_init_array+0x2e>
 80066ae:	bd70      	pop	{r4, r5, r6, pc}
 80066b0:	00b3      	lsls	r3, r6, #2
 80066b2:	58eb      	ldr	r3, [r5, r3]
 80066b4:	4798      	blx	r3
 80066b6:	3601      	adds	r6, #1
 80066b8:	e7ee      	b.n	8006698 <__libc_init_array+0xc>
 80066ba:	00b3      	lsls	r3, r6, #2
 80066bc:	58eb      	ldr	r3, [r5, r3]
 80066be:	4798      	blx	r3
 80066c0:	3601      	adds	r6, #1
 80066c2:	e7f2      	b.n	80066aa <__libc_init_array+0x1e>
 80066c4:	08006bb0 	.word	0x08006bb0
 80066c8:	08006bb0 	.word	0x08006bb0
 80066cc:	08006bb0 	.word	0x08006bb0
 80066d0:	08006bb4 	.word	0x08006bb4

080066d4 <free>:
 80066d4:	b510      	push	{r4, lr}
 80066d6:	4b03      	ldr	r3, [pc, #12]	; (80066e4 <free+0x10>)
 80066d8:	0001      	movs	r1, r0
 80066da:	6818      	ldr	r0, [r3, #0]
 80066dc:	f000 f88c 	bl	80067f8 <_free_r>
 80066e0:	bd10      	pop	{r4, pc}
 80066e2:	46c0      	nop			; (mov r8, r8)
 80066e4:	20000414 	.word	0x20000414

080066e8 <memcpy>:
 80066e8:	2300      	movs	r3, #0
 80066ea:	b510      	push	{r4, lr}
 80066ec:	429a      	cmp	r2, r3
 80066ee:	d100      	bne.n	80066f2 <memcpy+0xa>
 80066f0:	bd10      	pop	{r4, pc}
 80066f2:	5ccc      	ldrb	r4, [r1, r3]
 80066f4:	54c4      	strb	r4, [r0, r3]
 80066f6:	3301      	adds	r3, #1
 80066f8:	e7f8      	b.n	80066ec <memcpy+0x4>

080066fa <memset>:
 80066fa:	0003      	movs	r3, r0
 80066fc:	1882      	adds	r2, r0, r2
 80066fe:	4293      	cmp	r3, r2
 8006700:	d100      	bne.n	8006704 <memset+0xa>
 8006702:	4770      	bx	lr
 8006704:	7019      	strb	r1, [r3, #0]
 8006706:	3301      	adds	r3, #1
 8006708:	e7f9      	b.n	80066fe <memset+0x4>
	...

0800670c <__malloc_lock>:
 800670c:	b510      	push	{r4, lr}
 800670e:	4802      	ldr	r0, [pc, #8]	; (8006718 <__malloc_lock+0xc>)
 8006710:	f000 f926 	bl	8006960 <__retarget_lock_acquire_recursive>
 8006714:	bd10      	pop	{r4, pc}
 8006716:	46c0      	nop			; (mov r8, r8)
 8006718:	200009c0 	.word	0x200009c0

0800671c <__malloc_unlock>:
 800671c:	b510      	push	{r4, lr}
 800671e:	4802      	ldr	r0, [pc, #8]	; (8006728 <__malloc_unlock+0xc>)
 8006720:	f000 f91f 	bl	8006962 <__retarget_lock_release_recursive>
 8006724:	bd10      	pop	{r4, pc}
 8006726:	46c0      	nop			; (mov r8, r8)
 8006728:	200009c0 	.word	0x200009c0

0800672c <_sbrk_r>:
 800672c:	2300      	movs	r3, #0
 800672e:	b570      	push	{r4, r5, r6, lr}
 8006730:	4c06      	ldr	r4, [pc, #24]	; (800674c <_sbrk_r+0x20>)
 8006732:	0005      	movs	r5, r0
 8006734:	0008      	movs	r0, r1
 8006736:	6023      	str	r3, [r4, #0]
 8006738:	f000 f914 	bl	8006964 <_sbrk>
 800673c:	1c43      	adds	r3, r0, #1
 800673e:	d103      	bne.n	8006748 <_sbrk_r+0x1c>
 8006740:	6823      	ldr	r3, [r4, #0]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d000      	beq.n	8006748 <_sbrk_r+0x1c>
 8006746:	602b      	str	r3, [r5, #0]
 8006748:	bd70      	pop	{r4, r5, r6, pc}
 800674a:	46c0      	nop			; (mov r8, r8)
 800674c:	200009c8 	.word	0x200009c8

08006750 <_malloc_trim_r>:
 8006750:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006752:	4f25      	ldr	r7, [pc, #148]	; (80067e8 <_malloc_trim_r+0x98>)
 8006754:	000c      	movs	r4, r1
 8006756:	0005      	movs	r5, r0
 8006758:	f7ff ffd8 	bl	800670c <__malloc_lock>
 800675c:	0038      	movs	r0, r7
 800675e:	2203      	movs	r2, #3
 8006760:	4e22      	ldr	r6, [pc, #136]	; (80067ec <_malloc_trim_r+0x9c>)
 8006762:	3811      	subs	r0, #17
 8006764:	68b3      	ldr	r3, [r6, #8]
 8006766:	1b00      	subs	r0, r0, r4
 8006768:	685b      	ldr	r3, [r3, #4]
 800676a:	0039      	movs	r1, r7
 800676c:	4393      	bics	r3, r2
 800676e:	18c0      	adds	r0, r0, r3
 8006770:	9301      	str	r3, [sp, #4]
 8006772:	f7f9 fcd3 	bl	800011c <__udivsi3>
 8006776:	1e44      	subs	r4, r0, #1
 8006778:	437c      	muls	r4, r7
 800677a:	42bc      	cmp	r4, r7
 800677c:	da04      	bge.n	8006788 <_malloc_trim_r+0x38>
 800677e:	0028      	movs	r0, r5
 8006780:	f7ff ffcc 	bl	800671c <__malloc_unlock>
 8006784:	2000      	movs	r0, #0
 8006786:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006788:	2100      	movs	r1, #0
 800678a:	0028      	movs	r0, r5
 800678c:	f7ff ffce 	bl	800672c <_sbrk_r>
 8006790:	68b3      	ldr	r3, [r6, #8]
 8006792:	9a01      	ldr	r2, [sp, #4]
 8006794:	189b      	adds	r3, r3, r2
 8006796:	4298      	cmp	r0, r3
 8006798:	d1f1      	bne.n	800677e <_malloc_trim_r+0x2e>
 800679a:	4261      	negs	r1, r4
 800679c:	0028      	movs	r0, r5
 800679e:	f7ff ffc5 	bl	800672c <_sbrk_r>
 80067a2:	1c43      	adds	r3, r0, #1
 80067a4:	d110      	bne.n	80067c8 <_malloc_trim_r+0x78>
 80067a6:	2100      	movs	r1, #0
 80067a8:	0028      	movs	r0, r5
 80067aa:	f7ff ffbf 	bl	800672c <_sbrk_r>
 80067ae:	68b2      	ldr	r2, [r6, #8]
 80067b0:	1a81      	subs	r1, r0, r2
 80067b2:	290f      	cmp	r1, #15
 80067b4:	dde3      	ble.n	800677e <_malloc_trim_r+0x2e>
 80067b6:	4b0e      	ldr	r3, [pc, #56]	; (80067f0 <_malloc_trim_r+0xa0>)
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	1ac0      	subs	r0, r0, r3
 80067bc:	4b0d      	ldr	r3, [pc, #52]	; (80067f4 <_malloc_trim_r+0xa4>)
 80067be:	6018      	str	r0, [r3, #0]
 80067c0:	2301      	movs	r3, #1
 80067c2:	430b      	orrs	r3, r1
 80067c4:	6053      	str	r3, [r2, #4]
 80067c6:	e7da      	b.n	800677e <_malloc_trim_r+0x2e>
 80067c8:	68b2      	ldr	r2, [r6, #8]
 80067ca:	2601      	movs	r6, #1
 80067cc:	9b01      	ldr	r3, [sp, #4]
 80067ce:	0028      	movs	r0, r5
 80067d0:	1b1b      	subs	r3, r3, r4
 80067d2:	4333      	orrs	r3, r6
 80067d4:	6053      	str	r3, [r2, #4]
 80067d6:	4b07      	ldr	r3, [pc, #28]	; (80067f4 <_malloc_trim_r+0xa4>)
 80067d8:	681a      	ldr	r2, [r3, #0]
 80067da:	1b14      	subs	r4, r2, r4
 80067dc:	601c      	str	r4, [r3, #0]
 80067de:	f7ff ff9d 	bl	800671c <__malloc_unlock>
 80067e2:	0030      	movs	r0, r6
 80067e4:	e7cf      	b.n	8006786 <_malloc_trim_r+0x36>
 80067e6:	46c0      	nop			; (mov r8, r8)
 80067e8:	00001000 	.word	0x00001000
 80067ec:	20000004 	.word	0x20000004
 80067f0:	2000040c 	.word	0x2000040c
 80067f4:	20000988 	.word	0x20000988

080067f8 <_free_r>:
 80067f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80067fa:	1e0d      	subs	r5, r1, #0
 80067fc:	9001      	str	r0, [sp, #4]
 80067fe:	d02d      	beq.n	800685c <_free_r+0x64>
 8006800:	f7ff ff84 	bl	800670c <__malloc_lock>
 8006804:	2301      	movs	r3, #1
 8006806:	0029      	movs	r1, r5
 8006808:	469c      	mov	ip, r3
 800680a:	3908      	subs	r1, #8
 800680c:	684f      	ldr	r7, [r1, #4]
 800680e:	4662      	mov	r2, ip
 8006810:	003b      	movs	r3, r7
 8006812:	4666      	mov	r6, ip
 8006814:	4393      	bics	r3, r2
 8006816:	18c8      	adds	r0, r1, r3
 8006818:	6845      	ldr	r5, [r0, #4]
 800681a:	3202      	adds	r2, #2
 800681c:	4395      	bics	r5, r2
 800681e:	4a4a      	ldr	r2, [pc, #296]	; (8006948 <_free_r+0x150>)
 8006820:	4037      	ands	r7, r6
 8006822:	6896      	ldr	r6, [r2, #8]
 8006824:	42b0      	cmp	r0, r6
 8006826:	d11a      	bne.n	800685e <_free_r+0x66>
 8006828:	195b      	adds	r3, r3, r5
 800682a:	2f00      	cmp	r7, #0
 800682c:	d106      	bne.n	800683c <_free_r+0x44>
 800682e:	6808      	ldr	r0, [r1, #0]
 8006830:	1a09      	subs	r1, r1, r0
 8006832:	688d      	ldr	r5, [r1, #8]
 8006834:	181b      	adds	r3, r3, r0
 8006836:	68c8      	ldr	r0, [r1, #12]
 8006838:	60e8      	str	r0, [r5, #12]
 800683a:	6085      	str	r5, [r0, #8]
 800683c:	2001      	movs	r0, #1
 800683e:	4318      	orrs	r0, r3
 8006840:	6048      	str	r0, [r1, #4]
 8006842:	6091      	str	r1, [r2, #8]
 8006844:	4a41      	ldr	r2, [pc, #260]	; (800694c <_free_r+0x154>)
 8006846:	6812      	ldr	r2, [r2, #0]
 8006848:	4293      	cmp	r3, r2
 800684a:	d304      	bcc.n	8006856 <_free_r+0x5e>
 800684c:	4b40      	ldr	r3, [pc, #256]	; (8006950 <_free_r+0x158>)
 800684e:	9801      	ldr	r0, [sp, #4]
 8006850:	6819      	ldr	r1, [r3, #0]
 8006852:	f7ff ff7d 	bl	8006750 <_malloc_trim_r>
 8006856:	9801      	ldr	r0, [sp, #4]
 8006858:	f7ff ff60 	bl	800671c <__malloc_unlock>
 800685c:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800685e:	2600      	movs	r6, #0
 8006860:	6045      	str	r5, [r0, #4]
 8006862:	42b7      	cmp	r7, r6
 8006864:	d109      	bne.n	800687a <_free_r+0x82>
 8006866:	680f      	ldr	r7, [r1, #0]
 8006868:	4c3a      	ldr	r4, [pc, #232]	; (8006954 <_free_r+0x15c>)
 800686a:	1bc9      	subs	r1, r1, r7
 800686c:	19db      	adds	r3, r3, r7
 800686e:	688f      	ldr	r7, [r1, #8]
 8006870:	42a7      	cmp	r7, r4
 8006872:	d02b      	beq.n	80068cc <_free_r+0xd4>
 8006874:	68cc      	ldr	r4, [r1, #12]
 8006876:	60fc      	str	r4, [r7, #12]
 8006878:	60a7      	str	r7, [r4, #8]
 800687a:	1947      	adds	r7, r0, r5
 800687c:	687c      	ldr	r4, [r7, #4]
 800687e:	2701      	movs	r7, #1
 8006880:	423c      	tst	r4, r7
 8006882:	d10b      	bne.n	800689c <_free_r+0xa4>
 8006884:	195b      	adds	r3, r3, r5
 8006886:	6885      	ldr	r5, [r0, #8]
 8006888:	2e00      	cmp	r6, #0
 800688a:	d121      	bne.n	80068d0 <_free_r+0xd8>
 800688c:	4c31      	ldr	r4, [pc, #196]	; (8006954 <_free_r+0x15c>)
 800688e:	42a5      	cmp	r5, r4
 8006890:	d11e      	bne.n	80068d0 <_free_r+0xd8>
 8006892:	003e      	movs	r6, r7
 8006894:	6151      	str	r1, [r2, #20]
 8006896:	6111      	str	r1, [r2, #16]
 8006898:	60cd      	str	r5, [r1, #12]
 800689a:	608d      	str	r5, [r1, #8]
 800689c:	2001      	movs	r0, #1
 800689e:	0005      	movs	r5, r0
 80068a0:	431d      	orrs	r5, r3
 80068a2:	604d      	str	r5, [r1, #4]
 80068a4:	50cb      	str	r3, [r1, r3]
 80068a6:	2e00      	cmp	r6, #0
 80068a8:	d1d5      	bne.n	8006856 <_free_r+0x5e>
 80068aa:	4d2b      	ldr	r5, [pc, #172]	; (8006958 <_free_r+0x160>)
 80068ac:	42ab      	cmp	r3, r5
 80068ae:	d813      	bhi.n	80068d8 <_free_r+0xe0>
 80068b0:	08db      	lsrs	r3, r3, #3
 80068b2:	109d      	asrs	r5, r3, #2
 80068b4:	40a8      	lsls	r0, r5
 80068b6:	6854      	ldr	r4, [r2, #4]
 80068b8:	00db      	lsls	r3, r3, #3
 80068ba:	4320      	orrs	r0, r4
 80068bc:	6050      	str	r0, [r2, #4]
 80068be:	189a      	adds	r2, r3, r2
 80068c0:	6893      	ldr	r3, [r2, #8]
 80068c2:	60ca      	str	r2, [r1, #12]
 80068c4:	608b      	str	r3, [r1, #8]
 80068c6:	6091      	str	r1, [r2, #8]
 80068c8:	60d9      	str	r1, [r3, #12]
 80068ca:	e7c4      	b.n	8006856 <_free_r+0x5e>
 80068cc:	4666      	mov	r6, ip
 80068ce:	e7d4      	b.n	800687a <_free_r+0x82>
 80068d0:	68c0      	ldr	r0, [r0, #12]
 80068d2:	60e8      	str	r0, [r5, #12]
 80068d4:	6085      	str	r5, [r0, #8]
 80068d6:	e7e1      	b.n	800689c <_free_r+0xa4>
 80068d8:	0a5d      	lsrs	r5, r3, #9
 80068da:	2d04      	cmp	r5, #4
 80068dc:	d812      	bhi.n	8006904 <_free_r+0x10c>
 80068de:	0998      	lsrs	r0, r3, #6
 80068e0:	3038      	adds	r0, #56	; 0x38
 80068e2:	00c6      	lsls	r6, r0, #3
 80068e4:	18b6      	adds	r6, r6, r2
 80068e6:	68b5      	ldr	r5, [r6, #8]
 80068e8:	2703      	movs	r7, #3
 80068ea:	42ae      	cmp	r6, r5
 80068ec:	d125      	bne.n	800693a <_free_r+0x142>
 80068ee:	2301      	movs	r3, #1
 80068f0:	1080      	asrs	r0, r0, #2
 80068f2:	4083      	lsls	r3, r0
 80068f4:	6850      	ldr	r0, [r2, #4]
 80068f6:	4303      	orrs	r3, r0
 80068f8:	6053      	str	r3, [r2, #4]
 80068fa:	60ce      	str	r6, [r1, #12]
 80068fc:	608d      	str	r5, [r1, #8]
 80068fe:	60b1      	str	r1, [r6, #8]
 8006900:	60e9      	str	r1, [r5, #12]
 8006902:	e7a8      	b.n	8006856 <_free_r+0x5e>
 8006904:	2d14      	cmp	r5, #20
 8006906:	d802      	bhi.n	800690e <_free_r+0x116>
 8006908:	0028      	movs	r0, r5
 800690a:	305b      	adds	r0, #91	; 0x5b
 800690c:	e7e9      	b.n	80068e2 <_free_r+0xea>
 800690e:	2d54      	cmp	r5, #84	; 0x54
 8006910:	d802      	bhi.n	8006918 <_free_r+0x120>
 8006912:	0b18      	lsrs	r0, r3, #12
 8006914:	306e      	adds	r0, #110	; 0x6e
 8006916:	e7e4      	b.n	80068e2 <_free_r+0xea>
 8006918:	20aa      	movs	r0, #170	; 0xaa
 800691a:	0040      	lsls	r0, r0, #1
 800691c:	4285      	cmp	r5, r0
 800691e:	d802      	bhi.n	8006926 <_free_r+0x12e>
 8006920:	0bd8      	lsrs	r0, r3, #15
 8006922:	3077      	adds	r0, #119	; 0x77
 8006924:	e7dd      	b.n	80068e2 <_free_r+0xea>
 8006926:	4e0d      	ldr	r6, [pc, #52]	; (800695c <_free_r+0x164>)
 8006928:	207e      	movs	r0, #126	; 0x7e
 800692a:	42b5      	cmp	r5, r6
 800692c:	d8d9      	bhi.n	80068e2 <_free_r+0xea>
 800692e:	0c98      	lsrs	r0, r3, #18
 8006930:	307c      	adds	r0, #124	; 0x7c
 8006932:	e7d6      	b.n	80068e2 <_free_r+0xea>
 8006934:	68ad      	ldr	r5, [r5, #8]
 8006936:	42ae      	cmp	r6, r5
 8006938:	d003      	beq.n	8006942 <_free_r+0x14a>
 800693a:	686a      	ldr	r2, [r5, #4]
 800693c:	43ba      	bics	r2, r7
 800693e:	4293      	cmp	r3, r2
 8006940:	d3f8      	bcc.n	8006934 <_free_r+0x13c>
 8006942:	68ee      	ldr	r6, [r5, #12]
 8006944:	e7d9      	b.n	80068fa <_free_r+0x102>
 8006946:	46c0      	nop			; (mov r8, r8)
 8006948:	20000004 	.word	0x20000004
 800694c:	20000410 	.word	0x20000410
 8006950:	200009b0 	.word	0x200009b0
 8006954:	2000000c 	.word	0x2000000c
 8006958:	000001ff 	.word	0x000001ff
 800695c:	00000554 	.word	0x00000554

08006960 <__retarget_lock_acquire_recursive>:
 8006960:	4770      	bx	lr

08006962 <__retarget_lock_release_recursive>:
 8006962:	4770      	bx	lr

08006964 <_sbrk>:
 8006964:	4b05      	ldr	r3, [pc, #20]	; (800697c <_sbrk+0x18>)
 8006966:	0002      	movs	r2, r0
 8006968:	6819      	ldr	r1, [r3, #0]
 800696a:	2900      	cmp	r1, #0
 800696c:	d101      	bne.n	8006972 <_sbrk+0xe>
 800696e:	4904      	ldr	r1, [pc, #16]	; (8006980 <_sbrk+0x1c>)
 8006970:	6019      	str	r1, [r3, #0]
 8006972:	6818      	ldr	r0, [r3, #0]
 8006974:	1882      	adds	r2, r0, r2
 8006976:	601a      	str	r2, [r3, #0]
 8006978:	4770      	bx	lr
 800697a:	46c0      	nop			; (mov r8, r8)
 800697c:	200009b4 	.word	0x200009b4
 8006980:	200009cc 	.word	0x200009cc

08006984 <_init>:
 8006984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006986:	46c0      	nop			; (mov r8, r8)
 8006988:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800698a:	bc08      	pop	{r3}
 800698c:	469e      	mov	lr, r3
 800698e:	4770      	bx	lr

08006990 <_fini>:
 8006990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006992:	46c0      	nop			; (mov r8, r8)
 8006994:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006996:	bc08      	pop	{r3}
 8006998:	469e      	mov	lr, r3
 800699a:	4770      	bx	lr
