Metric,Value
design__instance__count,7398
design__instance__area,93350.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0
power__switching__total,0.0
power__leakage__total,0.000005797955509478925
power__total,0.000005797955509478925
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,0.0
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.0
timing__hold__ws__corner:nom_fast_1p32V_m40C,1.0000000433293989E+39
timing__setup__ws__corner:nom_fast_1p32V_m40C,1.0000000433293989E+39
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,0.0
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.0
timing__hold__ws__corner:nom_slow_1p08V_125C,1.0000000433293989E+39
timing__setup__ws__corner:nom_slow_1p08V_125C,1.0000000433293989E+39
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,0.0
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.0
timing__hold__ws__corner:nom_typ_1p20V_25C,1.0000000433293989E+39
timing__setup__ws__corner:nom_typ_1p20V_25C,1.0000000433293989E+39
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,0.0
clock__skew__worst_setup,0.0
timing__hold__ws,1.0000000433293989E+39
timing__setup__ws,1.0000000433293989E+39
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 500.0 200.0
design__core__bbox,2.88 3.78 496.8 192.78
design__io,49
design__die__area,100000
design__core__area,93350.9
design__instance__count__stdcell,24
design__instance__area__stdcell,174.182
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.00186589
design__instance__utilization__stdcell,0.00186589
design__rows,50
design__rows:CoreSite,50
design__sites,51450
design__sites:CoreSite,51450
design__instance__count__class:multi_input_combinational_cell,24
design__instance__area__class:multi_input_combinational_cell,174.182
flow__warnings__count,1
flow__errors__count,0
flow__warnings__type_count,1
flow__warnings__count:ORD-0039,1
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,142.126
design__violations,0
flow__warnings__count:CTS-0041,1
flow__warnings__count:CTS-0082,1
flow__warnings__count:CTS-0083,1
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
global_route__vias,10
global_route__wirelength,72
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,47
route__net__special,2
route__drc_errors__iter:0,0
route__wirelength__iter:0,119
route__drc_errors,0
route__wirelength,119
route__vias,48
route__vias__singlecut,48
route__vias__multicut,0
flow__warnings__count:DRT-0349,10
design__disconnected_pin__count,23
design__critical_disconnected_pin__count,19
route__wirelength__max,7.26
design__instance__count__class:fill_cell,7374
design__instance__area__class:fill_cell,93176.7
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,23
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,23
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,23
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,23
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,4.78679E-7
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,1.68669E-7
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,9.98772E-8
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,1.68669E-7
design_powergrid__voltage__worst,1.68669E-7
design_powergrid__voltage__worst__net:VPWR,1.2
design_powergrid__drop__worst,4.78679E-7
design_powergrid__drop__worst__net:VPWR,4.78679E-7
design_powergrid__voltage__worst__net:VGND,1.68669E-7
design_powergrid__drop__worst__net:VGND,1.68669E-7
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,1.619999999999999947867764839293247547402643249370157718658447265625E-7
ir__drop__worst,4.789999999999999878534662212103967249277047812938690185546875E-7
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
