{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1496840983028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1496840983038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 07 21:09:42 2017 " "Processing started: Wed Jun 07 21:09:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1496840983038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1496840983038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1496840983038 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project_8_1200mv_85c_slow.vo E:/_10_EnglishPath/_05_CycloneIV Code/__Others_Code/Freq_Test/fpga/_04_AD/simulation/modelsim/ simulation " "Generated file Project_8_1200mv_85c_slow.vo in folder \"E:/_10_EnglishPath/_05_CycloneIV Code/__Others_Code/Freq_Test/fpga/_04_AD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1496840984504 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project_8_1200mv_0c_slow.vo E:/_10_EnglishPath/_05_CycloneIV Code/__Others_Code/Freq_Test/fpga/_04_AD/simulation/modelsim/ simulation " "Generated file Project_8_1200mv_0c_slow.vo in folder \"E:/_10_EnglishPath/_05_CycloneIV Code/__Others_Code/Freq_Test/fpga/_04_AD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1496840984850 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project_min_1200mv_0c_fast.vo E:/_10_EnglishPath/_05_CycloneIV Code/__Others_Code/Freq_Test/fpga/_04_AD/simulation/modelsim/ simulation " "Generated file Project_min_1200mv_0c_fast.vo in folder \"E:/_10_EnglishPath/_05_CycloneIV Code/__Others_Code/Freq_Test/fpga/_04_AD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1496840985201 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project.vo E:/_10_EnglishPath/_05_CycloneIV Code/__Others_Code/Freq_Test/fpga/_04_AD/simulation/modelsim/ simulation " "Generated file Project.vo in folder \"E:/_10_EnglishPath/_05_CycloneIV Code/__Others_Code/Freq_Test/fpga/_04_AD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1496840985558 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project_8_1200mv_85c_v_slow.sdo E:/_10_EnglishPath/_05_CycloneIV Code/__Others_Code/Freq_Test/fpga/_04_AD/simulation/modelsim/ simulation " "Generated file Project_8_1200mv_85c_v_slow.sdo in folder \"E:/_10_EnglishPath/_05_CycloneIV Code/__Others_Code/Freq_Test/fpga/_04_AD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1496840985878 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project_8_1200mv_0c_v_slow.sdo E:/_10_EnglishPath/_05_CycloneIV Code/__Others_Code/Freq_Test/fpga/_04_AD/simulation/modelsim/ simulation " "Generated file Project_8_1200mv_0c_v_slow.sdo in folder \"E:/_10_EnglishPath/_05_CycloneIV Code/__Others_Code/Freq_Test/fpga/_04_AD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1496840986147 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project_min_1200mv_0c_v_fast.sdo E:/_10_EnglishPath/_05_CycloneIV Code/__Others_Code/Freq_Test/fpga/_04_AD/simulation/modelsim/ simulation " "Generated file Project_min_1200mv_0c_v_fast.sdo in folder \"E:/_10_EnglishPath/_05_CycloneIV Code/__Others_Code/Freq_Test/fpga/_04_AD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1496840986403 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project_v.sdo E:/_10_EnglishPath/_05_CycloneIV Code/__Others_Code/Freq_Test/fpga/_04_AD/simulation/modelsim/ simulation " "Generated file Project_v.sdo in folder \"E:/_10_EnglishPath/_05_CycloneIV Code/__Others_Code/Freq_Test/fpga/_04_AD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1496840986677 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "613 " "Peak virtual memory: 613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1496840986817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 07 21:09:46 2017 " "Processing ended: Wed Jun 07 21:09:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1496840986817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1496840986817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1496840986817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1496840986817 ""}
