#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Tue Sep 29 12:38:30 2020
# Process ID: 22311
# Current directory: /home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.runs/impl_1
# Command line: vivado -log blinking_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source blinking_wrapper.tcl -notrace
# Log file: /home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.runs/impl_1/blinking_wrapper.vdi
# Journal file: /home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source blinking_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1458.312 ; gain = 16.016 ; free physical = 2215 ; free virtual = 5127
Command: link_design -top blinking_wrapper -part xc7a35tcsg325-2L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcsg325-2L
INFO: [Project 1-454] Reading design checkpoint '/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/ip/blinking_clk_wiz_0_0/blinking_clk_wiz_0_0.dcp' for cell 'blinking_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/ip/blinking_ila_0_0/blinking_ila_0_0.dcp' for cell 'blinking_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/ip/blinking_led_blinking_0_0/blinking_led_blinking_0_0.dcp' for cell 'blinking_i/led_blinking_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/ip/blinking_proc_sys_reset_0_0/blinking_proc_sys_reset_0_0.dcp' for cell 'blinking_i/proc_sys_reset_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1672.281 ; gain = 0.000 ; free physical = 1983 ; free virtual = 4895
INFO: [Netlist 29-17] Analyzing 402 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, blinking_i/clk_wiz_0/inst/clkin1_ibufg, from the path connected to top-level port: clk_sys 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'blinking_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: blinking_i/ila_0 UUID: aa51643f-2977-5661-97f0-8c0986ff76a7 
Parsing XDC File [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/ip/blinking_clk_wiz_0_0/blinking_clk_wiz_0_0_board.xdc] for cell 'blinking_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/ip/blinking_clk_wiz_0_0/blinking_clk_wiz_0_0_board.xdc] for cell 'blinking_i/clk_wiz_0/inst'
Parsing XDC File [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/ip/blinking_clk_wiz_0_0/blinking_clk_wiz_0_0.xdc] for cell 'blinking_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/ip/blinking_clk_wiz_0_0/blinking_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/ip/blinking_clk_wiz_0_0/blinking_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2303.473 ; gain = 509.812 ; free physical = 1501 ; free virtual = 4429
Finished Parsing XDC File [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/ip/blinking_clk_wiz_0_0/blinking_clk_wiz_0_0.xdc] for cell 'blinking_i/clk_wiz_0/inst'
Parsing XDC File [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/ip/blinking_proc_sys_reset_0_0/blinking_proc_sys_reset_0_0_board.xdc] for cell 'blinking_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/ip/blinking_proc_sys_reset_0_0/blinking_proc_sys_reset_0_0_board.xdc] for cell 'blinking_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/ip/blinking_proc_sys_reset_0_0/blinking_proc_sys_reset_0_0.xdc] for cell 'blinking_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/ip/blinking_proc_sys_reset_0_0/blinking_proc_sys_reset_0_0.xdc] for cell 'blinking_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/ip/blinking_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'blinking_i/ila_0/U0'
Finished Parsing XDC File [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/ip/blinking_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'blinking_i/ila_0/U0'
Parsing XDC File [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/ip/blinking_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'blinking_i/ila_0/U0'
Finished Parsing XDC File [/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.srcs/sources_1/bd/blinking/ip/blinking_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'blinking_i/ila_0/U0'
Parsing XDC File [/home/jan/git/udp_communication/fpga/config/pins.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_mgt_p'. [/home/jan/git/udp_communication/fpga/config/pins.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jan/git/udp_communication/fpga/config/pins.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_bb_green'. [/home/jan/git/udp_communication/fpga/config/pins.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jan/git/udp_communication/fpga/config/pins.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_bb_green'. [/home/jan/git/udp_communication/fpga/config/pins.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jan/git/udp_communication/fpga/config/pins.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst_low'. [/home/jan/git/udp_communication/fpga/config/pins.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jan/git/udp_communication/fpga/config/pins.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst_low'. [/home/jan/git/udp_communication/fpga/config/pins.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jan/git/udp_communication/fpga/config/pins.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_mgt_p'. [/home/jan/git/udp_communication/fpga/config/pins.xdc:32]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_mgt_p]'. [/home/jan/git/udp_communication/fpga/config/pins.xdc:32]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/jan/git/udp_communication/fpga/config/pins.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2303.473 ; gain = 0.000 ; free physical = 1504 ; free virtual = 4432
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 196 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 164 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances

18 Infos, 8 Warnings, 6 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:57 . Memory (MB): peak = 2303.473 ; gain = 845.160 ; free physical = 1504 ; free virtual = 4432
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2335.488 ; gain = 32.016 ; free physical = 1496 ; free virtual = 4424

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1497e7bb5

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2354.301 ; gain = 18.812 ; free physical = 1494 ; free virtual = 4422

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "30de1d840ef737a6".
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2529.137 ; gain = 0.000 ; free physical = 1279 ; free virtual = 4253
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1104fafa9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2529.137 ; gain = 34.836 ; free physical = 1279 ; free virtual = 4253

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 12a610bc3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 2529.137 ; gain = 34.836 ; free physical = 1284 ; free virtual = 4258
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 15 cells
INFO: [Opt 31-1021] In phase Retarget, 65 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: d1ae454c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 2529.137 ; gain = 34.836 ; free physical = 1284 ; free virtual = 4258
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 17 cells
INFO: [Opt 31-1021] In phase Constant propagation, 47 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1acde3033

Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 2529.137 ; gain = 34.836 ; free physical = 1284 ; free virtual = 4258
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 78 cells
INFO: [Opt 31-1021] In phase Sweep, 875 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 5 BUFG optimization | Checksum: 1acde3033

Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 2529.137 ; gain = 34.836 ; free physical = 1285 ; free virtual = 4259
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1acde3033

Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 2529.137 ; gain = 34.836 ; free physical = 1285 ; free virtual = 4259
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1acde3033

Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 2529.137 ; gain = 34.836 ; free physical = 1285 ; free virtual = 4259
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              15  |                                             65  |
|  Constant propagation         |               0  |              17  |                                             47  |
|  Sweep                        |               0  |              78  |                                            875  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2529.137 ; gain = 0.000 ; free physical = 1285 ; free virtual = 4259
Ending Logic Optimization Task | Checksum: 17fcd3ff9

Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 2529.137 ; gain = 34.836 ; free physical = 1285 ; free virtual = 4259

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.307 | TNS=-2.575 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 20 newly gated: 0 Total Ports: 16
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 1ba60b824

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1261 ; free virtual = 4236
Ending Power Optimization Task | Checksum: 1ba60b824

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2750.797 ; gain = 221.660 ; free physical = 1268 ; free virtual = 4242

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Ending Logic Optimization Task | Checksum: 114cadd68

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1268 ; free virtual = 4243
Ending Final Cleanup Task | Checksum: 114cadd68

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1269 ; free virtual = 4243

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1269 ; free virtual = 4243
Ending Netlist Obfuscation Task | Checksum: 114cadd68

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1269 ; free virtual = 4243
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 8 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:10 . Memory (MB): peak = 2750.797 ; gain = 447.324 ; free physical = 1269 ; free virtual = 4243
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1267 ; free virtual = 4241
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1258 ; free virtual = 4234
INFO: [Common 17-1381] The checkpoint '/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.runs/impl_1/blinking_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file blinking_wrapper_drc_opted.rpt -pb blinking_wrapper_drc_opted.pb -rpx blinking_wrapper_drc_opted.rpx
Command: report_drc -file blinking_wrapper_drc_opted.rpt -pb blinking_wrapper_drc_opted.pb -rpx blinking_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.runs/impl_1/blinking_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1251 ; free virtual = 4227
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d4ba93e9

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1251 ; free virtual = 4227
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1251 ; free virtual = 4227

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d9470604

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1251 ; free virtual = 4228

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 150b63447

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1243 ; free virtual = 4220

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 150b63447

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1243 ; free virtual = 4220
Phase 1 Placer Initialization | Checksum: 150b63447

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1243 ; free virtual = 4220

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 141ca5ac5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1239 ; free virtual = 4216

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 189 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 70 nets or cells. Created 0 new cell, deleted 70 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1226 ; free virtual = 4202

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             70  |                    70  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             70  |                    70  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 158a88a12

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1227 ; free virtual = 4204
Phase 2.2 Global Placement Core | Checksum: 190059e0b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1227 ; free virtual = 4203
Phase 2 Global Placement | Checksum: 190059e0b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1229 ; free virtual = 4205

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d51967ae

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1228 ; free virtual = 4205

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b7c21996

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1226 ; free virtual = 4202

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 156e6237a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1226 ; free virtual = 4203

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 135910070

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1226 ; free virtual = 4203

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 153fb84dd

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1226 ; free virtual = 4202

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: b6301cca

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1226 ; free virtual = 4202

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: d6dcb9c0

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1226 ; free virtual = 4202
Phase 3 Detail Placement | Checksum: d6dcb9c0

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1226 ; free virtual = 4202

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e9e7b11f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: e9e7b11f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1222 ; free virtual = 4199
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.836. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: fb60eae8

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1221 ; free virtual = 4197
Phase 4.1 Post Commit Optimization | Checksum: fb60eae8

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1221 ; free virtual = 4197

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: fb60eae8

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1222 ; free virtual = 4199

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: fb60eae8

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1222 ; free virtual = 4199

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1222 ; free virtual = 4199
Phase 4.4 Final Placement Cleanup | Checksum: 116b1f7ea

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1222 ; free virtual = 4199
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 116b1f7ea

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1222 ; free virtual = 4199
Ending Placer Task | Checksum: c46b0d28

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1222 ; free virtual = 4199
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 8 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1229 ; free virtual = 4206
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1229 ; free virtual = 4206
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1217 ; free virtual = 4204
INFO: [Common 17-1381] The checkpoint '/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.runs/impl_1/blinking_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file blinking_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1220 ; free virtual = 4199
INFO: [runtcl-4] Executing : report_utilization -file blinking_wrapper_utilization_placed.rpt -pb blinking_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file blinking_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1227 ; free virtual = 4206
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1197 ; free virtual = 4177

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.836 | TNS=-1.662 |
Phase 1 Physical Synthesis Initialization | Checksum: 1448f4329

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1192 ; free virtual = 4171
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.836 | TNS=-1.662 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1448f4329

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1192 ; free virtual = 4171

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.836 | TNS=-1.662 |
INFO: [Physopt 32-662] Processed net blinking_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][1]_srl8_n_0.  Did not re-place instance blinking_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][1]_srl8
INFO: [Physopt 32-702] Processed net blinking_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][1]_srl8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net clk_sys. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.826 | TNS=-1.627 |
INFO: [Physopt 32-702] Processed net blinking_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blinking_i/ila_0/U0/ila_core_inst/probe_data[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_sys. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blinking_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blinking_i/ila_0/U0/ila_core_inst/probe_data[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_sys. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.826 | TNS=-1.627 |
Phase 3 Critical Path Optimization | Checksum: 1448f4329

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1191 ; free virtual = 4170

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.826 | TNS=-1.627 |
INFO: [Physopt 32-702] Processed net blinking_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blinking_i/ila_0/U0/ila_core_inst/probe_data[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_sys. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blinking_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blinking_i/ila_0/U0/ila_core_inst/probe_data[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_sys. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.826 | TNS=-1.627 |
Phase 4 Critical Path Optimization | Checksum: 1448f4329

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1191 ; free virtual = 4170
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1192 ; free virtual = 4172
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.826 | TNS=-1.627 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.010  |          0.035  |            1  |              0  |                     1  |           0  |           2  |  00:00:02  |
|  Total          |          0.010  |          0.035  |            1  |              0  |                     1  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1192 ; free virtual = 4172
Ending Physical Synthesis Task | Checksum: 1448f4329

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1192 ; free virtual = 4172
INFO: [Common 17-83] Releasing license: Implementation
124 Infos, 8 Warnings, 6 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1194 ; free virtual = 4174
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1194 ; free virtual = 4174
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1176 ; free virtual = 4166
INFO: [Common 17-1381] The checkpoint '/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.runs/impl_1/blinking_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: e79c0eb7 ConstDB: 0 ShapeSum: 334abbd6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14b3877e6

Time (s): cpu = 00:00:50 ; elapsed = 00:00:45 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1088 ; free virtual = 4071
Post Restoration Checksum: NetGraph: 6646cb0a NumContArr: e4f1acdc Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14b3877e6

Time (s): cpu = 00:00:50 ; elapsed = 00:00:45 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1088 ; free virtual = 4071

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14b3877e6

Time (s): cpu = 00:00:50 ; elapsed = 00:00:45 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1073 ; free virtual = 4055

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14b3877e6

Time (s): cpu = 00:00:50 ; elapsed = 00:00:45 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1073 ; free virtual = 4055
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: f08917c6

Time (s): cpu = 00:00:59 ; elapsed = 00:00:50 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1060 ; free virtual = 4042
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.774 | TNS=-1.523 | WHS=-0.222 | THS=-322.339|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 137198500

Time (s): cpu = 00:01:05 ; elapsed = 00:00:54 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1057 ; free virtual = 4039
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.774 | TNS=-1.523 | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: b28169b0

Time (s): cpu = 00:01:05 ; elapsed = 00:00:54 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1057 ; free virtual = 4039
Phase 2 Router Initialization | Checksum: 134b10113

Time (s): cpu = 00:01:05 ; elapsed = 00:00:54 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1057 ; free virtual = 4039

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5516
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5515
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15e736f4d

Time (s): cpu = 00:01:08 ; elapsed = 00:00:55 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1057 ; free virtual = 4039

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 591
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.798 | TNS=-1.592 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: fee90abb

Time (s): cpu = 00:01:20 ; elapsed = 00:01:04 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1053 ; free virtual = 4035

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.798 | TNS=-1.592 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: ce4cab23

Time (s): cpu = 00:01:21 ; elapsed = 00:01:06 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1053 ; free virtual = 4035
Phase 4 Rip-up And Reroute | Checksum: ce4cab23

Time (s): cpu = 00:01:21 ; elapsed = 00:01:06 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1053 ; free virtual = 4035

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: e63b4a69

Time (s): cpu = 00:01:23 ; elapsed = 00:01:07 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1053 ; free virtual = 4035
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.798 | TNS=-1.592 | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 948b9f88

Time (s): cpu = 00:01:23 ; elapsed = 00:01:07 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1053 ; free virtual = 4035

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 948b9f88

Time (s): cpu = 00:01:23 ; elapsed = 00:01:07 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1053 ; free virtual = 4035
Phase 5 Delay and Skew Optimization | Checksum: 948b9f88

Time (s): cpu = 00:01:23 ; elapsed = 00:01:07 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1053 ; free virtual = 4035

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: ac615b49

Time (s): cpu = 00:01:25 ; elapsed = 00:01:09 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1052 ; free virtual = 4034
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.798 | TNS=-1.592 | WHS=0.060  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e8d91716

Time (s): cpu = 00:01:25 ; elapsed = 00:01:09 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1050 ; free virtual = 4032
Phase 6 Post Hold Fix | Checksum: e8d91716

Time (s): cpu = 00:01:25 ; elapsed = 00:01:09 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1049 ; free virtual = 4032

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.41856 %
  Global Horizontal Routing Utilization  = 1.71525 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 39.6396%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 43.2432%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 50%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 16064f125

Time (s): cpu = 00:01:26 ; elapsed = 00:01:09 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1054 ; free virtual = 4036

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16064f125

Time (s): cpu = 00:01:26 ; elapsed = 00:01:09 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1053 ; free virtual = 4035

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15553117a

Time (s): cpu = 00:01:27 ; elapsed = 00:01:10 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1048 ; free virtual = 4031

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.798 | TNS=-1.592 | WHS=0.060  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 15553117a

Time (s): cpu = 00:01:27 ; elapsed = 00:01:10 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1047 ; free virtual = 4030
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:27 ; elapsed = 00:01:10 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1071 ; free virtual = 4053

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
143 Infos, 9 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:13 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1071 ; free virtual = 4053
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1071 ; free virtual = 4053
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2750.797 ; gain = 0.000 ; free physical = 1052 ; free virtual = 4047
INFO: [Common 17-1381] The checkpoint '/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.runs/impl_1/blinking_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file blinking_wrapper_drc_routed.rpt -pb blinking_wrapper_drc_routed.pb -rpx blinking_wrapper_drc_routed.rpx
Command: report_drc -file blinking_wrapper_drc_routed.rpt -pb blinking_wrapper_drc_routed.pb -rpx blinking_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.runs/impl_1/blinking_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file blinking_wrapper_methodology_drc_routed.rpt -pb blinking_wrapper_methodology_drc_routed.pb -rpx blinking_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file blinking_wrapper_methodology_drc_routed.rpt -pb blinking_wrapper_methodology_drc_routed.pb -rpx blinking_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.runs/impl_1/blinking_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2760.477 ; gain = 0.000 ; free physical = 1058 ; free virtual = 4043
INFO: [runtcl-4] Executing : report_power -file blinking_wrapper_power_routed.rpt -pb blinking_wrapper_power_summary_routed.pb -rpx blinking_wrapper_power_routed.rpx
Command: report_power -file blinking_wrapper_power_routed.rpt -pb blinking_wrapper_power_summary_routed.pb -rpx blinking_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
156 Infos, 9 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2760.477 ; gain = 0.000 ; free physical = 1045 ; free virtual = 4034
INFO: [runtcl-4] Executing : report_route_status -file blinking_wrapper_route_status.rpt -pb blinking_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file blinking_wrapper_timing_summary_routed.rpt -pb blinking_wrapper_timing_summary_routed.pb -rpx blinking_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file blinking_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file blinking_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file blinking_wrapper_bus_skew_routed.rpt -pb blinking_wrapper_bus_skew_routed.pb -rpx blinking_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Sep 29 12:43:41 2020...
#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Tue Sep 29 12:46:16 2020
# Process ID: 24459
# Current directory: /home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.runs/impl_1
# Command line: vivado -log blinking_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source blinking_wrapper.tcl -notrace
# Log file: /home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.runs/impl_1/blinking_wrapper.vdi
# Journal file: /home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source blinking_wrapper.tcl -notrace
Command: open_checkpoint blinking_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1441.301 ; gain = 0.000 ; free physical = 2209 ; free virtual = 5196
INFO: [Device 21-403] Loading part xc7a35tcsg325-2L
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1625.676 ; gain = 0.000 ; free physical = 1950 ; free virtual = 4937
INFO: [Netlist 29-17] Analyzing 420 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'blinking_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2245.926 ; gain = 5.938 ; free physical = 1396 ; free virtual = 4384
Restored from archive | CPU: 1.920000 secs | Memory: 8.116249 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2245.926 ; gain = 5.938 ; free physical = 1396 ; free virtual = 4384
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2245.926 ; gain = 0.000 ; free physical = 1397 ; free virtual = 4385
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 202 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 164 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2.1 (64-bit) build 2729669
open_checkpoint: Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 2245.926 ; gain = 804.625 ; free physical = 1397 ; free virtual = 4385
Command: write_bitstream -force blinking_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC RTSTAT-10] No routable loads: 21 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, blinking_i/ila_0/U0/trig_in_reg, blinking_i/ila_0/U0/trig_out_ack_reg... and (the first 15 of 19 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./blinking_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/jan/git/udp_communication/fpga/projects/udp_comm/udp_comm.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Sep 29 12:48:17 2020. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 2666.930 ; gain = 421.004 ; free physical = 1343 ; free virtual = 4334
INFO: [Common 17-206] Exiting Vivado at Tue Sep 29 12:48:17 2020...
