 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : fme
Version: M-2016.12-SP4
Date   : Fri Jun 23 12:41:54 2017
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn45gsbwptc_ccs
Wire Load Model Mode: Inactive.

  Startpoint: fme_con/state_reg_2_
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: out_13[1] (output port clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock CLOCK (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.35       0.35
  fme_con/state_reg_2_/CP (EDFCNQD1BWP)                   0.15      0.00 #     0.35 r
  fme_con/state_reg_2_/Q (EDFCNQD1BWP)                    0.02      0.10       0.45 f
  fme_con/state[2] (net)                        5                   0.00       0.45 f
  fme_con/U3/ZN (INVD0BWP)                                0.02      0.02 *     0.47 r
  fme_con/n16 (net)                             2                   0.00       0.47 r
  fme_con/U4/ZN (NR2XD0BWP)                               0.03      0.03 *     0.49 f
  fme_con/n14 (net)                             5                   0.00       0.49 f
  fme_con/U5/ZN (INVD0BWP)                                0.08      0.05 *     0.55 r
  fme_con/n24 (net)                             6                   0.00       0.55 r
  fme_con/U8/ZN (CKND2D4BWP)                              0.22      0.15 *     0.69 f
  fme_con/direction_buffer_int (net)           45                   0.00       0.69 f
  fme_con/U13/ZN (INVD0BWP)                               0.09      0.08 *     0.77 r
  fme_con/n36 (net)                             3                   0.00       0.77 r
  fme_con/U25/ZN (ND2D0BWP)                               0.06      0.05 *     0.82 f
  fme_con/direction_buffer_b (net)              2                   0.00       0.82 f
  fme_con/direction_buffer_b (fme_controle_DATA_WIDTH8)             0.00       0.82 f
  direction_buffer_b (net)                                          0.00       0.82 f
  U2/Z (CKBD4BWP)                                         0.20      0.14 *     0.96 f
  n6 (net)                                     89                   0.00       0.96 f
  fme_op/direction_buffer_a (fme_operativo_DATA_WIDTH8)             0.00       0.96 f
  fme_op/direction_buffer_a (net)                                   0.00       0.96 f
  fme_op/buffer_a_superior/direction (buffer_ah_DATA_WIDTH8_5)      0.00       0.96 f
  fme_op/buffer_a_superior/direction (net)                          0.00       0.96 f
  fme_op/buffer_a_superior/U11/Z (BUFFD1BWP)              0.12      0.16 *     1.12 f
  fme_op/buffer_a_superior/n47 (net)           28                   0.00       1.12 f
  fme_op/buffer_a_superior/U12/ZN (INVD0BWP)              0.13      0.11 *     1.23 r
  fme_op/buffer_a_superior/n48 (net)           12                   0.00       1.23 r
  fme_op/buffer_a_superior/U42/Z (OA22D0BWP)              0.09      0.09 *     1.32 r
  fme_op/buffer_a_superior/out_4[8] (net)       9                   0.00       1.32 r
  fme_op/buffer_a_superior/out_4[8] (buffer_ah_DATA_WIDTH8_5)       0.00       1.32 r
  fme_op/out_a_sup_4[8] (net)                                       0.00       1.32 r
  fme_op/U391/ZN (IAO21D1BWP)                             0.20      0.14 *     1.46 r
  fme_op/out_13[1] (net)                        1                   0.00       1.46 r
  fme_op/out_13[1] (fme_operativo_DATA_WIDTH8)                      0.00       1.46 r
  out_13[1] (net)                                                   0.00       1.46 r
  out_13[1] (out)                                         0.20      0.00 *     1.46 r
  data arrival time                                                            1.46

  clock CLOCK (rise edge)                                           4.95       4.95
  clock network delay (ideal)                                       0.35       5.29
  clock uncertainty                                                -0.49       4.80
  output external delay                                            -2.97       1.83
  data required time                                                           1.83
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.83
  data arrival time                                                           -1.46
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.37


1
