tst r0, r1 
mvnne r0, r2 
mvneq r0, r1 
tst r0, r2 
mvnne r1, r0 
mvneq r1, r2 
orr r2, r3, r1, lsl #3 
