m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/20.1
vbutton_debouncer
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
!s110 1757964367
!i10b 1
!s100 cdafkmo:5fcD]b[e4G@NH2
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IEY=DP<GXgRaN7I8z`eSB;3
Z2 VDg1SIo80bB@j0V0VzS_@n1
S1
Z3 dD:/VLSI/Project-1-VLSI-Design/modelsimtesting
w1757886348
8D:/VLSI/Project-1-VLSI-Design/button_debouncer.v
FD:/VLSI/Project-1-VLSI-Design/button_debouncer.v
!i122 450
L0 25 79
Z4 OV;L;2020.1;71
r1
!s85 0
31
!s108 1757964359.000000
!s107 D:/VLSI/Project-1-VLSI-Design/button_debouncer.v|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/VLSI/Project-1-VLSI-Design/button_debouncer.v|
!i113 1
Z5 o-work work -sv
Z6 tCvgOpt 0
vclk
R0
!s110 1757964373
!i10b 1
!s100 ZElSaWI6G:dBUAW7hei[22
R1
IJ0c9NZ>>`0KA7icLhda[21
R2
S1
R3
w1757886460
8D:/VLSI/Project-1-VLSI-Design/clk.v
FD:/VLSI/Project-1-VLSI-Design/clk.v
!i122 451
L0 23 15
R4
r1
!s85 0
31
!s108 1757964371.000000
!s107 D:/VLSI/Project-1-VLSI-Design/clk.v|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/VLSI/Project-1-VLSI-Design/clk.v|
!i113 1
R5
R6
vclk_divider
R0
!s110 1757878362
!i10b 1
!s100 DAkPH8?NfjiP6BoZceRT52
R1
I4PGIge^6NzF==W=QdN2]G3
R2
S1
R3
w1757787885
8D:/VLSI/Project-1-VLSI-Design/clk_divider.v
FD:/VLSI/Project-1-VLSI-Design/clk_divider.v
!i122 430
L0 23 39
R4
r1
!s85 0
31
!s108 1757878362.000000
!s107 D:/VLSI/Project-1-VLSI-Design/clk_divider.v|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/VLSI/Project-1-VLSI-Design/clk_divider.v|
!i113 1
R5
R6
velevator_fsm
R0
!s110 1757990871
!i10b 1
!s100 ML_z=K=dUO]U3?899S<Q=3
R1
ImT`0ooJ_PonKb`i8j3g6j1
R2
S1
R3
w1757982091
8D:/VLSI/Project-1-VLSI-Design/elevator_fsm.v
FD:/VLSI/Project-1-VLSI-Design/elevator_fsm.v
!i122 456
L0 24 147
R4
r1
!s85 0
31
!s108 1757990870.000000
!s107 D:/VLSI/Project-1-VLSI-Design/elevator_fsm.v|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/VLSI/Project-1-VLSI-Design/elevator_fsm.v|
!i113 1
R5
R6
velevator_top
R0
!s110 1757964380
!i10b 1
!s100 BP@7SGQfJM9igFNR^O]F=2
R1
IVmC[j=`Viae<nl8hf>YYK1
R2
S1
R3
w1757886327
8D:/VLSI/Project-1-VLSI-Design/elevator_top.v
FD:/VLSI/Project-1-VLSI-Design/elevator_top.v
!i122 453
L0 23 108
R4
r1
!s85 0
31
!s108 1757964379.000000
!s107 D:/VLSI/Project-1-VLSI-Design/elevator_top.v|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/VLSI/Project-1-VLSI-Design/elevator_top.v|
!i113 1
R5
R6
velevator_top_tb
R0
!s110 1757990874
!i10b 1
!s100 M6>zK?jE<JIo7GUJCE8;@1
R1
IMW4MW==iAnlSai=;a_I<l1
R2
S1
R3
w1757979095
8D:/VLSI/Project-1-VLSI-Design/tb_elevator.v
FD:/VLSI/Project-1-VLSI-Design/tb_elevator.v
!i122 457
L0 26 297
R4
r1
!s85 0
31
!s108 1757990872.000000
!s107 D:/VLSI/Project-1-VLSI-Design/tb_elevator.v|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/VLSI/Project-1-VLSI-Design/tb_elevator.v|
!i113 1
R5
R6
vfloor_logic_control_unit
R0
!s110 1757964384
!i10b 1
!s100 JP?NRO]jzHf]>HOTh@8L80
R1
I;l?<ISSJ4Rd10`;BR4QCk2
R2
S1
R3
w1757892074
8D:/VLSI/Project-1-VLSI-Design/floor_logic.sv
FD:/VLSI/Project-1-VLSI-Design/floor_logic.sv
!i122 455
L0 28 421
R4
r1
!s85 0
31
!s108 1757964383.000000
!s107 D:/VLSI/Project-1-VLSI-Design/floor_logic.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/VLSI/Project-1-VLSI-Design/floor_logic.sv|
!i113 1
R5
R6
