<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/aarch64/macroAssembler_aarch64.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="macroAssembler_aarch64.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="sharedRuntime_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/aarch64/macroAssembler_aarch64.hpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
  16  * You should have received a copy of the GNU General Public License version
  17  * 2 along with this work; if not, write to the Free Software Foundation,
  18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  19  *
  20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  21  * or visit www.oracle.com if you need additional information or have any
  22  * questions.
  23  *
  24  */
  25 
  26 #ifndef CPU_AARCH64_MACROASSEMBLER_AARCH64_HPP
  27 #define CPU_AARCH64_MACROASSEMBLER_AARCH64_HPP
  28 
  29 #include &quot;asm/assembler.hpp&quot;
  30 #include &quot;oops/compressedOops.hpp&quot;
  31 #include &quot;utilities/macros.hpp&quot;
  32 #include &quot;utilities/powerOfTwo.hpp&quot;
  33 #include &quot;runtime/signature.hpp&quot;
  34 
  35 
<span class="line-modified">  36 class ciValueKlass;</span>
  37 
  38 // MacroAssembler extends Assembler by frequently used macros.
  39 //
  40 // Instructions for which a &#39;better&#39; code sequence exists depending
  41 // on arguments should also go in here.
  42 
  43 class MacroAssembler: public Assembler {
  44   friend class LIR_Assembler;
  45 
  46  public:
  47   using Assembler::mov;
  48   using Assembler::movi;
  49 
  50  protected:
  51 
  52   // Support for VM calls
  53   //
  54   // This is the base routine called by the different versions of call_VM_leaf. The interpreter
  55   // may customize this version by overriding it for its purposes (e.g., to save/restore
  56   // additional registers when doing a VM call).
</pre>
<hr />
<pre>
 602   int corrected_idivq(Register result, Register ra, Register rb,
 603                       bool want_remainder, Register tmp = rscratch1);
 604 
 605   // Support for NULL-checks
 606   //
 607   // Generates code that causes a NULL OS exception if the content of reg is NULL.
 608   // If the accessed location is M[reg + offset] and the offset is known, provide the
 609   // offset. No explicit code generation is needed if the offset is within a certain
 610   // range (0 &lt;= offset &lt;= page_size).
 611 
 612   virtual void null_check(Register reg, int offset = -1);
 613   static bool needs_explicit_null_check(intptr_t offset);
 614   static bool uses_implicit_null_check(void* address);
 615 
 616   void test_klass_is_value(Register klass, Register temp_reg, Label&amp; is_value);
 617 
 618   void test_field_is_inline_type(Register flags, Register temp_reg, Label&amp; is_inline);
 619   void test_field_is_not_inline_type(Register flags, Register temp_reg, Label&amp; not_inline);
 620   void test_field_is_inlined(Register flags, Register temp_reg, Label&amp; is_flattened);
 621 
<span class="line-modified"> 622   // Check klass/oops is flat value type array (oop-&gt;_klass-&gt;_layout_helper &amp; vt_bit)</span>
 623   void test_flattened_array_oop(Register klass, Register temp_reg, Label&amp; is_flattened_array);
 624   void test_null_free_array_oop(Register oop, Register temp_reg, Label&amp; is_null_free_array);
 625 
 626   static address target_addr_for_insn(address insn_addr, unsigned insn);
 627   static address target_addr_for_insn(address insn_addr) {
 628     unsigned insn = *(unsigned*)insn_addr;
 629     return target_addr_for_insn(insn_addr, insn);
 630   }
 631 
 632   // Required platform-specific helpers for Label::patch_instructions.
 633   // They _shadow_ the declarations in AbstractAssembler, which are undefined.
 634   static int pd_patch_instruction_size(address branch, address target);
 635   static void pd_patch_instruction(address branch, address target, const char* file = NULL, int line = 0) {
 636     pd_patch_instruction_size(branch, target);
 637   }
 638   static address pd_call_destination(address branch) {
 639     return target_addr_for_insn(branch);
 640   }
 641 #ifndef PRODUCT
 642   static void pd_print_patched_instruction(address branch);
</pre>
<hr />
<pre>
1182   }
1183 
1184   WRAP(adds) WRAP(addsw) WRAP(subs) WRAP(subsw)
1185 
1186   void add(Register Rd, Register Rn, RegisterOrConstant increment);
1187   void addw(Register Rd, Register Rn, RegisterOrConstant increment);
1188   void sub(Register Rd, Register Rn, RegisterOrConstant decrement);
1189   void subw(Register Rd, Register Rn, RegisterOrConstant decrement);
1190 
1191   void adrp(Register reg1, const Address &amp;dest, unsigned long &amp;byte_offset);
1192 
1193 
1194   enum RegState {
1195      reg_readonly,
1196      reg_writable,
1197      reg_written
1198   };
1199 
1200   void verified_entry(Compile* C, int sp_inc);
1201 
<span class="line-modified">1202   int store_inline_type_fields_to_buf(ciValueKlass* vk, bool from_interpreter = true);</span>
1203 
<span class="line-modified">1204 // Unpack all value type arguments passed as oops</span>
<span class="line-modified">1205   void unpack_value_args(Compile* C, bool receiver_only);</span>
1206   bool move_helper(VMReg from, VMReg to, BasicType bt, RegState reg_state[], int ret_off, int extra_stack_offset);
<span class="line-modified">1207   bool unpack_value_helper(const GrowableArray&lt;SigEntry&gt;* sig, int&amp; sig_index, VMReg from, VMRegPair* regs_to, int&amp; to_index,</span>
1208                            RegState reg_state[], int ret_off, int extra_stack_offset);
<span class="line-modified">1209   bool pack_value_helper(const GrowableArray&lt;SigEntry&gt;* sig, int&amp; sig_index, int vtarg_index,</span>
1210                          VMReg to, VMRegPair* regs_from, int regs_from_count, int&amp; from_index, RegState reg_state[],
1211                          int ret_off, int extra_stack_offset);
1212   void restore_stack(Compile* C);
1213 
<span class="line-modified">1214   int shuffle_value_args(bool is_packing, bool receiver_only, int extra_stack_offset,</span>
1215                          BasicType* sig_bt, const GrowableArray&lt;SigEntry&gt;* sig_cc,
1216                          int args_passed, int args_on_stack, VMRegPair* regs,
1217                          int args_passed_to, int args_on_stack_to, VMRegPair* regs_to);
<span class="line-modified">1218   bool shuffle_value_args_spill(bool is_packing,  const GrowableArray&lt;SigEntry&gt;* sig_cc, int sig_cc_index,</span>
1219                                 VMRegPair* regs_from, int from_index, int regs_from_count,
1220                                 RegState* reg_state, int sp_inc, int extra_stack_offset);
1221   VMReg spill_reg_for(VMReg reg);
1222 
1223 
1224   void tableswitch(Register index, jint lowbound, jint highbound,
1225                    Label &amp;jumptable, Label &amp;jumptable_end, int stride = 1) {
1226     adr(rscratch1, jumptable);
1227     subsw(rscratch2, index, lowbound);
1228     subsw(zr, rscratch2, highbound - lowbound);
1229     br(Assembler::HS, jumptable_end);
1230     add(rscratch1, rscratch1, rscratch2,
1231         ext::sxtw, exact_log2(stride * Assembler::instruction_size));
1232     br(rscratch1);
1233   }
1234 
1235   // Form an address from base + offset in Rd.  Rd may or may not
1236   // actually be used: you must use the Address that is returned.  It
1237   // is up to you to ensure that the shift provided matches the size
1238   // of your data.
</pre>
</td>
<td>
<hr />
<pre>
  16  * You should have received a copy of the GNU General Public License version
  17  * 2 along with this work; if not, write to the Free Software Foundation,
  18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  19  *
  20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  21  * or visit www.oracle.com if you need additional information or have any
  22  * questions.
  23  *
  24  */
  25 
  26 #ifndef CPU_AARCH64_MACROASSEMBLER_AARCH64_HPP
  27 #define CPU_AARCH64_MACROASSEMBLER_AARCH64_HPP
  28 
  29 #include &quot;asm/assembler.hpp&quot;
  30 #include &quot;oops/compressedOops.hpp&quot;
  31 #include &quot;utilities/macros.hpp&quot;
  32 #include &quot;utilities/powerOfTwo.hpp&quot;
  33 #include &quot;runtime/signature.hpp&quot;
  34 
  35 
<span class="line-modified">  36 class ciInlineKlass;</span>
  37 
  38 // MacroAssembler extends Assembler by frequently used macros.
  39 //
  40 // Instructions for which a &#39;better&#39; code sequence exists depending
  41 // on arguments should also go in here.
  42 
  43 class MacroAssembler: public Assembler {
  44   friend class LIR_Assembler;
  45 
  46  public:
  47   using Assembler::mov;
  48   using Assembler::movi;
  49 
  50  protected:
  51 
  52   // Support for VM calls
  53   //
  54   // This is the base routine called by the different versions of call_VM_leaf. The interpreter
  55   // may customize this version by overriding it for its purposes (e.g., to save/restore
  56   // additional registers when doing a VM call).
</pre>
<hr />
<pre>
 602   int corrected_idivq(Register result, Register ra, Register rb,
 603                       bool want_remainder, Register tmp = rscratch1);
 604 
 605   // Support for NULL-checks
 606   //
 607   // Generates code that causes a NULL OS exception if the content of reg is NULL.
 608   // If the accessed location is M[reg + offset] and the offset is known, provide the
 609   // offset. No explicit code generation is needed if the offset is within a certain
 610   // range (0 &lt;= offset &lt;= page_size).
 611 
 612   virtual void null_check(Register reg, int offset = -1);
 613   static bool needs_explicit_null_check(intptr_t offset);
 614   static bool uses_implicit_null_check(void* address);
 615 
 616   void test_klass_is_value(Register klass, Register temp_reg, Label&amp; is_value);
 617 
 618   void test_field_is_inline_type(Register flags, Register temp_reg, Label&amp; is_inline);
 619   void test_field_is_not_inline_type(Register flags, Register temp_reg, Label&amp; not_inline);
 620   void test_field_is_inlined(Register flags, Register temp_reg, Label&amp; is_flattened);
 621 
<span class="line-modified"> 622   // Check klass/oops is flat inline type array (oop-&gt;_klass-&gt;_layout_helper &amp; vt_bit)</span>
 623   void test_flattened_array_oop(Register klass, Register temp_reg, Label&amp; is_flattened_array);
 624   void test_null_free_array_oop(Register oop, Register temp_reg, Label&amp; is_null_free_array);
 625 
 626   static address target_addr_for_insn(address insn_addr, unsigned insn);
 627   static address target_addr_for_insn(address insn_addr) {
 628     unsigned insn = *(unsigned*)insn_addr;
 629     return target_addr_for_insn(insn_addr, insn);
 630   }
 631 
 632   // Required platform-specific helpers for Label::patch_instructions.
 633   // They _shadow_ the declarations in AbstractAssembler, which are undefined.
 634   static int pd_patch_instruction_size(address branch, address target);
 635   static void pd_patch_instruction(address branch, address target, const char* file = NULL, int line = 0) {
 636     pd_patch_instruction_size(branch, target);
 637   }
 638   static address pd_call_destination(address branch) {
 639     return target_addr_for_insn(branch);
 640   }
 641 #ifndef PRODUCT
 642   static void pd_print_patched_instruction(address branch);
</pre>
<hr />
<pre>
1182   }
1183 
1184   WRAP(adds) WRAP(addsw) WRAP(subs) WRAP(subsw)
1185 
1186   void add(Register Rd, Register Rn, RegisterOrConstant increment);
1187   void addw(Register Rd, Register Rn, RegisterOrConstant increment);
1188   void sub(Register Rd, Register Rn, RegisterOrConstant decrement);
1189   void subw(Register Rd, Register Rn, RegisterOrConstant decrement);
1190 
1191   void adrp(Register reg1, const Address &amp;dest, unsigned long &amp;byte_offset);
1192 
1193 
1194   enum RegState {
1195      reg_readonly,
1196      reg_writable,
1197      reg_written
1198   };
1199 
1200   void verified_entry(Compile* C, int sp_inc);
1201 
<span class="line-modified">1202   int store_inline_type_fields_to_buf(ciInlineKlass* vk, bool from_interpreter = true);</span>
1203 
<span class="line-modified">1204 // Unpack all inline type arguments passed as oops</span>
<span class="line-modified">1205   void unpack_inline_args(Compile* C, bool receiver_only);</span>
1206   bool move_helper(VMReg from, VMReg to, BasicType bt, RegState reg_state[], int ret_off, int extra_stack_offset);
<span class="line-modified">1207   bool unpack_inline_helper(const GrowableArray&lt;SigEntry&gt;* sig, int&amp; sig_index, VMReg from, VMRegPair* regs_to, int&amp; to_index,</span>
1208                            RegState reg_state[], int ret_off, int extra_stack_offset);
<span class="line-modified">1209   bool pack_inline_helper(const GrowableArray&lt;SigEntry&gt;* sig, int&amp; sig_index, int vtarg_index,</span>
1210                          VMReg to, VMRegPair* regs_from, int regs_from_count, int&amp; from_index, RegState reg_state[],
1211                          int ret_off, int extra_stack_offset);
1212   void restore_stack(Compile* C);
1213 
<span class="line-modified">1214   int shuffle_inline_args(bool is_packing, bool receiver_only, int extra_stack_offset,</span>
1215                          BasicType* sig_bt, const GrowableArray&lt;SigEntry&gt;* sig_cc,
1216                          int args_passed, int args_on_stack, VMRegPair* regs,
1217                          int args_passed_to, int args_on_stack_to, VMRegPair* regs_to);
<span class="line-modified">1218   bool shuffle_inline_args_spill(bool is_packing,  const GrowableArray&lt;SigEntry&gt;* sig_cc, int sig_cc_index,</span>
1219                                 VMRegPair* regs_from, int from_index, int regs_from_count,
1220                                 RegState* reg_state, int sp_inc, int extra_stack_offset);
1221   VMReg spill_reg_for(VMReg reg);
1222 
1223 
1224   void tableswitch(Register index, jint lowbound, jint highbound,
1225                    Label &amp;jumptable, Label &amp;jumptable_end, int stride = 1) {
1226     adr(rscratch1, jumptable);
1227     subsw(rscratch2, index, lowbound);
1228     subsw(zr, rscratch2, highbound - lowbound);
1229     br(Assembler::HS, jumptable_end);
1230     add(rscratch1, rscratch1, rscratch2,
1231         ext::sxtw, exact_log2(stride * Assembler::instruction_size));
1232     br(rscratch1);
1233   }
1234 
1235   // Form an address from base + offset in Rd.  Rd may or may not
1236   // actually be used: you must use the Address that is returned.  It
1237   // is up to you to ensure that the shift provided matches the size
1238   // of your data.
</pre>
</td>
</tr>
</table>
<center><a href="macroAssembler_aarch64.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="sharedRuntime_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>