
*** Running vivado
    with args -log meisha_chiplink_master_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source meisha_chiplink_master_0_1.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source meisha_chiplink_master_0_1.tcl -notrace
Command: synth_design -top meisha_chiplink_master_0_1 -part xc7vx485tffg1761-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 160811 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1309.512 ; gain = 288.801 ; free physical = 1952083 ; free virtual = 2015882
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'meisha_chiplink_master_0_1' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/bd/meisha/ip/meisha_chiplink_master_0_1/synth/meisha_chiplink_master_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'chiplink_master' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/chiplink_master.v:3]
INFO: [Synth 8-638] synthesizing module 'FPGA_ChiplinkBridge' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:82512]
INFO: [Synth 8-638] synthesizing module 'FPGA_ChipLinkBridgeLazy' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:82235]
INFO: [Synth 8-638] synthesizing module 'FPGA_ChipLinkMaster' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:79496]
INFO: [Synth 8-638] synthesizing module 'FPGA_TLXbar' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:4211]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:4402]
INFO: [Synth 8-638] synthesizing module 'FPGA_TLMonitor' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:1]
INFO: [Synth 8-638] synthesizing module 'FPGA_plusarg_reader' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:82881]
	Parameter FORMAT bound to: tilelink_timeout=%d - type: string 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEFAULT bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'FPGA_plusarg_reader' (1#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:82881]
INFO: [Synth 8-256] done synthesizing module 'FPGA_TLMonitor' (2#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:1]
INFO: [Synth 8-256] done synthesizing module 'FPGA_TLXbar' (3#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:4211]
INFO: [Synth 8-638] synthesizing module 'FPGA_TLXbar_1' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:7239]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:7395]
INFO: [Synth 8-638] synthesizing module 'FPGA_TLMonitor_1' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:4651]
INFO: [Synth 8-256] done synthesizing module 'FPGA_TLMonitor_1' (4#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:4651]
INFO: [Synth 8-256] done synthesizing module 'FPGA_TLXbar_1' (5#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:7239]
INFO: [Synth 8-638] synthesizing module 'FPGA_TLError' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:10024]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:10128]
INFO: [Synth 8-638] synthesizing module 'FPGA_TLMonitor_2' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:7610]
INFO: [Synth 8-256] done synthesizing module 'FPGA_TLMonitor_2' (6#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:7610]
INFO: [Synth 8-638] synthesizing module 'FPGA_Queue' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:9881]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_opcode_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 3, nWords: 1, wSize: 3, memSize: 3
AWrite Node size: 3, nWords: 1, wSize: 3, memSize: 3
RAM "ram_opcode_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 3, nWords: 1, wSize: 3, memSize: 3
AWrite Node size: 3, nWords: 1, wSize: 3, memSize: 3
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 4, nWords: 1, wSize: 4, memSize: 4
AWrite Node size: 4, nWords: 1, wSize: 4, memSize: 4
RAM "ram_source_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'FPGA_Queue' (7#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:9881]
INFO: [Synth 8-256] done synthesizing module 'FPGA_TLError' (8#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:10024]
INFO: [Synth 8-638] synthesizing module 'FPGA_ChipLink' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:31349]
INFO: [Synth 8-638] synthesizing module 'FPGA_TLBusBypass' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:15753]
INFO: [Synth 8-638] synthesizing module 'FPGA_TLBusBypassBar' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:12896]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:13024]
INFO: [Synth 8-638] synthesizing module 'FPGA_TLMonitor_3' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:10365]
INFO: [Synth 8-256] done synthesizing module 'FPGA_TLMonitor_3' (9#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:10365]
INFO: [Synth 8-256] done synthesizing module 'FPGA_TLBusBypassBar' (10#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:12896]
INFO: [Synth 8-638] synthesizing module 'FPGA_TLError_1' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:15449]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:15537]
INFO: [Synth 8-638] synthesizing module 'FPGA_TLMonitor_4' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:13193]
INFO: [Synth 8-256] done synthesizing module 'FPGA_TLMonitor_4' (11#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:13193]
INFO: [Synth 8-256] done synthesizing module 'FPGA_TLError_1' (12#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:15449]
INFO: [Synth 8-256] done synthesizing module 'FPGA_TLBusBypass' (13#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:15753]
INFO: [Synth 8-638] synthesizing module 'FPGA_StuckSnooper' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:21240]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:21422]
INFO: [Synth 8-638] synthesizing module 'FPGA_TLMonitor_5' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:15992]
INFO: [Synth 8-256] done synthesizing module 'FPGA_TLMonitor_5' (14#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:15992]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:21433]
INFO: [Synth 8-638] synthesizing module 'FPGA_TLMonitor_6' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:17145]
INFO: [Synth 8-256] done synthesizing module 'FPGA_TLMonitor_6' (15#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:17145]
INFO: [Synth 8-256] done synthesizing module 'FPGA_StuckSnooper' (16#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:21240]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:31977]
INFO: [Synth 8-638] synthesizing module 'FPGA_TLMonitor_7' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:21651]
INFO: [Synth 8-256] done synthesizing module 'FPGA_TLMonitor_7' (17#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:21651]
INFO: [Synth 8-638] synthesizing module 'FPGA_SinkA' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:24594]
INFO: [Synth 8-638] synthesizing module 'FPGA_PartialInjector' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:24209]
INFO: [Synth 8-256] done synthesizing module 'FPGA_PartialInjector' (18#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:24209]
INFO: [Synth 8-638] synthesizing module 'FPGA_Queue_2' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:24349]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_opcode_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 3, nWords: 1, wSize: 3, memSize: 3
AWrite Node size: 3, nWords: 1, wSize: 3, memSize: 3
RAM "ram_opcode_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_param_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 3, nWords: 1, wSize: 3, memSize: 3
AWrite Node size: 3, nWords: 1, wSize: 3, memSize: 3
RAM "ram_param_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 3, nWords: 1, wSize: 3, memSize: 3
AWrite Node size: 3, nWords: 1, wSize: 3, memSize: 3
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 4, nWords: 1, wSize: 4, memSize: 4
AWrite Node size: 4, nWords: 1, wSize: 4, memSize: 4
RAM "ram_source_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_address_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 32, nWords: 1, wSize: 32, memSize: 32
AWrite Node size: 32, nWords: 1, wSize: 32, memSize: 32
RAM "ram_address_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_mask_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 4, nWords: 1, wSize: 4, memSize: 4
AWrite Node size: 4, nWords: 1, wSize: 4, memSize: 4
RAM "ram_mask_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 32, nWords: 1, wSize: 32, memSize: 32
AWrite Node size: 32, nWords: 1, wSize: 32, memSize: 32
RAM "ram_data_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'FPGA_Queue_2' (19#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:24349]
INFO: [Synth 8-256] done synthesizing module 'FPGA_SinkA' (20#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:24594]
INFO: [Synth 8-638] synthesizing module 'FPGA_SinkB' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:24869]
INFO: [Synth 8-256] done synthesizing module 'FPGA_SinkB' (21#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:24869]
INFO: [Synth 8-638] synthesizing module 'FPGA_SinkC' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:24952]
INFO: [Synth 8-256] done synthesizing module 'FPGA_SinkC' (22#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:24952]
INFO: [Synth 8-638] synthesizing module 'FPGA_SinkD' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:25280]
INFO: [Synth 8-638] synthesizing module 'FPGA_Queue_5' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:25035]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_opcode_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 3, nWords: 1, wSize: 3, memSize: 3
AWrite Node size: 3, nWords: 1, wSize: 3, memSize: 3
RAM "ram_opcode_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_param_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 2, nWords: 1, wSize: 2, memSize: 2
AWrite Node size: 2, nWords: 1, wSize: 2, memSize: 2
RAM "ram_param_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 3, nWords: 1, wSize: 3, memSize: 3
AWrite Node size: 3, nWords: 1, wSize: 3, memSize: 3
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 6, nWords: 1, wSize: 6, memSize: 6
AWrite Node size: 6, nWords: 1, wSize: 6, memSize: 6
RAM "ram_source_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_sink_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 1, nWords: 1, wSize: 1, memSize: 1
AWrite Node size: 1, nWords: 1, wSize: 1, memSize: 1
RAM "ram_sink_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_denied_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 1, nWords: 1, wSize: 1, memSize: 1
AWrite Node size: 1, nWords: 1, wSize: 1, memSize: 1
RAM "ram_denied_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 32, nWords: 1, wSize: 32, memSize: 32
AWrite Node size: 32, nWords: 1, wSize: 32, memSize: 32
RAM "ram_data_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'FPGA_Queue_5' (23#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:25035]
INFO: [Synth 8-256] done synthesizing module 'FPGA_SinkD' (24#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:25280]
INFO: [Synth 8-638] synthesizing module 'FPGA_SinkE' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:25486]
INFO: [Synth 8-256] done synthesizing module 'FPGA_SinkE' (25#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:25486]
INFO: [Synth 8-638] synthesizing module 'FPGA_SourceA' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:25734]
INFO: [Synth 8-638] synthesizing module 'FPGA_CAM' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:25493]
INFO: [Synth 8-256] done synthesizing module 'FPGA_CAM' (26#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:25493]
INFO: [Synth 8-638] synthesizing module 'FPGA_ParitalExtractor' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:25617]
INFO: [Synth 8-256] done synthesizing module 'FPGA_ParitalExtractor' (27#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:25617]
INFO: [Synth 8-256] done synthesizing module 'FPGA_SourceA' (28#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:25734]
INFO: [Synth 8-638] synthesizing module 'FPGA_SourceB' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:26407]
INFO: [Synth 8-638] synthesizing module 'FPGA_ParitalExtractor_1' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:26330]
INFO: [Synth 8-256] done synthesizing module 'FPGA_ParitalExtractor_1' (29#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:26330]
INFO: [Synth 8-256] done synthesizing module 'FPGA_SourceB' (30#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:26407]
INFO: [Synth 8-638] synthesizing module 'FPGA_SourceC' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:26673]
INFO: [Synth 8-638] synthesizing module 'FPGA_CAM_8' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:26549]
INFO: [Synth 8-256] done synthesizing module 'FPGA_CAM_8' (31#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:26549]
INFO: [Synth 8-256] done synthesizing module 'FPGA_SourceC' (32#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:26673]
INFO: [Synth 8-638] synthesizing module 'FPGA_SourceD' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:27060]
INFO: [Synth 8-638] synthesizing module 'FPGA_CAM_9' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:26930]
INFO: [Synth 8-256] done synthesizing module 'FPGA_CAM_9' (33#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:26930]
INFO: [Synth 8-256] done synthesizing module 'FPGA_SourceD' (34#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:27060]
INFO: [Synth 8-638] synthesizing module 'FPGA_SourceE' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:27304]
INFO: [Synth 8-256] done synthesizing module 'FPGA_SourceE' (35#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:27304]
INFO: [Synth 8-638] synthesizing module 'FPGA_RX' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:28334]
INFO: [Synth 8-638] synthesizing module 'FPGA_HellaQueue' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:27548]
INFO: [Synth 8-638] synthesizing module 'FPGA_HellaFlowQueue' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:27317]
INFO: [Synth 8-638] synthesizing module 'FPGA_ram' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:82789]
INFO: [Synth 8-638] synthesizing module 'FPGA_ram_ext' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:82827]
INFO: [Synth 8-256] done synthesizing module 'FPGA_ram_ext' (36#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:82827]
INFO: [Synth 8-256] done synthesizing module 'FPGA_ram' (37#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:82789]
INFO: [Synth 8-256] done synthesizing module 'FPGA_HellaFlowQueue' (38#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:27317]
INFO: [Synth 8-638] synthesizing module 'FPGA_Queue_6' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:27451]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 32, nWords: 1, wSize: 32, memSize: 32
AWrite Node size: 32, nWords: 1, wSize: 32, memSize: 32
RAM "ram_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'FPGA_Queue_6' (39#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:27451]
INFO: [Synth 8-256] done synthesizing module 'FPGA_HellaQueue' (40#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:27548]
INFO: [Synth 8-638] synthesizing module 'FPGA_AsyncQueueSource' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:27811]
INFO: [Synth 8-638] synthesizing module 'FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:27703]
INFO: [Synth 8-638] synthesizing module 'FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:27608]
INFO: [Synth 8-256] done synthesizing module 'FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0' (41#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:27608]
INFO: [Synth 8-256] done synthesizing module 'FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0' (42#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:27703]
INFO: [Synth 8-638] synthesizing module 'FPGA_AsyncValidSync' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:27790]
INFO: [Synth 8-638] synthesizing module 'FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:27769]
INFO: [Synth 8-256] done synthesizing module 'FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0' (43#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:27769]
INFO: [Synth 8-256] done synthesizing module 'FPGA_AsyncValidSync' (44#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:27790]
INFO: [Synth 8-256] done synthesizing module 'FPGA_AsyncQueueSource' (45#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:27811]
INFO: [Synth 8-638] synthesizing module 'FPGA_AsyncQueueSource_5' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:28106]
INFO: [Synth 8-638] synthesizing module 'FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:28085]
INFO: [Synth 8-256] done synthesizing module 'FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20' (46#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:28085]
INFO: [Synth 8-256] done synthesizing module 'FPGA_AsyncQueueSource_5' (47#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:28106]
INFO: [Synth 8-256] done synthesizing module 'FPGA_RX' (48#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:28334]
INFO: [Synth 8-638] synthesizing module 'FPGA_AsyncResetReg' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:29445]
INFO: [Synth 8-256] done synthesizing module 'FPGA_AsyncResetReg' (49#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:29445]
INFO: [Synth 8-638] synthesizing module 'FPGA_AsyncQueueSink' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:29573]
INFO: [Synth 8-638] synthesizing module 'FPGA_ClockCrossingReg_w32' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:29511]
INFO: [Synth 8-256] done synthesizing module 'FPGA_ClockCrossingReg_w32' (50#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:29511]
INFO: [Synth 8-256] done synthesizing module 'FPGA_AsyncQueueSink' (51#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:29573]
INFO: [Synth 8-638] synthesizing module 'FPGA_TX' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:30207]
INFO: [Synth 8-638] synthesizing module 'FPGA_AsyncQueueSink_5' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:29846]
INFO: [Synth 8-638] synthesizing module 'FPGA_ClockCrossingReg_w100' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:29784]
INFO: [Synth 8-256] done synthesizing module 'FPGA_ClockCrossingReg_w100' (52#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:29784]
INFO: [Synth 8-256] done synthesizing module 'FPGA_AsyncQueueSink_5' (53#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:29846]
INFO: [Synth 8-638] synthesizing module 'FPGA_ShiftQueue' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:30054]
INFO: [Synth 8-256] done synthesizing module 'FPGA_ShiftQueue' (54#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:30054]
INFO: [Synth 8-256] done synthesizing module 'FPGA_TX' (55#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:30207]
INFO: [Synth 8-638] synthesizing module 'FPGA_ResetCatchAndSync_d3' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:31328]
INFO: [Synth 8-256] done synthesizing module 'FPGA_ResetCatchAndSync_d3' (56#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:31328]
INFO: [Synth 8-256] done synthesizing module 'FPGA_ChipLink' (57#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:31349]
INFO: [Synth 8-638] synthesizing module 'FPGA_TLFIFOFixer' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:35268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:35433]
INFO: [Synth 8-638] synthesizing module 'FPGA_TLMonitor_8' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:32680]
INFO: [Synth 8-256] done synthesizing module 'FPGA_TLMonitor_8' (58#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:32680]
INFO: [Synth 8-256] done synthesizing module 'FPGA_TLFIFOFixer' (59#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:35268]
INFO: [Synth 8-638] synthesizing module 'FPGA_TLWidthWidget' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:38524]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:38645]
INFO: [Synth 8-638] synthesizing module 'FPGA_TLMonitor_9' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:35783]
INFO: [Synth 8-256] done synthesizing module 'FPGA_TLMonitor_9' (60#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:35783]
INFO: [Synth 8-638] synthesizing module 'FPGA_Repeater' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:38391]
INFO: [Synth 8-256] done synthesizing module 'FPGA_Repeater' (61#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:38391]
INFO: [Synth 8-256] done synthesizing module 'FPGA_TLWidthWidget' (62#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:38524]
INFO: [Synth 8-638] synthesizing module 'FPGA_AXI4ToTL' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:39134]
INFO: [Synth 8-638] synthesizing module 'FPGA_Queue_11' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:38826]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 1, nWords: 1, wSize: 1, memSize: 1
AWrite Node size: 1, nWords: 1, wSize: 1, memSize: 1
RAM "ram_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 64, nWords: 1, wSize: 64, memSize: 64
AWrite Node size: 64, nWords: 1, wSize: 64, memSize: 64
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_resp_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 2, nWords: 1, wSize: 2, memSize: 2
AWrite Node size: 2, nWords: 1, wSize: 2, memSize: 2
RAM "ram_resp_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_last_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 1, nWords: 1, wSize: 1, memSize: 1
AWrite Node size: 1, nWords: 1, wSize: 1, memSize: 1
RAM "ram_last_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'FPGA_Queue_11' (63#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:38826]
INFO: [Synth 8-638] synthesizing module 'FPGA_Queue_12' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:39003]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 1, nWords: 1, wSize: 1, memSize: 1
AWrite Node size: 1, nWords: 1, wSize: 1, memSize: 1
RAM "ram_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_resp_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 2, nWords: 1, wSize: 2, memSize: 2
AWrite Node size: 2, nWords: 1, wSize: 2, memSize: 2
RAM "ram_resp_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'FPGA_Queue_12' (64#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:39003]
INFO: [Synth 8-256] done synthesizing module 'FPGA_AXI4ToTL' (65#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:39134]
INFO: [Synth 8-638] synthesizing module 'FPGA_AXI4UserYanker' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:39951]
INFO: [Synth 8-638] synthesizing module 'FPGA_QueueCompatibility' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:39798]
INFO: [Synth 8-256] done synthesizing module 'FPGA_QueueCompatibility' (66#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:39798]
INFO: [Synth 8-256] done synthesizing module 'FPGA_AXI4UserYanker' (67#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:39951]
INFO: [Synth 8-638] synthesizing module 'FPGA_AXI4Fragmenter' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:40620]
INFO: [Synth 8-638] synthesizing module 'FPGA_Queue_13' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:40243]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 1, nWords: 1, wSize: 1, memSize: 1
AWrite Node size: 1, nWords: 1, wSize: 1, memSize: 1
RAM "ram_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_addr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 32, nWords: 1, wSize: 32, memSize: 32
AWrite Node size: 32, nWords: 1, wSize: 32, memSize: 32
RAM "ram_addr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_len_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 8, nWords: 1, wSize: 8, memSize: 8
AWrite Node size: 8, nWords: 1, wSize: 8, memSize: 8
RAM "ram_len_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 3, nWords: 1, wSize: 3, memSize: 3
AWrite Node size: 3, nWords: 1, wSize: 3, memSize: 3
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_burst_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 2, nWords: 1, wSize: 2, memSize: 2
AWrite Node size: 2, nWords: 1, wSize: 2, memSize: 2
RAM "ram_burst_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_echo_extra_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 3, nWords: 1, wSize: 3, memSize: 3
AWrite Node size: 3, nWords: 1, wSize: 3, memSize: 3
RAM "ram_echo_extra_id_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'FPGA_Queue_13' (68#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:40243]
INFO: [Synth 8-638] synthesizing module 'FPGA_Queue_15' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:40466]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 64, nWords: 1, wSize: 64, memSize: 64
AWrite Node size: 64, nWords: 1, wSize: 64, memSize: 64
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_strb_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 8, nWords: 1, wSize: 8, memSize: 8
AWrite Node size: 8, nWords: 1, wSize: 8, memSize: 8
RAM "ram_strb_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_last_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 1, nWords: 1, wSize: 1, memSize: 1
AWrite Node size: 1, nWords: 1, wSize: 1, memSize: 1
RAM "ram_last_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'FPGA_Queue_15' (69#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:40466]
INFO: [Synth 8-256] done synthesizing module 'FPGA_AXI4Fragmenter' (70#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:40620]
INFO: [Synth 8-638] synthesizing module 'FPGA_AXI4IdIndexer' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:41206]
INFO: [Synth 8-256] done synthesizing module 'FPGA_AXI4IdIndexer' (71#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:41206]
INFO: [Synth 8-638] synthesizing module 'FPGA_AXI4UserYanker_1' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:41645]
INFO: [Synth 8-638] synthesizing module 'FPGA_QueueCompatibility_4' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:41302]
INFO: [Synth 8-256] done synthesizing module 'FPGA_QueueCompatibility_4' (72#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:41302]
INFO: [Synth 8-638] synthesizing module 'FPGA_QueueCompatibility_11' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:41502]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_tl_state_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 4, nWords: 1, wSize: 4, memSize: 4
AWrite Node size: 4, nWords: 1, wSize: 4, memSize: 4
RAM "ram_tl_state_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_tl_state_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 7, nWords: 1, wSize: 7, memSize: 7
AWrite Node size: 7, nWords: 1, wSize: 7, memSize: 7
RAM "ram_tl_state_source_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_extra_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 1, nWords: 1, wSize: 1, memSize: 1
AWrite Node size: 1, nWords: 1, wSize: 1, memSize: 1
RAM "ram_extra_id_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'FPGA_QueueCompatibility_11' (73#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:41502]
INFO: [Synth 8-256] done synthesizing module 'FPGA_AXI4UserYanker_1' (74#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:41645]
INFO: [Synth 8-638] synthesizing module 'FPGA_AXI4IdIndexer_1' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:43233]
INFO: [Synth 8-256] done synthesizing module 'FPGA_AXI4IdIndexer_1' (75#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:43233]
INFO: [Synth 8-638] synthesizing module 'FPGA_TLToAXI4' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:46329]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:46983]
INFO: [Synth 8-638] synthesizing module 'FPGA_TLMonitor_10' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:43353]
INFO: [Synth 8-256] done synthesizing module 'FPGA_TLMonitor_10' (76#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:43353]
INFO: [Synth 8-638] synthesizing module 'FPGA_Queue_17' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:46057]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 5, nWords: 1, wSize: 5, memSize: 5
AWrite Node size: 5, nWords: 1, wSize: 5, memSize: 5
RAM "ram_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_addr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 32, nWords: 1, wSize: 32, memSize: 32
AWrite Node size: 32, nWords: 1, wSize: 32, memSize: 32
RAM "ram_addr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_len_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 8, nWords: 1, wSize: 8, memSize: 8
AWrite Node size: 8, nWords: 1, wSize: 8, memSize: 8
RAM "ram_len_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 3, nWords: 1, wSize: 3, memSize: 3
AWrite Node size: 3, nWords: 1, wSize: 3, memSize: 3
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_burst_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 2, nWords: 1, wSize: 2, memSize: 2
AWrite Node size: 2, nWords: 1, wSize: 2, memSize: 2
RAM "ram_burst_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_echo_tl_state_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 4, nWords: 1, wSize: 4, memSize: 4
AWrite Node size: 4, nWords: 1, wSize: 4, memSize: 4
RAM "ram_echo_tl_state_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_echo_tl_state_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 7, nWords: 1, wSize: 7, memSize: 7
AWrite Node size: 7, nWords: 1, wSize: 7, memSize: 7
RAM "ram_echo_tl_state_source_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_wen_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 1, nWords: 1, wSize: 1, memSize: 1
AWrite Node size: 1, nWords: 1, wSize: 1, memSize: 1
RAM "ram_wen_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'FPGA_Queue_17' (77#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:46057]
INFO: [Synth 8-256] done synthesizing module 'FPGA_TLToAXI4' (78#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:46329]
INFO: [Synth 8-638] synthesizing module 'FPGA_TLError_2' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:52874]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:53046]
INFO: [Synth 8-638] synthesizing module 'FPGA_TLMonitor_11' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:48451]
INFO: [Synth 8-256] done synthesizing module 'FPGA_TLMonitor_11' (79#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:48451]
INFO: [Synth 8-638] synthesizing module 'FPGA_Queue_18' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:52565]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_opcode_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 3, nWords: 1, wSize: 3, memSize: 3
AWrite Node size: 3, nWords: 1, wSize: 3, memSize: 3
RAM "ram_opcode_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 3, nWords: 1, wSize: 3, memSize: 3
AWrite Node size: 3, nWords: 1, wSize: 3, memSize: 3
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 7, nWords: 1, wSize: 7, memSize: 7
AWrite Node size: 7, nWords: 1, wSize: 7, memSize: 7
RAM "ram_source_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'FPGA_Queue_18' (80#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:52565]
INFO: [Synth 8-638] synthesizing module 'FPGA_Queue_19' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:52708]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_opcode_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 3, nWords: 1, wSize: 3, memSize: 3
AWrite Node size: 3, nWords: 1, wSize: 3, memSize: 3
RAM "ram_opcode_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_param_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 3, nWords: 1, wSize: 3, memSize: 3
AWrite Node size: 3, nWords: 1, wSize: 3, memSize: 3
RAM "ram_param_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 3, nWords: 1, wSize: 3, memSize: 3
AWrite Node size: 3, nWords: 1, wSize: 3, memSize: 3
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 7, nWords: 1, wSize: 7, memSize: 7
AWrite Node size: 7, nWords: 1, wSize: 7, memSize: 7
RAM "ram_source_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'FPGA_Queue_19' (81#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:52708]
INFO: [Synth 8-256] done synthesizing module 'FPGA_TLError_2' (82#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:52874]
INFO: [Synth 8-638] synthesizing module 'FPGA_TLAtomicAutomata' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:57492]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:58164]
INFO: [Synth 8-638] synthesizing module 'FPGA_TLMonitor_12' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:53377]
INFO: [Synth 8-256] done synthesizing module 'FPGA_TLMonitor_12' (83#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:53377]
INFO: [Synth 8-256] done synthesizing module 'FPGA_TLAtomicAutomata' (84#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:57492]
INFO: [Synth 8-638] synthesizing module 'FPGA_TLFIFOFixer_1' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:62637]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:63162]
INFO: [Synth 8-638] synthesizing module 'FPGA_TLMonitor_13' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:58522]
INFO: [Synth 8-256] done synthesizing module 'FPGA_TLMonitor_13' (85#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:58522]
INFO: [Synth 8-256] done synthesizing module 'FPGA_TLFIFOFixer_1' (86#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:62637]
INFO: [Synth 8-638] synthesizing module 'FPGA_TLHintHandler' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:69035]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:69182]
INFO: [Synth 8-638] synthesizing module 'FPGA_TLMonitor_14' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:64815]
INFO: [Synth 8-256] done synthesizing module 'FPGA_TLMonitor_14' (87#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:64815]
INFO: [Synth 8-638] synthesizing module 'FPGA_Repeater_1' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:68930]
INFO: [Synth 8-256] done synthesizing module 'FPGA_Repeater_1' (88#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:68930]
INFO: [Synth 8-256] done synthesizing module 'FPGA_TLHintHandler' (89#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:69035]
INFO: [Synth 8-638] synthesizing module 'FPGA_TLWidthWidget_1' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:73591]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:74010]
INFO: [Synth 8-638] synthesizing module 'FPGA_TLMonitor_15' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:69353]
INFO: [Synth 8-256] done synthesizing module 'FPGA_TLMonitor_15' (90#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:69353]
INFO: [Synth 8-638] synthesizing module 'FPGA_Repeater_2' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:73448]
INFO: [Synth 8-256] done synthesizing module 'FPGA_Repeater_2' (91#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:73448]
INFO: [Synth 8-256] done synthesizing module 'FPGA_TLWidthWidget_1' (92#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:73591]
INFO: [Synth 8-638] synthesizing module 'FPGA_TLWidthWidget_2' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:79099]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:79260]
INFO: [Synth 8-638] synthesizing module 'FPGA_TLMonitor_16' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:74699]
INFO: [Synth 8-256] done synthesizing module 'FPGA_TLMonitor_16' (93#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:74699]
INFO: [Synth 8-638] synthesizing module 'FPGA_Repeater_4' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:78833]
INFO: [Synth 8-256] done synthesizing module 'FPGA_Repeater_4' (94#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:78833]
INFO: [Synth 8-638] synthesizing module 'FPGA_Repeater_5' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:78976]
INFO: [Synth 8-256] done synthesizing module 'FPGA_Repeater_5' (95#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:78976]
INFO: [Synth 8-256] done synthesizing module 'FPGA_TLWidthWidget_2' (96#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:79099]
INFO: [Synth 8-256] done synthesizing module 'FPGA_ChipLinkMaster' (97#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:79496]
INFO: [Synth 8-256] done synthesizing module 'FPGA_ChipLinkBridgeLazy' (98#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:82235]
INFO: [Synth 8-256] done synthesizing module 'FPGA_ChiplinkBridge' (99#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:82512]
INFO: [Synth 8-256] done synthesizing module 'chiplink_master' (100#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/chiplink_master.v:3]
INFO: [Synth 8-256] done synthesizing module 'meisha_chiplink_master_0_1' (101#1) [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/bd/meisha/ip/meisha_chiplink_master_0_1/synth/meisha_chiplink_master_0_1.v:56]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port clock
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port reset
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_ready
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_valid
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_opcode[2]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_opcode[1]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_opcode[0]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_param[2]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_param[1]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_param[0]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_size[2]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_size[1]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_size[0]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_source[6]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_source[5]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_source[4]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_source[3]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_source[2]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_source[1]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_source[0]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_address[12]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_address[11]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_address[10]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_address[9]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_address[8]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_address[7]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_address[6]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_address[5]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_address[4]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_address[3]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_address[2]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_address[1]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_address[0]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_mask[7]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_mask[6]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_mask[5]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_mask[4]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_mask[3]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_mask[2]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_mask[1]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_mask[0]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_a_bits_corrupt
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_c_ready
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_c_valid
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_c_bits_opcode[2]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_c_bits_opcode[1]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_c_bits_opcode[0]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_c_bits_param[2]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_c_bits_param[1]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_c_bits_param[0]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_c_bits_size[2]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_c_bits_size[1]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_c_bits_size[0]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_c_bits_source[6]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_c_bits_source[5]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_c_bits_source[4]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_c_bits_source[3]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_c_bits_source[2]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_c_bits_source[1]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_c_bits_source[0]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_c_bits_address[12]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_c_bits_address[11]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_c_bits_address[10]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_c_bits_address[9]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_c_bits_address[8]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_c_bits_address[7]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_c_bits_address[6]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_c_bits_address[5]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_c_bits_address[4]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_c_bits_address[3]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_c_bits_address[2]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_c_bits_address[1]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_c_bits_address[0]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_d_ready
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_d_valid
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_d_bits_opcode[2]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_d_bits_opcode[1]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_d_bits_opcode[0]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_d_bits_param[1]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_d_bits_param[0]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_d_bits_size[2]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_d_bits_size[1]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_d_bits_size[0]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_d_bits_source[6]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_d_bits_source[5]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_d_bits_source[4]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_d_bits_source[3]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_d_bits_source[2]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_d_bits_source[1]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_d_bits_source[0]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_d_bits_denied
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_d_bits_corrupt
WARNING: [Synth 8-3331] design FPGA_TLMonitor_16 has unconnected port io_in_e_valid
WARNING: [Synth 8-3331] design FPGA_TLMonitor_15 has unconnected port clock
WARNING: [Synth 8-3331] design FPGA_TLMonitor_15 has unconnected port reset
WARNING: [Synth 8-3331] design FPGA_TLMonitor_15 has unconnected port io_in_a_ready
WARNING: [Synth 8-3331] design FPGA_TLMonitor_15 has unconnected port io_in_a_valid
WARNING: [Synth 8-3331] design FPGA_TLMonitor_15 has unconnected port io_in_a_bits_opcode[2]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_15 has unconnected port io_in_a_bits_opcode[1]
WARNING: [Synth 8-3331] design FPGA_TLMonitor_15 has unconnected port io_in_a_bits_opcode[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1418.988 ; gain = 398.277 ; free physical = 1951969 ; free virtual = 2015770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1418.988 ; gain = 398.277 ; free physical = 1951966 ; free virtual = 2015768
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1878.945 ; gain = 9.004 ; free physical = 1951078 ; free virtual = 2014880
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1878.945 ; gain = 858.234 ; free physical = 1950955 ; free virtual = 2014766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1878.945 ; gain = 858.234 ; free physical = 1950955 ; free virtual = 2014766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1878.945 ; gain = 858.234 ; free physical = 1950954 ; free virtual = 2014766
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "_GEN_4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_GEN_4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:21405]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:21412]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:21405]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:21412]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:21405]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:21412]
INFO: [Synth 8-5546] ROM "bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "_GEN_7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "header_hi_hi_lo" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_GEN_7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "header_hi_hi_lo" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_isLastState_T" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_state_T_2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_state_T_2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_state_T_2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'r_3_reg' and it is trimmed from '4' to '3' bits. [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:26721]
INFO: [Synth 8-5544] ROM "_state_T_2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'r_3_reg' and it is trimmed from '4' to '3' bits. [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:27109]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_5_reg' and it is trimmed from '16' to '3' bits. [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:27113]
INFO: [Synth 8-5544] ROM "_GEN_15" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'widx_gray_reg' into 'widx_widx_bin_reg' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:28205]
INFO: [Synth 8-4471] merging register 'ridx_gray_reg' into 'ridx_ridx_bin_reg' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:29949]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:30474]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:30497]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:30508]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:30519]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:30486]
INFO: [Synth 8-5544] ROM "flight_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flight_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flight_2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flight_3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flight_4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flight_5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flight_6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flight_7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flight_8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flight_9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flight_10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flight_11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flight_12" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flight_13" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flight_14" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flight_15" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_GEN_4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'cam_a_0_bits_opcode_reg' and it is trimmed from '3' to '1' bits. [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:58041]
INFO: [Synth 8-5544] ROM "cam_s_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "flight_16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_17" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_18" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_19" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_20" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_21" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_22" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_23" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_24" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_25" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_26" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_27" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_28" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_29" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_30" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_31" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_32" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_33" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_34" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_35" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_36" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_37" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_38" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_39" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_40" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_41" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_42" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_43" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_44" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_45" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_46" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_47" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_48" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_49" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_50" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_51" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_52" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_53" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_54" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_55" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_56" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_57" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_58" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_59" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_60" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_61" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_62" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_63" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_64" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_65" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_66" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_67" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_68" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_69" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_70" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_71" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_72" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_73" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_74" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_75" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_76" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_77" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_78" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_79" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_81" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_82" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_83" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_84" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_85" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_86" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_87" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_88" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_89" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_90" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_91" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_92" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_93" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_94" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_95" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_96" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_97" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_98" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_99" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_100" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_101" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_102" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_103" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_104" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_105" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_106" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_107" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_108" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_109" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_110" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_111" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_112" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_113" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flight_114" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1878.945 ; gain = 858.234 ; free physical = 1950834 ; free virtual = 2014754
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/xbar/monitor/plusarg_reader' (FPGA_plusarg_reader) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/xbar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/xbar_1/monitor/plusarg_reader' (FPGA_plusarg_reader) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/xbar_1/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/ferr/monitor/plusarg_reader' (FPGA_plusarg_reader) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/ferr/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/sbypass/bar/monitor/plusarg_reader' (FPGA_plusarg_reader) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/sbypass/bar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/sbypass/error/monitor/plusarg_reader' (FPGA_plusarg_reader) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/sbypass/error/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/mbypass/monitor/plusarg_reader' (FPGA_plusarg_reader) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/mbypass/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/mbypass/monitor_1/plusarg_reader' (FPGA_plusarg_reader) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/mbypass/monitor_1/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/monitor/plusarg_reader' (FPGA_plusarg_reader) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/fixer/monitor/plusarg_reader' (FPGA_plusarg_reader) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/fixer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/widget/monitor/plusarg_reader' (FPGA_plusarg_reader) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/widget/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/tl2axi4/monitor/plusarg_reader' (FPGA_plusarg_reader) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/tl2axi4/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/err/monitor/plusarg_reader' (FPGA_plusarg_reader) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/err/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/atomics/monitor/plusarg_reader' (FPGA_plusarg_reader) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/atomics/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/fixer_1/monitor/plusarg_reader' (FPGA_plusarg_reader) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/fixer_1/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/hints/monitor/plusarg_reader' (FPGA_plusarg_reader) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/hints/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/widget_1/monitor/plusarg_reader' (FPGA_plusarg_reader) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/widget_1/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/widget_2/monitor/plusarg_reader' (FPGA_plusarg_reader) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/widget_2/monitor/plusarg_reader_1'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     21 Bit       Adders := 15    
	   3 Input     21 Bit       Adders := 5     
	   4 Input     20 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 3     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 10    
	   2 Input      5 Bit       Adders := 66    
	   4 Input      5 Bit       Adders := 7     
	   3 Input      4 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 29    
	   3 Input      3 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 13    
	   2 Input      2 Bit       Adders := 12    
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 12    
	   4 Input      1 Bit       Adders := 16    
+---XORs : 
	   2 Input     64 Bit         XORs := 12    
	   2 Input     32 Bit         XORs := 33    
	   2 Input      4 Bit         XORs := 15    
	   2 Input      3 Bit         XORs := 10    
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              100 Bit    Registers := 2     
	               64 Bit    Registers := 7     
	               32 Bit    Registers := 94    
	               20 Bit    Registers := 30    
	               16 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 25    
	                7 Bit    Registers := 46    
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 57    
	                4 Bit    Registers := 68    
	                3 Bit    Registers := 60    
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 744   
+---RAMs : 
	             1024 Bit         RAMs := 5     
	              128 Bit         RAMs := 9     
	              119 Bit         RAMs := 14    
	               68 Bit         RAMs := 14    
	               32 Bit         RAMs := 1     
	               17 Bit         RAMs := 14    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 13    
	   2 Input     32 Bit        Muxes := 76    
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 50    
	   2 Input     16 Bit        Muxes := 24    
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 35    
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 21    
	   2 Input      6 Bit        Muxes := 14    
	   2 Input      5 Bit        Muxes := 30    
	   2 Input      4 Bit        Muxes := 55    
	   4 Input      4 Bit        Muxes := 3     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 111   
	   6 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 42    
	   3 Input      2 Bit        Muxes := 11    
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 596   
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FPGA_TLXbar 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 5     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 5     
Module FPGA_TLXbar_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module FPGA_Queue 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module FPGA_TLError 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module FPGA_TLBusBypassBar 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module FPGA_TLError_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module FPGA_StuckSnooper 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module FPGA_PartialInjector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module FPGA_Queue_2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module FPGA_SinkA 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPGA_SinkB 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module FPGA_SinkC 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
Module FPGA_Queue_5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FPGA_SinkD 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module FPGA_CAM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module FPGA_ParitalExtractor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPGA_SourceA 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 6     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module FPGA_ParitalExtractor_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
Module FPGA_SourceB 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module FPGA_CAM_8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module FPGA_SourceC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input     64 Bit         XORs := 6     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module FPGA_CAM_9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               32 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPGA_SourceD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 5     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module FPGA_ram_ext 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module FPGA_HellaFlowQueue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module FPGA_Queue_6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module FPGA_AsyncQueueSource 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module FPGA_AsyncQueueSource_5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 5     
	                1 Bit    Registers := 2     
Module FPGA_RX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 10    
	   2 Input      5 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 10    
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 30    
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FPGA_AsyncResetReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FPGA_ClockCrossingReg_w32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FPGA_AsyncQueueSink 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module FPGA_ClockCrossingReg_w100 
Detailed RTL Component Info : 
+---Registers : 
	              100 Bit    Registers := 1     
Module FPGA_AsyncQueueSink_5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module FPGA_ShiftQueue 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module FPGA_TX 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     21 Bit       Adders := 5     
	   2 Input     21 Bit       Adders := 5     
	   4 Input     20 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 10    
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 20    
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 8     
Module FPGA_TLFIFOFixer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 34    
Module FPGA_Repeater 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module FPGA_TLWidthWidget 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FPGA_Queue_11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FPGA_Queue_12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FPGA_AXI4ToTL 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 7     
+---XORs : 
	   2 Input     32 Bit         XORs := 10    
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module FPGA_QueueCompatibility 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module FPGA_AXI4UserYanker 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module FPGA_Queue_13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FPGA_Queue_15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FPGA_AXI4Fragmenter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FPGA_QueueCompatibility_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              119 Bit         RAMs := 1     
	               68 Bit         RAMs := 1     
	               17 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FPGA_QueueCompatibility_11 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module FPGA_Queue_17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FPGA_TLToAXI4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 2     
	   4 Input      1 Bit       Adders := 16    
+---Registers : 
	                5 Bit    Registers := 7     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module FPGA_Queue_18 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module FPGA_Queue_19 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module FPGA_TLError_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module FPGA_TLAtomicAutomata 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module FPGA_TLFIFOFixer_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 5     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 112   
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 226   
Module FPGA_Repeater_1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPGA_TLHintHandler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 5     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
Module FPGA_Repeater_2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FPGA_TLWidthWidget_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 70    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 68    
Module FPGA_Repeater_4 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module FPGA_Repeater_5 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module FPGA_TLWidthWidget_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'sinkC/state_reg[1:0]' into 'sinkB/state_reg[1:0]' [/home/test/vivado_prj/meisha_zhenli/meisha.srcs/sources_1/imports/vivado_prj/rtl/fpga_chiplink.v:24965]
WARNING: [Synth 8-3936] Found unconnected internal register 'c/ram_param_reg' and it is trimmed from '3' to '2' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'c/ram_opcode_reg' and it is trimmed from '3' to '1' bits.
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/io_bsource/widx_gray_reg[3]' (FDC) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/io_bsource/widx_widx_bin_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/io_d_source/widx_widx_bin_reg[3]' (FDC) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/io_d_source/widx_gray_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qe_q/elts_1_beats_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qc_q/elts_1_beats_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/tx/qc_q/elts_1_last_reg' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/tx/qb_q/elts_1_last_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qe_q/elts_1_last_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qb_q/elts_1_last_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qb_q/elts_1_beats_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qc_q/elts_1_data_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qb_q/elts_1_data_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/sinkD/\d/ram_sink_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qe_q/elts_1_data_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq_1/ram_addr_reg[0]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qc_q/elts_1_data_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qb_q/elts_1_data_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qe_q/elts_1_data_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qc_q/elts_1_data_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qb_q/elts_1_data_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qe_q/elts_1_data_reg[8] )
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[8]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq_1/ram_addr_reg[8]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/sinkA/inject_io_i_q/ram_param_reg[2]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/sinkA/inject_io_i_q/ram_param_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qc_q/elts_1_data_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qb_q/elts_1_data_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qe_q/elts_1_data_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qc_q/elts_1_data_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/sinkB/state_reg[0]' (FDRE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/sinkB/state_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/\sinkB/state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qb_q/elts_1_data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qe_q/elts_1_data_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq_1/ram_addr_reg[1]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qc_q/elts_1_data_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qb_q/elts_1_data_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qe_q/elts_1_data_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qc_q/elts_1_data_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qb_q/elts_1_data_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qe_q/elts_1_data_reg[9] )
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[9]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq_1/ram_addr_reg[9]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qc_q/elts_1_data_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qb_q/elts_1_data_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qe_q/elts_1_data_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qc_q/elts_1_data_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qb_q/elts_1_data_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qe_q/elts_1_data_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qc_q/elts_1_data_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qb_q/elts_1_data_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qe_q/elts_1_data_reg[18] )
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/widget/repeated_repeater/saved_source_reg[0]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/widget/repeated_repeater/saved_opcode_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qc_q/elts_1_data_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qb_q/elts_1_data_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qe_q/elts_1_data_reg[10] )
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[10]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq_1/ram_addr_reg[10]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qc_q/elts_1_data_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qb_q/elts_1_data_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qe_q/elts_1_data_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qc_q/elts_1_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qb_q/elts_1_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qe_q/elts_1_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qc_q/elts_1_data_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qb_q/elts_1_data_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qe_q/elts_1_data_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qc_q/elts_1_data_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qb_q/elts_1_data_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qe_q/elts_1_data_reg[11] )
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[11]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq_1/ram_addr_reg[11]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qc_q/elts_1_data_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qb_q/elts_1_data_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qe_q/elts_1_data_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qc_q/elts_1_data_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qb_q/elts_1_data_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qe_q/elts_1_data_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qc_q/elts_1_data_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qb_q/elts_1_data_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qe_q/elts_1_data_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qc_q/elts_1_data_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qb_q/elts_1_data_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qe_q/elts_1_data_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qc_q/elts_1_data_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qb_q/elts_1_data_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qe_q/elts_1_data_reg[28] )
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[60]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[28]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_strb_reg[4]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_strb_reg[0]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[35]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[3]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[42]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[10]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[49]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[17]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[56]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[24]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qc_q/elts_1_data_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qb_q/elts_1_data_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qe_q/elts_1_data_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qc_q/elts_1_data_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qb_q/elts_1_data_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qe_q/elts_1_data_reg[21] )
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[53]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[21]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qc_q/elts_1_data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qb_q/elts_1_data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qe_q/elts_1_data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qc_q/elts_1_data_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qb_q/elts_1_data_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qe_q/elts_1_data_reg[29] )
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[61]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[29]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[32]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[0]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[36]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[4]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_strb_reg[5]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_strb_reg[1]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[43]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[11]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[50]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[18]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[57]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[25]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qc_q/elts_1_data_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qb_q/elts_1_data_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qe_q/elts_1_data_reg[6] )
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[6]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq_1/ram_addr_reg[6]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/sinkA/inject_io_i_q/ram_param_reg[0]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/sinkA/inject_io_i_q/ram_param_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qc_q/elts_1_data_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qb_q/elts_1_data_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qe_q/elts_1_data_reg[22] )
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[54]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[22]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qc_q/elts_1_data_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qb_q/elts_1_data_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qe_q/elts_1_data_reg[14] )
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[46]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[14]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qc_q/elts_1_data_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qb_q/elts_1_data_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qe_q/elts_1_data_reg[30] )
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[62]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[30]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[33]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[1]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[37]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[5]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[40]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[8]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[44]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[12]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_strb_reg[6]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_strb_reg[2]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[51]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[19]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[58]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[26]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qc_q/elts_1_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qb_q/elts_1_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qe_q/elts_1_data_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[7]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq_1/ram_addr_reg[7]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/sinkA/\inject_io_i_q/ram_param_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[39]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[7]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qc_q/elts_1_data_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qb_q/elts_1_data_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qe_q/elts_1_data_reg[23] )
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[55]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[23]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qc_q/elts_1_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter /chiplink/tx/\qb_q/elts_1_data_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[47]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[15]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[63]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[31]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[34]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[2]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[38]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[6]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[41]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[9]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[45]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[13]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[48]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[16]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[52]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[20]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_strb_reg[7]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[1]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[0]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_strb_reg[3]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[59]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[2]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq_1/ram_addr_reg[2]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/in_wdeq/ram_data_reg[27]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/tx/qa_q/elts_1_beats_reg[5]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/tx/qa_q/elts_1_beats_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[5]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[3]' (FDE) to 'inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/axi4frag/deq/ram_addr_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (readys_mask_reg[1]) is unused and will be removed from module FPGA_TLXbar_1.
WARNING: [Synth 8-3332] Sequential element (state_1_reg) is unused and will be removed from module FPGA_TLXbar_1.
WARNING: [Synth 8-3332] Sequential element (a/maybe_full_reg) is unused and will be removed from module FPGA_TLError.
WARNING: [Synth 8-3332] Sequential element (beatsLeft_reg[3]) is unused and will be removed from module FPGA_TLError.
WARNING: [Synth 8-3332] Sequential element (beatsLeft_reg[2]) is unused and will be removed from module FPGA_TLError.
WARNING: [Synth 8-3332] Sequential element (beatsLeft_reg[1]) is unused and will be removed from module FPGA_TLError.
WARNING: [Synth 8-3332] Sequential element (beatsLeft_reg[0]) is unused and will be removed from module FPGA_TLError.
WARNING: [Synth 8-3332] Sequential element (state_1_reg) is unused and will be removed from module FPGA_TLError.
WARNING: [Synth 8-3332] Sequential element (counter_reg[3]) is unused and will be removed from module FPGA_TLError.
WARNING: [Synth 8-3332] Sequential element (counter_reg[2]) is unused and will be removed from module FPGA_TLError.
WARNING: [Synth 8-3332] Sequential element (counter_reg[1]) is unused and will be removed from module FPGA_TLError.
WARNING: [Synth 8-3332] Sequential element (counter_reg[0]) is unused and will be removed from module FPGA_TLError.
WARNING: [Synth 8-3332] Sequential element (idle_reg) is unused and will be removed from module FPGA_TLError.
WARNING: [Synth 8-3332] Sequential element (a_last_counter_reg[3]) is unused and will be removed from module FPGA_TLError.
WARNING: [Synth 8-3332] Sequential element (a_last_counter_reg[2]) is unused and will be removed from module FPGA_TLError.
WARNING: [Synth 8-3332] Sequential element (a_last_counter_reg[1]) is unused and will be removed from module FPGA_TLError.
WARNING: [Synth 8-3332] Sequential element (a_last_counter_reg[0]) is unused and will be removed from module FPGA_TLError.
WARNING: [Synth 8-3332] Sequential element (a/ram_size_reg[0]) is unused and will be removed from module FPGA_TLError.
WARNING: [Synth 8-3332] Sequential element (bar/counter_reg[3]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (bar/counter_reg[2]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (bar/counter_reg[1]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (bar/counter_reg[0]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (bar/stall_counter_reg[3]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (bar/stall_counter_reg[2]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (bar/stall_counter_reg[1]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (bar/stall_counter_reg[0]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (error/a_last_counter_reg[9]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (error/a_last_counter_reg[8]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (error/a_last_counter_reg[7]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (error/a_last_counter_reg[6]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (error/a_last_counter_reg[5]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (error/a_last_counter_reg[4]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (error/a_last_counter_reg[3]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (error/a_last_counter_reg[2]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (error/a_last_counter_reg[1]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (error/a_last_counter_reg[0]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (error/idle_reg) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (error/state_1_reg) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (error/beatsLeft_reg[9]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (error/beatsLeft_reg[8]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (error/beatsLeft_reg[7]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (error/beatsLeft_reg[6]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (error/beatsLeft_reg[5]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (error/beatsLeft_reg[4]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (error/beatsLeft_reg[3]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (error/beatsLeft_reg[2]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (error/beatsLeft_reg[1]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (error/beatsLeft_reg[0]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (error/counter_reg[9]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (error/counter_reg[8]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (error/counter_reg[7]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (error/counter_reg[6]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (error/counter_reg[5]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (error/counter_reg[4]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (error/counter_reg[3]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (error/counter_reg[2]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (error/counter_reg[1]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (error/counter_reg[0]) is unused and will be removed from module FPGA_TLBusBypass.
WARNING: [Synth 8-3332] Sequential element (inject/last_reg) is unused and will be removed from module FPGA_SinkA.
WARNING: [Synth 8-3332] Sequential element (inject/state_reg[3]) is unused and will be removed from module FPGA_SinkA.
WARNING: [Synth 8-3332] Sequential element (inject/state_reg[2]) is unused and will be removed from module FPGA_SinkA.
WARNING: [Synth 8-3332] Sequential element (inject/state_reg[1]) is unused and will be removed from module FPGA_SinkA.
WARNING: [Synth 8-3332] Sequential element (inject/state_reg[0]) is unused and will be removed from module FPGA_SinkA.
WARNING: [Synth 8-3332] Sequential element (state_reg[1]) is unused and will be removed from module FPGA_SinkA.
WARNING: [Synth 8-3332] Sequential element (state_reg[0]) is unused and will be removed from module FPGA_SinkA.
WARNING: [Synth 8-3332] Sequential element (inject_io_i_last_counter_reg[3]) is unused and will be removed from module FPGA_SinkA.
WARNING: [Synth 8-3332] Sequential element (inject_io_i_last_counter_reg[2]) is unused and will be removed from module FPGA_SinkA.
WARNING: [Synth 8-3332] Sequential element (inject_io_i_last_counter_reg[1]) is unused and will be removed from module FPGA_SinkA.
WARNING: [Synth 8-3332] Sequential element (inject_io_i_last_counter_reg[0]) is unused and will be removed from module FPGA_SinkA.
WARNING: [Synth 8-3332] Sequential element (inject/shift_reg[31]) is unused and will be removed from module FPGA_SinkA.
WARNING: [Synth 8-3332] Sequential element (inject_io_i_q/ram_data_reg[27]) is unused and will be removed from module FPGA_SinkA.
WARNING: [Synth 8-3332] Sequential element (d/ram_sink_reg[0]) is unused and will be removed from module FPGA_SinkD.
WARNING: [Synth 8-3332] Sequential element (r_2_reg[2]) is unused and will be removed from module FPGA_SourceC.
WARNING: [Synth 8-3332] Sequential element (q_address0_r_reg[31]) is unused and will be removed from module FPGA_SourceC.
WARNING: [Synth 8-3332] Sequential element (q_address0_r_reg[30]) is unused and will be removed from module FPGA_SourceC.
WARNING: [Synth 8-3332] Sequential element (q_address0_r_reg[29]) is unused and will be removed from module FPGA_SourceC.
WARNING: [Synth 8-3332] Sequential element (q_address0_r_reg[28]) is unused and will be removed from module FPGA_SourceC.
WARNING: [Synth 8-3332] Sequential element (q_address0_r_reg[27]) is unused and will be removed from module FPGA_SourceC.
WARNING: [Synth 8-3332] Sequential element (q_address0_r_reg[26]) is unused and will be removed from module FPGA_SourceC.
WARNING: [Synth 8-3332] Sequential element (q_address0_r_reg[25]) is unused and will be removed from module FPGA_SourceC.
WARNING: [Synth 8-3332] Sequential element (q_address0_r_reg[24]) is unused and will be removed from module FPGA_SourceC.
WARNING: [Synth 8-3332] Sequential element (q_address0_r_reg[23]) is unused and will be removed from module FPGA_SourceC.
WARNING: [Synth 8-3332] Sequential element (q_address0_r_reg[22]) is unused and will be removed from module FPGA_SourceC.
WARNING: [Synth 8-3332] Sequential element (q_address0_r_reg[21]) is unused and will be removed from module FPGA_SourceC.
WARNING: [Synth 8-3332] Sequential element (q_address0_r_reg[20]) is unused and will be removed from module FPGA_SourceC.
WARNING: [Synth 8-3332] Sequential element (q_address0_r_reg[19]) is unused and will be removed from module FPGA_SourceC.
WARNING: [Synth 8-3332] Sequential element (q_address0_r_reg[18]) is unused and will be removed from module FPGA_SourceC.
WARNING: [Synth 8-3332] Sequential element (q_address0_r_reg[17]) is unused and will be removed from module FPGA_SourceC.
WARNING: [Synth 8-3332] Sequential element (q_address0_r_reg[16]) is unused and will be removed from module FPGA_SourceC.
WARNING: [Synth 8-3332] Sequential element (q_address0_r_reg[15]) is unused and will be removed from module FPGA_SourceC.
WARNING: [Synth 8-3332] Sequential element (q_address0_r_reg[14]) is unused and will be removed from module FPGA_SourceC.
WARNING: [Synth 8-3332] Sequential element (q_address0_r_reg[13]) is unused and will be removed from module FPGA_SourceC.
WARNING: [Synth 8-3332] Sequential element (q_address0_r_reg[12]) is unused and will be removed from module FPGA_SourceC.
WARNING: [Synth 8-3332] Sequential element (q_address0_r_reg[11]) is unused and will be removed from module FPGA_SourceC.
WARNING: [Synth 8-3332] Sequential element (q_address0_r_reg[10]) is unused and will be removed from module FPGA_SourceC.
WARNING: [Synth 8-3332] Sequential element (q_address0_r_reg[9]) is unused and will be removed from module FPGA_SourceC.
WARNING: [Synth 8-3332] Sequential element (q_address0_r_reg[8]) is unused and will be removed from module FPGA_SourceC.
WARNING: [Synth 8-3332] Sequential element (q_address0_r_reg[7]) is unused and will be removed from module FPGA_SourceC.
WARNING: [Synth 8-3332] Sequential element (q_address0_r_reg[6]) is unused and will be removed from module FPGA_SourceC.
WARNING: [Synth 8-3332] Sequential element (q_address0_r_reg[5]) is unused and will be removed from module FPGA_SourceC.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 1878.945 ; gain = 858.234 ; free physical = 1950307 ; free virtual = 2014124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------+------------+---------------+----------------+
|Module Name   | RTL Object | Depth x Width | Implemented As | 
+--------------+------------+---------------+----------------+
|FPGA_TLToAXI4 | p_0_out    | 128x5         | LUT            | 
|FPGA_TLToAXI4 | p_0_out    | 128x5         | LUT            | 
+--------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|FPGA_ram_ext | ram_reg    | 32 x 32                | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FPGA_ram_ext | ram_reg    | 32 x 32                | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FPGA_ram_ext | ram_reg    | 32 x 32                | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FPGA_ram_ext | ram_reg    | 32 x 32                | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FPGA_ram_ext | ram_reg    | 32 x 32                | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------+-----------------------------------------------+-----------+----------------------+----------------+
|Module Name           | RTL Object                                    | Inference | Size (Depth x Width) | Primitives     | 
+----------------------+-----------------------------------------------+-----------+----------------------+----------------+
|FPGA_SourceA          | cams_0/data_reg                               | Implied   | 8 x 16               | RAM32M x 3     | 
|FPGA_SourceA          | cams_1/data_reg                               | Implied   | 8 x 16               | RAM32M x 3     | 
|FPGA_SourceA          | cams_2/data_reg                               | Implied   | 8 x 16               | RAM32M x 3     | 
|FPGA_SourceA          | cams_3/data_reg                               | Implied   | 8 x 16               | RAM32M x 3     | 
|FPGA_SourceA          | cams_4/data_reg                               | Implied   | 8 x 16               | RAM32M x 3     | 
|FPGA_SourceA          | cams_5/data_reg                               | Implied   | 8 x 16               | RAM32M x 3     | 
|FPGA_SourceA          | cams_6/data_reg                               | Implied   | 8 x 16               | RAM32M x 3     | 
|FPGA_SourceA          | cams_7/data_reg                               | Implied   | 8 x 16               | RAM32M x 3     | 
|FPGA_SourceC          | cam/data_reg                                  | Implied   | 8 x 16               | RAM32M x 3     | 
|FPGA_AXI4UserYanker   | QueueCompatibility_2/ram_real_last_reg        | Implied   | 4 x 1                | RAM16X1D x 1   | 
|FPGA_AXI4UserYanker   | QueueCompatibility_3/ram_real_last_reg        | Implied   | 4 x 1                | RAM16X1D x 1   | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility/ram_tl_state_size_reg      | Implied   | 32 x 4               | RAM32M x 1     | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility/ram_tl_state_source_reg    | Implied   | 32 x 7               | RAM32M x 2     | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility/ram_extra_id_reg           | Implied   | 32 x 1               | RAM16X1D x 2   | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_1/ram_tl_state_size_reg    | Implied   | 32 x 4               | RAM32M x 1     | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_1/ram_tl_state_source_reg  | Implied   | 32 x 7               | RAM32M x 2     | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_1/ram_extra_id_reg         | Implied   | 32 x 1               | RAM16X1D x 2   | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_2/ram_tl_state_size_reg    | Implied   | 32 x 4               | RAM32M x 1     | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_2/ram_tl_state_source_reg  | Implied   | 32 x 7               | RAM32M x 2     | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_2/ram_extra_id_reg         | Implied   | 32 x 1               | RAM16X1D x 2   | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_3/ram_tl_state_size_reg    | Implied   | 32 x 4               | RAM32M x 1     | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_3/ram_tl_state_source_reg  | Implied   | 32 x 7               | RAM32M x 2     | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_3/ram_extra_id_reg         | Implied   | 32 x 1               | RAM16X1D x 2   | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_4/ram_tl_state_size_reg    | Implied   | 32 x 4               | RAM32M x 1     | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_4/ram_tl_state_source_reg  | Implied   | 32 x 7               | RAM32M x 2     | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_4/ram_extra_id_reg         | Implied   | 32 x 1               | RAM16X1D x 2   | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_5/ram_tl_state_size_reg    | Implied   | 32 x 4               | RAM32M x 1     | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_5/ram_tl_state_source_reg  | Implied   | 32 x 7               | RAM32M x 2     | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_5/ram_extra_id_reg         | Implied   | 32 x 1               | RAM16X1D x 2   | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_6/ram_tl_state_size_reg    | Implied   | 32 x 4               | RAM32M x 1     | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_6/ram_tl_state_source_reg  | Implied   | 32 x 7               | RAM32M x 2     | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_6/ram_extra_id_reg         | Implied   | 32 x 1               | RAM16X1D x 2   | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_16/ram_tl_state_size_reg   | Implied   | 32 x 4               | RAM32M x 1     | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_16/ram_tl_state_source_reg | Implied   | 32 x 7               | RAM32M x 2     | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_16/ram_extra_id_reg        | Implied   | 32 x 1               | RAM16X1D x 2   | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_17/ram_tl_state_size_reg   | Implied   | 32 x 4               | RAM32M x 1     | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_17/ram_tl_state_source_reg | Implied   | 32 x 7               | RAM32M x 2     | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_17/ram_extra_id_reg        | Implied   | 32 x 1               | RAM16X1D x 2   | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_18/ram_tl_state_size_reg   | Implied   | 32 x 4               | RAM32M x 1     | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_18/ram_tl_state_source_reg | Implied   | 32 x 7               | RAM32M x 2     | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_18/ram_extra_id_reg        | Implied   | 32 x 1               | RAM16X1D x 2   | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_19/ram_tl_state_size_reg   | Implied   | 32 x 4               | RAM32M x 1     | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_19/ram_tl_state_source_reg | Implied   | 32 x 7               | RAM32M x 2     | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_19/ram_extra_id_reg        | Implied   | 32 x 1               | RAM16X1D x 2   | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_20/ram_tl_state_size_reg   | Implied   | 32 x 4               | RAM32M x 1     | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_20/ram_tl_state_source_reg | Implied   | 32 x 7               | RAM32M x 2     | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_20/ram_extra_id_reg        | Implied   | 32 x 1               | RAM16X1D x 2   | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_21/ram_tl_state_size_reg   | Implied   | 32 x 4               | RAM32M x 1     | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_21/ram_tl_state_source_reg | Implied   | 32 x 7               | RAM32M x 2     | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_21/ram_extra_id_reg        | Implied   | 32 x 1               | RAM16X1D x 2   | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_22/ram_tl_state_size_reg   | Implied   | 32 x 4               | RAM32M x 1     | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_22/ram_tl_state_source_reg | Implied   | 32 x 7               | RAM32M x 2     | 
|FPGA_AXI4UserYanker_1 | QueueCompatibility_22/ram_extra_id_reg        | Implied   | 32 x 1               | RAM16X1D x 2   | 
+----------------------+-----------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1935.227 ; gain = 914.516 ; free physical = 1950135 ; free virtual = 2013953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:04 . Memory (MB): peak = 1937.223 ; gain = 916.512 ; free physical = 1950089 ; free virtual = 2013906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance hqa/fq/ram/ram_ext/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hqb/fq/ram/ram_ext/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hqc/fq/ram/ram_ext/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hqd/fq/ram/ram_ext/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hqe/fq/ram/ram_ext/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:07 . Memory (MB): peak = 2034.012 ; gain = 1013.301 ; free physical = 1949891 ; free virtual = 2013709
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 2034.016 ; gain = 1013.305 ; free physical = 1949885 ; free virtual = 2013702
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 2034.016 ; gain = 1013.305 ; free physical = 1949884 ; free virtual = 2013701
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:08 . Memory (MB): peak = 2034.016 ; gain = 1013.305 ; free physical = 1949884 ; free virtual = 2013701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:01:08 . Memory (MB): peak = 2034.016 ; gain = 1013.305 ; free physical = 1949884 ; free virtual = 2013701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 2034.016 ; gain = 1013.305 ; free physical = 1949884 ; free virtual = 2013701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 2034.016 ; gain = 1013.305 ; free physical = 1949884 ; free virtual = 2013701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                | RTL Name                                                                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|meisha_chiplink_master_0_1 | inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/rx/io_a_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg  | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|meisha_chiplink_master_0_1 | inst/u_FPGA_ChiplinkBridge/clBridge/chipLinkConverter/chiplink/sourceA_io_q_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_0_reg | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   136|
|2     |LUT1     |   176|
|3     |LUT2     |   465|
|4     |LUT3     |   667|
|5     |LUT4     |   773|
|6     |LUT5     |   818|
|7     |LUT6     |  2148|
|8     |MUXF7    |   152|
|9     |MUXF8    |    11|
|10    |RAM16X1D |    30|
|11    |RAM32M   |    69|
|12    |RAMB18E1 |     5|
|13    |SRL16E   |     2|
|14    |FDCE     |   250|
|15    |FDPE     |     2|
|16    |FDRE     |  3118|
|17    |FDSE     |   116|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------------+-------------------------------------------------------+------+
|      |Instance                                 |Module                                                 |Cells |
+------+-----------------------------------------+-------------------------------------------------------+------+
|1     |top                                      |                                                       |  8938|
|2     |  inst                                   |chiplink_master                                        |  8933|
|3     |    u_FPGA_ChiplinkBridge                |FPGA_ChiplinkBridge                                    |  8933|
|4     |      clBridge                           |FPGA_ChipLinkBridgeLazy                                |  8933|
|5     |        chipLinkConverter                |FPGA_ChipLinkMaster                                    |  8932|
|6     |          atomics                        |FPGA_TLAtomicAutomata                                  |   872|
|7     |          axi42tl                        |FPGA_AXI4ToTL                                          |    28|
|8     |            deq                          |FPGA_Queue_11                                          |     1|
|9     |            q_bdeq                       |FPGA_Queue_12                                          |    20|
|10    |          axi4yank                       |FPGA_AXI4UserYanker                                    |     8|
|11    |            QueueCompatibility_2         |FPGA_QueueCompatibility                                |     4|
|12    |            QueueCompatibility_3         |FPGA_QueueCompatibility_149                            |     4|
|13    |          axi4yank_1                     |FPGA_AXI4UserYanker_1                                  |   905|
|14    |            QueueCompatibility           |FPGA_QueueCompatibility_4                              |    37|
|15    |            QueueCompatibility_1         |FPGA_QueueCompatibility_4_119                          |    37|
|16    |            QueueCompatibility_10        |FPGA_QueueCompatibility_11                             |    12|
|17    |            QueueCompatibility_11        |FPGA_QueueCompatibility_11_120                         |    41|
|18    |            QueueCompatibility_12        |FPGA_QueueCompatibility_11_121                         |    12|
|19    |            QueueCompatibility_13        |FPGA_QueueCompatibility_11_122                         |    12|
|20    |            QueueCompatibility_14        |FPGA_QueueCompatibility_11_123                         |    12|
|21    |            QueueCompatibility_15        |FPGA_QueueCompatibility_11_124                         |    26|
|22    |            QueueCompatibility_16        |FPGA_QueueCompatibility_4_125                          |    37|
|23    |            QueueCompatibility_17        |FPGA_QueueCompatibility_4_126                          |    37|
|24    |            QueueCompatibility_18        |FPGA_QueueCompatibility_4_127                          |    36|
|25    |            QueueCompatibility_19        |FPGA_QueueCompatibility_4_128                          |    71|
|26    |            QueueCompatibility_2         |FPGA_QueueCompatibility_4_129                          |    36|
|27    |            QueueCompatibility_20        |FPGA_QueueCompatibility_4_130                          |    39|
|28    |            QueueCompatibility_21        |FPGA_QueueCompatibility_4_131                          |    39|
|29    |            QueueCompatibility_22        |FPGA_QueueCompatibility_4_132                          |    40|
|30    |            QueueCompatibility_23        |FPGA_QueueCompatibility_11_133                         |    22|
|31    |            QueueCompatibility_24        |FPGA_QueueCompatibility_11_134                         |    12|
|32    |            QueueCompatibility_25        |FPGA_QueueCompatibility_11_135                         |    12|
|33    |            QueueCompatibility_26        |FPGA_QueueCompatibility_11_136                         |    12|
|34    |            QueueCompatibility_27        |FPGA_QueueCompatibility_11_137                         |    34|
|35    |            QueueCompatibility_28        |FPGA_QueueCompatibility_11_138                         |    12|
|36    |            QueueCompatibility_29        |FPGA_QueueCompatibility_11_139                         |    12|
|37    |            QueueCompatibility_3         |FPGA_QueueCompatibility_4_140                          |    58|
|38    |            QueueCompatibility_30        |FPGA_QueueCompatibility_11_141                         |    12|
|39    |            QueueCompatibility_31        |FPGA_QueueCompatibility_11_142                         |    28|
|40    |            QueueCompatibility_4         |FPGA_QueueCompatibility_4_143                          |    39|
|41    |            QueueCompatibility_5         |FPGA_QueueCompatibility_4_144                          |    41|
|42    |            QueueCompatibility_6         |FPGA_QueueCompatibility_4_145                          |    41|
|43    |            QueueCompatibility_7         |FPGA_QueueCompatibility_11_146                         |    22|
|44    |            QueueCompatibility_8         |FPGA_QueueCompatibility_11_147                         |    12|
|45    |            QueueCompatibility_9         |FPGA_QueueCompatibility_11_148                         |    12|
|46    |          chiplink                       |FPGA_ChipLink                                          |  5594|
|47    |            do_bypass_catcher            |FPGA_ResetCatchAndSync_d3                              |     6|
|48    |              io_sync_reset_chain        |FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_117    |     6|
|49    |                output_chain             |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_118 |     6|
|50    |            do_bypass_catcher_1          |FPGA_ResetCatchAndSync_d3_0                            |     3|
|51    |              io_sync_reset_chain        |FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_115    |     3|
|52    |                output_chain             |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_116 |     3|
|53    |            mbypass                      |FPGA_StuckSnooper                                      |    89|
|54    |            rx                           |FPGA_RX                                                |  2119|
|55    |              hqa                        |FPGA_HellaQueue                                        |   118|
|56    |                fq                       |FPGA_HellaFlowQueue_113                                |    83|
|57    |                io_deq_q                 |FPGA_Queue_6_114                                       |    35|
|58    |              hqb                        |FPGA_HellaQueue_57                                     |    77|
|59    |                fq                       |FPGA_HellaFlowQueue_111                                |    57|
|60    |                io_deq_q                 |FPGA_Queue_6_112                                       |    20|
|61    |              hqc                        |FPGA_HellaQueue_58                                     |   117|
|62    |                fq                       |FPGA_HellaFlowQueue_109                                |    80|
|63    |                io_deq_q                 |FPGA_Queue_6_110                                       |    37|
|64    |              hqd                        |FPGA_HellaQueue_59                                     |    84|
|65    |                fq                       |FPGA_HellaFlowQueue_107                                |    61|
|66    |                io_deq_q                 |FPGA_Queue_6_108                                       |    23|
|67    |              hqe                        |FPGA_HellaQueue_60                                     |    64|
|68    |                fq                       |FPGA_HellaFlowQueue                                    |    49|
|69    |                io_deq_q                 |FPGA_Queue_6                                           |    15|
|70    |              io_a_source                |FPGA_AsyncQueueSource                                  |   441|
|71    |                ridx_ridx_gray           |FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_90        |    12|
|72    |                  output_chain           |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_103 |     3|
|73    |                  output_chain_1         |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_104 |     3|
|74    |                  output_chain_2         |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_105 |     3|
|75    |                  output_chain_3         |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_106 |     3|
|76    |                sink_extend              |FPGA_AsyncValidSync_91                                 |     3|
|77    |                  io_out_source_valid_0  |FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_101       |     3|
|78    |                    output_chain         |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_102 |     3|
|79    |                sink_valid               |FPGA_AsyncValidSync_92                                 |    57|
|80    |                  io_out_source_valid_0  |FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_99        |    57|
|81    |                    output_chain         |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_100 |    57|
|82    |                source_valid_0           |FPGA_AsyncValidSync_93                                 |     3|
|83    |                  io_out_source_valid_0  |FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_97        |     3|
|84    |                    output_chain         |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_98  |     3|
|85    |                source_valid_1           |FPGA_AsyncValidSync_94                                 |     6|
|86    |                  io_out_source_valid_0  |FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_95        |     6|
|87    |                    output_chain         |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_96  |     6|
|88    |              io_bsource                 |FPGA_AsyncQueueSource_61                               |   119|
|89    |                ridx_ridx_gray           |FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_85        |    14|
|90    |                  output_chain           |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_86  |     3|
|91    |                  output_chain_1         |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_87  |     5|
|92    |                  output_chain_2         |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_88  |     3|
|93    |                  output_chain_3         |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_89  |     3|
|94    |              io_c_source                |FPGA_AsyncQueueSource_62                               |   317|
|95    |                ridx_ridx_gray           |FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_80        |    14|
|96    |                  output_chain           |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_81  |     3|
|97    |                  output_chain_1         |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_82  |     5|
|98    |                  output_chain_2         |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_83  |     3|
|99    |                  output_chain_3         |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_84  |     3|
|100   |              io_d_source                |FPGA_AsyncQueueSource_63                               |   152|
|101   |                ridx_ridx_gray           |FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_75        |    14|
|102   |                  output_chain           |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_76  |     3|
|103   |                  output_chain_1         |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_77  |     5|
|104   |                  output_chain_2         |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_78  |     3|
|105   |                  output_chain_3         |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_79  |     3|
|106   |              io_e_source                |FPGA_AsyncQueueSource_64                               |    54|
|107   |                ridx_ridx_gray           |FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_70        |    14|
|108   |                  output_chain           |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_71  |     3|
|109   |                  output_chain_1         |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_72  |     5|
|110   |                  output_chain_2         |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_73  |     3|
|111   |                  output_chain_3         |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_74  |     3|
|112   |              io_rxc_source              |FPGA_AsyncQueueSource_5                                |   107|
|113   |                ridx_ridx_gray           |FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_68     |     4|
|114   |                  output_chain           |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_69  |     4|
|115   |              io_txc_source              |FPGA_AsyncQueueSource_5_65                             |    27|
|116   |                ridx_ridx_gray           |FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_66     |     4|
|117   |                  output_chain           |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_67  |     4|
|118   |            rx_reset_reg                 |FPGA_AsyncResetReg                                     |     2|
|119   |            sbypass                      |FPGA_TLBusBypass                                       |    37|
|120   |              bar                        |FPGA_TLBusBypassBar                                    |    37|
|121   |            sinkD                        |FPGA_SinkD                                             |   222|
|122   |              d                          |FPGA_Queue_5                                           |   213|
|123   |            sourceA                      |FPGA_SourceA                                           |  1162|
|124   |              cams_0                     |FPGA_CAM                                               |   131|
|125   |              cams_1                     |FPGA_CAM_50                                            |    67|
|126   |              cams_2                     |FPGA_CAM_51                                            |    51|
|127   |              cams_3                     |FPGA_CAM_52                                            |    69|
|128   |              cams_4                     |FPGA_CAM_53                                            |    37|
|129   |              cams_5                     |FPGA_CAM_54                                            |    85|
|130   |              cams_6                     |FPGA_CAM_55                                            |    36|
|131   |              cams_7                     |FPGA_CAM_56                                            |    73|
|132   |              extract                    |FPGA_ParitalExtractor                                  |   172|
|133   |            sourceA_io_q_sink            |FPGA_AsyncQueueSink                                    |   153|
|134   |              io_deq_bits_deq_bits_reg   |FPGA_ClockCrossingReg_w32_34                           |   100|
|135   |              sink_valid_0               |FPGA_AsyncValidSync                                    |     3|
|136   |                io_out_source_valid_0    |FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_48        |     3|
|137   |                  output_chain           |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_49  |     3|
|138   |              sink_valid_1               |FPGA_AsyncValidSync_35                                 |     6|
|139   |                io_out_source_valid_0    |FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_46        |     6|
|140   |                  output_chain           |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_47  |     6|
|141   |              source_extend              |FPGA_AsyncValidSync_36                                 |     3|
|142   |                io_out_source_valid_0    |FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_44        |     3|
|143   |                  output_chain           |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_45  |     3|
|144   |              source_valid               |FPGA_AsyncValidSync_37                                 |    21|
|145   |                io_out_source_valid_0    |FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0           |    21|
|146   |                  output_chain           |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_43  |    21|
|147   |              widx_widx_gray             |FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_38        |    12|
|148   |                output_chain             |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_39  |     3|
|149   |                output_chain_1           |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_40  |     3|
|150   |                output_chain_2           |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_41  |     3|
|151   |                output_chain_3           |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_42  |     3|
|152   |            sourceB                      |FPGA_SourceB                                           |    45|
|153   |              extract                    |FPGA_ParitalExtractor_1                                |    22|
|154   |            sourceB_io_q_sink            |FPGA_AsyncQueueSink_1                                  |    49|
|155   |              io_deq_bits_deq_bits_reg   |FPGA_ClockCrossingReg_w32_28                           |    24|
|156   |              widx_widx_gray             |FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_29        |    14|
|157   |                output_chain             |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_30  |     4|
|158   |                output_chain_1           |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_31  |     4|
|159   |                output_chain_2           |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_32  |     3|
|160   |                output_chain_3           |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_33  |     3|
|161   |            sourceC                      |FPGA_SourceC                                           |   149|
|162   |              cam                        |FPGA_CAM_8                                             |    83|
|163   |            sourceC_io_q_sink            |FPGA_AsyncQueueSink_2                                  |    60|
|164   |              io_deq_bits_deq_bits_reg   |FPGA_ClockCrossingReg_w32_22                           |    35|
|165   |              widx_widx_gray             |FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_23        |    14|
|166   |                output_chain             |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_24  |     4|
|167   |                output_chain_1           |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_25  |     4|
|168   |                output_chain_2           |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_26  |     3|
|169   |                output_chain_3           |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_27  |     3|
|170   |            sourceD                      |FPGA_SourceD                                           |   183|
|171   |              cam                        |FPGA_CAM_9                                             |   134|
|172   |            sourceD_io_q_sink            |FPGA_AsyncQueueSink_3                                  |    49|
|173   |              io_deq_bits_deq_bits_reg   |FPGA_ClockCrossingReg_w32_16                           |    23|
|174   |              widx_widx_gray             |FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0_17        |    14|
|175   |                output_chain             |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_18  |     4|
|176   |                output_chain_1           |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_19  |     4|
|177   |                output_chain_2           |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_20  |     3|
|178   |                output_chain_3           |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_21  |     3|
|179   |            sourceE_io_q_sink            |FPGA_AsyncQueueSink_4                                  |    34|
|180   |              io_deq_bits_deq_bits_reg   |FPGA_ClockCrossingReg_w32                              |    14|
|181   |              widx_widx_gray             |FPGA_AsyncResetSynchronizerShiftReg_w4_d3_i0           |    12|
|182   |                output_chain             |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_12  |     3|
|183   |                output_chain_1           |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_13  |     3|
|184   |                output_chain_2           |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_14  |     3|
|185   |                output_chain_3           |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_15  |     3|
|186   |            tx                           |FPGA_TX                                                |  1232|
|187   |              ioX_cq_3                   |FPGA_ShiftQueue                                        |   163|
|188   |              io_c2b_rst_reg             |FPGA_AsyncResetReg_5                                   |     1|
|189   |              qd_q                       |FPGA_ShiftQueue_6                                      |   120|
|190   |              rxInc_sink                 |FPGA_AsyncQueueSink_5                                  |   191|
|191   |                io_deq_bits_deq_bits_reg |FPGA_ClockCrossingReg_w100_9                           |   184|
|192   |                widx_widx_gray           |FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20_10     |     4|
|193   |                  output_chain           |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_11  |     4|
|194   |              rxQ                        |FPGA_ShiftQueue_7                                      |   491|
|195   |              txInc_sink                 |FPGA_AsyncQueueSink_5_8                                |    59|
|196   |                io_deq_bits_deq_bits_reg |FPGA_ClockCrossingReg_w100                             |    51|
|197   |                widx_widx_gray           |FPGA_AsyncResetSynchronizerShiftReg_w1_d3_i0_20        |     5|
|198   |                  output_chain           |FPGA_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0     |     5|
|199   |          err                            |FPGA_TLError_2                                         |   238|
|200   |            a                            |FPGA_Queue_18                                          |    38|
|201   |            c                            |FPGA_Queue_19                                          |   177|
|202   |          fixer_1                        |FPGA_TLFIFOFixer_1                                     |   233|
|203   |          hints                          |FPGA_TLHintHandler                                     |   199|
|204   |            a_repeater                   |FPGA_Repeater_1                                        |   193|
|205   |          tl2axi4                        |FPGA_TLToAXI4                                          |   445|
|206   |            deq                          |FPGA_Queue_15                                          |   151|
|207   |            queue_arw_deq                |FPGA_Queue_17                                          |   138|
|208   |          widget                         |FPGA_TLWidthWidget                                     |     1|
|209   |          widget_1                       |FPGA_TLWidthWidget_1                                   |   298|
|210   |            repeated_repeater            |FPGA_Repeater_2                                        |   156|
|211   |          widget_2                       |FPGA_TLWidthWidget_2                                   |    48|
|212   |            repeated_repeater            |FPGA_Repeater_4                                        |    29|
|213   |            repeated_repeater_1          |FPGA_Repeater_5                                        |    16|
|214   |          xbar                           |FPGA_TLXbar                                            |    49|
|215   |          xbar_1                         |FPGA_TLXbar_1                                          |    14|
+------+-----------------------------------------+-------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 2034.016 ; gain = 1013.305 ; free physical = 1949884 ; free virtual = 2013701
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2483 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 2034.016 ; gain = 334.543 ; free physical = 1949875 ; free virtual = 2013692
Synthesis Optimization Complete : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 2034.020 ; gain = 1013.309 ; free physical = 1949875 ; free virtual = 2013692
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 240 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 99 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 30 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 69 instances

INFO: [Common 17-83] Releasing license: Synthesis
602 Infos, 274 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:07 . Memory (MB): peak = 2066.031 ; gain = 921.691 ; free physical = 1949849 ; free virtual = 2013666
INFO: [Common 17-1381] The checkpoint '/home/test/vivado_prj/meisha_zhenli/meisha.runs/meisha_chiplink_master_0_1_synth_1/meisha_chiplink_master_0_1.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 214 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/test/vivado_prj/meisha_zhenli/meisha.runs/meisha_chiplink_master_0_1_synth_1/meisha_chiplink_master_0_1.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2090.043 ; gain = 0.000 ; free physical = 1949676 ; free virtual = 2013613
INFO: [Common 17-206] Exiting Vivado at Thu Dec  5 16:47:59 2024...
