
****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source compile.tcl
# read_verilog -sv  [lindex $argv 0]
# read_xdc          [lindex $argv 1]
# synth_design -top [lindex $argv 2]
Command: synth_design -top test
Starting synth_design
Using part: xc7k70tfbv676-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10046 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1247.113 ; gain = 73.996 ; free physical = 7785 ; free virtual = 46626
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test' [/home/anirudh/myverilog/test.v:2]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/anirudh/myverilog/test.v:6]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/anirudh/myverilog/test.v:7]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/anirudh/myverilog/test.v:8]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/anirudh/myverilog/test.v:4]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/anirudh/myverilog/test.v:5]
INFO: [Synth 8-256] done synthesizing module 'test' (1#1) [/home/anirudh/myverilog/test.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1288.645 ; gain = 115.527 ; free physical = 7799 ; free virtual = 46640
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1288.645 ; gain = 115.527 ; free physical = 7798 ; free virtual = 46639
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/anirudh/myverilog/clock4.xdc]
Finished Parsing XDC File [/home/anirudh/myverilog/clock4.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1624.660 ; gain = 0.000 ; free physical = 7509 ; free virtual = 46350
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1624.660 ; gain = 451.543 ; free physical = 7628 ; free virtual = 46469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1624.660 ; gain = 451.543 ; free physical = 7628 ; free virtual = 46469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1624.660 ; gain = 451.543 ; free physical = 7628 ; free virtual = 46469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1624.660 ; gain = 451.543 ; free physical = 7620 ; free virtual = 46461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
+---Multipliers : 
	                16x16  Multipliers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
+---Multipliers : 
	                16x16  Multipliers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP write_output_reg3, operation Mode is: A*B.
DSP Report: operator write_output_reg3 is absorbed into DSP write_output_reg3.
DSP Report: Generating DSP write_output_reg2, operation Mode is: A*B.
DSP Report: operator write_output_reg2 is absorbed into DSP write_output_reg2.
DSP Report: Generating DSP write_output_reg1, operation Mode is: C+A*B.
DSP Report: operator write_output_reg1 is absorbed into DSP write_output_reg1.
DSP Report: operator write_output_reg3 is absorbed into DSP write_output_reg1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1624.660 ; gain = 451.543 ; free physical = 7612 ; free virtual = 46453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|test        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | C+A*B       | 16     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 1624.660 ; gain = 451.543 ; free physical = 7448 ; free virtual = 46289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 1624.660 ; gain = 451.543 ; free physical = 7447 ; free virtual = 46288
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 1637.676 ; gain = 464.559 ; free physical = 7446 ; free virtual = 46287
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anirudh/myverilog/test.v:18]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 1637.676 ; gain = 464.559 ; free physical = 7446 ; free virtual = 46287
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 1637.676 ; gain = 464.559 ; free physical = 7446 ; free virtual = 46287
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1637.676 ; gain = 464.559 ; free physical = 7446 ; free virtual = 46287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1637.676 ; gain = 464.559 ; free physical = 7446 ; free virtual = 46287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1637.676 ; gain = 464.559 ; free physical = 7446 ; free virtual = 46287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1637.676 ; gain = 464.559 ; free physical = 7446 ; free virtual = 46287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |     4|
|3     |DSP48E1   |     2|
|4     |DSP48E1_1 |     1|
|5     |LUT2      |    16|
|6     |FDRE      |    32|
|7     |IBUF      |    17|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    73|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1637.676 ; gain = 464.559 ; free physical = 7446 ; free virtual = 46287
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1637.676 ; gain = 128.543 ; free physical = 7511 ; free virtual = 46352
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1637.684 ; gain = 464.559 ; free physical = 7511 ; free virtual = 46352
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/anirudh/myverilog/clock4.xdc]
Finished Parsing XDC File [/home/anirudh/myverilog/clock4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1637.684 ; gain = 477.941 ; free physical = 7504 ; free virtual = 46345
# report_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Mon Feb 19 21:16:31 2018
| Host         : anirudh-OptiPlex-7050 running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing
| Design       : test
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -7.603ns  (required time - arrival time)
  Source:                 read_register_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock_object  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            write_register_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock_object  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock_object
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock_object rise@4.000ns - clock_object rise@0.000ns)
  Data Path Delay:        11.473ns  (logic 9.139ns (79.655%)  route 2.334ns (20.345%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 5.860 - 4.000 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_object rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.584     2.117    clk_IBUF_BUFG
                         FDRE                                         r  read_register_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  read_register_reg[15]/Q
                         net (fo=6, unplaced)         0.584     2.970    read_register[15]
                         DSP48E1 (Prop_dsp48e1_A[15]_P[15])
                                                      3.360     6.330 r  write_output_reg3/P[15]
                         net (fo=1, unplaced)         0.584     6.914    write_output_reg3_n_90
                         DSP48E1 (Prop_dsp48e1_A[15]_P[15])
                                                      3.255    10.169 r  write_output_reg2/P[15]
                         net (fo=1, unplaced)         0.584    10.752    write_output_reg2_n_90
                         DSP48E1 (Prop_dsp48e1_C[15]_P[1])
                                                      1.542    12.294 r  write_output_reg1/P[1]
                         net (fo=2, unplaced)         0.584    12.878    write_output_reg1_n_104
                         LUT2 (Prop_lut2_I0_O)        0.053    12.931 r  write_output_inferred_i_19/O
                         net (fo=1, unplaced)         0.000    12.931    write_output_inferred_i_19_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    13.255 r  write_output_inferred_i_4/CO[3]
                         net (fo=1, unplaced)         0.000    13.255    write_output_inferred_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.313 r  write_output_inferred_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    13.313    write_output_inferred_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.371 r  write_output_inferred_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.371    write_output_inferred_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    13.591 r  write_output_inferred_i_1/O[1]
                         net (fo=1, unplaced)         0.000    13.591    write_output[13]
                         FDRE                                         r  write_register_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_object rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                         IBUF (Prop_ibuf_I_O)         0.754     4.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     5.308    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113     5.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, unplaced)        0.439     5.860    clk_IBUF_BUFG
                         FDRE                                         r  write_register_reg[13]/C
                         clock pessimism              0.112     5.972    
                         clock uncertainty           -0.035     5.937    
                         FDRE (Setup_fdre_C_D)        0.051     5.988    write_register_reg[13]
  -------------------------------------------------------------------
                         required time                          5.988    
                         arrival time                         -13.591    
  -------------------------------------------------------------------
                         slack                                 -7.603    




report_timing: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1933.891 ; gain = 296.207 ; free physical = 7193 ; free virtual = 46034
# write_sdf -force syn_output.sdf
# write_verilog -sdf_anno true -mode timesim -force syn_output.v
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2033.992 ; gain = 0.000 ; free physical = 7178 ; free virtual = 46019
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a7c4adfa

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2033.992 ; gain = 0.000 ; free physical = 7178 ; free virtual = 46019
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2033.992 ; gain = 0.000 ; free physical = 7193 ; free virtual = 46034

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ba87d786

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2058.004 ; gain = 24.012 ; free physical = 7192 ; free virtual = 46033

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19689ab04

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2090.020 ; gain = 56.027 ; free physical = 7193 ; free virtual = 46034

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19689ab04

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2090.020 ; gain = 56.027 ; free physical = 7193 ; free virtual = 46034
Phase 1 Placer Initialization | Checksum: 19689ab04

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2090.020 ; gain = 56.027 ; free physical = 7193 ; free virtual = 46034

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1ce6f8e35

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2146.047 ; gain = 112.055 ; free physical = 7178 ; free virtual = 46019

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ce6f8e35

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2146.047 ; gain = 112.055 ; free physical = 7178 ; free virtual = 46019

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17f81d4e9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2146.047 ; gain = 112.055 ; free physical = 7178 ; free virtual = 46019

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ce022c56

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2146.047 ; gain = 112.055 ; free physical = 7178 ; free virtual = 46019

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ce022c56

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2146.047 ; gain = 112.055 ; free physical = 7178 ; free virtual = 46019

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: ce022c56

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2146.047 ; gain = 112.055 ; free physical = 7178 ; free virtual = 46019

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: f6bbb81a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2146.047 ; gain = 112.055 ; free physical = 7177 ; free virtual = 46018

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1d5fcd0e1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2146.047 ; gain = 112.055 ; free physical = 7176 ; free virtual = 46018

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1d5fcd0e1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2146.047 ; gain = 112.055 ; free physical = 7176 ; free virtual = 46018

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1d5fcd0e1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2146.047 ; gain = 112.055 ; free physical = 7176 ; free virtual = 46018

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 10ec080a8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2146.047 ; gain = 112.055 ; free physical = 7175 ; free virtual = 46016
Phase 3 Detail Placement | Checksum: 10ec080a8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2146.047 ; gain = 112.055 ; free physical = 7175 ; free virtual = 46016

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1168720c2

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1168720c2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2146.047 ; gain = 112.055 ; free physical = 7176 ; free virtual = 46017
INFO: [Place 30-746] Post Placement Timing Summary WNS=-7.008. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1be244bfa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2146.047 ; gain = 112.055 ; free physical = 7176 ; free virtual = 46018
Phase 4.1 Post Commit Optimization | Checksum: 1be244bfa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2146.047 ; gain = 112.055 ; free physical = 7176 ; free virtual = 46018

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1be244bfa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2146.047 ; gain = 112.055 ; free physical = 7177 ; free virtual = 46018

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1be244bfa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2146.047 ; gain = 112.055 ; free physical = 7177 ; free virtual = 46018

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1be244bfa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2146.047 ; gain = 112.055 ; free physical = 7177 ; free virtual = 46018
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1be244bfa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2146.047 ; gain = 112.055 ; free physical = 7177 ; free virtual = 46018
Ending Placer Task | Checksum: 1784e1d30

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2146.047 ; gain = 112.055 ; free physical = 7190 ; free virtual = 46031
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2146.047 ; gain = 191.086 ; free physical = 7190 ; free virtual = 46031
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d0896f36 ConstDB: 0 ShapeSum: a7c4adfa RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1716c535b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2193.691 ; gain = 47.645 ; free physical = 7051 ; free virtual = 45892
Post Restoration Checksum: NetGraph: 735e9b6a NumContArr: fe0db7f1 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1716c535b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2193.691 ; gain = 47.645 ; free physical = 7051 ; free virtual = 45892

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1716c535b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2199.680 ; gain = 53.633 ; free physical = 7019 ; free virtual = 45861

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1716c535b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2199.680 ; gain = 53.633 ; free physical = 7019 ; free virtual = 45861
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19d0a0ebe

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2216.055 ; gain = 70.008 ; free physical = 7009 ; free virtual = 45850
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.057 | TNS=-110.209| WHS=-0.009 | THS=-0.009 |

Phase 2 Router Initialization | Checksum: 190ce1dbd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2216.055 ; gain = 70.008 ; free physical = 7010 ; free virtual = 45851

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 9c3b74ff

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2216.055 ; gain = 70.008 ; free physical = 7014 ; free virtual = 45855

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.136 | TNS=-111.467| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 226a47505

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2216.055 ; gain = 70.008 ; free physical = 7014 ; free virtual = 45855

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.211 | TNS=-112.667| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19b873b19

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2216.055 ; gain = 70.008 ; free physical = 7014 ; free virtual = 45855
Phase 4 Rip-up And Reroute | Checksum: 19b873b19

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2216.055 ; gain = 70.008 ; free physical = 7014 ; free virtual = 45855

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 20e1bb658

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2216.055 ; gain = 70.008 ; free physical = 7014 ; free virtual = 45855
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.044 | TNS=-109.995| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 151eea111

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2216.055 ; gain = 70.008 ; free physical = 7014 ; free virtual = 45855

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 151eea111

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2216.055 ; gain = 70.008 ; free physical = 7014 ; free virtual = 45855
Phase 5 Delay and Skew Optimization | Checksum: 151eea111

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2216.055 ; gain = 70.008 ; free physical = 7014 ; free virtual = 45855

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1117bf267

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2216.055 ; gain = 70.008 ; free physical = 7014 ; free virtual = 45855
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.044 | TNS=-109.995| WHS=0.317  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1117bf267

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2216.055 ; gain = 70.008 ; free physical = 7014 ; free virtual = 45855
Phase 6 Post Hold Fix | Checksum: 1117bf267

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2216.055 ; gain = 70.008 ; free physical = 7014 ; free virtual = 45855

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0195096 %
  Global Horizontal Routing Utilization  = 0.0210362 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 29.7297%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 10.8108%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 13.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.
Phase 7 Route finalize | Checksum: 15d654502

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2216.055 ; gain = 70.008 ; free physical = 7014 ; free virtual = 45855

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15d654502

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2216.055 ; gain = 70.008 ; free physical = 7013 ; free virtual = 45854

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1752c249f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2216.055 ; gain = 70.008 ; free physical = 7013 ; free virtual = 45854

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.044 | TNS=-109.995| WHS=0.317  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1752c249f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2216.055 ; gain = 70.008 ; free physical = 7015 ; free virtual = 45856
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2216.055 ; gain = 70.008 ; free physical = 7047 ; free virtual = 45888

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2216.055 ; gain = 70.008 ; free physical = 7047 ; free virtual = 45888
# write_sdf -force pnr_output.sdf
# write_verilog -sdf_anno true -mode timesim -force pnr_output.v
# report_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Mon Feb 19 21:16:44 2018
| Host         : anirudh-OptiPlex-7050 running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing
| Design       : test
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -7.040ns  (required time - arrival time)
  Source:                 read_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock_object  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            write_register_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock_object  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock_object
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock_object rise@4.000ns - clock_object rise@0.000ns)
  Data Path Delay:        11.068ns  (logic 9.003ns (81.345%)  route 2.065ns (18.655%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 8.404 - 4.000 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_object rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.595     4.700    clk_IBUF_BUFG
    SLICE_X13Y10         FDRE                                         r  read_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.269     4.969 r  read_register_reg[0]/Q
                         net (fo=6, routed)           0.309     5.278    read_register[0]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[0]_P[14])
                                                      3.255     8.533 r  write_output_reg3/P[14]
                         net (fo=1, routed)           0.635     9.169    write_output_reg3_n_91
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[14])
                                                      3.255    12.424 r  write_output_reg2/P[14]
                         net (fo=1, routed)           0.579    13.003    write_output_reg2_n_91
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[14]_P[0])
                                                      1.542    14.545 r  write_output_reg1/P[0]
                         net (fo=2, routed)           0.541    15.086    write_output_reg1_n_105
    SLICE_X12Y6          LUT2 (Prop_lut2_I0_O)        0.053    15.139 r  write_output_inferred_i_20/O
                         net (fo=1, routed)           0.000    15.139    write_output_inferred_i_20_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    15.436 r  write_output_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.436    write_output_inferred_i_4_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    15.496 r  write_output_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.496    write_output_inferred_i_3_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    15.556 r  write_output_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.556    write_output_inferred_i_2_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    15.768 r  write_output_inferred_i_1/O[1]
                         net (fo=1, routed)           0.000    15.768    write_output[13]
    SLICE_X12Y9          FDRE                                         r  write_register_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_object rise edge)
                                                      4.000     4.000 r  
    P23                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     4.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     6.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.482     8.404    clk_IBUF_BUFG
    SLICE_X12Y9          FDRE                                         r  write_register_reg[13]/C
                         clock pessimism              0.275     8.679    
                         clock uncertainty           -0.035     8.644    
    SLICE_X12Y9          FDRE (Setup_fdre_C_D)        0.084     8.728    write_register_reg[13]
  -------------------------------------------------------------------
                         required time                          8.728    
                         arrival time                         -15.768    
  -------------------------------------------------------------------
                         slack                                 -7.040    




INFO: [Common 17-206] Exiting Vivado at Mon Feb 19 21:16:44 2018...
