{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479693163735 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479693163736 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 20 20:52:43 2016 " "Processing started: Sun Nov 20 20:52:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479693163736 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479693163736 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off week2 -c week2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off week2 -c week2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479693163736 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1479693164157 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1479693164158 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "week2.v(117) " "Verilog HDL information at week2.v(117): always construct contains both blocking and non-blocking assignments" {  } { { "week2.v" "" { Text "W:/ECE241/Project/Week2/week2.v" 117 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1479693173681 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "week2 week2.v(2) " "Verilog Module Declaration warning at week2.v(2): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"week2\"" {  } { { "week2.v" "" { Text "W:/ECE241/Project/Week2/week2.v" 2 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479693173682 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "week2.v(727) " "Verilog HDL information at week2.v(727): always construct contains both blocking and non-blocking assignments" {  } { { "week2.v" "" { Text "W:/ECE241/Project/Week2/week2.v" 727 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1479693173682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week2.v 5 5 " "Found 5 design units, including 5 entities, in source file week2.v" { { "Info" "ISGN_ENTITY_NAME" "1 week2 " "Found entity 1: week2" {  } { { "week2.v" "" { Text "W:/ECE241/Project/Week2/week2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479693173684 ""} { "Info" "ISGN_ENTITY_NAME" "2 div_clk " "Found entity 2: div_clk" {  } { { "week2.v" "" { Text "W:/ECE241/Project/Week2/week2.v" 596 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479693173684 ""} { "Info" "ISGN_ENTITY_NAME" "3 keyboard " "Found entity 3: keyboard" {  } { { "week2.v" "" { Text "W:/ECE241/Project/Week2/week2.v" 679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479693173684 ""} { "Info" "ISGN_ENTITY_NAME" "4 cnt6 " "Found entity 4: cnt6" {  } { { "week2.v" "" { Text "W:/ECE241/Project/Week2/week2.v" 781 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479693173684 ""} { "Info" "ISGN_ENTITY_NAME" "5 cnt10 " "Found entity 5: cnt10" {  } { { "week2.v" "" { Text "W:/ECE241/Project/Week2/week2.v" 809 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479693173684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479693173684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1khz week2.v(75) " "Verilog HDL Implicit Net warning at week2.v(75): created implicit net for \"clk1khz\"" {  } { { "week2.v" "" { Text "W:/ECE241/Project/Week2/week2.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479693173684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1mhz week2.v(75) " "Verilog HDL Implicit Net warning at week2.v(75): created implicit net for \"clk1mhz\"" {  } { { "week2.v" "" { Text "W:/ECE241/Project/Week2/week2.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479693173684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vga_sync_n week2.v(97) " "Verilog HDL Implicit Net warning at week2.v(97): created implicit net for \"vga_sync_n\"" {  } { { "week2.v" "" { Text "W:/ECE241/Project/Week2/week2.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479693173684 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "vga_sync_n week2.v(2) " "Verilog HDL Module Declaration error at week2.v(2): port \"vga_sync_n\" is not declared as port" {  } { { "week2.v" "" { Text "W:/ECE241/Project/Week2/week2.v" 2 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1479693173685 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "d week2.v(19) " "Verilog HDL Module Declaration error at week2.v(19): top module port \"d\" is not found in the port list" {  } { { "week2.v" "" { Text "W:/ECE241/Project/Week2/week2.v" 19 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1479693173685 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "life_sign week2.v(33) " "Verilog HDL Continuous Assignment error at week2.v(33): object \"life_sign\" on left-hand side of assignment must have a net type" {  } { { "week2.v" "" { Text "W:/ECE241/Project/Week2/week2.v" 33 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1479693173685 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/ECE241/Project/Week2/output_files/week2.map.smsg " "Generated suppressed messages file W:/ECE241/Project/Week2/output_files/week2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479693173717 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "830 " "Peak virtual memory: 830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479693173874 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 20 20:52:53 2016 " "Processing ended: Sun Nov 20 20:52:53 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479693173874 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479693173874 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479693173874 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479693173874 ""}
