# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:35:14 on Sep 10,2025
# vlog -reportprogress 300 fs.v "+acc" 
# -- Compiling module fs
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 17:35:14 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 17:35:14 on Sep 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): fs.v(63): (vopt-7063) Failed to find 'cin' in hierarchical name 'cin'.
#         Region: tb
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:37:32 on Sep 10,2025
# vlog -reportprogress 300 fs.v "+acc" 
# -- Compiling module fs
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 17:37:32 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 17:35:14 on Sep 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb(fast)
# Loading work.fs(fast)
# a=0 b=1 bin=1 diff=0 bout=1 Time=0
# a=1 b=1 bin=1 diff=1 bout=1 Time=10
# a=1 b=0 bin=1 diff=0 bout=0 Time=20
# a=0 b=1 bin=0 diff=1 bout=1 Time=50
# a=1 b=1 bin=0 diff=0 bout=0 Time=60
# a=1 b=0 bin=0 diff=1 bout=0 Time=70
# a=0 b=1 bin=0 diff=1 bout=1 Time=80
# a=1 b=1 bin=1 diff=1 bout=1 Time=90
# a=1 b=0 bin=0 diff=1 bout=0 Time=100
# a=0 b=0 bin=1 diff=1 bout=1 Time=110
# a=0 b=1 bin=1 diff=0 bout=1 Time=120
# a=1 b=1 bin=1 diff=1 bout=1 Time=130
# a=0 b=0 bin=1 diff=1 bout=1 Time=140
# a=1 b=1 bin=0 diff=0 bout=0 Time=150
# a=0 b=0 bin=0 diff=0 bout=0 Time=160
# a=0 b=1 bin=0 diff=1 bout=1 Time=170
# a=0 b=1 bin=1 diff=0 bout=1 Time=180
# a=0 b=0 bin=0 diff=0 bout=0 Time=190
# a=0 b=0 bin=1 diff=1 bout=1 Time=200
# a=1 b=1 bin=1 diff=1 bout=1 Time=210
# a=1 b=0 bin=0 diff=1 bout=0 Time=220
# a=1 b=1 bin=1 diff=1 bout=1 Time=230
# a=0 b=0 bin=1 diff=1 bout=1 Time=240
# a=1 b=0 bin=1 diff=0 bout=0 Time=250
# a=1 b=1 bin=0 diff=0 bout=0 Time=270
# a=0 b=0 bin=0 diff=0 bout=0 Time=290
# ** Note: $stop    : fs.v(65)
#    Time: 1 us  Iteration: 0  Instance: /tb
# Break in Module tb at fs.v line 65
# End time: 18:24:12 on Sep 10,2025, Elapsed time: 0:48:58
# Errors: 1, Warnings: 0
