// Seed: 2560403140
module module_0 #(
    parameter id_11 = 32'd32,
    parameter id_13 = 32'd51,
    parameter id_16 = 32'd37
) (
    input tri1 id_0,
    input tri0 id_1
    , id_10,
    input supply1 id_2,
    input tri id_3,
    input wand id_4,
    output uwire id_5,
    input wand id_6,
    input uwire id_7,
    output tri id_8
);
  wire _id_11;
  ;
  parameter id_12 = 1 == -1;
  logic [1 : -1] _id_13;
  ;
  assign id_10 = id_13;
  assign id_5  = -1'd0;
  wire id_14;
  logic [id_11  ==  -1 : id_13] id_15 = -1;
  logic _id_16;
  ;
  wire  [  id_13  :  id_16  ]  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  \id_61  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd4
) (
    input wand id_0,
    input wand id_1,
    input wire _id_2,
    input uwire id_3,
    output supply0 id_4,
    output wand id_5
);
  logic [-1 : id_2  &&  1] id_7 = id_3;
  tri0 id_8 = id_3, id_9 = -1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_0,
      id_0,
      id_5,
      id_1,
      id_3,
      id_4
  );
endmodule
