Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Sat Sep  6 19:13:10 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab2_wc_impl_1.twr lab2_wc_impl_1.udb -gui -msgset C:/Users/wchan/Documents/GitHub/e155Lab2/fpga/radiant_project/lab2_wc/promote.xml

-----------------------------------------
Design:          lab2_wc
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 41.6667 [get_pins {hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 93.5897%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
switch_1[3]                             |                     input
switch_1[2]                             |                     input
switch_1[1]                             |                     input
switch_1[0]                             |                     input
switch_2[3]                             |                     input
switch_2[2]                             |                     input
switch_2[1]                             |                     input
switch_2[0]                             |                     input
anodes[1]                               |                    output
anodes[0]                               |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        10
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 41.6667 [get_pins {hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc.osc_inst/CLKHF (MPW)             |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
counter_i19/D                            |   30.693 ns 
counter_i18/D                            |   30.970 ns 
counter_i17/D                            |   31.247 ns 
counter_i16/D                            |   31.524 ns 
counter_i15/D                            |   32.356 ns 
counter_i14/D                            |   32.633 ns 
counter_i13/D                            |   32.910 ns 
counter_i12/D                            |   33.187 ns 
counter_i11/D                            |   33.464 ns 
counter_i10/D                            |   33.741 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : counter_i1/Q  (SLICE_R8C4A)
Path End         : counter_i19/D  (SLICE_R8C6B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 20
Delay Ratio      : 35.7% (route), 64.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 30.692 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  11      
int_osc                                                      NET DELAY               5.499                  5.499  11      
counter_i1/CK                                                CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_i1/CK->counter_i1/Q               SLICE_R8C4A        CLK_TO_Q1_DELAY         1.388                  6.887  1       
counter[1]                                                   NET DELAY               2.075                  8.962  1       
add_8_add_5_1/B1->add_8_add_5_1/CO1       SLICE_R8C4A        B1_TO_COUT1_DELAY       0.357                  9.319  2       
n111                                                         NET DELAY               0.000                  9.319  2       
add_8_add_5_3/CI0->add_8_add_5_3/CO0      SLICE_R8C4B        CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
n374                                                         NET DELAY               0.000                  9.596  2       
add_8_add_5_3/CI1->add_8_add_5_3/CO1      SLICE_R8C4B        CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
n113                                                         NET DELAY               0.000                  9.873  2       
add_8_add_5_5/CI0->add_8_add_5_5/CO0      SLICE_R8C4C        CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
n377                                                         NET DELAY               0.000                 10.150  2       
add_8_add_5_5/CI1->add_8_add_5_5/CO1      SLICE_R8C4C        CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
n115                                                         NET DELAY               0.000                 10.427  2       
add_8_add_5_7/CI0->add_8_add_5_7/CO0      SLICE_R8C4D        CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
n380                                                         NET DELAY               0.000                 10.704  2       
add_8_add_5_7/CI1->add_8_add_5_7/CO1      SLICE_R8C4D        CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
n117                                                         NET DELAY               0.555                 11.536  2       
add_8_add_5_9/CI0->add_8_add_5_9/CO0      SLICE_R8C5A        CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
n383                                                         NET DELAY               0.000                 11.813  2       
add_8_add_5_9/CI1->add_8_add_5_9/CO1      SLICE_R8C5A        CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
n119                                                         NET DELAY               0.000                 12.090  2       
add_8_add_5_11/CI0->add_8_add_5_11/CO0    SLICE_R8C5B        CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
n386                                                         NET DELAY               0.000                 12.367  2       
add_8_add_5_11/CI1->add_8_add_5_11/CO1    SLICE_R8C5B        CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
n121                                                         NET DELAY               0.000                 12.644  2       
add_8_add_5_13/CI0->add_8_add_5_13/CO0    SLICE_R8C5C        CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
n389                                                         NET DELAY               0.000                 12.921  2       
add_8_add_5_13/CI1->add_8_add_5_13/CO1    SLICE_R8C5C        CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
n123                                                         NET DELAY               0.000                 13.198  2       
add_8_add_5_15/CI0->add_8_add_5_15/CO0    SLICE_R8C5D        CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
n392                                                         NET DELAY               0.000                 13.475  2       
add_8_add_5_15/CI1->add_8_add_5_15/CO1    SLICE_R8C5D        CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
n125                                                         NET DELAY               0.555                 14.307  2       
add_8_add_5_17/CI0->add_8_add_5_17/CO0    SLICE_R8C6A        CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
n395                                                         NET DELAY               0.000                 14.584  2       
add_8_add_5_17/CI1->add_8_add_5_17/CO1    SLICE_R8C6A        CIN1_TO_COUT1_DELAY     0.277                 14.861  2       
n127                                                         NET DELAY               0.000                 14.861  2       
add_8_add_5_19/CI0->add_8_add_5_19/CO0    SLICE_R8C6B        CIN0_TO_COUT0_DELAY     0.277                 15.138  2       
n398                                                         NET DELAY               0.661                 15.799  2       
add_8_add_5_19/D1->add_8_add_5_19/S1      SLICE_R8C6B        D1_TO_F1_DELAY          0.476                 16.275  1       
counter_18__N_1[18]                                          NET DELAY               0.000                 16.275  1       
counter_i19/D                                                ENDPOINT                0.000                 16.275  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  11      
int_osc                                                      NET DELAY               5.499                 47.165  11      
{counter_i18/CK   counter_i19/CK}                            CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(16.274)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       30.692  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_i1/Q  (SLICE_R8C4A)
Path End         : counter_i18/D  (SLICE_R8C6B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 19
Delay Ratio      : 36.6% (route), 63.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 30.969 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  11      
int_osc                                                      NET DELAY               5.499                  5.499  11      
counter_i1/CK                                                CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_i1/CK->counter_i1/Q               SLICE_R8C4A        CLK_TO_Q1_DELAY         1.388                  6.887  1       
counter[1]                                                   NET DELAY               2.075                  8.962  1       
add_8_add_5_1/B1->add_8_add_5_1/CO1       SLICE_R8C4A        B1_TO_COUT1_DELAY       0.357                  9.319  2       
n111                                                         NET DELAY               0.000                  9.319  2       
add_8_add_5_3/CI0->add_8_add_5_3/CO0      SLICE_R8C4B        CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
n374                                                         NET DELAY               0.000                  9.596  2       
add_8_add_5_3/CI1->add_8_add_5_3/CO1      SLICE_R8C4B        CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
n113                                                         NET DELAY               0.000                  9.873  2       
add_8_add_5_5/CI0->add_8_add_5_5/CO0      SLICE_R8C4C        CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
n377                                                         NET DELAY               0.000                 10.150  2       
add_8_add_5_5/CI1->add_8_add_5_5/CO1      SLICE_R8C4C        CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
n115                                                         NET DELAY               0.000                 10.427  2       
add_8_add_5_7/CI0->add_8_add_5_7/CO0      SLICE_R8C4D        CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
n380                                                         NET DELAY               0.000                 10.704  2       
add_8_add_5_7/CI1->add_8_add_5_7/CO1      SLICE_R8C4D        CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
n117                                                         NET DELAY               0.555                 11.536  2       
add_8_add_5_9/CI0->add_8_add_5_9/CO0      SLICE_R8C5A        CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
n383                                                         NET DELAY               0.000                 11.813  2       
add_8_add_5_9/CI1->add_8_add_5_9/CO1      SLICE_R8C5A        CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
n119                                                         NET DELAY               0.000                 12.090  2       
add_8_add_5_11/CI0->add_8_add_5_11/CO0    SLICE_R8C5B        CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
n386                                                         NET DELAY               0.000                 12.367  2       
add_8_add_5_11/CI1->add_8_add_5_11/CO1    SLICE_R8C5B        CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
n121                                                         NET DELAY               0.000                 12.644  2       
add_8_add_5_13/CI0->add_8_add_5_13/CO0    SLICE_R8C5C        CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
n389                                                         NET DELAY               0.000                 12.921  2       
add_8_add_5_13/CI1->add_8_add_5_13/CO1    SLICE_R8C5C        CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
n123                                                         NET DELAY               0.000                 13.198  2       
add_8_add_5_15/CI0->add_8_add_5_15/CO0    SLICE_R8C5D        CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
n392                                                         NET DELAY               0.000                 13.475  2       
add_8_add_5_15/CI1->add_8_add_5_15/CO1    SLICE_R8C5D        CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
n125                                                         NET DELAY               0.555                 14.307  2       
add_8_add_5_17/CI0->add_8_add_5_17/CO0    SLICE_R8C6A        CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
n395                                                         NET DELAY               0.000                 14.584  2       
add_8_add_5_17/CI1->add_8_add_5_17/CO1    SLICE_R8C6A        CIN1_TO_COUT1_DELAY     0.277                 14.861  2       
n127                                                         NET DELAY               0.661                 15.522  2       
add_8_add_5_19/D0->add_8_add_5_19/S0      SLICE_R8C6B        D0_TO_F0_DELAY          0.476                 15.998  1       
counter_18__N_1[17]                                          NET DELAY               0.000                 15.998  1       
counter_i18/D                                                ENDPOINT                0.000                 15.998  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  11      
int_osc                                                      NET DELAY               5.499                 47.165  11      
{counter_i18/CK   counter_i19/CK}                            CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(15.997)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       30.969  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_i1/Q  (SLICE_R8C4A)
Path End         : counter_i17/D  (SLICE_R8C6A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 18
Delay Ratio      : 37.6% (route), 62.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 31.246 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  11      
int_osc                                                      NET DELAY               5.499                  5.499  11      
counter_i1/CK                                                CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_i1/CK->counter_i1/Q               SLICE_R8C4A        CLK_TO_Q1_DELAY         1.388                  6.887  1       
counter[1]                                                   NET DELAY               2.075                  8.962  1       
add_8_add_5_1/B1->add_8_add_5_1/CO1       SLICE_R8C4A        B1_TO_COUT1_DELAY       0.357                  9.319  2       
n111                                                         NET DELAY               0.000                  9.319  2       
add_8_add_5_3/CI0->add_8_add_5_3/CO0      SLICE_R8C4B        CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
n374                                                         NET DELAY               0.000                  9.596  2       
add_8_add_5_3/CI1->add_8_add_5_3/CO1      SLICE_R8C4B        CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
n113                                                         NET DELAY               0.000                  9.873  2       
add_8_add_5_5/CI0->add_8_add_5_5/CO0      SLICE_R8C4C        CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
n377                                                         NET DELAY               0.000                 10.150  2       
add_8_add_5_5/CI1->add_8_add_5_5/CO1      SLICE_R8C4C        CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
n115                                                         NET DELAY               0.000                 10.427  2       
add_8_add_5_7/CI0->add_8_add_5_7/CO0      SLICE_R8C4D        CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
n380                                                         NET DELAY               0.000                 10.704  2       
add_8_add_5_7/CI1->add_8_add_5_7/CO1      SLICE_R8C4D        CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
n117                                                         NET DELAY               0.555                 11.536  2       
add_8_add_5_9/CI0->add_8_add_5_9/CO0      SLICE_R8C5A        CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
n383                                                         NET DELAY               0.000                 11.813  2       
add_8_add_5_9/CI1->add_8_add_5_9/CO1      SLICE_R8C5A        CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
n119                                                         NET DELAY               0.000                 12.090  2       
add_8_add_5_11/CI0->add_8_add_5_11/CO0    SLICE_R8C5B        CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
n386                                                         NET DELAY               0.000                 12.367  2       
add_8_add_5_11/CI1->add_8_add_5_11/CO1    SLICE_R8C5B        CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
n121                                                         NET DELAY               0.000                 12.644  2       
add_8_add_5_13/CI0->add_8_add_5_13/CO0    SLICE_R8C5C        CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
n389                                                         NET DELAY               0.000                 12.921  2       
add_8_add_5_13/CI1->add_8_add_5_13/CO1    SLICE_R8C5C        CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
n123                                                         NET DELAY               0.000                 13.198  2       
add_8_add_5_15/CI0->add_8_add_5_15/CO0    SLICE_R8C5D        CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
n392                                                         NET DELAY               0.000                 13.475  2       
add_8_add_5_15/CI1->add_8_add_5_15/CO1    SLICE_R8C5D        CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
n125                                                         NET DELAY               0.555                 14.307  2       
add_8_add_5_17/CI0->add_8_add_5_17/CO0    SLICE_R8C6A        CIN0_TO_COUT0_DELAY     0.277                 14.584  2       
n395                                                         NET DELAY               0.661                 15.245  2       
add_8_add_5_17/D1->add_8_add_5_17/S1      SLICE_R8C6A        D1_TO_F1_DELAY          0.476                 15.721  1       
counter_18__N_1[16]                                          NET DELAY               0.000                 15.721  1       
counter_i17/D                                                ENDPOINT                0.000                 15.721  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  11      
int_osc                                                      NET DELAY               5.499                 47.165  11      
{counter_i16/CK   counter_i17/CK}                            CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(15.720)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       31.246  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_i1/Q  (SLICE_R8C4A)
Path End         : counter_i16/D  (SLICE_R8C6A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 17
Delay Ratio      : 38.7% (route), 61.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 31.523 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  11      
int_osc                                                      NET DELAY               5.499                  5.499  11      
counter_i1/CK                                                CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_i1/CK->counter_i1/Q               SLICE_R8C4A        CLK_TO_Q1_DELAY         1.388                  6.887  1       
counter[1]                                                   NET DELAY               2.075                  8.962  1       
add_8_add_5_1/B1->add_8_add_5_1/CO1       SLICE_R8C4A        B1_TO_COUT1_DELAY       0.357                  9.319  2       
n111                                                         NET DELAY               0.000                  9.319  2       
add_8_add_5_3/CI0->add_8_add_5_3/CO0      SLICE_R8C4B        CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
n374                                                         NET DELAY               0.000                  9.596  2       
add_8_add_5_3/CI1->add_8_add_5_3/CO1      SLICE_R8C4B        CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
n113                                                         NET DELAY               0.000                  9.873  2       
add_8_add_5_5/CI0->add_8_add_5_5/CO0      SLICE_R8C4C        CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
n377                                                         NET DELAY               0.000                 10.150  2       
add_8_add_5_5/CI1->add_8_add_5_5/CO1      SLICE_R8C4C        CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
n115                                                         NET DELAY               0.000                 10.427  2       
add_8_add_5_7/CI0->add_8_add_5_7/CO0      SLICE_R8C4D        CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
n380                                                         NET DELAY               0.000                 10.704  2       
add_8_add_5_7/CI1->add_8_add_5_7/CO1      SLICE_R8C4D        CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
n117                                                         NET DELAY               0.555                 11.536  2       
add_8_add_5_9/CI0->add_8_add_5_9/CO0      SLICE_R8C5A        CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
n383                                                         NET DELAY               0.000                 11.813  2       
add_8_add_5_9/CI1->add_8_add_5_9/CO1      SLICE_R8C5A        CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
n119                                                         NET DELAY               0.000                 12.090  2       
add_8_add_5_11/CI0->add_8_add_5_11/CO0    SLICE_R8C5B        CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
n386                                                         NET DELAY               0.000                 12.367  2       
add_8_add_5_11/CI1->add_8_add_5_11/CO1    SLICE_R8C5B        CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
n121                                                         NET DELAY               0.000                 12.644  2       
add_8_add_5_13/CI0->add_8_add_5_13/CO0    SLICE_R8C5C        CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
n389                                                         NET DELAY               0.000                 12.921  2       
add_8_add_5_13/CI1->add_8_add_5_13/CO1    SLICE_R8C5C        CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
n123                                                         NET DELAY               0.000                 13.198  2       
add_8_add_5_15/CI0->add_8_add_5_15/CO0    SLICE_R8C5D        CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
n392                                                         NET DELAY               0.000                 13.475  2       
add_8_add_5_15/CI1->add_8_add_5_15/CO1    SLICE_R8C5D        CIN1_TO_COUT1_DELAY     0.277                 13.752  2       
n125                                                         NET DELAY               1.216                 14.968  2       
add_8_add_5_17/D0->add_8_add_5_17/S0      SLICE_R8C6A        D0_TO_F0_DELAY          0.476                 15.444  1       
counter_18__N_1[15]                                          NET DELAY               0.000                 15.444  1       
counter_i16/D                                                ENDPOINT                0.000                 15.444  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  11      
int_osc                                                      NET DELAY               5.499                 47.165  11      
{counter_i16/CK   counter_i17/CK}                            CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(15.443)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       31.523  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_i1/Q  (SLICE_R8C4A)
Path End         : counter_i15/D  (SLICE_R8C5D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 16
Delay Ratio      : 36.1% (route), 63.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 32.355 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  11      
int_osc                                                      NET DELAY               5.499                  5.499  11      
counter_i1/CK                                                CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_i1/CK->counter_i1/Q               SLICE_R8C4A        CLK_TO_Q1_DELAY         1.388                  6.887  1       
counter[1]                                                   NET DELAY               2.075                  8.962  1       
add_8_add_5_1/B1->add_8_add_5_1/CO1       SLICE_R8C4A        B1_TO_COUT1_DELAY       0.357                  9.319  2       
n111                                                         NET DELAY               0.000                  9.319  2       
add_8_add_5_3/CI0->add_8_add_5_3/CO0      SLICE_R8C4B        CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
n374                                                         NET DELAY               0.000                  9.596  2       
add_8_add_5_3/CI1->add_8_add_5_3/CO1      SLICE_R8C4B        CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
n113                                                         NET DELAY               0.000                  9.873  2       
add_8_add_5_5/CI0->add_8_add_5_5/CO0      SLICE_R8C4C        CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
n377                                                         NET DELAY               0.000                 10.150  2       
add_8_add_5_5/CI1->add_8_add_5_5/CO1      SLICE_R8C4C        CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
n115                                                         NET DELAY               0.000                 10.427  2       
add_8_add_5_7/CI0->add_8_add_5_7/CO0      SLICE_R8C4D        CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
n380                                                         NET DELAY               0.000                 10.704  2       
add_8_add_5_7/CI1->add_8_add_5_7/CO1      SLICE_R8C4D        CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
n117                                                         NET DELAY               0.555                 11.536  2       
add_8_add_5_9/CI0->add_8_add_5_9/CO0      SLICE_R8C5A        CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
n383                                                         NET DELAY               0.000                 11.813  2       
add_8_add_5_9/CI1->add_8_add_5_9/CO1      SLICE_R8C5A        CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
n119                                                         NET DELAY               0.000                 12.090  2       
add_8_add_5_11/CI0->add_8_add_5_11/CO0    SLICE_R8C5B        CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
n386                                                         NET DELAY               0.000                 12.367  2       
add_8_add_5_11/CI1->add_8_add_5_11/CO1    SLICE_R8C5B        CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
n121                                                         NET DELAY               0.000                 12.644  2       
add_8_add_5_13/CI0->add_8_add_5_13/CO0    SLICE_R8C5C        CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
n389                                                         NET DELAY               0.000                 12.921  2       
add_8_add_5_13/CI1->add_8_add_5_13/CO1    SLICE_R8C5C        CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
n123                                                         NET DELAY               0.000                 13.198  2       
add_8_add_5_15/CI0->add_8_add_5_15/CO0    SLICE_R8C5D        CIN0_TO_COUT0_DELAY     0.277                 13.475  2       
n392                                                         NET DELAY               0.661                 14.136  2       
add_8_add_5_15/D1->add_8_add_5_15/S1      SLICE_R8C5D        D1_TO_F1_DELAY          0.476                 14.612  1       
counter_18__N_1[14]                                          NET DELAY               0.000                 14.612  1       
counter_i15/D                                                ENDPOINT                0.000                 14.612  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  11      
int_osc                                                      NET DELAY               5.499                 47.165  11      
{counter_i14/CK   counter_i15/CK}                            CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(14.611)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       32.355  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_i1/Q  (SLICE_R8C4A)
Path End         : counter_i14/D  (SLICE_R8C5D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 15
Delay Ratio      : 37.2% (route), 62.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 32.632 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  11      
int_osc                                                      NET DELAY               5.499                  5.499  11      
counter_i1/CK                                                CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_i1/CK->counter_i1/Q               SLICE_R8C4A        CLK_TO_Q1_DELAY         1.388                  6.887  1       
counter[1]                                                   NET DELAY               2.075                  8.962  1       
add_8_add_5_1/B1->add_8_add_5_1/CO1       SLICE_R8C4A        B1_TO_COUT1_DELAY       0.357                  9.319  2       
n111                                                         NET DELAY               0.000                  9.319  2       
add_8_add_5_3/CI0->add_8_add_5_3/CO0      SLICE_R8C4B        CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
n374                                                         NET DELAY               0.000                  9.596  2       
add_8_add_5_3/CI1->add_8_add_5_3/CO1      SLICE_R8C4B        CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
n113                                                         NET DELAY               0.000                  9.873  2       
add_8_add_5_5/CI0->add_8_add_5_5/CO0      SLICE_R8C4C        CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
n377                                                         NET DELAY               0.000                 10.150  2       
add_8_add_5_5/CI1->add_8_add_5_5/CO1      SLICE_R8C4C        CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
n115                                                         NET DELAY               0.000                 10.427  2       
add_8_add_5_7/CI0->add_8_add_5_7/CO0      SLICE_R8C4D        CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
n380                                                         NET DELAY               0.000                 10.704  2       
add_8_add_5_7/CI1->add_8_add_5_7/CO1      SLICE_R8C4D        CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
n117                                                         NET DELAY               0.555                 11.536  2       
add_8_add_5_9/CI0->add_8_add_5_9/CO0      SLICE_R8C5A        CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
n383                                                         NET DELAY               0.000                 11.813  2       
add_8_add_5_9/CI1->add_8_add_5_9/CO1      SLICE_R8C5A        CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
n119                                                         NET DELAY               0.000                 12.090  2       
add_8_add_5_11/CI0->add_8_add_5_11/CO0    SLICE_R8C5B        CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
n386                                                         NET DELAY               0.000                 12.367  2       
add_8_add_5_11/CI1->add_8_add_5_11/CO1    SLICE_R8C5B        CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
n121                                                         NET DELAY               0.000                 12.644  2       
add_8_add_5_13/CI0->add_8_add_5_13/CO0    SLICE_R8C5C        CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
n389                                                         NET DELAY               0.000                 12.921  2       
add_8_add_5_13/CI1->add_8_add_5_13/CO1    SLICE_R8C5C        CIN1_TO_COUT1_DELAY     0.277                 13.198  2       
n123                                                         NET DELAY               0.661                 13.859  2       
add_8_add_5_15/D0->add_8_add_5_15/S0      SLICE_R8C5D        D0_TO_F0_DELAY          0.476                 14.335  1       
counter_18__N_1[13]                                          NET DELAY               0.000                 14.335  1       
counter_i14/D                                                ENDPOINT                0.000                 14.335  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  11      
int_osc                                                      NET DELAY               5.499                 47.165  11      
{counter_i14/CK   counter_i15/CK}                            CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(14.334)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       32.632  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_i1/Q  (SLICE_R8C4A)
Path End         : counter_i13/D  (SLICE_R8C5C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 14
Delay Ratio      : 38.5% (route), 61.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 32.909 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  11      
int_osc                                                      NET DELAY               5.499                  5.499  11      
counter_i1/CK                                                CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_i1/CK->counter_i1/Q               SLICE_R8C4A        CLK_TO_Q1_DELAY         1.388                  6.887  1       
counter[1]                                                   NET DELAY               2.075                  8.962  1       
add_8_add_5_1/B1->add_8_add_5_1/CO1       SLICE_R8C4A        B1_TO_COUT1_DELAY       0.357                  9.319  2       
n111                                                         NET DELAY               0.000                  9.319  2       
add_8_add_5_3/CI0->add_8_add_5_3/CO0      SLICE_R8C4B        CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
n374                                                         NET DELAY               0.000                  9.596  2       
add_8_add_5_3/CI1->add_8_add_5_3/CO1      SLICE_R8C4B        CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
n113                                                         NET DELAY               0.000                  9.873  2       
add_8_add_5_5/CI0->add_8_add_5_5/CO0      SLICE_R8C4C        CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
n377                                                         NET DELAY               0.000                 10.150  2       
add_8_add_5_5/CI1->add_8_add_5_5/CO1      SLICE_R8C4C        CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
n115                                                         NET DELAY               0.000                 10.427  2       
add_8_add_5_7/CI0->add_8_add_5_7/CO0      SLICE_R8C4D        CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
n380                                                         NET DELAY               0.000                 10.704  2       
add_8_add_5_7/CI1->add_8_add_5_7/CO1      SLICE_R8C4D        CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
n117                                                         NET DELAY               0.555                 11.536  2       
add_8_add_5_9/CI0->add_8_add_5_9/CO0      SLICE_R8C5A        CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
n383                                                         NET DELAY               0.000                 11.813  2       
add_8_add_5_9/CI1->add_8_add_5_9/CO1      SLICE_R8C5A        CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
n119                                                         NET DELAY               0.000                 12.090  2       
add_8_add_5_11/CI0->add_8_add_5_11/CO0    SLICE_R8C5B        CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
n386                                                         NET DELAY               0.000                 12.367  2       
add_8_add_5_11/CI1->add_8_add_5_11/CO1    SLICE_R8C5B        CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
n121                                                         NET DELAY               0.000                 12.644  2       
add_8_add_5_13/CI0->add_8_add_5_13/CO0    SLICE_R8C5C        CIN0_TO_COUT0_DELAY     0.277                 12.921  2       
n389                                                         NET DELAY               0.661                 13.582  2       
add_8_add_5_13/D1->add_8_add_5_13/S1      SLICE_R8C5C        D1_TO_F1_DELAY          0.476                 14.058  1       
counter_18__N_1[12]                                          NET DELAY               0.000                 14.058  1       
counter_i13/D                                                ENDPOINT                0.000                 14.058  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  11      
int_osc                                                      NET DELAY               5.499                 47.165  11      
{counter_i12/CK   counter_i13/CK}                            CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(14.057)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       32.909  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_i1/Q  (SLICE_R8C4A)
Path End         : counter_i12/D  (SLICE_R8C5C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 13
Delay Ratio      : 39.7% (route), 60.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 33.186 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  11      
int_osc                                                      NET DELAY               5.499                  5.499  11      
counter_i1/CK                                                CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_i1/CK->counter_i1/Q               SLICE_R8C4A        CLK_TO_Q1_DELAY         1.388                  6.887  1       
counter[1]                                                   NET DELAY               2.075                  8.962  1       
add_8_add_5_1/B1->add_8_add_5_1/CO1       SLICE_R8C4A        B1_TO_COUT1_DELAY       0.357                  9.319  2       
n111                                                         NET DELAY               0.000                  9.319  2       
add_8_add_5_3/CI0->add_8_add_5_3/CO0      SLICE_R8C4B        CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
n374                                                         NET DELAY               0.000                  9.596  2       
add_8_add_5_3/CI1->add_8_add_5_3/CO1      SLICE_R8C4B        CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
n113                                                         NET DELAY               0.000                  9.873  2       
add_8_add_5_5/CI0->add_8_add_5_5/CO0      SLICE_R8C4C        CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
n377                                                         NET DELAY               0.000                 10.150  2       
add_8_add_5_5/CI1->add_8_add_5_5/CO1      SLICE_R8C4C        CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
n115                                                         NET DELAY               0.000                 10.427  2       
add_8_add_5_7/CI0->add_8_add_5_7/CO0      SLICE_R8C4D        CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
n380                                                         NET DELAY               0.000                 10.704  2       
add_8_add_5_7/CI1->add_8_add_5_7/CO1      SLICE_R8C4D        CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
n117                                                         NET DELAY               0.555                 11.536  2       
add_8_add_5_9/CI0->add_8_add_5_9/CO0      SLICE_R8C5A        CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
n383                                                         NET DELAY               0.000                 11.813  2       
add_8_add_5_9/CI1->add_8_add_5_9/CO1      SLICE_R8C5A        CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
n119                                                         NET DELAY               0.000                 12.090  2       
add_8_add_5_11/CI0->add_8_add_5_11/CO0    SLICE_R8C5B        CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
n386                                                         NET DELAY               0.000                 12.367  2       
add_8_add_5_11/CI1->add_8_add_5_11/CO1    SLICE_R8C5B        CIN1_TO_COUT1_DELAY     0.277                 12.644  2       
n121                                                         NET DELAY               0.661                 13.305  2       
add_8_add_5_13/D0->add_8_add_5_13/S0      SLICE_R8C5C        D0_TO_F0_DELAY          0.476                 13.781  1       
counter_18__N_1[11]                                          NET DELAY               0.000                 13.781  1       
counter_i12/D                                                ENDPOINT                0.000                 13.781  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  11      
int_osc                                                      NET DELAY               5.499                 47.165  11      
{counter_i12/CK   counter_i13/CK}                            CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(13.780)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       33.186  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_i1/Q  (SLICE_R8C4A)
Path End         : counter_i11/D  (SLICE_R8C5B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 12
Delay Ratio      : 41.1% (route), 58.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 33.463 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  11      
int_osc                                                      NET DELAY               5.499                  5.499  11      
counter_i1/CK                                                CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_i1/CK->counter_i1/Q               SLICE_R8C4A        CLK_TO_Q1_DELAY         1.388                  6.887  1       
counter[1]                                                   NET DELAY               2.075                  8.962  1       
add_8_add_5_1/B1->add_8_add_5_1/CO1       SLICE_R8C4A        B1_TO_COUT1_DELAY       0.357                  9.319  2       
n111                                                         NET DELAY               0.000                  9.319  2       
add_8_add_5_3/CI0->add_8_add_5_3/CO0      SLICE_R8C4B        CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
n374                                                         NET DELAY               0.000                  9.596  2       
add_8_add_5_3/CI1->add_8_add_5_3/CO1      SLICE_R8C4B        CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
n113                                                         NET DELAY               0.000                  9.873  2       
add_8_add_5_5/CI0->add_8_add_5_5/CO0      SLICE_R8C4C        CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
n377                                                         NET DELAY               0.000                 10.150  2       
add_8_add_5_5/CI1->add_8_add_5_5/CO1      SLICE_R8C4C        CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
n115                                                         NET DELAY               0.000                 10.427  2       
add_8_add_5_7/CI0->add_8_add_5_7/CO0      SLICE_R8C4D        CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
n380                                                         NET DELAY               0.000                 10.704  2       
add_8_add_5_7/CI1->add_8_add_5_7/CO1      SLICE_R8C4D        CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
n117                                                         NET DELAY               0.555                 11.536  2       
add_8_add_5_9/CI0->add_8_add_5_9/CO0      SLICE_R8C5A        CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
n383                                                         NET DELAY               0.000                 11.813  2       
add_8_add_5_9/CI1->add_8_add_5_9/CO1      SLICE_R8C5A        CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
n119                                                         NET DELAY               0.000                 12.090  2       
add_8_add_5_11/CI0->add_8_add_5_11/CO0    SLICE_R8C5B        CIN0_TO_COUT0_DELAY     0.277                 12.367  2       
n386                                                         NET DELAY               0.661                 13.028  2       
add_8_add_5_11/D1->add_8_add_5_11/S1      SLICE_R8C5B        D1_TO_F1_DELAY          0.476                 13.504  1       
counter_18__N_1[10]                                          NET DELAY               0.000                 13.504  1       
counter_i11/D                                                ENDPOINT                0.000                 13.504  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  11      
int_osc                                                      NET DELAY               5.499                 47.165  11      
{counter_i10/CK   counter_i11/CK}                            CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(13.503)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       33.463  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_i1/Q  (SLICE_R8C4A)
Path End         : counter_i10/D  (SLICE_R8C5B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 11
Delay Ratio      : 42.6% (route), 57.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 33.740 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  11      
int_osc                                                      NET DELAY               5.499                  5.499  11      
counter_i1/CK                                                CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_i1/CK->counter_i1/Q               SLICE_R8C4A        CLK_TO_Q1_DELAY         1.388                  6.887  1       
counter[1]                                                   NET DELAY               2.075                  8.962  1       
add_8_add_5_1/B1->add_8_add_5_1/CO1       SLICE_R8C4A        B1_TO_COUT1_DELAY       0.357                  9.319  2       
n111                                                         NET DELAY               0.000                  9.319  2       
add_8_add_5_3/CI0->add_8_add_5_3/CO0      SLICE_R8C4B        CIN0_TO_COUT0_DELAY     0.277                  9.596  2       
n374                                                         NET DELAY               0.000                  9.596  2       
add_8_add_5_3/CI1->add_8_add_5_3/CO1      SLICE_R8C4B        CIN1_TO_COUT1_DELAY     0.277                  9.873  2       
n113                                                         NET DELAY               0.000                  9.873  2       
add_8_add_5_5/CI0->add_8_add_5_5/CO0      SLICE_R8C4C        CIN0_TO_COUT0_DELAY     0.277                 10.150  2       
n377                                                         NET DELAY               0.000                 10.150  2       
add_8_add_5_5/CI1->add_8_add_5_5/CO1      SLICE_R8C4C        CIN1_TO_COUT1_DELAY     0.277                 10.427  2       
n115                                                         NET DELAY               0.000                 10.427  2       
add_8_add_5_7/CI0->add_8_add_5_7/CO0      SLICE_R8C4D        CIN0_TO_COUT0_DELAY     0.277                 10.704  2       
n380                                                         NET DELAY               0.000                 10.704  2       
add_8_add_5_7/CI1->add_8_add_5_7/CO1      SLICE_R8C4D        CIN1_TO_COUT1_DELAY     0.277                 10.981  2       
n117                                                         NET DELAY               0.555                 11.536  2       
add_8_add_5_9/CI0->add_8_add_5_9/CO0      SLICE_R8C5A        CIN0_TO_COUT0_DELAY     0.277                 11.813  2       
n383                                                         NET DELAY               0.000                 11.813  2       
add_8_add_5_9/CI1->add_8_add_5_9/CO1      SLICE_R8C5A        CIN1_TO_COUT1_DELAY     0.277                 12.090  2       
n119                                                         NET DELAY               0.661                 12.751  2       
add_8_add_5_11/D0->add_8_add_5_11/S0      SLICE_R8C5B        D0_TO_F0_DELAY          0.476                 13.227  1       
counter_18__N_1[9]                                           NET DELAY               0.000                 13.227  1       
counter_i10/D                                                ENDPOINT                0.000                 13.227  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  11      
int_osc                                                      NET DELAY               5.499                 47.165  11      
{counter_i10/CK   counter_i11/CK}                            CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(13.226)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       33.740  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
counter_i11/D                            |    1.943 ns 
counter_i8/D                             |    1.943 ns 
counter_i9/D                             |    1.943 ns 
counter_i6/D                             |    1.943 ns 
counter_i7/D                             |    1.943 ns 
counter_i4/D                             |    1.943 ns 
counter_i5/D                             |    1.943 ns 
counter_i2/D                             |    1.943 ns 
counter_i3/D                             |    1.943 ns 
counter_i1/D                             |    1.943 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : counter_i11/Q  (SLICE_R8C5B)
Path End         : counter_i11/D  (SLICE_R8C5B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.943 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
int_osc                                                      NET DELAY        3.084                  3.084  12      
{counter_i10/CK   counter_i11/CK}                            CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_i11/CK->counter_i11/Q             SLICE_R8C5B        CLK_TO_Q1_DELAY  0.779                  3.863  1       
counter[11]                                                  NET DELAY        0.912                  4.775  1       
add_8_add_5_11/B1->add_8_add_5_11/S1      SLICE_R8C5B        B1_TO_F1_DELAY   0.252                  5.027  1       
counter_18__N_1[10]                                          NET DELAY        0.000                  5.027  1       
counter_i11/D                                                ENDPOINT         0.000                  5.027  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
int_osc                                                      NET DELAY        3.084                  3.084  12      
{counter_i10/CK   counter_i11/CK}                            CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         5.027  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.943  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_i8/Q  (SLICE_R8C5A)
Path End         : counter_i8/D  (SLICE_R8C5A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.943 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
int_osc                                                      NET DELAY        3.084                  3.084  12      
{counter_i8/CK   counter_i9/CK}                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_i8/CK->counter_i8/Q               SLICE_R8C5A        CLK_TO_Q0_DELAY  0.779                  3.863  1       
counter[8]                                                   NET DELAY        0.912                  4.775  1       
add_8_add_5_9/B0->add_8_add_5_9/S0        SLICE_R8C5A        B0_TO_F0_DELAY   0.252                  5.027  1       
counter_18__N_1[7]                                           NET DELAY        0.000                  5.027  1       
counter_i8/D                                                 ENDPOINT         0.000                  5.027  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
int_osc                                                      NET DELAY        3.084                  3.084  12      
{counter_i8/CK   counter_i9/CK}                              CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         5.027  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.943  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_i9/Q  (SLICE_R8C5A)
Path End         : counter_i9/D  (SLICE_R8C5A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.943 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
int_osc                                                      NET DELAY        3.084                  3.084  12      
{counter_i8/CK   counter_i9/CK}                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_i9/CK->counter_i9/Q               SLICE_R8C5A        CLK_TO_Q1_DELAY  0.779                  3.863  1       
counter[9]                                                   NET DELAY        0.912                  4.775  1       
add_8_add_5_9/B1->add_8_add_5_9/S1        SLICE_R8C5A        B1_TO_F1_DELAY   0.252                  5.027  1       
counter_18__N_1[8]                                           NET DELAY        0.000                  5.027  1       
counter_i9/D                                                 ENDPOINT         0.000                  5.027  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
int_osc                                                      NET DELAY        3.084                  3.084  12      
{counter_i8/CK   counter_i9/CK}                              CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         5.027  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.943  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_i6/Q  (SLICE_R8C4D)
Path End         : counter_i6/D  (SLICE_R8C4D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.943 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
int_osc                                                      NET DELAY        3.084                  3.084  12      
{counter_i6/CK   counter_i7/CK}                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_i6/CK->counter_i6/Q               SLICE_R8C4D        CLK_TO_Q0_DELAY  0.779                  3.863  1       
counter[6]                                                   NET DELAY        0.912                  4.775  1       
add_8_add_5_7/B0->add_8_add_5_7/S0        SLICE_R8C4D        B0_TO_F0_DELAY   0.252                  5.027  1       
counter_18__N_1[5]                                           NET DELAY        0.000                  5.027  1       
counter_i6/D                                                 ENDPOINT         0.000                  5.027  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
int_osc                                                      NET DELAY        3.084                  3.084  12      
{counter_i6/CK   counter_i7/CK}                              CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         5.027  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.943  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_i7/Q  (SLICE_R8C4D)
Path End         : counter_i7/D  (SLICE_R8C4D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.943 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
int_osc                                                      NET DELAY        3.084                  3.084  12      
{counter_i6/CK   counter_i7/CK}                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_i7/CK->counter_i7/Q               SLICE_R8C4D        CLK_TO_Q1_DELAY  0.779                  3.863  1       
counter[7]                                                   NET DELAY        0.912                  4.775  1       
add_8_add_5_7/B1->add_8_add_5_7/S1        SLICE_R8C4D        B1_TO_F1_DELAY   0.252                  5.027  1       
counter_18__N_1[6]                                           NET DELAY        0.000                  5.027  1       
counter_i7/D                                                 ENDPOINT         0.000                  5.027  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
int_osc                                                      NET DELAY        3.084                  3.084  12      
{counter_i6/CK   counter_i7/CK}                              CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         5.027  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.943  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_i4/Q  (SLICE_R8C4C)
Path End         : counter_i4/D  (SLICE_R8C4C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.943 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
int_osc                                                      NET DELAY        3.084                  3.084  12      
{counter_i4/CK   counter_i5/CK}                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_i4/CK->counter_i4/Q               SLICE_R8C4C        CLK_TO_Q0_DELAY  0.779                  3.863  1       
counter[4]                                                   NET DELAY        0.912                  4.775  1       
add_8_add_5_5/B0->add_8_add_5_5/S0        SLICE_R8C4C        B0_TO_F0_DELAY   0.252                  5.027  1       
counter_18__N_1[3]                                           NET DELAY        0.000                  5.027  1       
counter_i4/D                                                 ENDPOINT         0.000                  5.027  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
int_osc                                                      NET DELAY        3.084                  3.084  12      
{counter_i4/CK   counter_i5/CK}                              CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         5.027  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.943  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_i5/Q  (SLICE_R8C4C)
Path End         : counter_i5/D  (SLICE_R8C4C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.943 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
int_osc                                                      NET DELAY        3.084                  3.084  12      
{counter_i4/CK   counter_i5/CK}                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_i5/CK->counter_i5/Q               SLICE_R8C4C        CLK_TO_Q1_DELAY  0.779                  3.863  1       
counter[5]                                                   NET DELAY        0.912                  4.775  1       
add_8_add_5_5/B1->add_8_add_5_5/S1        SLICE_R8C4C        B1_TO_F1_DELAY   0.252                  5.027  1       
counter_18__N_1[4]                                           NET DELAY        0.000                  5.027  1       
counter_i5/D                                                 ENDPOINT         0.000                  5.027  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
int_osc                                                      NET DELAY        3.084                  3.084  12      
{counter_i4/CK   counter_i5/CK}                              CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         5.027  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.943  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_i2/Q  (SLICE_R8C4B)
Path End         : counter_i2/D  (SLICE_R8C4B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.943 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
int_osc                                                      NET DELAY        3.084                  3.084  12      
{counter_i2/CK   counter_i3/CK}                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_i2/CK->counter_i2/Q               SLICE_R8C4B        CLK_TO_Q0_DELAY  0.779                  3.863  1       
counter[2]                                                   NET DELAY        0.912                  4.775  1       
add_8_add_5_3/B0->add_8_add_5_3/S0        SLICE_R8C4B        B0_TO_F0_DELAY   0.252                  5.027  1       
counter_18__N_1[1]                                           NET DELAY        0.000                  5.027  1       
counter_i2/D                                                 ENDPOINT         0.000                  5.027  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
int_osc                                                      NET DELAY        3.084                  3.084  12      
{counter_i2/CK   counter_i3/CK}                              CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         5.027  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.943  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_i3/Q  (SLICE_R8C4B)
Path End         : counter_i3/D  (SLICE_R8C4B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.943 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
int_osc                                                      NET DELAY        3.084                  3.084  12      
{counter_i2/CK   counter_i3/CK}                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_i3/CK->counter_i3/Q               SLICE_R8C4B        CLK_TO_Q1_DELAY  0.779                  3.863  1       
counter[3]                                                   NET DELAY        0.912                  4.775  1       
add_8_add_5_3/B1->add_8_add_5_3/S1        SLICE_R8C4B        B1_TO_F1_DELAY   0.252                  5.027  1       
counter_18__N_1[2]                                           NET DELAY        0.000                  5.027  1       
counter_i3/D                                                 ENDPOINT         0.000                  5.027  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
int_osc                                                      NET DELAY        3.084                  3.084  12      
{counter_i2/CK   counter_i3/CK}                              CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         5.027  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.943  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_i1/Q  (SLICE_R8C4A)
Path End         : counter_i1/D  (SLICE_R8C4A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.943 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
int_osc                                                      NET DELAY        3.084                  3.084  12      
counter_i1/CK                                                CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_i1/CK->counter_i1/Q               SLICE_R8C4A        CLK_TO_Q1_DELAY  0.779                  3.863  1       
counter[1]                                                   NET DELAY        0.912                  4.775  1       
add_8_add_5_1/B1->add_8_add_5_1/S1        SLICE_R8C4A        B1_TO_F1_DELAY   0.252                  5.027  1       
counter_18__N_1[0]                                           NET DELAY        0.000                  5.027  1       
counter_i1/D                                                 ENDPOINT         0.000                  5.027  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
int_osc                                                      NET DELAY        3.084                  3.084  12      
counter_i1/CK                                                CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         5.027  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.943  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



