#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Jun 15 13:22:10 2024
# Process ID: 16072
# Current directory: C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6644 C:\Users\Public\Documents\JRPROJECT\FPGA_taylor_aproximation\src\project_1_axi_mb\ip_repo\edit_taylor_ip_v1_0.xpr
# Log file: C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/vivado.log
# Journal file: C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/edit_taylor_ip_v1_0.xpr
update_compile_order -fileset sources_1
launch_simulation
source taylor_ip_v1_0.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
source taylor_ip_v1_0.tcl
ipx::open_ipxact_file C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/taylor_ip_1.0/component.xml
add_files -norecurse {C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/project_1_axi_mb/project_1_axi_mb.srcs/sim_1/new/cordic_rtl.v C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/project_1_axi_mb/project_1_axi_mb.srcs/sim_1/new/cordic_beh2.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/project_1_axi_mb/project_1_axi_mb.srcs/sim_1/new/cordic_beh2.v] -no_script -reset -force -quiet
remove_files  C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/project_1_axi_mb/project_1_axi_mb.srcs/sim_1/new/cordic_beh2.v
export_ip_user_files -of_objects  [get_files C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/taylor_ip_1.0/hdl/taylor_rtl.v] -no_script -reset -force -quiet
remove_files  C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/taylor_ip_1.0/hdl/taylor_rtl.v
export_ip_user_files -of_objects  [get_files C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/project_1_axi_mb/project_1_axi_mb.srcs/sim_1/new/cordic_rtl.v] -no_script -reset -force -quiet
remove_files  C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/project_1_axi_mb/project_1_axi_mb.srcs/sim_1/new/cordic_rtl.v
add_files -norecurse C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/project_1_axi_mb/project_1_axi_mb.srcs/sim_1/new/cordic_rtl.v
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/project_1_axi_mb/project_1_axi_mb.srcs/sim_1/new/cordic_rtl.v
export_ip_user_files -of_objects  [get_files C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/project_1_axi_mb/project_1_axi_mb.srcs/sim_1/new/cordic_rtl.v] -no_script -reset -force -quiet
remove_files  C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/project_1_axi_mb/project_1_axi_mb.srcs/sim_1/new/cordic_rtl.v
add_files -norecurse C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/project_1_axi_mb/project_1_axi_mb.srcs/sim_1/new/cordic_rtl.v
update_compile_order -fileset sources_1
close_sim
