---
layout: page
---

# NAME

cxl-enable-region - enable specified region(s).

# SYNOPSIS

>     cxl enable-region <region> [<options>]

# DESCRIPTION

A CXL region is composed of one or more slices of CXL memdevs, with
configurable interleave settings - both the number of interleave ways,
and the interleave granularity.

# EXAMPLE

    # cxl enable-region all
    enabled 2 regions

Given any enable or disable command, if the operation is a no-op due to
the current state of a target (i.e. already enabled or disabled), it is
still considered successful when executed even if no actual operation is
performed. The target can be a bus, decoder, memdev, or region. The
operation will still succeed, and report the number of
bus/decoder/memdev/region operated on, even if the operation is a no-op.

# OPTIONS

`-b; --bus=`  
Restrict the operation to the specified bus.

<!-- -->

`-d; --decoder=`  
The root decoder to limit the operation to. Only regions that are
children of the specified decoder will be acted upon.

<!-- -->

`--debug`  
Turn on additional debug messages including library debug.

# COPYRIGHT

Copyright Â© 2016 - 2022, Intel Corporation. License GPLv2: GNU GPL
version 2 <http://gnu.org/licenses/gpl.html>. This is free software: you
are free to change and redistribute it. There is NO WARRANTY, to the
extent permitted by law.

# SEE ALSO

[cxl-list](cxl-list), [cxl-disable-region](cxl-disable-region)
