/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* OE */
.set OE_Sync_ctrl_reg__0__MASK, 0x01
.set OE_Sync_ctrl_reg__0__POS, 0
.set OE_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set OE_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set OE_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set OE_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set OE_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set OE_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set OE_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set OE_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set OE_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set OE_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set OE_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set OE_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set OE_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB05_CTL
.set OE_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set OE_Sync_ctrl_reg__MASK, 0x01
.set OE_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set OE_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set OE_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB05_MSK

/* SS */
.set SS__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set SS__0__MASK, 0x08
.set SS__0__PC, CYREG_PRT3_PC3
.set SS__0__PORT, 3
.set SS__0__SHIFT, 3
.set SS__AG, CYREG_PRT3_AG
.set SS__AMUX, CYREG_PRT3_AMUX
.set SS__BIE, CYREG_PRT3_BIE
.set SS__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SS__BYP, CYREG_PRT3_BYP
.set SS__CTL, CYREG_PRT3_CTL
.set SS__DM0, CYREG_PRT3_DM0
.set SS__DM1, CYREG_PRT3_DM1
.set SS__DM2, CYREG_PRT3_DM2
.set SS__DR, CYREG_PRT3_DR
.set SS__INP_DIS, CYREG_PRT3_INP_DIS
.set SS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SS__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SS__LCD_EN, CYREG_PRT3_LCD_EN
.set SS__MASK, 0x08
.set SS__PORT, 3
.set SS__PRT, CYREG_PRT3_PRT
.set SS__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SS__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SS__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SS__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SS__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SS__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SS__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SS__PS, CYREG_PRT3_PS
.set SS__SHIFT, 3
.set SS__SLW, CYREG_PRT3_SLW

/* ADC */
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set ADC_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set ADC_bSAR_SEQ_ChannelCounter__CONTROL_REG, CYREG_B0_UDB03_CTL
.set ADC_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set ADC_bSAR_SEQ_ChannelCounter__COUNT_REG, CYREG_B0_UDB03_CTL
.set ADC_bSAR_SEQ_ChannelCounter__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set ADC_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set ADC_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set ADC_bSAR_SEQ_ChannelCounter__PERIOD_REG, CYREG_B0_UDB03_MSK
.set ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set ADC_bSAR_SEQ_ChannelCounter_ST__MASK_REG, CYREG_B0_UDB03_MSK
.set ADC_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set ADC_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_REG, CYREG_B0_UDB03_ST
.set ADC_bSAR_SEQ_CtrlReg__0__MASK, 0x01
.set ADC_bSAR_SEQ_CtrlReg__0__POS, 0
.set ADC_bSAR_SEQ_CtrlReg__1__MASK, 0x02
.set ADC_bSAR_SEQ_CtrlReg__1__POS, 1
.set ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set ADC_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set ADC_bSAR_SEQ_CtrlReg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set ADC_bSAR_SEQ_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set ADC_bSAR_SEQ_CtrlReg__COUNT_REG, CYREG_B0_UDB02_CTL
.set ADC_bSAR_SEQ_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set ADC_bSAR_SEQ_CtrlReg__MASK, 0x03
.set ADC_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set ADC_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set ADC_bSAR_SEQ_CtrlReg__PERIOD_REG, CYREG_B0_UDB02_MSK
.set ADC_bSAR_SEQ_EOCSts__0__MASK, 0x01
.set ADC_bSAR_SEQ_EOCSts__0__POS, 0
.set ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set ADC_bSAR_SEQ_EOCSts__MASK, 0x01
.set ADC_bSAR_SEQ_EOCSts__MASK_REG, CYREG_B0_UDB05_MSK
.set ADC_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set ADC_bSAR_SEQ_EOCSts__STATUS_REG, CYREG_B0_UDB05_ST
.set ADC_FinalBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_FinalBuf__DRQ_NUMBER, 0
.set ADC_FinalBuf__NUMBEROF_TDS, 0
.set ADC_FinalBuf__PRIORITY, 2
.set ADC_FinalBuf__TERMIN_EN, 0
.set ADC_FinalBuf__TERMIN_SEL, 0
.set ADC_FinalBuf__TERMOUT0_EN, 1
.set ADC_FinalBuf__TERMOUT0_SEL, 0
.set ADC_FinalBuf__TERMOUT1_EN, 0
.set ADC_FinalBuf__TERMOUT1_SEL, 0
.set ADC_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set ADC_IntClock__INDEX, 0x00
.set ADC_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_IntClock__PM_ACT_MSK, 0x01
.set ADC_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_IntClock__PM_STBY_MSK, 0x01
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_IRQ__INTC_MASK, 0x01
.set ADC_IRQ__INTC_NUMBER, 0
.set ADC_IRQ__INTC_PRIOR_NUM, 7
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_SAR_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_SAR_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_SAR_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_SAR_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_SAR_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_SAR_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_SAR_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_SAR_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_SAR_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_SAR_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_SAR_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_SAR_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_SAR_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_SAR_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_SAR_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_SAR_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_SAR_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_SAR_ADC_SAR__WRK1, CYREG_SAR0_WRK1
.set ADC_TempBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_TempBuf__DRQ_NUMBER, 1
.set ADC_TempBuf__NUMBEROF_TDS, 0
.set ADC_TempBuf__PRIORITY, 2
.set ADC_TempBuf__TERMIN_EN, 0
.set ADC_TempBuf__TERMIN_SEL, 0
.set ADC_TempBuf__TERMOUT0_EN, 1
.set ADC_TempBuf__TERMOUT0_SEL, 1
.set ADC_TempBuf__TERMOUT1_EN, 0
.set ADC_TempBuf__TERMOUT1_SEL, 0

/* MISO */
.set MISO__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set MISO__0__MASK, 0x10
.set MISO__0__PC, CYREG_PRT3_PC4
.set MISO__0__PORT, 3
.set MISO__0__SHIFT, 4
.set MISO__AG, CYREG_PRT3_AG
.set MISO__AMUX, CYREG_PRT3_AMUX
.set MISO__BIE, CYREG_PRT3_BIE
.set MISO__BIT_MASK, CYREG_PRT3_BIT_MASK
.set MISO__BYP, CYREG_PRT3_BYP
.set MISO__CTL, CYREG_PRT3_CTL
.set MISO__DM0, CYREG_PRT3_DM0
.set MISO__DM1, CYREG_PRT3_DM1
.set MISO__DM2, CYREG_PRT3_DM2
.set MISO__DR, CYREG_PRT3_DR
.set MISO__INP_DIS, CYREG_PRT3_INP_DIS
.set MISO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set MISO__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set MISO__LCD_EN, CYREG_PRT3_LCD_EN
.set MISO__MASK, 0x10
.set MISO__PORT, 3
.set MISO__PRT, CYREG_PRT3_PRT
.set MISO__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set MISO__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set MISO__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set MISO__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set MISO__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set MISO__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set MISO__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set MISO__PS, CYREG_PRT3_PS
.set MISO__SHIFT, 4
.set MISO__SLW, CYREG_PRT3_SLW

/* MOSI */
.set MOSI__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set MOSI__0__MASK, 0x01
.set MOSI__0__PC, CYREG_PRT3_PC0
.set MOSI__0__PORT, 3
.set MOSI__0__SHIFT, 0
.set MOSI__AG, CYREG_PRT3_AG
.set MOSI__AMUX, CYREG_PRT3_AMUX
.set MOSI__BIE, CYREG_PRT3_BIE
.set MOSI__BIT_MASK, CYREG_PRT3_BIT_MASK
.set MOSI__BYP, CYREG_PRT3_BYP
.set MOSI__CTL, CYREG_PRT3_CTL
.set MOSI__DM0, CYREG_PRT3_DM0
.set MOSI__DM1, CYREG_PRT3_DM1
.set MOSI__DM2, CYREG_PRT3_DM2
.set MOSI__DR, CYREG_PRT3_DR
.set MOSI__INP_DIS, CYREG_PRT3_INP_DIS
.set MOSI__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set MOSI__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set MOSI__LCD_EN, CYREG_PRT3_LCD_EN
.set MOSI__MASK, 0x01
.set MOSI__PORT, 3
.set MOSI__PRT, CYREG_PRT3_PRT
.set MOSI__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set MOSI__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set MOSI__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set MOSI__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set MOSI__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set MOSI__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set MOSI__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set MOSI__PS, CYREG_PRT3_PS
.set MOSI__SHIFT, 0
.set MOSI__SLW, CYREG_PRT3_SLW

/* SCLK */
.set SCLK__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set SCLK__0__MASK, 0x02
.set SCLK__0__PC, CYREG_PRT3_PC1
.set SCLK__0__PORT, 3
.set SCLK__0__SHIFT, 1
.set SCLK__AG, CYREG_PRT3_AG
.set SCLK__AMUX, CYREG_PRT3_AMUX
.set SCLK__BIE, CYREG_PRT3_BIE
.set SCLK__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SCLK__BYP, CYREG_PRT3_BYP
.set SCLK__CTL, CYREG_PRT3_CTL
.set SCLK__DM0, CYREG_PRT3_DM0
.set SCLK__DM1, CYREG_PRT3_DM1
.set SCLK__DM2, CYREG_PRT3_DM2
.set SCLK__DR, CYREG_PRT3_DR
.set SCLK__INP_DIS, CYREG_PRT3_INP_DIS
.set SCLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SCLK__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SCLK__LCD_EN, CYREG_PRT3_LCD_EN
.set SCLK__MASK, 0x02
.set SCLK__PORT, 3
.set SCLK__PRT, CYREG_PRT3_PRT
.set SCLK__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SCLK__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SCLK__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SCLK__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SCLK__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SCLK__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SCLK__PS, CYREG_PRT3_PS
.set SCLK__SHIFT, 1
.set SCLK__SLW, CYREG_PRT3_SLW

/* SPIS */
.set SPIS_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set SPIS_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set SPIS_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set SPIS_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set SPIS_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set SPIS_BSPIS_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set SPIS_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set SPIS_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set SPIS_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set SPIS_BSPIS_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set SPIS_BSPIS_BitCounter__CONTROL_REG, CYREG_B0_UDB07_CTL
.set SPIS_BSPIS_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set SPIS_BSPIS_BitCounter__COUNT_REG, CYREG_B0_UDB07_CTL
.set SPIS_BSPIS_BitCounter__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set SPIS_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SPIS_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SPIS_BSPIS_BitCounter__PERIOD_REG, CYREG_B0_UDB07_MSK
.set SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set SPIS_BSPIS_BitCounter_ST__MASK_REG, CYREG_B0_UDB07_MSK
.set SPIS_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SPIS_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SPIS_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set SPIS_BSPIS_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB07_ST_CTL
.set SPIS_BSPIS_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB07_ST_CTL
.set SPIS_BSPIS_BitCounter_ST__STATUS_REG, CYREG_B0_UDB07_ST
.set SPIS_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set SPIS_BSPIS_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set SPIS_BSPIS_RxStsReg__3__MASK, 0x08
.set SPIS_BSPIS_RxStsReg__3__POS, 3
.set SPIS_BSPIS_RxStsReg__4__MASK, 0x10
.set SPIS_BSPIS_RxStsReg__4__POS, 4
.set SPIS_BSPIS_RxStsReg__5__MASK, 0x20
.set SPIS_BSPIS_RxStsReg__5__POS, 5
.set SPIS_BSPIS_RxStsReg__6__MASK, 0x40
.set SPIS_BSPIS_RxStsReg__6__POS, 6
.set SPIS_BSPIS_RxStsReg__MASK, 0x78
.set SPIS_BSPIS_RxStsReg__MASK_REG, CYREG_B1_UDB04_MSK
.set SPIS_BSPIS_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set SPIS_BSPIS_RxStsReg__STATUS_REG, CYREG_B1_UDB04_ST
.set SPIS_BSPIS_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set SPIS_BSPIS_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set SPIS_BSPIS_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set SPIS_BSPIS_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set SPIS_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set SPIS_BSPIS_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set SPIS_BSPIS_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set SPIS_BSPIS_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set SPIS_BSPIS_sR8_Dp_u0__A0_REG, CYREG_B0_UDB04_A0
.set SPIS_BSPIS_sR8_Dp_u0__A1_REG, CYREG_B0_UDB04_A1
.set SPIS_BSPIS_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set SPIS_BSPIS_sR8_Dp_u0__D0_REG, CYREG_B0_UDB04_D0
.set SPIS_BSPIS_sR8_Dp_u0__D1_REG, CYREG_B0_UDB04_D1
.set SPIS_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set SPIS_BSPIS_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set SPIS_BSPIS_sR8_Dp_u0__F0_REG, CYREG_B0_UDB04_F0
.set SPIS_BSPIS_sR8_Dp_u0__F1_REG, CYREG_B0_UDB04_F1
.set SPIS_BSPIS_TxStsReg__0__MASK, 0x01
.set SPIS_BSPIS_TxStsReg__0__POS, 0
.set SPIS_BSPIS_TxStsReg__1__MASK, 0x02
.set SPIS_BSPIS_TxStsReg__1__POS, 1
.set SPIS_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set SPIS_BSPIS_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set SPIS_BSPIS_TxStsReg__2__MASK, 0x04
.set SPIS_BSPIS_TxStsReg__2__POS, 2
.set SPIS_BSPIS_TxStsReg__6__MASK, 0x40
.set SPIS_BSPIS_TxStsReg__6__POS, 6
.set SPIS_BSPIS_TxStsReg__MASK, 0x47
.set SPIS_BSPIS_TxStsReg__MASK_REG, CYREG_B0_UDB11_MSK
.set SPIS_BSPIS_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set SPIS_BSPIS_TxStsReg__STATUS_REG, CYREG_B0_UDB11_ST
.set SPIS_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set SPIS_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set SPIS_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set SPIS_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIS_IntClock__INDEX, 0x01
.set SPIS_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIS_IntClock__PM_ACT_MSK, 0x02
.set SPIS_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIS_IntClock__PM_STBY_MSK, 0x02
.set SPIS_RxInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SPIS_RxInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SPIS_RxInternalInterrupt__INTC_MASK, 0x02
.set SPIS_RxInternalInterrupt__INTC_NUMBER, 1
.set SPIS_RxInternalInterrupt__INTC_PRIOR_NUM, 7
.set SPIS_RxInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set SPIS_RxInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SPIS_RxInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set SPIS_TxInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SPIS_TxInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SPIS_TxInternalInterrupt__INTC_MASK, 0x04
.set SPIS_TxInternalInterrupt__INTC_NUMBER, 2
.set SPIS_TxInternalInterrupt__INTC_PRIOR_NUM, 7
.set SPIS_TxInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set SPIS_TxInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SPIS_TxInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Therm1 */
.set Therm1__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set Therm1__0__MASK, 0x01
.set Therm1__0__PC, CYREG_PRT4_PC0
.set Therm1__0__PORT, 4
.set Therm1__0__SHIFT, 0
.set Therm1__AG, CYREG_PRT4_AG
.set Therm1__AMUX, CYREG_PRT4_AMUX
.set Therm1__BIE, CYREG_PRT4_BIE
.set Therm1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Therm1__BYP, CYREG_PRT4_BYP
.set Therm1__CTL, CYREG_PRT4_CTL
.set Therm1__DM0, CYREG_PRT4_DM0
.set Therm1__DM1, CYREG_PRT4_DM1
.set Therm1__DM2, CYREG_PRT4_DM2
.set Therm1__DR, CYREG_PRT4_DR
.set Therm1__INP_DIS, CYREG_PRT4_INP_DIS
.set Therm1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Therm1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Therm1__LCD_EN, CYREG_PRT4_LCD_EN
.set Therm1__MASK, 0x01
.set Therm1__PORT, 4
.set Therm1__PRT, CYREG_PRT4_PRT
.set Therm1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Therm1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Therm1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Therm1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Therm1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Therm1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Therm1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Therm1__PS, CYREG_PRT4_PS
.set Therm1__SHIFT, 0
.set Therm1__SLW, CYREG_PRT4_SLW

/* Therm2 */
.set Therm2__0__INTTYPE, CYREG_PICU4_INTTYPE1
.set Therm2__0__MASK, 0x02
.set Therm2__0__PC, CYREG_PRT4_PC1
.set Therm2__0__PORT, 4
.set Therm2__0__SHIFT, 1
.set Therm2__AG, CYREG_PRT4_AG
.set Therm2__AMUX, CYREG_PRT4_AMUX
.set Therm2__BIE, CYREG_PRT4_BIE
.set Therm2__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Therm2__BYP, CYREG_PRT4_BYP
.set Therm2__CTL, CYREG_PRT4_CTL
.set Therm2__DM0, CYREG_PRT4_DM0
.set Therm2__DM1, CYREG_PRT4_DM1
.set Therm2__DM2, CYREG_PRT4_DM2
.set Therm2__DR, CYREG_PRT4_DR
.set Therm2__INP_DIS, CYREG_PRT4_INP_DIS
.set Therm2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Therm2__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Therm2__LCD_EN, CYREG_PRT4_LCD_EN
.set Therm2__MASK, 0x02
.set Therm2__PORT, 4
.set Therm2__PRT, CYREG_PRT4_PRT
.set Therm2__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Therm2__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Therm2__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Therm2__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Therm2__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Therm2__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Therm2__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Therm2__PS, CYREG_PRT4_PS
.set Therm2__SHIFT, 1
.set Therm2__SLW, CYREG_PRT4_SLW

/* Therm3 */
.set Therm3__0__INTTYPE, CYREG_PICU4_INTTYPE2
.set Therm3__0__MASK, 0x04
.set Therm3__0__PC, CYREG_PRT4_PC2
.set Therm3__0__PORT, 4
.set Therm3__0__SHIFT, 2
.set Therm3__AG, CYREG_PRT4_AG
.set Therm3__AMUX, CYREG_PRT4_AMUX
.set Therm3__BIE, CYREG_PRT4_BIE
.set Therm3__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Therm3__BYP, CYREG_PRT4_BYP
.set Therm3__CTL, CYREG_PRT4_CTL
.set Therm3__DM0, CYREG_PRT4_DM0
.set Therm3__DM1, CYREG_PRT4_DM1
.set Therm3__DM2, CYREG_PRT4_DM2
.set Therm3__DR, CYREG_PRT4_DR
.set Therm3__INP_DIS, CYREG_PRT4_INP_DIS
.set Therm3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Therm3__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Therm3__LCD_EN, CYREG_PRT4_LCD_EN
.set Therm3__MASK, 0x04
.set Therm3__PORT, 4
.set Therm3__PRT, CYREG_PRT4_PRT
.set Therm3__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Therm3__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Therm3__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Therm3__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Therm3__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Therm3__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Therm3__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Therm3__PS, CYREG_PRT4_PS
.set Therm3__SHIFT, 2
.set Therm3__SLW, CYREG_PRT4_SLW

/* Therm4 */
.set Therm4__0__INTTYPE, CYREG_PICU4_INTTYPE3
.set Therm4__0__MASK, 0x08
.set Therm4__0__PC, CYREG_PRT4_PC3
.set Therm4__0__PORT, 4
.set Therm4__0__SHIFT, 3
.set Therm4__AG, CYREG_PRT4_AG
.set Therm4__AMUX, CYREG_PRT4_AMUX
.set Therm4__BIE, CYREG_PRT4_BIE
.set Therm4__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Therm4__BYP, CYREG_PRT4_BYP
.set Therm4__CTL, CYREG_PRT4_CTL
.set Therm4__DM0, CYREG_PRT4_DM0
.set Therm4__DM1, CYREG_PRT4_DM1
.set Therm4__DM2, CYREG_PRT4_DM2
.set Therm4__DR, CYREG_PRT4_DR
.set Therm4__INP_DIS, CYREG_PRT4_INP_DIS
.set Therm4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Therm4__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Therm4__LCD_EN, CYREG_PRT4_LCD_EN
.set Therm4__MASK, 0x08
.set Therm4__PORT, 4
.set Therm4__PRT, CYREG_PRT4_PRT
.set Therm4__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Therm4__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Therm4__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Therm4__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Therm4__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Therm4__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Therm4__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Therm4__PS, CYREG_PRT4_PS
.set Therm4__SHIFT, 3
.set Therm4__SLW, CYREG_PRT4_SLW

/* Therm5 */
.set Therm5__0__INTTYPE, CYREG_PICU4_INTTYPE4
.set Therm5__0__MASK, 0x10
.set Therm5__0__PC, CYREG_PRT4_PC4
.set Therm5__0__PORT, 4
.set Therm5__0__SHIFT, 4
.set Therm5__AG, CYREG_PRT4_AG
.set Therm5__AMUX, CYREG_PRT4_AMUX
.set Therm5__BIE, CYREG_PRT4_BIE
.set Therm5__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Therm5__BYP, CYREG_PRT4_BYP
.set Therm5__CTL, CYREG_PRT4_CTL
.set Therm5__DM0, CYREG_PRT4_DM0
.set Therm5__DM1, CYREG_PRT4_DM1
.set Therm5__DM2, CYREG_PRT4_DM2
.set Therm5__DR, CYREG_PRT4_DR
.set Therm5__INP_DIS, CYREG_PRT4_INP_DIS
.set Therm5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Therm5__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Therm5__LCD_EN, CYREG_PRT4_LCD_EN
.set Therm5__MASK, 0x10
.set Therm5__PORT, 4
.set Therm5__PRT, CYREG_PRT4_PRT
.set Therm5__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Therm5__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Therm5__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Therm5__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Therm5__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Therm5__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Therm5__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Therm5__PS, CYREG_PRT4_PS
.set Therm5__SHIFT, 4
.set Therm5__SLW, CYREG_PRT4_SLW

/* Therm6 */
.set Therm6__0__INTTYPE, CYREG_PICU4_INTTYPE5
.set Therm6__0__MASK, 0x20
.set Therm6__0__PC, CYREG_PRT4_PC5
.set Therm6__0__PORT, 4
.set Therm6__0__SHIFT, 5
.set Therm6__AG, CYREG_PRT4_AG
.set Therm6__AMUX, CYREG_PRT4_AMUX
.set Therm6__BIE, CYREG_PRT4_BIE
.set Therm6__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Therm6__BYP, CYREG_PRT4_BYP
.set Therm6__CTL, CYREG_PRT4_CTL
.set Therm6__DM0, CYREG_PRT4_DM0
.set Therm6__DM1, CYREG_PRT4_DM1
.set Therm6__DM2, CYREG_PRT4_DM2
.set Therm6__DR, CYREG_PRT4_DR
.set Therm6__INP_DIS, CYREG_PRT4_INP_DIS
.set Therm6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Therm6__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Therm6__LCD_EN, CYREG_PRT4_LCD_EN
.set Therm6__MASK, 0x20
.set Therm6__PORT, 4
.set Therm6__PRT, CYREG_PRT4_PRT
.set Therm6__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Therm6__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Therm6__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Therm6__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Therm6__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Therm6__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Therm6__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Therm6__PS, CYREG_PRT4_PS
.set Therm6__SHIFT, 5
.set Therm6__SLW, CYREG_PRT4_SLW

/* Therm7 */
.set Therm7__0__INTTYPE, CYREG_PICU4_INTTYPE6
.set Therm7__0__MASK, 0x40
.set Therm7__0__PC, CYREG_PRT4_PC6
.set Therm7__0__PORT, 4
.set Therm7__0__SHIFT, 6
.set Therm7__AG, CYREG_PRT4_AG
.set Therm7__AMUX, CYREG_PRT4_AMUX
.set Therm7__BIE, CYREG_PRT4_BIE
.set Therm7__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Therm7__BYP, CYREG_PRT4_BYP
.set Therm7__CTL, CYREG_PRT4_CTL
.set Therm7__DM0, CYREG_PRT4_DM0
.set Therm7__DM1, CYREG_PRT4_DM1
.set Therm7__DM2, CYREG_PRT4_DM2
.set Therm7__DR, CYREG_PRT4_DR
.set Therm7__INP_DIS, CYREG_PRT4_INP_DIS
.set Therm7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Therm7__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Therm7__LCD_EN, CYREG_PRT4_LCD_EN
.set Therm7__MASK, 0x40
.set Therm7__PORT, 4
.set Therm7__PRT, CYREG_PRT4_PRT
.set Therm7__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Therm7__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Therm7__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Therm7__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Therm7__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Therm7__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Therm7__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Therm7__PS, CYREG_PRT4_PS
.set Therm7__SHIFT, 6
.set Therm7__SLW, CYREG_PRT4_SLW

/* Therm8 */
.set Therm8__0__INTTYPE, CYREG_PICU4_INTTYPE7
.set Therm8__0__MASK, 0x80
.set Therm8__0__PC, CYREG_PRT4_PC7
.set Therm8__0__PORT, 4
.set Therm8__0__SHIFT, 7
.set Therm8__AG, CYREG_PRT4_AG
.set Therm8__AMUX, CYREG_PRT4_AMUX
.set Therm8__BIE, CYREG_PRT4_BIE
.set Therm8__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Therm8__BYP, CYREG_PRT4_BYP
.set Therm8__CTL, CYREG_PRT4_CTL
.set Therm8__DM0, CYREG_PRT4_DM0
.set Therm8__DM1, CYREG_PRT4_DM1
.set Therm8__DM2, CYREG_PRT4_DM2
.set Therm8__DR, CYREG_PRT4_DR
.set Therm8__INP_DIS, CYREG_PRT4_INP_DIS
.set Therm8__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Therm8__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Therm8__LCD_EN, CYREG_PRT4_LCD_EN
.set Therm8__MASK, 0x80
.set Therm8__PORT, 4
.set Therm8__PRT, CYREG_PRT4_PRT
.set Therm8__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Therm8__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Therm8__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Therm8__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Therm8__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Therm8__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Therm8__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Therm8__PS, CYREG_PRT4_PS
.set Therm8__SHIFT, 7
.set Therm8__SLW, CYREG_PRT4_SLW

/* Therm9 */
.set Therm9__0__INTTYPE, CYREG_PICU6_INTTYPE0
.set Therm9__0__MASK, 0x01
.set Therm9__0__PC, CYREG_PRT6_PC0
.set Therm9__0__PORT, 6
.set Therm9__0__SHIFT, 0
.set Therm9__AG, CYREG_PRT6_AG
.set Therm9__AMUX, CYREG_PRT6_AMUX
.set Therm9__BIE, CYREG_PRT6_BIE
.set Therm9__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Therm9__BYP, CYREG_PRT6_BYP
.set Therm9__CTL, CYREG_PRT6_CTL
.set Therm9__DM0, CYREG_PRT6_DM0
.set Therm9__DM1, CYREG_PRT6_DM1
.set Therm9__DM2, CYREG_PRT6_DM2
.set Therm9__DR, CYREG_PRT6_DR
.set Therm9__INP_DIS, CYREG_PRT6_INP_DIS
.set Therm9__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Therm9__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Therm9__LCD_EN, CYREG_PRT6_LCD_EN
.set Therm9__MASK, 0x01
.set Therm9__PORT, 6
.set Therm9__PRT, CYREG_PRT6_PRT
.set Therm9__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Therm9__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Therm9__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Therm9__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Therm9__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Therm9__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Therm9__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Therm9__PS, CYREG_PRT6_PS
.set Therm9__SHIFT, 0
.set Therm9__SLW, CYREG_PRT6_SLW

/* Therm10 */
.set Therm10__0__INTTYPE, CYREG_PICU6_INTTYPE1
.set Therm10__0__MASK, 0x02
.set Therm10__0__PC, CYREG_PRT6_PC1
.set Therm10__0__PORT, 6
.set Therm10__0__SHIFT, 1
.set Therm10__AG, CYREG_PRT6_AG
.set Therm10__AMUX, CYREG_PRT6_AMUX
.set Therm10__BIE, CYREG_PRT6_BIE
.set Therm10__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Therm10__BYP, CYREG_PRT6_BYP
.set Therm10__CTL, CYREG_PRT6_CTL
.set Therm10__DM0, CYREG_PRT6_DM0
.set Therm10__DM1, CYREG_PRT6_DM1
.set Therm10__DM2, CYREG_PRT6_DM2
.set Therm10__DR, CYREG_PRT6_DR
.set Therm10__INP_DIS, CYREG_PRT6_INP_DIS
.set Therm10__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Therm10__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Therm10__LCD_EN, CYREG_PRT6_LCD_EN
.set Therm10__MASK, 0x02
.set Therm10__PORT, 6
.set Therm10__PRT, CYREG_PRT6_PRT
.set Therm10__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Therm10__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Therm10__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Therm10__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Therm10__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Therm10__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Therm10__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Therm10__PS, CYREG_PRT6_PS
.set Therm10__SHIFT, 1
.set Therm10__SLW, CYREG_PRT6_SLW

/* Therm11 */
.set Therm11__0__INTTYPE, CYREG_PICU6_INTTYPE2
.set Therm11__0__MASK, 0x04
.set Therm11__0__PC, CYREG_PRT6_PC2
.set Therm11__0__PORT, 6
.set Therm11__0__SHIFT, 2
.set Therm11__AG, CYREG_PRT6_AG
.set Therm11__AMUX, CYREG_PRT6_AMUX
.set Therm11__BIE, CYREG_PRT6_BIE
.set Therm11__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Therm11__BYP, CYREG_PRT6_BYP
.set Therm11__CTL, CYREG_PRT6_CTL
.set Therm11__DM0, CYREG_PRT6_DM0
.set Therm11__DM1, CYREG_PRT6_DM1
.set Therm11__DM2, CYREG_PRT6_DM2
.set Therm11__DR, CYREG_PRT6_DR
.set Therm11__INP_DIS, CYREG_PRT6_INP_DIS
.set Therm11__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Therm11__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Therm11__LCD_EN, CYREG_PRT6_LCD_EN
.set Therm11__MASK, 0x04
.set Therm11__PORT, 6
.set Therm11__PRT, CYREG_PRT6_PRT
.set Therm11__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Therm11__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Therm11__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Therm11__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Therm11__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Therm11__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Therm11__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Therm11__PS, CYREG_PRT6_PS
.set Therm11__SHIFT, 2
.set Therm11__SLW, CYREG_PRT6_SLW

/* Therm12 */
.set Therm12__0__INTTYPE, CYREG_PICU6_INTTYPE3
.set Therm12__0__MASK, 0x08
.set Therm12__0__PC, CYREG_PRT6_PC3
.set Therm12__0__PORT, 6
.set Therm12__0__SHIFT, 3
.set Therm12__AG, CYREG_PRT6_AG
.set Therm12__AMUX, CYREG_PRT6_AMUX
.set Therm12__BIE, CYREG_PRT6_BIE
.set Therm12__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Therm12__BYP, CYREG_PRT6_BYP
.set Therm12__CTL, CYREG_PRT6_CTL
.set Therm12__DM0, CYREG_PRT6_DM0
.set Therm12__DM1, CYREG_PRT6_DM1
.set Therm12__DM2, CYREG_PRT6_DM2
.set Therm12__DR, CYREG_PRT6_DR
.set Therm12__INP_DIS, CYREG_PRT6_INP_DIS
.set Therm12__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Therm12__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Therm12__LCD_EN, CYREG_PRT6_LCD_EN
.set Therm12__MASK, 0x08
.set Therm12__PORT, 6
.set Therm12__PRT, CYREG_PRT6_PRT
.set Therm12__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Therm12__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Therm12__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Therm12__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Therm12__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Therm12__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Therm12__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Therm12__PS, CYREG_PRT6_PS
.set Therm12__SHIFT, 3
.set Therm12__SLW, CYREG_PRT6_SLW

/* Therm13 */
.set Therm13__0__INTTYPE, CYREG_PICU6_INTTYPE4
.set Therm13__0__MASK, 0x10
.set Therm13__0__PC, CYREG_PRT6_PC4
.set Therm13__0__PORT, 6
.set Therm13__0__SHIFT, 4
.set Therm13__AG, CYREG_PRT6_AG
.set Therm13__AMUX, CYREG_PRT6_AMUX
.set Therm13__BIE, CYREG_PRT6_BIE
.set Therm13__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Therm13__BYP, CYREG_PRT6_BYP
.set Therm13__CTL, CYREG_PRT6_CTL
.set Therm13__DM0, CYREG_PRT6_DM0
.set Therm13__DM1, CYREG_PRT6_DM1
.set Therm13__DM2, CYREG_PRT6_DM2
.set Therm13__DR, CYREG_PRT6_DR
.set Therm13__INP_DIS, CYREG_PRT6_INP_DIS
.set Therm13__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Therm13__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Therm13__LCD_EN, CYREG_PRT6_LCD_EN
.set Therm13__MASK, 0x10
.set Therm13__PORT, 6
.set Therm13__PRT, CYREG_PRT6_PRT
.set Therm13__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Therm13__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Therm13__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Therm13__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Therm13__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Therm13__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Therm13__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Therm13__PS, CYREG_PRT6_PS
.set Therm13__SHIFT, 4
.set Therm13__SLW, CYREG_PRT6_SLW

/* Therm14 */
.set Therm14__0__INTTYPE, CYREG_PICU6_INTTYPE5
.set Therm14__0__MASK, 0x20
.set Therm14__0__PC, CYREG_PRT6_PC5
.set Therm14__0__PORT, 6
.set Therm14__0__SHIFT, 5
.set Therm14__AG, CYREG_PRT6_AG
.set Therm14__AMUX, CYREG_PRT6_AMUX
.set Therm14__BIE, CYREG_PRT6_BIE
.set Therm14__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Therm14__BYP, CYREG_PRT6_BYP
.set Therm14__CTL, CYREG_PRT6_CTL
.set Therm14__DM0, CYREG_PRT6_DM0
.set Therm14__DM1, CYREG_PRT6_DM1
.set Therm14__DM2, CYREG_PRT6_DM2
.set Therm14__DR, CYREG_PRT6_DR
.set Therm14__INP_DIS, CYREG_PRT6_INP_DIS
.set Therm14__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Therm14__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Therm14__LCD_EN, CYREG_PRT6_LCD_EN
.set Therm14__MASK, 0x20
.set Therm14__PORT, 6
.set Therm14__PRT, CYREG_PRT6_PRT
.set Therm14__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Therm14__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Therm14__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Therm14__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Therm14__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Therm14__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Therm14__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Therm14__PS, CYREG_PRT6_PS
.set Therm14__SHIFT, 5
.set Therm14__SLW, CYREG_PRT6_SLW

/* Address1 */
.set Address1__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set Address1__0__MASK, 0x01
.set Address1__0__PC, CYREG_PRT2_PC0
.set Address1__0__PORT, 2
.set Address1__0__SHIFT, 0
.set Address1__AG, CYREG_PRT2_AG
.set Address1__AMUX, CYREG_PRT2_AMUX
.set Address1__BIE, CYREG_PRT2_BIE
.set Address1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Address1__BYP, CYREG_PRT2_BYP
.set Address1__CTL, CYREG_PRT2_CTL
.set Address1__DM0, CYREG_PRT2_DM0
.set Address1__DM1, CYREG_PRT2_DM1
.set Address1__DM2, CYREG_PRT2_DM2
.set Address1__DR, CYREG_PRT2_DR
.set Address1__INP_DIS, CYREG_PRT2_INP_DIS
.set Address1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Address1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Address1__LCD_EN, CYREG_PRT2_LCD_EN
.set Address1__MASK, 0x01
.set Address1__PORT, 2
.set Address1__PRT, CYREG_PRT2_PRT
.set Address1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Address1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Address1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Address1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Address1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Address1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Address1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Address1__PS, CYREG_PRT2_PS
.set Address1__SHIFT, 0
.set Address1__SLW, CYREG_PRT2_SLW

/* Address2 */
.set Address2__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set Address2__0__MASK, 0x02
.set Address2__0__PC, CYREG_PRT2_PC1
.set Address2__0__PORT, 2
.set Address2__0__SHIFT, 1
.set Address2__AG, CYREG_PRT2_AG
.set Address2__AMUX, CYREG_PRT2_AMUX
.set Address2__BIE, CYREG_PRT2_BIE
.set Address2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Address2__BYP, CYREG_PRT2_BYP
.set Address2__CTL, CYREG_PRT2_CTL
.set Address2__DM0, CYREG_PRT2_DM0
.set Address2__DM1, CYREG_PRT2_DM1
.set Address2__DM2, CYREG_PRT2_DM2
.set Address2__DR, CYREG_PRT2_DR
.set Address2__INP_DIS, CYREG_PRT2_INP_DIS
.set Address2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Address2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Address2__LCD_EN, CYREG_PRT2_LCD_EN
.set Address2__MASK, 0x02
.set Address2__PORT, 2
.set Address2__PRT, CYREG_PRT2_PRT
.set Address2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Address2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Address2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Address2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Address2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Address2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Address2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Address2__PS, CYREG_PRT2_PS
.set Address2__SHIFT, 1
.set Address2__SLW, CYREG_PRT2_SLW

/* Address3 */
.set Address3__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set Address3__0__MASK, 0x04
.set Address3__0__PC, CYREG_PRT2_PC2
.set Address3__0__PORT, 2
.set Address3__0__SHIFT, 2
.set Address3__AG, CYREG_PRT2_AG
.set Address3__AMUX, CYREG_PRT2_AMUX
.set Address3__BIE, CYREG_PRT2_BIE
.set Address3__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Address3__BYP, CYREG_PRT2_BYP
.set Address3__CTL, CYREG_PRT2_CTL
.set Address3__DM0, CYREG_PRT2_DM0
.set Address3__DM1, CYREG_PRT2_DM1
.set Address3__DM2, CYREG_PRT2_DM2
.set Address3__DR, CYREG_PRT2_DR
.set Address3__INP_DIS, CYREG_PRT2_INP_DIS
.set Address3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Address3__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Address3__LCD_EN, CYREG_PRT2_LCD_EN
.set Address3__MASK, 0x04
.set Address3__PORT, 2
.set Address3__PRT, CYREG_PRT2_PRT
.set Address3__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Address3__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Address3__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Address3__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Address3__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Address3__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Address3__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Address3__PS, CYREG_PRT2_PS
.set Address3__SHIFT, 2
.set Address3__SLW, CYREG_PRT2_SLW

/* Address4 */
.set Address4__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set Address4__0__MASK, 0x08
.set Address4__0__PC, CYREG_PRT2_PC3
.set Address4__0__PORT, 2
.set Address4__0__SHIFT, 3
.set Address4__AG, CYREG_PRT2_AG
.set Address4__AMUX, CYREG_PRT2_AMUX
.set Address4__BIE, CYREG_PRT2_BIE
.set Address4__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Address4__BYP, CYREG_PRT2_BYP
.set Address4__CTL, CYREG_PRT2_CTL
.set Address4__DM0, CYREG_PRT2_DM0
.set Address4__DM1, CYREG_PRT2_DM1
.set Address4__DM2, CYREG_PRT2_DM2
.set Address4__DR, CYREG_PRT2_DR
.set Address4__INP_DIS, CYREG_PRT2_INP_DIS
.set Address4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Address4__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Address4__LCD_EN, CYREG_PRT2_LCD_EN
.set Address4__MASK, 0x08
.set Address4__PORT, 2
.set Address4__PRT, CYREG_PRT2_PRT
.set Address4__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Address4__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Address4__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Address4__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Address4__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Address4__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Address4__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Address4__PS, CYREG_PRT2_PS
.set Address4__SHIFT, 3
.set Address4__SLW, CYREG_PRT2_SLW

/* BoardTherm1 */
.set BoardTherm1__0__INTTYPE, CYREG_PICU6_INTTYPE6
.set BoardTherm1__0__MASK, 0x40
.set BoardTherm1__0__PC, CYREG_PRT6_PC6
.set BoardTherm1__0__PORT, 6
.set BoardTherm1__0__SHIFT, 6
.set BoardTherm1__AG, CYREG_PRT6_AG
.set BoardTherm1__AMUX, CYREG_PRT6_AMUX
.set BoardTherm1__BIE, CYREG_PRT6_BIE
.set BoardTherm1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set BoardTherm1__BYP, CYREG_PRT6_BYP
.set BoardTherm1__CTL, CYREG_PRT6_CTL
.set BoardTherm1__DM0, CYREG_PRT6_DM0
.set BoardTherm1__DM1, CYREG_PRT6_DM1
.set BoardTherm1__DM2, CYREG_PRT6_DM2
.set BoardTherm1__DR, CYREG_PRT6_DR
.set BoardTherm1__INP_DIS, CYREG_PRT6_INP_DIS
.set BoardTherm1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set BoardTherm1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set BoardTherm1__LCD_EN, CYREG_PRT6_LCD_EN
.set BoardTherm1__MASK, 0x40
.set BoardTherm1__PORT, 6
.set BoardTherm1__PRT, CYREG_PRT6_PRT
.set BoardTherm1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set BoardTherm1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set BoardTherm1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set BoardTherm1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set BoardTherm1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set BoardTherm1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set BoardTherm1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set BoardTherm1__PS, CYREG_PRT6_PS
.set BoardTherm1__SHIFT, 6
.set BoardTherm1__SLW, CYREG_PRT6_SLW

/* BoardTherm2 */
.set BoardTherm2__0__INTTYPE, CYREG_PICU6_INTTYPE7
.set BoardTherm2__0__MASK, 0x80
.set BoardTherm2__0__PC, CYREG_PRT6_PC7
.set BoardTherm2__0__PORT, 6
.set BoardTherm2__0__SHIFT, 7
.set BoardTherm2__AG, CYREG_PRT6_AG
.set BoardTherm2__AMUX, CYREG_PRT6_AMUX
.set BoardTherm2__BIE, CYREG_PRT6_BIE
.set BoardTherm2__BIT_MASK, CYREG_PRT6_BIT_MASK
.set BoardTherm2__BYP, CYREG_PRT6_BYP
.set BoardTherm2__CTL, CYREG_PRT6_CTL
.set BoardTherm2__DM0, CYREG_PRT6_DM0
.set BoardTherm2__DM1, CYREG_PRT6_DM1
.set BoardTherm2__DM2, CYREG_PRT6_DM2
.set BoardTherm2__DR, CYREG_PRT6_DR
.set BoardTherm2__INP_DIS, CYREG_PRT6_INP_DIS
.set BoardTherm2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set BoardTherm2__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set BoardTherm2__LCD_EN, CYREG_PRT6_LCD_EN
.set BoardTherm2__MASK, 0x80
.set BoardTherm2__PORT, 6
.set BoardTherm2__PRT, CYREG_PRT6_PRT
.set BoardTherm2__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set BoardTherm2__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set BoardTherm2__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set BoardTherm2__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set BoardTherm2__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set BoardTherm2__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set BoardTherm2__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set BoardTherm2__PS, CYREG_PRT6_PS
.set BoardTherm2__SHIFT, 7
.set BoardTherm2__SLW, CYREG_PRT6_SLW

/* BoardTherm3 */
.set BoardTherm3__0__INTTYPE, CYREG_PICU5_INTTYPE0
.set BoardTherm3__0__MASK, 0x01
.set BoardTherm3__0__PC, CYREG_PRT5_PC0
.set BoardTherm3__0__PORT, 5
.set BoardTherm3__0__SHIFT, 0
.set BoardTherm3__AG, CYREG_PRT5_AG
.set BoardTherm3__AMUX, CYREG_PRT5_AMUX
.set BoardTherm3__BIE, CYREG_PRT5_BIE
.set BoardTherm3__BIT_MASK, CYREG_PRT5_BIT_MASK
.set BoardTherm3__BYP, CYREG_PRT5_BYP
.set BoardTherm3__CTL, CYREG_PRT5_CTL
.set BoardTherm3__DM0, CYREG_PRT5_DM0
.set BoardTherm3__DM1, CYREG_PRT5_DM1
.set BoardTherm3__DM2, CYREG_PRT5_DM2
.set BoardTherm3__DR, CYREG_PRT5_DR
.set BoardTherm3__INP_DIS, CYREG_PRT5_INP_DIS
.set BoardTherm3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set BoardTherm3__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set BoardTherm3__LCD_EN, CYREG_PRT5_LCD_EN
.set BoardTherm3__MASK, 0x01
.set BoardTherm3__PORT, 5
.set BoardTherm3__PRT, CYREG_PRT5_PRT
.set BoardTherm3__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set BoardTherm3__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set BoardTherm3__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set BoardTherm3__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set BoardTherm3__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set BoardTherm3__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set BoardTherm3__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set BoardTherm3__PS, CYREG_PRT5_PS
.set BoardTherm3__SHIFT, 0
.set BoardTherm3__SLW, CYREG_PRT5_SLW

/* BoardTherm4 */
.set BoardTherm4__0__INTTYPE, CYREG_PICU5_INTTYPE1
.set BoardTherm4__0__MASK, 0x02
.set BoardTherm4__0__PC, CYREG_PRT5_PC1
.set BoardTherm4__0__PORT, 5
.set BoardTherm4__0__SHIFT, 1
.set BoardTherm4__AG, CYREG_PRT5_AG
.set BoardTherm4__AMUX, CYREG_PRT5_AMUX
.set BoardTherm4__BIE, CYREG_PRT5_BIE
.set BoardTherm4__BIT_MASK, CYREG_PRT5_BIT_MASK
.set BoardTherm4__BYP, CYREG_PRT5_BYP
.set BoardTherm4__CTL, CYREG_PRT5_CTL
.set BoardTherm4__DM0, CYREG_PRT5_DM0
.set BoardTherm4__DM1, CYREG_PRT5_DM1
.set BoardTherm4__DM2, CYREG_PRT5_DM2
.set BoardTherm4__DR, CYREG_PRT5_DR
.set BoardTherm4__INP_DIS, CYREG_PRT5_INP_DIS
.set BoardTherm4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set BoardTherm4__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set BoardTherm4__LCD_EN, CYREG_PRT5_LCD_EN
.set BoardTherm4__MASK, 0x02
.set BoardTherm4__PORT, 5
.set BoardTherm4__PRT, CYREG_PRT5_PRT
.set BoardTherm4__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set BoardTherm4__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set BoardTherm4__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set BoardTherm4__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set BoardTherm4__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set BoardTherm4__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set BoardTherm4__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set BoardTherm4__PS, CYREG_PRT5_PS
.set BoardTherm4__SHIFT, 1
.set BoardTherm4__SLW, CYREG_PRT5_SLW

/* BoardTherm5 */
.set BoardTherm5__0__INTTYPE, CYREG_PICU5_INTTYPE2
.set BoardTherm5__0__MASK, 0x04
.set BoardTherm5__0__PC, CYREG_PRT5_PC2
.set BoardTherm5__0__PORT, 5
.set BoardTherm5__0__SHIFT, 2
.set BoardTherm5__AG, CYREG_PRT5_AG
.set BoardTherm5__AMUX, CYREG_PRT5_AMUX
.set BoardTherm5__BIE, CYREG_PRT5_BIE
.set BoardTherm5__BIT_MASK, CYREG_PRT5_BIT_MASK
.set BoardTherm5__BYP, CYREG_PRT5_BYP
.set BoardTherm5__CTL, CYREG_PRT5_CTL
.set BoardTherm5__DM0, CYREG_PRT5_DM0
.set BoardTherm5__DM1, CYREG_PRT5_DM1
.set BoardTherm5__DM2, CYREG_PRT5_DM2
.set BoardTherm5__DR, CYREG_PRT5_DR
.set BoardTherm5__INP_DIS, CYREG_PRT5_INP_DIS
.set BoardTherm5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set BoardTherm5__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set BoardTherm5__LCD_EN, CYREG_PRT5_LCD_EN
.set BoardTherm5__MASK, 0x04
.set BoardTherm5__PORT, 5
.set BoardTherm5__PRT, CYREG_PRT5_PRT
.set BoardTherm5__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set BoardTherm5__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set BoardTherm5__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set BoardTherm5__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set BoardTherm5__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set BoardTherm5__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set BoardTherm5__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set BoardTherm5__PS, CYREG_PRT5_PS
.set BoardTherm5__SHIFT, 2
.set BoardTherm5__SLW, CYREG_PRT5_SLW

/* BoardTherm6 */
.set BoardTherm6__0__INTTYPE, CYREG_PICU5_INTTYPE3
.set BoardTherm6__0__MASK, 0x08
.set BoardTherm6__0__PC, CYREG_PRT5_PC3
.set BoardTherm6__0__PORT, 5
.set BoardTherm6__0__SHIFT, 3
.set BoardTherm6__AG, CYREG_PRT5_AG
.set BoardTherm6__AMUX, CYREG_PRT5_AMUX
.set BoardTherm6__BIE, CYREG_PRT5_BIE
.set BoardTherm6__BIT_MASK, CYREG_PRT5_BIT_MASK
.set BoardTherm6__BYP, CYREG_PRT5_BYP
.set BoardTherm6__CTL, CYREG_PRT5_CTL
.set BoardTherm6__DM0, CYREG_PRT5_DM0
.set BoardTherm6__DM1, CYREG_PRT5_DM1
.set BoardTherm6__DM2, CYREG_PRT5_DM2
.set BoardTherm6__DR, CYREG_PRT5_DR
.set BoardTherm6__INP_DIS, CYREG_PRT5_INP_DIS
.set BoardTherm6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set BoardTherm6__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set BoardTherm6__LCD_EN, CYREG_PRT5_LCD_EN
.set BoardTherm6__MASK, 0x08
.set BoardTherm6__PORT, 5
.set BoardTherm6__PRT, CYREG_PRT5_PRT
.set BoardTherm6__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set BoardTherm6__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set BoardTherm6__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set BoardTherm6__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set BoardTherm6__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set BoardTherm6__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set BoardTherm6__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set BoardTherm6__PS, CYREG_PRT5_PS
.set BoardTherm6__SHIFT, 3
.set BoardTherm6__SLW, CYREG_PRT5_SLW

/* BoardTherm7 */
.set BoardTherm7__0__INTTYPE, CYREG_PICU5_INTTYPE4
.set BoardTherm7__0__MASK, 0x10
.set BoardTherm7__0__PC, CYREG_PRT5_PC4
.set BoardTherm7__0__PORT, 5
.set BoardTherm7__0__SHIFT, 4
.set BoardTherm7__AG, CYREG_PRT5_AG
.set BoardTherm7__AMUX, CYREG_PRT5_AMUX
.set BoardTherm7__BIE, CYREG_PRT5_BIE
.set BoardTherm7__BIT_MASK, CYREG_PRT5_BIT_MASK
.set BoardTherm7__BYP, CYREG_PRT5_BYP
.set BoardTherm7__CTL, CYREG_PRT5_CTL
.set BoardTherm7__DM0, CYREG_PRT5_DM0
.set BoardTherm7__DM1, CYREG_PRT5_DM1
.set BoardTherm7__DM2, CYREG_PRT5_DM2
.set BoardTherm7__DR, CYREG_PRT5_DR
.set BoardTherm7__INP_DIS, CYREG_PRT5_INP_DIS
.set BoardTherm7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set BoardTherm7__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set BoardTherm7__LCD_EN, CYREG_PRT5_LCD_EN
.set BoardTherm7__MASK, 0x10
.set BoardTherm7__PORT, 5
.set BoardTherm7__PRT, CYREG_PRT5_PRT
.set BoardTherm7__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set BoardTherm7__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set BoardTherm7__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set BoardTherm7__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set BoardTherm7__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set BoardTherm7__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set BoardTherm7__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set BoardTherm7__PS, CYREG_PRT5_PS
.set BoardTherm7__SHIFT, 4
.set BoardTherm7__SLW, CYREG_PRT5_SLW

/* BoardTherm8 */
.set BoardTherm8__0__INTTYPE, CYREG_PICU5_INTTYPE5
.set BoardTherm8__0__MASK, 0x20
.set BoardTherm8__0__PC, CYREG_PRT5_PC5
.set BoardTherm8__0__PORT, 5
.set BoardTherm8__0__SHIFT, 5
.set BoardTherm8__AG, CYREG_PRT5_AG
.set BoardTherm8__AMUX, CYREG_PRT5_AMUX
.set BoardTherm8__BIE, CYREG_PRT5_BIE
.set BoardTherm8__BIT_MASK, CYREG_PRT5_BIT_MASK
.set BoardTherm8__BYP, CYREG_PRT5_BYP
.set BoardTherm8__CTL, CYREG_PRT5_CTL
.set BoardTherm8__DM0, CYREG_PRT5_DM0
.set BoardTherm8__DM1, CYREG_PRT5_DM1
.set BoardTherm8__DM2, CYREG_PRT5_DM2
.set BoardTherm8__DR, CYREG_PRT5_DR
.set BoardTherm8__INP_DIS, CYREG_PRT5_INP_DIS
.set BoardTherm8__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set BoardTherm8__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set BoardTherm8__LCD_EN, CYREG_PRT5_LCD_EN
.set BoardTherm8__MASK, 0x20
.set BoardTherm8__PORT, 5
.set BoardTherm8__PRT, CYREG_PRT5_PRT
.set BoardTherm8__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set BoardTherm8__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set BoardTherm8__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set BoardTherm8__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set BoardTherm8__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set BoardTherm8__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set BoardTherm8__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set BoardTherm8__PS, CYREG_PRT5_PS
.set BoardTherm8__SHIFT, 5
.set BoardTherm8__SLW, CYREG_PRT5_SLW

/* BoardTherm9 */
.set BoardTherm9__0__INTTYPE, CYREG_PICU5_INTTYPE6
.set BoardTherm9__0__MASK, 0x40
.set BoardTherm9__0__PC, CYREG_PRT5_PC6
.set BoardTherm9__0__PORT, 5
.set BoardTherm9__0__SHIFT, 6
.set BoardTherm9__AG, CYREG_PRT5_AG
.set BoardTherm9__AMUX, CYREG_PRT5_AMUX
.set BoardTherm9__BIE, CYREG_PRT5_BIE
.set BoardTherm9__BIT_MASK, CYREG_PRT5_BIT_MASK
.set BoardTherm9__BYP, CYREG_PRT5_BYP
.set BoardTherm9__CTL, CYREG_PRT5_CTL
.set BoardTherm9__DM0, CYREG_PRT5_DM0
.set BoardTherm9__DM1, CYREG_PRT5_DM1
.set BoardTherm9__DM2, CYREG_PRT5_DM2
.set BoardTherm9__DR, CYREG_PRT5_DR
.set BoardTherm9__INP_DIS, CYREG_PRT5_INP_DIS
.set BoardTherm9__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set BoardTherm9__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set BoardTherm9__LCD_EN, CYREG_PRT5_LCD_EN
.set BoardTherm9__MASK, 0x40
.set BoardTherm9__PORT, 5
.set BoardTherm9__PRT, CYREG_PRT5_PRT
.set BoardTherm9__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set BoardTherm9__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set BoardTherm9__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set BoardTherm9__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set BoardTherm9__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set BoardTherm9__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set BoardTherm9__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set BoardTherm9__PS, CYREG_PRT5_PS
.set BoardTherm9__SHIFT, 6
.set BoardTherm9__SLW, CYREG_PRT5_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E178069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000007
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000003
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
