<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-dpi-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-dpi-defs.h</h1><a href="cvmx-dpi-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2017  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-dpi-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon dpi.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_DPI_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_DPI_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_BIST_STATUS CVMX_DPI_BIST_STATUS_FUNC()</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DPI_BIST_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l00058"></a>00058 {
<a name="l00059"></a>00059     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DPI_BIST_STATUS not supported on this chip\n&quot;</span>);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000000ull);
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-dpi-defs_8h.html#ac37c5da524e835d772eae7638f6e2d2f">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_BIST_STATUS (CVMX_ADD_IO_SEG(0x0001DF0000000000ull))</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_CTL CVMX_DPI_CTL_FUNC()</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DPI_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00069"></a>00069 {
<a name="l00070"></a>00070     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00071"></a>00071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DPI_CTL not supported on this chip\n&quot;</span>);
<a name="l00072"></a>00072     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000040ull);
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a><a class="code" href="cvmx-dpi-defs_8h.html#a98a3693f759324af4dafd7672248b863">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_CTL (CVMX_ADD_IO_SEG(0x0001DF0000000040ull))</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dpi-defs_8h.html#a72f2ad4d7f788a3b56967dde2e341a79">CVMX_DPI_DMAX_COUNTS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00079"></a>00079 {
<a name="l00080"></a>00080     <span class="keywordflow">if</span> (!(
<a name="l00081"></a>00081           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00082"></a>00082           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00083"></a>00083           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00084"></a>00084           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00085"></a>00085           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00086"></a>00086           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00087"></a>00087           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00088"></a>00088           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00089"></a>00089           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00090"></a>00090           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00091"></a>00091         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DPI_DMAX_COUNTS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00092"></a>00092     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000300ull) + ((offset) &amp; 7) * 8;
<a name="l00093"></a>00093 }
<a name="l00094"></a>00094 <span class="preprocessor">#else</span>
<a name="l00095"></a><a class="code" href="cvmx-dpi-defs_8h.html#a72f2ad4d7f788a3b56967dde2e341a79">00095</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_DMAX_COUNTS(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000300ull) + ((offset) &amp; 7) * 8)</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dpi-defs_8h.html#aca5f342533dab3a8fb9307220abc2a8c">CVMX_DPI_DMAX_DBELL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00099"></a>00099 {
<a name="l00100"></a>00100     <span class="keywordflow">if</span> (!(
<a name="l00101"></a>00101           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00102"></a>00102           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00103"></a>00103           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00104"></a>00104           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00105"></a>00105           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00106"></a>00106           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00107"></a>00107           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00108"></a>00108           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00109"></a>00109           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00110"></a>00110           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00111"></a>00111         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DPI_DMAX_DBELL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00112"></a>00112     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000200ull) + ((offset) &amp; 7) * 8;
<a name="l00113"></a>00113 }
<a name="l00114"></a>00114 <span class="preprocessor">#else</span>
<a name="l00115"></a><a class="code" href="cvmx-dpi-defs_8h.html#aca5f342533dab3a8fb9307220abc2a8c">00115</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_DMAX_DBELL(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000200ull) + ((offset) &amp; 7) * 8)</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dpi-defs_8h.html#aa29b1db7e62d694e39a413a7f556c593">CVMX_DPI_DMAX_ERR_RSP_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00119"></a>00119 {
<a name="l00120"></a>00120     <span class="keywordflow">if</span> (!(
<a name="l00121"></a>00121           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00122"></a>00122           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00123"></a>00123           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00124"></a>00124           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00125"></a>00125           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00126"></a>00126           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00127"></a>00127           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00128"></a>00128           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00129"></a>00129           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00130"></a>00130         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DPI_DMAX_ERR_RSP_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00131"></a>00131     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000A80ull) + ((offset) &amp; 7) * 8;
<a name="l00132"></a>00132 }
<a name="l00133"></a>00133 <span class="preprocessor">#else</span>
<a name="l00134"></a><a class="code" href="cvmx-dpi-defs_8h.html#aa29b1db7e62d694e39a413a7f556c593">00134</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_DMAX_ERR_RSP_STATUS(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000A80ull) + ((offset) &amp; 7) * 8)</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dpi-defs_8h.html#abc1ecfeafabdd8e042d46510589a44c0">CVMX_DPI_DMAX_IBUFF_SADDR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00138"></a>00138 {
<a name="l00139"></a>00139     <span class="keywordflow">if</span> (!(
<a name="l00140"></a>00140           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00141"></a>00141           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00142"></a>00142           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00143"></a>00143           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00144"></a>00144           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00145"></a>00145           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00146"></a>00146           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00147"></a>00147           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00148"></a>00148           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00149"></a>00149           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00150"></a>00150         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DPI_DMAX_IBUFF_SADDR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00151"></a>00151     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000280ull) + ((offset) &amp; 7) * 8;
<a name="l00152"></a>00152 }
<a name="l00153"></a>00153 <span class="preprocessor">#else</span>
<a name="l00154"></a><a class="code" href="cvmx-dpi-defs_8h.html#abc1ecfeafabdd8e042d46510589a44c0">00154</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_DMAX_IBUFF_SADDR(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000280ull) + ((offset) &amp; 7) * 8)</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dpi-defs_8h.html#a8d0a12c367989c24d794780a14b126a9">CVMX_DPI_DMAX_IFLIGHT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00158"></a>00158 {
<a name="l00159"></a>00159     <span class="keywordflow">if</span> (!(
<a name="l00160"></a>00160           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00161"></a>00161           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00162"></a>00162           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00163"></a>00163           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00164"></a>00164           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00165"></a>00165           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00166"></a>00166           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00167"></a>00167           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00168"></a>00168           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00169"></a>00169         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DPI_DMAX_IFLIGHT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00170"></a>00170     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000A00ull) + ((offset) &amp; 7) * 8;
<a name="l00171"></a>00171 }
<a name="l00172"></a>00172 <span class="preprocessor">#else</span>
<a name="l00173"></a><a class="code" href="cvmx-dpi-defs_8h.html#a8d0a12c367989c24d794780a14b126a9">00173</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_DMAX_IFLIGHT(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000A00ull) + ((offset) &amp; 7) * 8)</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dpi-defs_8h.html#a017f9f9929e746f10db1dab59edbec83">CVMX_DPI_DMAX_NADDR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00177"></a>00177 {
<a name="l00178"></a>00178     <span class="keywordflow">if</span> (!(
<a name="l00179"></a>00179           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00180"></a>00180           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00181"></a>00181           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00182"></a>00182           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00183"></a>00183           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00184"></a>00184           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00185"></a>00185           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00186"></a>00186           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00187"></a>00187           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00188"></a>00188           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00189"></a>00189         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DPI_DMAX_NADDR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00190"></a>00190     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000380ull) + ((offset) &amp; 7) * 8;
<a name="l00191"></a>00191 }
<a name="l00192"></a>00192 <span class="preprocessor">#else</span>
<a name="l00193"></a><a class="code" href="cvmx-dpi-defs_8h.html#a017f9f9929e746f10db1dab59edbec83">00193</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_DMAX_NADDR(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000380ull) + ((offset) &amp; 7) * 8)</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dpi-defs_8h.html#a04a62fc73cd5bd245c924b86b39ae941">CVMX_DPI_DMAX_REQBNK0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00197"></a>00197 {
<a name="l00198"></a>00198     <span class="keywordflow">if</span> (!(
<a name="l00199"></a>00199           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00200"></a>00200           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00201"></a>00201           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00202"></a>00202           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00203"></a>00203           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00204"></a>00204           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00205"></a>00205           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00206"></a>00206           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00207"></a>00207           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00208"></a>00208           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00209"></a>00209         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DPI_DMAX_REQBNK0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00210"></a>00210     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000400ull) + ((offset) &amp; 7) * 8;
<a name="l00211"></a>00211 }
<a name="l00212"></a>00212 <span class="preprocessor">#else</span>
<a name="l00213"></a><a class="code" href="cvmx-dpi-defs_8h.html#a04a62fc73cd5bd245c924b86b39ae941">00213</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_DMAX_REQBNK0(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000400ull) + ((offset) &amp; 7) * 8)</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00215"></a>00215 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00216"></a>00216 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dpi-defs_8h.html#af00dd5ac581705e5642f4888bd8df9fc">CVMX_DPI_DMAX_REQBNK1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00217"></a>00217 {
<a name="l00218"></a>00218     <span class="keywordflow">if</span> (!(
<a name="l00219"></a>00219           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00220"></a>00220           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00221"></a>00221           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00222"></a>00222           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00223"></a>00223           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00224"></a>00224           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00225"></a>00225           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00226"></a>00226           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00227"></a>00227           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00228"></a>00228           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00229"></a>00229         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DPI_DMAX_REQBNK1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00230"></a>00230     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000480ull) + ((offset) &amp; 7) * 8;
<a name="l00231"></a>00231 }
<a name="l00232"></a>00232 <span class="preprocessor">#else</span>
<a name="l00233"></a><a class="code" href="cvmx-dpi-defs_8h.html#af00dd5ac581705e5642f4888bd8df9fc">00233</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_DMAX_REQBNK1(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000480ull) + ((offset) &amp; 7) * 8)</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00235"></a>00235 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dpi-defs_8h.html#a8a266311eb195e3f9b8b5a45e0564030">CVMX_DPI_DMAX_REQQ_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00237"></a>00237 {
<a name="l00238"></a>00238     <span class="keywordflow">if</span> (!(
<a name="l00239"></a>00239           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00240"></a>00240           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00241"></a>00241           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00242"></a>00242           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00243"></a>00243         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DPI_DMAX_REQQ_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00244"></a>00244     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000180ull) + ((offset) &amp; 7) * 8;
<a name="l00245"></a>00245 }
<a name="l00246"></a>00246 <span class="preprocessor">#else</span>
<a name="l00247"></a><a class="code" href="cvmx-dpi-defs_8h.html#a8a266311eb195e3f9b8b5a45e0564030">00247</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_DMAX_REQQ_CTL(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000180ull) + ((offset) &amp; 7) * 8)</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00249"></a>00249 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00250"></a>00250 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_DMA_CONTROL CVMX_DPI_DMA_CONTROL_FUNC()</span>
<a name="l00251"></a>00251 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DPI_DMA_CONTROL_FUNC(<span class="keywordtype">void</span>)
<a name="l00252"></a>00252 {
<a name="l00253"></a>00253     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00254"></a>00254         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DPI_DMA_CONTROL not supported on this chip\n&quot;</span>);
<a name="l00255"></a>00255     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000048ull);
<a name="l00256"></a>00256 }
<a name="l00257"></a>00257 <span class="preprocessor">#else</span>
<a name="l00258"></a><a class="code" href="cvmx-dpi-defs_8h.html#a56e6f109bc9b387dc27aa02bcebe3535">00258</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_DMA_CONTROL (CVMX_ADD_IO_SEG(0x0001DF0000000048ull))</span>
<a name="l00259"></a>00259 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00260"></a>00260 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00261"></a>00261 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dpi-defs_8h.html#a00fac4b310601ae7b1ced88961531d32">CVMX_DPI_DMA_ENGX_EN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00262"></a>00262 {
<a name="l00263"></a>00263     <span class="keywordflow">if</span> (!(
<a name="l00264"></a>00264           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00265"></a>00265           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00266"></a>00266           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00267"></a>00267           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00268"></a>00268           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00269"></a>00269           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00270"></a>00270           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00271"></a>00271           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00272"></a>00272           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00273"></a>00273           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00274"></a>00274         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DPI_DMA_ENGX_EN(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00275"></a>00275     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000080ull) + ((offset) &amp; 7) * 8;
<a name="l00276"></a>00276 }
<a name="l00277"></a>00277 <span class="preprocessor">#else</span>
<a name="l00278"></a><a class="code" href="cvmx-dpi-defs_8h.html#a00fac4b310601ae7b1ced88961531d32">00278</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_DMA_ENGX_EN(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000080ull) + ((offset) &amp; 7) * 8)</span>
<a name="l00279"></a>00279 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00280"></a>00280 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00281"></a>00281 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dpi-defs_8h.html#a54632dc2ad4820dde9ab5ea5d04f7896">CVMX_DPI_DMA_PPX_CNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00282"></a>00282 {
<a name="l00283"></a>00283     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00284"></a>00284         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00285"></a>00285         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00286"></a>00286         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00287"></a>00287             <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00288"></a>00288                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000B00ull) + ((offset) &amp; 3) * 8;
<a name="l00289"></a>00289             <span class="keywordflow">break</span>;
<a name="l00290"></a>00290         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00291"></a>00291             <span class="keywordflow">if</span> ((offset &lt;= 31))
<a name="l00292"></a>00292                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000B00ull) + ((offset) &amp; 31) * 8;
<a name="l00293"></a>00293             <span class="keywordflow">break</span>;
<a name="l00294"></a>00294         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00295"></a>00295         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00296"></a>00296             <span class="keywordflow">if</span> ((offset &lt;= 15))
<a name="l00297"></a>00297                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000C00ull) + ((offset) &amp; 15) * 8;
<a name="l00298"></a>00298             <span class="keywordflow">break</span>;
<a name="l00299"></a>00299         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00300"></a>00300             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00301"></a>00301                 <span class="keywordflow">if</span> ((offset &lt;= 47))
<a name="l00302"></a>00302                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000C00ull) + ((offset) &amp; 63) * 8;
<a name="l00303"></a>00303             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00304"></a>00304                 <span class="keywordflow">if</span> ((offset &lt;= 47))
<a name="l00305"></a>00305                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000C00ull) + ((offset) &amp; 63) * 8;
<a name="l00306"></a>00306 
<a name="l00307"></a>00307             <span class="keywordflow">break</span>;
<a name="l00308"></a>00308     }
<a name="l00309"></a>00309     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DPI_DMA_PPX_CNT (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00310"></a>00310     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000C00ull) + ((offset) &amp; 15) * 8;
<a name="l00311"></a>00311 }
<a name="l00312"></a>00312 <span class="preprocessor">#else</span>
<a name="l00313"></a><a class="code" href="cvmx-dpi-defs_8h.html#a54632dc2ad4820dde9ab5ea5d04f7896">00313</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dpi-defs_8h.html#a54632dc2ad4820dde9ab5ea5d04f7896">CVMX_DPI_DMA_PPX_CNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00314"></a>00314 {
<a name="l00315"></a>00315     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00316"></a>00316         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00317"></a>00317         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00318"></a>00318         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00319"></a>00319             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000B00ull) + (offset) * 8;
<a name="l00320"></a>00320         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00321"></a>00321             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000B00ull) + (offset) * 8;
<a name="l00322"></a>00322         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00323"></a>00323         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00324"></a>00324             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000C00ull) + (offset) * 8;
<a name="l00325"></a>00325         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00326"></a>00326             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00327"></a>00327                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000C00ull) + (offset) * 8;
<a name="l00328"></a>00328             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00329"></a>00329                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000C00ull) + (offset) * 8;
<a name="l00330"></a>00330 
<a name="l00331"></a>00331     }
<a name="l00332"></a>00332     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000C00ull) + (offset) * 8;
<a name="l00333"></a>00333 }
<a name="l00334"></a>00334 <span class="preprocessor">#endif</span>
<a name="l00335"></a>00335 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00336"></a>00336 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_DMA_PP_INT CVMX_DPI_DMA_PP_INT_FUNC()</span>
<a name="l00337"></a>00337 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DPI_DMA_PP_INT_FUNC(<span class="keywordtype">void</span>)
<a name="l00338"></a>00338 {
<a name="l00339"></a>00339     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00340"></a>00340         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DPI_DMA_PP_INT not supported on this chip\n&quot;</span>);
<a name="l00341"></a>00341     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000038ull);
<a name="l00342"></a>00342 }
<a name="l00343"></a>00343 <span class="preprocessor">#else</span>
<a name="l00344"></a><a class="code" href="cvmx-dpi-defs_8h.html#af88ac0ce674562a7776d4543c1f7b97a">00344</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_DMA_PP_INT (CVMX_ADD_IO_SEG(0x0001DF0000000038ull))</span>
<a name="l00345"></a>00345 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00346"></a>00346 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00347"></a>00347 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_ECC_CTL CVMX_DPI_ECC_CTL_FUNC()</span>
<a name="l00348"></a>00348 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DPI_ECC_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00349"></a>00349 {
<a name="l00350"></a>00350     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00351"></a>00351         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DPI_ECC_CTL not supported on this chip\n&quot;</span>);
<a name="l00352"></a>00352     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000018ull);
<a name="l00353"></a>00353 }
<a name="l00354"></a>00354 <span class="preprocessor">#else</span>
<a name="l00355"></a><a class="code" href="cvmx-dpi-defs_8h.html#a2b7eee29164a10ec3f241bbbcbb9acd5">00355</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_ECC_CTL (CVMX_ADD_IO_SEG(0x0001DF0000000018ull))</span>
<a name="l00356"></a>00356 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00357"></a>00357 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00358"></a>00358 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_ECC_INT CVMX_DPI_ECC_INT_FUNC()</span>
<a name="l00359"></a>00359 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DPI_ECC_INT_FUNC(<span class="keywordtype">void</span>)
<a name="l00360"></a>00360 {
<a name="l00361"></a>00361     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00362"></a>00362         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DPI_ECC_INT not supported on this chip\n&quot;</span>);
<a name="l00363"></a>00363     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000020ull);
<a name="l00364"></a>00364 }
<a name="l00365"></a>00365 <span class="preprocessor">#else</span>
<a name="l00366"></a><a class="code" href="cvmx-dpi-defs_8h.html#a544b4711592c6836c676cdbdaff8482c">00366</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_ECC_INT (CVMX_ADD_IO_SEG(0x0001DF0000000020ull))</span>
<a name="l00367"></a>00367 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00368"></a>00368 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00369"></a>00369 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dpi-defs_8h.html#aa6d9e0feb4ee22d6dfd58d1a3a1279db">CVMX_DPI_ENGX_BUF</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00370"></a>00370 {
<a name="l00371"></a>00371     <span class="keywordflow">if</span> (!(
<a name="l00372"></a>00372           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00373"></a>00373           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00374"></a>00374           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00375"></a>00375           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00376"></a>00376           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00377"></a>00377           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00378"></a>00378           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00379"></a>00379           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00380"></a>00380           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00381"></a>00381           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00382"></a>00382         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DPI_ENGX_BUF(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00383"></a>00383     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000880ull) + ((offset) &amp; 7) * 8;
<a name="l00384"></a>00384 }
<a name="l00385"></a>00385 <span class="preprocessor">#else</span>
<a name="l00386"></a><a class="code" href="cvmx-dpi-defs_8h.html#aa6d9e0feb4ee22d6dfd58d1a3a1279db">00386</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_ENGX_BUF(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000880ull) + ((offset) &amp; 7) * 8)</span>
<a name="l00387"></a>00387 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00388"></a>00388 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00389"></a>00389 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_INFO_REG CVMX_DPI_INFO_REG_FUNC()</span>
<a name="l00390"></a>00390 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DPI_INFO_REG_FUNC(<span class="keywordtype">void</span>)
<a name="l00391"></a>00391 {
<a name="l00392"></a>00392     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00393"></a>00393         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DPI_INFO_REG not supported on this chip\n&quot;</span>);
<a name="l00394"></a>00394     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000980ull);
<a name="l00395"></a>00395 }
<a name="l00396"></a>00396 <span class="preprocessor">#else</span>
<a name="l00397"></a><a class="code" href="cvmx-dpi-defs_8h.html#adfc3a0ab7cadf29bcd29b3494f1868d9">00397</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_INFO_REG (CVMX_ADD_IO_SEG(0x0001DF0000000980ull))</span>
<a name="l00398"></a>00398 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00399"></a>00399 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00400"></a>00400 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_INT_EN CVMX_DPI_INT_EN_FUNC()</span>
<a name="l00401"></a>00401 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DPI_INT_EN_FUNC(<span class="keywordtype">void</span>)
<a name="l00402"></a>00402 {
<a name="l00403"></a>00403     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00404"></a>00404         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DPI_INT_EN not supported on this chip\n&quot;</span>);
<a name="l00405"></a>00405     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000010ull);
<a name="l00406"></a>00406 }
<a name="l00407"></a>00407 <span class="preprocessor">#else</span>
<a name="l00408"></a><a class="code" href="cvmx-dpi-defs_8h.html#a5c8feefccd68228c4d62bb861da195b5">00408</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_INT_EN (CVMX_ADD_IO_SEG(0x0001DF0000000010ull))</span>
<a name="l00409"></a>00409 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00410"></a>00410 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00411"></a>00411 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_INT_REG CVMX_DPI_INT_REG_FUNC()</span>
<a name="l00412"></a>00412 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DPI_INT_REG_FUNC(<span class="keywordtype">void</span>)
<a name="l00413"></a>00413 {
<a name="l00414"></a>00414     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00415"></a>00415         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DPI_INT_REG not supported on this chip\n&quot;</span>);
<a name="l00416"></a>00416     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000008ull);
<a name="l00417"></a>00417 }
<a name="l00418"></a>00418 <span class="preprocessor">#else</span>
<a name="l00419"></a><a class="code" href="cvmx-dpi-defs_8h.html#a64515d19b5493e2c5dd9bb43e87097cc">00419</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_INT_REG (CVMX_ADD_IO_SEG(0x0001DF0000000008ull))</span>
<a name="l00420"></a>00420 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00421"></a>00421 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00422"></a>00422 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dpi-defs_8h.html#a51c270a3c0192f9acffdfe5bd57a2ac1">CVMX_DPI_NCBX_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00423"></a>00423 {
<a name="l00424"></a>00424     <span class="keywordflow">if</span> (!(
<a name="l00425"></a>00425           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00426"></a>00426           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00427"></a>00427           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00428"></a>00428           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00429"></a>00429           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00430"></a>00430           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00431"></a>00431           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00432"></a>00432           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00433"></a>00433           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00434"></a>00434         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DPI_NCBX_CFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00435"></a>00435     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000800ull);
<a name="l00436"></a>00436 }
<a name="l00437"></a>00437 <span class="preprocessor">#else</span>
<a name="l00438"></a><a class="code" href="cvmx-dpi-defs_8h.html#a51c270a3c0192f9acffdfe5bd57a2ac1">00438</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_NCBX_CFG(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000800ull))</span>
<a name="l00439"></a>00439 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00440"></a>00440 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00441"></a>00441 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_NCB_CTL CVMX_DPI_NCB_CTL_FUNC()</span>
<a name="l00442"></a>00442 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DPI_NCB_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00443"></a>00443 {
<a name="l00444"></a>00444     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00445"></a>00445         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DPI_NCB_CTL not supported on this chip\n&quot;</span>);
<a name="l00446"></a>00446     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000028ull);
<a name="l00447"></a>00447 }
<a name="l00448"></a>00448 <span class="preprocessor">#else</span>
<a name="l00449"></a><a class="code" href="cvmx-dpi-defs_8h.html#a44423efcd277301a743e2245ede99618">00449</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_NCB_CTL (CVMX_ADD_IO_SEG(0x0001DF0000000028ull))</span>
<a name="l00450"></a>00450 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00451"></a>00451 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00452"></a>00452 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_PINT_INFO CVMX_DPI_PINT_INFO_FUNC()</span>
<a name="l00453"></a>00453 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DPI_PINT_INFO_FUNC(<span class="keywordtype">void</span>)
<a name="l00454"></a>00454 {
<a name="l00455"></a>00455     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00456"></a>00456         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DPI_PINT_INFO not supported on this chip\n&quot;</span>);
<a name="l00457"></a>00457     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000830ull);
<a name="l00458"></a>00458 }
<a name="l00459"></a>00459 <span class="preprocessor">#else</span>
<a name="l00460"></a><a class="code" href="cvmx-dpi-defs_8h.html#a97cca21cb98f287ae0761fbb41ff15ef">00460</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_PINT_INFO (CVMX_ADD_IO_SEG(0x0001DF0000000830ull))</span>
<a name="l00461"></a>00461 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00462"></a>00462 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00463"></a>00463 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_PKT_ERR_RSP CVMX_DPI_PKT_ERR_RSP_FUNC()</span>
<a name="l00464"></a>00464 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DPI_PKT_ERR_RSP_FUNC(<span class="keywordtype">void</span>)
<a name="l00465"></a>00465 {
<a name="l00466"></a>00466     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00467"></a>00467         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DPI_PKT_ERR_RSP not supported on this chip\n&quot;</span>);
<a name="l00468"></a>00468     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000078ull);
<a name="l00469"></a>00469 }
<a name="l00470"></a>00470 <span class="preprocessor">#else</span>
<a name="l00471"></a><a class="code" href="cvmx-dpi-defs_8h.html#af84799de1a0f7f45837cc38e4775c99d">00471</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_PKT_ERR_RSP (CVMX_ADD_IO_SEG(0x0001DF0000000078ull))</span>
<a name="l00472"></a>00472 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00473"></a>00473 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00474"></a>00474 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_REQ_ERR_RSP CVMX_DPI_REQ_ERR_RSP_FUNC()</span>
<a name="l00475"></a>00475 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DPI_REQ_ERR_RSP_FUNC(<span class="keywordtype">void</span>)
<a name="l00476"></a>00476 {
<a name="l00477"></a>00477     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00478"></a>00478         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DPI_REQ_ERR_RSP not supported on this chip\n&quot;</span>);
<a name="l00479"></a>00479     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000058ull);
<a name="l00480"></a>00480 }
<a name="l00481"></a>00481 <span class="preprocessor">#else</span>
<a name="l00482"></a><a class="code" href="cvmx-dpi-defs_8h.html#a0763f7461a3175643cd659249e1978fb">00482</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_REQ_ERR_RSP (CVMX_ADD_IO_SEG(0x0001DF0000000058ull))</span>
<a name="l00483"></a>00483 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00484"></a>00484 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00485"></a>00485 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_REQ_ERR_RSP_EN CVMX_DPI_REQ_ERR_RSP_EN_FUNC()</span>
<a name="l00486"></a>00486 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DPI_REQ_ERR_RSP_EN_FUNC(<span class="keywordtype">void</span>)
<a name="l00487"></a>00487 {
<a name="l00488"></a>00488     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00489"></a>00489         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DPI_REQ_ERR_RSP_EN not supported on this chip\n&quot;</span>);
<a name="l00490"></a>00490     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000068ull);
<a name="l00491"></a>00491 }
<a name="l00492"></a>00492 <span class="preprocessor">#else</span>
<a name="l00493"></a><a class="code" href="cvmx-dpi-defs_8h.html#a6f028153d3ed3cfd4c78f6ed8af7efd2">00493</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_REQ_ERR_RSP_EN (CVMX_ADD_IO_SEG(0x0001DF0000000068ull))</span>
<a name="l00494"></a>00494 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00495"></a>00495 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00496"></a>00496 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_REQ_ERR_RST CVMX_DPI_REQ_ERR_RST_FUNC()</span>
<a name="l00497"></a>00497 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DPI_REQ_ERR_RST_FUNC(<span class="keywordtype">void</span>)
<a name="l00498"></a>00498 {
<a name="l00499"></a>00499     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00500"></a>00500         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DPI_REQ_ERR_RST not supported on this chip\n&quot;</span>);
<a name="l00501"></a>00501     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000060ull);
<a name="l00502"></a>00502 }
<a name="l00503"></a>00503 <span class="preprocessor">#else</span>
<a name="l00504"></a><a class="code" href="cvmx-dpi-defs_8h.html#ade402d65c9705910f402319ff737ee36">00504</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_REQ_ERR_RST (CVMX_ADD_IO_SEG(0x0001DF0000000060ull))</span>
<a name="l00505"></a>00505 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00506"></a>00506 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00507"></a>00507 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_REQ_ERR_RST_EN CVMX_DPI_REQ_ERR_RST_EN_FUNC()</span>
<a name="l00508"></a>00508 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DPI_REQ_ERR_RST_EN_FUNC(<span class="keywordtype">void</span>)
<a name="l00509"></a>00509 {
<a name="l00510"></a>00510     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00511"></a>00511         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DPI_REQ_ERR_RST_EN not supported on this chip\n&quot;</span>);
<a name="l00512"></a>00512     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000070ull);
<a name="l00513"></a>00513 }
<a name="l00514"></a>00514 <span class="preprocessor">#else</span>
<a name="l00515"></a><a class="code" href="cvmx-dpi-defs_8h.html#a9d5702a831495a73f2da118b7ad82f9a">00515</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_REQ_ERR_RST_EN (CVMX_ADD_IO_SEG(0x0001DF0000000070ull))</span>
<a name="l00516"></a>00516 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00517"></a>00517 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00518"></a>00518 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_REQ_ERR_SKIP_COMP CVMX_DPI_REQ_ERR_SKIP_COMP_FUNC()</span>
<a name="l00519"></a>00519 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DPI_REQ_ERR_SKIP_COMP_FUNC(<span class="keywordtype">void</span>)
<a name="l00520"></a>00520 {
<a name="l00521"></a>00521     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00522"></a>00522         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DPI_REQ_ERR_SKIP_COMP not supported on this chip\n&quot;</span>);
<a name="l00523"></a>00523     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000838ull);
<a name="l00524"></a>00524 }
<a name="l00525"></a>00525 <span class="preprocessor">#else</span>
<a name="l00526"></a><a class="code" href="cvmx-dpi-defs_8h.html#aa231038a0f61289438edc5f6e47c79bd">00526</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_REQ_ERR_SKIP_COMP (CVMX_ADD_IO_SEG(0x0001DF0000000838ull))</span>
<a name="l00527"></a>00527 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00528"></a>00528 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00529"></a>00529 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_REQ_GBL_EN CVMX_DPI_REQ_GBL_EN_FUNC()</span>
<a name="l00530"></a>00530 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DPI_REQ_GBL_EN_FUNC(<span class="keywordtype">void</span>)
<a name="l00531"></a>00531 {
<a name="l00532"></a>00532     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00533"></a>00533         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DPI_REQ_GBL_EN not supported on this chip\n&quot;</span>);
<a name="l00534"></a>00534     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000050ull);
<a name="l00535"></a>00535 }
<a name="l00536"></a>00536 <span class="preprocessor">#else</span>
<a name="l00537"></a><a class="code" href="cvmx-dpi-defs_8h.html#acd3426f733d67458467ae8abad3eb652">00537</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_REQ_GBL_EN (CVMX_ADD_IO_SEG(0x0001DF0000000050ull))</span>
<a name="l00538"></a>00538 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00540"></a>00540 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dpi-defs_8h.html#aa1857ce6dc0605f69af23e2d5c3d30a3">CVMX_DPI_SLI_PRTX_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00541"></a>00541 {
<a name="l00542"></a>00542     <span class="keywordflow">if</span> (!(
<a name="l00543"></a>00543           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00544"></a>00544           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00545"></a>00545           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00546"></a>00546           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00547"></a>00547           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l00548"></a>00548           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00549"></a>00549           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00550"></a>00550           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00551"></a>00551           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00552"></a>00552           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00553"></a>00553         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DPI_SLI_PRTX_CFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00554"></a>00554     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000900ull) + ((offset) &amp; 3) * 8;
<a name="l00555"></a>00555 }
<a name="l00556"></a>00556 <span class="preprocessor">#else</span>
<a name="l00557"></a><a class="code" href="cvmx-dpi-defs_8h.html#aa1857ce6dc0605f69af23e2d5c3d30a3">00557</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_SLI_PRTX_CFG(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000900ull) + ((offset) &amp; 3) * 8)</span>
<a name="l00558"></a>00558 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00559"></a>00559 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00560"></a>00560 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dpi-defs_8h.html#a8c43dfb79e9e83dcf025ae004e4e9941">CVMX_DPI_SLI_PRTX_ERR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00561"></a>00561 {
<a name="l00562"></a>00562     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00563"></a>00563         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00564"></a>00564         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00565"></a>00565         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00566"></a>00566         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00567"></a>00567             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00568"></a>00568                 <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00569"></a>00569                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000920ull) + ((offset) &amp; 3) * 8;
<a name="l00570"></a>00570             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00571"></a>00571                 <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00572"></a>00572                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000920ull) + ((offset) &amp; 3) * 8;
<a name="l00573"></a>00573             <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00574"></a>00574                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000920ull) + ((offset) &amp; 3) * 8;
<a name="l00575"></a>00575             <span class="keywordflow">break</span>;
<a name="l00576"></a>00576         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00577"></a>00577         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00578"></a>00578         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00579"></a>00579 
<a name="l00580"></a>00580             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a49dca43b4ad6b3e48ff48ef1b4dcc1af">OCTEON_CN68XX_PASS1</a>))
<a name="l00581"></a>00581                 <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00582"></a>00582                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000928ull) + ((offset) &amp; 1) * 8;
<a name="l00583"></a>00583 
<a name="l00584"></a>00584             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a729efa1c7ecf7d8ad660bdd68bad134a">OCTEON_CN68XX_PASS2</a>))
<a name="l00585"></a>00585                 <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00586"></a>00586                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000920ull) + ((offset) &amp; 1) * 8;
<a name="l00587"></a>00587             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00588"></a>00588                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000920ull) + ((offset) &amp; 1) * 8;
<a name="l00589"></a>00589             <span class="keywordflow">break</span>;
<a name="l00590"></a>00590         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00591"></a>00591             <span class="keywordflow">if</span> ((offset &lt;= 2))
<a name="l00592"></a>00592                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000920ull) + ((offset) &amp; 3) * 8;
<a name="l00593"></a>00593             <span class="keywordflow">break</span>;
<a name="l00594"></a>00594         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00595"></a>00595             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00596"></a>00596                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000928ull) + ((offset) &amp; 1) * 8;
<a name="l00597"></a>00597             <span class="keywordflow">break</span>;
<a name="l00598"></a>00598     }
<a name="l00599"></a>00599     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DPI_SLI_PRTX_ERR (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00600"></a>00600     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000920ull) + ((offset) &amp; 3) * 8;
<a name="l00601"></a>00601 }
<a name="l00602"></a>00602 <span class="preprocessor">#else</span>
<a name="l00603"></a><a class="code" href="cvmx-dpi-defs_8h.html#a8c43dfb79e9e83dcf025ae004e4e9941">00603</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dpi-defs_8h.html#a8c43dfb79e9e83dcf025ae004e4e9941">CVMX_DPI_SLI_PRTX_ERR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00604"></a>00604 {
<a name="l00605"></a>00605     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00606"></a>00606         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00607"></a>00607         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00608"></a>00608         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00609"></a>00609         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00610"></a>00610             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00611"></a>00611                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000920ull) + (offset) * 8;
<a name="l00612"></a>00612             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00613"></a>00613                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000920ull) + (offset) * 8;
<a name="l00614"></a>00614             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000920ull) + (offset) * 8;
<a name="l00615"></a>00615         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00616"></a>00616         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00617"></a>00617         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00618"></a>00618 
<a name="l00619"></a>00619             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a49dca43b4ad6b3e48ff48ef1b4dcc1af">OCTEON_CN68XX_PASS1</a>))
<a name="l00620"></a>00620                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000928ull) + (offset) * 8;
<a name="l00621"></a>00621 
<a name="l00622"></a>00622             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a729efa1c7ecf7d8ad660bdd68bad134a">OCTEON_CN68XX_PASS2</a>))
<a name="l00623"></a>00623                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000920ull) + (offset) * 8;
<a name="l00624"></a>00624             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000920ull) + (offset) * 8;
<a name="l00625"></a>00625         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00626"></a>00626             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000920ull) + (offset) * 8;
<a name="l00627"></a>00627         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00628"></a>00628             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000928ull) + (offset) * 8;
<a name="l00629"></a>00629     }
<a name="l00630"></a>00630     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000920ull) + (offset) * 8;
<a name="l00631"></a>00631 }
<a name="l00632"></a>00632 <span class="preprocessor">#endif</span>
<a name="l00633"></a>00633 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00634"></a>00634 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dpi-defs_8h.html#a851a1d2e6b7376e69b5a31541b8c4896">CVMX_DPI_SLI_PRTX_ERR_INFO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00635"></a>00635 {
<a name="l00636"></a>00636     <span class="keywordflow">if</span> (!(
<a name="l00637"></a>00637           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00638"></a>00638           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00639"></a>00639           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00640"></a>00640           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00641"></a>00641           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l00642"></a>00642           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00643"></a>00643           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00644"></a>00644           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00645"></a>00645           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00646"></a>00646           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00647"></a>00647         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DPI_SLI_PRTX_ERR_INFO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00648"></a>00648     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000940ull) + ((offset) &amp; 3) * 8;
<a name="l00649"></a>00649 }
<a name="l00650"></a>00650 <span class="preprocessor">#else</span>
<a name="l00651"></a><a class="code" href="cvmx-dpi-defs_8h.html#a851a1d2e6b7376e69b5a31541b8c4896">00651</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_SLI_PRTX_ERR_INFO(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000940ull) + ((offset) &amp; 3) * 8)</span>
<a name="l00652"></a>00652 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00653"></a>00653 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00654"></a>00654 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dpi-defs_8h.html#abb493d4535b8d2da675db2fdf1b799d7">CVMX_DPI_SRIO_RX_BELLX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00655"></a>00655 {
<a name="l00656"></a>00656     <span class="keywordflow">if</span> (!(
<a name="l00657"></a>00657           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00658"></a>00658         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DPI_SRIO_RX_BELLX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00659"></a>00659     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000080200ull) + ((offset) &amp; 31) * 8;
<a name="l00660"></a>00660 }
<a name="l00661"></a>00661 <span class="preprocessor">#else</span>
<a name="l00662"></a><a class="code" href="cvmx-dpi-defs_8h.html#abb493d4535b8d2da675db2fdf1b799d7">00662</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_SRIO_RX_BELLX(offset) (CVMX_ADD_IO_SEG(0x0001DF0000080200ull) + ((offset) &amp; 31) * 8)</span>
<a name="l00663"></a>00663 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00664"></a>00664 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00665"></a>00665 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dpi-defs_8h.html#a16ff5cbec47e5e42a682d94733725b08">CVMX_DPI_SRIO_RX_BELL_SEQX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00666"></a>00666 {
<a name="l00667"></a>00667     <span class="keywordflow">if</span> (!(
<a name="l00668"></a>00668           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00669"></a>00669         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DPI_SRIO_RX_BELL_SEQX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00670"></a>00670     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000080400ull) + ((offset) &amp; 31) * 8;
<a name="l00671"></a>00671 }
<a name="l00672"></a>00672 <span class="preprocessor">#else</span>
<a name="l00673"></a><a class="code" href="cvmx-dpi-defs_8h.html#a16ff5cbec47e5e42a682d94733725b08">00673</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_SRIO_RX_BELL_SEQX(offset) (CVMX_ADD_IO_SEG(0x0001DF0000080400ull) + ((offset) &amp; 31) * 8)</span>
<a name="l00674"></a>00674 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00675"></a>00675 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00676"></a>00676 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_SWA_Q_VMID CVMX_DPI_SWA_Q_VMID_FUNC()</span>
<a name="l00677"></a>00677 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_DPI_SWA_Q_VMID_FUNC(<span class="keywordtype">void</span>)
<a name="l00678"></a>00678 {
<a name="l00679"></a>00679     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00680"></a>00680         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_DPI_SWA_Q_VMID not supported on this chip\n&quot;</span>);
<a name="l00681"></a>00681     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001DF0000000030ull);
<a name="l00682"></a>00682 }
<a name="l00683"></a>00683 <span class="preprocessor">#else</span>
<a name="l00684"></a><a class="code" href="cvmx-dpi-defs_8h.html#ae306cc322b556cb26ee84d5ec666b5e2">00684</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DPI_SWA_Q_VMID (CVMX_ADD_IO_SEG(0x0001DF0000000030ull))</span>
<a name="l00685"></a>00685 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00686"></a>00686 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00687"></a>00687 <span class="comment">/**</span>
<a name="l00688"></a>00688 <span class="comment"> * cvmx_dpi_bist_status</span>
<a name="l00689"></a>00689 <span class="comment"> *</span>
<a name="l00690"></a>00690 <span class="comment"> * This is the built-in self-test (BIST) status register. Each bit is the BIST result of an</span>
<a name="l00691"></a>00691 <span class="comment"> * individual memory (per bit, 0 = pass and 1 = fail).</span>
<a name="l00692"></a>00692 <span class="comment"> */</span>
<a name="l00693"></a><a class="code" href="unioncvmx__dpi__bist__status.html">00693</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__bist__status.html" title="cvmx_dpi_bist_status">cvmx_dpi_bist_status</a> {
<a name="l00694"></a><a class="code" href="unioncvmx__dpi__bist__status.html#aef550c2d71bb17856c37b452f9f20189">00694</a>     uint64_t <a class="code" href="unioncvmx__dpi__bist__status.html#aef550c2d71bb17856c37b452f9f20189">u64</a>;
<a name="l00695"></a><a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__s.html">00695</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__s.html">cvmx_dpi_bist_status_s</a> {
<a name="l00696"></a>00696 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00697"></a>00697 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__s.html#a070ed120c15716edcefc2bb5fe851dd9">reserved_57_63</a>               : 7;
<a name="l00698"></a>00698     uint64_t <a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__s.html#a7b69f9cd056c617b157fbc84ed992c33">bist</a>                         : 57; <span class="comment">/**&lt; BIST results. Hardware sets a bit in BIST for memory that fails. */</span>
<a name="l00699"></a>00699 <span class="preprocessor">#else</span>
<a name="l00700"></a><a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__s.html#a7b69f9cd056c617b157fbc84ed992c33">00700</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__s.html#a7b69f9cd056c617b157fbc84ed992c33">bist</a>                         : 57;
<a name="l00701"></a><a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__s.html#a070ed120c15716edcefc2bb5fe851dd9">00701</a>     uint64_t <a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__s.html#a070ed120c15716edcefc2bb5fe851dd9">reserved_57_63</a>               : 7;
<a name="l00702"></a>00702 <span class="preprocessor">#endif</span>
<a name="l00703"></a>00703 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__bist__status.html#aead41551963ea8eb834846c02aa43355">s</a>;
<a name="l00704"></a><a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn61xx.html">00704</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn61xx.html">cvmx_dpi_bist_status_cn61xx</a> {
<a name="l00705"></a>00705 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00706"></a>00706 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn61xx.html#a02160d2e1ffe0d773d041f081f9a9575">reserved_47_63</a>               : 17;
<a name="l00707"></a>00707     uint64_t <a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn61xx.html#a13c5bc544d7c4d4807db62e4a4b335da">bist</a>                         : 47; <span class="comment">/**&lt; BIST Results.</span>
<a name="l00708"></a>00708 <span class="comment">                                                         HW sets a bit in BIST for for memory that fails</span>
<a name="l00709"></a>00709 <span class="comment">                                                         BIST. */</span>
<a name="l00710"></a>00710 <span class="preprocessor">#else</span>
<a name="l00711"></a><a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn61xx.html#a13c5bc544d7c4d4807db62e4a4b335da">00711</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn61xx.html#a13c5bc544d7c4d4807db62e4a4b335da">bist</a>                         : 47;
<a name="l00712"></a><a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn61xx.html#a02160d2e1ffe0d773d041f081f9a9575">00712</a>     uint64_t <a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn61xx.html#a02160d2e1ffe0d773d041f081f9a9575">reserved_47_63</a>               : 17;
<a name="l00713"></a>00713 <span class="preprocessor">#endif</span>
<a name="l00714"></a>00714 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__bist__status.html#aba195c94cd3774b65b5c5d4ef648d1b2">cn61xx</a>;
<a name="l00715"></a><a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn63xx.html">00715</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn63xx.html">cvmx_dpi_bist_status_cn63xx</a> {
<a name="l00716"></a>00716 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00717"></a>00717 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn63xx.html#a391fac4d71c956646256a7a1c7e827a7">reserved_45_63</a>               : 19;
<a name="l00718"></a>00718     uint64_t <a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn63xx.html#a85073810d23a5cf439f10e4bbf4138f9">bist</a>                         : 45; <span class="comment">/**&lt; BIST Results.</span>
<a name="l00719"></a>00719 <span class="comment">                                                         HW sets a bit in BIST for for memory that fails</span>
<a name="l00720"></a>00720 <span class="comment">                                                         BIST. */</span>
<a name="l00721"></a>00721 <span class="preprocessor">#else</span>
<a name="l00722"></a><a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn63xx.html#a85073810d23a5cf439f10e4bbf4138f9">00722</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn63xx.html#a85073810d23a5cf439f10e4bbf4138f9">bist</a>                         : 45;
<a name="l00723"></a><a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn63xx.html#a391fac4d71c956646256a7a1c7e827a7">00723</a>     uint64_t <a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn63xx.html#a391fac4d71c956646256a7a1c7e827a7">reserved_45_63</a>               : 19;
<a name="l00724"></a>00724 <span class="preprocessor">#endif</span>
<a name="l00725"></a>00725 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__bist__status.html#a686afcdb69590a09bb10e2ce009d244c">cn63xx</a>;
<a name="l00726"></a><a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn63xxp1.html">00726</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn63xxp1.html">cvmx_dpi_bist_status_cn63xxp1</a> {
<a name="l00727"></a>00727 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00728"></a>00728 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn63xxp1.html#adfa7f75477f938404d2bf2f9c7a28b67">reserved_37_63</a>               : 27;
<a name="l00729"></a>00729     uint64_t <a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn63xxp1.html#ae11ec3be7da903935a780b603b6e7c2a">bist</a>                         : 37; <span class="comment">/**&lt; BIST Results.</span>
<a name="l00730"></a>00730 <span class="comment">                                                         HW sets a bit in BIST for for memory that fails</span>
<a name="l00731"></a>00731 <span class="comment">                                                         BIST. */</span>
<a name="l00732"></a>00732 <span class="preprocessor">#else</span>
<a name="l00733"></a><a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn63xxp1.html#ae11ec3be7da903935a780b603b6e7c2a">00733</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn63xxp1.html#ae11ec3be7da903935a780b603b6e7c2a">bist</a>                         : 37;
<a name="l00734"></a><a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn63xxp1.html#adfa7f75477f938404d2bf2f9c7a28b67">00734</a>     uint64_t <a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn63xxp1.html#adfa7f75477f938404d2bf2f9c7a28b67">reserved_37_63</a>               : 27;
<a name="l00735"></a>00735 <span class="preprocessor">#endif</span>
<a name="l00736"></a>00736 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__bist__status.html#ab80495a36c648b85e7efc912f29b881c">cn63xxp1</a>;
<a name="l00737"></a><a class="code" href="unioncvmx__dpi__bist__status.html#a29329c5a6d7e5907a25c9d4e8eab042f">00737</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn61xx.html">cvmx_dpi_bist_status_cn61xx</a>    <a class="code" href="unioncvmx__dpi__bist__status.html#a29329c5a6d7e5907a25c9d4e8eab042f">cn66xx</a>;
<a name="l00738"></a><a class="code" href="unioncvmx__dpi__bist__status.html#a2bc20673db909f6dd82893c176388a78">00738</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn63xx.html">cvmx_dpi_bist_status_cn63xx</a>    <a class="code" href="unioncvmx__dpi__bist__status.html#a2bc20673db909f6dd82893c176388a78">cn68xx</a>;
<a name="l00739"></a><a class="code" href="unioncvmx__dpi__bist__status.html#a18328ffd739cc664146e70cc5970d6d1">00739</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn63xx.html">cvmx_dpi_bist_status_cn63xx</a>    <a class="code" href="unioncvmx__dpi__bist__status.html#a18328ffd739cc664146e70cc5970d6d1">cn68xxp1</a>;
<a name="l00740"></a><a class="code" href="unioncvmx__dpi__bist__status.html#a918fc761c230d8f1159d82ba58fb28c1">00740</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn61xx.html">cvmx_dpi_bist_status_cn61xx</a>    <a class="code" href="unioncvmx__dpi__bist__status.html#a918fc761c230d8f1159d82ba58fb28c1">cn70xx</a>;
<a name="l00741"></a><a class="code" href="unioncvmx__dpi__bist__status.html#a78a009554816577712f95efd46617f11">00741</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn61xx.html">cvmx_dpi_bist_status_cn61xx</a>    <a class="code" href="unioncvmx__dpi__bist__status.html#a78a009554816577712f95efd46617f11">cn70xxp1</a>;
<a name="l00742"></a><a class="code" href="unioncvmx__dpi__bist__status.html#aa957f12f0836bd1cfc5d416f1da35ad5">00742</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__s.html">cvmx_dpi_bist_status_s</a>         <a class="code" href="unioncvmx__dpi__bist__status.html#aa957f12f0836bd1cfc5d416f1da35ad5">cn73xx</a>;
<a name="l00743"></a><a class="code" href="unioncvmx__dpi__bist__status.html#a58e24e636f29145c3c55d8ba44dfa7a9">00743</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__s.html">cvmx_dpi_bist_status_s</a>         <a class="code" href="unioncvmx__dpi__bist__status.html#a58e24e636f29145c3c55d8ba44dfa7a9">cn78xx</a>;
<a name="l00744"></a><a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn78xxp1.html">00744</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn78xxp1.html">cvmx_dpi_bist_status_cn78xxp1</a> {
<a name="l00745"></a>00745 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00746"></a>00746 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn78xxp1.html#a38dd9f6225ac30bebc7386848c9fc8cf">reserved_51_63</a>               : 13;
<a name="l00747"></a>00747     uint64_t <a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn78xxp1.html#a3fbcfeb40f39cd4658ea969435931491">bist</a>                         : 51; <span class="comment">/**&lt; BIST results. Hardware sets a bit in BIST for memory that fails. */</span>
<a name="l00748"></a>00748 <span class="preprocessor">#else</span>
<a name="l00749"></a><a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn78xxp1.html#a3fbcfeb40f39cd4658ea969435931491">00749</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn78xxp1.html#a3fbcfeb40f39cd4658ea969435931491">bist</a>                         : 51;
<a name="l00750"></a><a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn78xxp1.html#a38dd9f6225ac30bebc7386848c9fc8cf">00750</a>     uint64_t <a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn78xxp1.html#a38dd9f6225ac30bebc7386848c9fc8cf">reserved_51_63</a>               : 13;
<a name="l00751"></a>00751 <span class="preprocessor">#endif</span>
<a name="l00752"></a>00752 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__bist__status.html#a9659fc337628be1c10e135e4739883d6">cn78xxp1</a>;
<a name="l00753"></a><a class="code" href="unioncvmx__dpi__bist__status.html#a778b33e84ba411f5e3bb886feb793535">00753</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__cn61xx.html">cvmx_dpi_bist_status_cn61xx</a>    <a class="code" href="unioncvmx__dpi__bist__status.html#a778b33e84ba411f5e3bb886feb793535">cnf71xx</a>;
<a name="l00754"></a><a class="code" href="unioncvmx__dpi__bist__status.html#a466041906b224984c5ede67481eae669">00754</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__bist__status_1_1cvmx__dpi__bist__status__s.html">cvmx_dpi_bist_status_s</a>         <a class="code" href="unioncvmx__dpi__bist__status.html#a466041906b224984c5ede67481eae669">cnf75xx</a>;
<a name="l00755"></a>00755 };
<a name="l00756"></a><a class="code" href="cvmx-dpi-defs_8h.html#a72871c9b1aa63d490b2491741e993649">00756</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__bist__status.html" title="cvmx_dpi_bist_status">cvmx_dpi_bist_status</a> <a class="code" href="unioncvmx__dpi__bist__status.html" title="cvmx_dpi_bist_status">cvmx_dpi_bist_status_t</a>;
<a name="l00757"></a>00757 <span class="comment"></span>
<a name="l00758"></a>00758 <span class="comment">/**</span>
<a name="l00759"></a>00759 <span class="comment"> * cvmx_dpi_ctl</span>
<a name="l00760"></a>00760 <span class="comment"> *</span>
<a name="l00761"></a>00761 <span class="comment"> * This register provides the enable bit for the DMA and packet state machines.</span>
<a name="l00762"></a>00762 <span class="comment"> *</span>
<a name="l00763"></a>00763 <span class="comment"> */</span>
<a name="l00764"></a><a class="code" href="unioncvmx__dpi__ctl.html">00764</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__ctl.html" title="cvmx_dpi_ctl">cvmx_dpi_ctl</a> {
<a name="l00765"></a><a class="code" href="unioncvmx__dpi__ctl.html#a4657bb451b7dbd6cf11f47606f879998">00765</a>     uint64_t <a class="code" href="unioncvmx__dpi__ctl.html#a4657bb451b7dbd6cf11f47606f879998">u64</a>;
<a name="l00766"></a><a class="code" href="structcvmx__dpi__ctl_1_1cvmx__dpi__ctl__s.html">00766</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ctl_1_1cvmx__dpi__ctl__s.html">cvmx_dpi_ctl_s</a> {
<a name="l00767"></a>00767 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00768"></a>00768 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__ctl_1_1cvmx__dpi__ctl__s.html#a6bde3117b145cdf9c590250d0d91f322">reserved_2_63</a>                : 62;
<a name="l00769"></a>00769     uint64_t <a class="code" href="structcvmx__dpi__ctl_1_1cvmx__dpi__ctl__s.html#ad353f3a1c3f4492fec94190970476bdc">clk</a>                          : 1;  <span class="comment">/**&lt; Status bit that indicates that the clks are running */</span>
<a name="l00770"></a>00770     uint64_t <a class="code" href="structcvmx__dpi__ctl_1_1cvmx__dpi__ctl__s.html#a89c968f37842642dd495eed3dc1a6228">en</a>                           : 1;  <span class="comment">/**&lt; Turns on the DMA and packet state machines. */</span>
<a name="l00771"></a>00771 <span class="preprocessor">#else</span>
<a name="l00772"></a><a class="code" href="structcvmx__dpi__ctl_1_1cvmx__dpi__ctl__s.html#a89c968f37842642dd495eed3dc1a6228">00772</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__ctl_1_1cvmx__dpi__ctl__s.html#a89c968f37842642dd495eed3dc1a6228">en</a>                           : 1;
<a name="l00773"></a><a class="code" href="structcvmx__dpi__ctl_1_1cvmx__dpi__ctl__s.html#ad353f3a1c3f4492fec94190970476bdc">00773</a>     uint64_t <a class="code" href="structcvmx__dpi__ctl_1_1cvmx__dpi__ctl__s.html#ad353f3a1c3f4492fec94190970476bdc">clk</a>                          : 1;
<a name="l00774"></a><a class="code" href="structcvmx__dpi__ctl_1_1cvmx__dpi__ctl__s.html#a6bde3117b145cdf9c590250d0d91f322">00774</a>     uint64_t <a class="code" href="structcvmx__dpi__ctl_1_1cvmx__dpi__ctl__s.html#a6bde3117b145cdf9c590250d0d91f322">reserved_2_63</a>                : 62;
<a name="l00775"></a>00775 <span class="preprocessor">#endif</span>
<a name="l00776"></a>00776 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__ctl.html#a39d20114ac5a192091e2271aedafe657">s</a>;
<a name="l00777"></a><a class="code" href="structcvmx__dpi__ctl_1_1cvmx__dpi__ctl__cn61xx.html">00777</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ctl_1_1cvmx__dpi__ctl__cn61xx.html">cvmx_dpi_ctl_cn61xx</a> {
<a name="l00778"></a>00778 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00779"></a>00779 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__ctl_1_1cvmx__dpi__ctl__cn61xx.html#a8d3307037fd565b8b99d1487061852ed">reserved_1_63</a>                : 63;
<a name="l00780"></a>00780     uint64_t <a class="code" href="structcvmx__dpi__ctl_1_1cvmx__dpi__ctl__cn61xx.html#a5cad2d0fb30e82195feb63f916273e10">en</a>                           : 1;  <span class="comment">/**&lt; Turns on the DMA and Packet state machines */</span>
<a name="l00781"></a>00781 <span class="preprocessor">#else</span>
<a name="l00782"></a><a class="code" href="structcvmx__dpi__ctl_1_1cvmx__dpi__ctl__cn61xx.html#a5cad2d0fb30e82195feb63f916273e10">00782</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__ctl_1_1cvmx__dpi__ctl__cn61xx.html#a5cad2d0fb30e82195feb63f916273e10">en</a>                           : 1;
<a name="l00783"></a><a class="code" href="structcvmx__dpi__ctl_1_1cvmx__dpi__ctl__cn61xx.html#a8d3307037fd565b8b99d1487061852ed">00783</a>     uint64_t <a class="code" href="structcvmx__dpi__ctl_1_1cvmx__dpi__ctl__cn61xx.html#a8d3307037fd565b8b99d1487061852ed">reserved_1_63</a>                : 63;
<a name="l00784"></a>00784 <span class="preprocessor">#endif</span>
<a name="l00785"></a>00785 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__ctl.html#af1947f15bb5574c93498032a212fdc22">cn61xx</a>;
<a name="l00786"></a><a class="code" href="unioncvmx__dpi__ctl.html#abf26e63bbc63c5173e962238903d3a2a">00786</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ctl_1_1cvmx__dpi__ctl__s.html">cvmx_dpi_ctl_s</a>                 <a class="code" href="unioncvmx__dpi__ctl.html#abf26e63bbc63c5173e962238903d3a2a">cn63xx</a>;
<a name="l00787"></a><a class="code" href="unioncvmx__dpi__ctl.html#a06d2b29b29e0329c963c7a68c9dc20aa">00787</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ctl_1_1cvmx__dpi__ctl__s.html">cvmx_dpi_ctl_s</a>                 <a class="code" href="unioncvmx__dpi__ctl.html#a06d2b29b29e0329c963c7a68c9dc20aa">cn63xxp1</a>;
<a name="l00788"></a><a class="code" href="unioncvmx__dpi__ctl.html#ac729351e755f14241f8a2fcb736fed0f">00788</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ctl_1_1cvmx__dpi__ctl__s.html">cvmx_dpi_ctl_s</a>                 <a class="code" href="unioncvmx__dpi__ctl.html#ac729351e755f14241f8a2fcb736fed0f">cn66xx</a>;
<a name="l00789"></a><a class="code" href="unioncvmx__dpi__ctl.html#a2743337cbace444a895af5d64678339e">00789</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ctl_1_1cvmx__dpi__ctl__s.html">cvmx_dpi_ctl_s</a>                 <a class="code" href="unioncvmx__dpi__ctl.html#a2743337cbace444a895af5d64678339e">cn68xx</a>;
<a name="l00790"></a><a class="code" href="unioncvmx__dpi__ctl.html#a2d9c50840e10572362e483cf5146fd64">00790</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ctl_1_1cvmx__dpi__ctl__s.html">cvmx_dpi_ctl_s</a>                 <a class="code" href="unioncvmx__dpi__ctl.html#a2d9c50840e10572362e483cf5146fd64">cn68xxp1</a>;
<a name="l00791"></a><a class="code" href="unioncvmx__dpi__ctl.html#ac6533975f99c5e5cb234cff97a040a40">00791</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ctl_1_1cvmx__dpi__ctl__cn61xx.html">cvmx_dpi_ctl_cn61xx</a>            <a class="code" href="unioncvmx__dpi__ctl.html#ac6533975f99c5e5cb234cff97a040a40">cn70xx</a>;
<a name="l00792"></a><a class="code" href="unioncvmx__dpi__ctl.html#a9278b6b0a82a022ef457d04a4cca5fea">00792</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ctl_1_1cvmx__dpi__ctl__cn61xx.html">cvmx_dpi_ctl_cn61xx</a>            <a class="code" href="unioncvmx__dpi__ctl.html#a9278b6b0a82a022ef457d04a4cca5fea">cn70xxp1</a>;
<a name="l00793"></a><a class="code" href="unioncvmx__dpi__ctl.html#aeece4af74ad81b3c5b75f105da5ace8e">00793</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ctl_1_1cvmx__dpi__ctl__cn61xx.html">cvmx_dpi_ctl_cn61xx</a>            <a class="code" href="unioncvmx__dpi__ctl.html#aeece4af74ad81b3c5b75f105da5ace8e">cn73xx</a>;
<a name="l00794"></a><a class="code" href="unioncvmx__dpi__ctl.html#a77ab3dabd02a90bec5cb4e3f6549b48e">00794</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ctl_1_1cvmx__dpi__ctl__cn61xx.html">cvmx_dpi_ctl_cn61xx</a>            <a class="code" href="unioncvmx__dpi__ctl.html#a77ab3dabd02a90bec5cb4e3f6549b48e">cn78xx</a>;
<a name="l00795"></a><a class="code" href="unioncvmx__dpi__ctl.html#a400f1f5db257cd0deb50bc06a72028e6">00795</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ctl_1_1cvmx__dpi__ctl__cn61xx.html">cvmx_dpi_ctl_cn61xx</a>            <a class="code" href="unioncvmx__dpi__ctl.html#a400f1f5db257cd0deb50bc06a72028e6">cn78xxp1</a>;
<a name="l00796"></a><a class="code" href="unioncvmx__dpi__ctl.html#aa674ced0cdce5ae998b98f801f49ab93">00796</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ctl_1_1cvmx__dpi__ctl__cn61xx.html">cvmx_dpi_ctl_cn61xx</a>            <a class="code" href="unioncvmx__dpi__ctl.html#aa674ced0cdce5ae998b98f801f49ab93">cnf71xx</a>;
<a name="l00797"></a><a class="code" href="unioncvmx__dpi__ctl.html#afe9f67526abd18899ade53d199fd3d01">00797</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ctl_1_1cvmx__dpi__ctl__cn61xx.html">cvmx_dpi_ctl_cn61xx</a>            <a class="code" href="unioncvmx__dpi__ctl.html#afe9f67526abd18899ade53d199fd3d01">cnf75xx</a>;
<a name="l00798"></a>00798 };
<a name="l00799"></a><a class="code" href="cvmx-dpi-defs_8h.html#adfaf00d8bfd6bb1f4e34b3f04ab7c63a">00799</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__ctl.html" title="cvmx_dpi_ctl">cvmx_dpi_ctl</a> <a class="code" href="unioncvmx__dpi__ctl.html" title="cvmx_dpi_ctl">cvmx_dpi_ctl_t</a>;
<a name="l00800"></a>00800 <span class="comment"></span>
<a name="l00801"></a>00801 <span class="comment">/**</span>
<a name="l00802"></a>00802 <span class="comment"> * cvmx_dpi_dma#_counts</span>
<a name="l00803"></a>00803 <span class="comment"> *</span>
<a name="l00804"></a>00804 <span class="comment"> * These registers provide values for determining the number of instructions in the local</span>
<a name="l00805"></a>00805 <span class="comment"> * instruction FIFO.</span>
<a name="l00806"></a>00806 <span class="comment"> */</span>
<a name="l00807"></a><a class="code" href="unioncvmx__dpi__dmax__counts.html">00807</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__dmax__counts.html" title="cvmx_dpi_dma::_counts">cvmx_dpi_dmax_counts</a> {
<a name="l00808"></a><a class="code" href="unioncvmx__dpi__dmax__counts.html#abdc99b64cb6f729d42df5906bfa82ad3">00808</a>     uint64_t <a class="code" href="unioncvmx__dpi__dmax__counts.html#abdc99b64cb6f729d42df5906bfa82ad3">u64</a>;
<a name="l00809"></a><a class="code" href="structcvmx__dpi__dmax__counts_1_1cvmx__dpi__dmax__counts__s.html">00809</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__counts_1_1cvmx__dpi__dmax__counts__s.html">cvmx_dpi_dmax_counts_s</a> {
<a name="l00810"></a>00810 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00811"></a>00811 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dmax__counts_1_1cvmx__dpi__dmax__counts__s.html#ad126ed02a7b393609cc1d7930683e12f">reserved_39_63</a>               : 25;
<a name="l00812"></a>00812     uint64_t <a class="code" href="structcvmx__dpi__dmax__counts_1_1cvmx__dpi__dmax__counts__s.html#af79f19dd6f89ab469f02fedd1229d79e">fcnt</a>                         : 7;  <span class="comment">/**&lt; FIFO count. Specifies the number of words in the instruction FIFO locally cached within DPI. */</span>
<a name="l00813"></a>00813     uint64_t <a class="code" href="structcvmx__dpi__dmax__counts_1_1cvmx__dpi__dmax__counts__s.html#a347a8f9a7bfac0743fbc6bec1de8fef7">dbell</a>                        : 32; <span class="comment">/**&lt; Doorbell. Specifies the number of available words of instructions to read. */</span>
<a name="l00814"></a>00814 <span class="preprocessor">#else</span>
<a name="l00815"></a><a class="code" href="structcvmx__dpi__dmax__counts_1_1cvmx__dpi__dmax__counts__s.html#a347a8f9a7bfac0743fbc6bec1de8fef7">00815</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dmax__counts_1_1cvmx__dpi__dmax__counts__s.html#a347a8f9a7bfac0743fbc6bec1de8fef7">dbell</a>                        : 32;
<a name="l00816"></a><a class="code" href="structcvmx__dpi__dmax__counts_1_1cvmx__dpi__dmax__counts__s.html#af79f19dd6f89ab469f02fedd1229d79e">00816</a>     uint64_t <a class="code" href="structcvmx__dpi__dmax__counts_1_1cvmx__dpi__dmax__counts__s.html#af79f19dd6f89ab469f02fedd1229d79e">fcnt</a>                         : 7;
<a name="l00817"></a><a class="code" href="structcvmx__dpi__dmax__counts_1_1cvmx__dpi__dmax__counts__s.html#ad126ed02a7b393609cc1d7930683e12f">00817</a>     uint64_t <a class="code" href="structcvmx__dpi__dmax__counts_1_1cvmx__dpi__dmax__counts__s.html#ad126ed02a7b393609cc1d7930683e12f">reserved_39_63</a>               : 25;
<a name="l00818"></a>00818 <span class="preprocessor">#endif</span>
<a name="l00819"></a>00819 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__dmax__counts.html#a90c5910c52f91e1faf9ff56c6c18bed8">s</a>;
<a name="l00820"></a><a class="code" href="unioncvmx__dpi__dmax__counts.html#ac445254ddb5f234816d69facd95508e8">00820</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__counts_1_1cvmx__dpi__dmax__counts__s.html">cvmx_dpi_dmax_counts_s</a>         <a class="code" href="unioncvmx__dpi__dmax__counts.html#ac445254ddb5f234816d69facd95508e8">cn61xx</a>;
<a name="l00821"></a><a class="code" href="unioncvmx__dpi__dmax__counts.html#a2235af63a3f2362505ccd2215afed9ec">00821</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__counts_1_1cvmx__dpi__dmax__counts__s.html">cvmx_dpi_dmax_counts_s</a>         <a class="code" href="unioncvmx__dpi__dmax__counts.html#a2235af63a3f2362505ccd2215afed9ec">cn63xx</a>;
<a name="l00822"></a><a class="code" href="unioncvmx__dpi__dmax__counts.html#ab2d2bc250a621bed95380e59dcf5a471">00822</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__counts_1_1cvmx__dpi__dmax__counts__s.html">cvmx_dpi_dmax_counts_s</a>         <a class="code" href="unioncvmx__dpi__dmax__counts.html#ab2d2bc250a621bed95380e59dcf5a471">cn63xxp1</a>;
<a name="l00823"></a><a class="code" href="unioncvmx__dpi__dmax__counts.html#ad8bf78af25e540f39bfb312be900941d">00823</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__counts_1_1cvmx__dpi__dmax__counts__s.html">cvmx_dpi_dmax_counts_s</a>         <a class="code" href="unioncvmx__dpi__dmax__counts.html#ad8bf78af25e540f39bfb312be900941d">cn66xx</a>;
<a name="l00824"></a><a class="code" href="unioncvmx__dpi__dmax__counts.html#ab456203ee6b920f7fa523b096b38f996">00824</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__counts_1_1cvmx__dpi__dmax__counts__s.html">cvmx_dpi_dmax_counts_s</a>         <a class="code" href="unioncvmx__dpi__dmax__counts.html#ab456203ee6b920f7fa523b096b38f996">cn68xx</a>;
<a name="l00825"></a><a class="code" href="unioncvmx__dpi__dmax__counts.html#adc62e29f5ba65be7c04562f25683b917">00825</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__counts_1_1cvmx__dpi__dmax__counts__s.html">cvmx_dpi_dmax_counts_s</a>         <a class="code" href="unioncvmx__dpi__dmax__counts.html#adc62e29f5ba65be7c04562f25683b917">cn68xxp1</a>;
<a name="l00826"></a><a class="code" href="unioncvmx__dpi__dmax__counts.html#a18a64890a3693516ca73e24e603cd056">00826</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__counts_1_1cvmx__dpi__dmax__counts__s.html">cvmx_dpi_dmax_counts_s</a>         <a class="code" href="unioncvmx__dpi__dmax__counts.html#a18a64890a3693516ca73e24e603cd056">cn70xx</a>;
<a name="l00827"></a><a class="code" href="unioncvmx__dpi__dmax__counts.html#a33e84626d70a853eb2b087974e96e044">00827</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__counts_1_1cvmx__dpi__dmax__counts__s.html">cvmx_dpi_dmax_counts_s</a>         <a class="code" href="unioncvmx__dpi__dmax__counts.html#a33e84626d70a853eb2b087974e96e044">cn70xxp1</a>;
<a name="l00828"></a><a class="code" href="unioncvmx__dpi__dmax__counts.html#af0946623f53cb0d648f0e3f9603845f1">00828</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__counts_1_1cvmx__dpi__dmax__counts__s.html">cvmx_dpi_dmax_counts_s</a>         <a class="code" href="unioncvmx__dpi__dmax__counts.html#af0946623f53cb0d648f0e3f9603845f1">cn73xx</a>;
<a name="l00829"></a><a class="code" href="unioncvmx__dpi__dmax__counts.html#a970d12ec927f84d68ee76c93ccd767a4">00829</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__counts_1_1cvmx__dpi__dmax__counts__s.html">cvmx_dpi_dmax_counts_s</a>         <a class="code" href="unioncvmx__dpi__dmax__counts.html#a970d12ec927f84d68ee76c93ccd767a4">cn78xx</a>;
<a name="l00830"></a><a class="code" href="unioncvmx__dpi__dmax__counts.html#a5fe2f4aa5676149d2b54c45f63a9f8b4">00830</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__counts_1_1cvmx__dpi__dmax__counts__s.html">cvmx_dpi_dmax_counts_s</a>         <a class="code" href="unioncvmx__dpi__dmax__counts.html#a5fe2f4aa5676149d2b54c45f63a9f8b4">cn78xxp1</a>;
<a name="l00831"></a><a class="code" href="unioncvmx__dpi__dmax__counts.html#a5a629354bddfec82a115f174f25a5d50">00831</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__counts_1_1cvmx__dpi__dmax__counts__s.html">cvmx_dpi_dmax_counts_s</a>         <a class="code" href="unioncvmx__dpi__dmax__counts.html#a5a629354bddfec82a115f174f25a5d50">cnf71xx</a>;
<a name="l00832"></a><a class="code" href="unioncvmx__dpi__dmax__counts.html#a7edca9de0f79d7d86d3642f821c99ba4">00832</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__counts_1_1cvmx__dpi__dmax__counts__s.html">cvmx_dpi_dmax_counts_s</a>         <a class="code" href="unioncvmx__dpi__dmax__counts.html#a7edca9de0f79d7d86d3642f821c99ba4">cnf75xx</a>;
<a name="l00833"></a>00833 };
<a name="l00834"></a><a class="code" href="cvmx-dpi-defs_8h.html#a966451088592f4b2965c40890dff3615">00834</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__dmax__counts.html" title="cvmx_dpi_dma::_counts">cvmx_dpi_dmax_counts</a> <a class="code" href="unioncvmx__dpi__dmax__counts.html" title="cvmx_dpi_dma::_counts">cvmx_dpi_dmax_counts_t</a>;
<a name="l00835"></a>00835 <span class="comment"></span>
<a name="l00836"></a>00836 <span class="comment">/**</span>
<a name="l00837"></a>00837 <span class="comment"> * cvmx_dpi_dma#_dbell</span>
<a name="l00838"></a>00838 <span class="comment"> *</span>
<a name="l00839"></a>00839 <span class="comment"> * This is the door bell register for the eight DMA instruction queues.</span>
<a name="l00840"></a>00840 <span class="comment"> *</span>
<a name="l00841"></a>00841 <span class="comment"> */</span>
<a name="l00842"></a><a class="code" href="unioncvmx__dpi__dmax__dbell.html">00842</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__dmax__dbell.html" title="cvmx_dpi_dma::_dbell">cvmx_dpi_dmax_dbell</a> {
<a name="l00843"></a><a class="code" href="unioncvmx__dpi__dmax__dbell.html#ad237864bf16fd74262c5cd6d1115fbcc">00843</a>     uint64_t <a class="code" href="unioncvmx__dpi__dmax__dbell.html#ad237864bf16fd74262c5cd6d1115fbcc">u64</a>;
<a name="l00844"></a><a class="code" href="structcvmx__dpi__dmax__dbell_1_1cvmx__dpi__dmax__dbell__s.html">00844</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__dbell_1_1cvmx__dpi__dmax__dbell__s.html">cvmx_dpi_dmax_dbell_s</a> {
<a name="l00845"></a>00845 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00846"></a>00846 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dmax__dbell_1_1cvmx__dpi__dmax__dbell__s.html#a16f5687982e55300d9ec339d4144ffd5">reserved_16_63</a>               : 48;
<a name="l00847"></a>00847     uint64_t <a class="code" href="structcvmx__dpi__dmax__dbell_1_1cvmx__dpi__dmax__dbell__s.html#a527412594f30ca89b57906650dcb1ecf">dbell</a>                        : 16; <span class="comment">/**&lt; Doorbell value. The value written to this register is added to the number of eight-byte</span>
<a name="l00848"></a>00848 <span class="comment">                                                         words to be read and processed for the low-priority DMA queue. */</span>
<a name="l00849"></a>00849 <span class="preprocessor">#else</span>
<a name="l00850"></a><a class="code" href="structcvmx__dpi__dmax__dbell_1_1cvmx__dpi__dmax__dbell__s.html#a527412594f30ca89b57906650dcb1ecf">00850</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dmax__dbell_1_1cvmx__dpi__dmax__dbell__s.html#a527412594f30ca89b57906650dcb1ecf">dbell</a>                        : 16;
<a name="l00851"></a><a class="code" href="structcvmx__dpi__dmax__dbell_1_1cvmx__dpi__dmax__dbell__s.html#a16f5687982e55300d9ec339d4144ffd5">00851</a>     uint64_t <a class="code" href="structcvmx__dpi__dmax__dbell_1_1cvmx__dpi__dmax__dbell__s.html#a16f5687982e55300d9ec339d4144ffd5">reserved_16_63</a>               : 48;
<a name="l00852"></a>00852 <span class="preprocessor">#endif</span>
<a name="l00853"></a>00853 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__dmax__dbell.html#adfc5d41215fd1de9cedd71968af8f356">s</a>;
<a name="l00854"></a><a class="code" href="unioncvmx__dpi__dmax__dbell.html#a2ae34e7d28fe28845914121d47363e5e">00854</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__dbell_1_1cvmx__dpi__dmax__dbell__s.html">cvmx_dpi_dmax_dbell_s</a>          <a class="code" href="unioncvmx__dpi__dmax__dbell.html#a2ae34e7d28fe28845914121d47363e5e">cn61xx</a>;
<a name="l00855"></a><a class="code" href="unioncvmx__dpi__dmax__dbell.html#ae9578ab0b09c04981f7d8d2ca16af0d6">00855</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__dbell_1_1cvmx__dpi__dmax__dbell__s.html">cvmx_dpi_dmax_dbell_s</a>          <a class="code" href="unioncvmx__dpi__dmax__dbell.html#ae9578ab0b09c04981f7d8d2ca16af0d6">cn63xx</a>;
<a name="l00856"></a><a class="code" href="unioncvmx__dpi__dmax__dbell.html#a58e7a942309fdc52e17b1f7a587eec1e">00856</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__dbell_1_1cvmx__dpi__dmax__dbell__s.html">cvmx_dpi_dmax_dbell_s</a>          <a class="code" href="unioncvmx__dpi__dmax__dbell.html#a58e7a942309fdc52e17b1f7a587eec1e">cn63xxp1</a>;
<a name="l00857"></a><a class="code" href="unioncvmx__dpi__dmax__dbell.html#a5684240d2aa42cb655734c3bdeea5ddb">00857</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__dbell_1_1cvmx__dpi__dmax__dbell__s.html">cvmx_dpi_dmax_dbell_s</a>          <a class="code" href="unioncvmx__dpi__dmax__dbell.html#a5684240d2aa42cb655734c3bdeea5ddb">cn66xx</a>;
<a name="l00858"></a><a class="code" href="unioncvmx__dpi__dmax__dbell.html#aea6efa9807f57e27fe92a10db41d7e9d">00858</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__dbell_1_1cvmx__dpi__dmax__dbell__s.html">cvmx_dpi_dmax_dbell_s</a>          <a class="code" href="unioncvmx__dpi__dmax__dbell.html#aea6efa9807f57e27fe92a10db41d7e9d">cn68xx</a>;
<a name="l00859"></a><a class="code" href="unioncvmx__dpi__dmax__dbell.html#a40c5cba450b7e330b5ee360b5f2ef6ea">00859</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__dbell_1_1cvmx__dpi__dmax__dbell__s.html">cvmx_dpi_dmax_dbell_s</a>          <a class="code" href="unioncvmx__dpi__dmax__dbell.html#a40c5cba450b7e330b5ee360b5f2ef6ea">cn68xxp1</a>;
<a name="l00860"></a><a class="code" href="unioncvmx__dpi__dmax__dbell.html#a18d9cf70a11c59595e2d794c11dc451a">00860</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__dbell_1_1cvmx__dpi__dmax__dbell__s.html">cvmx_dpi_dmax_dbell_s</a>          <a class="code" href="unioncvmx__dpi__dmax__dbell.html#a18d9cf70a11c59595e2d794c11dc451a">cn70xx</a>;
<a name="l00861"></a><a class="code" href="unioncvmx__dpi__dmax__dbell.html#aed54944014f7c9c8ea4aaf1d017b6196">00861</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__dbell_1_1cvmx__dpi__dmax__dbell__s.html">cvmx_dpi_dmax_dbell_s</a>          <a class="code" href="unioncvmx__dpi__dmax__dbell.html#aed54944014f7c9c8ea4aaf1d017b6196">cn70xxp1</a>;
<a name="l00862"></a><a class="code" href="unioncvmx__dpi__dmax__dbell.html#a8193647e623d0646e00f5d6f06d417cc">00862</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__dbell_1_1cvmx__dpi__dmax__dbell__s.html">cvmx_dpi_dmax_dbell_s</a>          <a class="code" href="unioncvmx__dpi__dmax__dbell.html#a8193647e623d0646e00f5d6f06d417cc">cn73xx</a>;
<a name="l00863"></a><a class="code" href="unioncvmx__dpi__dmax__dbell.html#a6a3e229f2647fea75cafef2c6d627a49">00863</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__dbell_1_1cvmx__dpi__dmax__dbell__s.html">cvmx_dpi_dmax_dbell_s</a>          <a class="code" href="unioncvmx__dpi__dmax__dbell.html#a6a3e229f2647fea75cafef2c6d627a49">cn78xx</a>;
<a name="l00864"></a><a class="code" href="unioncvmx__dpi__dmax__dbell.html#ac511c7b2a86d07a443e990acff4ba73f">00864</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__dbell_1_1cvmx__dpi__dmax__dbell__s.html">cvmx_dpi_dmax_dbell_s</a>          <a class="code" href="unioncvmx__dpi__dmax__dbell.html#ac511c7b2a86d07a443e990acff4ba73f">cn78xxp1</a>;
<a name="l00865"></a><a class="code" href="unioncvmx__dpi__dmax__dbell.html#acec5a279e75b32c9b0fdc622c573bf72">00865</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__dbell_1_1cvmx__dpi__dmax__dbell__s.html">cvmx_dpi_dmax_dbell_s</a>          <a class="code" href="unioncvmx__dpi__dmax__dbell.html#acec5a279e75b32c9b0fdc622c573bf72">cnf71xx</a>;
<a name="l00866"></a><a class="code" href="unioncvmx__dpi__dmax__dbell.html#a38817dae1e4cd2d49fbda203a523ad58">00866</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__dbell_1_1cvmx__dpi__dmax__dbell__s.html">cvmx_dpi_dmax_dbell_s</a>          <a class="code" href="unioncvmx__dpi__dmax__dbell.html#a38817dae1e4cd2d49fbda203a523ad58">cnf75xx</a>;
<a name="l00867"></a>00867 };
<a name="l00868"></a><a class="code" href="cvmx-dpi-defs_8h.html#a9af3e901f83cd87b79788047a6e31158">00868</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__dmax__dbell.html" title="cvmx_dpi_dma::_dbell">cvmx_dpi_dmax_dbell</a> <a class="code" href="unioncvmx__dpi__dmax__dbell.html" title="cvmx_dpi_dma::_dbell">cvmx_dpi_dmax_dbell_t</a>;
<a name="l00869"></a>00869 <span class="comment"></span>
<a name="l00870"></a>00870 <span class="comment">/**</span>
<a name="l00871"></a>00871 <span class="comment"> * cvmx_dpi_dma#_err_rsp_status</span>
<a name="l00872"></a>00872 <span class="comment"> */</span>
<a name="l00873"></a><a class="code" href="unioncvmx__dpi__dmax__err__rsp__status.html">00873</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__dmax__err__rsp__status.html" title="cvmx_dpi_dma::_err_rsp_status">cvmx_dpi_dmax_err_rsp_status</a> {
<a name="l00874"></a><a class="code" href="unioncvmx__dpi__dmax__err__rsp__status.html#a8bbf10275dcbf4f4c99f489d0101a520">00874</a>     uint64_t <a class="code" href="unioncvmx__dpi__dmax__err__rsp__status.html#a8bbf10275dcbf4f4c99f489d0101a520">u64</a>;
<a name="l00875"></a><a class="code" href="structcvmx__dpi__dmax__err__rsp__status_1_1cvmx__dpi__dmax__err__rsp__status__s.html">00875</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__err__rsp__status_1_1cvmx__dpi__dmax__err__rsp__status__s.html">cvmx_dpi_dmax_err_rsp_status_s</a> {
<a name="l00876"></a>00876 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00877"></a>00877 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dmax__err__rsp__status_1_1cvmx__dpi__dmax__err__rsp__status__s.html#a2c8135e006720f228e9e1c44e63745b1">reserved_6_63</a>                : 58;
<a name="l00878"></a>00878     uint64_t <a class="code" href="structcvmx__dpi__dmax__err__rsp__status_1_1cvmx__dpi__dmax__err__rsp__status__s.html#a4ecc8f0c6186037d4d925afeb39e113c">status</a>                       : 6;  <span class="comment">/**&lt; [STATUS] captures the ErrorResponse status of the last 6 instructions for each</span>
<a name="l00879"></a>00879 <span class="comment">                                                         instruction queue. [STATUS]&lt;5&gt; represents the status for first instruction in</span>
<a name="l00880"></a>00880 <span class="comment">                                                         instruction order while [STATUS]&lt;0&gt; represents the last or most recent</span>
<a name="l00881"></a>00881 <span class="comment">                                                         instruction. If [STATUS]&lt;n&gt; is set, then the Nth instruction in the given queue</span>
<a name="l00882"></a>00882 <span class="comment">                                                         experienced an ErrorResponse. Otherwise, it completed normally. */</span>
<a name="l00883"></a>00883 <span class="preprocessor">#else</span>
<a name="l00884"></a><a class="code" href="structcvmx__dpi__dmax__err__rsp__status_1_1cvmx__dpi__dmax__err__rsp__status__s.html#a4ecc8f0c6186037d4d925afeb39e113c">00884</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dmax__err__rsp__status_1_1cvmx__dpi__dmax__err__rsp__status__s.html#a4ecc8f0c6186037d4d925afeb39e113c">status</a>                       : 6;
<a name="l00885"></a><a class="code" href="structcvmx__dpi__dmax__err__rsp__status_1_1cvmx__dpi__dmax__err__rsp__status__s.html#a2c8135e006720f228e9e1c44e63745b1">00885</a>     uint64_t <a class="code" href="structcvmx__dpi__dmax__err__rsp__status_1_1cvmx__dpi__dmax__err__rsp__status__s.html#a2c8135e006720f228e9e1c44e63745b1">reserved_6_63</a>                : 58;
<a name="l00886"></a>00886 <span class="preprocessor">#endif</span>
<a name="l00887"></a>00887 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__dmax__err__rsp__status.html#afaa64be7ec6a139334d5e1acd6bbe01a">s</a>;
<a name="l00888"></a><a class="code" href="unioncvmx__dpi__dmax__err__rsp__status.html#a6f906b35f976cc627679d4cf3f7b0d66">00888</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__err__rsp__status_1_1cvmx__dpi__dmax__err__rsp__status__s.html">cvmx_dpi_dmax_err_rsp_status_s</a> <a class="code" href="unioncvmx__dpi__dmax__err__rsp__status.html#a6f906b35f976cc627679d4cf3f7b0d66">cn61xx</a>;
<a name="l00889"></a><a class="code" href="unioncvmx__dpi__dmax__err__rsp__status.html#a8cbd1f906649bab1b60644e1bf329301">00889</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__err__rsp__status_1_1cvmx__dpi__dmax__err__rsp__status__s.html">cvmx_dpi_dmax_err_rsp_status_s</a> <a class="code" href="unioncvmx__dpi__dmax__err__rsp__status.html#a8cbd1f906649bab1b60644e1bf329301">cn66xx</a>;
<a name="l00890"></a><a class="code" href="unioncvmx__dpi__dmax__err__rsp__status.html#ae243099b334e618aa04ad78571975118">00890</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__err__rsp__status_1_1cvmx__dpi__dmax__err__rsp__status__s.html">cvmx_dpi_dmax_err_rsp_status_s</a> <a class="code" href="unioncvmx__dpi__dmax__err__rsp__status.html#ae243099b334e618aa04ad78571975118">cn68xx</a>;
<a name="l00891"></a><a class="code" href="unioncvmx__dpi__dmax__err__rsp__status.html#a111159a50569f421f187ec47e267d46d">00891</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__err__rsp__status_1_1cvmx__dpi__dmax__err__rsp__status__s.html">cvmx_dpi_dmax_err_rsp_status_s</a> <a class="code" href="unioncvmx__dpi__dmax__err__rsp__status.html#a111159a50569f421f187ec47e267d46d">cn68xxp1</a>;
<a name="l00892"></a><a class="code" href="unioncvmx__dpi__dmax__err__rsp__status.html#a8d6a96d0a68419e5e2b86f6425980b47">00892</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__err__rsp__status_1_1cvmx__dpi__dmax__err__rsp__status__s.html">cvmx_dpi_dmax_err_rsp_status_s</a> <a class="code" href="unioncvmx__dpi__dmax__err__rsp__status.html#a8d6a96d0a68419e5e2b86f6425980b47">cn70xx</a>;
<a name="l00893"></a><a class="code" href="unioncvmx__dpi__dmax__err__rsp__status.html#aba6a88844a02778cded163756b434536">00893</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__err__rsp__status_1_1cvmx__dpi__dmax__err__rsp__status__s.html">cvmx_dpi_dmax_err_rsp_status_s</a> <a class="code" href="unioncvmx__dpi__dmax__err__rsp__status.html#aba6a88844a02778cded163756b434536">cn70xxp1</a>;
<a name="l00894"></a><a class="code" href="unioncvmx__dpi__dmax__err__rsp__status.html#a584bfa44c98537f0ea96d46462d98493">00894</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__err__rsp__status_1_1cvmx__dpi__dmax__err__rsp__status__s.html">cvmx_dpi_dmax_err_rsp_status_s</a> <a class="code" href="unioncvmx__dpi__dmax__err__rsp__status.html#a584bfa44c98537f0ea96d46462d98493">cn73xx</a>;
<a name="l00895"></a><a class="code" href="unioncvmx__dpi__dmax__err__rsp__status.html#afd6dc1ab3184d84ad8ee0c3e54dd6079">00895</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__err__rsp__status_1_1cvmx__dpi__dmax__err__rsp__status__s.html">cvmx_dpi_dmax_err_rsp_status_s</a> <a class="code" href="unioncvmx__dpi__dmax__err__rsp__status.html#afd6dc1ab3184d84ad8ee0c3e54dd6079">cn78xx</a>;
<a name="l00896"></a><a class="code" href="unioncvmx__dpi__dmax__err__rsp__status.html#a62f4c95c4606e41a5dda1f2bb12195e3">00896</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__err__rsp__status_1_1cvmx__dpi__dmax__err__rsp__status__s.html">cvmx_dpi_dmax_err_rsp_status_s</a> <a class="code" href="unioncvmx__dpi__dmax__err__rsp__status.html#a62f4c95c4606e41a5dda1f2bb12195e3">cn78xxp1</a>;
<a name="l00897"></a><a class="code" href="unioncvmx__dpi__dmax__err__rsp__status.html#a2a375a062c874be4e0bcca693c65d8ba">00897</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__err__rsp__status_1_1cvmx__dpi__dmax__err__rsp__status__s.html">cvmx_dpi_dmax_err_rsp_status_s</a> <a class="code" href="unioncvmx__dpi__dmax__err__rsp__status.html#a2a375a062c874be4e0bcca693c65d8ba">cnf71xx</a>;
<a name="l00898"></a><a class="code" href="unioncvmx__dpi__dmax__err__rsp__status.html#a403197f7fcdcd7ee30cd1b67f53b2a5f">00898</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__err__rsp__status_1_1cvmx__dpi__dmax__err__rsp__status__s.html">cvmx_dpi_dmax_err_rsp_status_s</a> <a class="code" href="unioncvmx__dpi__dmax__err__rsp__status.html#a403197f7fcdcd7ee30cd1b67f53b2a5f">cnf75xx</a>;
<a name="l00899"></a>00899 };
<a name="l00900"></a><a class="code" href="cvmx-dpi-defs_8h.html#a4ae04b734a58a53ded7783bbe43301e9">00900</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__dmax__err__rsp__status.html" title="cvmx_dpi_dma::_err_rsp_status">cvmx_dpi_dmax_err_rsp_status</a> <a class="code" href="unioncvmx__dpi__dmax__err__rsp__status.html" title="cvmx_dpi_dma::_err_rsp_status">cvmx_dpi_dmax_err_rsp_status_t</a>;
<a name="l00901"></a>00901 <span class="comment"></span>
<a name="l00902"></a>00902 <span class="comment">/**</span>
<a name="l00903"></a>00903 <span class="comment"> * cvmx_dpi_dma#_ibuff_saddr</span>
<a name="l00904"></a>00904 <span class="comment"> *</span>
<a name="l00905"></a>00905 <span class="comment"> * These registers provide the address to start reading instructions for the eight DMA</span>
<a name="l00906"></a>00906 <span class="comment"> * instruction queues.</span>
<a name="l00907"></a>00907 <span class="comment"> */</span>
<a name="l00908"></a><a class="code" href="unioncvmx__dpi__dmax__ibuff__saddr.html">00908</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__dmax__ibuff__saddr.html" title="cvmx_dpi_dma::_ibuff_saddr">cvmx_dpi_dmax_ibuff_saddr</a> {
<a name="l00909"></a><a class="code" href="unioncvmx__dpi__dmax__ibuff__saddr.html#a0598632e94b72af3853c53a9a699729a">00909</a>     uint64_t <a class="code" href="unioncvmx__dpi__dmax__ibuff__saddr.html#a0598632e94b72af3853c53a9a699729a">u64</a>;
<a name="l00910"></a><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__s.html">00910</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__s.html">cvmx_dpi_dmax_ibuff_saddr_s</a> {
<a name="l00911"></a>00911 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00912"></a>00912 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__s.html#a2d3647f6132b0b11af005fa26b4e8469">reserved_62_63</a>               : 2;
<a name="l00913"></a>00913     uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__s.html#adae7f57bfd22a83f8716f3c20496ef6e">csize</a>                        : 14; <span class="comment">/**&lt; The size in 8-byte words of the DMA instruction chunk. This value should only be written</span>
<a name="l00914"></a>00914 <span class="comment">                                                         at known times in order to prevent corruption of the instruction queue. The minimum CSIZE</span>
<a name="l00915"></a>00915 <span class="comment">                                                         is 16 (one cache block). */</span>
<a name="l00916"></a>00916     uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__s.html#a1903f43c235990b5356cee0ee2909e14">reserved_0_47</a>                : 48;
<a name="l00917"></a>00917 <span class="preprocessor">#else</span>
<a name="l00918"></a><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__s.html#a1903f43c235990b5356cee0ee2909e14">00918</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__s.html#a1903f43c235990b5356cee0ee2909e14">reserved_0_47</a>                : 48;
<a name="l00919"></a><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__s.html#adae7f57bfd22a83f8716f3c20496ef6e">00919</a>     uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__s.html#adae7f57bfd22a83f8716f3c20496ef6e">csize</a>                        : 14;
<a name="l00920"></a><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__s.html#a2d3647f6132b0b11af005fa26b4e8469">00920</a>     uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__s.html#a2d3647f6132b0b11af005fa26b4e8469">reserved_62_63</a>               : 2;
<a name="l00921"></a>00921 <span class="preprocessor">#endif</span>
<a name="l00922"></a>00922 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__dmax__ibuff__saddr.html#a4a6c28036437e5c0a27a9a9fc2811efe">s</a>;
<a name="l00923"></a><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn61xx.html">00923</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn61xx.html">cvmx_dpi_dmax_ibuff_saddr_cn61xx</a> {
<a name="l00924"></a>00924 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00925"></a>00925 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn61xx.html#a4cd9abb2366d69aaa0fe064973357839">reserved_62_63</a>               : 2;
<a name="l00926"></a>00926     uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn61xx.html#a3f887152079e5cdadbb306eb722b772c">csize</a>                        : 14; <span class="comment">/**&lt; The size in 8B words of the DMA Instruction Chunk.</span>
<a name="l00927"></a>00927 <span class="comment">                                                         This value should only be written at known times</span>
<a name="l00928"></a>00928 <span class="comment">                                                         in order to prevent corruption of the instruction</span>
<a name="l00929"></a>00929 <span class="comment">                                                         queue.  The minimum CSIZE is 16 (one cacheblock). */</span>
<a name="l00930"></a>00930     uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn61xx.html#ac03b177666575a616c0dd9c83376662f">reserved_41_47</a>               : 7;
<a name="l00931"></a>00931     uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn61xx.html#adf1368b34adcb62aa702b3046a977aba">idle</a>                         : 1;  <span class="comment">/**&lt; DMA Request Queue is IDLE */</span>
<a name="l00932"></a>00932     uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn61xx.html#acb60844613b8baafffa1f2ea2db41e9f">reserved_36_39</a>               : 4;
<a name="l00933"></a>00933     uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn61xx.html#ad1daf323dc338f8e051fa5bdf14b3fb1">saddr</a>                        : 29; <span class="comment">/**&lt; The 128 byte aligned starting or chunk address.</span>
<a name="l00934"></a>00934 <span class="comment">                                                         SADDR is address bit 35:7 of the starting</span>
<a name="l00935"></a>00935 <span class="comment">                                                         instructions address. When new chunks are fetched</span>
<a name="l00936"></a>00936 <span class="comment">                                                         by the HW, SADDR will be updated to reflect the</span>
<a name="l00937"></a>00937 <span class="comment">                                                         address of the current chunk.</span>
<a name="l00938"></a>00938 <span class="comment">                                                         A write to SADDR resets both the queue&apos;s doorbell</span>
<a name="l00939"></a>00939 <span class="comment">                                                         (DPI_DMAx_COUNTS[DBELL) and its tail pointer</span>
<a name="l00940"></a>00940 <span class="comment">                                                         (DPI_DMAx_NADDR[ADDR]). */</span>
<a name="l00941"></a>00941     uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn61xx.html#a64ee1240451b3b8e0e727155bb387c54">reserved_0_6</a>                 : 7;
<a name="l00942"></a>00942 <span class="preprocessor">#else</span>
<a name="l00943"></a><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn61xx.html#a64ee1240451b3b8e0e727155bb387c54">00943</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn61xx.html#a64ee1240451b3b8e0e727155bb387c54">reserved_0_6</a>                 : 7;
<a name="l00944"></a><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn61xx.html#ad1daf323dc338f8e051fa5bdf14b3fb1">00944</a>     uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn61xx.html#ad1daf323dc338f8e051fa5bdf14b3fb1">saddr</a>                        : 29;
<a name="l00945"></a><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn61xx.html#acb60844613b8baafffa1f2ea2db41e9f">00945</a>     uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn61xx.html#acb60844613b8baafffa1f2ea2db41e9f">reserved_36_39</a>               : 4;
<a name="l00946"></a><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn61xx.html#adf1368b34adcb62aa702b3046a977aba">00946</a>     uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn61xx.html#adf1368b34adcb62aa702b3046a977aba">idle</a>                         : 1;
<a name="l00947"></a><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn61xx.html#ac03b177666575a616c0dd9c83376662f">00947</a>     uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn61xx.html#ac03b177666575a616c0dd9c83376662f">reserved_41_47</a>               : 7;
<a name="l00948"></a><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn61xx.html#a3f887152079e5cdadbb306eb722b772c">00948</a>     uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn61xx.html#a3f887152079e5cdadbb306eb722b772c">csize</a>                        : 14;
<a name="l00949"></a><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn61xx.html#a4cd9abb2366d69aaa0fe064973357839">00949</a>     uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn61xx.html#a4cd9abb2366d69aaa0fe064973357839">reserved_62_63</a>               : 2;
<a name="l00950"></a>00950 <span class="preprocessor">#endif</span>
<a name="l00951"></a>00951 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__dmax__ibuff__saddr.html#a0074e4c08cf8656f7331f56b820cc3f8">cn61xx</a>;
<a name="l00952"></a><a class="code" href="unioncvmx__dpi__dmax__ibuff__saddr.html#a055c5bd595d225ec6fbf7a2b3952239c">00952</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn61xx.html">cvmx_dpi_dmax_ibuff_saddr_cn61xx</a> <a class="code" href="unioncvmx__dpi__dmax__ibuff__saddr.html#a055c5bd595d225ec6fbf7a2b3952239c">cn63xx</a>;
<a name="l00953"></a><a class="code" href="unioncvmx__dpi__dmax__ibuff__saddr.html#a104b92ef908744cf1fdc58f65cb402ad">00953</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn61xx.html">cvmx_dpi_dmax_ibuff_saddr_cn61xx</a> <a class="code" href="unioncvmx__dpi__dmax__ibuff__saddr.html#a104b92ef908744cf1fdc58f65cb402ad">cn63xxp1</a>;
<a name="l00954"></a><a class="code" href="unioncvmx__dpi__dmax__ibuff__saddr.html#a66d82fb680417cb97b6b4f955d07608d">00954</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn61xx.html">cvmx_dpi_dmax_ibuff_saddr_cn61xx</a> <a class="code" href="unioncvmx__dpi__dmax__ibuff__saddr.html#a66d82fb680417cb97b6b4f955d07608d">cn66xx</a>;
<a name="l00955"></a><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn68xx.html">00955</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn68xx.html">cvmx_dpi_dmax_ibuff_saddr_cn68xx</a> {
<a name="l00956"></a>00956 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00957"></a>00957 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn68xx.html#a28987dd43de88188273c715359f7a24d">reserved_62_63</a>               : 2;
<a name="l00958"></a>00958     uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn68xx.html#ab311963fc82fd95f45519c676f7f307a">csize</a>                        : 14; <span class="comment">/**&lt; The size in 8B words of the DMA Instruction Chunk.</span>
<a name="l00959"></a>00959 <span class="comment">                                                         This value should only be written at known times</span>
<a name="l00960"></a>00960 <span class="comment">                                                         in order to prevent corruption of the instruction</span>
<a name="l00961"></a>00961 <span class="comment">                                                         queue.  The minimum CSIZE is 16 (one cacheblock). */</span>
<a name="l00962"></a>00962     uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn68xx.html#aee3a924d960cf2b4fb9d79274207d567">reserved_41_47</a>               : 7;
<a name="l00963"></a>00963     uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn68xx.html#ac5c8d0010479d837811c6d476ad29b85">idle</a>                         : 1;  <span class="comment">/**&lt; DMA Request Queue is IDLE */</span>
<a name="l00964"></a>00964     uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn68xx.html#a34e7b3698f5c2532b95582fb15128a9e">saddr</a>                        : 33; <span class="comment">/**&lt; The 128 byte aligned starting or chunk address.</span>
<a name="l00965"></a>00965 <span class="comment">                                                         SADDR is address bits 39:7 of the starting</span>
<a name="l00966"></a>00966 <span class="comment">                                                         instructions address. When new chunks are fetched</span>
<a name="l00967"></a>00967 <span class="comment">                                                         by the HW, SADDR will be updated to reflect the</span>
<a name="l00968"></a>00968 <span class="comment">                                                         address of the current chunk.</span>
<a name="l00969"></a>00969 <span class="comment">                                                         A write to SADDR resets both the queue&apos;s doorbell</span>
<a name="l00970"></a>00970 <span class="comment">                                                         (DPI_DMAx_COUNTS[DBELL) and its tail pointer</span>
<a name="l00971"></a>00971 <span class="comment">                                                         (DPI_DMAx_NADDR[ADDR]). */</span>
<a name="l00972"></a>00972     uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn68xx.html#a1d7b5c343cfb659b5bb8a3c74e192f8a">reserved_0_6</a>                 : 7;
<a name="l00973"></a>00973 <span class="preprocessor">#else</span>
<a name="l00974"></a><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn68xx.html#a1d7b5c343cfb659b5bb8a3c74e192f8a">00974</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn68xx.html#a1d7b5c343cfb659b5bb8a3c74e192f8a">reserved_0_6</a>                 : 7;
<a name="l00975"></a><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn68xx.html#a34e7b3698f5c2532b95582fb15128a9e">00975</a>     uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn68xx.html#a34e7b3698f5c2532b95582fb15128a9e">saddr</a>                        : 33;
<a name="l00976"></a><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn68xx.html#ac5c8d0010479d837811c6d476ad29b85">00976</a>     uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn68xx.html#ac5c8d0010479d837811c6d476ad29b85">idle</a>                         : 1;
<a name="l00977"></a><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn68xx.html#aee3a924d960cf2b4fb9d79274207d567">00977</a>     uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn68xx.html#aee3a924d960cf2b4fb9d79274207d567">reserved_41_47</a>               : 7;
<a name="l00978"></a><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn68xx.html#ab311963fc82fd95f45519c676f7f307a">00978</a>     uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn68xx.html#ab311963fc82fd95f45519c676f7f307a">csize</a>                        : 14;
<a name="l00979"></a><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn68xx.html#a28987dd43de88188273c715359f7a24d">00979</a>     uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn68xx.html#a28987dd43de88188273c715359f7a24d">reserved_62_63</a>               : 2;
<a name="l00980"></a>00980 <span class="preprocessor">#endif</span>
<a name="l00981"></a>00981 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__dmax__ibuff__saddr.html#aabd769552ee105acef5b9d2241a7cdfb">cn68xx</a>;
<a name="l00982"></a><a class="code" href="unioncvmx__dpi__dmax__ibuff__saddr.html#a3200ab813b0604ffec9c02ebc26f7b14">00982</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn68xx.html">cvmx_dpi_dmax_ibuff_saddr_cn68xx</a> <a class="code" href="unioncvmx__dpi__dmax__ibuff__saddr.html#a3200ab813b0604ffec9c02ebc26f7b14">cn68xxp1</a>;
<a name="l00983"></a><a class="code" href="unioncvmx__dpi__dmax__ibuff__saddr.html#a708652595ca0bdbf8c5c416afff61039">00983</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn61xx.html">cvmx_dpi_dmax_ibuff_saddr_cn61xx</a> <a class="code" href="unioncvmx__dpi__dmax__ibuff__saddr.html#a708652595ca0bdbf8c5c416afff61039">cn70xx</a>;
<a name="l00984"></a><a class="code" href="unioncvmx__dpi__dmax__ibuff__saddr.html#afd5df31c79d3aea8b8f097635570863c">00984</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn61xx.html">cvmx_dpi_dmax_ibuff_saddr_cn61xx</a> <a class="code" href="unioncvmx__dpi__dmax__ibuff__saddr.html#afd5df31c79d3aea8b8f097635570863c">cn70xxp1</a>;
<a name="l00985"></a><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn73xx.html">00985</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn73xx.html">cvmx_dpi_dmax_ibuff_saddr_cn73xx</a> {
<a name="l00986"></a>00986 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00987"></a>00987 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn73xx.html#ad269cc269158d2385a6ff7eaa9c3a847">idle</a>                         : 1;  <span class="comment">/**&lt; DMA request queue is idle. When asserted, the associated request queue is idle. */</span>
<a name="l00988"></a>00988     uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn73xx.html#a696d8dac0786e1d580044e09fb786e92">reserved_62_62</a>               : 1;
<a name="l00989"></a>00989     uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn73xx.html#a95c43d1153506f4b6767f91f86ac2720">csize</a>                        : 14; <span class="comment">/**&lt; The size in 8-byte words of the DMA instruction chunk. This value should only be written</span>
<a name="l00990"></a>00990 <span class="comment">                                                         at known times in order to prevent corruption of the instruction queue. The minimum CSIZE</span>
<a name="l00991"></a>00991 <span class="comment">                                                         is 16 (one cache block). */</span>
<a name="l00992"></a>00992     uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn73xx.html#a29ac80f6e67d77e10bb061c6b017793f">reserved_42_47</a>               : 6;
<a name="l00993"></a>00993     uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn73xx.html#a5a3225a78c077158d78eb2767a1adb51">saddr</a>                        : 35; <span class="comment">/**&lt; Starting address. The 128-byte aligned starting or chunk address. SADDR is address bit</span>
<a name="l00994"></a>00994 <span class="comment">                                                         &lt;41:7&gt; of the starting instructions address. When new chunks are fetched by the hardware,</span>
<a name="l00995"></a>00995 <span class="comment">                                                         SADDR is updated to reflect the address of the current chunk. A write to SADDR resets both</span>
<a name="l00996"></a>00996 <span class="comment">                                                         the queue&apos;s doorbell (DPI_DMA()_COUNTS[DBELL) and its tail pointer</span>
<a name="l00997"></a>00997 <span class="comment">                                                         (DPI_DMA()_NADDR[ADDR]). */</span>
<a name="l00998"></a>00998     uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn73xx.html#adc6137f366a49d32bf9f0a44b8875031">reserved_0_6</a>                 : 7;
<a name="l00999"></a>00999 <span class="preprocessor">#else</span>
<a name="l01000"></a><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn73xx.html#adc6137f366a49d32bf9f0a44b8875031">01000</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn73xx.html#adc6137f366a49d32bf9f0a44b8875031">reserved_0_6</a>                 : 7;
<a name="l01001"></a><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn73xx.html#a5a3225a78c077158d78eb2767a1adb51">01001</a>     uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn73xx.html#a5a3225a78c077158d78eb2767a1adb51">saddr</a>                        : 35;
<a name="l01002"></a><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn73xx.html#a29ac80f6e67d77e10bb061c6b017793f">01002</a>     uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn73xx.html#a29ac80f6e67d77e10bb061c6b017793f">reserved_42_47</a>               : 6;
<a name="l01003"></a><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn73xx.html#a95c43d1153506f4b6767f91f86ac2720">01003</a>     uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn73xx.html#a95c43d1153506f4b6767f91f86ac2720">csize</a>                        : 14;
<a name="l01004"></a><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn73xx.html#a696d8dac0786e1d580044e09fb786e92">01004</a>     uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn73xx.html#a696d8dac0786e1d580044e09fb786e92">reserved_62_62</a>               : 1;
<a name="l01005"></a><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn73xx.html#ad269cc269158d2385a6ff7eaa9c3a847">01005</a>     uint64_t <a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn73xx.html#ad269cc269158d2385a6ff7eaa9c3a847">idle</a>                         : 1;
<a name="l01006"></a>01006 <span class="preprocessor">#endif</span>
<a name="l01007"></a>01007 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__dmax__ibuff__saddr.html#ac5141bc165172bcf6e2277cca0ad7878">cn73xx</a>;
<a name="l01008"></a><a class="code" href="unioncvmx__dpi__dmax__ibuff__saddr.html#a395214adc363e8cab057f5536d713948">01008</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn73xx.html">cvmx_dpi_dmax_ibuff_saddr_cn73xx</a> <a class="code" href="unioncvmx__dpi__dmax__ibuff__saddr.html#a395214adc363e8cab057f5536d713948">cn78xx</a>;
<a name="l01009"></a><a class="code" href="unioncvmx__dpi__dmax__ibuff__saddr.html#a778b15f5bcf2d7497350348cba3f16d2">01009</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn73xx.html">cvmx_dpi_dmax_ibuff_saddr_cn73xx</a> <a class="code" href="unioncvmx__dpi__dmax__ibuff__saddr.html#a778b15f5bcf2d7497350348cba3f16d2">cn78xxp1</a>;
<a name="l01010"></a><a class="code" href="unioncvmx__dpi__dmax__ibuff__saddr.html#acfeb055901ec379af056e18f81ad5b3b">01010</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn61xx.html">cvmx_dpi_dmax_ibuff_saddr_cn61xx</a> <a class="code" href="unioncvmx__dpi__dmax__ibuff__saddr.html#acfeb055901ec379af056e18f81ad5b3b">cnf71xx</a>;
<a name="l01011"></a><a class="code" href="unioncvmx__dpi__dmax__ibuff__saddr.html#a2b7322f925a61662beeb0bbd4d614bdf">01011</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__ibuff__saddr_1_1cvmx__dpi__dmax__ibuff__saddr__cn73xx.html">cvmx_dpi_dmax_ibuff_saddr_cn73xx</a> <a class="code" href="unioncvmx__dpi__dmax__ibuff__saddr.html#a2b7322f925a61662beeb0bbd4d614bdf">cnf75xx</a>;
<a name="l01012"></a>01012 };
<a name="l01013"></a><a class="code" href="cvmx-dpi-defs_8h.html#ad1bf9a49443f79aa53470ffd8cded1bd">01013</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__dmax__ibuff__saddr.html" title="cvmx_dpi_dma::_ibuff_saddr">cvmx_dpi_dmax_ibuff_saddr</a> <a class="code" href="unioncvmx__dpi__dmax__ibuff__saddr.html" title="cvmx_dpi_dma::_ibuff_saddr">cvmx_dpi_dmax_ibuff_saddr_t</a>;
<a name="l01014"></a>01014 <span class="comment"></span>
<a name="l01015"></a>01015 <span class="comment">/**</span>
<a name="l01016"></a>01016 <span class="comment"> * cvmx_dpi_dma#_iflight</span>
<a name="l01017"></a>01017 <span class="comment"> */</span>
<a name="l01018"></a><a class="code" href="unioncvmx__dpi__dmax__iflight.html">01018</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__dmax__iflight.html" title="cvmx_dpi_dma::_iflight">cvmx_dpi_dmax_iflight</a> {
<a name="l01019"></a><a class="code" href="unioncvmx__dpi__dmax__iflight.html#a7692a97019fbb0e07f26cb4a6db050c8">01019</a>     uint64_t <a class="code" href="unioncvmx__dpi__dmax__iflight.html#a7692a97019fbb0e07f26cb4a6db050c8">u64</a>;
<a name="l01020"></a><a class="code" href="structcvmx__dpi__dmax__iflight_1_1cvmx__dpi__dmax__iflight__s.html">01020</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__iflight_1_1cvmx__dpi__dmax__iflight__s.html">cvmx_dpi_dmax_iflight_s</a> {
<a name="l01021"></a>01021 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01022"></a>01022 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dmax__iflight_1_1cvmx__dpi__dmax__iflight__s.html#aa801c41f7fbf096f8728dde5e9f1911b">reserved_3_63</a>                : 61;
<a name="l01023"></a>01023     uint64_t <a class="code" href="structcvmx__dpi__dmax__iflight_1_1cvmx__dpi__dmax__iflight__s.html#abd1ee132de091992e10daa1683f08277">cnt</a>                          : 3;  <span class="comment">/**&lt; The number of instructions from a given queue that can be in flight to the DMA engines at</span>
<a name="l01024"></a>01024 <span class="comment">                                                         a time. Reset value matches the number of DMA engines. */</span>
<a name="l01025"></a>01025 <span class="preprocessor">#else</span>
<a name="l01026"></a><a class="code" href="structcvmx__dpi__dmax__iflight_1_1cvmx__dpi__dmax__iflight__s.html#abd1ee132de091992e10daa1683f08277">01026</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dmax__iflight_1_1cvmx__dpi__dmax__iflight__s.html#abd1ee132de091992e10daa1683f08277">cnt</a>                          : 3;
<a name="l01027"></a><a class="code" href="structcvmx__dpi__dmax__iflight_1_1cvmx__dpi__dmax__iflight__s.html#aa801c41f7fbf096f8728dde5e9f1911b">01027</a>     uint64_t <a class="code" href="structcvmx__dpi__dmax__iflight_1_1cvmx__dpi__dmax__iflight__s.html#aa801c41f7fbf096f8728dde5e9f1911b">reserved_3_63</a>                : 61;
<a name="l01028"></a>01028 <span class="preprocessor">#endif</span>
<a name="l01029"></a>01029 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__dmax__iflight.html#ad3fa8a0ee54ea730ac0a4d7bd8bda8e6">s</a>;
<a name="l01030"></a><a class="code" href="unioncvmx__dpi__dmax__iflight.html#adba4ddc0427f17761c700dfe70dfc256">01030</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__iflight_1_1cvmx__dpi__dmax__iflight__s.html">cvmx_dpi_dmax_iflight_s</a>        <a class="code" href="unioncvmx__dpi__dmax__iflight.html#adba4ddc0427f17761c700dfe70dfc256">cn61xx</a>;
<a name="l01031"></a><a class="code" href="unioncvmx__dpi__dmax__iflight.html#a432e797eabc04da383772ce5d3a8ef2d">01031</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__iflight_1_1cvmx__dpi__dmax__iflight__s.html">cvmx_dpi_dmax_iflight_s</a>        <a class="code" href="unioncvmx__dpi__dmax__iflight.html#a432e797eabc04da383772ce5d3a8ef2d">cn66xx</a>;
<a name="l01032"></a><a class="code" href="unioncvmx__dpi__dmax__iflight.html#aa24c4d00df9696e7e9c7ae3071305f84">01032</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__iflight_1_1cvmx__dpi__dmax__iflight__s.html">cvmx_dpi_dmax_iflight_s</a>        <a class="code" href="unioncvmx__dpi__dmax__iflight.html#aa24c4d00df9696e7e9c7ae3071305f84">cn68xx</a>;
<a name="l01033"></a><a class="code" href="unioncvmx__dpi__dmax__iflight.html#aeaaa825e6c82c6dd01f77500b8bc1dd0">01033</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__iflight_1_1cvmx__dpi__dmax__iflight__s.html">cvmx_dpi_dmax_iflight_s</a>        <a class="code" href="unioncvmx__dpi__dmax__iflight.html#aeaaa825e6c82c6dd01f77500b8bc1dd0">cn68xxp1</a>;
<a name="l01034"></a><a class="code" href="unioncvmx__dpi__dmax__iflight.html#a5985e20d404d4b2ffcf73987eb1cc7bc">01034</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__iflight_1_1cvmx__dpi__dmax__iflight__s.html">cvmx_dpi_dmax_iflight_s</a>        <a class="code" href="unioncvmx__dpi__dmax__iflight.html#a5985e20d404d4b2ffcf73987eb1cc7bc">cn70xx</a>;
<a name="l01035"></a><a class="code" href="unioncvmx__dpi__dmax__iflight.html#a933217fbce14e45042b22f11e9c41d29">01035</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__iflight_1_1cvmx__dpi__dmax__iflight__s.html">cvmx_dpi_dmax_iflight_s</a>        <a class="code" href="unioncvmx__dpi__dmax__iflight.html#a933217fbce14e45042b22f11e9c41d29">cn70xxp1</a>;
<a name="l01036"></a><a class="code" href="unioncvmx__dpi__dmax__iflight.html#ae296a9f6c89aee9a6c7fe8784df2ef61">01036</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__iflight_1_1cvmx__dpi__dmax__iflight__s.html">cvmx_dpi_dmax_iflight_s</a>        <a class="code" href="unioncvmx__dpi__dmax__iflight.html#ae296a9f6c89aee9a6c7fe8784df2ef61">cn73xx</a>;
<a name="l01037"></a><a class="code" href="unioncvmx__dpi__dmax__iflight.html#a6db863b417914fcea4ea251212830b68">01037</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__iflight_1_1cvmx__dpi__dmax__iflight__s.html">cvmx_dpi_dmax_iflight_s</a>        <a class="code" href="unioncvmx__dpi__dmax__iflight.html#a6db863b417914fcea4ea251212830b68">cn78xx</a>;
<a name="l01038"></a><a class="code" href="unioncvmx__dpi__dmax__iflight.html#a1a2a721e17d010638cfa7433c8ecc8c1">01038</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__iflight_1_1cvmx__dpi__dmax__iflight__s.html">cvmx_dpi_dmax_iflight_s</a>        <a class="code" href="unioncvmx__dpi__dmax__iflight.html#a1a2a721e17d010638cfa7433c8ecc8c1">cn78xxp1</a>;
<a name="l01039"></a><a class="code" href="unioncvmx__dpi__dmax__iflight.html#a8b4f5184877110935cad541c9965d71e">01039</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__iflight_1_1cvmx__dpi__dmax__iflight__s.html">cvmx_dpi_dmax_iflight_s</a>        <a class="code" href="unioncvmx__dpi__dmax__iflight.html#a8b4f5184877110935cad541c9965d71e">cnf71xx</a>;
<a name="l01040"></a><a class="code" href="unioncvmx__dpi__dmax__iflight.html#abb533ed1496fff3d110943e864409d7f">01040</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__iflight_1_1cvmx__dpi__dmax__iflight__s.html">cvmx_dpi_dmax_iflight_s</a>        <a class="code" href="unioncvmx__dpi__dmax__iflight.html#abb533ed1496fff3d110943e864409d7f">cnf75xx</a>;
<a name="l01041"></a>01041 };
<a name="l01042"></a><a class="code" href="cvmx-dpi-defs_8h.html#af4f0f198914fd9583b8c952ae47b1735">01042</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__dmax__iflight.html" title="cvmx_dpi_dma::_iflight">cvmx_dpi_dmax_iflight</a> <a class="code" href="unioncvmx__dpi__dmax__iflight.html" title="cvmx_dpi_dma::_iflight">cvmx_dpi_dmax_iflight_t</a>;
<a name="l01043"></a>01043 <span class="comment"></span>
<a name="l01044"></a>01044 <span class="comment">/**</span>
<a name="l01045"></a>01045 <span class="comment"> * cvmx_dpi_dma#_naddr</span>
<a name="l01046"></a>01046 <span class="comment"> *</span>
<a name="l01047"></a>01047 <span class="comment"> * These registers provide the L2C addresses to read the next Ichunk data.</span>
<a name="l01048"></a>01048 <span class="comment"> *</span>
<a name="l01049"></a>01049 <span class="comment"> */</span>
<a name="l01050"></a><a class="code" href="unioncvmx__dpi__dmax__naddr.html">01050</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__dmax__naddr.html" title="cvmx_dpi_dma::_naddr">cvmx_dpi_dmax_naddr</a> {
<a name="l01051"></a><a class="code" href="unioncvmx__dpi__dmax__naddr.html#a92ba9106beea3dd698921511f126154f">01051</a>     uint64_t <a class="code" href="unioncvmx__dpi__dmax__naddr.html#a92ba9106beea3dd698921511f126154f">u64</a>;
<a name="l01052"></a><a class="code" href="structcvmx__dpi__dmax__naddr_1_1cvmx__dpi__dmax__naddr__s.html">01052</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__naddr_1_1cvmx__dpi__dmax__naddr__s.html">cvmx_dpi_dmax_naddr_s</a> {
<a name="l01053"></a>01053 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01054"></a>01054 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dmax__naddr_1_1cvmx__dpi__dmax__naddr__s.html#ad0d1fccca063a334c6256069b0994b15">reserved_42_63</a>               : 22;
<a name="l01055"></a>01055     uint64_t <a class="code" href="structcvmx__dpi__dmax__naddr_1_1cvmx__dpi__dmax__naddr__s.html#af19842fb69265952142cfe4658482c21">addr</a>                         : 42; <span class="comment">/**&lt; Address. Provides the next L2C address to read instructions. */</span>
<a name="l01056"></a>01056 <span class="preprocessor">#else</span>
<a name="l01057"></a><a class="code" href="structcvmx__dpi__dmax__naddr_1_1cvmx__dpi__dmax__naddr__s.html#af19842fb69265952142cfe4658482c21">01057</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dmax__naddr_1_1cvmx__dpi__dmax__naddr__s.html#af19842fb69265952142cfe4658482c21">addr</a>                         : 42;
<a name="l01058"></a><a class="code" href="structcvmx__dpi__dmax__naddr_1_1cvmx__dpi__dmax__naddr__s.html#ad0d1fccca063a334c6256069b0994b15">01058</a>     uint64_t <a class="code" href="structcvmx__dpi__dmax__naddr_1_1cvmx__dpi__dmax__naddr__s.html#ad0d1fccca063a334c6256069b0994b15">reserved_42_63</a>               : 22;
<a name="l01059"></a>01059 <span class="preprocessor">#endif</span>
<a name="l01060"></a>01060 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__dmax__naddr.html#a2c3e54542a6d8e2250bc3daeba446760">s</a>;
<a name="l01061"></a><a class="code" href="structcvmx__dpi__dmax__naddr_1_1cvmx__dpi__dmax__naddr__cn61xx.html">01061</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__naddr_1_1cvmx__dpi__dmax__naddr__cn61xx.html">cvmx_dpi_dmax_naddr_cn61xx</a> {
<a name="l01062"></a>01062 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01063"></a>01063 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dmax__naddr_1_1cvmx__dpi__dmax__naddr__cn61xx.html#a6ba3c5794f7c6eed1a0f4583a29f639a">reserved_36_63</a>               : 28;
<a name="l01064"></a>01064     uint64_t <a class="code" href="structcvmx__dpi__dmax__naddr_1_1cvmx__dpi__dmax__naddr__cn61xx.html#ab3ba738dbdfd56f95c9a42760be97a77">addr</a>                         : 36; <span class="comment">/**&lt; The next L2C address to read DMA# instructions</span>
<a name="l01065"></a>01065 <span class="comment">                                                         from. */</span>
<a name="l01066"></a>01066 <span class="preprocessor">#else</span>
<a name="l01067"></a><a class="code" href="structcvmx__dpi__dmax__naddr_1_1cvmx__dpi__dmax__naddr__cn61xx.html#ab3ba738dbdfd56f95c9a42760be97a77">01067</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dmax__naddr_1_1cvmx__dpi__dmax__naddr__cn61xx.html#ab3ba738dbdfd56f95c9a42760be97a77">addr</a>                         : 36;
<a name="l01068"></a><a class="code" href="structcvmx__dpi__dmax__naddr_1_1cvmx__dpi__dmax__naddr__cn61xx.html#a6ba3c5794f7c6eed1a0f4583a29f639a">01068</a>     uint64_t <a class="code" href="structcvmx__dpi__dmax__naddr_1_1cvmx__dpi__dmax__naddr__cn61xx.html#a6ba3c5794f7c6eed1a0f4583a29f639a">reserved_36_63</a>               : 28;
<a name="l01069"></a>01069 <span class="preprocessor">#endif</span>
<a name="l01070"></a>01070 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__dmax__naddr.html#ad9d7d9b0053cfae405ab00db414adb31">cn61xx</a>;
<a name="l01071"></a><a class="code" href="unioncvmx__dpi__dmax__naddr.html#abe611f6f4b528a467f125f033c34bcdb">01071</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__naddr_1_1cvmx__dpi__dmax__naddr__cn61xx.html">cvmx_dpi_dmax_naddr_cn61xx</a>     <a class="code" href="unioncvmx__dpi__dmax__naddr.html#abe611f6f4b528a467f125f033c34bcdb">cn63xx</a>;
<a name="l01072"></a><a class="code" href="unioncvmx__dpi__dmax__naddr.html#afd34c051d929e2bddc657a8bea73cfaf">01072</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__naddr_1_1cvmx__dpi__dmax__naddr__cn61xx.html">cvmx_dpi_dmax_naddr_cn61xx</a>     <a class="code" href="unioncvmx__dpi__dmax__naddr.html#afd34c051d929e2bddc657a8bea73cfaf">cn63xxp1</a>;
<a name="l01073"></a><a class="code" href="unioncvmx__dpi__dmax__naddr.html#aa6d67759c98db8e50bbe2919f8308ba0">01073</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__naddr_1_1cvmx__dpi__dmax__naddr__cn61xx.html">cvmx_dpi_dmax_naddr_cn61xx</a>     <a class="code" href="unioncvmx__dpi__dmax__naddr.html#aa6d67759c98db8e50bbe2919f8308ba0">cn66xx</a>;
<a name="l01074"></a><a class="code" href="structcvmx__dpi__dmax__naddr_1_1cvmx__dpi__dmax__naddr__cn68xx.html">01074</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__naddr_1_1cvmx__dpi__dmax__naddr__cn68xx.html">cvmx_dpi_dmax_naddr_cn68xx</a> {
<a name="l01075"></a>01075 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01076"></a>01076 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dmax__naddr_1_1cvmx__dpi__dmax__naddr__cn68xx.html#a24545c46a79aa3ab71014fd358e0da7f">reserved_40_63</a>               : 24;
<a name="l01077"></a>01077     uint64_t <a class="code" href="structcvmx__dpi__dmax__naddr_1_1cvmx__dpi__dmax__naddr__cn68xx.html#a4ecceb8bef4decd4d1bbdd23c5a20cb6">addr</a>                         : 40; <span class="comment">/**&lt; The next L2C address to read DMA# instructions</span>
<a name="l01078"></a>01078 <span class="comment">                                                         from. */</span>
<a name="l01079"></a>01079 <span class="preprocessor">#else</span>
<a name="l01080"></a><a class="code" href="structcvmx__dpi__dmax__naddr_1_1cvmx__dpi__dmax__naddr__cn68xx.html#a4ecceb8bef4decd4d1bbdd23c5a20cb6">01080</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dmax__naddr_1_1cvmx__dpi__dmax__naddr__cn68xx.html#a4ecceb8bef4decd4d1bbdd23c5a20cb6">addr</a>                         : 40;
<a name="l01081"></a><a class="code" href="structcvmx__dpi__dmax__naddr_1_1cvmx__dpi__dmax__naddr__cn68xx.html#a24545c46a79aa3ab71014fd358e0da7f">01081</a>     uint64_t <a class="code" href="structcvmx__dpi__dmax__naddr_1_1cvmx__dpi__dmax__naddr__cn68xx.html#a24545c46a79aa3ab71014fd358e0da7f">reserved_40_63</a>               : 24;
<a name="l01082"></a>01082 <span class="preprocessor">#endif</span>
<a name="l01083"></a>01083 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__dmax__naddr.html#ab319d58f2bd6eeb2e469ab5c5a1f229b">cn68xx</a>;
<a name="l01084"></a><a class="code" href="unioncvmx__dpi__dmax__naddr.html#ac8a072becc6a661df85b56917c6d7764">01084</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__naddr_1_1cvmx__dpi__dmax__naddr__cn68xx.html">cvmx_dpi_dmax_naddr_cn68xx</a>     <a class="code" href="unioncvmx__dpi__dmax__naddr.html#ac8a072becc6a661df85b56917c6d7764">cn68xxp1</a>;
<a name="l01085"></a><a class="code" href="unioncvmx__dpi__dmax__naddr.html#ad745bd1d5f9872eb80ab492abe834c30">01085</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__naddr_1_1cvmx__dpi__dmax__naddr__cn61xx.html">cvmx_dpi_dmax_naddr_cn61xx</a>     <a class="code" href="unioncvmx__dpi__dmax__naddr.html#ad745bd1d5f9872eb80ab492abe834c30">cn70xx</a>;
<a name="l01086"></a><a class="code" href="unioncvmx__dpi__dmax__naddr.html#a39793c91ecd4b56cc7cadbc382c69821">01086</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__naddr_1_1cvmx__dpi__dmax__naddr__cn61xx.html">cvmx_dpi_dmax_naddr_cn61xx</a>     <a class="code" href="unioncvmx__dpi__dmax__naddr.html#a39793c91ecd4b56cc7cadbc382c69821">cn70xxp1</a>;
<a name="l01087"></a><a class="code" href="unioncvmx__dpi__dmax__naddr.html#a2fc0f601ad1319bfc99ab77caff3bb5a">01087</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__naddr_1_1cvmx__dpi__dmax__naddr__s.html">cvmx_dpi_dmax_naddr_s</a>          <a class="code" href="unioncvmx__dpi__dmax__naddr.html#a2fc0f601ad1319bfc99ab77caff3bb5a">cn73xx</a>;
<a name="l01088"></a><a class="code" href="unioncvmx__dpi__dmax__naddr.html#ac1c5b966f4d7d6a235c210b603dbb487">01088</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__naddr_1_1cvmx__dpi__dmax__naddr__s.html">cvmx_dpi_dmax_naddr_s</a>          <a class="code" href="unioncvmx__dpi__dmax__naddr.html#ac1c5b966f4d7d6a235c210b603dbb487">cn78xx</a>;
<a name="l01089"></a><a class="code" href="unioncvmx__dpi__dmax__naddr.html#a741ed695fda93c78d128d6ba0c9380c4">01089</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__naddr_1_1cvmx__dpi__dmax__naddr__s.html">cvmx_dpi_dmax_naddr_s</a>          <a class="code" href="unioncvmx__dpi__dmax__naddr.html#a741ed695fda93c78d128d6ba0c9380c4">cn78xxp1</a>;
<a name="l01090"></a><a class="code" href="unioncvmx__dpi__dmax__naddr.html#ae1ebe0dc60d32954ec7750590d19fa80">01090</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__naddr_1_1cvmx__dpi__dmax__naddr__cn61xx.html">cvmx_dpi_dmax_naddr_cn61xx</a>     <a class="code" href="unioncvmx__dpi__dmax__naddr.html#ae1ebe0dc60d32954ec7750590d19fa80">cnf71xx</a>;
<a name="l01091"></a><a class="code" href="unioncvmx__dpi__dmax__naddr.html#a70e058e5a88e5dca5cadde8d7808943c">01091</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__naddr_1_1cvmx__dpi__dmax__naddr__s.html">cvmx_dpi_dmax_naddr_s</a>          <a class="code" href="unioncvmx__dpi__dmax__naddr.html#a70e058e5a88e5dca5cadde8d7808943c">cnf75xx</a>;
<a name="l01092"></a>01092 };
<a name="l01093"></a><a class="code" href="cvmx-dpi-defs_8h.html#a5d50d8ad97def1a579d047adccb6a840">01093</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__dmax__naddr.html" title="cvmx_dpi_dma::_naddr">cvmx_dpi_dmax_naddr</a> <a class="code" href="unioncvmx__dpi__dmax__naddr.html" title="cvmx_dpi_dma::_naddr">cvmx_dpi_dmax_naddr_t</a>;
<a name="l01094"></a>01094 <span class="comment"></span>
<a name="l01095"></a>01095 <span class="comment">/**</span>
<a name="l01096"></a>01096 <span class="comment"> * cvmx_dpi_dma#_reqbnk0</span>
<a name="l01097"></a>01097 <span class="comment"> *</span>
<a name="l01098"></a>01098 <span class="comment"> * These registers provide the current contents of the request state machine, bank 0.</span>
<a name="l01099"></a>01099 <span class="comment"> *</span>
<a name="l01100"></a>01100 <span class="comment"> */</span>
<a name="l01101"></a><a class="code" href="unioncvmx__dpi__dmax__reqbnk0.html">01101</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__dmax__reqbnk0.html" title="cvmx_dpi_dma::_reqbnk0">cvmx_dpi_dmax_reqbnk0</a> {
<a name="l01102"></a><a class="code" href="unioncvmx__dpi__dmax__reqbnk0.html#af1db87375a9d4f6075b3cda5423bf09d">01102</a>     uint64_t <a class="code" href="unioncvmx__dpi__dmax__reqbnk0.html#af1db87375a9d4f6075b3cda5423bf09d">u64</a>;
<a name="l01103"></a><a class="code" href="structcvmx__dpi__dmax__reqbnk0_1_1cvmx__dpi__dmax__reqbnk0__s.html">01103</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__reqbnk0_1_1cvmx__dpi__dmax__reqbnk0__s.html">cvmx_dpi_dmax_reqbnk0_s</a> {
<a name="l01104"></a>01104 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01105"></a>01105 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dmax__reqbnk0_1_1cvmx__dpi__dmax__reqbnk0__s.html#a0fae1f37ece5e57a91953db6c085a933">state</a>                        : 64; <span class="comment">/**&lt; State. Provides the current contents of the request state machine. */</span>
<a name="l01106"></a>01106 <span class="preprocessor">#else</span>
<a name="l01107"></a><a class="code" href="structcvmx__dpi__dmax__reqbnk0_1_1cvmx__dpi__dmax__reqbnk0__s.html#a0fae1f37ece5e57a91953db6c085a933">01107</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dmax__reqbnk0_1_1cvmx__dpi__dmax__reqbnk0__s.html#a0fae1f37ece5e57a91953db6c085a933">state</a>                        : 64;
<a name="l01108"></a>01108 <span class="preprocessor">#endif</span>
<a name="l01109"></a>01109 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__dmax__reqbnk0.html#a9a176b5e981a157c5b8e6bc8ea767465">s</a>;
<a name="l01110"></a><a class="code" href="unioncvmx__dpi__dmax__reqbnk0.html#ac49ff66a576a4e17f489c0877d5fa62a">01110</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__reqbnk0_1_1cvmx__dpi__dmax__reqbnk0__s.html">cvmx_dpi_dmax_reqbnk0_s</a>        <a class="code" href="unioncvmx__dpi__dmax__reqbnk0.html#ac49ff66a576a4e17f489c0877d5fa62a">cn61xx</a>;
<a name="l01111"></a><a class="code" href="unioncvmx__dpi__dmax__reqbnk0.html#ab2a38f001391f186f7be3eeb9f225dd6">01111</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__reqbnk0_1_1cvmx__dpi__dmax__reqbnk0__s.html">cvmx_dpi_dmax_reqbnk0_s</a>        <a class="code" href="unioncvmx__dpi__dmax__reqbnk0.html#ab2a38f001391f186f7be3eeb9f225dd6">cn63xx</a>;
<a name="l01112"></a><a class="code" href="unioncvmx__dpi__dmax__reqbnk0.html#a3ff82983908b09561175f2a732b3ee33">01112</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__reqbnk0_1_1cvmx__dpi__dmax__reqbnk0__s.html">cvmx_dpi_dmax_reqbnk0_s</a>        <a class="code" href="unioncvmx__dpi__dmax__reqbnk0.html#a3ff82983908b09561175f2a732b3ee33">cn63xxp1</a>;
<a name="l01113"></a><a class="code" href="unioncvmx__dpi__dmax__reqbnk0.html#a3b939511b1a6dd9dd3e8f4d75cffa559">01113</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__reqbnk0_1_1cvmx__dpi__dmax__reqbnk0__s.html">cvmx_dpi_dmax_reqbnk0_s</a>        <a class="code" href="unioncvmx__dpi__dmax__reqbnk0.html#a3b939511b1a6dd9dd3e8f4d75cffa559">cn66xx</a>;
<a name="l01114"></a><a class="code" href="unioncvmx__dpi__dmax__reqbnk0.html#a3a309e4ae719b2824bbaf908219573df">01114</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__reqbnk0_1_1cvmx__dpi__dmax__reqbnk0__s.html">cvmx_dpi_dmax_reqbnk0_s</a>        <a class="code" href="unioncvmx__dpi__dmax__reqbnk0.html#a3a309e4ae719b2824bbaf908219573df">cn68xx</a>;
<a name="l01115"></a><a class="code" href="unioncvmx__dpi__dmax__reqbnk0.html#a6022dba2be026579dd4630ed10b1eabb">01115</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__reqbnk0_1_1cvmx__dpi__dmax__reqbnk0__s.html">cvmx_dpi_dmax_reqbnk0_s</a>        <a class="code" href="unioncvmx__dpi__dmax__reqbnk0.html#a6022dba2be026579dd4630ed10b1eabb">cn68xxp1</a>;
<a name="l01116"></a><a class="code" href="unioncvmx__dpi__dmax__reqbnk0.html#a57966ec110af9aafd7491197a72314ff">01116</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__reqbnk0_1_1cvmx__dpi__dmax__reqbnk0__s.html">cvmx_dpi_dmax_reqbnk0_s</a>        <a class="code" href="unioncvmx__dpi__dmax__reqbnk0.html#a57966ec110af9aafd7491197a72314ff">cn70xx</a>;
<a name="l01117"></a><a class="code" href="unioncvmx__dpi__dmax__reqbnk0.html#aaad498a7b1c3381d222661af0f39ed46">01117</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__reqbnk0_1_1cvmx__dpi__dmax__reqbnk0__s.html">cvmx_dpi_dmax_reqbnk0_s</a>        <a class="code" href="unioncvmx__dpi__dmax__reqbnk0.html#aaad498a7b1c3381d222661af0f39ed46">cn70xxp1</a>;
<a name="l01118"></a><a class="code" href="unioncvmx__dpi__dmax__reqbnk0.html#a115d76d5055016386f8fc23a04652e18">01118</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__reqbnk0_1_1cvmx__dpi__dmax__reqbnk0__s.html">cvmx_dpi_dmax_reqbnk0_s</a>        <a class="code" href="unioncvmx__dpi__dmax__reqbnk0.html#a115d76d5055016386f8fc23a04652e18">cn73xx</a>;
<a name="l01119"></a><a class="code" href="unioncvmx__dpi__dmax__reqbnk0.html#afcb377095a53a2c8d096fafb29daded1">01119</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__reqbnk0_1_1cvmx__dpi__dmax__reqbnk0__s.html">cvmx_dpi_dmax_reqbnk0_s</a>        <a class="code" href="unioncvmx__dpi__dmax__reqbnk0.html#afcb377095a53a2c8d096fafb29daded1">cn78xx</a>;
<a name="l01120"></a><a class="code" href="unioncvmx__dpi__dmax__reqbnk0.html#a30bce4fcb201256a14ccba2caa08084d">01120</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__reqbnk0_1_1cvmx__dpi__dmax__reqbnk0__s.html">cvmx_dpi_dmax_reqbnk0_s</a>        <a class="code" href="unioncvmx__dpi__dmax__reqbnk0.html#a30bce4fcb201256a14ccba2caa08084d">cn78xxp1</a>;
<a name="l01121"></a><a class="code" href="unioncvmx__dpi__dmax__reqbnk0.html#a6132e1c77f27f6726478fbf92ff1c924">01121</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__reqbnk0_1_1cvmx__dpi__dmax__reqbnk0__s.html">cvmx_dpi_dmax_reqbnk0_s</a>        <a class="code" href="unioncvmx__dpi__dmax__reqbnk0.html#a6132e1c77f27f6726478fbf92ff1c924">cnf71xx</a>;
<a name="l01122"></a><a class="code" href="unioncvmx__dpi__dmax__reqbnk0.html#a0c82154583e35e41934be8907ea42eba">01122</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__reqbnk0_1_1cvmx__dpi__dmax__reqbnk0__s.html">cvmx_dpi_dmax_reqbnk0_s</a>        <a class="code" href="unioncvmx__dpi__dmax__reqbnk0.html#a0c82154583e35e41934be8907ea42eba">cnf75xx</a>;
<a name="l01123"></a>01123 };
<a name="l01124"></a><a class="code" href="cvmx-dpi-defs_8h.html#a38ad835d005a0732a8656f5cb75b8769">01124</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__dmax__reqbnk0.html" title="cvmx_dpi_dma::_reqbnk0">cvmx_dpi_dmax_reqbnk0</a> <a class="code" href="unioncvmx__dpi__dmax__reqbnk0.html" title="cvmx_dpi_dma::_reqbnk0">cvmx_dpi_dmax_reqbnk0_t</a>;
<a name="l01125"></a>01125 <span class="comment"></span>
<a name="l01126"></a>01126 <span class="comment">/**</span>
<a name="l01127"></a>01127 <span class="comment"> * cvmx_dpi_dma#_reqbnk1</span>
<a name="l01128"></a>01128 <span class="comment"> *</span>
<a name="l01129"></a>01129 <span class="comment"> * These registers provide the current contents of the request state machine, bank 1.</span>
<a name="l01130"></a>01130 <span class="comment"> *</span>
<a name="l01131"></a>01131 <span class="comment"> */</span>
<a name="l01132"></a><a class="code" href="unioncvmx__dpi__dmax__reqbnk1.html">01132</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__dmax__reqbnk1.html" title="cvmx_dpi_dma::_reqbnk1">cvmx_dpi_dmax_reqbnk1</a> {
<a name="l01133"></a><a class="code" href="unioncvmx__dpi__dmax__reqbnk1.html#aa988370f64bb5fcc83b921c0b0f625ee">01133</a>     uint64_t <a class="code" href="unioncvmx__dpi__dmax__reqbnk1.html#aa988370f64bb5fcc83b921c0b0f625ee">u64</a>;
<a name="l01134"></a><a class="code" href="structcvmx__dpi__dmax__reqbnk1_1_1cvmx__dpi__dmax__reqbnk1__s.html">01134</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__reqbnk1_1_1cvmx__dpi__dmax__reqbnk1__s.html">cvmx_dpi_dmax_reqbnk1_s</a> {
<a name="l01135"></a>01135 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01136"></a>01136 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dmax__reqbnk1_1_1cvmx__dpi__dmax__reqbnk1__s.html#a9a221a1f0354d75be817c3681a7eee57">state</a>                        : 64; <span class="comment">/**&lt; State. Provides the current contents of the request state machine. */</span>
<a name="l01137"></a>01137 <span class="preprocessor">#else</span>
<a name="l01138"></a><a class="code" href="structcvmx__dpi__dmax__reqbnk1_1_1cvmx__dpi__dmax__reqbnk1__s.html#a9a221a1f0354d75be817c3681a7eee57">01138</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dmax__reqbnk1_1_1cvmx__dpi__dmax__reqbnk1__s.html#a9a221a1f0354d75be817c3681a7eee57">state</a>                        : 64;
<a name="l01139"></a>01139 <span class="preprocessor">#endif</span>
<a name="l01140"></a>01140 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__dmax__reqbnk1.html#ac22d722a1fd1d20e1803ac00166c75d3">s</a>;
<a name="l01141"></a><a class="code" href="unioncvmx__dpi__dmax__reqbnk1.html#a335260ca693ff3f241dc83ea21d775da">01141</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__reqbnk1_1_1cvmx__dpi__dmax__reqbnk1__s.html">cvmx_dpi_dmax_reqbnk1_s</a>        <a class="code" href="unioncvmx__dpi__dmax__reqbnk1.html#a335260ca693ff3f241dc83ea21d775da">cn61xx</a>;
<a name="l01142"></a><a class="code" href="unioncvmx__dpi__dmax__reqbnk1.html#a8b38420a8f0692416960c49daa9101b2">01142</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__reqbnk1_1_1cvmx__dpi__dmax__reqbnk1__s.html">cvmx_dpi_dmax_reqbnk1_s</a>        <a class="code" href="unioncvmx__dpi__dmax__reqbnk1.html#a8b38420a8f0692416960c49daa9101b2">cn63xx</a>;
<a name="l01143"></a><a class="code" href="unioncvmx__dpi__dmax__reqbnk1.html#ae65d2144590142ff89d4a8b038f1b99e">01143</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__reqbnk1_1_1cvmx__dpi__dmax__reqbnk1__s.html">cvmx_dpi_dmax_reqbnk1_s</a>        <a class="code" href="unioncvmx__dpi__dmax__reqbnk1.html#ae65d2144590142ff89d4a8b038f1b99e">cn63xxp1</a>;
<a name="l01144"></a><a class="code" href="unioncvmx__dpi__dmax__reqbnk1.html#ae19b4dc1218e314af44920d2af037322">01144</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__reqbnk1_1_1cvmx__dpi__dmax__reqbnk1__s.html">cvmx_dpi_dmax_reqbnk1_s</a>        <a class="code" href="unioncvmx__dpi__dmax__reqbnk1.html#ae19b4dc1218e314af44920d2af037322">cn66xx</a>;
<a name="l01145"></a><a class="code" href="unioncvmx__dpi__dmax__reqbnk1.html#a0886c4eb583e40ce5fbe17b0d8999e0b">01145</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__reqbnk1_1_1cvmx__dpi__dmax__reqbnk1__s.html">cvmx_dpi_dmax_reqbnk1_s</a>        <a class="code" href="unioncvmx__dpi__dmax__reqbnk1.html#a0886c4eb583e40ce5fbe17b0d8999e0b">cn68xx</a>;
<a name="l01146"></a><a class="code" href="unioncvmx__dpi__dmax__reqbnk1.html#ae3ef9ff51ac24b67c745c03d62ab9f7a">01146</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__reqbnk1_1_1cvmx__dpi__dmax__reqbnk1__s.html">cvmx_dpi_dmax_reqbnk1_s</a>        <a class="code" href="unioncvmx__dpi__dmax__reqbnk1.html#ae3ef9ff51ac24b67c745c03d62ab9f7a">cn68xxp1</a>;
<a name="l01147"></a><a class="code" href="unioncvmx__dpi__dmax__reqbnk1.html#af0a478bfda3e57a9345445b4cad5cc05">01147</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__reqbnk1_1_1cvmx__dpi__dmax__reqbnk1__s.html">cvmx_dpi_dmax_reqbnk1_s</a>        <a class="code" href="unioncvmx__dpi__dmax__reqbnk1.html#af0a478bfda3e57a9345445b4cad5cc05">cn70xx</a>;
<a name="l01148"></a><a class="code" href="unioncvmx__dpi__dmax__reqbnk1.html#ae649f82c98e557d320e556fbbd9410fd">01148</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__reqbnk1_1_1cvmx__dpi__dmax__reqbnk1__s.html">cvmx_dpi_dmax_reqbnk1_s</a>        <a class="code" href="unioncvmx__dpi__dmax__reqbnk1.html#ae649f82c98e557d320e556fbbd9410fd">cn70xxp1</a>;
<a name="l01149"></a><a class="code" href="unioncvmx__dpi__dmax__reqbnk1.html#acc323e35610306d66b7de4bfd940701b">01149</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__reqbnk1_1_1cvmx__dpi__dmax__reqbnk1__s.html">cvmx_dpi_dmax_reqbnk1_s</a>        <a class="code" href="unioncvmx__dpi__dmax__reqbnk1.html#acc323e35610306d66b7de4bfd940701b">cn73xx</a>;
<a name="l01150"></a><a class="code" href="unioncvmx__dpi__dmax__reqbnk1.html#a77fb18b68578a743b8f6296ff1dca5f1">01150</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__reqbnk1_1_1cvmx__dpi__dmax__reqbnk1__s.html">cvmx_dpi_dmax_reqbnk1_s</a>        <a class="code" href="unioncvmx__dpi__dmax__reqbnk1.html#a77fb18b68578a743b8f6296ff1dca5f1">cn78xx</a>;
<a name="l01151"></a><a class="code" href="unioncvmx__dpi__dmax__reqbnk1.html#a619e1be196ec675de49618747e05c55d">01151</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__reqbnk1_1_1cvmx__dpi__dmax__reqbnk1__s.html">cvmx_dpi_dmax_reqbnk1_s</a>        <a class="code" href="unioncvmx__dpi__dmax__reqbnk1.html#a619e1be196ec675de49618747e05c55d">cn78xxp1</a>;
<a name="l01152"></a><a class="code" href="unioncvmx__dpi__dmax__reqbnk1.html#aad9e9c28b9315d23e83ba3daf1436505">01152</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__reqbnk1_1_1cvmx__dpi__dmax__reqbnk1__s.html">cvmx_dpi_dmax_reqbnk1_s</a>        <a class="code" href="unioncvmx__dpi__dmax__reqbnk1.html#aad9e9c28b9315d23e83ba3daf1436505">cnf71xx</a>;
<a name="l01153"></a><a class="code" href="unioncvmx__dpi__dmax__reqbnk1.html#a98c3d1df3e2ef91ef3326e5aaf425860">01153</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__reqbnk1_1_1cvmx__dpi__dmax__reqbnk1__s.html">cvmx_dpi_dmax_reqbnk1_s</a>        <a class="code" href="unioncvmx__dpi__dmax__reqbnk1.html#a98c3d1df3e2ef91ef3326e5aaf425860">cnf75xx</a>;
<a name="l01154"></a>01154 };
<a name="l01155"></a><a class="code" href="cvmx-dpi-defs_8h.html#aade1a2d66dcf40875c5a41a127ff67fe">01155</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__dmax__reqbnk1.html" title="cvmx_dpi_dma::_reqbnk1">cvmx_dpi_dmax_reqbnk1</a> <a class="code" href="unioncvmx__dpi__dmax__reqbnk1.html" title="cvmx_dpi_dma::_reqbnk1">cvmx_dpi_dmax_reqbnk1_t</a>;
<a name="l01156"></a>01156 <span class="comment"></span>
<a name="l01157"></a>01157 <span class="comment">/**</span>
<a name="l01158"></a>01158 <span class="comment"> * cvmx_dpi_dma#_reqq_ctl</span>
<a name="l01159"></a>01159 <span class="comment"> *</span>
<a name="l01160"></a>01160 <span class="comment"> * This register contains the control bits for transactions on the eight request queues.</span>
<a name="l01161"></a>01161 <span class="comment"> *</span>
<a name="l01162"></a>01162 <span class="comment"> */</span>
<a name="l01163"></a><a class="code" href="unioncvmx__dpi__dmax__reqq__ctl.html">01163</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__dmax__reqq__ctl.html" title="cvmx_dpi_dma::_reqq_ctl">cvmx_dpi_dmax_reqq_ctl</a> {
<a name="l01164"></a><a class="code" href="unioncvmx__dpi__dmax__reqq__ctl.html#a621870331de2de9ed5a093f999e6a8aa">01164</a>     uint64_t <a class="code" href="unioncvmx__dpi__dmax__reqq__ctl.html#a621870331de2de9ed5a093f999e6a8aa">u64</a>;
<a name="l01165"></a><a class="code" href="structcvmx__dpi__dmax__reqq__ctl_1_1cvmx__dpi__dmax__reqq__ctl__s.html">01165</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__reqq__ctl_1_1cvmx__dpi__dmax__reqq__ctl__s.html">cvmx_dpi_dmax_reqq_ctl_s</a> {
<a name="l01166"></a>01166 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01167"></a>01167 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dmax__reqq__ctl_1_1cvmx__dpi__dmax__reqq__ctl__s.html#a7f02085d4b40a38464c047379b655112">reserved_9_63</a>                : 55;
<a name="l01168"></a>01168     uint64_t <a class="code" href="structcvmx__dpi__dmax__reqq__ctl_1_1cvmx__dpi__dmax__reqq__ctl__s.html#a802e34dc2344045f734d612518298256">st_cmd</a>                       : 1;  <span class="comment">/**&lt; When DPI issues a store full line command to the L2C that is to be cached, this field</span>
<a name="l01169"></a>01169 <span class="comment">                                                         select the type of store command to use:</span>
<a name="l01170"></a>01170 <span class="comment">                                                         0 = STF.</span>
<a name="l01171"></a>01171 <span class="comment">                                                         1 = STY. */</span>
<a name="l01172"></a>01172     uint64_t <a class="code" href="structcvmx__dpi__dmax__reqq__ctl_1_1cvmx__dpi__dmax__reqq__ctl__s.html#a8edaed7ccb416fd222f4f2ea8381bdf8">reserved_2_7</a>                 : 6;
<a name="l01173"></a>01173     uint64_t <a class="code" href="structcvmx__dpi__dmax__reqq__ctl_1_1cvmx__dpi__dmax__reqq__ctl__s.html#a45fb126c21b44a70cdf4619e55f6d9f0">ld_cmd</a>                       : 2;  <span class="comment">/**&lt; When DPI issues a load command to the L2C that is to be cached, this field select the type</span>
<a name="l01174"></a>01174 <span class="comment">                                                         of load command to use:</span>
<a name="l01175"></a>01175 <span class="comment">                                                         0x0 = LDD.</span>
<a name="l01176"></a>01176 <span class="comment">                                                         0x1 = LDI.</span>
<a name="l01177"></a>01177 <span class="comment">                                                         0x2 = LDE.</span>
<a name="l01178"></a>01178 <span class="comment">                                                         0x3 = LDY. */</span>
<a name="l01179"></a>01179 <span class="preprocessor">#else</span>
<a name="l01180"></a><a class="code" href="structcvmx__dpi__dmax__reqq__ctl_1_1cvmx__dpi__dmax__reqq__ctl__s.html#a45fb126c21b44a70cdf4619e55f6d9f0">01180</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dmax__reqq__ctl_1_1cvmx__dpi__dmax__reqq__ctl__s.html#a45fb126c21b44a70cdf4619e55f6d9f0">ld_cmd</a>                       : 2;
<a name="l01181"></a><a class="code" href="structcvmx__dpi__dmax__reqq__ctl_1_1cvmx__dpi__dmax__reqq__ctl__s.html#a8edaed7ccb416fd222f4f2ea8381bdf8">01181</a>     uint64_t <a class="code" href="structcvmx__dpi__dmax__reqq__ctl_1_1cvmx__dpi__dmax__reqq__ctl__s.html#a8edaed7ccb416fd222f4f2ea8381bdf8">reserved_2_7</a>                 : 6;
<a name="l01182"></a><a class="code" href="structcvmx__dpi__dmax__reqq__ctl_1_1cvmx__dpi__dmax__reqq__ctl__s.html#a802e34dc2344045f734d612518298256">01182</a>     uint64_t <a class="code" href="structcvmx__dpi__dmax__reqq__ctl_1_1cvmx__dpi__dmax__reqq__ctl__s.html#a802e34dc2344045f734d612518298256">st_cmd</a>                       : 1;
<a name="l01183"></a><a class="code" href="structcvmx__dpi__dmax__reqq__ctl_1_1cvmx__dpi__dmax__reqq__ctl__s.html#a7f02085d4b40a38464c047379b655112">01183</a>     uint64_t <a class="code" href="structcvmx__dpi__dmax__reqq__ctl_1_1cvmx__dpi__dmax__reqq__ctl__s.html#a7f02085d4b40a38464c047379b655112">reserved_9_63</a>                : 55;
<a name="l01184"></a>01184 <span class="preprocessor">#endif</span>
<a name="l01185"></a>01185 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__dmax__reqq__ctl.html#a0da9af0a47c7a3e7d5c199b097cbedf2">s</a>;
<a name="l01186"></a><a class="code" href="unioncvmx__dpi__dmax__reqq__ctl.html#a9df1a22d3cfd189ae9860646c833ee33">01186</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__reqq__ctl_1_1cvmx__dpi__dmax__reqq__ctl__s.html">cvmx_dpi_dmax_reqq_ctl_s</a>       <a class="code" href="unioncvmx__dpi__dmax__reqq__ctl.html#a9df1a22d3cfd189ae9860646c833ee33">cn73xx</a>;
<a name="l01187"></a><a class="code" href="unioncvmx__dpi__dmax__reqq__ctl.html#ae7761b5df5fcfc11ee9ef5833bdc5ab0">01187</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__reqq__ctl_1_1cvmx__dpi__dmax__reqq__ctl__s.html">cvmx_dpi_dmax_reqq_ctl_s</a>       <a class="code" href="unioncvmx__dpi__dmax__reqq__ctl.html#ae7761b5df5fcfc11ee9ef5833bdc5ab0">cn78xx</a>;
<a name="l01188"></a><a class="code" href="unioncvmx__dpi__dmax__reqq__ctl.html#aed57fd31c389fc516e63862543508807">01188</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__reqq__ctl_1_1cvmx__dpi__dmax__reqq__ctl__s.html">cvmx_dpi_dmax_reqq_ctl_s</a>       <a class="code" href="unioncvmx__dpi__dmax__reqq__ctl.html#aed57fd31c389fc516e63862543508807">cn78xxp1</a>;
<a name="l01189"></a><a class="code" href="unioncvmx__dpi__dmax__reqq__ctl.html#a456f084a454c9f6f20b6d51c544f05ba">01189</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dmax__reqq__ctl_1_1cvmx__dpi__dmax__reqq__ctl__s.html">cvmx_dpi_dmax_reqq_ctl_s</a>       <a class="code" href="unioncvmx__dpi__dmax__reqq__ctl.html#a456f084a454c9f6f20b6d51c544f05ba">cnf75xx</a>;
<a name="l01190"></a>01190 };
<a name="l01191"></a><a class="code" href="cvmx-dpi-defs_8h.html#a22689ce93452a99e21f161adfee640ac">01191</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__dmax__reqq__ctl.html" title="cvmx_dpi_dma::_reqq_ctl">cvmx_dpi_dmax_reqq_ctl</a> <a class="code" href="unioncvmx__dpi__dmax__reqq__ctl.html" title="cvmx_dpi_dma::_reqq_ctl">cvmx_dpi_dmax_reqq_ctl_t</a>;
<a name="l01192"></a>01192 <span class="comment"></span>
<a name="l01193"></a>01193 <span class="comment">/**</span>
<a name="l01194"></a>01194 <span class="comment"> * cvmx_dpi_dma_control</span>
<a name="l01195"></a>01195 <span class="comment"> *</span>
<a name="l01196"></a>01196 <span class="comment"> * This register controls the operation of DMA input and output.</span>
<a name="l01197"></a>01197 <span class="comment"> *</span>
<a name="l01198"></a>01198 <span class="comment"> */</span>
<a name="l01199"></a><a class="code" href="unioncvmx__dpi__dma__control.html">01199</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__dma__control.html" title="cvmx_dpi_dma_control">cvmx_dpi_dma_control</a> {
<a name="l01200"></a><a class="code" href="unioncvmx__dpi__dma__control.html#a0370369c3e768817ed710f7dba3a76de">01200</a>     uint64_t <a class="code" href="unioncvmx__dpi__dma__control.html#a0370369c3e768817ed710f7dba3a76de">u64</a>;
<a name="l01201"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html">01201</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html">cvmx_dpi_dma_control_s</a> {
<a name="l01202"></a>01202 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01203"></a>01203 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#ab0084ad14ab0b8de61e5c662ae23b8e9">reserved_62_63</a>               : 2;
<a name="l01204"></a>01204     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#a135d81c84d7fa75b85b1ca9572e2081c">dici_mode</a>                    : 1;  <span class="comment">/**&lt; DMA Instruction Completion Interrupt Mode</span>
<a name="l01205"></a>01205 <span class="comment">                                                         turns on mode to increment DPI_DMA_PPx_CNT</span>
<a name="l01206"></a>01206 <span class="comment">                                                         counters. */</span>
<a name="l01207"></a>01207     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#a891d8d26f5f45ca1f0c88746bb16d9e2">pkt_en1</a>                      : 1;  <span class="comment">/**&lt; Enables the 2nd packet interface.</span>
<a name="l01208"></a>01208 <span class="comment">                                                         When the packet interface is enabled, engine 4</span>
<a name="l01209"></a>01209 <span class="comment">                                                         is used for packets and is not available for DMA.</span>
<a name="l01210"></a>01210 <span class="comment">                                                         The packet interfaces must be enabled in order.</span>
<a name="l01211"></a>01211 <span class="comment">                                                         When PKT_EN1=1, then PKT_EN=1.</span>
<a name="l01212"></a>01212 <span class="comment">                                                         When PKT_EN1=1, then DMA_ENB&lt;4&gt;=0. */</span>
<a name="l01213"></a>01213     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#a8c0af88034bc6fbb3d94ddd7eafeda57">ffp_dis</a>                      : 1;  <span class="comment">/**&lt; Force forward progress disable. The DMA engines will compete for shared resources. If the</span>
<a name="l01214"></a>01214 <span class="comment">                                                         hardware detects that particular engines are not able to make requests to an interface,</span>
<a name="l01215"></a>01215 <span class="comment">                                                         the hardware will periodically trade-off throughput for fairness. */</span>
<a name="l01216"></a>01216     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#a8d656ff86bd2d6a17e583066d468c028">commit_mode</a>                  : 1;  <span class="comment">/**&lt; DMA engine commit mode.</span>
<a name="l01217"></a>01217 <span class="comment">                                                         When COMMIT_MODE=1, DPI considers an instruction complete when the hardware internally</span>
<a name="l01218"></a>01218 <span class="comment">                                                         generates the final write for the current instruction.</span>
<a name="l01219"></a>01219 <span class="comment">                                                         When COMMIT_MODE=0, DPI additionally waits for the final write to reach the interface</span>
<a name="l01220"></a>01220 <span class="comment">                                                         coherency point to declare the instructions complete.</span>
<a name="l01221"></a>01221 <span class="comment">                                                         When COMMIT_MODE=1, DPI may not follow the HRM ordering rules. DPI</span>
<a name="l01222"></a>01222 <span class="comment">                                                         hardware performance may be better with COMMIT_MODE=1 than with COMMIT_MODE=0 due to</span>
<a name="l01223"></a>01223 <span class="comment">                                                         the relaxed ordering rules. If the HRM ordering rules are required, set COMMIT_MODE=0. */</span>
<a name="l01224"></a>01224     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#acfe3304db5a9ba22220efd1a62623e40">pkt_hp</a>                       : 1;  <span class="comment">/**&lt; High-Priority Mode for Packet Interface.</span>
<a name="l01225"></a>01225 <span class="comment">                                                         This mode has been deprecated. */</span>
<a name="l01226"></a>01226     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#a5d2bb67c3182f75599ba72be301b31a7">pkt_en</a>                       : 1;  <span class="comment">/**&lt; Enables the packet interface. When the packet interface is enabled, engines 4 and 5 are</span>
<a name="l01227"></a>01227 <span class="comment">                                                         used for packets and are not available for DMA. When PKT_EN=1, then DMA_ENB&lt;5&gt;=0 and</span>
<a name="l01228"></a>01228 <span class="comment">                                                         DMA_ENB&lt;4&gt;=0. */</span>
<a name="l01229"></a>01229     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#add40160f102f1e195b1739ebacc79cdc">reserved_54_55</a>               : 2;
<a name="l01230"></a>01230     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#acf9b230d03281e877f18b979794b53b9">dma_enb</a>                      : 6;  <span class="comment">/**&lt; DMA engine enable. Enables the operation of the DMA engine. After being enabled an engine</span>
<a name="l01231"></a>01231 <span class="comment">                                                         should not be disabled while processing instructions.</span>
<a name="l01232"></a>01232 <span class="comment">                                                         When PKT_EN=1, then DMA_ENB&lt;5&gt;=0 and DMA_ENB&lt;4&gt;=0. */</span>
<a name="l01233"></a>01233     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#a24ccee2dbdf4e88b69fff0c31e7c43f7">wqecsdis</a>                     : 1;  <span class="comment">/**&lt; Work queue completion status disable. See DPI_HDR_PT_WQP_E.</span>
<a name="l01234"></a>01234 <span class="comment">                                                         When [WQECSDIS] is set, DPI never writes completion status into a work queue entry. */</span>
<a name="l01235"></a>01235     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#adb1f99df3f1bbe1b6b225fd50909ab96">wqecsoff</a>                     : 7;  <span class="comment">/**&lt; Work queue completion status byte offset. For a DPI_HDR_PT_WQP_E::STATUSCA</span>
<a name="l01236"></a>01236 <span class="comment">                                                         or DPI_HDR_PT_WQP_E::STATUSNC DPI DMA instruction, DPI writes a</span>
<a name="l01237"></a>01237 <span class="comment">                                                         non-DPI_CS_E::NOERR (i.e. nonzero) completion status byte to (big-endian</span>
<a name="l01238"></a>01238 <span class="comment">                                                         byte address) L2/DRAM address</span>
<a name="l01239"></a>01239 <span class="comment">                                                            (DPI_DMA_INSTR_HDR_S[PTR] &amp; 0xFFFFFFFFFFFFFFF8) + [WQECSOFF]</span>
<a name="l01240"></a>01240 <span class="comment">                                                         With the reset value 0x7, DPI will write WORD0&lt;7:0&gt; of the WQE. */</span>
<a name="l01241"></a>01241     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#ad98804294e99befa59729abd971127a9">zbwcsen</a>                      : 1;  <span class="comment">/**&lt; Zero-byte-write completion status enable.</span>
<a name="l01242"></a>01242 <span class="comment">                                                         See DPI_HDR_PT_E::ZBC_CA and DPI_HDR_PT_E::ZBC_NC. */</span>
<a name="l01243"></a>01243     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#a270f0fe08801ae808169fd1c0c3baa7b">wqecsmode</a>                    : 2;  <span class="comment">/**&lt; WQE completion status mode. Relevant for DPI DMA instructions with</span>
<a name="l01244"></a>01244 <span class="comment">                                                         DPI_DMA_INSTR_HDR_S[PT]=DPI_HDR_PT_E::WQP when [WQECSDIS]=0.</span>
<a name="l01245"></a>01245 <span class="comment">                                                         0x0 = Normal behavior. DPI will not write the completion status byte for</span>
<a name="l01246"></a>01246 <span class="comment">                                                               DPI_HDR_PT_E::WQP DPI DMA instructions with DPI_CS_E::NOERR (i.e. zero)</span>
<a name="l01247"></a>01247 <span class="comment">                                                               completion status, regardless of the DPI_HDR_PT_WQP_E selection of</span>
<a name="l01248"></a>01248 <span class="comment">                                                               DPI_DMA_INSTR_HDR_S[PTR&lt;2:0&gt;]. DPI will write the completion</span>
<a name="l01249"></a>01249 <span class="comment">                                                               status byte for all other DPI_CS_E (i.e. nonzero) values</span>
<a name="l01250"></a>01250 <span class="comment">                                                               when DPI_DMA_INSTR_HDR_S[PTR&lt;2:0&gt;] is DPI_HDR_PT_WQP_E::STATUSCA</span>
<a name="l01251"></a>01251 <span class="comment">                                                               or DPI_HDR_PT_WQP_E::STATUSNC and [WQECSDIS] is clear.</span>
<a name="l01252"></a>01252 <span class="comment">                                                         0x1 = DPI will perform the completion status byte write for all</span>
<a name="l01253"></a>01253 <span class="comment">                                                               DPI_HDR_PT_E::WQP DPI DMA instructions when DPI_DMA_INSTR_HDR_S[PTR&lt;2:0&gt;]</span>
<a name="l01254"></a>01254 <span class="comment">                                                               is DPI_HDR_PT_WQP_E::STATUSCA or DPI_HDR_PT_WQP_E::STATUSNC</span>
<a name="l01255"></a>01255 <span class="comment">                                                               and [WQECSDIS] is clear, regardless of the DPI_CS_E completion</span>
<a name="l01256"></a>01256 <span class="comment">                                                               status value for the instruction.</span>
<a name="l01257"></a>01257 <span class="comment">                                                         0x2 = DPI will not wait for the completion status write commit before issuing</span>
<a name="l01258"></a>01258 <span class="comment">                                                               SSO work queue add.</span>
<a name="l01259"></a>01259 <span class="comment">                                                         0x3 = Both debug modes specified above (under 0x1 and 0x2) are enabled. */</span>
<a name="l01260"></a>01260     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#a27d7b1792fc74c82850d3a3e807ab9b1">reserved_35_36</a>               : 2;
<a name="l01261"></a>01261     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#ad956bf005df85df1594dd2c27036b95f">ncb_tag</a>                      : 1;  <span class="comment">/**&lt; NCB tag enable. It allows DMA Read/Write transactions over NCB to be mapped to</span>
<a name="l01262"></a>01262 <span class="comment">                                                         individual request queues by using tags. This enables more parallelism, giving a</span>
<a name="l01263"></a>01263 <span class="comment">                                                         performance boost. */</span>
<a name="l01264"></a>01264     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#a3ba97d8920644af5dd78b63e468c1a7f">b0_lend</a>                      : 1;  <span class="comment">/**&lt; Endian-ness for DPI_HDR_PT_E::ZBC_CA and DPI_HDR_PT_E::ZBC_NC DPI DMA</span>
<a name="l01265"></a>01265 <span class="comment">                                                         instructions. When clear, DPI_DMA_INSTR_HDR_S[PTR] is big-endian for</span>
<a name="l01266"></a>01266 <span class="comment">                                                         these instructions. When set, DPI_DMA_INSTR_HDR_S[PTR] is little-endian</span>
<a name="l01267"></a>01267 <span class="comment">                                                         for these instructions. */</span>
<a name="l01268"></a>01268     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#abc87295a71c0b66ab350dee182db0894">reserved_20_32</a>               : 13;
<a name="l01269"></a>01269     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#aaa8ef20ce4c5ba3dcf3586cee00d60d0">o_add1</a>                       : 1;  <span class="comment">/**&lt; Add one.</span>
<a name="l01270"></a>01270 <span class="comment">                                                         0 = The number of bytes in the DMA transfer is added to SLI_DMA()_CNT.</span>
<a name="l01271"></a>01271 <span class="comment">                                                         1 = Add 1 to the SLI_DMA()_CNT DMA counters. */</span>
<a name="l01272"></a>01272     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#ab824d570920dabbe3782a3fef98e3ab5">o_ro</a>                         : 1;  <span class="comment">/**&lt; Relaxed ordering mode for DMA transactions */</span>
<a name="l01273"></a>01273     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#ae4ba9fc9ae9cd1bf0e190fed8c3d067f">o_ns</a>                         : 1;  <span class="comment">/**&lt; No snoop. */</span>
<a name="l01274"></a>01274     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#a09e51fdd6da3bbcb71a705b0bdf5a172">o_es</a>                         : 2;  <span class="comment">/**&lt; Endian swap mode for DMA.</span>
<a name="l01275"></a>01275 <span class="comment">                                                         See SLI_ENDIANSWAP_E. */</span>
<a name="l01276"></a>01276     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#acdd9cbe76124c2c68f957c85263403b6">o_mode</a>                       : 1;  <span class="comment">/**&lt; Select PCI_POINTER mode.</span>
<a name="l01277"></a>01277 <span class="comment">                                                         0 = DPTR format 1 is used. Use register values for address; use pointer values for ES, NS,</span>
<a name="l01278"></a>01278 <span class="comment">                                                         RO.</span>
<a name="l01279"></a>01279 <span class="comment">                                                         1 = DPTR format 0 is used. Use pointer values for address; use register values for ES, NS,</span>
<a name="l01280"></a>01280 <span class="comment">                                                         RO. */</span>
<a name="l01281"></a>01281     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#a60ec79c1015891755a014fdfd7f43fe6">reserved_0_13</a>                : 14;
<a name="l01282"></a>01282 <span class="preprocessor">#else</span>
<a name="l01283"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#a60ec79c1015891755a014fdfd7f43fe6">01283</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#a60ec79c1015891755a014fdfd7f43fe6">reserved_0_13</a>                : 14;
<a name="l01284"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#acdd9cbe76124c2c68f957c85263403b6">01284</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#acdd9cbe76124c2c68f957c85263403b6">o_mode</a>                       : 1;
<a name="l01285"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#a09e51fdd6da3bbcb71a705b0bdf5a172">01285</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#a09e51fdd6da3bbcb71a705b0bdf5a172">o_es</a>                         : 2;
<a name="l01286"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#ae4ba9fc9ae9cd1bf0e190fed8c3d067f">01286</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#ae4ba9fc9ae9cd1bf0e190fed8c3d067f">o_ns</a>                         : 1;
<a name="l01287"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#ab824d570920dabbe3782a3fef98e3ab5">01287</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#ab824d570920dabbe3782a3fef98e3ab5">o_ro</a>                         : 1;
<a name="l01288"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#aaa8ef20ce4c5ba3dcf3586cee00d60d0">01288</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#aaa8ef20ce4c5ba3dcf3586cee00d60d0">o_add1</a>                       : 1;
<a name="l01289"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#abc87295a71c0b66ab350dee182db0894">01289</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#abc87295a71c0b66ab350dee182db0894">reserved_20_32</a>               : 13;
<a name="l01290"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#a3ba97d8920644af5dd78b63e468c1a7f">01290</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#a3ba97d8920644af5dd78b63e468c1a7f">b0_lend</a>                      : 1;
<a name="l01291"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#ad956bf005df85df1594dd2c27036b95f">01291</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#ad956bf005df85df1594dd2c27036b95f">ncb_tag</a>                      : 1;
<a name="l01292"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#a27d7b1792fc74c82850d3a3e807ab9b1">01292</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#a27d7b1792fc74c82850d3a3e807ab9b1">reserved_35_36</a>               : 2;
<a name="l01293"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#a270f0fe08801ae808169fd1c0c3baa7b">01293</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#a270f0fe08801ae808169fd1c0c3baa7b">wqecsmode</a>                    : 2;
<a name="l01294"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#ad98804294e99befa59729abd971127a9">01294</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#ad98804294e99befa59729abd971127a9">zbwcsen</a>                      : 1;
<a name="l01295"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#adb1f99df3f1bbe1b6b225fd50909ab96">01295</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#adb1f99df3f1bbe1b6b225fd50909ab96">wqecsoff</a>                     : 7;
<a name="l01296"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#a24ccee2dbdf4e88b69fff0c31e7c43f7">01296</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#a24ccee2dbdf4e88b69fff0c31e7c43f7">wqecsdis</a>                     : 1;
<a name="l01297"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#acf9b230d03281e877f18b979794b53b9">01297</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#acf9b230d03281e877f18b979794b53b9">dma_enb</a>                      : 6;
<a name="l01298"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#add40160f102f1e195b1739ebacc79cdc">01298</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#add40160f102f1e195b1739ebacc79cdc">reserved_54_55</a>               : 2;
<a name="l01299"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#a5d2bb67c3182f75599ba72be301b31a7">01299</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#a5d2bb67c3182f75599ba72be301b31a7">pkt_en</a>                       : 1;
<a name="l01300"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#acfe3304db5a9ba22220efd1a62623e40">01300</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#acfe3304db5a9ba22220efd1a62623e40">pkt_hp</a>                       : 1;
<a name="l01301"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#a8d656ff86bd2d6a17e583066d468c028">01301</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#a8d656ff86bd2d6a17e583066d468c028">commit_mode</a>                  : 1;
<a name="l01302"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#a8c0af88034bc6fbb3d94ddd7eafeda57">01302</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#a8c0af88034bc6fbb3d94ddd7eafeda57">ffp_dis</a>                      : 1;
<a name="l01303"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#a891d8d26f5f45ca1f0c88746bb16d9e2">01303</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#a891d8d26f5f45ca1f0c88746bb16d9e2">pkt_en1</a>                      : 1;
<a name="l01304"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#a135d81c84d7fa75b85b1ca9572e2081c">01304</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#a135d81c84d7fa75b85b1ca9572e2081c">dici_mode</a>                    : 1;
<a name="l01305"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#ab0084ad14ab0b8de61e5c662ae23b8e9">01305</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#ab0084ad14ab0b8de61e5c662ae23b8e9">reserved_62_63</a>               : 2;
<a name="l01306"></a>01306 <span class="preprocessor">#endif</span>
<a name="l01307"></a>01307 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__dma__control.html#a84623bed7490b636ef30ae7c49347135">s</a>;
<a name="l01308"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html">01308</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html">cvmx_dpi_dma_control_cn61xx</a> {
<a name="l01309"></a>01309 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01310"></a>01310 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a5b7455d206e2970d290410c36d7c2ca2">reserved_62_63</a>               : 2;
<a name="l01311"></a>01311     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a5325af9bcfcd346e546a9f20c6417224">dici_mode</a>                    : 1;  <span class="comment">/**&lt; DMA Instruction Completion Interrupt Mode</span>
<a name="l01312"></a>01312 <span class="comment">                                                         turns on mode to increment DPI_DMA_PPx_CNT</span>
<a name="l01313"></a>01313 <span class="comment">                                                         counters. */</span>
<a name="l01314"></a>01314     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a49df24edbf347a1b4af5a8ac429ffec1">pkt_en1</a>                      : 1;  <span class="comment">/**&lt; Enables the 2nd packet interface.</span>
<a name="l01315"></a>01315 <span class="comment">                                                         When the packet interface is enabled, engine 4</span>
<a name="l01316"></a>01316 <span class="comment">                                                         is used for packets and is not available for DMA.</span>
<a name="l01317"></a>01317 <span class="comment">                                                         The packet interfaces must be enabled in order.</span>
<a name="l01318"></a>01318 <span class="comment">                                                         When PKT_EN1=1, then PKT_EN=1.</span>
<a name="l01319"></a>01319 <span class="comment">                                                         When PKT_EN1=1, then DMA_ENB&lt;4&gt;=0. */</span>
<a name="l01320"></a>01320     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#af02ac1793de8c2781d6f1edc1303abc8">ffp_dis</a>                      : 1;  <span class="comment">/**&lt; Force forward progress disable</span>
<a name="l01321"></a>01321 <span class="comment">                                                         The DMA engines will compete for shared resources.</span>
<a name="l01322"></a>01322 <span class="comment">                                                         If the HW detects that particular engines are not</span>
<a name="l01323"></a>01323 <span class="comment">                                                         able to make requests to an interface, the HW</span>
<a name="l01324"></a>01324 <span class="comment">                                                         will periodically trade-off throughput for</span>
<a name="l01325"></a>01325 <span class="comment">                                                         fairness. */</span>
<a name="l01326"></a>01326     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a4f5527c8731514dad749c5826c405ecc">commit_mode</a>                  : 1;  <span class="comment">/**&lt; DMA Engine Commit Mode</span>
<a name="l01327"></a>01327 <span class="comment"></span>
<a name="l01328"></a>01328 <span class="comment">                                                         When COMMIT_MODE=1, DPI considers an instruction</span>
<a name="l01329"></a>01329 <span class="comment">                                                         complete when the HW internally generates the</span>
<a name="l01330"></a>01330 <span class="comment">                                                         final write for the current instruction.</span>
<a name="l01331"></a>01331 <span class="comment"></span>
<a name="l01332"></a>01332 <span class="comment">                                                         When COMMIT_MODE=0, DPI additionally waits for</span>
<a name="l01333"></a>01333 <span class="comment">                                                         the final write to reach the interface coherency</span>
<a name="l01334"></a>01334 <span class="comment">                                                         point to declare the instructions complete.</span>
<a name="l01335"></a>01335 <span class="comment"></span>
<a name="l01336"></a>01336 <span class="comment">                                                         Please note: when COMMIT_MODE == 1, DPI may not</span>
<a name="l01337"></a>01337 <span class="comment">                                                         follow the HRM ordering rules.</span>
<a name="l01338"></a>01338 <span class="comment"></span>
<a name="l01339"></a>01339 <span class="comment">                                                         DPI hardware performance may be better with</span>
<a name="l01340"></a>01340 <span class="comment">                                                         COMMIT_MODE == 1 than with COMMIT_MODE == 0 due</span>
<a name="l01341"></a>01341 <span class="comment">                                                         to the relaxed ordering rules.</span>
<a name="l01342"></a>01342 <span class="comment"></span>
<a name="l01343"></a>01343 <span class="comment">                                                         If the HRM ordering rules are required, set</span>
<a name="l01344"></a>01344 <span class="comment">                                                         COMMIT_MODE == 0. */</span>
<a name="l01345"></a>01345     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a793a3bb3d26cb4ed743e3cc52d5a6d4d">pkt_hp</a>                       : 1;  <span class="comment">/**&lt; High-Priority Mode for Packet Interface.</span>
<a name="l01346"></a>01346 <span class="comment">                                                         This mode has been deprecated. */</span>
<a name="l01347"></a>01347     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a5c27bc69202d99b2929cccf4e1584a0f">pkt_en</a>                       : 1;  <span class="comment">/**&lt; Enables 1st the packet interface.</span>
<a name="l01348"></a>01348 <span class="comment">                                                         When the packet interface is enabled, engine 5</span>
<a name="l01349"></a>01349 <span class="comment">                                                         is used for packets and is not available for DMA.</span>
<a name="l01350"></a>01350 <span class="comment">                                                         When PKT_EN=1, then DMA_ENB&lt;5&gt;=0.</span>
<a name="l01351"></a>01351 <span class="comment">                                                         When PKT_EN1=1, then PKT_EN=1. */</span>
<a name="l01352"></a>01352     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a782dc7b0ca2d9c38984f4604b3768a36">reserved_54_55</a>               : 2;
<a name="l01353"></a>01353     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#ae29ea005007570f1d9e6fd3ad39551a7">dma_enb</a>                      : 6;  <span class="comment">/**&lt; DMA engine enable. Enables the operation of the</span>
<a name="l01354"></a>01354 <span class="comment">                                                         DMA engine. After being enabled an engine should</span>
<a name="l01355"></a>01355 <span class="comment">                                                         not be disabled while processing instructions.</span>
<a name="l01356"></a>01356 <span class="comment">                                                         When PKT_EN=1,  then DMA_ENB&lt;5&gt;=0.</span>
<a name="l01357"></a>01357 <span class="comment">                                                         When PKT_EN1=1, then DMA_ENB&lt;4&gt;=0. */</span>
<a name="l01358"></a>01358     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a14f1cd87e661923cd8c4a683cd934d29">reserved_34_47</a>               : 14;
<a name="l01359"></a>01359     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a476f3db7c71c63dc9da6e37d70f89e50">b0_lend</a>                      : 1;  <span class="comment">/**&lt; When set &apos;1&apos; and the DPI is in the mode to write</span>
<a name="l01360"></a>01360 <span class="comment">                                                         0 to L2C memory when a DMA is done, the address</span>
<a name="l01361"></a>01361 <span class="comment">                                                         to be written to will be treated as a Little</span>
<a name="l01362"></a>01362 <span class="comment">                                                         Endian address. */</span>
<a name="l01363"></a>01363     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a0694304ed1011fd1b424753bbdc03246">dwb_denb</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos;, DPI will send a value in the DWB</span>
<a name="l01364"></a>01364 <span class="comment">                                                         field for a free page operation for the memory</span>
<a name="l01365"></a>01365 <span class="comment">                                                         that contained the data. */</span>
<a name="l01366"></a>01366     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a2b14a831e1d35f9d81c2b734ccc3e603">dwb_ichk</a>                     : 9;  <span class="comment">/**&lt; When Instruction Chunks for DMA operations are</span>
<a name="l01367"></a>01367 <span class="comment">                                                         freed this value is used for the DWB field of the</span>
<a name="l01368"></a>01368 <span class="comment">                                                         operation. */</span>
<a name="l01369"></a>01369     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#ad78bf991b11114061ad0af76da4d1897">fpa_que</a>                      : 3;  <span class="comment">/**&lt; The FPA queue that the instruction-chunk page will</span>
<a name="l01370"></a>01370 <span class="comment">                                                         be returned to when used. */</span>
<a name="l01371"></a>01371     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a886b14f5b018b57931d14a03467d9cfa">o_add1</a>                       : 1;  <span class="comment">/**&lt; When set &apos;1&apos; 1 will be added to the SLI_DMAX_CNT</span>
<a name="l01372"></a>01372 <span class="comment">                                                         DMA counters, if &apos;0&apos; then the number of bytes</span>
<a name="l01373"></a>01373 <span class="comment">                                                         in the dma transfer will be added to the</span>
<a name="l01374"></a>01374 <span class="comment">                                                         SLI_DMAX_CNT count register. */</span>
<a name="l01375"></a>01375     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#aa6054e63251a74178a0331a91c47b7df">o_ro</a>                         : 1;  <span class="comment">/**&lt; Relaxed Ordering Mode for DMA. */</span>
<a name="l01376"></a>01376     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a4d1146c550cca8128a4317ad0dda610d">o_ns</a>                         : 1;  <span class="comment">/**&lt; Nosnoop For DMA. */</span>
<a name="l01377"></a>01377     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a6ce135b0ae19d346e29651f6be773290">o_es</a>                         : 2;  <span class="comment">/**&lt; Endian Swap Mode for DMA. */</span>
<a name="l01378"></a>01378     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a3933f8915eb0d7123d363d4da7f9893f">o_mode</a>                       : 1;  <span class="comment">/**&lt; Select PCI_POINTER MODE to be used.</span>
<a name="l01379"></a>01379 <span class="comment">                                                         0=DPTR format 1 is used</span>
<a name="l01380"></a>01380 <span class="comment">                                                           use register values for address and pointer</span>
<a name="l01381"></a>01381 <span class="comment">                                                           values for ES, NS, RO</span>
<a name="l01382"></a>01382 <span class="comment">                                                         1=DPTR format 0 is used</span>
<a name="l01383"></a>01383 <span class="comment">                                                           use pointer values for address and register</span>
<a name="l01384"></a>01384 <span class="comment">                                                           values for ES, NS, RO */</span>
<a name="l01385"></a>01385     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#aef098ca6cf300b27c4d00b67d225102e">reserved_0_13</a>                : 14;
<a name="l01386"></a>01386 <span class="preprocessor">#else</span>
<a name="l01387"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#aef098ca6cf300b27c4d00b67d225102e">01387</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#aef098ca6cf300b27c4d00b67d225102e">reserved_0_13</a>                : 14;
<a name="l01388"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a3933f8915eb0d7123d363d4da7f9893f">01388</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a3933f8915eb0d7123d363d4da7f9893f">o_mode</a>                       : 1;
<a name="l01389"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a6ce135b0ae19d346e29651f6be773290">01389</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a6ce135b0ae19d346e29651f6be773290">o_es</a>                         : 2;
<a name="l01390"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a4d1146c550cca8128a4317ad0dda610d">01390</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a4d1146c550cca8128a4317ad0dda610d">o_ns</a>                         : 1;
<a name="l01391"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#aa6054e63251a74178a0331a91c47b7df">01391</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#aa6054e63251a74178a0331a91c47b7df">o_ro</a>                         : 1;
<a name="l01392"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a886b14f5b018b57931d14a03467d9cfa">01392</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a886b14f5b018b57931d14a03467d9cfa">o_add1</a>                       : 1;
<a name="l01393"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#ad78bf991b11114061ad0af76da4d1897">01393</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#ad78bf991b11114061ad0af76da4d1897">fpa_que</a>                      : 3;
<a name="l01394"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a2b14a831e1d35f9d81c2b734ccc3e603">01394</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a2b14a831e1d35f9d81c2b734ccc3e603">dwb_ichk</a>                     : 9;
<a name="l01395"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a0694304ed1011fd1b424753bbdc03246">01395</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a0694304ed1011fd1b424753bbdc03246">dwb_denb</a>                     : 1;
<a name="l01396"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a476f3db7c71c63dc9da6e37d70f89e50">01396</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a476f3db7c71c63dc9da6e37d70f89e50">b0_lend</a>                      : 1;
<a name="l01397"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a14f1cd87e661923cd8c4a683cd934d29">01397</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a14f1cd87e661923cd8c4a683cd934d29">reserved_34_47</a>               : 14;
<a name="l01398"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#ae29ea005007570f1d9e6fd3ad39551a7">01398</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#ae29ea005007570f1d9e6fd3ad39551a7">dma_enb</a>                      : 6;
<a name="l01399"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a782dc7b0ca2d9c38984f4604b3768a36">01399</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a782dc7b0ca2d9c38984f4604b3768a36">reserved_54_55</a>               : 2;
<a name="l01400"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a5c27bc69202d99b2929cccf4e1584a0f">01400</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a5c27bc69202d99b2929cccf4e1584a0f">pkt_en</a>                       : 1;
<a name="l01401"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a793a3bb3d26cb4ed743e3cc52d5a6d4d">01401</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a793a3bb3d26cb4ed743e3cc52d5a6d4d">pkt_hp</a>                       : 1;
<a name="l01402"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a4f5527c8731514dad749c5826c405ecc">01402</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a4f5527c8731514dad749c5826c405ecc">commit_mode</a>                  : 1;
<a name="l01403"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#af02ac1793de8c2781d6f1edc1303abc8">01403</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#af02ac1793de8c2781d6f1edc1303abc8">ffp_dis</a>                      : 1;
<a name="l01404"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a49df24edbf347a1b4af5a8ac429ffec1">01404</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a49df24edbf347a1b4af5a8ac429ffec1">pkt_en1</a>                      : 1;
<a name="l01405"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a5325af9bcfcd346e546a9f20c6417224">01405</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a5325af9bcfcd346e546a9f20c6417224">dici_mode</a>                    : 1;
<a name="l01406"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a5b7455d206e2970d290410c36d7c2ca2">01406</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html#a5b7455d206e2970d290410c36d7c2ca2">reserved_62_63</a>               : 2;
<a name="l01407"></a>01407 <span class="preprocessor">#endif</span>
<a name="l01408"></a>01408 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__dma__control.html#a4bc5f9210515411461f0a270c46834d3">cn61xx</a>;
<a name="l01409"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html">01409</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html">cvmx_dpi_dma_control_cn63xx</a> {
<a name="l01410"></a>01410 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01411"></a>01411 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a70db6ae62fe65bd9c665db944bdf05dd">reserved_61_63</a>               : 3;
<a name="l01412"></a>01412     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#af84e244fc632916d3df1587ab59d925a">pkt_en1</a>                      : 1;  <span class="comment">/**&lt; Enables the 2nd packet interface.</span>
<a name="l01413"></a>01413 <span class="comment">                                                         When the packet interface is enabled, engine 4</span>
<a name="l01414"></a>01414 <span class="comment">                                                         is used for packets and is not available for DMA.</span>
<a name="l01415"></a>01415 <span class="comment">                                                         The packet interfaces must be enabled in order.</span>
<a name="l01416"></a>01416 <span class="comment">                                                         When PKT_EN1=1, then PKT_EN=1.</span>
<a name="l01417"></a>01417 <span class="comment">                                                         When PKT_EN1=1, then DMA_ENB&lt;4&gt;=0. */</span>
<a name="l01418"></a>01418     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a7109ab68ab4ef751dcd22923d784b0c3">ffp_dis</a>                      : 1;  <span class="comment">/**&lt; Force forward progress disable</span>
<a name="l01419"></a>01419 <span class="comment">                                                         The DMA engines will compete for shared resources.</span>
<a name="l01420"></a>01420 <span class="comment">                                                         If the HW detects that particular engines are not</span>
<a name="l01421"></a>01421 <span class="comment">                                                         able to make requests to an interface, the HW</span>
<a name="l01422"></a>01422 <span class="comment">                                                         will periodically trade-off throughput for</span>
<a name="l01423"></a>01423 <span class="comment">                                                         fairness. */</span>
<a name="l01424"></a>01424     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a17cd1326608d4749ab27150e4b09c03d">commit_mode</a>                  : 1;  <span class="comment">/**&lt; DMA Engine Commit Mode</span>
<a name="l01425"></a>01425 <span class="comment"></span>
<a name="l01426"></a>01426 <span class="comment">                                                         When COMMIT_MODE=0, DPI considers an instruction</span>
<a name="l01427"></a>01427 <span class="comment">                                                         complete when the HW internally generates the</span>
<a name="l01428"></a>01428 <span class="comment">                                                         final write for the current instruction.</span>
<a name="l01429"></a>01429 <span class="comment"></span>
<a name="l01430"></a>01430 <span class="comment">                                                         When COMMIT_MODE=1, DPI additionally waits for</span>
<a name="l01431"></a>01431 <span class="comment">                                                         the final write to reach the interface coherency</span>
<a name="l01432"></a>01432 <span class="comment">                                                         point to declare the instructions complete.</span>
<a name="l01433"></a>01433 <span class="comment"></span>
<a name="l01434"></a>01434 <span class="comment">                                                         Please note: when COMMIT_MODE == 0, DPI may not</span>
<a name="l01435"></a>01435 <span class="comment">                                                         follow the HRM ordering rules.</span>
<a name="l01436"></a>01436 <span class="comment"></span>
<a name="l01437"></a>01437 <span class="comment">                                                         DPI hardware performance may be better with</span>
<a name="l01438"></a>01438 <span class="comment">                                                         COMMIT_MODE == 0 than with COMMIT_MODE == 1 due</span>
<a name="l01439"></a>01439 <span class="comment">                                                         to the relaxed ordering rules.</span>
<a name="l01440"></a>01440 <span class="comment"></span>
<a name="l01441"></a>01441 <span class="comment">                                                         If the HRM ordering rules are required, set</span>
<a name="l01442"></a>01442 <span class="comment">                                                         COMMIT_MODE == 1. */</span>
<a name="l01443"></a>01443     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a18345424055d302f107327dcd8f7830e">pkt_hp</a>                       : 1;  <span class="comment">/**&lt; High-Priority Mode for Packet Interface.</span>
<a name="l01444"></a>01444 <span class="comment">                                                         This mode has been deprecated. */</span>
<a name="l01445"></a>01445     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a54b32d50e42eb1fd03a20e792cb30761">pkt_en</a>                       : 1;  <span class="comment">/**&lt; Enables 1st the packet interface.</span>
<a name="l01446"></a>01446 <span class="comment">                                                         When the packet interface is enabled, engine 5</span>
<a name="l01447"></a>01447 <span class="comment">                                                         is used for packets and is not available for DMA.</span>
<a name="l01448"></a>01448 <span class="comment">                                                         When PKT_EN=1, then DMA_ENB&lt;5&gt;=0.</span>
<a name="l01449"></a>01449 <span class="comment">                                                         When PKT_EN1=1, then PKT_EN=1. */</span>
<a name="l01450"></a>01450     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a873c9239873a3df7b39ea3bd0bf23bb1">reserved_54_55</a>               : 2;
<a name="l01451"></a>01451     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#ab4fd7ef0b4f1a8cb53b2c995359d0e11">dma_enb</a>                      : 6;  <span class="comment">/**&lt; DMA engine enable. Enables the operation of the</span>
<a name="l01452"></a>01452 <span class="comment">                                                         DMA engine. After being enabled an engine should</span>
<a name="l01453"></a>01453 <span class="comment">                                                         not be disabled while processing instructions.</span>
<a name="l01454"></a>01454 <span class="comment">                                                         When PKT_EN=1,  then DMA_ENB&lt;5&gt;=0.</span>
<a name="l01455"></a>01455 <span class="comment">                                                         When PKT_EN1=1, then DMA_ENB&lt;4&gt;=0. */</span>
<a name="l01456"></a>01456     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#adb1c2c3359408fa9ce351655efecee26">reserved_34_47</a>               : 14;
<a name="l01457"></a>01457     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a2ee186e796eed3571ee2096beb8ce118">b0_lend</a>                      : 1;  <span class="comment">/**&lt; When set &apos;1&apos; and the DPI is in the mode to write</span>
<a name="l01458"></a>01458 <span class="comment">                                                         0 to L2C memory when a DMA is done, the address</span>
<a name="l01459"></a>01459 <span class="comment">                                                         to be written to will be treated as a Little</span>
<a name="l01460"></a>01460 <span class="comment">                                                         Endian address. */</span>
<a name="l01461"></a>01461     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a9b5edf0cbcc3f7c19b762a9520960bc8">dwb_denb</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos;, DPI will send a value in the DWB</span>
<a name="l01462"></a>01462 <span class="comment">                                                         field for a free page operation for the memory</span>
<a name="l01463"></a>01463 <span class="comment">                                                         that contained the data. */</span>
<a name="l01464"></a>01464     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#aaac593defabca007d3c030f9bf2efe03">dwb_ichk</a>                     : 9;  <span class="comment">/**&lt; When Instruction Chunks for DMA operations are</span>
<a name="l01465"></a>01465 <span class="comment">                                                         freed this value is used for the DWB field of the</span>
<a name="l01466"></a>01466 <span class="comment">                                                         operation. */</span>
<a name="l01467"></a>01467     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a04fcca3c3bc476d7e25ae296e2104dcc">fpa_que</a>                      : 3;  <span class="comment">/**&lt; The FPA queue that the instruction-chunk page will</span>
<a name="l01468"></a>01468 <span class="comment">                                                         be returned to when used. */</span>
<a name="l01469"></a>01469     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a31bde149b53b624d6cb5f0fb7ac77728">o_add1</a>                       : 1;  <span class="comment">/**&lt; When set &apos;1&apos; 1 will be added to the DMA counters,</span>
<a name="l01470"></a>01470 <span class="comment">                                                         if &apos;0&apos; then the number of bytes in the dma</span>
<a name="l01471"></a>01471 <span class="comment">                                                         transfer will be added to the count register. */</span>
<a name="l01472"></a>01472     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a589542bd3dfec5d5dcb19fb602e464b0">o_ro</a>                         : 1;  <span class="comment">/**&lt; Relaxed Ordering Mode for DMA. */</span>
<a name="l01473"></a>01473     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a42e9098d8f66da9b98166e071a3b560e">o_ns</a>                         : 1;  <span class="comment">/**&lt; Nosnoop For DMA. */</span>
<a name="l01474"></a>01474     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a8423331d86e35ccfe40dcddc0e745242">o_es</a>                         : 2;  <span class="comment">/**&lt; Endian Swap Mode for DMA. */</span>
<a name="l01475"></a>01475     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a6d594bf1336ed0a2b9d7b546a467f3c9">o_mode</a>                       : 1;  <span class="comment">/**&lt; Select PCI_POINTER MODE to be used.</span>
<a name="l01476"></a>01476 <span class="comment">                                                         0=DPTR format 1 is used</span>
<a name="l01477"></a>01477 <span class="comment">                                                           use register values for address and pointer</span>
<a name="l01478"></a>01478 <span class="comment">                                                           values for ES, NS, RO</span>
<a name="l01479"></a>01479 <span class="comment">                                                         1=DPTR format 0 is used</span>
<a name="l01480"></a>01480 <span class="comment">                                                           use pointer values for address and register</span>
<a name="l01481"></a>01481 <span class="comment">                                                           values for ES, NS, RO */</span>
<a name="l01482"></a>01482     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a482baf8f4a426082a507101326d0883d">reserved_0_13</a>                : 14;
<a name="l01483"></a>01483 <span class="preprocessor">#else</span>
<a name="l01484"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a482baf8f4a426082a507101326d0883d">01484</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a482baf8f4a426082a507101326d0883d">reserved_0_13</a>                : 14;
<a name="l01485"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a6d594bf1336ed0a2b9d7b546a467f3c9">01485</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a6d594bf1336ed0a2b9d7b546a467f3c9">o_mode</a>                       : 1;
<a name="l01486"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a8423331d86e35ccfe40dcddc0e745242">01486</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a8423331d86e35ccfe40dcddc0e745242">o_es</a>                         : 2;
<a name="l01487"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a42e9098d8f66da9b98166e071a3b560e">01487</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a42e9098d8f66da9b98166e071a3b560e">o_ns</a>                         : 1;
<a name="l01488"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a589542bd3dfec5d5dcb19fb602e464b0">01488</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a589542bd3dfec5d5dcb19fb602e464b0">o_ro</a>                         : 1;
<a name="l01489"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a31bde149b53b624d6cb5f0fb7ac77728">01489</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a31bde149b53b624d6cb5f0fb7ac77728">o_add1</a>                       : 1;
<a name="l01490"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a04fcca3c3bc476d7e25ae296e2104dcc">01490</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a04fcca3c3bc476d7e25ae296e2104dcc">fpa_que</a>                      : 3;
<a name="l01491"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#aaac593defabca007d3c030f9bf2efe03">01491</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#aaac593defabca007d3c030f9bf2efe03">dwb_ichk</a>                     : 9;
<a name="l01492"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a9b5edf0cbcc3f7c19b762a9520960bc8">01492</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a9b5edf0cbcc3f7c19b762a9520960bc8">dwb_denb</a>                     : 1;
<a name="l01493"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a2ee186e796eed3571ee2096beb8ce118">01493</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a2ee186e796eed3571ee2096beb8ce118">b0_lend</a>                      : 1;
<a name="l01494"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#adb1c2c3359408fa9ce351655efecee26">01494</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#adb1c2c3359408fa9ce351655efecee26">reserved_34_47</a>               : 14;
<a name="l01495"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#ab4fd7ef0b4f1a8cb53b2c995359d0e11">01495</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#ab4fd7ef0b4f1a8cb53b2c995359d0e11">dma_enb</a>                      : 6;
<a name="l01496"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a873c9239873a3df7b39ea3bd0bf23bb1">01496</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a873c9239873a3df7b39ea3bd0bf23bb1">reserved_54_55</a>               : 2;
<a name="l01497"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a54b32d50e42eb1fd03a20e792cb30761">01497</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a54b32d50e42eb1fd03a20e792cb30761">pkt_en</a>                       : 1;
<a name="l01498"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a18345424055d302f107327dcd8f7830e">01498</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a18345424055d302f107327dcd8f7830e">pkt_hp</a>                       : 1;
<a name="l01499"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a17cd1326608d4749ab27150e4b09c03d">01499</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a17cd1326608d4749ab27150e4b09c03d">commit_mode</a>                  : 1;
<a name="l01500"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a7109ab68ab4ef751dcd22923d784b0c3">01500</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a7109ab68ab4ef751dcd22923d784b0c3">ffp_dis</a>                      : 1;
<a name="l01501"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#af84e244fc632916d3df1587ab59d925a">01501</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#af84e244fc632916d3df1587ab59d925a">pkt_en1</a>                      : 1;
<a name="l01502"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a70db6ae62fe65bd9c665db944bdf05dd">01502</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html#a70db6ae62fe65bd9c665db944bdf05dd">reserved_61_63</a>               : 3;
<a name="l01503"></a>01503 <span class="preprocessor">#endif</span>
<a name="l01504"></a>01504 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__dma__control.html#af5d4ce531f2a2c8521987d7d1dd027e3">cn63xx</a>;
<a name="l01505"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html">01505</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html">cvmx_dpi_dma_control_cn63xxp1</a> {
<a name="l01506"></a>01506 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01507"></a>01507 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#a2b9e41fbbb2145fb04ae6e20f14f7f6b">reserved_59_63</a>               : 5;
<a name="l01508"></a>01508     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#a2c8904555c45b3883248d449f9bea1e3">commit_mode</a>                  : 1;  <span class="comment">/**&lt; DMA Engine Commit Mode</span>
<a name="l01509"></a>01509 <span class="comment"></span>
<a name="l01510"></a>01510 <span class="comment">                                                         When COMMIT_MODE=1, DPI considers an instruction</span>
<a name="l01511"></a>01511 <span class="comment">                                                         complete when the HW internally generates the</span>
<a name="l01512"></a>01512 <span class="comment">                                                         final write for the current instruction.</span>
<a name="l01513"></a>01513 <span class="comment"></span>
<a name="l01514"></a>01514 <span class="comment">                                                         When COMMIT_MODE=0, DPI additionally waits for</span>
<a name="l01515"></a>01515 <span class="comment">                                                         the final write to reach the interface coherency</span>
<a name="l01516"></a>01516 <span class="comment">                                                         point to declare the instructions complete.</span>
<a name="l01517"></a>01517 <span class="comment"></span>
<a name="l01518"></a>01518 <span class="comment">                                                         Please note: when COMMIT_MODE == 1, DPI may not</span>
<a name="l01519"></a>01519 <span class="comment">                                                         follow the HRM ordering rules.</span>
<a name="l01520"></a>01520 <span class="comment"></span>
<a name="l01521"></a>01521 <span class="comment">                                                         DPI hardware performance may be better with</span>
<a name="l01522"></a>01522 <span class="comment">                                                         COMMIT_MODE == 1 than with COMMIT_MODE == 0 due</span>
<a name="l01523"></a>01523 <span class="comment">                                                         to the relaxed ordering rules.</span>
<a name="l01524"></a>01524 <span class="comment"></span>
<a name="l01525"></a>01525 <span class="comment">                                                         If the HRM ordering rules are required, set</span>
<a name="l01526"></a>01526 <span class="comment">                                                         COMMIT_MODE == 0. */</span>
<a name="l01527"></a>01527     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#ae95804d7f77d94d9b694d262c50d1d11">pkt_hp</a>                       : 1;  <span class="comment">/**&lt; High-Priority Mode for Packet Interface.</span>
<a name="l01528"></a>01528 <span class="comment">                                                         Engine 5 will be serviced more frequently to</span>
<a name="l01529"></a>01529 <span class="comment">                                                         deliver more bandwidth to packet interface.</span>
<a name="l01530"></a>01530 <span class="comment">                                                         When PKT_EN=0, then PKT_HP=0. */</span>
<a name="l01531"></a>01531     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#a8d069508489d1ac449adf4f62a10184f">pkt_en</a>                       : 1;  <span class="comment">/**&lt; Enables the packet interface.</span>
<a name="l01532"></a>01532 <span class="comment">                                                         When the packet interface is enabled, engine 5</span>
<a name="l01533"></a>01533 <span class="comment">                                                         is used for packets and is not available for DMA.</span>
<a name="l01534"></a>01534 <span class="comment">                                                         When PKT_EN=1, then DMA_ENB&lt;5&gt;=0.</span>
<a name="l01535"></a>01535 <span class="comment">                                                         When PKT_EN=0, then PKT_HP=0. */</span>
<a name="l01536"></a>01536     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#af6cfa46b768107a3fc1b466d2c40ce64">reserved_54_55</a>               : 2;
<a name="l01537"></a>01537     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#aa2316b7c2238a81f587ff6bf4929a6cb">dma_enb</a>                      : 6;  <span class="comment">/**&lt; DMA engine enable. Enables the operation of the</span>
<a name="l01538"></a>01538 <span class="comment">                                                         DMA engine. After being enabled an engine should</span>
<a name="l01539"></a>01539 <span class="comment">                                                         not be disabled while processing instructions.</span>
<a name="l01540"></a>01540 <span class="comment">                                                         When PKT_EN=1, then DMA_ENB&lt;5&gt;=0. */</span>
<a name="l01541"></a>01541     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#a55ca6d10156ed0518a1d194853d407b4">reserved_34_47</a>               : 14;
<a name="l01542"></a>01542     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#aad3e54663e361bbef60b0658c7538975">b0_lend</a>                      : 1;  <span class="comment">/**&lt; When set &apos;1&apos; and the DPI is in the mode to write</span>
<a name="l01543"></a>01543 <span class="comment">                                                         0 to L2C memory when a DMA is done, the address</span>
<a name="l01544"></a>01544 <span class="comment">                                                         to be written to will be treated as a Little</span>
<a name="l01545"></a>01545 <span class="comment">                                                         Endian address. */</span>
<a name="l01546"></a>01546     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#aca2beafe82c2a456ad53920066651300">dwb_denb</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos;, DPI will send a value in the DWB</span>
<a name="l01547"></a>01547 <span class="comment">                                                         field for a free page operation for the memory</span>
<a name="l01548"></a>01548 <span class="comment">                                                         that contained the data. */</span>
<a name="l01549"></a>01549     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#a21e61fc70b6818202c80f32e3182f434">dwb_ichk</a>                     : 9;  <span class="comment">/**&lt; When Instruction Chunks for DMA operations are</span>
<a name="l01550"></a>01550 <span class="comment">                                                         freed this value is used for the DWB field of the</span>
<a name="l01551"></a>01551 <span class="comment">                                                         operation. */</span>
<a name="l01552"></a>01552     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#a77137188eda9846330558deb5c7607ed">fpa_que</a>                      : 3;  <span class="comment">/**&lt; The FPA queue that the instruction-chunk page will</span>
<a name="l01553"></a>01553 <span class="comment">                                                         be returned to when used. */</span>
<a name="l01554"></a>01554     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#ae303bc2f3f8f013e70e0ec2a085978f7">o_add1</a>                       : 1;  <span class="comment">/**&lt; When set &apos;1&apos; 1 will be added to the DMA counters,</span>
<a name="l01555"></a>01555 <span class="comment">                                                         if &apos;0&apos; then the number of bytes in the dma</span>
<a name="l01556"></a>01556 <span class="comment">                                                         transfer will be added to the count register. */</span>
<a name="l01557"></a>01557     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#a4f4254bd7f864a80705c5f0ab19543bc">o_ro</a>                         : 1;  <span class="comment">/**&lt; Relaxed Ordering Mode for DMA. */</span>
<a name="l01558"></a>01558     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#a8910e29e09da7562f7b78a45922a4946">o_ns</a>                         : 1;  <span class="comment">/**&lt; Nosnoop For DMA. */</span>
<a name="l01559"></a>01559     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#a6f9d2a1092041c93c8a7e4772a5bad01">o_es</a>                         : 2;  <span class="comment">/**&lt; Endian Swap Mode for DMA. */</span>
<a name="l01560"></a>01560     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#afcf0f2b890bf1579ade51c887fbcb89b">o_mode</a>                       : 1;  <span class="comment">/**&lt; Select PCI_POINTER MODE to be used.</span>
<a name="l01561"></a>01561 <span class="comment">                                                         0=DPTR format 1 is used</span>
<a name="l01562"></a>01562 <span class="comment">                                                           use register values for address and pointer</span>
<a name="l01563"></a>01563 <span class="comment">                                                           values for ES, NS, RO</span>
<a name="l01564"></a>01564 <span class="comment">                                                         1=DPTR format 0 is used</span>
<a name="l01565"></a>01565 <span class="comment">                                                           use pointer values for address and register</span>
<a name="l01566"></a>01566 <span class="comment">                                                           values for ES, NS, RO */</span>
<a name="l01567"></a>01567     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#a95e53e75a0590fc27ae1660e6a55740f">reserved_0_13</a>                : 14;
<a name="l01568"></a>01568 <span class="preprocessor">#else</span>
<a name="l01569"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#a95e53e75a0590fc27ae1660e6a55740f">01569</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#a95e53e75a0590fc27ae1660e6a55740f">reserved_0_13</a>                : 14;
<a name="l01570"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#afcf0f2b890bf1579ade51c887fbcb89b">01570</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#afcf0f2b890bf1579ade51c887fbcb89b">o_mode</a>                       : 1;
<a name="l01571"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#a6f9d2a1092041c93c8a7e4772a5bad01">01571</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#a6f9d2a1092041c93c8a7e4772a5bad01">o_es</a>                         : 2;
<a name="l01572"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#a8910e29e09da7562f7b78a45922a4946">01572</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#a8910e29e09da7562f7b78a45922a4946">o_ns</a>                         : 1;
<a name="l01573"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#a4f4254bd7f864a80705c5f0ab19543bc">01573</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#a4f4254bd7f864a80705c5f0ab19543bc">o_ro</a>                         : 1;
<a name="l01574"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#ae303bc2f3f8f013e70e0ec2a085978f7">01574</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#ae303bc2f3f8f013e70e0ec2a085978f7">o_add1</a>                       : 1;
<a name="l01575"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#a77137188eda9846330558deb5c7607ed">01575</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#a77137188eda9846330558deb5c7607ed">fpa_que</a>                      : 3;
<a name="l01576"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#a21e61fc70b6818202c80f32e3182f434">01576</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#a21e61fc70b6818202c80f32e3182f434">dwb_ichk</a>                     : 9;
<a name="l01577"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#aca2beafe82c2a456ad53920066651300">01577</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#aca2beafe82c2a456ad53920066651300">dwb_denb</a>                     : 1;
<a name="l01578"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#aad3e54663e361bbef60b0658c7538975">01578</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#aad3e54663e361bbef60b0658c7538975">b0_lend</a>                      : 1;
<a name="l01579"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#a55ca6d10156ed0518a1d194853d407b4">01579</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#a55ca6d10156ed0518a1d194853d407b4">reserved_34_47</a>               : 14;
<a name="l01580"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#aa2316b7c2238a81f587ff6bf4929a6cb">01580</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#aa2316b7c2238a81f587ff6bf4929a6cb">dma_enb</a>                      : 6;
<a name="l01581"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#af6cfa46b768107a3fc1b466d2c40ce64">01581</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#af6cfa46b768107a3fc1b466d2c40ce64">reserved_54_55</a>               : 2;
<a name="l01582"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#a8d069508489d1ac449adf4f62a10184f">01582</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#a8d069508489d1ac449adf4f62a10184f">pkt_en</a>                       : 1;
<a name="l01583"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#ae95804d7f77d94d9b694d262c50d1d11">01583</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#ae95804d7f77d94d9b694d262c50d1d11">pkt_hp</a>                       : 1;
<a name="l01584"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#a2c8904555c45b3883248d449f9bea1e3">01584</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#a2c8904555c45b3883248d449f9bea1e3">commit_mode</a>                  : 1;
<a name="l01585"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#a2b9e41fbbb2145fb04ae6e20f14f7f6b">01585</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xxp1.html#a2b9e41fbbb2145fb04ae6e20f14f7f6b">reserved_59_63</a>               : 5;
<a name="l01586"></a>01586 <span class="preprocessor">#endif</span>
<a name="l01587"></a>01587 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__dma__control.html#a3537c8efe3bea0c55356d6bd206bdc68">cn63xxp1</a>;
<a name="l01588"></a><a class="code" href="unioncvmx__dpi__dma__control.html#a5ec7e3bb17169c30dfebf3d91e681c16">01588</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html">cvmx_dpi_dma_control_cn63xx</a>    <a class="code" href="unioncvmx__dpi__dma__control.html#a5ec7e3bb17169c30dfebf3d91e681c16">cn66xx</a>;
<a name="l01589"></a><a class="code" href="unioncvmx__dpi__dma__control.html#a7fe6f63712ab37fce470201bfc956540">01589</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html">cvmx_dpi_dma_control_cn61xx</a>    <a class="code" href="unioncvmx__dpi__dma__control.html#a7fe6f63712ab37fce470201bfc956540">cn68xx</a>;
<a name="l01590"></a><a class="code" href="unioncvmx__dpi__dma__control.html#a02432a6f39b4d80ff6aa16df63772ecb">01590</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn63xx.html">cvmx_dpi_dma_control_cn63xx</a>    <a class="code" href="unioncvmx__dpi__dma__control.html#a02432a6f39b4d80ff6aa16df63772ecb">cn68xxp1</a>;
<a name="l01591"></a><a class="code" href="unioncvmx__dpi__dma__control.html#a4da7b19a8cac1e18dc67e43cc7b16a66">01591</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html">cvmx_dpi_dma_control_cn61xx</a>    <a class="code" href="unioncvmx__dpi__dma__control.html#a4da7b19a8cac1e18dc67e43cc7b16a66">cn70xx</a>;
<a name="l01592"></a><a class="code" href="unioncvmx__dpi__dma__control.html#adc8bea3ae8601cef1e5e47c9868e72f8">01592</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html">cvmx_dpi_dma_control_cn61xx</a>    <a class="code" href="unioncvmx__dpi__dma__control.html#adc8bea3ae8601cef1e5e47c9868e72f8">cn70xxp1</a>;
<a name="l01593"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html">01593</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html">cvmx_dpi_dma_control_cn73xx</a> {
<a name="l01594"></a>01594 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01595"></a>01595 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#adb6da984dd8f3a13fe023b7fd2ef39cf">reserved_60_63</a>               : 4;
<a name="l01596"></a>01596     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#adb29c17efb1216b8276ec1c8336de1c6">ffp_dis</a>                      : 1;  <span class="comment">/**&lt; Force forward progress disable. The DMA engines will compete for shared resources. If the</span>
<a name="l01597"></a>01597 <span class="comment">                                                         hardware detects that particular engines are not able to make requests to an interface,</span>
<a name="l01598"></a>01598 <span class="comment">                                                         the hardware will periodically trade-off throughput for fairness. */</span>
<a name="l01599"></a>01599     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#abcdcbb3bd2789a069ce0517e7c997e16">commit_mode</a>                  : 1;  <span class="comment">/**&lt; DMA engine commit mode.</span>
<a name="l01600"></a>01600 <span class="comment">                                                         When COMMIT_MODE=1, DPI considers an instruction complete when the hardware internally</span>
<a name="l01601"></a>01601 <span class="comment">                                                         generates the final write for the current instruction.</span>
<a name="l01602"></a>01602 <span class="comment">                                                         When COMMIT_MODE=0, DPI additionally waits for the final write to reach the interface</span>
<a name="l01603"></a>01603 <span class="comment">                                                         coherency point to declare the instructions complete.</span>
<a name="l01604"></a>01604 <span class="comment">                                                         When COMMIT_MODE=1, DPI may not follow the HRM ordering rules. DPI</span>
<a name="l01605"></a>01605 <span class="comment">                                                         hardware performance may be better with COMMIT_MODE=1 than with COMMIT_MODE=0 due to</span>
<a name="l01606"></a>01606 <span class="comment">                                                         the relaxed ordering rules. If the HRM ordering rules are required, set COMMIT_MODE=0. */</span>
<a name="l01607"></a>01607     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#ae2e1d616fe77dde56fe24551894d38ce">reserved_57_57</a>               : 1;
<a name="l01608"></a>01608     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#ae62efa31708910ac325f8861cc70f228">pkt_en</a>                       : 1;  <span class="comment">/**&lt; Enables the packet interface. When the packet interface is enabled, engines 4 and 5 are</span>
<a name="l01609"></a>01609 <span class="comment">                                                         used for packets and are not available for DMA. When PKT_EN=1, then DMA_ENB&lt;5&gt;=0 and</span>
<a name="l01610"></a>01610 <span class="comment">                                                         DMA_ENB&lt;4&gt;=0. */</span>
<a name="l01611"></a>01611     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#a0ea1e777ed99d93267325f497dbbda85">reserved_54_55</a>               : 2;
<a name="l01612"></a>01612     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#ad6d8dd0be838abbfe98164450cdd0b36">dma_enb</a>                      : 6;  <span class="comment">/**&lt; DMA engine enable. Enables the operation of the DMA engine. After being enabled an engine</span>
<a name="l01613"></a>01613 <span class="comment">                                                         should not be disabled while processing instructions.</span>
<a name="l01614"></a>01614 <span class="comment">                                                         When PKT_EN=1, then DMA_ENB&lt;5&gt;=0 and DMA_ENB&lt;4&gt;=0. */</span>
<a name="l01615"></a>01615     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#a776114b10ec569c103c12924b9a74cfd">wqecsdis</a>                     : 1;  <span class="comment">/**&lt; Work queue completion status disable. See DPI_HDR_PT_WQP_E.</span>
<a name="l01616"></a>01616 <span class="comment">                                                         When [WQECSDIS] is set, DPI never writes completion status into a work queue entry. */</span>
<a name="l01617"></a>01617     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#a4f4748256f6f24d28e3dd196426d9b52">wqecsoff</a>                     : 7;  <span class="comment">/**&lt; Work queue completion status byte offset. For a DPI_HDR_PT_WQP_E::STATUSCA</span>
<a name="l01618"></a>01618 <span class="comment">                                                         or DPI_HDR_PT_WQP_E::STATUSNC DPI DMA instruction, DPI writes a</span>
<a name="l01619"></a>01619 <span class="comment">                                                         non-DPI_CS_E::NOERR (i.e. nonzero) completion status byte to (big-endian</span>
<a name="l01620"></a>01620 <span class="comment">                                                         byte address) L2/DRAM address</span>
<a name="l01621"></a>01621 <span class="comment">                                                            (DPI_DMA_INSTR_HDR_S[PTR] &amp; 0xFFFFFFFFFFFFFFF8) + [WQECSOFF]</span>
<a name="l01622"></a>01622 <span class="comment">                                                         With the reset value 0x7, DPI will write WORD0&lt;7:0&gt; of the WQE. */</span>
<a name="l01623"></a>01623     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#aaefb1f942c75f71ddf43c5099a1c6f48">zbwcsen</a>                      : 1;  <span class="comment">/**&lt; Zero-byte-write completion status enable.</span>
<a name="l01624"></a>01624 <span class="comment">                                                         See DPI_HDR_PT_E::ZBC_CA and DPI_HDR_PT_E::ZBC_NC. */</span>
<a name="l01625"></a>01625     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#ab372982c67b8e8fd4f6b27162a0099af">wqecsmode</a>                    : 2;  <span class="comment">/**&lt; WQE completion status mode. Relevant for DPI DMA instructions with</span>
<a name="l01626"></a>01626 <span class="comment">                                                         DPI_DMA_INSTR_HDR_S[PT]=DPI_HDR_PT_E::WQP when [WQECSDIS]=0.</span>
<a name="l01627"></a>01627 <span class="comment">                                                         0x0 = Normal behavior. DPI will not write the completion status byte for</span>
<a name="l01628"></a>01628 <span class="comment">                                                               DPI_HDR_PT_E::WQP DPI DMA instructions with DPI_CS_E::NOERR (i.e. zero)</span>
<a name="l01629"></a>01629 <span class="comment">                                                               completion status, regardless of the DPI_HDR_PT_WQP_E selection of</span>
<a name="l01630"></a>01630 <span class="comment">                                                               DPI_DMA_INSTR_HDR_S[PTR&lt;2:0&gt;]. DPI will write the completion</span>
<a name="l01631"></a>01631 <span class="comment">                                                               status byte for all other DPI_CS_E (i.e. nonzero) values</span>
<a name="l01632"></a>01632 <span class="comment">                                                               when DPI_DMA_INSTR_HDR_S[PTR&lt;2:0&gt;] is DPI_HDR_PT_WQP_E::STATUSCA</span>
<a name="l01633"></a>01633 <span class="comment">                                                               or DPI_HDR_PT_WQP_E::STATUSNC and [WQECSDIS] is clear.</span>
<a name="l01634"></a>01634 <span class="comment">                                                         0x1 = DPI will perform the completion status byte write for all</span>
<a name="l01635"></a>01635 <span class="comment">                                                               DPI_HDR_PT_E::WQP DPI DMA instructions when DPI_DMA_INSTR_HDR_S[PTR&lt;2:0&gt;]</span>
<a name="l01636"></a>01636 <span class="comment">                                                               is DPI_HDR_PT_WQP_E::STATUSCA or DPI_HDR_PT_WQP_E::STATUSNC</span>
<a name="l01637"></a>01637 <span class="comment">                                                               and [WQECSDIS] is clear, regardless of the DPI_CS_E completion</span>
<a name="l01638"></a>01638 <span class="comment">                                                               status value for the instruction.</span>
<a name="l01639"></a>01639 <span class="comment">                                                         0x2 = DPI will not wait for the completion status write commit before issuing</span>
<a name="l01640"></a>01640 <span class="comment">                                                               SSO work queue add.</span>
<a name="l01641"></a>01641 <span class="comment">                                                         0x3 = Both debug modes specified above (under 0x1 and 0x2) are enabled. */</span>
<a name="l01642"></a>01642     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#a3f7fae030463c8f69ed0152b0d758538">reserved_35_36</a>               : 2;
<a name="l01643"></a>01643     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#a9c52b8d272924a6209073b0c3faa14af">ncb_tag</a>                      : 1;  <span class="comment">/**&lt; NCB tag enable. It allows DMA Read/Write transactions over NCB to be mapped to</span>
<a name="l01644"></a>01644 <span class="comment">                                                         individual request queues by using tags. This enables more parallelism, giving a</span>
<a name="l01645"></a>01645 <span class="comment">                                                         performance boost. */</span>
<a name="l01646"></a>01646     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#acdfa310adc24eb000144ed48fb018284">b0_lend</a>                      : 1;  <span class="comment">/**&lt; Endian-ness for DPI_HDR_PT_E::ZBC_CA and DPI_HDR_PT_E::ZBC_NC DPI DMA</span>
<a name="l01647"></a>01647 <span class="comment">                                                         instructions. When clear, DPI_DMA_INSTR_HDR_S[PTR] is big-endian for</span>
<a name="l01648"></a>01648 <span class="comment">                                                         these instructions. When set, DPI_DMA_INSTR_HDR_S[PTR] is little-endian</span>
<a name="l01649"></a>01649 <span class="comment">                                                         for these instructions. */</span>
<a name="l01650"></a>01650     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#a94b888ecedc4439c7cda8e7e6c54c04d">ldwb</a>                         : 1;  <span class="comment">/**&lt; Load don&apos;t write back. When set, the hardware is able to issue LDWB commands for pointers</span>
<a name="l01651"></a>01651 <span class="comment">                                                         that are being freed. As a result, the line will not be written back when replaced.</span>
<a name="l01652"></a>01652 <span class="comment">                                                         When clear, the hardware issues regular load commands to the cache which cause the</span>
<a name="l01653"></a>01653 <span class="comment">                                                         line to be written back before being replaced. */</span>
<a name="l01654"></a>01654     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#a6bed3f324c5b9aba851e81d810ea9d7d">aura_ichk</a>                    : 12; <span class="comment">/**&lt; AURA instruction chunk. The AURA that the instruction chunk for DMA operations page will</span>
<a name="l01655"></a>01655 <span class="comment">                                                         be returned to when freed. */</span>
<a name="l01656"></a>01656     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#add7612df5e3f1b378e68c4d6a2e3867d">o_add1</a>                       : 1;  <span class="comment">/**&lt; Add one.</span>
<a name="l01657"></a>01657 <span class="comment">                                                         0 = The number of bytes in the DMA transfer is added to SLI_DMA()_CNT.</span>
<a name="l01658"></a>01658 <span class="comment">                                                         1 = Add 1 to the SLI_DMA()_CNT DMA counters. */</span>
<a name="l01659"></a>01659     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#a2d8e405a519e2bf53ff4811bf10edb48">o_ro</a>                         : 1;  <span class="comment">/**&lt; Relaxed ordering mode for DMA transactions */</span>
<a name="l01660"></a>01660     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#a33e726980046afbb3735a4a956c17bb1">o_ns</a>                         : 1;  <span class="comment">/**&lt; No snoop. */</span>
<a name="l01661"></a>01661     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#a63931715d65a178cee18be63cd4867bf">o_es</a>                         : 2;  <span class="comment">/**&lt; Endian swap mode for DMA.</span>
<a name="l01662"></a>01662 <span class="comment">                                                         See SLI_ENDIANSWAP_E. */</span>
<a name="l01663"></a>01663     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#a1e76b629da60b062ab5b936d8a604b3c">o_mode</a>                       : 1;  <span class="comment">/**&lt; Select PCI_POINTER mode.</span>
<a name="l01664"></a>01664 <span class="comment">                                                         0 = DPTR format 1 is used. Use register values for address; use pointer values for ES, NS,</span>
<a name="l01665"></a>01665 <span class="comment">                                                         RO.</span>
<a name="l01666"></a>01666 <span class="comment">                                                         1 = DPTR format 0 is used. Use pointer values for address; use register values for ES, NS,</span>
<a name="l01667"></a>01667 <span class="comment">                                                         RO. */</span>
<a name="l01668"></a>01668     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#ade44039477a91ecee1ddf55cc4a31112">reserved_0_13</a>                : 14;
<a name="l01669"></a>01669 <span class="preprocessor">#else</span>
<a name="l01670"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#ade44039477a91ecee1ddf55cc4a31112">01670</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#ade44039477a91ecee1ddf55cc4a31112">reserved_0_13</a>                : 14;
<a name="l01671"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#a1e76b629da60b062ab5b936d8a604b3c">01671</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#a1e76b629da60b062ab5b936d8a604b3c">o_mode</a>                       : 1;
<a name="l01672"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#a63931715d65a178cee18be63cd4867bf">01672</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#a63931715d65a178cee18be63cd4867bf">o_es</a>                         : 2;
<a name="l01673"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#a33e726980046afbb3735a4a956c17bb1">01673</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#a33e726980046afbb3735a4a956c17bb1">o_ns</a>                         : 1;
<a name="l01674"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#a2d8e405a519e2bf53ff4811bf10edb48">01674</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#a2d8e405a519e2bf53ff4811bf10edb48">o_ro</a>                         : 1;
<a name="l01675"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#add7612df5e3f1b378e68c4d6a2e3867d">01675</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#add7612df5e3f1b378e68c4d6a2e3867d">o_add1</a>                       : 1;
<a name="l01676"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#a6bed3f324c5b9aba851e81d810ea9d7d">01676</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#a6bed3f324c5b9aba851e81d810ea9d7d">aura_ichk</a>                    : 12;
<a name="l01677"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#a94b888ecedc4439c7cda8e7e6c54c04d">01677</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#a94b888ecedc4439c7cda8e7e6c54c04d">ldwb</a>                         : 1;
<a name="l01678"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#acdfa310adc24eb000144ed48fb018284">01678</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#acdfa310adc24eb000144ed48fb018284">b0_lend</a>                      : 1;
<a name="l01679"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#a9c52b8d272924a6209073b0c3faa14af">01679</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#a9c52b8d272924a6209073b0c3faa14af">ncb_tag</a>                      : 1;
<a name="l01680"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#a3f7fae030463c8f69ed0152b0d758538">01680</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#a3f7fae030463c8f69ed0152b0d758538">reserved_35_36</a>               : 2;
<a name="l01681"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#ab372982c67b8e8fd4f6b27162a0099af">01681</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#ab372982c67b8e8fd4f6b27162a0099af">wqecsmode</a>                    : 2;
<a name="l01682"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#aaefb1f942c75f71ddf43c5099a1c6f48">01682</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#aaefb1f942c75f71ddf43c5099a1c6f48">zbwcsen</a>                      : 1;
<a name="l01683"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#a4f4748256f6f24d28e3dd196426d9b52">01683</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#a4f4748256f6f24d28e3dd196426d9b52">wqecsoff</a>                     : 7;
<a name="l01684"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#a776114b10ec569c103c12924b9a74cfd">01684</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#a776114b10ec569c103c12924b9a74cfd">wqecsdis</a>                     : 1;
<a name="l01685"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#ad6d8dd0be838abbfe98164450cdd0b36">01685</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#ad6d8dd0be838abbfe98164450cdd0b36">dma_enb</a>                      : 6;
<a name="l01686"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#a0ea1e777ed99d93267325f497dbbda85">01686</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#a0ea1e777ed99d93267325f497dbbda85">reserved_54_55</a>               : 2;
<a name="l01687"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#ae62efa31708910ac325f8861cc70f228">01687</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#ae62efa31708910ac325f8861cc70f228">pkt_en</a>                       : 1;
<a name="l01688"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#ae2e1d616fe77dde56fe24551894d38ce">01688</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#ae2e1d616fe77dde56fe24551894d38ce">reserved_57_57</a>               : 1;
<a name="l01689"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#abcdcbb3bd2789a069ce0517e7c997e16">01689</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#abcdcbb3bd2789a069ce0517e7c997e16">commit_mode</a>                  : 1;
<a name="l01690"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#adb29c17efb1216b8276ec1c8336de1c6">01690</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#adb29c17efb1216b8276ec1c8336de1c6">ffp_dis</a>                      : 1;
<a name="l01691"></a><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#adb6da984dd8f3a13fe023b7fd2ef39cf">01691</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html#adb6da984dd8f3a13fe023b7fd2ef39cf">reserved_60_63</a>               : 4;
<a name="l01692"></a>01692 <span class="preprocessor">#endif</span>
<a name="l01693"></a>01693 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__dma__control.html#a8257c0ea0343d600d32541f46b25904c">cn73xx</a>;
<a name="l01694"></a><a class="code" href="unioncvmx__dpi__dma__control.html#a72b4d99aca5b0448356774fe942642d8">01694</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html">cvmx_dpi_dma_control_cn73xx</a>    <a class="code" href="unioncvmx__dpi__dma__control.html#a72b4d99aca5b0448356774fe942642d8">cn78xx</a>;
<a name="l01695"></a><a class="code" href="unioncvmx__dpi__dma__control.html#a55b7e3187538ec6489875e9cfd5390c5">01695</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html">cvmx_dpi_dma_control_cn73xx</a>    <a class="code" href="unioncvmx__dpi__dma__control.html#a55b7e3187538ec6489875e9cfd5390c5">cn78xxp1</a>;
<a name="l01696"></a><a class="code" href="unioncvmx__dpi__dma__control.html#aebbc3d1f0a981a5b523fe77f6112be38">01696</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn61xx.html">cvmx_dpi_dma_control_cn61xx</a>    <a class="code" href="unioncvmx__dpi__dma__control.html#aebbc3d1f0a981a5b523fe77f6112be38">cnf71xx</a>;
<a name="l01697"></a><a class="code" href="unioncvmx__dpi__dma__control.html#a0234710455d9b674fa2f51f75cb25fa0">01697</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__cn73xx.html">cvmx_dpi_dma_control_cn73xx</a>    <a class="code" href="unioncvmx__dpi__dma__control.html#a0234710455d9b674fa2f51f75cb25fa0">cnf75xx</a>;
<a name="l01698"></a>01698 };
<a name="l01699"></a><a class="code" href="cvmx-dpi-defs_8h.html#a8045e0c2eb7fe0252275a2924157566d">01699</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__dma__control.html" title="cvmx_dpi_dma_control">cvmx_dpi_dma_control</a> <a class="code" href="unioncvmx__dpi__dma__control.html" title="cvmx_dpi_dma_control">cvmx_dpi_dma_control_t</a>;
<a name="l01700"></a>01700 <span class="comment"></span>
<a name="l01701"></a>01701 <span class="comment">/**</span>
<a name="l01702"></a>01702 <span class="comment"> * cvmx_dpi_dma_eng#_en</span>
<a name="l01703"></a>01703 <span class="comment"> *</span>
<a name="l01704"></a>01704 <span class="comment"> * These registers provide control for the DMA engines.</span>
<a name="l01705"></a>01705 <span class="comment"> *</span>
<a name="l01706"></a>01706 <span class="comment"> */</span>
<a name="l01707"></a><a class="code" href="unioncvmx__dpi__dma__engx__en.html">01707</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__dma__engx__en.html" title="cvmx_dpi_dma_eng::_en">cvmx_dpi_dma_engx_en</a> {
<a name="l01708"></a><a class="code" href="unioncvmx__dpi__dma__engx__en.html#a2bf3fbfdf90d1092cf1d9e933ce6baff">01708</a>     uint64_t <a class="code" href="unioncvmx__dpi__dma__engx__en.html#a2bf3fbfdf90d1092cf1d9e933ce6baff">u64</a>;
<a name="l01709"></a><a class="code" href="structcvmx__dpi__dma__engx__en_1_1cvmx__dpi__dma__engx__en__s.html">01709</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__engx__en_1_1cvmx__dpi__dma__engx__en__s.html">cvmx_dpi_dma_engx_en_s</a> {
<a name="l01710"></a>01710 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01711"></a>01711 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dma__engx__en_1_1cvmx__dpi__dma__engx__en__s.html#aa8905d0000e868caa3ff7aef367c7e61">reserved_39_63</a>               : 25;
<a name="l01712"></a>01712     uint64_t <a class="code" href="structcvmx__dpi__dma__engx__en_1_1cvmx__dpi__dma__engx__en__s.html#a70f552987858af3491abb878a7026449">eng_molr</a>                     : 7;  <span class="comment">/**&lt; Per-engine maximum outstanding read request. 0x0 means no maximum per engine</span>
<a name="l01713"></a>01713 <span class="comment">                                                         (although it will be still limited by the per port MOLR value.) */</span>
<a name="l01714"></a>01714     uint64_t <a class="code" href="structcvmx__dpi__dma__engx__en_1_1cvmx__dpi__dma__engx__en__s.html#ab823a55fd0d4f260374091408e1d9e14">reserved_8_31</a>                : 24;
<a name="l01715"></a>01715     uint64_t <a class="code" href="structcvmx__dpi__dma__engx__en_1_1cvmx__dpi__dma__engx__en__s.html#a10f5aa077c9373dd99c96121c92a0c3a">qen</a>                          : 8;  <span class="comment">/**&lt; Instruction queue enable. This field specifies which of eight logical instruction queues</span>
<a name="l01716"></a>01716 <span class="comment">                                                         can be serviced by the DMA engine.</span>
<a name="l01717"></a>01717 <span class="comment">                                                           0 = Prevent service.</span>
<a name="l01718"></a>01718 <span class="comment">                                                           1 = Allow service.</span>
<a name="l01719"></a>01719 <span class="comment">                                                         Setting QEN = 0x0 effectively disables the engine. When DPI_DMA_CONTROL[PKT_EN] = 1, then</span>
<a name="l01720"></a>01720 <span class="comment">                                                         DPI_DMA_ENG4/5_EN [QEN] must be zero. */</span>
<a name="l01721"></a>01721 <span class="preprocessor">#else</span>
<a name="l01722"></a><a class="code" href="structcvmx__dpi__dma__engx__en_1_1cvmx__dpi__dma__engx__en__s.html#a10f5aa077c9373dd99c96121c92a0c3a">01722</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dma__engx__en_1_1cvmx__dpi__dma__engx__en__s.html#a10f5aa077c9373dd99c96121c92a0c3a">qen</a>                          : 8;
<a name="l01723"></a><a class="code" href="structcvmx__dpi__dma__engx__en_1_1cvmx__dpi__dma__engx__en__s.html#ab823a55fd0d4f260374091408e1d9e14">01723</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__engx__en_1_1cvmx__dpi__dma__engx__en__s.html#ab823a55fd0d4f260374091408e1d9e14">reserved_8_31</a>                : 24;
<a name="l01724"></a><a class="code" href="structcvmx__dpi__dma__engx__en_1_1cvmx__dpi__dma__engx__en__s.html#a70f552987858af3491abb878a7026449">01724</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__engx__en_1_1cvmx__dpi__dma__engx__en__s.html#a70f552987858af3491abb878a7026449">eng_molr</a>                     : 7;
<a name="l01725"></a><a class="code" href="structcvmx__dpi__dma__engx__en_1_1cvmx__dpi__dma__engx__en__s.html#aa8905d0000e868caa3ff7aef367c7e61">01725</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__engx__en_1_1cvmx__dpi__dma__engx__en__s.html#aa8905d0000e868caa3ff7aef367c7e61">reserved_39_63</a>               : 25;
<a name="l01726"></a>01726 <span class="preprocessor">#endif</span>
<a name="l01727"></a>01727 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__dma__engx__en.html#accf8b97a622b51f5627d167cde9e2c2a">s</a>;
<a name="l01728"></a><a class="code" href="structcvmx__dpi__dma__engx__en_1_1cvmx__dpi__dma__engx__en__cn61xx.html">01728</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__engx__en_1_1cvmx__dpi__dma__engx__en__cn61xx.html">cvmx_dpi_dma_engx_en_cn61xx</a> {
<a name="l01729"></a>01729 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01730"></a>01730 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dma__engx__en_1_1cvmx__dpi__dma__engx__en__cn61xx.html#afba6adf5b563bd936ea5eca3acbf6d59">reserved_8_63</a>                : 56;
<a name="l01731"></a>01731     uint64_t <a class="code" href="structcvmx__dpi__dma__engx__en_1_1cvmx__dpi__dma__engx__en__cn61xx.html#a3889b1977d98b5dd5dcae0cf024a00f6">qen</a>                          : 8;  <span class="comment">/**&lt; Controls which logical instruction queues can be</span>
<a name="l01732"></a>01732 <span class="comment">                                                         serviced by the DMA engine. Setting QEN==0</span>
<a name="l01733"></a>01733 <span class="comment">                                                         effectively disables the engine.</span>
<a name="l01734"></a>01734 <span class="comment">                                                         When DPI_DMA_CONTROL[PKT_EN] = 1, then</span>
<a name="l01735"></a>01735 <span class="comment">                                                         DPI_DMA_ENG5_EN[QEN] must be zero.</span>
<a name="l01736"></a>01736 <span class="comment">                                                         When DPI_DMA_CONTROL[PKT_EN1] = 1, then</span>
<a name="l01737"></a>01737 <span class="comment">                                                         DPI_DMA_ENG4_EN[QEN] must be zero. */</span>
<a name="l01738"></a>01738 <span class="preprocessor">#else</span>
<a name="l01739"></a><a class="code" href="structcvmx__dpi__dma__engx__en_1_1cvmx__dpi__dma__engx__en__cn61xx.html#a3889b1977d98b5dd5dcae0cf024a00f6">01739</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dma__engx__en_1_1cvmx__dpi__dma__engx__en__cn61xx.html#a3889b1977d98b5dd5dcae0cf024a00f6">qen</a>                          : 8;
<a name="l01740"></a><a class="code" href="structcvmx__dpi__dma__engx__en_1_1cvmx__dpi__dma__engx__en__cn61xx.html#afba6adf5b563bd936ea5eca3acbf6d59">01740</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__engx__en_1_1cvmx__dpi__dma__engx__en__cn61xx.html#afba6adf5b563bd936ea5eca3acbf6d59">reserved_8_63</a>                : 56;
<a name="l01741"></a>01741 <span class="preprocessor">#endif</span>
<a name="l01742"></a>01742 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__dma__engx__en.html#a9bef172ce40a5bb48c912e53a7c13a7b">cn61xx</a>;
<a name="l01743"></a><a class="code" href="unioncvmx__dpi__dma__engx__en.html#a7faa4b9590663540896367bd7585b694">01743</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__engx__en_1_1cvmx__dpi__dma__engx__en__cn61xx.html">cvmx_dpi_dma_engx_en_cn61xx</a>    <a class="code" href="unioncvmx__dpi__dma__engx__en.html#a7faa4b9590663540896367bd7585b694">cn63xx</a>;
<a name="l01744"></a><a class="code" href="unioncvmx__dpi__dma__engx__en.html#a0d0436dcdeb4dc333f29175327864cf7">01744</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__engx__en_1_1cvmx__dpi__dma__engx__en__cn61xx.html">cvmx_dpi_dma_engx_en_cn61xx</a>    <a class="code" href="unioncvmx__dpi__dma__engx__en.html#a0d0436dcdeb4dc333f29175327864cf7">cn63xxp1</a>;
<a name="l01745"></a><a class="code" href="unioncvmx__dpi__dma__engx__en.html#a2810b4d7c500bd667201fce176953708">01745</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__engx__en_1_1cvmx__dpi__dma__engx__en__cn61xx.html">cvmx_dpi_dma_engx_en_cn61xx</a>    <a class="code" href="unioncvmx__dpi__dma__engx__en.html#a2810b4d7c500bd667201fce176953708">cn66xx</a>;
<a name="l01746"></a><a class="code" href="unioncvmx__dpi__dma__engx__en.html#aaed09cf30d3416ea2cf354540c7011cd">01746</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__engx__en_1_1cvmx__dpi__dma__engx__en__cn61xx.html">cvmx_dpi_dma_engx_en_cn61xx</a>    <a class="code" href="unioncvmx__dpi__dma__engx__en.html#aaed09cf30d3416ea2cf354540c7011cd">cn68xx</a>;
<a name="l01747"></a><a class="code" href="unioncvmx__dpi__dma__engx__en.html#a260b1ce399842308a9cc7d80321af5cf">01747</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__engx__en_1_1cvmx__dpi__dma__engx__en__cn61xx.html">cvmx_dpi_dma_engx_en_cn61xx</a>    <a class="code" href="unioncvmx__dpi__dma__engx__en.html#a260b1ce399842308a9cc7d80321af5cf">cn68xxp1</a>;
<a name="l01748"></a><a class="code" href="unioncvmx__dpi__dma__engx__en.html#ac221f1b03aadaf03c216438af34ca4ba">01748</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__engx__en_1_1cvmx__dpi__dma__engx__en__cn61xx.html">cvmx_dpi_dma_engx_en_cn61xx</a>    <a class="code" href="unioncvmx__dpi__dma__engx__en.html#ac221f1b03aadaf03c216438af34ca4ba">cn70xx</a>;
<a name="l01749"></a><a class="code" href="unioncvmx__dpi__dma__engx__en.html#adf98d0f5f5d2a66beadd4d4f344ba801">01749</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__engx__en_1_1cvmx__dpi__dma__engx__en__cn61xx.html">cvmx_dpi_dma_engx_en_cn61xx</a>    <a class="code" href="unioncvmx__dpi__dma__engx__en.html#adf98d0f5f5d2a66beadd4d4f344ba801">cn70xxp1</a>;
<a name="l01750"></a><a class="code" href="unioncvmx__dpi__dma__engx__en.html#a2bc89c48d749a089b9479d2977c7956a">01750</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__engx__en_1_1cvmx__dpi__dma__engx__en__s.html">cvmx_dpi_dma_engx_en_s</a>         <a class="code" href="unioncvmx__dpi__dma__engx__en.html#a2bc89c48d749a089b9479d2977c7956a">cn73xx</a>;
<a name="l01751"></a><a class="code" href="unioncvmx__dpi__dma__engx__en.html#acd1c7fe63f2c75b9f3ae527629ecf616">01751</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__engx__en_1_1cvmx__dpi__dma__engx__en__s.html">cvmx_dpi_dma_engx_en_s</a>         <a class="code" href="unioncvmx__dpi__dma__engx__en.html#acd1c7fe63f2c75b9f3ae527629ecf616">cn78xx</a>;
<a name="l01752"></a><a class="code" href="unioncvmx__dpi__dma__engx__en.html#a5b5a407e74678f687526e9f2a2fdf144">01752</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__engx__en_1_1cvmx__dpi__dma__engx__en__s.html">cvmx_dpi_dma_engx_en_s</a>         <a class="code" href="unioncvmx__dpi__dma__engx__en.html#a5b5a407e74678f687526e9f2a2fdf144">cn78xxp1</a>;
<a name="l01753"></a><a class="code" href="unioncvmx__dpi__dma__engx__en.html#a7b73ce4447f2b3b13869ee961e421173">01753</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__engx__en_1_1cvmx__dpi__dma__engx__en__cn61xx.html">cvmx_dpi_dma_engx_en_cn61xx</a>    <a class="code" href="unioncvmx__dpi__dma__engx__en.html#a7b73ce4447f2b3b13869ee961e421173">cnf71xx</a>;
<a name="l01754"></a><a class="code" href="unioncvmx__dpi__dma__engx__en.html#a1538d7cb418b91fcd6fa686e05bb0cf7">01754</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__engx__en_1_1cvmx__dpi__dma__engx__en__s.html">cvmx_dpi_dma_engx_en_s</a>         <a class="code" href="unioncvmx__dpi__dma__engx__en.html#a1538d7cb418b91fcd6fa686e05bb0cf7">cnf75xx</a>;
<a name="l01755"></a>01755 };
<a name="l01756"></a><a class="code" href="cvmx-dpi-defs_8h.html#a2d7813441d78e9bc932d779b549fe02b">01756</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__dma__engx__en.html" title="cvmx_dpi_dma_eng::_en">cvmx_dpi_dma_engx_en</a> <a class="code" href="unioncvmx__dpi__dma__engx__en.html" title="cvmx_dpi_dma_eng::_en">cvmx_dpi_dma_engx_en_t</a>;
<a name="l01757"></a>01757 <span class="comment"></span>
<a name="l01758"></a>01758 <span class="comment">/**</span>
<a name="l01759"></a>01759 <span class="comment"> * cvmx_dpi_dma_pp#_cnt</span>
<a name="l01760"></a>01760 <span class="comment"> *</span>
<a name="l01761"></a>01761 <span class="comment"> * DPI_DMA_PP[0..3]_CNT  = DMA per PP Instr Done Counter</span>
<a name="l01762"></a>01762 <span class="comment"> * When DMA Instruction Completion Interrupt Mode DPI_DMA_CONTROL.DICI_MODE is enabled, every dma</span>
<a name="l01763"></a>01763 <span class="comment"> * instruction</span>
<a name="l01764"></a>01764 <span class="comment"> * that has the WQP=0 and a PTR value of 1..4 will incremrement DPI_DMA_PPx_CNT value-1 counter.</span>
<a name="l01765"></a>01765 <span class="comment"> * Instructions with WQP=0 and PTR values higher then 0x3F will still send a zero byte write.</span>
<a name="l01766"></a>01766 <span class="comment"> * Hardware reserves that values 5..63 for future use and will treat them as a PTR of 0 and do</span>
<a name="l01767"></a>01767 <span class="comment"> * nothing.</span>
<a name="l01768"></a>01768 <span class="comment"> */</span>
<a name="l01769"></a><a class="code" href="unioncvmx__dpi__dma__ppx__cnt.html">01769</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__dma__ppx__cnt.html" title="cvmx_dpi_dma_pp::_cnt">cvmx_dpi_dma_ppx_cnt</a> {
<a name="l01770"></a><a class="code" href="unioncvmx__dpi__dma__ppx__cnt.html#a768465bcbe080cdaad88387050c20bd3">01770</a>     uint64_t <a class="code" href="unioncvmx__dpi__dma__ppx__cnt.html#a768465bcbe080cdaad88387050c20bd3">u64</a>;
<a name="l01771"></a><a class="code" href="structcvmx__dpi__dma__ppx__cnt_1_1cvmx__dpi__dma__ppx__cnt__s.html">01771</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__ppx__cnt_1_1cvmx__dpi__dma__ppx__cnt__s.html">cvmx_dpi_dma_ppx_cnt_s</a> {
<a name="l01772"></a>01772 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01773"></a>01773 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dma__ppx__cnt_1_1cvmx__dpi__dma__ppx__cnt__s.html#abab76d3f8ef91ffe6b064a045f928acc">reserved_16_63</a>               : 48;
<a name="l01774"></a>01774     uint64_t <a class="code" href="structcvmx__dpi__dma__ppx__cnt_1_1cvmx__dpi__dma__ppx__cnt__s.html#a31906b55e295216ce475fc68df7e4a08">cnt</a>                          : 16; <span class="comment">/**&lt; DPI DMA per-core instruction completion counter. DPI can increment a counter upon</span>
<a name="l01775"></a>01775 <span class="comment">                                                         completion of a DPI DMA instruction. DPI subtracts the value written</span>
<a name="l01776"></a>01776 <span class="comment">                                                         from [CNT] on a software write. A nonzero [CNT] asserts the corresponding</span>
<a name="l01777"></a>01777 <span class="comment">                                                         DPI_DMA_PP_INT bit and a 0-&gt;1 [CNT] transition throws the corresponding</span>
<a name="l01778"></a>01778 <span class="comment">                                                         DPI_INTSN_E::DPI_DMA_PP()_INT.</span>
<a name="l01779"></a>01779 <span class="comment">                                                         DPI increments the [CNT] selected by DPI_DMA_INSTR_HDR_S[PTR] by one after completing</span>
<a name="l01780"></a>01780 <span class="comment">                                                         a DPI_DMA_INSTR_HDR_S[PT]=DPI_HDR_PT_E::CNT DPI DMA instruction. */</span>
<a name="l01781"></a>01781 <span class="preprocessor">#else</span>
<a name="l01782"></a><a class="code" href="structcvmx__dpi__dma__ppx__cnt_1_1cvmx__dpi__dma__ppx__cnt__s.html#a31906b55e295216ce475fc68df7e4a08">01782</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dma__ppx__cnt_1_1cvmx__dpi__dma__ppx__cnt__s.html#a31906b55e295216ce475fc68df7e4a08">cnt</a>                          : 16;
<a name="l01783"></a><a class="code" href="structcvmx__dpi__dma__ppx__cnt_1_1cvmx__dpi__dma__ppx__cnt__s.html#abab76d3f8ef91ffe6b064a045f928acc">01783</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__ppx__cnt_1_1cvmx__dpi__dma__ppx__cnt__s.html#abab76d3f8ef91ffe6b064a045f928acc">reserved_16_63</a>               : 48;
<a name="l01784"></a>01784 <span class="preprocessor">#endif</span>
<a name="l01785"></a>01785 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__dma__ppx__cnt.html#ae0aecff363814bb8fbe19ef0b2ae712d">s</a>;
<a name="l01786"></a><a class="code" href="unioncvmx__dpi__dma__ppx__cnt.html#aa2691c64b06935f27f4cd563d421ee56">01786</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__ppx__cnt_1_1cvmx__dpi__dma__ppx__cnt__s.html">cvmx_dpi_dma_ppx_cnt_s</a>         <a class="code" href="unioncvmx__dpi__dma__ppx__cnt.html#aa2691c64b06935f27f4cd563d421ee56">cn61xx</a>;
<a name="l01787"></a><a class="code" href="unioncvmx__dpi__dma__ppx__cnt.html#a8ae661009e6d26a3a2121c93e529bb2d">01787</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__ppx__cnt_1_1cvmx__dpi__dma__ppx__cnt__s.html">cvmx_dpi_dma_ppx_cnt_s</a>         <a class="code" href="unioncvmx__dpi__dma__ppx__cnt.html#a8ae661009e6d26a3a2121c93e529bb2d">cn68xx</a>;
<a name="l01788"></a><a class="code" href="unioncvmx__dpi__dma__ppx__cnt.html#aa66b897db89855db8f24d3ddd28d563d">01788</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__ppx__cnt_1_1cvmx__dpi__dma__ppx__cnt__s.html">cvmx_dpi_dma_ppx_cnt_s</a>         <a class="code" href="unioncvmx__dpi__dma__ppx__cnt.html#aa66b897db89855db8f24d3ddd28d563d">cn70xx</a>;
<a name="l01789"></a><a class="code" href="unioncvmx__dpi__dma__ppx__cnt.html#a49b2e5968ddc1aff6e014d5b5449ee54">01789</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__ppx__cnt_1_1cvmx__dpi__dma__ppx__cnt__s.html">cvmx_dpi_dma_ppx_cnt_s</a>         <a class="code" href="unioncvmx__dpi__dma__ppx__cnt.html#a49b2e5968ddc1aff6e014d5b5449ee54">cn70xxp1</a>;
<a name="l01790"></a><a class="code" href="unioncvmx__dpi__dma__ppx__cnt.html#aa7bb90ab63783949dffb0c680596ba90">01790</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__ppx__cnt_1_1cvmx__dpi__dma__ppx__cnt__s.html">cvmx_dpi_dma_ppx_cnt_s</a>         <a class="code" href="unioncvmx__dpi__dma__ppx__cnt.html#aa7bb90ab63783949dffb0c680596ba90">cn73xx</a>;
<a name="l01791"></a><a class="code" href="unioncvmx__dpi__dma__ppx__cnt.html#aa430c913c0f61ed76183507b8f31ad42">01791</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__ppx__cnt_1_1cvmx__dpi__dma__ppx__cnt__s.html">cvmx_dpi_dma_ppx_cnt_s</a>         <a class="code" href="unioncvmx__dpi__dma__ppx__cnt.html#aa430c913c0f61ed76183507b8f31ad42">cn78xx</a>;
<a name="l01792"></a><a class="code" href="unioncvmx__dpi__dma__ppx__cnt.html#aad18ffca2343c8e6f93efe19676c5432">01792</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__ppx__cnt_1_1cvmx__dpi__dma__ppx__cnt__s.html">cvmx_dpi_dma_ppx_cnt_s</a>         <a class="code" href="unioncvmx__dpi__dma__ppx__cnt.html#aad18ffca2343c8e6f93efe19676c5432">cn78xxp1</a>;
<a name="l01793"></a><a class="code" href="unioncvmx__dpi__dma__ppx__cnt.html#a76cd86bf1b0b960b1aba8cb4c5a33041">01793</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__ppx__cnt_1_1cvmx__dpi__dma__ppx__cnt__s.html">cvmx_dpi_dma_ppx_cnt_s</a>         <a class="code" href="unioncvmx__dpi__dma__ppx__cnt.html#a76cd86bf1b0b960b1aba8cb4c5a33041">cnf71xx</a>;
<a name="l01794"></a><a class="code" href="unioncvmx__dpi__dma__ppx__cnt.html#af369318df31a4af0ab515d287ee4bd49">01794</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__ppx__cnt_1_1cvmx__dpi__dma__ppx__cnt__s.html">cvmx_dpi_dma_ppx_cnt_s</a>         <a class="code" href="unioncvmx__dpi__dma__ppx__cnt.html#af369318df31a4af0ab515d287ee4bd49">cnf75xx</a>;
<a name="l01795"></a>01795 };
<a name="l01796"></a><a class="code" href="cvmx-dpi-defs_8h.html#adaa18ecbcd294410971fcf515d0ab7d3">01796</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__dma__ppx__cnt.html" title="cvmx_dpi_dma_pp::_cnt">cvmx_dpi_dma_ppx_cnt</a> <a class="code" href="unioncvmx__dpi__dma__ppx__cnt.html" title="cvmx_dpi_dma_pp::_cnt">cvmx_dpi_dma_ppx_cnt_t</a>;
<a name="l01797"></a>01797 <span class="comment"></span>
<a name="l01798"></a>01798 <span class="comment">/**</span>
<a name="l01799"></a>01799 <span class="comment"> * cvmx_dpi_dma_pp_int</span>
<a name="l01800"></a>01800 <span class="comment"> */</span>
<a name="l01801"></a><a class="code" href="unioncvmx__dpi__dma__pp__int.html">01801</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__dma__pp__int.html" title="cvmx_dpi_dma_pp_int">cvmx_dpi_dma_pp_int</a> {
<a name="l01802"></a><a class="code" href="unioncvmx__dpi__dma__pp__int.html#aaa1cd92214d98f741010fb1e7e61f6c8">01802</a>     uint64_t <a class="code" href="unioncvmx__dpi__dma__pp__int.html#aaa1cd92214d98f741010fb1e7e61f6c8">u64</a>;
<a name="l01803"></a><a class="code" href="structcvmx__dpi__dma__pp__int_1_1cvmx__dpi__dma__pp__int__s.html">01803</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__pp__int_1_1cvmx__dpi__dma__pp__int__s.html">cvmx_dpi_dma_pp_int_s</a> {
<a name="l01804"></a>01804 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01805"></a>01805 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dma__pp__int_1_1cvmx__dpi__dma__pp__int__s.html#a8a8b9776759fc2c5a98b445cee6317e9">reserved_48_63</a>               : 16;
<a name="l01806"></a>01806     uint64_t <a class="code" href="structcvmx__dpi__dma__pp__int_1_1cvmx__dpi__dma__pp__int__s.html#a7c5d103d7213f16a2d4fd49887450d22">complete</a>                     : 48; <span class="comment">/**&lt; DPI DMA per-core instruction completion interrupt. See DPI_DMA_PP()_CNT</span>
<a name="l01807"></a>01807 <span class="comment">                                                         and DPI_INTSN_E::DPI_DMA_PP()_INT. */</span>
<a name="l01808"></a>01808 <span class="preprocessor">#else</span>
<a name="l01809"></a><a class="code" href="structcvmx__dpi__dma__pp__int_1_1cvmx__dpi__dma__pp__int__s.html#a7c5d103d7213f16a2d4fd49887450d22">01809</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dma__pp__int_1_1cvmx__dpi__dma__pp__int__s.html#a7c5d103d7213f16a2d4fd49887450d22">complete</a>                     : 48;
<a name="l01810"></a><a class="code" href="structcvmx__dpi__dma__pp__int_1_1cvmx__dpi__dma__pp__int__s.html#a8a8b9776759fc2c5a98b445cee6317e9">01810</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__pp__int_1_1cvmx__dpi__dma__pp__int__s.html#a8a8b9776759fc2c5a98b445cee6317e9">reserved_48_63</a>               : 16;
<a name="l01811"></a>01811 <span class="preprocessor">#endif</span>
<a name="l01812"></a>01812 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__dma__pp__int.html#a259fa8c9ceb9de93ff7fb1c9ccbd0c20">s</a>;
<a name="l01813"></a><a class="code" href="structcvmx__dpi__dma__pp__int_1_1cvmx__dpi__dma__pp__int__cn73xx.html">01813</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__pp__int_1_1cvmx__dpi__dma__pp__int__cn73xx.html">cvmx_dpi_dma_pp_int_cn73xx</a> {
<a name="l01814"></a>01814 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01815"></a>01815 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dma__pp__int_1_1cvmx__dpi__dma__pp__int__cn73xx.html#af1d27709fe75a1c5c436431d9fdd455b">reserved_16_63</a>               : 48;
<a name="l01816"></a>01816     uint64_t <a class="code" href="structcvmx__dpi__dma__pp__int_1_1cvmx__dpi__dma__pp__int__cn73xx.html#aa78862d941c8b4d8b305bbaaf5556f61">complete</a>                     : 16; <span class="comment">/**&lt; DPI DMA per-core instruction completion interrupt. See DPI_DMA_PP()_CNT</span>
<a name="l01817"></a>01817 <span class="comment">                                                         and DPI_INTSN_E::DPI_DMA_PP()_INT. */</span>
<a name="l01818"></a>01818 <span class="preprocessor">#else</span>
<a name="l01819"></a><a class="code" href="structcvmx__dpi__dma__pp__int_1_1cvmx__dpi__dma__pp__int__cn73xx.html#aa78862d941c8b4d8b305bbaaf5556f61">01819</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__dma__pp__int_1_1cvmx__dpi__dma__pp__int__cn73xx.html#aa78862d941c8b4d8b305bbaaf5556f61">complete</a>                     : 16;
<a name="l01820"></a><a class="code" href="structcvmx__dpi__dma__pp__int_1_1cvmx__dpi__dma__pp__int__cn73xx.html#af1d27709fe75a1c5c436431d9fdd455b">01820</a>     uint64_t <a class="code" href="structcvmx__dpi__dma__pp__int_1_1cvmx__dpi__dma__pp__int__cn73xx.html#af1d27709fe75a1c5c436431d9fdd455b">reserved_16_63</a>               : 48;
<a name="l01821"></a>01821 <span class="preprocessor">#endif</span>
<a name="l01822"></a>01822 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__dma__pp__int.html#a575292cf8beaf537f7c0b0778f8dd36a">cn73xx</a>;
<a name="l01823"></a><a class="code" href="unioncvmx__dpi__dma__pp__int.html#afd1d573bc845b6802ea98a067b4ea72c">01823</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__pp__int_1_1cvmx__dpi__dma__pp__int__s.html">cvmx_dpi_dma_pp_int_s</a>          <a class="code" href="unioncvmx__dpi__dma__pp__int.html#afd1d573bc845b6802ea98a067b4ea72c">cn78xx</a>;
<a name="l01824"></a><a class="code" href="unioncvmx__dpi__dma__pp__int.html#aa1b6a9c30d12b8b30980bb2a794c31e7">01824</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__pp__int_1_1cvmx__dpi__dma__pp__int__s.html">cvmx_dpi_dma_pp_int_s</a>          <a class="code" href="unioncvmx__dpi__dma__pp__int.html#aa1b6a9c30d12b8b30980bb2a794c31e7">cn78xxp1</a>;
<a name="l01825"></a><a class="code" href="unioncvmx__dpi__dma__pp__int.html#a5bd3458196a153890306f00683ca26f8">01825</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__dma__pp__int_1_1cvmx__dpi__dma__pp__int__cn73xx.html">cvmx_dpi_dma_pp_int_cn73xx</a>     <a class="code" href="unioncvmx__dpi__dma__pp__int.html#a5bd3458196a153890306f00683ca26f8">cnf75xx</a>;
<a name="l01826"></a>01826 };
<a name="l01827"></a><a class="code" href="cvmx-dpi-defs_8h.html#aa1422110a0ac6fcabb34b98afc8b9e1f">01827</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__dma__pp__int.html" title="cvmx_dpi_dma_pp_int">cvmx_dpi_dma_pp_int</a> <a class="code" href="unioncvmx__dpi__dma__pp__int.html" title="cvmx_dpi_dma_pp_int">cvmx_dpi_dma_pp_int_t</a>;
<a name="l01828"></a>01828 <span class="comment"></span>
<a name="l01829"></a>01829 <span class="comment">/**</span>
<a name="l01830"></a>01830 <span class="comment"> * cvmx_dpi_ecc_ctl</span>
<a name="l01831"></a>01831 <span class="comment"> *</span>
<a name="l01832"></a>01832 <span class="comment"> * This register allows inserting ECC errors for testing.</span>
<a name="l01833"></a>01833 <span class="comment"> *</span>
<a name="l01834"></a>01834 <span class="comment"> */</span>
<a name="l01835"></a><a class="code" href="unioncvmx__dpi__ecc__ctl.html">01835</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__ecc__ctl.html" title="cvmx_dpi_ecc_ctl">cvmx_dpi_ecc_ctl</a> {
<a name="l01836"></a><a class="code" href="unioncvmx__dpi__ecc__ctl.html#aeebe02c6641ef194aad14627b1969c49">01836</a>     uint64_t <a class="code" href="unioncvmx__dpi__ecc__ctl.html#aeebe02c6641ef194aad14627b1969c49">u64</a>;
<a name="l01837"></a><a class="code" href="structcvmx__dpi__ecc__ctl_1_1cvmx__dpi__ecc__ctl__s.html">01837</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ecc__ctl_1_1cvmx__dpi__ecc__ctl__s.html">cvmx_dpi_ecc_ctl_s</a> {
<a name="l01838"></a>01838 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01839"></a>01839 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__ecc__ctl_1_1cvmx__dpi__ecc__ctl__s.html#a41a828c375c0cbaa99e50d393b089da6">reserved_33_63</a>               : 31;
<a name="l01840"></a>01840     uint64_t <a class="code" href="structcvmx__dpi__ecc__ctl_1_1cvmx__dpi__ecc__ctl__s.html#ada4b7dd2dc49a652ba9eb484e5388a5f">ram_cdis</a>                     : 1;  <span class="comment">/**&lt; RDB RAM ECC correction disable. Each bit corresponds to a different RAM. */</span>
<a name="l01841"></a>01841     uint64_t <a class="code" href="structcvmx__dpi__ecc__ctl_1_1cvmx__dpi__ecc__ctl__s.html#ac6d8cd91cf0c7a490e5dbc67a63a9292">reserved_17_31</a>               : 15;
<a name="l01842"></a>01842     uint64_t <a class="code" href="structcvmx__dpi__ecc__ctl_1_1cvmx__dpi__ecc__ctl__s.html#a5f18b784abf1c90d59e8b957bf07e053">ram_flip1</a>                    : 1;  <span class="comment">/**&lt; Flip syndrome bits on write. Flip syndrome bits &lt;1&gt; on writes to the corresponding RDB RAM</span>
<a name="l01843"></a>01843 <span class="comment">                                                         to test single-bit or double-bit error handling. */</span>
<a name="l01844"></a>01844     uint64_t <a class="code" href="structcvmx__dpi__ecc__ctl_1_1cvmx__dpi__ecc__ctl__s.html#a8516525287c6f64028bf548414b5cfbf">reserved_1_15</a>                : 15;
<a name="l01845"></a>01845     uint64_t <a class="code" href="structcvmx__dpi__ecc__ctl_1_1cvmx__dpi__ecc__ctl__s.html#af99caec0790dcadba617f886039da74c">ram_flip0</a>                    : 1;  <span class="comment">/**&lt; Flip syndrome bits on write. Flip syndrome bits &lt;0&gt; on writes to the corresponding RDB RAM</span>
<a name="l01846"></a>01846 <span class="comment">                                                         to test single-bit or double-bit error handling. */</span>
<a name="l01847"></a>01847 <span class="preprocessor">#else</span>
<a name="l01848"></a><a class="code" href="structcvmx__dpi__ecc__ctl_1_1cvmx__dpi__ecc__ctl__s.html#af99caec0790dcadba617f886039da74c">01848</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__ecc__ctl_1_1cvmx__dpi__ecc__ctl__s.html#af99caec0790dcadba617f886039da74c">ram_flip0</a>                    : 1;
<a name="l01849"></a><a class="code" href="structcvmx__dpi__ecc__ctl_1_1cvmx__dpi__ecc__ctl__s.html#a8516525287c6f64028bf548414b5cfbf">01849</a>     uint64_t <a class="code" href="structcvmx__dpi__ecc__ctl_1_1cvmx__dpi__ecc__ctl__s.html#a8516525287c6f64028bf548414b5cfbf">reserved_1_15</a>                : 15;
<a name="l01850"></a><a class="code" href="structcvmx__dpi__ecc__ctl_1_1cvmx__dpi__ecc__ctl__s.html#a5f18b784abf1c90d59e8b957bf07e053">01850</a>     uint64_t <a class="code" href="structcvmx__dpi__ecc__ctl_1_1cvmx__dpi__ecc__ctl__s.html#a5f18b784abf1c90d59e8b957bf07e053">ram_flip1</a>                    : 1;
<a name="l01851"></a><a class="code" href="structcvmx__dpi__ecc__ctl_1_1cvmx__dpi__ecc__ctl__s.html#ac6d8cd91cf0c7a490e5dbc67a63a9292">01851</a>     uint64_t <a class="code" href="structcvmx__dpi__ecc__ctl_1_1cvmx__dpi__ecc__ctl__s.html#ac6d8cd91cf0c7a490e5dbc67a63a9292">reserved_17_31</a>               : 15;
<a name="l01852"></a><a class="code" href="structcvmx__dpi__ecc__ctl_1_1cvmx__dpi__ecc__ctl__s.html#ada4b7dd2dc49a652ba9eb484e5388a5f">01852</a>     uint64_t <a class="code" href="structcvmx__dpi__ecc__ctl_1_1cvmx__dpi__ecc__ctl__s.html#ada4b7dd2dc49a652ba9eb484e5388a5f">ram_cdis</a>                     : 1;
<a name="l01853"></a><a class="code" href="structcvmx__dpi__ecc__ctl_1_1cvmx__dpi__ecc__ctl__s.html#a41a828c375c0cbaa99e50d393b089da6">01853</a>     uint64_t <a class="code" href="structcvmx__dpi__ecc__ctl_1_1cvmx__dpi__ecc__ctl__s.html#a41a828c375c0cbaa99e50d393b089da6">reserved_33_63</a>               : 31;
<a name="l01854"></a>01854 <span class="preprocessor">#endif</span>
<a name="l01855"></a>01855 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__ecc__ctl.html#a02b7491f6b644e992e301b5e7af03742">s</a>;
<a name="l01856"></a><a class="code" href="unioncvmx__dpi__ecc__ctl.html#afdd52ebb34cfd900687882e0afc06105">01856</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ecc__ctl_1_1cvmx__dpi__ecc__ctl__s.html">cvmx_dpi_ecc_ctl_s</a>             <a class="code" href="unioncvmx__dpi__ecc__ctl.html#afdd52ebb34cfd900687882e0afc06105">cn73xx</a>;
<a name="l01857"></a><a class="code" href="unioncvmx__dpi__ecc__ctl.html#ae74f1022f5a789a85a9c10cb73419940">01857</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ecc__ctl_1_1cvmx__dpi__ecc__ctl__s.html">cvmx_dpi_ecc_ctl_s</a>             <a class="code" href="unioncvmx__dpi__ecc__ctl.html#ae74f1022f5a789a85a9c10cb73419940">cn78xx</a>;
<a name="l01858"></a><a class="code" href="unioncvmx__dpi__ecc__ctl.html#a7006630dc08da68f8bf013656e3ec4e3">01858</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ecc__ctl_1_1cvmx__dpi__ecc__ctl__s.html">cvmx_dpi_ecc_ctl_s</a>             <a class="code" href="unioncvmx__dpi__ecc__ctl.html#a7006630dc08da68f8bf013656e3ec4e3">cn78xxp1</a>;
<a name="l01859"></a><a class="code" href="unioncvmx__dpi__ecc__ctl.html#a6bee6a5445838685593f2f36c90e3c66">01859</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ecc__ctl_1_1cvmx__dpi__ecc__ctl__s.html">cvmx_dpi_ecc_ctl_s</a>             <a class="code" href="unioncvmx__dpi__ecc__ctl.html#a6bee6a5445838685593f2f36c90e3c66">cnf75xx</a>;
<a name="l01860"></a>01860 };
<a name="l01861"></a><a class="code" href="cvmx-dpi-defs_8h.html#a686331f991035d34b6eea5b58f7d8efc">01861</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__ecc__ctl.html" title="cvmx_dpi_ecc_ctl">cvmx_dpi_ecc_ctl</a> <a class="code" href="unioncvmx__dpi__ecc__ctl.html" title="cvmx_dpi_ecc_ctl">cvmx_dpi_ecc_ctl_t</a>;
<a name="l01862"></a>01862 <span class="comment"></span>
<a name="l01863"></a>01863 <span class="comment">/**</span>
<a name="l01864"></a>01864 <span class="comment"> * cvmx_dpi_ecc_int</span>
<a name="l01865"></a>01865 <span class="comment"> *</span>
<a name="l01866"></a>01866 <span class="comment"> * This register contains ECC error interrupt summary bits.</span>
<a name="l01867"></a>01867 <span class="comment"> *</span>
<a name="l01868"></a>01868 <span class="comment"> */</span>
<a name="l01869"></a><a class="code" href="unioncvmx__dpi__ecc__int.html">01869</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__ecc__int.html" title="cvmx_dpi_ecc_int">cvmx_dpi_ecc_int</a> {
<a name="l01870"></a><a class="code" href="unioncvmx__dpi__ecc__int.html#ada5e63d19cb3fb5b6631377c8ff98516">01870</a>     uint64_t <a class="code" href="unioncvmx__dpi__ecc__int.html#ada5e63d19cb3fb5b6631377c8ff98516">u64</a>;
<a name="l01871"></a><a class="code" href="structcvmx__dpi__ecc__int_1_1cvmx__dpi__ecc__int__s.html">01871</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ecc__int_1_1cvmx__dpi__ecc__int__s.html">cvmx_dpi_ecc_int_s</a> {
<a name="l01872"></a>01872 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01873"></a>01873 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__ecc__int_1_1cvmx__dpi__ecc__int__s.html#a8c25c5cb0e441495a063166df9255ab1">reserved_47_63</a>               : 17;
<a name="l01874"></a>01874     uint64_t <a class="code" href="structcvmx__dpi__ecc__int_1_1cvmx__dpi__ecc__int__s.html#a38dc4c46b7ca0def2253c1bbc2db059c">ram_sbe</a>                      : 15; <span class="comment">/**&lt; Set when a single-bit error is detected in the corresponding RAM. Throws</span>
<a name="l01875"></a>01875 <span class="comment">                                                         DPI_INTSN_E::DPI_ERR_RAM_SBE(). */</span>
<a name="l01876"></a>01876     uint64_t <a class="code" href="structcvmx__dpi__ecc__int_1_1cvmx__dpi__ecc__int__s.html#a974305c453f8f564a08ecf88e63152f5">reserved_15_31</a>               : 17;
<a name="l01877"></a>01877     uint64_t <a class="code" href="structcvmx__dpi__ecc__int_1_1cvmx__dpi__ecc__int__s.html#a0cff6e374d7387689bba01cf8990202e">ram_dbe</a>                      : 15; <span class="comment">/**&lt; Set when a double-bit error is detected in the corresponding RAM. Throws</span>
<a name="l01878"></a>01878 <span class="comment">                                                         DPI_INTSN_E::DPI_ERR_RAM_DBE(). */</span>
<a name="l01879"></a>01879 <span class="preprocessor">#else</span>
<a name="l01880"></a><a class="code" href="structcvmx__dpi__ecc__int_1_1cvmx__dpi__ecc__int__s.html#a0cff6e374d7387689bba01cf8990202e">01880</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__ecc__int_1_1cvmx__dpi__ecc__int__s.html#a0cff6e374d7387689bba01cf8990202e">ram_dbe</a>                      : 15;
<a name="l01881"></a><a class="code" href="structcvmx__dpi__ecc__int_1_1cvmx__dpi__ecc__int__s.html#a974305c453f8f564a08ecf88e63152f5">01881</a>     uint64_t <a class="code" href="structcvmx__dpi__ecc__int_1_1cvmx__dpi__ecc__int__s.html#a974305c453f8f564a08ecf88e63152f5">reserved_15_31</a>               : 17;
<a name="l01882"></a><a class="code" href="structcvmx__dpi__ecc__int_1_1cvmx__dpi__ecc__int__s.html#a38dc4c46b7ca0def2253c1bbc2db059c">01882</a>     uint64_t <a class="code" href="structcvmx__dpi__ecc__int_1_1cvmx__dpi__ecc__int__s.html#a38dc4c46b7ca0def2253c1bbc2db059c">ram_sbe</a>                      : 15;
<a name="l01883"></a><a class="code" href="structcvmx__dpi__ecc__int_1_1cvmx__dpi__ecc__int__s.html#a8c25c5cb0e441495a063166df9255ab1">01883</a>     uint64_t <a class="code" href="structcvmx__dpi__ecc__int_1_1cvmx__dpi__ecc__int__s.html#a8c25c5cb0e441495a063166df9255ab1">reserved_47_63</a>               : 17;
<a name="l01884"></a>01884 <span class="preprocessor">#endif</span>
<a name="l01885"></a>01885 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__ecc__int.html#a830e2d0231579a919276ce40f77ebe47">s</a>;
<a name="l01886"></a><a class="code" href="unioncvmx__dpi__ecc__int.html#a5ba9e318f2c0be34a08c2ce6a49bda36">01886</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ecc__int_1_1cvmx__dpi__ecc__int__s.html">cvmx_dpi_ecc_int_s</a>             <a class="code" href="unioncvmx__dpi__ecc__int.html#a5ba9e318f2c0be34a08c2ce6a49bda36">cn73xx</a>;
<a name="l01887"></a><a class="code" href="unioncvmx__dpi__ecc__int.html#a896824e081595937f8bd07bc42d4ed53">01887</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ecc__int_1_1cvmx__dpi__ecc__int__s.html">cvmx_dpi_ecc_int_s</a>             <a class="code" href="unioncvmx__dpi__ecc__int.html#a896824e081595937f8bd07bc42d4ed53">cn78xx</a>;
<a name="l01888"></a><a class="code" href="unioncvmx__dpi__ecc__int.html#a9512db53d6f8dcf9dc77a66f85a91317">01888</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ecc__int_1_1cvmx__dpi__ecc__int__s.html">cvmx_dpi_ecc_int_s</a>             <a class="code" href="unioncvmx__dpi__ecc__int.html#a9512db53d6f8dcf9dc77a66f85a91317">cn78xxp1</a>;
<a name="l01889"></a><a class="code" href="unioncvmx__dpi__ecc__int.html#ab0a8d64c2d82ec552e98a046bef59b9d">01889</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ecc__int_1_1cvmx__dpi__ecc__int__s.html">cvmx_dpi_ecc_int_s</a>             <a class="code" href="unioncvmx__dpi__ecc__int.html#ab0a8d64c2d82ec552e98a046bef59b9d">cnf75xx</a>;
<a name="l01890"></a>01890 };
<a name="l01891"></a><a class="code" href="cvmx-dpi-defs_8h.html#aa6ba6e65eaca6e834cc4d09ee6d9c9aa">01891</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__ecc__int.html" title="cvmx_dpi_ecc_int">cvmx_dpi_ecc_int</a> <a class="code" href="unioncvmx__dpi__ecc__int.html" title="cvmx_dpi_ecc_int">cvmx_dpi_ecc_int_t</a>;
<a name="l01892"></a>01892 <span class="comment"></span>
<a name="l01893"></a>01893 <span class="comment">/**</span>
<a name="l01894"></a>01894 <span class="comment"> * cvmx_dpi_eng#_buf</span>
<a name="l01895"></a>01895 <span class="comment"> *</span>
<a name="l01896"></a>01896 <span class="comment"> * Notes:</span>
<a name="l01897"></a>01897 <span class="comment"> * The total amount of storage allocated to the 6 DPI DMA engines (via DPI_ENG*_BUF[BLKS]) must not exceed 8KB.</span>
<a name="l01898"></a>01898 <span class="comment"> *</span>
<a name="l01899"></a>01899 <span class="comment"> */</span>
<a name="l01900"></a><a class="code" href="unioncvmx__dpi__engx__buf.html">01900</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__engx__buf.html" title="cvmx_dpi_eng::_buf">cvmx_dpi_engx_buf</a> {
<a name="l01901"></a><a class="code" href="unioncvmx__dpi__engx__buf.html#ad4e73c3919c08e70c57acdbf5bd94a57">01901</a>     uint64_t <a class="code" href="unioncvmx__dpi__engx__buf.html#ad4e73c3919c08e70c57acdbf5bd94a57">u64</a>;
<a name="l01902"></a><a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__s.html">01902</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__s.html">cvmx_dpi_engx_buf_s</a> {
<a name="l01903"></a>01903 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01904"></a>01904 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__s.html#a861ded0fcc213ff302168284d128c304">reserved_38_63</a>               : 26;
<a name="l01905"></a>01905     uint64_t <a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__s.html#a497ac95561eaac20afe60e8ee53b1afd">compblks</a>                     : 6;  <span class="comment">/**&lt; Computed engine block size */</span>
<a name="l01906"></a>01906     uint64_t <a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__s.html#ac44f16b8d9c5bf33e46e8f60eb40cd04">reserved_10_31</a>               : 22;
<a name="l01907"></a>01907     uint64_t <a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__s.html#aaba016071d96a4d21ba61cc47bdd11fb">base</a>                         : 6;  <span class="comment">/**&lt; The base address in 512-byte blocks of the DMA engine FIFO. */</span>
<a name="l01908"></a>01908     uint64_t <a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__s.html#afd318ae15946714fc81da505739553a0">blks</a>                         : 4;  <span class="comment">/**&lt; The size of the DMA engine FIFO. The sum of the allocated FIFOs across all six</span>
<a name="l01909"></a>01909 <span class="comment">                                                         DPI_ENG()_BUF[BLKS] registers must not exceed the overall RDB memory size of</span>
<a name="l01910"></a>01910 <span class="comment">                                                         32 KB.</span>
<a name="l01911"></a>01911 <span class="comment">                                                         0x0 = Engine disabled.</span>
<a name="l01912"></a>01912 <span class="comment">                                                         0x1 = 0.5 KB FIFO.</span>
<a name="l01913"></a>01913 <span class="comment">                                                         0x2 = 1.0 KB FIFO.</span>
<a name="l01914"></a>01914 <span class="comment">                                                         0x3 = 1.5 KB FIFO.</span>
<a name="l01915"></a>01915 <span class="comment">                                                         0x4 = 2.0 KB FIFO.</span>
<a name="l01916"></a>01916 <span class="comment">                                                         0x5 = 2.5 KB FIFO.</span>
<a name="l01917"></a>01917 <span class="comment">                                                         0x6 = 3.0 KB FIFO.</span>
<a name="l01918"></a>01918 <span class="comment">                                                         0x7 = 3.5 KB FIFO.</span>
<a name="l01919"></a>01919 <span class="comment">                                                         0x8 = 4.0 KB FIFO.</span>
<a name="l01920"></a>01920 <span class="comment">                                                         0x9 = 6.0 KB FIFO.</span>
<a name="l01921"></a>01921 <span class="comment">                                                         0xA = 8.0 KB FIFO.</span>
<a name="l01922"></a>01922 <span class="comment">                                                         0xB = 16.0 KB FIFO. */</span>
<a name="l01923"></a>01923 <span class="preprocessor">#else</span>
<a name="l01924"></a><a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__s.html#afd318ae15946714fc81da505739553a0">01924</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__s.html#afd318ae15946714fc81da505739553a0">blks</a>                         : 4;
<a name="l01925"></a><a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__s.html#aaba016071d96a4d21ba61cc47bdd11fb">01925</a>     uint64_t <a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__s.html#aaba016071d96a4d21ba61cc47bdd11fb">base</a>                         : 6;
<a name="l01926"></a><a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__s.html#ac44f16b8d9c5bf33e46e8f60eb40cd04">01926</a>     uint64_t <a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__s.html#ac44f16b8d9c5bf33e46e8f60eb40cd04">reserved_10_31</a>               : 22;
<a name="l01927"></a><a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__s.html#a497ac95561eaac20afe60e8ee53b1afd">01927</a>     uint64_t <a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__s.html#a497ac95561eaac20afe60e8ee53b1afd">compblks</a>                     : 6;
<a name="l01928"></a><a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__s.html#a861ded0fcc213ff302168284d128c304">01928</a>     uint64_t <a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__s.html#a861ded0fcc213ff302168284d128c304">reserved_38_63</a>               : 26;
<a name="l01929"></a>01929 <span class="preprocessor">#endif</span>
<a name="l01930"></a>01930 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__engx__buf.html#a0950348305be51743199226e5478cbbd">s</a>;
<a name="l01931"></a><a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__cn61xx.html">01931</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__cn61xx.html">cvmx_dpi_engx_buf_cn61xx</a> {
<a name="l01932"></a>01932 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01933"></a>01933 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__cn61xx.html#ae9b1fccd417c1a6bb2a46c97f4f82e52">reserved_37_63</a>               : 27;
<a name="l01934"></a>01934     uint64_t <a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__cn61xx.html#a519c5eba4b7fa530490017e8a9ee221d">compblks</a>                     : 5;  <span class="comment">/**&lt; Computed engine block size */</span>
<a name="l01935"></a>01935     uint64_t <a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__cn61xx.html#aca03530f4da9010b7819fbdf2361a64d">reserved_9_31</a>                : 23;
<a name="l01936"></a>01936     uint64_t <a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__cn61xx.html#abb7fff4acc735aaa69aeab835f05d3a4">base</a>                         : 5;  <span class="comment">/**&lt; The base address in 512B blocks of the engine fifo */</span>
<a name="l01937"></a>01937     uint64_t <a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__cn61xx.html#a0d4c342984c8c282e00697e961d48b03">blks</a>                         : 4;  <span class="comment">/**&lt; The size of the engine fifo</span>
<a name="l01938"></a>01938 <span class="comment">                                                         Legal values are 0-10.</span>
<a name="l01939"></a>01939 <span class="comment">                                                         0  = Engine is disabled</span>
<a name="l01940"></a>01940 <span class="comment">                                                         1  = 0.5KB buffer</span>
<a name="l01941"></a>01941 <span class="comment">                                                         2  = 1.0KB buffer</span>
<a name="l01942"></a>01942 <span class="comment">                                                         3  = 1.5KB buffer</span>
<a name="l01943"></a>01943 <span class="comment">                                                         4  = 2.0KB buffer</span>
<a name="l01944"></a>01944 <span class="comment">                                                         5  = 2.5KB buffer</span>
<a name="l01945"></a>01945 <span class="comment">                                                         6  = 3.0KB buffer</span>
<a name="l01946"></a>01946 <span class="comment">                                                         7  = 3.5KB buffer</span>
<a name="l01947"></a>01947 <span class="comment">                                                         8  = 4.0KB buffer</span>
<a name="l01948"></a>01948 <span class="comment">                                                         9  = 6.0KB buffer</span>
<a name="l01949"></a>01949 <span class="comment">                                                         10 = 8.0KB buffer */</span>
<a name="l01950"></a>01950 <span class="preprocessor">#else</span>
<a name="l01951"></a><a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__cn61xx.html#a0d4c342984c8c282e00697e961d48b03">01951</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__cn61xx.html#a0d4c342984c8c282e00697e961d48b03">blks</a>                         : 4;
<a name="l01952"></a><a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__cn61xx.html#abb7fff4acc735aaa69aeab835f05d3a4">01952</a>     uint64_t <a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__cn61xx.html#abb7fff4acc735aaa69aeab835f05d3a4">base</a>                         : 5;
<a name="l01953"></a><a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__cn61xx.html#aca03530f4da9010b7819fbdf2361a64d">01953</a>     uint64_t <a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__cn61xx.html#aca03530f4da9010b7819fbdf2361a64d">reserved_9_31</a>                : 23;
<a name="l01954"></a><a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__cn61xx.html#a519c5eba4b7fa530490017e8a9ee221d">01954</a>     uint64_t <a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__cn61xx.html#a519c5eba4b7fa530490017e8a9ee221d">compblks</a>                     : 5;
<a name="l01955"></a><a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__cn61xx.html#ae9b1fccd417c1a6bb2a46c97f4f82e52">01955</a>     uint64_t <a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__cn61xx.html#ae9b1fccd417c1a6bb2a46c97f4f82e52">reserved_37_63</a>               : 27;
<a name="l01956"></a>01956 <span class="preprocessor">#endif</span>
<a name="l01957"></a>01957 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__engx__buf.html#a8545dfcb28ab6036c0191cb335f51d2c">cn61xx</a>;
<a name="l01958"></a><a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__cn63xx.html">01958</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__cn63xx.html">cvmx_dpi_engx_buf_cn63xx</a> {
<a name="l01959"></a>01959 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01960"></a>01960 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__cn63xx.html#a3770fdd33bd1773a58193b22420015f9">reserved_8_63</a>                : 56;
<a name="l01961"></a>01961     uint64_t <a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__cn63xx.html#a70082698710f1747d9a99ee81b1a1ca9">base</a>                         : 4;  <span class="comment">/**&lt; The base address in 512B blocks of the engine fifo */</span>
<a name="l01962"></a>01962     uint64_t <a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__cn63xx.html#aec2192cfac99c7584b41d7259f2e3f6b">blks</a>                         : 4;  <span class="comment">/**&lt; The size in 512B blocks of the engine fifo</span>
<a name="l01963"></a>01963 <span class="comment">                                                         Legal values are 0-8.</span>
<a name="l01964"></a>01964 <span class="comment">                                                         0 = Engine is disabled</span>
<a name="l01965"></a>01965 <span class="comment">                                                         1 = 0.5KB buffer</span>
<a name="l01966"></a>01966 <span class="comment">                                                         2 = 1.0KB buffer</span>
<a name="l01967"></a>01967 <span class="comment">                                                         3 = 1.5KB buffer</span>
<a name="l01968"></a>01968 <span class="comment">                                                         4 = 2.0KB buffer</span>
<a name="l01969"></a>01969 <span class="comment">                                                         5 = 2.5KB buffer</span>
<a name="l01970"></a>01970 <span class="comment">                                                         6 = 3.0KB buffer</span>
<a name="l01971"></a>01971 <span class="comment">                                                         7 = 3.5KB buffer</span>
<a name="l01972"></a>01972 <span class="comment">                                                         8 = 4.0KB buffer */</span>
<a name="l01973"></a>01973 <span class="preprocessor">#else</span>
<a name="l01974"></a><a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__cn63xx.html#aec2192cfac99c7584b41d7259f2e3f6b">01974</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__cn63xx.html#aec2192cfac99c7584b41d7259f2e3f6b">blks</a>                         : 4;
<a name="l01975"></a><a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__cn63xx.html#a70082698710f1747d9a99ee81b1a1ca9">01975</a>     uint64_t <a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__cn63xx.html#a70082698710f1747d9a99ee81b1a1ca9">base</a>                         : 4;
<a name="l01976"></a><a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__cn63xx.html#a3770fdd33bd1773a58193b22420015f9">01976</a>     uint64_t <a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__cn63xx.html#a3770fdd33bd1773a58193b22420015f9">reserved_8_63</a>                : 56;
<a name="l01977"></a>01977 <span class="preprocessor">#endif</span>
<a name="l01978"></a>01978 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__engx__buf.html#a420bc25cb296d66c786fbc067a2c3c1d">cn63xx</a>;
<a name="l01979"></a><a class="code" href="unioncvmx__dpi__engx__buf.html#a1465ef32e0da8691effe6442e0c3e4f0">01979</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__cn63xx.html">cvmx_dpi_engx_buf_cn63xx</a>       <a class="code" href="unioncvmx__dpi__engx__buf.html#a1465ef32e0da8691effe6442e0c3e4f0">cn63xxp1</a>;
<a name="l01980"></a><a class="code" href="unioncvmx__dpi__engx__buf.html#a422c233a2cdb473fea6eb28d75c43359">01980</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__cn61xx.html">cvmx_dpi_engx_buf_cn61xx</a>       <a class="code" href="unioncvmx__dpi__engx__buf.html#a422c233a2cdb473fea6eb28d75c43359">cn66xx</a>;
<a name="l01981"></a><a class="code" href="unioncvmx__dpi__engx__buf.html#ab09101a44c84366d527217f5a29de5f3">01981</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__cn61xx.html">cvmx_dpi_engx_buf_cn61xx</a>       <a class="code" href="unioncvmx__dpi__engx__buf.html#ab09101a44c84366d527217f5a29de5f3">cn68xx</a>;
<a name="l01982"></a><a class="code" href="unioncvmx__dpi__engx__buf.html#ad249954ec128df9204990994cb066c7a">01982</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__cn61xx.html">cvmx_dpi_engx_buf_cn61xx</a>       <a class="code" href="unioncvmx__dpi__engx__buf.html#ad249954ec128df9204990994cb066c7a">cn68xxp1</a>;
<a name="l01983"></a><a class="code" href="unioncvmx__dpi__engx__buf.html#a9c060d78016930ef8139ec4894b49450">01983</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__cn61xx.html">cvmx_dpi_engx_buf_cn61xx</a>       <a class="code" href="unioncvmx__dpi__engx__buf.html#a9c060d78016930ef8139ec4894b49450">cn70xx</a>;
<a name="l01984"></a><a class="code" href="unioncvmx__dpi__engx__buf.html#a79afdf135876ce4f0c353294db39cf4a">01984</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__cn61xx.html">cvmx_dpi_engx_buf_cn61xx</a>       <a class="code" href="unioncvmx__dpi__engx__buf.html#a79afdf135876ce4f0c353294db39cf4a">cn70xxp1</a>;
<a name="l01985"></a><a class="code" href="unioncvmx__dpi__engx__buf.html#aa8dba963ba8b966d2b4a398033767b86">01985</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__s.html">cvmx_dpi_engx_buf_s</a>            <a class="code" href="unioncvmx__dpi__engx__buf.html#aa8dba963ba8b966d2b4a398033767b86">cn73xx</a>;
<a name="l01986"></a><a class="code" href="unioncvmx__dpi__engx__buf.html#a21f0898f22e2836006b7062ea84319a3">01986</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__s.html">cvmx_dpi_engx_buf_s</a>            <a class="code" href="unioncvmx__dpi__engx__buf.html#a21f0898f22e2836006b7062ea84319a3">cn78xx</a>;
<a name="l01987"></a><a class="code" href="unioncvmx__dpi__engx__buf.html#a72ca3a6d306afea6fa5b3177d0c2e6a5">01987</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__s.html">cvmx_dpi_engx_buf_s</a>            <a class="code" href="unioncvmx__dpi__engx__buf.html#a72ca3a6d306afea6fa5b3177d0c2e6a5">cn78xxp1</a>;
<a name="l01988"></a><a class="code" href="unioncvmx__dpi__engx__buf.html#a3d91dff5daa6f98d7e9f870e52ff07ea">01988</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__cn61xx.html">cvmx_dpi_engx_buf_cn61xx</a>       <a class="code" href="unioncvmx__dpi__engx__buf.html#a3d91dff5daa6f98d7e9f870e52ff07ea">cnf71xx</a>;
<a name="l01989"></a><a class="code" href="unioncvmx__dpi__engx__buf.html#ad1ca1334ff0fa1f8aa7faa66a6507080">01989</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__engx__buf_1_1cvmx__dpi__engx__buf__s.html">cvmx_dpi_engx_buf_s</a>            <a class="code" href="unioncvmx__dpi__engx__buf.html#ad1ca1334ff0fa1f8aa7faa66a6507080">cnf75xx</a>;
<a name="l01990"></a>01990 };
<a name="l01991"></a><a class="code" href="cvmx-dpi-defs_8h.html#aa70d7a5f8f6d1b33378265db4f6d66e7">01991</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__engx__buf.html" title="cvmx_dpi_eng::_buf">cvmx_dpi_engx_buf</a> <a class="code" href="unioncvmx__dpi__engx__buf.html" title="cvmx_dpi_eng::_buf">cvmx_dpi_engx_buf_t</a>;
<a name="l01992"></a>01992 <span class="comment"></span>
<a name="l01993"></a>01993 <span class="comment">/**</span>
<a name="l01994"></a>01994 <span class="comment"> * cvmx_dpi_info_reg</span>
<a name="l01995"></a>01995 <span class="comment"> */</span>
<a name="l01996"></a><a class="code" href="unioncvmx__dpi__info__reg.html">01996</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__info__reg.html" title="cvmx_dpi_info_reg">cvmx_dpi_info_reg</a> {
<a name="l01997"></a><a class="code" href="unioncvmx__dpi__info__reg.html#a77c2d53903ebd4bdff621e97dec71898">01997</a>     uint64_t <a class="code" href="unioncvmx__dpi__info__reg.html#a77c2d53903ebd4bdff621e97dec71898">u64</a>;
<a name="l01998"></a><a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__s.html">01998</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__s.html">cvmx_dpi_info_reg_s</a> {
<a name="l01999"></a>01999 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02000"></a>02000 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__s.html#a16a280e470a42afcabb553edc4e75180">reserved_8_63</a>                : 56;
<a name="l02001"></a>02001     uint64_t <a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__s.html#a7b435d50b8b22c5841fb2be012f4768c">ffp</a>                          : 4;  <span class="comment">/**&lt; Force forward progress indicator. */</span>
<a name="l02002"></a>02002     uint64_t <a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__s.html#af0276c1df8e72848aec3679857501e1a">reserved_2_3</a>                 : 2;
<a name="l02003"></a>02003     uint64_t <a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__s.html#aa8e27ded3c0ceb4a87e2e2541f4180d4">ncb</a>                          : 1;  <span class="comment">/**&lt; NCB register access. This bit gets set in normal operation when software reads a DPI</span>
<a name="l02004"></a>02004 <span class="comment">                                                         register through the IOI interface. */</span>
<a name="l02005"></a>02005     uint64_t <a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__s.html#a305cba3ba97cba7999c36fdbe3740757">rsl</a>                          : 1;  <span class="comment">/**&lt; RSL register access. This bit is set in normal operation when software reads a DPI</span>
<a name="l02006"></a>02006 <span class="comment">                                                         register through the RSL interface. */</span>
<a name="l02007"></a>02007 <span class="preprocessor">#else</span>
<a name="l02008"></a><a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__s.html#a305cba3ba97cba7999c36fdbe3740757">02008</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__s.html#a305cba3ba97cba7999c36fdbe3740757">rsl</a>                          : 1;
<a name="l02009"></a><a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__s.html#aa8e27ded3c0ceb4a87e2e2541f4180d4">02009</a>     uint64_t <a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__s.html#aa8e27ded3c0ceb4a87e2e2541f4180d4">ncb</a>                          : 1;
<a name="l02010"></a><a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__s.html#af0276c1df8e72848aec3679857501e1a">02010</a>     uint64_t <a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__s.html#af0276c1df8e72848aec3679857501e1a">reserved_2_3</a>                 : 2;
<a name="l02011"></a><a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__s.html#a7b435d50b8b22c5841fb2be012f4768c">02011</a>     uint64_t <a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__s.html#a7b435d50b8b22c5841fb2be012f4768c">ffp</a>                          : 4;
<a name="l02012"></a><a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__s.html#a16a280e470a42afcabb553edc4e75180">02012</a>     uint64_t <a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__s.html#a16a280e470a42afcabb553edc4e75180">reserved_8_63</a>                : 56;
<a name="l02013"></a>02013 <span class="preprocessor">#endif</span>
<a name="l02014"></a>02014 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__info__reg.html#a50a5204318fc15f1a3a3b32a64875e76">s</a>;
<a name="l02015"></a><a class="code" href="unioncvmx__dpi__info__reg.html#a28793844c9dd0171ee57fc10935e8002">02015</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__s.html">cvmx_dpi_info_reg_s</a>            <a class="code" href="unioncvmx__dpi__info__reg.html#a28793844c9dd0171ee57fc10935e8002">cn61xx</a>;
<a name="l02016"></a><a class="code" href="unioncvmx__dpi__info__reg.html#a9ae1c89876744dff981dd588fc63b652">02016</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__s.html">cvmx_dpi_info_reg_s</a>            <a class="code" href="unioncvmx__dpi__info__reg.html#a9ae1c89876744dff981dd588fc63b652">cn63xx</a>;
<a name="l02017"></a><a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__cn63xxp1.html">02017</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__cn63xxp1.html">cvmx_dpi_info_reg_cn63xxp1</a> {
<a name="l02018"></a>02018 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02019"></a>02019 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__cn63xxp1.html#a292e6584ae5e1214225e5c7ee86e013c">reserved_2_63</a>                : 62;
<a name="l02020"></a>02020     uint64_t <a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__cn63xxp1.html#a492329e63355a713c568f3f2b1ffc6bb">ncb</a>                          : 1;  <span class="comment">/**&lt; NCB Register Access</span>
<a name="l02021"></a>02021 <span class="comment">                                                         This interrupt will fire in normal operation</span>
<a name="l02022"></a>02022 <span class="comment">                                                         when SW reads a DPI register through the NCB</span>
<a name="l02023"></a>02023 <span class="comment">                                                         interface. */</span>
<a name="l02024"></a>02024     uint64_t <a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__cn63xxp1.html#ad54dafeb721a0ab64dc954c0f34f1f01">rsl</a>                          : 1;  <span class="comment">/**&lt; RSL Register Access</span>
<a name="l02025"></a>02025 <span class="comment">                                                         This interrupt will fire in normal operation</span>
<a name="l02026"></a>02026 <span class="comment">                                                         when SW reads a DPI register through the RSL</span>
<a name="l02027"></a>02027 <span class="comment">                                                         interface. */</span>
<a name="l02028"></a>02028 <span class="preprocessor">#else</span>
<a name="l02029"></a><a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__cn63xxp1.html#ad54dafeb721a0ab64dc954c0f34f1f01">02029</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__cn63xxp1.html#ad54dafeb721a0ab64dc954c0f34f1f01">rsl</a>                          : 1;
<a name="l02030"></a><a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__cn63xxp1.html#a492329e63355a713c568f3f2b1ffc6bb">02030</a>     uint64_t <a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__cn63xxp1.html#a492329e63355a713c568f3f2b1ffc6bb">ncb</a>                          : 1;
<a name="l02031"></a><a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__cn63xxp1.html#a292e6584ae5e1214225e5c7ee86e013c">02031</a>     uint64_t <a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__cn63xxp1.html#a292e6584ae5e1214225e5c7ee86e013c">reserved_2_63</a>                : 62;
<a name="l02032"></a>02032 <span class="preprocessor">#endif</span>
<a name="l02033"></a>02033 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__info__reg.html#abcbd1911a9ffce6f6f21351581cd419a">cn63xxp1</a>;
<a name="l02034"></a><a class="code" href="unioncvmx__dpi__info__reg.html#adc2f72704bcebebf6492835d7bce0031">02034</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__s.html">cvmx_dpi_info_reg_s</a>            <a class="code" href="unioncvmx__dpi__info__reg.html#adc2f72704bcebebf6492835d7bce0031">cn66xx</a>;
<a name="l02035"></a><a class="code" href="unioncvmx__dpi__info__reg.html#a647d992a88fb8664bcdfd3c27a51e55a">02035</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__s.html">cvmx_dpi_info_reg_s</a>            <a class="code" href="unioncvmx__dpi__info__reg.html#a647d992a88fb8664bcdfd3c27a51e55a">cn68xx</a>;
<a name="l02036"></a><a class="code" href="unioncvmx__dpi__info__reg.html#af11e18492934209d49b9ebdfacd0f1d7">02036</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__s.html">cvmx_dpi_info_reg_s</a>            <a class="code" href="unioncvmx__dpi__info__reg.html#af11e18492934209d49b9ebdfacd0f1d7">cn68xxp1</a>;
<a name="l02037"></a><a class="code" href="unioncvmx__dpi__info__reg.html#a67163b18f646029e42f23527542ab501">02037</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__s.html">cvmx_dpi_info_reg_s</a>            <a class="code" href="unioncvmx__dpi__info__reg.html#a67163b18f646029e42f23527542ab501">cn70xx</a>;
<a name="l02038"></a><a class="code" href="unioncvmx__dpi__info__reg.html#a4563393f03b00cd7cbcef148538f4dc3">02038</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__s.html">cvmx_dpi_info_reg_s</a>            <a class="code" href="unioncvmx__dpi__info__reg.html#a4563393f03b00cd7cbcef148538f4dc3">cn70xxp1</a>;
<a name="l02039"></a><a class="code" href="unioncvmx__dpi__info__reg.html#a3b63151a566015629c5878df58a881da">02039</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__s.html">cvmx_dpi_info_reg_s</a>            <a class="code" href="unioncvmx__dpi__info__reg.html#a3b63151a566015629c5878df58a881da">cn73xx</a>;
<a name="l02040"></a><a class="code" href="unioncvmx__dpi__info__reg.html#a4b7e0d0ce9cae52503555ad9e2700916">02040</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__s.html">cvmx_dpi_info_reg_s</a>            <a class="code" href="unioncvmx__dpi__info__reg.html#a4b7e0d0ce9cae52503555ad9e2700916">cn78xx</a>;
<a name="l02041"></a><a class="code" href="unioncvmx__dpi__info__reg.html#af80d837ad732986c8b8f837ec88041ee">02041</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__s.html">cvmx_dpi_info_reg_s</a>            <a class="code" href="unioncvmx__dpi__info__reg.html#af80d837ad732986c8b8f837ec88041ee">cn78xxp1</a>;
<a name="l02042"></a><a class="code" href="unioncvmx__dpi__info__reg.html#a06898fd6077e9db22dd709e757f0983a">02042</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__s.html">cvmx_dpi_info_reg_s</a>            <a class="code" href="unioncvmx__dpi__info__reg.html#a06898fd6077e9db22dd709e757f0983a">cnf71xx</a>;
<a name="l02043"></a><a class="code" href="unioncvmx__dpi__info__reg.html#af319c83b3e908dc439d2a6d8156ac8db">02043</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__info__reg_1_1cvmx__dpi__info__reg__s.html">cvmx_dpi_info_reg_s</a>            <a class="code" href="unioncvmx__dpi__info__reg.html#af319c83b3e908dc439d2a6d8156ac8db">cnf75xx</a>;
<a name="l02044"></a>02044 };
<a name="l02045"></a><a class="code" href="cvmx-dpi-defs_8h.html#a20fea1e717a7d96d34f3e97c84377e7e">02045</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__info__reg.html" title="cvmx_dpi_info_reg">cvmx_dpi_info_reg</a> <a class="code" href="unioncvmx__dpi__info__reg.html" title="cvmx_dpi_info_reg">cvmx_dpi_info_reg_t</a>;
<a name="l02046"></a>02046 <span class="comment"></span>
<a name="l02047"></a>02047 <span class="comment">/**</span>
<a name="l02048"></a>02048 <span class="comment"> * cvmx_dpi_int_en</span>
<a name="l02049"></a>02049 <span class="comment"> */</span>
<a name="l02050"></a><a class="code" href="unioncvmx__dpi__int__en.html">02050</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__int__en.html" title="cvmx_dpi_int_en">cvmx_dpi_int_en</a> {
<a name="l02051"></a><a class="code" href="unioncvmx__dpi__int__en.html#a293f406e937fbf77e4ed96ede8bf5c66">02051</a>     uint64_t <a class="code" href="unioncvmx__dpi__int__en.html#a293f406e937fbf77e4ed96ede8bf5c66">u64</a>;
<a name="l02052"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html">02052</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html">cvmx_dpi_int_en_s</a> {
<a name="l02053"></a>02053 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02054"></a>02054 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#a7df1217e2fae7fb66c3e07dd70420827">reserved_28_63</a>               : 36;
<a name="l02055"></a>02055     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#a95c0f3ae3382293534c50b757ae3ab30">sprt3_rst</a>                    : 1;  <span class="comment">/**&lt; DMA instruction was dropped because the source or</span>
<a name="l02056"></a>02056 <span class="comment">                                                          destination port was in reset.</span>
<a name="l02057"></a>02057 <span class="comment">                                                         this bit is set. */</span>
<a name="l02058"></a>02058     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#a469c0bb3b2c7fc9a0043bc71a4050c98">sprt2_rst</a>                    : 1;  <span class="comment">/**&lt; DMA instruction was dropped because the source or</span>
<a name="l02059"></a>02059 <span class="comment">                                                          destination port was in reset.</span>
<a name="l02060"></a>02060 <span class="comment">                                                         this bit is set. */</span>
<a name="l02061"></a>02061     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#a5445d0235410958728a5aa44b177dbc9">sprt1_rst</a>                    : 1;  <span class="comment">/**&lt; DMA instruction was dropped because the source or</span>
<a name="l02062"></a>02062 <span class="comment">                                                          destination port was in reset.</span>
<a name="l02063"></a>02063 <span class="comment">                                                         this bit is set. */</span>
<a name="l02064"></a>02064     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#affdb49fafd8e87d74359139d3ea11614">sprt0_rst</a>                    : 1;  <span class="comment">/**&lt; DMA instruction was dropped because the source or</span>
<a name="l02065"></a>02065 <span class="comment">                                                          destination port was in reset.</span>
<a name="l02066"></a>02066 <span class="comment">                                                         this bit is set. */</span>
<a name="l02067"></a>02067     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#ac93f5d93633e78e6bef028387b19675a">reserved_23_23</a>               : 1;
<a name="l02068"></a>02068     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#a7f0f5380e795d8155656018241c3e5b9">req_badfil</a>                   : 1;  <span class="comment">/**&lt; DMA instruction unexpected fill */</span>
<a name="l02069"></a>02069     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#ada706f3e218259dcea27a31fad69026b">req_inull</a>                    : 1;  <span class="comment">/**&lt; DMA instruction filled with NULL pointer */</span>
<a name="l02070"></a>02070     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#aa71e544804a900eef33d82759fb78101">req_anull</a>                    : 1;  <span class="comment">/**&lt; DMA instruction filled with bad instruction */</span>
<a name="l02071"></a>02071     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#a7e04a125b7dd4109de834995b439c2cb">req_undflw</a>                   : 1;  <span class="comment">/**&lt; DMA instruction FIFO underflow */</span>
<a name="l02072"></a>02072     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#a32b499636111e92e05a98695f1e4f477">req_ovrflw</a>                   : 1;  <span class="comment">/**&lt; DMA instruction FIFO overflow */</span>
<a name="l02073"></a>02073     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#ac8947faf98ccbed60e79c297e77e6305">req_badlen</a>                   : 1;  <span class="comment">/**&lt; DMA instruction fetch with length */</span>
<a name="l02074"></a>02074     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#ad1c77b286ec8f345c2ea03dc8255cd2a">req_badadr</a>                   : 1;  <span class="comment">/**&lt; DMA instruction fetch with bad pointer */</span>
<a name="l02075"></a>02075     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#a152726dd9c60a1b1f15df4b21e77ea41">dmadbo</a>                       : 8;  <span class="comment">/**&lt; DMAx doorbell overflow. */</span>
<a name="l02076"></a>02076     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#a4fc4c30be7a616f6bb69700d70407a19">reserved_2_7</a>                 : 6;
<a name="l02077"></a>02077     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#a958d9edc01be38073e9e28c284455cc6">nfovr</a>                        : 1;  <span class="comment">/**&lt; CSR Fifo Overflow */</span>
<a name="l02078"></a>02078     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#ad0a4856f1f839c1f8c48e1296b6c3a7d">nderr</a>                        : 1;  <span class="comment">/**&lt; NCB Decode Error */</span>
<a name="l02079"></a>02079 <span class="preprocessor">#else</span>
<a name="l02080"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#ad0a4856f1f839c1f8c48e1296b6c3a7d">02080</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#ad0a4856f1f839c1f8c48e1296b6c3a7d">nderr</a>                        : 1;
<a name="l02081"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#a958d9edc01be38073e9e28c284455cc6">02081</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#a958d9edc01be38073e9e28c284455cc6">nfovr</a>                        : 1;
<a name="l02082"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#a4fc4c30be7a616f6bb69700d70407a19">02082</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#a4fc4c30be7a616f6bb69700d70407a19">reserved_2_7</a>                 : 6;
<a name="l02083"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#a152726dd9c60a1b1f15df4b21e77ea41">02083</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#a152726dd9c60a1b1f15df4b21e77ea41">dmadbo</a>                       : 8;
<a name="l02084"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#ad1c77b286ec8f345c2ea03dc8255cd2a">02084</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#ad1c77b286ec8f345c2ea03dc8255cd2a">req_badadr</a>                   : 1;
<a name="l02085"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#ac8947faf98ccbed60e79c297e77e6305">02085</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#ac8947faf98ccbed60e79c297e77e6305">req_badlen</a>                   : 1;
<a name="l02086"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#a32b499636111e92e05a98695f1e4f477">02086</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#a32b499636111e92e05a98695f1e4f477">req_ovrflw</a>                   : 1;
<a name="l02087"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#a7e04a125b7dd4109de834995b439c2cb">02087</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#a7e04a125b7dd4109de834995b439c2cb">req_undflw</a>                   : 1;
<a name="l02088"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#aa71e544804a900eef33d82759fb78101">02088</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#aa71e544804a900eef33d82759fb78101">req_anull</a>                    : 1;
<a name="l02089"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#ada706f3e218259dcea27a31fad69026b">02089</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#ada706f3e218259dcea27a31fad69026b">req_inull</a>                    : 1;
<a name="l02090"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#a7f0f5380e795d8155656018241c3e5b9">02090</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#a7f0f5380e795d8155656018241c3e5b9">req_badfil</a>                   : 1;
<a name="l02091"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#ac93f5d93633e78e6bef028387b19675a">02091</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#ac93f5d93633e78e6bef028387b19675a">reserved_23_23</a>               : 1;
<a name="l02092"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#affdb49fafd8e87d74359139d3ea11614">02092</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#affdb49fafd8e87d74359139d3ea11614">sprt0_rst</a>                    : 1;
<a name="l02093"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#a5445d0235410958728a5aa44b177dbc9">02093</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#a5445d0235410958728a5aa44b177dbc9">sprt1_rst</a>                    : 1;
<a name="l02094"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#a469c0bb3b2c7fc9a0043bc71a4050c98">02094</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#a469c0bb3b2c7fc9a0043bc71a4050c98">sprt2_rst</a>                    : 1;
<a name="l02095"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#a95c0f3ae3382293534c50b757ae3ab30">02095</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#a95c0f3ae3382293534c50b757ae3ab30">sprt3_rst</a>                    : 1;
<a name="l02096"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#a7df1217e2fae7fb66c3e07dd70420827">02096</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html#a7df1217e2fae7fb66c3e07dd70420827">reserved_28_63</a>               : 36;
<a name="l02097"></a>02097 <span class="preprocessor">#endif</span>
<a name="l02098"></a>02098 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__int__en.html#a30aef343a29c86eb6c03bd8e7c6748bf">s</a>;
<a name="l02099"></a><a class="code" href="unioncvmx__dpi__int__en.html#af0bfbfe3df3c10b4bd1dc80ee87e90e0">02099</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html">cvmx_dpi_int_en_s</a>              <a class="code" href="unioncvmx__dpi__int__en.html#af0bfbfe3df3c10b4bd1dc80ee87e90e0">cn61xx</a>;
<a name="l02100"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html">02100</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html">cvmx_dpi_int_en_cn63xx</a> {
<a name="l02101"></a>02101 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02102"></a>02102 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#a95a4b8f3a5719b6fd08cc9fe749744b6">reserved_26_63</a>               : 38;
<a name="l02103"></a>02103     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#a96c6c7deec46bf845ba31a79c90baf7b">sprt1_rst</a>                    : 1;  <span class="comment">/**&lt; DMA instruction was dropped because the source or</span>
<a name="l02104"></a>02104 <span class="comment">                                                          destination port was in reset.</span>
<a name="l02105"></a>02105 <span class="comment">                                                         this bit is set. */</span>
<a name="l02106"></a>02106     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#a6763c349939ab17aed0957a60bc03b3a">sprt0_rst</a>                    : 1;  <span class="comment">/**&lt; DMA instruction was dropped because the source or</span>
<a name="l02107"></a>02107 <span class="comment">                                                          destination port was in reset.</span>
<a name="l02108"></a>02108 <span class="comment">                                                         this bit is set. */</span>
<a name="l02109"></a>02109     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#a94512a6f1fe28016e49200ddef6bd0f3">reserved_23_23</a>               : 1;
<a name="l02110"></a>02110     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#abaec861dd017867a4f3ed3ec488c4254">req_badfil</a>                   : 1;  <span class="comment">/**&lt; DMA instruction unexpected fill */</span>
<a name="l02111"></a>02111     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#af464f3fdfaaf54d38a1d31b8514725ba">req_inull</a>                    : 1;  <span class="comment">/**&lt; DMA instruction filled with NULL pointer */</span>
<a name="l02112"></a>02112     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#a3e8243a2cf521297a3aa13c08308bd44">req_anull</a>                    : 1;  <span class="comment">/**&lt; DMA instruction filled with bad instruction */</span>
<a name="l02113"></a>02113     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#ac0152ea7c1487c97b3884631f29c65de">req_undflw</a>                   : 1;  <span class="comment">/**&lt; DMA instruction FIFO underflow */</span>
<a name="l02114"></a>02114     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#ae87232fbe7bf28e3522c460905ad1a12">req_ovrflw</a>                   : 1;  <span class="comment">/**&lt; DMA instruction FIFO overflow */</span>
<a name="l02115"></a>02115     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#a978bc8c88685be1aeb810559a41f87ad">req_badlen</a>                   : 1;  <span class="comment">/**&lt; DMA instruction fetch with length */</span>
<a name="l02116"></a>02116     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#ad7e704791078b855d6c321d7f393950b">req_badadr</a>                   : 1;  <span class="comment">/**&lt; DMA instruction fetch with bad pointer */</span>
<a name="l02117"></a>02117     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#a48419a91589a1ac81854289f663f4962">dmadbo</a>                       : 8;  <span class="comment">/**&lt; DMAx doorbell overflow. */</span>
<a name="l02118"></a>02118     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#aa77ed0a4e0b31796ec1644be0840f0b1">reserved_2_7</a>                 : 6;
<a name="l02119"></a>02119     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#a168de2635007ac9a666a147d85a76bd2">nfovr</a>                        : 1;  <span class="comment">/**&lt; CSR Fifo Overflow */</span>
<a name="l02120"></a>02120     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#a8dc4d03debfdbdc48782511487d5752b">nderr</a>                        : 1;  <span class="comment">/**&lt; NCB Decode Error */</span>
<a name="l02121"></a>02121 <span class="preprocessor">#else</span>
<a name="l02122"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#a8dc4d03debfdbdc48782511487d5752b">02122</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#a8dc4d03debfdbdc48782511487d5752b">nderr</a>                        : 1;
<a name="l02123"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#a168de2635007ac9a666a147d85a76bd2">02123</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#a168de2635007ac9a666a147d85a76bd2">nfovr</a>                        : 1;
<a name="l02124"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#aa77ed0a4e0b31796ec1644be0840f0b1">02124</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#aa77ed0a4e0b31796ec1644be0840f0b1">reserved_2_7</a>                 : 6;
<a name="l02125"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#a48419a91589a1ac81854289f663f4962">02125</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#a48419a91589a1ac81854289f663f4962">dmadbo</a>                       : 8;
<a name="l02126"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#ad7e704791078b855d6c321d7f393950b">02126</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#ad7e704791078b855d6c321d7f393950b">req_badadr</a>                   : 1;
<a name="l02127"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#a978bc8c88685be1aeb810559a41f87ad">02127</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#a978bc8c88685be1aeb810559a41f87ad">req_badlen</a>                   : 1;
<a name="l02128"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#ae87232fbe7bf28e3522c460905ad1a12">02128</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#ae87232fbe7bf28e3522c460905ad1a12">req_ovrflw</a>                   : 1;
<a name="l02129"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#ac0152ea7c1487c97b3884631f29c65de">02129</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#ac0152ea7c1487c97b3884631f29c65de">req_undflw</a>                   : 1;
<a name="l02130"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#a3e8243a2cf521297a3aa13c08308bd44">02130</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#a3e8243a2cf521297a3aa13c08308bd44">req_anull</a>                    : 1;
<a name="l02131"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#af464f3fdfaaf54d38a1d31b8514725ba">02131</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#af464f3fdfaaf54d38a1d31b8514725ba">req_inull</a>                    : 1;
<a name="l02132"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#abaec861dd017867a4f3ed3ec488c4254">02132</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#abaec861dd017867a4f3ed3ec488c4254">req_badfil</a>                   : 1;
<a name="l02133"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#a94512a6f1fe28016e49200ddef6bd0f3">02133</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#a94512a6f1fe28016e49200ddef6bd0f3">reserved_23_23</a>               : 1;
<a name="l02134"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#a6763c349939ab17aed0957a60bc03b3a">02134</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#a6763c349939ab17aed0957a60bc03b3a">sprt0_rst</a>                    : 1;
<a name="l02135"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#a96c6c7deec46bf845ba31a79c90baf7b">02135</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#a96c6c7deec46bf845ba31a79c90baf7b">sprt1_rst</a>                    : 1;
<a name="l02136"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#a95a4b8f3a5719b6fd08cc9fe749744b6">02136</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html#a95a4b8f3a5719b6fd08cc9fe749744b6">reserved_26_63</a>               : 38;
<a name="l02137"></a>02137 <span class="preprocessor">#endif</span>
<a name="l02138"></a>02138 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__int__en.html#a0f80d3be50162f4101d20e6108542035">cn63xx</a>;
<a name="l02139"></a><a class="code" href="unioncvmx__dpi__int__en.html#ac93255392db45f411dd76369de4969c5">02139</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html">cvmx_dpi_int_en_cn63xx</a>         <a class="code" href="unioncvmx__dpi__int__en.html#ac93255392db45f411dd76369de4969c5">cn63xxp1</a>;
<a name="l02140"></a><a class="code" href="unioncvmx__dpi__int__en.html#ac66c952a7dba7eba2a1a83caebc1255d">02140</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html">cvmx_dpi_int_en_s</a>              <a class="code" href="unioncvmx__dpi__int__en.html#ac66c952a7dba7eba2a1a83caebc1255d">cn66xx</a>;
<a name="l02141"></a><a class="code" href="unioncvmx__dpi__int__en.html#a484f919018837c54f971ee48ba4b0a43">02141</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html">cvmx_dpi_int_en_cn63xx</a>         <a class="code" href="unioncvmx__dpi__int__en.html#a484f919018837c54f971ee48ba4b0a43">cn68xx</a>;
<a name="l02142"></a><a class="code" href="unioncvmx__dpi__int__en.html#ae1e9c160528bd0bfc93c21db1be19cdc">02142</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn63xx.html">cvmx_dpi_int_en_cn63xx</a>         <a class="code" href="unioncvmx__dpi__int__en.html#ae1e9c160528bd0bfc93c21db1be19cdc">cn68xxp1</a>;
<a name="l02143"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html">02143</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html">cvmx_dpi_int_en_cn70xx</a> {
<a name="l02144"></a>02144 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02145"></a>02145 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#abf3b79a8d7bfe671bb5f46f315b34c8c">reserved_28_63</a>               : 36;
<a name="l02146"></a>02146     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#af9048397573fcc18c9bacfc4f50017ee">sprt3_rst</a>                    : 1;  <span class="comment">/**&lt; DMA instruction was dropped because the source or</span>
<a name="l02147"></a>02147 <span class="comment">                                                         destination port was in reset.</span>
<a name="l02148"></a>02148 <span class="comment">                                                         this bit is set. */</span>
<a name="l02149"></a>02149     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#ad96c749f2b79cfa36d19692b16923045">sprt2_rst</a>                    : 1;  <span class="comment">/**&lt; DMA instruction was dropped because the source or</span>
<a name="l02150"></a>02150 <span class="comment">                                                         destination port was in reset.</span>
<a name="l02151"></a>02151 <span class="comment">                                                         this bit is set. */</span>
<a name="l02152"></a>02152     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#a96310b97c59bed6b0bb44e1ed049ff97">sprt1_rst</a>                    : 1;  <span class="comment">/**&lt; DMA instruction was dropped because the source or</span>
<a name="l02153"></a>02153 <span class="comment">                                                         destination port was in reset.</span>
<a name="l02154"></a>02154 <span class="comment">                                                         this bit is set. */</span>
<a name="l02155"></a>02155     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#a74e970762fc6c2d2e8c278400f8e09ef">sprt0_rst</a>                    : 1;  <span class="comment">/**&lt; DMA instruction was dropped because the source or</span>
<a name="l02156"></a>02156 <span class="comment">                                                         destination port was in reset.</span>
<a name="l02157"></a>02157 <span class="comment">                                                         this bit is set. */</span>
<a name="l02158"></a>02158     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#ad77ce25a45763fb1620c37d53ebbdd00">reserved_23_23</a>               : 1;
<a name="l02159"></a>02159     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#a05d30c7d9fdf972576137dd7b5767b75">req_badfil</a>                   : 1;  <span class="comment">/**&lt; DMA instruction unexpected fill */</span>
<a name="l02160"></a>02160     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#a93ab22fb2dae72ff4c43116a1d1b9647">req_inull</a>                    : 1;  <span class="comment">/**&lt; DMA instruction filled with NULL pointer */</span>
<a name="l02161"></a>02161     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#a3ccd26709f846a2cd2851933edb81d25">req_anull</a>                    : 1;  <span class="comment">/**&lt; DMA instruction filled with bad instruction */</span>
<a name="l02162"></a>02162     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#a58989045b9518602bdb11316a5ed98a2">req_undflw</a>                   : 1;  <span class="comment">/**&lt; DMA instruction FIFO underflow */</span>
<a name="l02163"></a>02163     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#a891ca4da03f4065bc584bf4a78fb8b14">req_ovrflw</a>                   : 1;  <span class="comment">/**&lt; DMA instruction FIFO overflow */</span>
<a name="l02164"></a>02164     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#affa94efeee3350c82c89beb81cdcbc7f">req_badlen</a>                   : 1;  <span class="comment">/**&lt; DMA instruction fetch with length */</span>
<a name="l02165"></a>02165     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#a36e978ef4b1ab5556bba9735f1f9b001">req_badadr</a>                   : 1;  <span class="comment">/**&lt; DMA instruction fetch with bad pointer */</span>
<a name="l02166"></a>02166     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#a9872096ad97c5642bfac027d406780f3">dmadbo</a>                       : 8;  <span class="comment">/**&lt; DMAx doorbell overflow. */</span>
<a name="l02167"></a>02167     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#ad9ec973d3878a98e276af93682931a1c">reserved_7_2</a>                 : 6;
<a name="l02168"></a>02168     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#a1259f4cf8b0bc32ed24765db593c1cee">nfovr</a>                        : 1;  <span class="comment">/**&lt; CSR Fifo Overflow */</span>
<a name="l02169"></a>02169     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#ad2374838d633ff005b5fac5605dde3af">nderr</a>                        : 1;  <span class="comment">/**&lt; NCB Decode Error */</span>
<a name="l02170"></a>02170 <span class="preprocessor">#else</span>
<a name="l02171"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#ad2374838d633ff005b5fac5605dde3af">02171</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#ad2374838d633ff005b5fac5605dde3af">nderr</a>                        : 1;
<a name="l02172"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#a1259f4cf8b0bc32ed24765db593c1cee">02172</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#a1259f4cf8b0bc32ed24765db593c1cee">nfovr</a>                        : 1;
<a name="l02173"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#ad9ec973d3878a98e276af93682931a1c">02173</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#ad9ec973d3878a98e276af93682931a1c">reserved_7_2</a>                 : 6;
<a name="l02174"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#a9872096ad97c5642bfac027d406780f3">02174</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#a9872096ad97c5642bfac027d406780f3">dmadbo</a>                       : 8;
<a name="l02175"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#a36e978ef4b1ab5556bba9735f1f9b001">02175</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#a36e978ef4b1ab5556bba9735f1f9b001">req_badadr</a>                   : 1;
<a name="l02176"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#affa94efeee3350c82c89beb81cdcbc7f">02176</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#affa94efeee3350c82c89beb81cdcbc7f">req_badlen</a>                   : 1;
<a name="l02177"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#a891ca4da03f4065bc584bf4a78fb8b14">02177</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#a891ca4da03f4065bc584bf4a78fb8b14">req_ovrflw</a>                   : 1;
<a name="l02178"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#a58989045b9518602bdb11316a5ed98a2">02178</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#a58989045b9518602bdb11316a5ed98a2">req_undflw</a>                   : 1;
<a name="l02179"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#a3ccd26709f846a2cd2851933edb81d25">02179</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#a3ccd26709f846a2cd2851933edb81d25">req_anull</a>                    : 1;
<a name="l02180"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#a93ab22fb2dae72ff4c43116a1d1b9647">02180</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#a93ab22fb2dae72ff4c43116a1d1b9647">req_inull</a>                    : 1;
<a name="l02181"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#a05d30c7d9fdf972576137dd7b5767b75">02181</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#a05d30c7d9fdf972576137dd7b5767b75">req_badfil</a>                   : 1;
<a name="l02182"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#ad77ce25a45763fb1620c37d53ebbdd00">02182</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#ad77ce25a45763fb1620c37d53ebbdd00">reserved_23_23</a>               : 1;
<a name="l02183"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#a74e970762fc6c2d2e8c278400f8e09ef">02183</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#a74e970762fc6c2d2e8c278400f8e09ef">sprt0_rst</a>                    : 1;
<a name="l02184"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#a96310b97c59bed6b0bb44e1ed049ff97">02184</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#a96310b97c59bed6b0bb44e1ed049ff97">sprt1_rst</a>                    : 1;
<a name="l02185"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#ad96c749f2b79cfa36d19692b16923045">02185</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#ad96c749f2b79cfa36d19692b16923045">sprt2_rst</a>                    : 1;
<a name="l02186"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#af9048397573fcc18c9bacfc4f50017ee">02186</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#af9048397573fcc18c9bacfc4f50017ee">sprt3_rst</a>                    : 1;
<a name="l02187"></a><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#abf3b79a8d7bfe671bb5f46f315b34c8c">02187</a>     uint64_t <a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html#abf3b79a8d7bfe671bb5f46f315b34c8c">reserved_28_63</a>               : 36;
<a name="l02188"></a>02188 <span class="preprocessor">#endif</span>
<a name="l02189"></a>02189 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__int__en.html#a5d975107ed4c77d2c8992669accb0268">cn70xx</a>;
<a name="l02190"></a><a class="code" href="unioncvmx__dpi__int__en.html#a62526d68c8502fe81b4a68444f6040a2">02190</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__cn70xx.html">cvmx_dpi_int_en_cn70xx</a>         <a class="code" href="unioncvmx__dpi__int__en.html#a62526d68c8502fe81b4a68444f6040a2">cn70xxp1</a>;
<a name="l02191"></a><a class="code" href="unioncvmx__dpi__int__en.html#aecd8cfe0515d24fcd1549a46cffc182c">02191</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__int__en_1_1cvmx__dpi__int__en__s.html">cvmx_dpi_int_en_s</a>              <a class="code" href="unioncvmx__dpi__int__en.html#aecd8cfe0515d24fcd1549a46cffc182c">cnf71xx</a>;
<a name="l02192"></a>02192 };
<a name="l02193"></a><a class="code" href="cvmx-dpi-defs_8h.html#a6099579bc462710f441b2cbec0acdd40">02193</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__int__en.html" title="cvmx_dpi_int_en">cvmx_dpi_int_en</a> <a class="code" href="unioncvmx__dpi__int__en.html" title="cvmx_dpi_int_en">cvmx_dpi_int_en_t</a>;
<a name="l02194"></a>02194 <span class="comment"></span>
<a name="l02195"></a>02195 <span class="comment">/**</span>
<a name="l02196"></a>02196 <span class="comment"> * cvmx_dpi_int_reg</span>
<a name="l02197"></a>02197 <span class="comment"> *</span>
<a name="l02198"></a>02198 <span class="comment"> * This register contains error flags for DPI.</span>
<a name="l02199"></a>02199 <span class="comment"> *</span>
<a name="l02200"></a>02200 <span class="comment"> */</span>
<a name="l02201"></a><a class="code" href="unioncvmx__dpi__int__reg.html">02201</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__int__reg.html" title="cvmx_dpi_int_reg">cvmx_dpi_int_reg</a> {
<a name="l02202"></a><a class="code" href="unioncvmx__dpi__int__reg.html#ae7de116abf3595ceda0515de04a19bef">02202</a>     uint64_t <a class="code" href="unioncvmx__dpi__int__reg.html#ae7de116abf3595ceda0515de04a19bef">u64</a>;
<a name="l02203"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html">02203</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html">cvmx_dpi_int_reg_s</a> {
<a name="l02204"></a>02204 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02205"></a>02205 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a303e35587eae42c46f0be71c83790afb">reserved_28_63</a>               : 36;
<a name="l02206"></a>02206     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a2c775aa1944c35ea2f430b0c067d8549">sprt3_rst</a>                    : 1;  <span class="comment">/**&lt; DMA instruction was dropped because the source or</span>
<a name="l02207"></a>02207 <span class="comment">                                                          destination port was in reset.</span>
<a name="l02208"></a>02208 <span class="comment">                                                         this bit is set. */</span>
<a name="l02209"></a>02209     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#ad6eab1a77178fdc688c8e7a4456d497d">sprt2_rst</a>                    : 1;  <span class="comment">/**&lt; DMA instruction was dropped because the source or</span>
<a name="l02210"></a>02210 <span class="comment">                                                          destination port was in reset.</span>
<a name="l02211"></a>02211 <span class="comment">                                                         this bit is set. */</span>
<a name="l02212"></a>02212     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a3691297ed5d5eb6d2f898cb9cff103f2">sprt1_rst</a>                    : 1;  <span class="comment">/**&lt; DMA instruction was dropped because the source or</span>
<a name="l02213"></a>02213 <span class="comment">                                                          destination port was in reset.</span>
<a name="l02214"></a>02214 <span class="comment">                                                         this bit is set. */</span>
<a name="l02215"></a>02215     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a1768024e0dc9fdb2b7a817b2bc04e929">sprt0_rst</a>                    : 1;  <span class="comment">/**&lt; DMA instruction was dropped because the source or</span>
<a name="l02216"></a>02216 <span class="comment">                                                          destination port was in reset.</span>
<a name="l02217"></a>02217 <span class="comment">                                                         this bit is set. */</span>
<a name="l02218"></a>02218     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a2822e3bfbe9daefd8c71c5afe66cd97f">reserved_23_23</a>               : 1;
<a name="l02219"></a>02219     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a72f5a67b5137382d326d3b58731ed632">req_badfil</a>                   : 1;  <span class="comment">/**&lt; Unexpected fill error. This bit is set when an instruction fill is received when there is</span>
<a name="l02220"></a>02220 <span class="comment">                                                         no outstanding request. Throws DPI_INTSN_E::DPI_INT_REQ_BADFIL. */</span>
<a name="l02221"></a>02221     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a5fe56aea0c25e51bcdfc0f78280ec301">req_inull</a>                    : 1;  <span class="comment">/**&lt; Interrupt should be ignored. */</span>
<a name="l02222"></a>02222     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#aa25975b6067b82b1352d0660f4ebfdce">req_anull</a>                    : 1;  <span class="comment">/**&lt; Instruction bad error. This bit is set when a fetched instruction word was 0x0. Throws</span>
<a name="l02223"></a>02223 <span class="comment">                                                         DPI_INTSN_E::DPI_INT_REQ_ANULL. */</span>
<a name="l02224"></a>02224     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a34d36c34b8c3b904c79aab9b20ddb8d0">req_undflw</a>                   : 1;  <span class="comment">/**&lt; Instruction FIFO underflow error. This bit is set when the instruction FIFO underflows.</span>
<a name="l02225"></a>02225 <span class="comment">                                                         Throws DPI_INTSN_E::DPI_INT_REQ_UNDFLW. */</span>
<a name="l02226"></a>02226     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a78091cd45f73cf13b8918de3ce4086b5">req_ovrflw</a>                   : 1;  <span class="comment">/**&lt; Instruction FIFO overflow error. This bit is set when the instruction FIFO overflows.</span>
<a name="l02227"></a>02227 <span class="comment">                                                         Throws DPI_INTSN_E::DPI_INT_REQ_OVRFLW. */</span>
<a name="l02228"></a>02228     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#ace8d0f2745c6cf5ef3512fb90febac91">req_badlen</a>                   : 1;  <span class="comment">/**&lt; Fetch with length zero error. This bit is set when DPI forms an instruction fetch with</span>
<a name="l02229"></a>02229 <span class="comment">                                                         length of zero. Throws DPI_INTSN_E::DPI_INT_REQ_BADLEN. */</span>
<a name="l02230"></a>02230     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a6f33ca90961196f5348b40f4fc06ba4f">req_badadr</a>                   : 1;  <span class="comment">/**&lt; Fetch with bad pointer error. This bit is set when DPI forms an instruction fetch to the</span>
<a name="l02231"></a>02231 <span class="comment">                                                         NULL pointer. Throws DPI_INTSN_E::DPI_INT_REQ_BADADR. */</span>
<a name="l02232"></a>02232     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a1da36d5ed47086c5ad15eb605d3589a3">dmadbo</a>                       : 8;  <span class="comment">/**&lt; Doorbell overflow error. DPI has a 32-bit counter for each request queue&apos;s outstanding</span>
<a name="l02233"></a>02233 <span class="comment">                                                         doorbell counts. A bit is set when the corresponding doorbell count overflows. Throws</span>
<a name="l02234"></a>02234 <span class="comment">                                                         DPI_INTSN_E::DPI_INT_DMADBO(). */</span>
<a name="l02235"></a>02235     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a808b8749b1f3d0e176ebd74c76d26ac8">reserved_2_7</a>                 : 6;
<a name="l02236"></a>02236     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a19e95a7ee451625e0633b2c15db95b04">nfovr</a>                        : 1;  <span class="comment">/**&lt; CSR FIFO overflow error. DPI can store up to 16 CSR requests, and the FIFO overflows if</span>
<a name="l02237"></a>02237 <span class="comment">                                                         that number is exceeded. Throws DPI_INTSN_E::DPI_INT_NFOVR. */</span>
<a name="l02238"></a>02238     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a42027d3d49f4609a156a470a6455abf8">nderr</a>                        : 1;  <span class="comment">/**&lt; IOI decode error. This bit is set when the DPI received an IOI transaction on the outbound</span>
<a name="l02239"></a>02239 <span class="comment">                                                         bus to the DPI device ID, but the command was not recognized. Throws</span>
<a name="l02240"></a>02240 <span class="comment">                                                         DPI_INTSN_E::DPI_INT_NDERR. */</span>
<a name="l02241"></a>02241 <span class="preprocessor">#else</span>
<a name="l02242"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a42027d3d49f4609a156a470a6455abf8">02242</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a42027d3d49f4609a156a470a6455abf8">nderr</a>                        : 1;
<a name="l02243"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a19e95a7ee451625e0633b2c15db95b04">02243</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a19e95a7ee451625e0633b2c15db95b04">nfovr</a>                        : 1;
<a name="l02244"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a808b8749b1f3d0e176ebd74c76d26ac8">02244</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a808b8749b1f3d0e176ebd74c76d26ac8">reserved_2_7</a>                 : 6;
<a name="l02245"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a1da36d5ed47086c5ad15eb605d3589a3">02245</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a1da36d5ed47086c5ad15eb605d3589a3">dmadbo</a>                       : 8;
<a name="l02246"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a6f33ca90961196f5348b40f4fc06ba4f">02246</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a6f33ca90961196f5348b40f4fc06ba4f">req_badadr</a>                   : 1;
<a name="l02247"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#ace8d0f2745c6cf5ef3512fb90febac91">02247</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#ace8d0f2745c6cf5ef3512fb90febac91">req_badlen</a>                   : 1;
<a name="l02248"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a78091cd45f73cf13b8918de3ce4086b5">02248</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a78091cd45f73cf13b8918de3ce4086b5">req_ovrflw</a>                   : 1;
<a name="l02249"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a34d36c34b8c3b904c79aab9b20ddb8d0">02249</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a34d36c34b8c3b904c79aab9b20ddb8d0">req_undflw</a>                   : 1;
<a name="l02250"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#aa25975b6067b82b1352d0660f4ebfdce">02250</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#aa25975b6067b82b1352d0660f4ebfdce">req_anull</a>                    : 1;
<a name="l02251"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a5fe56aea0c25e51bcdfc0f78280ec301">02251</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a5fe56aea0c25e51bcdfc0f78280ec301">req_inull</a>                    : 1;
<a name="l02252"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a72f5a67b5137382d326d3b58731ed632">02252</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a72f5a67b5137382d326d3b58731ed632">req_badfil</a>                   : 1;
<a name="l02253"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a2822e3bfbe9daefd8c71c5afe66cd97f">02253</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a2822e3bfbe9daefd8c71c5afe66cd97f">reserved_23_23</a>               : 1;
<a name="l02254"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a1768024e0dc9fdb2b7a817b2bc04e929">02254</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a1768024e0dc9fdb2b7a817b2bc04e929">sprt0_rst</a>                    : 1;
<a name="l02255"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a3691297ed5d5eb6d2f898cb9cff103f2">02255</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a3691297ed5d5eb6d2f898cb9cff103f2">sprt1_rst</a>                    : 1;
<a name="l02256"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#ad6eab1a77178fdc688c8e7a4456d497d">02256</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#ad6eab1a77178fdc688c8e7a4456d497d">sprt2_rst</a>                    : 1;
<a name="l02257"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a2c775aa1944c35ea2f430b0c067d8549">02257</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a2c775aa1944c35ea2f430b0c067d8549">sprt3_rst</a>                    : 1;
<a name="l02258"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a303e35587eae42c46f0be71c83790afb">02258</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html#a303e35587eae42c46f0be71c83790afb">reserved_28_63</a>               : 36;
<a name="l02259"></a>02259 <span class="preprocessor">#endif</span>
<a name="l02260"></a>02260 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__int__reg.html#a97d5ffaffab7683850ab722996e3b586">s</a>;
<a name="l02261"></a><a class="code" href="unioncvmx__dpi__int__reg.html#a12630b6a602471e9afd91c21c00466cf">02261</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html">cvmx_dpi_int_reg_s</a>             <a class="code" href="unioncvmx__dpi__int__reg.html#a12630b6a602471e9afd91c21c00466cf">cn61xx</a>;
<a name="l02262"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html">02262</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html">cvmx_dpi_int_reg_cn63xx</a> {
<a name="l02263"></a>02263 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02264"></a>02264 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#af139d92c59c807e1b48a0c97080ca581">reserved_26_63</a>               : 38;
<a name="l02265"></a>02265     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#a5a9b673d5cb4e745d7f406de1fccd4fe">sprt1_rst</a>                    : 1;  <span class="comment">/**&lt; DMA instruction was dropped because the source or</span>
<a name="l02266"></a>02266 <span class="comment">                                                          destination port was in reset.</span>
<a name="l02267"></a>02267 <span class="comment">                                                         this bit is set. */</span>
<a name="l02268"></a>02268     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#af2f34e509670f44c02532f74271ce71d">sprt0_rst</a>                    : 1;  <span class="comment">/**&lt; DMA instruction was dropped because the source or</span>
<a name="l02269"></a>02269 <span class="comment">                                                          destination port was in reset.</span>
<a name="l02270"></a>02270 <span class="comment">                                                         this bit is set. */</span>
<a name="l02271"></a>02271     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#a087adadd11bb7f8e1fd6107d84f60f02">reserved_23_23</a>               : 1;
<a name="l02272"></a>02272     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#ae68931ffea7e598dba47b7a488654c4a">req_badfil</a>                   : 1;  <span class="comment">/**&lt; DMA instruction unexpected fill</span>
<a name="l02273"></a>02273 <span class="comment">                                                         Instruction fill when none outstanding. */</span>
<a name="l02274"></a>02274     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#a14b77544a405f4d303516f19c0c5c038">req_inull</a>                    : 1;  <span class="comment">/**&lt; DMA instruction filled with NULL pointer</span>
<a name="l02275"></a>02275 <span class="comment">                                                         Next pointer was NULL. */</span>
<a name="l02276"></a>02276     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#a1af87daf82998b29f8401ef71d739b67">req_anull</a>                    : 1;  <span class="comment">/**&lt; DMA instruction filled with bad instruction</span>
<a name="l02277"></a>02277 <span class="comment">                                                         Fetched instruction word was 0. */</span>
<a name="l02278"></a>02278     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#a046001c1601aa373f6b145e3df99c28f">req_undflw</a>                   : 1;  <span class="comment">/**&lt; DMA instruction FIFO underflow</span>
<a name="l02279"></a>02279 <span class="comment">                                                         DPI tracks outstanding instructions fetches.</span>
<a name="l02280"></a>02280 <span class="comment">                                                         Interrupt will fire when FIFO underflows. */</span>
<a name="l02281"></a>02281     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#a68a8f5af25ce640afa3baedbd383dea9">req_ovrflw</a>                   : 1;  <span class="comment">/**&lt; DMA instruction FIFO overflow</span>
<a name="l02282"></a>02282 <span class="comment">                                                         DPI tracks outstanding instructions fetches.</span>
<a name="l02283"></a>02283 <span class="comment">                                                         Interrupt will fire when FIFO overflows. */</span>
<a name="l02284"></a>02284     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#a8ca3f38f4f0c1c5ff783d8bde3c67014">req_badlen</a>                   : 1;  <span class="comment">/**&lt; DMA instruction fetch with length</span>
<a name="l02285"></a>02285 <span class="comment">                                                         Interrupt will fire if DPI forms an instruction</span>
<a name="l02286"></a>02286 <span class="comment">                                                         fetch with length of zero. */</span>
<a name="l02287"></a>02287     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#a81615485bd20dff3794f89d97ce80ae4">req_badadr</a>                   : 1;  <span class="comment">/**&lt; DMA instruction fetch with bad pointer</span>
<a name="l02288"></a>02288 <span class="comment">                                                         Interrupt will fire if DPI forms an instruction</span>
<a name="l02289"></a>02289 <span class="comment">                                                         fetch to the NULL pointer. */</span>
<a name="l02290"></a>02290     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#a6689f86113f49d8e3e4960d4b9a9c279">dmadbo</a>                       : 8;  <span class="comment">/**&lt; DMAx doorbell overflow.</span>
<a name="l02291"></a>02291 <span class="comment">                                                         DPI has a 32-bit counter for each request&apos;s queue</span>
<a name="l02292"></a>02292 <span class="comment">                                                         outstanding doorbell counts. Interrupt will fire</span>
<a name="l02293"></a>02293 <span class="comment">                                                         if the count overflows. */</span>
<a name="l02294"></a>02294     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#a18bf6ee32723979d3aaac22221e52007">reserved_2_7</a>                 : 6;
<a name="l02295"></a>02295     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#ac9e7cd3941ef7ca17ddc482402f87f8b">nfovr</a>                        : 1;  <span class="comment">/**&lt; CSR Fifo Overflow</span>
<a name="l02296"></a>02296 <span class="comment">                                                         DPI can store upto 16 CSR request.  The FIFO will</span>
<a name="l02297"></a>02297 <span class="comment">                                                         overflow if that number is exceeded. */</span>
<a name="l02298"></a>02298     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#a3ea3ce36b2a2f8c016bdf89869bd2060">nderr</a>                        : 1;  <span class="comment">/**&lt; NCB Decode Error</span>
<a name="l02299"></a>02299 <span class="comment">                                                         DPI received a NCB transaction on the outbound</span>
<a name="l02300"></a>02300 <span class="comment">                                                         bus to the DPI deviceID, but the command was not</span>
<a name="l02301"></a>02301 <span class="comment">                                                         recognized. */</span>
<a name="l02302"></a>02302 <span class="preprocessor">#else</span>
<a name="l02303"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#a3ea3ce36b2a2f8c016bdf89869bd2060">02303</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#a3ea3ce36b2a2f8c016bdf89869bd2060">nderr</a>                        : 1;
<a name="l02304"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#ac9e7cd3941ef7ca17ddc482402f87f8b">02304</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#ac9e7cd3941ef7ca17ddc482402f87f8b">nfovr</a>                        : 1;
<a name="l02305"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#a18bf6ee32723979d3aaac22221e52007">02305</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#a18bf6ee32723979d3aaac22221e52007">reserved_2_7</a>                 : 6;
<a name="l02306"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#a6689f86113f49d8e3e4960d4b9a9c279">02306</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#a6689f86113f49d8e3e4960d4b9a9c279">dmadbo</a>                       : 8;
<a name="l02307"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#a81615485bd20dff3794f89d97ce80ae4">02307</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#a81615485bd20dff3794f89d97ce80ae4">req_badadr</a>                   : 1;
<a name="l02308"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#a8ca3f38f4f0c1c5ff783d8bde3c67014">02308</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#a8ca3f38f4f0c1c5ff783d8bde3c67014">req_badlen</a>                   : 1;
<a name="l02309"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#a68a8f5af25ce640afa3baedbd383dea9">02309</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#a68a8f5af25ce640afa3baedbd383dea9">req_ovrflw</a>                   : 1;
<a name="l02310"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#a046001c1601aa373f6b145e3df99c28f">02310</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#a046001c1601aa373f6b145e3df99c28f">req_undflw</a>                   : 1;
<a name="l02311"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#a1af87daf82998b29f8401ef71d739b67">02311</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#a1af87daf82998b29f8401ef71d739b67">req_anull</a>                    : 1;
<a name="l02312"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#a14b77544a405f4d303516f19c0c5c038">02312</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#a14b77544a405f4d303516f19c0c5c038">req_inull</a>                    : 1;
<a name="l02313"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#ae68931ffea7e598dba47b7a488654c4a">02313</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#ae68931ffea7e598dba47b7a488654c4a">req_badfil</a>                   : 1;
<a name="l02314"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#a087adadd11bb7f8e1fd6107d84f60f02">02314</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#a087adadd11bb7f8e1fd6107d84f60f02">reserved_23_23</a>               : 1;
<a name="l02315"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#af2f34e509670f44c02532f74271ce71d">02315</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#af2f34e509670f44c02532f74271ce71d">sprt0_rst</a>                    : 1;
<a name="l02316"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#a5a9b673d5cb4e745d7f406de1fccd4fe">02316</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#a5a9b673d5cb4e745d7f406de1fccd4fe">sprt1_rst</a>                    : 1;
<a name="l02317"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#af139d92c59c807e1b48a0c97080ca581">02317</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html#af139d92c59c807e1b48a0c97080ca581">reserved_26_63</a>               : 38;
<a name="l02318"></a>02318 <span class="preprocessor">#endif</span>
<a name="l02319"></a>02319 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__int__reg.html#a2798123c139c124289bf320c93115774">cn63xx</a>;
<a name="l02320"></a><a class="code" href="unioncvmx__dpi__int__reg.html#a8c75a382b0e5d2406bf67d7ba8d257b9">02320</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html">cvmx_dpi_int_reg_cn63xx</a>        <a class="code" href="unioncvmx__dpi__int__reg.html#a8c75a382b0e5d2406bf67d7ba8d257b9">cn63xxp1</a>;
<a name="l02321"></a><a class="code" href="unioncvmx__dpi__int__reg.html#a6159440e627c2a94971cea612e05c457">02321</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html">cvmx_dpi_int_reg_s</a>             <a class="code" href="unioncvmx__dpi__int__reg.html#a6159440e627c2a94971cea612e05c457">cn66xx</a>;
<a name="l02322"></a><a class="code" href="unioncvmx__dpi__int__reg.html#a3113b6b89136d2af9c2c60f4bd866583">02322</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html">cvmx_dpi_int_reg_cn63xx</a>        <a class="code" href="unioncvmx__dpi__int__reg.html#a3113b6b89136d2af9c2c60f4bd866583">cn68xx</a>;
<a name="l02323"></a><a class="code" href="unioncvmx__dpi__int__reg.html#a6f002d9a9bedb5be91e50f6ab6ef65fa">02323</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn63xx.html">cvmx_dpi_int_reg_cn63xx</a>        <a class="code" href="unioncvmx__dpi__int__reg.html#a6f002d9a9bedb5be91e50f6ab6ef65fa">cn68xxp1</a>;
<a name="l02324"></a><a class="code" href="unioncvmx__dpi__int__reg.html#a792a63a91843323fdd3f6c0f1ad198d4">02324</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html">cvmx_dpi_int_reg_s</a>             <a class="code" href="unioncvmx__dpi__int__reg.html#a792a63a91843323fdd3f6c0f1ad198d4">cn70xx</a>;
<a name="l02325"></a><a class="code" href="unioncvmx__dpi__int__reg.html#af4dcf620b77e36c6c75566691185ed97">02325</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html">cvmx_dpi_int_reg_s</a>             <a class="code" href="unioncvmx__dpi__int__reg.html#af4dcf620b77e36c6c75566691185ed97">cn70xxp1</a>;
<a name="l02326"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html">02326</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html">cvmx_dpi_int_reg_cn73xx</a> {
<a name="l02327"></a>02327 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02328"></a>02328 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html#a34407d04110a6be7ed31fa7d7d2874c7">reserved_23_63</a>               : 41;
<a name="l02329"></a>02329     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html#a0690bb2f597a769e2dc9082d945875d4">req_badfil</a>                   : 1;  <span class="comment">/**&lt; Unexpected fill error. This bit is set when an instruction fill is received when there is</span>
<a name="l02330"></a>02330 <span class="comment">                                                         no outstanding request. Throws DPI_INTSN_E::DPI_INT_REQ_BADFIL. */</span>
<a name="l02331"></a>02331     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html#a11830906e64e7a8e1818a6b0805b5d21">req_inull</a>                    : 1;  <span class="comment">/**&lt; Interrupt should be ignored. */</span>
<a name="l02332"></a>02332     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html#aba0016a9e32f73d70da476b19adf1d91">req_anull</a>                    : 1;  <span class="comment">/**&lt; Instruction bad error. This bit is set when a fetched instruction word was 0x0. Throws</span>
<a name="l02333"></a>02333 <span class="comment">                                                         DPI_INTSN_E::DPI_INT_REQ_ANULL. */</span>
<a name="l02334"></a>02334     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html#acbacfd1c342f5bc8e3edcd07dbcab6fe">req_undflw</a>                   : 1;  <span class="comment">/**&lt; Instruction FIFO underflow error. This bit is set when the instruction FIFO underflows.</span>
<a name="l02335"></a>02335 <span class="comment">                                                         Throws DPI_INTSN_E::DPI_INT_REQ_UNDFLW. */</span>
<a name="l02336"></a>02336     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html#ad6d8674d511d0dd1367af058f747aad3">req_ovrflw</a>                   : 1;  <span class="comment">/**&lt; Instruction FIFO overflow error. This bit is set when the instruction FIFO overflows.</span>
<a name="l02337"></a>02337 <span class="comment">                                                         Throws DPI_INTSN_E::DPI_INT_REQ_OVRFLW. */</span>
<a name="l02338"></a>02338     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html#a90c97749ea540a60fd78b6eddaa0e95d">req_badlen</a>                   : 1;  <span class="comment">/**&lt; Fetch with length zero error. This bit is set when DPI forms an instruction fetch with</span>
<a name="l02339"></a>02339 <span class="comment">                                                         length of zero. Throws DPI_INTSN_E::DPI_INT_REQ_BADLEN. */</span>
<a name="l02340"></a>02340     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html#a6d962db0cce743e47ce9a2671e6b9b09">req_badadr</a>                   : 1;  <span class="comment">/**&lt; Fetch with bad pointer error. This bit is set when DPI forms an instruction fetch to the</span>
<a name="l02341"></a>02341 <span class="comment">                                                         NULL pointer. Throws DPI_INTSN_E::DPI_INT_REQ_BADADR. */</span>
<a name="l02342"></a>02342     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html#abbff4535f5f618b922712427fd75ac14">dmadbo</a>                       : 8;  <span class="comment">/**&lt; Doorbell overflow error. DPI has a 32-bit counter for each request queue&apos;s outstanding</span>
<a name="l02343"></a>02343 <span class="comment">                                                         doorbell counts. A bit is set when the corresponding doorbell count overflows. Throws</span>
<a name="l02344"></a>02344 <span class="comment">                                                         DPI_INTSN_E::DPI_INT_DMADBO(). */</span>
<a name="l02345"></a>02345     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html#a90e992d4a354ca0db2b493ce55ab3cb7">reserved_2_7</a>                 : 6;
<a name="l02346"></a>02346     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html#aef9ef7d0646a68b080e552cf143b21cb">nfovr</a>                        : 1;  <span class="comment">/**&lt; CSR FIFO overflow error. DPI can store up to 16 CSR requests, and the FIFO overflows if</span>
<a name="l02347"></a>02347 <span class="comment">                                                         that number is exceeded. Throws DPI_INTSN_E::DPI_INT_NFOVR. */</span>
<a name="l02348"></a>02348     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html#ad9d8a1e1be5f0a796281246383a1557f">nderr</a>                        : 1;  <span class="comment">/**&lt; IOI decode error. This bit is set when the DPI received an IOI transaction on the outbound</span>
<a name="l02349"></a>02349 <span class="comment">                                                         bus to the DPI device ID, but the command was not recognized. Throws</span>
<a name="l02350"></a>02350 <span class="comment">                                                         DPI_INTSN_E::DPI_INT_NDERR. */</span>
<a name="l02351"></a>02351 <span class="preprocessor">#else</span>
<a name="l02352"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html#ad9d8a1e1be5f0a796281246383a1557f">02352</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html#ad9d8a1e1be5f0a796281246383a1557f">nderr</a>                        : 1;
<a name="l02353"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html#aef9ef7d0646a68b080e552cf143b21cb">02353</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html#aef9ef7d0646a68b080e552cf143b21cb">nfovr</a>                        : 1;
<a name="l02354"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html#a90e992d4a354ca0db2b493ce55ab3cb7">02354</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html#a90e992d4a354ca0db2b493ce55ab3cb7">reserved_2_7</a>                 : 6;
<a name="l02355"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html#abbff4535f5f618b922712427fd75ac14">02355</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html#abbff4535f5f618b922712427fd75ac14">dmadbo</a>                       : 8;
<a name="l02356"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html#a6d962db0cce743e47ce9a2671e6b9b09">02356</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html#a6d962db0cce743e47ce9a2671e6b9b09">req_badadr</a>                   : 1;
<a name="l02357"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html#a90c97749ea540a60fd78b6eddaa0e95d">02357</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html#a90c97749ea540a60fd78b6eddaa0e95d">req_badlen</a>                   : 1;
<a name="l02358"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html#ad6d8674d511d0dd1367af058f747aad3">02358</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html#ad6d8674d511d0dd1367af058f747aad3">req_ovrflw</a>                   : 1;
<a name="l02359"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html#acbacfd1c342f5bc8e3edcd07dbcab6fe">02359</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html#acbacfd1c342f5bc8e3edcd07dbcab6fe">req_undflw</a>                   : 1;
<a name="l02360"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html#aba0016a9e32f73d70da476b19adf1d91">02360</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html#aba0016a9e32f73d70da476b19adf1d91">req_anull</a>                    : 1;
<a name="l02361"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html#a11830906e64e7a8e1818a6b0805b5d21">02361</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html#a11830906e64e7a8e1818a6b0805b5d21">req_inull</a>                    : 1;
<a name="l02362"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html#a0690bb2f597a769e2dc9082d945875d4">02362</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html#a0690bb2f597a769e2dc9082d945875d4">req_badfil</a>                   : 1;
<a name="l02363"></a><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html#a34407d04110a6be7ed31fa7d7d2874c7">02363</a>     uint64_t <a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html#a34407d04110a6be7ed31fa7d7d2874c7">reserved_23_63</a>               : 41;
<a name="l02364"></a>02364 <span class="preprocessor">#endif</span>
<a name="l02365"></a>02365 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__int__reg.html#aae59587bc6e0144b8bf4c962c69cf7ff">cn73xx</a>;
<a name="l02366"></a><a class="code" href="unioncvmx__dpi__int__reg.html#ab2fddd663cbfdbe7b6968fd006984030">02366</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html">cvmx_dpi_int_reg_cn73xx</a>        <a class="code" href="unioncvmx__dpi__int__reg.html#ab2fddd663cbfdbe7b6968fd006984030">cn78xx</a>;
<a name="l02367"></a><a class="code" href="unioncvmx__dpi__int__reg.html#aaacc454ff70d645947df236034762ef7">02367</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html">cvmx_dpi_int_reg_s</a>             <a class="code" href="unioncvmx__dpi__int__reg.html#aaacc454ff70d645947df236034762ef7">cn78xxp1</a>;
<a name="l02368"></a><a class="code" href="unioncvmx__dpi__int__reg.html#ad06f4069f65be516cbab6b651e8971aa">02368</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__s.html">cvmx_dpi_int_reg_s</a>             <a class="code" href="unioncvmx__dpi__int__reg.html#ad06f4069f65be516cbab6b651e8971aa">cnf71xx</a>;
<a name="l02369"></a><a class="code" href="unioncvmx__dpi__int__reg.html#a0b2181f34b45faa2d605957f77ca2068">02369</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__int__reg_1_1cvmx__dpi__int__reg__cn73xx.html">cvmx_dpi_int_reg_cn73xx</a>        <a class="code" href="unioncvmx__dpi__int__reg.html#a0b2181f34b45faa2d605957f77ca2068">cnf75xx</a>;
<a name="l02370"></a>02370 };
<a name="l02371"></a><a class="code" href="cvmx-dpi-defs_8h.html#ad26f0d830d3c35e56c49bff4418f852b">02371</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__int__reg.html" title="cvmx_dpi_int_reg">cvmx_dpi_int_reg</a> <a class="code" href="unioncvmx__dpi__int__reg.html" title="cvmx_dpi_int_reg">cvmx_dpi_int_reg_t</a>;
<a name="l02372"></a>02372 <span class="comment"></span>
<a name="l02373"></a>02373 <span class="comment">/**</span>
<a name="l02374"></a>02374 <span class="comment"> * cvmx_dpi_ncb#_cfg</span>
<a name="l02375"></a>02375 <span class="comment"> */</span>
<a name="l02376"></a><a class="code" href="unioncvmx__dpi__ncbx__cfg.html">02376</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__ncbx__cfg.html" title="cvmx_dpi_ncb::_cfg">cvmx_dpi_ncbx_cfg</a> {
<a name="l02377"></a><a class="code" href="unioncvmx__dpi__ncbx__cfg.html#a7e73a6cc30163899858e47dd950e146c">02377</a>     uint64_t <a class="code" href="unioncvmx__dpi__ncbx__cfg.html#a7e73a6cc30163899858e47dd950e146c">u64</a>;
<a name="l02378"></a><a class="code" href="structcvmx__dpi__ncbx__cfg_1_1cvmx__dpi__ncbx__cfg__s.html">02378</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ncbx__cfg_1_1cvmx__dpi__ncbx__cfg__s.html">cvmx_dpi_ncbx_cfg_s</a> {
<a name="l02379"></a>02379 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02380"></a>02380 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__ncbx__cfg_1_1cvmx__dpi__ncbx__cfg__s.html#aa3542e25d38faf6cc6d874801f3b8391">reserved_6_63</a>                : 58;
<a name="l02381"></a>02381     uint64_t <a class="code" href="structcvmx__dpi__ncbx__cfg_1_1cvmx__dpi__ncbx__cfg__s.html#abbb887412a48c93b27fb6112e3d45470">molr</a>                         : 6;  <span class="comment">/**&lt; Max outstanding load requests. Limits the number of outstanding load requests on the I/O</span>
<a name="l02382"></a>02382 <span class="comment">                                                         Interconnect. This value can range from 1 to 32. Setting a value of 0 halts all read</span>
<a name="l02383"></a>02383 <span class="comment">                                                         traffic to the I/O Interconnect. There are no restrictions on when this value can be</span>
<a name="l02384"></a>02384 <span class="comment">                                                         changed. */</span>
<a name="l02385"></a>02385 <span class="preprocessor">#else</span>
<a name="l02386"></a><a class="code" href="structcvmx__dpi__ncbx__cfg_1_1cvmx__dpi__ncbx__cfg__s.html#abbb887412a48c93b27fb6112e3d45470">02386</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__ncbx__cfg_1_1cvmx__dpi__ncbx__cfg__s.html#abbb887412a48c93b27fb6112e3d45470">molr</a>                         : 6;
<a name="l02387"></a><a class="code" href="structcvmx__dpi__ncbx__cfg_1_1cvmx__dpi__ncbx__cfg__s.html#aa3542e25d38faf6cc6d874801f3b8391">02387</a>     uint64_t <a class="code" href="structcvmx__dpi__ncbx__cfg_1_1cvmx__dpi__ncbx__cfg__s.html#aa3542e25d38faf6cc6d874801f3b8391">reserved_6_63</a>                : 58;
<a name="l02388"></a>02388 <span class="preprocessor">#endif</span>
<a name="l02389"></a>02389 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__ncbx__cfg.html#ade9e41a1a53931a8ad3eaad58fc432c4">s</a>;
<a name="l02390"></a><a class="code" href="unioncvmx__dpi__ncbx__cfg.html#a545543c8874fa188fa11dc035948795f">02390</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ncbx__cfg_1_1cvmx__dpi__ncbx__cfg__s.html">cvmx_dpi_ncbx_cfg_s</a>            <a class="code" href="unioncvmx__dpi__ncbx__cfg.html#a545543c8874fa188fa11dc035948795f">cn61xx</a>;
<a name="l02391"></a><a class="code" href="unioncvmx__dpi__ncbx__cfg.html#a45cd317029250b3e46c85900ce9cc6ae">02391</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ncbx__cfg_1_1cvmx__dpi__ncbx__cfg__s.html">cvmx_dpi_ncbx_cfg_s</a>            <a class="code" href="unioncvmx__dpi__ncbx__cfg.html#a45cd317029250b3e46c85900ce9cc6ae">cn66xx</a>;
<a name="l02392"></a><a class="code" href="unioncvmx__dpi__ncbx__cfg.html#a85180223f9c58a376d1f5b3ae05cc68f">02392</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ncbx__cfg_1_1cvmx__dpi__ncbx__cfg__s.html">cvmx_dpi_ncbx_cfg_s</a>            <a class="code" href="unioncvmx__dpi__ncbx__cfg.html#a85180223f9c58a376d1f5b3ae05cc68f">cn68xx</a>;
<a name="l02393"></a><a class="code" href="unioncvmx__dpi__ncbx__cfg.html#a83ad7b8c17b4fc8f9423d949c2ac1eca">02393</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ncbx__cfg_1_1cvmx__dpi__ncbx__cfg__s.html">cvmx_dpi_ncbx_cfg_s</a>            <a class="code" href="unioncvmx__dpi__ncbx__cfg.html#a83ad7b8c17b4fc8f9423d949c2ac1eca">cn70xx</a>;
<a name="l02394"></a><a class="code" href="unioncvmx__dpi__ncbx__cfg.html#a640a35d348644f111ba6490bcd2ee2b0">02394</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ncbx__cfg_1_1cvmx__dpi__ncbx__cfg__s.html">cvmx_dpi_ncbx_cfg_s</a>            <a class="code" href="unioncvmx__dpi__ncbx__cfg.html#a640a35d348644f111ba6490bcd2ee2b0">cn70xxp1</a>;
<a name="l02395"></a><a class="code" href="unioncvmx__dpi__ncbx__cfg.html#a6b01f72ca176bda6ec98b2aa526898f0">02395</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ncbx__cfg_1_1cvmx__dpi__ncbx__cfg__s.html">cvmx_dpi_ncbx_cfg_s</a>            <a class="code" href="unioncvmx__dpi__ncbx__cfg.html#a6b01f72ca176bda6ec98b2aa526898f0">cn73xx</a>;
<a name="l02396"></a><a class="code" href="unioncvmx__dpi__ncbx__cfg.html#a0c5f10bf0b8d32d7f0e4def70e245950">02396</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ncbx__cfg_1_1cvmx__dpi__ncbx__cfg__s.html">cvmx_dpi_ncbx_cfg_s</a>            <a class="code" href="unioncvmx__dpi__ncbx__cfg.html#a0c5f10bf0b8d32d7f0e4def70e245950">cn78xx</a>;
<a name="l02397"></a><a class="code" href="unioncvmx__dpi__ncbx__cfg.html#ab5be02c1e59276b5f719021d65ffacd9">02397</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ncbx__cfg_1_1cvmx__dpi__ncbx__cfg__s.html">cvmx_dpi_ncbx_cfg_s</a>            <a class="code" href="unioncvmx__dpi__ncbx__cfg.html#ab5be02c1e59276b5f719021d65ffacd9">cn78xxp1</a>;
<a name="l02398"></a><a class="code" href="unioncvmx__dpi__ncbx__cfg.html#a7005ccee385e0071dc8b276191a7ca1f">02398</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ncbx__cfg_1_1cvmx__dpi__ncbx__cfg__s.html">cvmx_dpi_ncbx_cfg_s</a>            <a class="code" href="unioncvmx__dpi__ncbx__cfg.html#a7005ccee385e0071dc8b276191a7ca1f">cnf71xx</a>;
<a name="l02399"></a><a class="code" href="unioncvmx__dpi__ncbx__cfg.html#ae5df3eeb3f52e79c3ed14035241b37b2">02399</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ncbx__cfg_1_1cvmx__dpi__ncbx__cfg__s.html">cvmx_dpi_ncbx_cfg_s</a>            <a class="code" href="unioncvmx__dpi__ncbx__cfg.html#ae5df3eeb3f52e79c3ed14035241b37b2">cnf75xx</a>;
<a name="l02400"></a>02400 };
<a name="l02401"></a><a class="code" href="cvmx-dpi-defs_8h.html#a8fb7df0609cdf74754018340939b6778">02401</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__ncbx__cfg.html" title="cvmx_dpi_ncb::_cfg">cvmx_dpi_ncbx_cfg</a> <a class="code" href="unioncvmx__dpi__ncbx__cfg.html" title="cvmx_dpi_ncb::_cfg">cvmx_dpi_ncbx_cfg_t</a>;
<a name="l02402"></a>02402 <span class="comment"></span>
<a name="l02403"></a>02403 <span class="comment">/**</span>
<a name="l02404"></a>02404 <span class="comment"> * cvmx_dpi_ncb_ctl</span>
<a name="l02405"></a>02405 <span class="comment"> *</span>
<a name="l02406"></a>02406 <span class="comment"> * This register chooses which NCB interface DPI uses for L2/DRAM reads/writes.</span>
<a name="l02407"></a>02407 <span class="comment"> *</span>
<a name="l02408"></a>02408 <span class="comment"> */</span>
<a name="l02409"></a><a class="code" href="unioncvmx__dpi__ncb__ctl.html">02409</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__ncb__ctl.html" title="cvmx_dpi_ncb_ctl">cvmx_dpi_ncb_ctl</a> {
<a name="l02410"></a><a class="code" href="unioncvmx__dpi__ncb__ctl.html#ab5dab2aa2a7a9f32f6617dbaaa594150">02410</a>     uint64_t <a class="code" href="unioncvmx__dpi__ncb__ctl.html#ab5dab2aa2a7a9f32f6617dbaaa594150">u64</a>;
<a name="l02411"></a><a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html">02411</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html">cvmx_dpi_ncb_ctl_s</a> {
<a name="l02412"></a>02412 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02413"></a>02413 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html#a90fc6d7bf9713346818160fb3e30dd71">reserved_25_63</a>               : 39;
<a name="l02414"></a>02414     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html#a762a76ee674eea80e4c5d91253855f16">ncbsel_prt_xor_dis</a>           : 1;  <span class="comment">/**&lt; When set, prevents DPI_DMA_INSTR_HDR_S[FPORT,LPORT] from determining the IOI/NCB</span>
<a name="l02415"></a>02415 <span class="comment">                                                         DPI uses to process instructions. See [NCBSEL_SRC], [NCBSEL_DST], and</span>
<a name="l02416"></a>02416 <span class="comment">                                                         DPI_SLI_PRT()_CFG[NCBSEL]. */</span>
<a name="l02417"></a>02417     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html#a5fdd614fbc3aff29062e6cac6c8963d0">reserved_21_23</a>               : 3;
<a name="l02418"></a>02418     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html#a4d69beb0b868f42b129fb2429e57b595">ncbsel_zbw</a>                   : 1;  <span class="comment">/**&lt; Selects the IOBI/NCBI bus DPI uses for byte status writes by any DPI_HDR_PT_E::ZBW_CA,</span>
<a name="l02419"></a>02419 <span class="comment">                                                         DPI_HDR_PT_E::ZBW_NC, or DPI_HDR_PT_E::WQP DPI DMA instructions.</span>
<a name="l02420"></a>02420 <span class="comment">                                                         0 = DPI uses IOBI2/NCBI2 for all byte status writes.</span>
<a name="l02421"></a>02421 <span class="comment">                                                         1 = DPI uses IOBI3/NCBI3 for all byte status writes. */</span>
<a name="l02422"></a>02422     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html#ac6088f08981d4a3c61e9155ebf1d66f8">reserved_17_19</a>               : 3;
<a name="l02423"></a>02423     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html#aea305eee2bd90270aba36b9f6816589a">ncbsel_req</a>                   : 1;  <span class="comment">/**&lt; Selects the IOB/NCB bus DPI uses for fetching the DPI_DMA_INSTR_HDR_S&apos;s,</span>
<a name="l02424"></a>02424 <span class="comment">                                                         the first pointers, and the last pointers. DPI does not read the source data of</span>
<a name="l02425"></a>02425 <span class="comment">                                                         the DPI DMA instruction via [NCBSEL_REQ] - see DPI_SLI_PRT()_CFG[NCBSEL] and</span>
<a name="l02426"></a>02426 <span class="comment">                                                         [NCBSEL_SRC].</span>
<a name="l02427"></a>02427 <span class="comment">                                                         0 = DPI uses IOBI2/IOBO2 (aka NCBI2/NCBO2) for all DPI_DMA_INSTR_HDR_S and pointer reads.</span>
<a name="l02428"></a>02428 <span class="comment">                                                         1 = DPI uses IOBI3/IOBO3 (aka NCBI3/NCBO3) for all DPI_DMA_INSTR_HDR_S and pointer reads. */</span>
<a name="l02429"></a>02429     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html#af2184e6e7d7cc661c53820ee9b9c2d38">reserved_13_15</a>               : 3;
<a name="l02430"></a>02430     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html#a49e59d922cbfe5f260d0085cfdf2fb02">ncbsel_dst</a>                   : 1;  <span class="comment">/**&lt; The default IOI/NCB that DPI uses for DPI_HDR_XTYPE_E::INTERNAL_ONLY L2/DRAM data</span>
<a name="l02431"></a>02431 <span class="comment">                                                         writes.</span>
<a name="l02432"></a>02432 <span class="comment">                                                         In the normal case (DPI_NCB_CTL[NCBSEL_PRT_XOR_DIS] clear),</span>
<a name="l02433"></a>02433 <span class="comment">                                                            [NCBSEL_DST] XOR DPI_DMA_INSTR_HDR_S[LPORT&lt;0&gt;]</span>
<a name="l02434"></a>02434 <span class="comment">                                                         determines the IOI/NCB that DPI uses for writes.</span>
<a name="l02435"></a>02435 <span class="comment">                                                         0 = DPI uses IOBI2/IOBO2 (aka NCBI2/NCBO2) for DPI_HDR_XTYPE_E::INTERNAL_ONLY</span>
<a name="l02436"></a>02436 <span class="comment">                                                             DPI DMA instruction L2/DRAM writes.</span>
<a name="l02437"></a>02437 <span class="comment">                                                         1 = DPI uses IOBI3/IOBO3 (aka NCBI3/NCBO3) for DPI_HDR_XTYPE_E::INTERNAL_ONLY</span>
<a name="l02438"></a>02438 <span class="comment">                                                             DPI DMA instruction L2/DRAM writes.</span>
<a name="l02439"></a>02439 <span class="comment">                                                         If DPI_NCB_CTL[NCBSEL_PRT_XOR_DIS] is set, [NCBSEL_DST] solely determines the IOI/NCB.</span>
<a name="l02440"></a>02440 <span class="comment">                                                         The DPI_SLI_PRT()_CFG[NCBSEL] selected by DPI_DMA_INSTR_HDR_S[LPORT]</span>
<a name="l02441"></a>02441 <span class="comment">                                                         is the equivalent of [NCBSEL_DST] for DPI_HDR_XTYPE_E::INBOUND DPI DMA instructions.</span>
<a name="l02442"></a>02442 <span class="comment">                                                         (DPI_DMA_INSTR_HDR_S[FPORT&lt;0&gt;] is used with DPI_SLI_PRT()_CFG[NCBSEL]</span>
<a name="l02443"></a>02443 <span class="comment">                                                         for DPI_HDR_XTYPE_E::INBOUND, not DPI_DMA_INSTR_HDR_S[LPORT&lt;0&gt;].) */</span>
<a name="l02444"></a>02444     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html#a85b0f7e4ed71c75e9eaf1a7d7d71d0b8">reserved_9_11</a>                : 3;
<a name="l02445"></a>02445     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html#a7e204b55527bad1a249c6da2dac5cd85">ncbsel_src</a>                   : 1;  <span class="comment">/**&lt; The default IOI/NCB that DPI uses for DPI_HDR_XTYPE_E::INTERNAL_ONLY L2/DRAM data</span>
<a name="l02446"></a>02446 <span class="comment">                                                         reads.</span>
<a name="l02447"></a>02447 <span class="comment">                                                         In the normal case (DPI_NCB_CTL[NCBSEL_PRT_XOR_DIS] clear),</span>
<a name="l02448"></a>02448 <span class="comment">                                                            [NCBSEL_SRC] XOR DPI_DMA_INSTR_HDR_S[FPORT&lt;0&gt;]</span>
<a name="l02449"></a>02449 <span class="comment">                                                         determines the IOI/NCB that DPI uses.</span>
<a name="l02450"></a>02450 <span class="comment">                                                         0 = DPI uses IOBI2/IOBO2 (aka NCBI2/NCBO2) for DPI_HDR_XTYPE_E::INTERNAL_ONLY</span>
<a name="l02451"></a>02451 <span class="comment">                                                             DPI DMA instruction L2/DRAM data reads.</span>
<a name="l02452"></a>02452 <span class="comment">                                                         1 = DPI uses IOBI3/IOBO3 (aka NCBI3/NCBO3) for DPI_HDR_XTYPE_E::INTERNAL_ONLY</span>
<a name="l02453"></a>02453 <span class="comment">                                                             DPI DMA instruction L2/DRAM data reads.</span>
<a name="l02454"></a>02454 <span class="comment">                                                         If DPI_NCB_CTL[NCBSEL_PRT_XOR_DIS] is set, [NCBSEL_SRC] solely determines the IOI/NCB.</span>
<a name="l02455"></a>02455 <span class="comment">                                                         Note that DPI uses [NCBSEL_REQ] for DPI_DMA_INSTR_HDR_S and pointer IOI/NCB</span>
<a name="l02456"></a>02456 <span class="comment">                                                         reads, not [NCBSEL_SRC] nor DPI_DMA_INSTR_HDR_S[FPORT&lt;0&gt;].</span>
<a name="l02457"></a>02457 <span class="comment">                                                         The DPI_SLI_PRT()_CFG[NCBSEL] selected by DPI_DMA_INSTR_HDR_S[LPORT] is</span>
<a name="l02458"></a>02458 <span class="comment">                                                         the equivalent of [NCBSEL_SRC] for DPI_HDR_XTYPE_E::OUTBOUND DPI DMA instructions. */</span>
<a name="l02459"></a>02459     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html#a28e8f7d003f641c1ea718b142d7ac9d5">reserved_1_7</a>                 : 7;
<a name="l02460"></a>02460     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html#a37302b040a5332f43dd0679af44f3bdc">prt</a>                          : 1;  <span class="comment">/**&lt; Directs traffic to the specified NCB unit. (Pass 1 only) */</span>
<a name="l02461"></a>02461 <span class="preprocessor">#else</span>
<a name="l02462"></a><a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html#a37302b040a5332f43dd0679af44f3bdc">02462</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html#a37302b040a5332f43dd0679af44f3bdc">prt</a>                          : 1;
<a name="l02463"></a><a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html#a28e8f7d003f641c1ea718b142d7ac9d5">02463</a>     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html#a28e8f7d003f641c1ea718b142d7ac9d5">reserved_1_7</a>                 : 7;
<a name="l02464"></a><a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html#a7e204b55527bad1a249c6da2dac5cd85">02464</a>     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html#a7e204b55527bad1a249c6da2dac5cd85">ncbsel_src</a>                   : 1;
<a name="l02465"></a><a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html#a85b0f7e4ed71c75e9eaf1a7d7d71d0b8">02465</a>     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html#a85b0f7e4ed71c75e9eaf1a7d7d71d0b8">reserved_9_11</a>                : 3;
<a name="l02466"></a><a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html#a49e59d922cbfe5f260d0085cfdf2fb02">02466</a>     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html#a49e59d922cbfe5f260d0085cfdf2fb02">ncbsel_dst</a>                   : 1;
<a name="l02467"></a><a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html#af2184e6e7d7cc661c53820ee9b9c2d38">02467</a>     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html#af2184e6e7d7cc661c53820ee9b9c2d38">reserved_13_15</a>               : 3;
<a name="l02468"></a><a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html#aea305eee2bd90270aba36b9f6816589a">02468</a>     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html#aea305eee2bd90270aba36b9f6816589a">ncbsel_req</a>                   : 1;
<a name="l02469"></a><a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html#ac6088f08981d4a3c61e9155ebf1d66f8">02469</a>     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html#ac6088f08981d4a3c61e9155ebf1d66f8">reserved_17_19</a>               : 3;
<a name="l02470"></a><a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html#a4d69beb0b868f42b129fb2429e57b595">02470</a>     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html#a4d69beb0b868f42b129fb2429e57b595">ncbsel_zbw</a>                   : 1;
<a name="l02471"></a><a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html#a5fdd614fbc3aff29062e6cac6c8963d0">02471</a>     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html#a5fdd614fbc3aff29062e6cac6c8963d0">reserved_21_23</a>               : 3;
<a name="l02472"></a><a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html#a762a76ee674eea80e4c5d91253855f16">02472</a>     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html#a762a76ee674eea80e4c5d91253855f16">ncbsel_prt_xor_dis</a>           : 1;
<a name="l02473"></a><a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html#a90fc6d7bf9713346818160fb3e30dd71">02473</a>     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html#a90fc6d7bf9713346818160fb3e30dd71">reserved_25_63</a>               : 39;
<a name="l02474"></a>02474 <span class="preprocessor">#endif</span>
<a name="l02475"></a>02475 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__ncb__ctl.html#a63363613f0c9456b1ccd4871229a05bb">s</a>;
<a name="l02476"></a><a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__cn73xx.html">02476</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__cn73xx.html">cvmx_dpi_ncb_ctl_cn73xx</a> {
<a name="l02477"></a>02477 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02478"></a>02478 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__cn73xx.html#a3166bfb0ed125a36148e6834222e8647">reserved_25_63</a>               : 39;
<a name="l02479"></a>02479     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__cn73xx.html#ab659e4b41ec89771d9fa038d74c2c81f">ncbsel_prt_xor_dis</a>           : 1;  <span class="comment">/**&lt; When set, prevents DPI_DMA_INSTR_HDR_S[FPORT,LPORT] from determining the IOI/NCB</span>
<a name="l02480"></a>02480 <span class="comment">                                                         DPI uses to process instructions. See [NCBSEL_SRC], [NCBSEL_DST], and</span>
<a name="l02481"></a>02481 <span class="comment">                                                         DPI_SLI_PRT()_CFG[NCBSEL]. */</span>
<a name="l02482"></a>02482     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__cn73xx.html#a6afcf8163ffdff54d6d16d2d2f40bfb0">reserved_21_23</a>               : 3;
<a name="l02483"></a>02483     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__cn73xx.html#a13b254611dec0bf62dca3cee306de841">ncbsel_zbw</a>                   : 1;  <span class="comment">/**&lt; Selects the IOBI/NCBI bus DPI uses for byte status writes by any DPI_HDR_PT_E::ZBW_CA,</span>
<a name="l02484"></a>02484 <span class="comment">                                                         DPI_HDR_PT_E::ZBW_NC, or DPI_HDR_PT_E::WQP DPI DMA instructions.</span>
<a name="l02485"></a>02485 <span class="comment">                                                         0 = DPI uses IOBI2/NCBI2 for all byte status writes.</span>
<a name="l02486"></a>02486 <span class="comment">                                                         1 = DPI uses IOBI3/NCBI3 for all byte status writes. */</span>
<a name="l02487"></a>02487     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__cn73xx.html#a13706ae94066a4780118acb0b54b6a74">reserved_17_19</a>               : 3;
<a name="l02488"></a>02488     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__cn73xx.html#afbbd48d6391052835f1fd6573f69ce0d">ncbsel_req</a>                   : 1;  <span class="comment">/**&lt; Selects the IOB/NCB bus DPI uses for fetching the DPI_DMA_INSTR_HDR_S&apos;s,</span>
<a name="l02489"></a>02489 <span class="comment">                                                         the first pointers, and the last pointers. DPI does not read the source data of</span>
<a name="l02490"></a>02490 <span class="comment">                                                         the DPI DMA instruction via [NCBSEL_REQ] - see DPI_SLI_PRT()_CFG[NCBSEL] and</span>
<a name="l02491"></a>02491 <span class="comment">                                                         [NCBSEL_SRC].</span>
<a name="l02492"></a>02492 <span class="comment">                                                         0 = DPI uses IOBI2/IOBO2 (aka NCBI2/NCBO2) for all DPI_DMA_INSTR_HDR_S and pointer reads.</span>
<a name="l02493"></a>02493 <span class="comment">                                                         1 = DPI uses IOBI3/IOBO3 (aka NCBI3/NCBO3) for all DPI_DMA_INSTR_HDR_S and pointer reads. */</span>
<a name="l02494"></a>02494     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__cn73xx.html#ab22fd937ad37411dbeb008486cd9a119">reserved_13_15</a>               : 3;
<a name="l02495"></a>02495     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__cn73xx.html#a142c82408cd1fe0864ac8182080f2a57">ncbsel_dst</a>                   : 1;  <span class="comment">/**&lt; The default IOI/NCB that DPI uses for DPI_HDR_XTYPE_E::INTERNAL_ONLY L2/DRAM data</span>
<a name="l02496"></a>02496 <span class="comment">                                                         writes.</span>
<a name="l02497"></a>02497 <span class="comment">                                                         In the normal case (DPI_NCB_CTL[NCBSEL_PRT_XOR_DIS] clear),</span>
<a name="l02498"></a>02498 <span class="comment">                                                            [NCBSEL_DST] XOR DPI_DMA_INSTR_HDR_S[LPORT&lt;0&gt;]</span>
<a name="l02499"></a>02499 <span class="comment">                                                         determines the IOI/NCB that DPI uses for writes.</span>
<a name="l02500"></a>02500 <span class="comment">                                                         0 = DPI uses IOBI2/IOBO2 (aka NCBI2/NCBO2) for DPI_HDR_XTYPE_E::INTERNAL_ONLY</span>
<a name="l02501"></a>02501 <span class="comment">                                                             DPI DMA instruction L2/DRAM writes.</span>
<a name="l02502"></a>02502 <span class="comment">                                                         1 = DPI uses IOBI3/IOBO3 (aka NCBI3/NCBO3) for DPI_HDR_XTYPE_E::INTERNAL_ONLY</span>
<a name="l02503"></a>02503 <span class="comment">                                                             DPI DMA instruction L2/DRAM writes.</span>
<a name="l02504"></a>02504 <span class="comment">                                                         If DPI_NCB_CTL[NCBSEL_PRT_XOR_DIS] is set, [NCBSEL_DST] solely determines the IOI/NCB.</span>
<a name="l02505"></a>02505 <span class="comment">                                                         The DPI_SLI_PRT()_CFG[NCBSEL] selected by DPI_DMA_INSTR_HDR_S[LPORT]</span>
<a name="l02506"></a>02506 <span class="comment">                                                         is the equivalent of [NCBSEL_DST] for DPI_HDR_XTYPE_E::INBOUND DPI DMA instructions.</span>
<a name="l02507"></a>02507 <span class="comment">                                                         (DPI_DMA_INSTR_HDR_S[FPORT&lt;0&gt;] is used with DPI_SLI_PRT()_CFG[NCBSEL]</span>
<a name="l02508"></a>02508 <span class="comment">                                                         for DPI_HDR_XTYPE_E::INBOUND, not DPI_DMA_INSTR_HDR_S[LPORT&lt;0&gt;].) */</span>
<a name="l02509"></a>02509     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__cn73xx.html#a18da15f09e4967284c3032f3a94c9287">reserved_9_11</a>                : 3;
<a name="l02510"></a>02510     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__cn73xx.html#a64abdf4b27cb8233b224d45b8105ab06">ncbsel_src</a>                   : 1;  <span class="comment">/**&lt; The default IOI/NCB that DPI uses for DPI_HDR_XTYPE_E::INTERNAL_ONLY L2/DRAM data</span>
<a name="l02511"></a>02511 <span class="comment">                                                         reads.</span>
<a name="l02512"></a>02512 <span class="comment">                                                         In the normal case (DPI_NCB_CTL[NCBSEL_PRT_XOR_DIS] clear),</span>
<a name="l02513"></a>02513 <span class="comment">                                                            [NCBSEL_SRC] XOR DPI_DMA_INSTR_HDR_S[FPORT&lt;0&gt;]</span>
<a name="l02514"></a>02514 <span class="comment">                                                         determines the IOI/NCB that DPI uses.</span>
<a name="l02515"></a>02515 <span class="comment">                                                         0 = DPI uses IOBI2/IOBO2 (aka NCBI2/NCBO2) for DPI_HDR_XTYPE_E::INTERNAL_ONLY</span>
<a name="l02516"></a>02516 <span class="comment">                                                             DPI DMA instruction L2/DRAM data reads.</span>
<a name="l02517"></a>02517 <span class="comment">                                                         1 = DPI uses IOBI3/IOBO3 (aka NCBI3/NCBO3) for DPI_HDR_XTYPE_E::INTERNAL_ONLY</span>
<a name="l02518"></a>02518 <span class="comment">                                                             DPI DMA instruction L2/DRAM data reads.</span>
<a name="l02519"></a>02519 <span class="comment">                                                         If DPI_NCB_CTL[NCBSEL_PRT_XOR_DIS] is set, [NCBSEL_SRC] solely determines the IOI/NCB.</span>
<a name="l02520"></a>02520 <span class="comment">                                                         Note that DPI uses [NCBSEL_REQ] for DPI_DMA_INSTR_HDR_S and pointer IOI/NCB</span>
<a name="l02521"></a>02521 <span class="comment">                                                         reads, not [NCBSEL_SRC] nor DPI_DMA_INSTR_HDR_S[FPORT&lt;0&gt;].</span>
<a name="l02522"></a>02522 <span class="comment">                                                         The DPI_SLI_PRT()_CFG[NCBSEL] selected by DPI_DMA_INSTR_HDR_S[LPORT] is</span>
<a name="l02523"></a>02523 <span class="comment">                                                         the equivalent of [NCBSEL_SRC] for DPI_HDR_XTYPE_E::OUTBOUND DPI DMA instructions. */</span>
<a name="l02524"></a>02524     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__cn73xx.html#a5e1891957df53dde96282d83350f81e7">reserved_0_7</a>                 : 8;
<a name="l02525"></a>02525 <span class="preprocessor">#else</span>
<a name="l02526"></a><a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__cn73xx.html#a5e1891957df53dde96282d83350f81e7">02526</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__cn73xx.html#a5e1891957df53dde96282d83350f81e7">reserved_0_7</a>                 : 8;
<a name="l02527"></a><a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__cn73xx.html#a64abdf4b27cb8233b224d45b8105ab06">02527</a>     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__cn73xx.html#a64abdf4b27cb8233b224d45b8105ab06">ncbsel_src</a>                   : 1;
<a name="l02528"></a><a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__cn73xx.html#a18da15f09e4967284c3032f3a94c9287">02528</a>     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__cn73xx.html#a18da15f09e4967284c3032f3a94c9287">reserved_9_11</a>                : 3;
<a name="l02529"></a><a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__cn73xx.html#a142c82408cd1fe0864ac8182080f2a57">02529</a>     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__cn73xx.html#a142c82408cd1fe0864ac8182080f2a57">ncbsel_dst</a>                   : 1;
<a name="l02530"></a><a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__cn73xx.html#ab22fd937ad37411dbeb008486cd9a119">02530</a>     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__cn73xx.html#ab22fd937ad37411dbeb008486cd9a119">reserved_13_15</a>               : 3;
<a name="l02531"></a><a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__cn73xx.html#afbbd48d6391052835f1fd6573f69ce0d">02531</a>     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__cn73xx.html#afbbd48d6391052835f1fd6573f69ce0d">ncbsel_req</a>                   : 1;
<a name="l02532"></a><a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__cn73xx.html#a13706ae94066a4780118acb0b54b6a74">02532</a>     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__cn73xx.html#a13706ae94066a4780118acb0b54b6a74">reserved_17_19</a>               : 3;
<a name="l02533"></a><a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__cn73xx.html#a13b254611dec0bf62dca3cee306de841">02533</a>     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__cn73xx.html#a13b254611dec0bf62dca3cee306de841">ncbsel_zbw</a>                   : 1;
<a name="l02534"></a><a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__cn73xx.html#a6afcf8163ffdff54d6d16d2d2f40bfb0">02534</a>     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__cn73xx.html#a6afcf8163ffdff54d6d16d2d2f40bfb0">reserved_21_23</a>               : 3;
<a name="l02535"></a><a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__cn73xx.html#ab659e4b41ec89771d9fa038d74c2c81f">02535</a>     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__cn73xx.html#ab659e4b41ec89771d9fa038d74c2c81f">ncbsel_prt_xor_dis</a>           : 1;
<a name="l02536"></a><a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__cn73xx.html#a3166bfb0ed125a36148e6834222e8647">02536</a>     uint64_t <a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__cn73xx.html#a3166bfb0ed125a36148e6834222e8647">reserved_25_63</a>               : 39;
<a name="l02537"></a>02537 <span class="preprocessor">#endif</span>
<a name="l02538"></a>02538 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__ncb__ctl.html#a8f4a865486e750d75ecf67ea6b739984">cn73xx</a>;
<a name="l02539"></a><a class="code" href="unioncvmx__dpi__ncb__ctl.html#a67a023ec1aaac1bef2b9f3c025a21e1a">02539</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html">cvmx_dpi_ncb_ctl_s</a>             <a class="code" href="unioncvmx__dpi__ncb__ctl.html#a67a023ec1aaac1bef2b9f3c025a21e1a">cn78xx</a>;
<a name="l02540"></a><a class="code" href="unioncvmx__dpi__ncb__ctl.html#a3dfb5e349ec6f790f0bb7b8a1a74fee9">02540</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__s.html">cvmx_dpi_ncb_ctl_s</a>             <a class="code" href="unioncvmx__dpi__ncb__ctl.html#a3dfb5e349ec6f790f0bb7b8a1a74fee9">cn78xxp1</a>;
<a name="l02541"></a><a class="code" href="unioncvmx__dpi__ncb__ctl.html#aa6c27a0f4139dfe0a74aa6b782cf7e06">02541</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__ncb__ctl_1_1cvmx__dpi__ncb__ctl__cn73xx.html">cvmx_dpi_ncb_ctl_cn73xx</a>        <a class="code" href="unioncvmx__dpi__ncb__ctl.html#aa6c27a0f4139dfe0a74aa6b782cf7e06">cnf75xx</a>;
<a name="l02542"></a>02542 };
<a name="l02543"></a><a class="code" href="cvmx-dpi-defs_8h.html#aeb29111e5d975e914d78ad77cc2470ec">02543</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__ncb__ctl.html" title="cvmx_dpi_ncb_ctl">cvmx_dpi_ncb_ctl</a> <a class="code" href="unioncvmx__dpi__ncb__ctl.html" title="cvmx_dpi_ncb_ctl">cvmx_dpi_ncb_ctl_t</a>;
<a name="l02544"></a>02544 <span class="comment"></span>
<a name="l02545"></a>02545 <span class="comment">/**</span>
<a name="l02546"></a>02546 <span class="comment"> * cvmx_dpi_pint_info</span>
<a name="l02547"></a>02547 <span class="comment"> *</span>
<a name="l02548"></a>02548 <span class="comment"> * This register provides DPI packet interrupt information.</span>
<a name="l02549"></a>02549 <span class="comment"> *</span>
<a name="l02550"></a>02550 <span class="comment"> */</span>
<a name="l02551"></a><a class="code" href="unioncvmx__dpi__pint__info.html">02551</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__pint__info.html" title="cvmx_dpi_pint_info">cvmx_dpi_pint_info</a> {
<a name="l02552"></a><a class="code" href="unioncvmx__dpi__pint__info.html#ab7e55defc3b8596300eaba1a5578123a">02552</a>     uint64_t <a class="code" href="unioncvmx__dpi__pint__info.html#ab7e55defc3b8596300eaba1a5578123a">u64</a>;
<a name="l02553"></a><a class="code" href="structcvmx__dpi__pint__info_1_1cvmx__dpi__pint__info__s.html">02553</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__pint__info_1_1cvmx__dpi__pint__info__s.html">cvmx_dpi_pint_info_s</a> {
<a name="l02554"></a>02554 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02555"></a>02555 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__pint__info_1_1cvmx__dpi__pint__info__s.html#a3a40b4dbc24a935e74532185820be7cb">reserved_14_63</a>               : 50;
<a name="l02556"></a>02556     uint64_t <a class="code" href="structcvmx__dpi__pint__info_1_1cvmx__dpi__pint__info__s.html#aa664b715ca9584d15cb95ad102dd716f">iinfo</a>                        : 6;  <span class="comment">/**&lt; Packet instruction doorbell count overflow information. */</span>
<a name="l02557"></a>02557     uint64_t <a class="code" href="structcvmx__dpi__pint__info_1_1cvmx__dpi__pint__info__s.html#a347cd272074bdedbe9694fa98828c56d">reserved_6_7</a>                 : 2;
<a name="l02558"></a>02558     uint64_t <a class="code" href="structcvmx__dpi__pint__info_1_1cvmx__dpi__pint__info__s.html#aeea0e45e2cd01a4e8f7022df6e50a1d3">sinfo</a>                        : 6;  <span class="comment">/**&lt; Packet scatter list doorbell count overflow information. */</span>
<a name="l02559"></a>02559 <span class="preprocessor">#else</span>
<a name="l02560"></a><a class="code" href="structcvmx__dpi__pint__info_1_1cvmx__dpi__pint__info__s.html#aeea0e45e2cd01a4e8f7022df6e50a1d3">02560</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__pint__info_1_1cvmx__dpi__pint__info__s.html#aeea0e45e2cd01a4e8f7022df6e50a1d3">sinfo</a>                        : 6;
<a name="l02561"></a><a class="code" href="structcvmx__dpi__pint__info_1_1cvmx__dpi__pint__info__s.html#a347cd272074bdedbe9694fa98828c56d">02561</a>     uint64_t <a class="code" href="structcvmx__dpi__pint__info_1_1cvmx__dpi__pint__info__s.html#a347cd272074bdedbe9694fa98828c56d">reserved_6_7</a>                 : 2;
<a name="l02562"></a><a class="code" href="structcvmx__dpi__pint__info_1_1cvmx__dpi__pint__info__s.html#aa664b715ca9584d15cb95ad102dd716f">02562</a>     uint64_t <a class="code" href="structcvmx__dpi__pint__info_1_1cvmx__dpi__pint__info__s.html#aa664b715ca9584d15cb95ad102dd716f">iinfo</a>                        : 6;
<a name="l02563"></a><a class="code" href="structcvmx__dpi__pint__info_1_1cvmx__dpi__pint__info__s.html#a3a40b4dbc24a935e74532185820be7cb">02563</a>     uint64_t <a class="code" href="structcvmx__dpi__pint__info_1_1cvmx__dpi__pint__info__s.html#a3a40b4dbc24a935e74532185820be7cb">reserved_14_63</a>               : 50;
<a name="l02564"></a>02564 <span class="preprocessor">#endif</span>
<a name="l02565"></a>02565 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__pint__info.html#a3c1a1a1f0c2e969b6e6ef9b0b4c198d4">s</a>;
<a name="l02566"></a><a class="code" href="unioncvmx__dpi__pint__info.html#ab5e109054c204fc11d7155674a16d736">02566</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__pint__info_1_1cvmx__dpi__pint__info__s.html">cvmx_dpi_pint_info_s</a>           <a class="code" href="unioncvmx__dpi__pint__info.html#ab5e109054c204fc11d7155674a16d736">cn61xx</a>;
<a name="l02567"></a><a class="code" href="unioncvmx__dpi__pint__info.html#a225835555565cc0e7114a473ceef5d7a">02567</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__pint__info_1_1cvmx__dpi__pint__info__s.html">cvmx_dpi_pint_info_s</a>           <a class="code" href="unioncvmx__dpi__pint__info.html#a225835555565cc0e7114a473ceef5d7a">cn63xx</a>;
<a name="l02568"></a><a class="code" href="unioncvmx__dpi__pint__info.html#ab10d5e365cdd258d726051aa66018e37">02568</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__pint__info_1_1cvmx__dpi__pint__info__s.html">cvmx_dpi_pint_info_s</a>           <a class="code" href="unioncvmx__dpi__pint__info.html#ab10d5e365cdd258d726051aa66018e37">cn63xxp1</a>;
<a name="l02569"></a><a class="code" href="unioncvmx__dpi__pint__info.html#a2c449208108c1c3426c08ff84bcc8999">02569</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__pint__info_1_1cvmx__dpi__pint__info__s.html">cvmx_dpi_pint_info_s</a>           <a class="code" href="unioncvmx__dpi__pint__info.html#a2c449208108c1c3426c08ff84bcc8999">cn66xx</a>;
<a name="l02570"></a><a class="code" href="unioncvmx__dpi__pint__info.html#a0faeed34f22191b24e1d42dc3fd2cb9c">02570</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__pint__info_1_1cvmx__dpi__pint__info__s.html">cvmx_dpi_pint_info_s</a>           <a class="code" href="unioncvmx__dpi__pint__info.html#a0faeed34f22191b24e1d42dc3fd2cb9c">cn68xx</a>;
<a name="l02571"></a><a class="code" href="unioncvmx__dpi__pint__info.html#ae9237942c824e587f8c5bfc0eaaca339">02571</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__pint__info_1_1cvmx__dpi__pint__info__s.html">cvmx_dpi_pint_info_s</a>           <a class="code" href="unioncvmx__dpi__pint__info.html#ae9237942c824e587f8c5bfc0eaaca339">cn68xxp1</a>;
<a name="l02572"></a><a class="code" href="unioncvmx__dpi__pint__info.html#aa53452ce3de625fc5d3d040ebf38a0ad">02572</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__pint__info_1_1cvmx__dpi__pint__info__s.html">cvmx_dpi_pint_info_s</a>           <a class="code" href="unioncvmx__dpi__pint__info.html#aa53452ce3de625fc5d3d040ebf38a0ad">cn70xx</a>;
<a name="l02573"></a><a class="code" href="unioncvmx__dpi__pint__info.html#ad73885c6f0acf559763f3be81ce58fc3">02573</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__pint__info_1_1cvmx__dpi__pint__info__s.html">cvmx_dpi_pint_info_s</a>           <a class="code" href="unioncvmx__dpi__pint__info.html#ad73885c6f0acf559763f3be81ce58fc3">cn70xxp1</a>;
<a name="l02574"></a><a class="code" href="unioncvmx__dpi__pint__info.html#a05808bed6e013c8105079c5134d04cee">02574</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__pint__info_1_1cvmx__dpi__pint__info__s.html">cvmx_dpi_pint_info_s</a>           <a class="code" href="unioncvmx__dpi__pint__info.html#a05808bed6e013c8105079c5134d04cee">cn73xx</a>;
<a name="l02575"></a><a class="code" href="unioncvmx__dpi__pint__info.html#aa912eaf5687a98a04c7339815fc07eb7">02575</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__pint__info_1_1cvmx__dpi__pint__info__s.html">cvmx_dpi_pint_info_s</a>           <a class="code" href="unioncvmx__dpi__pint__info.html#aa912eaf5687a98a04c7339815fc07eb7">cn78xx</a>;
<a name="l02576"></a><a class="code" href="unioncvmx__dpi__pint__info.html#a4206d97bd27fdac2aa9f19e20fcb079e">02576</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__pint__info_1_1cvmx__dpi__pint__info__s.html">cvmx_dpi_pint_info_s</a>           <a class="code" href="unioncvmx__dpi__pint__info.html#a4206d97bd27fdac2aa9f19e20fcb079e">cn78xxp1</a>;
<a name="l02577"></a><a class="code" href="unioncvmx__dpi__pint__info.html#ac70140e31417c68509fd099f866d7ec0">02577</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__pint__info_1_1cvmx__dpi__pint__info__s.html">cvmx_dpi_pint_info_s</a>           <a class="code" href="unioncvmx__dpi__pint__info.html#ac70140e31417c68509fd099f866d7ec0">cnf71xx</a>;
<a name="l02578"></a><a class="code" href="unioncvmx__dpi__pint__info.html#a865059dffb69820a443b2f9bd72b857f">02578</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__pint__info_1_1cvmx__dpi__pint__info__s.html">cvmx_dpi_pint_info_s</a>           <a class="code" href="unioncvmx__dpi__pint__info.html#a865059dffb69820a443b2f9bd72b857f">cnf75xx</a>;
<a name="l02579"></a>02579 };
<a name="l02580"></a><a class="code" href="cvmx-dpi-defs_8h.html#aab73fd9fca92dc053c08d27fc7fac514">02580</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__pint__info.html" title="cvmx_dpi_pint_info">cvmx_dpi_pint_info</a> <a class="code" href="unioncvmx__dpi__pint__info.html" title="cvmx_dpi_pint_info">cvmx_dpi_pint_info_t</a>;
<a name="l02581"></a>02581 <span class="comment"></span>
<a name="l02582"></a>02582 <span class="comment">/**</span>
<a name="l02583"></a>02583 <span class="comment"> * cvmx_dpi_pkt_err_rsp</span>
<a name="l02584"></a>02584 <span class="comment"> */</span>
<a name="l02585"></a><a class="code" href="unioncvmx__dpi__pkt__err__rsp.html">02585</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__pkt__err__rsp.html" title="cvmx_dpi_pkt_err_rsp">cvmx_dpi_pkt_err_rsp</a> {
<a name="l02586"></a><a class="code" href="unioncvmx__dpi__pkt__err__rsp.html#ab9ca0e9f7c3aedb90045b67c7e9ed5be">02586</a>     uint64_t <a class="code" href="unioncvmx__dpi__pkt__err__rsp.html#ab9ca0e9f7c3aedb90045b67c7e9ed5be">u64</a>;
<a name="l02587"></a><a class="code" href="structcvmx__dpi__pkt__err__rsp_1_1cvmx__dpi__pkt__err__rsp__s.html">02587</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__pkt__err__rsp_1_1cvmx__dpi__pkt__err__rsp__s.html">cvmx_dpi_pkt_err_rsp_s</a> {
<a name="l02588"></a>02588 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02589"></a>02589 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__pkt__err__rsp_1_1cvmx__dpi__pkt__err__rsp__s.html#aeff11e1fdc3d447922976a7cd9d33271">reserved_1_63</a>                : 63;
<a name="l02590"></a>02590     uint64_t <a class="code" href="structcvmx__dpi__pkt__err__rsp_1_1cvmx__dpi__pkt__err__rsp__s.html#ad33bd30c97432ebe4d96ee389e86239c">pkterr</a>                       : 1;  <span class="comment">/**&lt; Indicates that an ErrorResponse was received from the I/O subsystem. */</span>
<a name="l02591"></a>02591 <span class="preprocessor">#else</span>
<a name="l02592"></a><a class="code" href="structcvmx__dpi__pkt__err__rsp_1_1cvmx__dpi__pkt__err__rsp__s.html#ad33bd30c97432ebe4d96ee389e86239c">02592</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__pkt__err__rsp_1_1cvmx__dpi__pkt__err__rsp__s.html#ad33bd30c97432ebe4d96ee389e86239c">pkterr</a>                       : 1;
<a name="l02593"></a><a class="code" href="structcvmx__dpi__pkt__err__rsp_1_1cvmx__dpi__pkt__err__rsp__s.html#aeff11e1fdc3d447922976a7cd9d33271">02593</a>     uint64_t <a class="code" href="structcvmx__dpi__pkt__err__rsp_1_1cvmx__dpi__pkt__err__rsp__s.html#aeff11e1fdc3d447922976a7cd9d33271">reserved_1_63</a>                : 63;
<a name="l02594"></a>02594 <span class="preprocessor">#endif</span>
<a name="l02595"></a>02595 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__pkt__err__rsp.html#a24ebf27c358dc7eb834797b5af6d9d5e">s</a>;
<a name="l02596"></a><a class="code" href="unioncvmx__dpi__pkt__err__rsp.html#a7ad6b6798b9ef4233b7733b113fd363c">02596</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__pkt__err__rsp_1_1cvmx__dpi__pkt__err__rsp__s.html">cvmx_dpi_pkt_err_rsp_s</a>         <a class="code" href="unioncvmx__dpi__pkt__err__rsp.html#a7ad6b6798b9ef4233b7733b113fd363c">cn61xx</a>;
<a name="l02597"></a><a class="code" href="unioncvmx__dpi__pkt__err__rsp.html#ad884840ce18789385a9983945f565c83">02597</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__pkt__err__rsp_1_1cvmx__dpi__pkt__err__rsp__s.html">cvmx_dpi_pkt_err_rsp_s</a>         <a class="code" href="unioncvmx__dpi__pkt__err__rsp.html#ad884840ce18789385a9983945f565c83">cn63xx</a>;
<a name="l02598"></a><a class="code" href="unioncvmx__dpi__pkt__err__rsp.html#abcdb75c6b8021fe6d6e8f683a5fe2435">02598</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__pkt__err__rsp_1_1cvmx__dpi__pkt__err__rsp__s.html">cvmx_dpi_pkt_err_rsp_s</a>         <a class="code" href="unioncvmx__dpi__pkt__err__rsp.html#abcdb75c6b8021fe6d6e8f683a5fe2435">cn63xxp1</a>;
<a name="l02599"></a><a class="code" href="unioncvmx__dpi__pkt__err__rsp.html#ad62d0690c727f62d0715fe64891b687f">02599</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__pkt__err__rsp_1_1cvmx__dpi__pkt__err__rsp__s.html">cvmx_dpi_pkt_err_rsp_s</a>         <a class="code" href="unioncvmx__dpi__pkt__err__rsp.html#ad62d0690c727f62d0715fe64891b687f">cn66xx</a>;
<a name="l02600"></a><a class="code" href="unioncvmx__dpi__pkt__err__rsp.html#a91d8404dc3dcad63220d4ae65a5a8e00">02600</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__pkt__err__rsp_1_1cvmx__dpi__pkt__err__rsp__s.html">cvmx_dpi_pkt_err_rsp_s</a>         <a class="code" href="unioncvmx__dpi__pkt__err__rsp.html#a91d8404dc3dcad63220d4ae65a5a8e00">cn68xx</a>;
<a name="l02601"></a><a class="code" href="unioncvmx__dpi__pkt__err__rsp.html#a610c9ee8bd9aefeec5434a3bde6d788b">02601</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__pkt__err__rsp_1_1cvmx__dpi__pkt__err__rsp__s.html">cvmx_dpi_pkt_err_rsp_s</a>         <a class="code" href="unioncvmx__dpi__pkt__err__rsp.html#a610c9ee8bd9aefeec5434a3bde6d788b">cn68xxp1</a>;
<a name="l02602"></a><a class="code" href="unioncvmx__dpi__pkt__err__rsp.html#a3226484f2985d685054a53775b682443">02602</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__pkt__err__rsp_1_1cvmx__dpi__pkt__err__rsp__s.html">cvmx_dpi_pkt_err_rsp_s</a>         <a class="code" href="unioncvmx__dpi__pkt__err__rsp.html#a3226484f2985d685054a53775b682443">cn70xx</a>;
<a name="l02603"></a><a class="code" href="unioncvmx__dpi__pkt__err__rsp.html#a57c9878298928675c24f5ea89615e232">02603</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__pkt__err__rsp_1_1cvmx__dpi__pkt__err__rsp__s.html">cvmx_dpi_pkt_err_rsp_s</a>         <a class="code" href="unioncvmx__dpi__pkt__err__rsp.html#a57c9878298928675c24f5ea89615e232">cn70xxp1</a>;
<a name="l02604"></a><a class="code" href="unioncvmx__dpi__pkt__err__rsp.html#a8bcd31cc218e86bfd5082bed818ad101">02604</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__pkt__err__rsp_1_1cvmx__dpi__pkt__err__rsp__s.html">cvmx_dpi_pkt_err_rsp_s</a>         <a class="code" href="unioncvmx__dpi__pkt__err__rsp.html#a8bcd31cc218e86bfd5082bed818ad101">cn73xx</a>;
<a name="l02605"></a><a class="code" href="unioncvmx__dpi__pkt__err__rsp.html#aaa8cda33161a9accaa8e478f8daf2e0d">02605</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__pkt__err__rsp_1_1cvmx__dpi__pkt__err__rsp__s.html">cvmx_dpi_pkt_err_rsp_s</a>         <a class="code" href="unioncvmx__dpi__pkt__err__rsp.html#aaa8cda33161a9accaa8e478f8daf2e0d">cn78xx</a>;
<a name="l02606"></a><a class="code" href="unioncvmx__dpi__pkt__err__rsp.html#a7d861ecb9ce8bd16cfd7be6cc8afc478">02606</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__pkt__err__rsp_1_1cvmx__dpi__pkt__err__rsp__s.html">cvmx_dpi_pkt_err_rsp_s</a>         <a class="code" href="unioncvmx__dpi__pkt__err__rsp.html#a7d861ecb9ce8bd16cfd7be6cc8afc478">cn78xxp1</a>;
<a name="l02607"></a><a class="code" href="unioncvmx__dpi__pkt__err__rsp.html#a6fd28eba308660cc046fa34e8fb925d1">02607</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__pkt__err__rsp_1_1cvmx__dpi__pkt__err__rsp__s.html">cvmx_dpi_pkt_err_rsp_s</a>         <a class="code" href="unioncvmx__dpi__pkt__err__rsp.html#a6fd28eba308660cc046fa34e8fb925d1">cnf71xx</a>;
<a name="l02608"></a><a class="code" href="unioncvmx__dpi__pkt__err__rsp.html#a3c2be469771cf9e37f4413c96be89f48">02608</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__pkt__err__rsp_1_1cvmx__dpi__pkt__err__rsp__s.html">cvmx_dpi_pkt_err_rsp_s</a>         <a class="code" href="unioncvmx__dpi__pkt__err__rsp.html#a3c2be469771cf9e37f4413c96be89f48">cnf75xx</a>;
<a name="l02609"></a>02609 };
<a name="l02610"></a><a class="code" href="cvmx-dpi-defs_8h.html#aee848b2226b20ba96d7c19d7744a6a94">02610</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__pkt__err__rsp.html" title="cvmx_dpi_pkt_err_rsp">cvmx_dpi_pkt_err_rsp</a> <a class="code" href="unioncvmx__dpi__pkt__err__rsp.html" title="cvmx_dpi_pkt_err_rsp">cvmx_dpi_pkt_err_rsp_t</a>;
<a name="l02611"></a>02611 <span class="comment"></span>
<a name="l02612"></a>02612 <span class="comment">/**</span>
<a name="l02613"></a>02613 <span class="comment"> * cvmx_dpi_req_err_rsp</span>
<a name="l02614"></a>02614 <span class="comment"> */</span>
<a name="l02615"></a><a class="code" href="unioncvmx__dpi__req__err__rsp.html">02615</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__req__err__rsp.html" title="cvmx_dpi_req_err_rsp">cvmx_dpi_req_err_rsp</a> {
<a name="l02616"></a><a class="code" href="unioncvmx__dpi__req__err__rsp.html#aa4c091571717bd0211507bda805e7900">02616</a>     uint64_t <a class="code" href="unioncvmx__dpi__req__err__rsp.html#aa4c091571717bd0211507bda805e7900">u64</a>;
<a name="l02617"></a><a class="code" href="structcvmx__dpi__req__err__rsp_1_1cvmx__dpi__req__err__rsp__s.html">02617</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rsp_1_1cvmx__dpi__req__err__rsp__s.html">cvmx_dpi_req_err_rsp_s</a> {
<a name="l02618"></a>02618 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02619"></a>02619 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__req__err__rsp_1_1cvmx__dpi__req__err__rsp__s.html#af97265ec9b26530187988d21f66995ca">reserved_8_63</a>                : 56;
<a name="l02620"></a>02620     uint64_t <a class="code" href="structcvmx__dpi__req__err__rsp_1_1cvmx__dpi__req__err__rsp__s.html#aa8977ecbb33df5f19b061531413868c8">qerr</a>                         : 8;  <span class="comment">/**&lt; Indicates which instruction queue received an ErrorResponse from the I/O subsystem.</span>
<a name="l02621"></a>02621 <span class="comment">                                                         Software must clear the bit before the corresponding instruction queue will continue</span>
<a name="l02622"></a>02622 <span class="comment">                                                         processing instructions if DPI_REQ_ERR_RSP_EN[EN] is set. */</span>
<a name="l02623"></a>02623 <span class="preprocessor">#else</span>
<a name="l02624"></a><a class="code" href="structcvmx__dpi__req__err__rsp_1_1cvmx__dpi__req__err__rsp__s.html#aa8977ecbb33df5f19b061531413868c8">02624</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__req__err__rsp_1_1cvmx__dpi__req__err__rsp__s.html#aa8977ecbb33df5f19b061531413868c8">qerr</a>                         : 8;
<a name="l02625"></a><a class="code" href="structcvmx__dpi__req__err__rsp_1_1cvmx__dpi__req__err__rsp__s.html#af97265ec9b26530187988d21f66995ca">02625</a>     uint64_t <a class="code" href="structcvmx__dpi__req__err__rsp_1_1cvmx__dpi__req__err__rsp__s.html#af97265ec9b26530187988d21f66995ca">reserved_8_63</a>                : 56;
<a name="l02626"></a>02626 <span class="preprocessor">#endif</span>
<a name="l02627"></a>02627 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__req__err__rsp.html#aaa0ac8f7fce24ca09313b7c7697c4861">s</a>;
<a name="l02628"></a><a class="code" href="unioncvmx__dpi__req__err__rsp.html#a1d360899f95d09a5a2b6f9857009974a">02628</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rsp_1_1cvmx__dpi__req__err__rsp__s.html">cvmx_dpi_req_err_rsp_s</a>         <a class="code" href="unioncvmx__dpi__req__err__rsp.html#a1d360899f95d09a5a2b6f9857009974a">cn61xx</a>;
<a name="l02629"></a><a class="code" href="unioncvmx__dpi__req__err__rsp.html#a42b43691a6464805daf111a404ac0243">02629</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rsp_1_1cvmx__dpi__req__err__rsp__s.html">cvmx_dpi_req_err_rsp_s</a>         <a class="code" href="unioncvmx__dpi__req__err__rsp.html#a42b43691a6464805daf111a404ac0243">cn63xx</a>;
<a name="l02630"></a><a class="code" href="unioncvmx__dpi__req__err__rsp.html#ae1785c7cd26de0606c5aaf024f8ead79">02630</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rsp_1_1cvmx__dpi__req__err__rsp__s.html">cvmx_dpi_req_err_rsp_s</a>         <a class="code" href="unioncvmx__dpi__req__err__rsp.html#ae1785c7cd26de0606c5aaf024f8ead79">cn63xxp1</a>;
<a name="l02631"></a><a class="code" href="unioncvmx__dpi__req__err__rsp.html#a79a836bdb24e3cc9d5d4811bae1132b2">02631</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rsp_1_1cvmx__dpi__req__err__rsp__s.html">cvmx_dpi_req_err_rsp_s</a>         <a class="code" href="unioncvmx__dpi__req__err__rsp.html#a79a836bdb24e3cc9d5d4811bae1132b2">cn66xx</a>;
<a name="l02632"></a><a class="code" href="unioncvmx__dpi__req__err__rsp.html#a3a93aae20578c6ae1df9a1bd5cc796c1">02632</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rsp_1_1cvmx__dpi__req__err__rsp__s.html">cvmx_dpi_req_err_rsp_s</a>         <a class="code" href="unioncvmx__dpi__req__err__rsp.html#a3a93aae20578c6ae1df9a1bd5cc796c1">cn68xx</a>;
<a name="l02633"></a><a class="code" href="unioncvmx__dpi__req__err__rsp.html#a89d425ab2b72b3da602a642382046888">02633</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rsp_1_1cvmx__dpi__req__err__rsp__s.html">cvmx_dpi_req_err_rsp_s</a>         <a class="code" href="unioncvmx__dpi__req__err__rsp.html#a89d425ab2b72b3da602a642382046888">cn68xxp1</a>;
<a name="l02634"></a><a class="code" href="unioncvmx__dpi__req__err__rsp.html#a038f970fbef23059fe625a442f721c45">02634</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rsp_1_1cvmx__dpi__req__err__rsp__s.html">cvmx_dpi_req_err_rsp_s</a>         <a class="code" href="unioncvmx__dpi__req__err__rsp.html#a038f970fbef23059fe625a442f721c45">cn70xx</a>;
<a name="l02635"></a><a class="code" href="unioncvmx__dpi__req__err__rsp.html#aea9b1b36abfa1bfc9c3b0223a7ccef73">02635</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rsp_1_1cvmx__dpi__req__err__rsp__s.html">cvmx_dpi_req_err_rsp_s</a>         <a class="code" href="unioncvmx__dpi__req__err__rsp.html#aea9b1b36abfa1bfc9c3b0223a7ccef73">cn70xxp1</a>;
<a name="l02636"></a><a class="code" href="unioncvmx__dpi__req__err__rsp.html#ae89488162eb1ab8f53184662bf272541">02636</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rsp_1_1cvmx__dpi__req__err__rsp__s.html">cvmx_dpi_req_err_rsp_s</a>         <a class="code" href="unioncvmx__dpi__req__err__rsp.html#ae89488162eb1ab8f53184662bf272541">cn73xx</a>;
<a name="l02637"></a><a class="code" href="unioncvmx__dpi__req__err__rsp.html#a1e59dad0d283db4dbca0decc95f8ea49">02637</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rsp_1_1cvmx__dpi__req__err__rsp__s.html">cvmx_dpi_req_err_rsp_s</a>         <a class="code" href="unioncvmx__dpi__req__err__rsp.html#a1e59dad0d283db4dbca0decc95f8ea49">cn78xx</a>;
<a name="l02638"></a><a class="code" href="unioncvmx__dpi__req__err__rsp.html#a8053baecd55eff458ee6f95c60c0ac54">02638</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rsp_1_1cvmx__dpi__req__err__rsp__s.html">cvmx_dpi_req_err_rsp_s</a>         <a class="code" href="unioncvmx__dpi__req__err__rsp.html#a8053baecd55eff458ee6f95c60c0ac54">cn78xxp1</a>;
<a name="l02639"></a><a class="code" href="unioncvmx__dpi__req__err__rsp.html#aa98a1fd01cc4975a6b700eaea9f952e9">02639</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rsp_1_1cvmx__dpi__req__err__rsp__s.html">cvmx_dpi_req_err_rsp_s</a>         <a class="code" href="unioncvmx__dpi__req__err__rsp.html#aa98a1fd01cc4975a6b700eaea9f952e9">cnf71xx</a>;
<a name="l02640"></a><a class="code" href="unioncvmx__dpi__req__err__rsp.html#a6261b6a29534934608752e5b4329725a">02640</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rsp_1_1cvmx__dpi__req__err__rsp__s.html">cvmx_dpi_req_err_rsp_s</a>         <a class="code" href="unioncvmx__dpi__req__err__rsp.html#a6261b6a29534934608752e5b4329725a">cnf75xx</a>;
<a name="l02641"></a>02641 };
<a name="l02642"></a><a class="code" href="cvmx-dpi-defs_8h.html#a36b1c92311f09b312c791507ee62da27">02642</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__req__err__rsp.html" title="cvmx_dpi_req_err_rsp">cvmx_dpi_req_err_rsp</a> <a class="code" href="unioncvmx__dpi__req__err__rsp.html" title="cvmx_dpi_req_err_rsp">cvmx_dpi_req_err_rsp_t</a>;
<a name="l02643"></a>02643 <span class="comment"></span>
<a name="l02644"></a>02644 <span class="comment">/**</span>
<a name="l02645"></a>02645 <span class="comment"> * cvmx_dpi_req_err_rsp_en</span>
<a name="l02646"></a>02646 <span class="comment"> */</span>
<a name="l02647"></a><a class="code" href="unioncvmx__dpi__req__err__rsp__en.html">02647</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__req__err__rsp__en.html" title="cvmx_dpi_req_err_rsp_en">cvmx_dpi_req_err_rsp_en</a> {
<a name="l02648"></a><a class="code" href="unioncvmx__dpi__req__err__rsp__en.html#a6ee28683d63c355a83a2826be6f9712d">02648</a>     uint64_t <a class="code" href="unioncvmx__dpi__req__err__rsp__en.html#a6ee28683d63c355a83a2826be6f9712d">u64</a>;
<a name="l02649"></a><a class="code" href="structcvmx__dpi__req__err__rsp__en_1_1cvmx__dpi__req__err__rsp__en__s.html">02649</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rsp__en_1_1cvmx__dpi__req__err__rsp__en__s.html">cvmx_dpi_req_err_rsp_en_s</a> {
<a name="l02650"></a>02650 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02651"></a>02651 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__req__err__rsp__en_1_1cvmx__dpi__req__err__rsp__en__s.html#a883a40852925b980c1e9e386832707cc">reserved_8_63</a>                : 56;
<a name="l02652"></a>02652     uint64_t <a class="code" href="structcvmx__dpi__req__err__rsp__en_1_1cvmx__dpi__req__err__rsp__en__s.html#ad3c283abf1e76ff147588f064b8f6552">en</a>                           : 8;  <span class="comment">/**&lt; Indicates which instruction queues should stop dispatching instructions when an</span>
<a name="l02653"></a>02653 <span class="comment">                                                         ErrorResponse is received from the I/O subsystem. */</span>
<a name="l02654"></a>02654 <span class="preprocessor">#else</span>
<a name="l02655"></a><a class="code" href="structcvmx__dpi__req__err__rsp__en_1_1cvmx__dpi__req__err__rsp__en__s.html#ad3c283abf1e76ff147588f064b8f6552">02655</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__req__err__rsp__en_1_1cvmx__dpi__req__err__rsp__en__s.html#ad3c283abf1e76ff147588f064b8f6552">en</a>                           : 8;
<a name="l02656"></a><a class="code" href="structcvmx__dpi__req__err__rsp__en_1_1cvmx__dpi__req__err__rsp__en__s.html#a883a40852925b980c1e9e386832707cc">02656</a>     uint64_t <a class="code" href="structcvmx__dpi__req__err__rsp__en_1_1cvmx__dpi__req__err__rsp__en__s.html#a883a40852925b980c1e9e386832707cc">reserved_8_63</a>                : 56;
<a name="l02657"></a>02657 <span class="preprocessor">#endif</span>
<a name="l02658"></a>02658 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__req__err__rsp__en.html#a94c5132250d3e65e441fff1881db46bb">s</a>;
<a name="l02659"></a><a class="code" href="unioncvmx__dpi__req__err__rsp__en.html#a703dab23b0de38ac68303f36b5c3f3be">02659</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rsp__en_1_1cvmx__dpi__req__err__rsp__en__s.html">cvmx_dpi_req_err_rsp_en_s</a>      <a class="code" href="unioncvmx__dpi__req__err__rsp__en.html#a703dab23b0de38ac68303f36b5c3f3be">cn61xx</a>;
<a name="l02660"></a><a class="code" href="unioncvmx__dpi__req__err__rsp__en.html#a6e5b58c9c5722424904e960a16af0168">02660</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rsp__en_1_1cvmx__dpi__req__err__rsp__en__s.html">cvmx_dpi_req_err_rsp_en_s</a>      <a class="code" href="unioncvmx__dpi__req__err__rsp__en.html#a6e5b58c9c5722424904e960a16af0168">cn63xx</a>;
<a name="l02661"></a><a class="code" href="unioncvmx__dpi__req__err__rsp__en.html#a25292bf67a0f12e9d399ab4907ae7ce0">02661</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rsp__en_1_1cvmx__dpi__req__err__rsp__en__s.html">cvmx_dpi_req_err_rsp_en_s</a>      <a class="code" href="unioncvmx__dpi__req__err__rsp__en.html#a25292bf67a0f12e9d399ab4907ae7ce0">cn63xxp1</a>;
<a name="l02662"></a><a class="code" href="unioncvmx__dpi__req__err__rsp__en.html#a833a61ba61a60ca7cfb6bf4056b92176">02662</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rsp__en_1_1cvmx__dpi__req__err__rsp__en__s.html">cvmx_dpi_req_err_rsp_en_s</a>      <a class="code" href="unioncvmx__dpi__req__err__rsp__en.html#a833a61ba61a60ca7cfb6bf4056b92176">cn66xx</a>;
<a name="l02663"></a><a class="code" href="unioncvmx__dpi__req__err__rsp__en.html#a912f424984c209162a95b51626705a69">02663</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rsp__en_1_1cvmx__dpi__req__err__rsp__en__s.html">cvmx_dpi_req_err_rsp_en_s</a>      <a class="code" href="unioncvmx__dpi__req__err__rsp__en.html#a912f424984c209162a95b51626705a69">cn68xx</a>;
<a name="l02664"></a><a class="code" href="unioncvmx__dpi__req__err__rsp__en.html#a1fd8b0e11c6fd16f73d026c655c56eb6">02664</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rsp__en_1_1cvmx__dpi__req__err__rsp__en__s.html">cvmx_dpi_req_err_rsp_en_s</a>      <a class="code" href="unioncvmx__dpi__req__err__rsp__en.html#a1fd8b0e11c6fd16f73d026c655c56eb6">cn68xxp1</a>;
<a name="l02665"></a><a class="code" href="unioncvmx__dpi__req__err__rsp__en.html#aa8b0450823d8ab81f19ea41195e9be36">02665</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rsp__en_1_1cvmx__dpi__req__err__rsp__en__s.html">cvmx_dpi_req_err_rsp_en_s</a>      <a class="code" href="unioncvmx__dpi__req__err__rsp__en.html#aa8b0450823d8ab81f19ea41195e9be36">cn70xx</a>;
<a name="l02666"></a><a class="code" href="unioncvmx__dpi__req__err__rsp__en.html#ae3df32647c048ac5e2140cf453ffdca2">02666</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rsp__en_1_1cvmx__dpi__req__err__rsp__en__s.html">cvmx_dpi_req_err_rsp_en_s</a>      <a class="code" href="unioncvmx__dpi__req__err__rsp__en.html#ae3df32647c048ac5e2140cf453ffdca2">cn70xxp1</a>;
<a name="l02667"></a><a class="code" href="unioncvmx__dpi__req__err__rsp__en.html#ae39031994219dba48391958db30eda23">02667</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rsp__en_1_1cvmx__dpi__req__err__rsp__en__s.html">cvmx_dpi_req_err_rsp_en_s</a>      <a class="code" href="unioncvmx__dpi__req__err__rsp__en.html#ae39031994219dba48391958db30eda23">cn73xx</a>;
<a name="l02668"></a><a class="code" href="unioncvmx__dpi__req__err__rsp__en.html#ae0a3e83a0888119a6b3a3102012399b9">02668</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rsp__en_1_1cvmx__dpi__req__err__rsp__en__s.html">cvmx_dpi_req_err_rsp_en_s</a>      <a class="code" href="unioncvmx__dpi__req__err__rsp__en.html#ae0a3e83a0888119a6b3a3102012399b9">cn78xx</a>;
<a name="l02669"></a><a class="code" href="unioncvmx__dpi__req__err__rsp__en.html#a666cf1f70b777efcaa4599356e060194">02669</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rsp__en_1_1cvmx__dpi__req__err__rsp__en__s.html">cvmx_dpi_req_err_rsp_en_s</a>      <a class="code" href="unioncvmx__dpi__req__err__rsp__en.html#a666cf1f70b777efcaa4599356e060194">cn78xxp1</a>;
<a name="l02670"></a><a class="code" href="unioncvmx__dpi__req__err__rsp__en.html#aa85ad1909e8d78c4945475f59e6333a1">02670</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rsp__en_1_1cvmx__dpi__req__err__rsp__en__s.html">cvmx_dpi_req_err_rsp_en_s</a>      <a class="code" href="unioncvmx__dpi__req__err__rsp__en.html#aa85ad1909e8d78c4945475f59e6333a1">cnf71xx</a>;
<a name="l02671"></a><a class="code" href="unioncvmx__dpi__req__err__rsp__en.html#a39456db460ab15ade86805fec2cac0a2">02671</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rsp__en_1_1cvmx__dpi__req__err__rsp__en__s.html">cvmx_dpi_req_err_rsp_en_s</a>      <a class="code" href="unioncvmx__dpi__req__err__rsp__en.html#a39456db460ab15ade86805fec2cac0a2">cnf75xx</a>;
<a name="l02672"></a>02672 };
<a name="l02673"></a><a class="code" href="cvmx-dpi-defs_8h.html#a2184b31e0ae2bfd57e00b47fc8f6c78b">02673</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__req__err__rsp__en.html" title="cvmx_dpi_req_err_rsp_en">cvmx_dpi_req_err_rsp_en</a> <a class="code" href="unioncvmx__dpi__req__err__rsp__en.html" title="cvmx_dpi_req_err_rsp_en">cvmx_dpi_req_err_rsp_en_t</a>;
<a name="l02674"></a>02674 <span class="comment"></span>
<a name="l02675"></a>02675 <span class="comment">/**</span>
<a name="l02676"></a>02676 <span class="comment"> * cvmx_dpi_req_err_rst</span>
<a name="l02677"></a>02677 <span class="comment"> */</span>
<a name="l02678"></a><a class="code" href="unioncvmx__dpi__req__err__rst.html">02678</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__req__err__rst.html" title="cvmx_dpi_req_err_rst">cvmx_dpi_req_err_rst</a> {
<a name="l02679"></a><a class="code" href="unioncvmx__dpi__req__err__rst.html#a16999c079177f376e7c039688f83098f">02679</a>     uint64_t <a class="code" href="unioncvmx__dpi__req__err__rst.html#a16999c079177f376e7c039688f83098f">u64</a>;
<a name="l02680"></a><a class="code" href="structcvmx__dpi__req__err__rst_1_1cvmx__dpi__req__err__rst__s.html">02680</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rst_1_1cvmx__dpi__req__err__rst__s.html">cvmx_dpi_req_err_rst_s</a> {
<a name="l02681"></a>02681 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02682"></a>02682 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__req__err__rst_1_1cvmx__dpi__req__err__rst__s.html#aa6d0c97be53ca7680340ec82ca13c651">reserved_8_63</a>                : 56;
<a name="l02683"></a>02683     uint64_t <a class="code" href="structcvmx__dpi__req__err__rst_1_1cvmx__dpi__req__err__rst__s.html#a70cee1c8794a6caf723f8047e3a757be">qerr</a>                         : 8;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02684"></a>02684 <span class="preprocessor">#else</span>
<a name="l02685"></a><a class="code" href="structcvmx__dpi__req__err__rst_1_1cvmx__dpi__req__err__rst__s.html#a70cee1c8794a6caf723f8047e3a757be">02685</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__req__err__rst_1_1cvmx__dpi__req__err__rst__s.html#a70cee1c8794a6caf723f8047e3a757be">qerr</a>                         : 8;
<a name="l02686"></a><a class="code" href="structcvmx__dpi__req__err__rst_1_1cvmx__dpi__req__err__rst__s.html#aa6d0c97be53ca7680340ec82ca13c651">02686</a>     uint64_t <a class="code" href="structcvmx__dpi__req__err__rst_1_1cvmx__dpi__req__err__rst__s.html#aa6d0c97be53ca7680340ec82ca13c651">reserved_8_63</a>                : 56;
<a name="l02687"></a>02687 <span class="preprocessor">#endif</span>
<a name="l02688"></a>02688 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__req__err__rst.html#a9cce125243943345f44ef59d86d1b096">s</a>;
<a name="l02689"></a><a class="code" href="unioncvmx__dpi__req__err__rst.html#a5f6b5cad91e8a8120626898729c68beb">02689</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rst_1_1cvmx__dpi__req__err__rst__s.html">cvmx_dpi_req_err_rst_s</a>         <a class="code" href="unioncvmx__dpi__req__err__rst.html#a5f6b5cad91e8a8120626898729c68beb">cn61xx</a>;
<a name="l02690"></a><a class="code" href="unioncvmx__dpi__req__err__rst.html#a332bf0ae5a9acb6ebb9eac8d8fddace9">02690</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rst_1_1cvmx__dpi__req__err__rst__s.html">cvmx_dpi_req_err_rst_s</a>         <a class="code" href="unioncvmx__dpi__req__err__rst.html#a332bf0ae5a9acb6ebb9eac8d8fddace9">cn63xx</a>;
<a name="l02691"></a><a class="code" href="unioncvmx__dpi__req__err__rst.html#a5e461cc0242bd93f66003fe7530cdbd5">02691</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rst_1_1cvmx__dpi__req__err__rst__s.html">cvmx_dpi_req_err_rst_s</a>         <a class="code" href="unioncvmx__dpi__req__err__rst.html#a5e461cc0242bd93f66003fe7530cdbd5">cn63xxp1</a>;
<a name="l02692"></a><a class="code" href="unioncvmx__dpi__req__err__rst.html#af427806d7ccaa49e058b9e654696f59a">02692</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rst_1_1cvmx__dpi__req__err__rst__s.html">cvmx_dpi_req_err_rst_s</a>         <a class="code" href="unioncvmx__dpi__req__err__rst.html#af427806d7ccaa49e058b9e654696f59a">cn66xx</a>;
<a name="l02693"></a><a class="code" href="unioncvmx__dpi__req__err__rst.html#aa95372fdbe520723965a6a18b643cf22">02693</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rst_1_1cvmx__dpi__req__err__rst__s.html">cvmx_dpi_req_err_rst_s</a>         <a class="code" href="unioncvmx__dpi__req__err__rst.html#aa95372fdbe520723965a6a18b643cf22">cn68xx</a>;
<a name="l02694"></a><a class="code" href="unioncvmx__dpi__req__err__rst.html#af200fc30d19e510c37419b831f9e299f">02694</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rst_1_1cvmx__dpi__req__err__rst__s.html">cvmx_dpi_req_err_rst_s</a>         <a class="code" href="unioncvmx__dpi__req__err__rst.html#af200fc30d19e510c37419b831f9e299f">cn68xxp1</a>;
<a name="l02695"></a><a class="code" href="unioncvmx__dpi__req__err__rst.html#a10c2ad56311085a3087bad3de4883385">02695</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rst_1_1cvmx__dpi__req__err__rst__s.html">cvmx_dpi_req_err_rst_s</a>         <a class="code" href="unioncvmx__dpi__req__err__rst.html#a10c2ad56311085a3087bad3de4883385">cn70xx</a>;
<a name="l02696"></a><a class="code" href="unioncvmx__dpi__req__err__rst.html#aa619b9a3b00ca9ac532e0dfac815a4ad">02696</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rst_1_1cvmx__dpi__req__err__rst__s.html">cvmx_dpi_req_err_rst_s</a>         <a class="code" href="unioncvmx__dpi__req__err__rst.html#aa619b9a3b00ca9ac532e0dfac815a4ad">cn70xxp1</a>;
<a name="l02697"></a><a class="code" href="unioncvmx__dpi__req__err__rst.html#ad82de71e17a9a314e9a865ca842af927">02697</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rst_1_1cvmx__dpi__req__err__rst__s.html">cvmx_dpi_req_err_rst_s</a>         <a class="code" href="unioncvmx__dpi__req__err__rst.html#ad82de71e17a9a314e9a865ca842af927">cn73xx</a>;
<a name="l02698"></a><a class="code" href="unioncvmx__dpi__req__err__rst.html#a451eae85cba65d50970cc4343f4d492f">02698</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rst_1_1cvmx__dpi__req__err__rst__s.html">cvmx_dpi_req_err_rst_s</a>         <a class="code" href="unioncvmx__dpi__req__err__rst.html#a451eae85cba65d50970cc4343f4d492f">cn78xx</a>;
<a name="l02699"></a><a class="code" href="unioncvmx__dpi__req__err__rst.html#a835f0b3342c2c228b9c63645cf51c695">02699</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rst_1_1cvmx__dpi__req__err__rst__s.html">cvmx_dpi_req_err_rst_s</a>         <a class="code" href="unioncvmx__dpi__req__err__rst.html#a835f0b3342c2c228b9c63645cf51c695">cn78xxp1</a>;
<a name="l02700"></a><a class="code" href="unioncvmx__dpi__req__err__rst.html#a18b23326ad36c70c74ff6676b20564f3">02700</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rst_1_1cvmx__dpi__req__err__rst__s.html">cvmx_dpi_req_err_rst_s</a>         <a class="code" href="unioncvmx__dpi__req__err__rst.html#a18b23326ad36c70c74ff6676b20564f3">cnf71xx</a>;
<a name="l02701"></a><a class="code" href="unioncvmx__dpi__req__err__rst.html#aead4319667b10404b5fb658804abb6de">02701</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rst_1_1cvmx__dpi__req__err__rst__s.html">cvmx_dpi_req_err_rst_s</a>         <a class="code" href="unioncvmx__dpi__req__err__rst.html#aead4319667b10404b5fb658804abb6de">cnf75xx</a>;
<a name="l02702"></a>02702 };
<a name="l02703"></a><a class="code" href="cvmx-dpi-defs_8h.html#a38a9b3b3bca2e92f777130c5dec99b8b">02703</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__req__err__rst.html" title="cvmx_dpi_req_err_rst">cvmx_dpi_req_err_rst</a> <a class="code" href="unioncvmx__dpi__req__err__rst.html" title="cvmx_dpi_req_err_rst">cvmx_dpi_req_err_rst_t</a>;
<a name="l02704"></a>02704 <span class="comment"></span>
<a name="l02705"></a>02705 <span class="comment">/**</span>
<a name="l02706"></a>02706 <span class="comment"> * cvmx_dpi_req_err_rst_en</span>
<a name="l02707"></a>02707 <span class="comment"> */</span>
<a name="l02708"></a><a class="code" href="unioncvmx__dpi__req__err__rst__en.html">02708</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__req__err__rst__en.html" title="cvmx_dpi_req_err_rst_en">cvmx_dpi_req_err_rst_en</a> {
<a name="l02709"></a><a class="code" href="unioncvmx__dpi__req__err__rst__en.html#a50a1751f4bf06b1c7beb029d8c49e07d">02709</a>     uint64_t <a class="code" href="unioncvmx__dpi__req__err__rst__en.html#a50a1751f4bf06b1c7beb029d8c49e07d">u64</a>;
<a name="l02710"></a><a class="code" href="structcvmx__dpi__req__err__rst__en_1_1cvmx__dpi__req__err__rst__en__s.html">02710</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rst__en_1_1cvmx__dpi__req__err__rst__en__s.html">cvmx_dpi_req_err_rst_en_s</a> {
<a name="l02711"></a>02711 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02712"></a>02712 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__req__err__rst__en_1_1cvmx__dpi__req__err__rst__en__s.html#a66d02a4f0bc3d35f7d9eddec001cabd0">reserved_8_63</a>                : 56;
<a name="l02713"></a>02713     uint64_t <a class="code" href="structcvmx__dpi__req__err__rst__en_1_1cvmx__dpi__req__err__rst__en__s.html#a4e6f9bd1c74cecf697b1406c52a5fda0">en</a>                           : 8;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02714"></a>02714 <span class="preprocessor">#else</span>
<a name="l02715"></a><a class="code" href="structcvmx__dpi__req__err__rst__en_1_1cvmx__dpi__req__err__rst__en__s.html#a4e6f9bd1c74cecf697b1406c52a5fda0">02715</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__req__err__rst__en_1_1cvmx__dpi__req__err__rst__en__s.html#a4e6f9bd1c74cecf697b1406c52a5fda0">en</a>                           : 8;
<a name="l02716"></a><a class="code" href="structcvmx__dpi__req__err__rst__en_1_1cvmx__dpi__req__err__rst__en__s.html#a66d02a4f0bc3d35f7d9eddec001cabd0">02716</a>     uint64_t <a class="code" href="structcvmx__dpi__req__err__rst__en_1_1cvmx__dpi__req__err__rst__en__s.html#a66d02a4f0bc3d35f7d9eddec001cabd0">reserved_8_63</a>                : 56;
<a name="l02717"></a>02717 <span class="preprocessor">#endif</span>
<a name="l02718"></a>02718 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__req__err__rst__en.html#abf21ab04cea39cad418d5230b0cb37e9">s</a>;
<a name="l02719"></a><a class="code" href="unioncvmx__dpi__req__err__rst__en.html#a3b022437b098a9e977ba8591fc66c9e4">02719</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rst__en_1_1cvmx__dpi__req__err__rst__en__s.html">cvmx_dpi_req_err_rst_en_s</a>      <a class="code" href="unioncvmx__dpi__req__err__rst__en.html#a3b022437b098a9e977ba8591fc66c9e4">cn61xx</a>;
<a name="l02720"></a><a class="code" href="unioncvmx__dpi__req__err__rst__en.html#a561ed9c85c6be8530048df0b9e962201">02720</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rst__en_1_1cvmx__dpi__req__err__rst__en__s.html">cvmx_dpi_req_err_rst_en_s</a>      <a class="code" href="unioncvmx__dpi__req__err__rst__en.html#a561ed9c85c6be8530048df0b9e962201">cn63xx</a>;
<a name="l02721"></a><a class="code" href="unioncvmx__dpi__req__err__rst__en.html#a1878112eba2b81b05e834ddea08bc0c3">02721</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rst__en_1_1cvmx__dpi__req__err__rst__en__s.html">cvmx_dpi_req_err_rst_en_s</a>      <a class="code" href="unioncvmx__dpi__req__err__rst__en.html#a1878112eba2b81b05e834ddea08bc0c3">cn63xxp1</a>;
<a name="l02722"></a><a class="code" href="unioncvmx__dpi__req__err__rst__en.html#a10308605331f775888a81ab3b0a77391">02722</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rst__en_1_1cvmx__dpi__req__err__rst__en__s.html">cvmx_dpi_req_err_rst_en_s</a>      <a class="code" href="unioncvmx__dpi__req__err__rst__en.html#a10308605331f775888a81ab3b0a77391">cn66xx</a>;
<a name="l02723"></a><a class="code" href="unioncvmx__dpi__req__err__rst__en.html#a154fc60a16cafe6751b82edd91567729">02723</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rst__en_1_1cvmx__dpi__req__err__rst__en__s.html">cvmx_dpi_req_err_rst_en_s</a>      <a class="code" href="unioncvmx__dpi__req__err__rst__en.html#a154fc60a16cafe6751b82edd91567729">cn68xx</a>;
<a name="l02724"></a><a class="code" href="unioncvmx__dpi__req__err__rst__en.html#a0248f0000a7db55e652cd822987368a5">02724</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rst__en_1_1cvmx__dpi__req__err__rst__en__s.html">cvmx_dpi_req_err_rst_en_s</a>      <a class="code" href="unioncvmx__dpi__req__err__rst__en.html#a0248f0000a7db55e652cd822987368a5">cn68xxp1</a>;
<a name="l02725"></a><a class="code" href="unioncvmx__dpi__req__err__rst__en.html#a4ee70ad39041a3ef76503d1698c0efc9">02725</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rst__en_1_1cvmx__dpi__req__err__rst__en__s.html">cvmx_dpi_req_err_rst_en_s</a>      <a class="code" href="unioncvmx__dpi__req__err__rst__en.html#a4ee70ad39041a3ef76503d1698c0efc9">cn70xx</a>;
<a name="l02726"></a><a class="code" href="unioncvmx__dpi__req__err__rst__en.html#aca5b0d512df524daebd0a4e8761a6d7e">02726</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rst__en_1_1cvmx__dpi__req__err__rst__en__s.html">cvmx_dpi_req_err_rst_en_s</a>      <a class="code" href="unioncvmx__dpi__req__err__rst__en.html#aca5b0d512df524daebd0a4e8761a6d7e">cn70xxp1</a>;
<a name="l02727"></a><a class="code" href="unioncvmx__dpi__req__err__rst__en.html#ab1064eea98fa90e63b476464d2fa356f">02727</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rst__en_1_1cvmx__dpi__req__err__rst__en__s.html">cvmx_dpi_req_err_rst_en_s</a>      <a class="code" href="unioncvmx__dpi__req__err__rst__en.html#ab1064eea98fa90e63b476464d2fa356f">cn73xx</a>;
<a name="l02728"></a><a class="code" href="unioncvmx__dpi__req__err__rst__en.html#a6285f4579de52301c5053a4a142f7c37">02728</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rst__en_1_1cvmx__dpi__req__err__rst__en__s.html">cvmx_dpi_req_err_rst_en_s</a>      <a class="code" href="unioncvmx__dpi__req__err__rst__en.html#a6285f4579de52301c5053a4a142f7c37">cn78xx</a>;
<a name="l02729"></a><a class="code" href="unioncvmx__dpi__req__err__rst__en.html#a3019ff4204967b4913be0653b28bc41b">02729</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rst__en_1_1cvmx__dpi__req__err__rst__en__s.html">cvmx_dpi_req_err_rst_en_s</a>      <a class="code" href="unioncvmx__dpi__req__err__rst__en.html#a3019ff4204967b4913be0653b28bc41b">cn78xxp1</a>;
<a name="l02730"></a><a class="code" href="unioncvmx__dpi__req__err__rst__en.html#a0def296308e43243e9dd28c3cc3c4b78">02730</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rst__en_1_1cvmx__dpi__req__err__rst__en__s.html">cvmx_dpi_req_err_rst_en_s</a>      <a class="code" href="unioncvmx__dpi__req__err__rst__en.html#a0def296308e43243e9dd28c3cc3c4b78">cnf71xx</a>;
<a name="l02731"></a><a class="code" href="unioncvmx__dpi__req__err__rst__en.html#a072892a365d512262e4a3ec053a5ac25">02731</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__rst__en_1_1cvmx__dpi__req__err__rst__en__s.html">cvmx_dpi_req_err_rst_en_s</a>      <a class="code" href="unioncvmx__dpi__req__err__rst__en.html#a072892a365d512262e4a3ec053a5ac25">cnf75xx</a>;
<a name="l02732"></a>02732 };
<a name="l02733"></a><a class="code" href="cvmx-dpi-defs_8h.html#a982f19ebd44eb1bf716f4c6fe7961e55">02733</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__req__err__rst__en.html" title="cvmx_dpi_req_err_rst_en">cvmx_dpi_req_err_rst_en</a> <a class="code" href="unioncvmx__dpi__req__err__rst__en.html" title="cvmx_dpi_req_err_rst_en">cvmx_dpi_req_err_rst_en_t</a>;
<a name="l02734"></a>02734 <span class="comment"></span>
<a name="l02735"></a>02735 <span class="comment">/**</span>
<a name="l02736"></a>02736 <span class="comment"> * cvmx_dpi_req_err_skip_comp</span>
<a name="l02737"></a>02737 <span class="comment"> */</span>
<a name="l02738"></a><a class="code" href="unioncvmx__dpi__req__err__skip__comp.html">02738</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__req__err__skip__comp.html" title="cvmx_dpi_req_err_skip_comp">cvmx_dpi_req_err_skip_comp</a> {
<a name="l02739"></a><a class="code" href="unioncvmx__dpi__req__err__skip__comp.html#a088e7e11f163d11ccd3635218a59b202">02739</a>     uint64_t <a class="code" href="unioncvmx__dpi__req__err__skip__comp.html#a088e7e11f163d11ccd3635218a59b202">u64</a>;
<a name="l02740"></a><a class="code" href="structcvmx__dpi__req__err__skip__comp_1_1cvmx__dpi__req__err__skip__comp__s.html">02740</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__skip__comp_1_1cvmx__dpi__req__err__skip__comp__s.html">cvmx_dpi_req_err_skip_comp_s</a> {
<a name="l02741"></a>02741 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02742"></a>02742 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__req__err__skip__comp_1_1cvmx__dpi__req__err__skip__comp__s.html#ad1adcc7691d320052b8abd32848535e9">reserved_24_63</a>               : 40;
<a name="l02743"></a>02743     uint64_t <a class="code" href="structcvmx__dpi__req__err__skip__comp_1_1cvmx__dpi__req__err__skip__comp__s.html#a66c53bdd25c56f1baab4e18f40769811">en_rst</a>                       : 8;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02744"></a>02744     uint64_t <a class="code" href="structcvmx__dpi__req__err__skip__comp_1_1cvmx__dpi__req__err__skip__comp__s.html#a7acc2ac1ace7cb28ebb7caef3e247274">reserved_8_15</a>                : 8;
<a name="l02745"></a>02745     uint64_t <a class="code" href="structcvmx__dpi__req__err__skip__comp_1_1cvmx__dpi__req__err__skip__comp__s.html#a581ab35f9b1990ab60afd2e9992109e1">en_rsp</a>                       : 8;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02746"></a>02746 <span class="preprocessor">#else</span>
<a name="l02747"></a><a class="code" href="structcvmx__dpi__req__err__skip__comp_1_1cvmx__dpi__req__err__skip__comp__s.html#a581ab35f9b1990ab60afd2e9992109e1">02747</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__req__err__skip__comp_1_1cvmx__dpi__req__err__skip__comp__s.html#a581ab35f9b1990ab60afd2e9992109e1">en_rsp</a>                       : 8;
<a name="l02748"></a><a class="code" href="structcvmx__dpi__req__err__skip__comp_1_1cvmx__dpi__req__err__skip__comp__s.html#a7acc2ac1ace7cb28ebb7caef3e247274">02748</a>     uint64_t <a class="code" href="structcvmx__dpi__req__err__skip__comp_1_1cvmx__dpi__req__err__skip__comp__s.html#a7acc2ac1ace7cb28ebb7caef3e247274">reserved_8_15</a>                : 8;
<a name="l02749"></a><a class="code" href="structcvmx__dpi__req__err__skip__comp_1_1cvmx__dpi__req__err__skip__comp__s.html#a66c53bdd25c56f1baab4e18f40769811">02749</a>     uint64_t <a class="code" href="structcvmx__dpi__req__err__skip__comp_1_1cvmx__dpi__req__err__skip__comp__s.html#a66c53bdd25c56f1baab4e18f40769811">en_rst</a>                       : 8;
<a name="l02750"></a><a class="code" href="structcvmx__dpi__req__err__skip__comp_1_1cvmx__dpi__req__err__skip__comp__s.html#ad1adcc7691d320052b8abd32848535e9">02750</a>     uint64_t <a class="code" href="structcvmx__dpi__req__err__skip__comp_1_1cvmx__dpi__req__err__skip__comp__s.html#ad1adcc7691d320052b8abd32848535e9">reserved_24_63</a>               : 40;
<a name="l02751"></a>02751 <span class="preprocessor">#endif</span>
<a name="l02752"></a>02752 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__req__err__skip__comp.html#a3c88af37769e4c06355033301a6de304">s</a>;
<a name="l02753"></a><a class="code" href="unioncvmx__dpi__req__err__skip__comp.html#a14af81c774aedc37972b3a3063742436">02753</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__skip__comp_1_1cvmx__dpi__req__err__skip__comp__s.html">cvmx_dpi_req_err_skip_comp_s</a>   <a class="code" href="unioncvmx__dpi__req__err__skip__comp.html#a14af81c774aedc37972b3a3063742436">cn61xx</a>;
<a name="l02754"></a><a class="code" href="unioncvmx__dpi__req__err__skip__comp.html#a96c1b9aec3ce3937942a0313551e23df">02754</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__skip__comp_1_1cvmx__dpi__req__err__skip__comp__s.html">cvmx_dpi_req_err_skip_comp_s</a>   <a class="code" href="unioncvmx__dpi__req__err__skip__comp.html#a96c1b9aec3ce3937942a0313551e23df">cn66xx</a>;
<a name="l02755"></a><a class="code" href="unioncvmx__dpi__req__err__skip__comp.html#a508ea8c36028e755ddf3c496076e5051">02755</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__skip__comp_1_1cvmx__dpi__req__err__skip__comp__s.html">cvmx_dpi_req_err_skip_comp_s</a>   <a class="code" href="unioncvmx__dpi__req__err__skip__comp.html#a508ea8c36028e755ddf3c496076e5051">cn68xx</a>;
<a name="l02756"></a><a class="code" href="unioncvmx__dpi__req__err__skip__comp.html#ab1bab92c4d49c42f55b42a75a5e5abbd">02756</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__skip__comp_1_1cvmx__dpi__req__err__skip__comp__s.html">cvmx_dpi_req_err_skip_comp_s</a>   <a class="code" href="unioncvmx__dpi__req__err__skip__comp.html#ab1bab92c4d49c42f55b42a75a5e5abbd">cn68xxp1</a>;
<a name="l02757"></a><a class="code" href="unioncvmx__dpi__req__err__skip__comp.html#ae12186d4264ef58e290c84b9a73d320e">02757</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__skip__comp_1_1cvmx__dpi__req__err__skip__comp__s.html">cvmx_dpi_req_err_skip_comp_s</a>   <a class="code" href="unioncvmx__dpi__req__err__skip__comp.html#ae12186d4264ef58e290c84b9a73d320e">cn70xx</a>;
<a name="l02758"></a><a class="code" href="unioncvmx__dpi__req__err__skip__comp.html#ac7ad343aa2ffed23e77632363d29d59a">02758</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__skip__comp_1_1cvmx__dpi__req__err__skip__comp__s.html">cvmx_dpi_req_err_skip_comp_s</a>   <a class="code" href="unioncvmx__dpi__req__err__skip__comp.html#ac7ad343aa2ffed23e77632363d29d59a">cn70xxp1</a>;
<a name="l02759"></a><a class="code" href="unioncvmx__dpi__req__err__skip__comp.html#ae00db6bc7d71e49a26918343e6981838">02759</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__skip__comp_1_1cvmx__dpi__req__err__skip__comp__s.html">cvmx_dpi_req_err_skip_comp_s</a>   <a class="code" href="unioncvmx__dpi__req__err__skip__comp.html#ae00db6bc7d71e49a26918343e6981838">cn73xx</a>;
<a name="l02760"></a><a class="code" href="unioncvmx__dpi__req__err__skip__comp.html#a3b00f5058e2f5987f703f37d7e736025">02760</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__skip__comp_1_1cvmx__dpi__req__err__skip__comp__s.html">cvmx_dpi_req_err_skip_comp_s</a>   <a class="code" href="unioncvmx__dpi__req__err__skip__comp.html#a3b00f5058e2f5987f703f37d7e736025">cn78xx</a>;
<a name="l02761"></a><a class="code" href="unioncvmx__dpi__req__err__skip__comp.html#a21ad2692ffd9fc668485c03ce33e1387">02761</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__skip__comp_1_1cvmx__dpi__req__err__skip__comp__s.html">cvmx_dpi_req_err_skip_comp_s</a>   <a class="code" href="unioncvmx__dpi__req__err__skip__comp.html#a21ad2692ffd9fc668485c03ce33e1387">cn78xxp1</a>;
<a name="l02762"></a><a class="code" href="unioncvmx__dpi__req__err__skip__comp.html#a2968ecafc542bdccb10cd996888b4ac7">02762</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__skip__comp_1_1cvmx__dpi__req__err__skip__comp__s.html">cvmx_dpi_req_err_skip_comp_s</a>   <a class="code" href="unioncvmx__dpi__req__err__skip__comp.html#a2968ecafc542bdccb10cd996888b4ac7">cnf71xx</a>;
<a name="l02763"></a><a class="code" href="unioncvmx__dpi__req__err__skip__comp.html#a0ab1e81cf704fbedd06000f5d7091d43">02763</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__err__skip__comp_1_1cvmx__dpi__req__err__skip__comp__s.html">cvmx_dpi_req_err_skip_comp_s</a>   <a class="code" href="unioncvmx__dpi__req__err__skip__comp.html#a0ab1e81cf704fbedd06000f5d7091d43">cnf75xx</a>;
<a name="l02764"></a>02764 };
<a name="l02765"></a><a class="code" href="cvmx-dpi-defs_8h.html#a65ee84c2d2f57bc33d74652445461632">02765</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__req__err__skip__comp.html" title="cvmx_dpi_req_err_skip_comp">cvmx_dpi_req_err_skip_comp</a> <a class="code" href="unioncvmx__dpi__req__err__skip__comp.html" title="cvmx_dpi_req_err_skip_comp">cvmx_dpi_req_err_skip_comp_t</a>;
<a name="l02766"></a>02766 <span class="comment"></span>
<a name="l02767"></a>02767 <span class="comment">/**</span>
<a name="l02768"></a>02768 <span class="comment"> * cvmx_dpi_req_gbl_en</span>
<a name="l02769"></a>02769 <span class="comment"> */</span>
<a name="l02770"></a><a class="code" href="unioncvmx__dpi__req__gbl__en.html">02770</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__req__gbl__en.html" title="cvmx_dpi_req_gbl_en">cvmx_dpi_req_gbl_en</a> {
<a name="l02771"></a><a class="code" href="unioncvmx__dpi__req__gbl__en.html#aec7591ac9892d8b995828ab45cc4b6a7">02771</a>     uint64_t <a class="code" href="unioncvmx__dpi__req__gbl__en.html#aec7591ac9892d8b995828ab45cc4b6a7">u64</a>;
<a name="l02772"></a><a class="code" href="structcvmx__dpi__req__gbl__en_1_1cvmx__dpi__req__gbl__en__s.html">02772</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__gbl__en_1_1cvmx__dpi__req__gbl__en__s.html">cvmx_dpi_req_gbl_en_s</a> {
<a name="l02773"></a>02773 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02774"></a>02774 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__req__gbl__en_1_1cvmx__dpi__req__gbl__en__s.html#ac777e267f0f8063b0db62815a2dc1d43">reserved_8_63</a>                : 56;
<a name="l02775"></a>02775     uint64_t <a class="code" href="structcvmx__dpi__req__gbl__en_1_1cvmx__dpi__req__gbl__en__s.html#a63802df6f340f23d27dbc6213236afdf">qen</a>                          : 8;  <span class="comment">/**&lt; Indicates which instruction queues are enabled, and can dispatch instructions to a</span>
<a name="l02776"></a>02776 <span class="comment">                                                         requesting engine. */</span>
<a name="l02777"></a>02777 <span class="preprocessor">#else</span>
<a name="l02778"></a><a class="code" href="structcvmx__dpi__req__gbl__en_1_1cvmx__dpi__req__gbl__en__s.html#a63802df6f340f23d27dbc6213236afdf">02778</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__req__gbl__en_1_1cvmx__dpi__req__gbl__en__s.html#a63802df6f340f23d27dbc6213236afdf">qen</a>                          : 8;
<a name="l02779"></a><a class="code" href="structcvmx__dpi__req__gbl__en_1_1cvmx__dpi__req__gbl__en__s.html#ac777e267f0f8063b0db62815a2dc1d43">02779</a>     uint64_t <a class="code" href="structcvmx__dpi__req__gbl__en_1_1cvmx__dpi__req__gbl__en__s.html#ac777e267f0f8063b0db62815a2dc1d43">reserved_8_63</a>                : 56;
<a name="l02780"></a>02780 <span class="preprocessor">#endif</span>
<a name="l02781"></a>02781 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__req__gbl__en.html#ae4c19f178eeb52905150e6c2e294df96">s</a>;
<a name="l02782"></a><a class="code" href="unioncvmx__dpi__req__gbl__en.html#a74dc45470fcdc7e53a2ff0f93a4a4884">02782</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__gbl__en_1_1cvmx__dpi__req__gbl__en__s.html">cvmx_dpi_req_gbl_en_s</a>          <a class="code" href="unioncvmx__dpi__req__gbl__en.html#a74dc45470fcdc7e53a2ff0f93a4a4884">cn61xx</a>;
<a name="l02783"></a><a class="code" href="unioncvmx__dpi__req__gbl__en.html#a12430e6316dcb3cf9c7a22294590304c">02783</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__gbl__en_1_1cvmx__dpi__req__gbl__en__s.html">cvmx_dpi_req_gbl_en_s</a>          <a class="code" href="unioncvmx__dpi__req__gbl__en.html#a12430e6316dcb3cf9c7a22294590304c">cn63xx</a>;
<a name="l02784"></a><a class="code" href="unioncvmx__dpi__req__gbl__en.html#a1b0c9c1f0094379e1e708b285fb08eb5">02784</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__gbl__en_1_1cvmx__dpi__req__gbl__en__s.html">cvmx_dpi_req_gbl_en_s</a>          <a class="code" href="unioncvmx__dpi__req__gbl__en.html#a1b0c9c1f0094379e1e708b285fb08eb5">cn63xxp1</a>;
<a name="l02785"></a><a class="code" href="unioncvmx__dpi__req__gbl__en.html#a95445b2f0097744b28eacf5edf51bca8">02785</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__gbl__en_1_1cvmx__dpi__req__gbl__en__s.html">cvmx_dpi_req_gbl_en_s</a>          <a class="code" href="unioncvmx__dpi__req__gbl__en.html#a95445b2f0097744b28eacf5edf51bca8">cn66xx</a>;
<a name="l02786"></a><a class="code" href="unioncvmx__dpi__req__gbl__en.html#a224251b93d425d815fcd041510f8a4b6">02786</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__gbl__en_1_1cvmx__dpi__req__gbl__en__s.html">cvmx_dpi_req_gbl_en_s</a>          <a class="code" href="unioncvmx__dpi__req__gbl__en.html#a224251b93d425d815fcd041510f8a4b6">cn68xx</a>;
<a name="l02787"></a><a class="code" href="unioncvmx__dpi__req__gbl__en.html#aee9850bb7e9c8647e6cb7186c896ce22">02787</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__gbl__en_1_1cvmx__dpi__req__gbl__en__s.html">cvmx_dpi_req_gbl_en_s</a>          <a class="code" href="unioncvmx__dpi__req__gbl__en.html#aee9850bb7e9c8647e6cb7186c896ce22">cn68xxp1</a>;
<a name="l02788"></a><a class="code" href="unioncvmx__dpi__req__gbl__en.html#a85fe9882bfb5a32defc0f8038e34016f">02788</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__gbl__en_1_1cvmx__dpi__req__gbl__en__s.html">cvmx_dpi_req_gbl_en_s</a>          <a class="code" href="unioncvmx__dpi__req__gbl__en.html#a85fe9882bfb5a32defc0f8038e34016f">cn70xx</a>;
<a name="l02789"></a><a class="code" href="unioncvmx__dpi__req__gbl__en.html#a57a263208ca325c7dface4a29605e839">02789</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__gbl__en_1_1cvmx__dpi__req__gbl__en__s.html">cvmx_dpi_req_gbl_en_s</a>          <a class="code" href="unioncvmx__dpi__req__gbl__en.html#a57a263208ca325c7dface4a29605e839">cn70xxp1</a>;
<a name="l02790"></a><a class="code" href="unioncvmx__dpi__req__gbl__en.html#a897a500a844c9d3ac0eef195d1bd8ffc">02790</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__gbl__en_1_1cvmx__dpi__req__gbl__en__s.html">cvmx_dpi_req_gbl_en_s</a>          <a class="code" href="unioncvmx__dpi__req__gbl__en.html#a897a500a844c9d3ac0eef195d1bd8ffc">cn73xx</a>;
<a name="l02791"></a><a class="code" href="unioncvmx__dpi__req__gbl__en.html#abd7f6d4e69fd2fa3821be6f2c6120c52">02791</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__gbl__en_1_1cvmx__dpi__req__gbl__en__s.html">cvmx_dpi_req_gbl_en_s</a>          <a class="code" href="unioncvmx__dpi__req__gbl__en.html#abd7f6d4e69fd2fa3821be6f2c6120c52">cn78xx</a>;
<a name="l02792"></a><a class="code" href="unioncvmx__dpi__req__gbl__en.html#acbf5d90685581308d4463e07a237b495">02792</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__gbl__en_1_1cvmx__dpi__req__gbl__en__s.html">cvmx_dpi_req_gbl_en_s</a>          <a class="code" href="unioncvmx__dpi__req__gbl__en.html#acbf5d90685581308d4463e07a237b495">cn78xxp1</a>;
<a name="l02793"></a><a class="code" href="unioncvmx__dpi__req__gbl__en.html#a8024fdf59d49a2ed55f036bf861f7c33">02793</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__gbl__en_1_1cvmx__dpi__req__gbl__en__s.html">cvmx_dpi_req_gbl_en_s</a>          <a class="code" href="unioncvmx__dpi__req__gbl__en.html#a8024fdf59d49a2ed55f036bf861f7c33">cnf71xx</a>;
<a name="l02794"></a><a class="code" href="unioncvmx__dpi__req__gbl__en.html#a722b7e2e0177a3d7276007190d831251">02794</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__req__gbl__en_1_1cvmx__dpi__req__gbl__en__s.html">cvmx_dpi_req_gbl_en_s</a>          <a class="code" href="unioncvmx__dpi__req__gbl__en.html#a722b7e2e0177a3d7276007190d831251">cnf75xx</a>;
<a name="l02795"></a>02795 };
<a name="l02796"></a><a class="code" href="cvmx-dpi-defs_8h.html#a1ca10b0cdcdeb3f16b110e0fda559707">02796</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__req__gbl__en.html" title="cvmx_dpi_req_gbl_en">cvmx_dpi_req_gbl_en</a> <a class="code" href="unioncvmx__dpi__req__gbl__en.html" title="cvmx_dpi_req_gbl_en">cvmx_dpi_req_gbl_en_t</a>;
<a name="l02797"></a>02797 <span class="comment"></span>
<a name="l02798"></a>02798 <span class="comment">/**</span>
<a name="l02799"></a>02799 <span class="comment"> * cvmx_dpi_sli_prt#_cfg</span>
<a name="l02800"></a>02800 <span class="comment"> *</span>
<a name="l02801"></a>02801 <span class="comment"> * This register configures the max read request size, max payload size, and max number of SLI</span>
<a name="l02802"></a>02802 <span class="comment"> * tags in use. Indexed by SLI_PORT_E.</span>
<a name="l02803"></a>02803 <span class="comment"> */</span>
<a name="l02804"></a><a class="code" href="unioncvmx__dpi__sli__prtx__cfg.html">02804</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__sli__prtx__cfg.html" title="cvmx_dpi_sli_prt::_cfg">cvmx_dpi_sli_prtx_cfg</a> {
<a name="l02805"></a><a class="code" href="unioncvmx__dpi__sli__prtx__cfg.html#a1ce3209db4ead1d47ff2f88d6136cf1e">02805</a>     uint64_t <a class="code" href="unioncvmx__dpi__sli__prtx__cfg.html#a1ce3209db4ead1d47ff2f88d6136cf1e">u64</a>;
<a name="l02806"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html">02806</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html">cvmx_dpi_sli_prtx_cfg_s</a> {
<a name="l02807"></a>02807 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02808"></a>02808 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#a5c4f62a58169013b45c7ceb13ecf93ba">reserved_29_63</a>               : 35;
<a name="l02809"></a>02809     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#a0cefc14b8ab0fe67952ca77e2c1c0a05">ncbsel</a>                       : 1;  <span class="comment">/**&lt; The default IOI/NCB that DPI uses for DPI_HDR_XTYPE_E::OUTBOUND L2/DRAM data</span>
<a name="l02810"></a>02810 <span class="comment">                                                         reads and DPI_HDR_XTYPE_E::INBOUND L2/DRAM writes. DPI_DMA_INSTR_HDR_S[LPORT]</span>
<a name="l02811"></a>02811 <span class="comment">                                                         selects which DPI_SLI_PRT()_CFG[NCBSEL] is used for a DPI DMA instruction.</span>
<a name="l02812"></a>02812 <span class="comment">                                                         In the normal case (DPI_NCB_CTL[NCBSEL_PRT_XOR_DIS] clear),</span>
<a name="l02813"></a>02813 <span class="comment">                                                         _   [NCBSEL] XOR DPI_DMA_INSTR_HDR_S[FPORT&lt;0&gt;]</span>
<a name="l02814"></a>02814 <span class="comment">                                                         determines the IOI/NCB that DPI uses.</span>
<a name="l02815"></a>02815 <span class="comment">                                                         0 = DPI uses IOBI2/IOBO2 (aka NCBI2/NCBO2) for DPI_HDR_XTYPE_E::OUTBOUND and</span>
<a name="l02816"></a>02816 <span class="comment">                                                             DPI_HDR_XTYPE_E::INBOUND DPI DMA instructions.</span>
<a name="l02817"></a>02817 <span class="comment">                                                         1 = DPI uses IOBI3/IOBO3 (aka NCBI3/NCBO3) for DPI_HDR_XTYPE_E::OUTBOUND and</span>
<a name="l02818"></a>02818 <span class="comment">                                                             DPI_HDR_XTYPE_E::INBOUND DPI DMA instructions.</span>
<a name="l02819"></a>02819 <span class="comment">                                                         If DPI_NCB_CTL[NCBSEL_PRT_XOR_DIS] is set, [NCBSEL] solely determines the IOI/NCB.</span>
<a name="l02820"></a>02820 <span class="comment">                                                         Note that DPI uses DPI_NCB_CTL[NCBSEL_REQ] for reading DPI_DMA_INSTR_HDR_S&apos;s</span>
<a name="l02821"></a>02821 <span class="comment">                                                         and first/last pointers, not [NCBSEL]. DPI_NCB_CTL[NCBSEL_SRC,NCBSEL_DST]</span>
<a name="l02822"></a>02822 <span class="comment">                                                         are the equivalent of [NCBSEL] for DPI_HDR_XTYPE_E::INTERNAL_ONLY DPI DMA</span>
<a name="l02823"></a>02823 <span class="comment">                                                         instructions.</span>
<a name="l02824"></a>02824 <span class="comment">                                                         A typical configuration might be:</span>
<a name="l02825"></a>02825 <span class="comment">                                                         _ DPI_SLI_PRT(0)_CFG[NCBSEL]=1.</span>
<a name="l02826"></a>02826 <span class="comment">                                                         _ DPI_SLI_PRT(1)_CFG[NCBSEL]=1.</span>
<a name="l02827"></a>02827 <span class="comment">                                                         _ DPI_SLI_PRT(2)_CFG[NCBSEL]=0.</span>
<a name="l02828"></a>02828 <span class="comment">                                                         _ DPI_SLI_PRT(3)_CFG[NCBSEL]=0. */</span>
<a name="l02829"></a>02829     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#a9eb22bdfc6059ec67a3d9739be21b0cf">reserved_25_27</a>               : 3;
<a name="l02830"></a>02830     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#a8a99e86874577b9bef26dcf5043a2bac">halt</a>                         : 1;  <span class="comment">/**&lt; When set, HALT indicates that the MAC has detected a reset condition. No further</span>
<a name="l02831"></a>02831 <span class="comment">                                                         instructions that reference the MAC from any instruction queue will be issued until the</span>
<a name="l02832"></a>02832 <span class="comment">                                                         MAC comes out of reset and HALT is cleared in SLI_CTL_PORT()[DIS_PORT]. */</span>
<a name="l02833"></a>02833     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#a23efaa2db8dec01e7b32b4f7818abb8f">qlm_cfg</a>                      : 4;  <span class="comment">/**&lt; Read only copy of the QLM CFG.</span>
<a name="l02834"></a>02834 <span class="comment">                                                         0 = MAC is PCIe.</span>
<a name="l02835"></a>02835 <span class="comment">                                                         1 = MAC is SRIO.</span>
<a name="l02836"></a>02836 <span class="comment">                                                         QLM_CFG does not indicate if a port is disabled.  GSER()_CFG can be used for</span>
<a name="l02837"></a>02837 <span class="comment">                                                         more complete QLM configuration information. */</span>
<a name="l02838"></a>02838     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#a543c62757d55b9498e6a7e9957656572">reserved_17_19</a>               : 3;
<a name="l02839"></a>02839     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#ad2ab2c2c29c50c3382fc45dce91d5193">rd_mode</a>                      : 1;  <span class="comment">/**&lt; Read mode.</span>
<a name="l02840"></a>02840 <span class="comment">                                                         0 = Exact read mode. The hardware reads on a four-byte granularity. In this mode, the</span>
<a name="l02841"></a>02841 <span class="comment">                                                         hardware may break a given read into 3 operations to satisfy DPI rules.</span>
<a name="l02842"></a>02842 <span class="comment">                                                         1 = Block mode. The hardware reads more data than requested in order to minimize the</span>
<a name="l02843"></a>02843 <span class="comment">                                                         number of operations necessary to complete the operation. The memory region must be memory</span>
<a name="l02844"></a>02844 <span class="comment">                                                         like. */</span>
<a name="l02845"></a>02845     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#ab9012b7fb650bac5561d1ba79d9a17c3">reserved_15_15</a>               : 1;
<a name="l02846"></a>02846     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#a2aa8438e1fc1bdbab8a64d89119c3701">molr</a>                         : 7;  <span class="comment">/**&lt; Maximum outstanding load requests. Limits the number of outstanding load requests on the</span>
<a name="l02847"></a>02847 <span class="comment">                                                         port by restricting the number of tags used by the SLI to track load responses. This value</span>
<a name="l02848"></a>02848 <span class="comment">                                                         can range from 1 to 64 (maximum of 32 if port not configured for 8 lanes). Setting MOLR</span>
<a name="l02849"></a>02849 <span class="comment">                                                         to a value of 0 halts all read traffic to the port. There are no restrictions on when this</span>
<a name="l02850"></a>02850 <span class="comment">                                                         value can be changed. */</span>
<a name="l02851"></a>02851     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#a44337a3f97e546edf75724ef0cd05abf">mps_lim</a>                      : 1;  <span class="comment">/**&lt; MAC memory space write requests cannot cross the (naturally-aligned) MPS boundary.</span>
<a name="l02852"></a>02852 <span class="comment">                                                         When clear, DPI is allowed to issue a MAC memory- space read that crosses the naturally-</span>
<a name="l02853"></a>02853 <span class="comment">                                                         aligned boundary of size defined by MPS. (DPI will still only cross the boundary when it</span>
<a name="l02854"></a>02854 <span class="comment">                                                         would eliminate a write by doing so.)</span>
<a name="l02855"></a>02855 <span class="comment">                                                         When set, DPI will never issue a MAC memory space write that crosses the naturally-aligned</span>
<a name="l02856"></a>02856 <span class="comment">                                                         boundary of size defined by MPS.</span>
<a name="l02857"></a>02857 <span class="comment">                                                         MPS_LIM must be set when DPI is operating in SRIO mode (QLM_CFG=SRIO). */</span>
<a name="l02858"></a>02858     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#a587296820b7060ebb0dae3bdffe94287">reserved_5_6</a>                 : 2;
<a name="l02859"></a>02859     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#a58ceb06fe2dbed2a9b7734bc16608c05">mps</a>                          : 1;  <span class="comment">/**&lt; Maximum payload size.</span>
<a name="l02860"></a>02860 <span class="comment">                                                         0 = 128B.</span>
<a name="l02861"></a>02861 <span class="comment">                                                         1 = 256B.</span>
<a name="l02862"></a>02862 <span class="comment">                                                         The MPS size must not exceed the size selected by PCIE*_CFG030[MPS] when DPI is</span>
<a name="l02863"></a>02863 <span class="comment">                                                         operating in PCIe mode (QLM_CFG=PCIe).</span>
<a name="l02864"></a>02864 <span class="comment">                                                         The MPS size must not exceed 256B when DPI is operating in SRIO mode</span>
<a name="l02865"></a>02865 <span class="comment">                                                         (QLM_CFG=SRIO). */</span>
<a name="l02866"></a>02866     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#a3a2c36b35b32e529f2e5274e9d46fa7d">mrrs_lim</a>                     : 1;  <span class="comment">/**&lt; MAC memory space read requests cannot cross the (naturally-aligned) MRRS boundary.</span>
<a name="l02867"></a>02867 <span class="comment">                                                         When clear, DPI is allowed to issue a MAC memory-space read that crosses the naturally-</span>
<a name="l02868"></a>02868 <span class="comment">                                                         aligned boundary of size defined by MRRS. (DPI will still only cross the boundary when it</span>
<a name="l02869"></a>02869 <span class="comment">                                                         would eliminate a read by doing so.)</span>
<a name="l02870"></a>02870 <span class="comment">                                                         When set, DPI will never issue a MAC memory space read that crosses the naturally-aligned</span>
<a name="l02871"></a>02871 <span class="comment">                                                         boundary of size defined by MRRS.</span>
<a name="l02872"></a>02872 <span class="comment">                                                         MRRS_LIM must be set when DPI is operating in SRIO mode (QLM_CFG=SRIO). */</span>
<a name="l02873"></a>02873     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#acc75b292308ac60266588c9a5ef67d5b">reserved_2_2</a>                 : 1;
<a name="l02874"></a>02874     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#aac307e8b21a11aa1fbf192c7336a80b1">mrrs</a>                         : 2;  <span class="comment">/**&lt; Maximum read-request size.</span>
<a name="l02875"></a>02875 <span class="comment">                                                         0x0 = 128B.</span>
<a name="l02876"></a>02876 <span class="comment">                                                         0x1 = 256B.</span>
<a name="l02877"></a>02877 <span class="comment">                                                         0x2 = 512B.</span>
<a name="l02878"></a>02878 <span class="comment">                                                         0x3 = 1024B.</span>
<a name="l02879"></a>02879 <span class="comment">                                                         The MRRS size must not exceed the size selected by PCIE*_CFG030[MRRS] when DPI</span>
<a name="l02880"></a>02880 <span class="comment">                                                         is operating in PCIe mode (QLM_CFG=PCIe).</span>
<a name="l02881"></a>02881 <span class="comment">                                                         The MRRS size must not exceed 256B when DPI is operating in SRIO mode</span>
<a name="l02882"></a>02882 <span class="comment">                                                         (QLM_CFG=SRIO). */</span>
<a name="l02883"></a>02883 <span class="preprocessor">#else</span>
<a name="l02884"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#aac307e8b21a11aa1fbf192c7336a80b1">02884</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#aac307e8b21a11aa1fbf192c7336a80b1">mrrs</a>                         : 2;
<a name="l02885"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#acc75b292308ac60266588c9a5ef67d5b">02885</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#acc75b292308ac60266588c9a5ef67d5b">reserved_2_2</a>                 : 1;
<a name="l02886"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#a3a2c36b35b32e529f2e5274e9d46fa7d">02886</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#a3a2c36b35b32e529f2e5274e9d46fa7d">mrrs_lim</a>                     : 1;
<a name="l02887"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#a58ceb06fe2dbed2a9b7734bc16608c05">02887</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#a58ceb06fe2dbed2a9b7734bc16608c05">mps</a>                          : 1;
<a name="l02888"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#a587296820b7060ebb0dae3bdffe94287">02888</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#a587296820b7060ebb0dae3bdffe94287">reserved_5_6</a>                 : 2;
<a name="l02889"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#a44337a3f97e546edf75724ef0cd05abf">02889</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#a44337a3f97e546edf75724ef0cd05abf">mps_lim</a>                      : 1;
<a name="l02890"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#a2aa8438e1fc1bdbab8a64d89119c3701">02890</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#a2aa8438e1fc1bdbab8a64d89119c3701">molr</a>                         : 7;
<a name="l02891"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#ab9012b7fb650bac5561d1ba79d9a17c3">02891</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#ab9012b7fb650bac5561d1ba79d9a17c3">reserved_15_15</a>               : 1;
<a name="l02892"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#ad2ab2c2c29c50c3382fc45dce91d5193">02892</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#ad2ab2c2c29c50c3382fc45dce91d5193">rd_mode</a>                      : 1;
<a name="l02893"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#a543c62757d55b9498e6a7e9957656572">02893</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#a543c62757d55b9498e6a7e9957656572">reserved_17_19</a>               : 3;
<a name="l02894"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#a23efaa2db8dec01e7b32b4f7818abb8f">02894</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#a23efaa2db8dec01e7b32b4f7818abb8f">qlm_cfg</a>                      : 4;
<a name="l02895"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#a8a99e86874577b9bef26dcf5043a2bac">02895</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#a8a99e86874577b9bef26dcf5043a2bac">halt</a>                         : 1;
<a name="l02896"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#a9eb22bdfc6059ec67a3d9739be21b0cf">02896</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#a9eb22bdfc6059ec67a3d9739be21b0cf">reserved_25_27</a>               : 3;
<a name="l02897"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#a0cefc14b8ab0fe67952ca77e2c1c0a05">02897</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#a0cefc14b8ab0fe67952ca77e2c1c0a05">ncbsel</a>                       : 1;
<a name="l02898"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#a5c4f62a58169013b45c7ceb13ecf93ba">02898</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__s.html#a5c4f62a58169013b45c7ceb13ecf93ba">reserved_29_63</a>               : 35;
<a name="l02899"></a>02899 <span class="preprocessor">#endif</span>
<a name="l02900"></a>02900 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__sli__prtx__cfg.html#a42103212c9b53035aead6ae0f03431ed">s</a>;
<a name="l02901"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html">02901</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html">cvmx_dpi_sli_prtx_cfg_cn61xx</a> {
<a name="l02902"></a>02902 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02903"></a>02903 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#accfb9b7552fcf2cbdf2a98eeb7fa1e77">reserved_25_63</a>               : 39;
<a name="l02904"></a>02904     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#a57b6eb03a373b23e69ddf5fae89c560e">halt</a>                         : 1;  <span class="comment">/**&lt; When set, HALT indicates that the MAC has detected</span>
<a name="l02905"></a>02905 <span class="comment">                                                         a reset condition. No further instructions that</span>
<a name="l02906"></a>02906 <span class="comment">                                                         reference the MAC from any instruction Q will be</span>
<a name="l02907"></a>02907 <span class="comment">                                                         issued until the MAC comes out of reset and HALT</span>
<a name="l02908"></a>02908 <span class="comment">                                                         is cleared in SLI_CTL_PORTx[DIS_PORT]. */</span>
<a name="l02909"></a>02909     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#a5496aa41930a638d84a30f70222c9309">qlm_cfg</a>                      : 4;  <span class="comment">/**&lt; QLM_CFG is a function of MIO_QLMx_CFG[QLM_CFG]</span>
<a name="l02910"></a>02910 <span class="comment">                                                         QLM_CFG may contain values that are not normally</span>
<a name="l02911"></a>02911 <span class="comment">                                                         used for DMA and/or packet operations.</span>
<a name="l02912"></a>02912 <span class="comment">                                                         QLM_CFG does not indicate if a port is disabled.</span>
<a name="l02913"></a>02913 <span class="comment">                                                         MIO_QLMx_CFG can be used for more complete QLM</span>
<a name="l02914"></a>02914 <span class="comment">                                                         configuration information.</span>
<a name="l02915"></a>02915 <span class="comment">                                                         0000 = MAC is PCIe 1x4 (QLM) or 1x2 (DLM)</span>
<a name="l02916"></a>02916 <span class="comment">                                                         0001 = MAC is PCIe 2x1 (DLM only)</span>
<a name="l02917"></a>02917 <span class="comment">                                                         0010 = MAC is SGMII</span>
<a name="l02918"></a>02918 <span class="comment">                                                         0011 = MAC is XAUI</span>
<a name="l02919"></a>02919 <span class="comment">                                                         all other encodings are RESERVED */</span>
<a name="l02920"></a>02920     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#a88eeadf2fff2479f265dce672645ca34">reserved_17_19</a>               : 3;
<a name="l02921"></a>02921     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#a6d23e8af668ec0ebcec0354254c8f4b8">rd_mode</a>                      : 1;  <span class="comment">/**&lt; Read Mode</span>
<a name="l02922"></a>02922 <span class="comment">                                                         0=Exact Read Mode</span>
<a name="l02923"></a>02923 <span class="comment">                                                           If the port is a PCIe port, the HW reads on a</span>
<a name="l02924"></a>02924 <span class="comment">                                                           4B granularity.  In this mode, the HW may break</span>
<a name="l02925"></a>02925 <span class="comment">                                                           a given read into 3 operations to satisify</span>
<a name="l02926"></a>02926 <span class="comment">                                                           PCIe rules.</span>
<a name="l02927"></a>02927 <span class="comment">                                                           If the port is a SRIO port, the HW follows the</span>
<a name="l02928"></a>02928 <span class="comment">                                                           SRIO read rules from the SRIO specification and</span>
<a name="l02929"></a>02929 <span class="comment">                                                            only issues 32*n, 16, and 8 byte  operations</span>
<a name="l02930"></a>02930 <span class="comment">                                                            on the SRIO bus.</span>
<a name="l02931"></a>02931 <span class="comment">                                                         1=Block Mode</span>
<a name="l02932"></a>02932 <span class="comment">                                                           The HW will read more data than requested in</span>
<a name="l02933"></a>02933 <span class="comment">                                                           order to minimize the number of operations</span>
<a name="l02934"></a>02934 <span class="comment">                                                           necessary to complete the operation.</span>
<a name="l02935"></a>02935 <span class="comment">                                                           The memory region must be memory like. */</span>
<a name="l02936"></a>02936     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#a1326c0366a95eddd2cca8dc7e57253fe">reserved_14_15</a>               : 2;
<a name="l02937"></a>02937     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#a18e429fc4acd68741e1873c805c6a9bf">molr</a>                         : 6;  <span class="comment">/**&lt; Max Outstanding Load Requests</span>
<a name="l02938"></a>02938 <span class="comment">                                                         Limits the number of oustanding load requests on</span>
<a name="l02939"></a>02939 <span class="comment">                                                         the port by restricting the number of tags</span>
<a name="l02940"></a>02940 <span class="comment">                                                         used by the SLI to track load responses.  This</span>
<a name="l02941"></a>02941 <span class="comment">                                                         value can range from 1 to 32 depending on the MAC</span>
<a name="l02942"></a>02942 <span class="comment">                                                         type and number of lanes.</span>
<a name="l02943"></a>02943 <span class="comment">                                                         MAC == PCIe:           Max is 32</span>
<a name="l02944"></a>02944 <span class="comment">                                                         MAC == sRio / 4 lanes: Max is 32</span>
<a name="l02945"></a>02945 <span class="comment">                                                         MAC == sRio / 2 lanes: Max is 16</span>
<a name="l02946"></a>02946 <span class="comment">                                                         MAC == sRio / 1 lane:  Max is  8</span>
<a name="l02947"></a>02947 <span class="comment">                                                         Reset value is computed based on the MAC config.</span>
<a name="l02948"></a>02948 <span class="comment">                                                         Setting MOLR to a value of 0 will halt all read</span>
<a name="l02949"></a>02949 <span class="comment">                                                         traffic to the port.  There are no restrictions</span>
<a name="l02950"></a>02950 <span class="comment">                                                         on when this value can be changed. */</span>
<a name="l02951"></a>02951     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#a76739271d93c06574ea1fe35e66d36e6">mps_lim</a>                      : 1;  <span class="comment">/**&lt; MAC memory space write requests cannot cross the</span>
<a name="l02952"></a>02952 <span class="comment">                                                         (naturally-aligned) MPS boundary.</span>
<a name="l02953"></a>02953 <span class="comment">                                                         When clear, DPI is allowed to issue a MAC memory</span>
<a name="l02954"></a>02954 <span class="comment">                                                         space read that crosses the naturally-aligned</span>
<a name="l02955"></a>02955 <span class="comment">                                                         boundary of size defined by MPS. (DPI will still</span>
<a name="l02956"></a>02956 <span class="comment">                                                         only cross the boundary when it would eliminate a</span>
<a name="l02957"></a>02957 <span class="comment">                                                         write by doing so.)</span>
<a name="l02958"></a>02958 <span class="comment">                                                         When set, DPI will never issue a MAC memory space</span>
<a name="l02959"></a>02959 <span class="comment">                                                         write that crosses the naturally-aligned boundary</span>
<a name="l02960"></a>02960 <span class="comment">                                                         of size defined by MPS. */</span>
<a name="l02961"></a>02961     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#a34fc8cb2593d6b593a1740f81ddc611b">reserved_5_6</a>                 : 2;
<a name="l02962"></a>02962     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#acde26a022efc66dbdc73290dd8d9aa66">mps</a>                          : 1;  <span class="comment">/**&lt; Max Payload Size</span>
<a name="l02963"></a>02963 <span class="comment">                                                                 0 = 128B</span>
<a name="l02964"></a>02964 <span class="comment">                                                                 1 = 256B</span>
<a name="l02965"></a>02965 <span class="comment">                                                         For PCIe MACs, this MPS size must not exceed</span>
<a name="l02966"></a>02966 <span class="comment">                                                               the size selected by PCIE*_CFG030[MPS].</span>
<a name="l02967"></a>02967 <span class="comment">                                                         For sRIO MACs, all MPS values are allowed. */</span>
<a name="l02968"></a>02968     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#a1e231c42be64c371972729f6912a6fa1">mrrs_lim</a>                     : 1;  <span class="comment">/**&lt; MAC memory space read requests cannot cross the</span>
<a name="l02969"></a>02969 <span class="comment">                                                         (naturally-aligned) MRRS boundary.</span>
<a name="l02970"></a>02970 <span class="comment">                                                         When clear, DPI is allowed to issue a MAC memory</span>
<a name="l02971"></a>02971 <span class="comment">                                                         space read that crosses the naturally-aligned</span>
<a name="l02972"></a>02972 <span class="comment">                                                         boundary of size defined by MRRS. (DPI will still</span>
<a name="l02973"></a>02973 <span class="comment">                                                         only cross the boundary when it would eliminate a</span>
<a name="l02974"></a>02974 <span class="comment">                                                         read by doing so.)</span>
<a name="l02975"></a>02975 <span class="comment">                                                         When set, DPI will never issue a MAC memory space</span>
<a name="l02976"></a>02976 <span class="comment">                                                         read that crosses the naturally-aligned boundary</span>
<a name="l02977"></a>02977 <span class="comment">                                                         of size defined by MRRS. */</span>
<a name="l02978"></a>02978     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#ac1d8ba5cdae4cfce4f39ea8bbb3e0e16">reserved_2_2</a>                 : 1;
<a name="l02979"></a>02979     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#a8c6fd60b494bf3f27740803686abadaa">mrrs</a>                         : 2;  <span class="comment">/**&lt; Max Read Request Size</span>
<a name="l02980"></a>02980 <span class="comment">                                                                 0 = 128B</span>
<a name="l02981"></a>02981 <span class="comment">                                                                 1 = 256B</span>
<a name="l02982"></a>02982 <span class="comment">                                                                 2 = 512B</span>
<a name="l02983"></a>02983 <span class="comment">                                                                 3 = 1024B</span>
<a name="l02984"></a>02984 <span class="comment">                                                         For PCIe MACs, this MRRS size must not exceed</span>
<a name="l02985"></a>02985 <span class="comment">                                                               the size selected by PCIE*_CFG030[MRRS].</span>
<a name="l02986"></a>02986 <span class="comment">                                                         For sRIO MACs, this MRRS size must be &lt;= 256B. */</span>
<a name="l02987"></a>02987 <span class="preprocessor">#else</span>
<a name="l02988"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#a8c6fd60b494bf3f27740803686abadaa">02988</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#a8c6fd60b494bf3f27740803686abadaa">mrrs</a>                         : 2;
<a name="l02989"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#ac1d8ba5cdae4cfce4f39ea8bbb3e0e16">02989</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#ac1d8ba5cdae4cfce4f39ea8bbb3e0e16">reserved_2_2</a>                 : 1;
<a name="l02990"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#a1e231c42be64c371972729f6912a6fa1">02990</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#a1e231c42be64c371972729f6912a6fa1">mrrs_lim</a>                     : 1;
<a name="l02991"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#acde26a022efc66dbdc73290dd8d9aa66">02991</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#acde26a022efc66dbdc73290dd8d9aa66">mps</a>                          : 1;
<a name="l02992"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#a34fc8cb2593d6b593a1740f81ddc611b">02992</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#a34fc8cb2593d6b593a1740f81ddc611b">reserved_5_6</a>                 : 2;
<a name="l02993"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#a76739271d93c06574ea1fe35e66d36e6">02993</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#a76739271d93c06574ea1fe35e66d36e6">mps_lim</a>                      : 1;
<a name="l02994"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#a18e429fc4acd68741e1873c805c6a9bf">02994</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#a18e429fc4acd68741e1873c805c6a9bf">molr</a>                         : 6;
<a name="l02995"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#a1326c0366a95eddd2cca8dc7e57253fe">02995</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#a1326c0366a95eddd2cca8dc7e57253fe">reserved_14_15</a>               : 2;
<a name="l02996"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#a6d23e8af668ec0ebcec0354254c8f4b8">02996</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#a6d23e8af668ec0ebcec0354254c8f4b8">rd_mode</a>                      : 1;
<a name="l02997"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#a88eeadf2fff2479f265dce672645ca34">02997</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#a88eeadf2fff2479f265dce672645ca34">reserved_17_19</a>               : 3;
<a name="l02998"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#a5496aa41930a638d84a30f70222c9309">02998</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#a5496aa41930a638d84a30f70222c9309">qlm_cfg</a>                      : 4;
<a name="l02999"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#a57b6eb03a373b23e69ddf5fae89c560e">02999</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#a57b6eb03a373b23e69ddf5fae89c560e">halt</a>                         : 1;
<a name="l03000"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#accfb9b7552fcf2cbdf2a98eeb7fa1e77">03000</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html#accfb9b7552fcf2cbdf2a98eeb7fa1e77">reserved_25_63</a>               : 39;
<a name="l03001"></a>03001 <span class="preprocessor">#endif</span>
<a name="l03002"></a>03002 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__sli__prtx__cfg.html#a7140fb4cf5b3f27bf81ee97719c36a58">cn61xx</a>;
<a name="l03003"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html">03003</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html">cvmx_dpi_sli_prtx_cfg_cn63xx</a> {
<a name="l03004"></a>03004 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03005"></a>03005 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#ac08db7a87619b631995e1366a70184ac">reserved_25_63</a>               : 39;
<a name="l03006"></a>03006     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#aaeadc502d64b3538b472f6a9c6d078ec">halt</a>                         : 1;  <span class="comment">/**&lt; When set, HALT indicates that the MAC has detected</span>
<a name="l03007"></a>03007 <span class="comment">                                                         a reset condition. No further instructions that</span>
<a name="l03008"></a>03008 <span class="comment">                                                         reference the MAC from any instruction Q will be</span>
<a name="l03009"></a>03009 <span class="comment">                                                         issued until the MAC comes out of reset and HALT</span>
<a name="l03010"></a>03010 <span class="comment">                                                         is cleared in SLI_CTL_PORTx[DIS_PORT]. */</span>
<a name="l03011"></a>03011     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#a917a7adbdb8c2a33bbd532b35ab5e610">reserved_21_23</a>               : 3;
<a name="l03012"></a>03012     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#a9f22f01e29f7ac3be2b563f35c6340bf">qlm_cfg</a>                      : 1;  <span class="comment">/**&lt; Read only copy of the QLM CFG pin</span>
<a name="l03013"></a>03013 <span class="comment">                                                         Since QLM_CFG is simply a copy of the QLM CFG</span>
<a name="l03014"></a>03014 <span class="comment">                                                         pins, it may reflect values that are not normal</span>
<a name="l03015"></a>03015 <span class="comment">                                                         for DMA or packet operations. QLM_CFG does not</span>
<a name="l03016"></a>03016 <span class="comment">                                                         indicate if a port is disabled.</span>
<a name="l03017"></a>03017 <span class="comment">                                                         0= MAC is PCIe</span>
<a name="l03018"></a>03018 <span class="comment">                                                         1= MAC is SRIO */</span>
<a name="l03019"></a>03019     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#a455bbb4f0acd869de83d90a6697158ff">reserved_17_19</a>               : 3;
<a name="l03020"></a>03020     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#a4b21b4b8a6628bcd45401d2ed49facdf">rd_mode</a>                      : 1;  <span class="comment">/**&lt; Read Mode</span>
<a name="l03021"></a>03021 <span class="comment">                                                         0=Exact Read Mode</span>
<a name="l03022"></a>03022 <span class="comment">                                                           If the port is a PCIe port, the HW reads on a</span>
<a name="l03023"></a>03023 <span class="comment">                                                           4B granularity.  In this mode, the HW may break</span>
<a name="l03024"></a>03024 <span class="comment">                                                           a given read into 3 operations to satisify</span>
<a name="l03025"></a>03025 <span class="comment">                                                           PCIe rules.</span>
<a name="l03026"></a>03026 <span class="comment">                                                           If the port is a SRIO port, the HW follows the</span>
<a name="l03027"></a>03027 <span class="comment">                                                           SRIO read rules from the SRIO specification and</span>
<a name="l03028"></a>03028 <span class="comment">                                                            only issues 32*n, 16, and 8 byte  operations</span>
<a name="l03029"></a>03029 <span class="comment">                                                            on the SRIO bus.</span>
<a name="l03030"></a>03030 <span class="comment">                                                         1=Block Mode</span>
<a name="l03031"></a>03031 <span class="comment">                                                           The HW will read more data than requested in</span>
<a name="l03032"></a>03032 <span class="comment">                                                           order to minimize the number of operations</span>
<a name="l03033"></a>03033 <span class="comment">                                                           necessary to complete the operation.</span>
<a name="l03034"></a>03034 <span class="comment">                                                           The memory region must be memory like. */</span>
<a name="l03035"></a>03035     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#a06ccf535491a0a45d0403791d5a2f60c">reserved_14_15</a>               : 2;
<a name="l03036"></a>03036     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#a4e6659ecefbcd611fb631198ecc2a027">molr</a>                         : 6;  <span class="comment">/**&lt; Max Outstanding Load Requests</span>
<a name="l03037"></a>03037 <span class="comment">                                                         Limits the number of oustanding load requests on</span>
<a name="l03038"></a>03038 <span class="comment">                                                         the port by restricting the number of tags</span>
<a name="l03039"></a>03039 <span class="comment">                                                         used by the SLI to track load responses.  This</span>
<a name="l03040"></a>03040 <span class="comment">                                                         value can range from 1 to 32. Setting a value of</span>
<a name="l03041"></a>03041 <span class="comment">                                                         0 will halt all read traffic to the port.  There</span>
<a name="l03042"></a>03042 <span class="comment">                                                         are no restrictions on when this value</span>
<a name="l03043"></a>03043 <span class="comment">                                                         can be changed. */</span>
<a name="l03044"></a>03044     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#a5216f86e2caaee8871e59487cf37d6fb">mps_lim</a>                      : 1;  <span class="comment">/**&lt; MAC memory space write requests cannot cross the</span>
<a name="l03045"></a>03045 <span class="comment">                                                         (naturally-aligned) MPS boundary.</span>
<a name="l03046"></a>03046 <span class="comment">                                                         When clear, DPI is allowed to issue a MAC memory</span>
<a name="l03047"></a>03047 <span class="comment">                                                         space read that crosses the naturally-aligned</span>
<a name="l03048"></a>03048 <span class="comment">                                                         boundary of size defined by MPS. (DPI will still</span>
<a name="l03049"></a>03049 <span class="comment">                                                         only cross the boundary when it would eliminate a</span>
<a name="l03050"></a>03050 <span class="comment">                                                         write by doing so.)</span>
<a name="l03051"></a>03051 <span class="comment">                                                         When set, DPI will never issue a MAC memory space</span>
<a name="l03052"></a>03052 <span class="comment">                                                         write that crosses the naturally-aligned boundary</span>
<a name="l03053"></a>03053 <span class="comment">                                                         of size defined by MPS. */</span>
<a name="l03054"></a>03054     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#a6511727673a5bc60b61e28afc5980e31">reserved_5_6</a>                 : 2;
<a name="l03055"></a>03055     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#ae0819ee1301b520c0b312d9d8d8d4bb8">mps</a>                          : 1;  <span class="comment">/**&lt; Max Payload Size</span>
<a name="l03056"></a>03056 <span class="comment">                                                                 0 = 128B</span>
<a name="l03057"></a>03057 <span class="comment">                                                                 1 = 256B</span>
<a name="l03058"></a>03058 <span class="comment">                                                         For PCIe MACs, this MPS size must not exceed</span>
<a name="l03059"></a>03059 <span class="comment">                                                               the size selected by PCIE*_CFG030[MPS].</span>
<a name="l03060"></a>03060 <span class="comment">                                                         For sRIO MACs, all MPS values are allowed. */</span>
<a name="l03061"></a>03061     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#a4a04a8e345458017571e624bc7cc1116">mrrs_lim</a>                     : 1;  <span class="comment">/**&lt; MAC memory space read requests cannot cross the</span>
<a name="l03062"></a>03062 <span class="comment">                                                         (naturally-aligned) MRRS boundary.</span>
<a name="l03063"></a>03063 <span class="comment">                                                         When clear, DPI is allowed to issue a MAC memory</span>
<a name="l03064"></a>03064 <span class="comment">                                                         space read that crosses the naturally-aligned</span>
<a name="l03065"></a>03065 <span class="comment">                                                         boundary of size defined by MRRS. (DPI will still</span>
<a name="l03066"></a>03066 <span class="comment">                                                         only cross the boundary when it would eliminate a</span>
<a name="l03067"></a>03067 <span class="comment">                                                         read by doing so.)</span>
<a name="l03068"></a>03068 <span class="comment">                                                         When set, DPI will never issue a MAC memory space</span>
<a name="l03069"></a>03069 <span class="comment">                                                         read that crosses the naturally-aligned boundary</span>
<a name="l03070"></a>03070 <span class="comment">                                                         of size defined by MRRS. */</span>
<a name="l03071"></a>03071     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#a87962a755e3da20a74edf9c2226c26a0">reserved_2_2</a>                 : 1;
<a name="l03072"></a>03072     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#a14af69b2485271b07f085882ae83c39a">mrrs</a>                         : 2;  <span class="comment">/**&lt; Max Read Request Size</span>
<a name="l03073"></a>03073 <span class="comment">                                                                 0 = 128B</span>
<a name="l03074"></a>03074 <span class="comment">                                                                 1 = 256B</span>
<a name="l03075"></a>03075 <span class="comment">                                                                 2 = 512B</span>
<a name="l03076"></a>03076 <span class="comment">                                                                 3 = 1024B</span>
<a name="l03077"></a>03077 <span class="comment">                                                         For PCIe MACs, this MRRS size must not exceed</span>
<a name="l03078"></a>03078 <span class="comment">                                                               the size selected by PCIE*_CFG030[MRRS].</span>
<a name="l03079"></a>03079 <span class="comment">                                                         For sRIO MACs, this MRRS size must be &lt;= 256B. */</span>
<a name="l03080"></a>03080 <span class="preprocessor">#else</span>
<a name="l03081"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#a14af69b2485271b07f085882ae83c39a">03081</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#a14af69b2485271b07f085882ae83c39a">mrrs</a>                         : 2;
<a name="l03082"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#a87962a755e3da20a74edf9c2226c26a0">03082</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#a87962a755e3da20a74edf9c2226c26a0">reserved_2_2</a>                 : 1;
<a name="l03083"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#a4a04a8e345458017571e624bc7cc1116">03083</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#a4a04a8e345458017571e624bc7cc1116">mrrs_lim</a>                     : 1;
<a name="l03084"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#ae0819ee1301b520c0b312d9d8d8d4bb8">03084</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#ae0819ee1301b520c0b312d9d8d8d4bb8">mps</a>                          : 1;
<a name="l03085"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#a6511727673a5bc60b61e28afc5980e31">03085</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#a6511727673a5bc60b61e28afc5980e31">reserved_5_6</a>                 : 2;
<a name="l03086"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#a5216f86e2caaee8871e59487cf37d6fb">03086</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#a5216f86e2caaee8871e59487cf37d6fb">mps_lim</a>                      : 1;
<a name="l03087"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#a4e6659ecefbcd611fb631198ecc2a027">03087</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#a4e6659ecefbcd611fb631198ecc2a027">molr</a>                         : 6;
<a name="l03088"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#a06ccf535491a0a45d0403791d5a2f60c">03088</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#a06ccf535491a0a45d0403791d5a2f60c">reserved_14_15</a>               : 2;
<a name="l03089"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#a4b21b4b8a6628bcd45401d2ed49facdf">03089</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#a4b21b4b8a6628bcd45401d2ed49facdf">rd_mode</a>                      : 1;
<a name="l03090"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#a455bbb4f0acd869de83d90a6697158ff">03090</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#a455bbb4f0acd869de83d90a6697158ff">reserved_17_19</a>               : 3;
<a name="l03091"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#a9f22f01e29f7ac3be2b563f35c6340bf">03091</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#a9f22f01e29f7ac3be2b563f35c6340bf">qlm_cfg</a>                      : 1;
<a name="l03092"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#a917a7adbdb8c2a33bbd532b35ab5e610">03092</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#a917a7adbdb8c2a33bbd532b35ab5e610">reserved_21_23</a>               : 3;
<a name="l03093"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#aaeadc502d64b3538b472f6a9c6d078ec">03093</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#aaeadc502d64b3538b472f6a9c6d078ec">halt</a>                         : 1;
<a name="l03094"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#ac08db7a87619b631995e1366a70184ac">03094</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html#ac08db7a87619b631995e1366a70184ac">reserved_25_63</a>               : 39;
<a name="l03095"></a>03095 <span class="preprocessor">#endif</span>
<a name="l03096"></a>03096 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__sli__prtx__cfg.html#a3a535c3c66514ae66d85839d42d0e072">cn63xx</a>;
<a name="l03097"></a><a class="code" href="unioncvmx__dpi__sli__prtx__cfg.html#a01584a05a8df6ffb080695f5548d1460">03097</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html">cvmx_dpi_sli_prtx_cfg_cn63xx</a>   <a class="code" href="unioncvmx__dpi__sli__prtx__cfg.html#a01584a05a8df6ffb080695f5548d1460">cn63xxp1</a>;
<a name="l03098"></a><a class="code" href="unioncvmx__dpi__sli__prtx__cfg.html#a7b31d4a5e511eb0adb2e1c2532e52c21">03098</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html">cvmx_dpi_sli_prtx_cfg_cn61xx</a>   <a class="code" href="unioncvmx__dpi__sli__prtx__cfg.html#a7b31d4a5e511eb0adb2e1c2532e52c21">cn66xx</a>;
<a name="l03099"></a><a class="code" href="unioncvmx__dpi__sli__prtx__cfg.html#a26467006659fc0432c73ad7d4d20544e">03099</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html">cvmx_dpi_sli_prtx_cfg_cn63xx</a>   <a class="code" href="unioncvmx__dpi__sli__prtx__cfg.html#a26467006659fc0432c73ad7d4d20544e">cn68xx</a>;
<a name="l03100"></a><a class="code" href="unioncvmx__dpi__sli__prtx__cfg.html#a925c0ecd84a837827e198a4b0caaf25f">03100</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn63xx.html">cvmx_dpi_sli_prtx_cfg_cn63xx</a>   <a class="code" href="unioncvmx__dpi__sli__prtx__cfg.html#a925c0ecd84a837827e198a4b0caaf25f">cn68xxp1</a>;
<a name="l03101"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html">03101</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html">cvmx_dpi_sli_prtx_cfg_cn70xx</a> {
<a name="l03102"></a>03102 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03103"></a>03103 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html#a669357ff8c9fd12a154cbc5f7ced1a4f">reserved_25_63</a>               : 39;
<a name="l03104"></a>03104     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html#ad1987879c5bf808d2674e17e4df02e8a">halt</a>                         : 1;  <span class="comment">/**&lt; When set, HALT indicates that the MAC has detected</span>
<a name="l03105"></a>03105 <span class="comment">                                                         a reset condition. No further instructions that</span>
<a name="l03106"></a>03106 <span class="comment">                                                         reference the MAC from any instruction Q will be</span>
<a name="l03107"></a>03107 <span class="comment">                                                         issued until the MAC comes out of reset and HALT</span>
<a name="l03108"></a>03108 <span class="comment">                                                         is cleared in SLI_CTL_PORTx[DIS_PORT]. */</span>
<a name="l03109"></a>03109     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html#a0ced8dbb7861aa48e09a2bf74f78163c">reserved_17_23</a>               : 7;
<a name="l03110"></a>03110     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html#acee8ccf9f41a318f593421fcd0e30e85">rd_mode</a>                      : 1;  <span class="comment">/**&lt; Read Mode</span>
<a name="l03111"></a>03111 <span class="comment">                                                         0=Exact Read Mode</span>
<a name="l03112"></a>03112 <span class="comment">                                                         If the port is a PCIe port, the HW reads on a</span>
<a name="l03113"></a>03113 <span class="comment">                                                         4B granularity.  In this mode, the HW may break</span>
<a name="l03114"></a>03114 <span class="comment">                                                         a given read into 3 operations to satisify</span>
<a name="l03115"></a>03115 <span class="comment">                                                         PCIe rules. */</span>
<a name="l03116"></a>03116     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html#aab81e9c91cc6e8a74482659180bd1937">reserved_14_15</a>               : 2;
<a name="l03117"></a>03117     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html#a34279d76324ff11a71b4eccd91f92765">molr</a>                         : 6;  <span class="comment">/**&lt; Max Outstanding Load Requests</span>
<a name="l03118"></a>03118 <span class="comment">                                                         Limits the number of oustanding load requests on</span>
<a name="l03119"></a>03119 <span class="comment">                                                         the port by restricting the number of tags</span>
<a name="l03120"></a>03120 <span class="comment">                                                         used by the SLI to track load responses.  This</span>
<a name="l03121"></a>03121 <span class="comment">                                                         value can range from 1 to 32 depending on the MAC</span>
<a name="l03122"></a>03122 <span class="comment">                                                         type and number of lanes.</span>
<a name="l03123"></a>03123 <span class="comment">                                                         MAC == PCIe / 4 lanes: Max is 32</span>
<a name="l03124"></a>03124 <span class="comment">                                                         MAC == PCIe / 2 lanes: Max is 16</span>
<a name="l03125"></a>03125 <span class="comment">                                                         MAC == PCIe / 1 lane:  Max is  8</span>
<a name="l03126"></a>03126 <span class="comment">                                                         Reset value is computed based on the MAC config.</span>
<a name="l03127"></a>03127 <span class="comment">                                                         Setting MOLR to a value of 0 will halt all read</span>
<a name="l03128"></a>03128 <span class="comment">                                                         traffic to the port.  There are no restrictions</span>
<a name="l03129"></a>03129 <span class="comment">                                                         on when this value can be changed. */</span>
<a name="l03130"></a>03130     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html#a5454b43f1c12c57c42b72e4ffd688b74">mps_lim</a>                      : 1;  <span class="comment">/**&lt; MAC memory space write requests cannot cross the</span>
<a name="l03131"></a>03131 <span class="comment">                                                         (naturally-aligned) MPS boundary.</span>
<a name="l03132"></a>03132 <span class="comment">                                                         When clear, DPI is allowed to issue a MAC memory</span>
<a name="l03133"></a>03133 <span class="comment">                                                         space read that crosses the naturally-aligned</span>
<a name="l03134"></a>03134 <span class="comment">                                                         boundary of size defined by MPS. (DPI will still</span>
<a name="l03135"></a>03135 <span class="comment">                                                         only cross the boundary when it would eliminate a</span>
<a name="l03136"></a>03136 <span class="comment">                                                         write by doing so.)</span>
<a name="l03137"></a>03137 <span class="comment">                                                         When set, DPI will never issue a MAC memory space</span>
<a name="l03138"></a>03138 <span class="comment">                                                         write that crosses the naturally-aligned boundary</span>
<a name="l03139"></a>03139 <span class="comment">                                                         of size defined by MPS. */</span>
<a name="l03140"></a>03140     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html#a091338debdd698b9f1ce62018012c017">reserved_5_6</a>                 : 2;
<a name="l03141"></a>03141     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html#ab73f2b193ca4d7dc37c1e04a550d64a7">mps</a>                          : 1;  <span class="comment">/**&lt; Max Payload Size</span>
<a name="l03142"></a>03142 <span class="comment">                                                         0 = 128B</span>
<a name="l03143"></a>03143 <span class="comment">                                                         1 = 256B</span>
<a name="l03144"></a>03144 <span class="comment">                                                         For PCIe MACs, this MPS size must not exceed</span>
<a name="l03145"></a>03145 <span class="comment">                                                         the size selected by PCIE*_CFG030[MPS]. */</span>
<a name="l03146"></a>03146     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html#a7148983c418d37b6eb604aa8ecb95d15">mrrs_lim</a>                     : 1;  <span class="comment">/**&lt; MAC memory space read requests cannot cross the</span>
<a name="l03147"></a>03147 <span class="comment">                                                         (naturally-aligned) MRRS boundary.</span>
<a name="l03148"></a>03148 <span class="comment">                                                         When clear, DPI is allowed to issue a MAC memory</span>
<a name="l03149"></a>03149 <span class="comment">                                                         space read that crosses the naturally-aligned</span>
<a name="l03150"></a>03150 <span class="comment">                                                         boundary of size defined by MRRS. (DPI will still</span>
<a name="l03151"></a>03151 <span class="comment">                                                         only cross the boundary when it would eliminate a</span>
<a name="l03152"></a>03152 <span class="comment">                                                         read by doing so.)</span>
<a name="l03153"></a>03153 <span class="comment">                                                         When set, DPI will never issue a MAC memory space</span>
<a name="l03154"></a>03154 <span class="comment">                                                         read that crosses the naturally-aligned boundary</span>
<a name="l03155"></a>03155 <span class="comment">                                                         of size defined by MRRS. */</span>
<a name="l03156"></a>03156     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html#a3e0ece1b40391ab0a32fc01d0498209a">reserved_2_2</a>                 : 1;
<a name="l03157"></a>03157     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html#a5ced35c8b13ef1d48e853c38061e9a2f">mrrs</a>                         : 2;  <span class="comment">/**&lt; Max Read Request Size</span>
<a name="l03158"></a>03158 <span class="comment">                                                         0 = 128B</span>
<a name="l03159"></a>03159 <span class="comment">                                                         1 = 256B</span>
<a name="l03160"></a>03160 <span class="comment">                                                         2 = 512B</span>
<a name="l03161"></a>03161 <span class="comment">                                                         3 = 1024B</span>
<a name="l03162"></a>03162 <span class="comment">                                                         For PCIe MACs, this MRRS size must not exceed</span>
<a name="l03163"></a>03163 <span class="comment">                                                         the size selected by PCIE*_CFG030[MRRS]. */</span>
<a name="l03164"></a>03164 <span class="preprocessor">#else</span>
<a name="l03165"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html#a5ced35c8b13ef1d48e853c38061e9a2f">03165</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html#a5ced35c8b13ef1d48e853c38061e9a2f">mrrs</a>                         : 2;
<a name="l03166"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html#a3e0ece1b40391ab0a32fc01d0498209a">03166</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html#a3e0ece1b40391ab0a32fc01d0498209a">reserved_2_2</a>                 : 1;
<a name="l03167"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html#a7148983c418d37b6eb604aa8ecb95d15">03167</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html#a7148983c418d37b6eb604aa8ecb95d15">mrrs_lim</a>                     : 1;
<a name="l03168"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html#ab73f2b193ca4d7dc37c1e04a550d64a7">03168</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html#ab73f2b193ca4d7dc37c1e04a550d64a7">mps</a>                          : 1;
<a name="l03169"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html#a091338debdd698b9f1ce62018012c017">03169</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html#a091338debdd698b9f1ce62018012c017">reserved_5_6</a>                 : 2;
<a name="l03170"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html#a5454b43f1c12c57c42b72e4ffd688b74">03170</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html#a5454b43f1c12c57c42b72e4ffd688b74">mps_lim</a>                      : 1;
<a name="l03171"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html#a34279d76324ff11a71b4eccd91f92765">03171</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html#a34279d76324ff11a71b4eccd91f92765">molr</a>                         : 6;
<a name="l03172"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html#aab81e9c91cc6e8a74482659180bd1937">03172</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html#aab81e9c91cc6e8a74482659180bd1937">reserved_14_15</a>               : 2;
<a name="l03173"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html#acee8ccf9f41a318f593421fcd0e30e85">03173</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html#acee8ccf9f41a318f593421fcd0e30e85">rd_mode</a>                      : 1;
<a name="l03174"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html#a0ced8dbb7861aa48e09a2bf74f78163c">03174</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html#a0ced8dbb7861aa48e09a2bf74f78163c">reserved_17_23</a>               : 7;
<a name="l03175"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html#ad1987879c5bf808d2674e17e4df02e8a">03175</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html#ad1987879c5bf808d2674e17e4df02e8a">halt</a>                         : 1;
<a name="l03176"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html#a669357ff8c9fd12a154cbc5f7ced1a4f">03176</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html#a669357ff8c9fd12a154cbc5f7ced1a4f">reserved_25_63</a>               : 39;
<a name="l03177"></a>03177 <span class="preprocessor">#endif</span>
<a name="l03178"></a>03178 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__sli__prtx__cfg.html#a5d0edd7b6d4d7d47f4080c657bea6565">cn70xx</a>;
<a name="l03179"></a><a class="code" href="unioncvmx__dpi__sli__prtx__cfg.html#a9e44bb01fb22a7fc87417d693a2889c6">03179</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn70xx.html">cvmx_dpi_sli_prtx_cfg_cn70xx</a>   <a class="code" href="unioncvmx__dpi__sli__prtx__cfg.html#a9e44bb01fb22a7fc87417d693a2889c6">cn70xxp1</a>;
<a name="l03180"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html">03180</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html">cvmx_dpi_sli_prtx_cfg_cn73xx</a> {
<a name="l03181"></a>03181 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03182"></a>03182 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a4645f8f27aac9b939bbe9295cdf3cc99">reserved_29_63</a>               : 35;
<a name="l03183"></a>03183     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a52fd68241cf22e3b29021d145bd7e714">ncbsel</a>                       : 1;  <span class="comment">/**&lt; The default IOI/NCB that DPI uses for DPI_HDR_XTYPE_E::OUTBOUND L2/DRAM data</span>
<a name="l03184"></a>03184 <span class="comment">                                                         reads and DPI_HDR_XTYPE_E::INBOUND L2/DRAM writes. DPI_DMA_INSTR_HDR_S[LPORT]</span>
<a name="l03185"></a>03185 <span class="comment">                                                         selects which DPI_SLI_PRT()_CFG[NCBSEL] is used for a DPI DMA instruction.</span>
<a name="l03186"></a>03186 <span class="comment">                                                         In the normal case (DPI_NCB_CTL[NCBSEL_PRT_XOR_DIS] clear),</span>
<a name="l03187"></a>03187 <span class="comment">                                                         _   [NCBSEL] XOR DPI_DMA_INSTR_HDR_S[FPORT&lt;0&gt;]</span>
<a name="l03188"></a>03188 <span class="comment">                                                         determines the IOI/NCB that DPI uses.</span>
<a name="l03189"></a>03189 <span class="comment">                                                         0 = DPI uses IOBI2/IOBO2 (aka NCBI2/NCBO2) for DPI_HDR_XTYPE_E::OUTBOUND and</span>
<a name="l03190"></a>03190 <span class="comment">                                                             DPI_HDR_XTYPE_E::INBOUND DPI DMA instructions.</span>
<a name="l03191"></a>03191 <span class="comment">                                                         1 = DPI uses IOBI3/IOBO3 (aka NCBI3/NCBO3) for DPI_HDR_XTYPE_E::OUTBOUND and</span>
<a name="l03192"></a>03192 <span class="comment">                                                             DPI_HDR_XTYPE_E::INBOUND DPI DMA instructions.</span>
<a name="l03193"></a>03193 <span class="comment">                                                         If DPI_NCB_CTL[NCBSEL_PRT_XOR_DIS] is set, [NCBSEL] solely determines the IOI/NCB.</span>
<a name="l03194"></a>03194 <span class="comment">                                                         Note that DPI uses DPI_NCB_CTL[NCBSEL_REQ] for reading DPI_DMA_INSTR_HDR_S&apos;s</span>
<a name="l03195"></a>03195 <span class="comment">                                                         and first/last pointers, not [NCBSEL]. DPI_NCB_CTL[NCBSEL_SRC,NCBSEL_DST]</span>
<a name="l03196"></a>03196 <span class="comment">                                                         are the equivalent of [NCBSEL] for DPI_HDR_XTYPE_E::INTERNAL_ONLY DPI DMA</span>
<a name="l03197"></a>03197 <span class="comment">                                                         instructions.</span>
<a name="l03198"></a>03198 <span class="comment">                                                         A typical configuration might be:</span>
<a name="l03199"></a>03199 <span class="comment">                                                         _ DPI_SLI_PRT(0)_CFG[NCBSEL]=1.</span>
<a name="l03200"></a>03200 <span class="comment">                                                         _ DPI_SLI_PRT(1)_CFG[NCBSEL]=1.</span>
<a name="l03201"></a>03201 <span class="comment">                                                         _ DPI_SLI_PRT(2)_CFG[NCBSEL]=0.</span>
<a name="l03202"></a>03202 <span class="comment">                                                         _ DPI_SLI_PRT(3)_CFG[NCBSEL]=0. */</span>
<a name="l03203"></a>03203     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a81e3d90196129b8de49b4a8961898dcb">reserved_25_27</a>               : 3;
<a name="l03204"></a>03204     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a751cad8297cb2e9ba0a8b4831efc6cf7">halt</a>                         : 1;  <span class="comment">/**&lt; When set, HALT indicates that the MAC has detected a reset condition. No further</span>
<a name="l03205"></a>03205 <span class="comment">                                                         instructions that reference the MAC from any instruction queue will be issued until the</span>
<a name="l03206"></a>03206 <span class="comment">                                                         MAC comes out of reset and HALT is cleared in SLI_CTL_PORT()[DIS_PORT]. */</span>
<a name="l03207"></a>03207     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a2de4e1912d65903cc6dd47a6b8342b74">reserved_21_23</a>               : 3;
<a name="l03208"></a>03208     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#aa56f4f62a68e6ed01e0341c4d2c77c88">qlm_cfg</a>                      : 1;  <span class="comment">/**&lt; Read only copy of the QLM CFG pin.</span>
<a name="l03209"></a>03209 <span class="comment">                                                         0 = MAC is DPI.</span>
<a name="l03210"></a>03210 <span class="comment">                                                         1 = Reserved.</span>
<a name="l03211"></a>03211 <span class="comment">                                                         Since QLM_CFG is simply a copy of the QLM CFG pins, it could reflect values that are not</span>
<a name="l03212"></a>03212 <span class="comment">                                                         normal for DMA or packet operations. QLM_CFG does not indicate if a port is disabled.</span>
<a name="l03213"></a>03213 <span class="comment">                                                         GSER()_CFG can be used for more complete QLM configuration information. */</span>
<a name="l03214"></a>03214     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a08a05f6cf66fa4994155cb499ea6c12c">reserved_17_19</a>               : 3;
<a name="l03215"></a>03215     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a3863ea845a1634fbbe065d0a298cd381">rd_mode</a>                      : 1;  <span class="comment">/**&lt; Read mode.</span>
<a name="l03216"></a>03216 <span class="comment">                                                         0 = Exact read mode. The hardware reads on a four-byte granularity. In this mode, the</span>
<a name="l03217"></a>03217 <span class="comment">                                                         hardware may break a given read into 3 operations to satisfy DPI rules.</span>
<a name="l03218"></a>03218 <span class="comment">                                                         1 = Block mode. The hardware reads more data than requested in order to minimize the</span>
<a name="l03219"></a>03219 <span class="comment">                                                         number of operations necessary to complete the operation. The memory region must be memory</span>
<a name="l03220"></a>03220 <span class="comment">                                                         like. */</span>
<a name="l03221"></a>03221     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a8260bcac34b5b1162e7f48d926f77c01">reserved_15_15</a>               : 1;
<a name="l03222"></a>03222     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a560e3bea7aa1a76842dca60422acd721">molr</a>                         : 7;  <span class="comment">/**&lt; Maximum outstanding load requests. Limits the number of outstanding load requests on the</span>
<a name="l03223"></a>03223 <span class="comment">                                                         port by restricting the number of tags used by the SLI to track load responses. This value</span>
<a name="l03224"></a>03224 <span class="comment">                                                         can range from 1 to 64 (maximum of 32 if port not configured for 8 lanes). Setting MOLR</span>
<a name="l03225"></a>03225 <span class="comment">                                                         to a value of 0 halts all read traffic to the port. There are no restrictions on when this</span>
<a name="l03226"></a>03226 <span class="comment">                                                         value can be changed. */</span>
<a name="l03227"></a>03227     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a0ebaa2a831c82fa035c6db54d4629b9f">mps_lim</a>                      : 1;  <span class="comment">/**&lt; MAC memory space write requests cannot cross the (naturally-aligned) MPS boundary.</span>
<a name="l03228"></a>03228 <span class="comment">                                                         When clear, DPI is allowed to issue a MAC memory- space read that crosses the naturally-</span>
<a name="l03229"></a>03229 <span class="comment">                                                         aligned boundary of size defined by MPS. (DPI will still only cross the boundary when it</span>
<a name="l03230"></a>03230 <span class="comment">                                                         would eliminate a write by doing so.)</span>
<a name="l03231"></a>03231 <span class="comment">                                                         When set, DPI will never issue a MAC memory space write that crosses the naturally-aligned</span>
<a name="l03232"></a>03232 <span class="comment">                                                         boundary of size defined by MPS. */</span>
<a name="l03233"></a>03233     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#aa75166ea60d0bd19ff8b1c2d09122106">reserved_5_6</a>                 : 2;
<a name="l03234"></a>03234     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a9d58ea2be9361d9d90886317736af957">mps</a>                          : 1;  <span class="comment">/**&lt; Maximum payload size.</span>
<a name="l03235"></a>03235 <span class="comment">                                                         0 = 128B.</span>
<a name="l03236"></a>03236 <span class="comment">                                                         1 = 256B.</span>
<a name="l03237"></a>03237 <span class="comment">                                                         The MPS size must not exceed the size selected by PCIE*_CFG030[MPS]. */</span>
<a name="l03238"></a>03238     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a6a9e7fbc46e114205b08fbb6c7b2a7a0">mrrs_lim</a>                     : 1;  <span class="comment">/**&lt; MAC memory space read requests cannot cross the (naturally-aligned) MRRS boundary.</span>
<a name="l03239"></a>03239 <span class="comment">                                                         When clear, DPI is allowed to issue a MAC memory-space read that crosses the naturally-</span>
<a name="l03240"></a>03240 <span class="comment">                                                         aligned boundary of size defined by MRRS. (DPI will still only cross the boundary when it</span>
<a name="l03241"></a>03241 <span class="comment">                                                         would eliminate a read by doing so.)</span>
<a name="l03242"></a>03242 <span class="comment">                                                         When set, DPI will never issue a MAC memory space read that crosses the naturally-aligned</span>
<a name="l03243"></a>03243 <span class="comment">                                                         boundary of size defined by MRRS. */</span>
<a name="l03244"></a>03244     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a0077f38a35b2aed56e0aafea1d398736">reserved_2_2</a>                 : 1;
<a name="l03245"></a>03245     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a15e71d1483e86689af1c03d34a83883f">mrrs</a>                         : 2;  <span class="comment">/**&lt; Maximum read-request size.</span>
<a name="l03246"></a>03246 <span class="comment">                                                         0x0 = 128B.</span>
<a name="l03247"></a>03247 <span class="comment">                                                         0x1 = 256B.</span>
<a name="l03248"></a>03248 <span class="comment">                                                         0x2 = 512B.</span>
<a name="l03249"></a>03249 <span class="comment">                                                         0x3 = 1024B.</span>
<a name="l03250"></a>03250 <span class="comment">                                                         The MRRS size must not exceed the size selected by PCIE*_CFG030[MRRS]. */</span>
<a name="l03251"></a>03251 <span class="preprocessor">#else</span>
<a name="l03252"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a15e71d1483e86689af1c03d34a83883f">03252</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a15e71d1483e86689af1c03d34a83883f">mrrs</a>                         : 2;
<a name="l03253"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a0077f38a35b2aed56e0aafea1d398736">03253</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a0077f38a35b2aed56e0aafea1d398736">reserved_2_2</a>                 : 1;
<a name="l03254"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a6a9e7fbc46e114205b08fbb6c7b2a7a0">03254</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a6a9e7fbc46e114205b08fbb6c7b2a7a0">mrrs_lim</a>                     : 1;
<a name="l03255"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a9d58ea2be9361d9d90886317736af957">03255</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a9d58ea2be9361d9d90886317736af957">mps</a>                          : 1;
<a name="l03256"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#aa75166ea60d0bd19ff8b1c2d09122106">03256</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#aa75166ea60d0bd19ff8b1c2d09122106">reserved_5_6</a>                 : 2;
<a name="l03257"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a0ebaa2a831c82fa035c6db54d4629b9f">03257</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a0ebaa2a831c82fa035c6db54d4629b9f">mps_lim</a>                      : 1;
<a name="l03258"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a560e3bea7aa1a76842dca60422acd721">03258</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a560e3bea7aa1a76842dca60422acd721">molr</a>                         : 7;
<a name="l03259"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a8260bcac34b5b1162e7f48d926f77c01">03259</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a8260bcac34b5b1162e7f48d926f77c01">reserved_15_15</a>               : 1;
<a name="l03260"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a3863ea845a1634fbbe065d0a298cd381">03260</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a3863ea845a1634fbbe065d0a298cd381">rd_mode</a>                      : 1;
<a name="l03261"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a08a05f6cf66fa4994155cb499ea6c12c">03261</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a08a05f6cf66fa4994155cb499ea6c12c">reserved_17_19</a>               : 3;
<a name="l03262"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#aa56f4f62a68e6ed01e0341c4d2c77c88">03262</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#aa56f4f62a68e6ed01e0341c4d2c77c88">qlm_cfg</a>                      : 1;
<a name="l03263"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a2de4e1912d65903cc6dd47a6b8342b74">03263</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a2de4e1912d65903cc6dd47a6b8342b74">reserved_21_23</a>               : 3;
<a name="l03264"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a751cad8297cb2e9ba0a8b4831efc6cf7">03264</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a751cad8297cb2e9ba0a8b4831efc6cf7">halt</a>                         : 1;
<a name="l03265"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a81e3d90196129b8de49b4a8961898dcb">03265</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a81e3d90196129b8de49b4a8961898dcb">reserved_25_27</a>               : 3;
<a name="l03266"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a52fd68241cf22e3b29021d145bd7e714">03266</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a52fd68241cf22e3b29021d145bd7e714">ncbsel</a>                       : 1;
<a name="l03267"></a><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a4645f8f27aac9b939bbe9295cdf3cc99">03267</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html#a4645f8f27aac9b939bbe9295cdf3cc99">reserved_29_63</a>               : 35;
<a name="l03268"></a>03268 <span class="preprocessor">#endif</span>
<a name="l03269"></a>03269 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__sli__prtx__cfg.html#aeaa2c06dbd1b7b77cb9c4806abbd55ef">cn73xx</a>;
<a name="l03270"></a><a class="code" href="unioncvmx__dpi__sli__prtx__cfg.html#ad03627c0dd731a801d8cdbb2258a6105">03270</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html">cvmx_dpi_sli_prtx_cfg_cn73xx</a>   <a class="code" href="unioncvmx__dpi__sli__prtx__cfg.html#ad03627c0dd731a801d8cdbb2258a6105">cn78xx</a>;
<a name="l03271"></a><a class="code" href="unioncvmx__dpi__sli__prtx__cfg.html#a303bbe2b47973cff7a247dbbd70eb92f">03271</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html">cvmx_dpi_sli_prtx_cfg_cn73xx</a>   <a class="code" href="unioncvmx__dpi__sli__prtx__cfg.html#a303bbe2b47973cff7a247dbbd70eb92f">cn78xxp1</a>;
<a name="l03272"></a><a class="code" href="unioncvmx__dpi__sli__prtx__cfg.html#ae0019a7b60f3e630e9dc79334b548d6d">03272</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn61xx.html">cvmx_dpi_sli_prtx_cfg_cn61xx</a>   <a class="code" href="unioncvmx__dpi__sli__prtx__cfg.html#ae0019a7b60f3e630e9dc79334b548d6d">cnf71xx</a>;
<a name="l03273"></a><a class="code" href="unioncvmx__dpi__sli__prtx__cfg.html#ab0bed38e94189583fe3104354f1122fc">03273</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__cfg_1_1cvmx__dpi__sli__prtx__cfg__cn73xx.html">cvmx_dpi_sli_prtx_cfg_cn73xx</a>   <a class="code" href="unioncvmx__dpi__sli__prtx__cfg.html#ab0bed38e94189583fe3104354f1122fc">cnf75xx</a>;
<a name="l03274"></a>03274 };
<a name="l03275"></a><a class="code" href="cvmx-dpi-defs_8h.html#a0d8971ec5c3874664a4b1367c3e65751">03275</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__sli__prtx__cfg.html" title="cvmx_dpi_sli_prt::_cfg">cvmx_dpi_sli_prtx_cfg</a> <a class="code" href="unioncvmx__dpi__sli__prtx__cfg.html" title="cvmx_dpi_sli_prt::_cfg">cvmx_dpi_sli_prtx_cfg_t</a>;
<a name="l03276"></a>03276 <span class="comment"></span>
<a name="l03277"></a>03277 <span class="comment">/**</span>
<a name="l03278"></a>03278 <span class="comment"> * cvmx_dpi_sli_prt#_err</span>
<a name="l03279"></a>03279 <span class="comment"> *</span>
<a name="l03280"></a>03280 <span class="comment"> * This register logs the address associated with the reported SLI error response.</span>
<a name="l03281"></a>03281 <span class="comment"> * Indexed by SLI_PORT_E.</span>
<a name="l03282"></a>03282 <span class="comment"> */</span>
<a name="l03283"></a><a class="code" href="unioncvmx__dpi__sli__prtx__err.html">03283</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__sli__prtx__err.html" title="cvmx_dpi_sli_prt::_err">cvmx_dpi_sli_prtx_err</a> {
<a name="l03284"></a><a class="code" href="unioncvmx__dpi__sli__prtx__err.html#a57bb9b9a3e4a7589eede6bb6ac42ba4c">03284</a>     uint64_t <a class="code" href="unioncvmx__dpi__sli__prtx__err.html#a57bb9b9a3e4a7589eede6bb6ac42ba4c">u64</a>;
<a name="l03285"></a><a class="code" href="structcvmx__dpi__sli__prtx__err_1_1cvmx__dpi__sli__prtx__err__s.html">03285</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__err_1_1cvmx__dpi__sli__prtx__err__s.html">cvmx_dpi_sli_prtx_err_s</a> {
<a name="l03286"></a>03286 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03287"></a>03287 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err_1_1cvmx__dpi__sli__prtx__err__s.html#ae3a6f9ea2ea5e3c48aab113df46a6624">addr</a>                         : 61; <span class="comment">/**&lt; Address of the failed load request. Address is locked along with the</span>
<a name="l03288"></a>03288 <span class="comment">                                                         DPI_SLI_PRT()_ERR_INFO register. See the</span>
<a name="l03289"></a>03289 <span class="comment">                                                         DPI_SLI_PRT()_ERR_INFO[LOCK] description for further information. */</span>
<a name="l03290"></a>03290     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err_1_1cvmx__dpi__sli__prtx__err__s.html#abe6e4c6314615d0613e59633009dc981">reserved_0_2</a>                 : 3;
<a name="l03291"></a>03291 <span class="preprocessor">#else</span>
<a name="l03292"></a><a class="code" href="structcvmx__dpi__sli__prtx__err_1_1cvmx__dpi__sli__prtx__err__s.html#abe6e4c6314615d0613e59633009dc981">03292</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err_1_1cvmx__dpi__sli__prtx__err__s.html#abe6e4c6314615d0613e59633009dc981">reserved_0_2</a>                 : 3;
<a name="l03293"></a><a class="code" href="structcvmx__dpi__sli__prtx__err_1_1cvmx__dpi__sli__prtx__err__s.html#ae3a6f9ea2ea5e3c48aab113df46a6624">03293</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err_1_1cvmx__dpi__sli__prtx__err__s.html#ae3a6f9ea2ea5e3c48aab113df46a6624">addr</a>                         : 61;
<a name="l03294"></a>03294 <span class="preprocessor">#endif</span>
<a name="l03295"></a>03295 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__sli__prtx__err.html#a5831803915bb284a1448ed7bca014c8d">s</a>;
<a name="l03296"></a><a class="code" href="unioncvmx__dpi__sli__prtx__err.html#afed4e8e805f2a96a69151aeb0e449af6">03296</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__err_1_1cvmx__dpi__sli__prtx__err__s.html">cvmx_dpi_sli_prtx_err_s</a>        <a class="code" href="unioncvmx__dpi__sli__prtx__err.html#afed4e8e805f2a96a69151aeb0e449af6">cn61xx</a>;
<a name="l03297"></a><a class="code" href="unioncvmx__dpi__sli__prtx__err.html#ae783b6737e2b23bbf0273a89cca5c430">03297</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__err_1_1cvmx__dpi__sli__prtx__err__s.html">cvmx_dpi_sli_prtx_err_s</a>        <a class="code" href="unioncvmx__dpi__sli__prtx__err.html#ae783b6737e2b23bbf0273a89cca5c430">cn63xx</a>;
<a name="l03298"></a><a class="code" href="unioncvmx__dpi__sli__prtx__err.html#ab0e7de7817034a0126a5e61b41f5b1ec">03298</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__err_1_1cvmx__dpi__sli__prtx__err__s.html">cvmx_dpi_sli_prtx_err_s</a>        <a class="code" href="unioncvmx__dpi__sli__prtx__err.html#ab0e7de7817034a0126a5e61b41f5b1ec">cn63xxp1</a>;
<a name="l03299"></a><a class="code" href="unioncvmx__dpi__sli__prtx__err.html#af60ccb22ffe6a070d5482c562ebbfd98">03299</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__err_1_1cvmx__dpi__sli__prtx__err__s.html">cvmx_dpi_sli_prtx_err_s</a>        <a class="code" href="unioncvmx__dpi__sli__prtx__err.html#af60ccb22ffe6a070d5482c562ebbfd98">cn66xx</a>;
<a name="l03300"></a><a class="code" href="unioncvmx__dpi__sli__prtx__err.html#acac16d45cf92882e614c4970eaadde26">03300</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__err_1_1cvmx__dpi__sli__prtx__err__s.html">cvmx_dpi_sli_prtx_err_s</a>        <a class="code" href="unioncvmx__dpi__sli__prtx__err.html#acac16d45cf92882e614c4970eaadde26">cn68xx</a>;
<a name="l03301"></a><a class="code" href="unioncvmx__dpi__sli__prtx__err.html#a48baad3d0ef231db0a45663bb13e1d31">03301</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__err_1_1cvmx__dpi__sli__prtx__err__s.html">cvmx_dpi_sli_prtx_err_s</a>        <a class="code" href="unioncvmx__dpi__sli__prtx__err.html#a48baad3d0ef231db0a45663bb13e1d31">cn68xxp1</a>;
<a name="l03302"></a><a class="code" href="unioncvmx__dpi__sli__prtx__err.html#acd7c2b8f90ba150ba7c851e72d623e77">03302</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__err_1_1cvmx__dpi__sli__prtx__err__s.html">cvmx_dpi_sli_prtx_err_s</a>        <a class="code" href="unioncvmx__dpi__sli__prtx__err.html#acd7c2b8f90ba150ba7c851e72d623e77">cn70xx</a>;
<a name="l03303"></a><a class="code" href="unioncvmx__dpi__sli__prtx__err.html#a5cf89f6009cdbca44d04f9af5f8f7e48">03303</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__err_1_1cvmx__dpi__sli__prtx__err__s.html">cvmx_dpi_sli_prtx_err_s</a>        <a class="code" href="unioncvmx__dpi__sli__prtx__err.html#a5cf89f6009cdbca44d04f9af5f8f7e48">cn70xxp1</a>;
<a name="l03304"></a><a class="code" href="unioncvmx__dpi__sli__prtx__err.html#a2996cc5afe07be5d0ad71f336e8dffdb">03304</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__err_1_1cvmx__dpi__sli__prtx__err__s.html">cvmx_dpi_sli_prtx_err_s</a>        <a class="code" href="unioncvmx__dpi__sli__prtx__err.html#a2996cc5afe07be5d0ad71f336e8dffdb">cn73xx</a>;
<a name="l03305"></a><a class="code" href="unioncvmx__dpi__sli__prtx__err.html#afdac6925d616b3bb4f925379b6967475">03305</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__err_1_1cvmx__dpi__sli__prtx__err__s.html">cvmx_dpi_sli_prtx_err_s</a>        <a class="code" href="unioncvmx__dpi__sli__prtx__err.html#afdac6925d616b3bb4f925379b6967475">cn78xx</a>;
<a name="l03306"></a><a class="code" href="unioncvmx__dpi__sli__prtx__err.html#a5d7e44673a25732f26aa71617a2d44c1">03306</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__err_1_1cvmx__dpi__sli__prtx__err__s.html">cvmx_dpi_sli_prtx_err_s</a>        <a class="code" href="unioncvmx__dpi__sli__prtx__err.html#a5d7e44673a25732f26aa71617a2d44c1">cn78xxp1</a>;
<a name="l03307"></a><a class="code" href="unioncvmx__dpi__sli__prtx__err.html#aa4dee44800c36f192913576550a13864">03307</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__err_1_1cvmx__dpi__sli__prtx__err__s.html">cvmx_dpi_sli_prtx_err_s</a>        <a class="code" href="unioncvmx__dpi__sli__prtx__err.html#aa4dee44800c36f192913576550a13864">cnf71xx</a>;
<a name="l03308"></a><a class="code" href="unioncvmx__dpi__sli__prtx__err.html#a436f63951bce3ef971a3364c0e046cd7">03308</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__err_1_1cvmx__dpi__sli__prtx__err__s.html">cvmx_dpi_sli_prtx_err_s</a>        <a class="code" href="unioncvmx__dpi__sli__prtx__err.html#a436f63951bce3ef971a3364c0e046cd7">cnf75xx</a>;
<a name="l03309"></a>03309 };
<a name="l03310"></a><a class="code" href="cvmx-dpi-defs_8h.html#ad2db42522fa9d192b517298b071d809e">03310</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__sli__prtx__err.html" title="cvmx_dpi_sli_prt::_err">cvmx_dpi_sli_prtx_err</a> <a class="code" href="unioncvmx__dpi__sli__prtx__err.html" title="cvmx_dpi_sli_prt::_err">cvmx_dpi_sli_prtx_err_t</a>;
<a name="l03311"></a>03311 <span class="comment"></span>
<a name="l03312"></a>03312 <span class="comment">/**</span>
<a name="l03313"></a>03313 <span class="comment"> * cvmx_dpi_sli_prt#_err_info</span>
<a name="l03314"></a>03314 <span class="comment"> *</span>
<a name="l03315"></a>03315 <span class="comment"> * This register logs information associated with the reported SLI error response.</span>
<a name="l03316"></a>03316 <span class="comment"> * Indexed by SLI_PORT_E.</span>
<a name="l03317"></a>03317 <span class="comment"> */</span>
<a name="l03318"></a><a class="code" href="unioncvmx__dpi__sli__prtx__err__info.html">03318</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__sli__prtx__err__info.html" title="cvmx_dpi_sli_prt::_err_info">cvmx_dpi_sli_prtx_err_info</a> {
<a name="l03319"></a><a class="code" href="unioncvmx__dpi__sli__prtx__err__info.html#a8709bde48ca2afe04561bb205e6d498f">03319</a>     uint64_t <a class="code" href="unioncvmx__dpi__sli__prtx__err__info.html#a8709bde48ca2afe04561bb205e6d498f">u64</a>;
<a name="l03320"></a><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__s.html">03320</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__s.html">cvmx_dpi_sli_prtx_err_info_s</a> {
<a name="l03321"></a>03321 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03322"></a>03322 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__s.html#adb89ec133a4ed87f83345e557ba66af6">reserved_9_63</a>                : 55;
<a name="l03323"></a>03323     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__s.html#a25eeceae62f9469e027191d8f10598f7">lock</a>                         : 1;  <span class="comment">/**&lt; DPI_SLI_PRT()_ERR and DPI_SLI_PRT()_ERR_INFO have captured and locked contents.</span>
<a name="l03324"></a>03324 <span class="comment">                                                         When CNXXXX first detects an ErrorResponse, the TYPE, REQQ, and ADDR of the error is saved</span>
<a name="l03325"></a>03325 <span class="comment">                                                         and an internal lock state is set so the data associated with the initial error is</span>
<a name="l03326"></a>03326 <span class="comment">                                                         preserved.</span>
<a name="l03327"></a>03327 <span class="comment">                                                         Subsequent ErrorResponses will optionally raise an interrupt, but will not modify the</span>
<a name="l03328"></a>03328 <span class="comment">                                                         TYPE, REQQ, or ADDR fields until the internal lock state is cleared.</span>
<a name="l03329"></a>03329 <span class="comment">                                                         Software can clear the internal lock state by writing a 1 to the appropriate bit in either</span>
<a name="l03330"></a>03330 <span class="comment">                                                         DPI_REQ_ERR_RSP or DPI_PKT_ERR_RSP depending on the TYPE field. Once the internal lock</span>
<a name="l03331"></a>03331 <span class="comment">                                                         state is cleared, the next ErrorResponse will set the TYPE, REQQ, and ADDR for the new</span>
<a name="l03332"></a>03332 <span class="comment">                                                         transaction. */</span>
<a name="l03333"></a>03333     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__s.html#a3950a3f77a0dfa748fa9d3262b72f348">reserved_5_7</a>                 : 3;
<a name="l03334"></a>03334     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__s.html#af8580e1858bd3bf95ee360e478b44e8f">type</a>                         : 1;  <span class="comment">/**&lt; Type of transaction that caused the ErrorResponse.</span>
<a name="l03335"></a>03335 <span class="comment">                                                         0 = DMA Instruction.</span>
<a name="l03336"></a>03336 <span class="comment">                                                         1 = PKT Instruction. */</span>
<a name="l03337"></a>03337     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__s.html#a37bc8d3fad0f0da9bdbe816fbe05e1d9">reserved_3_3</a>                 : 1;
<a name="l03338"></a>03338     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__s.html#a541026154322649ee1ce65f04222daab">reqq</a>                         : 3;  <span class="comment">/**&lt; Request queue that made the failed load request. */</span>
<a name="l03339"></a>03339 <span class="preprocessor">#else</span>
<a name="l03340"></a><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__s.html#a541026154322649ee1ce65f04222daab">03340</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__s.html#a541026154322649ee1ce65f04222daab">reqq</a>                         : 3;
<a name="l03341"></a><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__s.html#a37bc8d3fad0f0da9bdbe816fbe05e1d9">03341</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__s.html#a37bc8d3fad0f0da9bdbe816fbe05e1d9">reserved_3_3</a>                 : 1;
<a name="l03342"></a><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__s.html#af8580e1858bd3bf95ee360e478b44e8f">03342</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__s.html#af8580e1858bd3bf95ee360e478b44e8f">type</a>                         : 1;
<a name="l03343"></a><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__s.html#a3950a3f77a0dfa748fa9d3262b72f348">03343</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__s.html#a3950a3f77a0dfa748fa9d3262b72f348">reserved_5_7</a>                 : 3;
<a name="l03344"></a><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__s.html#a25eeceae62f9469e027191d8f10598f7">03344</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__s.html#a25eeceae62f9469e027191d8f10598f7">lock</a>                         : 1;
<a name="l03345"></a><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__s.html#adb89ec133a4ed87f83345e557ba66af6">03345</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__s.html#adb89ec133a4ed87f83345e557ba66af6">reserved_9_63</a>                : 55;
<a name="l03346"></a>03346 <span class="preprocessor">#endif</span>
<a name="l03347"></a>03347 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__sli__prtx__err__info.html#aa49055f35ac1202104844b7b5bb871cb">s</a>;
<a name="l03348"></a><a class="code" href="unioncvmx__dpi__sli__prtx__err__info.html#a147f6a4444e1fd833c0e3937c2b34d51">03348</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__s.html">cvmx_dpi_sli_prtx_err_info_s</a>   <a class="code" href="unioncvmx__dpi__sli__prtx__err__info.html#a147f6a4444e1fd833c0e3937c2b34d51">cn61xx</a>;
<a name="l03349"></a><a class="code" href="unioncvmx__dpi__sli__prtx__err__info.html#a84fd10a9694039b0e8da0952497e22c7">03349</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__s.html">cvmx_dpi_sli_prtx_err_info_s</a>   <a class="code" href="unioncvmx__dpi__sli__prtx__err__info.html#a84fd10a9694039b0e8da0952497e22c7">cn63xx</a>;
<a name="l03350"></a><a class="code" href="unioncvmx__dpi__sli__prtx__err__info.html#a2803a7708f8b242c8d61fd1471674c07">03350</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__s.html">cvmx_dpi_sli_prtx_err_info_s</a>   <a class="code" href="unioncvmx__dpi__sli__prtx__err__info.html#a2803a7708f8b242c8d61fd1471674c07">cn63xxp1</a>;
<a name="l03351"></a><a class="code" href="unioncvmx__dpi__sli__prtx__err__info.html#af5ec41da9ce8f1613097e2d9c5cc8d35">03351</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__s.html">cvmx_dpi_sli_prtx_err_info_s</a>   <a class="code" href="unioncvmx__dpi__sli__prtx__err__info.html#af5ec41da9ce8f1613097e2d9c5cc8d35">cn66xx</a>;
<a name="l03352"></a><a class="code" href="unioncvmx__dpi__sli__prtx__err__info.html#acbbaf6c59a8902e6d90045c569e2aa0d">03352</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__s.html">cvmx_dpi_sli_prtx_err_info_s</a>   <a class="code" href="unioncvmx__dpi__sli__prtx__err__info.html#acbbaf6c59a8902e6d90045c569e2aa0d">cn68xx</a>;
<a name="l03353"></a><a class="code" href="unioncvmx__dpi__sli__prtx__err__info.html#a41736aaee81e89e08db7f24e80a20540">03353</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__s.html">cvmx_dpi_sli_prtx_err_info_s</a>   <a class="code" href="unioncvmx__dpi__sli__prtx__err__info.html#a41736aaee81e89e08db7f24e80a20540">cn68xxp1</a>;
<a name="l03354"></a><a class="code" href="unioncvmx__dpi__sli__prtx__err__info.html#a9b0a678e4591a4ff1e6a4b3097c8c074">03354</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__s.html">cvmx_dpi_sli_prtx_err_info_s</a>   <a class="code" href="unioncvmx__dpi__sli__prtx__err__info.html#a9b0a678e4591a4ff1e6a4b3097c8c074">cn70xx</a>;
<a name="l03355"></a><a class="code" href="unioncvmx__dpi__sli__prtx__err__info.html#ab38c944c3fa117d2d9c3eb5a5aac5c1f">03355</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__s.html">cvmx_dpi_sli_prtx_err_info_s</a>   <a class="code" href="unioncvmx__dpi__sli__prtx__err__info.html#ab38c944c3fa117d2d9c3eb5a5aac5c1f">cn70xxp1</a>;
<a name="l03356"></a><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn73xx.html">03356</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn73xx.html">cvmx_dpi_sli_prtx_err_info_cn73xx</a> {
<a name="l03357"></a>03357 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03358"></a>03358 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn73xx.html#a61b7839122cdda0cc25d398dc78df63c">reserved_32_63</a>               : 32;
<a name="l03359"></a>03359     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn73xx.html#a1569e452ac5d94114767408b056f8dcd">pvf</a>                          : 16; <span class="comment">/**&lt; Physical/virtual function that caused the ErrorResponse. DPI_DMA_FUNC_SEL_S format. */</span>
<a name="l03360"></a>03360     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn73xx.html#afcefa097f63c5896cc93c5862918a5e8">reserved_9_15</a>                : 7;
<a name="l03361"></a>03361     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn73xx.html#a270574fead4ee8666e4d48641a7e44ee">lock</a>                         : 1;  <span class="comment">/**&lt; DPI_SLI_PRT()_ERR and DPI_SLI_PRT()_ERR_INFO have captured and locked contents.</span>
<a name="l03362"></a>03362 <span class="comment">                                                         When CNXXXX first detects an ErrorResponse, the TYPE, REQQ, and ADDR of the error is saved</span>
<a name="l03363"></a>03363 <span class="comment">                                                         and an internal lock state is set so the data associated with the initial error is</span>
<a name="l03364"></a>03364 <span class="comment">                                                         preserved.</span>
<a name="l03365"></a>03365 <span class="comment">                                                         Subsequent ErrorResponses will optionally raise an interrupt, but will not modify the</span>
<a name="l03366"></a>03366 <span class="comment">                                                         TYPE, REQQ, or ADDR fields until the internal lock state is cleared.</span>
<a name="l03367"></a>03367 <span class="comment">                                                         Software can clear the internal lock state by writing a 1 to the appropriate bit in either</span>
<a name="l03368"></a>03368 <span class="comment">                                                         DPI_REQ_ERR_RSP or DPI_PKT_ERR_RSP depending on the TYPE field. Once the internal lock</span>
<a name="l03369"></a>03369 <span class="comment">                                                         state is cleared, the next ErrorResponse will set the TYPE, REQQ, and ADDR for the new</span>
<a name="l03370"></a>03370 <span class="comment">                                                         transaction. */</span>
<a name="l03371"></a>03371     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn73xx.html#aaef0a298e77410ef7275577adfe647ba">reserved_5_7</a>                 : 3;
<a name="l03372"></a>03372     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn73xx.html#a5c8eebec869391817b2cbb457de726f9">type</a>                         : 1;  <span class="comment">/**&lt; Type of transaction that caused the ErrorResponse.</span>
<a name="l03373"></a>03373 <span class="comment">                                                         0 = DMA Instruction.</span>
<a name="l03374"></a>03374 <span class="comment">                                                         1 = PKT Instruction. */</span>
<a name="l03375"></a>03375     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn73xx.html#a2879f35d2f8f8762820bd805e318512d">reserved_3_3</a>                 : 1;
<a name="l03376"></a>03376     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn73xx.html#a0ece854006d879845625f6744750124b">reqq</a>                         : 3;  <span class="comment">/**&lt; Request queue that made the failed load request. */</span>
<a name="l03377"></a>03377 <span class="preprocessor">#else</span>
<a name="l03378"></a><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn73xx.html#a0ece854006d879845625f6744750124b">03378</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn73xx.html#a0ece854006d879845625f6744750124b">reqq</a>                         : 3;
<a name="l03379"></a><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn73xx.html#a2879f35d2f8f8762820bd805e318512d">03379</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn73xx.html#a2879f35d2f8f8762820bd805e318512d">reserved_3_3</a>                 : 1;
<a name="l03380"></a><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn73xx.html#a5c8eebec869391817b2cbb457de726f9">03380</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn73xx.html#a5c8eebec869391817b2cbb457de726f9">type</a>                         : 1;
<a name="l03381"></a><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn73xx.html#aaef0a298e77410ef7275577adfe647ba">03381</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn73xx.html#aaef0a298e77410ef7275577adfe647ba">reserved_5_7</a>                 : 3;
<a name="l03382"></a><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn73xx.html#a270574fead4ee8666e4d48641a7e44ee">03382</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn73xx.html#a270574fead4ee8666e4d48641a7e44ee">lock</a>                         : 1;
<a name="l03383"></a><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn73xx.html#afcefa097f63c5896cc93c5862918a5e8">03383</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn73xx.html#afcefa097f63c5896cc93c5862918a5e8">reserved_9_15</a>                : 7;
<a name="l03384"></a><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn73xx.html#a1569e452ac5d94114767408b056f8dcd">03384</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn73xx.html#a1569e452ac5d94114767408b056f8dcd">pvf</a>                          : 16;
<a name="l03385"></a><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn73xx.html#a61b7839122cdda0cc25d398dc78df63c">03385</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn73xx.html#a61b7839122cdda0cc25d398dc78df63c">reserved_32_63</a>               : 32;
<a name="l03386"></a>03386 <span class="preprocessor">#endif</span>
<a name="l03387"></a>03387 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__sli__prtx__err__info.html#a55898301debb89ef05d01ccc70f18618">cn73xx</a>;
<a name="l03388"></a><a class="code" href="unioncvmx__dpi__sli__prtx__err__info.html#a0d6103993562f2acad1bcf4aa70d9f34">03388</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn73xx.html">cvmx_dpi_sli_prtx_err_info_cn73xx</a> <a class="code" href="unioncvmx__dpi__sli__prtx__err__info.html#a0d6103993562f2acad1bcf4aa70d9f34">cn78xx</a>;
<a name="l03389"></a><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn78xxp1.html">03389</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn78xxp1.html">cvmx_dpi_sli_prtx_err_info_cn78xxp1</a> {
<a name="l03390"></a>03390 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03391"></a>03391 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn78xxp1.html#a548d45660a04054f3e10e7c828ba366b">reserved_23_63</a>               : 41;
<a name="l03392"></a>03392     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn78xxp1.html#a1a083ac702a719ba6fde37c6c53759b4">vf</a>                           : 7;  <span class="comment">/**&lt; Virtual function that caused the ErrorResponse. */</span>
<a name="l03393"></a>03393     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn78xxp1.html#a07e014b833f0d781a76c9a4eb55866e9">reserved_9_15</a>                : 7;
<a name="l03394"></a>03394     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn78xxp1.html#a06661a200da1764756aaf4dfe750a691">lock</a>                         : 1;  <span class="comment">/**&lt; DPI_SLI_PRT()_ERR and DPI_SLI_PRT()_ERR_INFO have captured and locked contents.</span>
<a name="l03395"></a>03395 <span class="comment">                                                         When CNXXXX first detects an ErrorResponse, the TYPE, REQQ, and ADDR of the error is saved</span>
<a name="l03396"></a>03396 <span class="comment">                                                         and an internal lock state is set so the data associated with the initial error is</span>
<a name="l03397"></a>03397 <span class="comment">                                                         preserved.</span>
<a name="l03398"></a>03398 <span class="comment">                                                         Subsequent ErrorResponses will optionally raise an interrupt, but will not modify the</span>
<a name="l03399"></a>03399 <span class="comment">                                                         TYPE, REQQ, or ADDR fields until the internal lock state is cleared.</span>
<a name="l03400"></a>03400 <span class="comment">                                                         Software can clear the internal lock state by writing a 1 to the appropriate bit in either</span>
<a name="l03401"></a>03401 <span class="comment">                                                         DPI_REQ_ERR_RSP or DPI_PKT_ERR_RSP depending on the TYPE field. Once the internal lock</span>
<a name="l03402"></a>03402 <span class="comment">                                                         state is cleared, the next ErrorResponse will set the TYPE, REQQ, and ADDR for the new</span>
<a name="l03403"></a>03403 <span class="comment">                                                         transaction. */</span>
<a name="l03404"></a>03404     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn78xxp1.html#a2f5b48c2416632de9f679fb6c9b922bc">reserved_5_7</a>                 : 3;
<a name="l03405"></a>03405     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn78xxp1.html#ad39ac1cf973ff0a6441419cc3365a0bc">type</a>                         : 1;  <span class="comment">/**&lt; Type of transaction that caused the ErrorResponse.</span>
<a name="l03406"></a>03406 <span class="comment">                                                         0 = DMA Instruction.</span>
<a name="l03407"></a>03407 <span class="comment">                                                         1 = PKT Instruction. */</span>
<a name="l03408"></a>03408     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn78xxp1.html#ad32117f7bdeac43181440d32cb489650">reserved_3_3</a>                 : 1;
<a name="l03409"></a>03409     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn78xxp1.html#a9e08d31aa36120721c6a270403e65385">reqq</a>                         : 3;  <span class="comment">/**&lt; Request queue that made the failed load request. */</span>
<a name="l03410"></a>03410 <span class="preprocessor">#else</span>
<a name="l03411"></a><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn78xxp1.html#a9e08d31aa36120721c6a270403e65385">03411</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn78xxp1.html#a9e08d31aa36120721c6a270403e65385">reqq</a>                         : 3;
<a name="l03412"></a><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn78xxp1.html#ad32117f7bdeac43181440d32cb489650">03412</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn78xxp1.html#ad32117f7bdeac43181440d32cb489650">reserved_3_3</a>                 : 1;
<a name="l03413"></a><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn78xxp1.html#ad39ac1cf973ff0a6441419cc3365a0bc">03413</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn78xxp1.html#ad39ac1cf973ff0a6441419cc3365a0bc">type</a>                         : 1;
<a name="l03414"></a><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn78xxp1.html#a2f5b48c2416632de9f679fb6c9b922bc">03414</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn78xxp1.html#a2f5b48c2416632de9f679fb6c9b922bc">reserved_5_7</a>                 : 3;
<a name="l03415"></a><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn78xxp1.html#a06661a200da1764756aaf4dfe750a691">03415</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn78xxp1.html#a06661a200da1764756aaf4dfe750a691">lock</a>                         : 1;
<a name="l03416"></a><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn78xxp1.html#a07e014b833f0d781a76c9a4eb55866e9">03416</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn78xxp1.html#a07e014b833f0d781a76c9a4eb55866e9">reserved_9_15</a>                : 7;
<a name="l03417"></a><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn78xxp1.html#a1a083ac702a719ba6fde37c6c53759b4">03417</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn78xxp1.html#a1a083ac702a719ba6fde37c6c53759b4">vf</a>                           : 7;
<a name="l03418"></a><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn78xxp1.html#a548d45660a04054f3e10e7c828ba366b">03418</a>     uint64_t <a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn78xxp1.html#a548d45660a04054f3e10e7c828ba366b">reserved_23_63</a>               : 41;
<a name="l03419"></a>03419 <span class="preprocessor">#endif</span>
<a name="l03420"></a>03420 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__sli__prtx__err__info.html#aeca5cc4184252c3c25e5c092d5c1e250">cn78xxp1</a>;
<a name="l03421"></a><a class="code" href="unioncvmx__dpi__sli__prtx__err__info.html#abeb3c976b09961b039b66937613f2bc4">03421</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__s.html">cvmx_dpi_sli_prtx_err_info_s</a>   <a class="code" href="unioncvmx__dpi__sli__prtx__err__info.html#abeb3c976b09961b039b66937613f2bc4">cnf71xx</a>;
<a name="l03422"></a><a class="code" href="unioncvmx__dpi__sli__prtx__err__info.html#a84394ccc16fd1cf9e5eab107cb1d41c4">03422</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__sli__prtx__err__info_1_1cvmx__dpi__sli__prtx__err__info__cn73xx.html">cvmx_dpi_sli_prtx_err_info_cn73xx</a> <a class="code" href="unioncvmx__dpi__sli__prtx__err__info.html#a84394ccc16fd1cf9e5eab107cb1d41c4">cnf75xx</a>;
<a name="l03423"></a>03423 };
<a name="l03424"></a><a class="code" href="cvmx-dpi-defs_8h.html#a6123ed9fcbc3767875fba8c831c520d7">03424</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__sli__prtx__err__info.html" title="cvmx_dpi_sli_prt::_err_info">cvmx_dpi_sli_prtx_err_info</a> <a class="code" href="unioncvmx__dpi__sli__prtx__err__info.html" title="cvmx_dpi_sli_prt::_err_info">cvmx_dpi_sli_prtx_err_info_t</a>;
<a name="l03425"></a>03425 <span class="comment"></span>
<a name="l03426"></a>03426 <span class="comment">/**</span>
<a name="l03427"></a>03427 <span class="comment"> * cvmx_dpi_srio_rx_bell#</span>
<a name="l03428"></a>03428 <span class="comment"> *</span>
<a name="l03429"></a>03429 <span class="comment"> * Reading this register pops an entry off the corresponding SRIO RX doorbell FIFO.</span>
<a name="l03430"></a>03430 <span class="comment"> * The chip supports 16 FIFOs per SRIO interface for a total of 32 FIFOs/Registers.</span>
<a name="l03431"></a>03431 <span class="comment"> * The MSB of the registers indicates the MAC while the 4 LSBs indicate the FIFO.</span>
<a name="l03432"></a>03432 <span class="comment"> * Information on the doorbell allocation can be found in SRIO()_RX_BELL_CTRL.</span>
<a name="l03433"></a>03433 <span class="comment"> */</span>
<a name="l03434"></a><a class="code" href="unioncvmx__dpi__srio__rx__bellx.html">03434</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__srio__rx__bellx.html" title="cvmx_dpi_srio_rx_bell#">cvmx_dpi_srio_rx_bellx</a> {
<a name="l03435"></a><a class="code" href="unioncvmx__dpi__srio__rx__bellx.html#af2f97d0ec6aa3560ea756da75bdfea63">03435</a>     uint64_t <a class="code" href="unioncvmx__dpi__srio__rx__bellx.html#af2f97d0ec6aa3560ea756da75bdfea63">u64</a>;
<a name="l03436"></a><a class="code" href="structcvmx__dpi__srio__rx__bellx_1_1cvmx__dpi__srio__rx__bellx__s.html">03436</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__srio__rx__bellx_1_1cvmx__dpi__srio__rx__bellx__s.html">cvmx_dpi_srio_rx_bellx_s</a> {
<a name="l03437"></a>03437 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03438"></a>03438 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__srio__rx__bellx_1_1cvmx__dpi__srio__rx__bellx__s.html#a2cd6593f01d0c3977050fcb01ecbdc1a">reserved_48_63</a>               : 16;
<a name="l03439"></a>03439     uint64_t <a class="code" href="structcvmx__dpi__srio__rx__bellx_1_1cvmx__dpi__srio__rx__bellx__s.html#a5915521b2ab3ed9ea7d461e154176ed0">data</a>                         : 16; <span class="comment">/**&lt; Information field from received doorbell. */</span>
<a name="l03440"></a>03440     uint64_t <a class="code" href="structcvmx__dpi__srio__rx__bellx_1_1cvmx__dpi__srio__rx__bellx__s.html#ae7a995bb6dc6c4056e056209b3f4bfae">sid</a>                          : 16; <span class="comment">/**&lt; Doorbell source device ID &lt;15:0&gt;. */</span>
<a name="l03441"></a>03441     uint64_t <a class="code" href="structcvmx__dpi__srio__rx__bellx_1_1cvmx__dpi__srio__rx__bellx__s.html#ab5bb96e4fdec586d0633a34e130a3f3b">count</a>                        : 8;  <span class="comment">/**&lt; RX bell FIFO count.</span>
<a name="l03442"></a>03442 <span class="comment">                                                         Count must be &gt; 0x0 for entry to be valid. */</span>
<a name="l03443"></a>03443     uint64_t <a class="code" href="structcvmx__dpi__srio__rx__bellx_1_1cvmx__dpi__srio__rx__bellx__s.html#afb540e21a7e50d3ab5daf06cfcb59548">reserved_5_7</a>                 : 3;
<a name="l03444"></a>03444     uint64_t <a class="code" href="structcvmx__dpi__srio__rx__bellx_1_1cvmx__dpi__srio__rx__bellx__s.html#a8f0ec3b08d9bb13c3dc41202739109bc">dest_id</a>                      : 1;  <span class="comment">/**&lt; Destination device ID. 0=Primary, 1=Secondary. */</span>
<a name="l03445"></a>03445     uint64_t <a class="code" href="structcvmx__dpi__srio__rx__bellx_1_1cvmx__dpi__srio__rx__bellx__s.html#a96957d708ed7c4b7545bed442836fc82">id16</a>                         : 1;  <span class="comment">/**&lt; Transaction type. 0=use ID[7:0], 1=use ID[15:0]. */</span>
<a name="l03446"></a>03446     uint64_t <a class="code" href="structcvmx__dpi__srio__rx__bellx_1_1cvmx__dpi__srio__rx__bellx__s.html#a9cc9d0f4ec5b473c86fd779d7506f748">reserved_2_2</a>                 : 1;
<a name="l03447"></a>03447     uint64_t <a class="code" href="structcvmx__dpi__srio__rx__bellx_1_1cvmx__dpi__srio__rx__bellx__s.html#a09e5949ac9be126898804ee62b32db80">dpriority</a>                    : 2;  <span class="comment">/**&lt; Doorbell priority. */</span>
<a name="l03448"></a>03448 <span class="preprocessor">#else</span>
<a name="l03449"></a><a class="code" href="structcvmx__dpi__srio__rx__bellx_1_1cvmx__dpi__srio__rx__bellx__s.html#a09e5949ac9be126898804ee62b32db80">03449</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__srio__rx__bellx_1_1cvmx__dpi__srio__rx__bellx__s.html#a09e5949ac9be126898804ee62b32db80">dpriority</a>                    : 2;
<a name="l03450"></a><a class="code" href="structcvmx__dpi__srio__rx__bellx_1_1cvmx__dpi__srio__rx__bellx__s.html#a9cc9d0f4ec5b473c86fd779d7506f748">03450</a>     uint64_t <a class="code" href="structcvmx__dpi__srio__rx__bellx_1_1cvmx__dpi__srio__rx__bellx__s.html#a9cc9d0f4ec5b473c86fd779d7506f748">reserved_2_2</a>                 : 1;
<a name="l03451"></a><a class="code" href="structcvmx__dpi__srio__rx__bellx_1_1cvmx__dpi__srio__rx__bellx__s.html#a96957d708ed7c4b7545bed442836fc82">03451</a>     uint64_t <a class="code" href="structcvmx__dpi__srio__rx__bellx_1_1cvmx__dpi__srio__rx__bellx__s.html#a96957d708ed7c4b7545bed442836fc82">id16</a>                         : 1;
<a name="l03452"></a><a class="code" href="structcvmx__dpi__srio__rx__bellx_1_1cvmx__dpi__srio__rx__bellx__s.html#a8f0ec3b08d9bb13c3dc41202739109bc">03452</a>     uint64_t <a class="code" href="structcvmx__dpi__srio__rx__bellx_1_1cvmx__dpi__srio__rx__bellx__s.html#a8f0ec3b08d9bb13c3dc41202739109bc">dest_id</a>                      : 1;
<a name="l03453"></a><a class="code" href="structcvmx__dpi__srio__rx__bellx_1_1cvmx__dpi__srio__rx__bellx__s.html#afb540e21a7e50d3ab5daf06cfcb59548">03453</a>     uint64_t <a class="code" href="structcvmx__dpi__srio__rx__bellx_1_1cvmx__dpi__srio__rx__bellx__s.html#afb540e21a7e50d3ab5daf06cfcb59548">reserved_5_7</a>                 : 3;
<a name="l03454"></a><a class="code" href="structcvmx__dpi__srio__rx__bellx_1_1cvmx__dpi__srio__rx__bellx__s.html#ab5bb96e4fdec586d0633a34e130a3f3b">03454</a>     uint64_t <a class="code" href="structcvmx__dpi__srio__rx__bellx_1_1cvmx__dpi__srio__rx__bellx__s.html#ab5bb96e4fdec586d0633a34e130a3f3b">count</a>                        : 8;
<a name="l03455"></a><a class="code" href="structcvmx__dpi__srio__rx__bellx_1_1cvmx__dpi__srio__rx__bellx__s.html#ae7a995bb6dc6c4056e056209b3f4bfae">03455</a>     uint64_t <a class="code" href="structcvmx__dpi__srio__rx__bellx_1_1cvmx__dpi__srio__rx__bellx__s.html#ae7a995bb6dc6c4056e056209b3f4bfae">sid</a>                          : 16;
<a name="l03456"></a><a class="code" href="structcvmx__dpi__srio__rx__bellx_1_1cvmx__dpi__srio__rx__bellx__s.html#a5915521b2ab3ed9ea7d461e154176ed0">03456</a>     uint64_t <a class="code" href="structcvmx__dpi__srio__rx__bellx_1_1cvmx__dpi__srio__rx__bellx__s.html#a5915521b2ab3ed9ea7d461e154176ed0">data</a>                         : 16;
<a name="l03457"></a><a class="code" href="structcvmx__dpi__srio__rx__bellx_1_1cvmx__dpi__srio__rx__bellx__s.html#a2cd6593f01d0c3977050fcb01ecbdc1a">03457</a>     uint64_t <a class="code" href="structcvmx__dpi__srio__rx__bellx_1_1cvmx__dpi__srio__rx__bellx__s.html#a2cd6593f01d0c3977050fcb01ecbdc1a">reserved_48_63</a>               : 16;
<a name="l03458"></a>03458 <span class="preprocessor">#endif</span>
<a name="l03459"></a>03459 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__srio__rx__bellx.html#ad6e1d3c1fd3328c76909ef441148b46e">s</a>;
<a name="l03460"></a><a class="code" href="unioncvmx__dpi__srio__rx__bellx.html#a895abf9d0a47d59fa30d39ee4e75db5f">03460</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__srio__rx__bellx_1_1cvmx__dpi__srio__rx__bellx__s.html">cvmx_dpi_srio_rx_bellx_s</a>       <a class="code" href="unioncvmx__dpi__srio__rx__bellx.html#a895abf9d0a47d59fa30d39ee4e75db5f">cnf75xx</a>;
<a name="l03461"></a>03461 };
<a name="l03462"></a><a class="code" href="cvmx-dpi-defs_8h.html#a341699bafee6657af424ea9045f583d1">03462</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__srio__rx__bellx.html" title="cvmx_dpi_srio_rx_bell#">cvmx_dpi_srio_rx_bellx</a> <a class="code" href="unioncvmx__dpi__srio__rx__bellx.html" title="cvmx_dpi_srio_rx_bell#">cvmx_dpi_srio_rx_bellx_t</a>;
<a name="l03463"></a>03463 <span class="comment"></span>
<a name="l03464"></a>03464 <span class="comment">/**</span>
<a name="l03465"></a>03465 <span class="comment"> * cvmx_dpi_srio_rx_bell_seq#</span>
<a name="l03466"></a>03466 <span class="comment"> *</span>
<a name="l03467"></a>03467 <span class="comment"> * This register contains the value of the sequence counter when the doorbell</span>
<a name="l03468"></a>03468 <span class="comment"> * was received and a shadow copy of the Bell FIFO Count that can be read without</span>
<a name="l03469"></a>03469 <span class="comment"> * emptying the FIFO.  This register must be read prior to corresponding</span>
<a name="l03470"></a>03470 <span class="comment"> * DPI_SRIO_RX_BELL register to link the doorbell and sequence number.</span>
<a name="l03471"></a>03471 <span class="comment"> *</span>
<a name="l03472"></a>03472 <span class="comment"> * Information on the Doorbell Allocation can be found in SRIO()_RX_BELL_CTRL.</span>
<a name="l03473"></a>03473 <span class="comment"> */</span>
<a name="l03474"></a><a class="code" href="unioncvmx__dpi__srio__rx__bell__seqx.html">03474</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__srio__rx__bell__seqx.html" title="cvmx_dpi_srio_rx_bell_seq#">cvmx_dpi_srio_rx_bell_seqx</a> {
<a name="l03475"></a><a class="code" href="unioncvmx__dpi__srio__rx__bell__seqx.html#ad93a48bc35a8839da5a399351024f768">03475</a>     uint64_t <a class="code" href="unioncvmx__dpi__srio__rx__bell__seqx.html#ad93a48bc35a8839da5a399351024f768">u64</a>;
<a name="l03476"></a><a class="code" href="structcvmx__dpi__srio__rx__bell__seqx_1_1cvmx__dpi__srio__rx__bell__seqx__s.html">03476</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__srio__rx__bell__seqx_1_1cvmx__dpi__srio__rx__bell__seqx__s.html">cvmx_dpi_srio_rx_bell_seqx_s</a> {
<a name="l03477"></a>03477 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03478"></a>03478 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__srio__rx__bell__seqx_1_1cvmx__dpi__srio__rx__bell__seqx__s.html#acac067e6798204477f9a545edc17e98b">reserved_40_63</a>               : 24;
<a name="l03479"></a>03479     uint64_t <a class="code" href="structcvmx__dpi__srio__rx__bell__seqx_1_1cvmx__dpi__srio__rx__bell__seqx__s.html#a88914da8e77a789f6c6b14275601a78f">count</a>                        : 8;  <span class="comment">/**&lt; FIFO count. */</span>
<a name="l03480"></a>03480     uint64_t <a class="code" href="structcvmx__dpi__srio__rx__bell__seqx_1_1cvmx__dpi__srio__rx__bell__seqx__s.html#a8f8a228126e507854835c9e3d91f64ec">sid</a>                          : 32; <span class="comment">/**&lt; Sequence. */</span>
<a name="l03481"></a>03481 <span class="preprocessor">#else</span>
<a name="l03482"></a><a class="code" href="structcvmx__dpi__srio__rx__bell__seqx_1_1cvmx__dpi__srio__rx__bell__seqx__s.html#a8f8a228126e507854835c9e3d91f64ec">03482</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__srio__rx__bell__seqx_1_1cvmx__dpi__srio__rx__bell__seqx__s.html#a8f8a228126e507854835c9e3d91f64ec">sid</a>                          : 32;
<a name="l03483"></a><a class="code" href="structcvmx__dpi__srio__rx__bell__seqx_1_1cvmx__dpi__srio__rx__bell__seqx__s.html#a88914da8e77a789f6c6b14275601a78f">03483</a>     uint64_t <a class="code" href="structcvmx__dpi__srio__rx__bell__seqx_1_1cvmx__dpi__srio__rx__bell__seqx__s.html#a88914da8e77a789f6c6b14275601a78f">count</a>                        : 8;
<a name="l03484"></a><a class="code" href="structcvmx__dpi__srio__rx__bell__seqx_1_1cvmx__dpi__srio__rx__bell__seqx__s.html#acac067e6798204477f9a545edc17e98b">03484</a>     uint64_t <a class="code" href="structcvmx__dpi__srio__rx__bell__seqx_1_1cvmx__dpi__srio__rx__bell__seqx__s.html#acac067e6798204477f9a545edc17e98b">reserved_40_63</a>               : 24;
<a name="l03485"></a>03485 <span class="preprocessor">#endif</span>
<a name="l03486"></a>03486 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__srio__rx__bell__seqx.html#ad6e2b8f445a30dcf02d43844af39d3a2">s</a>;
<a name="l03487"></a><a class="code" href="unioncvmx__dpi__srio__rx__bell__seqx.html#a1453714442e46d309d048394f0173faf">03487</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__srio__rx__bell__seqx_1_1cvmx__dpi__srio__rx__bell__seqx__s.html">cvmx_dpi_srio_rx_bell_seqx_s</a>   <a class="code" href="unioncvmx__dpi__srio__rx__bell__seqx.html#a1453714442e46d309d048394f0173faf">cnf75xx</a>;
<a name="l03488"></a>03488 };
<a name="l03489"></a><a class="code" href="cvmx-dpi-defs_8h.html#a71dd07a207055d2fab1986a85fd6c4cb">03489</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__srio__rx__bell__seqx.html" title="cvmx_dpi_srio_rx_bell_seq#">cvmx_dpi_srio_rx_bell_seqx</a> <a class="code" href="unioncvmx__dpi__srio__rx__bell__seqx.html" title="cvmx_dpi_srio_rx_bell_seq#">cvmx_dpi_srio_rx_bell_seqx_t</a>;
<a name="l03490"></a>03490 <span class="comment"></span>
<a name="l03491"></a>03491 <span class="comment">/**</span>
<a name="l03492"></a>03492 <span class="comment"> * cvmx_dpi_swa_q_vmid</span>
<a name="l03493"></a>03493 <span class="comment"> *</span>
<a name="l03494"></a>03494 <span class="comment"> * Not used.</span>
<a name="l03495"></a>03495 <span class="comment"> *</span>
<a name="l03496"></a>03496 <span class="comment"> */</span>
<a name="l03497"></a><a class="code" href="unioncvmx__dpi__swa__q__vmid.html">03497</a> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__swa__q__vmid.html" title="cvmx_dpi_swa_q_vmid">cvmx_dpi_swa_q_vmid</a> {
<a name="l03498"></a><a class="code" href="unioncvmx__dpi__swa__q__vmid.html#a7cb8a79c983d46554b7d1297aa530304">03498</a>     uint64_t <a class="code" href="unioncvmx__dpi__swa__q__vmid.html#a7cb8a79c983d46554b7d1297aa530304">u64</a>;
<a name="l03499"></a><a class="code" href="structcvmx__dpi__swa__q__vmid_1_1cvmx__dpi__swa__q__vmid__s.html">03499</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__swa__q__vmid_1_1cvmx__dpi__swa__q__vmid__s.html">cvmx_dpi_swa_q_vmid_s</a> {
<a name="l03500"></a>03500 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03501"></a>03501 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__swa__q__vmid_1_1cvmx__dpi__swa__q__vmid__s.html#ad31103f7349511c0b00bb974db1f15eb">vmid7</a>                        : 8;  <span class="comment">/**&lt; The SWA VMID for queue 7. */</span>
<a name="l03502"></a>03502     uint64_t <a class="code" href="structcvmx__dpi__swa__q__vmid_1_1cvmx__dpi__swa__q__vmid__s.html#a76b65892308c9730f4a0092195ef151e">vmid6</a>                        : 8;  <span class="comment">/**&lt; The SWA VMID for queue 6. */</span>
<a name="l03503"></a>03503     uint64_t <a class="code" href="structcvmx__dpi__swa__q__vmid_1_1cvmx__dpi__swa__q__vmid__s.html#ad42e47bd2189bc6bb497b00860183c4a">vmid5</a>                        : 8;  <span class="comment">/**&lt; The SWA VMID for queue 5. */</span>
<a name="l03504"></a>03504     uint64_t <a class="code" href="structcvmx__dpi__swa__q__vmid_1_1cvmx__dpi__swa__q__vmid__s.html#a10f09af2574061000dc9a72a41feb362">vmid4</a>                        : 8;  <span class="comment">/**&lt; The SWA VMID for queue 4. */</span>
<a name="l03505"></a>03505     uint64_t <a class="code" href="structcvmx__dpi__swa__q__vmid_1_1cvmx__dpi__swa__q__vmid__s.html#a2da9b5ca0d3b30176ce89366565cd0e8">vmid3</a>                        : 8;  <span class="comment">/**&lt; The SWA VMID for queue 3. */</span>
<a name="l03506"></a>03506     uint64_t <a class="code" href="structcvmx__dpi__swa__q__vmid_1_1cvmx__dpi__swa__q__vmid__s.html#a278eee30daad71cce8ef0cc6519e061a">vmid2</a>                        : 8;  <span class="comment">/**&lt; The SWA VMID for queue 2. */</span>
<a name="l03507"></a>03507     uint64_t <a class="code" href="structcvmx__dpi__swa__q__vmid_1_1cvmx__dpi__swa__q__vmid__s.html#a79d3b7482f47d6eb1f581afa34a01cbb">vmid1</a>                        : 8;  <span class="comment">/**&lt; The SWA VMID for queue 1. */</span>
<a name="l03508"></a>03508     uint64_t <a class="code" href="structcvmx__dpi__swa__q__vmid_1_1cvmx__dpi__swa__q__vmid__s.html#a2e3bd4e98f3d091d5e1f226e88aa76b7">vmid0</a>                        : 8;  <span class="comment">/**&lt; The SWA VMID for queue 0. */</span>
<a name="l03509"></a>03509 <span class="preprocessor">#else</span>
<a name="l03510"></a><a class="code" href="structcvmx__dpi__swa__q__vmid_1_1cvmx__dpi__swa__q__vmid__s.html#a2e3bd4e98f3d091d5e1f226e88aa76b7">03510</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__dpi__swa__q__vmid_1_1cvmx__dpi__swa__q__vmid__s.html#a2e3bd4e98f3d091d5e1f226e88aa76b7">vmid0</a>                        : 8;
<a name="l03511"></a><a class="code" href="structcvmx__dpi__swa__q__vmid_1_1cvmx__dpi__swa__q__vmid__s.html#a79d3b7482f47d6eb1f581afa34a01cbb">03511</a>     uint64_t <a class="code" href="structcvmx__dpi__swa__q__vmid_1_1cvmx__dpi__swa__q__vmid__s.html#a79d3b7482f47d6eb1f581afa34a01cbb">vmid1</a>                        : 8;
<a name="l03512"></a><a class="code" href="structcvmx__dpi__swa__q__vmid_1_1cvmx__dpi__swa__q__vmid__s.html#a278eee30daad71cce8ef0cc6519e061a">03512</a>     uint64_t <a class="code" href="structcvmx__dpi__swa__q__vmid_1_1cvmx__dpi__swa__q__vmid__s.html#a278eee30daad71cce8ef0cc6519e061a">vmid2</a>                        : 8;
<a name="l03513"></a><a class="code" href="structcvmx__dpi__swa__q__vmid_1_1cvmx__dpi__swa__q__vmid__s.html#a2da9b5ca0d3b30176ce89366565cd0e8">03513</a>     uint64_t <a class="code" href="structcvmx__dpi__swa__q__vmid_1_1cvmx__dpi__swa__q__vmid__s.html#a2da9b5ca0d3b30176ce89366565cd0e8">vmid3</a>                        : 8;
<a name="l03514"></a><a class="code" href="structcvmx__dpi__swa__q__vmid_1_1cvmx__dpi__swa__q__vmid__s.html#a10f09af2574061000dc9a72a41feb362">03514</a>     uint64_t <a class="code" href="structcvmx__dpi__swa__q__vmid_1_1cvmx__dpi__swa__q__vmid__s.html#a10f09af2574061000dc9a72a41feb362">vmid4</a>                        : 8;
<a name="l03515"></a><a class="code" href="structcvmx__dpi__swa__q__vmid_1_1cvmx__dpi__swa__q__vmid__s.html#ad42e47bd2189bc6bb497b00860183c4a">03515</a>     uint64_t <a class="code" href="structcvmx__dpi__swa__q__vmid_1_1cvmx__dpi__swa__q__vmid__s.html#ad42e47bd2189bc6bb497b00860183c4a">vmid5</a>                        : 8;
<a name="l03516"></a><a class="code" href="structcvmx__dpi__swa__q__vmid_1_1cvmx__dpi__swa__q__vmid__s.html#a76b65892308c9730f4a0092195ef151e">03516</a>     uint64_t <a class="code" href="structcvmx__dpi__swa__q__vmid_1_1cvmx__dpi__swa__q__vmid__s.html#a76b65892308c9730f4a0092195ef151e">vmid6</a>                        : 8;
<a name="l03517"></a><a class="code" href="structcvmx__dpi__swa__q__vmid_1_1cvmx__dpi__swa__q__vmid__s.html#ad31103f7349511c0b00bb974db1f15eb">03517</a>     uint64_t <a class="code" href="structcvmx__dpi__swa__q__vmid_1_1cvmx__dpi__swa__q__vmid__s.html#ad31103f7349511c0b00bb974db1f15eb">vmid7</a>                        : 8;
<a name="l03518"></a>03518 <span class="preprocessor">#endif</span>
<a name="l03519"></a>03519 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__dpi__swa__q__vmid.html#a358414c2691941a5315ab67d61b31cb7">s</a>;
<a name="l03520"></a><a class="code" href="unioncvmx__dpi__swa__q__vmid.html#ad8710ea55801373f7488b5c272565026">03520</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__swa__q__vmid_1_1cvmx__dpi__swa__q__vmid__s.html">cvmx_dpi_swa_q_vmid_s</a>          <a class="code" href="unioncvmx__dpi__swa__q__vmid.html#ad8710ea55801373f7488b5c272565026">cn73xx</a>;
<a name="l03521"></a><a class="code" href="unioncvmx__dpi__swa__q__vmid.html#a1e628cad440ff9a6ba4d1365e7ddc8d8">03521</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__swa__q__vmid_1_1cvmx__dpi__swa__q__vmid__s.html">cvmx_dpi_swa_q_vmid_s</a>          <a class="code" href="unioncvmx__dpi__swa__q__vmid.html#a1e628cad440ff9a6ba4d1365e7ddc8d8">cn78xx</a>;
<a name="l03522"></a><a class="code" href="unioncvmx__dpi__swa__q__vmid.html#a643ab9dfd7ac5abdc8521824930241c4">03522</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__swa__q__vmid_1_1cvmx__dpi__swa__q__vmid__s.html">cvmx_dpi_swa_q_vmid_s</a>          <a class="code" href="unioncvmx__dpi__swa__q__vmid.html#a643ab9dfd7ac5abdc8521824930241c4">cn78xxp1</a>;
<a name="l03523"></a><a class="code" href="unioncvmx__dpi__swa__q__vmid.html#a837abd75f30f9baa7f8398e1a201f458">03523</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__dpi__swa__q__vmid_1_1cvmx__dpi__swa__q__vmid__s.html">cvmx_dpi_swa_q_vmid_s</a>          <a class="code" href="unioncvmx__dpi__swa__q__vmid.html#a837abd75f30f9baa7f8398e1a201f458">cnf75xx</a>;
<a name="l03524"></a>03524 };
<a name="l03525"></a><a class="code" href="cvmx-dpi-defs_8h.html#ab2f3e7eebb0ddee03d3830e6716eff25">03525</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__dpi__swa__q__vmid.html" title="cvmx_dpi_swa_q_vmid">cvmx_dpi_swa_q_vmid</a> <a class="code" href="unioncvmx__dpi__swa__q__vmid.html" title="cvmx_dpi_swa_q_vmid">cvmx_dpi_swa_q_vmid_t</a>;
<a name="l03526"></a>03526 
<a name="l03527"></a>03527 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
