[["Building Blocks for Data Flow Prototypes.", ["Jack B. Dennis", "G. Andrew Boughton", "Clement K. C. Leung"], "https://doi.org/10.1145/800053.801902", 8], ["A Multiple Stream Microprocessor Prototype System: AMP-1.", ["Edward S. Davidson"], "https://doi.org/10.1145/800053.801903", 8], ["Kensur: An Architecture Oriented Towards Programming Languages Translation.", ["F. Andre", "Jean-Pierre Banatre", "Hughes Leroy", "G. Paget", "Florimond Ployette", "Jean-Paul Routeau"], "https://doi.org/10.1145/800053.801904", 6], ["Distributed Fault-Tolerance For Large Multiprocessor Systems.", ["Jon G. Kuhl", "Sudhakar M. Reddy"], "https://doi.org/10.1145/800053.801905", 8], ["A Comparison Connection Assignment for Diagnosis of Multiprocessor Systems.", ["Miroslaw Malek"], "https://doi.org/10.1145/800053.801906", 6], ["A Concept for Test and Reconfiguration of a Fault-Tolerant VLSI Processor System.", ["Karl-Erwin Grosspietsch", "Jorg Kaiser", "Edgar Nett"], "https://doi.org/10.1145/800053.801907", 7], ["Path Building in Cellular Partitioning Networks.", ["Jean-Paul Brassard", "Jan Gecsei"], "https://doi.org/10.1145/800053.801908", 7], ["MIMD Machine Communication Using the Augmented Data Manipulator Network.", ["Robert J. McMillen", "Howard Jay Siegel"], "https://doi.org/10.1145/800053.801909", 10], ["Fault Tolerance of a Class of Connecting Networks.", ["John Paul Shen", "John P. Hayes"], "https://doi.org/10.1145/800053.801910", 11], ["On the Comparison Between Single and Multiple Processor Systems.", ["Edward G. Coffman Jr.", "Kimming So"], "https://doi.org/10.1145/800053.801911", 8], ["Performance of a Collision-Free Local Bus Network Having Asynchronous Distributed Control.", ["V. Carl Hamacher", "Gerald S. Shedler"], "https://doi.org/10.1145/800053.801912", 8], ["Timed Petri Nets and Preliminary Performance Evaluation.", ["Wlodzimierz M. Zuberek"], "https://doi.org/10.1145/800053.801913", 9], ["Retrospective on High-Level Language Computer Architecture.", ["David R. Ditzel", "David A. Patterson"], "https://doi.org/10.1145/800053.801914", 8], ["M3L: A List-Directed Architecture.", ["Jean-Paul Sansonnet", "Michel Castan", "Christian Percebois"], "https://doi.org/10.1145/800053.801915", 8], ["A Practical Parallel Garbage Collection Algorithm and Its Implementation.", ["Yasushi Hibino"], "https://doi.org/10.1145/800053.801916", 8], ["A Multi-Processor Reduction Machine for User-Defined Reduction Languages.", ["Philip C. Trevleaven", "Geoffrey F. Mole"], "https://doi.org/10.1145/800053.801917", 10], ["A Single User Multiprocessor Incorporating Processor Manipulation Facilities.", ["Jeffrey M. Tobias"], "https://doi.org/10.1145/800053.801918", 8], ["The Munet: A Scalable Decentralized Architecture For Parallel Computers.", ["Robert H. Halstead Jr.", "Stephen A. Ward"], "https://doi.org/10.1145/800053.801919", 7], ["A Processor for a High-Performance Personal Computer.", ["Butler W. Lampson", "Kenneth A. Pier"], "https://doi.org/10.1145/800053.801920", 15], ["MU6-G: A New Design to Achieve Mainframe Performance from a Mini-Sized Computer.", ["David B. G. Edwards", "Alan E. Knowles", "J. V. Woods"], "https://doi.org/10.1145/800053.801921", 7], ["Architecture of a Massively Parallel Processor.", ["Kenneth E. Batcher"], "https://doi.org/10.1145/800053.801922", 6], ["The Intel 8087 Numeric Data Processor.", ["John Palmer"], "https://doi.org/10.1145/800053.801923", 8], ["Efficient Mapping of Algorthims To Single-Stage Interconnections.", ["Robert H. Kuhn"], "https://doi.org/10.1145/800053.801924", 8], ["A Self-Routing Benes Network.", ["David Nassimi"], "https://doi.org/10.1145/800053.801925", 6], ["An Adaptable Network for Functional Distributed Systems.", ["Hermann von Issendorff", "W. Grunewald"], "https://doi.org/10.1145/800053.801926", 6], ["A Combination of Field and Current Access Techniques for Effiecient and Cost-Effective Bubble Memories.", ["Mokhtar Boshra Riad"], "https://doi.org/10.1145/800053.801927", 9], ["Designing Linear Storage Hierarchies so as to Maximize Reliability Subject to Cost and Performance Constraints.", ["Kishor S. Trivedi"], "https://doi.org/10.1145/800053.801928", 7], ["An Associative/Parallel Processor for Partial Match Retrieval Using Superimposed Codes.", ["Sudhir Ahuja", "Charles S. Roberts"], "https://doi.org/10.1145/800053.801929", 10], ["A Microprocessor-Based Virtual Memory System.", ["M. D. Ruggiero", "Safwat G. Zaky"], "https://doi.org/10.1145/800053.801930", 8], ["A Technique for the Architectural Implementation of Software Subsystems.", ["Anand Jagannathan"], "https://doi.org/10.1145/800053.801931", 9], ["Security and Protection of Data in the IBM System/38.", ["Viktors Berstis"], "https://doi.org/10.1145/800053.801932", 8], ["Hardware Implementation of Communication Protocols: A Formal Approach.", ["Miguel Garcia Hoffman"], "https://doi.org/10.1145/800053.801933", 11], ["An Architecture with Comprehensive Facilities of Inter-Process Synchronization and Communication.", ["P. Guillier", "D. Slosberg"], "https://doi.org/10.1145/800053.801934", 7], ["The Cytocomputer: A Practical Pipelined Image Processor.", ["Robert M. Lougheed", "David L. McCubbrey"], "https://doi.org/10.1145/800053.801935", 7], ["Architectural Considerations for a Microprogrammable Emulating Engine Using Bitslices.", ["Constantine Halatsis", "Andries van Dam", "J. Joosten", "M. Letheren"], "https://doi.org/10.1145/800053.801936", 14], ["Online Pipeline Systems for Recursive Numeric Computations.", ["Mary Jane Irwin", "Don Heller"], "https://doi.org/10.1145/800053.801937", 8], ["Design of Special-Purpose VLSI Chips: Example and Opinions.", ["M. J. Foster", "H. T. Kung"], "https://doi.org/10.1145/800053.801938", 8], ["A Structured Language for CAD of Digital Systems.", ["Anshul Kumar", "P. C. P. Bhatt"], "https://doi.org/10.1145/800053.801939", 9], ["Hardware-Measurements of Storage Access Conflicts in the Processor Array EGPA.", ["Uwe Hercksen", "Rainer Klar", "Wolfgang Kleinoder"], "https://doi.org/10.1145/800053.801940", 8], ["A High-Level Multi-Lingual Multiprocessor KMP.", ["Mario Tokoro", "Kiichiro Tamaru", "Masaaki Mizuno", "Masao Hori"], "https://doi.org/10.1145/800053.801941", 9]]