# Lab 3 - Combinational Circuit Building Blocks by Jack Gaon and Francis Tanglao

## Part 1
### You can find the code for prior_encoder_test [*here*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%203/Part%201/prior_encoder_test.v)
### You can find the constraint file for prior_encoder_test [*here*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%203/Part%201/Nexys-A7-100T-Master.xdc)

## Part 2
### Block diagram for the first 7-segment driver
### ![Block diagram](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%203/Part%202/first%207-segment%20driver%20block%20diagram.png)
### You can find the code for first_sseg_driver [*here*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%203/Part%202/first_sseg_driver.v) 
### You can find the code for first_sseg_driver_test [*here*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%203/Part%202/first_sseg_driver_test.v)
### You can find the constraint file for first_sseg_driver_test [*here*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%203/Part%202/Nexys-A7-100T-Master.xdc)

## Part 3
### Block diagram for the BCD 7-segment calculator
### ![Block diagram](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%203/Part%203/bcd%207-segment%20calculator%20block%20diagram.png)
### You can find the code simple_calc_first_sseg [*here*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%203/Part%203/simple_calc_first_sseg.v)
### You can find the constraint file for simple_calc_first_sseg [*here*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%203/Part%203/Nexys-A7-100T-Master.xdc)
