DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "NUMERIC_STD"
)
(DmPackageRef
library "Ethernet"
unitName "ethernet"
)
]
libraryRefs [
"ieee"
"Ethernet"
]
)
version "27.1"
appVersion "2019.2 (Build 5)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 217,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 200,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
m 1
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 206,0
)
)
uid 2004,0
)
*15 (LogPort
port (LogicalPort
m 1
decl (Decl
n "mii_col"
t "std_ulogic"
o 2
suid 207,0
)
)
uid 2006,0
)
*16 (LogPort
port (LogicalPort
m 1
decl (Decl
n "reset"
t "std_ulogic"
o 14
suid 208,0
)
)
uid 2008,0
)
*17 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rx_address"
t "unsigned"
b "(ramAddressBitNb -1 DOWNTO 0)"
o 15
suid 209,0
)
)
uid 2010,0
)
*18 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rx_baseAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 16
suid 210,0
)
)
uid 2012,0
)
*19 (LogPort
port (LogicalPort
decl (Decl
n "rx_data"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 17
suid 211,0
)
)
uid 2014,0
)
*20 (LogPort
port (LogicalPort
decl (Decl
n "rx_startOfFrame"
t "std_ulogic"
o 18
suid 212,0
)
)
uid 2016,0
)
*21 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_address"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 19
suid 213,0
)
)
uid 2018,0
)
*22 (LogPort
port (LogicalPort
decl (Decl
n "tx_baseAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 20
suid 214,0
)
)
uid 2020,0
)
*23 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_data"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 21
suid 215,0
)
)
uid 2022,0
)
*24 (LogPort
port (LogicalPort
decl (Decl
n "tx_endOfFrame"
t "std_ulogic"
o 22
suid 216,0
)
)
uid 2024,0
)
*25 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_write"
t "std_ulogic"
o 23
suid 217,0
)
)
uid 2026,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 213,0
optionalChildren [
*26 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *27 (MRCItem
litem &1
pos 12
dimension 20
)
uid 215,0
optionalChildren [
*28 (MRCItem
litem &2
pos 0
dimension 20
uid 216,0
)
*29 (MRCItem
litem &3
pos 1
dimension 23
uid 217,0
)
*30 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 218,0
)
*31 (MRCItem
litem &14
pos 0
dimension 20
uid 2005,0
)
*32 (MRCItem
litem &15
pos 1
dimension 20
uid 2007,0
)
*33 (MRCItem
litem &16
pos 2
dimension 20
uid 2009,0
)
*34 (MRCItem
litem &17
pos 3
dimension 20
uid 2011,0
)
*35 (MRCItem
litem &18
pos 4
dimension 20
uid 2013,0
)
*36 (MRCItem
litem &19
pos 5
dimension 20
uid 2015,0
)
*37 (MRCItem
litem &20
pos 6
dimension 20
uid 2017,0
)
*38 (MRCItem
litem &21
pos 7
dimension 20
uid 2019,0
)
*39 (MRCItem
litem &22
pos 8
dimension 20
uid 2021,0
)
*40 (MRCItem
litem &23
pos 9
dimension 20
uid 2023,0
)
*41 (MRCItem
litem &24
pos 10
dimension 20
uid 2025,0
)
*42 (MRCItem
litem &25
pos 11
dimension 20
uid 2027,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 219,0
optionalChildren [
*43 (MRCItem
litem &5
pos 0
dimension 20
uid 220,0
)
*44 (MRCItem
litem &7
pos 1
dimension 50
uid 221,0
)
*45 (MRCItem
litem &8
pos 2
dimension 100
uid 222,0
)
*46 (MRCItem
litem &9
pos 3
dimension 50
uid 223,0
)
*47 (MRCItem
litem &10
pos 4
dimension 100
uid 224,0
)
*48 (MRCItem
litem &11
pos 5
dimension 100
uid 225,0
)
*49 (MRCItem
litem &12
pos 6
dimension 50
uid 226,0
)
*50 (MRCItem
litem &13
pos 7
dimension 80
uid 227,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 214,0
vaOverrides [
]
)
]
)
uid 199,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *51 (LEmptyRow
)
uid 229,0
optionalChildren [
*52 (RefLabelRowHdr
)
*53 (TitleRowHdr
)
*54 (FilterRowHdr
)
*55 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*56 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*57 (GroupColHdr
tm "GroupColHdrMgr"
)
*58 (NameColHdr
tm "GenericNameColHdrMgr"
)
*59 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*60 (InitColHdr
tm "GenericValueColHdrMgr"
)
*61 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*62 (EolColHdr
tm "GenericEolColHdrMgr"
)
*63 (LogGeneric
generic (GiElement
name "ramAddressBitNb"
type "positive"
value "10"
)
uid 278,0
)
*64 (LogGeneric
generic (GiElement
name "ramDataBitNb"
type "positive"
value "16"
)
uid 280,0
)
*65 (LogGeneric
generic (GiElement
name "miiDataBitNb"
type "positive"
value "4"
)
uid 282,0
)
*66 (LogGeneric
generic (GiElement
name "txVerbosity"
type "natural"
value "1"
)
uid 1201,0
)
*67 (LogGeneric
generic (GiElement
name "rxVerbosity"
type "natural"
value "1"
)
uid 1226,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 241,0
optionalChildren [
*68 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *69 (MRCItem
litem &51
pos 5
dimension 20
)
uid 243,0
optionalChildren [
*70 (MRCItem
litem &52
pos 0
dimension 20
uid 244,0
)
*71 (MRCItem
litem &53
pos 1
dimension 23
uid 245,0
)
*72 (MRCItem
litem &54
pos 2
hidden 1
dimension 20
uid 246,0
)
*73 (MRCItem
litem &63
pos 0
dimension 20
uid 279,0
)
*74 (MRCItem
litem &64
pos 1
dimension 20
uid 281,0
)
*75 (MRCItem
litem &65
pos 2
dimension 20
uid 283,0
)
*76 (MRCItem
litem &66
pos 4
dimension 20
uid 1202,0
)
*77 (MRCItem
litem &67
pos 3
dimension 20
uid 1227,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 247,0
optionalChildren [
*78 (MRCItem
litem &55
pos 0
dimension 20
uid 248,0
)
*79 (MRCItem
litem &57
pos 1
dimension 50
uid 249,0
)
*80 (MRCItem
litem &58
pos 2
dimension 100
uid 250,0
)
*81 (MRCItem
litem &59
pos 3
dimension 100
uid 251,0
)
*82 (MRCItem
litem &60
pos 4
dimension 50
uid 252,0
)
*83 (MRCItem
litem &61
pos 5
dimension 50
uid 253,0
)
*84 (MRCItem
litem &62
pos 6
dimension 80
uid 254,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 242,0
vaOverrides [
]
)
]
)
uid 228,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet_test\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet_test\\hds\\mii@to@ram_tester\\interface.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet_test\\hds\\mii@to@ram_tester\\interface.user"
)
(vvPair
variable "SourceDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "interface"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet_test\\hds\\mii@to@ram_tester"
)
(vvPair
variable "d_logical"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet_test\\hds\\miiToRam_tester"
)
(vvPair
variable "date"
value "11.11.2019"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "11"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "miiToRam_tester"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "interface"
)
(vvPair
variable "f_logical"
value "interface"
)
(vvPair
variable "f_noext"
value "interface"
)
(vvPair
variable "graphical_source_author"
value "silvan.zahno"
)
(vvPair
variable "graphical_source_date"
value "11.11.2019"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE6996"
)
(vvPair
variable "graphical_source_time"
value "07:36:48"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE6996"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Ethernet_test"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../Ethernet_test/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/ElN/Libraries/Ethernet_test/work"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "miiToRam_tester"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet_test\\hds\\mii@to@ram_tester\\interface"
)
(vvPair
variable "p_logical"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet_test\\hds\\miiToRam_tester\\interface"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$ISE_SCRATCH_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME"
)
(vvPair
variable "task_NC-SimPath"
value "C:\\EDA\\Modelsim\\win32"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "<TBD>"
)
(vvPair
variable "this_file"
value "interface"
)
(vvPair
variable "this_file_logical"
value "interface"
)
(vvPair
variable "time"
value "07:36:48"
)
(vvPair
variable "unit"
value "miiToRam_tester"
)
(vvPair
variable "user"
value "silvan.zahno"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "interface"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 198,0
optionalChildren [
*85 (SymbolBody
uid 8,0
optionalChildren [
*86 (CptPort
uid 1944,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1945,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77625,5250,78375,6000"
)
tg (CPTG
uid 1946,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1947,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "77300,7000,78700,10800"
st "clock"
ju 2
blo "78500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1948,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,5200,64500,6000"
st "clock           : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 206,0
)
)
)
*87 (CptPort
uid 1949,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1950,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53625,5250,54375,6000"
)
tg (CPTG
uid 1951,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1952,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "53300,7000,54700,12000"
st "mii_col"
ju 2
blo "54500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1953,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,6000,64500,6800"
st "mii_col         : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "mii_col"
t "std_ulogic"
o 2
suid 207,0
)
)
)
*88 (CptPort
uid 1954,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1955,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75625,5250,76375,6000"
)
tg (CPTG
uid 1956,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1957,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "75300,7000,76700,11100"
st "reset"
ju 2
blo "76500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1958,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,6800,64500,7600"
st "reset           : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "reset"
t "std_ulogic"
o 14
suid 208,0
)
)
)
*89 (CptPort
uid 1959,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1960,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97625,5250,98375,6000"
)
tg (CPTG
uid 1961,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1962,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "97300,7000,98700,15700"
st "rx_address"
ju 2
blo "98500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1963,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,7600,78500,8400"
st "rx_address      : OUT    unsigned (ramAddressBitNb -1 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_address"
t "unsigned"
b "(ramAddressBitNb -1 DOWNTO 0)"
o 15
suid 209,0
)
)
)
*90 (CptPort
uid 1964,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1965,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99625,5250,100375,6000"
)
tg (CPTG
uid 1966,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1967,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "99300,7000,100700,18800"
st "rx_baseAddress"
ju 2
blo "100500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1968,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,8400,78000,9200"
st "rx_baseAddress  : OUT    unsigned (ramAddressBitNb-1 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_baseAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 16
suid 210,0
)
)
)
*91 (CptPort
uid 1969,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1970,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95625,5250,96375,6000"
)
tg (CPTG
uid 1971,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1972,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "95300,7000,96700,12700"
st "rx_data"
ju 2
blo "96500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1973,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2000,81000,2800"
st "rx_data         : IN     std_ulogic_vector (ramDataBitNb-1 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "rx_data"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 17
suid 211,0
)
)
)
*92 (CptPort
uid 1974,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1975,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93625,5250,94375,6000"
)
tg (CPTG
uid 1976,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1977,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "93300,7000,94700,18900"
st "rx_startOfFrame"
ju 2
blo "94500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1978,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2800,64500,3600"
st "rx_startOfFrame : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "rx_startOfFrame"
t "std_ulogic"
o 18
suid 212,0
)
)
)
*93 (CptPort
uid 1979,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1980,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87625,5250,88375,6000"
)
tg (CPTG
uid 1981,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1982,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "87300,7000,88700,15700"
st "tx_address"
ju 2
blo "88500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1983,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,9200,78000,10000"
st "tx_address      : OUT    unsigned (ramAddressBitNb-1 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_address"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 19
suid 213,0
)
)
)
*94 (CptPort
uid 1984,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1985,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89625,5250,90375,6000"
)
tg (CPTG
uid 1986,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1987,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "89300,7000,90700,18800"
st "tx_baseAddress"
ju 2
blo "90500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1988,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,3600,78000,4400"
st "tx_baseAddress  : IN     unsigned (ramAddressBitNb-1 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "tx_baseAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 20
suid 214,0
)
)
)
*95 (CptPort
uid 1989,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1990,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "85625,5250,86375,6000"
)
tg (CPTG
uid 1991,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1992,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "85300,7000,86700,12700"
st "tx_data"
ju 2
blo "86500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1993,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,10000,81000,10800"
st "tx_data         : OUT    std_ulogic_vector (ramDataBitNb-1 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_data"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 21
suid 215,0
)
)
)
*96 (CptPort
uid 1994,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1995,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81625,5250,82375,6000"
)
tg (CPTG
uid 1996,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1997,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "81300,7000,82700,18300"
st "tx_endOfFrame"
ju 2
blo "82500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1998,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4400,64500,5200"
st "tx_endOfFrame   : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "tx_endOfFrame"
t "std_ulogic"
o 22
suid 216,0
)
)
)
*97 (CptPort
uid 1999,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2000,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83625,5250,84375,6000"
)
tg (CPTG
uid 2001,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2002,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "83300,7000,84700,13000"
st "tx_write"
ju 2
blo "84500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2003,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,10800,63500,11600"
st "tx_write        : OUT    std_ulogic 
"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_write"
t "std_ulogic"
o 23
suid 217,0
)
)
)
]
shape (Rectangle
uid 9,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,108000,14000"
)
oxt "15000,6000,129000,14000"
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "Verdana,12,0"
)
xt "55450,8600,65850,10000"
st "Ethernet_test"
blo "55450,9800"
)
second (Text
uid 12,0
va (VaSet
font "Verdana,12,0"
)
xt "55450,10000,67550,11400"
st "miiToRam_tester"
blo "55450,11200"
)
)
gi *98 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "Verdana,8,0"
)
xt "32500,6000,46100,13000"
st "Generic Declarations

ramAddressBitNb positive 10  
ramDataBitNb    positive 16  
miiDataBitNb    positive 4   
rxVerbosity     natural  1   
txVerbosity     natural  1   "
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "ramAddressBitNb"
type "positive"
value "10"
)
(GiElement
name "ramDataBitNb"
type "positive"
value "16"
)
(GiElement
name "miiDataBitNb"
type "positive"
value "4"
)
(GiElement
name "rxVerbosity"
type "natural"
value "1"
)
(GiElement
name "txVerbosity"
type "natural"
value "1"
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sTC 0
sF 0
)
portVis (PortSigDisplay
sTC 0
sF 0
)
)
*99 (Grouping
uid 16,0
optionalChildren [
*100 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,48000,53000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,48500,36200,48500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*101 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,44000,57000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,44500,53200,44500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*102 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,46000,53000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,46500,36200,46500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*103 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,46000,36000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,46500,32200,46500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*104 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,45000,73000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,45200,67300,46400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*105 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,44000,73000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,44500,57200,44500"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*106 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,44000,53000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "37350,44400,47650,45600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*107 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,47000,36000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,47500,32200,47500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*108 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,36000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,48500,32200,48500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*109 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,47000,53000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,47500,36200,47500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "32000,44000,73000,49000"
)
oxt "14000,66000,55000,71000"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *110 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
uid 49,0
va (VaSet
font "Verdana,8,1"
)
xt "0,0,6900,1000"
st "Package List"
blo "0,800"
)
*112 (MLText
uid 50,0
va (VaSet
)
xt "0,1000,17500,7000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.NUMERIC_STD.all;
LIBRARY Ethernet;
  USE Ethernet.ethernet.all;"
tm "PackageList"
)
]
)
windowSize "79,60,1098,740"
viewArea "-500,-500,71500,47920"
cachedDiagramExtent "0,0,108000,49000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
)
xt "1000,1000,5200,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName "Ethernet_test"
entityName "miiToRam_tb"
viewName "struct.bd"
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,43000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Verdana,12,0"
)
xt "25750,14600,32250,16000"
st "<library>"
blo "25750,15800"
)
second (Text
va (VaSet
font "Verdana,12,0"
)
xt "25750,16000,30350,17400"
st "<cell>"
blo "25750,17200"
)
)
gi *113 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,12000,9700,13000"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2500,1950"
st "In0"
blo "0,1750"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,4300,1950"
st "Buffer0"
blo "0,1750"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *114 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "42000,0,49000,1000"
st "Declarations"
blo "42000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,8,1"
)
xt "42000,1000,45400,2000"
st "Ports:"
blo "42000,1800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "Verdana,8,1"
)
xt "42000,11600,45000,12600"
st "User:"
blo "42000,12400"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "42000,0,49600,1000"
st "Internal User:"
blo "42000,800"
)
externalText (MLText
uid 5,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,12600,44000,12600"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 2027,0
activeModelName "Symbol:GEN"
)
