Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o E:/CELT_2.1/test_control_isim_beh.exe -prj E:/CELT_2.1/test_control_beh.prj work.test_control 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/CELT_2.1/control.vhd" into library work
Parsing VHDL file "E:/CELT_2.1/test_control.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture a_refresco of entity refresco [refresco_default]
Compiling architecture a_test_control of entity test_control
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable E:/CELT_2.1/test_control_isim_beh.exe
Fuse Memory Usage: 36960 KB
Fuse CPU Usage: 562 ms
