

================================================================
== Vitis HLS Report for 'queries_search_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_33_2'
================================================================
* Date:           Thu May 15 15:48:09 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        queries_search
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  9000015|  9000015|  45.000 ms|  45.000 ms|  9000015|  9000015|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_29_1_VITIS_LOOP_33_2  |  9000013|  9000013|        15|          3|          1|  3000000|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 3, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.74>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%min_dist_V = alloca i32 1"   --->   Operation 18 'alloca' 'min_dist_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%min_index = alloca i32 1"   --->   Operation 19 'alloca' 'min_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 20 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 21 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln13_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln13"   --->   Operation 22 'read' 'sext_ln13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln13_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln13_1"   --->   Operation 23 'read' 'sext_ln13_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln29_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln29"   --->   Operation 24 'read' 'sext_ln29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln13_cast = sext i62 %sext_ln13_read"   --->   Operation 25 'sext' 'sext_ln13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln13_1_cast = sext i62 %sext_ln13_1_read"   --->   Operation 26 'sext' 'sext_ln13_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln29_cast = sext i62 %sext_ln29_read"   --->   Operation 27 'sext' 'sext_ln29_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_7, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln0 = store i22 0, i22 %indvar_flatten"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln0 = store i12 0, i12 %t"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %min_index"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i22 %indvar_flatten" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:29]   --->   Operation 35 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.74ns)   --->   "%icmp_ln29 = icmp_eq  i22 %indvar_flatten_load, i22 3000000" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:29]   --->   Operation 36 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.inc5, void %for.end7.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:29]   --->   Operation 37 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln13_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:13]   --->   Operation 38 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln13_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:13]   --->   Operation 39 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [7/7] (3.65ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:13]   --->   Operation 40 'readreq' 'empty_21' <Predicate = (!icmp_ln29)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 41 [7/7] (3.65ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:13]   --->   Operation 41 'readreq' 'empty_22' <Predicate = (!icmp_ln29)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 42 [1/1] (0.82ns)   --->   "%add_ln29 = add i22 %indvar_flatten_load, i22 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:29]   --->   Operation 42 'add' 'add_ln29' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [6/7] (3.65ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:13]   --->   Operation 43 'readreq' 'empty_21' <Predicate = (!icmp_ln29)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 44 [6/7] (3.65ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:13]   --->   Operation 44 'readreq' 'empty_22' <Predicate = (!icmp_ln29)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln29 = store i22 %add_ln29, i22 %indvar_flatten" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:29]   --->   Operation 45 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 3.65>
ST_4 : Operation 46 [5/7] (3.65ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:13]   --->   Operation 46 'readreq' 'empty_21' <Predicate = (!icmp_ln29)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 47 [5/7] (3.65ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:13]   --->   Operation 47 'readreq' 'empty_22' <Predicate = (!icmp_ln29)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 48 [4/7] (3.65ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:13]   --->   Operation 48 'readreq' 'empty_21' <Predicate = (!icmp_ln29)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 49 [4/7] (3.65ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:13]   --->   Operation 49 'readreq' 'empty_22' <Predicate = (!icmp_ln29)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 50 [3/7] (3.65ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:13]   --->   Operation 50 'readreq' 'empty_21' <Predicate = (!icmp_ln29)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 51 [3/7] (3.65ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:13]   --->   Operation 51 'readreq' 'empty_22' <Predicate = (!icmp_ln29)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 52 [2/7] (3.65ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:13]   --->   Operation 52 'readreq' 'empty_21' <Predicate = (!icmp_ln29)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 53 [2/7] (3.65ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:13]   --->   Operation 53 'readreq' 'empty_22' <Predicate = (!icmp_ln29)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 54 [1/7] (3.65ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:13]   --->   Operation 54 'readreq' 'empty_21' <Predicate = (!icmp_ln29)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 55 [1/7] (3.65ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:13]   --->   Operation 55 'readreq' 'empty_22' <Predicate = (!icmp_ln29)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 56 [1/1] (3.65ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr"   --->   Operation 56 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln29)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 57 [1/1] (3.65ns)   --->   "%gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem1_addr"   --->   Operation 57 'read' 'gmem1_addr_read' <Predicate = (!icmp_ln29)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 3.65>
ST_10 : Operation 58 [1/1] (0.88ns)   --->   "%sub_ln813 = sub i32 %gmem0_addr_read, i32 %gmem1_addr_read"   --->   Operation 58 'sub' 'sub_ln813' <Predicate = (!icmp_ln29)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 59 [1/1] (3.65ns)   --->   "%gmem0_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr"   --->   Operation 59 'read' 'gmem0_addr_read_1' <Predicate = (!icmp_ln29)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 60 [1/1] (3.65ns)   --->   "%gmem1_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem1_addr"   --->   Operation 60 'read' 'gmem1_addr_read_1' <Predicate = (!icmp_ln29)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.65>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i32 %sub_ln813"   --->   Operation 61 'sext' 'sext_ln1273' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (3.17ns)   --->   "%mul_ln1273 = mul i48 %sext_ln1273, i48 %sext_ln1273"   --->   Operation 62 'mul' 'mul_ln1273' <Predicate = (!icmp_ln29)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 63 [1/1] (0.88ns)   --->   "%sub_ln813_1 = sub i32 %gmem0_addr_read_1, i32 %gmem1_addr_read_1"   --->   Operation 63 'sub' 'sub_ln813_1' <Predicate = (!icmp_ln29)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%tmp = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %mul_ln1273, i32 16, i32 47"   --->   Operation 64 'partselect' 'tmp' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (3.65ns)   --->   "%gmem0_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr"   --->   Operation 65 'read' 'gmem0_addr_read_2' <Predicate = (!icmp_ln29)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 66 [1/1] (3.65ns)   --->   "%gmem1_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem1_addr"   --->   Operation 66 'read' 'gmem1_addr_read_2' <Predicate = (!icmp_ln29)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 3.17>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1273_1 = sext i32 %sub_ln813_1"   --->   Operation 67 'sext' 'sext_ln1273_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (3.17ns)   --->   "%mul_ln1273_1 = mul i48 %sext_ln1273_1, i48 %sext_ln1273_1"   --->   Operation 68 'mul' 'mul_ln1273_1' <Predicate = (!icmp_ln29)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 69 [1/1] (0.88ns)   --->   "%sub_ln813_2 = sub i32 %gmem0_addr_read_2, i32 %gmem1_addr_read_2"   --->   Operation 69 'sub' 'sub_ln813_2' <Predicate = (!icmp_ln29)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.17>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1273_2 = sext i32 %sub_ln813_2"   --->   Operation 70 'sext' 'sext_ln1273_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_13 : Operation 71 [1/1] (3.17ns)   --->   "%mul_ln1273_2 = mul i48 %sext_ln1273_2, i48 %sext_ln1273_2"   --->   Operation 71 'mul' 'mul_ln1273_2' <Predicate = (!icmp_ln29)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.38>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln29_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:29]   --->   Operation 75 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 76 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "%min_dist_V_load = load i32 %min_dist_V" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:35]   --->   Operation 77 'load' 'min_dist_V_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_14 : Operation 78 [1/1] (0.00ns)   --->   "%min_index_load = load i32 %min_index" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:29]   --->   Operation 78 'load' 'min_index_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%t_load = load i12 %t" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:33]   --->   Operation 79 'load' 't_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_29_1_VITIS_LOOP_33_2_str"   --->   Operation 80 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_14 : Operation 81 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3000000, i64 3000000, i64 3000000"   --->   Operation 81 'speclooptripcount' 'empty' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_14 : Operation 82 [1/1] (0.62ns)   --->   "%icmp_ln33 = icmp_eq  i12 %t_load, i12 3000" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:33]   --->   Operation 82 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln29)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 83 [1/1] (0.29ns)   --->   "%select_ln29 = select i1 %icmp_ln33, i12 0, i12 %t_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:29]   --->   Operation 83 'select' 'select_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node min_index_1)   --->   "%select_ln29_1 = select i1 %icmp_ln33, i32 0, i32 %min_index_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:29]   --->   Operation 84 'select' 'select_ln29_1' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 85 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node min_index_1)   --->   "%t_cast = zext i12 %select_ln29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:29]   --->   Operation 86 'zext' 't_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:30]   --->   Operation 87 'specloopname' 'specloopname_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp, i16 0"   --->   Operation 88 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_14 : Operation 89 [1/1] (0.95ns)   --->   "%add_ln1347 = add i48 %shl_ln, i48 %mul_ln1273_1"   --->   Operation 89 'add' 'add_ln1347' <Predicate = (!icmp_ln29)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347, i32 16, i32 47"   --->   Operation 90 'partselect' 'tmp_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln838_1 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_1, i16 0"   --->   Operation 91 'bitconcatenate' 'shl_ln838_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.95ns)   --->   "%add_ln1347_1 = add i48 %shl_ln838_1, i48 %mul_ln1273_2"   --->   Operation 92 'add' 'add_ln1347_1' <Predicate = (!icmp_ln29)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln818_2 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_1, i32 16, i32 47"   --->   Operation 93 'partselect' 'trunc_ln818_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (0.85ns)   --->   "%icmp_ln1650 = icmp_sgt  i32 %min_dist_V_load, i32 %trunc_ln818_2"   --->   Operation 94 'icmp' 'icmp_ln1650' <Predicate = (!icmp_ln29)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 95 [1/1] (0.22ns)   --->   "%min_dist_V_1 = select i1 %icmp_ln1650, i32 %trunc_ln818_2, i32 %min_dist_V_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:35]   --->   Operation 95 'select' 'min_dist_V_1' <Predicate = (!icmp_ln29)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 96 [1/1] (0.22ns) (out node of the LUT)   --->   "%min_index_1 = select i1 %icmp_ln1650, i32 %t_cast, i32 %select_ln29_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:35]   --->   Operation 96 'select' 'min_index_1' <Predicate = (!icmp_ln29)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 97 [1/1] (0.74ns)   --->   "%t_1 = add i12 %select_ln29, i12 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:33]   --->   Operation 97 'add' 't_1' <Predicate = (!icmp_ln29)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 98 [1/1] (0.62ns)   --->   "%ifzero = icmp_eq  i12 %t_1, i12 3000" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:33]   --->   Operation 98 'icmp' 'ifzero' <Predicate = (!icmp_ln29)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %ifzero, void %ifFalse, void %ifTrue" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:33]   --->   Operation 99 'br' 'br_ln33' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (0.38ns)   --->   "%store_ln33 = store i12 %t_1, i12 %t" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:33]   --->   Operation 100 'store' 'store_ln33' <Predicate = (!icmp_ln29)> <Delay = 0.38>
ST_14 : Operation 101 [1/1] (0.38ns)   --->   "%store_ln35 = store i32 %min_index_1, i32 %min_index" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:35]   --->   Operation 101 'store' 'store_ln35' <Predicate = (!icmp_ln29)> <Delay = 0.38>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%store_ln35 = store i32 %min_dist_V_1, i32 %min_dist_V" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:35]   --->   Operation 102 'store' 'store_ln35' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4"   --->   Operation 103 'br' 'br_ln0' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 106 'ret' 'ret_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 3.65>
ST_15 : Operation 104 [1/1] (3.65ns)   --->   "%write_ln41 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem2_addr, i32 %min_index_1, i4 15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:41]   --->   Operation 104 'write' 'write_ln41' <Predicate = (!icmp_ln29 & ifzero)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 105 'br' 'br_ln0' <Predicate = (!icmp_ln29 & ifzero)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln13_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
min_dist_V          (alloca           ) [ 0111111111111110]
min_index           (alloca           ) [ 0111111111111110]
t                   (alloca           ) [ 0111111111111110]
indvar_flatten      (alloca           ) [ 0111000000000000]
sext_ln13_read      (read             ) [ 0000000000000000]
sext_ln13_1_read    (read             ) [ 0000000000000000]
sext_ln29_read      (read             ) [ 0000000000000000]
sext_ln13_cast      (sext             ) [ 0010000000000000]
sext_ln13_1_cast    (sext             ) [ 0010000000000000]
sext_ln29_cast      (sext             ) [ 0111111111111110]
specinterface_ln0   (specinterface    ) [ 0000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000]
store_ln0           (store            ) [ 0000000000000000]
store_ln0           (store            ) [ 0000000000000000]
store_ln0           (store            ) [ 0000000000000000]
br_ln0              (br               ) [ 0000000000000000]
indvar_flatten_load (load             ) [ 0011000000000000]
icmp_ln29           (icmp             ) [ 0111111111111111]
br_ln29             (br               ) [ 0000000000000000]
gmem1_addr          (getelementptr    ) [ 0111111111110000]
gmem0_addr          (getelementptr    ) [ 0111111111110000]
add_ln29            (add              ) [ 0000000000000000]
store_ln29          (store            ) [ 0000000000000000]
empty_21            (readreq          ) [ 0000000000000000]
empty_22            (readreq          ) [ 0000000000000000]
gmem0_addr_read     (read             ) [ 0100000000100000]
gmem1_addr_read     (read             ) [ 0100000000100000]
sub_ln813           (sub              ) [ 0010000000010000]
gmem0_addr_read_1   (read             ) [ 0010000000010000]
gmem1_addr_read_1   (read             ) [ 0010000000010000]
sext_ln1273         (sext             ) [ 0000000000000000]
mul_ln1273          (mul              ) [ 0000000000000000]
sub_ln813_1         (sub              ) [ 0001000000001000]
tmp                 (partselect       ) [ 0111000000001110]
gmem0_addr_read_2   (read             ) [ 0001000000001000]
gmem1_addr_read_2   (read             ) [ 0001000000001000]
sext_ln1273_1       (sext             ) [ 0000000000000000]
mul_ln1273_1        (mul              ) [ 0110000000000110]
sub_ln813_2         (sub              ) [ 0100000000000100]
sext_ln1273_2       (sext             ) [ 0000000000000000]
mul_ln1273_2        (mul              ) [ 0010000000000010]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000]
gmem2_addr          (getelementptr    ) [ 0001000000000001]
specpipeline_ln0    (specpipeline     ) [ 0000000000000000]
min_dist_V_load     (load             ) [ 0000000000000000]
min_index_load      (load             ) [ 0000000000000000]
t_load              (load             ) [ 0000000000000000]
specloopname_ln0    (specloopname     ) [ 0000000000000000]
empty               (speclooptripcount) [ 0000000000000000]
icmp_ln33           (icmp             ) [ 0000000000000000]
select_ln29         (select           ) [ 0000000000000000]
select_ln29_1       (select           ) [ 0000000000000000]
specpipeline_ln0    (specpipeline     ) [ 0000000000000000]
t_cast              (zext             ) [ 0000000000000000]
specloopname_ln30   (specloopname     ) [ 0000000000000000]
shl_ln              (bitconcatenate   ) [ 0000000000000000]
add_ln1347          (add              ) [ 0000000000000000]
tmp_1               (partselect       ) [ 0000000000000000]
shl_ln838_1         (bitconcatenate   ) [ 0000000000000000]
add_ln1347_1        (add              ) [ 0000000000000000]
trunc_ln818_2       (partselect       ) [ 0000000000000000]
icmp_ln1650         (icmp             ) [ 0000000000000000]
min_dist_V_1        (select           ) [ 0000000000000000]
min_index_1         (select           ) [ 0001000000000001]
t_1                 (add              ) [ 0000000000000000]
ifzero              (icmp             ) [ 0001000000000001]
br_ln33             (br               ) [ 0000000000000000]
store_ln33          (store            ) [ 0000000000000000]
store_ln35          (store            ) [ 0000000000000000]
store_ln35          (store            ) [ 0000000000000000]
br_ln0              (br               ) [ 0000000000000000]
write_ln41          (write            ) [ 0000000000000000]
br_ln0              (br               ) [ 0000000000000000]
ret_ln0             (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln29">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln29"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sext_ln13_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln13_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sext_ln13">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln13"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_29_1_VITIS_LOOP_33_2_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i32.i16"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="min_dist_V_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="min_dist_V/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="min_index_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="min_index/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="t_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="indvar_flatten_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="sext_ln13_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="62" slack="0"/>
<pin id="100" dir="0" index="1" bw="62" slack="0"/>
<pin id="101" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln13_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sext_ln13_1_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="62" slack="0"/>
<pin id="106" dir="0" index="1" bw="62" slack="0"/>
<pin id="107" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln13_1_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="sext_ln29_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="62" slack="0"/>
<pin id="112" dir="0" index="1" bw="62" slack="0"/>
<pin id="113" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln29_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_readreq_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="3" slack="0"/>
<pin id="120" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_21/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_readreq_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="0" index="2" bw="3" slack="0"/>
<pin id="127" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_22/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="7"/>
<pin id="133" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/9 gmem0_addr_read_1/10 gmem0_addr_read_2/11 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_read_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="7"/>
<pin id="138" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/9 gmem1_addr_read_1/10 gmem1_addr_read_2/11 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln41_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="1"/>
<pin id="143" dir="0" index="2" bw="32" slack="1"/>
<pin id="144" dir="0" index="3" bw="1" slack="0"/>
<pin id="145" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln41/15 "/>
</bind>
</comp>

<comp id="148" class="1005" name="reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read gmem0_addr_read_1 gmem0_addr_read_2 "/>
</bind>
</comp>

<comp id="152" class="1005" name="reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_read gmem1_addr_read_1 gmem1_addr_read_2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="0" index="1" bw="32" slack="1"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln813/10 sub_ln813_1/11 sub_ln813_2/12 "/>
</bind>
</comp>

<comp id="162" class="1005" name="reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln813 sub_ln813_1 sub_ln813_2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="sext_ln13_cast_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="62" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_cast/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="sext_ln13_1_cast_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="62" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_1_cast/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="sext_ln29_cast_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="62" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_cast/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln0_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="22" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln0_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="12" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln0_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="indvar_flatten_load_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="22" slack="0"/>
<pin id="195" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln29_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="22" slack="0"/>
<pin id="198" dir="0" index="1" bw="22" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="gmem1_addr_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="62" slack="1"/>
<pin id="205" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="gmem0_addr_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="62" slack="1"/>
<pin id="211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln29_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="22" slack="2"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln29_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="22" slack="0"/>
<pin id="221" dir="0" index="1" bw="22" slack="2"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sext_ln1273_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273/11 "/>
</bind>
</comp>

<comp id="228" class="1004" name="mul_ln1273_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1273/11 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="48" slack="0"/>
<pin id="237" dir="0" index="2" bw="6" slack="0"/>
<pin id="238" dir="0" index="3" bw="7" slack="0"/>
<pin id="239" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="244" class="1004" name="sext_ln1273_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_1/12 "/>
</bind>
</comp>

<comp id="248" class="1004" name="mul_ln1273_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="1" index="2" bw="48" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1273_1/12 "/>
</bind>
</comp>

<comp id="254" class="1004" name="sext_ln1273_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_2/13 "/>
</bind>
</comp>

<comp id="258" class="1004" name="mul_ln1273_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1273_2/13 "/>
</bind>
</comp>

<comp id="264" class="1004" name="gmem2_addr_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="62" slack="13"/>
<pin id="267" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/14 "/>
</bind>
</comp>

<comp id="269" class="1004" name="min_dist_V_load_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="13"/>
<pin id="271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="min_dist_V_load/14 "/>
</bind>
</comp>

<comp id="272" class="1004" name="min_index_load_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="13"/>
<pin id="274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="min_index_load/14 "/>
</bind>
</comp>

<comp id="275" class="1004" name="t_load_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="12" slack="13"/>
<pin id="277" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load/14 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln33_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="12" slack="0"/>
<pin id="280" dir="0" index="1" bw="12" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/14 "/>
</bind>
</comp>

<comp id="284" class="1004" name="select_ln29_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="12" slack="0"/>
<pin id="288" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/14 "/>
</bind>
</comp>

<comp id="292" class="1004" name="select_ln29_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="32" slack="0"/>
<pin id="296" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_1/14 "/>
</bind>
</comp>

<comp id="300" class="1004" name="t_cast_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="12" slack="0"/>
<pin id="302" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_cast/14 "/>
</bind>
</comp>

<comp id="304" class="1004" name="shl_ln_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="48" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="3"/>
<pin id="307" dir="0" index="2" bw="1" slack="0"/>
<pin id="308" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/14 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add_ln1347_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="48" slack="0"/>
<pin id="313" dir="0" index="1" bw="48" slack="2"/>
<pin id="314" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347/14 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="48" slack="0"/>
<pin id="319" dir="0" index="2" bw="6" slack="0"/>
<pin id="320" dir="0" index="3" bw="7" slack="0"/>
<pin id="321" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/14 "/>
</bind>
</comp>

<comp id="326" class="1004" name="shl_ln838_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="48" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln838_1/14 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln1347_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="48" slack="0"/>
<pin id="336" dir="0" index="1" bw="48" slack="1"/>
<pin id="337" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347_1/14 "/>
</bind>
</comp>

<comp id="339" class="1004" name="trunc_ln818_2_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="0" index="1" bw="48" slack="0"/>
<pin id="342" dir="0" index="2" bw="6" slack="0"/>
<pin id="343" dir="0" index="3" bw="7" slack="0"/>
<pin id="344" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_2/14 "/>
</bind>
</comp>

<comp id="349" class="1004" name="icmp_ln1650_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1650/14 "/>
</bind>
</comp>

<comp id="355" class="1004" name="min_dist_V_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="0" index="2" bw="32" slack="0"/>
<pin id="359" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_dist_V_1/14 "/>
</bind>
</comp>

<comp id="363" class="1004" name="min_index_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="12" slack="0"/>
<pin id="366" dir="0" index="2" bw="32" slack="0"/>
<pin id="367" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_index_1/14 "/>
</bind>
</comp>

<comp id="371" class="1004" name="t_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="12" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_1/14 "/>
</bind>
</comp>

<comp id="377" class="1004" name="ifzero_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="12" slack="0"/>
<pin id="379" dir="0" index="1" bw="12" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ifzero/14 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln33_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="12" slack="0"/>
<pin id="385" dir="0" index="1" bw="12" slack="13"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/14 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln35_store_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="13"/>
<pin id="391" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/14 "/>
</bind>
</comp>

<comp id="393" class="1004" name="store_ln35_store_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="13"/>
<pin id="396" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/14 "/>
</bind>
</comp>

<comp id="398" class="1005" name="min_dist_V_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="13"/>
<pin id="400" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="min_dist_V "/>
</bind>
</comp>

<comp id="404" class="1005" name="min_index_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="min_index "/>
</bind>
</comp>

<comp id="411" class="1005" name="t_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="12" slack="0"/>
<pin id="413" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="418" class="1005" name="indvar_flatten_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="22" slack="0"/>
<pin id="420" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="425" class="1005" name="sext_ln13_cast_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="64" slack="1"/>
<pin id="427" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln13_cast "/>
</bind>
</comp>

<comp id="430" class="1005" name="sext_ln13_1_cast_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="1"/>
<pin id="432" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln13_1_cast "/>
</bind>
</comp>

<comp id="435" class="1005" name="sext_ln29_cast_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="13"/>
<pin id="437" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="sext_ln29_cast "/>
</bind>
</comp>

<comp id="440" class="1005" name="indvar_flatten_load_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="22" slack="2"/>
<pin id="442" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opset="indvar_flatten_load "/>
</bind>
</comp>

<comp id="445" class="1005" name="icmp_ln29_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="1"/>
<pin id="447" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="449" class="1005" name="gmem1_addr_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="1"/>
<pin id="451" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="455" class="1005" name="gmem0_addr_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="1"/>
<pin id="457" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="461" class="1005" name="tmp_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="3"/>
<pin id="463" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="466" class="1005" name="mul_ln1273_1_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="48" slack="2"/>
<pin id="468" dir="1" index="1" bw="48" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln1273_1 "/>
</bind>
</comp>

<comp id="471" class="1005" name="mul_ln1273_2_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="48" slack="1"/>
<pin id="473" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1273_2 "/>
</bind>
</comp>

<comp id="476" class="1005" name="gmem2_addr_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="481" class="1005" name="min_index_1_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_index_1 "/>
</bind>
</comp>

<comp id="486" class="1005" name="ifzero_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="1"/>
<pin id="488" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ifzero "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="42" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="44" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="128"><net_src comp="42" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="44" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="134"><net_src comp="48" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="48" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="78" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="80" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="151"><net_src comp="130" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="135" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="148" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="152" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="156" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="98" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="104" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="110" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="36" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="38" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="20" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="200"><net_src comp="193" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="40" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="2" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="202" pin="2"/><net_sink comp="123" pin=1"/></net>

<net id="212"><net_src comp="4" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="208" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="218"><net_src comp="46" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="214" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="162" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="224" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="50" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="228" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="242"><net_src comp="28" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="243"><net_src comp="52" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="247"><net_src comp="162" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="244" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="162" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="254" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="0" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="282"><net_src comp="275" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="68" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="278" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="38" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="275" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="297"><net_src comp="278" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="20" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="272" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="303"><net_src comp="284" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="72" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="74" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="315"><net_src comp="304" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="322"><net_src comp="50" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="311" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="28" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="325"><net_src comp="52" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="331"><net_src comp="72" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="316" pin="4"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="74" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="338"><net_src comp="326" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="345"><net_src comp="50" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="334" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="347"><net_src comp="28" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="348"><net_src comp="52" pin="0"/><net_sink comp="339" pin=3"/></net>

<net id="353"><net_src comp="269" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="339" pin="4"/><net_sink comp="349" pin=1"/></net>

<net id="360"><net_src comp="349" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="339" pin="4"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="269" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="368"><net_src comp="349" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="300" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="292" pin="3"/><net_sink comp="363" pin=2"/></net>

<net id="375"><net_src comp="284" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="76" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="68" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="371" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="363" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="355" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="82" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="407"><net_src comp="86" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="410"><net_src comp="404" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="414"><net_src comp="90" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="417"><net_src comp="411" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="421"><net_src comp="94" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="424"><net_src comp="418" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="428"><net_src comp="166" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="433"><net_src comp="170" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="438"><net_src comp="174" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="443"><net_src comp="193" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="448"><net_src comp="196" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="202" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="458"><net_src comp="208" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="460"><net_src comp="455" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="464"><net_src comp="234" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="469"><net_src comp="248" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="474"><net_src comp="258" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="479"><net_src comp="264" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="484"><net_src comp="363" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="489"><net_src comp="377" pin="2"/><net_sink comp="486" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {15 }
 - Input state : 
	Port: queries_search_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_33_2 : gmem1 | {2 3 4 5 6 7 8 9 10 11 }
	Port: queries_search_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_33_2 : gmem0 | {2 3 4 5 6 7 8 9 10 11 }
	Port: queries_search_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_33_2 : sext_ln29 | {1 }
	Port: queries_search_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_33_2 : sext_ln13_1 | {1 }
	Port: queries_search_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_33_2 : sext_ln13 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln29 : 2
		br_ln29 : 3
	State 2
		empty_21 : 1
		empty_22 : 1
	State 3
		store_ln29 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		mul_ln1273 : 1
		tmp : 2
	State 12
		mul_ln1273_1 : 1
	State 13
		mul_ln1273_2 : 1
	State 14
		icmp_ln33 : 1
		select_ln29 : 2
		select_ln29_1 : 2
		t_cast : 3
		add_ln1347 : 1
		tmp_1 : 2
		shl_ln838_1 : 3
		add_ln1347_1 : 4
		trunc_ln818_2 : 5
		icmp_ln1650 : 6
		min_dist_V_1 : 7
		min_index_1 : 7
		t_1 : 3
		ifzero : 4
		br_ln33 : 5
		store_ln33 : 4
		store_ln35 : 8
		store_ln35 : 8
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |        add_ln29_fu_214       |    0    |    0    |    29   |
|    add   |       add_ln1347_fu_311      |    0    |    0    |    55   |
|          |      add_ln1347_1_fu_334     |    0    |    0    |    55   |
|          |          t_1_fu_371          |    0    |    0    |    19   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln29_fu_284      |    0    |    0    |    12   |
|  select  |     select_ln29_1_fu_292     |    0    |    0    |    32   |
|          |      min_dist_V_1_fu_355     |    0    |    0    |    32   |
|          |      min_index_1_fu_363      |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |       mul_ln1273_fu_228      |    3    |    0    |    20   |
|    mul   |      mul_ln1273_1_fu_248     |    3    |    0    |    20   |
|          |      mul_ln1273_2_fu_258     |    3    |    0    |    20   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln29_fu_196       |    0    |    0    |    15   |
|   icmp   |       icmp_ln33_fu_278       |    0    |    0    |    12   |
|          |      icmp_ln1650_fu_349      |    0    |    0    |    20   |
|          |         ifzero_fu_377        |    0    |    0    |    12   |
|----------|------------------------------|---------|---------|---------|
|    sub   |          grp_fu_156          |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|          |   sext_ln13_read_read_fu_98  |    0    |    0    |    0    |
|          | sext_ln13_1_read_read_fu_104 |    0    |    0    |    0    |
|   read   |  sext_ln29_read_read_fu_110  |    0    |    0    |    0    |
|          |        grp_read_fu_130       |    0    |    0    |    0    |
|          |        grp_read_fu_135       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_116      |    0    |    0    |    0    |
|          |      grp_readreq_fu_123      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |    write_ln41_write_fu_140   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     sext_ln13_cast_fu_166    |    0    |    0    |    0    |
|          |    sext_ln13_1_cast_fu_170   |    0    |    0    |    0    |
|   sext   |     sext_ln29_cast_fu_174    |    0    |    0    |    0    |
|          |      sext_ln1273_fu_224      |    0    |    0    |    0    |
|          |     sext_ln1273_1_fu_244     |    0    |    0    |    0    |
|          |     sext_ln1273_2_fu_254     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_234          |    0    |    0    |    0    |
|partselect|         tmp_1_fu_316         |    0    |    0    |    0    |
|          |     trunc_ln818_2_fu_339     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   zext   |         t_cast_fu_300        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|         shl_ln_fu_304        |    0    |    0    |    0    |
|          |      shl_ln838_1_fu_326      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    9    |    0    |   424   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     gmem0_addr_reg_455    |   32   |
|     gmem1_addr_reg_449    |   32   |
|     gmem2_addr_reg_476    |   32   |
|     icmp_ln29_reg_445     |    1   |
|       ifzero_reg_486      |    1   |
|indvar_flatten_load_reg_440|   22   |
|   indvar_flatten_reg_418  |   22   |
|     min_dist_V_reg_398    |   32   |
|    min_index_1_reg_481    |   32   |
|     min_index_reg_404     |   32   |
|    mul_ln1273_1_reg_466   |   48   |
|    mul_ln1273_2_reg_471   |   48   |
|          reg_148          |   32   |
|          reg_152          |   32   |
|          reg_162          |   32   |
|  sext_ln13_1_cast_reg_430 |   64   |
|   sext_ln13_cast_reg_425  |   64   |
|   sext_ln29_cast_reg_435  |   64   |
|         t_reg_411         |   12   |
|        tmp_reg_461        |   32   |
+---------------------------+--------+
|           Total           |   666  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_116 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_123 |  p1  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   128  ||  0.774  ||    18   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |    0   |   424  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   666  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    0   |   666  |   442  |
+-----------+--------+--------+--------+--------+
