
BNS_200_07.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011a54  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000032ec  08011c04  08011c04  00012c04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014ef0  08014ef0  00016170  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08014ef0  08014ef0  00015ef0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014ef8  08014ef8  00016170  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014ef8  08014ef8  00015ef8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08014efc  08014efc  00015efc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000170  20000000  08014f00  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00016170  2**0
                  CONTENTS
 10 .bss          00005d94  20000170  20000170  00016170  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20005f04  20005f04  00016170  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00016170  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002479c  00000000  00000000  000161a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000061d9  00000000  00000000  0003a93c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002000  00000000  00000000  00040b18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001921  00000000  00000000  00042b18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002c815  00000000  00000000  00044439  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002bd49  00000000  00000000  00070c4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f526c  00000000  00000000  0009c997  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00191c03  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008d3c  00000000  00000000  00191c48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000058  00000000  00000000  0019a984  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000170 	.word	0x20000170
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08011bec 	.word	0x08011bec

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000174 	.word	0x20000174
 80001ec:	08011bec 	.word	0x08011bec

080001f0 <strcmp>:
 80001f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001f8:	2a01      	cmp	r2, #1
 80001fa:	bf28      	it	cs
 80001fc:	429a      	cmpcs	r2, r3
 80001fe:	d0f7      	beq.n	80001f0 <strcmp>
 8000200:	1ad0      	subs	r0, r2, r3
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <aio_init>:
uint16_t curAOutVals[AIO_OUTPUT_COUNT_MAX] = {0};

uint8_t curInCount = 0;
uint8_t curOutCount = 0;

void aio_init(board_type_t type){
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	4603      	mov	r3, r0
 80005f4:	71fb      	strb	r3, [r7, #7]
	board = type;
 80005f6:	4a09      	ldr	r2, [pc, #36]	@ (800061c <aio_init+0x30>)
 80005f8:	79fb      	ldrb	r3, [r7, #7]
 80005fa:	7013      	strb	r3, [r2, #0]
	curInCount = aio_get_input_count();
 80005fc:	f000 f848 	bl	8000690 <aio_get_input_count>
 8000600:	4603      	mov	r3, r0
 8000602:	461a      	mov	r2, r3
 8000604:	4b06      	ldr	r3, [pc, #24]	@ (8000620 <aio_init+0x34>)
 8000606:	701a      	strb	r2, [r3, #0]
	curOutCount = aio_get_output_count();
 8000608:	f000 f858 	bl	80006bc <aio_get_output_count>
 800060c:	4603      	mov	r3, r0
 800060e:	461a      	mov	r2, r3
 8000610:	4b04      	ldr	r3, [pc, #16]	@ (8000624 <aio_init+0x38>)
 8000612:	701a      	strb	r2, [r3, #0]
}
 8000614:	bf00      	nop
 8000616:	3708      	adds	r7, #8
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	2000018c 	.word	0x2000018c
 8000620:	2000019c 	.word	0x2000019c
 8000624:	2000019d 	.word	0x2000019d

08000628 <aio_output_get>:
	for(uint8_t n=0; n< curOutCount; n++){
		curAOutVals[n] = 0;
	}
}

uint16_t  aio_output_get(uint8_t idx){
 8000628:	b480      	push	{r7}
 800062a:	b083      	sub	sp, #12
 800062c:	af00      	add	r7, sp, #0
 800062e:	4603      	mov	r3, r0
 8000630:	71fb      	strb	r3, [r7, #7]
	if(idx < curOutCount){
 8000632:	4b08      	ldr	r3, [pc, #32]	@ (8000654 <aio_output_get+0x2c>)
 8000634:	781b      	ldrb	r3, [r3, #0]
 8000636:	79fa      	ldrb	r2, [r7, #7]
 8000638:	429a      	cmp	r2, r3
 800063a:	d204      	bcs.n	8000646 <aio_output_get+0x1e>
		return curAOutVals[idx];
 800063c:	79fb      	ldrb	r3, [r7, #7]
 800063e:	4a06      	ldr	r2, [pc, #24]	@ (8000658 <aio_output_get+0x30>)
 8000640:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000644:	e000      	b.n	8000648 <aio_output_get+0x20>
	}else{
		return 0;
 8000646:	2300      	movs	r3, #0
	}
}
 8000648:	4618      	mov	r0, r3
 800064a:	370c      	adds	r7, #12
 800064c:	46bd      	mov	sp, r7
 800064e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000652:	4770      	bx	lr
 8000654:	2000019d 	.word	0x2000019d
 8000658:	20000198 	.word	0x20000198

0800065c <aio_input_get>:



uint16_t aio_input_get(uint8_t idx){
 800065c:	b480      	push	{r7}
 800065e:	b083      	sub	sp, #12
 8000660:	af00      	add	r7, sp, #0
 8000662:	4603      	mov	r3, r0
 8000664:	71fb      	strb	r3, [r7, #7]
	if(idx < curInCount){
 8000666:	4b08      	ldr	r3, [pc, #32]	@ (8000688 <aio_input_get+0x2c>)
 8000668:	781b      	ldrb	r3, [r3, #0]
 800066a:	79fa      	ldrb	r2, [r7, #7]
 800066c:	429a      	cmp	r2, r3
 800066e:	d204      	bcs.n	800067a <aio_input_get+0x1e>
		return curAInVals[idx];
 8000670:	79fb      	ldrb	r3, [r7, #7]
 8000672:	4a06      	ldr	r2, [pc, #24]	@ (800068c <aio_input_get+0x30>)
 8000674:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000678:	e000      	b.n	800067c <aio_input_get+0x20>
	}else{
		return 0;
 800067a:	2300      	movs	r3, #0
	}
}
 800067c:	4618      	mov	r0, r3
 800067e:	370c      	adds	r7, #12
 8000680:	46bd      	mov	sp, r7
 8000682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000686:	4770      	bx	lr
 8000688:	2000019c 	.word	0x2000019c
 800068c:	20000190 	.word	0x20000190

08000690 <aio_get_input_count>:


uint8_t aio_get_input_count(void) {
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0
    switch (board) {
 8000694:	4b08      	ldr	r3, [pc, #32]	@ (80006b8 <aio_get_input_count+0x28>)
 8000696:	781b      	ldrb	r3, [r3, #0]
 8000698:	2b00      	cmp	r3, #0
 800069a:	d002      	beq.n	80006a2 <aio_get_input_count+0x12>
 800069c:	2b02      	cmp	r3, #2
 800069e:	d002      	beq.n	80006a6 <aio_get_input_count+0x16>
 80006a0:	e003      	b.n	80006aa <aio_get_input_count+0x1a>
        case BOARD_TYPE_BABY: return AIO_INPUT_COUNT_BABY;
 80006a2:	2300      	movs	r3, #0
 80006a4:	e002      	b.n	80006ac <aio_get_input_count+0x1c>
        case BOARD_TYPE_MAMA: return AIO_INPUT_COUNT_MAMA;
 80006a6:	2304      	movs	r3, #4
 80006a8:	e000      	b.n	80006ac <aio_get_input_count+0x1c>
        default: return 0;
 80006aa:	2300      	movs	r3, #0
    }
}
 80006ac:	4618      	mov	r0, r3
 80006ae:	46bd      	mov	sp, r7
 80006b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b4:	4770      	bx	lr
 80006b6:	bf00      	nop
 80006b8:	2000018c 	.word	0x2000018c

080006bc <aio_get_output_count>:

/* New: Get output count based on board */
uint8_t aio_get_output_count(void) {
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0
    switch (board) {
 80006c0:	4b08      	ldr	r3, [pc, #32]	@ (80006e4 <aio_get_output_count+0x28>)
 80006c2:	781b      	ldrb	r3, [r3, #0]
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d002      	beq.n	80006ce <aio_get_output_count+0x12>
 80006c8:	2b02      	cmp	r3, #2
 80006ca:	d002      	beq.n	80006d2 <aio_get_output_count+0x16>
 80006cc:	e003      	b.n	80006d6 <aio_get_output_count+0x1a>
        case BOARD_TYPE_BABY: return AIO_OUTPUT_COUNT_BABY;
 80006ce:	2300      	movs	r3, #0
 80006d0:	e002      	b.n	80006d8 <aio_get_output_count+0x1c>
        case BOARD_TYPE_MAMA: return AIO_OUTPUT_COUNT_MAMA;
 80006d2:	2302      	movs	r3, #2
 80006d4:	e000      	b.n	80006d8 <aio_get_output_count+0x1c>
        default: return 0;
 80006d6:	2300      	movs	r3, #0
    }
}
 80006d8:	4618      	mov	r0, r3
 80006da:	46bd      	mov	sp, r7
 80006dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e0:	4770      	bx	lr
 80006e2:	bf00      	nop
 80006e4:	2000018c 	.word	0x2000018c

080006e8 <app_validate>:
#define APP_FLASH_ADDR 0x080E0000  // Example: Sector 11 on STM32F407 (128KB sector, adjust if needed)
#define APP_FLASH_SECTOR FLASH_SECTOR_11

static uint8_t host_node_id = 0;  // If unused, can remove

static bool app_validate(app_t *app, uint8_t max_in, uint8_t max_out) {
 80006e8:	b480      	push	{r7}
 80006ea:	b087      	sub	sp, #28
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
 80006f0:	460b      	mov	r3, r1
 80006f2:	70fb      	strb	r3, [r7, #3]
 80006f4:	4613      	mov	r3, r2
 80006f6:	70bb      	strb	r3, [r7, #2]
    if (app->num_lines > MAX_LINES) return false;
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 80006fe:	2b64      	cmp	r3, #100	@ 0x64
 8000700:	d901      	bls.n	8000706 <app_validate+0x1e>
 8000702:	2300      	movs	r3, #0
 8000704:	e0a5      	b.n	8000852 <app_validate+0x16a>

    // Validate version characters
    for (int i = 0; i < APP_VERSION_LEN; i++) {
 8000706:	2300      	movs	r3, #0
 8000708:	617b      	str	r3, [r7, #20]
 800070a:	e011      	b.n	8000730 <app_validate+0x48>
        uint8_t c = app->app_version[i];
 800070c:	687a      	ldr	r2, [r7, #4]
 800070e:	697b      	ldr	r3, [r7, #20]
 8000710:	4413      	add	r3, r2
 8000712:	f503 7348 	add.w	r3, r3, #800	@ 0x320
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	72fb      	strb	r3, [r7, #11]
        if (c < 0x20 || c > 0x7E) return false;
 800071a:	7afb      	ldrb	r3, [r7, #11]
 800071c:	2b1f      	cmp	r3, #31
 800071e:	d902      	bls.n	8000726 <app_validate+0x3e>
 8000720:	7afb      	ldrb	r3, [r7, #11]
 8000722:	2b7e      	cmp	r3, #126	@ 0x7e
 8000724:	d901      	bls.n	800072a <app_validate+0x42>
 8000726:	2300      	movs	r3, #0
 8000728:	e093      	b.n	8000852 <app_validate+0x16a>
    for (int i = 0; i < APP_VERSION_LEN; i++) {
 800072a:	697b      	ldr	r3, [r7, #20]
 800072c:	3301      	adds	r3, #1
 800072e:	617b      	str	r3, [r7, #20]
 8000730:	697b      	ldr	r3, [r7, #20]
 8000732:	2b09      	cmp	r3, #9
 8000734:	ddea      	ble.n	800070c <app_validate+0x24>
    }

    for (int l = 0; l < app->num_lines; l++) {
 8000736:	2300      	movs	r3, #0
 8000738:	613b      	str	r3, [r7, #16]
 800073a:	e081      	b.n	8000840 <app_validate+0x158>
        app_line_t *line = &app->lines[l];
 800073c:	693b      	ldr	r3, [r7, #16]
 800073e:	00db      	lsls	r3, r3, #3
 8000740:	687a      	ldr	r2, [r7, #4]
 8000742:	4413      	add	r3, r2
 8000744:	60fb      	str	r3, [r7, #12]
        switch (line->command) {
 8000746:	68fb      	ldr	r3, [r7, #12]
 8000748:	781b      	ldrb	r3, [r3, #0]
 800074a:	3b01      	subs	r3, #1
 800074c:	2b12      	cmp	r3, #18
 800074e:	d867      	bhi.n	8000820 <app_validate+0x138>
 8000750:	a201      	add	r2, pc, #4	@ (adr r2, 8000758 <app_validate+0x70>)
 8000752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000756:	bf00      	nop
 8000758:	080007a5 	.word	0x080007a5
 800075c:	080007a5 	.word	0x080007a5
 8000760:	080007b3 	.word	0x080007b3
 8000764:	080007e1 	.word	0x080007e1
 8000768:	08000825 	.word	0x08000825
 800076c:	080007ef 	.word	0x080007ef
 8000770:	080007e1 	.word	0x080007e1
 8000774:	08000825 	.word	0x08000825
 8000778:	08000825 	.word	0x08000825
 800077c:	08000821 	.word	0x08000821
 8000780:	08000821 	.word	0x08000821
 8000784:	08000821 	.word	0x08000821
 8000788:	08000821 	.word	0x08000821
 800078c:	08000821 	.word	0x08000821
 8000790:	08000821 	.word	0x08000821
 8000794:	08000821 	.word	0x08000821
 8000798:	08000821 	.word	0x08000821
 800079c:	08000801 	.word	0x08000801
 80007a0:	08000825 	.word	0x08000825
            case APP_CMD_ACTIVATE_OUTPUT:
            case APP_CMD_DEACTIVATE_OUTPUT:
                if (line->port >= max_out) return false;
 80007a4:	68fb      	ldr	r3, [r7, #12]
 80007a6:	785b      	ldrb	r3, [r3, #1]
 80007a8:	78ba      	ldrb	r2, [r7, #2]
 80007aa:	429a      	cmp	r2, r3
 80007ac:	d83c      	bhi.n	8000828 <app_validate+0x140>
 80007ae:	2300      	movs	r3, #0
 80007b0:	e04f      	b.n	8000852 <app_validate+0x16a>
                break;
            case APP_CMD_TEST_INPUT:
                if (line->port >= max_in) return false;
 80007b2:	68fb      	ldr	r3, [r7, #12]
 80007b4:	785b      	ldrb	r3, [r3, #1]
 80007b6:	78fa      	ldrb	r2, [r7, #3]
 80007b8:	429a      	cmp	r2, r3
 80007ba:	d801      	bhi.n	80007c0 <app_validate+0xd8>
 80007bc:	2300      	movs	r3, #0
 80007be:	e048      	b.n	8000852 <app_validate+0x16a>
                if (line->goto_true >= app->num_lines || line->goto_false >= app->num_lines) return false;
 80007c0:	68fb      	ldr	r3, [r7, #12]
 80007c2:	789a      	ldrb	r2, [r3, #2]
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 80007ca:	429a      	cmp	r2, r3
 80007cc:	d206      	bcs.n	80007dc <app_validate+0xf4>
 80007ce:	68fb      	ldr	r3, [r7, #12]
 80007d0:	78da      	ldrb	r2, [r3, #3]
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 80007d8:	429a      	cmp	r2, r3
 80007da:	d327      	bcc.n	800082c <app_validate+0x144>
 80007dc:	2300      	movs	r3, #0
 80007de:	e038      	b.n	8000852 <app_validate+0x16a>
                break;
            case APP_CMD_WAIT_INPUT_TRUE:
            case APP_CMD_WAIT_INPUT_FALSE:
                if (line->port >= max_in) return false;
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	785b      	ldrb	r3, [r3, #1]
 80007e4:	78fa      	ldrb	r2, [r7, #3]
 80007e6:	429a      	cmp	r2, r3
 80007e8:	d822      	bhi.n	8000830 <app_validate+0x148>
 80007ea:	2300      	movs	r3, #0
 80007ec:	e031      	b.n	8000852 <app_validate+0x16a>
                break;
            case APP_CMD_DELAY:
                // param1 is uint32_t, no specific validation needed
                break;
            case APP_CMD_GOTO:
                if (line->goto_true >= app->num_lines) return false;
 80007ee:	68fb      	ldr	r3, [r7, #12]
 80007f0:	789a      	ldrb	r2, [r3, #2]
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 80007f8:	429a      	cmp	r2, r3
 80007fa:	d31b      	bcc.n	8000834 <app_validate+0x14c>
 80007fc:	2300      	movs	r3, #0
 80007fe:	e028      	b.n	8000852 <app_validate+0x16a>
            case APP_CMD_WAIT_FOR_MSG:
            case APP_CMD_SEND_MSG:
                // param1 is message value (uint32_t, but effectively uint8_t)
                break;
            case APP_CMD_TEST_FOR_MSG:
                if (line->goto_true >= app->num_lines || line->goto_false >= app->num_lines) return false;
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	789a      	ldrb	r2, [r3, #2]
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 800080a:	429a      	cmp	r2, r3
 800080c:	d206      	bcs.n	800081c <app_validate+0x134>
 800080e:	68fb      	ldr	r3, [r7, #12]
 8000810:	78da      	ldrb	r2, [r3, #3]
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 8000818:	429a      	cmp	r2, r3
 800081a:	d30d      	bcc.n	8000838 <app_validate+0x150>
 800081c:	2300      	movs	r3, #0
 800081e:	e018      	b.n	8000852 <app_validate+0x16a>
                break;
            case APP_CMD_ALL_OUTPUTS_OFF:
                // No parameters to validate
                break;
            default:
                return false;  // Unknown command
 8000820:	2300      	movs	r3, #0
 8000822:	e016      	b.n	8000852 <app_validate+0x16a>
                break;
 8000824:	bf00      	nop
 8000826:	e008      	b.n	800083a <app_validate+0x152>
                break;
 8000828:	bf00      	nop
 800082a:	e006      	b.n	800083a <app_validate+0x152>
                break;
 800082c:	bf00      	nop
 800082e:	e004      	b.n	800083a <app_validate+0x152>
                break;
 8000830:	bf00      	nop
 8000832:	e002      	b.n	800083a <app_validate+0x152>
                break;
 8000834:	bf00      	nop
 8000836:	e000      	b.n	800083a <app_validate+0x152>
                break;
 8000838:	bf00      	nop
    for (int l = 0; l < app->num_lines; l++) {
 800083a:	693b      	ldr	r3, [r7, #16]
 800083c:	3301      	adds	r3, #1
 800083e:	613b      	str	r3, [r7, #16]
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 8000846:	461a      	mov	r2, r3
 8000848:	693b      	ldr	r3, [r7, #16]
 800084a:	4293      	cmp	r3, r2
 800084c:	f6ff af76 	blt.w	800073c <app_validate+0x54>
        }
    }
    return true;
 8000850:	2301      	movs	r3, #1
}
 8000852:	4618      	mov	r0, r3
 8000854:	371c      	adds	r7, #28
 8000856:	46bd      	mov	sp, r7
 8000858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085c:	4770      	bx	lr
 800085e:	bf00      	nop

08000860 <app_init>:

void app_init(void) {
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0
    app_load_from_flash();
 8000864:	f000 f970 	bl	8000b48 <app_load_from_flash>
    // Other init if needed
}
 8000868:	bf00      	nop
 800086a:	bd80      	pop	{r7, pc}

0800086c <app_task>:

void app_task(void) {
 800086c:	b580      	push	{r7, lr}
 800086e:	b084      	sub	sp, #16
 8000870:	af00      	add	r7, sp, #0
//    board_type_t type = board_get_type();
//    uint8_t max_in = dio_get_input_count();
    uint8_t max_out = dio_get_output_count();
 8000872:	f001 f8bf 	bl	80019f4 <dio_get_output_count>
 8000876:	4603      	mov	r3, r0
 8000878:	737b      	strb	r3, [r7, #13]
    uint8_t numAppsRunning = 0;
 800087a:	2300      	movs	r3, #0
 800087c:	73fb      	strb	r3, [r7, #15]

    for (uint8_t a = 0; a < NUM_APPS; a++) {
 800087e:	2300      	movs	r3, #0
 8000880:	73bb      	strb	r3, [r7, #14]
 8000882:	e141      	b.n	8000b08 <app_task+0x29c>
        app_t *app = &apps[a];
 8000884:	7bbb      	ldrb	r3, [r7, #14]
 8000886:	f44f 724f 	mov.w	r2, #828	@ 0x33c
 800088a:	fb02 f303 	mul.w	r3, r2, r3
 800088e:	4aad      	ldr	r2, [pc, #692]	@ (8000b44 <app_task+0x2d8>)
 8000890:	4413      	add	r3, r2
 8000892:	60bb      	str	r3, [r7, #8]
        if (!app->running) continue;
 8000894:	68bb      	ldr	r3, [r7, #8]
 8000896:	f893 332b 	ldrb.w	r3, [r3, #811]	@ 0x32b
 800089a:	f083 0301 	eor.w	r3, r3, #1
 800089e:	b2db      	uxtb	r3, r3
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	f040 8125 	bne.w	8000af0 <app_task+0x284>

        numAppsRunning++;
 80008a6:	7bfb      	ldrb	r3, [r7, #15]
 80008a8:	3301      	adds	r3, #1
 80008aa:	73fb      	strb	r3, [r7, #15]
        app_line_t *line = &app->lines[app->current_line];
 80008ac:	68bb      	ldr	r3, [r7, #8]
 80008ae:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 80008b2:	00db      	lsls	r3, r3, #3
 80008b4:	68ba      	ldr	r2, [r7, #8]
 80008b6:	4413      	add	r3, r2
 80008b8:	607b      	str	r3, [r7, #4]

        if (app->in_delay) {
 80008ba:	68bb      	ldr	r3, [r7, #8]
 80008bc:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d015      	beq.n	80008f0 <app_task+0x84>
            if (HAL_GetTick() >= app->delay_end_time) {
 80008c4:	f005 fdf6 	bl	80064b4 <HAL_GetTick>
 80008c8:	4602      	mov	r2, r0
 80008ca:	68bb      	ldr	r3, [r7, #8]
 80008cc:	f8d3 3330 	ldr.w	r3, [r3, #816]	@ 0x330
 80008d0:	429a      	cmp	r2, r3
 80008d2:	f0c0 810f 	bcc.w	8000af4 <app_task+0x288>
                app->in_delay = false;
 80008d6:	68bb      	ldr	r3, [r7, #8]
 80008d8:	2200      	movs	r2, #0
 80008da:	f883 2334 	strb.w	r2, [r3, #820]	@ 0x334
                app->current_line++;
 80008de:	68bb      	ldr	r3, [r7, #8]
 80008e0:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 80008e4:	3301      	adds	r3, #1
 80008e6:	b2da      	uxtb	r2, r3
 80008e8:	68bb      	ldr	r3, [r7, #8]
 80008ea:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
            }
            continue;
 80008ee:	e101      	b.n	8000af4 <app_task+0x288>
        }

        switch (line->command) {
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	3b01      	subs	r3, #1
 80008f6:	2b12      	cmp	r3, #18
 80008f8:	f200 80f1 	bhi.w	8000ade <app_task+0x272>
 80008fc:	a201      	add	r2, pc, #4	@ (adr r2, 8000904 <app_task+0x98>)
 80008fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000902:	bf00      	nop
 8000904:	08000951 	.word	0x08000951
 8000908:	0800096f 	.word	0x0800096f
 800090c:	0800098d 	.word	0x0800098d
 8000910:	080009b5 	.word	0x080009b5
 8000914:	08000a03 	.word	0x08000a03
 8000918:	08000a1f 	.word	0x08000a1f
 800091c:	080009d9 	.word	0x080009d9
 8000920:	08000a2b 	.word	0x08000a2b
 8000924:	08000a67 	.word	0x08000a67
 8000928:	08000adf 	.word	0x08000adf
 800092c:	08000adf 	.word	0x08000adf
 8000930:	08000adf 	.word	0x08000adf
 8000934:	08000adf 	.word	0x08000adf
 8000938:	08000adf 	.word	0x08000adf
 800093c:	08000adf 	.word	0x08000adf
 8000940:	08000adf 	.word	0x08000adf
 8000944:	08000adf 	.word	0x08000adf
 8000948:	08000a87 	.word	0x08000a87
 800094c:	08000ac9 	.word	0x08000ac9
            case APP_CMD_ACTIVATE_OUTPUT:
                dio_output_set(line->port, true);
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	785b      	ldrb	r3, [r3, #1]
 8000954:	2101      	movs	r1, #1
 8000956:	4618      	mov	r0, r3
 8000958:	f000 ff90 	bl	800187c <dio_output_set>
                app->current_line++;
 800095c:	68bb      	ldr	r3, [r7, #8]
 800095e:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 8000962:	3301      	adds	r3, #1
 8000964:	b2da      	uxtb	r2, r3
 8000966:	68bb      	ldr	r3, [r7, #8]
 8000968:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                break;
 800096c:	e0c9      	b.n	8000b02 <app_task+0x296>
            case APP_CMD_DEACTIVATE_OUTPUT:
                dio_output_set(line->port, false);
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	785b      	ldrb	r3, [r3, #1]
 8000972:	2100      	movs	r1, #0
 8000974:	4618      	mov	r0, r3
 8000976:	f000 ff81 	bl	800187c <dio_output_set>
                app->current_line++;
 800097a:	68bb      	ldr	r3, [r7, #8]
 800097c:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 8000980:	3301      	adds	r3, #1
 8000982:	b2da      	uxtb	r2, r3
 8000984:	68bb      	ldr	r3, [r7, #8]
 8000986:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                break;
 800098a:	e0ba      	b.n	8000b02 <app_task+0x296>
            case APP_CMD_TEST_INPUT:
                if (dio_input_get(line->port)) {
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	785b      	ldrb	r3, [r3, #1]
 8000990:	4618      	mov	r0, r3
 8000992:	f000 ffed 	bl	8001970 <dio_input_get>
 8000996:	4603      	mov	r3, r0
 8000998:	2b00      	cmp	r3, #0
 800099a:	d005      	beq.n	80009a8 <app_task+0x13c>
                    app->current_line = line->goto_true;
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	789a      	ldrb	r2, [r3, #2]
 80009a0:	68bb      	ldr	r3, [r7, #8]
 80009a2:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                } else {
                    app->current_line = line->goto_false;
                }
                break;
 80009a6:	e0ac      	b.n	8000b02 <app_task+0x296>
                    app->current_line = line->goto_false;
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	78da      	ldrb	r2, [r3, #3]
 80009ac:	68bb      	ldr	r3, [r7, #8]
 80009ae:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                break;
 80009b2:	e0a6      	b.n	8000b02 <app_task+0x296>
            case APP_CMD_WAIT_INPUT_TRUE:
                if (dio_input_get(line->port)) {
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	785b      	ldrb	r3, [r3, #1]
 80009b8:	4618      	mov	r0, r3
 80009ba:	f000 ffd9 	bl	8001970 <dio_input_get>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	f000 8099 	beq.w	8000af8 <app_task+0x28c>
                    app->current_line++;
 80009c6:	68bb      	ldr	r3, [r7, #8]
 80009c8:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 80009cc:	3301      	adds	r3, #1
 80009ce:	b2da      	uxtb	r2, r3
 80009d0:	68bb      	ldr	r3, [r7, #8]
 80009d2:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                }
                break;
 80009d6:	e08f      	b.n	8000af8 <app_task+0x28c>
            case APP_CMD_WAIT_INPUT_FALSE:
                if (!dio_input_get(line->port)) {
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	785b      	ldrb	r3, [r3, #1]
 80009dc:	4618      	mov	r0, r3
 80009de:	f000 ffc7 	bl	8001970 <dio_input_get>
 80009e2:	4603      	mov	r3, r0
 80009e4:	f083 0301 	eor.w	r3, r3, #1
 80009e8:	b2db      	uxtb	r3, r3
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	f000 8086 	beq.w	8000afc <app_task+0x290>
                    app->current_line++;
 80009f0:	68bb      	ldr	r3, [r7, #8]
 80009f2:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 80009f6:	3301      	adds	r3, #1
 80009f8:	b2da      	uxtb	r2, r3
 80009fa:	68bb      	ldr	r3, [r7, #8]
 80009fc:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                }
                break;
 8000a00:	e07c      	b.n	8000afc <app_task+0x290>
            case APP_CMD_DELAY:
                app->delay_end_time = HAL_GetTick() + line->param1;
 8000a02:	f005 fd57 	bl	80064b4 <HAL_GetTick>
 8000a06:	4602      	mov	r2, r0
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	685b      	ldr	r3, [r3, #4]
 8000a0c:	441a      	add	r2, r3
 8000a0e:	68bb      	ldr	r3, [r7, #8]
 8000a10:	f8c3 2330 	str.w	r2, [r3, #816]	@ 0x330
                app->in_delay = true;
 8000a14:	68bb      	ldr	r3, [r7, #8]
 8000a16:	2201      	movs	r2, #1
 8000a18:	f883 2334 	strb.w	r2, [r3, #820]	@ 0x334
                break;
 8000a1c:	e071      	b.n	8000b02 <app_task+0x296>
            case APP_CMD_GOTO:
                app->current_line = line->goto_true;
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	789a      	ldrb	r2, [r3, #2]
 8000a22:	68bb      	ldr	r3, [r7, #8]
 8000a24:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                break;
 8000a28:	e06b      	b.n	8000b02 <app_task+0x296>
            case APP_CMD_WAIT_FOR_MSG:
                if (app->has_msg && app->incoming_msg == (uint8_t)line->param1) {
 8000a2a:	68bb      	ldr	r3, [r7, #8]
 8000a2c:	f893 333a 	ldrb.w	r3, [r3, #826]	@ 0x33a
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d065      	beq.n	8000b00 <app_task+0x294>
 8000a34:	68bb      	ldr	r3, [r7, #8]
 8000a36:	f8b3 3336 	ldrh.w	r3, [r3, #822]	@ 0x336
 8000a3a:	687a      	ldr	r2, [r7, #4]
 8000a3c:	6852      	ldr	r2, [r2, #4]
 8000a3e:	b2d2      	uxtb	r2, r2
 8000a40:	4293      	cmp	r3, r2
 8000a42:	d15d      	bne.n	8000b00 <app_task+0x294>
                	app->incoming_msg = 0;
 8000a44:	68bb      	ldr	r3, [r7, #8]
 8000a46:	2200      	movs	r2, #0
 8000a48:	f8a3 2336 	strh.w	r2, [r3, #822]	@ 0x336
                    app->has_msg = false;
 8000a4c:	68bb      	ldr	r3, [r7, #8]
 8000a4e:	2200      	movs	r2, #0
 8000a50:	f883 233a 	strb.w	r2, [r3, #826]	@ 0x33a
                    app->current_line++;
 8000a54:	68bb      	ldr	r3, [r7, #8]
 8000a56:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 8000a5a:	3301      	adds	r3, #1
 8000a5c:	b2da      	uxtb	r2, r3
 8000a5e:	68bb      	ldr	r3, [r7, #8]
 8000a60:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                }
                break;
 8000a64:	e04c      	b.n	8000b00 <app_task+0x294>
            case APP_CMD_SEND_MSG:
                // Send message (assuming via packet)
                //uint8_t msg_payload[1] = {(uint8_t)line->param1};
                //packet_send(host_node_id, CMD_APP_MESSAGE, msg_payload, 1, CH_ALL);  // Example
            	app->outgoing_msg = (uint8_t)line->param1;
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	685b      	ldr	r3, [r3, #4]
 8000a6a:	b2db      	uxtb	r3, r3
 8000a6c:	461a      	mov	r2, r3
 8000a6e:	68bb      	ldr	r3, [r7, #8]
 8000a70:	f8a3 2338 	strh.w	r2, [r3, #824]	@ 0x338
                app->current_line++;
 8000a74:	68bb      	ldr	r3, [r7, #8]
 8000a76:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 8000a7a:	3301      	adds	r3, #1
 8000a7c:	b2da      	uxtb	r2, r3
 8000a7e:	68bb      	ldr	r3, [r7, #8]
 8000a80:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                break;
 8000a84:	e03d      	b.n	8000b02 <app_task+0x296>
            case APP_CMD_TEST_FOR_MSG:
                if (app->has_msg && app->incoming_msg == (uint8_t)line->param1) {
 8000a86:	68bb      	ldr	r3, [r7, #8]
 8000a88:	f893 333a 	ldrb.w	r3, [r3, #826]	@ 0x33a
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d015      	beq.n	8000abc <app_task+0x250>
 8000a90:	68bb      	ldr	r3, [r7, #8]
 8000a92:	f8b3 3336 	ldrh.w	r3, [r3, #822]	@ 0x336
 8000a96:	687a      	ldr	r2, [r7, #4]
 8000a98:	6852      	ldr	r2, [r2, #4]
 8000a9a:	b2d2      	uxtb	r2, r2
 8000a9c:	4293      	cmp	r3, r2
 8000a9e:	d10d      	bne.n	8000abc <app_task+0x250>
                	app->incoming_msg = 0;
 8000aa0:	68bb      	ldr	r3, [r7, #8]
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	f8a3 2336 	strh.w	r2, [r3, #822]	@ 0x336
                    app->has_msg = false;
 8000aa8:	68bb      	ldr	r3, [r7, #8]
 8000aaa:	2200      	movs	r2, #0
 8000aac:	f883 233a 	strb.w	r2, [r3, #826]	@ 0x33a
                    app->current_line = line->goto_true;
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	789a      	ldrb	r2, [r3, #2]
 8000ab4:	68bb      	ldr	r3, [r7, #8]
 8000ab6:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                } else {
                    app->current_line = line->goto_false;
                }
                break;
 8000aba:	e022      	b.n	8000b02 <app_task+0x296>
                    app->current_line = line->goto_false;
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	78da      	ldrb	r2, [r3, #3]
 8000ac0:	68bb      	ldr	r3, [r7, #8]
 8000ac2:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                break;
 8000ac6:	e01c      	b.n	8000b02 <app_task+0x296>
            case APP_CMD_ALL_OUTPUTS_OFF:
                //for (uint8_t i = 0; i < max_out; i++) dio_output_set(i, false);
            	dio_all_outputs_off();
 8000ac8:	f000 fefe 	bl	80018c8 <dio_all_outputs_off>
                app->current_line++;
 8000acc:	68bb      	ldr	r3, [r7, #8]
 8000ace:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 8000ad2:	3301      	adds	r3, #1
 8000ad4:	b2da      	uxtb	r2, r3
 8000ad6:	68bb      	ldr	r3, [r7, #8]
 8000ad8:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                break;
 8000adc:	e011      	b.n	8000b02 <app_task+0x296>
            default:
                app->current_line++;
 8000ade:	68bb      	ldr	r3, [r7, #8]
 8000ae0:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 8000ae4:	3301      	adds	r3, #1
 8000ae6:	b2da      	uxtb	r2, r3
 8000ae8:	68bb      	ldr	r3, [r7, #8]
 8000aea:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                break;
 8000aee:	e008      	b.n	8000b02 <app_task+0x296>
        if (!app->running) continue;
 8000af0:	bf00      	nop
 8000af2:	e006      	b.n	8000b02 <app_task+0x296>
            continue;
 8000af4:	bf00      	nop
 8000af6:	e004      	b.n	8000b02 <app_task+0x296>
                break;
 8000af8:	bf00      	nop
 8000afa:	e002      	b.n	8000b02 <app_task+0x296>
                break;
 8000afc:	bf00      	nop
 8000afe:	e000      	b.n	8000b02 <app_task+0x296>
                break;
 8000b00:	bf00      	nop
    for (uint8_t a = 0; a < NUM_APPS; a++) {
 8000b02:	7bbb      	ldrb	r3, [r7, #14]
 8000b04:	3301      	adds	r3, #1
 8000b06:	73bb      	strb	r3, [r7, #14]
 8000b08:	7bbb      	ldrb	r3, [r7, #14]
 8000b0a:	2b03      	cmp	r3, #3
 8000b0c:	f67f aeba 	bls.w	8000884 <app_task+0x18>
        }
    }
    status_led_mode_t curLedStatus = status_led_get_mode();
 8000b10:	f002 fc98 	bl	8003444 <status_led_get_mode>
 8000b14:	4603      	mov	r3, r0
 8000b16:	733b      	strb	r3, [r7, #12]
    if( (curLedStatus == LED_MODE_STOPPED) || (curLedStatus == LED_MODE_RUNNING) ){
 8000b18:	7b3b      	ldrb	r3, [r7, #12]
 8000b1a:	2b02      	cmp	r3, #2
 8000b1c:	d002      	beq.n	8000b24 <app_task+0x2b8>
 8000b1e:	7b3b      	ldrb	r3, [r7, #12]
 8000b20:	2b03      	cmp	r3, #3
 8000b22:	d108      	bne.n	8000b36 <app_task+0x2ca>
    	status_led_set_mode((numAppsRunning == 0 ? LED_MODE_STOPPED : LED_MODE_RUNNING));
 8000b24:	7bfb      	ldrb	r3, [r7, #15]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d101      	bne.n	8000b2e <app_task+0x2c2>
 8000b2a:	2302      	movs	r3, #2
 8000b2c:	e000      	b.n	8000b30 <app_task+0x2c4>
 8000b2e:	2303      	movs	r3, #3
 8000b30:	4618      	mov	r0, r3
 8000b32:	f002 fc6f 	bl	8003414 <status_led_set_mode>
    }
    status_led_task();
 8000b36:	f002 fcaf 	bl	8003498 <status_led_task>
}
 8000b3a:	bf00      	nop
 8000b3c:	3710      	adds	r7, #16
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	200001a0 	.word	0x200001a0

08000b48 <app_load_from_flash>:

void app_load_from_flash(void) {
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b082      	sub	sp, #8
 8000b4c:	af00      	add	r7, sp, #0
    memcpy(apps, (void *)APP_FLASH_ADDR, sizeof(apps));
 8000b4e:	4a20      	ldr	r2, [pc, #128]	@ (8000bd0 <app_load_from_flash+0x88>)
 8000b50:	4b20      	ldr	r3, [pc, #128]	@ (8000bd4 <app_load_from_flash+0x8c>)
 8000b52:	4610      	mov	r0, r2
 8000b54:	4619      	mov	r1, r3
 8000b56:	f44f 634f 	mov.w	r3, #3312	@ 0xcf0
 8000b5a:	461a      	mov	r2, r3
 8000b5c:	f00f fffa 	bl	8010b54 <memcpy>

    // Validate after load
//    board_type_t type = board_get_type();
    uint8_t max_in = dio_get_input_count();
 8000b60:	f000 ff32 	bl	80019c8 <dio_get_input_count>
 8000b64:	4603      	mov	r3, r0
 8000b66:	71bb      	strb	r3, [r7, #6]
    uint8_t max_out = dio_get_output_count();
 8000b68:	f000 ff44 	bl	80019f4 <dio_get_output_count>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	717b      	strb	r3, [r7, #5]

    status_led_set_mode(LED_MODE_NOAPP);  // Start out as "no app".  If any apps are loaded then it'll change to "stopped".
 8000b70:	2001      	movs	r0, #1
 8000b72:	f002 fc4f 	bl	8003414 <status_led_set_mode>

    for (uint8_t a = 0; a < NUM_APPS; a++) {
 8000b76:	2300      	movs	r3, #0
 8000b78:	71fb      	strb	r3, [r7, #7]
 8000b7a:	e020      	b.n	8000bbe <app_load_from_flash+0x76>
        app_t *app = &apps[a];
 8000b7c:	79fb      	ldrb	r3, [r7, #7]
 8000b7e:	f44f 724f 	mov.w	r2, #828	@ 0x33c
 8000b82:	fb02 f303 	mul.w	r3, r2, r3
 8000b86:	4a12      	ldr	r2, [pc, #72]	@ (8000bd0 <app_load_from_flash+0x88>)
 8000b88:	4413      	add	r3, r2
 8000b8a:	603b      	str	r3, [r7, #0]
        if (!app_validate(app, max_in, max_out)) {
 8000b8c:	797a      	ldrb	r2, [r7, #5]
 8000b8e:	79bb      	ldrb	r3, [r7, #6]
 8000b90:	4619      	mov	r1, r3
 8000b92:	6838      	ldr	r0, [r7, #0]
 8000b94:	f7ff fda8 	bl	80006e8 <app_validate>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	f083 0301 	eor.w	r3, r3, #1
 8000b9e:	b2db      	uxtb	r3, r3
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d006      	beq.n	8000bb2 <app_load_from_flash+0x6a>
            memset(app, 0, sizeof(app_t));  // Zero out the entire app
 8000ba4:	f44f 724f 	mov.w	r2, #828	@ 0x33c
 8000ba8:	2100      	movs	r1, #0
 8000baa:	6838      	ldr	r0, [r7, #0]
 8000bac:	f00f ff56 	bl	8010a5c <memset>
 8000bb0:	e002      	b.n	8000bb8 <app_load_from_flash+0x70>
        }else{
        	status_led_set_mode(LED_MODE_STOPPED);
 8000bb2:	2002      	movs	r0, #2
 8000bb4:	f002 fc2e 	bl	8003414 <status_led_set_mode>
    for (uint8_t a = 0; a < NUM_APPS; a++) {
 8000bb8:	79fb      	ldrb	r3, [r7, #7]
 8000bba:	3301      	adds	r3, #1
 8000bbc:	71fb      	strb	r3, [r7, #7]
 8000bbe:	79fb      	ldrb	r3, [r7, #7]
 8000bc0:	2b03      	cmp	r3, #3
 8000bc2:	d9db      	bls.n	8000b7c <app_load_from_flash+0x34>
        }
    }
}
 8000bc4:	bf00      	nop
 8000bc6:	bf00      	nop
 8000bc8:	3708      	adds	r7, #8
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	200001a0 	.word	0x200001a0
 8000bd4:	080e0000 	.word	0x080e0000

08000bd8 <app_start>:
    }

    HAL_FLASH_Lock();
}

void app_start(uint8_t slot) {
 8000bd8:	b480      	push	{r7}
 8000bda:	b085      	sub	sp, #20
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	4603      	mov	r3, r0
 8000be0:	71fb      	strb	r3, [r7, #7]
    if (slot >= NUM_APPS) return;
 8000be2:	79fb      	ldrb	r3, [r7, #7]
 8000be4:	2b03      	cmp	r3, #3
 8000be6:	d81c      	bhi.n	8000c22 <app_start+0x4a>
    app_t *app = &apps[slot];
 8000be8:	79fb      	ldrb	r3, [r7, #7]
 8000bea:	f44f 724f 	mov.w	r2, #828	@ 0x33c
 8000bee:	fb02 f303 	mul.w	r3, r2, r3
 8000bf2:	4a0f      	ldr	r2, [pc, #60]	@ (8000c30 <app_start+0x58>)
 8000bf4:	4413      	add	r3, r2
 8000bf6:	60fb      	str	r3, [r7, #12]
    app->running = true;
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	2201      	movs	r2, #1
 8000bfc:	f883 232b 	strb.w	r2, [r3, #811]	@ 0x32b
    app->current_line = 0;
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	2200      	movs	r2, #0
 8000c04:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
    app->delay_end_time = 0;
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	f8c3 2330 	str.w	r2, [r3, #816]	@ 0x330
    app->in_delay = false;
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	2200      	movs	r2, #0
 8000c14:	f883 2334 	strb.w	r2, [r3, #820]	@ 0x334
    app->has_msg = false;
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	f883 233a 	strb.w	r2, [r3, #826]	@ 0x33a
 8000c20:	e000      	b.n	8000c24 <app_start+0x4c>
    if (slot >= NUM_APPS) return;
 8000c22:	bf00      	nop
    //status_led_set_mode(LED_MODE_RUNNING);
}
 8000c24:	3714      	adds	r7, #20
 8000c26:	46bd      	mov	sp, r7
 8000c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2c:	4770      	bx	lr
 8000c2e:	bf00      	nop
 8000c30:	200001a0 	.word	0x200001a0

08000c34 <app_stop>:

void app_stop(uint8_t slot) {
 8000c34:	b480      	push	{r7}
 8000c36:	b083      	sub	sp, #12
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	71fb      	strb	r3, [r7, #7]
    if (slot >= NUM_APPS) return;
 8000c3e:	79fb      	ldrb	r3, [r7, #7]
 8000c40:	2b03      	cmp	r3, #3
 8000c42:	d80b      	bhi.n	8000c5c <app_stop+0x28>
    apps[slot].running = false;
 8000c44:	79fb      	ldrb	r3, [r7, #7]
 8000c46:	4a08      	ldr	r2, [pc, #32]	@ (8000c68 <app_stop+0x34>)
 8000c48:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 8000c4c:	fb01 f303 	mul.w	r3, r1, r3
 8000c50:	4413      	add	r3, r2
 8000c52:	f203 332b 	addw	r3, r3, #811	@ 0x32b
 8000c56:	2200      	movs	r2, #0
 8000c58:	701a      	strb	r2, [r3, #0]
 8000c5a:	e000      	b.n	8000c5e <app_stop+0x2a>
    if (slot >= NUM_APPS) return;
 8000c5c:	bf00      	nop
}
 8000c5e:	370c      	adds	r7, #12
 8000c60:	46bd      	mov	sp, r7
 8000c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c66:	4770      	bx	lr
 8000c68:	200001a0 	.word	0x200001a0

08000c6c <app_receive_msg>:

void app_receive_msg(uint8_t slot, uint8_t msg) {
 8000c6c:	b480      	push	{r7}
 8000c6e:	b085      	sub	sp, #20
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	4603      	mov	r3, r0
 8000c74:	460a      	mov	r2, r1
 8000c76:	71fb      	strb	r3, [r7, #7]
 8000c78:	4613      	mov	r3, r2
 8000c7a:	71bb      	strb	r3, [r7, #6]
    if (slot >= NUM_APPS) return;
 8000c7c:	79fb      	ldrb	r3, [r7, #7]
 8000c7e:	2b03      	cmp	r3, #3
 8000c80:	d811      	bhi.n	8000ca6 <app_receive_msg+0x3a>
    app_t *app = &apps[slot];
 8000c82:	79fb      	ldrb	r3, [r7, #7]
 8000c84:	f44f 724f 	mov.w	r2, #828	@ 0x33c
 8000c88:	fb02 f303 	mul.w	r3, r2, r3
 8000c8c:	4a09      	ldr	r2, [pc, #36]	@ (8000cb4 <app_receive_msg+0x48>)
 8000c8e:	4413      	add	r3, r2
 8000c90:	60fb      	str	r3, [r7, #12]
    app->incoming_msg = msg;
 8000c92:	79bb      	ldrb	r3, [r7, #6]
 8000c94:	b29a      	uxth	r2, r3
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	f8a3 2336 	strh.w	r2, [r3, #822]	@ 0x336
    app->has_msg = true;
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	f883 233a 	strb.w	r2, [r3, #826]	@ 0x33a
 8000ca4:	e000      	b.n	8000ca8 <app_receive_msg+0x3c>
    if (slot >= NUM_APPS) return;
 8000ca6:	bf00      	nop
}
 8000ca8:	3714      	adds	r7, #20
 8000caa:	46bd      	mov	sp, r7
 8000cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb0:	4770      	bx	lr
 8000cb2:	bf00      	nop
 8000cb4:	200001a0 	.word	0x200001a0

08000cb8 <read_board_id>:
/* Core/Src/board_id.c */
#include "board_id.h"

static uint8_t read_board_id(void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b082      	sub	sp, #8
 8000cbc:	af00      	add	r7, sp, #0
    uint8_t id = 0;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	71fb      	strb	r3, [r7, #7]
    if (HAL_GPIO_ReadPin(BOARDID0_PORT, BOARDID0_PIN)) id |= 0x01;
 8000cc2:	2101      	movs	r1, #1
 8000cc4:	4817      	ldr	r0, [pc, #92]	@ (8000d24 <read_board_id+0x6c>)
 8000cc6:	f007 f859 	bl	8007d7c <HAL_GPIO_ReadPin>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d003      	beq.n	8000cd8 <read_board_id+0x20>
 8000cd0:	79fb      	ldrb	r3, [r7, #7]
 8000cd2:	f043 0301 	orr.w	r3, r3, #1
 8000cd6:	71fb      	strb	r3, [r7, #7]
    if (HAL_GPIO_ReadPin(BOARDID1_PORT, BOARDID1_PIN)) id |= 0x02;
 8000cd8:	2102      	movs	r1, #2
 8000cda:	4812      	ldr	r0, [pc, #72]	@ (8000d24 <read_board_id+0x6c>)
 8000cdc:	f007 f84e 	bl	8007d7c <HAL_GPIO_ReadPin>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d003      	beq.n	8000cee <read_board_id+0x36>
 8000ce6:	79fb      	ldrb	r3, [r7, #7]
 8000ce8:	f043 0302 	orr.w	r3, r3, #2
 8000cec:	71fb      	strb	r3, [r7, #7]
    if (HAL_GPIO_ReadPin(BOARDID2_PORT, BOARDID2_PIN)) id |= 0x04;
 8000cee:	2104      	movs	r1, #4
 8000cf0:	480c      	ldr	r0, [pc, #48]	@ (8000d24 <read_board_id+0x6c>)
 8000cf2:	f007 f843 	bl	8007d7c <HAL_GPIO_ReadPin>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d003      	beq.n	8000d04 <read_board_id+0x4c>
 8000cfc:	79fb      	ldrb	r3, [r7, #7]
 8000cfe:	f043 0304 	orr.w	r3, r3, #4
 8000d02:	71fb      	strb	r3, [r7, #7]
    if (HAL_GPIO_ReadPin(BOARDID3_PORT, BOARDID3_PIN)) id |= 0x08;
 8000d04:	2108      	movs	r1, #8
 8000d06:	4807      	ldr	r0, [pc, #28]	@ (8000d24 <read_board_id+0x6c>)
 8000d08:	f007 f838 	bl	8007d7c <HAL_GPIO_ReadPin>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d003      	beq.n	8000d1a <read_board_id+0x62>
 8000d12:	79fb      	ldrb	r3, [r7, #7]
 8000d14:	f043 0308 	orr.w	r3, r3, #8
 8000d18:	71fb      	strb	r3, [r7, #7]
    return id;
 8000d1a:	79fb      	ldrb	r3, [r7, #7]
}
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	3708      	adds	r7, #8
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	40020800 	.word	0x40020800

08000d28 <board_get_type>:

board_type_t board_get_type(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b082      	sub	sp, #8
 8000d2c:	af00      	add	r7, sp, #0
    uint8_t raw = read_board_id();
 8000d2e:	f7ff ffc3 	bl	8000cb8 <read_board_id>
 8000d32:	4603      	mov	r3, r0
 8000d34:	71fb      	strb	r3, [r7, #7]
    switch (raw) {
 8000d36:	79fb      	ldrb	r3, [r7, #7]
 8000d38:	2b03      	cmp	r3, #3
 8000d3a:	d00a      	beq.n	8000d52 <board_get_type+0x2a>
 8000d3c:	2b03      	cmp	r3, #3
 8000d3e:	dc0a      	bgt.n	8000d56 <board_get_type+0x2e>
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d002      	beq.n	8000d4a <board_get_type+0x22>
 8000d44:	2b02      	cmp	r3, #2
 8000d46:	d002      	beq.n	8000d4e <board_get_type+0x26>
 8000d48:	e005      	b.n	8000d56 <board_get_type+0x2e>
        case 0x00: return BOARD_TYPE_BABY;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	e004      	b.n	8000d58 <board_get_type+0x30>
        case 0x02: return BOARD_TYPE_MAMA;
 8000d4e:	2302      	movs	r3, #2
 8000d50:	e002      	b.n	8000d58 <board_get_type+0x30>
        case 0x03: return BOARD_TYPE_RESERVED_01; /* Papa cancelled */
 8000d52:	2301      	movs	r3, #1
 8000d54:	e000      	b.n	8000d58 <board_get_type+0x30>
        default:   return BOARD_TYPE_RESERVED_01;
 8000d56:	2301      	movs	r3, #1
    }
}
 8000d58:	4618      	mov	r0, r3
 8000d5a:	3708      	adds	r7, #8
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}

08000d60 <bridge_init>:
static bridge_mode_t rs422_mode = BRIDGE_OFF;
static bridge_mode_t eth_mode   = BRIDGE_OFF;
static bridge_mode_t usb_mode   = BRIDGE_OFF;

void bridge_init(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
    rs422_mode = BRIDGE_OFF;
 8000d64:	4b06      	ldr	r3, [pc, #24]	@ (8000d80 <bridge_init+0x20>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	701a      	strb	r2, [r3, #0]
    eth_mode   = BRIDGE_OFF;
 8000d6a:	4b06      	ldr	r3, [pc, #24]	@ (8000d84 <bridge_init+0x24>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	701a      	strb	r2, [r3, #0]
    usb_mode   = BRIDGE_OFF;
 8000d70:	4b05      	ldr	r3, [pc, #20]	@ (8000d88 <bridge_init+0x28>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	701a      	strb	r2, [r3, #0]
}
 8000d76:	bf00      	nop
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7e:	4770      	bx	lr
 8000d80:	20000e90 	.word	0x20000e90
 8000d84:	20000e91 	.word	0x20000e91
 8000d88:	20000e92 	.word	0x20000e92

08000d8c <bridge_forward>:
void bridge_set_rs422(bridge_mode_t mode) { rs422_mode = mode; }
void bridge_set_eth(bridge_mode_t mode)   { eth_mode   = mode; }
void bridge_set_usb(bridge_mode_t mode)   { usb_mode   = mode; }

void bridge_forward(const uint8_t* packet, uint16_t len)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b084      	sub	sp, #16
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
 8000d94:	460b      	mov	r3, r1
 8000d96:	807b      	strh	r3, [r7, #2]
    if (len < 2) return;
 8000d98:	887b      	ldrh	r3, [r7, #2]
 8000d9a:	2b01      	cmp	r3, #1
 8000d9c:	d926      	bls.n	8000dec <bridge_forward+0x60>
    uint8_t src = packet[0];  // STX or interface hint
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	781b      	ldrb	r3, [r3, #0]
 8000da2:	73bb      	strb	r3, [r7, #14]

    if (src == PACKET_STX) {
 8000da4:	7bbb      	ldrb	r3, [r7, #14]
 8000da6:	2b02      	cmp	r3, #2
 8000da8:	d121      	bne.n	8000dee <bridge_forward+0x62>
        if (rs422_mode & BRIDGE_RS422_TO_ETH) {
 8000daa:	4b12      	ldr	r3, [pc, #72]	@ (8000df4 <bridge_forward+0x68>)
 8000dac:	781b      	ldrb	r3, [r3, #0]
 8000dae:	f003 0301 	and.w	r3, r3, #1
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d00e      	beq.n	8000dd4 <bridge_forward+0x48>
        	//send to all connected eth sockets:
        	for(uint8_t s=W5500_APP_SOCKET_START; s<W5500_APP_SOCKET_START + W5500_APP_SOCKET_COUNT; s++){
 8000db6:	2300      	movs	r3, #0
 8000db8:	73fb      	strb	r3, [r7, #15]
 8000dba:	e008      	b.n	8000dce <bridge_forward+0x42>
        		comm_eth_send(s, packet, len);
 8000dbc:	887a      	ldrh	r2, [r7, #2]
 8000dbe:	7bfb      	ldrb	r3, [r7, #15]
 8000dc0:	6879      	ldr	r1, [r7, #4]
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f000 fc17 	bl	80015f6 <comm_eth_send>
        	for(uint8_t s=W5500_APP_SOCKET_START; s<W5500_APP_SOCKET_START + W5500_APP_SOCKET_COUNT; s++){
 8000dc8:	7bfb      	ldrb	r3, [r7, #15]
 8000dca:	3301      	adds	r3, #1
 8000dcc:	73fb      	strb	r3, [r7, #15]
 8000dce:	7bfb      	ldrb	r3, [r7, #15]
 8000dd0:	2b01      	cmp	r3, #1
 8000dd2:	d9f3      	bls.n	8000dbc <bridge_forward+0x30>
        	}

        }
        if (rs422_mode & BRIDGE_RS422_TO_USB) comm_usb_send(packet, len);
 8000dd4:	4b07      	ldr	r3, [pc, #28]	@ (8000df4 <bridge_forward+0x68>)
 8000dd6:	781b      	ldrb	r3, [r3, #0]
 8000dd8:	f003 0302 	and.w	r3, r3, #2
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d006      	beq.n	8000dee <bridge_forward+0x62>
 8000de0:	887b      	ldrh	r3, [r7, #2]
 8000de2:	4619      	mov	r1, r3
 8000de4:	6878      	ldr	r0, [r7, #4]
 8000de6:	f000 fc19 	bl	800161c <comm_usb_send>
 8000dea:	e000      	b.n	8000dee <bridge_forward+0x62>
    if (len < 2) return;
 8000dec:	bf00      	nop
    }
    // Add other directions as needed
}
 8000dee:	3710      	adds	r7, #16
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	20000e90 	.word	0x20000e90

08000df8 <_w5500_select>:
#define SOCK_ESTABLISHED 0x17
#define SOCK_CLOSE_WAIT  0x1C
#define SOCK_UDP         0x22

/* ---- low-level SPI ---- */
static inline void _w5500_select(void)   { HAL_GPIO_WritePin(CS_GPIO_PORT, CS_PIN, GPIO_PIN_RESET); }
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	2180      	movs	r1, #128	@ 0x80
 8000e00:	4802      	ldr	r0, [pc, #8]	@ (8000e0c <_w5500_select+0x14>)
 8000e02:	f006 ffd3 	bl	8007dac <HAL_GPIO_WritePin>
 8000e06:	bf00      	nop
 8000e08:	bd80      	pop	{r7, pc}
 8000e0a:	bf00      	nop
 8000e0c:	40020400 	.word	0x40020400

08000e10 <_w5500_deselect>:
static inline void _w5500_deselect(void) { HAL_GPIO_WritePin(CS_GPIO_PORT, CS_PIN, GPIO_PIN_SET); }
 8000e10:	b580      	push	{r7, lr}
 8000e12:	af00      	add	r7, sp, #0
 8000e14:	2201      	movs	r2, #1
 8000e16:	2180      	movs	r1, #128	@ 0x80
 8000e18:	4802      	ldr	r0, [pc, #8]	@ (8000e24 <_w5500_deselect+0x14>)
 8000e1a:	f006 ffc7 	bl	8007dac <HAL_GPIO_WritePin>
 8000e1e:	bf00      	nop
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	40020400 	.word	0x40020400

08000e28 <w5500_write>:

static inline void w5500_write(uint16_t offset, uint8_t cb, const uint8_t *data, uint16_t len) {
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b086      	sub	sp, #24
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	60ba      	str	r2, [r7, #8]
 8000e30:	461a      	mov	r2, r3
 8000e32:	4603      	mov	r3, r0
 8000e34:	81fb      	strh	r3, [r7, #14]
 8000e36:	460b      	mov	r3, r1
 8000e38:	737b      	strb	r3, [r7, #13]
 8000e3a:	4613      	mov	r3, r2
 8000e3c:	80fb      	strh	r3, [r7, #6]
    uint8_t hdr[3] = {offset >> 8, offset & 0xFF, cb};
 8000e3e:	89fb      	ldrh	r3, [r7, #14]
 8000e40:	0a1b      	lsrs	r3, r3, #8
 8000e42:	b29b      	uxth	r3, r3
 8000e44:	b2db      	uxtb	r3, r3
 8000e46:	753b      	strb	r3, [r7, #20]
 8000e48:	89fb      	ldrh	r3, [r7, #14]
 8000e4a:	b2db      	uxtb	r3, r3
 8000e4c:	757b      	strb	r3, [r7, #21]
 8000e4e:	7b7b      	ldrb	r3, [r7, #13]
 8000e50:	75bb      	strb	r3, [r7, #22]
    _w5500_select();
 8000e52:	f7ff ffd1 	bl	8000df8 <_w5500_select>
    HAL_SPI_Transmit(&hspi1, hdr, 3, HAL_MAX_DELAY);
 8000e56:	f107 0114 	add.w	r1, r7, #20
 8000e5a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e5e:	2203      	movs	r2, #3
 8000e60:	4807      	ldr	r0, [pc, #28]	@ (8000e80 <w5500_write+0x58>)
 8000e62:	f009 f9f4 	bl	800a24e <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, (uint8_t*)data, len, HAL_MAX_DELAY);
 8000e66:	88fa      	ldrh	r2, [r7, #6]
 8000e68:	f04f 33ff 	mov.w	r3, #4294967295
 8000e6c:	68b9      	ldr	r1, [r7, #8]
 8000e6e:	4804      	ldr	r0, [pc, #16]	@ (8000e80 <w5500_write+0x58>)
 8000e70:	f009 f9ed 	bl	800a24e <HAL_SPI_Transmit>
    _w5500_deselect();
 8000e74:	f7ff ffcc 	bl	8000e10 <_w5500_deselect>
}
 8000e78:	bf00      	nop
 8000e7a:	3718      	adds	r7, #24
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	20001b4c 	.word	0x20001b4c

08000e84 <w5500_read_raw>:

static inline void w5500_read_raw(uint16_t offset, uint8_t cb, uint8_t *data, uint16_t len) {
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b086      	sub	sp, #24
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	60ba      	str	r2, [r7, #8]
 8000e8c:	461a      	mov	r2, r3
 8000e8e:	4603      	mov	r3, r0
 8000e90:	81fb      	strh	r3, [r7, #14]
 8000e92:	460b      	mov	r3, r1
 8000e94:	737b      	strb	r3, [r7, #13]
 8000e96:	4613      	mov	r3, r2
 8000e98:	80fb      	strh	r3, [r7, #6]
    uint8_t hdr[3] = {offset >> 8, offset & 0xFF, cb};
 8000e9a:	89fb      	ldrh	r3, [r7, #14]
 8000e9c:	0a1b      	lsrs	r3, r3, #8
 8000e9e:	b29b      	uxth	r3, r3
 8000ea0:	b2db      	uxtb	r3, r3
 8000ea2:	753b      	strb	r3, [r7, #20]
 8000ea4:	89fb      	ldrh	r3, [r7, #14]
 8000ea6:	b2db      	uxtb	r3, r3
 8000ea8:	757b      	strb	r3, [r7, #21]
 8000eaa:	7b7b      	ldrb	r3, [r7, #13]
 8000eac:	75bb      	strb	r3, [r7, #22]
    _w5500_select();
 8000eae:	f7ff ffa3 	bl	8000df8 <_w5500_select>
    HAL_SPI_Transmit(&hspi1, hdr, 3, HAL_MAX_DELAY);
 8000eb2:	f107 0114 	add.w	r1, r7, #20
 8000eb6:	f04f 33ff 	mov.w	r3, #4294967295
 8000eba:	2203      	movs	r2, #3
 8000ebc:	4807      	ldr	r0, [pc, #28]	@ (8000edc <w5500_read_raw+0x58>)
 8000ebe:	f009 f9c6 	bl	800a24e <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, data, len, HAL_MAX_DELAY);
 8000ec2:	88fa      	ldrh	r2, [r7, #6]
 8000ec4:	f04f 33ff 	mov.w	r3, #4294967295
 8000ec8:	68b9      	ldr	r1, [r7, #8]
 8000eca:	4804      	ldr	r0, [pc, #16]	@ (8000edc <w5500_read_raw+0x58>)
 8000ecc:	f009 fb03 	bl	800a4d6 <HAL_SPI_Receive>
    _w5500_deselect();
 8000ed0:	f7ff ff9e 	bl	8000e10 <_w5500_deselect>
}
 8000ed4:	bf00      	nop
 8000ed6:	3718      	adds	r7, #24
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	20001b4c 	.word	0x20001b4c

08000ee0 <w5500_socket_read_byte>:

static inline void w5500_common_read(uint16_t offset, uint8_t *data, uint16_t len) {
    w5500_read_raw(offset, 0x00, data, len);
}

static inline uint8_t w5500_socket_read_byte(uint8_t socket, uint16_t offset) {
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b084      	sub	sp, #16
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	460a      	mov	r2, r1
 8000eea:	71fb      	strb	r3, [r7, #7]
 8000eec:	4613      	mov	r3, r2
 8000eee:	80bb      	strh	r3, [r7, #4]
    uint8_t cb = (socket << 5) | 0x08;  // Block 1 (socket regs), read
 8000ef0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ef4:	015b      	lsls	r3, r3, #5
 8000ef6:	b25b      	sxtb	r3, r3
 8000ef8:	f043 0308 	orr.w	r3, r3, #8
 8000efc:	b25b      	sxtb	r3, r3
 8000efe:	73fb      	strb	r3, [r7, #15]
    uint8_t v;
    w5500_read_raw(offset, cb, &v, 1);
 8000f00:	f107 020e 	add.w	r2, r7, #14
 8000f04:	7bf9      	ldrb	r1, [r7, #15]
 8000f06:	88b8      	ldrh	r0, [r7, #4]
 8000f08:	2301      	movs	r3, #1
 8000f0a:	f7ff ffbb 	bl	8000e84 <w5500_read_raw>
    return v;
 8000f0e:	7bbb      	ldrb	r3, [r7, #14]
}
 8000f10:	4618      	mov	r0, r3
 8000f12:	3710      	adds	r7, #16
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}

08000f18 <w5500_socket_write_byte>:

static inline void w5500_socket_write_byte(uint8_t socket, uint16_t offset, uint8_t val) {
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b084      	sub	sp, #16
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	4603      	mov	r3, r0
 8000f20:	71fb      	strb	r3, [r7, #7]
 8000f22:	460b      	mov	r3, r1
 8000f24:	80bb      	strh	r3, [r7, #4]
 8000f26:	4613      	mov	r3, r2
 8000f28:	71bb      	strb	r3, [r7, #6]
    uint8_t cb = (socket << 5) | 0x0C;  // Block 1, write
 8000f2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f2e:	015b      	lsls	r3, r3, #5
 8000f30:	b25b      	sxtb	r3, r3
 8000f32:	f043 030c 	orr.w	r3, r3, #12
 8000f36:	b25b      	sxtb	r3, r3
 8000f38:	73fb      	strb	r3, [r7, #15]
    w5500_write(offset, cb, &val, 1);
 8000f3a:	1dba      	adds	r2, r7, #6
 8000f3c:	7bf9      	ldrb	r1, [r7, #15]
 8000f3e:	88b8      	ldrh	r0, [r7, #4]
 8000f40:	2301      	movs	r3, #1
 8000f42:	f7ff ff71 	bl	8000e28 <w5500_write>
}
 8000f46:	bf00      	nop
 8000f48:	3710      	adds	r7, #16
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}

08000f4e <circ_init>:




/* --------------------------------------------------------------------- */
static void circ_init(circ_buf_t *cb) {
 8000f4e:	b480      	push	{r7}
 8000f50:	b083      	sub	sp, #12
 8000f52:	af00      	add	r7, sp, #0
 8000f54:	6078      	str	r0, [r7, #4]
    cb->head = cb->tail = cb->used = 0;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	2200      	movs	r2, #0
 8000f5a:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	f8b3 2104 	ldrh.w	r2, [r3, #260]	@ 0x104
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	f8a3 2102 	strh.w	r2, [r3, #258]	@ 0x102
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	f8b3 2102 	ldrh.w	r2, [r3, #258]	@ 0x102
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
}
 8000f76:	bf00      	nop
 8000f78:	370c      	adds	r7, #12
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr

08000f82 <circ_push>:

static bool circ_push(circ_buf_t *cb, uint8_t byte) {
 8000f82:	b480      	push	{r7}
 8000f84:	b083      	sub	sp, #12
 8000f86:	af00      	add	r7, sp, #0
 8000f88:	6078      	str	r0, [r7, #4]
 8000f8a:	460b      	mov	r3, r1
 8000f8c:	70fb      	strb	r3, [r7, #3]
    if (cb->used >= RX_BUF_SIZE) return false;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8000f94:	2bff      	cmp	r3, #255	@ 0xff
 8000f96:	d901      	bls.n	8000f9c <circ_push+0x1a>
 8000f98:	2300      	movs	r3, #0
 8000f9a:	e01c      	b.n	8000fd6 <circ_push+0x54>
    cb->buf[cb->head] = byte;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	78fa      	ldrb	r2, [r7, #3]
 8000fa8:	545a      	strb	r2, [r3, r1]
    cb->head = (cb->head + 1) % RX_BUF_SIZE;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 8000fb0:	3301      	adds	r3, #1
 8000fb2:	425a      	negs	r2, r3
 8000fb4:	b2db      	uxtb	r3, r3
 8000fb6:	b2d2      	uxtb	r2, r2
 8000fb8:	bf58      	it	pl
 8000fba:	4253      	negpl	r3, r2
 8000fbc:	b29a      	uxth	r2, r3
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
    cb->used++;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8000fca:	3301      	adds	r3, #1
 8000fcc:	b29a      	uxth	r2, r3
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
    return true;
 8000fd4:	2301      	movs	r3, #1
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	370c      	adds	r7, #12
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr

08000fe2 <circ_pop>:

static bool circ_pop(circ_buf_t *cb, uint8_t *byte) {
 8000fe2:	b480      	push	{r7}
 8000fe4:	b083      	sub	sp, #12
 8000fe6:	af00      	add	r7, sp, #0
 8000fe8:	6078      	str	r0, [r7, #4]
 8000fea:	6039      	str	r1, [r7, #0]
    if (cb->used == 0) return false;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d101      	bne.n	8000ffa <circ_pop+0x18>
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	e01d      	b.n	8001036 <circ_pop+0x54>
    *byte = cb->buf[cb->tail];
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	f8b3 3102 	ldrh.w	r3, [r3, #258]	@ 0x102
 8001000:	461a      	mov	r2, r3
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	5c9a      	ldrb	r2, [r3, r2]
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	701a      	strb	r2, [r3, #0]
    cb->tail = (cb->tail + 1) % RX_BUF_SIZE;
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	f8b3 3102 	ldrh.w	r3, [r3, #258]	@ 0x102
 8001010:	3301      	adds	r3, #1
 8001012:	425a      	negs	r2, r3
 8001014:	b2db      	uxtb	r3, r3
 8001016:	b2d2      	uxtb	r2, r2
 8001018:	bf58      	it	pl
 800101a:	4253      	negpl	r3, r2
 800101c:	b29a      	uxth	r2, r3
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	f8a3 2102 	strh.w	r2, [r3, #258]	@ 0x102
    cb->used--;
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 800102a:	3b01      	subs	r3, #1
 800102c:	b29a      	uxth	r2, r3
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
    return true;
 8001034:	2301      	movs	r3, #1
}
 8001036:	4618      	mov	r0, r3
 8001038:	370c      	adds	r7, #12
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr
	...

08001044 <comm_init>:

/* --------------------------------------------------------------------- */
void comm_init(uint8_t node_id) {
 8001044:	b580      	push	{r7, lr}
 8001046:	b084      	sub	sp, #16
 8001048:	af00      	add	r7, sp, #0
 800104a:	4603      	mov	r3, r0
 800104c:	71fb      	strb	r3, [r7, #7]
    my_node_id = node_id;
 800104e:	4a1b      	ldr	r2, [pc, #108]	@ (80010bc <comm_init+0x78>)
 8001050:	79fb      	ldrb	r3, [r7, #7]
 8001052:	7013      	strb	r3, [r2, #0]

    packet_init(node_id);
 8001054:	79fb      	ldrb	r3, [r7, #7]
 8001056:	4618      	mov	r0, r3
 8001058:	f001 fa34 	bl	80024c4 <packet_init>

    for (uint8_t ch = 0; ch < CH_COUNT; ch++) {
 800105c:	2300      	movs	r3, #0
 800105e:	73fb      	strb	r3, [r7, #15]
 8001060:	e00c      	b.n	800107c <comm_init+0x38>
        circ_init(&rx_buf[ch]);
 8001062:	7bfb      	ldrb	r3, [r7, #15]
 8001064:	f44f 7283 	mov.w	r2, #262	@ 0x106
 8001068:	fb02 f303 	mul.w	r3, r2, r3
 800106c:	4a14      	ldr	r2, [pc, #80]	@ (80010c0 <comm_init+0x7c>)
 800106e:	4413      	add	r3, r2
 8001070:	4618      	mov	r0, r3
 8001072:	f7ff ff6c 	bl	8000f4e <circ_init>
    for (uint8_t ch = 0; ch < CH_COUNT; ch++) {
 8001076:	7bfb      	ldrb	r3, [r7, #15]
 8001078:	3301      	adds	r3, #1
 800107a:	73fb      	strb	r3, [r7, #15]
 800107c:	7bfb      	ldrb	r3, [r7, #15]
 800107e:	2b03      	cmp	r3, #3
 8001080:	d9ef      	bls.n	8001062 <comm_init+0x1e>
    }

    bridge_init();
 8001082:	f7ff fe6d 	bl	8000d60 <bridge_init>

    // USER CONFIG: DHCP or STATIC
    w5500_set_ip_mode(0); //0=Static IP, 1=DHCP.  To change during runtime, call w5500_set_ip_mode(IP_MODE_STATIC);
 8001086:	2000      	movs	r0, #0
 8001088:	f003 fa00 	bl	800448c <w5500_set_ip_mode>
	w5500_init();
 800108c:	f003 fa30 	bl	80044f0 <w5500_init>

    // RS422 init
    rs422_set_crossover(false);
 8001090:	2000      	movs	r0, #0
 8001092:	f000 f81d 	bl	80010d0 <rs422_set_crossover>
    HAL_UART_Receive_IT(&huart3, rx_dma_buffer, 1);  // Start RX IT
 8001096:	2201      	movs	r2, #1
 8001098:	490a      	ldr	r1, [pc, #40]	@ (80010c4 <comm_init+0x80>)
 800109a:	480b      	ldr	r0, [pc, #44]	@ (80010c8 <comm_init+0x84>)
 800109c:	f00a fc44 	bl	800b928 <HAL_UART_Receive_IT>

    // DHCP if enabled (called in w5500_init already)
    dhcp_done = (w5500_get_ip_mode() == IP_MODE_STATIC);
 80010a0:	f003 fe08 	bl	8004cb4 <w5500_get_ip_mode>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	bf0c      	ite	eq
 80010aa:	2301      	moveq	r3, #1
 80010ac:	2300      	movne	r3, #0
 80010ae:	b2da      	uxtb	r2, r3
 80010b0:	4b06      	ldr	r3, [pc, #24]	@ (80010cc <comm_init+0x88>)
 80010b2:	701a      	strb	r2, [r3, #0]
}
 80010b4:	bf00      	nop
 80010b6:	3710      	adds	r7, #16
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	200012ac 	.word	0x200012ac
 80010c0:	20000e94 	.word	0x20000e94
 80010c4:	200012b0 	.word	0x200012b0
 80010c8:	20001cd4 	.word	0x20001cd4
 80010cc:	20001ab9 	.word	0x20001ab9

080010d0 <rs422_set_crossover>:

void rs422_set_crossover(bool enable) {
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	4603      	mov	r3, r0
 80010d8:	71fb      	strb	r3, [r7, #7]
    crossover = enable;
 80010da:	4a20      	ldr	r2, [pc, #128]	@ (800115c <rs422_set_crossover+0x8c>)
 80010dc:	79fb      	ldrb	r3, [r7, #7]
 80010de:	7013      	strb	r3, [r2, #0]
    //rs422_de_pin = crossover ? GPIO_PIN_11 : GPIO_PIN_10;
    if(crossover == false){
 80010e0:	4b1e      	ldr	r3, [pc, #120]	@ (800115c <rs422_set_crossover+0x8c>)
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	f083 0301 	eor.w	r3, r3, #1
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d012      	beq.n	8001114 <rs422_set_crossover+0x44>
    	//set up de pin for normal tx
    	rs422_de_pin = rs422_de_normal_pin;
 80010ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001160 <rs422_set_crossover+0x90>)
 80010f0:	881a      	ldrh	r2, [r3, #0]
 80010f2:	4b1c      	ldr	r3, [pc, #112]	@ (8001164 <rs422_set_crossover+0x94>)
 80010f4:	801a      	strh	r2, [r3, #0]

		//enable nRE pin for normal receive
    	HAL_GPIO_WritePin(GPIOD, rs422_nre_reverse_pin, GPIO_PIN_SET);	 //Disable crossover nRE
 80010f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001168 <rs422_set_crossover+0x98>)
 80010f8:	881b      	ldrh	r3, [r3, #0]
 80010fa:	2201      	movs	r2, #1
 80010fc:	4619      	mov	r1, r3
 80010fe:	481b      	ldr	r0, [pc, #108]	@ (800116c <rs422_set_crossover+0x9c>)
 8001100:	f006 fe54 	bl	8007dac <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(GPIOD, rs422_nre_normal_pin, GPIO_PIN_RESET);  //Enable  normal nRE
 8001104:	4b1a      	ldr	r3, [pc, #104]	@ (8001170 <rs422_set_crossover+0xa0>)
 8001106:	881b      	ldrh	r3, [r3, #0]
 8001108:	2200      	movs	r2, #0
 800110a:	4619      	mov	r1, r3
 800110c:	4817      	ldr	r0, [pc, #92]	@ (800116c <rs422_set_crossover+0x9c>)
 800110e:	f006 fe4d 	bl	8007dac <HAL_GPIO_WritePin>
 8001112:	e011      	b.n	8001138 <rs422_set_crossover+0x68>

    }else{
    	//set up de pin for crossover tx
    	rs422_de_pin = rs422_de_reverse_pin;
 8001114:	4b17      	ldr	r3, [pc, #92]	@ (8001174 <rs422_set_crossover+0xa4>)
 8001116:	881a      	ldrh	r2, [r3, #0]
 8001118:	4b12      	ldr	r3, [pc, #72]	@ (8001164 <rs422_set_crossover+0x94>)
 800111a:	801a      	strh	r2, [r3, #0]

    	//enable nRE pin for crossover receive
		HAL_GPIO_WritePin(GPIOD, rs422_nre_normal_pin, GPIO_PIN_SET);  		//Disable normal nRE
 800111c:	4b14      	ldr	r3, [pc, #80]	@ (8001170 <rs422_set_crossover+0xa0>)
 800111e:	881b      	ldrh	r3, [r3, #0]
 8001120:	2201      	movs	r2, #1
 8001122:	4619      	mov	r1, r3
 8001124:	4811      	ldr	r0, [pc, #68]	@ (800116c <rs422_set_crossover+0x9c>)
 8001126:	f006 fe41 	bl	8007dac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, rs422_nre_reverse_pin, GPIO_PIN_RESET);	//Enable crossover nRE
 800112a:	4b0f      	ldr	r3, [pc, #60]	@ (8001168 <rs422_set_crossover+0x98>)
 800112c:	881b      	ldrh	r3, [r3, #0]
 800112e:	2200      	movs	r2, #0
 8001130:	4619      	mov	r1, r3
 8001132:	480e      	ldr	r0, [pc, #56]	@ (800116c <rs422_set_crossover+0x9c>)
 8001134:	f006 fe3a 	bl	8007dac <HAL_GPIO_WritePin>
    }

    //Turn off both de pins to make sure only the correct (new) pin will be turned on later.
    HAL_GPIO_WritePin(GPIOD, rs422_de_normal_pin, GPIO_PIN_RESET);
 8001138:	4b09      	ldr	r3, [pc, #36]	@ (8001160 <rs422_set_crossover+0x90>)
 800113a:	881b      	ldrh	r3, [r3, #0]
 800113c:	2200      	movs	r2, #0
 800113e:	4619      	mov	r1, r3
 8001140:	480a      	ldr	r0, [pc, #40]	@ (800116c <rs422_set_crossover+0x9c>)
 8001142:	f006 fe33 	bl	8007dac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, rs422_de_reverse_pin, GPIO_PIN_RESET);
 8001146:	4b0b      	ldr	r3, [pc, #44]	@ (8001174 <rs422_set_crossover+0xa4>)
 8001148:	881b      	ldrh	r3, [r3, #0]
 800114a:	2200      	movs	r2, #0
 800114c:	4619      	mov	r1, r3
 800114e:	4807      	ldr	r0, [pc, #28]	@ (800116c <rs422_set_crossover+0x9c>)
 8001150:	f006 fe2c 	bl	8007dac <HAL_GPIO_WritePin>
}
 8001154:	bf00      	nop
 8001156:	3708      	adds	r7, #8
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	200012ad 	.word	0x200012ad
 8001160:	20000002 	.word	0x20000002
 8001164:	2000000a 	.word	0x2000000a
 8001168:	20000008 	.word	0x20000008
 800116c:	40020c00 	.word	0x40020c00
 8001170:	20000006 	.word	0x20000006
 8001174:	20000004 	.word	0x20000004

08001178 <rs422_queue>:
/* --------------------------------------------------------------------- */
// Forward declare to fix implicit declaration
static bool rs422_dequeue(uint8_t *byte);

// RS422 TX queue (non-blocking)
void rs422_queue(const uint8_t* data, uint16_t len) {
 8001178:	b580      	push	{r7, lr}
 800117a:	b084      	sub	sp, #16
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
 8001180:	460b      	mov	r3, r1
 8001182:	807b      	strh	r3, [r7, #2]
    for (uint16_t i = 0; i < len; i++) {
 8001184:	2300      	movs	r3, #0
 8001186:	81fb      	strh	r3, [r7, #14]
 8001188:	e020      	b.n	80011cc <rs422_queue+0x54>
        uint16_t next_head = (rs422_tx_head + 1) % RS422_TX_QUEUE_SIZE;
 800118a:	4b2b      	ldr	r3, [pc, #172]	@ (8001238 <rs422_queue+0xc0>)
 800118c:	881b      	ldrh	r3, [r3, #0]
 800118e:	b29b      	uxth	r3, r3
 8001190:	3301      	adds	r3, #1
 8001192:	425a      	negs	r2, r3
 8001194:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001198:	f3c2 020a 	ubfx	r2, r2, #0, #11
 800119c:	bf58      	it	pl
 800119e:	4253      	negpl	r3, r2
 80011a0:	81bb      	strh	r3, [r7, #12]
        if (next_head == rs422_tx_tail) return;  // Queue full, drop
 80011a2:	4b26      	ldr	r3, [pc, #152]	@ (800123c <rs422_queue+0xc4>)
 80011a4:	881b      	ldrh	r3, [r3, #0]
 80011a6:	b29b      	uxth	r3, r3
 80011a8:	89ba      	ldrh	r2, [r7, #12]
 80011aa:	429a      	cmp	r2, r3
 80011ac:	d03f      	beq.n	800122e <rs422_queue+0xb6>
        rs422_tx_queue[rs422_tx_head] = data[i];
 80011ae:	89fb      	ldrh	r3, [r7, #14]
 80011b0:	687a      	ldr	r2, [r7, #4]
 80011b2:	4413      	add	r3, r2
 80011b4:	4a20      	ldr	r2, [pc, #128]	@ (8001238 <rs422_queue+0xc0>)
 80011b6:	8812      	ldrh	r2, [r2, #0]
 80011b8:	b292      	uxth	r2, r2
 80011ba:	7819      	ldrb	r1, [r3, #0]
 80011bc:	4b20      	ldr	r3, [pc, #128]	@ (8001240 <rs422_queue+0xc8>)
 80011be:	5499      	strb	r1, [r3, r2]
        rs422_tx_head = next_head;
 80011c0:	4a1d      	ldr	r2, [pc, #116]	@ (8001238 <rs422_queue+0xc0>)
 80011c2:	89bb      	ldrh	r3, [r7, #12]
 80011c4:	8013      	strh	r3, [r2, #0]
    for (uint16_t i = 0; i < len; i++) {
 80011c6:	89fb      	ldrh	r3, [r7, #14]
 80011c8:	3301      	adds	r3, #1
 80011ca:	81fb      	strh	r3, [r7, #14]
 80011cc:	89fa      	ldrh	r2, [r7, #14]
 80011ce:	887b      	ldrh	r3, [r7, #2]
 80011d0:	429a      	cmp	r2, r3
 80011d2:	d3da      	bcc.n	800118a <rs422_queue+0x12>
    }

    if (!rs422_tx_active) {
 80011d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001244 <rs422_queue+0xcc>)
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	b2db      	uxtb	r3, r3
 80011da:	f083 0301 	eor.w	r3, r3, #1
 80011de:	b2db      	uxtb	r3, r3
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d025      	beq.n	8001230 <rs422_queue+0xb8>
        rs422_tx_active = true;
 80011e4:	4b17      	ldr	r3, [pc, #92]	@ (8001244 <rs422_queue+0xcc>)
 80011e6:	2201      	movs	r2, #1
 80011e8:	701a      	strb	r2, [r3, #0]
        HAL_GPIO_WritePin(GPIOD, rs422_de_pin, GPIO_PIN_SET);  // Enable TX
 80011ea:	4b17      	ldr	r3, [pc, #92]	@ (8001248 <rs422_queue+0xd0>)
 80011ec:	881b      	ldrh	r3, [r3, #0]
 80011ee:	2201      	movs	r2, #1
 80011f0:	4619      	mov	r1, r3
 80011f2:	4816      	ldr	r0, [pc, #88]	@ (800124c <rs422_queue+0xd4>)
 80011f4:	f006 fdda 	bl	8007dac <HAL_GPIO_WritePin>
        uint8_t byte;
        if (rs422_dequeue(&byte)) {
 80011f8:	f107 030b 	add.w	r3, r7, #11
 80011fc:	4618      	mov	r0, r3
 80011fe:	f000 f829 	bl	8001254 <rs422_dequeue>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d007      	beq.n	8001218 <rs422_queue+0xa0>
            HAL_UART_Transmit_IT(&huart3, &byte, 1);
 8001208:	f107 030b 	add.w	r3, r7, #11
 800120c:	2201      	movs	r2, #1
 800120e:	4619      	mov	r1, r3
 8001210:	480f      	ldr	r0, [pc, #60]	@ (8001250 <rs422_queue+0xd8>)
 8001212:	f00a fb53 	bl	800b8bc <HAL_UART_Transmit_IT>
 8001216:	e00b      	b.n	8001230 <rs422_queue+0xb8>
        } else {
            rs422_tx_active = false;
 8001218:	4b0a      	ldr	r3, [pc, #40]	@ (8001244 <rs422_queue+0xcc>)
 800121a:	2200      	movs	r2, #0
 800121c:	701a      	strb	r2, [r3, #0]
            HAL_GPIO_WritePin(GPIOD, rs422_de_pin, GPIO_PIN_RESET);
 800121e:	4b0a      	ldr	r3, [pc, #40]	@ (8001248 <rs422_queue+0xd0>)
 8001220:	881b      	ldrh	r3, [r3, #0]
 8001222:	2200      	movs	r2, #0
 8001224:	4619      	mov	r1, r3
 8001226:	4809      	ldr	r0, [pc, #36]	@ (800124c <rs422_queue+0xd4>)
 8001228:	f006 fdc0 	bl	8007dac <HAL_GPIO_WritePin>
 800122c:	e000      	b.n	8001230 <rs422_queue+0xb8>
        if (next_head == rs422_tx_tail) return;  // Queue full, drop
 800122e:	bf00      	nop
        }
    }
}
 8001230:	3710      	adds	r7, #16
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	20001ab4 	.word	0x20001ab4
 800123c:	20001ab6 	.word	0x20001ab6
 8001240:	200012b4 	.word	0x200012b4
 8001244:	20001ab8 	.word	0x20001ab8
 8001248:	2000000a 	.word	0x2000000a
 800124c:	40020c00 	.word	0x40020c00
 8001250:	20001cd4 	.word	0x20001cd4

08001254 <rs422_dequeue>:

static bool rs422_dequeue(uint8_t *byte) {
 8001254:	b480      	push	{r7}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
    if (rs422_tx_head == rs422_tx_tail) return false;
 800125c:	4b13      	ldr	r3, [pc, #76]	@ (80012ac <rs422_dequeue+0x58>)
 800125e:	881b      	ldrh	r3, [r3, #0]
 8001260:	b29a      	uxth	r2, r3
 8001262:	4b13      	ldr	r3, [pc, #76]	@ (80012b0 <rs422_dequeue+0x5c>)
 8001264:	881b      	ldrh	r3, [r3, #0]
 8001266:	b29b      	uxth	r3, r3
 8001268:	429a      	cmp	r2, r3
 800126a:	d101      	bne.n	8001270 <rs422_dequeue+0x1c>
 800126c:	2300      	movs	r3, #0
 800126e:	e016      	b.n	800129e <rs422_dequeue+0x4a>
    *byte = rs422_tx_queue[rs422_tx_tail];
 8001270:	4b0f      	ldr	r3, [pc, #60]	@ (80012b0 <rs422_dequeue+0x5c>)
 8001272:	881b      	ldrh	r3, [r3, #0]
 8001274:	b29b      	uxth	r3, r3
 8001276:	461a      	mov	r2, r3
 8001278:	4b0e      	ldr	r3, [pc, #56]	@ (80012b4 <rs422_dequeue+0x60>)
 800127a:	5c9a      	ldrb	r2, [r3, r2]
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	701a      	strb	r2, [r3, #0]
    rs422_tx_tail = (rs422_tx_tail + 1) % RS422_TX_QUEUE_SIZE;
 8001280:	4b0b      	ldr	r3, [pc, #44]	@ (80012b0 <rs422_dequeue+0x5c>)
 8001282:	881b      	ldrh	r3, [r3, #0]
 8001284:	b29b      	uxth	r3, r3
 8001286:	3301      	adds	r3, #1
 8001288:	425a      	negs	r2, r3
 800128a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800128e:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8001292:	bf58      	it	pl
 8001294:	4253      	negpl	r3, r2
 8001296:	b29a      	uxth	r2, r3
 8001298:	4b05      	ldr	r3, [pc, #20]	@ (80012b0 <rs422_dequeue+0x5c>)
 800129a:	801a      	strh	r2, [r3, #0]
    return true;
 800129c:	2301      	movs	r3, #1
}
 800129e:	4618      	mov	r0, r3
 80012a0:	370c      	adds	r7, #12
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr
 80012aa:	bf00      	nop
 80012ac:	20001ab4 	.word	0x20001ab4
 80012b0:	20001ab6 	.word	0x20001ab6
 80012b4:	200012b4 	.word	0x200012b4

080012b8 <HAL_UART_TxCpltCallback>:

/* --------------------------------------------------------------------- */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b084      	sub	sp, #16
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
    if (huart == &huart3) {
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	4a10      	ldr	r2, [pc, #64]	@ (8001304 <HAL_UART_TxCpltCallback+0x4c>)
 80012c4:	4293      	cmp	r3, r2
 80012c6:	d119      	bne.n	80012fc <HAL_UART_TxCpltCallback+0x44>
        uint8_t byte;
        if (rs422_dequeue(&byte)) {
 80012c8:	f107 030f 	add.w	r3, r7, #15
 80012cc:	4618      	mov	r0, r3
 80012ce:	f7ff ffc1 	bl	8001254 <rs422_dequeue>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d007      	beq.n	80012e8 <HAL_UART_TxCpltCallback+0x30>
            HAL_UART_Transmit_IT(&huart3, &byte, 1);
 80012d8:	f107 030f 	add.w	r3, r7, #15
 80012dc:	2201      	movs	r2, #1
 80012de:	4619      	mov	r1, r3
 80012e0:	4808      	ldr	r0, [pc, #32]	@ (8001304 <HAL_UART_TxCpltCallback+0x4c>)
 80012e2:	f00a faeb 	bl	800b8bc <HAL_UART_Transmit_IT>
        } else {
            rs422_tx_active = false;
            HAL_GPIO_WritePin(GPIOD, rs422_de_pin, GPIO_PIN_RESET);
        }
    }
}
 80012e6:	e009      	b.n	80012fc <HAL_UART_TxCpltCallback+0x44>
            rs422_tx_active = false;
 80012e8:	4b07      	ldr	r3, [pc, #28]	@ (8001308 <HAL_UART_TxCpltCallback+0x50>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	701a      	strb	r2, [r3, #0]
            HAL_GPIO_WritePin(GPIOD, rs422_de_pin, GPIO_PIN_RESET);
 80012ee:	4b07      	ldr	r3, [pc, #28]	@ (800130c <HAL_UART_TxCpltCallback+0x54>)
 80012f0:	881b      	ldrh	r3, [r3, #0]
 80012f2:	2200      	movs	r2, #0
 80012f4:	4619      	mov	r1, r3
 80012f6:	4806      	ldr	r0, [pc, #24]	@ (8001310 <HAL_UART_TxCpltCallback+0x58>)
 80012f8:	f006 fd58 	bl	8007dac <HAL_GPIO_WritePin>
}
 80012fc:	bf00      	nop
 80012fe:	3710      	adds	r7, #16
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}
 8001304:	20001cd4 	.word	0x20001cd4
 8001308:	20001ab8 	.word	0x20001ab8
 800130c:	2000000a 	.word	0x2000000a
 8001310:	40020c00 	.word	0x40020c00

08001314 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
    if (huart == &huart3) {
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	4a09      	ldr	r2, [pc, #36]	@ (8001344 <HAL_UART_RxCpltCallback+0x30>)
 8001320:	4293      	cmp	r3, r2
 8001322:	d10a      	bne.n	800133a <HAL_UART_RxCpltCallback+0x26>
        comm_feed_byte(CH_RS422, rx_dma_buffer[0]);
 8001324:	4b08      	ldr	r3, [pc, #32]	@ (8001348 <HAL_UART_RxCpltCallback+0x34>)
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	4619      	mov	r1, r3
 800132a:	2000      	movs	r0, #0
 800132c:	f000 f80e 	bl	800134c <comm_feed_byte>
        HAL_UART_Receive_IT(&huart3, rx_dma_buffer, 1);  // Restart
 8001330:	2201      	movs	r2, #1
 8001332:	4905      	ldr	r1, [pc, #20]	@ (8001348 <HAL_UART_RxCpltCallback+0x34>)
 8001334:	4803      	ldr	r0, [pc, #12]	@ (8001344 <HAL_UART_RxCpltCallback+0x30>)
 8001336:	f00a faf7 	bl	800b928 <HAL_UART_Receive_IT>
    }
}
 800133a:	bf00      	nop
 800133c:	3708      	adds	r7, #8
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	20001cd4 	.word	0x20001cd4
 8001348:	200012b0 	.word	0x200012b0

0800134c <comm_feed_byte>:

/* --------------------------------------------------------------------- */
void comm_feed_byte(uint8_t channel, uint8_t byte) {
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	4603      	mov	r3, r0
 8001354:	460a      	mov	r2, r1
 8001356:	71fb      	strb	r3, [r7, #7]
 8001358:	4613      	mov	r3, r2
 800135a:	71bb      	strb	r3, [r7, #6]
    if (channel >= CH_COUNT) return;
 800135c:	79fb      	ldrb	r3, [r7, #7]
 800135e:	2b03      	cmp	r3, #3
 8001360:	d80c      	bhi.n	800137c <comm_feed_byte+0x30>
    if (!circ_push(&rx_buf[channel], byte)) {
 8001362:	79fb      	ldrb	r3, [r7, #7]
 8001364:	f44f 7283 	mov.w	r2, #262	@ 0x106
 8001368:	fb02 f303 	mul.w	r3, r2, r3
 800136c:	4a05      	ldr	r2, [pc, #20]	@ (8001384 <comm_feed_byte+0x38>)
 800136e:	4413      	add	r3, r2
 8001370:	79ba      	ldrb	r2, [r7, #6]
 8001372:	4611      	mov	r1, r2
 8001374:	4618      	mov	r0, r3
 8001376:	f7ff fe04 	bl	8000f82 <circ_push>
 800137a:	e000      	b.n	800137e <comm_feed_byte+0x32>
    if (channel >= CH_COUNT) return;
 800137c:	bf00      	nop
        //debug_println("RX overflow on ch");
    }
}
 800137e:	3708      	adds	r7, #8
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}
 8001384:	20000e94 	.word	0x20000e94

08001388 <comm_task>:

/* --------------------------------------------------------------------- */
void comm_task(void) {
 8001388:	b590      	push	{r4, r7, lr}
 800138a:	b0c5      	sub	sp, #276	@ 0x114
 800138c:	af00      	add	r7, sp, #0
    // Handle RS422 RX
    uint8_t byte;
    while (circ_pop(&rx_buf[CH_RS422], &byte)) {
 800138e:	e005      	b.n	800139c <comm_task+0x14>
    	packet_feed_byte(CH_RS422, byte);
 8001390:	f897 3104 	ldrb.w	r3, [r7, #260]	@ 0x104
 8001394:	4619      	mov	r1, r3
 8001396:	2000      	movs	r0, #0
 8001398:	f001 fa48 	bl	800282c <packet_feed_byte>
    while (circ_pop(&rx_buf[CH_RS422], &byte)) {
 800139c:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 80013a0:	4619      	mov	r1, r3
 80013a2:	4889      	ldr	r0, [pc, #548]	@ (80015c8 <comm_task+0x240>)
 80013a4:	f7ff fe1d 	bl	8000fe2 <circ_pop>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d1f0      	bne.n	8001390 <comm_task+0x8>
    }

    // Handle USB RX (assuming CDC callback feeds to comm_feed_byte(CH_USB))
    while (circ_pop(&rx_buf[CH_USB], &byte)) {
 80013ae:	e005      	b.n	80013bc <comm_task+0x34>
    	packet_feed_byte(CH_USB, byte);
 80013b0:	f897 3104 	ldrb.w	r3, [r7, #260]	@ 0x104
 80013b4:	4619      	mov	r1, r3
 80013b6:	2001      	movs	r0, #1
 80013b8:	f001 fa38 	bl	800282c <packet_feed_byte>
    while (circ_pop(&rx_buf[CH_USB], &byte)) {
 80013bc:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 80013c0:	4619      	mov	r1, r3
 80013c2:	4882      	ldr	r0, [pc, #520]	@ (80015cc <comm_task+0x244>)
 80013c4:	f7ff fe0d 	bl	8000fe2 <circ_pop>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d1f0      	bne.n	80013b0 <comm_task+0x28>
    }

    // Handle ETH sockets 0-3
    for (uint8_t s = W5500_APP_SOCKET_START; s < W5500_APP_SOCKET_START + W5500_APP_SOCKET_COUNT; s++) {
 80013ce:	2300      	movs	r3, #0
 80013d0:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 80013d4:	e0de      	b.n	8001594 <comm_task+0x20c>
        uint8_t status = w5500_socket_read_byte(s, SN_SR);
 80013d6:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80013da:	2103      	movs	r1, #3
 80013dc:	4618      	mov	r0, r3
 80013de:	f7ff fd7f 	bl	8000ee0 <w5500_socket_read_byte>
 80013e2:	4603      	mov	r3, r0
 80013e4:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        uint8_t channel = CH_ETH_BASE + (s - W5500_APP_SOCKET_START);
 80013e8:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80013ec:	3302      	adds	r3, #2
 80013ee:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a

        switch (status) {
 80013f2:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80013f6:	2b1c      	cmp	r3, #28
 80013f8:	d05d      	beq.n	80014b6 <comm_task+0x12e>
 80013fa:	2b1c      	cmp	r3, #28
 80013fc:	f300 80a5 	bgt.w	800154a <comm_task+0x1c2>
 8001400:	2b00      	cmp	r3, #0
 8001402:	d06a      	beq.n	80014da <comm_task+0x152>
 8001404:	2b17      	cmp	r3, #23
 8001406:	f040 80a0 	bne.w	800154a <comm_task+0x1c2>
            case SOCK_ESTABLISHED: {
                uint16_t len = w5500_get_rx_size(s);
 800140a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800140e:	4618      	mov	r0, r3
 8001410:	f003 f948 	bl	80046a4 <w5500_get_rx_size>
 8001414:	4603      	mov	r3, r0
 8001416:	f8a7 3108 	strh.w	r3, [r7, #264]	@ 0x108
                if (len > 0) {
 800141a:	f8b7 3108 	ldrh.w	r3, [r7, #264]	@ 0x108
 800141e:	2b00      	cmp	r3, #0
 8001420:	d02c      	beq.n	800147c <comm_task+0xf4>
                    uint8_t buf[256];
                    uint16_t read_len = len > sizeof(buf) ? sizeof(buf) : len;
 8001422:	f8b7 3108 	ldrh.w	r3, [r7, #264]	@ 0x108
 8001426:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800142a:	bf28      	it	cs
 800142c:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8001430:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106
                    w5500_read_data(s, buf, read_len);
 8001434:	f8b7 2106 	ldrh.w	r2, [r7, #262]	@ 0x106
 8001438:	1d39      	adds	r1, r7, #4
 800143a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800143e:	4618      	mov	r0, r3
 8001440:	f003 f94d 	bl	80046de <w5500_read_data>
                    for (uint16_t i = 0; i < read_len; i++) {
 8001444:	2300      	movs	r3, #0
 8001446:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c
 800144a:	e011      	b.n	8001470 <comm_task+0xe8>
                    	packet_feed_byte(channel, buf[i]);
 800144c:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8001450:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001454:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8001458:	5cd2      	ldrb	r2, [r2, r3]
 800145a:	f897 310a 	ldrb.w	r3, [r7, #266]	@ 0x10a
 800145e:	4611      	mov	r1, r2
 8001460:	4618      	mov	r0, r3
 8001462:	f001 f9e3 	bl	800282c <packet_feed_byte>
                    for (uint16_t i = 0; i < read_len; i++) {
 8001466:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 800146a:	3301      	adds	r3, #1
 800146c:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c
 8001470:	f8b7 210c 	ldrh.w	r2, [r7, #268]	@ 0x10c
 8001474:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 8001478:	429a      	cmp	r2, r3
 800147a:	d3e7      	bcc.n	800144c <comm_task+0xc4>
                    }
                }
                // Keep-alive if idle (send empty packet every 5s)
                static uint32_t last_keep[4] = {0};
                if (HAL_GetTick() - last_keep[s] > 5000) {
 800147c:	f005 f81a 	bl	80064b4 <HAL_GetTick>
 8001480:	4602      	mov	r2, r0
 8001482:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001486:	4952      	ldr	r1, [pc, #328]	@ (80015d0 <comm_task+0x248>)
 8001488:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001492:	4293      	cmp	r3, r2
 8001494:	d95b      	bls.n	800154e <comm_task+0x1c6>
                    w5500_send(s, NULL, 0);  // Empty send for keep-alive
 8001496:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800149a:	2200      	movs	r2, #0
 800149c:	2100      	movs	r1, #0
 800149e:	4618      	mov	r0, r3
 80014a0:	f003 f96e 	bl	8004780 <w5500_send>
                    last_keep[s] = HAL_GetTick();
 80014a4:	f897 410f 	ldrb.w	r4, [r7, #271]	@ 0x10f
 80014a8:	f005 f804 	bl	80064b4 <HAL_GetTick>
 80014ac:	4603      	mov	r3, r0
 80014ae:	4a48      	ldr	r2, [pc, #288]	@ (80015d0 <comm_task+0x248>)
 80014b0:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
                }
                break;
 80014b4:	e04b      	b.n	800154e <comm_task+0x1c6>
            }

            case SOCK_CLOSE_WAIT:
                w5500_socket_write_byte(s, SN_CR, SN_CR_DISCON);
 80014b6:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80014ba:	2208      	movs	r2, #8
 80014bc:	2101      	movs	r1, #1
 80014be:	4618      	mov	r0, r3
 80014c0:	f7ff fd2a 	bl	8000f18 <w5500_socket_write_byte>
                while (w5500_socket_read_byte(s, SN_CR));
 80014c4:	bf00      	nop
 80014c6:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80014ca:	2101      	movs	r1, #1
 80014cc:	4618      	mov	r0, r3
 80014ce:	f7ff fd07 	bl	8000ee0 <w5500_socket_read_byte>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d1f6      	bne.n	80014c6 <comm_task+0x13e>
                break;
 80014d8:	e03a      	b.n	8001550 <comm_task+0x1c8>

            case SOCK_CLOSED:
                // Reopen
                w5500_socket_write_byte(s, SN_MR, SN_MR_TCP);
 80014da:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80014de:	2201      	movs	r2, #1
 80014e0:	2100      	movs	r1, #0
 80014e2:	4618      	mov	r0, r3
 80014e4:	f7ff fd18 	bl	8000f18 <w5500_socket_write_byte>
                w5500_socket_write_byte(s, SN_PORT, W5500_APP_PORT >> 8);
 80014e8:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80014ec:	2210      	movs	r2, #16
 80014ee:	2104      	movs	r1, #4
 80014f0:	4618      	mov	r0, r3
 80014f2:	f7ff fd11 	bl	8000f18 <w5500_socket_write_byte>
                w5500_socket_write_byte(s, SN_PORT + 1, W5500_APP_PORT & 0xFF);
 80014f6:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80014fa:	2292      	movs	r2, #146	@ 0x92
 80014fc:	2105      	movs	r1, #5
 80014fe:	4618      	mov	r0, r3
 8001500:	f7ff fd0a 	bl	8000f18 <w5500_socket_write_byte>
                w5500_socket_write_byte(s, SN_CR, SN_CR_OPEN);
 8001504:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001508:	2201      	movs	r2, #1
 800150a:	2101      	movs	r1, #1
 800150c:	4618      	mov	r0, r3
 800150e:	f7ff fd03 	bl	8000f18 <w5500_socket_write_byte>
                while (w5500_socket_read_byte(s, SN_CR));
 8001512:	bf00      	nop
 8001514:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001518:	2101      	movs	r1, #1
 800151a:	4618      	mov	r0, r3
 800151c:	f7ff fce0 	bl	8000ee0 <w5500_socket_read_byte>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d1f6      	bne.n	8001514 <comm_task+0x18c>
                w5500_socket_write_byte(s, SN_CR, SN_CR_LISTEN);
 8001526:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800152a:	2202      	movs	r2, #2
 800152c:	2101      	movs	r1, #1
 800152e:	4618      	mov	r0, r3
 8001530:	f7ff fcf2 	bl	8000f18 <w5500_socket_write_byte>
                while (w5500_socket_read_byte(s, SN_CR));
 8001534:	bf00      	nop
 8001536:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800153a:	2101      	movs	r1, #1
 800153c:	4618      	mov	r0, r3
 800153e:	f7ff fccf 	bl	8000ee0 <w5500_socket_read_byte>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d1f6      	bne.n	8001536 <comm_task+0x1ae>
                break;
 8001548:	e002      	b.n	8001550 <comm_task+0x1c8>

            default:
                break;
 800154a:	bf00      	nop
 800154c:	e000      	b.n	8001550 <comm_task+0x1c8>
                break;
 800154e:	bf00      	nop
        }

        // Check for timeout
        uint8_t ir = w5500_socket_read_byte(s, SN_IR);
 8001550:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001554:	2102      	movs	r1, #2
 8001556:	4618      	mov	r0, r3
 8001558:	f7ff fcc2 	bl	8000ee0 <w5500_socket_read_byte>
 800155c:	4603      	mov	r3, r0
 800155e:	f887 3105 	strb.w	r3, [r7, #261]	@ 0x105
        if (ir & 0x08) {  // TIMEOUT
 8001562:	f897 3105 	ldrb.w	r3, [r7, #261]	@ 0x105
 8001566:	f003 0308 	and.w	r3, r3, #8
 800156a:	2b00      	cmp	r3, #0
 800156c:	d00d      	beq.n	800158a <comm_task+0x202>
            w5500_socket_write_byte(s, SN_IR, 0x08);
 800156e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001572:	2208      	movs	r2, #8
 8001574:	2102      	movs	r1, #2
 8001576:	4618      	mov	r0, r3
 8001578:	f7ff fcce 	bl	8000f18 <w5500_socket_write_byte>
            w5500_socket_write_byte(s, SN_CR, SN_CR_CLOSE);
 800157c:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001580:	2210      	movs	r2, #16
 8001582:	2101      	movs	r1, #1
 8001584:	4618      	mov	r0, r3
 8001586:	f7ff fcc7 	bl	8000f18 <w5500_socket_write_byte>
    for (uint8_t s = W5500_APP_SOCKET_START; s < W5500_APP_SOCKET_START + W5500_APP_SOCKET_COUNT; s++) {
 800158a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800158e:	3301      	adds	r3, #1
 8001590:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001594:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001598:	2b01      	cmp	r3, #1
 800159a:	f67f af1c 	bls.w	80013d6 <comm_task+0x4e>
        }
    }

    // DHCP poll if not done
    if (!dhcp_done) {
 800159e:	4b0d      	ldr	r3, [pc, #52]	@ (80015d4 <comm_task+0x24c>)
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	f083 0301 	eor.w	r3, r3, #1
 80015a6:	b2db      	uxtb	r3, r3
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d005      	beq.n	80015b8 <comm_task+0x230>
        dhcp_done = w5500_dhcp_run();
 80015ac:	f003 f9f2 	bl	8004994 <w5500_dhcp_run>
 80015b0:	4603      	mov	r3, r0
 80015b2:	461a      	mov	r2, r3
 80015b4:	4b07      	ldr	r3, [pc, #28]	@ (80015d4 <comm_task+0x24c>)
 80015b6:	701a      	strb	r2, [r3, #0]
    }

    HAL_Delay(1);  // Light delay to avoid CPU hog
 80015b8:	2001      	movs	r0, #1
 80015ba:	f004 ff87 	bl	80064cc <HAL_Delay>
}
 80015be:	bf00      	nop
 80015c0:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd90      	pop	{r4, r7, pc}
 80015c8:	20000e94 	.word	0x20000e94
 80015cc:	20000f9a 	.word	0x20000f9a
 80015d0:	20001abc 	.word	0x20001abc
 80015d4:	20001ab9 	.word	0x20001ab9

080015d8 <comm_rs422_send>:

/* --------------------------------------------------------------------- */
void comm_rs422_send(const uint8_t *data, uint16_t len) {
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
 80015e0:	460b      	mov	r3, r1
 80015e2:	807b      	strh	r3, [r7, #2]
    rs422_queue(data, len);  // Non-blocking
 80015e4:	887b      	ldrh	r3, [r7, #2]
 80015e6:	4619      	mov	r1, r3
 80015e8:	6878      	ldr	r0, [r7, #4]
 80015ea:	f7ff fdc5 	bl	8001178 <rs422_queue>
}
 80015ee:	bf00      	nop
 80015f0:	3708      	adds	r7, #8
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}

080015f6 <comm_eth_send>:

void comm_eth_send(uint8_t socket, const uint8_t *data, uint16_t len) {
 80015f6:	b580      	push	{r7, lr}
 80015f8:	b082      	sub	sp, #8
 80015fa:	af00      	add	r7, sp, #0
 80015fc:	4603      	mov	r3, r0
 80015fe:	6039      	str	r1, [r7, #0]
 8001600:	71fb      	strb	r3, [r7, #7]
 8001602:	4613      	mov	r3, r2
 8001604:	80bb      	strh	r3, [r7, #4]
    w5500_send(socket, data, len);
 8001606:	88ba      	ldrh	r2, [r7, #4]
 8001608:	79fb      	ldrb	r3, [r7, #7]
 800160a:	6839      	ldr	r1, [r7, #0]
 800160c:	4618      	mov	r0, r3
 800160e:	f003 f8b7 	bl	8004780 <w5500_send>
}
 8001612:	bf00      	nop
 8001614:	3708      	adds	r7, #8
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
	...

0800161c <comm_usb_send>:

void comm_usb_send(const uint8_t *data, uint16_t len) {
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
 8001624:	460b      	mov	r3, r1
 8001626:	807b      	strh	r3, [r7, #2]
    while (usb_tx_busy);  // Block if busy
 8001628:	bf00      	nop
 800162a:	4b0b      	ldr	r3, [pc, #44]	@ (8001658 <comm_usb_send+0x3c>)
 800162c:	781b      	ldrb	r3, [r3, #0]
 800162e:	b2db      	uxtb	r3, r3
 8001630:	2b00      	cmp	r3, #0
 8001632:	d1fa      	bne.n	800162a <comm_usb_send+0xe>
    usb_tx_busy = true;
 8001634:	4b08      	ldr	r3, [pc, #32]	@ (8001658 <comm_usb_send+0x3c>)
 8001636:	2201      	movs	r2, #1
 8001638:	701a      	strb	r2, [r3, #0]
    if (CDC_Transmit_FS((uint8_t*)data, len) != USBD_OK) {
 800163a:	887b      	ldrh	r3, [r7, #2]
 800163c:	4619      	mov	r1, r3
 800163e:	6878      	ldr	r0, [r7, #4]
 8001640:	f00e fcae 	bl	800ffa0 <CDC_Transmit_FS>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d002      	beq.n	8001650 <comm_usb_send+0x34>
        usb_tx_busy = false;
 800164a:	4b03      	ldr	r3, [pc, #12]	@ (8001658 <comm_usb_send+0x3c>)
 800164c:	2200      	movs	r2, #0
 800164e:	701a      	strb	r2, [r3, #0]
    }
}
 8001650:	bf00      	nop
 8001652:	3708      	adds	r7, #8
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}
 8001658:	20000e93 	.word	0x20000e93

0800165c <comm_send_channel>:

/* --------------------------------------------------------------------- */
void comm_send_channel(const uint8_t *data, uint16_t len, uint8_t channel) {
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
 8001664:	460b      	mov	r3, r1
 8001666:	807b      	strh	r3, [r7, #2]
 8001668:	4613      	mov	r3, r2
 800166a:	707b      	strb	r3, [r7, #1]

	status_led_data_activity();
 800166c:	f001 fef6 	bl	800345c <status_led_data_activity>

	if (channel == CH_ALL) {                     /* broadcast */
 8001670:	787b      	ldrb	r3, [r7, #1]
 8001672:	2bff      	cmp	r3, #255	@ 0xff
 8001674:	d122      	bne.n	80016bc <comm_send_channel+0x60>
        comm_rs422_send(data, len);
 8001676:	887b      	ldrh	r3, [r7, #2]
 8001678:	4619      	mov	r1, r3
 800167a:	6878      	ldr	r0, [r7, #4]
 800167c:	f7ff ffac 	bl	80015d8 <comm_rs422_send>
        for (uint8_t n = 0; n < W5500_APP_SOCKET_COUNT; n++){
 8001680:	2300      	movs	r3, #0
 8001682:	73fb      	strb	r3, [r7, #15]
 8001684:	e011      	b.n	80016aa <comm_send_channel+0x4e>
        	uint8_t s = W5500_APP_SOCKET_START + n;
 8001686:	7bfb      	ldrb	r3, [r7, #15]
 8001688:	737b      	strb	r3, [r7, #13]
        	if (w5500_is_connected(s)){
 800168a:	7b7b      	ldrb	r3, [r7, #13]
 800168c:	4618      	mov	r0, r3
 800168e:	f002 fff5 	bl	800467c <w5500_is_connected>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d005      	beq.n	80016a4 <comm_send_channel+0x48>
                comm_eth_send(s, data, len);
 8001698:	887a      	ldrh	r2, [r7, #2]
 800169a:	7b7b      	ldrb	r3, [r7, #13]
 800169c:	6879      	ldr	r1, [r7, #4]
 800169e:	4618      	mov	r0, r3
 80016a0:	f7ff ffa9 	bl	80015f6 <comm_eth_send>
        for (uint8_t n = 0; n < W5500_APP_SOCKET_COUNT; n++){
 80016a4:	7bfb      	ldrb	r3, [r7, #15]
 80016a6:	3301      	adds	r3, #1
 80016a8:	73fb      	strb	r3, [r7, #15]
 80016aa:	7bfb      	ldrb	r3, [r7, #15]
 80016ac:	2b01      	cmp	r3, #1
 80016ae:	d9ea      	bls.n	8001686 <comm_send_channel+0x2a>
        	}
        }
        comm_usb_send(data, len);
 80016b0:	887b      	ldrh	r3, [r7, #2]
 80016b2:	4619      	mov	r1, r3
 80016b4:	6878      	ldr	r0, [r7, #4]
 80016b6:	f7ff ffb1 	bl	800161c <comm_usb_send>
        return;
 80016ba:	e027      	b.n	800170c <comm_send_channel+0xb0>
    }

    if (channel == CH_RS422){
 80016bc:	787b      	ldrb	r3, [r7, #1]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d105      	bne.n	80016ce <comm_send_channel+0x72>
    	comm_rs422_send(data, len);
 80016c2:	887b      	ldrh	r3, [r7, #2]
 80016c4:	4619      	mov	r1, r3
 80016c6:	6878      	ldr	r0, [r7, #4]
 80016c8:	f7ff ff86 	bl	80015d8 <comm_rs422_send>
 80016cc:	e01e      	b.n	800170c <comm_send_channel+0xb0>
    }
    else if (channel == CH_USB){
 80016ce:	787b      	ldrb	r3, [r7, #1]
 80016d0:	2b01      	cmp	r3, #1
 80016d2:	d105      	bne.n	80016e0 <comm_send_channel+0x84>
    	comm_usb_send(data, len);
 80016d4:	887b      	ldrh	r3, [r7, #2]
 80016d6:	4619      	mov	r1, r3
 80016d8:	6878      	ldr	r0, [r7, #4]
 80016da:	f7ff ff9f 	bl	800161c <comm_usb_send>
 80016de:	e015      	b.n	800170c <comm_send_channel+0xb0>
    }
    else if (channel >= CH_ETH_BASE && channel < CH_ETH_BASE + W5500_APP_SOCKET_COUNT) {
 80016e0:	787b      	ldrb	r3, [r7, #1]
 80016e2:	2b01      	cmp	r3, #1
 80016e4:	d912      	bls.n	800170c <comm_send_channel+0xb0>
 80016e6:	787b      	ldrb	r3, [r7, #1]
 80016e8:	2b03      	cmp	r3, #3
 80016ea:	d80f      	bhi.n	800170c <comm_send_channel+0xb0>
        uint8_t s = W5500_APP_SOCKET_START + (channel - CH_ETH_BASE);
 80016ec:	787b      	ldrb	r3, [r7, #1]
 80016ee:	3b02      	subs	r3, #2
 80016f0:	73bb      	strb	r3, [r7, #14]
        if (w5500_is_connected(s))
 80016f2:	7bbb      	ldrb	r3, [r7, #14]
 80016f4:	4618      	mov	r0, r3
 80016f6:	f002 ffc1 	bl	800467c <w5500_is_connected>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d005      	beq.n	800170c <comm_send_channel+0xb0>
            comm_eth_send(s, data, len);
 8001700:	887a      	ldrh	r2, [r7, #2]
 8001702:	7bbb      	ldrb	r3, [r7, #14]
 8001704:	6879      	ldr	r1, [r7, #4]
 8001706:	4618      	mov	r0, r3
 8001708:	f7ff ff75 	bl	80015f6 <comm_eth_send>
    }
}
 800170c:	3710      	adds	r7, #16
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
	...

08001714 <debug_print>:
/* --------------------------------------------------------------------- */
/* Debug print ------------------------------------------------ */
// Usage: debug_log("Holy shit, variable x is %d, what the fuck?\r\n", x);

void debug_print(const char* msg)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b082      	sub	sp, #8
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
    if (debug_use_rs422) {
 800171c:	4b08      	ldr	r3, [pc, #32]	@ (8001740 <debug_print+0x2c>)
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d008      	beq.n	8001736 <debug_print+0x22>
        rs422_queue((uint8_t*)msg, strlen(msg));
 8001724:	6878      	ldr	r0, [r7, #4]
 8001726:	f7fe fdc3 	bl	80002b0 <strlen>
 800172a:	4603      	mov	r3, r0
 800172c:	b29b      	uxth	r3, r3
 800172e:	4619      	mov	r1, r3
 8001730:	6878      	ldr	r0, [r7, #4]
 8001732:	f7ff fd21 	bl	8001178 <rs422_queue>
    }
}
 8001736:	bf00      	nop
 8001738:	3708      	adds	r7, #8
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	20000000 	.word	0x20000000

08001744 <debug_println>:

void debug_println(const char* msg)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
    if (debug_use_rs422) {
 800174c:	4b07      	ldr	r3, [pc, #28]	@ (800176c <debug_println+0x28>)
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d006      	beq.n	8001762 <debug_println+0x1e>
        debug_print(msg);
 8001754:	6878      	ldr	r0, [r7, #4]
 8001756:	f7ff ffdd 	bl	8001714 <debug_print>
        rs422_queue((uint8_t*)"\r\n", 2);
 800175a:	2102      	movs	r1, #2
 800175c:	4804      	ldr	r0, [pc, #16]	@ (8001770 <debug_println+0x2c>)
 800175e:	f7ff fd0b 	bl	8001178 <rs422_queue>
    }
}
 8001762:	bf00      	nop
 8001764:	3708      	adds	r7, #8
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	20000000 	.word	0x20000000
 8001770:	08011c20 	.word	0x08011c20

08001774 <dio_init>:

/* ---------------------------------------------------------------------- */
/* Init                                                                   */
/* ---------------------------------------------------------------------- */
void dio_init(board_type_t type)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b08c      	sub	sp, #48	@ 0x30
 8001778:	af00      	add	r7, sp, #0
 800177a:	4603      	mov	r3, r0
 800177c:	71fb      	strb	r3, [r7, #7]
    board = type;
 800177e:	4a39      	ldr	r2, [pc, #228]	@ (8001864 <dio_init+0xf0>)
 8001780:	79fb      	ldrb	r3, [r7, #7]
 8001782:	7013      	strb	r3, [r2, #0]

#if defined(BOARD_BABY)
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001784:	2300      	movs	r3, #0
 8001786:	613b      	str	r3, [r7, #16]
 8001788:	4b37      	ldr	r3, [pc, #220]	@ (8001868 <dio_init+0xf4>)
 800178a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800178c:	4a36      	ldr	r2, [pc, #216]	@ (8001868 <dio_init+0xf4>)
 800178e:	f043 0310 	orr.w	r3, r3, #16
 8001792:	6313      	str	r3, [r2, #48]	@ 0x30
 8001794:	4b34      	ldr	r3, [pc, #208]	@ (8001868 <dio_init+0xf4>)
 8001796:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001798:	f003 0310 	and.w	r3, r3, #16
 800179c:	613b      	str	r3, [r7, #16]
 800179e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017a0:	2300      	movs	r3, #0
 80017a2:	60fb      	str	r3, [r7, #12]
 80017a4:	4b30      	ldr	r3, [pc, #192]	@ (8001868 <dio_init+0xf4>)
 80017a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017a8:	4a2f      	ldr	r2, [pc, #188]	@ (8001868 <dio_init+0xf4>)
 80017aa:	f043 0304 	orr.w	r3, r3, #4
 80017ae:	6313      	str	r3, [r2, #48]	@ 0x30
 80017b0:	4b2d      	ldr	r3, [pc, #180]	@ (8001868 <dio_init+0xf4>)
 80017b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017b4:	f003 0304 	and.w	r3, r3, #4
 80017b8:	60fb      	str	r3, [r7, #12]
 80017ba:	68fb      	ldr	r3, [r7, #12]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017bc:	f107 0314 	add.w	r3, r7, #20
 80017c0:	2200      	movs	r2, #0
 80017c2:	601a      	str	r2, [r3, #0]
 80017c4:	605a      	str	r2, [r3, #4]
 80017c6:	609a      	str	r2, [r3, #8]
 80017c8:	60da      	str	r2, [r3, #12]
 80017ca:	611a      	str	r2, [r3, #16]

    /* Outputs */
    GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 80017cc:	2301      	movs	r3, #1
 80017ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull  = GPIO_NOPULL;
 80017d0:	2300      	movs	r3, #0
 80017d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d4:	2300      	movs	r3, #0
 80017d6:	623b      	str	r3, [r7, #32]
    for (int i = 0; i < 2; ++i) {
 80017d8:	2300      	movs	r3, #0
 80017da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80017dc:	e01d      	b.n	800181a <dio_init+0xa6>
        GPIO_InitStruct.Pin = baby_out_pins[i];
 80017de:	4a23      	ldr	r2, [pc, #140]	@ (800186c <dio_init+0xf8>)
 80017e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80017e6:	617b      	str	r3, [r7, #20]
        HAL_GPIO_Init(baby_out_port[i], &GPIO_InitStruct);
 80017e8:	4a21      	ldr	r2, [pc, #132]	@ (8001870 <dio_init+0xfc>)
 80017ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017f0:	f107 0214 	add.w	r2, r7, #20
 80017f4:	4611      	mov	r1, r2
 80017f6:	4618      	mov	r0, r3
 80017f8:	f006 f914 	bl	8007a24 <HAL_GPIO_Init>
        HAL_GPIO_WritePin(baby_out_port[i], baby_out_pins[i], GPIO_PIN_RESET);
 80017fc:	4a1c      	ldr	r2, [pc, #112]	@ (8001870 <dio_init+0xfc>)
 80017fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001800:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001804:	4a19      	ldr	r2, [pc, #100]	@ (800186c <dio_init+0xf8>)
 8001806:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001808:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800180c:	2200      	movs	r2, #0
 800180e:	4619      	mov	r1, r3
 8001810:	f006 facc 	bl	8007dac <HAL_GPIO_WritePin>
    for (int i = 0; i < 2; ++i) {
 8001814:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001816:	3301      	adds	r3, #1
 8001818:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800181a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800181c:	2b01      	cmp	r3, #1
 800181e:	ddde      	ble.n	80017de <dio_init+0x6a>
    }

    /* Inputs */
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001820:	2300      	movs	r3, #0
 8001822:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001824:	2302      	movs	r3, #2
 8001826:	61fb      	str	r3, [r7, #28]
    for (int i = 0; i < 4; ++i) {
 8001828:	2300      	movs	r3, #0
 800182a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800182c:	e011      	b.n	8001852 <dio_init+0xde>
        GPIO_InitStruct.Pin = baby_in_pins[i];
 800182e:	4a11      	ldr	r2, [pc, #68]	@ (8001874 <dio_init+0x100>)
 8001830:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001832:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001836:	617b      	str	r3, [r7, #20]
        HAL_GPIO_Init(baby_in_port[i], &GPIO_InitStruct);
 8001838:	4a0f      	ldr	r2, [pc, #60]	@ (8001878 <dio_init+0x104>)
 800183a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800183c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001840:	f107 0214 	add.w	r2, r7, #20
 8001844:	4611      	mov	r1, r2
 8001846:	4618      	mov	r0, r3
 8001848:	f006 f8ec 	bl	8007a24 <HAL_GPIO_Init>
    for (int i = 0; i < 4; ++i) {
 800184c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800184e:	3301      	adds	r3, #1
 8001850:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001852:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001854:	2b03      	cmp	r3, #3
 8001856:	ddea      	ble.n	800182e <dio_init+0xba>

    /* Idle state */
    HAL_GPIO_WritePin(IOBUS_OE_PORT, IOBUS_OE_PIN, GPIO_PIN_SET);
    HAL_GPIO_WritePin(IOBUS_DIR_PORT, IOBUS_DIR_PIN, GPIO_PIN_SET);
#endif
}
 8001858:	bf00      	nop
 800185a:	bf00      	nop
 800185c:	3730      	adds	r7, #48	@ 0x30
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	20001acc 	.word	0x20001acc
 8001868:	40023800 	.word	0x40023800
 800186c:	08012364 	.word	0x08012364
 8001870:	08012368 	.word	0x08012368
 8001874:	08012370 	.word	0x08012370
 8001878:	08012378 	.word	0x08012378

0800187c <dio_output_set>:

/* ---------------------------------------------------------------------- */
/* Digital Outputs                                                        */
/* ---------------------------------------------------------------------- */
void dio_output_set(uint8_t idx, bool on)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b082      	sub	sp, #8
 8001880:	af00      	add	r7, sp, #0
 8001882:	4603      	mov	r3, r0
 8001884:	460a      	mov	r2, r1
 8001886:	71fb      	strb	r3, [r7, #7]
 8001888:	4613      	mov	r3, r2
 800188a:	71bb      	strb	r3, [r7, #6]
#if defined(BOARD_BABY)
    if (board == BOARD_TYPE_BABY) {
 800188c:	4b0b      	ldr	r3, [pc, #44]	@ (80018bc <dio_output_set+0x40>)
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d110      	bne.n	80018b6 <dio_output_set+0x3a>
        if (idx >= 2) return;
 8001894:	79fb      	ldrb	r3, [r7, #7]
 8001896:	2b01      	cmp	r3, #1
 8001898:	d80c      	bhi.n	80018b4 <dio_output_set+0x38>
        HAL_GPIO_WritePin(baby_out_port[idx], baby_out_pins[idx],
 800189a:	79fb      	ldrb	r3, [r7, #7]
 800189c:	4a08      	ldr	r2, [pc, #32]	@ (80018c0 <dio_output_set+0x44>)
 800189e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80018a2:	79fb      	ldrb	r3, [r7, #7]
 80018a4:	4a07      	ldr	r2, [pc, #28]	@ (80018c4 <dio_output_set+0x48>)
 80018a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80018aa:	79ba      	ldrb	r2, [r7, #6]
 80018ac:	4619      	mov	r1, r3
 80018ae:	f006 fa7d 	bl	8007dac <HAL_GPIO_WritePin>
 80018b2:	e000      	b.n	80018b6 <dio_output_set+0x3a>
        if (idx >= 2) return;
 80018b4:	bf00      	nop

    iobus_write(addr, outputBankCurVal[addr]);
#endif

//    web_socket_broadcast_status();  //Update websocket clients that an output changed state
}
 80018b6:	3708      	adds	r7, #8
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	20001acc 	.word	0x20001acc
 80018c0:	08012368 	.word	0x08012368
 80018c4:	08012364 	.word	0x08012364

080018c8 <dio_all_outputs_off>:

void dio_all_outputs_off(void){
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
	uint8_t numOuts = dio_get_output_count();
 80018ce:	f000 f891 	bl	80019f4 <dio_get_output_count>
 80018d2:	4603      	mov	r3, r0
 80018d4:	71bb      	strb	r3, [r7, #6]
	for(uint8_t n=0; n<numOuts; n++){
 80018d6:	2300      	movs	r3, #0
 80018d8:	71fb      	strb	r3, [r7, #7]
 80018da:	e007      	b.n	80018ec <dio_all_outputs_off+0x24>
		dio_output_set(n, false);
 80018dc:	79fb      	ldrb	r3, [r7, #7]
 80018de:	2100      	movs	r1, #0
 80018e0:	4618      	mov	r0, r3
 80018e2:	f7ff ffcb 	bl	800187c <dio_output_set>
	for(uint8_t n=0; n<numOuts; n++){
 80018e6:	79fb      	ldrb	r3, [r7, #7]
 80018e8:	3301      	adds	r3, #1
 80018ea:	71fb      	strb	r3, [r7, #7]
 80018ec:	79fa      	ldrb	r2, [r7, #7]
 80018ee:	79bb      	ldrb	r3, [r7, #6]
 80018f0:	429a      	cmp	r2, r3
 80018f2:	d3f3      	bcc.n	80018dc <dio_all_outputs_off+0x14>
	}
}
 80018f4:	bf00      	nop
 80018f6:	bf00      	nop
 80018f8:	3708      	adds	r7, #8
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
	...

08001900 <dio_output_get>:

bool dio_output_get(uint8_t idx)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b082      	sub	sp, #8
 8001904:	af00      	add	r7, sp, #0
 8001906:	4603      	mov	r3, r0
 8001908:	71fb      	strb	r3, [r7, #7]
#if defined(BOARD_BABY)
    if (board == BOARD_TYPE_BABY) {
 800190a:	4b10      	ldr	r3, [pc, #64]	@ (800194c <dio_output_get+0x4c>)
 800190c:	781b      	ldrb	r3, [r3, #0]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d117      	bne.n	8001942 <dio_output_get+0x42>
        if (idx >= 2) return false;
 8001912:	79fb      	ldrb	r3, [r7, #7]
 8001914:	2b01      	cmp	r3, #1
 8001916:	d901      	bls.n	800191c <dio_output_get+0x1c>
 8001918:	2300      	movs	r3, #0
 800191a:	e013      	b.n	8001944 <dio_output_get+0x44>
        return HAL_GPIO_ReadPin(baby_out_port[idx], baby_out_pins[idx]) == GPIO_PIN_SET;
 800191c:	79fb      	ldrb	r3, [r7, #7]
 800191e:	4a0c      	ldr	r2, [pc, #48]	@ (8001950 <dio_output_get+0x50>)
 8001920:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001924:	79fb      	ldrb	r3, [r7, #7]
 8001926:	490b      	ldr	r1, [pc, #44]	@ (8001954 <dio_output_get+0x54>)
 8001928:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800192c:	4619      	mov	r1, r3
 800192e:	4610      	mov	r0, r2
 8001930:	f006 fa24 	bl	8007d7c <HAL_GPIO_ReadPin>
 8001934:	4603      	mov	r3, r0
 8001936:	2b01      	cmp	r3, #1
 8001938:	bf0c      	ite	eq
 800193a:	2301      	moveq	r3, #1
 800193c:	2300      	movne	r3, #0
 800193e:	b2db      	uxtb	r3, r3
 8001940:	e000      	b.n	8001944 <dio_output_get+0x44>

    uint8_t addr = idx / 8;
    uint8_t bit  = idx % 8;
    return (outputBankCurVal[addr] & (1 << bit)) != 0;
#else
    return false;
 8001942:	2300      	movs	r3, #0
#endif
}
 8001944:	4618      	mov	r0, r3
 8001946:	3708      	adds	r7, #8
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	20001acc 	.word	0x20001acc
 8001950:	08012368 	.word	0x08012368
 8001954:	08012364 	.word	0x08012364

08001958 <dio_output_enable>:

/* ---------------------------------------------------------------------- */
/* Global Output Enable                                                   */
/* ---------------------------------------------------------------------- */
void dio_output_enable(bool enable)
{
 8001958:	b480      	push	{r7}
 800195a:	b083      	sub	sp, #12
 800195c:	af00      	add	r7, sp, #0
 800195e:	4603      	mov	r3, r0
 8001960:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(DIG_OUTPUT_ENABLE_PORT, DIG_OUTPUT_ENABLE_PIN,
                      enable ? GPIO_PIN_RESET : GPIO_PIN_SET);
#else
    (void)enable;
#endif
}
 8001962:	bf00      	nop
 8001964:	370c      	adds	r7, #12
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr
	...

08001970 <dio_input_get>:

/* ---------------------------------------------------------------------- */
/* Digital Inputs                                                         */
/* ---------------------------------------------------------------------- */
bool dio_input_get(uint8_t idx)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	4603      	mov	r3, r0
 8001978:	71fb      	strb	r3, [r7, #7]
#if defined(BOARD_BABY)
    if (board == BOARD_TYPE_BABY) {
 800197a:	4b10      	ldr	r3, [pc, #64]	@ (80019bc <dio_input_get+0x4c>)
 800197c:	781b      	ldrb	r3, [r3, #0]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d117      	bne.n	80019b2 <dio_input_get+0x42>
        if (idx >= 4) return false;
 8001982:	79fb      	ldrb	r3, [r7, #7]
 8001984:	2b03      	cmp	r3, #3
 8001986:	d901      	bls.n	800198c <dio_input_get+0x1c>
 8001988:	2300      	movs	r3, #0
 800198a:	e013      	b.n	80019b4 <dio_input_get+0x44>
        return HAL_GPIO_ReadPin(baby_in_port[idx], baby_in_pins[idx]) == GPIO_PIN_SET;
 800198c:	79fb      	ldrb	r3, [r7, #7]
 800198e:	4a0c      	ldr	r2, [pc, #48]	@ (80019c0 <dio_input_get+0x50>)
 8001990:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001994:	79fb      	ldrb	r3, [r7, #7]
 8001996:	490b      	ldr	r1, [pc, #44]	@ (80019c4 <dio_input_get+0x54>)
 8001998:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800199c:	4619      	mov	r1, r3
 800199e:	4610      	mov	r0, r2
 80019a0:	f006 f9ec 	bl	8007d7c <HAL_GPIO_ReadPin>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b01      	cmp	r3, #1
 80019a8:	bf0c      	ite	eq
 80019aa:	2301      	moveq	r3, #1
 80019ac:	2300      	movne	r3, #0
 80019ae:	b2db      	uxtb	r3, r3
 80019b0:	e000      	b.n	80019b4 <dio_input_get+0x44>
        if (bit >= 4) return false;
    }

    return (iobus_read(addr) & (1 << bit)) != 0;
#else
    return false;
 80019b2:	2300      	movs	r3, #0
#endif
}
 80019b4:	4618      	mov	r0, r3
 80019b6:	3708      	adds	r7, #8
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	20001acc 	.word	0x20001acc
 80019c0:	08012378 	.word	0x08012378
 80019c4:	08012370 	.word	0x08012370

080019c8 <dio_get_input_count>:



/* New: Get input count based on board */
uint8_t dio_get_input_count(void) {
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0
    switch (board) {
 80019cc:	4b08      	ldr	r3, [pc, #32]	@ (80019f0 <dio_get_input_count+0x28>)
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d002      	beq.n	80019da <dio_get_input_count+0x12>
 80019d4:	2b02      	cmp	r3, #2
 80019d6:	d002      	beq.n	80019de <dio_get_input_count+0x16>
 80019d8:	e003      	b.n	80019e2 <dio_get_input_count+0x1a>
        case BOARD_TYPE_BABY: return DIO_INPUT_COUNT_BABY;
 80019da:	2304      	movs	r3, #4
 80019dc:	e002      	b.n	80019e4 <dio_get_input_count+0x1c>
        case BOARD_TYPE_MAMA: return DIO_INPUT_COUNT_MAMA;
 80019de:	230c      	movs	r3, #12
 80019e0:	e000      	b.n	80019e4 <dio_get_input_count+0x1c>
        default: return 0;
 80019e2:	2300      	movs	r3, #0
    }
}
 80019e4:	4618      	mov	r0, r3
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr
 80019ee:	bf00      	nop
 80019f0:	20001acc 	.word	0x20001acc

080019f4 <dio_get_output_count>:

/* New: Get output count based on board */
uint8_t dio_get_output_count(void) {
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
    switch (board) {
 80019f8:	4b08      	ldr	r3, [pc, #32]	@ (8001a1c <dio_get_output_count+0x28>)
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d002      	beq.n	8001a06 <dio_get_output_count+0x12>
 8001a00:	2b02      	cmp	r3, #2
 8001a02:	d002      	beq.n	8001a0a <dio_get_output_count+0x16>
 8001a04:	e003      	b.n	8001a0e <dio_get_output_count+0x1a>
        case BOARD_TYPE_BABY: return DIO_OUTPUT_COUNT_BABY;
 8001a06:	2302      	movs	r3, #2
 8001a08:	e002      	b.n	8001a10 <dio_get_output_count+0x1c>
        case BOARD_TYPE_MAMA: return DIO_OUTPUT_COUNT_MAMA;
 8001a0a:	2308      	movs	r3, #8
 8001a0c:	e000      	b.n	8001a10 <dio_get_output_count+0x1c>
        default: return 0;
 8001a0e:	2300      	movs	r3, #0
    }
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop
 8001a1c:	20001acc 	.word	0x20001acc

08001a20 <Baby_SystemClock_Config>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */



void Baby_SystemClock_Config(void){
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b094      	sub	sp, #80	@ 0x50
 8001a24:	af00      	add	r7, sp, #0
//#undef HSE_VALUE
//#define HSE_VALUE 8000000U
//#endif
//	SystemCoreClockUpdate();

	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a26:	f107 0320 	add.w	r3, r7, #32
 8001a2a:	2230      	movs	r2, #48	@ 0x30
 8001a2c:	2100      	movs	r1, #0
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f00f f814 	bl	8010a5c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a34:	f107 030c 	add.w	r3, r7, #12
 8001a38:	2200      	movs	r2, #0
 8001a3a:	601a      	str	r2, [r3, #0]
 8001a3c:	605a      	str	r2, [r3, #4]
 8001a3e:	609a      	str	r2, [r3, #8]
 8001a40:	60da      	str	r2, [r3, #12]
 8001a42:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	*/
	__HAL_RCC_PWR_CLK_ENABLE();
 8001a44:	2300      	movs	r3, #0
 8001a46:	60bb      	str	r3, [r7, #8]
 8001a48:	4b29      	ldr	r3, [pc, #164]	@ (8001af0 <Baby_SystemClock_Config+0xd0>)
 8001a4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a4c:	4a28      	ldr	r2, [pc, #160]	@ (8001af0 <Baby_SystemClock_Config+0xd0>)
 8001a4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a52:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a54:	4b26      	ldr	r3, [pc, #152]	@ (8001af0 <Baby_SystemClock_Config+0xd0>)
 8001a56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a5c:	60bb      	str	r3, [r7, #8]
 8001a5e:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a60:	2300      	movs	r3, #0
 8001a62:	607b      	str	r3, [r7, #4]
 8001a64:	4b23      	ldr	r3, [pc, #140]	@ (8001af4 <Baby_SystemClock_Config+0xd4>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4a22      	ldr	r2, [pc, #136]	@ (8001af4 <Baby_SystemClock_Config+0xd4>)
 8001a6a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001a6e:	6013      	str	r3, [r2, #0]
 8001a70:	4b20      	ldr	r3, [pc, #128]	@ (8001af4 <Baby_SystemClock_Config+0xd4>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001a78:	607b      	str	r3, [r7, #4]
 8001a7a:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	* in the RCC_OscInitTypeDef structure.
	*/
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8001a7c:	2305      	movs	r3, #5
 8001a7e:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a80:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001a84:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001a86:	2301      	movs	r3, #1
 8001a88:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a8a:	2302      	movs	r3, #2
 8001a8c:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a8e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001a92:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 8001a94:	2304      	movs	r3, #4
 8001a96:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 8001a98:	23a8      	movs	r3, #168	@ 0xa8
 8001a9a:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a9c:	2302      	movs	r3, #2
 8001a9e:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8001aa0:	2307      	movs	r3, #7
 8001aa2:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001aa4:	f107 0320 	add.w	r3, r7, #32
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f007 fbeb 	bl	8009284 <HAL_RCC_OscConfig>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d001      	beq.n	8001ab8 <Baby_SystemClock_Config+0x98>
	{
	Error_Handler();
 8001ab4:	f000 fcc4 	bl	8002440 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	*/
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ab8:	230f      	movs	r3, #15
 8001aba:	60fb      	str	r3, [r7, #12]
							  |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001abc:	2302      	movs	r3, #2
 8001abe:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001ac4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001ac8:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001aca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ace:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001ad0:	f107 030c 	add.w	r3, r7, #12
 8001ad4:	2105      	movs	r1, #5
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f007 fe4c 	bl	8009774 <HAL_RCC_ClockConfig>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d001      	beq.n	8001ae6 <Baby_SystemClock_Config+0xc6>
	{
	Error_Handler();
 8001ae2:	f000 fcad 	bl	8002440 <Error_Handler>
	}
}
 8001ae6:	bf00      	nop
 8001ae8:	3750      	adds	r7, #80	@ 0x50
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	40023800 	.word	0x40023800
 8001af4:	40007000 	.word	0x40007000

08001af8 <newMain>:
	{
	Error_Handler();
	}
}

int newMain(void){
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b096      	sub	sp, #88	@ 0x58
 8001afc:	af00      	add	r7, sp, #0
	// #endif


	  /* Configure the system clock */
#if defined(BOARD_BABY)
	Baby_SystemClock_Config();
 8001afe:	f7ff ff8f 	bl	8001a20 <Baby_SystemClock_Config>
	Normal_SystemClock_Config();
#endif


	  /* Initialize all configured peripherals */
	  MX_GPIO_Init();
 8001b02:	f000 fb91 	bl	8002228 <MX_GPIO_Init>
	  MX_DMA_Init();
 8001b06:	f000 fb67 	bl	80021d8 <MX_DMA_Init>
	  MX_ADC1_Init();
 8001b0a:	f000 f94b 	bl	8001da4 <MX_ADC1_Init>
	  MX_UART4_Init();
 8001b0e:	f000 fae5 	bl	80020dc <MX_UART4_Init>
	  MX_USART1_UART_Init();
 8001b12:	f000 fb0d 	bl	8002130 <MX_USART1_UART_Init>
	  MX_USART3_UART_Init();
 8001b16:	f000 fb35 	bl	8002184 <MX_USART3_UART_Init>
	  MX_SPI1_Init();
 8001b1a:	f000 f9ef 	bl	8001efc <MX_SPI1_Init>
	  MX_DAC_Init();
 8001b1e:	f000 f993 	bl	8001e48 <MX_DAC_Init>
	  MX_SPI2_Init();
 8001b22:	f000 fa21 	bl	8001f68 <MX_SPI2_Init>
	  MX_TIM5_Init();
 8001b26:	f000 fa55 	bl	8001fd4 <MX_TIM5_Init>
	  MX_USB_DEVICE_Init();
 8001b2a:	f00e f969 	bl	800fe00 <MX_USB_DEVICE_Init>
	  MX_RTC_Init();
 8001b2e:	f000 f9bf 	bl	8001eb0 <MX_RTC_Init>
	  /* USER CODE BEGIN 2 */

	  dio_output_enable(false);
 8001b32:	2000      	movs	r0, #0
 8001b34:	f7ff ff10 	bl	8001958 <dio_output_enable>

	  board    = board_get_type();
 8001b38:	f7ff f8f6 	bl	8000d28 <board_get_type>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	461a      	mov	r2, r3
 8001b40:	4b3e      	ldr	r3, [pc, #248]	@ (8001c3c <newMain+0x144>)
 8001b42:	701a      	strb	r2, [r3, #0]
	  node_id  = node_id_get();
 8001b44:	f000 fc82 	bl	800244c <node_id_get>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	461a      	mov	r2, r3
 8001b4c:	4b3c      	ldr	r3, [pc, #240]	@ (8001c40 <newMain+0x148>)
 8001b4e:	701a      	strb	r2, [r3, #0]

	  dio_init(board);
 8001b50:	4b3a      	ldr	r3, [pc, #232]	@ (8001c3c <newMain+0x144>)
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	4618      	mov	r0, r3
 8001b56:	f7ff fe0d 	bl	8001774 <dio_init>

	  dio_all_outputs_off();
 8001b5a:	f7ff feb5 	bl	80018c8 <dio_all_outputs_off>
	  dio_output_enable(true);          // safe for Baby, required for Mama
 8001b5e:	2001      	movs	r0, #1
 8001b60:	f7ff fefa 	bl	8001958 <dio_output_enable>

	  aio_init(board);
 8001b64:	4b35      	ldr	r3, [pc, #212]	@ (8001c3c <newMain+0x144>)
 8001b66:	781b      	ldrb	r3, [r3, #0]
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f7fe fd3f 	bl	80005ec <aio_init>

	  status_led_init(board);
 8001b6e:	4b33      	ldr	r3, [pc, #204]	@ (8001c3c <newMain+0x144>)
 8001b70:	781b      	ldrb	r3, [r3, #0]
 8001b72:	4618      	mov	r0, r3
 8001b74:	f001 fbda 	bl	800332c <status_led_init>
	  status_led_set_mode(LED_MODE_BOOTING);
 8001b78:	2000      	movs	r0, #0
 8001b7a:	f001 fc4b 	bl	8003414 <status_led_set_mode>

	  /* Load user configuration from flash (or defaults) */
	  config_init(board);
 8001b7e:	4b2f      	ldr	r3, [pc, #188]	@ (8001c3c <newMain+0x144>)
 8001b80:	781b      	ldrb	r3, [r3, #0]
 8001b82:	4618      	mov	r0, r3
 8001b84:	f002 f9c8 	bl	8003f18 <config_init>
	  user_config_data_t *cfg = config_get();
 8001b88:	f002 fa08 	bl	8003f9c <config_get>
 8001b8c:	6578      	str	r0, [r7, #84]	@ 0x54

	  /* Apply config-driven network settings before comm init */
	  w5500_set_ip_mode(cfg->ip_mode ? IP_MODE_DHCP : IP_MODE_STATIC);
 8001b8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b90:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	bf14      	ite	ne
 8001b98:	2301      	movne	r3, #1
 8001b9a:	2300      	moveq	r3, #0
 8001b9c:	b2db      	uxtb	r3, r3
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f002 fc74 	bl	800448c <w5500_set_ip_mode>
	  w5500_set_network_config(cfg->static_ip, cfg->gateway, cfg->subnet);
 8001ba4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ba6:	f103 0022 	add.w	r0, r3, #34	@ 0x22
 8001baa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001bac:	f103 012a 	add.w	r1, r3, #42	@ 0x2a
 8001bb0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001bb2:	3326      	adds	r3, #38	@ 0x26
 8001bb4:	461a      	mov	r2, r3
 8001bb6:	f002 fc79 	bl	80044ac <w5500_set_network_config>

	  comm_init(node_id);
 8001bba:	4b21      	ldr	r3, [pc, #132]	@ (8001c40 <newMain+0x148>)
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f7ff fa40 	bl	8001044 <comm_init>
	  app_init();
 8001bc4:	f7fe fe4c 	bl	8000860 <app_init>

	  /* Initialize web server (opens HTTP sockets 2-3) */
	  webserver_init();
 8001bc8:	f003 f92c 	bl	8004e24 <webserver_init>
#endif

	  //status_led_set(STATUS_APP_RUNNING);

	  char buf[64];
	  snprintf(buf, sizeof(buf), "Startup. Node ID: %d", node_id);
 8001bcc:	4b1c      	ldr	r3, [pc, #112]	@ (8001c40 <newMain+0x148>)
 8001bce:	781b      	ldrb	r3, [r3, #0]
 8001bd0:	1d38      	adds	r0, r7, #4
 8001bd2:	4a1c      	ldr	r2, [pc, #112]	@ (8001c44 <newMain+0x14c>)
 8001bd4:	2140      	movs	r1, #64	@ 0x40
 8001bd6:	f00e fecd 	bl	8010974 <sniprintf>
 */
__STATIC_FORCEINLINE uint32_t __get_MSP(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, msp" : "=r" (result) );
 8001bda:	f3ef 8308 	mrs	r3, MSP
 8001bde:	647b      	str	r3, [r7, #68]	@ 0x44
  return(result);
 8001be0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
	  //debug_println(buf);

	  // Check stack margin
	  extern uint8_t _estack;
	  uint32_t sp = __get_MSP();
 8001be2:	653b      	str	r3, [r7, #80]	@ 0x50
	  uint32_t top = (uint32_t)&_estack;
 8001be4:	4b18      	ldr	r3, [pc, #96]	@ (8001c48 <newMain+0x150>)
 8001be6:	64fb      	str	r3, [r7, #76]	@ 0x4c
	  uint32_t margin = top - sp;
 8001be8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001bea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001bec:	1ad3      	subs	r3, r2, r3
 8001bee:	64bb      	str	r3, [r7, #72]	@ 0x48


	  snprintf(buf, sizeof(buf), "Stack top: 0x%08lX", top);
 8001bf0:	1d38      	adds	r0, r7, #4
 8001bf2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001bf4:	4a15      	ldr	r2, [pc, #84]	@ (8001c4c <newMain+0x154>)
 8001bf6:	2140      	movs	r1, #64	@ 0x40
 8001bf8:	f00e febc 	bl	8010974 <sniprintf>
	  debug_println(buf);
 8001bfc:	1d3b      	adds	r3, r7, #4
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f7ff fda0 	bl	8001744 <debug_println>

	  snprintf(buf, sizeof(buf), "Current SP: 0x%08lX", sp);
 8001c04:	1d38      	adds	r0, r7, #4
 8001c06:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001c08:	4a11      	ldr	r2, [pc, #68]	@ (8001c50 <newMain+0x158>)
 8001c0a:	2140      	movs	r1, #64	@ 0x40
 8001c0c:	f00e feb2 	bl	8010974 <sniprintf>
	  debug_println(buf);
 8001c10:	1d3b      	adds	r3, r7, #4
 8001c12:	4618      	mov	r0, r3
 8001c14:	f7ff fd96 	bl	8001744 <debug_println>

	  snprintf(buf, sizeof(buf), "Stack margin: %lu bytes", margin);
 8001c18:	1d38      	adds	r0, r7, #4
 8001c1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001c1c:	4a0d      	ldr	r2, [pc, #52]	@ (8001c54 <newMain+0x15c>)
 8001c1e:	2140      	movs	r1, #64	@ 0x40
 8001c20:	f00e fea8 	bl	8010974 <sniprintf>
	  debug_println(buf);
 8001c24:	1d3b      	adds	r3, r7, #4
 8001c26:	4618      	mov	r0, r3
 8001c28:	f7ff fd8c 	bl	8001744 <debug_println>
	  while (1)
	    {



	  	  comm_task();
 8001c2c:	f7ff fbac 	bl	8001388 <comm_task>
	  	  app_task();
 8001c30:	f7fe fe1c 	bl	800086c <app_task>
	  	  webserver_task();
 8001c34:	f003 f980 	bl	8004f38 <webserver_task>
	  	  comm_task();
 8001c38:	bf00      	nop
 8001c3a:	e7f7      	b.n	8001c2c <newMain+0x134>
 8001c3c:	20001ddc 	.word	0x20001ddc
 8001c40:	20001ddd 	.word	0x20001ddd
 8001c44:	08011c24 	.word	0x08011c24
 8001c48:	20030000 	.word	0x20030000
 8001c4c:	08011c3c 	.word	0x08011c3c
 8001c50:	08011c50 	.word	0x08011c50
 8001c54:	08011c64 	.word	0x08011c64

08001c58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b082      	sub	sp, #8
 8001c5c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c5e:	f004 fbc3 	bl	80063e8 <HAL_Init>

  /* USER CODE BEGIN Init */
//Send to the replacement main() sub.  No other code in this main will run, everything is moved to main2().
	newMain();
 8001c62:	f7ff ff49 	bl	8001af8 <newMain>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c66:	f000 f831 	bl	8001ccc <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  //Fix_Clock_For_Baby_Board();  // Runs only on BABY  fixes PLLM
  // === ENABLE USB CLOCK (MUST BE BEFORE MX_USB_DEVICE_Init) ===
      __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001c6a:	4b17      	ldr	r3, [pc, #92]	@ (8001cc8 <main+0x70>)
 8001c6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c6e:	4a16      	ldr	r2, [pc, #88]	@ (8001cc8 <main+0x70>)
 8001c70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c74:	6353      	str	r3, [r2, #52]	@ 0x34
 8001c76:	2300      	movs	r3, #0
 8001c78:	607b      	str	r3, [r7, #4]
 8001c7a:	4b13      	ldr	r3, [pc, #76]	@ (8001cc8 <main+0x70>)
 8001c7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c7e:	4a12      	ldr	r2, [pc, #72]	@ (8001cc8 <main+0x70>)
 8001c80:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c84:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c86:	4b10      	ldr	r3, [pc, #64]	@ (8001cc8 <main+0x70>)
 8001c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c8e:	607b      	str	r3, [r7, #4]
 8001c90:	687b      	ldr	r3, [r7, #4]

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c92:	f000 fac9 	bl	8002228 <MX_GPIO_Init>
  MX_DMA_Init();
 8001c96:	f000 fa9f 	bl	80021d8 <MX_DMA_Init>
  MX_ADC1_Init();
 8001c9a:	f000 f883 	bl	8001da4 <MX_ADC1_Init>
  MX_UART4_Init();
 8001c9e:	f000 fa1d 	bl	80020dc <MX_UART4_Init>
  MX_USART1_UART_Init();
 8001ca2:	f000 fa45 	bl	8002130 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001ca6:	f000 fa6d 	bl	8002184 <MX_USART3_UART_Init>
  MX_SPI1_Init();
 8001caa:	f000 f927 	bl	8001efc <MX_SPI1_Init>
  MX_DAC_Init();
 8001cae:	f000 f8cb 	bl	8001e48 <MX_DAC_Init>
  MX_SPI2_Init();
 8001cb2:	f000 f959 	bl	8001f68 <MX_SPI2_Init>
  MX_TIM5_Init();
 8001cb6:	f000 f98d 	bl	8001fd4 <MX_TIM5_Init>
  MX_USB_DEVICE_Init();
 8001cba:	f00e f8a1 	bl	800fe00 <MX_USB_DEVICE_Init>
  MX_RTC_Init();
 8001cbe:	f000 f8f7 	bl	8001eb0 <MX_RTC_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001cc2:	bf00      	nop
 8001cc4:	e7fd      	b.n	8001cc2 <main+0x6a>
 8001cc6:	bf00      	nop
 8001cc8:	40023800 	.word	0x40023800

08001ccc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b094      	sub	sp, #80	@ 0x50
 8001cd0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001cd2:	f107 0320 	add.w	r3, r7, #32
 8001cd6:	2230      	movs	r2, #48	@ 0x30
 8001cd8:	2100      	movs	r1, #0
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f00e febe 	bl	8010a5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ce0:	f107 030c 	add.w	r3, r7, #12
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	601a      	str	r2, [r3, #0]
 8001ce8:	605a      	str	r2, [r3, #4]
 8001cea:	609a      	str	r2, [r3, #8]
 8001cec:	60da      	str	r2, [r3, #12]
 8001cee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	60bb      	str	r3, [r7, #8]
 8001cf4:	4b29      	ldr	r3, [pc, #164]	@ (8001d9c <SystemClock_Config+0xd0>)
 8001cf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cf8:	4a28      	ldr	r2, [pc, #160]	@ (8001d9c <SystemClock_Config+0xd0>)
 8001cfa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cfe:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d00:	4b26      	ldr	r3, [pc, #152]	@ (8001d9c <SystemClock_Config+0xd0>)
 8001d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d08:	60bb      	str	r3, [r7, #8]
 8001d0a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	607b      	str	r3, [r7, #4]
 8001d10:	4b23      	ldr	r3, [pc, #140]	@ (8001da0 <SystemClock_Config+0xd4>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a22      	ldr	r2, [pc, #136]	@ (8001da0 <SystemClock_Config+0xd4>)
 8001d16:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001d1a:	6013      	str	r3, [r2, #0]
 8001d1c:	4b20      	ldr	r3, [pc, #128]	@ (8001da0 <SystemClock_Config+0xd4>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001d24:	607b      	str	r3, [r7, #4]
 8001d26:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8001d28:	2305      	movs	r3, #5
 8001d2a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001d2c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001d30:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001d32:	2301      	movs	r3, #1
 8001d34:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d36:	2302      	movs	r3, #2
 8001d38:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d3a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001d3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001d40:	2308      	movs	r3, #8
 8001d42:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001d44:	23a8      	movs	r3, #168	@ 0xa8
 8001d46:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001d48:	2302      	movs	r3, #2
 8001d4a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001d4c:	2307      	movs	r3, #7
 8001d4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d50:	f107 0320 	add.w	r3, r7, #32
 8001d54:	4618      	mov	r0, r3
 8001d56:	f007 fa95 	bl	8009284 <HAL_RCC_OscConfig>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d001      	beq.n	8001d64 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001d60:	f000 fb6e 	bl	8002440 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d64:	230f      	movs	r3, #15
 8001d66:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d68:	2302      	movs	r3, #2
 8001d6a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001d70:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001d74:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001d76:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d7a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001d7c:	f107 030c 	add.w	r3, r7, #12
 8001d80:	2105      	movs	r1, #5
 8001d82:	4618      	mov	r0, r3
 8001d84:	f007 fcf6 	bl	8009774 <HAL_RCC_ClockConfig>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d001      	beq.n	8001d92 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001d8e:	f000 fb57 	bl	8002440 <Error_Handler>
  }
}
 8001d92:	bf00      	nop
 8001d94:	3750      	adds	r7, #80	@ 0x50
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	40023800 	.word	0x40023800
 8001da0:	40007000 	.word	0x40007000

08001da4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b084      	sub	sp, #16
 8001da8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001daa:	463b      	mov	r3, r7
 8001dac:	2200      	movs	r2, #0
 8001dae:	601a      	str	r2, [r3, #0]
 8001db0:	605a      	str	r2, [r3, #4]
 8001db2:	609a      	str	r2, [r3, #8]
 8001db4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001db6:	4b21      	ldr	r3, [pc, #132]	@ (8001e3c <MX_ADC1_Init+0x98>)
 8001db8:	4a21      	ldr	r2, [pc, #132]	@ (8001e40 <MX_ADC1_Init+0x9c>)
 8001dba:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001dbc:	4b1f      	ldr	r3, [pc, #124]	@ (8001e3c <MX_ADC1_Init+0x98>)
 8001dbe:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001dc2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001dc4:	4b1d      	ldr	r3, [pc, #116]	@ (8001e3c <MX_ADC1_Init+0x98>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001dca:	4b1c      	ldr	r3, [pc, #112]	@ (8001e3c <MX_ADC1_Init+0x98>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001dd0:	4b1a      	ldr	r3, [pc, #104]	@ (8001e3c <MX_ADC1_Init+0x98>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001dd6:	4b19      	ldr	r3, [pc, #100]	@ (8001e3c <MX_ADC1_Init+0x98>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001dde:	4b17      	ldr	r3, [pc, #92]	@ (8001e3c <MX_ADC1_Init+0x98>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001de4:	4b15      	ldr	r3, [pc, #84]	@ (8001e3c <MX_ADC1_Init+0x98>)
 8001de6:	4a17      	ldr	r2, [pc, #92]	@ (8001e44 <MX_ADC1_Init+0xa0>)
 8001de8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001dea:	4b14      	ldr	r3, [pc, #80]	@ (8001e3c <MX_ADC1_Init+0x98>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001df0:	4b12      	ldr	r3, [pc, #72]	@ (8001e3c <MX_ADC1_Init+0x98>)
 8001df2:	2201      	movs	r2, #1
 8001df4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001df6:	4b11      	ldr	r3, [pc, #68]	@ (8001e3c <MX_ADC1_Init+0x98>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001dfe:	4b0f      	ldr	r3, [pc, #60]	@ (8001e3c <MX_ADC1_Init+0x98>)
 8001e00:	2201      	movs	r2, #1
 8001e02:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001e04:	480d      	ldr	r0, [pc, #52]	@ (8001e3c <MX_ADC1_Init+0x98>)
 8001e06:	f004 fb91 	bl	800652c <HAL_ADC_Init>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d001      	beq.n	8001e14 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001e10:	f000 fb16 	bl	8002440 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001e14:	2306      	movs	r3, #6
 8001e16:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e20:	463b      	mov	r3, r7
 8001e22:	4619      	mov	r1, r3
 8001e24:	4805      	ldr	r0, [pc, #20]	@ (8001e3c <MX_ADC1_Init+0x98>)
 8001e26:	f004 fbc5 	bl	80065b4 <HAL_ADC_ConfigChannel>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d001      	beq.n	8001e34 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001e30:	f000 fb06 	bl	8002440 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001e34:	bf00      	nop
 8001e36:	3710      	adds	r7, #16
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	20001ad0 	.word	0x20001ad0
 8001e40:	40012000 	.word	0x40012000
 8001e44:	0f000001 	.word	0x0f000001

08001e48 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b082      	sub	sp, #8
 8001e4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001e4e:	463b      	mov	r3, r7
 8001e50:	2200      	movs	r2, #0
 8001e52:	601a      	str	r2, [r3, #0]
 8001e54:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8001e56:	4b14      	ldr	r3, [pc, #80]	@ (8001ea8 <MX_DAC_Init+0x60>)
 8001e58:	4a14      	ldr	r2, [pc, #80]	@ (8001eac <MX_DAC_Init+0x64>)
 8001e5a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001e5c:	4812      	ldr	r0, [pc, #72]	@ (8001ea8 <MX_DAC_Init+0x60>)
 8001e5e:	f004 fee8 	bl	8006c32 <HAL_DAC_Init>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001e68:	f000 faea 	bl	8002440 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001e70:	2300      	movs	r3, #0
 8001e72:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001e74:	463b      	mov	r3, r7
 8001e76:	2200      	movs	r2, #0
 8001e78:	4619      	mov	r1, r3
 8001e7a:	480b      	ldr	r0, [pc, #44]	@ (8001ea8 <MX_DAC_Init+0x60>)
 8001e7c:	f004 fefb 	bl	8006c76 <HAL_DAC_ConfigChannel>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d001      	beq.n	8001e8a <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8001e86:	f000 fadb 	bl	8002440 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001e8a:	463b      	mov	r3, r7
 8001e8c:	2210      	movs	r2, #16
 8001e8e:	4619      	mov	r1, r3
 8001e90:	4805      	ldr	r0, [pc, #20]	@ (8001ea8 <MX_DAC_Init+0x60>)
 8001e92:	f004 fef0 	bl	8006c76 <HAL_DAC_ConfigChannel>
 8001e96:	4603      	mov	r3, r0
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d001      	beq.n	8001ea0 <MX_DAC_Init+0x58>
  {
    Error_Handler();
 8001e9c:	f000 fad0 	bl	8002440 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8001ea0:	bf00      	nop
 8001ea2:	3708      	adds	r7, #8
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd80      	pop	{r7, pc}
 8001ea8:	20001b18 	.word	0x20001b18
 8001eac:	40007400 	.word	0x40007400

08001eb0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001eb4:	4b0f      	ldr	r3, [pc, #60]	@ (8001ef4 <MX_RTC_Init+0x44>)
 8001eb6:	4a10      	ldr	r2, [pc, #64]	@ (8001ef8 <MX_RTC_Init+0x48>)
 8001eb8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001eba:	4b0e      	ldr	r3, [pc, #56]	@ (8001ef4 <MX_RTC_Init+0x44>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001ec0:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef4 <MX_RTC_Init+0x44>)
 8001ec2:	227f      	movs	r2, #127	@ 0x7f
 8001ec4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001ec6:	4b0b      	ldr	r3, [pc, #44]	@ (8001ef4 <MX_RTC_Init+0x44>)
 8001ec8:	22ff      	movs	r2, #255	@ 0xff
 8001eca:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001ecc:	4b09      	ldr	r3, [pc, #36]	@ (8001ef4 <MX_RTC_Init+0x44>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001ed2:	4b08      	ldr	r3, [pc, #32]	@ (8001ef4 <MX_RTC_Init+0x44>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001ed8:	4b06      	ldr	r3, [pc, #24]	@ (8001ef4 <MX_RTC_Init+0x44>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001ede:	4805      	ldr	r0, [pc, #20]	@ (8001ef4 <MX_RTC_Init+0x44>)
 8001ee0:	f008 f828 	bl	8009f34 <HAL_RTC_Init>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d001      	beq.n	8001eee <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8001eea:	f000 faa9 	bl	8002440 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001eee:	bf00      	nop
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	20001b2c 	.word	0x20001b2c
 8001ef8:	40002800 	.word	0x40002800

08001efc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001f00:	4b17      	ldr	r3, [pc, #92]	@ (8001f60 <MX_SPI1_Init+0x64>)
 8001f02:	4a18      	ldr	r2, [pc, #96]	@ (8001f64 <MX_SPI1_Init+0x68>)
 8001f04:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001f06:	4b16      	ldr	r3, [pc, #88]	@ (8001f60 <MX_SPI1_Init+0x64>)
 8001f08:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001f0c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001f0e:	4b14      	ldr	r3, [pc, #80]	@ (8001f60 <MX_SPI1_Init+0x64>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f14:	4b12      	ldr	r3, [pc, #72]	@ (8001f60 <MX_SPI1_Init+0x64>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f1a:	4b11      	ldr	r3, [pc, #68]	@ (8001f60 <MX_SPI1_Init+0x64>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f20:	4b0f      	ldr	r3, [pc, #60]	@ (8001f60 <MX_SPI1_Init+0x64>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001f26:	4b0e      	ldr	r3, [pc, #56]	@ (8001f60 <MX_SPI1_Init+0x64>)
 8001f28:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f2c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001f2e:	4b0c      	ldr	r3, [pc, #48]	@ (8001f60 <MX_SPI1_Init+0x64>)
 8001f30:	2210      	movs	r2, #16
 8001f32:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f34:	4b0a      	ldr	r3, [pc, #40]	@ (8001f60 <MX_SPI1_Init+0x64>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f3a:	4b09      	ldr	r3, [pc, #36]	@ (8001f60 <MX_SPI1_Init+0x64>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f40:	4b07      	ldr	r3, [pc, #28]	@ (8001f60 <MX_SPI1_Init+0x64>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001f46:	4b06      	ldr	r3, [pc, #24]	@ (8001f60 <MX_SPI1_Init+0x64>)
 8001f48:	220a      	movs	r2, #10
 8001f4a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001f4c:	4804      	ldr	r0, [pc, #16]	@ (8001f60 <MX_SPI1_Init+0x64>)
 8001f4e:	f008 f8f5 	bl	800a13c <HAL_SPI_Init>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d001      	beq.n	8001f5c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001f58:	f000 fa72 	bl	8002440 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001f5c:	bf00      	nop
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	20001b4c 	.word	0x20001b4c
 8001f64:	40013000 	.word	0x40013000

08001f68 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001f6c:	4b17      	ldr	r3, [pc, #92]	@ (8001fcc <MX_SPI2_Init+0x64>)
 8001f6e:	4a18      	ldr	r2, [pc, #96]	@ (8001fd0 <MX_SPI2_Init+0x68>)
 8001f70:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001f72:	4b16      	ldr	r3, [pc, #88]	@ (8001fcc <MX_SPI2_Init+0x64>)
 8001f74:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001f78:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001f7a:	4b14      	ldr	r3, [pc, #80]	@ (8001fcc <MX_SPI2_Init+0x64>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f80:	4b12      	ldr	r3, [pc, #72]	@ (8001fcc <MX_SPI2_Init+0x64>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f86:	4b11      	ldr	r3, [pc, #68]	@ (8001fcc <MX_SPI2_Init+0x64>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f8c:	4b0f      	ldr	r3, [pc, #60]	@ (8001fcc <MX_SPI2_Init+0x64>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001f92:	4b0e      	ldr	r3, [pc, #56]	@ (8001fcc <MX_SPI2_Init+0x64>)
 8001f94:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f98:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001f9a:	4b0c      	ldr	r3, [pc, #48]	@ (8001fcc <MX_SPI2_Init+0x64>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001fa0:	4b0a      	ldr	r3, [pc, #40]	@ (8001fcc <MX_SPI2_Init+0x64>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001fa6:	4b09      	ldr	r3, [pc, #36]	@ (8001fcc <MX_SPI2_Init+0x64>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001fac:	4b07      	ldr	r3, [pc, #28]	@ (8001fcc <MX_SPI2_Init+0x64>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001fb2:	4b06      	ldr	r3, [pc, #24]	@ (8001fcc <MX_SPI2_Init+0x64>)
 8001fb4:	220a      	movs	r2, #10
 8001fb6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001fb8:	4804      	ldr	r0, [pc, #16]	@ (8001fcc <MX_SPI2_Init+0x64>)
 8001fba:	f008 f8bf 	bl	800a13c <HAL_SPI_Init>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d001      	beq.n	8001fc8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001fc4:	f000 fa3c 	bl	8002440 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001fc8:	bf00      	nop
 8001fca:	bd80      	pop	{r7, pc}
 8001fcc:	20001ba4 	.word	0x20001ba4
 8001fd0:	40003800 	.word	0x40003800

08001fd4 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b08e      	sub	sp, #56	@ 0x38
 8001fd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fda:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001fde:	2200      	movs	r2, #0
 8001fe0:	601a      	str	r2, [r3, #0]
 8001fe2:	605a      	str	r2, [r3, #4]
 8001fe4:	609a      	str	r2, [r3, #8]
 8001fe6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fe8:	f107 0320 	add.w	r3, r7, #32
 8001fec:	2200      	movs	r2, #0
 8001fee:	601a      	str	r2, [r3, #0]
 8001ff0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ff2:	1d3b      	adds	r3, r7, #4
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	601a      	str	r2, [r3, #0]
 8001ff8:	605a      	str	r2, [r3, #4]
 8001ffa:	609a      	str	r2, [r3, #8]
 8001ffc:	60da      	str	r2, [r3, #12]
 8001ffe:	611a      	str	r2, [r3, #16]
 8002000:	615a      	str	r2, [r3, #20]
 8002002:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002004:	4b33      	ldr	r3, [pc, #204]	@ (80020d4 <MX_TIM5_Init+0x100>)
 8002006:	4a34      	ldr	r2, [pc, #208]	@ (80020d8 <MX_TIM5_Init+0x104>)
 8002008:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 42000;
 800200a:	4b32      	ldr	r3, [pc, #200]	@ (80020d4 <MX_TIM5_Init+0x100>)
 800200c:	f24a 4210 	movw	r2, #42000	@ 0xa410
 8002010:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002012:	4b30      	ldr	r3, [pc, #192]	@ (80020d4 <MX_TIM5_Init+0x100>)
 8002014:	2200      	movs	r2, #0
 8002016:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 100-1;
 8002018:	4b2e      	ldr	r3, [pc, #184]	@ (80020d4 <MX_TIM5_Init+0x100>)
 800201a:	2263      	movs	r2, #99	@ 0x63
 800201c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800201e:	4b2d      	ldr	r3, [pc, #180]	@ (80020d4 <MX_TIM5_Init+0x100>)
 8002020:	2200      	movs	r2, #0
 8002022:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002024:	4b2b      	ldr	r3, [pc, #172]	@ (80020d4 <MX_TIM5_Init+0x100>)
 8002026:	2200      	movs	r2, #0
 8002028:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800202a:	482a      	ldr	r0, [pc, #168]	@ (80020d4 <MX_TIM5_Init+0x100>)
 800202c:	f008 fe58 	bl	800ace0 <HAL_TIM_Base_Init>
 8002030:	4603      	mov	r3, r0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d001      	beq.n	800203a <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8002036:	f000 fa03 	bl	8002440 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800203a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800203e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002040:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002044:	4619      	mov	r1, r3
 8002046:	4823      	ldr	r0, [pc, #140]	@ (80020d4 <MX_TIM5_Init+0x100>)
 8002048:	f008 ffb4 	bl	800afb4 <HAL_TIM_ConfigClockSource>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d001      	beq.n	8002056 <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8002052:	f000 f9f5 	bl	8002440 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8002056:	481f      	ldr	r0, [pc, #124]	@ (80020d4 <MX_TIM5_Init+0x100>)
 8002058:	f008 fe91 	bl	800ad7e <HAL_TIM_PWM_Init>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d001      	beq.n	8002066 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8002062:	f000 f9ed 	bl	8002440 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002066:	2300      	movs	r3, #0
 8002068:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800206a:	2300      	movs	r3, #0
 800206c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800206e:	f107 0320 	add.w	r3, r7, #32
 8002072:	4619      	mov	r1, r3
 8002074:	4817      	ldr	r0, [pc, #92]	@ (80020d4 <MX_TIM5_Init+0x100>)
 8002076:	f009 fb55 	bl	800b724 <HAL_TIMEx_MasterConfigSynchronization>
 800207a:	4603      	mov	r3, r0
 800207c:	2b00      	cmp	r3, #0
 800207e:	d001      	beq.n	8002084 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8002080:	f000 f9de 	bl	8002440 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002084:	2360      	movs	r3, #96	@ 0x60
 8002086:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002088:	2300      	movs	r3, #0
 800208a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800208c:	2300      	movs	r3, #0
 800208e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002090:	2300      	movs	r3, #0
 8002092:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002094:	1d3b      	adds	r3, r7, #4
 8002096:	2208      	movs	r2, #8
 8002098:	4619      	mov	r1, r3
 800209a:	480e      	ldr	r0, [pc, #56]	@ (80020d4 <MX_TIM5_Init+0x100>)
 800209c:	f008 fec8 	bl	800ae30 <HAL_TIM_PWM_ConfigChannel>
 80020a0:	4603      	mov	r3, r0
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d001      	beq.n	80020aa <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 80020a6:	f000 f9cb 	bl	8002440 <Error_Handler>
  }
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80020aa:	2302      	movs	r3, #2
 80020ac:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80020ae:	1d3b      	adds	r3, r7, #4
 80020b0:	220c      	movs	r2, #12
 80020b2:	4619      	mov	r1, r3
 80020b4:	4807      	ldr	r0, [pc, #28]	@ (80020d4 <MX_TIM5_Init+0x100>)
 80020b6:	f008 febb 	bl	800ae30 <HAL_TIM_PWM_ConfigChannel>
 80020ba:	4603      	mov	r3, r0
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d001      	beq.n	80020c4 <MX_TIM5_Init+0xf0>
  {
    Error_Handler();
 80020c0:	f000 f9be 	bl	8002440 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80020c4:	4803      	ldr	r0, [pc, #12]	@ (80020d4 <MX_TIM5_Init+0x100>)
 80020c6:	f001 fb81 	bl	80037cc <HAL_TIM_MspPostInit>

}
 80020ca:	bf00      	nop
 80020cc:	3738      	adds	r7, #56	@ 0x38
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	20001bfc 	.word	0x20001bfc
 80020d8:	40000c00 	.word	0x40000c00

080020dc <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80020e0:	4b11      	ldr	r3, [pc, #68]	@ (8002128 <MX_UART4_Init+0x4c>)
 80020e2:	4a12      	ldr	r2, [pc, #72]	@ (800212c <MX_UART4_Init+0x50>)
 80020e4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80020e6:	4b10      	ldr	r3, [pc, #64]	@ (8002128 <MX_UART4_Init+0x4c>)
 80020e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80020ec:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80020ee:	4b0e      	ldr	r3, [pc, #56]	@ (8002128 <MX_UART4_Init+0x4c>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80020f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002128 <MX_UART4_Init+0x4c>)
 80020f6:	2200      	movs	r2, #0
 80020f8:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80020fa:	4b0b      	ldr	r3, [pc, #44]	@ (8002128 <MX_UART4_Init+0x4c>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002100:	4b09      	ldr	r3, [pc, #36]	@ (8002128 <MX_UART4_Init+0x4c>)
 8002102:	220c      	movs	r2, #12
 8002104:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002106:	4b08      	ldr	r3, [pc, #32]	@ (8002128 <MX_UART4_Init+0x4c>)
 8002108:	2200      	movs	r2, #0
 800210a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800210c:	4b06      	ldr	r3, [pc, #24]	@ (8002128 <MX_UART4_Init+0x4c>)
 800210e:	2200      	movs	r2, #0
 8002110:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002112:	4805      	ldr	r0, [pc, #20]	@ (8002128 <MX_UART4_Init+0x4c>)
 8002114:	f009 fb82 	bl	800b81c <HAL_UART_Init>
 8002118:	4603      	mov	r3, r0
 800211a:	2b00      	cmp	r3, #0
 800211c:	d001      	beq.n	8002122 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800211e:	f000 f98f 	bl	8002440 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002122:	bf00      	nop
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	20001c44 	.word	0x20001c44
 800212c:	40004c00 	.word	0x40004c00

08002130 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002134:	4b11      	ldr	r3, [pc, #68]	@ (800217c <MX_USART1_UART_Init+0x4c>)
 8002136:	4a12      	ldr	r2, [pc, #72]	@ (8002180 <MX_USART1_UART_Init+0x50>)
 8002138:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800213a:	4b10      	ldr	r3, [pc, #64]	@ (800217c <MX_USART1_UART_Init+0x4c>)
 800213c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002140:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002142:	4b0e      	ldr	r3, [pc, #56]	@ (800217c <MX_USART1_UART_Init+0x4c>)
 8002144:	2200      	movs	r2, #0
 8002146:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002148:	4b0c      	ldr	r3, [pc, #48]	@ (800217c <MX_USART1_UART_Init+0x4c>)
 800214a:	2200      	movs	r2, #0
 800214c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800214e:	4b0b      	ldr	r3, [pc, #44]	@ (800217c <MX_USART1_UART_Init+0x4c>)
 8002150:	2200      	movs	r2, #0
 8002152:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002154:	4b09      	ldr	r3, [pc, #36]	@ (800217c <MX_USART1_UART_Init+0x4c>)
 8002156:	220c      	movs	r2, #12
 8002158:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800215a:	4b08      	ldr	r3, [pc, #32]	@ (800217c <MX_USART1_UART_Init+0x4c>)
 800215c:	2200      	movs	r2, #0
 800215e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002160:	4b06      	ldr	r3, [pc, #24]	@ (800217c <MX_USART1_UART_Init+0x4c>)
 8002162:	2200      	movs	r2, #0
 8002164:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002166:	4805      	ldr	r0, [pc, #20]	@ (800217c <MX_USART1_UART_Init+0x4c>)
 8002168:	f009 fb58 	bl	800b81c <HAL_UART_Init>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	d001      	beq.n	8002176 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002172:	f000 f965 	bl	8002440 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002176:	bf00      	nop
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	20001c8c 	.word	0x20001c8c
 8002180:	40011000 	.word	0x40011000

08002184 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002188:	4b11      	ldr	r3, [pc, #68]	@ (80021d0 <MX_USART3_UART_Init+0x4c>)
 800218a:	4a12      	ldr	r2, [pc, #72]	@ (80021d4 <MX_USART3_UART_Init+0x50>)
 800218c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 19200;
 800218e:	4b10      	ldr	r3, [pc, #64]	@ (80021d0 <MX_USART3_UART_Init+0x4c>)
 8002190:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8002194:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002196:	4b0e      	ldr	r3, [pc, #56]	@ (80021d0 <MX_USART3_UART_Init+0x4c>)
 8002198:	2200      	movs	r2, #0
 800219a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800219c:	4b0c      	ldr	r3, [pc, #48]	@ (80021d0 <MX_USART3_UART_Init+0x4c>)
 800219e:	2200      	movs	r2, #0
 80021a0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80021a2:	4b0b      	ldr	r3, [pc, #44]	@ (80021d0 <MX_USART3_UART_Init+0x4c>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80021a8:	4b09      	ldr	r3, [pc, #36]	@ (80021d0 <MX_USART3_UART_Init+0x4c>)
 80021aa:	220c      	movs	r2, #12
 80021ac:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021ae:	4b08      	ldr	r3, [pc, #32]	@ (80021d0 <MX_USART3_UART_Init+0x4c>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80021b4:	4b06      	ldr	r3, [pc, #24]	@ (80021d0 <MX_USART3_UART_Init+0x4c>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80021ba:	4805      	ldr	r0, [pc, #20]	@ (80021d0 <MX_USART3_UART_Init+0x4c>)
 80021bc:	f009 fb2e 	bl	800b81c <HAL_UART_Init>
 80021c0:	4603      	mov	r3, r0
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d001      	beq.n	80021ca <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80021c6:	f000 f93b 	bl	8002440 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80021ca:	bf00      	nop
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	20001cd4 	.word	0x20001cd4
 80021d4:	40004800 	.word	0x40004800

080021d8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b082      	sub	sp, #8
 80021dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80021de:	2300      	movs	r3, #0
 80021e0:	607b      	str	r3, [r7, #4]
 80021e2:	4b10      	ldr	r3, [pc, #64]	@ (8002224 <MX_DMA_Init+0x4c>)
 80021e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021e6:	4a0f      	ldr	r2, [pc, #60]	@ (8002224 <MX_DMA_Init+0x4c>)
 80021e8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80021ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80021ee:	4b0d      	ldr	r3, [pc, #52]	@ (8002224 <MX_DMA_Init+0x4c>)
 80021f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021f6:	607b      	str	r3, [r7, #4]
 80021f8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80021fa:	2200      	movs	r2, #0
 80021fc:	2100      	movs	r1, #0
 80021fe:	200c      	movs	r0, #12
 8002200:	f004 fce1 	bl	8006bc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002204:	200c      	movs	r0, #12
 8002206:	f004 fcfa 	bl	8006bfe <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800220a:	2200      	movs	r2, #0
 800220c:	2100      	movs	r1, #0
 800220e:	200e      	movs	r0, #14
 8002210:	f004 fcd9 	bl	8006bc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8002214:	200e      	movs	r0, #14
 8002216:	f004 fcf2 	bl	8006bfe <HAL_NVIC_EnableIRQ>

}
 800221a:	bf00      	nop
 800221c:	3708      	adds	r7, #8
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	40023800 	.word	0x40023800

08002228 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b08c      	sub	sp, #48	@ 0x30
 800222c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800222e:	f107 031c 	add.w	r3, r7, #28
 8002232:	2200      	movs	r2, #0
 8002234:	601a      	str	r2, [r3, #0]
 8002236:	605a      	str	r2, [r3, #4]
 8002238:	609a      	str	r2, [r3, #8]
 800223a:	60da      	str	r2, [r3, #12]
 800223c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800223e:	2300      	movs	r3, #0
 8002240:	61bb      	str	r3, [r7, #24]
 8002242:	4b79      	ldr	r3, [pc, #484]	@ (8002428 <MX_GPIO_Init+0x200>)
 8002244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002246:	4a78      	ldr	r2, [pc, #480]	@ (8002428 <MX_GPIO_Init+0x200>)
 8002248:	f043 0310 	orr.w	r3, r3, #16
 800224c:	6313      	str	r3, [r2, #48]	@ 0x30
 800224e:	4b76      	ldr	r3, [pc, #472]	@ (8002428 <MX_GPIO_Init+0x200>)
 8002250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002252:	f003 0310 	and.w	r3, r3, #16
 8002256:	61bb      	str	r3, [r7, #24]
 8002258:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800225a:	2300      	movs	r3, #0
 800225c:	617b      	str	r3, [r7, #20]
 800225e:	4b72      	ldr	r3, [pc, #456]	@ (8002428 <MX_GPIO_Init+0x200>)
 8002260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002262:	4a71      	ldr	r2, [pc, #452]	@ (8002428 <MX_GPIO_Init+0x200>)
 8002264:	f043 0304 	orr.w	r3, r3, #4
 8002268:	6313      	str	r3, [r2, #48]	@ 0x30
 800226a:	4b6f      	ldr	r3, [pc, #444]	@ (8002428 <MX_GPIO_Init+0x200>)
 800226c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800226e:	f003 0304 	and.w	r3, r3, #4
 8002272:	617b      	str	r3, [r7, #20]
 8002274:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002276:	2300      	movs	r3, #0
 8002278:	613b      	str	r3, [r7, #16]
 800227a:	4b6b      	ldr	r3, [pc, #428]	@ (8002428 <MX_GPIO_Init+0x200>)
 800227c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800227e:	4a6a      	ldr	r2, [pc, #424]	@ (8002428 <MX_GPIO_Init+0x200>)
 8002280:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002284:	6313      	str	r3, [r2, #48]	@ 0x30
 8002286:	4b68      	ldr	r3, [pc, #416]	@ (8002428 <MX_GPIO_Init+0x200>)
 8002288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800228a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800228e:	613b      	str	r3, [r7, #16]
 8002290:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002292:	2300      	movs	r3, #0
 8002294:	60fb      	str	r3, [r7, #12]
 8002296:	4b64      	ldr	r3, [pc, #400]	@ (8002428 <MX_GPIO_Init+0x200>)
 8002298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800229a:	4a63      	ldr	r2, [pc, #396]	@ (8002428 <MX_GPIO_Init+0x200>)
 800229c:	f043 0301 	orr.w	r3, r3, #1
 80022a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80022a2:	4b61      	ldr	r3, [pc, #388]	@ (8002428 <MX_GPIO_Init+0x200>)
 80022a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022a6:	f003 0301 	and.w	r3, r3, #1
 80022aa:	60fb      	str	r3, [r7, #12]
 80022ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80022ae:	2300      	movs	r3, #0
 80022b0:	60bb      	str	r3, [r7, #8]
 80022b2:	4b5d      	ldr	r3, [pc, #372]	@ (8002428 <MX_GPIO_Init+0x200>)
 80022b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b6:	4a5c      	ldr	r2, [pc, #368]	@ (8002428 <MX_GPIO_Init+0x200>)
 80022b8:	f043 0302 	orr.w	r3, r3, #2
 80022bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80022be:	4b5a      	ldr	r3, [pc, #360]	@ (8002428 <MX_GPIO_Init+0x200>)
 80022c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022c2:	f003 0302 	and.w	r3, r3, #2
 80022c6:	60bb      	str	r3, [r7, #8]
 80022c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80022ca:	2300      	movs	r3, #0
 80022cc:	607b      	str	r3, [r7, #4]
 80022ce:	4b56      	ldr	r3, [pc, #344]	@ (8002428 <MX_GPIO_Init+0x200>)
 80022d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d2:	4a55      	ldr	r2, [pc, #340]	@ (8002428 <MX_GPIO_Init+0x200>)
 80022d4:	f043 0308 	orr.w	r3, r3, #8
 80022d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80022da:	4b53      	ldr	r3, [pc, #332]	@ (8002428 <MX_GPIO_Init+0x200>)
 80022dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022de:	f003 0308 	and.w	r3, r3, #8
 80022e2:	607b      	str	r3, [r7, #4]
 80022e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ETH_nRST_Pin|DIGOUT_nOE_Pin|nBUS_ENABLE_Pin, GPIO_PIN_SET);
 80022e6:	2201      	movs	r2, #1
 80022e8:	f243 0108 	movw	r1, #12296	@ 0x3008
 80022ec:	484f      	ldr	r0, [pc, #316]	@ (800242c <MX_GPIO_Init+0x204>)
 80022ee:	f005 fd5d 	bl	8007dac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ADDR_0_Pin|ADDR_1_Pin|ADDR_2_Pin, GPIO_PIN_RESET);
 80022f2:	2200      	movs	r2, #0
 80022f4:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80022f8:	484c      	ldr	r0, [pc, #304]	@ (800242c <MX_GPIO_Init+0x204>)
 80022fa:	f005 fd57 	bl	8007dac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_nRST_Pin|LCD_nCS_Pin|ETH_nCS_Pin, GPIO_PIN_SET);
 80022fe:	2201      	movs	r2, #1
 8002300:	f44f 51a4 	mov.w	r1, #5248	@ 0x1480
 8002304:	484a      	ldr	r0, [pc, #296]	@ (8002430 <MX_GPIO_Init+0x208>)
 8002306:	f005 fd51 	bl	8007dac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_AO_Pin|BUS_rW_Pin, GPIO_PIN_RESET);
 800230a:	2200      	movs	r2, #0
 800230c:	f44f 6104 	mov.w	r1, #2112	@ 0x840
 8002310:	4847      	ldr	r0, [pc, #284]	@ (8002430 <MX_GPIO_Init+0x208>)
 8002312:	f005 fd4b 	bl	8007dac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RS422_DE_Pin|RS422_DE_REV_Pin, GPIO_PIN_RESET);
 8002316:	2200      	movs	r2, #0
 8002318:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 800231c:	4845      	ldr	r0, [pc, #276]	@ (8002434 <MX_GPIO_Init+0x20c>)
 800231e:	f005 fd45 	bl	8007dac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SER_nRE_Pin|SER_nRE_REV_Pin, GPIO_PIN_SET);
 8002322:	2201      	movs	r2, #1
 8002324:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8002328:	4842      	ldr	r0, [pc, #264]	@ (8002434 <MX_GPIO_Init+0x20c>)
 800232a:	f005 fd3f 	bl	8007dac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ETH_nINT_Pin */
  GPIO_InitStruct.Pin = ETH_nINT_Pin;
 800232e:	2304      	movs	r3, #4
 8002330:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002332:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002336:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002338:	2301      	movs	r3, #1
 800233a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ETH_nINT_GPIO_Port, &GPIO_InitStruct);
 800233c:	f107 031c 	add.w	r3, r7, #28
 8002340:	4619      	mov	r1, r3
 8002342:	483a      	ldr	r0, [pc, #232]	@ (800242c <MX_GPIO_Init+0x204>)
 8002344:	f005 fb6e 	bl	8007a24 <HAL_GPIO_Init>

  /*Configure GPIO pins : ETH_nRST_Pin ADDR_0_Pin ADDR_1_Pin ADDR_2_Pin
                           DIGOUT_nOE_Pin nBUS_ENABLE_Pin */
  GPIO_InitStruct.Pin = ETH_nRST_Pin|ADDR_0_Pin|ADDR_1_Pin|ADDR_2_Pin
 8002348:	f243 7308 	movw	r3, #14088	@ 0x3708
 800234c:	61fb      	str	r3, [r7, #28]
                          |DIGOUT_nOE_Pin|nBUS_ENABLE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800234e:	2301      	movs	r3, #1
 8002350:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002352:	2300      	movs	r3, #0
 8002354:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002356:	2300      	movs	r3, #0
 8002358:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800235a:	f107 031c 	add.w	r3, r7, #28
 800235e:	4619      	mov	r1, r3
 8002360:	4832      	ldr	r0, [pc, #200]	@ (800242c <MX_GPIO_Init+0x204>)
 8002362:	f005 fb5f 	bl	8007a24 <HAL_GPIO_Init>

  /*Configure GPIO pins : NODEID_2_Pin NODEID_4_Pin NODEID_1_Pin NODEID_1BABY_Pin
                           NODEID_4BABY_Pin */
  GPIO_InitStruct.Pin = NODEID_2_Pin|NODEID_4_Pin|NODEID_1_Pin|NODEID_1BABY_Pin
 8002366:	2373      	movs	r3, #115	@ 0x73
 8002368:	61fb      	str	r3, [r7, #28]
                          |NODEID_4BABY_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800236a:	2300      	movs	r3, #0
 800236c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800236e:	2302      	movs	r3, #2
 8002370:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002372:	f107 031c 	add.w	r3, r7, #28
 8002376:	4619      	mov	r1, r3
 8002378:	482c      	ldr	r0, [pc, #176]	@ (800242c <MX_GPIO_Init+0x204>)
 800237a:	f005 fb53 	bl	8007a24 <HAL_GPIO_Init>

  /*Configure GPIO pins : NODEID_8_Pin BOARDID_1_Pin */
  GPIO_InitStruct.Pin = NODEID_8_Pin|BOARDID_1_Pin;
 800237e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002382:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002384:	2300      	movs	r3, #0
 8002386:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002388:	2302      	movs	r3, #2
 800238a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800238c:	f107 031c 	add.w	r3, r7, #28
 8002390:	4619      	mov	r1, r3
 8002392:	4829      	ldr	r0, [pc, #164]	@ (8002438 <MX_GPIO_Init+0x210>)
 8002394:	f005 fb46 	bl	8007a24 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_nRST_Pin LCD_AO_Pin LCD_nCS_Pin BUS_rW_Pin
                           ETH_nCS_Pin */
  GPIO_InitStruct.Pin = LCD_nRST_Pin|LCD_AO_Pin|LCD_nCS_Pin|BUS_rW_Pin
 8002398:	f44f 53e6 	mov.w	r3, #7360	@ 0x1cc0
 800239c:	61fb      	str	r3, [r7, #28]
                          |ETH_nCS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800239e:	2301      	movs	r3, #1
 80023a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a2:	2300      	movs	r3, #0
 80023a4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023a6:	2300      	movs	r3, #0
 80023a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023aa:	f107 031c 	add.w	r3, r7, #28
 80023ae:	4619      	mov	r1, r3
 80023b0:	481f      	ldr	r0, [pc, #124]	@ (8002430 <MX_GPIO_Init+0x208>)
 80023b2:	f005 fb37 	bl	8007a24 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS422_DE_Pin RS422_DE_REV_Pin SER_nRE_Pin SER_nRE_REV_Pin */
  GPIO_InitStruct.Pin = RS422_DE_Pin|RS422_DE_REV_Pin|SER_nRE_Pin|SER_nRE_REV_Pin;
 80023b6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80023ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023bc:	2301      	movs	r3, #1
 80023be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c0:	2300      	movs	r3, #0
 80023c2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023c4:	2300      	movs	r3, #0
 80023c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023c8:	f107 031c 	add.w	r3, r7, #28
 80023cc:	4619      	mov	r1, r3
 80023ce:	4819      	ldr	r0, [pc, #100]	@ (8002434 <MX_GPIO_Init+0x20c>)
 80023d0:	f005 fb28 	bl	8007a24 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOARDID_0_Pin */
  GPIO_InitStruct.Pin = BOARDID_0_Pin;
 80023d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80023d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023da:	2300      	movs	r3, #0
 80023dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80023de:	2302      	movs	r3, #2
 80023e0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOARDID_0_GPIO_Port, &GPIO_InitStruct);
 80023e2:	f107 031c 	add.w	r3, r7, #28
 80023e6:	4619      	mov	r1, r3
 80023e8:	4814      	ldr	r0, [pc, #80]	@ (800243c <MX_GPIO_Init+0x214>)
 80023ea:	f005 fb1b 	bl	8007a24 <HAL_GPIO_Init>

  /*Configure GPIO pins : DATA_7_Pin DATA_6_Pin DATA_5_Pin DATA_4_Pin
                           DATA_3_Pin DATA_2_Pin DATA_1_Pin DATA_0_Pin */
  GPIO_InitStruct.Pin = DATA_7_Pin|DATA_6_Pin|DATA_5_Pin|DATA_4_Pin
 80023ee:	23ff      	movs	r3, #255	@ 0xff
 80023f0:	61fb      	str	r3, [r7, #28]
                          |DATA_3_Pin|DATA_2_Pin|DATA_1_Pin|DATA_0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023f2:	2300      	movs	r3, #0
 80023f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f6:	2300      	movs	r3, #0
 80023f8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023fa:	f107 031c 	add.w	r3, r7, #28
 80023fe:	4619      	mov	r1, r3
 8002400:	480c      	ldr	r0, [pc, #48]	@ (8002434 <MX_GPIO_Init+0x20c>)
 8002402:	f005 fb0f 	bl	8007a24 <HAL_GPIO_Init>

  /*Configure GPIO pins : BOARDID_2_Pin BOARDID_3_Pin */
  GPIO_InitStruct.Pin = BOARDID_2_Pin|BOARDID_3_Pin;
 8002406:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800240a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800240c:	2300      	movs	r3, #0
 800240e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002410:	2302      	movs	r3, #2
 8002412:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002414:	f107 031c 	add.w	r3, r7, #28
 8002418:	4619      	mov	r1, r3
 800241a:	4805      	ldr	r0, [pc, #20]	@ (8002430 <MX_GPIO_Init+0x208>)
 800241c:	f005 fb02 	bl	8007a24 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002420:	bf00      	nop
 8002422:	3730      	adds	r7, #48	@ 0x30
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}
 8002428:	40023800 	.word	0x40023800
 800242c:	40021000 	.word	0x40021000
 8002430:	40020400 	.word	0x40020400
 8002434:	40020c00 	.word	0x40020c00
 8002438:	40020800 	.word	0x40020800
 800243c:	40020000 	.word	0x40020000

08002440 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002444:	b672      	cpsid	i
}
 8002446:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002448:	bf00      	nop
 800244a:	e7fd      	b.n	8002448 <Error_Handler+0x8>

0800244c <node_id_get>:
/* Core/Src/node_id.c */
#include "node_id.h"

uint8_t node_id_get(void)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b082      	sub	sp, #8
 8002450:	af00      	add	r7, sp, #0
    uint8_t id = 0;
 8002452:	2300      	movs	r3, #0
 8002454:	71fb      	strb	r3, [r7, #7]

    if (HAL_GPIO_ReadPin(NODEID1_MOD_PORT, NODEID1_MOD_PIN)) id |= 0x01;
 8002456:	2101      	movs	r1, #1
 8002458:	4818      	ldr	r0, [pc, #96]	@ (80024bc <node_id_get+0x70>)
 800245a:	f005 fc8f 	bl	8007d7c <HAL_GPIO_ReadPin>
 800245e:	4603      	mov	r3, r0
 8002460:	2b00      	cmp	r3, #0
 8002462:	d003      	beq.n	800246c <node_id_get+0x20>
 8002464:	79fb      	ldrb	r3, [r7, #7]
 8002466:	f043 0301 	orr.w	r3, r3, #1
 800246a:	71fb      	strb	r3, [r7, #7]
    if (HAL_GPIO_ReadPin(NODEID2_MOD_PORT, NODEID2_MOD_PIN)) id |= 0x02;
 800246c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002470:	4813      	ldr	r0, [pc, #76]	@ (80024c0 <node_id_get+0x74>)
 8002472:	f005 fc83 	bl	8007d7c <HAL_GPIO_ReadPin>
 8002476:	4603      	mov	r3, r0
 8002478:	2b00      	cmp	r3, #0
 800247a:	d003      	beq.n	8002484 <node_id_get+0x38>
 800247c:	79fb      	ldrb	r3, [r7, #7]
 800247e:	f043 0302 	orr.w	r3, r3, #2
 8002482:	71fb      	strb	r3, [r7, #7]
    if (HAL_GPIO_ReadPin(NODEID4_MOD_PORT, NODEID4_MOD_PIN)) id |= 0x04;
 8002484:	2102      	movs	r1, #2
 8002486:	480d      	ldr	r0, [pc, #52]	@ (80024bc <node_id_get+0x70>)
 8002488:	f005 fc78 	bl	8007d7c <HAL_GPIO_ReadPin>
 800248c:	4603      	mov	r3, r0
 800248e:	2b00      	cmp	r3, #0
 8002490:	d003      	beq.n	800249a <node_id_get+0x4e>
 8002492:	79fb      	ldrb	r3, [r7, #7]
 8002494:	f043 0304 	orr.w	r3, r3, #4
 8002498:	71fb      	strb	r3, [r7, #7]
    if (HAL_GPIO_ReadPin(NODEID8_MOD_PORT, NODEID8_MOD_PIN)) id |= 0x08;
 800249a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800249e:	4808      	ldr	r0, [pc, #32]	@ (80024c0 <node_id_get+0x74>)
 80024a0:	f005 fc6c 	bl	8007d7c <HAL_GPIO_ReadPin>
 80024a4:	4603      	mov	r3, r0
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d003      	beq.n	80024b2 <node_id_get+0x66>
 80024aa:	79fb      	ldrb	r3, [r7, #7]
 80024ac:	f043 0308 	orr.w	r3, r3, #8
 80024b0:	71fb      	strb	r3, [r7, #7]

    return id;  // Returns 0 to 15
 80024b2:	79fb      	ldrb	r3, [r7, #7]
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	3708      	adds	r7, #8
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	40021000 	.word	0x40021000
 80024c0:	40020400 	.word	0x40020400

080024c4 <packet_init>:
/* App loading state (unchanged) */
static uint8_t load_app_slot[CH_COUNT] = {255};
static uint8_t load_next_line[CH_COUNT] = {0};

void packet_init(uint8_t id)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b085      	sub	sp, #20
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	4603      	mov	r3, r0
 80024cc:	71fb      	strb	r3, [r7, #7]
    node_id = id;
 80024ce:	4a19      	ldr	r2, [pc, #100]	@ (8002534 <packet_init+0x70>)
 80024d0:	79fb      	ldrb	r3, [r7, #7]
 80024d2:	7013      	strb	r3, [r2, #0]
    for (int ch = 0; ch < CH_COUNT; ch++) {
 80024d4:	2300      	movs	r3, #0
 80024d6:	60fb      	str	r3, [r7, #12]
 80024d8:	e022      	b.n	8002520 <packet_init+0x5c>
        rx_state[ch].idx = 0;
 80024da:	4a17      	ldr	r2, [pc, #92]	@ (8002538 <packet_init+0x74>)
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	f240 2106 	movw	r1, #518	@ 0x206
 80024e2:	fb01 f303 	mul.w	r3, r1, r3
 80024e6:	4413      	add	r3, r2
 80024e8:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80024ec:	2200      	movs	r2, #0
 80024ee:	801a      	strh	r2, [r3, #0]
        rx_state[ch].state = RX_IDLE;
 80024f0:	4a11      	ldr	r2, [pc, #68]	@ (8002538 <packet_init+0x74>)
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	f240 2106 	movw	r1, #518	@ 0x206
 80024f8:	fb01 f303 	mul.w	r3, r1, r3
 80024fc:	4413      	add	r3, r2
 80024fe:	f203 2302 	addw	r3, r3, #514	@ 0x202
 8002502:	2200      	movs	r2, #0
 8002504:	701a      	strb	r2, [r3, #0]
        load_app_slot[ch] = 255;
 8002506:	4a0d      	ldr	r2, [pc, #52]	@ (800253c <packet_init+0x78>)
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	4413      	add	r3, r2
 800250c:	22ff      	movs	r2, #255	@ 0xff
 800250e:	701a      	strb	r2, [r3, #0]
        load_next_line[ch] = 0;
 8002510:	4a0b      	ldr	r2, [pc, #44]	@ (8002540 <packet_init+0x7c>)
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	4413      	add	r3, r2
 8002516:	2200      	movs	r2, #0
 8002518:	701a      	strb	r2, [r3, #0]
    for (int ch = 0; ch < CH_COUNT; ch++) {
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	3301      	adds	r3, #1
 800251e:	60fb      	str	r3, [r7, #12]
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	2b03      	cmp	r3, #3
 8002524:	ddd9      	ble.n	80024da <packet_init+0x16>
    }
}
 8002526:	bf00      	nop
 8002528:	bf00      	nop
 800252a:	3714      	adds	r7, #20
 800252c:	46bd      	mov	sp, r7
 800252e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002532:	4770      	bx	lr
 8002534:	20001dde 	.word	0x20001dde
 8002538:	20001de0 	.word	0x20001de0
 800253c:	2000000c 	.word	0x2000000c
 8002540:	200025f8 	.word	0x200025f8

08002544 <stuff_byte>:

/* Stuff a byte if it's ESC */
static inline void stuff_byte(uint8_t **dst, uint8_t byte)
{
 8002544:	b480      	push	{r7}
 8002546:	b083      	sub	sp, #12
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
 800254c:	460b      	mov	r3, r1
 800254e:	70fb      	strb	r3, [r7, #3]
    if (byte == PACKET_ESC) {
 8002550:	78fb      	ldrb	r3, [r7, #3]
 8002552:	2b1b      	cmp	r3, #27
 8002554:	d106      	bne.n	8002564 <stuff_byte+0x20>
        *(*dst)++ = PACKET_ESC;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	1c59      	adds	r1, r3, #1
 800255c:	687a      	ldr	r2, [r7, #4]
 800255e:	6011      	str	r1, [r2, #0]
 8002560:	221b      	movs	r2, #27
 8002562:	701a      	strb	r2, [r3, #0]
    }
    *(*dst)++ = byte;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	1c59      	adds	r1, r3, #1
 800256a:	687a      	ldr	r2, [r7, #4]
 800256c:	6011      	str	r1, [r2, #0]
 800256e:	78fa      	ldrb	r2, [r7, #3]
 8002570:	701a      	strb	r2, [r3, #0]
}
 8002572:	bf00      	nop
 8002574:	370c      	adds	r7, #12
 8002576:	46bd      	mov	sp, r7
 8002578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257c:	4770      	bx	lr
	...

08002580 <packet_sendNew>:


void packet_sendNew(uint8_t dest_id, const uint8_t *payload, uint8_t payload_len, uint8_t channel){
 8002580:	b590      	push	{r4, r7, lr}
 8002582:	f5ad 7d09 	sub.w	sp, sp, #548	@ 0x224
 8002586:	af00      	add	r7, sp, #0
 8002588:	4604      	mov	r4, r0
 800258a:	f507 7008 	add.w	r0, r7, #544	@ 0x220
 800258e:	f5a0 7008 	sub.w	r0, r0, #544	@ 0x220
 8002592:	6001      	str	r1, [r0, #0]
 8002594:	4610      	mov	r0, r2
 8002596:	4619      	mov	r1, r3
 8002598:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800259c:	f2a3 2319 	subw	r3, r3, #537	@ 0x219
 80025a0:	4622      	mov	r2, r4
 80025a2:	701a      	strb	r2, [r3, #0]
 80025a4:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 80025a8:	f2a3 231a 	subw	r3, r3, #538	@ 0x21a
 80025ac:	4602      	mov	r2, r0
 80025ae:	701a      	strb	r2, [r3, #0]
 80025b0:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 80025b4:	f2a3 231b 	subw	r3, r3, #539	@ 0x21b
 80025b8:	460a      	mov	r2, r1
 80025ba:	701a      	strb	r2, [r3, #0]
    uint8_t tx_buf[512];
    uint8_t *p = tx_buf;
 80025bc:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 80025c0:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 80025c4:	f107 0210 	add.w	r2, r7, #16
 80025c8:	601a      	str	r2, [r3, #0]

    *p++ = PACKET_ESC;
 80025ca:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 80025ce:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	1c59      	adds	r1, r3, #1
 80025d6:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 80025da:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 80025de:	6011      	str	r1, [r2, #0]
 80025e0:	221b      	movs	r2, #27
 80025e2:	701a      	strb	r2, [r3, #0]
    *p++ = PACKET_STX;
 80025e4:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 80025e8:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	1c59      	adds	r1, r3, #1
 80025f0:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 80025f4:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 80025f8:	6011      	str	r1, [r2, #0]
 80025fa:	2202      	movs	r2, #2
 80025fc:	701a      	strb	r2, [r3, #0]
    *p++ = node_id;  //source id (or "fromId")
 80025fe:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002602:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	1c59      	adds	r1, r3, #1
 800260a:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 800260e:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 8002612:	6011      	str	r1, [r2, #0]
 8002614:	4a55      	ldr	r2, [pc, #340]	@ (800276c <packet_sendNew+0x1ec>)
 8002616:	7812      	ldrb	r2, [r2, #0]
 8002618:	701a      	strb	r2, [r3, #0]

    // Length byte
    stuff_byte(&p, payload_len);
 800261a:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800261e:	f2a3 231a 	subw	r3, r3, #538	@ 0x21a
 8002622:	781a      	ldrb	r2, [r3, #0]
 8002624:	f107 030c 	add.w	r3, r7, #12
 8002628:	4611      	mov	r1, r2
 800262a:	4618      	mov	r0, r3
 800262c:	f7ff ff8a 	bl	8002544 <stuff_byte>

    // Destination address (or "toId")
    stuff_byte(&p, dest_id);
 8002630:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002634:	f2a3 2319 	subw	r3, r3, #537	@ 0x219
 8002638:	781a      	ldrb	r2, [r3, #0]
 800263a:	f107 030c 	add.w	r3, r7, #12
 800263e:	4611      	mov	r1, r2
 8002640:	4618      	mov	r0, r3
 8002642:	f7ff ff7f 	bl	8002544 <stuff_byte>

    // Payload with stuffing
    for (uint16_t i = 0; i < payload_len; i++) {
 8002646:	2300      	movs	r3, #0
 8002648:	f8a7 321e 	strh.w	r3, [r7, #542]	@ 0x21e
 800264c:	e013      	b.n	8002676 <packet_sendNew+0xf6>
        stuff_byte(&p, payload[i]);
 800264e:	f8b7 321e 	ldrh.w	r3, [r7, #542]	@ 0x21e
 8002652:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 8002656:	f5a2 7208 	sub.w	r2, r2, #544	@ 0x220
 800265a:	6812      	ldr	r2, [r2, #0]
 800265c:	4413      	add	r3, r2
 800265e:	781a      	ldrb	r2, [r3, #0]
 8002660:	f107 030c 	add.w	r3, r7, #12
 8002664:	4611      	mov	r1, r2
 8002666:	4618      	mov	r0, r3
 8002668:	f7ff ff6c 	bl	8002544 <stuff_byte>
    for (uint16_t i = 0; i < payload_len; i++) {
 800266c:	f8b7 321e 	ldrh.w	r3, [r7, #542]	@ 0x21e
 8002670:	3301      	adds	r3, #1
 8002672:	f8a7 321e 	strh.w	r3, [r7, #542]	@ 0x21e
 8002676:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800267a:	f2a3 231a 	subw	r3, r3, #538	@ 0x21a
 800267e:	781b      	ldrb	r3, [r3, #0]
 8002680:	b29b      	uxth	r3, r3
 8002682:	f8b7 221e 	ldrh.w	r2, [r7, #542]	@ 0x21e
 8002686:	429a      	cmp	r2, r3
 8002688:	d3e1      	bcc.n	800264e <packet_sendNew+0xce>
    }

    // Checksum (includes first ESC and final ESC before ETX)
    uint32_t sum = PACKET_ESC;  // first ESC
 800268a:	231b      	movs	r3, #27
 800268c:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
    for (uint8_t *s = tx_buf + 1; s < p; s++) sum += *s;
 8002690:	f107 0310 	add.w	r3, r7, #16
 8002694:	3301      	adds	r3, #1
 8002696:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
 800269a:	e00d      	b.n	80026b8 <packet_sendNew+0x138>
 800269c:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 80026a0:	781b      	ldrb	r3, [r3, #0]
 80026a2:	461a      	mov	r2, r3
 80026a4:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 80026a8:	4413      	add	r3, r2
 80026aa:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
 80026ae:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 80026b2:	3301      	adds	r3, #1
 80026b4:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
 80026b8:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 80026bc:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 80026c6:	429a      	cmp	r2, r3
 80026c8:	d3e8      	bcc.n	800269c <packet_sendNew+0x11c>
    sum += PACKET_ESC;  // the ESC before ETX
 80026ca:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 80026ce:	331b      	adds	r3, #27
 80026d0:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
    uint8_t chk = sum & 0xFF;
 80026d4:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 80026d8:	f887 3213 	strb.w	r3, [r7, #531]	@ 0x213

    // Special VB6 rule
    if (chk == PACKET_ESC) chk = PACKET_ESC + 1;
 80026dc:	f897 3213 	ldrb.w	r3, [r7, #531]	@ 0x213
 80026e0:	2b1b      	cmp	r3, #27
 80026e2:	d102      	bne.n	80026ea <packet_sendNew+0x16a>
 80026e4:	231c      	movs	r3, #28
 80026e6:	f887 3213 	strb.w	r3, [r7, #531]	@ 0x213

    *p++ = chk;
 80026ea:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 80026ee:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	1c59      	adds	r1, r3, #1
 80026f6:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 80026fa:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 80026fe:	6011      	str	r1, [r2, #0]
 8002700:	f897 2213 	ldrb.w	r2, [r7, #531]	@ 0x213
 8002704:	701a      	strb	r2, [r3, #0]
    *p++ = PACKET_ESC;
 8002706:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800270a:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	1c59      	adds	r1, r3, #1
 8002712:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 8002716:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 800271a:	6011      	str	r1, [r2, #0]
 800271c:	221b      	movs	r2, #27
 800271e:	701a      	strb	r2, [r3, #0]
    *p++ = PACKET_ETX;
 8002720:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002724:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	1c59      	adds	r1, r3, #1
 800272c:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 8002730:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 8002734:	6011      	str	r1, [r2, #0]
 8002736:	2203      	movs	r2, #3
 8002738:	701a      	strb	r2, [r3, #0]

    comm_send_channel(tx_buf, p - tx_buf, channel);
 800273a:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800273e:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	f107 0310 	add.w	r3, r7, #16
 8002748:	1ad3      	subs	r3, r2, r3
 800274a:	b299      	uxth	r1, r3
 800274c:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002750:	f2a3 231b 	subw	r3, r3, #539	@ 0x21b
 8002754:	781a      	ldrb	r2, [r3, #0]
 8002756:	f107 0310 	add.w	r3, r7, #16
 800275a:	4618      	mov	r0, r3
 800275c:	f7fe ff7e 	bl	800165c <comm_send_channel>
}
 8002760:	bf00      	nop
 8002762:	f507 7709 	add.w	r7, r7, #548	@ 0x224
 8002766:	46bd      	mov	sp, r7
 8002768:	bd90      	pop	{r4, r7, pc}
 800276a:	bf00      	nop
 800276c:	20001dde 	.word	0x20001dde

08002770 <packet_send_ack>:

void packet_send_ack(uint8_t dest_id, uint8_t channel)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b084      	sub	sp, #16
 8002774:	af00      	add	r7, sp, #0
 8002776:	4603      	mov	r3, r0
 8002778:	460a      	mov	r2, r1
 800277a:	71fb      	strb	r3, [r7, #7]
 800277c:	4613      	mov	r3, r2
 800277e:	71bb      	strb	r3, [r7, #6]
    uint8_t ack[] = {CMD_ACK};
 8002780:	23fe      	movs	r3, #254	@ 0xfe
 8002782:	733b      	strb	r3, [r7, #12]
    packet_sendNew(dest_id, ack, sizeof(ack), channel);
 8002784:	79bb      	ldrb	r3, [r7, #6]
 8002786:	f107 010c 	add.w	r1, r7, #12
 800278a:	79f8      	ldrb	r0, [r7, #7]
 800278c:	2201      	movs	r2, #1
 800278e:	f7ff fef7 	bl	8002580 <packet_sendNew>
}
 8002792:	bf00      	nop
 8002794:	3710      	adds	r7, #16
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}

0800279a <packet_send_nak>:

void packet_send_nak(uint8_t dest_id, uint8_t channel)
{
 800279a:	b580      	push	{r7, lr}
 800279c:	b084      	sub	sp, #16
 800279e:	af00      	add	r7, sp, #0
 80027a0:	4603      	mov	r3, r0
 80027a2:	460a      	mov	r2, r1
 80027a4:	71fb      	strb	r3, [r7, #7]
 80027a6:	4613      	mov	r3, r2
 80027a8:	71bb      	strb	r3, [r7, #6]
	uint8_t nak[] = {CMD_NAK};
 80027aa:	23ff      	movs	r3, #255	@ 0xff
 80027ac:	733b      	strb	r3, [r7, #12]
	packet_sendNew(dest_id, nak, sizeof(nak), channel);
 80027ae:	79bb      	ldrb	r3, [r7, #6]
 80027b0:	f107 010c 	add.w	r1, r7, #12
 80027b4:	79f8      	ldrb	r0, [r7, #7]
 80027b6:	2201      	movs	r2, #1
 80027b8:	f7ff fee2 	bl	8002580 <packet_sendNew>
}
 80027bc:	bf00      	nop
 80027be:	3710      	adds	r7, #16
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}

080027c4 <unstuff>:

/* Unstuff buffer in-place and return new length */
static uint16_t unstuff(uint8_t *buf, uint16_t len)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b085      	sub	sp, #20
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
 80027cc:	460b      	mov	r3, r1
 80027ce:	807b      	strh	r3, [r7, #2]
    uint16_t w = 0;
 80027d0:	2300      	movs	r3, #0
 80027d2:	81fb      	strh	r3, [r7, #14]
    for (uint16_t r = 0; r < len; r++) {
 80027d4:	2300      	movs	r3, #0
 80027d6:	81bb      	strh	r3, [r7, #12]
 80027d8:	e01c      	b.n	8002814 <unstuff+0x50>
        if (buf[r] == PACKET_ESC) {
 80027da:	89bb      	ldrh	r3, [r7, #12]
 80027dc:	687a      	ldr	r2, [r7, #4]
 80027de:	4413      	add	r3, r2
 80027e0:	781b      	ldrb	r3, [r3, #0]
 80027e2:	2b1b      	cmp	r3, #27
 80027e4:	d108      	bne.n	80027f8 <unstuff+0x34>
            r++;
 80027e6:	89bb      	ldrh	r3, [r7, #12]
 80027e8:	3301      	adds	r3, #1
 80027ea:	81bb      	strh	r3, [r7, #12]
            if (r >= len) return 0;  // malformed
 80027ec:	89ba      	ldrh	r2, [r7, #12]
 80027ee:	887b      	ldrh	r3, [r7, #2]
 80027f0:	429a      	cmp	r2, r3
 80027f2:	d301      	bcc.n	80027f8 <unstuff+0x34>
 80027f4:	2300      	movs	r3, #0
 80027f6:	e012      	b.n	800281e <unstuff+0x5a>
        }
        buf[w++] = buf[r];
 80027f8:	89bb      	ldrh	r3, [r7, #12]
 80027fa:	687a      	ldr	r2, [r7, #4]
 80027fc:	441a      	add	r2, r3
 80027fe:	89fb      	ldrh	r3, [r7, #14]
 8002800:	1c59      	adds	r1, r3, #1
 8002802:	81f9      	strh	r1, [r7, #14]
 8002804:	4619      	mov	r1, r3
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	440b      	add	r3, r1
 800280a:	7812      	ldrb	r2, [r2, #0]
 800280c:	701a      	strb	r2, [r3, #0]
    for (uint16_t r = 0; r < len; r++) {
 800280e:	89bb      	ldrh	r3, [r7, #12]
 8002810:	3301      	adds	r3, #1
 8002812:	81bb      	strh	r3, [r7, #12]
 8002814:	89ba      	ldrh	r2, [r7, #12]
 8002816:	887b      	ldrh	r3, [r7, #2]
 8002818:	429a      	cmp	r2, r3
 800281a:	d3de      	bcc.n	80027da <unstuff+0x16>
    }
    return w;
 800281c:	89fb      	ldrh	r3, [r7, #14]
}
 800281e:	4618      	mov	r0, r3
 8002820:	3714      	adds	r7, #20
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr
	...

0800282c <packet_feed_byte>:

/* Main byte feeder */
void packet_feed_byte(uint8_t channel, uint8_t byte)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b09a      	sub	sp, #104	@ 0x68
 8002830:	af00      	add	r7, sp, #0
 8002832:	4603      	mov	r3, r0
 8002834:	460a      	mov	r2, r1
 8002836:	71fb      	strb	r3, [r7, #7]
 8002838:	4613      	mov	r3, r2
 800283a:	71bb      	strb	r3, [r7, #6]
    if (channel >= CH_COUNT) return;
 800283c:	79fb      	ldrb	r3, [r7, #7]
 800283e:	2b03      	cmp	r3, #3
 8002840:	f200 846e 	bhi.w	8003120 <packet_feed_byte+0x8f4>
    channel_rx_t *st = &rx_state[channel];
 8002844:	79fb      	ldrb	r3, [r7, #7]
 8002846:	f240 2206 	movw	r2, #518	@ 0x206
 800284a:	fb02 f303 	mul.w	r3, r2, r3
 800284e:	4ac6      	ldr	r2, [pc, #792]	@ (8002b68 <packet_feed_byte+0x33c>)
 8002850:	4413      	add	r3, r2
 8002852:	657b      	str	r3, [r7, #84]	@ 0x54

    switch (st->state) {
 8002854:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002856:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 800285a:	2b04      	cmp	r3, #4
 800285c:	f200 8465 	bhi.w	800312a <packet_feed_byte+0x8fe>
 8002860:	a201      	add	r2, pc, #4	@ (adr r2, 8002868 <packet_feed_byte+0x3c>)
 8002862:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002866:	bf00      	nop
 8002868:	0800287d 	.word	0x0800287d
 800286c:	08002891 	.word	0x08002891
 8002870:	080028b7 	.word	0x080028b7
 8002874:	080028e7 	.word	0x080028e7
 8002878:	08002915 	.word	0x08002915
        case RX_IDLE:
            if (byte == PACKET_ESC) st->state = RX_SEEN_ESC;
 800287c:	79bb      	ldrb	r3, [r7, #6]
 800287e:	2b1b      	cmp	r3, #27
 8002880:	f040 8450 	bne.w	8003124 <packet_feed_byte+0x8f8>
 8002884:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002886:	2201      	movs	r2, #1
 8002888:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
            break;
 800288c:	f000 bc4a 	b.w	8003124 <packet_feed_byte+0x8f8>

        case RX_SEEN_ESC:
            if (byte == PACKET_STX) {
 8002890:	79bb      	ldrb	r3, [r7, #6]
 8002892:	2b02      	cmp	r3, #2
 8002894:	d109      	bne.n	80028aa <packet_feed_byte+0x7e>
                st->state = RX_SEEN_ESC_STX;
 8002896:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002898:	2202      	movs	r2, #2
 800289a:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
                st->idx = 0;
 800289e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028a0:	2200      	movs	r2, #0
 80028a2:	f8a3 2200 	strh.w	r2, [r3, #512]	@ 0x200
            } else {
                st->state = RX_IDLE;
            }
            break;
 80028a6:	f000 bc40 	b.w	800312a <packet_feed_byte+0x8fe>
                st->state = RX_IDLE;
 80028aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028ac:	2200      	movs	r2, #0
 80028ae:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
            break;
 80028b2:	f000 bc3a 	b.w	800312a <packet_feed_byte+0x8fe>

        case RX_SEEN_ESC_STX:
            st->buffer[st->idx++] = byte;
 80028b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028b8:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 80028bc:	1c5a      	adds	r2, r3, #1
 80028be:	b291      	uxth	r1, r2
 80028c0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80028c2:	f8a2 1200 	strh.w	r1, [r2, #512]	@ 0x200
 80028c6:	4619      	mov	r1, r3
 80028c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028ca:	79ba      	ldrb	r2, [r7, #6]
 80028cc:	545a      	strb	r2, [r3, r1]
            if (st->idx == 3) st->state = RX_GETTING;  // src, len, dest collected
 80028ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028d0:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 80028d4:	2b03      	cmp	r3, #3
 80028d6:	f040 8427 	bne.w	8003128 <packet_feed_byte+0x8fc>
 80028da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028dc:	2203      	movs	r2, #3
 80028de:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
            break;
 80028e2:	f000 bc21 	b.w	8003128 <packet_feed_byte+0x8fc>

        case RX_GETTING:
            if (byte == PACKET_ESC) {
 80028e6:	79bb      	ldrb	r3, [r7, #6]
 80028e8:	2b1b      	cmp	r3, #27
 80028ea:	d105      	bne.n	80028f8 <packet_feed_byte+0xcc>
                st->state = RX_ESCAPED;
 80028ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028ee:	2204      	movs	r2, #4
 80028f0:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
            } else {
                st->buffer[st->idx++] = byte;
            }
            break;
 80028f4:	f000 bc19 	b.w	800312a <packet_feed_byte+0x8fe>
                st->buffer[st->idx++] = byte;
 80028f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028fa:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 80028fe:	1c5a      	adds	r2, r3, #1
 8002900:	b291      	uxth	r1, r2
 8002902:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002904:	f8a2 1200 	strh.w	r1, [r2, #512]	@ 0x200
 8002908:	4619      	mov	r1, r3
 800290a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800290c:	79ba      	ldrb	r2, [r7, #6]
 800290e:	545a      	strb	r2, [r3, r1]
            break;
 8002910:	f000 bc0b 	b.w	800312a <packet_feed_byte+0x8fe>

        case RX_ESCAPED:
			if (byte == PACKET_ETX) {
 8002914:	79bb      	ldrb	r3, [r7, #6]
 8002916:	2b03      	cmp	r3, #3
 8002918:	f040 83f1 	bne.w	80030fe <packet_feed_byte+0x8d2>
				uint16_t raw_len = st->idx;
 800291c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800291e:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 8002922:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
				uint16_t unstuffed_len = unstuff(st->buffer, raw_len);
 8002926:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002928:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 800292c:	4611      	mov	r1, r2
 800292e:	4618      	mov	r0, r3
 8002930:	f7ff ff48 	bl	80027c4 <unstuff>
 8002934:	4603      	mov	r3, r0
 8002936:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

				if (unstuffed_len < 4 || st->buffer[1] > MAX_PAYLOAD) goto rx_reset;
 800293a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800293e:	2b03      	cmp	r3, #3
 8002940:	f240 83cf 	bls.w	80030e2 <packet_feed_byte+0x8b6>
 8002944:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002946:	785b      	ldrb	r3, [r3, #1]
 8002948:	2bc8      	cmp	r3, #200	@ 0xc8
 800294a:	f200 83ca 	bhi.w	80030e2 <packet_feed_byte+0x8b6>

				st->from_id        	= st->buffer[0];
 800294e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002950:	781a      	ldrb	r2, [r3, #0]
 8002952:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002954:	f883 2203 	strb.w	r2, [r3, #515]	@ 0x203
				uint8_t payload_len = st->buffer[1];
 8002958:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800295a:	785b      	ldrb	r3, [r3, #1]
 800295c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
				st->to_id        	= st->buffer[2];
 8002960:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002962:	789a      	ldrb	r2, [r3, #2]
 8002964:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002966:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204

				if (st->to_id != node_id){
 800296a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800296c:	f893 2204 	ldrb.w	r2, [r3, #516]	@ 0x204
 8002970:	4b7e      	ldr	r3, [pc, #504]	@ (8002b6c <packet_feed_byte+0x340>)
 8002972:	781b      	ldrb	r3, [r3, #0]
 8002974:	429a      	cmp	r2, r3
 8002976:	f040 83b6 	bne.w	80030e6 <packet_feed_byte+0x8ba>
					//TODO: This should route to the communication bridge for forwarding I think?
					goto rx_reset;
				}

				/* CHECKSUM  includes ESC + STX + data + ESC */
				uint32_t sum = PACKET_ESC;
 800297a:	231b      	movs	r3, #27
 800297c:	667b      	str	r3, [r7, #100]	@ 0x64
				sum += PACKET_STX;
 800297e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002980:	3302      	adds	r3, #2
 8002982:	667b      	str	r3, [r7, #100]	@ 0x64
				for (int i = 0; i < 3 + payload_len; i++) {
 8002984:	2300      	movs	r3, #0
 8002986:	663b      	str	r3, [r7, #96]	@ 0x60
 8002988:	e00a      	b.n	80029a0 <packet_feed_byte+0x174>
					sum += st->buffer[i];
 800298a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800298c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800298e:	4413      	add	r3, r2
 8002990:	781b      	ldrb	r3, [r3, #0]
 8002992:	461a      	mov	r2, r3
 8002994:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002996:	4413      	add	r3, r2
 8002998:	667b      	str	r3, [r7, #100]	@ 0x64
				for (int i = 0; i < 3 + payload_len; i++) {
 800299a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800299c:	3301      	adds	r3, #1
 800299e:	663b      	str	r3, [r7, #96]	@ 0x60
 80029a0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80029a4:	3302      	adds	r3, #2
 80029a6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80029a8:	429a      	cmp	r2, r3
 80029aa:	ddee      	ble.n	800298a <packet_feed_byte+0x15e>
				}
				sum += PACKET_ESC;
 80029ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80029ae:	331b      	adds	r3, #27
 80029b0:	667b      	str	r3, [r7, #100]	@ 0x64
				uint8_t calculated = (uint8_t)sum;
 80029b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80029b4:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
				uint8_t received   = st->buffer[3 + payload_len];
 80029b8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80029bc:	3303      	adds	r3, #3
 80029be:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80029c0:	5cd3      	ldrb	r3, [r2, r3]
 80029c2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				if (received == PACKET_ESC + 1) received = PACKET_ESC;
 80029c6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80029ca:	2b1c      	cmp	r3, #28
 80029cc:	d102      	bne.n	80029d4 <packet_feed_byte+0x1a8>
 80029ce:	231b      	movs	r3, #27
 80029d0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

				if (calculated != received) {
 80029d4:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 80029d8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80029dc:	429a      	cmp	r2, r3
 80029de:	d008      	beq.n	80029f2 <packet_feed_byte+0x1c6>
					packet_send_nak(st->from_id, channel);
 80029e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029e2:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 80029e6:	79fa      	ldrb	r2, [r7, #7]
 80029e8:	4611      	mov	r1, r2
 80029ea:	4618      	mov	r0, r3
 80029ec:	f7ff fed5 	bl	800279a <packet_send_nak>
					goto rx_reset;
 80029f0:	e37c      	b.n	80030ec <packet_feed_byte+0x8c0>
				}

				/* Packet valid! */
				const uint8_t *payload = &st->buffer[3];
 80029f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029f4:	3303      	adds	r3, #3
 80029f6:	64bb      	str	r3, [r7, #72]	@ 0x48
				bridge_forward(st->buffer - 2, raw_len + 2);
 80029f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029fa:	1e9a      	subs	r2, r3, #2
 80029fc:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8002a00:	3302      	adds	r3, #2
 8002a02:	b29b      	uxth	r3, r3
 8002a04:	4619      	mov	r1, r3
 8002a06:	4610      	mov	r0, r2
 8002a08:	f7fe f9c0 	bl	8000d8c <bridge_forward>

				status_led_data_activity();
 8002a0c:	f000 fd26 	bl	800345c <status_led_data_activity>

				uint8_t cmd = payload[0];
 8002a10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002a12:	781b      	ldrb	r3, [r3, #0]
 8002a14:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
				switch (cmd) {
 8002a18:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002a1c:	2b21      	cmp	r3, #33	@ 0x21
 8002a1e:	dc4b      	bgt.n	8002ab8 <packet_feed_byte+0x28c>
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	f340 8355 	ble.w	80030d0 <packet_feed_byte+0x8a4>
 8002a26:	3b01      	subs	r3, #1
 8002a28:	2b20      	cmp	r3, #32
 8002a2a:	f200 8351 	bhi.w	80030d0 <packet_feed_byte+0x8a4>
 8002a2e:	a201      	add	r2, pc, #4	@ (adr r2, 8002a34 <packet_feed_byte+0x208>)
 8002a30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a34:	08002ac3 	.word	0x08002ac3
 8002a38:	08002bab 	.word	0x08002bab
 8002a3c:	08002d1b 	.word	0x08002d1b
 8002a40:	08002e27 	.word	0x08002e27
 8002a44:	08002ea7 	.word	0x08002ea7
 8002a48:	08002f25 	.word	0x08002f25
 8002a4c:	08002ff1 	.word	0x08002ff1
 8002a50:	080030eb 	.word	0x080030eb
 8002a54:	080030eb 	.word	0x080030eb
 8002a58:	080030d1 	.word	0x080030d1
 8002a5c:	080030d1 	.word	0x080030d1
 8002a60:	080030d1 	.word	0x080030d1
 8002a64:	080030d1 	.word	0x080030d1
 8002a68:	080030d1 	.word	0x080030d1
 8002a6c:	080030d1 	.word	0x080030d1
 8002a70:	080030d1 	.word	0x080030d1
 8002a74:	080030eb 	.word	0x080030eb
 8002a78:	080030eb 	.word	0x080030eb
 8002a7c:	080030eb 	.word	0x080030eb
 8002a80:	080030d1 	.word	0x080030d1
 8002a84:	080030d1 	.word	0x080030d1
 8002a88:	080030d1 	.word	0x080030d1
 8002a8c:	080030d1 	.word	0x080030d1
 8002a90:	080030d1 	.word	0x080030d1
 8002a94:	080030d1 	.word	0x080030d1
 8002a98:	080030d1 	.word	0x080030d1
 8002a9c:	080030d1 	.word	0x080030d1
 8002aa0:	080030d1 	.word	0x080030d1
 8002aa4:	080030d1 	.word	0x080030d1
 8002aa8:	080030d1 	.word	0x080030d1
 8002aac:	080030d1 	.word	0x080030d1
 8002ab0:	080030eb 	.word	0x080030eb
 8002ab4:	080030eb 	.word	0x080030eb
 8002ab8:	3bfe      	subs	r3, #254	@ 0xfe
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	f200 8308 	bhi.w	80030d0 <packet_feed_byte+0x8a4>
//						}
						break;

					case CMD_ACK:
					case CMD_NAK:
						break;
 8002ac0:	e314      	b.n	80030ec <packet_feed_byte+0x8c0>
						if (payload_len >= 2) {  // cmd + mask
 8002ac2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d966      	bls.n	8002b98 <packet_feed_byte+0x36c>
							uint8_t maxIndx = payload[1] +1;
 8002aca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002acc:	3301      	adds	r3, #1
 8002ace:	781b      	ldrb	r3, [r3, #0]
 8002ad0:	3301      	adds	r3, #1
 8002ad2:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
							uint8_t startIndx = payload[2];  //The first output index who's value begins at payload[3]
 8002ad6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ad8:	3302      	adds	r3, #2
 8002ada:	781b      	ldrb	r3, [r3, #0]
 8002adc:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
							uint8_t val = 0;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
							if(maxIndx < 1){
 8002ae6:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d108      	bne.n	8002b00 <packet_feed_byte+0x2d4>
								packet_send_nak(st->from_id, channel);  //Not enough data included
 8002aee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002af0:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002af4:	79fa      	ldrb	r2, [r7, #7]
 8002af6:	4611      	mov	r1, r2
 8002af8:	4618      	mov	r0, r3
 8002afa:	f7ff fe4e 	bl	800279a <packet_send_nak>
								break;
 8002afe:	e2f5      	b.n	80030ec <packet_feed_byte+0x8c0>
							for(uint8_t i = 0; i < maxIndx; i++){ // i is the loop count
 8002b00:	2300      	movs	r3, #0
 8002b02:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
 8002b06:	e038      	b.n	8002b7a <packet_feed_byte+0x34e>
								val = payload[3+i];				//First output's val starts at payload[3]
 8002b08:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8002b0c:	3303      	adds	r3, #3
 8002b0e:	461a      	mov	r2, r3
 8002b10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002b12:	4413      	add	r3, r2
 8002b14:	781b      	ldrb	r3, [r3, #0]
 8002b16:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
								if(val == 0){
 8002b1a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d10a      	bne.n	8002b38 <packet_feed_byte+0x30c>
									dio_output_set(i+startIndx, false);
 8002b22:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 8002b26:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002b2a:	4413      	add	r3, r2
 8002b2c:	b2db      	uxtb	r3, r3
 8002b2e:	2100      	movs	r1, #0
 8002b30:	4618      	mov	r0, r3
 8002b32:	f7fe fea3 	bl	800187c <dio_output_set>
 8002b36:	e01b      	b.n	8002b70 <packet_feed_byte+0x344>
								}else if(val == 1){
 8002b38:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d10a      	bne.n	8002b56 <packet_feed_byte+0x32a>
									dio_output_set(i+startIndx, true);
 8002b40:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 8002b44:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002b48:	4413      	add	r3, r2
 8002b4a:	b2db      	uxtb	r3, r3
 8002b4c:	2101      	movs	r1, #1
 8002b4e:	4618      	mov	r0, r3
 8002b50:	f7fe fe94 	bl	800187c <dio_output_set>
 8002b54:	e00c      	b.n	8002b70 <packet_feed_byte+0x344>
									packet_send_nak(st->from_id, channel);  //Invalid value.
 8002b56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b58:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002b5c:	79fa      	ldrb	r2, [r7, #7]
 8002b5e:	4611      	mov	r1, r2
 8002b60:	4618      	mov	r0, r3
 8002b62:	f7ff fe1a 	bl	800279a <packet_send_nak>
									break;
 8002b66:	e00e      	b.n	8002b86 <packet_feed_byte+0x35a>
 8002b68:	20001de0 	.word	0x20001de0
 8002b6c:	20001dde 	.word	0x20001dde
							for(uint8_t i = 0; i < maxIndx; i++){ // i is the loop count
 8002b70:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8002b74:	3301      	adds	r3, #1
 8002b76:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
 8002b7a:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 8002b7e:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8002b82:	429a      	cmp	r2, r3
 8002b84:	d3c0      	bcc.n	8002b08 <packet_feed_byte+0x2dc>
							packet_send_ack(st->from_id, channel);
 8002b86:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b88:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002b8c:	79fa      	ldrb	r2, [r7, #7]
 8002b8e:	4611      	mov	r1, r2
 8002b90:	4618      	mov	r0, r3
 8002b92:	f7ff fded 	bl	8002770 <packet_send_ack>
						break;
 8002b96:	e2a9      	b.n	80030ec <packet_feed_byte+0x8c0>
							packet_send_nak(st->from_id, channel);
 8002b98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b9a:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002b9e:	79fa      	ldrb	r2, [r7, #7]
 8002ba0:	4611      	mov	r1, r2
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f7ff fdf9 	bl	800279a <packet_send_nak>
						break;
 8002ba8:	e2a0      	b.n	80030ec <packet_feed_byte+0x8c0>
							if (payload_len < 1) {  // just cmd
 8002baa:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d108      	bne.n	8002bc4 <packet_feed_byte+0x398>
								packet_send_nak(st->from_id, channel);
 8002bb2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002bb4:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002bb8:	79fa      	ldrb	r2, [r7, #7]
 8002bba:	4611      	mov	r1, r2
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f7ff fdec 	bl	800279a <packet_send_nak>
								break;
 8002bc2:	e293      	b.n	80030ec <packet_feed_byte+0x8c0>
							uint8_t numDigInputs = dio_get_input_count();
 8002bc4:	f7fe ff00 	bl	80019c8 <dio_get_input_count>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
							uint8_t numDigInBytes = (numDigInputs / 8) + (numDigInputs % 8 > 0 ? 1 : 0);
 8002bce:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002bd2:	08db      	lsrs	r3, r3, #3
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8002bda:	f002 0207 	and.w	r2, r2, #7
 8002bde:	b2d2      	uxtb	r2, r2
 8002be0:	2a00      	cmp	r2, #0
 8002be2:	bf14      	ite	ne
 8002be4:	2201      	movne	r2, #1
 8002be6:	2200      	moveq	r2, #0
 8002be8:	b2d2      	uxtb	r2, r2
 8002bea:	4413      	add	r3, r2
 8002bec:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
							uint8_t numAnaInputs = aio_get_input_count();
 8002bf0:	f7fd fd4e 	bl	8000690 <aio_get_input_count>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
							uint8_t numAnaInBytes = numAnaInputs * 2;
 8002bfa:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8002bfe:	005b      	lsls	r3, r3, #1
 8002c00:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
							uint8_t getInVal[DIO_INPUT_COUNT_MAX + (AIO_INPUT_COUNT_MAX * 2)] = {0};
 8002c04:	f107 0318 	add.w	r3, r7, #24
 8002c08:	2200      	movs	r2, #0
 8002c0a:	601a      	str	r2, [r3, #0]
 8002c0c:	605a      	str	r2, [r3, #4]
 8002c0e:	609a      	str	r2, [r3, #8]
 8002c10:	60da      	str	r2, [r3, #12]
 8002c12:	611a      	str	r2, [r3, #16]
							uint8_t n = 0;
 8002c14:	2300      	movs	r3, #0
 8002c16:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
							getInVal[0] = CMD_GETINPUTS;
 8002c1a:	2302      	movs	r3, #2
 8002c1c:	763b      	strb	r3, [r7, #24]
							getInVal[1] = numDigInBytes + numAnaInBytes;
 8002c1e:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 8002c22:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8002c26:	4413      	add	r3, r2
 8002c28:	b2db      	uxtb	r3, r3
 8002c2a:	767b      	strb	r3, [r7, #25]
							getInVal[2] = numDigInBytes;
 8002c2c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8002c30:	76bb      	strb	r3, [r7, #26]
							for (uint8_t i = 0; i < numDigInputs; i++) {
 8002c32:	2300      	movs	r3, #0
 8002c34:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
 8002c38:	e02b      	b.n	8002c92 <packet_feed_byte+0x466>
								n = 3 + (i/8);
 8002c3a:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8002c3e:	08db      	lsrs	r3, r3, #3
 8002c40:	b2db      	uxtb	r3, r3
 8002c42:	3303      	adds	r3, #3
 8002c44:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
								if (dio_input_get(i)) getInVal[n] |= (1 << (i%8));
 8002c48:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f7fe fe8f 	bl	8001970 <dio_input_get>
 8002c52:	4603      	mov	r3, r0
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d017      	beq.n	8002c88 <packet_feed_byte+0x45c>
 8002c58:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8002c5c:	3368      	adds	r3, #104	@ 0x68
 8002c5e:	443b      	add	r3, r7
 8002c60:	f813 3c50 	ldrb.w	r3, [r3, #-80]
 8002c64:	b25a      	sxtb	r2, r3
 8002c66:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8002c6a:	f003 0307 	and.w	r3, r3, #7
 8002c6e:	2101      	movs	r1, #1
 8002c70:	fa01 f303 	lsl.w	r3, r1, r3
 8002c74:	b25b      	sxtb	r3, r3
 8002c76:	4313      	orrs	r3, r2
 8002c78:	b25a      	sxtb	r2, r3
 8002c7a:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8002c7e:	b2d2      	uxtb	r2, r2
 8002c80:	3368      	adds	r3, #104	@ 0x68
 8002c82:	443b      	add	r3, r7
 8002c84:	f803 2c50 	strb.w	r2, [r3, #-80]
							for (uint8_t i = 0; i < numDigInputs; i++) {
 8002c88:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8002c8c:	3301      	adds	r3, #1
 8002c8e:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
 8002c92:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 8002c96:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	d3cd      	bcc.n	8002c3a <packet_feed_byte+0x40e>
							n++;
 8002c9e:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8002ca2:	3301      	adds	r3, #1
 8002ca4:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
							for(uint8_t a = 0; a < numAnaInputs; a++){
 8002ca8:	2300      	movs	r3, #0
 8002caa:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 8002cae:	e023      	b.n	8002cf8 <packet_feed_byte+0x4cc>
								uint16_t ainVal = aio_input_get(a);
 8002cb0:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	f7fd fcd1 	bl	800065c <aio_input_get>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	867b      	strh	r3, [r7, #50]	@ 0x32
								getInVal[n] = (uint8_t)(ainVal & 0xFF);
 8002cbe:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8002cc2:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8002cc4:	b2d2      	uxtb	r2, r2
 8002cc6:	3368      	adds	r3, #104	@ 0x68
 8002cc8:	443b      	add	r3, r7
 8002cca:	f803 2c50 	strb.w	r2, [r3, #-80]
								getInVal[n+1] = (uint8_t)(ainVal >> 8);
 8002cce:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002cd0:	0a1b      	lsrs	r3, r3, #8
 8002cd2:	b29a      	uxth	r2, r3
 8002cd4:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8002cd8:	3301      	adds	r3, #1
 8002cda:	b2d2      	uxtb	r2, r2
 8002cdc:	3368      	adds	r3, #104	@ 0x68
 8002cde:	443b      	add	r3, r7
 8002ce0:	f803 2c50 	strb.w	r2, [r3, #-80]
								n+=2;
 8002ce4:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8002ce8:	3302      	adds	r3, #2
 8002cea:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
							for(uint8_t a = 0; a < numAnaInputs; a++){
 8002cee:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8002cf2:	3301      	adds	r3, #1
 8002cf4:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 8002cf8:	f897 205b 	ldrb.w	r2, [r7, #91]	@ 0x5b
 8002cfc:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8002d00:	429a      	cmp	r2, r3
 8002d02:	d3d5      	bcc.n	8002cb0 <packet_feed_byte+0x484>
							packet_sendNew(st->from_id, getInVal, n, channel);
 8002d04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d06:	f893 0203 	ldrb.w	r0, [r3, #515]	@ 0x203
 8002d0a:	79fb      	ldrb	r3, [r7, #7]
 8002d0c:	f897 205d 	ldrb.w	r2, [r7, #93]	@ 0x5d
 8002d10:	f107 0118 	add.w	r1, r7, #24
 8002d14:	f7ff fc34 	bl	8002580 <packet_sendNew>
						break;
 8002d18:	e1e8      	b.n	80030ec <packet_feed_byte+0x8c0>
						if(payload_len == 10+1) {
 8002d1a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002d1e:	2b0b      	cmp	r3, #11
 8002d20:	d176      	bne.n	8002e10 <packet_feed_byte+0x5e4>
							uint8_t slot 		= payload[3]; //incoming indexes are all 0-based.
 8002d22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d24:	3303      	adds	r3, #3
 8002d26:	781b      	ldrb	r3, [r3, #0]
 8002d28:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
							uint8_t line_num 	= payload[4];
 8002d2c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d2e:	3304      	adds	r3, #4
 8002d30:	781b      	ldrb	r3, [r3, #0]
 8002d32:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
							if (slot < NUM_APPS && line_num < MAX_LINES) {
 8002d36:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8002d3a:	2b03      	cmp	r3, #3
 8002d3c:	d85f      	bhi.n	8002dfe <packet_feed_byte+0x5d2>
 8002d3e:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8002d42:	2b63      	cmp	r3, #99	@ 0x63
 8002d44:	d85b      	bhi.n	8002dfe <packet_feed_byte+0x5d2>
								app_line_t *line = &apps[slot].lines[line_num];
 8002d46:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8002d4a:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8002d4e:	00d2      	lsls	r2, r2, #3
 8002d50:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 8002d54:	fb01 f303 	mul.w	r3, r1, r3
 8002d58:	4413      	add	r3, r2
 8002d5a:	4abb      	ldr	r2, [pc, #748]	@ (8003048 <packet_feed_byte+0x81c>)
 8002d5c:	4413      	add	r3, r2
 8002d5e:	63bb      	str	r3, [r7, #56]	@ 0x38
								line->command     = payload[5];
 8002d60:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d62:	3305      	adds	r3, #5
 8002d64:	781a      	ldrb	r2, [r3, #0]
 8002d66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d68:	701a      	strb	r2, [r3, #0]
								line->port        = payload[6];
 8002d6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d6c:	3306      	adds	r3, #6
 8002d6e:	781a      	ldrb	r2, [r3, #0]
 8002d70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d72:	705a      	strb	r2, [r3, #1]
								line->goto_true   = payload[7];
 8002d74:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d76:	3307      	adds	r3, #7
 8002d78:	781a      	ldrb	r2, [r3, #0]
 8002d7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d7c:	709a      	strb	r2, [r3, #2]
								line->goto_false  = payload[8];
 8002d7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d80:	3308      	adds	r3, #8
 8002d82:	781a      	ldrb	r2, [r3, #0]
 8002d84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d86:	70da      	strb	r2, [r3, #3]
								line->param1      = (payload[9] << 8) | payload[10];
 8002d88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d8a:	3309      	adds	r3, #9
 8002d8c:	781b      	ldrb	r3, [r3, #0]
 8002d8e:	021b      	lsls	r3, r3, #8
 8002d90:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002d92:	320a      	adds	r2, #10
 8002d94:	7812      	ldrb	r2, [r2, #0]
 8002d96:	4313      	orrs	r3, r2
 8002d98:	461a      	mov	r2, r3
 8002d9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d9c:	605a      	str	r2, [r3, #4]
								if(line_num >= apps[slot].num_lines){
 8002d9e:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8002da2:	4aa9      	ldr	r2, [pc, #676]	@ (8003048 <packet_feed_byte+0x81c>)
 8002da4:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 8002da8:	fb01 f303 	mul.w	r3, r1, r3
 8002dac:	4413      	add	r3, r2
 8002dae:	f203 332a 	addw	r3, r3, #810	@ 0x32a
 8002db2:	781b      	ldrb	r3, [r3, #0]
 8002db4:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8002db8:	429a      	cmp	r2, r3
 8002dba:	d30f      	bcc.n	8002ddc <packet_feed_byte+0x5b0>
									apps[slot].num_lines = line_num + 1;
 8002dbc:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8002dc0:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8002dc4:	3201      	adds	r2, #1
 8002dc6:	b2d0      	uxtb	r0, r2
 8002dc8:	4a9f      	ldr	r2, [pc, #636]	@ (8003048 <packet_feed_byte+0x81c>)
 8002dca:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 8002dce:	fb01 f303 	mul.w	r3, r1, r3
 8002dd2:	4413      	add	r3, r2
 8002dd4:	f203 332a 	addw	r3, r3, #810	@ 0x32a
 8002dd8:	4602      	mov	r2, r0
 8002dda:	701a      	strb	r2, [r3, #0]
								packet_send_ack(st->from_id, channel);
 8002ddc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002dde:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002de2:	79fa      	ldrb	r2, [r7, #7]
 8002de4:	4611      	mov	r1, r2
 8002de6:	4618      	mov	r0, r3
 8002de8:	f7ff fcc2 	bl	8002770 <packet_send_ack>
								if(status_led_get_mode() == LED_MODE_NOAPP){
 8002dec:	f000 fb2a 	bl	8003444 <status_led_get_mode>
 8002df0:	4603      	mov	r3, r0
 8002df2:	2b01      	cmp	r3, #1
 8002df4:	d115      	bne.n	8002e22 <packet_feed_byte+0x5f6>
									status_led_set_mode(LED_MODE_STOPPED);
 8002df6:	2002      	movs	r0, #2
 8002df8:	f000 fb0c 	bl	8003414 <status_led_set_mode>
							if (slot < NUM_APPS && line_num < MAX_LINES) {
 8002dfc:	e011      	b.n	8002e22 <packet_feed_byte+0x5f6>
								packet_send_nak(st->from_id, channel);
 8002dfe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e00:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002e04:	79fa      	ldrb	r2, [r7, #7]
 8002e06:	4611      	mov	r1, r2
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f7ff fcc6 	bl	800279a <packet_send_nak>
						break;
 8002e0e:	e16d      	b.n	80030ec <packet_feed_byte+0x8c0>
							packet_send_nak(st->from_id, channel);
 8002e10:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e12:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002e16:	79fa      	ldrb	r2, [r7, #7]
 8002e18:	4611      	mov	r1, r2
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f7ff fcbd 	bl	800279a <packet_send_nak>
						break;
 8002e20:	e164      	b.n	80030ec <packet_feed_byte+0x8c0>
							if (slot < NUM_APPS && line_num < MAX_LINES) {
 8002e22:	bf00      	nop
						break;
 8002e24:	e162      	b.n	80030ec <packet_feed_byte+0x8c0>
						if (payload_len == 5) {
 8002e26:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002e2a:	2b05      	cmp	r3, #5
 8002e2c:	d132      	bne.n	8002e94 <packet_feed_byte+0x668>
							uint8_t slot   = payload[3]; 	//Appwriter sends 0-based indexes.
 8002e2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e30:	3303      	adds	r3, #3
 8002e32:	781b      	ldrb	r3, [r3, #0]
 8002e34:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
							uint8_t action = payload[4];
 8002e38:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e3a:	3304      	adds	r3, #4
 8002e3c:	781b      	ldrb	r3, [r3, #0]
 8002e3e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
							if (slot < NUM_APPS) {
 8002e42:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002e46:	2b03      	cmp	r3, #3
 8002e48:	d81b      	bhi.n	8002e82 <packet_feed_byte+0x656>
								if (action == 1) app_start(slot);
 8002e4a:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8002e4e:	2b01      	cmp	r3, #1
 8002e50:	d105      	bne.n	8002e5e <packet_feed_byte+0x632>
 8002e52:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002e56:	4618      	mov	r0, r3
 8002e58:	f7fd febe 	bl	8000bd8 <app_start>
 8002e5c:	e008      	b.n	8002e70 <packet_feed_byte+0x644>
								else if (action == 0) app_stop(slot);
 8002e5e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d104      	bne.n	8002e70 <packet_feed_byte+0x644>
 8002e66:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f7fd fee2 	bl	8000c34 <app_stop>
								packet_send_ack(st->from_id, channel);
 8002e70:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e72:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002e76:	79fa      	ldrb	r2, [r7, #7]
 8002e78:	4611      	mov	r1, r2
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f7ff fc78 	bl	8002770 <packet_send_ack>
						break;
 8002e80:	e134      	b.n	80030ec <packet_feed_byte+0x8c0>
								packet_send_nak(st->from_id, channel);
 8002e82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e84:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002e88:	79fa      	ldrb	r2, [r7, #7]
 8002e8a:	4611      	mov	r1, r2
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f7ff fc84 	bl	800279a <packet_send_nak>
						break;
 8002e92:	e12b      	b.n	80030ec <packet_feed_byte+0x8c0>
							packet_send_nak(st->from_id, channel);
 8002e94:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e96:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002e9a:	79fa      	ldrb	r2, [r7, #7]
 8002e9c:	4611      	mov	r1, r2
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f7ff fc7b 	bl	800279a <packet_send_nak>
						break;
 8002ea4:	e122      	b.n	80030ec <packet_feed_byte+0x8c0>
						if (payload_len >= 6) {
 8002ea6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002eaa:	2b05      	cmp	r3, #5
 8002eac:	d931      	bls.n	8002f12 <packet_feed_byte+0x6e6>
							uint8_t slot = payload[3];
 8002eae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002eb0:	3303      	adds	r3, #3
 8002eb2:	781b      	ldrb	r3, [r3, #0]
 8002eb4:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
							uint16_t msg  = (payload[5] << 8) | payload[4];
 8002eb8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002eba:	3305      	adds	r3, #5
 8002ebc:	781b      	ldrb	r3, [r3, #0]
 8002ebe:	b21b      	sxth	r3, r3
 8002ec0:	021b      	lsls	r3, r3, #8
 8002ec2:	b21a      	sxth	r2, r3
 8002ec4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ec6:	3304      	adds	r3, #4
 8002ec8:	781b      	ldrb	r3, [r3, #0]
 8002eca:	b21b      	sxth	r3, r3
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	b21b      	sxth	r3, r3
 8002ed0:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
							if (slot < NUM_APPS) {
 8002ed4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002ed8:	2b03      	cmp	r3, #3
 8002eda:	d811      	bhi.n	8002f00 <packet_feed_byte+0x6d4>
								app_receive_msg(slot, msg);
 8002edc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002ee0:	b2da      	uxtb	r2, r3
 8002ee2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002ee6:	4611      	mov	r1, r2
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f7fd febf 	bl	8000c6c <app_receive_msg>
								packet_send_ack(st->from_id, channel);
 8002eee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ef0:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002ef4:	79fa      	ldrb	r2, [r7, #7]
 8002ef6:	4611      	mov	r1, r2
 8002ef8:	4618      	mov	r0, r3
 8002efa:	f7ff fc39 	bl	8002770 <packet_send_ack>
						break;
 8002efe:	e0f5      	b.n	80030ec <packet_feed_byte+0x8c0>
								packet_send_nak(st->from_id, channel);
 8002f00:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f02:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002f06:	79fa      	ldrb	r2, [r7, #7]
 8002f08:	4611      	mov	r1, r2
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	f7ff fc45 	bl	800279a <packet_send_nak>
						break;
 8002f10:	e0ec      	b.n	80030ec <packet_feed_byte+0x8c0>
							packet_send_nak(st->from_id, channel);
 8002f12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f14:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002f18:	79fa      	ldrb	r2, [r7, #7]
 8002f1a:	4611      	mov	r1, r2
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f7ff fc3c 	bl	800279a <packet_send_nak>
						break;
 8002f22:	e0e3      	b.n	80030ec <packet_feed_byte+0x8c0>
						if (payload_len >= 6) {
 8002f24:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002f28:	2b05      	cmp	r3, #5
 8002f2a:	d958      	bls.n	8002fde <packet_feed_byte+0x7b2>
							uint8_t slot = payload[3]; //Appwriter does the translation between 0-based and 1-based, so we always use 0-based.
 8002f2c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002f2e:	3303      	adds	r3, #3
 8002f30:	781b      	ldrb	r3, [r3, #0]
 8002f32:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
							if (slot < NUM_APPS) {
 8002f36:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8002f3a:	2b03      	cmp	r3, #3
 8002f3c:	d846      	bhi.n	8002fcc <packet_feed_byte+0x7a0>
								getAppStat[0] = CMD_APP_STATUS;
 8002f3e:	2306      	movs	r3, #6
 8002f40:	733b      	strb	r3, [r7, #12]
								getAppStat[1] = 5;   		// len of data in this sub payload(???) --This is what was seen in all baby board responses and isn't used by appwriter. Just a placeholder for now.
 8002f42:	2305      	movs	r3, #5
 8002f44:	737b      	strb	r3, [r7, #13]
								getAppStat[2] = 0;		// same as resp[0]- this is standard baby board response, unknown use, so keep it as placeholder for now.
 8002f46:	2300      	movs	r3, #0
 8002f48:	73bb      	strb	r3, [r7, #14]
								getAppStat[3] = slot;
 8002f4a:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8002f4e:	73fb      	strb	r3, [r7, #15]
								getAppStat[4] = (uint8_t)(apps[slot].outgoing_msg & 0xFF);			//outgoing message, low byte
 8002f50:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8002f54:	4a3c      	ldr	r2, [pc, #240]	@ (8003048 <packet_feed_byte+0x81c>)
 8002f56:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 8002f5a:	fb01 f303 	mul.w	r3, r1, r3
 8002f5e:	4413      	add	r3, r2
 8002f60:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8002f64:	881b      	ldrh	r3, [r3, #0]
 8002f66:	b2db      	uxtb	r3, r3
 8002f68:	743b      	strb	r3, [r7, #16]
								getAppStat[5] = (uint8_t)((apps[slot].outgoing_msg >> 8) & 0xFF);	//outgoing message, high byte
 8002f6a:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8002f6e:	4a36      	ldr	r2, [pc, #216]	@ (8003048 <packet_feed_byte+0x81c>)
 8002f70:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 8002f74:	fb01 f303 	mul.w	r3, r1, r3
 8002f78:	4413      	add	r3, r2
 8002f7a:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8002f7e:	881b      	ldrh	r3, [r3, #0]
 8002f80:	0a1b      	lsrs	r3, r3, #8
 8002f82:	b29b      	uxth	r3, r3
 8002f84:	b2db      	uxtb	r3, r3
 8002f86:	747b      	strb	r3, [r7, #17]
								getAppStat[6] = apps[slot].current_line;
 8002f88:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8002f8c:	4a2e      	ldr	r2, [pc, #184]	@ (8003048 <packet_feed_byte+0x81c>)
 8002f8e:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 8002f92:	fb01 f303 	mul.w	r3, r1, r3
 8002f96:	4413      	add	r3, r2
 8002f98:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 8002f9c:	781b      	ldrb	r3, [r3, #0]
 8002f9e:	74bb      	strb	r3, [r7, #18]
								getAppStat[7] = apps[slot].running ? 1 : 0;
 8002fa0:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8002fa4:	4a28      	ldr	r2, [pc, #160]	@ (8003048 <packet_feed_byte+0x81c>)
 8002fa6:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 8002faa:	fb01 f303 	mul.w	r3, r1, r3
 8002fae:	4413      	add	r3, r2
 8002fb0:	f203 332b 	addw	r3, r3, #811	@ 0x32b
 8002fb4:	781b      	ldrb	r3, [r3, #0]
 8002fb6:	74fb      	strb	r3, [r7, #19]
								packet_sendNew(st->from_id, getAppStat, 8, channel);
 8002fb8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fba:	f893 0203 	ldrb.w	r0, [r3, #515]	@ 0x203
 8002fbe:	79fb      	ldrb	r3, [r7, #7]
 8002fc0:	f107 010c 	add.w	r1, r7, #12
 8002fc4:	2208      	movs	r2, #8
 8002fc6:	f7ff fadb 	bl	8002580 <packet_sendNew>
 8002fca:	e08f      	b.n	80030ec <packet_feed_byte+0x8c0>
								packet_send_nak(st->from_id, channel);
 8002fcc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fce:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002fd2:	79fa      	ldrb	r2, [r7, #7]
 8002fd4:	4611      	mov	r1, r2
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f7ff fbdf 	bl	800279a <packet_send_nak>
						break;
 8002fdc:	e086      	b.n	80030ec <packet_feed_byte+0x8c0>
							packet_send_nak(st->from_id, channel);
 8002fde:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fe0:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002fe4:	79fa      	ldrb	r2, [r7, #7]
 8002fe6:	4611      	mov	r1, r2
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f7ff fbd6 	bl	800279a <packet_send_nak>
						break;
 8002fee:	e07d      	b.n	80030ec <packet_feed_byte+0x8c0>
							if (payload_len < 1) {  // just cmd
 8002ff0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d108      	bne.n	800300a <packet_feed_byte+0x7de>
								packet_send_nak(st->from_id, channel);
 8002ff8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ffa:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002ffe:	79fa      	ldrb	r2, [r7, #7]
 8003000:	4611      	mov	r1, r2
 8003002:	4618      	mov	r0, r3
 8003004:	f7ff fbc9 	bl	800279a <packet_send_nak>
								break;
 8003008:	e070      	b.n	80030ec <packet_feed_byte+0x8c0>
							uint8_t numDigOutputs = dio_get_output_count();
 800300a:	f7fe fcf3 	bl	80019f4 <dio_get_output_count>
 800300e:	4603      	mov	r3, r0
 8003010:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
							uint8_t numDigOutBytes = ((numDigOutputs +7) / 8);
 8003014:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8003018:	3307      	adds	r3, #7
 800301a:	2b00      	cmp	r3, #0
 800301c:	da00      	bge.n	8003020 <packet_feed_byte+0x7f4>
 800301e:	3307      	adds	r3, #7
 8003020:	10db      	asrs	r3, r3, #3
 8003022:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
							uint8_t getOutVal[3 + ((DIO_OUTPUT_COUNT_MAX + 7) / 8)] = {0};
 8003026:	2300      	movs	r3, #0
 8003028:	617b      	str	r3, [r7, #20]
							uint8_t d = 0;
 800302a:	2300      	movs	r3, #0
 800302c:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
							getOutVal[0] = CMD_GETOUTPUTS;
 8003030:	2307      	movs	r3, #7
 8003032:	753b      	strb	r3, [r7, #20]
							getOutVal[1] = numDigOutBytes;
 8003034:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8003038:	757b      	strb	r3, [r7, #21]
							getOutVal[2] = 0;
 800303a:	2300      	movs	r3, #0
 800303c:	75bb      	strb	r3, [r7, #22]
							for (uint8_t i = 0; i < numDigOutputs; i++) {
 800303e:	2300      	movs	r3, #0
 8003040:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
 8003044:	e02e      	b.n	80030a4 <packet_feed_byte+0x878>
 8003046:	bf00      	nop
 8003048:	200001a0 	.word	0x200001a0
								d = 3 + (i/8);
 800304c:	f897 3059 	ldrb.w	r3, [r7, #89]	@ 0x59
 8003050:	08db      	lsrs	r3, r3, #3
 8003052:	b2db      	uxtb	r3, r3
 8003054:	3303      	adds	r3, #3
 8003056:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
								if (dio_output_get(i)) getOutVal[d] |= (1 << (i%8));
 800305a:	f897 3059 	ldrb.w	r3, [r7, #89]	@ 0x59
 800305e:	4618      	mov	r0, r3
 8003060:	f7fe fc4e 	bl	8001900 <dio_output_get>
 8003064:	4603      	mov	r3, r0
 8003066:	2b00      	cmp	r3, #0
 8003068:	d017      	beq.n	800309a <packet_feed_byte+0x86e>
 800306a:	f897 305a 	ldrb.w	r3, [r7, #90]	@ 0x5a
 800306e:	3368      	adds	r3, #104	@ 0x68
 8003070:	443b      	add	r3, r7
 8003072:	f813 3c54 	ldrb.w	r3, [r3, #-84]
 8003076:	b25a      	sxtb	r2, r3
 8003078:	f897 3059 	ldrb.w	r3, [r7, #89]	@ 0x59
 800307c:	f003 0307 	and.w	r3, r3, #7
 8003080:	2101      	movs	r1, #1
 8003082:	fa01 f303 	lsl.w	r3, r1, r3
 8003086:	b25b      	sxtb	r3, r3
 8003088:	4313      	orrs	r3, r2
 800308a:	b25a      	sxtb	r2, r3
 800308c:	f897 305a 	ldrb.w	r3, [r7, #90]	@ 0x5a
 8003090:	b2d2      	uxtb	r2, r2
 8003092:	3368      	adds	r3, #104	@ 0x68
 8003094:	443b      	add	r3, r7
 8003096:	f803 2c54 	strb.w	r2, [r3, #-84]
							for (uint8_t i = 0; i < numDigOutputs; i++) {
 800309a:	f897 3059 	ldrb.w	r3, [r7, #89]	@ 0x59
 800309e:	3301      	adds	r3, #1
 80030a0:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
 80030a4:	f897 2059 	ldrb.w	r2, [r7, #89]	@ 0x59
 80030a8:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80030ac:	429a      	cmp	r2, r3
 80030ae:	d3cd      	bcc.n	800304c <packet_feed_byte+0x820>
							d++;
 80030b0:	f897 305a 	ldrb.w	r3, [r7, #90]	@ 0x5a
 80030b4:	3301      	adds	r3, #1
 80030b6:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
							packet_sendNew(st->from_id, getOutVal, d, channel);
 80030ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030bc:	f893 0203 	ldrb.w	r0, [r3, #515]	@ 0x203
 80030c0:	79fb      	ldrb	r3, [r7, #7]
 80030c2:	f897 205a 	ldrb.w	r2, [r7, #90]	@ 0x5a
 80030c6:	f107 0114 	add.w	r1, r7, #20
 80030ca:	f7ff fa59 	bl	8002580 <packet_sendNew>
						break;
 80030ce:	e00d      	b.n	80030ec <packet_feed_byte+0x8c0>

					default:
						packet_send_ack(st->from_id, channel);
 80030d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030d2:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 80030d6:	79fa      	ldrb	r2, [r7, #7]
 80030d8:	4611      	mov	r1, r2
 80030da:	4618      	mov	r0, r3
 80030dc:	f7ff fb48 	bl	8002770 <packet_send_ack>
						break;
 80030e0:	e004      	b.n	80030ec <packet_feed_byte+0x8c0>
				if (unstuffed_len < 4 || st->buffer[1] > MAX_PAYLOAD) goto rx_reset;
 80030e2:	bf00      	nop
 80030e4:	e002      	b.n	80030ec <packet_feed_byte+0x8c0>
					goto rx_reset;
 80030e6:	bf00      	nop
 80030e8:	e000      	b.n	80030ec <packet_feed_byte+0x8c0>
						break;
 80030ea:	bf00      	nop
				}

			rx_reset:
				st->state = RX_IDLE;
 80030ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030ee:	2200      	movs	r2, #0
 80030f0:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
				st->idx   = 0;
 80030f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030f6:	2200      	movs	r2, #0
 80030f8:	f8a3 2200 	strh.w	r2, [r3, #512]	@ 0x200
			} else {
				st->buffer[st->idx++] = byte;
				st->state = RX_GETTING;
			}
			break;
 80030fc:	e015      	b.n	800312a <packet_feed_byte+0x8fe>
				st->buffer[st->idx++] = byte;
 80030fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003100:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 8003104:	1c5a      	adds	r2, r3, #1
 8003106:	b291      	uxth	r1, r2
 8003108:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800310a:	f8a2 1200 	strh.w	r1, [r2, #512]	@ 0x200
 800310e:	4619      	mov	r1, r3
 8003110:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003112:	79ba      	ldrb	r2, [r7, #6]
 8003114:	545a      	strb	r2, [r3, r1]
				st->state = RX_GETTING;
 8003116:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003118:	2203      	movs	r2, #3
 800311a:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
			break;
 800311e:	e004      	b.n	800312a <packet_feed_byte+0x8fe>
    if (channel >= CH_COUNT) return;
 8003120:	bf00      	nop
 8003122:	e002      	b.n	800312a <packet_feed_byte+0x8fe>
            break;
 8003124:	bf00      	nop
 8003126:	e000      	b.n	800312a <packet_feed_byte+0x8fe>
            break;
 8003128:	bf00      	nop
    }
}
 800312a:	3768      	adds	r7, #104	@ 0x68
 800312c:	46bd      	mov	sp, r7
 800312e:	bd80      	pop	{r7, pc}

08003130 <millis>:
} g = {0};

// ---------------------------------------------------------------------------
// Helpers
// ---------------------------------------------------------------------------
static inline uint32_t millis(void) { return HAL_GetTick(); }
 8003130:	b580      	push	{r7, lr}
 8003132:	af00      	add	r7, sp, #0
 8003134:	f003 f9be 	bl	80064b4 <HAL_GetTick>
 8003138:	4603      	mov	r3, r0
 800313a:	4618      	mov	r0, r3
 800313c:	bd80      	pop	{r7, pc}

0800313e <led_write>:

static inline void led_write(const led_gpio_t* led, bool on)
{
 800313e:	b580      	push	{r7, lr}
 8003140:	b082      	sub	sp, #8
 8003142:	af00      	add	r7, sp, #0
 8003144:	6078      	str	r0, [r7, #4]
 8003146:	460b      	mov	r3, r1
 8003148:	70fb      	strb	r3, [r7, #3]
    if (!led->port) return;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d011      	beq.n	8003176 <led_write+0x38>
    HAL_GPIO_WritePin(led->port, led->pin,
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6818      	ldr	r0, [r3, #0]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	8899      	ldrh	r1, [r3, #4]
        (led->active_high) ? (on ? GPIO_PIN_SET : GPIO_PIN_RESET)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	799b      	ldrb	r3, [r3, #6]
    HAL_GPIO_WritePin(led->port, led->pin,
 800315e:	2b00      	cmp	r3, #0
 8003160:	d001      	beq.n	8003166 <led_write+0x28>
        (led->active_high) ? (on ? GPIO_PIN_SET : GPIO_PIN_RESET)
 8003162:	78fb      	ldrb	r3, [r7, #3]
 8003164:	e003      	b.n	800316e <led_write+0x30>
                           : (on ? GPIO_PIN_RESET : GPIO_PIN_SET));
 8003166:	78fb      	ldrb	r3, [r7, #3]
 8003168:	f083 0301 	eor.w	r3, r3, #1
 800316c:	b2db      	uxtb	r3, r3
    HAL_GPIO_WritePin(led->port, led->pin,
 800316e:	461a      	mov	r2, r3
 8003170:	f004 fe1c 	bl	8007dac <HAL_GPIO_WritePin>
 8003174:	e000      	b.n	8003178 <led_write+0x3a>
    if (!led->port) return;
 8003176:	bf00      	nop
}
 8003178:	3708      	adds	r7, #8
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}
	...

08003180 <get_current_main_pattern_state>:

static bool get_current_main_pattern_state(void)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b084      	sub	sp, #16
 8003184:	af00      	add	r7, sp, #0
    uint32_t t = millis();
 8003186:	f7ff ffd3 	bl	8003130 <millis>
 800318a:	60f8      	str	r0, [r7, #12]

    switch (g.mode) {
 800318c:	4b26      	ldr	r3, [pc, #152]	@ (8003228 <get_current_main_pattern_state+0xa8>)
 800318e:	7a1b      	ldrb	r3, [r3, #8]
 8003190:	2b03      	cmp	r3, #3
 8003192:	d843      	bhi.n	800321c <get_current_main_pattern_state+0x9c>
 8003194:	a201      	add	r2, pc, #4	@ (adr r2, 800319c <get_current_main_pattern_state+0x1c>)
 8003196:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800319a:	bf00      	nop
 800319c:	080031ad 	.word	0x080031ad
 80031a0:	080031b1 	.word	0x080031b1
 80031a4:	080031d5 	.word	0x080031d5
 80031a8:	080031f9 	.word	0x080031f9
        case LED_MODE_BOOTING:
            return false;
 80031ac:	2300      	movs	r3, #0
 80031ae:	e036      	b.n	800321e <get_current_main_pattern_state+0x9e>

        case LED_MODE_NOAPP:
        	uint32_t cycle = t % 4000;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	4a1e      	ldr	r2, [pc, #120]	@ (800322c <get_current_main_pattern_state+0xac>)
 80031b4:	fba2 1203 	umull	r1, r2, r2, r3
 80031b8:	0a12      	lsrs	r2, r2, #8
 80031ba:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
 80031be:	fb01 f202 	mul.w	r2, r1, r2
 80031c2:	1a9b      	subs	r3, r3, r2
 80031c4:	603b      	str	r3, [r7, #0]
        	return (cycle < 250);  // ON for first 250ms of 2s
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	2bf9      	cmp	r3, #249	@ 0xf9
 80031ca:	bf94      	ite	ls
 80031cc:	2301      	movls	r3, #1
 80031ce:	2300      	movhi	r3, #0
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	e024      	b.n	800321e <get_current_main_pattern_state+0x9e>

        case LED_MODE_STOPPED: {
            uint32_t cycle = t % 1500;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	4a16      	ldr	r2, [pc, #88]	@ (8003230 <get_current_main_pattern_state+0xb0>)
 80031d8:	fba2 1203 	umull	r1, r2, r2, r3
 80031dc:	0952      	lsrs	r2, r2, #5
 80031de:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 80031e2:	fb01 f202 	mul.w	r2, r1, r2
 80031e6:	1a9b      	subs	r3, r3, r2
 80031e8:	607b      	str	r3, [r7, #4]
            return (cycle < 250);  // ON for first 250ms of 2s
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2bf9      	cmp	r3, #249	@ 0xf9
 80031ee:	bf94      	ite	ls
 80031f0:	2301      	movls	r3, #1
 80031f2:	2300      	movhi	r3, #0
 80031f4:	b2db      	uxtb	r3, r3
 80031f6:	e012      	b.n	800321e <get_current_main_pattern_state+0x9e>
        }

        case LED_MODE_RUNNING: {
            uint32_t cycle = t % 500;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	4a0c      	ldr	r2, [pc, #48]	@ (800322c <get_current_main_pattern_state+0xac>)
 80031fc:	fba2 1203 	umull	r1, r2, r2, r3
 8003200:	0952      	lsrs	r2, r2, #5
 8003202:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8003206:	fb01 f202 	mul.w	r2, r1, r2
 800320a:	1a9b      	subs	r3, r3, r2
 800320c:	60bb      	str	r3, [r7, #8]
            return (cycle < 250);  // 50% duty, 2 Hz
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	2bf9      	cmp	r3, #249	@ 0xf9
 8003212:	bf94      	ite	ls
 8003214:	2301      	movls	r3, #1
 8003216:	2300      	movhi	r3, #0
 8003218:	b2db      	uxtb	r3, r3
 800321a:	e000      	b.n	800321e <get_current_main_pattern_state+0x9e>
        }

        default:
            return false;
 800321c:	2300      	movs	r3, #0
    }
}
 800321e:	4618      	mov	r0, r3
 8003220:	3710      	adds	r7, #16
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}
 8003226:	bf00      	nop
 8003228:	200025fc 	.word	0x200025fc
 800322c:	10624dd3 	.word	0x10624dd3
 8003230:	057619f1 	.word	0x057619f1

08003234 <update_leds>:

static void update_leds(void)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b084      	sub	sp, #16
 8003238:	af00      	add	r7, sp, #0
    bool main_pattern = get_current_main_pattern_state();
 800323a:	f7ff ffa1 	bl	8003180 <get_current_main_pattern_state>
 800323e:	4603      	mov	r3, r0
 8003240:	73bb      	strb	r3, [r7, #14]

    // Handle dataActivity overlay
    if (g.data_activity_active) {
 8003242:	4b39      	ldr	r3, [pc, #228]	@ (8003328 <update_leds+0xf4>)
 8003244:	7c1b      	ldrb	r3, [r3, #16]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d056      	beq.n	80032f8 <update_leds+0xc4>
        uint32_t elapsed = millis() - g.da_start_ms;
 800324a:	f7ff ff71 	bl	8003130 <millis>
 800324e:	4602      	mov	r2, r0
 8003250:	4b35      	ldr	r3, [pc, #212]	@ (8003328 <update_leds+0xf4>)
 8003252:	695b      	ldr	r3, [r3, #20]
 8003254:	1ad3      	subs	r3, r2, r3
 8003256:	60bb      	str	r3, [r7, #8]

        if (g.cfg->num_leds == 2) {
 8003258:	4b33      	ldr	r3, [pc, #204]	@ (8003328 <update_leds+0xf4>)
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	781b      	ldrb	r3, [r3, #0]
 800325e:	2b02      	cmp	r3, #2
 8003260:	d11c      	bne.n	800329c <update_leds+0x68>
            // LED2: dedicated data activity  simple 50ms ON pulse
            bool led2_on = (elapsed < 50);
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	2b31      	cmp	r3, #49	@ 0x31
 8003266:	bf94      	ite	ls
 8003268:	2301      	movls	r3, #1
 800326a:	2300      	movhi	r3, #0
 800326c:	71fb      	strb	r3, [r7, #7]
            led_write(&g.cfg->led2, led2_on);
 800326e:	4b2e      	ldr	r3, [pc, #184]	@ (8003328 <update_leds+0xf4>)
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	330c      	adds	r3, #12
 8003274:	79fa      	ldrb	r2, [r7, #7]
 8003276:	4611      	mov	r1, r2
 8003278:	4618      	mov	r0, r3
 800327a:	f7ff ff60 	bl	800313e <led_write>

            // LED1: continues normal pattern
            led_write(&g.cfg->led1, main_pattern);
 800327e:	4b2a      	ldr	r3, [pc, #168]	@ (8003328 <update_leds+0xf4>)
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	3304      	adds	r3, #4
 8003284:	7bba      	ldrb	r2, [r7, #14]
 8003286:	4611      	mov	r1, r2
 8003288:	4618      	mov	r0, r3
 800328a:	f7ff ff58 	bl	800313e <led_write>

            if (elapsed >= 150) {
 800328e:	68bb      	ldr	r3, [r7, #8]
 8003290:	2b95      	cmp	r3, #149	@ 0x95
 8003292:	d945      	bls.n	8003320 <update_leds+0xec>
                g.data_activity_active = false;
 8003294:	4b24      	ldr	r3, [pc, #144]	@ (8003328 <update_leds+0xf4>)
 8003296:	2200      	movs	r2, #0
 8003298:	741a      	strb	r2, [r3, #16]
        led_write(&g.cfg->led1, main_pattern);
        if (g.cfg->num_leds == 2) {
            led_write(&g.cfg->led2, false);  // LED2 off when idle
        }
    }
}
 800329a:	e041      	b.n	8003320 <update_leds+0xec>
        else if (g.cfg->num_leds == 1) {
 800329c:	4b22      	ldr	r3, [pc, #136]	@ (8003328 <update_leds+0xf4>)
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	781b      	ldrb	r3, [r3, #0]
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	d13c      	bne.n	8003320 <update_leds+0xec>
            if (elapsed < 10) {
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	2b09      	cmp	r3, #9
 80032aa:	d805      	bhi.n	80032b8 <update_leds+0x84>
                output = false;
 80032ac:	2300      	movs	r3, #0
 80032ae:	73fb      	strb	r3, [r7, #15]
                g.da_step = 0;
 80032b0:	4b1d      	ldr	r3, [pc, #116]	@ (8003328 <update_leds+0xf4>)
 80032b2:	2200      	movs	r2, #0
 80032b4:	761a      	strb	r2, [r3, #24]
 80032b6:	e016      	b.n	80032e6 <update_leds+0xb2>
            else if (elapsed < 40) {
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	2b27      	cmp	r3, #39	@ 0x27
 80032bc:	d805      	bhi.n	80032ca <update_leds+0x96>
                output = true;
 80032be:	2301      	movs	r3, #1
 80032c0:	73fb      	strb	r3, [r7, #15]
                g.da_step = 1;
 80032c2:	4b19      	ldr	r3, [pc, #100]	@ (8003328 <update_leds+0xf4>)
 80032c4:	2201      	movs	r2, #1
 80032c6:	761a      	strb	r2, [r3, #24]
 80032c8:	e00d      	b.n	80032e6 <update_leds+0xb2>
            else if (elapsed < 80) {
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	2b4f      	cmp	r3, #79	@ 0x4f
 80032ce:	d805      	bhi.n	80032dc <update_leds+0xa8>
                output = false;
 80032d0:	2300      	movs	r3, #0
 80032d2:	73fb      	strb	r3, [r7, #15]
                g.da_step = 2;
 80032d4:	4b14      	ldr	r3, [pc, #80]	@ (8003328 <update_leds+0xf4>)
 80032d6:	2202      	movs	r2, #2
 80032d8:	761a      	strb	r2, [r3, #24]
 80032da:	e004      	b.n	80032e6 <update_leds+0xb2>
                g.data_activity_active = false;
 80032dc:	4b12      	ldr	r3, [pc, #72]	@ (8003328 <update_leds+0xf4>)
 80032de:	2200      	movs	r2, #0
 80032e0:	741a      	strb	r2, [r3, #16]
                output = main_pattern;
 80032e2:	7bbb      	ldrb	r3, [r7, #14]
 80032e4:	73fb      	strb	r3, [r7, #15]
            led_write(&g.cfg->led1, output);
 80032e6:	4b10      	ldr	r3, [pc, #64]	@ (8003328 <update_leds+0xf4>)
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	3304      	adds	r3, #4
 80032ec:	7bfa      	ldrb	r2, [r7, #15]
 80032ee:	4611      	mov	r1, r2
 80032f0:	4618      	mov	r0, r3
 80032f2:	f7ff ff24 	bl	800313e <led_write>
}
 80032f6:	e013      	b.n	8003320 <update_leds+0xec>
        led_write(&g.cfg->led1, main_pattern);
 80032f8:	4b0b      	ldr	r3, [pc, #44]	@ (8003328 <update_leds+0xf4>)
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	3304      	adds	r3, #4
 80032fe:	7bba      	ldrb	r2, [r7, #14]
 8003300:	4611      	mov	r1, r2
 8003302:	4618      	mov	r0, r3
 8003304:	f7ff ff1b 	bl	800313e <led_write>
        if (g.cfg->num_leds == 2) {
 8003308:	4b07      	ldr	r3, [pc, #28]	@ (8003328 <update_leds+0xf4>)
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	781b      	ldrb	r3, [r3, #0]
 800330e:	2b02      	cmp	r3, #2
 8003310:	d106      	bne.n	8003320 <update_leds+0xec>
            led_write(&g.cfg->led2, false);  // LED2 off when idle
 8003312:	4b05      	ldr	r3, [pc, #20]	@ (8003328 <update_leds+0xf4>)
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	330c      	adds	r3, #12
 8003318:	2100      	movs	r1, #0
 800331a:	4618      	mov	r0, r3
 800331c:	f7ff ff0f 	bl	800313e <led_write>
}
 8003320:	bf00      	nop
 8003322:	3710      	adds	r7, #16
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}
 8003328:	200025fc 	.word	0x200025fc

0800332c <status_led_init>:

// ---------------------------------------------------------------------------
// Public API
// ---------------------------------------------------------------------------
void status_led_init(board_type_t boardType)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b088      	sub	sp, #32
 8003330:	af00      	add	r7, sp, #0
 8003332:	4603      	mov	r3, r0
 8003334:	71fb      	strb	r3, [r7, #7]
    if (boardType >= sizeof(board_configs)/sizeof(board_configs[0]) ||
 8003336:	79fb      	ldrb	r3, [r7, #7]
 8003338:	2b03      	cmp	r3, #3
 800333a:	d809      	bhi.n	8003350 <status_led_init+0x24>
        board_configs[boardType].num_leds == 0) {
 800333c:	79fa      	ldrb	r2, [r7, #7]
 800333e:	4932      	ldr	r1, [pc, #200]	@ (8003408 <status_led_init+0xdc>)
 8003340:	4613      	mov	r3, r2
 8003342:	009b      	lsls	r3, r3, #2
 8003344:	4413      	add	r3, r2
 8003346:	009b      	lsls	r3, r3, #2
 8003348:	440b      	add	r3, r1
 800334a:	781b      	ldrb	r3, [r3, #0]
    if (boardType >= sizeof(board_configs)/sizeof(board_configs[0]) ||
 800334c:	2b00      	cmp	r3, #0
 800334e:	d101      	bne.n	8003354 <status_led_init+0x28>
        boardType = BOARD_TYPE_MAMA;  // safe fallback
 8003350:	2302      	movs	r3, #2
 8003352:	71fb      	strb	r3, [r7, #7]
    }

    g.board_type = boardType;
 8003354:	4a2d      	ldr	r2, [pc, #180]	@ (800340c <status_led_init+0xe0>)
 8003356:	79fb      	ldrb	r3, [r7, #7]
 8003358:	7013      	strb	r3, [r2, #0]
    g.cfg        = &board_configs[boardType];
 800335a:	79fa      	ldrb	r2, [r7, #7]
 800335c:	4613      	mov	r3, r2
 800335e:	009b      	lsls	r3, r3, #2
 8003360:	4413      	add	r3, r2
 8003362:	009b      	lsls	r3, r3, #2
 8003364:	4a28      	ldr	r2, [pc, #160]	@ (8003408 <status_led_init+0xdc>)
 8003366:	4413      	add	r3, r2
 8003368:	4a28      	ldr	r2, [pc, #160]	@ (800340c <status_led_init+0xe0>)
 800336a:	6053      	str	r3, [r2, #4]
    g.mode       = LED_MODE_BOOTING;
 800336c:	4b27      	ldr	r3, [pc, #156]	@ (800340c <status_led_init+0xe0>)
 800336e:	2200      	movs	r2, #0
 8003370:	721a      	strb	r2, [r3, #8]
    g.data_activity_active = false;
 8003372:	4b26      	ldr	r3, [pc, #152]	@ (800340c <status_led_init+0xe0>)
 8003374:	2200      	movs	r2, #0
 8003376:	741a      	strb	r2, [r3, #16]

    // Enable GPIOA clock (all LEDs on PA)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003378:	2300      	movs	r3, #0
 800337a:	60bb      	str	r3, [r7, #8]
 800337c:	4b24      	ldr	r3, [pc, #144]	@ (8003410 <status_led_init+0xe4>)
 800337e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003380:	4a23      	ldr	r2, [pc, #140]	@ (8003410 <status_led_init+0xe4>)
 8003382:	f043 0301 	orr.w	r3, r3, #1
 8003386:	6313      	str	r3, [r2, #48]	@ 0x30
 8003388:	4b21      	ldr	r3, [pc, #132]	@ (8003410 <status_led_init+0xe4>)
 800338a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800338c:	f003 0301 	and.w	r3, r3, #1
 8003390:	60bb      	str	r3, [r7, #8]
 8003392:	68bb      	ldr	r3, [r7, #8]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003394:	f107 030c 	add.w	r3, r7, #12
 8003398:	2200      	movs	r2, #0
 800339a:	601a      	str	r2, [r3, #0]
 800339c:	605a      	str	r2, [r3, #4]
 800339e:	609a      	str	r2, [r3, #8]
 80033a0:	60da      	str	r2, [r3, #12]
 80033a2:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 80033a4:	2301      	movs	r3, #1
 80033a6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull  = GPIO_NOPULL;
 80033a8:	2300      	movs	r3, #0
 80033aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033ac:	2300      	movs	r3, #0
 80033ae:	61bb      	str	r3, [r7, #24]

    GPIO_InitStruct.Pin = g.cfg->led1.pin;
 80033b0:	4b16      	ldr	r3, [pc, #88]	@ (800340c <status_led_init+0xe0>)
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	891b      	ldrh	r3, [r3, #8]
 80033b6:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(g.cfg->led1.port, &GPIO_InitStruct);
 80033b8:	4b14      	ldr	r3, [pc, #80]	@ (800340c <status_led_init+0xe0>)
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	f107 020c 	add.w	r2, r7, #12
 80033c2:	4611      	mov	r1, r2
 80033c4:	4618      	mov	r0, r3
 80033c6:	f004 fb2d 	bl	8007a24 <HAL_GPIO_Init>

    if (g.cfg->num_leds == 2) {
 80033ca:	4b10      	ldr	r3, [pc, #64]	@ (800340c <status_led_init+0xe0>)
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	781b      	ldrb	r3, [r3, #0]
 80033d0:	2b02      	cmp	r3, #2
 80033d2:	d113      	bne.n	80033fc <status_led_init+0xd0>
        GPIO_InitStruct.Pin = g.cfg->led2.pin;
 80033d4:	4b0d      	ldr	r3, [pc, #52]	@ (800340c <status_led_init+0xe0>)
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	8a1b      	ldrh	r3, [r3, #16]
 80033da:	60fb      	str	r3, [r7, #12]
        HAL_GPIO_Init(g.cfg->led2.port, &GPIO_InitStruct);
 80033dc:	4b0b      	ldr	r3, [pc, #44]	@ (800340c <status_led_init+0xe0>)
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	68db      	ldr	r3, [r3, #12]
 80033e2:	f107 020c 	add.w	r2, r7, #12
 80033e6:	4611      	mov	r1, r2
 80033e8:	4618      	mov	r0, r3
 80033ea:	f004 fb1b 	bl	8007a24 <HAL_GPIO_Init>
        led_write(&g.cfg->led2, false);
 80033ee:	4b07      	ldr	r3, [pc, #28]	@ (800340c <status_led_init+0xe0>)
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	330c      	adds	r3, #12
 80033f4:	2100      	movs	r1, #0
 80033f6:	4618      	mov	r0, r3
 80033f8:	f7ff fea1 	bl	800313e <led_write>
    }

    update_leds();
 80033fc:	f7ff ff1a 	bl	8003234 <update_leds>
}
 8003400:	bf00      	nop
 8003402:	3720      	adds	r7, #32
 8003404:	46bd      	mov	sp, r7
 8003406:	bd80      	pop	{r7, pc}
 8003408:	08012388 	.word	0x08012388
 800340c:	200025fc 	.word	0x200025fc
 8003410:	40023800 	.word	0x40023800

08003414 <status_led_set_mode>:

void status_led_set_mode(status_led_mode_t mode)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b082      	sub	sp, #8
 8003418:	af00      	add	r7, sp, #0
 800341a:	4603      	mov	r3, r0
 800341c:	71fb      	strb	r3, [r7, #7]
    if (mode != g.mode) {
 800341e:	4b08      	ldr	r3, [pc, #32]	@ (8003440 <status_led_set_mode+0x2c>)
 8003420:	7a1b      	ldrb	r3, [r3, #8]
 8003422:	79fa      	ldrb	r2, [r7, #7]
 8003424:	429a      	cmp	r2, r3
 8003426:	d007      	beq.n	8003438 <status_led_set_mode+0x24>
        g.mode = mode;
 8003428:	4a05      	ldr	r2, [pc, #20]	@ (8003440 <status_led_set_mode+0x2c>)
 800342a:	79fb      	ldrb	r3, [r7, #7]
 800342c:	7213      	strb	r3, [r2, #8]
        g.mode_timer = millis();  // optional phase reset
 800342e:	f7ff fe7f 	bl	8003130 <millis>
 8003432:	4603      	mov	r3, r0
 8003434:	4a02      	ldr	r2, [pc, #8]	@ (8003440 <status_led_set_mode+0x2c>)
 8003436:	60d3      	str	r3, [r2, #12]
    }
}
 8003438:	bf00      	nop
 800343a:	3708      	adds	r7, #8
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}
 8003440:	200025fc 	.word	0x200025fc

08003444 <status_led_get_mode>:

status_led_mode_t status_led_get_mode(void)
{
 8003444:	b480      	push	{r7}
 8003446:	af00      	add	r7, sp, #0
    return g.mode;
 8003448:	4b03      	ldr	r3, [pc, #12]	@ (8003458 <status_led_get_mode+0x14>)
 800344a:	7a1b      	ldrb	r3, [r3, #8]
}
 800344c:	4618      	mov	r0, r3
 800344e:	46bd      	mov	sp, r7
 8003450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003454:	4770      	bx	lr
 8003456:	bf00      	nop
 8003458:	200025fc 	.word	0x200025fc

0800345c <status_led_data_activity>:

void status_led_data_activity(void){
 800345c:	b580      	push	{r7, lr}
 800345e:	af00      	add	r7, sp, #0
//    g.data_activity_active = true;
//    g.da_start_ms = millis();
//    g.was_led_on_before_da = get_current_main_pattern_state();
//

	if (g.data_activity_active) {
 8003460:	4b0c      	ldr	r3, [pc, #48]	@ (8003494 <status_led_data_activity+0x38>)
 8003462:	7c1b      	ldrb	r3, [r3, #16]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d113      	bne.n	8003490 <status_led_data_activity+0x34>
		return;               //  This is the complete fix!
	}

	g.data_activity_active = true;
 8003468:	4b0a      	ldr	r3, [pc, #40]	@ (8003494 <status_led_data_activity+0x38>)
 800346a:	2201      	movs	r2, #1
 800346c:	741a      	strb	r2, [r3, #16]
	g.da_start_ms = millis();
 800346e:	f7ff fe5f 	bl	8003130 <millis>
 8003472:	4603      	mov	r3, r0
 8003474:	4a07      	ldr	r2, [pc, #28]	@ (8003494 <status_led_data_activity+0x38>)
 8003476:	6153      	str	r3, [r2, #20]

	if (g.cfg->num_leds == 1) {
 8003478:	4b06      	ldr	r3, [pc, #24]	@ (8003494 <status_led_data_activity+0x38>)
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	781b      	ldrb	r3, [r3, #0]
 800347e:	2b01      	cmp	r3, #1
 8003480:	d107      	bne.n	8003492 <status_led_data_activity+0x36>
		g.was_led_on_before_da = get_current_main_pattern_state();
 8003482:	f7ff fe7d 	bl	8003180 <get_current_main_pattern_state>
 8003486:	4603      	mov	r3, r0
 8003488:	461a      	mov	r2, r3
 800348a:	4b02      	ldr	r3, [pc, #8]	@ (8003494 <status_led_data_activity+0x38>)
 800348c:	765a      	strb	r2, [r3, #25]
 800348e:	e000      	b.n	8003492 <status_led_data_activity+0x36>
		return;               //  This is the complete fix!
 8003490:	bf00      	nop
	}

}
 8003492:	bd80      	pop	{r7, pc}
 8003494:	200025fc 	.word	0x200025fc

08003498 <status_led_task>:


void status_led_task(void)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	af00      	add	r7, sp, #0
    update_leds();
 800349c:	f7ff feca 	bl	8003234 <update_leds>
}
 80034a0:	bf00      	nop
 80034a2:	bd80      	pop	{r7, pc}

080034a4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b083      	sub	sp, #12
 80034a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034aa:	2300      	movs	r3, #0
 80034ac:	607b      	str	r3, [r7, #4]
 80034ae:	4b10      	ldr	r3, [pc, #64]	@ (80034f0 <HAL_MspInit+0x4c>)
 80034b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034b2:	4a0f      	ldr	r2, [pc, #60]	@ (80034f0 <HAL_MspInit+0x4c>)
 80034b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80034b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80034ba:	4b0d      	ldr	r3, [pc, #52]	@ (80034f0 <HAL_MspInit+0x4c>)
 80034bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034c2:	607b      	str	r3, [r7, #4]
 80034c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80034c6:	2300      	movs	r3, #0
 80034c8:	603b      	str	r3, [r7, #0]
 80034ca:	4b09      	ldr	r3, [pc, #36]	@ (80034f0 <HAL_MspInit+0x4c>)
 80034cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ce:	4a08      	ldr	r2, [pc, #32]	@ (80034f0 <HAL_MspInit+0x4c>)
 80034d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80034d6:	4b06      	ldr	r3, [pc, #24]	@ (80034f0 <HAL_MspInit+0x4c>)
 80034d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034de:	603b      	str	r3, [r7, #0]
 80034e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80034e2:	bf00      	nop
 80034e4:	370c      	adds	r7, #12
 80034e6:	46bd      	mov	sp, r7
 80034e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ec:	4770      	bx	lr
 80034ee:	bf00      	nop
 80034f0:	40023800 	.word	0x40023800

080034f4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b08a      	sub	sp, #40	@ 0x28
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034fc:	f107 0314 	add.w	r3, r7, #20
 8003500:	2200      	movs	r2, #0
 8003502:	601a      	str	r2, [r3, #0]
 8003504:	605a      	str	r2, [r3, #4]
 8003506:	609a      	str	r2, [r3, #8]
 8003508:	60da      	str	r2, [r3, #12]
 800350a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a24      	ldr	r2, [pc, #144]	@ (80035a4 <HAL_ADC_MspInit+0xb0>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d141      	bne.n	800359a <HAL_ADC_MspInit+0xa6>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003516:	2300      	movs	r3, #0
 8003518:	613b      	str	r3, [r7, #16]
 800351a:	4b23      	ldr	r3, [pc, #140]	@ (80035a8 <HAL_ADC_MspInit+0xb4>)
 800351c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800351e:	4a22      	ldr	r2, [pc, #136]	@ (80035a8 <HAL_ADC_MspInit+0xb4>)
 8003520:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003524:	6453      	str	r3, [r2, #68]	@ 0x44
 8003526:	4b20      	ldr	r3, [pc, #128]	@ (80035a8 <HAL_ADC_MspInit+0xb4>)
 8003528:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800352a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800352e:	613b      	str	r3, [r7, #16]
 8003530:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003532:	2300      	movs	r3, #0
 8003534:	60fb      	str	r3, [r7, #12]
 8003536:	4b1c      	ldr	r3, [pc, #112]	@ (80035a8 <HAL_ADC_MspInit+0xb4>)
 8003538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800353a:	4a1b      	ldr	r2, [pc, #108]	@ (80035a8 <HAL_ADC_MspInit+0xb4>)
 800353c:	f043 0304 	orr.w	r3, r3, #4
 8003540:	6313      	str	r3, [r2, #48]	@ 0x30
 8003542:	4b19      	ldr	r3, [pc, #100]	@ (80035a8 <HAL_ADC_MspInit+0xb4>)
 8003544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003546:	f003 0304 	and.w	r3, r3, #4
 800354a:	60fb      	str	r3, [r7, #12]
 800354c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800354e:	2300      	movs	r3, #0
 8003550:	60bb      	str	r3, [r7, #8]
 8003552:	4b15      	ldr	r3, [pc, #84]	@ (80035a8 <HAL_ADC_MspInit+0xb4>)
 8003554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003556:	4a14      	ldr	r2, [pc, #80]	@ (80035a8 <HAL_ADC_MspInit+0xb4>)
 8003558:	f043 0301 	orr.w	r3, r3, #1
 800355c:	6313      	str	r3, [r2, #48]	@ 0x30
 800355e:	4b12      	ldr	r3, [pc, #72]	@ (80035a8 <HAL_ADC_MspInit+0xb4>)
 8003560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003562:	f003 0301 	and.w	r3, r3, #1
 8003566:	60bb      	str	r3, [r7, #8]
 8003568:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = AIN_VIO_FUSED_Pin|AIN_VLOGIC_Pin|AIN_VIO_UNFUSED_Pin|AIN3_Pin
 800356a:	233f      	movs	r3, #63	@ 0x3f
 800356c:	617b      	str	r3, [r7, #20]
                          |AIN1_Pin|AIN0_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800356e:	2303      	movs	r3, #3
 8003570:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003572:	2300      	movs	r3, #0
 8003574:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003576:	f107 0314 	add.w	r3, r7, #20
 800357a:	4619      	mov	r1, r3
 800357c:	480b      	ldr	r0, [pc, #44]	@ (80035ac <HAL_ADC_MspInit+0xb8>)
 800357e:	f004 fa51 	bl	8007a24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|AIN2_Pin|AIN4_Pin;
 8003582:	23c2      	movs	r3, #194	@ 0xc2
 8003584:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003586:	2303      	movs	r3, #3
 8003588:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800358a:	2300      	movs	r3, #0
 800358c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800358e:	f107 0314 	add.w	r3, r7, #20
 8003592:	4619      	mov	r1, r3
 8003594:	4806      	ldr	r0, [pc, #24]	@ (80035b0 <HAL_ADC_MspInit+0xbc>)
 8003596:	f004 fa45 	bl	8007a24 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800359a:	bf00      	nop
 800359c:	3728      	adds	r7, #40	@ 0x28
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}
 80035a2:	bf00      	nop
 80035a4:	40012000 	.word	0x40012000
 80035a8:	40023800 	.word	0x40023800
 80035ac:	40020800 	.word	0x40020800
 80035b0:	40020000 	.word	0x40020000

080035b4 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b08a      	sub	sp, #40	@ 0x28
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035bc:	f107 0314 	add.w	r3, r7, #20
 80035c0:	2200      	movs	r2, #0
 80035c2:	601a      	str	r2, [r3, #0]
 80035c4:	605a      	str	r2, [r3, #4]
 80035c6:	609a      	str	r2, [r3, #8]
 80035c8:	60da      	str	r2, [r3, #12]
 80035ca:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a17      	ldr	r2, [pc, #92]	@ (8003630 <HAL_DAC_MspInit+0x7c>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d127      	bne.n	8003626 <HAL_DAC_MspInit+0x72>
  {
    /* USER CODE BEGIN DAC_MspInit 0 */

    /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80035d6:	2300      	movs	r3, #0
 80035d8:	613b      	str	r3, [r7, #16]
 80035da:	4b16      	ldr	r3, [pc, #88]	@ (8003634 <HAL_DAC_MspInit+0x80>)
 80035dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035de:	4a15      	ldr	r2, [pc, #84]	@ (8003634 <HAL_DAC_MspInit+0x80>)
 80035e0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80035e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80035e6:	4b13      	ldr	r3, [pc, #76]	@ (8003634 <HAL_DAC_MspInit+0x80>)
 80035e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80035ee:	613b      	str	r3, [r7, #16]
 80035f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035f2:	2300      	movs	r3, #0
 80035f4:	60fb      	str	r3, [r7, #12]
 80035f6:	4b0f      	ldr	r3, [pc, #60]	@ (8003634 <HAL_DAC_MspInit+0x80>)
 80035f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035fa:	4a0e      	ldr	r2, [pc, #56]	@ (8003634 <HAL_DAC_MspInit+0x80>)
 80035fc:	f043 0301 	orr.w	r3, r3, #1
 8003600:	6313      	str	r3, [r2, #48]	@ 0x30
 8003602:	4b0c      	ldr	r3, [pc, #48]	@ (8003634 <HAL_DAC_MspInit+0x80>)
 8003604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003606:	f003 0301 	and.w	r3, r3, #1
 800360a:	60fb      	str	r3, [r7, #12]
 800360c:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800360e:	2330      	movs	r3, #48	@ 0x30
 8003610:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003612:	2303      	movs	r3, #3
 8003614:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003616:	2300      	movs	r3, #0
 8003618:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800361a:	f107 0314 	add.w	r3, r7, #20
 800361e:	4619      	mov	r1, r3
 8003620:	4805      	ldr	r0, [pc, #20]	@ (8003638 <HAL_DAC_MspInit+0x84>)
 8003622:	f004 f9ff 	bl	8007a24 <HAL_GPIO_Init>

    /* USER CODE END DAC_MspInit 1 */

  }

}
 8003626:	bf00      	nop
 8003628:	3728      	adds	r7, #40	@ 0x28
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}
 800362e:	bf00      	nop
 8003630:	40007400 	.word	0x40007400
 8003634:	40023800 	.word	0x40023800
 8003638:	40020000 	.word	0x40020000

0800363c <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b08e      	sub	sp, #56	@ 0x38
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003644:	f107 0308 	add.w	r3, r7, #8
 8003648:	2230      	movs	r2, #48	@ 0x30
 800364a:	2100      	movs	r1, #0
 800364c:	4618      	mov	r0, r3
 800364e:	f00d fa05 	bl	8010a5c <memset>
  if(hrtc->Instance==RTC)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a0c      	ldr	r2, [pc, #48]	@ (8003688 <HAL_RTC_MspInit+0x4c>)
 8003658:	4293      	cmp	r3, r2
 800365a:	d111      	bne.n	8003680 <HAL_RTC_MspInit+0x44>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800365c:	2320      	movs	r3, #32
 800365e:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003660:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003664:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003666:	f107 0308 	add.w	r3, r7, #8
 800366a:	4618      	mov	r0, r3
 800366c:	f006 faa2 	bl	8009bb4 <HAL_RCCEx_PeriphCLKConfig>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d001      	beq.n	800367a <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8003676:	f7fe fee3 	bl	8002440 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800367a:	4b04      	ldr	r3, [pc, #16]	@ (800368c <HAL_RTC_MspInit+0x50>)
 800367c:	2201      	movs	r2, #1
 800367e:	601a      	str	r2, [r3, #0]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8003680:	bf00      	nop
 8003682:	3738      	adds	r7, #56	@ 0x38
 8003684:	46bd      	mov	sp, r7
 8003686:	bd80      	pop	{r7, pc}
 8003688:	40002800 	.word	0x40002800
 800368c:	42470e3c 	.word	0x42470e3c

08003690 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b08c      	sub	sp, #48	@ 0x30
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003698:	f107 031c 	add.w	r3, r7, #28
 800369c:	2200      	movs	r2, #0
 800369e:	601a      	str	r2, [r3, #0]
 80036a0:	605a      	str	r2, [r3, #4]
 80036a2:	609a      	str	r2, [r3, #8]
 80036a4:	60da      	str	r2, [r3, #12]
 80036a6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a32      	ldr	r2, [pc, #200]	@ (8003778 <HAL_SPI_MspInit+0xe8>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d12c      	bne.n	800370c <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80036b2:	2300      	movs	r3, #0
 80036b4:	61bb      	str	r3, [r7, #24]
 80036b6:	4b31      	ldr	r3, [pc, #196]	@ (800377c <HAL_SPI_MspInit+0xec>)
 80036b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036ba:	4a30      	ldr	r2, [pc, #192]	@ (800377c <HAL_SPI_MspInit+0xec>)
 80036bc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80036c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80036c2:	4b2e      	ldr	r3, [pc, #184]	@ (800377c <HAL_SPI_MspInit+0xec>)
 80036c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036c6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80036ca:	61bb      	str	r3, [r7, #24]
 80036cc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036ce:	2300      	movs	r3, #0
 80036d0:	617b      	str	r3, [r7, #20]
 80036d2:	4b2a      	ldr	r3, [pc, #168]	@ (800377c <HAL_SPI_MspInit+0xec>)
 80036d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036d6:	4a29      	ldr	r2, [pc, #164]	@ (800377c <HAL_SPI_MspInit+0xec>)
 80036d8:	f043 0302 	orr.w	r3, r3, #2
 80036dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80036de:	4b27      	ldr	r3, [pc, #156]	@ (800377c <HAL_SPI_MspInit+0xec>)
 80036e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036e2:	f003 0302 	and.w	r3, r3, #2
 80036e6:	617b      	str	r3, [r7, #20]
 80036e8:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80036ea:	2338      	movs	r3, #56	@ 0x38
 80036ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036ee:	2302      	movs	r3, #2
 80036f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036f2:	2300      	movs	r3, #0
 80036f4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036f6:	2303      	movs	r3, #3
 80036f8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80036fa:	2305      	movs	r3, #5
 80036fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036fe:	f107 031c 	add.w	r3, r7, #28
 8003702:	4619      	mov	r1, r3
 8003704:	481e      	ldr	r0, [pc, #120]	@ (8003780 <HAL_SPI_MspInit+0xf0>)
 8003706:	f004 f98d 	bl	8007a24 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 800370a:	e031      	b.n	8003770 <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a1c      	ldr	r2, [pc, #112]	@ (8003784 <HAL_SPI_MspInit+0xf4>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d12c      	bne.n	8003770 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003716:	2300      	movs	r3, #0
 8003718:	613b      	str	r3, [r7, #16]
 800371a:	4b18      	ldr	r3, [pc, #96]	@ (800377c <HAL_SPI_MspInit+0xec>)
 800371c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800371e:	4a17      	ldr	r2, [pc, #92]	@ (800377c <HAL_SPI_MspInit+0xec>)
 8003720:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003724:	6413      	str	r3, [r2, #64]	@ 0x40
 8003726:	4b15      	ldr	r3, [pc, #84]	@ (800377c <HAL_SPI_MspInit+0xec>)
 8003728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800372a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800372e:	613b      	str	r3, [r7, #16]
 8003730:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003732:	2300      	movs	r3, #0
 8003734:	60fb      	str	r3, [r7, #12]
 8003736:	4b11      	ldr	r3, [pc, #68]	@ (800377c <HAL_SPI_MspInit+0xec>)
 8003738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800373a:	4a10      	ldr	r2, [pc, #64]	@ (800377c <HAL_SPI_MspInit+0xec>)
 800373c:	f043 0302 	orr.w	r3, r3, #2
 8003740:	6313      	str	r3, [r2, #48]	@ 0x30
 8003742:	4b0e      	ldr	r3, [pc, #56]	@ (800377c <HAL_SPI_MspInit+0xec>)
 8003744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003746:	f003 0302 	and.w	r3, r3, #2
 800374a:	60fb      	str	r3, [r7, #12]
 800374c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800374e:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8003752:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003754:	2302      	movs	r3, #2
 8003756:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003758:	2300      	movs	r3, #0
 800375a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800375c:	2303      	movs	r3, #3
 800375e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003760:	2305      	movs	r3, #5
 8003762:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003764:	f107 031c 	add.w	r3, r7, #28
 8003768:	4619      	mov	r1, r3
 800376a:	4805      	ldr	r0, [pc, #20]	@ (8003780 <HAL_SPI_MspInit+0xf0>)
 800376c:	f004 f95a 	bl	8007a24 <HAL_GPIO_Init>
}
 8003770:	bf00      	nop
 8003772:	3730      	adds	r7, #48	@ 0x30
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}
 8003778:	40013000 	.word	0x40013000
 800377c:	40023800 	.word	0x40023800
 8003780:	40020400 	.word	0x40020400
 8003784:	40003800 	.word	0x40003800

08003788 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003788:	b480      	push	{r7}
 800378a:	b085      	sub	sp, #20
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM5)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a0b      	ldr	r2, [pc, #44]	@ (80037c4 <HAL_TIM_Base_MspInit+0x3c>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d10d      	bne.n	80037b6 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM5_MspInit 0 */

    /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 800379a:	2300      	movs	r3, #0
 800379c:	60fb      	str	r3, [r7, #12]
 800379e:	4b0a      	ldr	r3, [pc, #40]	@ (80037c8 <HAL_TIM_Base_MspInit+0x40>)
 80037a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037a2:	4a09      	ldr	r2, [pc, #36]	@ (80037c8 <HAL_TIM_Base_MspInit+0x40>)
 80037a4:	f043 0308 	orr.w	r3, r3, #8
 80037a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80037aa:	4b07      	ldr	r3, [pc, #28]	@ (80037c8 <HAL_TIM_Base_MspInit+0x40>)
 80037ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ae:	f003 0308 	and.w	r3, r3, #8
 80037b2:	60fb      	str	r3, [r7, #12]
 80037b4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM5_MspInit 1 */

  }

}
 80037b6:	bf00      	nop
 80037b8:	3714      	adds	r7, #20
 80037ba:	46bd      	mov	sp, r7
 80037bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c0:	4770      	bx	lr
 80037c2:	bf00      	nop
 80037c4:	40000c00 	.word	0x40000c00
 80037c8:	40023800 	.word	0x40023800

080037cc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b088      	sub	sp, #32
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037d4:	f107 030c 	add.w	r3, r7, #12
 80037d8:	2200      	movs	r2, #0
 80037da:	601a      	str	r2, [r3, #0]
 80037dc:	605a      	str	r2, [r3, #4]
 80037de:	609a      	str	r2, [r3, #8]
 80037e0:	60da      	str	r2, [r3, #12]
 80037e2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM5)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a12      	ldr	r2, [pc, #72]	@ (8003834 <HAL_TIM_MspPostInit+0x68>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d11d      	bne.n	800382a <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM5_MspPostInit 0 */

    /* USER CODE END TIM5_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037ee:	2300      	movs	r3, #0
 80037f0:	60bb      	str	r3, [r7, #8]
 80037f2:	4b11      	ldr	r3, [pc, #68]	@ (8003838 <HAL_TIM_MspPostInit+0x6c>)
 80037f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037f6:	4a10      	ldr	r2, [pc, #64]	@ (8003838 <HAL_TIM_MspPostInit+0x6c>)
 80037f8:	f043 0301 	orr.w	r3, r3, #1
 80037fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80037fe:	4b0e      	ldr	r3, [pc, #56]	@ (8003838 <HAL_TIM_MspPostInit+0x6c>)
 8003800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003802:	f003 0301 	and.w	r3, r3, #1
 8003806:	60bb      	str	r3, [r7, #8]
 8003808:	68bb      	ldr	r3, [r7, #8]
    /**TIM5 GPIO Configuration
    PA2     ------> TIM5_CH3
    PA3     ------> TIM5_CH4
    */
    GPIO_InitStruct.Pin = STATUS_LED_Pin|nLCD_BL_Pin;
 800380a:	230c      	movs	r3, #12
 800380c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800380e:	2302      	movs	r3, #2
 8003810:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003812:	2300      	movs	r3, #0
 8003814:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003816:	2300      	movs	r3, #0
 8003818:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800381a:	2302      	movs	r3, #2
 800381c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800381e:	f107 030c 	add.w	r3, r7, #12
 8003822:	4619      	mov	r1, r3
 8003824:	4805      	ldr	r0, [pc, #20]	@ (800383c <HAL_TIM_MspPostInit+0x70>)
 8003826:	f004 f8fd 	bl	8007a24 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM5_MspPostInit 1 */

    /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 800382a:	bf00      	nop
 800382c:	3720      	adds	r7, #32
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}
 8003832:	bf00      	nop
 8003834:	40000c00 	.word	0x40000c00
 8003838:	40023800 	.word	0x40023800
 800383c:	40020000 	.word	0x40020000

08003840 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b08e      	sub	sp, #56	@ 0x38
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003848:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800384c:	2200      	movs	r2, #0
 800384e:	601a      	str	r2, [r3, #0]
 8003850:	605a      	str	r2, [r3, #4]
 8003852:	609a      	str	r2, [r3, #8]
 8003854:	60da      	str	r2, [r3, #12]
 8003856:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a87      	ldr	r2, [pc, #540]	@ (8003a7c <HAL_UART_MspInit+0x23c>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d135      	bne.n	80038ce <HAL_UART_MspInit+0x8e>
  {
    /* USER CODE BEGIN UART4_MspInit 0 */

    /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8003862:	2300      	movs	r3, #0
 8003864:	623b      	str	r3, [r7, #32]
 8003866:	4b86      	ldr	r3, [pc, #536]	@ (8003a80 <HAL_UART_MspInit+0x240>)
 8003868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800386a:	4a85      	ldr	r2, [pc, #532]	@ (8003a80 <HAL_UART_MspInit+0x240>)
 800386c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003870:	6413      	str	r3, [r2, #64]	@ 0x40
 8003872:	4b83      	ldr	r3, [pc, #524]	@ (8003a80 <HAL_UART_MspInit+0x240>)
 8003874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003876:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800387a:	623b      	str	r3, [r7, #32]
 800387c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800387e:	2300      	movs	r3, #0
 8003880:	61fb      	str	r3, [r7, #28]
 8003882:	4b7f      	ldr	r3, [pc, #508]	@ (8003a80 <HAL_UART_MspInit+0x240>)
 8003884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003886:	4a7e      	ldr	r2, [pc, #504]	@ (8003a80 <HAL_UART_MspInit+0x240>)
 8003888:	f043 0304 	orr.w	r3, r3, #4
 800388c:	6313      	str	r3, [r2, #48]	@ 0x30
 800388e:	4b7c      	ldr	r3, [pc, #496]	@ (8003a80 <HAL_UART_MspInit+0x240>)
 8003890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003892:	f003 0304 	and.w	r3, r3, #4
 8003896:	61fb      	str	r3, [r7, #28]
 8003898:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800389a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800389e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038a0:	2302      	movs	r3, #2
 80038a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038a4:	2300      	movs	r3, #0
 80038a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038a8:	2303      	movs	r3, #3
 80038aa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80038ac:	2308      	movs	r3, #8
 80038ae:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80038b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80038b4:	4619      	mov	r1, r3
 80038b6:	4873      	ldr	r0, [pc, #460]	@ (8003a84 <HAL_UART_MspInit+0x244>)
 80038b8:	f004 f8b4 	bl	8007a24 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80038bc:	2200      	movs	r2, #0
 80038be:	2100      	movs	r1, #0
 80038c0:	2034      	movs	r0, #52	@ 0x34
 80038c2:	f003 f980 	bl	8006bc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80038c6:	2034      	movs	r0, #52	@ 0x34
 80038c8:	f003 f999 	bl	8006bfe <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 80038cc:	e0d2      	b.n	8003a74 <HAL_UART_MspInit+0x234>
  else if(huart->Instance==USART1)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a6d      	ldr	r2, [pc, #436]	@ (8003a88 <HAL_UART_MspInit+0x248>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d135      	bne.n	8003944 <HAL_UART_MspInit+0x104>
    __HAL_RCC_USART1_CLK_ENABLE();
 80038d8:	2300      	movs	r3, #0
 80038da:	61bb      	str	r3, [r7, #24]
 80038dc:	4b68      	ldr	r3, [pc, #416]	@ (8003a80 <HAL_UART_MspInit+0x240>)
 80038de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038e0:	4a67      	ldr	r2, [pc, #412]	@ (8003a80 <HAL_UART_MspInit+0x240>)
 80038e2:	f043 0310 	orr.w	r3, r3, #16
 80038e6:	6453      	str	r3, [r2, #68]	@ 0x44
 80038e8:	4b65      	ldr	r3, [pc, #404]	@ (8003a80 <HAL_UART_MspInit+0x240>)
 80038ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038ec:	f003 0310 	and.w	r3, r3, #16
 80038f0:	61bb      	str	r3, [r7, #24]
 80038f2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038f4:	2300      	movs	r3, #0
 80038f6:	617b      	str	r3, [r7, #20]
 80038f8:	4b61      	ldr	r3, [pc, #388]	@ (8003a80 <HAL_UART_MspInit+0x240>)
 80038fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038fc:	4a60      	ldr	r2, [pc, #384]	@ (8003a80 <HAL_UART_MspInit+0x240>)
 80038fe:	f043 0301 	orr.w	r3, r3, #1
 8003902:	6313      	str	r3, [r2, #48]	@ 0x30
 8003904:	4b5e      	ldr	r3, [pc, #376]	@ (8003a80 <HAL_UART_MspInit+0x240>)
 8003906:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003908:	f003 0301 	and.w	r3, r3, #1
 800390c:	617b      	str	r3, [r7, #20]
 800390e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003910:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8003914:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003916:	2302      	movs	r3, #2
 8003918:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800391a:	2300      	movs	r3, #0
 800391c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800391e:	2303      	movs	r3, #3
 8003920:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003922:	2307      	movs	r3, #7
 8003924:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003926:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800392a:	4619      	mov	r1, r3
 800392c:	4857      	ldr	r0, [pc, #348]	@ (8003a8c <HAL_UART_MspInit+0x24c>)
 800392e:	f004 f879 	bl	8007a24 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003932:	2200      	movs	r2, #0
 8003934:	2100      	movs	r1, #0
 8003936:	2025      	movs	r0, #37	@ 0x25
 8003938:	f003 f945 	bl	8006bc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800393c:	2025      	movs	r0, #37	@ 0x25
 800393e:	f003 f95e 	bl	8006bfe <HAL_NVIC_EnableIRQ>
}
 8003942:	e097      	b.n	8003a74 <HAL_UART_MspInit+0x234>
  else if(huart->Instance==USART3)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a51      	ldr	r2, [pc, #324]	@ (8003a90 <HAL_UART_MspInit+0x250>)
 800394a:	4293      	cmp	r3, r2
 800394c:	f040 8092 	bne.w	8003a74 <HAL_UART_MspInit+0x234>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003950:	2300      	movs	r3, #0
 8003952:	613b      	str	r3, [r7, #16]
 8003954:	4b4a      	ldr	r3, [pc, #296]	@ (8003a80 <HAL_UART_MspInit+0x240>)
 8003956:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003958:	4a49      	ldr	r2, [pc, #292]	@ (8003a80 <HAL_UART_MspInit+0x240>)
 800395a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800395e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003960:	4b47      	ldr	r3, [pc, #284]	@ (8003a80 <HAL_UART_MspInit+0x240>)
 8003962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003964:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003968:	613b      	str	r3, [r7, #16]
 800396a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800396c:	2300      	movs	r3, #0
 800396e:	60fb      	str	r3, [r7, #12]
 8003970:	4b43      	ldr	r3, [pc, #268]	@ (8003a80 <HAL_UART_MspInit+0x240>)
 8003972:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003974:	4a42      	ldr	r2, [pc, #264]	@ (8003a80 <HAL_UART_MspInit+0x240>)
 8003976:	f043 0308 	orr.w	r3, r3, #8
 800397a:	6313      	str	r3, [r2, #48]	@ 0x30
 800397c:	4b40      	ldr	r3, [pc, #256]	@ (8003a80 <HAL_UART_MspInit+0x240>)
 800397e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003980:	f003 0308 	and.w	r3, r3, #8
 8003984:	60fb      	str	r3, [r7, #12]
 8003986:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003988:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800398c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800398e:	2302      	movs	r3, #2
 8003990:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003992:	2300      	movs	r3, #0
 8003994:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003996:	2303      	movs	r3, #3
 8003998:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800399a:	2307      	movs	r3, #7
 800399c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800399e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80039a2:	4619      	mov	r1, r3
 80039a4:	483b      	ldr	r0, [pc, #236]	@ (8003a94 <HAL_UART_MspInit+0x254>)
 80039a6:	f004 f83d 	bl	8007a24 <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Stream3;
 80039aa:	4b3b      	ldr	r3, [pc, #236]	@ (8003a98 <HAL_UART_MspInit+0x258>)
 80039ac:	4a3b      	ldr	r2, [pc, #236]	@ (8003a9c <HAL_UART_MspInit+0x25c>)
 80039ae:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 80039b0:	4b39      	ldr	r3, [pc, #228]	@ (8003a98 <HAL_UART_MspInit+0x258>)
 80039b2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80039b6:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80039b8:	4b37      	ldr	r3, [pc, #220]	@ (8003a98 <HAL_UART_MspInit+0x258>)
 80039ba:	2240      	movs	r2, #64	@ 0x40
 80039bc:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80039be:	4b36      	ldr	r3, [pc, #216]	@ (8003a98 <HAL_UART_MspInit+0x258>)
 80039c0:	2200      	movs	r2, #0
 80039c2:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80039c4:	4b34      	ldr	r3, [pc, #208]	@ (8003a98 <HAL_UART_MspInit+0x258>)
 80039c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80039ca:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80039cc:	4b32      	ldr	r3, [pc, #200]	@ (8003a98 <HAL_UART_MspInit+0x258>)
 80039ce:	2200      	movs	r2, #0
 80039d0:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80039d2:	4b31      	ldr	r3, [pc, #196]	@ (8003a98 <HAL_UART_MspInit+0x258>)
 80039d4:	2200      	movs	r2, #0
 80039d6:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80039d8:	4b2f      	ldr	r3, [pc, #188]	@ (8003a98 <HAL_UART_MspInit+0x258>)
 80039da:	2200      	movs	r2, #0
 80039dc:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80039de:	4b2e      	ldr	r3, [pc, #184]	@ (8003a98 <HAL_UART_MspInit+0x258>)
 80039e0:	2200      	movs	r2, #0
 80039e2:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80039e4:	4b2c      	ldr	r3, [pc, #176]	@ (8003a98 <HAL_UART_MspInit+0x258>)
 80039e6:	2200      	movs	r2, #0
 80039e8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80039ea:	482b      	ldr	r0, [pc, #172]	@ (8003a98 <HAL_UART_MspInit+0x258>)
 80039ec:	f003 f99c 	bl	8006d28 <HAL_DMA_Init>
 80039f0:	4603      	mov	r3, r0
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d001      	beq.n	80039fa <HAL_UART_MspInit+0x1ba>
      Error_Handler();
 80039f6:	f7fe fd23 	bl	8002440 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	4a26      	ldr	r2, [pc, #152]	@ (8003a98 <HAL_UART_MspInit+0x258>)
 80039fe:	639a      	str	r2, [r3, #56]	@ 0x38
 8003a00:	4a25      	ldr	r2, [pc, #148]	@ (8003a98 <HAL_UART_MspInit+0x258>)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8003a06:	4b26      	ldr	r3, [pc, #152]	@ (8003aa0 <HAL_UART_MspInit+0x260>)
 8003a08:	4a26      	ldr	r2, [pc, #152]	@ (8003aa4 <HAL_UART_MspInit+0x264>)
 8003a0a:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8003a0c:	4b24      	ldr	r3, [pc, #144]	@ (8003aa0 <HAL_UART_MspInit+0x260>)
 8003a0e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003a12:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003a14:	4b22      	ldr	r3, [pc, #136]	@ (8003aa0 <HAL_UART_MspInit+0x260>)
 8003a16:	2200      	movs	r2, #0
 8003a18:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003a1a:	4b21      	ldr	r3, [pc, #132]	@ (8003aa0 <HAL_UART_MspInit+0x260>)
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003a20:	4b1f      	ldr	r3, [pc, #124]	@ (8003aa0 <HAL_UART_MspInit+0x260>)
 8003a22:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003a26:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003a28:	4b1d      	ldr	r3, [pc, #116]	@ (8003aa0 <HAL_UART_MspInit+0x260>)
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003a2e:	4b1c      	ldr	r3, [pc, #112]	@ (8003aa0 <HAL_UART_MspInit+0x260>)
 8003a30:	2200      	movs	r2, #0
 8003a32:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8003a34:	4b1a      	ldr	r3, [pc, #104]	@ (8003aa0 <HAL_UART_MspInit+0x260>)
 8003a36:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003a3a:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003a3c:	4b18      	ldr	r3, [pc, #96]	@ (8003aa0 <HAL_UART_MspInit+0x260>)
 8003a3e:	2200      	movs	r2, #0
 8003a40:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003a42:	4b17      	ldr	r3, [pc, #92]	@ (8003aa0 <HAL_UART_MspInit+0x260>)
 8003a44:	2200      	movs	r2, #0
 8003a46:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8003a48:	4815      	ldr	r0, [pc, #84]	@ (8003aa0 <HAL_UART_MspInit+0x260>)
 8003a4a:	f003 f96d 	bl	8006d28 <HAL_DMA_Init>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d001      	beq.n	8003a58 <HAL_UART_MspInit+0x218>
      Error_Handler();
 8003a54:	f7fe fcf4 	bl	8002440 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	4a11      	ldr	r2, [pc, #68]	@ (8003aa0 <HAL_UART_MspInit+0x260>)
 8003a5c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003a5e:	4a10      	ldr	r2, [pc, #64]	@ (8003aa0 <HAL_UART_MspInit+0x260>)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003a64:	2200      	movs	r2, #0
 8003a66:	2100      	movs	r1, #0
 8003a68:	2027      	movs	r0, #39	@ 0x27
 8003a6a:	f003 f8ac 	bl	8006bc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003a6e:	2027      	movs	r0, #39	@ 0x27
 8003a70:	f003 f8c5 	bl	8006bfe <HAL_NVIC_EnableIRQ>
}
 8003a74:	bf00      	nop
 8003a76:	3738      	adds	r7, #56	@ 0x38
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}
 8003a7c:	40004c00 	.word	0x40004c00
 8003a80:	40023800 	.word	0x40023800
 8003a84:	40020800 	.word	0x40020800
 8003a88:	40011000 	.word	0x40011000
 8003a8c:	40020000 	.word	0x40020000
 8003a90:	40004800 	.word	0x40004800
 8003a94:	40020c00 	.word	0x40020c00
 8003a98:	20001d1c 	.word	0x20001d1c
 8003a9c:	40026058 	.word	0x40026058
 8003aa0:	20001d7c 	.word	0x20001d7c
 8003aa4:	40026028 	.word	0x40026028

08003aa8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003aac:	bf00      	nop
 8003aae:	e7fd      	b.n	8003aac <NMI_Handler+0x4>

08003ab0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003ab4:	bf00      	nop
 8003ab6:	e7fd      	b.n	8003ab4 <HardFault_Handler+0x4>

08003ab8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003abc:	bf00      	nop
 8003abe:	e7fd      	b.n	8003abc <MemManage_Handler+0x4>

08003ac0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003ac4:	bf00      	nop
 8003ac6:	e7fd      	b.n	8003ac4 <BusFault_Handler+0x4>

08003ac8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003acc:	bf00      	nop
 8003ace:	e7fd      	b.n	8003acc <UsageFault_Handler+0x4>

08003ad0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003ad4:	bf00      	nop
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003adc:	4770      	bx	lr

08003ade <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003ade:	b480      	push	{r7}
 8003ae0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003ae2:	bf00      	nop
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aea:	4770      	bx	lr

08003aec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003aec:	b480      	push	{r7}
 8003aee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003af0:	bf00      	nop
 8003af2:	46bd      	mov	sp, r7
 8003af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af8:	4770      	bx	lr

08003afa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003afa:	b580      	push	{r7, lr}
 8003afc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003afe:	f002 fcc5 	bl	800648c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003b02:	bf00      	nop
 8003b04:	bd80      	pop	{r7, pc}
	...

08003b08 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8003b0c:	4802      	ldr	r0, [pc, #8]	@ (8003b18 <DMA1_Stream1_IRQHandler+0x10>)
 8003b0e:	f003 fa4b 	bl	8006fa8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8003b12:	bf00      	nop
 8003b14:	bd80      	pop	{r7, pc}
 8003b16:	bf00      	nop
 8003b18:	20001d7c 	.word	0x20001d7c

08003b1c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8003b20:	4802      	ldr	r0, [pc, #8]	@ (8003b2c <DMA1_Stream3_IRQHandler+0x10>)
 8003b22:	f003 fa41 	bl	8006fa8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8003b26:	bf00      	nop
 8003b28:	bd80      	pop	{r7, pc}
 8003b2a:	bf00      	nop
 8003b2c:	20001d1c 	.word	0x20001d1c

08003b30 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003b34:	4802      	ldr	r0, [pc, #8]	@ (8003b40 <USART1_IRQHandler+0x10>)
 8003b36:	f007 ff1d 	bl	800b974 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003b3a:	bf00      	nop
 8003b3c:	bd80      	pop	{r7, pc}
 8003b3e:	bf00      	nop
 8003b40:	20001c8c 	.word	0x20001c8c

08003b44 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003b48:	4802      	ldr	r0, [pc, #8]	@ (8003b54 <USART3_IRQHandler+0x10>)
 8003b4a:	f007 ff13 	bl	800b974 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003b4e:	bf00      	nop
 8003b50:	bd80      	pop	{r7, pc}
 8003b52:	bf00      	nop
 8003b54:	20001cd4 	.word	0x20001cd4

08003b58 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8003b5c:	4802      	ldr	r0, [pc, #8]	@ (8003b68 <UART4_IRQHandler+0x10>)
 8003b5e:	f007 ff09 	bl	800b974 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8003b62:	bf00      	nop
 8003b64:	bd80      	pop	{r7, pc}
 8003b66:	bf00      	nop
 8003b68:	20001c44 	.word	0x20001c44

08003b6c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003b70:	4802      	ldr	r0, [pc, #8]	@ (8003b7c <OTG_FS_IRQHandler+0x10>)
 8003b72:	f004 fa78 	bl	8008066 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8003b76:	bf00      	nop
 8003b78:	bd80      	pop	{r7, pc}
 8003b7a:	bf00      	nop
 8003b7c:	200056b8 	.word	0x200056b8

08003b80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b086      	sub	sp, #24
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003b88:	4a14      	ldr	r2, [pc, #80]	@ (8003bdc <_sbrk+0x5c>)
 8003b8a:	4b15      	ldr	r3, [pc, #84]	@ (8003be0 <_sbrk+0x60>)
 8003b8c:	1ad3      	subs	r3, r2, r3
 8003b8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003b94:	4b13      	ldr	r3, [pc, #76]	@ (8003be4 <_sbrk+0x64>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d102      	bne.n	8003ba2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003b9c:	4b11      	ldr	r3, [pc, #68]	@ (8003be4 <_sbrk+0x64>)
 8003b9e:	4a12      	ldr	r2, [pc, #72]	@ (8003be8 <_sbrk+0x68>)
 8003ba0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003ba2:	4b10      	ldr	r3, [pc, #64]	@ (8003be4 <_sbrk+0x64>)
 8003ba4:	681a      	ldr	r2, [r3, #0]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	4413      	add	r3, r2
 8003baa:	693a      	ldr	r2, [r7, #16]
 8003bac:	429a      	cmp	r2, r3
 8003bae:	d207      	bcs.n	8003bc0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003bb0:	f00c ffa4 	bl	8010afc <__errno>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	220c      	movs	r2, #12
 8003bb8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003bba:	f04f 33ff 	mov.w	r3, #4294967295
 8003bbe:	e009      	b.n	8003bd4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003bc0:	4b08      	ldr	r3, [pc, #32]	@ (8003be4 <_sbrk+0x64>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003bc6:	4b07      	ldr	r3, [pc, #28]	@ (8003be4 <_sbrk+0x64>)
 8003bc8:	681a      	ldr	r2, [r3, #0]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	4413      	add	r3, r2
 8003bce:	4a05      	ldr	r2, [pc, #20]	@ (8003be4 <_sbrk+0x64>)
 8003bd0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	3718      	adds	r7, #24
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bd80      	pop	{r7, pc}
 8003bdc:	20030000 	.word	0x20030000
 8003be0:	00000400 	.word	0x00000400
 8003be4:	20002618 	.word	0x20002618
 8003be8:	20005f08 	.word	0x20005f08

08003bec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003bec:	b480      	push	{r7}
 8003bee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003bf0:	4b06      	ldr	r3, [pc, #24]	@ (8003c0c <SystemInit+0x20>)
 8003bf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bf6:	4a05      	ldr	r2, [pc, #20]	@ (8003c0c <SystemInit+0x20>)
 8003bf8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003bfc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003c00:	bf00      	nop
 8003c02:	46bd      	mov	sp, r7
 8003c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c08:	4770      	bx	lr
 8003c0a:	bf00      	nop
 8003c0c:	e000ed00 	.word	0xe000ed00

08003c10 <crc32_update>:
/* ---------- Direct pointer to flash ---------- */
#define FLASH_CONFIG ((const user_config_flash_t *)CONFIG_FLASH_ADDR)

/* ---------- CRC32 (software, no lookup table) ---------- */
static uint32_t crc32_update(uint32_t crc, uint8_t byte)
{
 8003c10:	b480      	push	{r7}
 8003c12:	b085      	sub	sp, #20
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
 8003c18:	460b      	mov	r3, r1
 8003c1a:	70fb      	strb	r3, [r7, #3]
    crc ^= byte;
 8003c1c:	78fb      	ldrb	r3, [r7, #3]
 8003c1e:	687a      	ldr	r2, [r7, #4]
 8003c20:	4053      	eors	r3, r2
 8003c22:	607b      	str	r3, [r7, #4]
    for (int i = 0; i < 8; i++) {
 8003c24:	2300      	movs	r3, #0
 8003c26:	60fb      	str	r3, [r7, #12]
 8003c28:	e010      	b.n	8003c4c <crc32_update+0x3c>
        if (crc & 1)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	f003 0301 	and.w	r3, r3, #1
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d005      	beq.n	8003c40 <crc32_update+0x30>
            crc = (crc >> 1) ^ 0xEDB88320;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	085a      	lsrs	r2, r3, #1
 8003c38:	4b09      	ldr	r3, [pc, #36]	@ (8003c60 <crc32_update+0x50>)
 8003c3a:	4053      	eors	r3, r2
 8003c3c:	607b      	str	r3, [r7, #4]
 8003c3e:	e002      	b.n	8003c46 <crc32_update+0x36>
        else
            crc >>= 1;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	085b      	lsrs	r3, r3, #1
 8003c44:	607b      	str	r3, [r7, #4]
    for (int i = 0; i < 8; i++) {
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	3301      	adds	r3, #1
 8003c4a:	60fb      	str	r3, [r7, #12]
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2b07      	cmp	r3, #7
 8003c50:	ddeb      	ble.n	8003c2a <crc32_update+0x1a>
    }
    return crc;
 8003c52:	687b      	ldr	r3, [r7, #4]
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	3714      	adds	r7, #20
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5e:	4770      	bx	lr
 8003c60:	edb88320 	.word	0xedb88320

08003c64 <crc32_calc>:

static uint32_t crc32_calc(const uint8_t *data, uint32_t len)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b084      	sub	sp, #16
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
 8003c6c:	6039      	str	r1, [r7, #0]
    uint32_t crc = 0xFFFFFFFF;
 8003c6e:	f04f 33ff 	mov.w	r3, #4294967295
 8003c72:	60fb      	str	r3, [r7, #12]
    for (uint32_t i = 0; i < len; i++)
 8003c74:	2300      	movs	r3, #0
 8003c76:	60bb      	str	r3, [r7, #8]
 8003c78:	e00b      	b.n	8003c92 <crc32_calc+0x2e>
        crc = crc32_update(crc, data[i]);
 8003c7a:	687a      	ldr	r2, [r7, #4]
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	4413      	add	r3, r2
 8003c80:	781b      	ldrb	r3, [r3, #0]
 8003c82:	4619      	mov	r1, r3
 8003c84:	68f8      	ldr	r0, [r7, #12]
 8003c86:	f7ff ffc3 	bl	8003c10 <crc32_update>
 8003c8a:	60f8      	str	r0, [r7, #12]
    for (uint32_t i = 0; i < len; i++)
 8003c8c:	68bb      	ldr	r3, [r7, #8]
 8003c8e:	3301      	adds	r3, #1
 8003c90:	60bb      	str	r3, [r7, #8]
 8003c92:	68ba      	ldr	r2, [r7, #8]
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	429a      	cmp	r2, r3
 8003c98:	d3ef      	bcc.n	8003c7a <crc32_calc+0x16>
    return crc ^ 0xFFFFFFFF;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	43db      	mvns	r3, r3
}
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	3710      	adds	r7, #16
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bd80      	pop	{r7, pc}
	...

08003ca8 <config_set_defaults>:

/* ---------- Defaults ---------- */
void config_set_defaults(board_type_t board)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b086      	sub	sp, #24
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	4603      	mov	r3, r0
 8003cb0:	71fb      	strb	r3, [r7, #7]
    memset(&working_config, 0, sizeof(working_config));
 8003cb2:	f44f 62c1 	mov.w	r2, #1544	@ 0x608
 8003cb6:	2100      	movs	r1, #0
 8003cb8:	488a      	ldr	r0, [pc, #552]	@ (8003ee4 <config_set_defaults+0x23c>)
 8003cba:	f00c fecf 	bl	8010a5c <memset>

    /* Device identity */
    if (board == BOARD_TYPE_BABY)
 8003cbe:	79fb      	ldrb	r3, [r7, #7]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d105      	bne.n	8003cd0 <config_set_defaults+0x28>
        strncpy(working_config.device_name, "BNS-Baby", sizeof(working_config.device_name) - 1);
 8003cc4:	221f      	movs	r2, #31
 8003cc6:	4988      	ldr	r1, [pc, #544]	@ (8003ee8 <config_set_defaults+0x240>)
 8003cc8:	4886      	ldr	r0, [pc, #536]	@ (8003ee4 <config_set_defaults+0x23c>)
 8003cca:	f00c feee 	bl	8010aaa <strncpy>
 8003cce:	e004      	b.n	8003cda <config_set_defaults+0x32>
    else
        strncpy(working_config.device_name, "BNS-Mama", sizeof(working_config.device_name) - 1);
 8003cd0:	221f      	movs	r2, #31
 8003cd2:	4986      	ldr	r1, [pc, #536]	@ (8003eec <config_set_defaults+0x244>)
 8003cd4:	4883      	ldr	r0, [pc, #524]	@ (8003ee4 <config_set_defaults+0x23c>)
 8003cd6:	f00c fee8 	bl	8010aaa <strncpy>

    working_config.lcd_enabled = (board == BOARD_TYPE_MAMA);
 8003cda:	79fb      	ldrb	r3, [r7, #7]
 8003cdc:	2b02      	cmp	r3, #2
 8003cde:	bf0c      	ite	eq
 8003ce0:	2301      	moveq	r3, #1
 8003ce2:	2300      	movne	r3, #0
 8003ce4:	b2da      	uxtb	r2, r3
 8003ce6:	4b7f      	ldr	r3, [pc, #508]	@ (8003ee4 <config_set_defaults+0x23c>)
 8003ce8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Network defaults */
    working_config.ip_mode = 0; /* Static */
 8003cec:	4b7d      	ldr	r3, [pc, #500]	@ (8003ee4 <config_set_defaults+0x23c>)
 8003cee:	2200      	movs	r2, #0
 8003cf0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    working_config.static_ip[0] = 192; working_config.static_ip[1] = 168;
 8003cf4:	4b7b      	ldr	r3, [pc, #492]	@ (8003ee4 <config_set_defaults+0x23c>)
 8003cf6:	22c0      	movs	r2, #192	@ 0xc0
 8003cf8:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 8003cfc:	4b79      	ldr	r3, [pc, #484]	@ (8003ee4 <config_set_defaults+0x23c>)
 8003cfe:	22a8      	movs	r2, #168	@ 0xa8
 8003d00:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    working_config.static_ip[2] = 1;   working_config.static_ip[3] = 100;
 8003d04:	4b77      	ldr	r3, [pc, #476]	@ (8003ee4 <config_set_defaults+0x23c>)
 8003d06:	2201      	movs	r2, #1
 8003d08:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003d0c:	4b75      	ldr	r3, [pc, #468]	@ (8003ee4 <config_set_defaults+0x23c>)
 8003d0e:	2264      	movs	r2, #100	@ 0x64
 8003d10:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    working_config.subnet[0] = 255; working_config.subnet[1] = 255;
 8003d14:	4b73      	ldr	r3, [pc, #460]	@ (8003ee4 <config_set_defaults+0x23c>)
 8003d16:	22ff      	movs	r2, #255	@ 0xff
 8003d18:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
 8003d1c:	4b71      	ldr	r3, [pc, #452]	@ (8003ee4 <config_set_defaults+0x23c>)
 8003d1e:	22ff      	movs	r2, #255	@ 0xff
 8003d20:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
    working_config.subnet[2] = 255; working_config.subnet[3] = 0;
 8003d24:	4b6f      	ldr	r3, [pc, #444]	@ (8003ee4 <config_set_defaults+0x23c>)
 8003d26:	22ff      	movs	r2, #255	@ 0xff
 8003d28:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 8003d2c:	4b6d      	ldr	r3, [pc, #436]	@ (8003ee4 <config_set_defaults+0x23c>)
 8003d2e:	2200      	movs	r2, #0
 8003d30:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
    working_config.gateway[0] = 192; working_config.gateway[1] = 168;
 8003d34:	4b6b      	ldr	r3, [pc, #428]	@ (8003ee4 <config_set_defaults+0x23c>)
 8003d36:	22c0      	movs	r2, #192	@ 0xc0
 8003d38:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
 8003d3c:	4b69      	ldr	r3, [pc, #420]	@ (8003ee4 <config_set_defaults+0x23c>)
 8003d3e:	22a8      	movs	r2, #168	@ 0xa8
 8003d40:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
    working_config.gateway[2] = 1;   working_config.gateway[3] = 1;
 8003d44:	4b67      	ldr	r3, [pc, #412]	@ (8003ee4 <config_set_defaults+0x23c>)
 8003d46:	2201      	movs	r2, #1
 8003d48:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 8003d4c:	4b65      	ldr	r3, [pc, #404]	@ (8003ee4 <config_set_defaults+0x23c>)
 8003d4e:	2201      	movs	r2, #1
 8003d50:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    working_config.dns[0] = 8; working_config.dns[1] = 8;
 8003d54:	4b63      	ldr	r3, [pc, #396]	@ (8003ee4 <config_set_defaults+0x23c>)
 8003d56:	2208      	movs	r2, #8
 8003d58:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
 8003d5c:	4b61      	ldr	r3, [pc, #388]	@ (8003ee4 <config_set_defaults+0x23c>)
 8003d5e:	2208      	movs	r2, #8
 8003d60:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
    working_config.dns[2] = 8; working_config.dns[3] = 8;
 8003d64:	4b5f      	ldr	r3, [pc, #380]	@ (8003ee4 <config_set_defaults+0x23c>)
 8003d66:	2208      	movs	r2, #8
 8003d68:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
 8003d6c:	4b5d      	ldr	r3, [pc, #372]	@ (8003ee4 <config_set_defaults+0x23c>)
 8003d6e:	2208      	movs	r2, #8
 8003d70:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

    /* MQTT defaults */
    working_config.mqtt_enabled = false;
 8003d74:	4b5b      	ldr	r3, [pc, #364]	@ (8003ee4 <config_set_defaults+0x23c>)
 8003d76:	2200      	movs	r2, #0
 8003d78:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    working_config.mqtt_broker_port = 1883;
 8003d7c:	4b59      	ldr	r3, [pc, #356]	@ (8003ee4 <config_set_defaults+0x23c>)
 8003d7e:	2200      	movs	r2, #0
 8003d80:	f042 025b 	orr.w	r2, r2, #91	@ 0x5b
 8003d84:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73
 8003d88:	2200      	movs	r2, #0
 8003d8a:	f042 0207 	orr.w	r2, r2, #7
 8003d8e:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
    strncpy(working_config.mqtt_root_topic, "/bns/dev", sizeof(working_config.mqtt_root_topic) - 1);
 8003d92:	223f      	movs	r2, #63	@ 0x3f
 8003d94:	4956      	ldr	r1, [pc, #344]	@ (8003ef0 <config_set_defaults+0x248>)
 8003d96:	4857      	ldr	r0, [pc, #348]	@ (8003ef4 <config_set_defaults+0x24c>)
 8003d98:	f00c fe87 	bl	8010aaa <strncpy>
    working_config.mqtt_append_node_id = true;
 8003d9c:	4b51      	ldr	r3, [pc, #324]	@ (8003ee4 <config_set_defaults+0x23c>)
 8003d9e:	2201      	movs	r2, #1
 8003da0:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
    strncpy(working_config.mqtt_client_id_prefix, "bns_", sizeof(working_config.mqtt_client_id_prefix) - 1);
 8003da4:	220f      	movs	r2, #15
 8003da6:	4954      	ldr	r1, [pc, #336]	@ (8003ef8 <config_set_defaults+0x250>)
 8003da8:	4854      	ldr	r0, [pc, #336]	@ (8003efc <config_set_defaults+0x254>)
 8003daa:	f00c fe7e 	bl	8010aaa <strncpy>
    working_config.mqtt_keepalive_sec = 60;
 8003dae:	4b4d      	ldr	r3, [pc, #308]	@ (8003ee4 <config_set_defaults+0x23c>)
 8003db0:	223c      	movs	r2, #60	@ 0x3c
 8003db2:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
    working_config.mqtt_reconnect_ms = 5000;
 8003db6:	4b4b      	ldr	r3, [pc, #300]	@ (8003ee4 <config_set_defaults+0x23c>)
 8003db8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003dbc:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
    working_config.mqtt_analog_interval_s = 60;
 8003dc0:	4b48      	ldr	r3, [pc, #288]	@ (8003ee4 <config_set_defaults+0x23c>)
 8003dc2:	223c      	movs	r2, #60	@ 0x3c
 8003dc4:	f8a3 210c 	strh.w	r2, [r3, #268]	@ 0x10c

    /* Per-I/O defaults  generate names based on board I/O counts */
    uint8_t din_count  = (board == BOARD_TYPE_BABY) ? DIO_INPUT_COUNT_BABY  : DIO_INPUT_COUNT_MAMA;
 8003dc8:	79fb      	ldrb	r3, [r7, #7]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d101      	bne.n	8003dd2 <config_set_defaults+0x12a>
 8003dce:	2304      	movs	r3, #4
 8003dd0:	e000      	b.n	8003dd4 <config_set_defaults+0x12c>
 8003dd2:	230c      	movs	r3, #12
 8003dd4:	75bb      	strb	r3, [r7, #22]
    uint8_t dout_count = (board == BOARD_TYPE_BABY) ? DIO_OUTPUT_COUNT_BABY : DIO_OUTPUT_COUNT_MAMA;
 8003dd6:	79fb      	ldrb	r3, [r7, #7]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d101      	bne.n	8003de0 <config_set_defaults+0x138>
 8003ddc:	2302      	movs	r3, #2
 8003dde:	e000      	b.n	8003de2 <config_set_defaults+0x13a>
 8003de0:	2308      	movs	r3, #8
 8003de2:	757b      	strb	r3, [r7, #21]
    uint8_t ain_count  = (board == BOARD_TYPE_BABY) ? AIO_INPUT_COUNT_BABY  : AIO_INPUT_COUNT_MAMA;
 8003de4:	79fb      	ldrb	r3, [r7, #7]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d101      	bne.n	8003dee <config_set_defaults+0x146>
 8003dea:	2300      	movs	r3, #0
 8003dec:	e000      	b.n	8003df0 <config_set_defaults+0x148>
 8003dee:	2304      	movs	r3, #4
 8003df0:	753b      	strb	r3, [r7, #20]
    uint8_t aout_count = (board == BOARD_TYPE_BABY) ? AIO_OUTPUT_COUNT_BABY : AIO_OUTPUT_COUNT_MAMA;
 8003df2:	79fb      	ldrb	r3, [r7, #7]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d101      	bne.n	8003dfc <config_set_defaults+0x154>
 8003df8:	2300      	movs	r3, #0
 8003dfa:	e000      	b.n	8003dfe <config_set_defaults+0x156>
 8003dfc:	2302      	movs	r3, #2
 8003dfe:	74fb      	strb	r3, [r7, #19]

    for (uint8_t i = 0; i < CONFIG_IO_MAX; i++) {
 8003e00:	2300      	movs	r3, #0
 8003e02:	75fb      	strb	r3, [r7, #23]
 8003e04:	e066      	b.n	8003ed4 <config_set_defaults+0x22c>
        io_config_entry_t *io = &working_config.io[i];
 8003e06:	7dfa      	ldrb	r2, [r7, #23]
 8003e08:	4613      	mov	r3, r2
 8003e0a:	00db      	lsls	r3, r3, #3
 8003e0c:	1a9b      	subs	r3, r3, r2
 8003e0e:	00da      	lsls	r2, r3, #3
 8003e10:	1ad2      	subs	r2, r2, r3
 8003e12:	f502 7384 	add.w	r3, r2, #264	@ 0x108
 8003e16:	4a33      	ldr	r2, [pc, #204]	@ (8003ee4 <config_set_defaults+0x23c>)
 8003e18:	4413      	add	r3, r2
 8003e1a:	3306      	adds	r3, #6
 8003e1c:	60fb      	str	r3, [r7, #12]
        strncpy(io->mqtt_on_value,  "1", sizeof(io->mqtt_on_value) - 1);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	3310      	adds	r3, #16
 8003e22:	220f      	movs	r2, #15
 8003e24:	4936      	ldr	r1, [pc, #216]	@ (8003f00 <config_set_defaults+0x258>)
 8003e26:	4618      	mov	r0, r3
 8003e28:	f00c fe3f 	bl	8010aaa <strncpy>
        strncpy(io->mqtt_off_value, "0", sizeof(io->mqtt_off_value) - 1);
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	3320      	adds	r3, #32
 8003e30:	220f      	movs	r2, #15
 8003e32:	4934      	ldr	r1, [pc, #208]	@ (8003f04 <config_set_defaults+0x25c>)
 8003e34:	4618      	mov	r0, r3
 8003e36:	f00c fe38 	bl	8010aaa <strncpy>
        io->mqtt_value_is_string = false;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

        /* Generate default names for active I/O points */
        if (i < CONFIG_IO_IDX_DOUT && i < din_count)
 8003e42:	7dfb      	ldrb	r3, [r7, #23]
 8003e44:	2b0b      	cmp	r3, #11
 8003e46:	d80a      	bhi.n	8003e5e <config_set_defaults+0x1b6>
 8003e48:	7dfa      	ldrb	r2, [r7, #23]
 8003e4a:	7dbb      	ldrb	r3, [r7, #22]
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	d206      	bcs.n	8003e5e <config_set_defaults+0x1b6>
            snprintf(io->name, sizeof(io->name), "din%d", i);
 8003e50:	68f8      	ldr	r0, [r7, #12]
 8003e52:	7dfb      	ldrb	r3, [r7, #23]
 8003e54:	4a2c      	ldr	r2, [pc, #176]	@ (8003f08 <config_set_defaults+0x260>)
 8003e56:	2110      	movs	r1, #16
 8003e58:	f00c fd8c 	bl	8010974 <sniprintf>
 8003e5c:	e037      	b.n	8003ece <config_set_defaults+0x226>
        else if (i >= CONFIG_IO_IDX_DOUT && i < CONFIG_IO_IDX_AIN &&
 8003e5e:	7dfb      	ldrb	r3, [r7, #23]
 8003e60:	2b0b      	cmp	r3, #11
 8003e62:	d910      	bls.n	8003e86 <config_set_defaults+0x1de>
 8003e64:	7dfb      	ldrb	r3, [r7, #23]
 8003e66:	2b13      	cmp	r3, #19
 8003e68:	d80d      	bhi.n	8003e86 <config_set_defaults+0x1de>
                 (i - CONFIG_IO_IDX_DOUT) < dout_count)
 8003e6a:	7dfb      	ldrb	r3, [r7, #23]
 8003e6c:	f1a3 020b 	sub.w	r2, r3, #11
 8003e70:	7d7b      	ldrb	r3, [r7, #21]
        else if (i >= CONFIG_IO_IDX_DOUT && i < CONFIG_IO_IDX_AIN &&
 8003e72:	429a      	cmp	r2, r3
 8003e74:	dc07      	bgt.n	8003e86 <config_set_defaults+0x1de>
            snprintf(io->name, sizeof(io->name), "dout%d", i - CONFIG_IO_IDX_DOUT);
 8003e76:	68f8      	ldr	r0, [r7, #12]
 8003e78:	7dfb      	ldrb	r3, [r7, #23]
 8003e7a:	3b0c      	subs	r3, #12
 8003e7c:	4a23      	ldr	r2, [pc, #140]	@ (8003f0c <config_set_defaults+0x264>)
 8003e7e:	2110      	movs	r1, #16
 8003e80:	f00c fd78 	bl	8010974 <sniprintf>
 8003e84:	e023      	b.n	8003ece <config_set_defaults+0x226>
        else if (i >= CONFIG_IO_IDX_AIN && i < CONFIG_IO_IDX_AOUT &&
 8003e86:	7dfb      	ldrb	r3, [r7, #23]
 8003e88:	2b13      	cmp	r3, #19
 8003e8a:	d910      	bls.n	8003eae <config_set_defaults+0x206>
 8003e8c:	7dfb      	ldrb	r3, [r7, #23]
 8003e8e:	2b17      	cmp	r3, #23
 8003e90:	d80d      	bhi.n	8003eae <config_set_defaults+0x206>
                 (i - CONFIG_IO_IDX_AIN) < ain_count)
 8003e92:	7dfb      	ldrb	r3, [r7, #23]
 8003e94:	f1a3 0213 	sub.w	r2, r3, #19
 8003e98:	7d3b      	ldrb	r3, [r7, #20]
        else if (i >= CONFIG_IO_IDX_AIN && i < CONFIG_IO_IDX_AOUT &&
 8003e9a:	429a      	cmp	r2, r3
 8003e9c:	dc07      	bgt.n	8003eae <config_set_defaults+0x206>
            snprintf(io->name, sizeof(io->name), "ain%d", i - CONFIG_IO_IDX_AIN);
 8003e9e:	68f8      	ldr	r0, [r7, #12]
 8003ea0:	7dfb      	ldrb	r3, [r7, #23]
 8003ea2:	3b14      	subs	r3, #20
 8003ea4:	4a1a      	ldr	r2, [pc, #104]	@ (8003f10 <config_set_defaults+0x268>)
 8003ea6:	2110      	movs	r1, #16
 8003ea8:	f00c fd64 	bl	8010974 <sniprintf>
 8003eac:	e00f      	b.n	8003ece <config_set_defaults+0x226>
        else if (i >= CONFIG_IO_IDX_AOUT &&
 8003eae:	7dfb      	ldrb	r3, [r7, #23]
 8003eb0:	2b17      	cmp	r3, #23
 8003eb2:	d90c      	bls.n	8003ece <config_set_defaults+0x226>
                 (i - CONFIG_IO_IDX_AOUT) < aout_count)
 8003eb4:	7dfb      	ldrb	r3, [r7, #23]
 8003eb6:	f1a3 0217 	sub.w	r2, r3, #23
 8003eba:	7cfb      	ldrb	r3, [r7, #19]
        else if (i >= CONFIG_IO_IDX_AOUT &&
 8003ebc:	429a      	cmp	r2, r3
 8003ebe:	dc06      	bgt.n	8003ece <config_set_defaults+0x226>
            snprintf(io->name, sizeof(io->name), "aout%d", i - CONFIG_IO_IDX_AOUT);
 8003ec0:	68f8      	ldr	r0, [r7, #12]
 8003ec2:	7dfb      	ldrb	r3, [r7, #23]
 8003ec4:	3b18      	subs	r3, #24
 8003ec6:	4a13      	ldr	r2, [pc, #76]	@ (8003f14 <config_set_defaults+0x26c>)
 8003ec8:	2110      	movs	r1, #16
 8003eca:	f00c fd53 	bl	8010974 <sniprintf>
    for (uint8_t i = 0; i < CONFIG_IO_MAX; i++) {
 8003ece:	7dfb      	ldrb	r3, [r7, #23]
 8003ed0:	3301      	adds	r3, #1
 8003ed2:	75fb      	strb	r3, [r7, #23]
 8003ed4:	7dfb      	ldrb	r3, [r7, #23]
 8003ed6:	2b19      	cmp	r3, #25
 8003ed8:	d995      	bls.n	8003e06 <config_set_defaults+0x15e>
        /* else: unused slot, name stays empty */
    }
}
 8003eda:	bf00      	nop
 8003edc:	bf00      	nop
 8003ede:	3718      	adds	r7, #24
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bd80      	pop	{r7, pc}
 8003ee4:	2000261c 	.word	0x2000261c
 8003ee8:	08011c7c 	.word	0x08011c7c
 8003eec:	08011c88 	.word	0x08011c88
 8003ef0:	08011c94 	.word	0x08011c94
 8003ef4:	200026d1 	.word	0x200026d1
 8003ef8:	08011ca0 	.word	0x08011ca0
 8003efc:	20002712 	.word	0x20002712
 8003f00:	08011ca8 	.word	0x08011ca8
 8003f04:	08011cac 	.word	0x08011cac
 8003f08:	08011cb0 	.word	0x08011cb0
 8003f0c:	08011cb8 	.word	0x08011cb8
 8003f10:	08011cc0 	.word	0x08011cc0
 8003f14:	08011cc8 	.word	0x08011cc8

08003f18 <config_init>:

/* ---------- Init ---------- */
void config_init(board_type_t board)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b084      	sub	sp, #16
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	4603      	mov	r3, r0
 8003f20:	71fb      	strb	r3, [r7, #7]
    config_board = board;
 8003f22:	4a18      	ldr	r2, [pc, #96]	@ (8003f84 <config_init+0x6c>)
 8003f24:	79fb      	ldrb	r3, [r7, #7]
 8003f26:	7013      	strb	r3, [r2, #0]

    /* Try to load from flash */
    if (FLASH_CONFIG->magic == CONFIG_MAGIC &&
 8003f28:	4b17      	ldr	r3, [pc, #92]	@ (8003f88 <config_init+0x70>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a17      	ldr	r2, [pc, #92]	@ (8003f8c <config_init+0x74>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d11d      	bne.n	8003f6e <config_init+0x56>
        FLASH_CONFIG->version <= CONFIG_VERSION)
 8003f32:	4b15      	ldr	r3, [pc, #84]	@ (8003f88 <config_init+0x70>)
 8003f34:	889b      	ldrh	r3, [r3, #4]
 8003f36:	b29b      	uxth	r3, r3
    if (FLASH_CONFIG->magic == CONFIG_MAGIC &&
 8003f38:	2b01      	cmp	r3, #1
 8003f3a:	d818      	bhi.n	8003f6e <config_init+0x56>
    {
        uint32_t crc = crc32_calc((const uint8_t *)&FLASH_CONFIG->data,
 8003f3c:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 8003f40:	4813      	ldr	r0, [pc, #76]	@ (8003f90 <config_init+0x78>)
 8003f42:	f7ff fe8f 	bl	8003c64 <crc32_calc>
 8003f46:	60f8      	str	r0, [r7, #12]
                                  sizeof(user_config_data_t));
        if (crc == FLASH_CONFIG->crc32) {
 8003f48:	4b0f      	ldr	r3, [pc, #60]	@ (8003f88 <config_init+0x70>)
 8003f4a:	f8d3 360e 	ldr.w	r3, [r3, #1550]	@ 0x60e
 8003f4e:	68fa      	ldr	r2, [r7, #12]
 8003f50:	429a      	cmp	r2, r3
 8003f52:	d10c      	bne.n	8003f6e <config_init+0x56>
            memcpy(&working_config, &FLASH_CONFIG->data, sizeof(user_config_data_t));
 8003f54:	4a0f      	ldr	r2, [pc, #60]	@ (8003f94 <config_init+0x7c>)
 8003f56:	4b0e      	ldr	r3, [pc, #56]	@ (8003f90 <config_init+0x78>)
 8003f58:	4610      	mov	r0, r2
 8003f5a:	4619      	mov	r1, r3
 8003f5c:	f44f 63c1 	mov.w	r3, #1544	@ 0x608
 8003f60:	461a      	mov	r2, r3
 8003f62:	f00c fdf7 	bl	8010b54 <memcpy>
            config_state = CONFIG_CLEAN;
 8003f66:	4b0c      	ldr	r3, [pc, #48]	@ (8003f98 <config_init+0x80>)
 8003f68:	2200      	movs	r2, #0
 8003f6a:	701a      	strb	r2, [r3, #0]
            return;
 8003f6c:	e006      	b.n	8003f7c <config_init+0x64>
        }
    }

    /* Flash invalid or empty  load defaults */
    config_set_defaults(board);
 8003f6e:	79fb      	ldrb	r3, [r7, #7]
 8003f70:	4618      	mov	r0, r3
 8003f72:	f7ff fe99 	bl	8003ca8 <config_set_defaults>
    config_state = CONFIG_DEFAULTS;
 8003f76:	4b08      	ldr	r3, [pc, #32]	@ (8003f98 <config_init+0x80>)
 8003f78:	2202      	movs	r2, #2
 8003f7a:	701a      	strb	r2, [r3, #0]
}
 8003f7c:	3710      	adds	r7, #16
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}
 8003f82:	bf00      	nop
 8003f84:	20002c24 	.word	0x20002c24
 8003f88:	080c0000 	.word	0x080c0000
 8003f8c:	424e53cf 	.word	0x424e53cf
 8003f90:	080c0006 	.word	0x080c0006
 8003f94:	2000261c 	.word	0x2000261c
 8003f98:	20000014 	.word	0x20000014

08003f9c <config_get>:

/* ---------- Accessors ---------- */
user_config_data_t* config_get(void)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	af00      	add	r7, sp, #0
    return &working_config;
 8003fa0:	4b02      	ldr	r3, [pc, #8]	@ (8003fac <config_get+0x10>)
}
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003faa:	4770      	bx	lr
 8003fac:	2000261c 	.word	0x2000261c

08003fb0 <config_get_state>:

config_state_t config_get_state(void)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	af00      	add	r7, sp, #0
    return config_state;
 8003fb4:	4b03      	ldr	r3, [pc, #12]	@ (8003fc4 <config_get_state+0x14>)
 8003fb6:	781b      	ldrb	r3, [r3, #0]
}
 8003fb8:	4618      	mov	r0, r3
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc0:	4770      	bx	lr
 8003fc2:	bf00      	nop
 8003fc4:	20000014 	.word	0x20000014

08003fc8 <config_mark_dirty>:

void config_mark_dirty(void)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	af00      	add	r7, sp, #0
    if (config_state != CONFIG_DIRTY)
 8003fcc:	4b05      	ldr	r3, [pc, #20]	@ (8003fe4 <config_mark_dirty+0x1c>)
 8003fce:	781b      	ldrb	r3, [r3, #0]
 8003fd0:	2b01      	cmp	r3, #1
 8003fd2:	d002      	beq.n	8003fda <config_mark_dirty+0x12>
        config_state = CONFIG_DIRTY;
 8003fd4:	4b03      	ldr	r3, [pc, #12]	@ (8003fe4 <config_mark_dirty+0x1c>)
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	701a      	strb	r2, [r3, #0]
}
 8003fda:	bf00      	nop
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe2:	4770      	bx	lr
 8003fe4:	20000014 	.word	0x20000014

08003fe8 <config_save>:

/* ---------- Save to flash ---------- */
bool config_save(void)
{
 8003fe8:	b5b0      	push	{r4, r5, r7, lr}
 8003fea:	f5ad 6dc8 	sub.w	sp, sp, #1600	@ 0x640
 8003fee:	af00      	add	r7, sp, #0
    /* Build the flash envelope in a temp buffer */
    user_config_flash_t envelope;
    envelope.magic   = CONFIG_MAGIC;
 8003ff0:	f507 63c8 	add.w	r3, r7, #1600	@ 0x640
 8003ff4:	f2a3 6324 	subw	r3, r3, #1572	@ 0x624
 8003ff8:	4a54      	ldr	r2, [pc, #336]	@ (800414c <config_save+0x164>)
 8003ffa:	601a      	str	r2, [r3, #0]
    envelope.version = CONFIG_VERSION;
 8003ffc:	f507 63c8 	add.w	r3, r7, #1600	@ 0x640
 8004000:	f2a3 6324 	subw	r3, r3, #1572	@ 0x624
 8004004:	2201      	movs	r2, #1
 8004006:	809a      	strh	r2, [r3, #4]
    memcpy(&envelope.data, &working_config, sizeof(user_config_data_t));
 8004008:	f507 63c8 	add.w	r3, r7, #1600	@ 0x640
 800400c:	f2a3 6324 	subw	r3, r3, #1572	@ 0x624
 8004010:	4a4f      	ldr	r2, [pc, #316]	@ (8004150 <config_save+0x168>)
 8004012:	3306      	adds	r3, #6
 8004014:	4611      	mov	r1, r2
 8004016:	f44f 62c1 	mov.w	r2, #1544	@ 0x608
 800401a:	4618      	mov	r0, r3
 800401c:	f00c fd9a 	bl	8010b54 <memcpy>
    envelope.crc32 = crc32_calc((const uint8_t *)&envelope.data,
 8004020:	f107 031c 	add.w	r3, r7, #28
 8004024:	3306      	adds	r3, #6
 8004026:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 800402a:	4618      	mov	r0, r3
 800402c:	f7ff fe1a 	bl	8003c64 <crc32_calc>
 8004030:	4602      	mov	r2, r0
 8004032:	f507 63c8 	add.w	r3, r7, #1600	@ 0x640
 8004036:	f2a3 6324 	subw	r3, r3, #1572	@ 0x624
 800403a:	f8c3 260e 	str.w	r2, [r3, #1550]	@ 0x60e
                                sizeof(user_config_data_t));

    /* Erase sector 10  same pattern as app_save_to_flash() */
    HAL_FLASH_Unlock();
 800403e:	f003 fa41 	bl	80074c4 <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef eraseInit = {0};
 8004042:	f507 63c8 	add.w	r3, r7, #1600	@ 0x640
 8004046:	f5a3 63c7 	sub.w	r3, r3, #1592	@ 0x638
 800404a:	461a      	mov	r2, r3
 800404c:	2300      	movs	r3, #0
 800404e:	6013      	str	r3, [r2, #0]
 8004050:	6053      	str	r3, [r2, #4]
 8004052:	6093      	str	r3, [r2, #8]
 8004054:	60d3      	str	r3, [r2, #12]
 8004056:	6113      	str	r3, [r2, #16]
    eraseInit.TypeErase    = FLASH_TYPEERASE_SECTORS;
 8004058:	f507 63c8 	add.w	r3, r7, #1600	@ 0x640
 800405c:	f5a3 63c7 	sub.w	r3, r3, #1592	@ 0x638
 8004060:	2200      	movs	r2, #0
 8004062:	601a      	str	r2, [r3, #0]
    eraseInit.Sector       = CONFIG_FLASH_SECTOR;
 8004064:	f507 63c8 	add.w	r3, r7, #1600	@ 0x640
 8004068:	f5a3 63c7 	sub.w	r3, r3, #1592	@ 0x638
 800406c:	220a      	movs	r2, #10
 800406e:	609a      	str	r2, [r3, #8]
    eraseInit.NbSectors    = 1;
 8004070:	f507 63c8 	add.w	r3, r7, #1600	@ 0x640
 8004074:	f5a3 63c7 	sub.w	r3, r3, #1592	@ 0x638
 8004078:	2201      	movs	r2, #1
 800407a:	60da      	str	r2, [r3, #12]
    eraseInit.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800407c:	f507 63c8 	add.w	r3, r7, #1600	@ 0x640
 8004080:	f5a3 63c7 	sub.w	r3, r3, #1592	@ 0x638
 8004084:	2202      	movs	r2, #2
 8004086:	611a      	str	r2, [r3, #16]

    uint32_t sectorError = 0;
 8004088:	f507 63c8 	add.w	r3, r7, #1600	@ 0x640
 800408c:	f2a3 633c 	subw	r3, r3, #1596	@ 0x63c
 8004090:	2200      	movs	r2, #0
 8004092:	601a      	str	r2, [r3, #0]
    if (HAL_FLASHEx_Erase(&eraseInit, &sectorError) != HAL_OK) {
 8004094:	1d3a      	adds	r2, r7, #4
 8004096:	f107 0308 	add.w	r3, r7, #8
 800409a:	4611      	mov	r1, r2
 800409c:	4618      	mov	r0, r3
 800409e:	f003 fb83 	bl	80077a8 <HAL_FLASHEx_Erase>
 80040a2:	4603      	mov	r3, r0
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d003      	beq.n	80040b0 <config_save+0xc8>
        HAL_FLASH_Lock();
 80040a8:	f003 fa2e 	bl	8007508 <HAL_FLASH_Lock>
        return false;
 80040ac:	2300      	movs	r3, #0
 80040ae:	e047      	b.n	8004140 <config_save+0x158>
    }

    /* Write byte-by-byte */
    uint8_t *data    = (uint8_t *)&envelope;
 80040b0:	f107 031c 	add.w	r3, r7, #28
 80040b4:	f8c7 3638 	str.w	r3, [r7, #1592]	@ 0x638
    uint32_t address = CONFIG_FLASH_ADDR;
 80040b8:	4b26      	ldr	r3, [pc, #152]	@ (8004154 <config_save+0x16c>)
 80040ba:	f8c7 3634 	str.w	r3, [r7, #1588]	@ 0x634
    uint32_t size    = sizeof(user_config_flash_t);
 80040be:	f240 6312 	movw	r3, #1554	@ 0x612
 80040c2:	f8c7 3630 	str.w	r3, [r7, #1584]	@ 0x630

    for (uint32_t i = 0; i < size; i++) {
 80040c6:	2300      	movs	r3, #0
 80040c8:	f8c7 363c 	str.w	r3, [r7, #1596]	@ 0x63c
 80040cc:	e01f      	b.n	800410e <config_save+0x126>
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, address + i, data[i]) != HAL_OK) {
 80040ce:	f8d7 2634 	ldr.w	r2, [r7, #1588]	@ 0x634
 80040d2:	f8d7 363c 	ldr.w	r3, [r7, #1596]	@ 0x63c
 80040d6:	18d1      	adds	r1, r2, r3
 80040d8:	f8d7 2638 	ldr.w	r2, [r7, #1592]	@ 0x638
 80040dc:	f8d7 363c 	ldr.w	r3, [r7, #1596]	@ 0x63c
 80040e0:	4413      	add	r3, r2
 80040e2:	781b      	ldrb	r3, [r3, #0]
 80040e4:	b2db      	uxtb	r3, r3
 80040e6:	2200      	movs	r2, #0
 80040e8:	461c      	mov	r4, r3
 80040ea:	4615      	mov	r5, r2
 80040ec:	4622      	mov	r2, r4
 80040ee:	462b      	mov	r3, r5
 80040f0:	2000      	movs	r0, #0
 80040f2:	f003 f995 	bl	8007420 <HAL_FLASH_Program>
 80040f6:	4603      	mov	r3, r0
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d003      	beq.n	8004104 <config_save+0x11c>
            HAL_FLASH_Lock();
 80040fc:	f003 fa04 	bl	8007508 <HAL_FLASH_Lock>
            return false;
 8004100:	2300      	movs	r3, #0
 8004102:	e01d      	b.n	8004140 <config_save+0x158>
    for (uint32_t i = 0; i < size; i++) {
 8004104:	f8d7 363c 	ldr.w	r3, [r7, #1596]	@ 0x63c
 8004108:	3301      	adds	r3, #1
 800410a:	f8c7 363c 	str.w	r3, [r7, #1596]	@ 0x63c
 800410e:	f8d7 263c 	ldr.w	r2, [r7, #1596]	@ 0x63c
 8004112:	f8d7 3630 	ldr.w	r3, [r7, #1584]	@ 0x630
 8004116:	429a      	cmp	r2, r3
 8004118:	d3d9      	bcc.n	80040ce <config_save+0xe6>
        }
    }

    HAL_FLASH_Lock();
 800411a:	f003 f9f5 	bl	8007508 <HAL_FLASH_Lock>

    /* Verify readback */
    if (memcmp((const void *)CONFIG_FLASH_ADDR, &envelope, size) != 0)
 800411e:	f107 031c 	add.w	r3, r7, #28
 8004122:	f8d7 2630 	ldr.w	r2, [r7, #1584]	@ 0x630
 8004126:	4619      	mov	r1, r3
 8004128:	480a      	ldr	r0, [pc, #40]	@ (8004154 <config_save+0x16c>)
 800412a:	f00c fc87 	bl	8010a3c <memcmp>
 800412e:	4603      	mov	r3, r0
 8004130:	2b00      	cmp	r3, #0
 8004132:	d001      	beq.n	8004138 <config_save+0x150>
        return false;
 8004134:	2300      	movs	r3, #0
 8004136:	e003      	b.n	8004140 <config_save+0x158>

    config_state = CONFIG_CLEAN;
 8004138:	4b07      	ldr	r3, [pc, #28]	@ (8004158 <config_save+0x170>)
 800413a:	2200      	movs	r2, #0
 800413c:	701a      	strb	r2, [r3, #0]
    return true;
 800413e:	2301      	movs	r3, #1
}
 8004140:	4618      	mov	r0, r3
 8004142:	f507 67c8 	add.w	r7, r7, #1600	@ 0x640
 8004146:	46bd      	mov	sp, r7
 8004148:	bdb0      	pop	{r4, r5, r7, pc}
 800414a:	bf00      	nop
 800414c:	424e53cf 	.word	0x424e53cf
 8004150:	2000261c 	.word	0x2000261c
 8004154:	080c0000 	.word	0x080c0000
 8004158:	20000014 	.word	0x20000014

0800415c <config_revert>:

/* ---------- Revert ---------- */
void config_revert(void)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	af00      	add	r7, sp, #0
    config_init(config_board);
 8004160:	4b03      	ldr	r3, [pc, #12]	@ (8004170 <config_revert+0x14>)
 8004162:	781b      	ldrb	r3, [r3, #0]
 8004164:	4618      	mov	r0, r3
 8004166:	f7ff fed7 	bl	8003f18 <config_init>
}
 800416a:	bf00      	nop
 800416c:	bd80      	pop	{r7, pc}
 800416e:	bf00      	nop
 8004170:	20002c24 	.word	0x20002c24

08004174 <config_validate_io_names>:

/* ---------- Validate I/O name uniqueness ---------- */
bool config_validate_io_names(void)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b082      	sub	sp, #8
 8004178:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < CONFIG_IO_MAX; i++) {
 800417a:	2300      	movs	r3, #0
 800417c:	71fb      	strb	r3, [r7, #7]
 800417e:	e047      	b.n	8004210 <config_validate_io_names+0x9c>
        if (working_config.io[i].name[0] == '\0') continue;
 8004180:	79fa      	ldrb	r2, [r7, #7]
 8004182:	4927      	ldr	r1, [pc, #156]	@ (8004220 <config_validate_io_names+0xac>)
 8004184:	4613      	mov	r3, r2
 8004186:	00db      	lsls	r3, r3, #3
 8004188:	1a9b      	subs	r3, r3, r2
 800418a:	00da      	lsls	r2, r3, #3
 800418c:	1ad2      	subs	r2, r2, r3
 800418e:	188b      	adds	r3, r1, r2
 8004190:	f503 7387 	add.w	r3, r3, #270	@ 0x10e
 8004194:	781b      	ldrb	r3, [r3, #0]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d036      	beq.n	8004208 <config_validate_io_names+0x94>
        for (uint8_t j = i + 1; j < CONFIG_IO_MAX; j++) {
 800419a:	79fb      	ldrb	r3, [r7, #7]
 800419c:	3301      	adds	r3, #1
 800419e:	71bb      	strb	r3, [r7, #6]
 80041a0:	e02e      	b.n	8004200 <config_validate_io_names+0x8c>
            if (working_config.io[j].name[0] == '\0') continue;
 80041a2:	79ba      	ldrb	r2, [r7, #6]
 80041a4:	491e      	ldr	r1, [pc, #120]	@ (8004220 <config_validate_io_names+0xac>)
 80041a6:	4613      	mov	r3, r2
 80041a8:	00db      	lsls	r3, r3, #3
 80041aa:	1a9b      	subs	r3, r3, r2
 80041ac:	00da      	lsls	r2, r3, #3
 80041ae:	1ad2      	subs	r2, r2, r3
 80041b0:	188b      	adds	r3, r1, r2
 80041b2:	f503 7387 	add.w	r3, r3, #270	@ 0x10e
 80041b6:	781b      	ldrb	r3, [r3, #0]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d01d      	beq.n	80041f8 <config_validate_io_names+0x84>
            if (strcmp(working_config.io[i].name, working_config.io[j].name) == 0)
 80041bc:	79fa      	ldrb	r2, [r7, #7]
 80041be:	4613      	mov	r3, r2
 80041c0:	00db      	lsls	r3, r3, #3
 80041c2:	1a9b      	subs	r3, r3, r2
 80041c4:	00da      	lsls	r2, r3, #3
 80041c6:	1ad2      	subs	r2, r2, r3
 80041c8:	f502 7384 	add.w	r3, r2, #264	@ 0x108
 80041cc:	4a14      	ldr	r2, [pc, #80]	@ (8004220 <config_validate_io_names+0xac>)
 80041ce:	4413      	add	r3, r2
 80041d0:	1d98      	adds	r0, r3, #6
 80041d2:	79ba      	ldrb	r2, [r7, #6]
 80041d4:	4613      	mov	r3, r2
 80041d6:	00db      	lsls	r3, r3, #3
 80041d8:	1a9b      	subs	r3, r3, r2
 80041da:	00da      	lsls	r2, r3, #3
 80041dc:	1ad2      	subs	r2, r2, r3
 80041de:	f502 7384 	add.w	r3, r2, #264	@ 0x108
 80041e2:	4a0f      	ldr	r2, [pc, #60]	@ (8004220 <config_validate_io_names+0xac>)
 80041e4:	4413      	add	r3, r2
 80041e6:	3306      	adds	r3, #6
 80041e8:	4619      	mov	r1, r3
 80041ea:	f7fc f801 	bl	80001f0 <strcmp>
 80041ee:	4603      	mov	r3, r0
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d102      	bne.n	80041fa <config_validate_io_names+0x86>
                return false;
 80041f4:	2300      	movs	r3, #0
 80041f6:	e00f      	b.n	8004218 <config_validate_io_names+0xa4>
            if (working_config.io[j].name[0] == '\0') continue;
 80041f8:	bf00      	nop
        for (uint8_t j = i + 1; j < CONFIG_IO_MAX; j++) {
 80041fa:	79bb      	ldrb	r3, [r7, #6]
 80041fc:	3301      	adds	r3, #1
 80041fe:	71bb      	strb	r3, [r7, #6]
 8004200:	79bb      	ldrb	r3, [r7, #6]
 8004202:	2b19      	cmp	r3, #25
 8004204:	d9cd      	bls.n	80041a2 <config_validate_io_names+0x2e>
 8004206:	e000      	b.n	800420a <config_validate_io_names+0x96>
        if (working_config.io[i].name[0] == '\0') continue;
 8004208:	bf00      	nop
    for (uint8_t i = 0; i < CONFIG_IO_MAX; i++) {
 800420a:	79fb      	ldrb	r3, [r7, #7]
 800420c:	3301      	adds	r3, #1
 800420e:	71fb      	strb	r3, [r7, #7]
 8004210:	79fb      	ldrb	r3, [r7, #7]
 8004212:	2b19      	cmp	r3, #25
 8004214:	d9b4      	bls.n	8004180 <config_validate_io_names+0xc>
        }
    }
    return true;
 8004216:	2301      	movs	r3, #1
}
 8004218:	4618      	mov	r0, r3
 800421a:	3708      	adds	r7, #8
 800421c:	46bd      	mov	sp, r7
 800421e:	bd80      	pop	{r7, pc}
 8004220:	2000261c 	.word	0x2000261c

08004224 <_w5500_select>:
static inline void _w5500_select(void)   { HAL_GPIO_WritePin(CS_GPIO_PORT, CS_PIN, GPIO_PIN_RESET); }
 8004224:	b580      	push	{r7, lr}
 8004226:	af00      	add	r7, sp, #0
 8004228:	2200      	movs	r2, #0
 800422a:	2180      	movs	r1, #128	@ 0x80
 800422c:	4802      	ldr	r0, [pc, #8]	@ (8004238 <_w5500_select+0x14>)
 800422e:	f003 fdbd 	bl	8007dac <HAL_GPIO_WritePin>
 8004232:	bf00      	nop
 8004234:	bd80      	pop	{r7, pc}
 8004236:	bf00      	nop
 8004238:	40020400 	.word	0x40020400

0800423c <_w5500_deselect>:
static inline void _w5500_deselect(void) { HAL_GPIO_WritePin(CS_GPIO_PORT, CS_PIN, GPIO_PIN_SET); }
 800423c:	b580      	push	{r7, lr}
 800423e:	af00      	add	r7, sp, #0
 8004240:	2201      	movs	r2, #1
 8004242:	2180      	movs	r1, #128	@ 0x80
 8004244:	4802      	ldr	r0, [pc, #8]	@ (8004250 <_w5500_deselect+0x14>)
 8004246:	f003 fdb1 	bl	8007dac <HAL_GPIO_WritePin>
 800424a:	bf00      	nop
 800424c:	bd80      	pop	{r7, pc}
 800424e:	bf00      	nop
 8004250:	40020400 	.word	0x40020400

08004254 <w5500_write>:
static inline void w5500_write(uint16_t offset, uint8_t cb, const uint8_t *data, uint16_t len) {
 8004254:	b580      	push	{r7, lr}
 8004256:	b086      	sub	sp, #24
 8004258:	af00      	add	r7, sp, #0
 800425a:	60ba      	str	r2, [r7, #8]
 800425c:	461a      	mov	r2, r3
 800425e:	4603      	mov	r3, r0
 8004260:	81fb      	strh	r3, [r7, #14]
 8004262:	460b      	mov	r3, r1
 8004264:	737b      	strb	r3, [r7, #13]
 8004266:	4613      	mov	r3, r2
 8004268:	80fb      	strh	r3, [r7, #6]
    uint8_t hdr[3] = {offset >> 8, offset & 0xFF, cb};
 800426a:	89fb      	ldrh	r3, [r7, #14]
 800426c:	0a1b      	lsrs	r3, r3, #8
 800426e:	b29b      	uxth	r3, r3
 8004270:	b2db      	uxtb	r3, r3
 8004272:	753b      	strb	r3, [r7, #20]
 8004274:	89fb      	ldrh	r3, [r7, #14]
 8004276:	b2db      	uxtb	r3, r3
 8004278:	757b      	strb	r3, [r7, #21]
 800427a:	7b7b      	ldrb	r3, [r7, #13]
 800427c:	75bb      	strb	r3, [r7, #22]
    _w5500_select();
 800427e:	f7ff ffd1 	bl	8004224 <_w5500_select>
    HAL_SPI_Transmit(&hspi1, hdr, 3, HAL_MAX_DELAY);
 8004282:	f107 0114 	add.w	r1, r7, #20
 8004286:	f04f 33ff 	mov.w	r3, #4294967295
 800428a:	2203      	movs	r2, #3
 800428c:	4807      	ldr	r0, [pc, #28]	@ (80042ac <w5500_write+0x58>)
 800428e:	f005 ffde 	bl	800a24e <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, (uint8_t*)data, len, HAL_MAX_DELAY);
 8004292:	88fa      	ldrh	r2, [r7, #6]
 8004294:	f04f 33ff 	mov.w	r3, #4294967295
 8004298:	68b9      	ldr	r1, [r7, #8]
 800429a:	4804      	ldr	r0, [pc, #16]	@ (80042ac <w5500_write+0x58>)
 800429c:	f005 ffd7 	bl	800a24e <HAL_SPI_Transmit>
    _w5500_deselect();
 80042a0:	f7ff ffcc 	bl	800423c <_w5500_deselect>
}
 80042a4:	bf00      	nop
 80042a6:	3718      	adds	r7, #24
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}
 80042ac:	20001b4c 	.word	0x20001b4c

080042b0 <w5500_read_raw>:
static inline void w5500_read_raw(uint16_t offset, uint8_t cb, uint8_t *data, uint16_t len) {
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b086      	sub	sp, #24
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	60ba      	str	r2, [r7, #8]
 80042b8:	461a      	mov	r2, r3
 80042ba:	4603      	mov	r3, r0
 80042bc:	81fb      	strh	r3, [r7, #14]
 80042be:	460b      	mov	r3, r1
 80042c0:	737b      	strb	r3, [r7, #13]
 80042c2:	4613      	mov	r3, r2
 80042c4:	80fb      	strh	r3, [r7, #6]
    uint8_t hdr[3] = {offset >> 8, offset & 0xFF, cb};
 80042c6:	89fb      	ldrh	r3, [r7, #14]
 80042c8:	0a1b      	lsrs	r3, r3, #8
 80042ca:	b29b      	uxth	r3, r3
 80042cc:	b2db      	uxtb	r3, r3
 80042ce:	753b      	strb	r3, [r7, #20]
 80042d0:	89fb      	ldrh	r3, [r7, #14]
 80042d2:	b2db      	uxtb	r3, r3
 80042d4:	757b      	strb	r3, [r7, #21]
 80042d6:	7b7b      	ldrb	r3, [r7, #13]
 80042d8:	75bb      	strb	r3, [r7, #22]
    _w5500_select();
 80042da:	f7ff ffa3 	bl	8004224 <_w5500_select>
    HAL_SPI_Transmit(&hspi1, hdr, 3, HAL_MAX_DELAY);
 80042de:	f107 0114 	add.w	r1, r7, #20
 80042e2:	f04f 33ff 	mov.w	r3, #4294967295
 80042e6:	2203      	movs	r2, #3
 80042e8:	4807      	ldr	r0, [pc, #28]	@ (8004308 <w5500_read_raw+0x58>)
 80042ea:	f005 ffb0 	bl	800a24e <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, data, len, HAL_MAX_DELAY);
 80042ee:	88fa      	ldrh	r2, [r7, #6]
 80042f0:	f04f 33ff 	mov.w	r3, #4294967295
 80042f4:	68b9      	ldr	r1, [r7, #8]
 80042f6:	4804      	ldr	r0, [pc, #16]	@ (8004308 <w5500_read_raw+0x58>)
 80042f8:	f006 f8ed 	bl	800a4d6 <HAL_SPI_Receive>
    _w5500_deselect();
 80042fc:	f7ff ff9e 	bl	800423c <_w5500_deselect>
}
 8004300:	bf00      	nop
 8004302:	3718      	adds	r7, #24
 8004304:	46bd      	mov	sp, r7
 8004306:	bd80      	pop	{r7, pc}
 8004308:	20001b4c 	.word	0x20001b4c

0800430c <w5500_read_burst>:
static inline void w5500_read_burst(uint16_t offset, uint8_t cb, uint8_t *data, uint16_t len) {
 800430c:	b580      	push	{r7, lr}
 800430e:	b084      	sub	sp, #16
 8004310:	af00      	add	r7, sp, #0
 8004312:	60ba      	str	r2, [r7, #8]
 8004314:	461a      	mov	r2, r3
 8004316:	4603      	mov	r3, r0
 8004318:	81fb      	strh	r3, [r7, #14]
 800431a:	460b      	mov	r3, r1
 800431c:	737b      	strb	r3, [r7, #13]
 800431e:	4613      	mov	r3, r2
 8004320:	80fb      	strh	r3, [r7, #6]
    w5500_read_raw(offset, cb, data, len);
 8004322:	88fb      	ldrh	r3, [r7, #6]
 8004324:	7b79      	ldrb	r1, [r7, #13]
 8004326:	89f8      	ldrh	r0, [r7, #14]
 8004328:	68ba      	ldr	r2, [r7, #8]
 800432a:	f7ff ffc1 	bl	80042b0 <w5500_read_raw>
}
 800432e:	bf00      	nop
 8004330:	3710      	adds	r7, #16
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}

08004336 <w5500_write_burst>:
static inline void w5500_write_burst(uint16_t offset, uint8_t cb, const uint8_t *data, uint16_t len) {
 8004336:	b580      	push	{r7, lr}
 8004338:	b084      	sub	sp, #16
 800433a:	af00      	add	r7, sp, #0
 800433c:	60ba      	str	r2, [r7, #8]
 800433e:	461a      	mov	r2, r3
 8004340:	4603      	mov	r3, r0
 8004342:	81fb      	strh	r3, [r7, #14]
 8004344:	460b      	mov	r3, r1
 8004346:	737b      	strb	r3, [r7, #13]
 8004348:	4613      	mov	r3, r2
 800434a:	80fb      	strh	r3, [r7, #6]
    w5500_write(offset, cb, data, len);
 800434c:	88fb      	ldrh	r3, [r7, #6]
 800434e:	7b79      	ldrb	r1, [r7, #13]
 8004350:	89f8      	ldrh	r0, [r7, #14]
 8004352:	68ba      	ldr	r2, [r7, #8]
 8004354:	f7ff ff7e 	bl	8004254 <w5500_write>
}
 8004358:	bf00      	nop
 800435a:	3710      	adds	r7, #16
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}

08004360 <w5500_common_write>:
static inline void w5500_common_write(uint16_t offset, const uint8_t *data, uint16_t len) {
 8004360:	b580      	push	{r7, lr}
 8004362:	b082      	sub	sp, #8
 8004364:	af00      	add	r7, sp, #0
 8004366:	4603      	mov	r3, r0
 8004368:	6039      	str	r1, [r7, #0]
 800436a:	80fb      	strh	r3, [r7, #6]
 800436c:	4613      	mov	r3, r2
 800436e:	80bb      	strh	r3, [r7, #4]
    w5500_write(offset, 0x04, data, len);
 8004370:	88bb      	ldrh	r3, [r7, #4]
 8004372:	88f8      	ldrh	r0, [r7, #6]
 8004374:	683a      	ldr	r2, [r7, #0]
 8004376:	2104      	movs	r1, #4
 8004378:	f7ff ff6c 	bl	8004254 <w5500_write>
}
 800437c:	bf00      	nop
 800437e:	3708      	adds	r7, #8
 8004380:	46bd      	mov	sp, r7
 8004382:	bd80      	pop	{r7, pc}

08004384 <w5500_common_read>:
static inline void w5500_common_read(uint16_t offset, uint8_t *data, uint16_t len) {
 8004384:	b580      	push	{r7, lr}
 8004386:	b082      	sub	sp, #8
 8004388:	af00      	add	r7, sp, #0
 800438a:	4603      	mov	r3, r0
 800438c:	6039      	str	r1, [r7, #0]
 800438e:	80fb      	strh	r3, [r7, #6]
 8004390:	4613      	mov	r3, r2
 8004392:	80bb      	strh	r3, [r7, #4]
    w5500_read_raw(offset, 0x00, data, len);
 8004394:	88bb      	ldrh	r3, [r7, #4]
 8004396:	88f8      	ldrh	r0, [r7, #6]
 8004398:	683a      	ldr	r2, [r7, #0]
 800439a:	2100      	movs	r1, #0
 800439c:	f7ff ff88 	bl	80042b0 <w5500_read_raw>
}
 80043a0:	bf00      	nop
 80043a2:	3708      	adds	r7, #8
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}

080043a8 <w5500_socket_read_byte>:
static inline uint8_t w5500_socket_read_byte(uint8_t socket, uint16_t offset) {
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b084      	sub	sp, #16
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	4603      	mov	r3, r0
 80043b0:	460a      	mov	r2, r1
 80043b2:	71fb      	strb	r3, [r7, #7]
 80043b4:	4613      	mov	r3, r2
 80043b6:	80bb      	strh	r3, [r7, #4]
    uint8_t cb = (socket << 5) | 0x08;  // Block 1 (socket regs), read
 80043b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043bc:	015b      	lsls	r3, r3, #5
 80043be:	b25b      	sxtb	r3, r3
 80043c0:	f043 0308 	orr.w	r3, r3, #8
 80043c4:	b25b      	sxtb	r3, r3
 80043c6:	73fb      	strb	r3, [r7, #15]
    w5500_read_raw(offset, cb, &v, 1);
 80043c8:	f107 020e 	add.w	r2, r7, #14
 80043cc:	7bf9      	ldrb	r1, [r7, #15]
 80043ce:	88b8      	ldrh	r0, [r7, #4]
 80043d0:	2301      	movs	r3, #1
 80043d2:	f7ff ff6d 	bl	80042b0 <w5500_read_raw>
    return v;
 80043d6:	7bbb      	ldrb	r3, [r7, #14]
}
 80043d8:	4618      	mov	r0, r3
 80043da:	3710      	adds	r7, #16
 80043dc:	46bd      	mov	sp, r7
 80043de:	bd80      	pop	{r7, pc}

080043e0 <w5500_socket_write_byte>:
static inline void w5500_socket_write_byte(uint8_t socket, uint16_t offset, uint8_t val) {
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b084      	sub	sp, #16
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	4603      	mov	r3, r0
 80043e8:	71fb      	strb	r3, [r7, #7]
 80043ea:	460b      	mov	r3, r1
 80043ec:	80bb      	strh	r3, [r7, #4]
 80043ee:	4613      	mov	r3, r2
 80043f0:	71bb      	strb	r3, [r7, #6]
    uint8_t cb = (socket << 5) | 0x0C;  // Block 1, write
 80043f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043f6:	015b      	lsls	r3, r3, #5
 80043f8:	b25b      	sxtb	r3, r3
 80043fa:	f043 030c 	orr.w	r3, r3, #12
 80043fe:	b25b      	sxtb	r3, r3
 8004400:	73fb      	strb	r3, [r7, #15]
    w5500_write(offset, cb, &val, 1);
 8004402:	1dba      	adds	r2, r7, #6
 8004404:	7bf9      	ldrb	r1, [r7, #15]
 8004406:	88b8      	ldrh	r0, [r7, #4]
 8004408:	2301      	movs	r3, #1
 800440a:	f7ff ff23 	bl	8004254 <w5500_write>
}
 800440e:	bf00      	nop
 8004410:	3710      	adds	r7, #16
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}

08004416 <w5500_socket_write>:

static inline void w5500_socket_write(uint8_t socket, uint16_t offset, const uint8_t *data, uint16_t len) {
 8004416:	b580      	push	{r7, lr}
 8004418:	b086      	sub	sp, #24
 800441a:	af00      	add	r7, sp, #0
 800441c:	60ba      	str	r2, [r7, #8]
 800441e:	461a      	mov	r2, r3
 8004420:	4603      	mov	r3, r0
 8004422:	73fb      	strb	r3, [r7, #15]
 8004424:	460b      	mov	r3, r1
 8004426:	81bb      	strh	r3, [r7, #12]
 8004428:	4613      	mov	r3, r2
 800442a:	80fb      	strh	r3, [r7, #6]
    uint8_t cb = (socket << 5) | 0x0C;
 800442c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004430:	015b      	lsls	r3, r3, #5
 8004432:	b25b      	sxtb	r3, r3
 8004434:	f043 030c 	orr.w	r3, r3, #12
 8004438:	b25b      	sxtb	r3, r3
 800443a:	75fb      	strb	r3, [r7, #23]
    w5500_write(offset, cb, data, len);
 800443c:	88fb      	ldrh	r3, [r7, #6]
 800443e:	7df9      	ldrb	r1, [r7, #23]
 8004440:	89b8      	ldrh	r0, [r7, #12]
 8004442:	68ba      	ldr	r2, [r7, #8]
 8004444:	f7ff ff06 	bl	8004254 <w5500_write>
}
 8004448:	bf00      	nop
 800444a:	3718      	adds	r7, #24
 800444c:	46bd      	mov	sp, r7
 800444e:	bd80      	pop	{r7, pc}

08004450 <w5500_socket_read>:

static inline void w5500_socket_read(uint8_t socket, uint16_t offset, uint8_t *data, uint16_t len) {
 8004450:	b580      	push	{r7, lr}
 8004452:	b086      	sub	sp, #24
 8004454:	af00      	add	r7, sp, #0
 8004456:	60ba      	str	r2, [r7, #8]
 8004458:	461a      	mov	r2, r3
 800445a:	4603      	mov	r3, r0
 800445c:	73fb      	strb	r3, [r7, #15]
 800445e:	460b      	mov	r3, r1
 8004460:	81bb      	strh	r3, [r7, #12]
 8004462:	4613      	mov	r3, r2
 8004464:	80fb      	strh	r3, [r7, #6]
    uint8_t cb = (socket << 5) | 0x08;
 8004466:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800446a:	015b      	lsls	r3, r3, #5
 800446c:	b25b      	sxtb	r3, r3
 800446e:	f043 0308 	orr.w	r3, r3, #8
 8004472:	b25b      	sxtb	r3, r3
 8004474:	75fb      	strb	r3, [r7, #23]
    w5500_read_raw(offset, cb, data, len);
 8004476:	88fb      	ldrh	r3, [r7, #6]
 8004478:	7df9      	ldrb	r1, [r7, #23]
 800447a:	89b8      	ldrh	r0, [r7, #12]
 800447c:	68ba      	ldr	r2, [r7, #8]
 800447e:	f7ff ff17 	bl	80042b0 <w5500_read_raw>
}
 8004482:	bf00      	nop
 8004484:	3718      	adds	r7, #24
 8004486:	46bd      	mov	sp, r7
 8004488:	bd80      	pop	{r7, pc}
	...

0800448c <w5500_set_ip_mode>:
static ip_mode_t ip_mode = IP_MODE_STATIC;
static uint8_t static_ip[4]      = {192, 168, 1, 100};
static uint8_t static_gateway[4] = {192, 168, 1,  1};
static uint8_t static_subnet[4]  = {255, 255, 255,  0};

void w5500_set_ip_mode(ip_mode_t mode) { ip_mode = mode; }
 800448c:	b480      	push	{r7}
 800448e:	b083      	sub	sp, #12
 8004490:	af00      	add	r7, sp, #0
 8004492:	4603      	mov	r3, r0
 8004494:	71fb      	strb	r3, [r7, #7]
 8004496:	4a04      	ldr	r2, [pc, #16]	@ (80044a8 <w5500_set_ip_mode+0x1c>)
 8004498:	79fb      	ldrb	r3, [r7, #7]
 800449a:	7013      	strb	r3, [r2, #0]
 800449c:	bf00      	nop
 800449e:	370c      	adds	r7, #12
 80044a0:	46bd      	mov	sp, r7
 80044a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a6:	4770      	bx	lr
 80044a8:	20002e70 	.word	0x20002e70

080044ac <w5500_set_network_config>:

void w5500_set_network_config(const uint8_t *ip, const uint8_t *gateway,
                              const uint8_t *subnet)
{
 80044ac:	b480      	push	{r7}
 80044ae:	b085      	sub	sp, #20
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	60f8      	str	r0, [r7, #12]
 80044b4:	60b9      	str	r1, [r7, #8]
 80044b6:	607a      	str	r2, [r7, #4]
    memcpy(static_ip, ip, 4);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	461a      	mov	r2, r3
 80044be:	4b09      	ldr	r3, [pc, #36]	@ (80044e4 <w5500_set_network_config+0x38>)
 80044c0:	601a      	str	r2, [r3, #0]
    memcpy(static_gateway, gateway, 4);
 80044c2:	68bb      	ldr	r3, [r7, #8]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	461a      	mov	r2, r3
 80044c8:	4b07      	ldr	r3, [pc, #28]	@ (80044e8 <w5500_set_network_config+0x3c>)
 80044ca:	601a      	str	r2, [r3, #0]
    memcpy(static_subnet, subnet, 4);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	461a      	mov	r2, r3
 80044d2:	4b06      	ldr	r3, [pc, #24]	@ (80044ec <w5500_set_network_config+0x40>)
 80044d4:	601a      	str	r2, [r3, #0]
}
 80044d6:	bf00      	nop
 80044d8:	3714      	adds	r7, #20
 80044da:	46bd      	mov	sp, r7
 80044dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e0:	4770      	bx	lr
 80044e2:	bf00      	nop
 80044e4:	2000001c 	.word	0x2000001c
 80044e8:	20000020 	.word	0x20000020
 80044ec:	20000024 	.word	0x20000024

080044f0 <w5500_init>:

void w5500_init(void) {
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b086      	sub	sp, #24
 80044f4:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RESET_PORT, RESET_PIN, GPIO_PIN_RESET);
 80044f6:	2200      	movs	r2, #0
 80044f8:	2108      	movs	r1, #8
 80044fa:	485b      	ldr	r0, [pc, #364]	@ (8004668 <w5500_init+0x178>)
 80044fc:	f003 fc56 	bl	8007dac <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8004500:	2001      	movs	r0, #1
 8004502:	f001 ffe3 	bl	80064cc <HAL_Delay>
    HAL_GPIO_WritePin(RESET_PORT, RESET_PIN, GPIO_PIN_SET);
 8004506:	2201      	movs	r2, #1
 8004508:	2108      	movs	r1, #8
 800450a:	4857      	ldr	r0, [pc, #348]	@ (8004668 <w5500_init+0x178>)
 800450c:	f003 fc4e 	bl	8007dac <HAL_GPIO_WritePin>
    HAL_Delay(2);
 8004510:	2002      	movs	r0, #2
 8004512:	f001 ffdb 	bl	80064cc <HAL_Delay>

    // Set buffer sizes for all sockets
    for (uint8_t s = 0; s < 8; ++s) {
 8004516:	2300      	movs	r3, #0
 8004518:	75fb      	strb	r3, [r7, #23]
 800451a:	e00e      	b.n	800453a <w5500_init+0x4a>
        w5500_socket_write_byte(s, SN_TX_SIZE, BUFFER_SIZE_KB);
 800451c:	7dfb      	ldrb	r3, [r7, #23]
 800451e:	2202      	movs	r2, #2
 8004520:	211e      	movs	r1, #30
 8004522:	4618      	mov	r0, r3
 8004524:	f7ff ff5c 	bl	80043e0 <w5500_socket_write_byte>
        w5500_socket_write_byte(s, SN_RX_SIZE, BUFFER_SIZE_KB);
 8004528:	7dfb      	ldrb	r3, [r7, #23]
 800452a:	2202      	movs	r2, #2
 800452c:	211f      	movs	r1, #31
 800452e:	4618      	mov	r0, r3
 8004530:	f7ff ff56 	bl	80043e0 <w5500_socket_write_byte>
    for (uint8_t s = 0; s < 8; ++s) {
 8004534:	7dfb      	ldrb	r3, [r7, #23]
 8004536:	3301      	adds	r3, #1
 8004538:	75fb      	strb	r3, [r7, #23]
 800453a:	7dfb      	ldrb	r3, [r7, #23]
 800453c:	2b07      	cmp	r3, #7
 800453e:	d9ed      	bls.n	800451c <w5500_init+0x2c>
    }

    // Unique MAC based on UID
    uint32_t uid0 = HAL_GetUIDw0();
 8004540:	f001 ffe8 	bl	8006514 <HAL_GetUIDw0>
 8004544:	6138      	str	r0, [r7, #16]
    uint8_t mac[6] = {0x02, 0x00,
 8004546:	2302      	movs	r3, #2
 8004548:	723b      	strb	r3, [r7, #8]
 800454a:	2300      	movs	r3, #0
 800454c:	727b      	strb	r3, [r7, #9]
                      (uid0 >> 24) & 0xFF, (uid0 >> 16) & 0xFF,
 800454e:	693b      	ldr	r3, [r7, #16]
 8004550:	0e1b      	lsrs	r3, r3, #24
    uint8_t mac[6] = {0x02, 0x00,
 8004552:	b2db      	uxtb	r3, r3
 8004554:	72bb      	strb	r3, [r7, #10]
                      (uid0 >> 24) & 0xFF, (uid0 >> 16) & 0xFF,
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	0c1b      	lsrs	r3, r3, #16
    uint8_t mac[6] = {0x02, 0x00,
 800455a:	b2db      	uxtb	r3, r3
 800455c:	72fb      	strb	r3, [r7, #11]
                      (uid0 >> 8)  & 0xFF, uid0 & 0xFF};
 800455e:	693b      	ldr	r3, [r7, #16]
 8004560:	0a1b      	lsrs	r3, r3, #8
    uint8_t mac[6] = {0x02, 0x00,
 8004562:	b2db      	uxtb	r3, r3
 8004564:	733b      	strb	r3, [r7, #12]
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	b2db      	uxtb	r3, r3
 800456a:	737b      	strb	r3, [r7, #13]
    w5500_common_write(SHAR, mac, 6);
 800456c:	f107 0308 	add.w	r3, r7, #8
 8004570:	2206      	movs	r2, #6
 8004572:	4619      	mov	r1, r3
 8004574:	2009      	movs	r0, #9
 8004576:	f7ff fef3 	bl	8004360 <w5500_common_write>

    if (ip_mode == IP_MODE_STATIC) {
 800457a:	4b3c      	ldr	r3, [pc, #240]	@ (800466c <w5500_init+0x17c>)
 800457c:	781b      	ldrb	r3, [r3, #0]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d10f      	bne.n	80045a2 <w5500_init+0xb2>
        w5500_common_write(SIPR, static_ip, 4);
 8004582:	2204      	movs	r2, #4
 8004584:	493a      	ldr	r1, [pc, #232]	@ (8004670 <w5500_init+0x180>)
 8004586:	200f      	movs	r0, #15
 8004588:	f7ff feea 	bl	8004360 <w5500_common_write>
        w5500_common_write(GAR,  static_gateway, 4);
 800458c:	2204      	movs	r2, #4
 800458e:	4939      	ldr	r1, [pc, #228]	@ (8004674 <w5500_init+0x184>)
 8004590:	2001      	movs	r0, #1
 8004592:	f7ff fee5 	bl	8004360 <w5500_common_write>
        w5500_common_write(SUBR, static_subnet, 4);
 8004596:	2204      	movs	r2, #4
 8004598:	4937      	ldr	r1, [pc, #220]	@ (8004678 <w5500_init+0x188>)
 800459a:	2005      	movs	r0, #5
 800459c:	f7ff fee0 	bl	8004360 <w5500_common_write>
 80045a0:	e015      	b.n	80045ce <w5500_init+0xde>
    } else {
        uint8_t zero[4] = {0};
 80045a2:	2300      	movs	r3, #0
 80045a4:	607b      	str	r3, [r7, #4]
        w5500_common_write(SIPR, zero, 4);
 80045a6:	1d3b      	adds	r3, r7, #4
 80045a8:	2204      	movs	r2, #4
 80045aa:	4619      	mov	r1, r3
 80045ac:	200f      	movs	r0, #15
 80045ae:	f7ff fed7 	bl	8004360 <w5500_common_write>
        w5500_common_write(GAR,  zero, 4);
 80045b2:	1d3b      	adds	r3, r7, #4
 80045b4:	2204      	movs	r2, #4
 80045b6:	4619      	mov	r1, r3
 80045b8:	2001      	movs	r0, #1
 80045ba:	f7ff fed1 	bl	8004360 <w5500_common_write>
        w5500_common_write(SUBR, zero, 4);
 80045be:	1d3b      	adds	r3, r7, #4
 80045c0:	2204      	movs	r2, #4
 80045c2:	4619      	mov	r1, r3
 80045c4:	2005      	movs	r0, #5
 80045c6:	f7ff fecb 	bl	8004360 <w5500_common_write>
        w5500_dhcp_init();
 80045ca:	f000 f9a3 	bl	8004914 <w5500_dhcp_init>
    }

    // Open BNS protocol sockets 0-1 as TCP listeners
    for (uint8_t s = W5500_BNS_SOCKET_START; s < W5500_BNS_SOCKET_START + W5500_BNS_SOCKET_COUNT; s++) {
 80045ce:	2300      	movs	r3, #0
 80045d0:	75bb      	strb	r3, [r7, #22]
 80045d2:	e041      	b.n	8004658 <w5500_init+0x168>
        w5500_socket_write_byte(s, SN_CR, SN_CR_CLOSE);
 80045d4:	7dbb      	ldrb	r3, [r7, #22]
 80045d6:	2210      	movs	r2, #16
 80045d8:	2101      	movs	r1, #1
 80045da:	4618      	mov	r0, r3
 80045dc:	f7ff ff00 	bl	80043e0 <w5500_socket_write_byte>
        while (w5500_socket_read_byte(s, SN_CR));
 80045e0:	bf00      	nop
 80045e2:	7dbb      	ldrb	r3, [r7, #22]
 80045e4:	2101      	movs	r1, #1
 80045e6:	4618      	mov	r0, r3
 80045e8:	f7ff fede 	bl	80043a8 <w5500_socket_read_byte>
 80045ec:	4603      	mov	r3, r0
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d1f7      	bne.n	80045e2 <w5500_init+0xf2>
        w5500_socket_write_byte(s, SN_MR, SN_MR_TCP);
 80045f2:	7dbb      	ldrb	r3, [r7, #22]
 80045f4:	2201      	movs	r2, #1
 80045f6:	2100      	movs	r1, #0
 80045f8:	4618      	mov	r0, r3
 80045fa:	f7ff fef1 	bl	80043e0 <w5500_socket_write_byte>
        w5500_socket_write_byte(s, SN_PORT, W5500_BNS_PORT >> 8);
 80045fe:	7dbb      	ldrb	r3, [r7, #22]
 8004600:	2210      	movs	r2, #16
 8004602:	2104      	movs	r1, #4
 8004604:	4618      	mov	r0, r3
 8004606:	f7ff feeb 	bl	80043e0 <w5500_socket_write_byte>
        w5500_socket_write_byte(s, SN_PORT + 1, W5500_BNS_PORT & 0xFF);
 800460a:	7dbb      	ldrb	r3, [r7, #22]
 800460c:	2292      	movs	r2, #146	@ 0x92
 800460e:	2105      	movs	r1, #5
 8004610:	4618      	mov	r0, r3
 8004612:	f7ff fee5 	bl	80043e0 <w5500_socket_write_byte>
        w5500_socket_write_byte(s, SN_CR, SN_CR_OPEN);
 8004616:	7dbb      	ldrb	r3, [r7, #22]
 8004618:	2201      	movs	r2, #1
 800461a:	2101      	movs	r1, #1
 800461c:	4618      	mov	r0, r3
 800461e:	f7ff fedf 	bl	80043e0 <w5500_socket_write_byte>
        while (w5500_socket_read_byte(s, SN_CR));
 8004622:	bf00      	nop
 8004624:	7dbb      	ldrb	r3, [r7, #22]
 8004626:	2101      	movs	r1, #1
 8004628:	4618      	mov	r0, r3
 800462a:	f7ff febd 	bl	80043a8 <w5500_socket_read_byte>
 800462e:	4603      	mov	r3, r0
 8004630:	2b00      	cmp	r3, #0
 8004632:	d1f7      	bne.n	8004624 <w5500_init+0x134>
        w5500_socket_write_byte(s, SN_CR, SN_CR_LISTEN);
 8004634:	7dbb      	ldrb	r3, [r7, #22]
 8004636:	2202      	movs	r2, #2
 8004638:	2101      	movs	r1, #1
 800463a:	4618      	mov	r0, r3
 800463c:	f7ff fed0 	bl	80043e0 <w5500_socket_write_byte>
        while (w5500_socket_read_byte(s, SN_CR));
 8004640:	bf00      	nop
 8004642:	7dbb      	ldrb	r3, [r7, #22]
 8004644:	2101      	movs	r1, #1
 8004646:	4618      	mov	r0, r3
 8004648:	f7ff feae 	bl	80043a8 <w5500_socket_read_byte>
 800464c:	4603      	mov	r3, r0
 800464e:	2b00      	cmp	r3, #0
 8004650:	d1f7      	bne.n	8004642 <w5500_init+0x152>
    for (uint8_t s = W5500_BNS_SOCKET_START; s < W5500_BNS_SOCKET_START + W5500_BNS_SOCKET_COUNT; s++) {
 8004652:	7dbb      	ldrb	r3, [r7, #22]
 8004654:	3301      	adds	r3, #1
 8004656:	75bb      	strb	r3, [r7, #22]
 8004658:	7dbb      	ldrb	r3, [r7, #22]
 800465a:	2b01      	cmp	r3, #1
 800465c:	d9ba      	bls.n	80045d4 <w5500_init+0xe4>
    }
    // HTTP sockets 2-3 are opened by webserver_init()
    // Modbus (4), MQTT (5) opened by their respective modules

}
 800465e:	bf00      	nop
 8004660:	bf00      	nop
 8004662:	3718      	adds	r7, #24
 8004664:	46bd      	mov	sp, r7
 8004666:	bd80      	pop	{r7, pc}
 8004668:	40021000 	.word	0x40021000
 800466c:	20002e70 	.word	0x20002e70
 8004670:	2000001c 	.word	0x2000001c
 8004674:	20000020 	.word	0x20000020
 8004678:	20000024 	.word	0x20000024

0800467c <w5500_is_connected>:

bool w5500_is_connected(uint8_t socket) {
 800467c:	b580      	push	{r7, lr}
 800467e:	b082      	sub	sp, #8
 8004680:	af00      	add	r7, sp, #0
 8004682:	4603      	mov	r3, r0
 8004684:	71fb      	strb	r3, [r7, #7]
    return w5500_socket_read_byte(socket, SN_SR) == SOCK_ESTABLISHED;
 8004686:	79fb      	ldrb	r3, [r7, #7]
 8004688:	2103      	movs	r1, #3
 800468a:	4618      	mov	r0, r3
 800468c:	f7ff fe8c 	bl	80043a8 <w5500_socket_read_byte>
 8004690:	4603      	mov	r3, r0
 8004692:	2b17      	cmp	r3, #23
 8004694:	bf0c      	ite	eq
 8004696:	2301      	moveq	r3, #1
 8004698:	2300      	movne	r3, #0
 800469a:	b2db      	uxtb	r3, r3
}
 800469c:	4618      	mov	r0, r3
 800469e:	3708      	adds	r7, #8
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}

080046a4 <w5500_get_rx_size>:

uint16_t w5500_get_rx_size(uint8_t socket) {
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b084      	sub	sp, #16
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	4603      	mov	r3, r0
 80046ac:	71fb      	strb	r3, [r7, #7]
    uint16_t size;
    w5500_socket_read(socket, SN_RX_RSR, (uint8_t*)&size, 2);
 80046ae:	f107 020e 	add.w	r2, r7, #14
 80046b2:	79f8      	ldrb	r0, [r7, #7]
 80046b4:	2302      	movs	r3, #2
 80046b6:	2126      	movs	r1, #38	@ 0x26
 80046b8:	f7ff feca 	bl	8004450 <w5500_socket_read>
    size = (size >> 8) | ((size & 0xFF) << 8);  // Big-endian
 80046bc:	89fb      	ldrh	r3, [r7, #14]
 80046be:	0a1b      	lsrs	r3, r3, #8
 80046c0:	b29b      	uxth	r3, r3
 80046c2:	b21a      	sxth	r2, r3
 80046c4:	89fb      	ldrh	r3, [r7, #14]
 80046c6:	b21b      	sxth	r3, r3
 80046c8:	021b      	lsls	r3, r3, #8
 80046ca:	b21b      	sxth	r3, r3
 80046cc:	4313      	orrs	r3, r2
 80046ce:	b21b      	sxth	r3, r3
 80046d0:	b29b      	uxth	r3, r3
 80046d2:	81fb      	strh	r3, [r7, #14]
    return size;
 80046d4:	89fb      	ldrh	r3, [r7, #14]
}
 80046d6:	4618      	mov	r0, r3
 80046d8:	3710      	adds	r7, #16
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}

080046de <w5500_read_data>:

void w5500_read_data(uint8_t socket, uint8_t *buf, uint16_t len) {
 80046de:	b580      	push	{r7, lr}
 80046e0:	b084      	sub	sp, #16
 80046e2:	af00      	add	r7, sp, #0
 80046e4:	4603      	mov	r3, r0
 80046e6:	6039      	str	r1, [r7, #0]
 80046e8:	71fb      	strb	r3, [r7, #7]
 80046ea:	4613      	mov	r3, r2
 80046ec:	80bb      	strh	r3, [r7, #4]
    uint16_t ptr;
    w5500_socket_read(socket, SN_RX_RD, (uint8_t*)&ptr, 2);
 80046ee:	f107 020c 	add.w	r2, r7, #12
 80046f2:	79f8      	ldrb	r0, [r7, #7]
 80046f4:	2302      	movs	r3, #2
 80046f6:	2128      	movs	r1, #40	@ 0x28
 80046f8:	f7ff feaa 	bl	8004450 <w5500_socket_read>
    ptr = (ptr >> 8) | ((ptr & 0xFF) << 8);
 80046fc:	89bb      	ldrh	r3, [r7, #12]
 80046fe:	0a1b      	lsrs	r3, r3, #8
 8004700:	b29b      	uxth	r3, r3
 8004702:	b21a      	sxth	r2, r3
 8004704:	89bb      	ldrh	r3, [r7, #12]
 8004706:	b21b      	sxth	r3, r3
 8004708:	021b      	lsls	r3, r3, #8
 800470a:	b21b      	sxth	r3, r3
 800470c:	4313      	orrs	r3, r2
 800470e:	b21b      	sxth	r3, r3
 8004710:	b29b      	uxth	r3, r3
 8004712:	81bb      	strh	r3, [r7, #12]

    uint8_t cb = (socket << 5) | 0x18;  // Block 3 (RX buf), read
 8004714:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004718:	015b      	lsls	r3, r3, #5
 800471a:	b25b      	sxtb	r3, r3
 800471c:	f043 0318 	orr.w	r3, r3, #24
 8004720:	b25b      	sxtb	r3, r3
 8004722:	73fb      	strb	r3, [r7, #15]
    w5500_read_burst(ptr, cb, buf, len);
 8004724:	89b8      	ldrh	r0, [r7, #12]
 8004726:	88bb      	ldrh	r3, [r7, #4]
 8004728:	7bf9      	ldrb	r1, [r7, #15]
 800472a:	683a      	ldr	r2, [r7, #0]
 800472c:	f7ff fdee 	bl	800430c <w5500_read_burst>

    ptr += len;
 8004730:	89ba      	ldrh	r2, [r7, #12]
 8004732:	88bb      	ldrh	r3, [r7, #4]
 8004734:	4413      	add	r3, r2
 8004736:	b29b      	uxth	r3, r3
 8004738:	81bb      	strh	r3, [r7, #12]
    uint8_t ptr_be[2] = {ptr >> 8, ptr & 0xFF};
 800473a:	89bb      	ldrh	r3, [r7, #12]
 800473c:	0a1b      	lsrs	r3, r3, #8
 800473e:	b29b      	uxth	r3, r3
 8004740:	b2db      	uxtb	r3, r3
 8004742:	723b      	strb	r3, [r7, #8]
 8004744:	89bb      	ldrh	r3, [r7, #12]
 8004746:	b2db      	uxtb	r3, r3
 8004748:	727b      	strb	r3, [r7, #9]
    w5500_socket_write(socket, SN_RX_RD, ptr_be, 2);
 800474a:	f107 0208 	add.w	r2, r7, #8
 800474e:	79f8      	ldrb	r0, [r7, #7]
 8004750:	2302      	movs	r3, #2
 8004752:	2128      	movs	r1, #40	@ 0x28
 8004754:	f7ff fe5f 	bl	8004416 <w5500_socket_write>
    w5500_socket_write_byte(socket, SN_CR, SN_CR_RECV);
 8004758:	79fb      	ldrb	r3, [r7, #7]
 800475a:	2240      	movs	r2, #64	@ 0x40
 800475c:	2101      	movs	r1, #1
 800475e:	4618      	mov	r0, r3
 8004760:	f7ff fe3e 	bl	80043e0 <w5500_socket_write_byte>
    while (w5500_socket_read_byte(socket, SN_CR));
 8004764:	bf00      	nop
 8004766:	79fb      	ldrb	r3, [r7, #7]
 8004768:	2101      	movs	r1, #1
 800476a:	4618      	mov	r0, r3
 800476c:	f7ff fe1c 	bl	80043a8 <w5500_socket_read_byte>
 8004770:	4603      	mov	r3, r0
 8004772:	2b00      	cmp	r3, #0
 8004774:	d1f7      	bne.n	8004766 <w5500_read_data+0x88>
}
 8004776:	bf00      	nop
 8004778:	bf00      	nop
 800477a:	3710      	adds	r7, #16
 800477c:	46bd      	mov	sp, r7
 800477e:	bd80      	pop	{r7, pc}

08004780 <w5500_send>:

void w5500_send(uint8_t socket, const uint8_t *data, uint16_t len) {
 8004780:	b580      	push	{r7, lr}
 8004782:	b086      	sub	sp, #24
 8004784:	af00      	add	r7, sp, #0
 8004786:	4603      	mov	r3, r0
 8004788:	6039      	str	r1, [r7, #0]
 800478a:	71fb      	strb	r3, [r7, #7]
 800478c:	4613      	mov	r3, r2
 800478e:	80bb      	strh	r3, [r7, #4]
    if (len == 0) return;
 8004790:	88bb      	ldrh	r3, [r7, #4]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d077      	beq.n	8004886 <w5500_send+0x106>

    uint16_t ptr;
    w5500_socket_read(socket, SN_TX_WR, (uint8_t*)&ptr, 2);
 8004796:	f107 020c 	add.w	r2, r7, #12
 800479a:	79f8      	ldrb	r0, [r7, #7]
 800479c:	2302      	movs	r3, #2
 800479e:	2124      	movs	r1, #36	@ 0x24
 80047a0:	f7ff fe56 	bl	8004450 <w5500_socket_read>
    ptr = (ptr >> 8) | ((ptr & 0xFF) << 8);
 80047a4:	89bb      	ldrh	r3, [r7, #12]
 80047a6:	0a1b      	lsrs	r3, r3, #8
 80047a8:	b29b      	uxth	r3, r3
 80047aa:	b21a      	sxth	r2, r3
 80047ac:	89bb      	ldrh	r3, [r7, #12]
 80047ae:	b21b      	sxth	r3, r3
 80047b0:	021b      	lsls	r3, r3, #8
 80047b2:	b21b      	sxth	r3, r3
 80047b4:	4313      	orrs	r3, r2
 80047b6:	b21b      	sxth	r3, r3
 80047b8:	b29b      	uxth	r3, r3
 80047ba:	81bb      	strh	r3, [r7, #12]

    uint8_t cb = (socket << 5) | 0x14;  // Block 2 (TX buf), write
 80047bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047c0:	015b      	lsls	r3, r3, #5
 80047c2:	b25b      	sxtb	r3, r3
 80047c4:	f043 0314 	orr.w	r3, r3, #20
 80047c8:	b25b      	sxtb	r3, r3
 80047ca:	75fb      	strb	r3, [r7, #23]
    w5500_write_burst(ptr, cb, data, len);
 80047cc:	89b8      	ldrh	r0, [r7, #12]
 80047ce:	88bb      	ldrh	r3, [r7, #4]
 80047d0:	7df9      	ldrb	r1, [r7, #23]
 80047d2:	683a      	ldr	r2, [r7, #0]
 80047d4:	f7ff fdaf 	bl	8004336 <w5500_write_burst>

    ptr += len;
 80047d8:	89ba      	ldrh	r2, [r7, #12]
 80047da:	88bb      	ldrh	r3, [r7, #4]
 80047dc:	4413      	add	r3, r2
 80047de:	b29b      	uxth	r3, r3
 80047e0:	81bb      	strh	r3, [r7, #12]
    uint8_t ptr_be[2] = {ptr >> 8, ptr & 0xFF};
 80047e2:	89bb      	ldrh	r3, [r7, #12]
 80047e4:	0a1b      	lsrs	r3, r3, #8
 80047e6:	b29b      	uxth	r3, r3
 80047e8:	b2db      	uxtb	r3, r3
 80047ea:	723b      	strb	r3, [r7, #8]
 80047ec:	89bb      	ldrh	r3, [r7, #12]
 80047ee:	b2db      	uxtb	r3, r3
 80047f0:	727b      	strb	r3, [r7, #9]
    w5500_socket_write(socket, SN_TX_WR, ptr_be, 2);
 80047f2:	f107 0208 	add.w	r2, r7, #8
 80047f6:	79f8      	ldrb	r0, [r7, #7]
 80047f8:	2302      	movs	r3, #2
 80047fa:	2124      	movs	r1, #36	@ 0x24
 80047fc:	f7ff fe0b 	bl	8004416 <w5500_socket_write>
    w5500_socket_write_byte(socket, SN_CR, SN_CR_SEND);
 8004800:	79fb      	ldrb	r3, [r7, #7]
 8004802:	2220      	movs	r2, #32
 8004804:	2101      	movs	r1, #1
 8004806:	4618      	mov	r0, r3
 8004808:	f7ff fdea 	bl	80043e0 <w5500_socket_write_byte>
    while (w5500_socket_read_byte(socket, SN_CR));
 800480c:	bf00      	nop
 800480e:	79fb      	ldrb	r3, [r7, #7]
 8004810:	2101      	movs	r1, #1
 8004812:	4618      	mov	r0, r3
 8004814:	f7ff fdc8 	bl	80043a8 <w5500_socket_read_byte>
 8004818:	4603      	mov	r3, r0
 800481a:	2b00      	cmp	r3, #0
 800481c:	d1f7      	bne.n	800480e <w5500_send+0x8e>

    // Wait for SEND_OK or timeout
    uint32_t timeout = HAL_GetTick() + 5000;
 800481e:	f001 fe49 	bl	80064b4 <HAL_GetTick>
 8004822:	4603      	mov	r3, r0
 8004824:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8004828:	3308      	adds	r3, #8
 800482a:	613b      	str	r3, [r7, #16]
    while (HAL_GetTick() < timeout) {
 800482c:	e01e      	b.n	800486c <w5500_send+0xec>
        uint8_t ir = w5500_socket_read_byte(socket, SN_IR);
 800482e:	79fb      	ldrb	r3, [r7, #7]
 8004830:	2102      	movs	r1, #2
 8004832:	4618      	mov	r0, r3
 8004834:	f7ff fdb8 	bl	80043a8 <w5500_socket_read_byte>
 8004838:	4603      	mov	r3, r0
 800483a:	73fb      	strb	r3, [r7, #15]
        if (ir & 0x08) {  // TIMEOUT
 800483c:	7bfb      	ldrb	r3, [r7, #15]
 800483e:	f003 0308 	and.w	r3, r3, #8
 8004842:	2b00      	cmp	r3, #0
 8004844:	d006      	beq.n	8004854 <w5500_send+0xd4>
            w5500_socket_write_byte(socket, SN_IR, 0x08);  // Clear
 8004846:	79fb      	ldrb	r3, [r7, #7]
 8004848:	2208      	movs	r2, #8
 800484a:	2102      	movs	r1, #2
 800484c:	4618      	mov	r0, r3
 800484e:	f7ff fdc7 	bl	80043e0 <w5500_socket_write_byte>
            break;
 8004852:	e011      	b.n	8004878 <w5500_send+0xf8>
        }
        if (ir & 0x04) {  // SEND_OK
 8004854:	7bfb      	ldrb	r3, [r7, #15]
 8004856:	f003 0304 	and.w	r3, r3, #4
 800485a:	2b00      	cmp	r3, #0
 800485c:	d006      	beq.n	800486c <w5500_send+0xec>
            w5500_socket_write_byte(socket, SN_IR, 0x04);
 800485e:	79fb      	ldrb	r3, [r7, #7]
 8004860:	2204      	movs	r2, #4
 8004862:	2102      	movs	r1, #2
 8004864:	4618      	mov	r0, r3
 8004866:	f7ff fdbb 	bl	80043e0 <w5500_socket_write_byte>
            return;
 800486a:	e00d      	b.n	8004888 <w5500_send+0x108>
    while (HAL_GetTick() < timeout) {
 800486c:	f001 fe22 	bl	80064b4 <HAL_GetTick>
 8004870:	4602      	mov	r2, r0
 8004872:	693b      	ldr	r3, [r7, #16]
 8004874:	4293      	cmp	r3, r2
 8004876:	d8da      	bhi.n	800482e <w5500_send+0xae>
        }
    }
    // Timeout: Close socket
    w5500_socket_write_byte(socket, SN_CR, SN_CR_CLOSE);
 8004878:	79fb      	ldrb	r3, [r7, #7]
 800487a:	2210      	movs	r2, #16
 800487c:	2101      	movs	r1, #1
 800487e:	4618      	mov	r0, r3
 8004880:	f7ff fdae 	bl	80043e0 <w5500_socket_write_byte>
 8004884:	e000      	b.n	8004888 <w5500_send+0x108>
    if (len == 0) return;
 8004886:	bf00      	nop
}
 8004888:	3718      	adds	r7, #24
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}

0800488e <w5500_udp_send>:

void w5500_udp_send(uint8_t socket, const uint8_t *data, uint16_t len,
                    const uint8_t *dest_ip, uint16_t dest_port) {
 800488e:	b580      	push	{r7, lr}
 8004890:	b086      	sub	sp, #24
 8004892:	af00      	add	r7, sp, #0
 8004894:	60b9      	str	r1, [r7, #8]
 8004896:	607b      	str	r3, [r7, #4]
 8004898:	4603      	mov	r3, r0
 800489a:	73fb      	strb	r3, [r7, #15]
 800489c:	4613      	mov	r3, r2
 800489e:	81bb      	strh	r3, [r7, #12]
    w5500_socket_write(socket, SN_DIPR, dest_ip, 4);
 80048a0:	7bf8      	ldrb	r0, [r7, #15]
 80048a2:	2304      	movs	r3, #4
 80048a4:	687a      	ldr	r2, [r7, #4]
 80048a6:	210c      	movs	r1, #12
 80048a8:	f7ff fdb5 	bl	8004416 <w5500_socket_write>
    uint8_t port_be[2] = {dest_port >> 8, dest_port & 0xFF};
 80048ac:	8c3b      	ldrh	r3, [r7, #32]
 80048ae:	0a1b      	lsrs	r3, r3, #8
 80048b0:	b29b      	uxth	r3, r3
 80048b2:	b2db      	uxtb	r3, r3
 80048b4:	753b      	strb	r3, [r7, #20]
 80048b6:	8c3b      	ldrh	r3, [r7, #32]
 80048b8:	b2db      	uxtb	r3, r3
 80048ba:	757b      	strb	r3, [r7, #21]
    w5500_socket_write(socket, SN_DPORT, port_be, 2);
 80048bc:	f107 0214 	add.w	r2, r7, #20
 80048c0:	7bf8      	ldrb	r0, [r7, #15]
 80048c2:	2302      	movs	r3, #2
 80048c4:	2110      	movs	r1, #16
 80048c6:	f7ff fda6 	bl	8004416 <w5500_socket_write>
    w5500_send(socket, data, len);
 80048ca:	89ba      	ldrh	r2, [r7, #12]
 80048cc:	7bfb      	ldrb	r3, [r7, #15]
 80048ce:	68b9      	ldr	r1, [r7, #8]
 80048d0:	4618      	mov	r0, r3
 80048d2:	f7ff ff55 	bl	8004780 <w5500_send>
}
 80048d6:	bf00      	nop
 80048d8:	3718      	adds	r7, #24
 80048da:	46bd      	mov	sp, r7
 80048dc:	bd80      	pop	{r7, pc}

080048de <w5500_get_ip>:

void w5500_get_ip(uint8_t *ip) {
 80048de:	b580      	push	{r7, lr}
 80048e0:	b082      	sub	sp, #8
 80048e2:	af00      	add	r7, sp, #0
 80048e4:	6078      	str	r0, [r7, #4]
    w5500_common_read(SIPR, ip, 4);
 80048e6:	2204      	movs	r2, #4
 80048e8:	6879      	ldr	r1, [r7, #4]
 80048ea:	200f      	movs	r0, #15
 80048ec:	f7ff fd4a 	bl	8004384 <w5500_common_read>
}
 80048f0:	bf00      	nop
 80048f2:	3708      	adds	r7, #8
 80048f4:	46bd      	mov	sp, r7
 80048f6:	bd80      	pop	{r7, pc}

080048f8 <w5500_get_mac>:

void w5500_get_mac(uint8_t *mac) {
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b082      	sub	sp, #8
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
    w5500_common_read(SHAR, mac, 6);
 8004900:	2206      	movs	r2, #6
 8004902:	6879      	ldr	r1, [r7, #4]
 8004904:	2009      	movs	r0, #9
 8004906:	f7ff fd3d 	bl	8004384 <w5500_common_read>
}
 800490a:	bf00      	nop
 800490c:	3708      	adds	r7, #8
 800490e:	46bd      	mov	sp, r7
 8004910:	bd80      	pop	{r7, pc}
	...

08004914 <w5500_dhcp_init>:

void w5500_dhcp_init(void) {
 8004914:	b580      	push	{r7, lr}
 8004916:	af00      	add	r7, sp, #0
    if (ip_mode != IP_MODE_DHCP) return;
 8004918:	4b1b      	ldr	r3, [pc, #108]	@ (8004988 <w5500_dhcp_init+0x74>)
 800491a:	781b      	ldrb	r3, [r3, #0]
 800491c:	2b01      	cmp	r3, #1
 800491e:	d131      	bne.n	8004984 <w5500_dhcp_init+0x70>

    // Open DHCP socket (UDP)
    w5500_socket_write_byte(W5500_DHCP_SOCKET, SN_CR, SN_CR_CLOSE);
 8004920:	2210      	movs	r2, #16
 8004922:	2101      	movs	r1, #1
 8004924:	2006      	movs	r0, #6
 8004926:	f7ff fd5b 	bl	80043e0 <w5500_socket_write_byte>
    while (w5500_socket_read_byte(W5500_DHCP_SOCKET, SN_CR));
 800492a:	bf00      	nop
 800492c:	2101      	movs	r1, #1
 800492e:	2006      	movs	r0, #6
 8004930:	f7ff fd3a 	bl	80043a8 <w5500_socket_read_byte>
 8004934:	4603      	mov	r3, r0
 8004936:	2b00      	cmp	r3, #0
 8004938:	d1f8      	bne.n	800492c <w5500_dhcp_init+0x18>
    w5500_socket_write_byte(W5500_DHCP_SOCKET, SN_MR, SN_MR_UDP);
 800493a:	2202      	movs	r2, #2
 800493c:	2100      	movs	r1, #0
 800493e:	2006      	movs	r0, #6
 8004940:	f7ff fd4e 	bl	80043e0 <w5500_socket_write_byte>
    w5500_socket_write_byte(W5500_DHCP_SOCKET, SN_PORT, 68 >> 8);
 8004944:	2200      	movs	r2, #0
 8004946:	2104      	movs	r1, #4
 8004948:	2006      	movs	r0, #6
 800494a:	f7ff fd49 	bl	80043e0 <w5500_socket_write_byte>
    w5500_socket_write_byte(W5500_DHCP_SOCKET, SN_PORT + 1, 68 & 0xFF);
 800494e:	2244      	movs	r2, #68	@ 0x44
 8004950:	2105      	movs	r1, #5
 8004952:	2006      	movs	r0, #6
 8004954:	f7ff fd44 	bl	80043e0 <w5500_socket_write_byte>
    w5500_socket_write_byte(W5500_DHCP_SOCKET, SN_CR, SN_CR_OPEN);
 8004958:	2201      	movs	r2, #1
 800495a:	2101      	movs	r1, #1
 800495c:	2006      	movs	r0, #6
 800495e:	f7ff fd3f 	bl	80043e0 <w5500_socket_write_byte>
    while (w5500_socket_read_byte(W5500_DHCP_SOCKET, SN_CR));
 8004962:	bf00      	nop
 8004964:	2101      	movs	r1, #1
 8004966:	2006      	movs	r0, #6
 8004968:	f7ff fd1e 	bl	80043a8 <w5500_socket_read_byte>
 800496c:	4603      	mov	r3, r0
 800496e:	2b00      	cmp	r3, #0
 8004970:	d1f8      	bne.n	8004964 <w5500_dhcp_init+0x50>

    dhcp_state = 0;
 8004972:	4b06      	ldr	r3, [pc, #24]	@ (800498c <w5500_dhcp_init+0x78>)
 8004974:	2200      	movs	r2, #0
 8004976:	701a      	strb	r2, [r3, #0]
    dhcp_tick = HAL_GetTick();
 8004978:	f001 fd9c 	bl	80064b4 <HAL_GetTick>
 800497c:	4603      	mov	r3, r0
 800497e:	4a04      	ldr	r2, [pc, #16]	@ (8004990 <w5500_dhcp_init+0x7c>)
 8004980:	6013      	str	r3, [r2, #0]
 8004982:	e000      	b.n	8004986 <w5500_dhcp_init+0x72>
    if (ip_mode != IP_MODE_DHCP) return;
 8004984:	bf00      	nop
}
 8004986:	bd80      	pop	{r7, pc}
 8004988:	20002e70 	.word	0x20002e70
 800498c:	20002e68 	.word	0x20002e68
 8004990:	20002e6c 	.word	0x20002e6c

08004994 <w5500_dhcp_run>:

bool w5500_dhcp_run(void) {
 8004994:	b580      	push	{r7, lr}
 8004996:	b092      	sub	sp, #72	@ 0x48
 8004998:	af02      	add	r7, sp, #8
    if (ip_mode != IP_MODE_DHCP || dhcp_state == 2) return dhcp_state == 2;
 800499a:	4b99      	ldr	r3, [pc, #612]	@ (8004c00 <w5500_dhcp_run+0x26c>)
 800499c:	781b      	ldrb	r3, [r3, #0]
 800499e:	2b01      	cmp	r3, #1
 80049a0:	d103      	bne.n	80049aa <w5500_dhcp_run+0x16>
 80049a2:	4b98      	ldr	r3, [pc, #608]	@ (8004c04 <w5500_dhcp_run+0x270>)
 80049a4:	781b      	ldrb	r3, [r3, #0]
 80049a6:	2b02      	cmp	r3, #2
 80049a8:	d107      	bne.n	80049ba <w5500_dhcp_run+0x26>
 80049aa:	4b96      	ldr	r3, [pc, #600]	@ (8004c04 <w5500_dhcp_run+0x270>)
 80049ac:	781b      	ldrb	r3, [r3, #0]
 80049ae:	2b02      	cmp	r3, #2
 80049b0:	bf0c      	ite	eq
 80049b2:	2301      	moveq	r3, #1
 80049b4:	2300      	movne	r3, #0
 80049b6:	b2db      	uxtb	r3, r3
 80049b8:	e176      	b.n	8004ca8 <w5500_dhcp_run+0x314>

    uint32_t now = HAL_GetTick();
 80049ba:	f001 fd7b 	bl	80064b4 <HAL_GetTick>
 80049be:	6338      	str	r0, [r7, #48]	@ 0x30
    if (now - dhcp_tick < 100) return false;  // Poll every 100ms
 80049c0:	4b91      	ldr	r3, [pc, #580]	@ (8004c08 <w5500_dhcp_run+0x274>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049c6:	1ad3      	subs	r3, r2, r3
 80049c8:	2b63      	cmp	r3, #99	@ 0x63
 80049ca:	d801      	bhi.n	80049d0 <w5500_dhcp_run+0x3c>
 80049cc:	2300      	movs	r3, #0
 80049ce:	e16b      	b.n	8004ca8 <w5500_dhcp_run+0x314>
    dhcp_tick = now;
 80049d0:	4a8d      	ldr	r2, [pc, #564]	@ (8004c08 <w5500_dhcp_run+0x274>)
 80049d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049d4:	6013      	str	r3, [r2, #0]

    uint16_t len = w5500_get_rx_size(W5500_DHCP_SOCKET);
 80049d6:	2006      	movs	r0, #6
 80049d8:	f7ff fe64 	bl	80046a4 <w5500_get_rx_size>
 80049dc:	4603      	mov	r3, r0
 80049de:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    if (len > 0) {
 80049e0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d00f      	beq.n	8004a06 <w5500_dhcp_run+0x72>
        w5500_read_data(W5500_DHCP_SOCKET, dhcp_buffer, len > DHCP_MSG_LEN ? DHCP_MSG_LEN : len);
 80049e6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80049e8:	f5b3 7f10 	cmp.w	r3, #576	@ 0x240
 80049ec:	bf28      	it	cs
 80049ee:	f44f 7310 	movcs.w	r3, #576	@ 0x240
 80049f2:	b29b      	uxth	r3, r3
 80049f4:	461a      	mov	r2, r3
 80049f6:	4985      	ldr	r1, [pc, #532]	@ (8004c0c <w5500_dhcp_run+0x278>)
 80049f8:	2006      	movs	r0, #6
 80049fa:	f7ff fe70 	bl	80046de <w5500_read_data>
    } else {
        return false;  // Retry logic if needed
    }

    // Parse OFFER/ACK
    if (len < 240 || dhcp_buffer[0] != 0x02) return false;
 80049fe:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8004a00:	2bef      	cmp	r3, #239	@ 0xef
 8004a02:	d955      	bls.n	8004ab0 <w5500_dhcp_run+0x11c>
 8004a04:	e050      	b.n	8004aa8 <w5500_dhcp_run+0x114>
    } else if (dhcp_state == 0) {
 8004a06:	4b7f      	ldr	r3, [pc, #508]	@ (8004c04 <w5500_dhcp_run+0x270>)
 8004a08:	781b      	ldrb	r3, [r3, #0]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d14a      	bne.n	8004aa4 <w5500_dhcp_run+0x110>
        memset(dhcp_buffer, 0, DHCP_MSG_LEN);
 8004a0e:	f44f 7210 	mov.w	r2, #576	@ 0x240
 8004a12:	2100      	movs	r1, #0
 8004a14:	487d      	ldr	r0, [pc, #500]	@ (8004c0c <w5500_dhcp_run+0x278>)
 8004a16:	f00c f821 	bl	8010a5c <memset>
        dhcp_buffer[0] = 0x01; dhcp_buffer[1] = 0x01; dhcp_buffer[2] = 0x06; dhcp_buffer[4] = 0x01;
 8004a1a:	4b7c      	ldr	r3, [pc, #496]	@ (8004c0c <w5500_dhcp_run+0x278>)
 8004a1c:	2201      	movs	r2, #1
 8004a1e:	701a      	strb	r2, [r3, #0]
 8004a20:	4b7a      	ldr	r3, [pc, #488]	@ (8004c0c <w5500_dhcp_run+0x278>)
 8004a22:	2201      	movs	r2, #1
 8004a24:	705a      	strb	r2, [r3, #1]
 8004a26:	4b79      	ldr	r3, [pc, #484]	@ (8004c0c <w5500_dhcp_run+0x278>)
 8004a28:	2206      	movs	r2, #6
 8004a2a:	709a      	strb	r2, [r3, #2]
 8004a2c:	4b77      	ldr	r3, [pc, #476]	@ (8004c0c <w5500_dhcp_run+0x278>)
 8004a2e:	2201      	movs	r2, #1
 8004a30:	711a      	strb	r2, [r3, #4]
        memcpy(&dhcp_buffer[8], dhcp_xid, 4);
 8004a32:	4b77      	ldr	r3, [pc, #476]	@ (8004c10 <w5500_dhcp_run+0x27c>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	4a75      	ldr	r2, [pc, #468]	@ (8004c0c <w5500_dhcp_run+0x278>)
 8004a38:	6093      	str	r3, [r2, #8]
        w5500_get_mac(&dhcp_buffer[28]);
 8004a3a:	4876      	ldr	r0, [pc, #472]	@ (8004c14 <w5500_dhcp_run+0x280>)
 8004a3c:	f7ff ff5c 	bl	80048f8 <w5500_get_mac>
        uint8_t *opt = &dhcp_buffer[240];
 8004a40:	4b75      	ldr	r3, [pc, #468]	@ (8004c18 <w5500_dhcp_run+0x284>)
 8004a42:	62bb      	str	r3, [r7, #40]	@ 0x28
        opt[0] = 0x63; opt[1] = 0x82; opt[2] = 0x53; opt[3] = 0x63;
 8004a44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a46:	2263      	movs	r2, #99	@ 0x63
 8004a48:	701a      	strb	r2, [r3, #0]
 8004a4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a4c:	3301      	adds	r3, #1
 8004a4e:	2282      	movs	r2, #130	@ 0x82
 8004a50:	701a      	strb	r2, [r3, #0]
 8004a52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a54:	3302      	adds	r3, #2
 8004a56:	2253      	movs	r2, #83	@ 0x53
 8004a58:	701a      	strb	r2, [r3, #0]
 8004a5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a5c:	3303      	adds	r3, #3
 8004a5e:	2263      	movs	r2, #99	@ 0x63
 8004a60:	701a      	strb	r2, [r3, #0]
        opt[4] = 0x35; opt[5] = 0x01; opt[6] = 0x01;
 8004a62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a64:	3304      	adds	r3, #4
 8004a66:	2235      	movs	r2, #53	@ 0x35
 8004a68:	701a      	strb	r2, [r3, #0]
 8004a6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a6c:	3305      	adds	r3, #5
 8004a6e:	2201      	movs	r2, #1
 8004a70:	701a      	strb	r2, [r3, #0]
 8004a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a74:	3306      	adds	r3, #6
 8004a76:	2201      	movs	r2, #1
 8004a78:	701a      	strb	r2, [r3, #0]
        opt[7] = 0xFF;
 8004a7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a7c:	3307      	adds	r3, #7
 8004a7e:	22ff      	movs	r2, #255	@ 0xff
 8004a80:	701a      	strb	r2, [r3, #0]
        uint8_t broadcast_ip[4] = {255, 255, 255, 255};
 8004a82:	f04f 33ff 	mov.w	r3, #4294967295
 8004a86:	60fb      	str	r3, [r7, #12]
        w5500_udp_send(W5500_DHCP_SOCKET, dhcp_buffer, 240 + 8, broadcast_ip, 67);
 8004a88:	f107 030c 	add.w	r3, r7, #12
 8004a8c:	2243      	movs	r2, #67	@ 0x43
 8004a8e:	9200      	str	r2, [sp, #0]
 8004a90:	22f8      	movs	r2, #248	@ 0xf8
 8004a92:	495e      	ldr	r1, [pc, #376]	@ (8004c0c <w5500_dhcp_run+0x278>)
 8004a94:	2006      	movs	r0, #6
 8004a96:	f7ff fefa 	bl	800488e <w5500_udp_send>
        dhcp_state = 1;
 8004a9a:	4b5a      	ldr	r3, [pc, #360]	@ (8004c04 <w5500_dhcp_run+0x270>)
 8004a9c:	2201      	movs	r2, #1
 8004a9e:	701a      	strb	r2, [r3, #0]
        return false;
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	e101      	b.n	8004ca8 <w5500_dhcp_run+0x314>
        return false;  // Retry logic if needed
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	e0ff      	b.n	8004ca8 <w5500_dhcp_run+0x314>
    if (len < 240 || dhcp_buffer[0] != 0x02) return false;
 8004aa8:	4b58      	ldr	r3, [pc, #352]	@ (8004c0c <w5500_dhcp_run+0x278>)
 8004aaa:	781b      	ldrb	r3, [r3, #0]
 8004aac:	2b02      	cmp	r3, #2
 8004aae:	d001      	beq.n	8004ab4 <w5500_dhcp_run+0x120>
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	e0f9      	b.n	8004ca8 <w5500_dhcp_run+0x314>

    uint8_t *options = &dhcp_buffer[240];
 8004ab4:	4b58      	ldr	r3, [pc, #352]	@ (8004c18 <w5500_dhcp_run+0x284>)
 8004ab6:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t msg_type = 0;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    for (int i = 0; i < len - 240; ) {
 8004abe:	2300      	movs	r3, #0
 8004ac0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004ac2:	e025      	b.n	8004b10 <w5500_dhcp_run+0x17c>
        uint8_t opt = options[i];
 8004ac4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ac6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ac8:	4413      	add	r3, r2
 8004aca:	781b      	ldrb	r3, [r3, #0]
 8004acc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        if (opt == 0xFF) break;
 8004ad0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004ad4:	2bff      	cmp	r3, #255	@ 0xff
 8004ad6:	d021      	beq.n	8004b1c <w5500_dhcp_run+0x188>
        uint8_t optlen = options[i + 1];
 8004ad8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ada:	3301      	adds	r3, #1
 8004adc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ade:	4413      	add	r3, r2
 8004ae0:	781b      	ldrb	r3, [r3, #0]
 8004ae2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        if (opt == 0x35 && optlen == 1) msg_type = options[i + 2];
 8004ae6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004aea:	2b35      	cmp	r3, #53	@ 0x35
 8004aec:	d10a      	bne.n	8004b04 <w5500_dhcp_run+0x170>
 8004aee:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8004af2:	2b01      	cmp	r3, #1
 8004af4:	d106      	bne.n	8004b04 <w5500_dhcp_run+0x170>
 8004af6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004af8:	3302      	adds	r3, #2
 8004afa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004afc:	4413      	add	r3, r2
 8004afe:	781b      	ldrb	r3, [r3, #0]
 8004b00:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        i += 2 + optlen;
 8004b04:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8004b08:	3302      	adds	r3, #2
 8004b0a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004b0c:	4413      	add	r3, r2
 8004b0e:	63bb      	str	r3, [r7, #56]	@ 0x38
    for (int i = 0; i < len - 240; ) {
 8004b10:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8004b12:	3bf0      	subs	r3, #240	@ 0xf0
 8004b14:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004b16:	429a      	cmp	r2, r3
 8004b18:	dbd4      	blt.n	8004ac4 <w5500_dhcp_run+0x130>
 8004b1a:	e000      	b.n	8004b1e <w5500_dhcp_run+0x18a>
        if (opt == 0xFF) break;
 8004b1c:	bf00      	nop
    }

    if (msg_type == 2) {  // OFFER
 8004b1e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004b22:	2b02      	cmp	r3, #2
 8004b24:	d156      	bne.n	8004bd4 <w5500_dhcp_run+0x240>
        // Send REQUEST
        dhcp_state = 1;
 8004b26:	4b37      	ldr	r3, [pc, #220]	@ (8004c04 <w5500_dhcp_run+0x270>)
 8004b28:	2201      	movs	r2, #1
 8004b2a:	701a      	strb	r2, [r3, #0]
        memset(dhcp_buffer, 0, DHCP_MSG_LEN);
 8004b2c:	f44f 7210 	mov.w	r2, #576	@ 0x240
 8004b30:	2100      	movs	r1, #0
 8004b32:	4836      	ldr	r0, [pc, #216]	@ (8004c0c <w5500_dhcp_run+0x278>)
 8004b34:	f00b ff92 	bl	8010a5c <memset>
        dhcp_buffer[0] = 0x01; dhcp_buffer[1] = 0x01; dhcp_buffer[2] = 0x06; dhcp_buffer[4] = 0x01;
 8004b38:	4b34      	ldr	r3, [pc, #208]	@ (8004c0c <w5500_dhcp_run+0x278>)
 8004b3a:	2201      	movs	r2, #1
 8004b3c:	701a      	strb	r2, [r3, #0]
 8004b3e:	4b33      	ldr	r3, [pc, #204]	@ (8004c0c <w5500_dhcp_run+0x278>)
 8004b40:	2201      	movs	r2, #1
 8004b42:	705a      	strb	r2, [r3, #1]
 8004b44:	4b31      	ldr	r3, [pc, #196]	@ (8004c0c <w5500_dhcp_run+0x278>)
 8004b46:	2206      	movs	r2, #6
 8004b48:	709a      	strb	r2, [r3, #2]
 8004b4a:	4b30      	ldr	r3, [pc, #192]	@ (8004c0c <w5500_dhcp_run+0x278>)
 8004b4c:	2201      	movs	r2, #1
 8004b4e:	711a      	strb	r2, [r3, #4]
        memcpy(&dhcp_buffer[8], dhcp_xid, 4);
 8004b50:	4b2f      	ldr	r3, [pc, #188]	@ (8004c10 <w5500_dhcp_run+0x27c>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	4a2d      	ldr	r2, [pc, #180]	@ (8004c0c <w5500_dhcp_run+0x278>)
 8004b56:	6093      	str	r3, [r2, #8]
        w5500_get_mac(&dhcp_buffer[28]);
 8004b58:	482e      	ldr	r0, [pc, #184]	@ (8004c14 <w5500_dhcp_run+0x280>)
 8004b5a:	f7ff fecd 	bl	80048f8 <w5500_get_mac>

        uint8_t *opt = &dhcp_buffer[240];
 8004b5e:	4b2e      	ldr	r3, [pc, #184]	@ (8004c18 <w5500_dhcp_run+0x284>)
 8004b60:	613b      	str	r3, [r7, #16]
        opt[0] = 0x63; opt[1] = 0x82; opt[2] = 0x53; opt[3] = 0x63;
 8004b62:	693b      	ldr	r3, [r7, #16]
 8004b64:	2263      	movs	r2, #99	@ 0x63
 8004b66:	701a      	strb	r2, [r3, #0]
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	3301      	adds	r3, #1
 8004b6c:	2282      	movs	r2, #130	@ 0x82
 8004b6e:	701a      	strb	r2, [r3, #0]
 8004b70:	693b      	ldr	r3, [r7, #16]
 8004b72:	3302      	adds	r3, #2
 8004b74:	2253      	movs	r2, #83	@ 0x53
 8004b76:	701a      	strb	r2, [r3, #0]
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	3303      	adds	r3, #3
 8004b7c:	2263      	movs	r2, #99	@ 0x63
 8004b7e:	701a      	strb	r2, [r3, #0]
        opt[4] = 0x35; opt[5] = 0x01; opt[6] = 0x03;
 8004b80:	693b      	ldr	r3, [r7, #16]
 8004b82:	3304      	adds	r3, #4
 8004b84:	2235      	movs	r2, #53	@ 0x35
 8004b86:	701a      	strb	r2, [r3, #0]
 8004b88:	693b      	ldr	r3, [r7, #16]
 8004b8a:	3305      	adds	r3, #5
 8004b8c:	2201      	movs	r2, #1
 8004b8e:	701a      	strb	r2, [r3, #0]
 8004b90:	693b      	ldr	r3, [r7, #16]
 8004b92:	3306      	adds	r3, #6
 8004b94:	2203      	movs	r2, #3
 8004b96:	701a      	strb	r2, [r3, #0]
        opt[7] = 0x32; opt[8] = 0x04; memcpy(&opt[9], &dhcp_buffer[16], 4);  // Requested IP from OFFER
 8004b98:	693b      	ldr	r3, [r7, #16]
 8004b9a:	3307      	adds	r3, #7
 8004b9c:	2232      	movs	r2, #50	@ 0x32
 8004b9e:	701a      	strb	r2, [r3, #0]
 8004ba0:	693b      	ldr	r3, [r7, #16]
 8004ba2:	3308      	adds	r3, #8
 8004ba4:	2204      	movs	r2, #4
 8004ba6:	701a      	strb	r2, [r3, #0]
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	3309      	adds	r3, #9
 8004bac:	4a17      	ldr	r2, [pc, #92]	@ (8004c0c <w5500_dhcp_run+0x278>)
 8004bae:	6912      	ldr	r2, [r2, #16]
 8004bb0:	601a      	str	r2, [r3, #0]
        opt[13] = 0xFF;
 8004bb2:	693b      	ldr	r3, [r7, #16]
 8004bb4:	330d      	adds	r3, #13
 8004bb6:	22ff      	movs	r2, #255	@ 0xff
 8004bb8:	701a      	strb	r2, [r3, #0]

        uint8_t broadcast_ip[4] = {255, 255, 255, 255};
 8004bba:	f04f 33ff 	mov.w	r3, #4294967295
 8004bbe:	60bb      	str	r3, [r7, #8]
        w5500_udp_send(W5500_DHCP_SOCKET, dhcp_buffer, 240 + 14, broadcast_ip, 67);
 8004bc0:	f107 0308 	add.w	r3, r7, #8
 8004bc4:	2243      	movs	r2, #67	@ 0x43
 8004bc6:	9200      	str	r2, [sp, #0]
 8004bc8:	22fe      	movs	r2, #254	@ 0xfe
 8004bca:	4910      	ldr	r1, [pc, #64]	@ (8004c0c <w5500_dhcp_run+0x278>)
 8004bcc:	2006      	movs	r0, #6
 8004bce:	f7ff fe5e 	bl	800488e <w5500_udp_send>
 8004bd2:	e068      	b.n	8004ca6 <w5500_dhcp_run+0x312>
    } else if (msg_type == 5) {  // ACK
 8004bd4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004bd8:	2b05      	cmp	r3, #5
 8004bda:	d164      	bne.n	8004ca6 <w5500_dhcp_run+0x312>
        uint8_t *yiaddr = &dhcp_buffer[16];
 8004bdc:	4b0f      	ldr	r3, [pc, #60]	@ (8004c1c <w5500_dhcp_run+0x288>)
 8004bde:	61fb      	str	r3, [r7, #28]
        w5500_common_write(SIPR, yiaddr, 4);
 8004be0:	2204      	movs	r2, #4
 8004be2:	69f9      	ldr	r1, [r7, #28]
 8004be4:	200f      	movs	r0, #15
 8004be6:	f7ff fbbb 	bl	8004360 <w5500_common_write>

        uint8_t subnet[4] = {255, 255, 255, 0};
 8004bea:	f06f 437f 	mvn.w	r3, #4278190080	@ 0xff000000
 8004bee:	607b      	str	r3, [r7, #4]
        uint8_t gateway[4] = {0};
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	603b      	str	r3, [r7, #0]
        uint8_t *options = &dhcp_buffer[240];
 8004bf4:	4b08      	ldr	r3, [pc, #32]	@ (8004c18 <w5500_dhcp_run+0x284>)
 8004bf6:	61bb      	str	r3, [r7, #24]
        for (int i = 0; i < len - 240; ) {
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	637b      	str	r3, [r7, #52]	@ 0x34
 8004bfc:	e03b      	b.n	8004c76 <w5500_dhcp_run+0x2e2>
 8004bfe:	bf00      	nop
 8004c00:	20002e70 	.word	0x20002e70
 8004c04:	20002e68 	.word	0x20002e68
 8004c08:	20002e6c 	.word	0x20002e6c
 8004c0c:	20002c28 	.word	0x20002c28
 8004c10:	20000018 	.word	0x20000018
 8004c14:	20002c44 	.word	0x20002c44
 8004c18:	20002d18 	.word	0x20002d18
 8004c1c:	20002c38 	.word	0x20002c38
            uint8_t opt = options[i];
 8004c20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c22:	69ba      	ldr	r2, [r7, #24]
 8004c24:	4413      	add	r3, r2
 8004c26:	781b      	ldrb	r3, [r3, #0]
 8004c28:	75fb      	strb	r3, [r7, #23]
            if (opt == 0xFF) break;
 8004c2a:	7dfb      	ldrb	r3, [r7, #23]
 8004c2c:	2bff      	cmp	r3, #255	@ 0xff
 8004c2e:	d028      	beq.n	8004c82 <w5500_dhcp_run+0x2ee>
            uint8_t optlen = options[i + 1];
 8004c30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c32:	3301      	adds	r3, #1
 8004c34:	69ba      	ldr	r2, [r7, #24]
 8004c36:	4413      	add	r3, r2
 8004c38:	781b      	ldrb	r3, [r3, #0]
 8004c3a:	75bb      	strb	r3, [r7, #22]
            if (opt == 1 && optlen == 4) memcpy(subnet, &options[i + 2], 4);
 8004c3c:	7dfb      	ldrb	r3, [r7, #23]
 8004c3e:	2b01      	cmp	r3, #1
 8004c40:	d108      	bne.n	8004c54 <w5500_dhcp_run+0x2c0>
 8004c42:	7dbb      	ldrb	r3, [r7, #22]
 8004c44:	2b04      	cmp	r3, #4
 8004c46:	d105      	bne.n	8004c54 <w5500_dhcp_run+0x2c0>
 8004c48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c4a:	3302      	adds	r3, #2
 8004c4c:	69ba      	ldr	r2, [r7, #24]
 8004c4e:	4413      	add	r3, r2
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	607b      	str	r3, [r7, #4]
            if (opt == 3 && optlen == 4) memcpy(gateway, &options[i + 2], 4);
 8004c54:	7dfb      	ldrb	r3, [r7, #23]
 8004c56:	2b03      	cmp	r3, #3
 8004c58:	d108      	bne.n	8004c6c <w5500_dhcp_run+0x2d8>
 8004c5a:	7dbb      	ldrb	r3, [r7, #22]
 8004c5c:	2b04      	cmp	r3, #4
 8004c5e:	d105      	bne.n	8004c6c <w5500_dhcp_run+0x2d8>
 8004c60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c62:	3302      	adds	r3, #2
 8004c64:	69ba      	ldr	r2, [r7, #24]
 8004c66:	4413      	add	r3, r2
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	603b      	str	r3, [r7, #0]
            i += 2 + optlen;
 8004c6c:	7dbb      	ldrb	r3, [r7, #22]
 8004c6e:	3302      	adds	r3, #2
 8004c70:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004c72:	4413      	add	r3, r2
 8004c74:	637b      	str	r3, [r7, #52]	@ 0x34
        for (int i = 0; i < len - 240; ) {
 8004c76:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8004c78:	3bf0      	subs	r3, #240	@ 0xf0
 8004c7a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004c7c:	429a      	cmp	r2, r3
 8004c7e:	dbcf      	blt.n	8004c20 <w5500_dhcp_run+0x28c>
 8004c80:	e000      	b.n	8004c84 <w5500_dhcp_run+0x2f0>
            if (opt == 0xFF) break;
 8004c82:	bf00      	nop
        }
        w5500_common_write(SUBR, subnet, 4);
 8004c84:	1d3b      	adds	r3, r7, #4
 8004c86:	2204      	movs	r2, #4
 8004c88:	4619      	mov	r1, r3
 8004c8a:	2005      	movs	r0, #5
 8004c8c:	f7ff fb68 	bl	8004360 <w5500_common_write>
        w5500_common_write(GAR, gateway, 4);
 8004c90:	463b      	mov	r3, r7
 8004c92:	2204      	movs	r2, #4
 8004c94:	4619      	mov	r1, r3
 8004c96:	2001      	movs	r0, #1
 8004c98:	f7ff fb62 	bl	8004360 <w5500_common_write>

        dhcp_state = 2;
 8004c9c:	4b04      	ldr	r3, [pc, #16]	@ (8004cb0 <w5500_dhcp_run+0x31c>)
 8004c9e:	2202      	movs	r2, #2
 8004ca0:	701a      	strb	r2, [r3, #0]
        return true;
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	e000      	b.n	8004ca8 <w5500_dhcp_run+0x314>
    }
    return false;
 8004ca6:	2300      	movs	r3, #0
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	3740      	adds	r7, #64	@ 0x40
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd80      	pop	{r7, pc}
 8004cb0:	20002e68 	.word	0x20002e68

08004cb4 <w5500_get_ip_mode>:

ip_mode_t w5500_get_ip_mode(void) { return ip_mode; }
 8004cb4:	b480      	push	{r7}
 8004cb6:	af00      	add	r7, sp, #0
 8004cb8:	4b03      	ldr	r3, [pc, #12]	@ (8004cc8 <w5500_get_ip_mode+0x14>)
 8004cba:	781b      	ldrb	r3, [r3, #0]
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc4:	4770      	bx	lr
 8004cc6:	bf00      	nop
 8004cc8:	20002e70 	.word	0x20002e70

08004ccc <_w5500_select>:
static inline void _w5500_select(void)   { HAL_GPIO_WritePin(CS_GPIO_PORT, CS_PIN, GPIO_PIN_RESET); }
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	af00      	add	r7, sp, #0
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	2180      	movs	r1, #128	@ 0x80
 8004cd4:	4802      	ldr	r0, [pc, #8]	@ (8004ce0 <_w5500_select+0x14>)
 8004cd6:	f003 f869 	bl	8007dac <HAL_GPIO_WritePin>
 8004cda:	bf00      	nop
 8004cdc:	bd80      	pop	{r7, pc}
 8004cde:	bf00      	nop
 8004ce0:	40020400 	.word	0x40020400

08004ce4 <_w5500_deselect>:
static inline void _w5500_deselect(void) { HAL_GPIO_WritePin(CS_GPIO_PORT, CS_PIN, GPIO_PIN_SET); }
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	af00      	add	r7, sp, #0
 8004ce8:	2201      	movs	r2, #1
 8004cea:	2180      	movs	r1, #128	@ 0x80
 8004cec:	4802      	ldr	r0, [pc, #8]	@ (8004cf8 <_w5500_deselect+0x14>)
 8004cee:	f003 f85d 	bl	8007dac <HAL_GPIO_WritePin>
 8004cf2:	bf00      	nop
 8004cf4:	bd80      	pop	{r7, pc}
 8004cf6:	bf00      	nop
 8004cf8:	40020400 	.word	0x40020400

08004cfc <w5500_write>:
static inline void w5500_write(uint16_t offset, uint8_t cb, const uint8_t *data, uint16_t len) {
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b086      	sub	sp, #24
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	60ba      	str	r2, [r7, #8]
 8004d04:	461a      	mov	r2, r3
 8004d06:	4603      	mov	r3, r0
 8004d08:	81fb      	strh	r3, [r7, #14]
 8004d0a:	460b      	mov	r3, r1
 8004d0c:	737b      	strb	r3, [r7, #13]
 8004d0e:	4613      	mov	r3, r2
 8004d10:	80fb      	strh	r3, [r7, #6]
    uint8_t hdr[3] = {offset >> 8, offset & 0xFF, cb};
 8004d12:	89fb      	ldrh	r3, [r7, #14]
 8004d14:	0a1b      	lsrs	r3, r3, #8
 8004d16:	b29b      	uxth	r3, r3
 8004d18:	b2db      	uxtb	r3, r3
 8004d1a:	753b      	strb	r3, [r7, #20]
 8004d1c:	89fb      	ldrh	r3, [r7, #14]
 8004d1e:	b2db      	uxtb	r3, r3
 8004d20:	757b      	strb	r3, [r7, #21]
 8004d22:	7b7b      	ldrb	r3, [r7, #13]
 8004d24:	75bb      	strb	r3, [r7, #22]
    _w5500_select();
 8004d26:	f7ff ffd1 	bl	8004ccc <_w5500_select>
    HAL_SPI_Transmit(&hspi1, hdr, 3, HAL_MAX_DELAY);
 8004d2a:	f107 0114 	add.w	r1, r7, #20
 8004d2e:	f04f 33ff 	mov.w	r3, #4294967295
 8004d32:	2203      	movs	r2, #3
 8004d34:	4807      	ldr	r0, [pc, #28]	@ (8004d54 <w5500_write+0x58>)
 8004d36:	f005 fa8a 	bl	800a24e <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, (uint8_t*)data, len, HAL_MAX_DELAY);
 8004d3a:	88fa      	ldrh	r2, [r7, #6]
 8004d3c:	f04f 33ff 	mov.w	r3, #4294967295
 8004d40:	68b9      	ldr	r1, [r7, #8]
 8004d42:	4804      	ldr	r0, [pc, #16]	@ (8004d54 <w5500_write+0x58>)
 8004d44:	f005 fa83 	bl	800a24e <HAL_SPI_Transmit>
    _w5500_deselect();
 8004d48:	f7ff ffcc 	bl	8004ce4 <_w5500_deselect>
}
 8004d4c:	bf00      	nop
 8004d4e:	3718      	adds	r7, #24
 8004d50:	46bd      	mov	sp, r7
 8004d52:	bd80      	pop	{r7, pc}
 8004d54:	20001b4c 	.word	0x20001b4c

08004d58 <w5500_read_raw>:
static inline void w5500_read_raw(uint16_t offset, uint8_t cb, uint8_t *data, uint16_t len) {
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b086      	sub	sp, #24
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	60ba      	str	r2, [r7, #8]
 8004d60:	461a      	mov	r2, r3
 8004d62:	4603      	mov	r3, r0
 8004d64:	81fb      	strh	r3, [r7, #14]
 8004d66:	460b      	mov	r3, r1
 8004d68:	737b      	strb	r3, [r7, #13]
 8004d6a:	4613      	mov	r3, r2
 8004d6c:	80fb      	strh	r3, [r7, #6]
    uint8_t hdr[3] = {offset >> 8, offset & 0xFF, cb};
 8004d6e:	89fb      	ldrh	r3, [r7, #14]
 8004d70:	0a1b      	lsrs	r3, r3, #8
 8004d72:	b29b      	uxth	r3, r3
 8004d74:	b2db      	uxtb	r3, r3
 8004d76:	753b      	strb	r3, [r7, #20]
 8004d78:	89fb      	ldrh	r3, [r7, #14]
 8004d7a:	b2db      	uxtb	r3, r3
 8004d7c:	757b      	strb	r3, [r7, #21]
 8004d7e:	7b7b      	ldrb	r3, [r7, #13]
 8004d80:	75bb      	strb	r3, [r7, #22]
    _w5500_select();
 8004d82:	f7ff ffa3 	bl	8004ccc <_w5500_select>
    HAL_SPI_Transmit(&hspi1, hdr, 3, HAL_MAX_DELAY);
 8004d86:	f107 0114 	add.w	r1, r7, #20
 8004d8a:	f04f 33ff 	mov.w	r3, #4294967295
 8004d8e:	2203      	movs	r2, #3
 8004d90:	4807      	ldr	r0, [pc, #28]	@ (8004db0 <w5500_read_raw+0x58>)
 8004d92:	f005 fa5c 	bl	800a24e <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, data, len, HAL_MAX_DELAY);
 8004d96:	88fa      	ldrh	r2, [r7, #6]
 8004d98:	f04f 33ff 	mov.w	r3, #4294967295
 8004d9c:	68b9      	ldr	r1, [r7, #8]
 8004d9e:	4804      	ldr	r0, [pc, #16]	@ (8004db0 <w5500_read_raw+0x58>)
 8004da0:	f005 fb99 	bl	800a4d6 <HAL_SPI_Receive>
    _w5500_deselect();
 8004da4:	f7ff ff9e 	bl	8004ce4 <_w5500_deselect>
}
 8004da8:	bf00      	nop
 8004daa:	3718      	adds	r7, #24
 8004dac:	46bd      	mov	sp, r7
 8004dae:	bd80      	pop	{r7, pc}
 8004db0:	20001b4c 	.word	0x20001b4c

08004db4 <w5500_socket_read_byte>:
static inline uint8_t w5500_socket_read_byte(uint8_t socket, uint16_t offset) {
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b084      	sub	sp, #16
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	4603      	mov	r3, r0
 8004dbc:	460a      	mov	r2, r1
 8004dbe:	71fb      	strb	r3, [r7, #7]
 8004dc0:	4613      	mov	r3, r2
 8004dc2:	80bb      	strh	r3, [r7, #4]
    uint8_t cb = (socket << 5) | 0x08;  // Block 1 (socket regs), read
 8004dc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004dc8:	015b      	lsls	r3, r3, #5
 8004dca:	b25b      	sxtb	r3, r3
 8004dcc:	f043 0308 	orr.w	r3, r3, #8
 8004dd0:	b25b      	sxtb	r3, r3
 8004dd2:	73fb      	strb	r3, [r7, #15]
    w5500_read_raw(offset, cb, &v, 1);
 8004dd4:	f107 020e 	add.w	r2, r7, #14
 8004dd8:	7bf9      	ldrb	r1, [r7, #15]
 8004dda:	88b8      	ldrh	r0, [r7, #4]
 8004ddc:	2301      	movs	r3, #1
 8004dde:	f7ff ffbb 	bl	8004d58 <w5500_read_raw>
    return v;
 8004de2:	7bbb      	ldrb	r3, [r7, #14]
}
 8004de4:	4618      	mov	r0, r3
 8004de6:	3710      	adds	r7, #16
 8004de8:	46bd      	mov	sp, r7
 8004dea:	bd80      	pop	{r7, pc}

08004dec <w5500_socket_write_byte>:
static inline void w5500_socket_write_byte(uint8_t socket, uint16_t offset, uint8_t val) {
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b084      	sub	sp, #16
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	4603      	mov	r3, r0
 8004df4:	71fb      	strb	r3, [r7, #7]
 8004df6:	460b      	mov	r3, r1
 8004df8:	80bb      	strh	r3, [r7, #4]
 8004dfa:	4613      	mov	r3, r2
 8004dfc:	71bb      	strb	r3, [r7, #6]
    uint8_t cb = (socket << 5) | 0x0C;  // Block 1, write
 8004dfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e02:	015b      	lsls	r3, r3, #5
 8004e04:	b25b      	sxtb	r3, r3
 8004e06:	f043 030c 	orr.w	r3, r3, #12
 8004e0a:	b25b      	sxtb	r3, r3
 8004e0c:	73fb      	strb	r3, [r7, #15]
    w5500_write(offset, cb, &val, 1);
 8004e0e:	1dba      	adds	r2, r7, #6
 8004e10:	7bf9      	ldrb	r1, [r7, #15]
 8004e12:	88b8      	ldrh	r0, [r7, #4]
 8004e14:	2301      	movs	r3, #1
 8004e16:	f7ff ff71 	bl	8004cfc <w5500_write>
}
 8004e1a:	bf00      	nop
 8004e1c:	3710      	adds	r7, #16
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bd80      	pop	{r7, pc}
	...

08004e24 <webserver_init>:
static void http_handle_info_json(http_conn_t *c);
static void http_handle_app_control(http_conn_t *c);

/* ---------- Init ---------- */
void webserver_init(void)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b082      	sub	sp, #8
 8004e28:	af00      	add	r7, sp, #0
    for (int i = 0; i < W5500_HTTP_SOCKET_COUNT; i++) {
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	607b      	str	r3, [r7, #4]
 8004e2e:	e023      	b.n	8004e78 <webserver_init+0x54>
        conns[i].socket_num = W5500_HTTP_SOCKET_START + i;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	b2db      	uxtb	r3, r3
 8004e34:	3302      	adds	r3, #2
 8004e36:	b2d8      	uxtb	r0, r3
 8004e38:	4a13      	ldr	r2, [pc, #76]	@ (8004e88 <webserver_init+0x64>)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	f44f 61b4 	mov.w	r1, #1440	@ 0x5a0
 8004e40:	fb01 f303 	mul.w	r3, r1, r3
 8004e44:	4413      	add	r3, r2
 8004e46:	4602      	mov	r2, r0
 8004e48:	701a      	strb	r2, [r3, #0]
        conns[i].state = HTTP_SOCK_IDLE;
 8004e4a:	4a0f      	ldr	r2, [pc, #60]	@ (8004e88 <webserver_init+0x64>)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	f44f 61b4 	mov.w	r1, #1440	@ 0x5a0
 8004e52:	fb01 f303 	mul.w	r3, r1, r3
 8004e56:	4413      	add	r3, r2
 8004e58:	3301      	adds	r3, #1
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	701a      	strb	r2, [r3, #0]
        http_socket_open(&conns[i]);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	f44f 62b4 	mov.w	r2, #1440	@ 0x5a0
 8004e64:	fb02 f303 	mul.w	r3, r2, r3
 8004e68:	4a07      	ldr	r2, [pc, #28]	@ (8004e88 <webserver_init+0x64>)
 8004e6a:	4413      	add	r3, r2
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	f000 f80d 	bl	8004e8c <http_socket_open>
    for (int i = 0; i < W5500_HTTP_SOCKET_COUNT; i++) {
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	3301      	adds	r3, #1
 8004e76:	607b      	str	r3, [r7, #4]
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2b01      	cmp	r3, #1
 8004e7c:	ddd8      	ble.n	8004e30 <webserver_init+0xc>
    }
}
 8004e7e:	bf00      	nop
 8004e80:	bf00      	nop
 8004e82:	3708      	adds	r7, #8
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bd80      	pop	{r7, pc}
 8004e88:	20002e74 	.word	0x20002e74

08004e8c <http_socket_open>:

static void http_socket_open(http_conn_t *c)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b084      	sub	sp, #16
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
    uint8_t s = c->socket_num;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	781b      	ldrb	r3, [r3, #0]
 8004e98:	73fb      	strb	r3, [r7, #15]
    w5500_socket_write_byte(s, SN_CR, SN_CR_CLOSE);
 8004e9a:	7bfb      	ldrb	r3, [r7, #15]
 8004e9c:	2210      	movs	r2, #16
 8004e9e:	2101      	movs	r1, #1
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	f7ff ffa3 	bl	8004dec <w5500_socket_write_byte>
    while (w5500_socket_read_byte(s, SN_CR));
 8004ea6:	bf00      	nop
 8004ea8:	7bfb      	ldrb	r3, [r7, #15]
 8004eaa:	2101      	movs	r1, #1
 8004eac:	4618      	mov	r0, r3
 8004eae:	f7ff ff81 	bl	8004db4 <w5500_socket_read_byte>
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d1f7      	bne.n	8004ea8 <http_socket_open+0x1c>

    w5500_socket_write_byte(s, SN_MR, SN_MR_TCP);
 8004eb8:	7bfb      	ldrb	r3, [r7, #15]
 8004eba:	2201      	movs	r2, #1
 8004ebc:	2100      	movs	r1, #0
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	f7ff ff94 	bl	8004dec <w5500_socket_write_byte>
    uint8_t port_hi = (W5500_HTTP_PORT >> 8) & 0xFF;
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	73bb      	strb	r3, [r7, #14]
    uint8_t port_lo = W5500_HTTP_PORT & 0xFF;
 8004ec8:	2350      	movs	r3, #80	@ 0x50
 8004eca:	737b      	strb	r3, [r7, #13]
    w5500_socket_write_byte(s, SN_PORT, port_hi);
 8004ecc:	7bba      	ldrb	r2, [r7, #14]
 8004ece:	7bfb      	ldrb	r3, [r7, #15]
 8004ed0:	2104      	movs	r1, #4
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	f7ff ff8a 	bl	8004dec <w5500_socket_write_byte>
    w5500_socket_write_byte(s, SN_PORT + 1, port_lo);
 8004ed8:	7b7a      	ldrb	r2, [r7, #13]
 8004eda:	7bfb      	ldrb	r3, [r7, #15]
 8004edc:	2105      	movs	r1, #5
 8004ede:	4618      	mov	r0, r3
 8004ee0:	f7ff ff84 	bl	8004dec <w5500_socket_write_byte>

    w5500_socket_write_byte(s, SN_CR, SN_CR_OPEN);
 8004ee4:	7bfb      	ldrb	r3, [r7, #15]
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	2101      	movs	r1, #1
 8004eea:	4618      	mov	r0, r3
 8004eec:	f7ff ff7e 	bl	8004dec <w5500_socket_write_byte>
    while (w5500_socket_read_byte(s, SN_CR));
 8004ef0:	bf00      	nop
 8004ef2:	7bfb      	ldrb	r3, [r7, #15]
 8004ef4:	2101      	movs	r1, #1
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	f7ff ff5c 	bl	8004db4 <w5500_socket_read_byte>
 8004efc:	4603      	mov	r3, r0
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d1f7      	bne.n	8004ef2 <http_socket_open+0x66>
    w5500_socket_write_byte(s, SN_CR, SN_CR_LISTEN);
 8004f02:	7bfb      	ldrb	r3, [r7, #15]
 8004f04:	2202      	movs	r2, #2
 8004f06:	2101      	movs	r1, #1
 8004f08:	4618      	mov	r0, r3
 8004f0a:	f7ff ff6f 	bl	8004dec <w5500_socket_write_byte>
    while (w5500_socket_read_byte(s, SN_CR));
 8004f0e:	bf00      	nop
 8004f10:	7bfb      	ldrb	r3, [r7, #15]
 8004f12:	2101      	movs	r1, #1
 8004f14:	4618      	mov	r0, r3
 8004f16:	f7ff ff4d 	bl	8004db4 <w5500_socket_read_byte>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d1f7      	bne.n	8004f10 <http_socket_open+0x84>

    c->state = HTTP_SOCK_IDLE;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2200      	movs	r2, #0
 8004f24:	705a      	strb	r2, [r3, #1]
    c->rx_len = 0;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
}
 8004f2e:	bf00      	nop
 8004f30:	3710      	adds	r7, #16
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bd80      	pop	{r7, pc}
	...

08004f38 <webserver_task>:

/* ---------- Main task ---------- */
void webserver_task(void)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b082      	sub	sp, #8
 8004f3c:	af00      	add	r7, sp, #0
    for (int i = 0; i < W5500_HTTP_SOCKET_COUNT; i++) {
 8004f3e:	2300      	movs	r3, #0
 8004f40:	607b      	str	r3, [r7, #4]
 8004f42:	e00c      	b.n	8004f5e <webserver_task+0x26>
        http_conn_process(&conns[i]);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	f44f 62b4 	mov.w	r2, #1440	@ 0x5a0
 8004f4a:	fb02 f303 	mul.w	r3, r2, r3
 8004f4e:	4a08      	ldr	r2, [pc, #32]	@ (8004f70 <webserver_task+0x38>)
 8004f50:	4413      	add	r3, r2
 8004f52:	4618      	mov	r0, r3
 8004f54:	f000 f80e 	bl	8004f74 <http_conn_process>
    for (int i = 0; i < W5500_HTTP_SOCKET_COUNT; i++) {
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	3301      	adds	r3, #1
 8004f5c:	607b      	str	r3, [r7, #4]
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2b01      	cmp	r3, #1
 8004f62:	ddef      	ble.n	8004f44 <webserver_task+0xc>
    }
}
 8004f64:	bf00      	nop
 8004f66:	bf00      	nop
 8004f68:	3708      	adds	r7, #8
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}
 8004f6e:	bf00      	nop
 8004f70:	20002e74 	.word	0x20002e74

08004f74 <http_conn_process>:

static void http_conn_process(http_conn_t *c)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b084      	sub	sp, #16
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
    uint8_t s = c->socket_num;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	781b      	ldrb	r3, [r3, #0]
 8004f80:	73fb      	strb	r3, [r7, #15]
    uint8_t status = w5500_socket_read_byte(s, SN_SR);
 8004f82:	7bfb      	ldrb	r3, [r7, #15]
 8004f84:	2103      	movs	r1, #3
 8004f86:	4618      	mov	r0, r3
 8004f88:	f7ff ff14 	bl	8004db4 <w5500_socket_read_byte>
 8004f8c:	4603      	mov	r3, r0
 8004f8e:	73bb      	strb	r3, [r7, #14]

    switch (c->state) {
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	785b      	ldrb	r3, [r3, #1]
 8004f94:	2b06      	cmp	r3, #6
 8004f96:	f200 80c2 	bhi.w	800511e <http_conn_process+0x1aa>
 8004f9a:	a201      	add	r2, pc, #4	@ (adr r2, 8004fa0 <http_conn_process+0x2c>)
 8004f9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fa0:	08004fbd 	.word	0x08004fbd
 8004fa4:	08004ff5 	.word	0x08004ff5
 8004fa8:	08004ff5 	.word	0x08004ff5
 8004fac:	08005097 	.word	0x08005097
 8004fb0:	080050bb 	.word	0x080050bb
 8004fb4:	080050d7 	.word	0x080050d7
 8004fb8:	080050f3 	.word	0x080050f3

    case HTTP_SOCK_IDLE:
        if (status == SOCK_ESTABLISHED) {
 8004fbc:	7bbb      	ldrb	r3, [r7, #14]
 8004fbe:	2b17      	cmp	r3, #23
 8004fc0:	d110      	bne.n	8004fe4 <http_conn_process+0x70>
            c->state = HTTP_SOCK_CONNECTED;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2201      	movs	r2, #1
 8004fc6:	705a      	strb	r2, [r3, #1]
            c->rx_len = 0;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2200      	movs	r2, #0
 8004fcc:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
            c->timeout = HAL_GetTick() + HTTP_TIMEOUT_MS;
 8004fd0:	f001 fa70 	bl	80064b4 <HAL_GetTick>
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8004fda:	3308      	adds	r3, #8
 8004fdc:	687a      	ldr	r2, [r7, #4]
 8004fde:	f8c2 359c 	str.w	r3, [r2, #1436]	@ 0x59c
        } else if (status == SOCK_CLOSED) {
            http_socket_open(c);
        }
        break;
 8004fe2:	e099      	b.n	8005118 <http_conn_process+0x1a4>
        } else if (status == SOCK_CLOSED) {
 8004fe4:	7bbb      	ldrb	r3, [r7, #14]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	f040 8096 	bne.w	8005118 <http_conn_process+0x1a4>
            http_socket_open(c);
 8004fec:	6878      	ldr	r0, [r7, #4]
 8004fee:	f7ff ff4d 	bl	8004e8c <http_socket_open>
        break;
 8004ff2:	e091      	b.n	8005118 <http_conn_process+0x1a4>

    case HTTP_SOCK_CONNECTED:
    case HTTP_SOCK_RECV:
        if (HAL_GetTick() > c->timeout) {
 8004ff4:	f001 fa5e 	bl	80064b4 <HAL_GetTick>
 8004ff8:	4602      	mov	r2, r0
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	f8d3 359c 	ldr.w	r3, [r3, #1436]	@ 0x59c
 8005000:	429a      	cmp	r2, r3
 8005002:	d903      	bls.n	800500c <http_conn_process+0x98>
            c->state = HTTP_SOCK_CLOSE;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2206      	movs	r2, #6
 8005008:	705a      	strb	r2, [r3, #1]
            break;
 800500a:	e088      	b.n	800511e <http_conn_process+0x1aa>
        }
        if (status == SOCK_CLOSE_WAIT || status == SOCK_CLOSED) {
 800500c:	7bbb      	ldrb	r3, [r7, #14]
 800500e:	2b1c      	cmp	r3, #28
 8005010:	d002      	beq.n	8005018 <http_conn_process+0xa4>
 8005012:	7bbb      	ldrb	r3, [r7, #14]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d103      	bne.n	8005020 <http_conn_process+0xac>
            c->state = HTTP_SOCK_CLOSE;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2206      	movs	r2, #6
 800501c:	705a      	strb	r2, [r3, #1]
            break;
 800501e:	e07e      	b.n	800511e <http_conn_process+0x1aa>
        }
        {
            uint16_t avail = w5500_get_rx_size(s);
 8005020:	7bfb      	ldrb	r3, [r7, #15]
 8005022:	4618      	mov	r0, r3
 8005024:	f7ff fb3e 	bl	80046a4 <w5500_get_rx_size>
 8005028:	4603      	mov	r3, r0
 800502a:	81bb      	strh	r3, [r7, #12]
            if (avail > 0) {
 800502c:	89bb      	ldrh	r3, [r7, #12]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d074      	beq.n	800511c <http_conn_process+0x1a8>
                uint16_t space = HTTP_RX_BUF_SIZE - c->rx_len;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	@ 0x402
 8005038:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 800503c:	817b      	strh	r3, [r7, #10]
                uint16_t to_read = (avail < space) ? avail : space;
 800503e:	897a      	ldrh	r2, [r7, #10]
 8005040:	89bb      	ldrh	r3, [r7, #12]
 8005042:	4293      	cmp	r3, r2
 8005044:	bf28      	it	cs
 8005046:	4613      	movcs	r3, r2
 8005048:	813b      	strh	r3, [r7, #8]
                if (to_read > 0) {
 800504a:	893b      	ldrh	r3, [r7, #8]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d014      	beq.n	800507a <http_conn_process+0x106>
                    w5500_read_data(s, &c->rx_buf[c->rx_len], to_read);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	@ 0x402
 8005056:	461a      	mov	r2, r3
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	4413      	add	r3, r2
 800505c:	1c99      	adds	r1, r3, #2
 800505e:	893a      	ldrh	r2, [r7, #8]
 8005060:	7bfb      	ldrb	r3, [r7, #15]
 8005062:	4618      	mov	r0, r3
 8005064:	f7ff fb3b 	bl	80046de <w5500_read_data>
                    c->rx_len += to_read;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 800506e:	893b      	ldrh	r3, [r7, #8]
 8005070:	4413      	add	r3, r2
 8005072:	b29a      	uxth	r2, r3
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
                }
                if (http_find_header_end(c)) {
 800507a:	6878      	ldr	r0, [r7, #4]
 800507c:	f000 f854 	bl	8005128 <http_find_header_end>
 8005080:	4603      	mov	r3, r0
 8005082:	2b00      	cmp	r3, #0
 8005084:	d003      	beq.n	800508e <http_conn_process+0x11a>
                    c->state = HTTP_SOCK_PARSE;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2203      	movs	r2, #3
 800508a:	705a      	strb	r2, [r3, #1]
                } else {
                    c->state = HTTP_SOCK_RECV;
                }
            }
        }
        break;
 800508c:	e046      	b.n	800511c <http_conn_process+0x1a8>
                    c->state = HTTP_SOCK_RECV;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2202      	movs	r2, #2
 8005092:	705a      	strb	r2, [r3, #1]
        break;
 8005094:	e042      	b.n	800511c <http_conn_process+0x1a8>

    case HTTP_SOCK_PARSE:
        http_parse_request(c);
 8005096:	6878      	ldr	r0, [r7, #4]
 8005098:	f000 f882 	bl	80051a0 <http_parse_request>
        http_route_request(c);
 800509c:	6878      	ldr	r0, [r7, #4]
 800509e:	f000 f94d 	bl	800533c <http_route_request>
        c->state = HTTP_SOCK_SEND_HEADER;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2204      	movs	r2, #4
 80050a6:	705a      	strb	r2, [r3, #1]
        c->resp_header_sent = 0;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2200      	movs	r2, #0
 80050ac:	f8a3 258c 	strh.w	r2, [r3, #1420]	@ 0x58c
        c->resp_body_sent = 0;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2200      	movs	r2, #0
 80050b4:	f8c3 2598 	str.w	r2, [r3, #1432]	@ 0x598
        break;
 80050b8:	e031      	b.n	800511e <http_conn_process+0x1aa>

    case HTTP_SOCK_SEND_HEADER:
        if (status == SOCK_CLOSE_WAIT || status == SOCK_CLOSED) {
 80050ba:	7bbb      	ldrb	r3, [r7, #14]
 80050bc:	2b1c      	cmp	r3, #28
 80050be:	d002      	beq.n	80050c6 <http_conn_process+0x152>
 80050c0:	7bbb      	ldrb	r3, [r7, #14]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d103      	bne.n	80050ce <http_conn_process+0x15a>
            c->state = HTTP_SOCK_CLOSE;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2206      	movs	r2, #6
 80050ca:	705a      	strb	r2, [r3, #1]
            break;
 80050cc:	e027      	b.n	800511e <http_conn_process+0x1aa>
        }
        http_send_chunk(c);
 80050ce:	6878      	ldr	r0, [r7, #4]
 80050d0:	f000 faac 	bl	800562c <http_send_chunk>
        break;
 80050d4:	e023      	b.n	800511e <http_conn_process+0x1aa>

    case HTTP_SOCK_SEND_BODY:
        if (status == SOCK_CLOSE_WAIT || status == SOCK_CLOSED) {
 80050d6:	7bbb      	ldrb	r3, [r7, #14]
 80050d8:	2b1c      	cmp	r3, #28
 80050da:	d002      	beq.n	80050e2 <http_conn_process+0x16e>
 80050dc:	7bbb      	ldrb	r3, [r7, #14]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d103      	bne.n	80050ea <http_conn_process+0x176>
            c->state = HTTP_SOCK_CLOSE;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2206      	movs	r2, #6
 80050e6:	705a      	strb	r2, [r3, #1]
            break;
 80050e8:	e019      	b.n	800511e <http_conn_process+0x1aa>
        }
        http_send_chunk(c);
 80050ea:	6878      	ldr	r0, [r7, #4]
 80050ec:	f000 fa9e 	bl	800562c <http_send_chunk>
        break;
 80050f0:	e015      	b.n	800511e <http_conn_process+0x1aa>

    case HTTP_SOCK_CLOSE:
        w5500_socket_write_byte(s, SN_CR, SN_CR_DISCON);
 80050f2:	7bfb      	ldrb	r3, [r7, #15]
 80050f4:	2208      	movs	r2, #8
 80050f6:	2101      	movs	r1, #1
 80050f8:	4618      	mov	r0, r3
 80050fa:	f7ff fe77 	bl	8004dec <w5500_socket_write_byte>
        while (w5500_socket_read_byte(s, SN_CR));
 80050fe:	bf00      	nop
 8005100:	7bfb      	ldrb	r3, [r7, #15]
 8005102:	2101      	movs	r1, #1
 8005104:	4618      	mov	r0, r3
 8005106:	f7ff fe55 	bl	8004db4 <w5500_socket_read_byte>
 800510a:	4603      	mov	r3, r0
 800510c:	2b00      	cmp	r3, #0
 800510e:	d1f7      	bne.n	8005100 <http_conn_process+0x18c>
        http_socket_open(c);
 8005110:	6878      	ldr	r0, [r7, #4]
 8005112:	f7ff febb 	bl	8004e8c <http_socket_open>
        break;
 8005116:	e002      	b.n	800511e <http_conn_process+0x1aa>
        break;
 8005118:	bf00      	nop
 800511a:	e000      	b.n	800511e <http_conn_process+0x1aa>
        break;
 800511c:	bf00      	nop
    }
}
 800511e:	bf00      	nop
 8005120:	3710      	adds	r7, #16
 8005122:	46bd      	mov	sp, r7
 8005124:	bd80      	pop	{r7, pc}
 8005126:	bf00      	nop

08005128 <http_find_header_end>:

/* ---------- HTTP parsing ---------- */
static bool http_find_header_end(http_conn_t *c)
{
 8005128:	b480      	push	{r7}
 800512a:	b085      	sub	sp, #20
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
    for (uint16_t i = 0; i + 3 < c->rx_len; i++) {
 8005130:	2300      	movs	r3, #0
 8005132:	81fb      	strh	r3, [r7, #14]
 8005134:	e025      	b.n	8005182 <http_find_header_end+0x5a>
        if (c->rx_buf[i] == '\r' && c->rx_buf[i+1] == '\n' &&
 8005136:	89fb      	ldrh	r3, [r7, #14]
 8005138:	687a      	ldr	r2, [r7, #4]
 800513a:	4413      	add	r3, r2
 800513c:	789b      	ldrb	r3, [r3, #2]
 800513e:	2b0d      	cmp	r3, #13
 8005140:	d11c      	bne.n	800517c <http_find_header_end+0x54>
 8005142:	89fb      	ldrh	r3, [r7, #14]
 8005144:	3301      	adds	r3, #1
 8005146:	687a      	ldr	r2, [r7, #4]
 8005148:	4413      	add	r3, r2
 800514a:	789b      	ldrb	r3, [r3, #2]
 800514c:	2b0a      	cmp	r3, #10
 800514e:	d115      	bne.n	800517c <http_find_header_end+0x54>
            c->rx_buf[i+2] == '\r' && c->rx_buf[i+3] == '\n') {
 8005150:	89fb      	ldrh	r3, [r7, #14]
 8005152:	3302      	adds	r3, #2
 8005154:	687a      	ldr	r2, [r7, #4]
 8005156:	4413      	add	r3, r2
 8005158:	789b      	ldrb	r3, [r3, #2]
        if (c->rx_buf[i] == '\r' && c->rx_buf[i+1] == '\n' &&
 800515a:	2b0d      	cmp	r3, #13
 800515c:	d10e      	bne.n	800517c <http_find_header_end+0x54>
            c->rx_buf[i+2] == '\r' && c->rx_buf[i+3] == '\n') {
 800515e:	89fb      	ldrh	r3, [r7, #14]
 8005160:	3303      	adds	r3, #3
 8005162:	687a      	ldr	r2, [r7, #4]
 8005164:	4413      	add	r3, r2
 8005166:	789b      	ldrb	r3, [r3, #2]
 8005168:	2b0a      	cmp	r3, #10
 800516a:	d107      	bne.n	800517c <http_find_header_end+0x54>
            c->body_offset = i + 4;
 800516c:	89fb      	ldrh	r3, [r7, #14]
 800516e:	3304      	adds	r3, #4
 8005170:	b29a      	uxth	r2, r3
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	f8a3 2488 	strh.w	r2, [r3, #1160]	@ 0x488
            return true;
 8005178:	2301      	movs	r3, #1
 800517a:	e00a      	b.n	8005192 <http_find_header_end+0x6a>
    for (uint16_t i = 0; i + 3 < c->rx_len; i++) {
 800517c:	89fb      	ldrh	r3, [r7, #14]
 800517e:	3301      	adds	r3, #1
 8005180:	81fb      	strh	r3, [r7, #14]
 8005182:	89fb      	ldrh	r3, [r7, #14]
 8005184:	3303      	adds	r3, #3
 8005186:	687a      	ldr	r2, [r7, #4]
 8005188:	f8b2 2402 	ldrh.w	r2, [r2, #1026]	@ 0x402
 800518c:	4293      	cmp	r3, r2
 800518e:	dbd2      	blt.n	8005136 <http_find_header_end+0xe>
        }
    }
    return false;
 8005190:	2300      	movs	r3, #0
}
 8005192:	4618      	mov	r0, r3
 8005194:	3714      	adds	r7, #20
 8005196:	46bd      	mov	sp, r7
 8005198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519c:	4770      	bx	lr
	...

080051a0 <http_parse_request>:

static void http_parse_request(http_conn_t *c)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b088      	sub	sp, #32
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
    c->method = HTTP_UNKNOWN;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2202      	movs	r2, #2
 80051ac:	f883 2404 	strb.w	r2, [r3, #1028]	@ 0x404
    c->uri[0] = '\0';
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2200      	movs	r2, #0
 80051b4:	f883 2405 	strb.w	r2, [r3, #1029]	@ 0x405
    c->query[0] = '\0';
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2200      	movs	r2, #0
 80051bc:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
    c->content_length = 0;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2200      	movs	r2, #0
 80051c4:	f8a3 2486 	strh.w	r2, [r3, #1158]	@ 0x486

    char *buf = (char *)c->rx_buf;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	3302      	adds	r3, #2
 80051cc:	61fb      	str	r3, [r7, #28]

    if (memcmp(buf, "GET ", 4) == 0) {
 80051ce:	2204      	movs	r2, #4
 80051d0:	4955      	ldr	r1, [pc, #340]	@ (8005328 <http_parse_request+0x188>)
 80051d2:	69f8      	ldr	r0, [r7, #28]
 80051d4:	f00b fc32 	bl	8010a3c <memcmp>
 80051d8:	4603      	mov	r3, r0
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d107      	bne.n	80051ee <http_parse_request+0x4e>
        c->method = HTTP_GET;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2200      	movs	r2, #0
 80051e2:	f883 2404 	strb.w	r2, [r3, #1028]	@ 0x404
        buf += 4;
 80051e6:	69fb      	ldr	r3, [r7, #28]
 80051e8:	3304      	adds	r3, #4
 80051ea:	61fb      	str	r3, [r7, #28]
 80051ec:	e00f      	b.n	800520e <http_parse_request+0x6e>
    } else if (memcmp(buf, "POST ", 5) == 0) {
 80051ee:	2205      	movs	r2, #5
 80051f0:	494e      	ldr	r1, [pc, #312]	@ (800532c <http_parse_request+0x18c>)
 80051f2:	69f8      	ldr	r0, [r7, #28]
 80051f4:	f00b fc22 	bl	8010a3c <memcmp>
 80051f8:	4603      	mov	r3, r0
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	f040 808f 	bne.w	800531e <http_parse_request+0x17e>
        c->method = HTTP_POST;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2201      	movs	r2, #1
 8005204:	f883 2404 	strb.w	r2, [r3, #1028]	@ 0x404
        buf += 5;
 8005208:	69fb      	ldr	r3, [r7, #28]
 800520a:	3305      	adds	r3, #5
 800520c:	61fb      	str	r3, [r7, #28]
    } else {
        return;
    }

    /* Extract URI and query string */
    char *end = strstr(buf, " HTTP");
 800520e:	4948      	ldr	r1, [pc, #288]	@ (8005330 <http_parse_request+0x190>)
 8005210:	69f8      	ldr	r0, [r7, #28]
 8005212:	f00b fc5d 	bl	8010ad0 <strstr>
 8005216:	61b8      	str	r0, [r7, #24]
    if (!end) end = buf + strlen(buf);
 8005218:	69bb      	ldr	r3, [r7, #24]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d106      	bne.n	800522c <http_parse_request+0x8c>
 800521e:	69f8      	ldr	r0, [r7, #28]
 8005220:	f7fb f846 	bl	80002b0 <strlen>
 8005224:	4602      	mov	r2, r0
 8005226:	69fb      	ldr	r3, [r7, #28]
 8005228:	4413      	add	r3, r2
 800522a:	61bb      	str	r3, [r7, #24]

    char *q = memchr(buf, '?', end - buf);
 800522c:	69ba      	ldr	r2, [r7, #24]
 800522e:	69fb      	ldr	r3, [r7, #28]
 8005230:	1ad3      	subs	r3, r2, r3
 8005232:	461a      	mov	r2, r3
 8005234:	213f      	movs	r1, #63	@ 0x3f
 8005236:	69f8      	ldr	r0, [r7, #28]
 8005238:	f7fa ffea 	bl	8000210 <memchr>
 800523c:	60b8      	str	r0, [r7, #8]
    if (q) {
 800523e:	68bb      	ldr	r3, [r7, #8]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d031      	beq.n	80052a8 <http_parse_request+0x108>
        uint16_t uri_len = q - buf;
 8005244:	68ba      	ldr	r2, [r7, #8]
 8005246:	69fb      	ldr	r3, [r7, #28]
 8005248:	1ad3      	subs	r3, r2, r3
 800524a:	82fb      	strh	r3, [r7, #22]
        if (uri_len >= HTTP_URI_SIZE) uri_len = HTTP_URI_SIZE - 1;
 800524c:	8afb      	ldrh	r3, [r7, #22]
 800524e:	2b3f      	cmp	r3, #63	@ 0x3f
 8005250:	d901      	bls.n	8005256 <http_parse_request+0xb6>
 8005252:	233f      	movs	r3, #63	@ 0x3f
 8005254:	82fb      	strh	r3, [r7, #22]
        memcpy(c->uri, buf, uri_len);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	f203 4305 	addw	r3, r3, #1029	@ 0x405
 800525c:	8afa      	ldrh	r2, [r7, #22]
 800525e:	69f9      	ldr	r1, [r7, #28]
 8005260:	4618      	mov	r0, r3
 8005262:	f00b fc77 	bl	8010b54 <memcpy>
        c->uri[uri_len] = '\0';
 8005266:	8afb      	ldrh	r3, [r7, #22]
 8005268:	687a      	ldr	r2, [r7, #4]
 800526a:	4413      	add	r3, r2
 800526c:	2200      	movs	r2, #0
 800526e:	f883 2405 	strb.w	r2, [r3, #1029]	@ 0x405

        uint16_t q_len = end - q - 1;
 8005272:	69ba      	ldr	r2, [r7, #24]
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	1ad3      	subs	r3, r2, r3
 8005278:	b29b      	uxth	r3, r3
 800527a:	3b01      	subs	r3, #1
 800527c:	82bb      	strh	r3, [r7, #20]
        if (q_len >= HTTP_QUERY_SIZE) q_len = HTTP_QUERY_SIZE - 1;
 800527e:	8abb      	ldrh	r3, [r7, #20]
 8005280:	2b3f      	cmp	r3, #63	@ 0x3f
 8005282:	d901      	bls.n	8005288 <http_parse_request+0xe8>
 8005284:	233f      	movs	r3, #63	@ 0x3f
 8005286:	82bb      	strh	r3, [r7, #20]
        memcpy(c->query, q + 1, q_len);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	f203 4045 	addw	r0, r3, #1093	@ 0x445
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	3301      	adds	r3, #1
 8005292:	8aba      	ldrh	r2, [r7, #20]
 8005294:	4619      	mov	r1, r3
 8005296:	f00b fc5d 	bl	8010b54 <memcpy>
        c->query[q_len] = '\0';
 800529a:	8abb      	ldrh	r3, [r7, #20]
 800529c:	687a      	ldr	r2, [r7, #4]
 800529e:	4413      	add	r3, r2
 80052a0:	2200      	movs	r2, #0
 80052a2:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
 80052a6:	e016      	b.n	80052d6 <http_parse_request+0x136>
    } else {
        uint16_t uri_len = end - buf;
 80052a8:	69ba      	ldr	r2, [r7, #24]
 80052aa:	69fb      	ldr	r3, [r7, #28]
 80052ac:	1ad3      	subs	r3, r2, r3
 80052ae:	827b      	strh	r3, [r7, #18]
        if (uri_len >= HTTP_URI_SIZE) uri_len = HTTP_URI_SIZE - 1;
 80052b0:	8a7b      	ldrh	r3, [r7, #18]
 80052b2:	2b3f      	cmp	r3, #63	@ 0x3f
 80052b4:	d901      	bls.n	80052ba <http_parse_request+0x11a>
 80052b6:	233f      	movs	r3, #63	@ 0x3f
 80052b8:	827b      	strh	r3, [r7, #18]
        memcpy(c->uri, buf, uri_len);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	f203 4305 	addw	r3, r3, #1029	@ 0x405
 80052c0:	8a7a      	ldrh	r2, [r7, #18]
 80052c2:	69f9      	ldr	r1, [r7, #28]
 80052c4:	4618      	mov	r0, r3
 80052c6:	f00b fc45 	bl	8010b54 <memcpy>
        c->uri[uri_len] = '\0';
 80052ca:	8a7b      	ldrh	r3, [r7, #18]
 80052cc:	687a      	ldr	r2, [r7, #4]
 80052ce:	4413      	add	r3, r2
 80052d0:	2200      	movs	r2, #0
 80052d2:	f883 2405 	strb.w	r2, [r3, #1029]	@ 0x405
    }

    /* Extract Content-Length for POST */
    if (c->method == HTTP_POST) {
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	f893 3404 	ldrb.w	r3, [r3, #1028]	@ 0x404
 80052dc:	2b01      	cmp	r3, #1
 80052de:	d11f      	bne.n	8005320 <http_parse_request+0x180>
        char *cl = strstr((char *)c->rx_buf, "Content-Length:");
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	3302      	adds	r3, #2
 80052e4:	4913      	ldr	r1, [pc, #76]	@ (8005334 <http_parse_request+0x194>)
 80052e6:	4618      	mov	r0, r3
 80052e8:	f00b fbf2 	bl	8010ad0 <strstr>
 80052ec:	60f8      	str	r0, [r7, #12]
        if (!cl) cl = strstr((char *)c->rx_buf, "content-length:");
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d106      	bne.n	8005302 <http_parse_request+0x162>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	3302      	adds	r3, #2
 80052f8:	490f      	ldr	r1, [pc, #60]	@ (8005338 <http_parse_request+0x198>)
 80052fa:	4618      	mov	r0, r3
 80052fc:	f00b fbe8 	bl	8010ad0 <strstr>
 8005300:	60f8      	str	r0, [r7, #12]
        if (cl) c->content_length = atoi(cl + 15);
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d00b      	beq.n	8005320 <http_parse_request+0x180>
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	330f      	adds	r3, #15
 800530c:	4618      	mov	r0, r3
 800530e:	f00b faa7 	bl	8010860 <atoi>
 8005312:	4603      	mov	r3, r0
 8005314:	b29a      	uxth	r2, r3
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	f8a3 2486 	strh.w	r2, [r3, #1158]	@ 0x486
 800531c:	e000      	b.n	8005320 <http_parse_request+0x180>
        return;
 800531e:	bf00      	nop
    }
}
 8005320:	3720      	adds	r7, #32
 8005322:	46bd      	mov	sp, r7
 8005324:	bd80      	pop	{r7, pc}
 8005326:	bf00      	nop
 8005328:	08011cd0 	.word	0x08011cd0
 800532c:	08011cd8 	.word	0x08011cd8
 8005330:	08011ce0 	.word	0x08011ce0
 8005334:	08011ce8 	.word	0x08011ce8
 8005338:	08011cf8 	.word	0x08011cf8

0800533c <http_route_request>:

/* ---------- Routing ---------- */
static void http_route_request(http_conn_t *c)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b084      	sub	sp, #16
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
    const char *uri = c->uri;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	f203 4305 	addw	r3, r3, #1029	@ 0x405
 800534a:	60fb      	str	r3, [r7, #12]

    if (strcmp(uri, "/") == 0 || strcmp(uri, "/index.html") == 0) {
 800534c:	4950      	ldr	r1, [pc, #320]	@ (8005490 <http_route_request+0x154>)
 800534e:	68f8      	ldr	r0, [r7, #12]
 8005350:	f7fa ff4e 	bl	80001f0 <strcmp>
 8005354:	4603      	mov	r3, r0
 8005356:	2b00      	cmp	r3, #0
 8005358:	d006      	beq.n	8005368 <http_route_request+0x2c>
 800535a:	494e      	ldr	r1, [pc, #312]	@ (8005494 <http_route_request+0x158>)
 800535c:	68f8      	ldr	r0, [r7, #12]
 800535e:	f7fa ff47 	bl	80001f0 <strcmp>
 8005362:	4603      	mov	r3, r0
 8005364:	2b00      	cmp	r3, #0
 8005366:	d107      	bne.n	8005378 <http_route_request+0x3c>
        http_serve_static(c, web_index_html, web_index_html_len, "text/html");
 8005368:	4b4b      	ldr	r3, [pc, #300]	@ (8005498 <http_route_request+0x15c>)
 800536a:	681a      	ldr	r2, [r3, #0]
 800536c:	4b4b      	ldr	r3, [pc, #300]	@ (800549c <http_route_request+0x160>)
 800536e:	494c      	ldr	r1, [pc, #304]	@ (80054a0 <http_route_request+0x164>)
 8005370:	6878      	ldr	r0, [r7, #4]
 8005372:	f000 f8d7 	bl	8005524 <http_serve_static>
 8005376:	e086      	b.n	8005486 <http_route_request+0x14a>
    }
    else if (strcmp(uri, "/settings") == 0 || strcmp(uri, "/settings.html") == 0) {
 8005378:	494a      	ldr	r1, [pc, #296]	@ (80054a4 <http_route_request+0x168>)
 800537a:	68f8      	ldr	r0, [r7, #12]
 800537c:	f7fa ff38 	bl	80001f0 <strcmp>
 8005380:	4603      	mov	r3, r0
 8005382:	2b00      	cmp	r3, #0
 8005384:	d006      	beq.n	8005394 <http_route_request+0x58>
 8005386:	4948      	ldr	r1, [pc, #288]	@ (80054a8 <http_route_request+0x16c>)
 8005388:	68f8      	ldr	r0, [r7, #12]
 800538a:	f7fa ff31 	bl	80001f0 <strcmp>
 800538e:	4603      	mov	r3, r0
 8005390:	2b00      	cmp	r3, #0
 8005392:	d107      	bne.n	80053a4 <http_route_request+0x68>
        http_serve_static(c, web_settings_html, web_settings_html_len, "text/html");
 8005394:	4b45      	ldr	r3, [pc, #276]	@ (80054ac <http_route_request+0x170>)
 8005396:	681a      	ldr	r2, [r3, #0]
 8005398:	4b40      	ldr	r3, [pc, #256]	@ (800549c <http_route_request+0x160>)
 800539a:	4945      	ldr	r1, [pc, #276]	@ (80054b0 <http_route_request+0x174>)
 800539c:	6878      	ldr	r0, [r7, #4]
 800539e:	f000 f8c1 	bl	8005524 <http_serve_static>
 80053a2:	e070      	b.n	8005486 <http_route_request+0x14a>
    }
    else if (strcmp(uri, "/apps") == 0 || strcmp(uri, "/apps.html") == 0) {
 80053a4:	4943      	ldr	r1, [pc, #268]	@ (80054b4 <http_route_request+0x178>)
 80053a6:	68f8      	ldr	r0, [r7, #12]
 80053a8:	f7fa ff22 	bl	80001f0 <strcmp>
 80053ac:	4603      	mov	r3, r0
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d006      	beq.n	80053c0 <http_route_request+0x84>
 80053b2:	4941      	ldr	r1, [pc, #260]	@ (80054b8 <http_route_request+0x17c>)
 80053b4:	68f8      	ldr	r0, [r7, #12]
 80053b6:	f7fa ff1b 	bl	80001f0 <strcmp>
 80053ba:	4603      	mov	r3, r0
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d107      	bne.n	80053d0 <http_route_request+0x94>
        http_serve_static(c, web_apps_html, web_apps_html_len, "text/html");
 80053c0:	4b3e      	ldr	r3, [pc, #248]	@ (80054bc <http_route_request+0x180>)
 80053c2:	681a      	ldr	r2, [r3, #0]
 80053c4:	4b35      	ldr	r3, [pc, #212]	@ (800549c <http_route_request+0x160>)
 80053c6:	493e      	ldr	r1, [pc, #248]	@ (80054c0 <http_route_request+0x184>)
 80053c8:	6878      	ldr	r0, [r7, #4]
 80053ca:	f000 f8ab 	bl	8005524 <http_serve_static>
 80053ce:	e05a      	b.n	8005486 <http_route_request+0x14a>
    }
    else if (strcmp(uri, "/status.json") == 0) {
 80053d0:	493c      	ldr	r1, [pc, #240]	@ (80054c4 <http_route_request+0x188>)
 80053d2:	68f8      	ldr	r0, [r7, #12]
 80053d4:	f7fa ff0c 	bl	80001f0 <strcmp>
 80053d8:	4603      	mov	r3, r0
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d103      	bne.n	80053e6 <http_route_request+0xaa>
        http_handle_status_json(c);
 80053de:	6878      	ldr	r0, [r7, #4]
 80053e0:	f000 f9a8 	bl	8005734 <http_handle_status_json>
        http_handle_app_control(c);
    }
    else {
        http_serve_404(c);
    }
}
 80053e4:	e04f      	b.n	8005486 <http_route_request+0x14a>
    else if (strcmp(uri, "/config.json") == 0) {
 80053e6:	4938      	ldr	r1, [pc, #224]	@ (80054c8 <http_route_request+0x18c>)
 80053e8:	68f8      	ldr	r0, [r7, #12]
 80053ea:	f7fa ff01 	bl	80001f0 <strcmp>
 80053ee:	4603      	mov	r3, r0
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d10c      	bne.n	800540e <http_route_request+0xd2>
        if (c->method == HTTP_POST)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	f893 3404 	ldrb.w	r3, [r3, #1028]	@ 0x404
 80053fa:	2b01      	cmp	r3, #1
 80053fc:	d103      	bne.n	8005406 <http_route_request+0xca>
            http_handle_config_post(c);
 80053fe:	6878      	ldr	r0, [r7, #4]
 8005400:	f000 fdb8 	bl	8005f74 <http_handle_config_post>
}
 8005404:	e03f      	b.n	8005486 <http_route_request+0x14a>
            http_handle_config_get(c);
 8005406:	6878      	ldr	r0, [r7, #4]
 8005408:	f000 fb50 	bl	8005aac <http_handle_config_get>
}
 800540c:	e03b      	b.n	8005486 <http_route_request+0x14a>
    else if (strcmp(uri, "/config/save") == 0) {
 800540e:	492f      	ldr	r1, [pc, #188]	@ (80054cc <http_route_request+0x190>)
 8005410:	68f8      	ldr	r0, [r7, #12]
 8005412:	f7fa feed 	bl	80001f0 <strcmp>
 8005416:	4603      	mov	r3, r0
 8005418:	2b00      	cmp	r3, #0
 800541a:	d103      	bne.n	8005424 <http_route_request+0xe8>
        http_handle_config_save(c);
 800541c:	6878      	ldr	r0, [r7, #4]
 800541e:	f000 feb9 	bl	8006194 <http_handle_config_save>
}
 8005422:	e030      	b.n	8005486 <http_route_request+0x14a>
    else if (strcmp(uri, "/config/revert") == 0) {
 8005424:	492a      	ldr	r1, [pc, #168]	@ (80054d0 <http_route_request+0x194>)
 8005426:	68f8      	ldr	r0, [r7, #12]
 8005428:	f7fa fee2 	bl	80001f0 <strcmp>
 800542c:	4603      	mov	r3, r0
 800542e:	2b00      	cmp	r3, #0
 8005430:	d103      	bne.n	800543a <http_route_request+0xfe>
        http_handle_config_revert(c);
 8005432:	6878      	ldr	r0, [r7, #4]
 8005434:	f000 febf 	bl	80061b6 <http_handle_config_revert>
}
 8005438:	e025      	b.n	8005486 <http_route_request+0x14a>
    else if (strcmp(uri, "/toggle") == 0) {
 800543a:	4926      	ldr	r1, [pc, #152]	@ (80054d4 <http_route_request+0x198>)
 800543c:	68f8      	ldr	r0, [r7, #12]
 800543e:	f7fa fed7 	bl	80001f0 <strcmp>
 8005442:	4603      	mov	r3, r0
 8005444:	2b00      	cmp	r3, #0
 8005446:	d103      	bne.n	8005450 <http_route_request+0x114>
        http_handle_toggle(c);
 8005448:	6878      	ldr	r0, [r7, #4]
 800544a:	f000 fec3 	bl	80061d4 <http_handle_toggle>
}
 800544e:	e01a      	b.n	8005486 <http_route_request+0x14a>
    else if (strcmp(uri, "/info.json") == 0) {
 8005450:	4921      	ldr	r1, [pc, #132]	@ (80054d8 <http_route_request+0x19c>)
 8005452:	68f8      	ldr	r0, [r7, #12]
 8005454:	f7fa fecc 	bl	80001f0 <strcmp>
 8005458:	4603      	mov	r3, r0
 800545a:	2b00      	cmp	r3, #0
 800545c:	d103      	bne.n	8005466 <http_route_request+0x12a>
        http_handle_info_json(c);
 800545e:	6878      	ldr	r0, [r7, #4]
 8005460:	f000 fefa 	bl	8006258 <http_handle_info_json>
}
 8005464:	e00f      	b.n	8005486 <http_route_request+0x14a>
    else if (strncmp(uri, "/app/", 5) == 0) {
 8005466:	2205      	movs	r2, #5
 8005468:	491c      	ldr	r1, [pc, #112]	@ (80054dc <http_route_request+0x1a0>)
 800546a:	68f8      	ldr	r0, [r7, #12]
 800546c:	f00b fb0b 	bl	8010a86 <strncmp>
 8005470:	4603      	mov	r3, r0
 8005472:	2b00      	cmp	r3, #0
 8005474:	d103      	bne.n	800547e <http_route_request+0x142>
        http_handle_app_control(c);
 8005476:	6878      	ldr	r0, [r7, #4]
 8005478:	f000 ff3e 	bl	80062f8 <http_handle_app_control>
}
 800547c:	e003      	b.n	8005486 <http_route_request+0x14a>
        http_serve_404(c);
 800547e:	6878      	ldr	r0, [r7, #4]
 8005480:	f000 f8b4 	bl	80055ec <http_serve_404>
}
 8005484:	e7ff      	b.n	8005486 <http_route_request+0x14a>
 8005486:	bf00      	nop
 8005488:	3710      	adds	r7, #16
 800548a:	46bd      	mov	sp, r7
 800548c:	bd80      	pop	{r7, pc}
 800548e:	bf00      	nop
 8005490:	08011d08 	.word	0x08011d08
 8005494:	08011d0c 	.word	0x08011d0c
 8005498:	08012ef4 	.word	0x08012ef4
 800549c:	08011d18 	.word	0x08011d18
 80054a0:	080123f0 	.word	0x080123f0
 80054a4:	08011d24 	.word	0x08011d24
 80054a8:	08011d30 	.word	0x08011d30
 80054ac:	08014758 	.word	0x08014758
 80054b0:	08012ef8 	.word	0x08012ef8
 80054b4:	08011d40 	.word	0x08011d40
 80054b8:	08011d48 	.word	0x08011d48
 80054bc:	08014d88 	.word	0x08014d88
 80054c0:	0801475c 	.word	0x0801475c
 80054c4:	08011d54 	.word	0x08011d54
 80054c8:	08011d64 	.word	0x08011d64
 80054cc:	08011d74 	.word	0x08011d74
 80054d0:	08011d84 	.word	0x08011d84
 80054d4:	08011d94 	.word	0x08011d94
 80054d8:	08011d9c 	.word	0x08011d9c
 80054dc:	08011da8 	.word	0x08011da8

080054e0 <http_build_header>:

/* ---------- Response helpers ---------- */
static void http_build_header(http_conn_t *c, int status_code, const char *status_text,
                              const char *content_type, uint32_t content_length)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b088      	sub	sp, #32
 80054e4:	af04      	add	r7, sp, #16
 80054e6:	60f8      	str	r0, [r7, #12]
 80054e8:	60b9      	str	r1, [r7, #8]
 80054ea:	607a      	str	r2, [r7, #4]
 80054ec:	603b      	str	r3, [r7, #0]
    c->resp_header_len = snprintf(c->resp_header, HTTP_HEADER_SIZE,
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	f203 408a 	addw	r0, r3, #1162	@ 0x48a
 80054f4:	69bb      	ldr	r3, [r7, #24]
 80054f6:	9302      	str	r3, [sp, #8]
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	9301      	str	r3, [sp, #4]
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	9300      	str	r3, [sp, #0]
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	4a07      	ldr	r2, [pc, #28]	@ (8005520 <http_build_header+0x40>)
 8005504:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005508:	f00b fa34 	bl	8010974 <sniprintf>
 800550c:	4603      	mov	r3, r0
 800550e:	b29a      	uxth	r2, r3
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	f8a3 258a 	strh.w	r2, [r3, #1418]	@ 0x58a
        "Content-Length: %lu\r\n"
        "Connection: close\r\n"
        "Access-Control-Allow-Origin: *\r\n"
        "\r\n",
        status_code, status_text, content_type, (unsigned long)content_length);
}
 8005516:	bf00      	nop
 8005518:	3710      	adds	r7, #16
 800551a:	46bd      	mov	sp, r7
 800551c:	bd80      	pop	{r7, pc}
 800551e:	bf00      	nop
 8005520:	08011db0 	.word	0x08011db0

08005524 <http_serve_static>:

static void http_serve_static(http_conn_t *c, const uint8_t *data, uint32_t len,
                              const char *content_type)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b086      	sub	sp, #24
 8005528:	af02      	add	r7, sp, #8
 800552a:	60f8      	str	r0, [r7, #12]
 800552c:	60b9      	str	r1, [r7, #8]
 800552e:	607a      	str	r2, [r7, #4]
 8005530:	603b      	str	r3, [r7, #0]
    http_build_header(c, 200, "OK", content_type, len);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	9300      	str	r3, [sp, #0]
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	4a08      	ldr	r2, [pc, #32]	@ (800555c <http_serve_static+0x38>)
 800553a:	21c8      	movs	r1, #200	@ 0xc8
 800553c:	68f8      	ldr	r0, [r7, #12]
 800553e:	f7ff ffcf 	bl	80054e0 <http_build_header>
    c->resp_body = data;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	68ba      	ldr	r2, [r7, #8]
 8005546:	f8c3 2590 	str.w	r2, [r3, #1424]	@ 0x590
    c->resp_body_len = len;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	687a      	ldr	r2, [r7, #4]
 800554e:	f8c3 2594 	str.w	r2, [r3, #1428]	@ 0x594
}
 8005552:	bf00      	nop
 8005554:	3710      	adds	r7, #16
 8005556:	46bd      	mov	sp, r7
 8005558:	bd80      	pop	{r7, pc}
 800555a:	bf00      	nop
 800555c:	08011e20 	.word	0x08011e20

08005560 <http_serve_json>:

static void http_serve_json(http_conn_t *c, const char *json, uint16_t len)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b086      	sub	sp, #24
 8005564:	af02      	add	r7, sp, #8
 8005566:	60f8      	str	r0, [r7, #12]
 8005568:	60b9      	str	r1, [r7, #8]
 800556a:	4613      	mov	r3, r2
 800556c:	80fb      	strh	r3, [r7, #6]
    http_build_header(c, 200, "OK", "application/json", len);
 800556e:	88fb      	ldrh	r3, [r7, #6]
 8005570:	9300      	str	r3, [sp, #0]
 8005572:	4b09      	ldr	r3, [pc, #36]	@ (8005598 <http_serve_json+0x38>)
 8005574:	4a09      	ldr	r2, [pc, #36]	@ (800559c <http_serve_json+0x3c>)
 8005576:	21c8      	movs	r1, #200	@ 0xc8
 8005578:	68f8      	ldr	r0, [r7, #12]
 800557a:	f7ff ffb1 	bl	80054e0 <http_build_header>
    c->resp_body = (const uint8_t *)json;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	68ba      	ldr	r2, [r7, #8]
 8005582:	f8c3 2590 	str.w	r2, [r3, #1424]	@ 0x590
    c->resp_body_len = len;
 8005586:	88fa      	ldrh	r2, [r7, #6]
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	f8c3 2594 	str.w	r2, [r3, #1428]	@ 0x594
}
 800558e:	bf00      	nop
 8005590:	3710      	adds	r7, #16
 8005592:	46bd      	mov	sp, r7
 8005594:	bd80      	pop	{r7, pc}
 8005596:	bf00      	nop
 8005598:	08011e24 	.word	0x08011e24
 800559c:	08011e20 	.word	0x08011e20

080055a0 <http_serve_json_ok>:

static void http_serve_json_ok(http_conn_t *c, bool ok)
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b084      	sub	sp, #16
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
 80055a8:	460b      	mov	r3, r1
 80055aa:	70fb      	strb	r3, [r7, #3]
    int len = snprintf(json_buf, JSON_BUF_SIZE, "{\"ok\":%s}", ok ? "true" : "false");
 80055ac:	78fb      	ldrb	r3, [r7, #3]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d001      	beq.n	80055b6 <http_serve_json_ok+0x16>
 80055b2:	4b0a      	ldr	r3, [pc, #40]	@ (80055dc <http_serve_json_ok+0x3c>)
 80055b4:	e000      	b.n	80055b8 <http_serve_json_ok+0x18>
 80055b6:	4b0a      	ldr	r3, [pc, #40]	@ (80055e0 <http_serve_json_ok+0x40>)
 80055b8:	4a0a      	ldr	r2, [pc, #40]	@ (80055e4 <http_serve_json_ok+0x44>)
 80055ba:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80055be:	480a      	ldr	r0, [pc, #40]	@ (80055e8 <http_serve_json_ok+0x48>)
 80055c0:	f00b f9d8 	bl	8010974 <sniprintf>
 80055c4:	60f8      	str	r0, [r7, #12]
    http_serve_json(c, json_buf, len);
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	b29b      	uxth	r3, r3
 80055ca:	461a      	mov	r2, r3
 80055cc:	4906      	ldr	r1, [pc, #24]	@ (80055e8 <http_serve_json_ok+0x48>)
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f7ff ffc6 	bl	8005560 <http_serve_json>
}
 80055d4:	bf00      	nop
 80055d6:	3710      	adds	r7, #16
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}
 80055dc:	08011e38 	.word	0x08011e38
 80055e0:	08011e40 	.word	0x08011e40
 80055e4:	08011e48 	.word	0x08011e48
 80055e8:	200039b4 	.word	0x200039b4

080055ec <http_serve_404>:
    c->resp_body = NULL;
    c->resp_body_len = 0;
}

static void http_serve_404(http_conn_t *c)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b084      	sub	sp, #16
 80055f0:	af02      	add	r7, sp, #8
 80055f2:	6078      	str	r0, [r7, #4]
    static const char body[] = "Not Found";
    http_build_header(c, 404, "Not Found", "text/plain", sizeof(body) - 1);
 80055f4:	2309      	movs	r3, #9
 80055f6:	9300      	str	r3, [sp, #0]
 80055f8:	4b09      	ldr	r3, [pc, #36]	@ (8005620 <http_serve_404+0x34>)
 80055fa:	4a0a      	ldr	r2, [pc, #40]	@ (8005624 <http_serve_404+0x38>)
 80055fc:	f44f 71ca 	mov.w	r1, #404	@ 0x194
 8005600:	6878      	ldr	r0, [r7, #4]
 8005602:	f7ff ff6d 	bl	80054e0 <http_build_header>
    c->resp_body = (const uint8_t *)body;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	4a07      	ldr	r2, [pc, #28]	@ (8005628 <http_serve_404+0x3c>)
 800560a:	f8c3 2590 	str.w	r2, [r3, #1424]	@ 0x590
    c->resp_body_len = sizeof(body) - 1;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2209      	movs	r2, #9
 8005612:	f8c3 2594 	str.w	r2, [r3, #1428]	@ 0x594
}
 8005616:	bf00      	nop
 8005618:	3708      	adds	r7, #8
 800561a:	46bd      	mov	sp, r7
 800561c:	bd80      	pop	{r7, pc}
 800561e:	bf00      	nop
 8005620:	08011ea4 	.word	0x08011ea4
 8005624:	08011eb0 	.word	0x08011eb0
 8005628:	08014d8c 	.word	0x08014d8c

0800562c <http_send_chunk>:

/* ---------- Chunked send ---------- */
static void http_send_chunk(http_conn_t *c)
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b086      	sub	sp, #24
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
    if (c->state == HTTP_SOCK_SEND_HEADER) {
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	785b      	ldrb	r3, [r3, #1]
 8005638:	2b04      	cmp	r3, #4
 800563a:	d13c      	bne.n	80056b6 <http_send_chunk+0x8a>
        uint16_t remaining = c->resp_header_len - c->resp_header_sent;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	f8b3 258a 	ldrh.w	r2, [r3, #1418]	@ 0x58a
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	f8b3 358c 	ldrh.w	r3, [r3, #1420]	@ 0x58c
 8005648:	1ad3      	subs	r3, r2, r3
 800564a:	823b      	strh	r3, [r7, #16]
        if (remaining > 0) {
 800564c:	8a3b      	ldrh	r3, [r7, #16]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d01c      	beq.n	800568c <http_send_chunk+0x60>
            uint16_t chunk = (remaining > HTTP_SEND_CHUNK) ? HTTP_SEND_CHUNK : remaining;
 8005652:	8a3b      	ldrh	r3, [r7, #16]
 8005654:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 8005658:	bf28      	it	cs
 800565a:	f44f 63af 	movcs.w	r3, #1400	@ 0x578
 800565e:	81fb      	strh	r3, [r7, #14]
            w5500_send(c->socket_num, (const uint8_t *)c->resp_header + c->resp_header_sent, chunk);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	7818      	ldrb	r0, [r3, #0]
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	f203 438a 	addw	r3, r3, #1162	@ 0x48a
 800566a:	687a      	ldr	r2, [r7, #4]
 800566c:	f8b2 258c 	ldrh.w	r2, [r2, #1420]	@ 0x58c
 8005670:	4413      	add	r3, r2
 8005672:	89fa      	ldrh	r2, [r7, #14]
 8005674:	4619      	mov	r1, r3
 8005676:	f7ff f883 	bl	8004780 <w5500_send>
            c->resp_header_sent += chunk;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	f8b3 258c 	ldrh.w	r2, [r3, #1420]	@ 0x58c
 8005680:	89fb      	ldrh	r3, [r7, #14]
 8005682:	4413      	add	r3, r2
 8005684:	b29a      	uxth	r2, r3
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	f8a3 258c 	strh.w	r2, [r3, #1420]	@ 0x58c
        }
        if (c->resp_header_sent >= c->resp_header_len) {
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	f8b3 258c 	ldrh.w	r2, [r3, #1420]	@ 0x58c
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	f8b3 358a 	ldrh.w	r3, [r3, #1418]	@ 0x58a
 8005698:	429a      	cmp	r2, r3
 800569a:	d347      	bcc.n	800572c <http_send_chunk+0x100>
            if (c->resp_body_len > 0)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	f8d3 3594 	ldr.w	r3, [r3, #1428]	@ 0x594
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d003      	beq.n	80056ae <http_send_chunk+0x82>
                c->state = HTTP_SOCK_SEND_BODY;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	2205      	movs	r2, #5
 80056aa:	705a      	strb	r2, [r3, #1]
            else
                c->state = HTTP_SOCK_CLOSE;
        }
        return;
 80056ac:	e03e      	b.n	800572c <http_send_chunk+0x100>
                c->state = HTTP_SOCK_CLOSE;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2206      	movs	r2, #6
 80056b2:	705a      	strb	r2, [r3, #1]
        return;
 80056b4:	e03a      	b.n	800572c <http_send_chunk+0x100>
    }

    /* SEND_BODY */
    uint32_t remaining = c->resp_body_len - c->resp_body_sent;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	f8d3 2594 	ldr.w	r2, [r3, #1428]	@ 0x594
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	f8d3 3598 	ldr.w	r3, [r3, #1432]	@ 0x598
 80056c2:	1ad3      	subs	r3, r2, r3
 80056c4:	617b      	str	r3, [r7, #20]
    if (remaining > 0 && c->resp_body) {
 80056c6:	697b      	ldr	r3, [r7, #20]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d023      	beq.n	8005714 <http_send_chunk+0xe8>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	f8d3 3590 	ldr.w	r3, [r3, #1424]	@ 0x590
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d01e      	beq.n	8005714 <http_send_chunk+0xe8>
        uint16_t chunk = (remaining > HTTP_SEND_CHUNK) ? HTTP_SEND_CHUNK : (uint16_t)remaining;
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 80056dc:	d802      	bhi.n	80056e4 <http_send_chunk+0xb8>
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	b29b      	uxth	r3, r3
 80056e2:	e001      	b.n	80056e8 <http_send_chunk+0xbc>
 80056e4:	f44f 63af 	mov.w	r3, #1400	@ 0x578
 80056e8:	827b      	strh	r3, [r7, #18]
        w5500_send(c->socket_num, c->resp_body + c->resp_body_sent, chunk);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	7818      	ldrb	r0, [r3, #0]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	f8d3 2590 	ldr.w	r2, [r3, #1424]	@ 0x590
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	f8d3 3598 	ldr.w	r3, [r3, #1432]	@ 0x598
 80056fa:	4413      	add	r3, r2
 80056fc:	8a7a      	ldrh	r2, [r7, #18]
 80056fe:	4619      	mov	r1, r3
 8005700:	f7ff f83e 	bl	8004780 <w5500_send>
        c->resp_body_sent += chunk;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	f8d3 2598 	ldr.w	r2, [r3, #1432]	@ 0x598
 800570a:	8a7b      	ldrh	r3, [r7, #18]
 800570c:	441a      	add	r2, r3
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	f8c3 2598 	str.w	r2, [r3, #1432]	@ 0x598
    }
    if (c->resp_body_sent >= c->resp_body_len) {
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	f8d3 2598 	ldr.w	r2, [r3, #1432]	@ 0x598
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	f8d3 3594 	ldr.w	r3, [r3, #1428]	@ 0x594
 8005720:	429a      	cmp	r2, r3
 8005722:	d304      	bcc.n	800572e <http_send_chunk+0x102>
        c->state = HTTP_SOCK_CLOSE;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2206      	movs	r2, #6
 8005728:	705a      	strb	r2, [r3, #1]
 800572a:	e000      	b.n	800572e <http_send_chunk+0x102>
        return;
 800572c:	bf00      	nop
    }
}
 800572e:	3718      	adds	r7, #24
 8005730:	46bd      	mov	sp, r7
 8005732:	bd80      	pop	{r7, pc}

08005734 <http_handle_status_json>:

/* ---------- JSON API handlers ---------- */
static void http_handle_status_json(http_conn_t *c)
{
 8005734:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005738:	b08c      	sub	sp, #48	@ 0x30
 800573a:	af04      	add	r7, sp, #16
 800573c:	6078      	str	r0, [r7, #4]
    user_config_data_t *cfg = config_get();
 800573e:	f7fe fc2d 	bl	8003f9c <config_get>
 8005742:	6138      	str	r0, [r7, #16]
    uint8_t din_count  = dio_get_input_count();
 8005744:	f7fc f940 	bl	80019c8 <dio_get_input_count>
 8005748:	4603      	mov	r3, r0
 800574a:	73fb      	strb	r3, [r7, #15]
    uint8_t dout_count = dio_get_output_count();
 800574c:	f7fc f952 	bl	80019f4 <dio_get_output_count>
 8005750:	4603      	mov	r3, r0
 8005752:	73bb      	strb	r3, [r7, #14]
    uint8_t ain_count  = aio_get_input_count();
 8005754:	f7fa ff9c 	bl	8000690 <aio_get_input_count>
 8005758:	4603      	mov	r3, r0
 800575a:	737b      	strb	r3, [r7, #13]
    uint8_t aout_count = aio_get_output_count();
 800575c:	f7fa ffae 	bl	80006bc <aio_get_output_count>
 8005760:	4603      	mov	r3, r0
 8005762:	733b      	strb	r3, [r7, #12]

    int pos = 0;
 8005764:	2300      	movs	r3, #0
 8005766:	61fb      	str	r3, [r7, #28]

    /* Digital inputs */
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos, "{\"din\":[");
 8005768:	69fb      	ldr	r3, [r7, #28]
 800576a:	4a93      	ldr	r2, [pc, #588]	@ (80059b8 <http_handle_status_json+0x284>)
 800576c:	1898      	adds	r0, r3, r2
 800576e:	69fb      	ldr	r3, [r7, #28]
 8005770:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8005774:	4a91      	ldr	r2, [pc, #580]	@ (80059bc <http_handle_status_json+0x288>)
 8005776:	4619      	mov	r1, r3
 8005778:	f00b f8fc 	bl	8010974 <sniprintf>
 800577c:	4602      	mov	r2, r0
 800577e:	69fb      	ldr	r3, [r7, #28]
 8005780:	4413      	add	r3, r2
 8005782:	61fb      	str	r3, [r7, #28]
    for (uint8_t i = 0; i < din_count; i++) {
 8005784:	2300      	movs	r3, #0
 8005786:	76fb      	strb	r3, [r7, #27]
 8005788:	e02b      	b.n	80057e2 <http_handle_status_json+0xae>
        pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 800578a:	69fb      	ldr	r3, [r7, #28]
 800578c:	4a8a      	ldr	r2, [pc, #552]	@ (80059b8 <http_handle_status_json+0x284>)
 800578e:	189d      	adds	r5, r3, r2
 8005790:	69fb      	ldr	r3, [r7, #28]
 8005792:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8005796:	4698      	mov	r8, r3
 8005798:	7efb      	ldrb	r3, [r7, #27]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d001      	beq.n	80057a2 <http_handle_status_json+0x6e>
 800579e:	4e88      	ldr	r6, [pc, #544]	@ (80059c0 <http_handle_status_json+0x28c>)
 80057a0:	e000      	b.n	80057a4 <http_handle_status_json+0x70>
 80057a2:	4e88      	ldr	r6, [pc, #544]	@ (80059c4 <http_handle_status_json+0x290>)
            "%s{\"n\":\"%s\",\"v\":%d}",
            i ? "," : "",
            cfg->io[CONFIG_IO_IDX_DIN + i].name,
 80057a4:	7efa      	ldrb	r2, [r7, #27]
 80057a6:	4613      	mov	r3, r2
 80057a8:	00db      	lsls	r3, r3, #3
 80057aa:	1a9b      	subs	r3, r3, r2
 80057ac:	00da      	lsls	r2, r3, #3
 80057ae:	1ad2      	subs	r2, r2, r3
 80057b0:	f502 7384 	add.w	r3, r2, #264	@ 0x108
 80057b4:	693a      	ldr	r2, [r7, #16]
 80057b6:	4413      	add	r3, r2
 80057b8:	1d9c      	adds	r4, r3, #6
            dio_input_get(i) ? 1 : 0);
 80057ba:	7efb      	ldrb	r3, [r7, #27]
 80057bc:	4618      	mov	r0, r3
 80057be:	f7fc f8d7 	bl	8001970 <dio_input_get>
 80057c2:	4603      	mov	r3, r0
        pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 80057c4:	9301      	str	r3, [sp, #4]
 80057c6:	9400      	str	r4, [sp, #0]
 80057c8:	4633      	mov	r3, r6
 80057ca:	4a7f      	ldr	r2, [pc, #508]	@ (80059c8 <http_handle_status_json+0x294>)
 80057cc:	4641      	mov	r1, r8
 80057ce:	4628      	mov	r0, r5
 80057d0:	f00b f8d0 	bl	8010974 <sniprintf>
 80057d4:	4602      	mov	r2, r0
 80057d6:	69fb      	ldr	r3, [r7, #28]
 80057d8:	4413      	add	r3, r2
 80057da:	61fb      	str	r3, [r7, #28]
    for (uint8_t i = 0; i < din_count; i++) {
 80057dc:	7efb      	ldrb	r3, [r7, #27]
 80057de:	3301      	adds	r3, #1
 80057e0:	76fb      	strb	r3, [r7, #27]
 80057e2:	7efa      	ldrb	r2, [r7, #27]
 80057e4:	7bfb      	ldrb	r3, [r7, #15]
 80057e6:	429a      	cmp	r2, r3
 80057e8:	d3cf      	bcc.n	800578a <http_handle_status_json+0x56>
    }

    /* Digital outputs */
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos, "],\"dout\":[");
 80057ea:	69fb      	ldr	r3, [r7, #28]
 80057ec:	4a72      	ldr	r2, [pc, #456]	@ (80059b8 <http_handle_status_json+0x284>)
 80057ee:	1898      	adds	r0, r3, r2
 80057f0:	69fb      	ldr	r3, [r7, #28]
 80057f2:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 80057f6:	4a75      	ldr	r2, [pc, #468]	@ (80059cc <http_handle_status_json+0x298>)
 80057f8:	4619      	mov	r1, r3
 80057fa:	f00b f8bb 	bl	8010974 <sniprintf>
 80057fe:	4602      	mov	r2, r0
 8005800:	69fb      	ldr	r3, [r7, #28]
 8005802:	4413      	add	r3, r2
 8005804:	61fb      	str	r3, [r7, #28]
    for (uint8_t i = 0; i < dout_count; i++) {
 8005806:	2300      	movs	r3, #0
 8005808:	76bb      	strb	r3, [r7, #26]
 800580a:	e02d      	b.n	8005868 <http_handle_status_json+0x134>
        pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 800580c:	69fb      	ldr	r3, [r7, #28]
 800580e:	4a6a      	ldr	r2, [pc, #424]	@ (80059b8 <http_handle_status_json+0x284>)
 8005810:	189d      	adds	r5, r3, r2
 8005812:	69fb      	ldr	r3, [r7, #28]
 8005814:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8005818:	4698      	mov	r8, r3
 800581a:	7ebb      	ldrb	r3, [r7, #26]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d001      	beq.n	8005824 <http_handle_status_json+0xf0>
 8005820:	4e67      	ldr	r6, [pc, #412]	@ (80059c0 <http_handle_status_json+0x28c>)
 8005822:	e000      	b.n	8005826 <http_handle_status_json+0xf2>
 8005824:	4e67      	ldr	r6, [pc, #412]	@ (80059c4 <http_handle_status_json+0x290>)
            "%s{\"n\":\"%s\",\"v\":%d}",
            i ? "," : "",
            cfg->io[CONFIG_IO_IDX_DOUT + i].name,
 8005826:	7ebb      	ldrb	r3, [r7, #26]
 8005828:	f103 020c 	add.w	r2, r3, #12
 800582c:	4613      	mov	r3, r2
 800582e:	00db      	lsls	r3, r3, #3
 8005830:	1a9b      	subs	r3, r3, r2
 8005832:	00da      	lsls	r2, r3, #3
 8005834:	1ad2      	subs	r2, r2, r3
 8005836:	f502 7384 	add.w	r3, r2, #264	@ 0x108
 800583a:	693a      	ldr	r2, [r7, #16]
 800583c:	4413      	add	r3, r2
 800583e:	1d9c      	adds	r4, r3, #6
            dio_output_get(i) ? 1 : 0);
 8005840:	7ebb      	ldrb	r3, [r7, #26]
 8005842:	4618      	mov	r0, r3
 8005844:	f7fc f85c 	bl	8001900 <dio_output_get>
 8005848:	4603      	mov	r3, r0
        pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 800584a:	9301      	str	r3, [sp, #4]
 800584c:	9400      	str	r4, [sp, #0]
 800584e:	4633      	mov	r3, r6
 8005850:	4a5d      	ldr	r2, [pc, #372]	@ (80059c8 <http_handle_status_json+0x294>)
 8005852:	4641      	mov	r1, r8
 8005854:	4628      	mov	r0, r5
 8005856:	f00b f88d 	bl	8010974 <sniprintf>
 800585a:	4602      	mov	r2, r0
 800585c:	69fb      	ldr	r3, [r7, #28]
 800585e:	4413      	add	r3, r2
 8005860:	61fb      	str	r3, [r7, #28]
    for (uint8_t i = 0; i < dout_count; i++) {
 8005862:	7ebb      	ldrb	r3, [r7, #26]
 8005864:	3301      	adds	r3, #1
 8005866:	76bb      	strb	r3, [r7, #26]
 8005868:	7eba      	ldrb	r2, [r7, #26]
 800586a:	7bbb      	ldrb	r3, [r7, #14]
 800586c:	429a      	cmp	r2, r3
 800586e:	d3cd      	bcc.n	800580c <http_handle_status_json+0xd8>
    }

    /* Analog inputs */
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos, "],\"ain\":[");
 8005870:	69fb      	ldr	r3, [r7, #28]
 8005872:	4a51      	ldr	r2, [pc, #324]	@ (80059b8 <http_handle_status_json+0x284>)
 8005874:	1898      	adds	r0, r3, r2
 8005876:	69fb      	ldr	r3, [r7, #28]
 8005878:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 800587c:	4a54      	ldr	r2, [pc, #336]	@ (80059d0 <http_handle_status_json+0x29c>)
 800587e:	4619      	mov	r1, r3
 8005880:	f00b f878 	bl	8010974 <sniprintf>
 8005884:	4602      	mov	r2, r0
 8005886:	69fb      	ldr	r3, [r7, #28]
 8005888:	4413      	add	r3, r2
 800588a:	61fb      	str	r3, [r7, #28]
    for (uint8_t i = 0; i < ain_count; i++) {
 800588c:	2300      	movs	r3, #0
 800588e:	767b      	strb	r3, [r7, #25]
 8005890:	e02d      	b.n	80058ee <http_handle_status_json+0x1ba>
        pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005892:	69fb      	ldr	r3, [r7, #28]
 8005894:	4a48      	ldr	r2, [pc, #288]	@ (80059b8 <http_handle_status_json+0x284>)
 8005896:	189d      	adds	r5, r3, r2
 8005898:	69fb      	ldr	r3, [r7, #28]
 800589a:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 800589e:	4698      	mov	r8, r3
 80058a0:	7e7b      	ldrb	r3, [r7, #25]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d001      	beq.n	80058aa <http_handle_status_json+0x176>
 80058a6:	4e46      	ldr	r6, [pc, #280]	@ (80059c0 <http_handle_status_json+0x28c>)
 80058a8:	e000      	b.n	80058ac <http_handle_status_json+0x178>
 80058aa:	4e46      	ldr	r6, [pc, #280]	@ (80059c4 <http_handle_status_json+0x290>)
            "%s{\"n\":\"%s\",\"v\":%u}",
            i ? "," : "",
            cfg->io[CONFIG_IO_IDX_AIN + i].name,
 80058ac:	7e7b      	ldrb	r3, [r7, #25]
 80058ae:	f103 0214 	add.w	r2, r3, #20
 80058b2:	4613      	mov	r3, r2
 80058b4:	00db      	lsls	r3, r3, #3
 80058b6:	1a9b      	subs	r3, r3, r2
 80058b8:	00da      	lsls	r2, r3, #3
 80058ba:	1ad2      	subs	r2, r2, r3
 80058bc:	f502 7384 	add.w	r3, r2, #264	@ 0x108
 80058c0:	693a      	ldr	r2, [r7, #16]
 80058c2:	4413      	add	r3, r2
 80058c4:	1d9c      	adds	r4, r3, #6
            aio_input_get(i));
 80058c6:	7e7b      	ldrb	r3, [r7, #25]
 80058c8:	4618      	mov	r0, r3
 80058ca:	f7fa fec7 	bl	800065c <aio_input_get>
 80058ce:	4603      	mov	r3, r0
        pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 80058d0:	9301      	str	r3, [sp, #4]
 80058d2:	9400      	str	r4, [sp, #0]
 80058d4:	4633      	mov	r3, r6
 80058d6:	4a3f      	ldr	r2, [pc, #252]	@ (80059d4 <http_handle_status_json+0x2a0>)
 80058d8:	4641      	mov	r1, r8
 80058da:	4628      	mov	r0, r5
 80058dc:	f00b f84a 	bl	8010974 <sniprintf>
 80058e0:	4602      	mov	r2, r0
 80058e2:	69fb      	ldr	r3, [r7, #28]
 80058e4:	4413      	add	r3, r2
 80058e6:	61fb      	str	r3, [r7, #28]
    for (uint8_t i = 0; i < ain_count; i++) {
 80058e8:	7e7b      	ldrb	r3, [r7, #25]
 80058ea:	3301      	adds	r3, #1
 80058ec:	767b      	strb	r3, [r7, #25]
 80058ee:	7e7a      	ldrb	r2, [r7, #25]
 80058f0:	7b7b      	ldrb	r3, [r7, #13]
 80058f2:	429a      	cmp	r2, r3
 80058f4:	d3cd      	bcc.n	8005892 <http_handle_status_json+0x15e>
    }

    /* Analog outputs */
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos, "],\"aout\":[");
 80058f6:	69fb      	ldr	r3, [r7, #28]
 80058f8:	4a2f      	ldr	r2, [pc, #188]	@ (80059b8 <http_handle_status_json+0x284>)
 80058fa:	1898      	adds	r0, r3, r2
 80058fc:	69fb      	ldr	r3, [r7, #28]
 80058fe:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8005902:	4a35      	ldr	r2, [pc, #212]	@ (80059d8 <http_handle_status_json+0x2a4>)
 8005904:	4619      	mov	r1, r3
 8005906:	f00b f835 	bl	8010974 <sniprintf>
 800590a:	4602      	mov	r2, r0
 800590c:	69fb      	ldr	r3, [r7, #28]
 800590e:	4413      	add	r3, r2
 8005910:	61fb      	str	r3, [r7, #28]
    for (uint8_t i = 0; i < aout_count; i++) {
 8005912:	2300      	movs	r3, #0
 8005914:	763b      	strb	r3, [r7, #24]
 8005916:	e02d      	b.n	8005974 <http_handle_status_json+0x240>
        pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005918:	69fb      	ldr	r3, [r7, #28]
 800591a:	4a27      	ldr	r2, [pc, #156]	@ (80059b8 <http_handle_status_json+0x284>)
 800591c:	189d      	adds	r5, r3, r2
 800591e:	69fb      	ldr	r3, [r7, #28]
 8005920:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8005924:	4698      	mov	r8, r3
 8005926:	7e3b      	ldrb	r3, [r7, #24]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d001      	beq.n	8005930 <http_handle_status_json+0x1fc>
 800592c:	4e24      	ldr	r6, [pc, #144]	@ (80059c0 <http_handle_status_json+0x28c>)
 800592e:	e000      	b.n	8005932 <http_handle_status_json+0x1fe>
 8005930:	4e24      	ldr	r6, [pc, #144]	@ (80059c4 <http_handle_status_json+0x290>)
            "%s{\"n\":\"%s\",\"v\":%u}",
            i ? "," : "",
            cfg->io[CONFIG_IO_IDX_AOUT + i].name,
 8005932:	7e3b      	ldrb	r3, [r7, #24]
 8005934:	f103 0218 	add.w	r2, r3, #24
 8005938:	4613      	mov	r3, r2
 800593a:	00db      	lsls	r3, r3, #3
 800593c:	1a9b      	subs	r3, r3, r2
 800593e:	00da      	lsls	r2, r3, #3
 8005940:	1ad2      	subs	r2, r2, r3
 8005942:	f502 7384 	add.w	r3, r2, #264	@ 0x108
 8005946:	693a      	ldr	r2, [r7, #16]
 8005948:	4413      	add	r3, r2
 800594a:	1d9c      	adds	r4, r3, #6
            aio_output_get(i));
 800594c:	7e3b      	ldrb	r3, [r7, #24]
 800594e:	4618      	mov	r0, r3
 8005950:	f7fa fe6a 	bl	8000628 <aio_output_get>
 8005954:	4603      	mov	r3, r0
        pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005956:	9301      	str	r3, [sp, #4]
 8005958:	9400      	str	r4, [sp, #0]
 800595a:	4633      	mov	r3, r6
 800595c:	4a1d      	ldr	r2, [pc, #116]	@ (80059d4 <http_handle_status_json+0x2a0>)
 800595e:	4641      	mov	r1, r8
 8005960:	4628      	mov	r0, r5
 8005962:	f00b f807 	bl	8010974 <sniprintf>
 8005966:	4602      	mov	r2, r0
 8005968:	69fb      	ldr	r3, [r7, #28]
 800596a:	4413      	add	r3, r2
 800596c:	61fb      	str	r3, [r7, #28]
    for (uint8_t i = 0; i < aout_count; i++) {
 800596e:	7e3b      	ldrb	r3, [r7, #24]
 8005970:	3301      	adds	r3, #1
 8005972:	763b      	strb	r3, [r7, #24]
 8005974:	7e3a      	ldrb	r2, [r7, #24]
 8005976:	7b3b      	ldrb	r3, [r7, #12]
 8005978:	429a      	cmp	r2, r3
 800597a:	d3cd      	bcc.n	8005918 <http_handle_status_json+0x1e4>
    }

    /* App status */
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos, "],\"apps\":[");
 800597c:	69fb      	ldr	r3, [r7, #28]
 800597e:	4a0e      	ldr	r2, [pc, #56]	@ (80059b8 <http_handle_status_json+0x284>)
 8005980:	1898      	adds	r0, r3, r2
 8005982:	69fb      	ldr	r3, [r7, #28]
 8005984:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8005988:	4a14      	ldr	r2, [pc, #80]	@ (80059dc <http_handle_status_json+0x2a8>)
 800598a:	4619      	mov	r1, r3
 800598c:	f00a fff2 	bl	8010974 <sniprintf>
 8005990:	4602      	mov	r2, r0
 8005992:	69fb      	ldr	r3, [r7, #28]
 8005994:	4413      	add	r3, r2
 8005996:	61fb      	str	r3, [r7, #28]
    for (uint8_t i = 0; i < NUM_APPS; i++) {
 8005998:	2300      	movs	r3, #0
 800599a:	75fb      	strb	r3, [r7, #23]
 800599c:	e050      	b.n	8005a40 <http_handle_status_json+0x30c>
        pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 800599e:	69fb      	ldr	r3, [r7, #28]
 80059a0:	4a05      	ldr	r2, [pc, #20]	@ (80059b8 <http_handle_status_json+0x284>)
 80059a2:	1898      	adds	r0, r3, r2
 80059a4:	69fb      	ldr	r3, [r7, #28]
 80059a6:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 80059aa:	469c      	mov	ip, r3
 80059ac:	7dfb      	ldrb	r3, [r7, #23]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d016      	beq.n	80059e0 <http_handle_status_json+0x2ac>
 80059b2:	4a03      	ldr	r2, [pc, #12]	@ (80059c0 <http_handle_status_json+0x28c>)
 80059b4:	e015      	b.n	80059e2 <http_handle_status_json+0x2ae>
 80059b6:	bf00      	nop
 80059b8:	200039b4 	.word	0x200039b4
 80059bc:	08011ebc 	.word	0x08011ebc
 80059c0:	08011ec8 	.word	0x08011ec8
 80059c4:	08011ecc 	.word	0x08011ecc
 80059c8:	08011ed0 	.word	0x08011ed0
 80059cc:	08011ee4 	.word	0x08011ee4
 80059d0:	08011ef0 	.word	0x08011ef0
 80059d4:	08011efc 	.word	0x08011efc
 80059d8:	08011f10 	.word	0x08011f10
 80059dc:	08011f1c 	.word	0x08011f1c
 80059e0:	4a2b      	ldr	r2, [pc, #172]	@ (8005a90 <http_handle_status_json+0x35c>)
            "%s{\"r\":%d,\"l\":%d,\"nl\":%d}",
            i ? "," : "",
            apps[i].running ? 1 : 0,
 80059e2:	7dfb      	ldrb	r3, [r7, #23]
 80059e4:	492b      	ldr	r1, [pc, #172]	@ (8005a94 <http_handle_status_json+0x360>)
 80059e6:	f44f 744f 	mov.w	r4, #828	@ 0x33c
 80059ea:	fb04 f303 	mul.w	r3, r4, r3
 80059ee:	440b      	add	r3, r1
 80059f0:	f203 332b 	addw	r3, r3, #811	@ 0x32b
 80059f4:	781b      	ldrb	r3, [r3, #0]
        pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 80059f6:	461d      	mov	r5, r3
            apps[i].current_line,
 80059f8:	7dfb      	ldrb	r3, [r7, #23]
 80059fa:	4926      	ldr	r1, [pc, #152]	@ (8005a94 <http_handle_status_json+0x360>)
 80059fc:	f44f 744f 	mov.w	r4, #828	@ 0x33c
 8005a00:	fb04 f303 	mul.w	r3, r4, r3
 8005a04:	440b      	add	r3, r1
 8005a06:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 8005a0a:	781b      	ldrb	r3, [r3, #0]
        pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005a0c:	461e      	mov	r6, r3
            apps[i].num_lines);
 8005a0e:	7dfb      	ldrb	r3, [r7, #23]
 8005a10:	4920      	ldr	r1, [pc, #128]	@ (8005a94 <http_handle_status_json+0x360>)
 8005a12:	f44f 744f 	mov.w	r4, #828	@ 0x33c
 8005a16:	fb04 f303 	mul.w	r3, r4, r3
 8005a1a:	440b      	add	r3, r1
 8005a1c:	f203 332a 	addw	r3, r3, #810	@ 0x32a
 8005a20:	781b      	ldrb	r3, [r3, #0]
        pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005a22:	9302      	str	r3, [sp, #8]
 8005a24:	9601      	str	r6, [sp, #4]
 8005a26:	9500      	str	r5, [sp, #0]
 8005a28:	4613      	mov	r3, r2
 8005a2a:	4a1b      	ldr	r2, [pc, #108]	@ (8005a98 <http_handle_status_json+0x364>)
 8005a2c:	4661      	mov	r1, ip
 8005a2e:	f00a ffa1 	bl	8010974 <sniprintf>
 8005a32:	4602      	mov	r2, r0
 8005a34:	69fb      	ldr	r3, [r7, #28]
 8005a36:	4413      	add	r3, r2
 8005a38:	61fb      	str	r3, [r7, #28]
    for (uint8_t i = 0; i < NUM_APPS; i++) {
 8005a3a:	7dfb      	ldrb	r3, [r7, #23]
 8005a3c:	3301      	adds	r3, #1
 8005a3e:	75fb      	strb	r3, [r7, #23]
 8005a40:	7dfb      	ldrb	r3, [r7, #23]
 8005a42:	2b03      	cmp	r3, #3
 8005a44:	d9ab      	bls.n	800599e <http_handle_status_json+0x26a>
    }

    /* Dirty flag */
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005a46:	69fb      	ldr	r3, [r7, #28]
 8005a48:	4a14      	ldr	r2, [pc, #80]	@ (8005a9c <http_handle_status_json+0x368>)
 8005a4a:	189c      	adds	r4, r3, r2
 8005a4c:	69fb      	ldr	r3, [r7, #28]
 8005a4e:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8005a52:	461d      	mov	r5, r3
        "],\"dirty\":%s}", config_get_state() == CONFIG_DIRTY ? "true" : "false");
 8005a54:	f7fe faac 	bl	8003fb0 <config_get_state>
 8005a58:	4603      	mov	r3, r0
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005a5a:	2b01      	cmp	r3, #1
 8005a5c:	d101      	bne.n	8005a62 <http_handle_status_json+0x32e>
 8005a5e:	4b10      	ldr	r3, [pc, #64]	@ (8005aa0 <http_handle_status_json+0x36c>)
 8005a60:	e000      	b.n	8005a64 <http_handle_status_json+0x330>
 8005a62:	4b10      	ldr	r3, [pc, #64]	@ (8005aa4 <http_handle_status_json+0x370>)
 8005a64:	4a10      	ldr	r2, [pc, #64]	@ (8005aa8 <http_handle_status_json+0x374>)
 8005a66:	4629      	mov	r1, r5
 8005a68:	4620      	mov	r0, r4
 8005a6a:	f00a ff83 	bl	8010974 <sniprintf>
 8005a6e:	4602      	mov	r2, r0
 8005a70:	69fb      	ldr	r3, [r7, #28]
 8005a72:	4413      	add	r3, r2
 8005a74:	61fb      	str	r3, [r7, #28]

    http_serve_json(c, json_buf, pos);
 8005a76:	69fb      	ldr	r3, [r7, #28]
 8005a78:	b29b      	uxth	r3, r3
 8005a7a:	461a      	mov	r2, r3
 8005a7c:	4907      	ldr	r1, [pc, #28]	@ (8005a9c <http_handle_status_json+0x368>)
 8005a7e:	6878      	ldr	r0, [r7, #4]
 8005a80:	f7ff fd6e 	bl	8005560 <http_serve_json>
}
 8005a84:	bf00      	nop
 8005a86:	3720      	adds	r7, #32
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a8e:	bf00      	nop
 8005a90:	08011ecc 	.word	0x08011ecc
 8005a94:	200001a0 	.word	0x200001a0
 8005a98:	08011f28 	.word	0x08011f28
 8005a9c:	200039b4 	.word	0x200039b4
 8005aa0:	08011e38 	.word	0x08011e38
 8005aa4:	08011e40 	.word	0x08011e40
 8005aa8:	08011f44 	.word	0x08011f44

08005aac <http_handle_config_get>:

static void http_handle_config_get(http_conn_t *c)
{
 8005aac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005aae:	b0b9      	sub	sp, #228	@ 0xe4
 8005ab0:	af1c      	add	r7, sp, #112	@ 0x70
 8005ab2:	65f8      	str	r0, [r7, #92]	@ 0x5c
    user_config_data_t *cfg = config_get();
 8005ab4:	f7fe fa72 	bl	8003f9c <config_get>
 8005ab8:	6678      	str	r0, [r7, #100]	@ 0x64
    int pos = 0;
 8005aba:	2300      	movs	r3, #0
 8005abc:	66fb      	str	r3, [r7, #108]	@ 0x6c

    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005abe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005ac0:	4a96      	ldr	r2, [pc, #600]	@ (8005d1c <http_handle_config_get+0x270>)
 8005ac2:	eb03 0c02 	add.w	ip, r3, r2
 8005ac6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005ac8:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8005acc:	469e      	mov	lr, r3
        "\"mqtt_append_node_id\":%s,"
        "\"mqtt_client_id_prefix\":\"%s\","
        "\"mqtt_keepalive_sec\":%u,"
        "\"mqtt_reconnect_ms\":%lu,"
        "\"mqtt_analog_interval_s\":%u,",
        cfg->device_name,
 8005ace:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005ad0:	653b      	str	r3, [r7, #80]	@ 0x50
        cfg->lcd_enabled ? "true" : "false",
 8005ad2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005ad4:	f893 3020 	ldrb.w	r3, [r3, #32]
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d002      	beq.n	8005ae2 <http_handle_config_get+0x36>
 8005adc:	4b90      	ldr	r3, [pc, #576]	@ (8005d20 <http_handle_config_get+0x274>)
 8005ade:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005ae0:	e001      	b.n	8005ae6 <http_handle_config_get+0x3a>
 8005ae2:	4b90      	ldr	r3, [pc, #576]	@ (8005d24 <http_handle_config_get+0x278>)
 8005ae4:	65bb      	str	r3, [r7, #88]	@ 0x58
        cfg->ip_mode,
 8005ae6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005ae8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005aec:	64fb      	str	r3, [r7, #76]	@ 0x4c
        cfg->static_ip[0], cfg->static_ip[1], cfg->static_ip[2], cfg->static_ip[3],
 8005aee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005af0:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005af4:	64bb      	str	r3, [r7, #72]	@ 0x48
        cfg->static_ip[0], cfg->static_ip[1], cfg->static_ip[2], cfg->static_ip[3],
 8005af6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005af8:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005afc:	647b      	str	r3, [r7, #68]	@ 0x44
        cfg->static_ip[0], cfg->static_ip[1], cfg->static_ip[2], cfg->static_ip[3],
 8005afe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005b00:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005b04:	643b      	str	r3, [r7, #64]	@ 0x40
        cfg->static_ip[0], cfg->static_ip[1], cfg->static_ip[2], cfg->static_ip[3],
 8005b06:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005b08:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005b0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        cfg->subnet[0], cfg->subnet[1], cfg->subnet[2], cfg->subnet[3],
 8005b0e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005b10:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005b14:	63bb      	str	r3, [r7, #56]	@ 0x38
        cfg->subnet[0], cfg->subnet[1], cfg->subnet[2], cfg->subnet[3],
 8005b16:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005b18:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005b1c:	637b      	str	r3, [r7, #52]	@ 0x34
        cfg->subnet[0], cfg->subnet[1], cfg->subnet[2], cfg->subnet[3],
 8005b1e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005b20:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005b24:	633b      	str	r3, [r7, #48]	@ 0x30
        cfg->subnet[0], cfg->subnet[1], cfg->subnet[2], cfg->subnet[3],
 8005b26:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005b28:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005b2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        cfg->gateway[0], cfg->gateway[1], cfg->gateway[2], cfg->gateway[3],
 8005b2e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005b30:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005b34:	62bb      	str	r3, [r7, #40]	@ 0x28
        cfg->gateway[0], cfg->gateway[1], cfg->gateway[2], cfg->gateway[3],
 8005b36:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005b38:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005b3c:	627b      	str	r3, [r7, #36]	@ 0x24
        cfg->gateway[0], cfg->gateway[1], cfg->gateway[2], cfg->gateway[3],
 8005b3e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005b40:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005b44:	623b      	str	r3, [r7, #32]
        cfg->gateway[0], cfg->gateway[1], cfg->gateway[2], cfg->gateway[3],
 8005b46:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005b48:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005b4c:	61fb      	str	r3, [r7, #28]
        cfg->dns[0], cfg->dns[1], cfg->dns[2], cfg->dns[3],
 8005b4e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005b50:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005b54:	61bb      	str	r3, [r7, #24]
        cfg->dns[0], cfg->dns[1], cfg->dns[2], cfg->dns[3],
 8005b56:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005b58:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005b5c:	617b      	str	r3, [r7, #20]
        cfg->dns[0], cfg->dns[1], cfg->dns[2], cfg->dns[3],
 8005b5e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005b60:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005b64:	613b      	str	r3, [r7, #16]
        cfg->dns[0], cfg->dns[1], cfg->dns[2], cfg->dns[3],
 8005b66:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005b68:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005b6c:	60fb      	str	r3, [r7, #12]
        cfg->mqtt_enabled ? "true" : "false",
 8005b6e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005b70:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d002      	beq.n	8005b7e <http_handle_config_get+0xd2>
 8005b78:	4b69      	ldr	r3, [pc, #420]	@ (8005d20 <http_handle_config_get+0x274>)
 8005b7a:	657b      	str	r3, [r7, #84]	@ 0x54
 8005b7c:	e001      	b.n	8005b82 <http_handle_config_get+0xd6>
 8005b7e:	4b69      	ldr	r3, [pc, #420]	@ (8005d24 <http_handle_config_get+0x278>)
 8005b80:	657b      	str	r3, [r7, #84]	@ 0x54
        cfg->mqtt_broker_host,
 8005b82:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005b84:	3333      	adds	r3, #51	@ 0x33
 8005b86:	60bb      	str	r3, [r7, #8]
        cfg->mqtt_broker_port,
 8005b88:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005b8a:	f8b3 3073 	ldrh.w	r3, [r3, #115]	@ 0x73
 8005b8e:	b29b      	uxth	r3, r3
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005b90:	607b      	str	r3, [r7, #4]
        cfg->mqtt_username,
 8005b92:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005b94:	f103 0675 	add.w	r6, r3, #117	@ 0x75
        cfg->mqtt_root_topic,
 8005b98:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005b9a:	f103 05b5 	add.w	r5, r3, #181	@ 0xb5
        cfg->mqtt_append_node_id ? "true" : "false",
 8005b9e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005ba0:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d001      	beq.n	8005bac <http_handle_config_get+0x100>
 8005ba8:	4c5d      	ldr	r4, [pc, #372]	@ (8005d20 <http_handle_config_get+0x274>)
 8005baa:	e000      	b.n	8005bae <http_handle_config_get+0x102>
 8005bac:	4c5d      	ldr	r4, [pc, #372]	@ (8005d24 <http_handle_config_get+0x278>)
        cfg->mqtt_client_id_prefix,
 8005bae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005bb0:	f103 01f6 	add.w	r1, r3, #246	@ 0xf6
        cfg->mqtt_keepalive_sec,
 8005bb4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005bb6:	f8b3 3106 	ldrh.w	r3, [r3, #262]	@ 0x106
 8005bba:	b29b      	uxth	r3, r3
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005bbc:	4618      	mov	r0, r3
        (unsigned long)cfg->mqtt_reconnect_ms,
 8005bbe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005bc0:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
        cfg->mqtt_analog_interval_s);
 8005bc4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005bc6:	f8b3 310c 	ldrh.w	r3, [r3, #268]	@ 0x10c
 8005bca:	b29b      	uxth	r3, r3
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005bcc:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005bce:	921a      	str	r2, [sp, #104]	@ 0x68
 8005bd0:	9019      	str	r0, [sp, #100]	@ 0x64
 8005bd2:	9118      	str	r1, [sp, #96]	@ 0x60
 8005bd4:	9417      	str	r4, [sp, #92]	@ 0x5c
 8005bd6:	9516      	str	r5, [sp, #88]	@ 0x58
 8005bd8:	9615      	str	r6, [sp, #84]	@ 0x54
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	9314      	str	r3, [sp, #80]	@ 0x50
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005be2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005be4:	9312      	str	r3, [sp, #72]	@ 0x48
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	9311      	str	r3, [sp, #68]	@ 0x44
 8005bea:	693b      	ldr	r3, [r7, #16]
 8005bec:	9310      	str	r3, [sp, #64]	@ 0x40
 8005bee:	697b      	ldr	r3, [r7, #20]
 8005bf0:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005bf2:	69bb      	ldr	r3, [r7, #24]
 8005bf4:	930e      	str	r3, [sp, #56]	@ 0x38
 8005bf6:	69fb      	ldr	r3, [r7, #28]
 8005bf8:	930d      	str	r3, [sp, #52]	@ 0x34
 8005bfa:	6a3b      	ldr	r3, [r7, #32]
 8005bfc:	930c      	str	r3, [sp, #48]	@ 0x30
 8005bfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c00:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005c02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c04:	930a      	str	r3, [sp, #40]	@ 0x28
 8005c06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c08:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c0c:	9308      	str	r3, [sp, #32]
 8005c0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c10:	9307      	str	r3, [sp, #28]
 8005c12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c14:	9306      	str	r3, [sp, #24]
 8005c16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c18:	9305      	str	r3, [sp, #20]
 8005c1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c1c:	9304      	str	r3, [sp, #16]
 8005c1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c20:	9303      	str	r3, [sp, #12]
 8005c22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c24:	9302      	str	r3, [sp, #8]
 8005c26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c28:	9301      	str	r3, [sp, #4]
 8005c2a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005c2c:	9300      	str	r3, [sp, #0]
 8005c2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005c30:	4a3d      	ldr	r2, [pc, #244]	@ (8005d28 <http_handle_config_get+0x27c>)
 8005c32:	4671      	mov	r1, lr
 8005c34:	4660      	mov	r0, ip
 8005c36:	f00a fe9d 	bl	8010974 <sniprintf>
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005c3e:	4413      	add	r3, r2
 8005c40:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* I/O config array */
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos, "\"io\":[");
 8005c42:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005c44:	4a35      	ldr	r2, [pc, #212]	@ (8005d1c <http_handle_config_get+0x270>)
 8005c46:	1898      	adds	r0, r3, r2
 8005c48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005c4a:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8005c4e:	4a37      	ldr	r2, [pc, #220]	@ (8005d2c <http_handle_config_get+0x280>)
 8005c50:	4619      	mov	r1, r3
 8005c52:	f00a fe8f 	bl	8010974 <sniprintf>
 8005c56:	4602      	mov	r2, r0
 8005c58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005c5a:	4413      	add	r3, r2
 8005c5c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    for (uint8_t i = 0; i < CONFIG_IO_MAX; i++) {
 8005c5e:	2300      	movs	r3, #0
 8005c60:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
 8005c64:	e048      	b.n	8005cf8 <http_handle_config_get+0x24c>
        io_config_entry_t *io = &cfg->io[i];
 8005c66:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 8005c6a:	4613      	mov	r3, r2
 8005c6c:	00db      	lsls	r3, r3, #3
 8005c6e:	1a9b      	subs	r3, r3, r2
 8005c70:	00da      	lsls	r2, r3, #3
 8005c72:	1ad2      	subs	r2, r2, r3
 8005c74:	f502 7384 	add.w	r3, r2, #264	@ 0x108
 8005c78:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005c7a:	4413      	add	r3, r2
 8005c7c:	3306      	adds	r3, #6
 8005c7e:	663b      	str	r3, [r7, #96]	@ 0x60
        if (io->name[0] == '\0') continue;
 8005c80:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005c82:	781b      	ldrb	r3, [r3, #0]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d031      	beq.n	8005cec <http_handle_config_get+0x240>
        pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005c88:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005c8a:	4a24      	ldr	r2, [pc, #144]	@ (8005d1c <http_handle_config_get+0x270>)
 8005c8c:	189d      	adds	r5, r3, r2
 8005c8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005c90:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8005c94:	469c      	mov	ip, r3
 8005c96:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	dd07      	ble.n	8005cac <http_handle_config_get+0x200>
            "%s{\"i\":%d,\"n\":\"%s\",\"on\":\"%s\",\"off\":\"%s\",\"str\":%s}",
            (pos > 0 && json_buf[pos-1] != '[') ? "," : "",
 8005c9c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005c9e:	3b01      	subs	r3, #1
 8005ca0:	4a1e      	ldr	r2, [pc, #120]	@ (8005d1c <http_handle_config_get+0x270>)
 8005ca2:	5cd3      	ldrb	r3, [r2, r3]
 8005ca4:	2b5b      	cmp	r3, #91	@ 0x5b
 8005ca6:	d001      	beq.n	8005cac <http_handle_config_get+0x200>
        pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005ca8:	4e21      	ldr	r6, [pc, #132]	@ (8005d30 <http_handle_config_get+0x284>)
 8005caa:	e000      	b.n	8005cae <http_handle_config_get+0x202>
 8005cac:	4e21      	ldr	r6, [pc, #132]	@ (8005d34 <http_handle_config_get+0x288>)
 8005cae:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
            i, io->name, io->mqtt_on_value, io->mqtt_off_value,
 8005cb2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005cb4:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8005cb6:	3110      	adds	r1, #16
 8005cb8:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8005cba:	3020      	adds	r0, #32
            io->mqtt_value_is_string ? "true" : "false");
 8005cbc:	6e3c      	ldr	r4, [r7, #96]	@ 0x60
 8005cbe:	f894 4030 	ldrb.w	r4, [r4, #48]	@ 0x30
        pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005cc2:	2c00      	cmp	r4, #0
 8005cc4:	d001      	beq.n	8005cca <http_handle_config_get+0x21e>
 8005cc6:	4c16      	ldr	r4, [pc, #88]	@ (8005d20 <http_handle_config_get+0x274>)
 8005cc8:	e000      	b.n	8005ccc <http_handle_config_get+0x220>
 8005cca:	4c16      	ldr	r4, [pc, #88]	@ (8005d24 <http_handle_config_get+0x278>)
 8005ccc:	9404      	str	r4, [sp, #16]
 8005cce:	9003      	str	r0, [sp, #12]
 8005cd0:	9102      	str	r1, [sp, #8]
 8005cd2:	9201      	str	r2, [sp, #4]
 8005cd4:	9300      	str	r3, [sp, #0]
 8005cd6:	4633      	mov	r3, r6
 8005cd8:	4a17      	ldr	r2, [pc, #92]	@ (8005d38 <http_handle_config_get+0x28c>)
 8005cda:	4661      	mov	r1, ip
 8005cdc:	4628      	mov	r0, r5
 8005cde:	f00a fe49 	bl	8010974 <sniprintf>
 8005ce2:	4602      	mov	r2, r0
 8005ce4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005ce6:	4413      	add	r3, r2
 8005ce8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005cea:	e000      	b.n	8005cee <http_handle_config_get+0x242>
        if (io->name[0] == '\0') continue;
 8005cec:	bf00      	nop
    for (uint8_t i = 0; i < CONFIG_IO_MAX; i++) {
 8005cee:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8005cf2:	3301      	adds	r3, #1
 8005cf4:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
 8005cf8:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8005cfc:	2b19      	cmp	r3, #25
 8005cfe:	d9b2      	bls.n	8005c66 <http_handle_config_get+0x1ba>
    }
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005d00:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005d02:	4a06      	ldr	r2, [pc, #24]	@ (8005d1c <http_handle_config_get+0x270>)
 8005d04:	189c      	adds	r4, r3, r2
 8005d06:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005d08:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8005d0c:	461d      	mov	r5, r3
        "],\"dirty\":%s}", config_get_state() == CONFIG_DIRTY ? "true" : "false");
 8005d0e:	f7fe f94f 	bl	8003fb0 <config_get_state>
 8005d12:	4603      	mov	r3, r0
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005d14:	2b01      	cmp	r3, #1
 8005d16:	d111      	bne.n	8005d3c <http_handle_config_get+0x290>
 8005d18:	4b01      	ldr	r3, [pc, #4]	@ (8005d20 <http_handle_config_get+0x274>)
 8005d1a:	e010      	b.n	8005d3e <http_handle_config_get+0x292>
 8005d1c:	200039b4 	.word	0x200039b4
 8005d20:	08011e38 	.word	0x08011e38
 8005d24:	08011e40 	.word	0x08011e40
 8005d28:	08011f54 	.word	0x08011f54
 8005d2c:	080120d4 	.word	0x080120d4
 8005d30:	08011ec8 	.word	0x08011ec8
 8005d34:	08011ecc 	.word	0x08011ecc
 8005d38:	080120dc 	.word	0x080120dc
 8005d3c:	4b0a      	ldr	r3, [pc, #40]	@ (8005d68 <http_handle_config_get+0x2bc>)
 8005d3e:	4a0b      	ldr	r2, [pc, #44]	@ (8005d6c <http_handle_config_get+0x2c0>)
 8005d40:	4629      	mov	r1, r5
 8005d42:	4620      	mov	r0, r4
 8005d44:	f00a fe16 	bl	8010974 <sniprintf>
 8005d48:	4602      	mov	r2, r0
 8005d4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005d4c:	4413      	add	r3, r2
 8005d4e:	66fb      	str	r3, [r7, #108]	@ 0x6c

    http_serve_json(c, json_buf, pos);
 8005d50:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005d52:	b29b      	uxth	r3, r3
 8005d54:	461a      	mov	r2, r3
 8005d56:	4906      	ldr	r1, [pc, #24]	@ (8005d70 <http_handle_config_get+0x2c4>)
 8005d58:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8005d5a:	f7ff fc01 	bl	8005560 <http_serve_json>
}
 8005d5e:	bf00      	nop
 8005d60:	3774      	adds	r7, #116	@ 0x74
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d66:	bf00      	nop
 8005d68:	08011e40 	.word	0x08011e40
 8005d6c:	08011f44 	.word	0x08011f44
 8005d70:	200039b4 	.word	0x200039b4

08005d74 <json_find_string>:

/* Simple JSON key-value parser for POST body (no external library) */
static bool json_find_string(const char *json, const char *key, char *out, uint16_t out_size)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b090      	sub	sp, #64	@ 0x40
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	60f8      	str	r0, [r7, #12]
 8005d7c:	60b9      	str	r1, [r7, #8]
 8005d7e:	607a      	str	r2, [r7, #4]
 8005d80:	807b      	strh	r3, [r7, #2]
    char search[32];
    snprintf(search, sizeof(search), "\"%s\":\"", key);
 8005d82:	f107 0014 	add.w	r0, r7, #20
 8005d86:	68bb      	ldr	r3, [r7, #8]
 8005d88:	4a1e      	ldr	r2, [pc, #120]	@ (8005e04 <json_find_string+0x90>)
 8005d8a:	2120      	movs	r1, #32
 8005d8c:	f00a fdf2 	bl	8010974 <sniprintf>
    const char *p = strstr(json, search);
 8005d90:	f107 0314 	add.w	r3, r7, #20
 8005d94:	4619      	mov	r1, r3
 8005d96:	68f8      	ldr	r0, [r7, #12]
 8005d98:	f00a fe9a 	bl	8010ad0 <strstr>
 8005d9c:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (!p) return false;
 8005d9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d101      	bne.n	8005da8 <json_find_string+0x34>
 8005da4:	2300      	movs	r3, #0
 8005da6:	e029      	b.n	8005dfc <json_find_string+0x88>
    p += strlen(search);
 8005da8:	f107 0314 	add.w	r3, r7, #20
 8005dac:	4618      	mov	r0, r3
 8005dae:	f7fa fa7f 	bl	80002b0 <strlen>
 8005db2:	4602      	mov	r2, r0
 8005db4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005db6:	4413      	add	r3, r2
 8005db8:	63bb      	str	r3, [r7, #56]	@ 0x38
    const char *end = strchr(p, '"');
 8005dba:	2122      	movs	r1, #34	@ 0x22
 8005dbc:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005dbe:	f00a fe55 	bl	8010a6c <strchr>
 8005dc2:	6378      	str	r0, [r7, #52]	@ 0x34
    if (!end) return false;
 8005dc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d101      	bne.n	8005dce <json_find_string+0x5a>
 8005dca:	2300      	movs	r3, #0
 8005dcc:	e016      	b.n	8005dfc <json_find_string+0x88>
    uint16_t len = end - p;
 8005dce:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005dd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dd2:	1ad3      	subs	r3, r2, r3
 8005dd4:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    if (len >= out_size) len = out_size - 1;
 8005dd6:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8005dd8:	887b      	ldrh	r3, [r7, #2]
 8005dda:	429a      	cmp	r2, r3
 8005ddc:	d302      	bcc.n	8005de4 <json_find_string+0x70>
 8005dde:	887b      	ldrh	r3, [r7, #2]
 8005de0:	3b01      	subs	r3, #1
 8005de2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    memcpy(out, p, len);
 8005de4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8005de6:	461a      	mov	r2, r3
 8005de8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	f00a feb2 	bl	8010b54 <memcpy>
    out[len] = '\0';
 8005df0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8005df2:	687a      	ldr	r2, [r7, #4]
 8005df4:	4413      	add	r3, r2
 8005df6:	2200      	movs	r2, #0
 8005df8:	701a      	strb	r2, [r3, #0]
    return true;
 8005dfa:	2301      	movs	r3, #1
}
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	3740      	adds	r7, #64	@ 0x40
 8005e00:	46bd      	mov	sp, r7
 8005e02:	bd80      	pop	{r7, pc}
 8005e04:	08012110 	.word	0x08012110

08005e08 <json_find_int>:

static bool json_find_int(const char *json, const char *key, int *out)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b08e      	sub	sp, #56	@ 0x38
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	60f8      	str	r0, [r7, #12]
 8005e10:	60b9      	str	r1, [r7, #8]
 8005e12:	607a      	str	r2, [r7, #4]
    char search[32];
    snprintf(search, sizeof(search), "\"%s\":", key);
 8005e14:	f107 0014 	add.w	r0, r7, #20
 8005e18:	68bb      	ldr	r3, [r7, #8]
 8005e1a:	4a16      	ldr	r2, [pc, #88]	@ (8005e74 <json_find_int+0x6c>)
 8005e1c:	2120      	movs	r1, #32
 8005e1e:	f00a fda9 	bl	8010974 <sniprintf>
    const char *p = strstr(json, search);
 8005e22:	f107 0314 	add.w	r3, r7, #20
 8005e26:	4619      	mov	r1, r3
 8005e28:	68f8      	ldr	r0, [r7, #12]
 8005e2a:	f00a fe51 	bl	8010ad0 <strstr>
 8005e2e:	6378      	str	r0, [r7, #52]	@ 0x34
    if (!p) return false;
 8005e30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d101      	bne.n	8005e3a <json_find_int+0x32>
 8005e36:	2300      	movs	r3, #0
 8005e38:	e017      	b.n	8005e6a <json_find_int+0x62>
    p += strlen(search);
 8005e3a:	f107 0314 	add.w	r3, r7, #20
 8005e3e:	4618      	mov	r0, r3
 8005e40:	f7fa fa36 	bl	80002b0 <strlen>
 8005e44:	4602      	mov	r2, r0
 8005e46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e48:	4413      	add	r3, r2
 8005e4a:	637b      	str	r3, [r7, #52]	@ 0x34
    while (*p == ' ') p++;
 8005e4c:	e002      	b.n	8005e54 <json_find_int+0x4c>
 8005e4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e50:	3301      	adds	r3, #1
 8005e52:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e56:	781b      	ldrb	r3, [r3, #0]
 8005e58:	2b20      	cmp	r3, #32
 8005e5a:	d0f8      	beq.n	8005e4e <json_find_int+0x46>
    *out = atoi(p);
 8005e5c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8005e5e:	f00a fcff 	bl	8010860 <atoi>
 8005e62:	4602      	mov	r2, r0
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	601a      	str	r2, [r3, #0]
    return true;
 8005e68:	2301      	movs	r3, #1
}
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	3738      	adds	r7, #56	@ 0x38
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	bd80      	pop	{r7, pc}
 8005e72:	bf00      	nop
 8005e74:	08012118 	.word	0x08012118

08005e78 <json_find_bool>:

static bool json_find_bool(const char *json, const char *key, bool *out)
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b08e      	sub	sp, #56	@ 0x38
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	60f8      	str	r0, [r7, #12]
 8005e80:	60b9      	str	r1, [r7, #8]
 8005e82:	607a      	str	r2, [r7, #4]
    char search[32];
    snprintf(search, sizeof(search), "\"%s\":", key);
 8005e84:	f107 0014 	add.w	r0, r7, #20
 8005e88:	68bb      	ldr	r3, [r7, #8]
 8005e8a:	4a17      	ldr	r2, [pc, #92]	@ (8005ee8 <json_find_bool+0x70>)
 8005e8c:	2120      	movs	r1, #32
 8005e8e:	f00a fd71 	bl	8010974 <sniprintf>
    const char *p = strstr(json, search);
 8005e92:	f107 0314 	add.w	r3, r7, #20
 8005e96:	4619      	mov	r1, r3
 8005e98:	68f8      	ldr	r0, [r7, #12]
 8005e9a:	f00a fe19 	bl	8010ad0 <strstr>
 8005e9e:	6378      	str	r0, [r7, #52]	@ 0x34
    if (!p) return false;
 8005ea0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d101      	bne.n	8005eaa <json_find_bool+0x32>
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	e01a      	b.n	8005ee0 <json_find_bool+0x68>
    p += strlen(search);
 8005eaa:	f107 0314 	add.w	r3, r7, #20
 8005eae:	4618      	mov	r0, r3
 8005eb0:	f7fa f9fe 	bl	80002b0 <strlen>
 8005eb4:	4602      	mov	r2, r0
 8005eb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005eb8:	4413      	add	r3, r2
 8005eba:	637b      	str	r3, [r7, #52]	@ 0x34
    while (*p == ' ') p++;
 8005ebc:	e002      	b.n	8005ec4 <json_find_bool+0x4c>
 8005ebe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ec0:	3301      	adds	r3, #1
 8005ec2:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ec4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ec6:	781b      	ldrb	r3, [r3, #0]
 8005ec8:	2b20      	cmp	r3, #32
 8005eca:	d0f8      	beq.n	8005ebe <json_find_bool+0x46>
    *out = (*p == 't');
 8005ecc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ece:	781b      	ldrb	r3, [r3, #0]
 8005ed0:	2b74      	cmp	r3, #116	@ 0x74
 8005ed2:	bf0c      	ite	eq
 8005ed4:	2301      	moveq	r3, #1
 8005ed6:	2300      	movne	r3, #0
 8005ed8:	b2da      	uxtb	r2, r3
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	701a      	strb	r2, [r3, #0]
    return true;
 8005ede:	2301      	movs	r3, #1
}
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	3738      	adds	r7, #56	@ 0x38
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	bd80      	pop	{r7, pc}
 8005ee8:	08012118 	.word	0x08012118

08005eec <json_find_ip>:

static bool json_find_ip(const char *json, const char *key, uint8_t *ip)
{
 8005eec:	b580      	push	{r7, lr}
 8005eee:	b090      	sub	sp, #64	@ 0x40
 8005ef0:	af02      	add	r7, sp, #8
 8005ef2:	60f8      	str	r0, [r7, #12]
 8005ef4:	60b9      	str	r1, [r7, #8]
 8005ef6:	607a      	str	r2, [r7, #4]
    char str[20];
    if (!json_find_string(json, key, str, sizeof(str))) return false;
 8005ef8:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8005efc:	2314      	movs	r3, #20
 8005efe:	68b9      	ldr	r1, [r7, #8]
 8005f00:	68f8      	ldr	r0, [r7, #12]
 8005f02:	f7ff ff37 	bl	8005d74 <json_find_string>
 8005f06:	4603      	mov	r3, r0
 8005f08:	f083 0301 	eor.w	r3, r3, #1
 8005f0c:	b2db      	uxtb	r3, r3
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d001      	beq.n	8005f16 <json_find_ip+0x2a>
 8005f12:	2300      	movs	r3, #0
 8005f14:	e028      	b.n	8005f68 <json_find_ip+0x7c>
    int a, b, c2, d;
    if (sscanf(str, "%d.%d.%d.%d", &a, &b, &c2, &d) == 4) {
 8005f16:	f107 011c 	add.w	r1, r7, #28
 8005f1a:	f107 0220 	add.w	r2, r7, #32
 8005f1e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005f22:	f107 0314 	add.w	r3, r7, #20
 8005f26:	9301      	str	r3, [sp, #4]
 8005f28:	f107 0318 	add.w	r3, r7, #24
 8005f2c:	9300      	str	r3, [sp, #0]
 8005f2e:	460b      	mov	r3, r1
 8005f30:	490f      	ldr	r1, [pc, #60]	@ (8005f70 <json_find_ip+0x84>)
 8005f32:	f00a fd55 	bl	80109e0 <siscanf>
 8005f36:	4603      	mov	r3, r0
 8005f38:	2b04      	cmp	r3, #4
 8005f3a:	d114      	bne.n	8005f66 <json_find_ip+0x7a>
        ip[0] = a; ip[1] = b; ip[2] = c2; ip[3] = d;
 8005f3c:	6a3b      	ldr	r3, [r7, #32]
 8005f3e:	b2da      	uxtb	r2, r3
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	701a      	strb	r2, [r3, #0]
 8005f44:	69fa      	ldr	r2, [r7, #28]
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	3301      	adds	r3, #1
 8005f4a:	b2d2      	uxtb	r2, r2
 8005f4c:	701a      	strb	r2, [r3, #0]
 8005f4e:	69ba      	ldr	r2, [r7, #24]
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	3302      	adds	r3, #2
 8005f54:	b2d2      	uxtb	r2, r2
 8005f56:	701a      	strb	r2, [r3, #0]
 8005f58:	697a      	ldr	r2, [r7, #20]
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	3303      	adds	r3, #3
 8005f5e:	b2d2      	uxtb	r2, r2
 8005f60:	701a      	strb	r2, [r3, #0]
        return true;
 8005f62:	2301      	movs	r3, #1
 8005f64:	e000      	b.n	8005f68 <json_find_ip+0x7c>
    }
    return false;
 8005f66:	2300      	movs	r3, #0
}
 8005f68:	4618      	mov	r0, r3
 8005f6a:	3738      	adds	r7, #56	@ 0x38
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bd80      	pop	{r7, pc}
 8005f70:	08012120 	.word	0x08012120

08005f74 <http_handle_config_post>:

static void http_handle_config_post(http_conn_t *c)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b08a      	sub	sp, #40	@ 0x28
 8005f78:	af02      	add	r7, sp, #8
 8005f7a:	6078      	str	r0, [r7, #4]
    user_config_data_t *cfg = config_get();
 8005f7c:	f7fe f80e 	bl	8003f9c <config_get>
 8005f80:	61f8      	str	r0, [r7, #28]
    const char *body = (const char *)&c->rx_buf[c->body_offset];
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	f8b3 3488 	ldrh.w	r3, [r3, #1160]	@ 0x488
 8005f88:	461a      	mov	r2, r3
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	4413      	add	r3, r2
 8005f8e:	3302      	adds	r3, #2
 8005f90:	61bb      	str	r3, [r7, #24]

    /* Parse top-level fields */
    json_find_string(body, "device_name", cfg->device_name, sizeof(cfg->device_name));
 8005f92:	69fa      	ldr	r2, [r7, #28]
 8005f94:	2320      	movs	r3, #32
 8005f96:	4967      	ldr	r1, [pc, #412]	@ (8006134 <http_handle_config_post+0x1c0>)
 8005f98:	69b8      	ldr	r0, [r7, #24]
 8005f9a:	f7ff feeb 	bl	8005d74 <json_find_string>
    json_find_bool(body, "lcd_enabled", &cfg->lcd_enabled);
 8005f9e:	69fb      	ldr	r3, [r7, #28]
 8005fa0:	3320      	adds	r3, #32
 8005fa2:	461a      	mov	r2, r3
 8005fa4:	4964      	ldr	r1, [pc, #400]	@ (8006138 <http_handle_config_post+0x1c4>)
 8005fa6:	69b8      	ldr	r0, [r7, #24]
 8005fa8:	f7ff ff66 	bl	8005e78 <json_find_bool>

    int int_val;
    if (json_find_int(body, "ip_mode", &int_val)) cfg->ip_mode = int_val;
 8005fac:	f107 030c 	add.w	r3, r7, #12
 8005fb0:	461a      	mov	r2, r3
 8005fb2:	4962      	ldr	r1, [pc, #392]	@ (800613c <http_handle_config_post+0x1c8>)
 8005fb4:	69b8      	ldr	r0, [r7, #24]
 8005fb6:	f7ff ff27 	bl	8005e08 <json_find_int>
 8005fba:	4603      	mov	r3, r0
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d004      	beq.n	8005fca <http_handle_config_post+0x56>
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	b2da      	uxtb	r2, r3
 8005fc4:	69fb      	ldr	r3, [r7, #28]
 8005fc6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    json_find_ip(body, "static_ip", cfg->static_ip);
 8005fca:	69fb      	ldr	r3, [r7, #28]
 8005fcc:	3322      	adds	r3, #34	@ 0x22
 8005fce:	461a      	mov	r2, r3
 8005fd0:	495b      	ldr	r1, [pc, #364]	@ (8006140 <http_handle_config_post+0x1cc>)
 8005fd2:	69b8      	ldr	r0, [r7, #24]
 8005fd4:	f7ff ff8a 	bl	8005eec <json_find_ip>
    json_find_ip(body, "subnet", cfg->subnet);
 8005fd8:	69fb      	ldr	r3, [r7, #28]
 8005fda:	3326      	adds	r3, #38	@ 0x26
 8005fdc:	461a      	mov	r2, r3
 8005fde:	4959      	ldr	r1, [pc, #356]	@ (8006144 <http_handle_config_post+0x1d0>)
 8005fe0:	69b8      	ldr	r0, [r7, #24]
 8005fe2:	f7ff ff83 	bl	8005eec <json_find_ip>
    json_find_ip(body, "gateway", cfg->gateway);
 8005fe6:	69fb      	ldr	r3, [r7, #28]
 8005fe8:	332a      	adds	r3, #42	@ 0x2a
 8005fea:	461a      	mov	r2, r3
 8005fec:	4956      	ldr	r1, [pc, #344]	@ (8006148 <http_handle_config_post+0x1d4>)
 8005fee:	69b8      	ldr	r0, [r7, #24]
 8005ff0:	f7ff ff7c 	bl	8005eec <json_find_ip>
    json_find_ip(body, "dns", cfg->dns);
 8005ff4:	69fb      	ldr	r3, [r7, #28]
 8005ff6:	332e      	adds	r3, #46	@ 0x2e
 8005ff8:	461a      	mov	r2, r3
 8005ffa:	4954      	ldr	r1, [pc, #336]	@ (800614c <http_handle_config_post+0x1d8>)
 8005ffc:	69b8      	ldr	r0, [r7, #24]
 8005ffe:	f7ff ff75 	bl	8005eec <json_find_ip>

    json_find_bool(body, "mqtt_enabled", &cfg->mqtt_enabled);
 8006002:	69fb      	ldr	r3, [r7, #28]
 8006004:	3332      	adds	r3, #50	@ 0x32
 8006006:	461a      	mov	r2, r3
 8006008:	4951      	ldr	r1, [pc, #324]	@ (8006150 <http_handle_config_post+0x1dc>)
 800600a:	69b8      	ldr	r0, [r7, #24]
 800600c:	f7ff ff34 	bl	8005e78 <json_find_bool>
    json_find_string(body, "mqtt_broker_host", cfg->mqtt_broker_host, sizeof(cfg->mqtt_broker_host));
 8006010:	69fb      	ldr	r3, [r7, #28]
 8006012:	f103 0233 	add.w	r2, r3, #51	@ 0x33
 8006016:	2340      	movs	r3, #64	@ 0x40
 8006018:	494e      	ldr	r1, [pc, #312]	@ (8006154 <http_handle_config_post+0x1e0>)
 800601a:	69b8      	ldr	r0, [r7, #24]
 800601c:	f7ff feaa 	bl	8005d74 <json_find_string>
    if (json_find_int(body, "mqtt_broker_port", &int_val)) cfg->mqtt_broker_port = int_val;
 8006020:	f107 030c 	add.w	r3, r7, #12
 8006024:	461a      	mov	r2, r3
 8006026:	494c      	ldr	r1, [pc, #304]	@ (8006158 <http_handle_config_post+0x1e4>)
 8006028:	69b8      	ldr	r0, [r7, #24]
 800602a:	f7ff feed 	bl	8005e08 <json_find_int>
 800602e:	4603      	mov	r3, r0
 8006030:	2b00      	cmp	r3, #0
 8006032:	d004      	beq.n	800603e <http_handle_config_post+0xca>
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	b29a      	uxth	r2, r3
 8006038:	69fb      	ldr	r3, [r7, #28]
 800603a:	f8a3 2073 	strh.w	r2, [r3, #115]	@ 0x73
    json_find_string(body, "mqtt_username", cfg->mqtt_username, sizeof(cfg->mqtt_username));
 800603e:	69fb      	ldr	r3, [r7, #28]
 8006040:	f103 0275 	add.w	r2, r3, #117	@ 0x75
 8006044:	2320      	movs	r3, #32
 8006046:	4945      	ldr	r1, [pc, #276]	@ (800615c <http_handle_config_post+0x1e8>)
 8006048:	69b8      	ldr	r0, [r7, #24]
 800604a:	f7ff fe93 	bl	8005d74 <json_find_string>
    json_find_string(body, "mqtt_password", cfg->mqtt_password, sizeof(cfg->mqtt_password));
 800604e:	69fb      	ldr	r3, [r7, #28]
 8006050:	f103 0295 	add.w	r2, r3, #149	@ 0x95
 8006054:	2320      	movs	r3, #32
 8006056:	4942      	ldr	r1, [pc, #264]	@ (8006160 <http_handle_config_post+0x1ec>)
 8006058:	69b8      	ldr	r0, [r7, #24]
 800605a:	f7ff fe8b 	bl	8005d74 <json_find_string>
    json_find_string(body, "mqtt_root_topic", cfg->mqtt_root_topic, sizeof(cfg->mqtt_root_topic));
 800605e:	69fb      	ldr	r3, [r7, #28]
 8006060:	f103 02b5 	add.w	r2, r3, #181	@ 0xb5
 8006064:	2340      	movs	r3, #64	@ 0x40
 8006066:	493f      	ldr	r1, [pc, #252]	@ (8006164 <http_handle_config_post+0x1f0>)
 8006068:	69b8      	ldr	r0, [r7, #24]
 800606a:	f7ff fe83 	bl	8005d74 <json_find_string>
    json_find_bool(body, "mqtt_append_node_id", &cfg->mqtt_append_node_id);
 800606e:	69fb      	ldr	r3, [r7, #28]
 8006070:	33f5      	adds	r3, #245	@ 0xf5
 8006072:	461a      	mov	r2, r3
 8006074:	493c      	ldr	r1, [pc, #240]	@ (8006168 <http_handle_config_post+0x1f4>)
 8006076:	69b8      	ldr	r0, [r7, #24]
 8006078:	f7ff fefe 	bl	8005e78 <json_find_bool>
    json_find_string(body, "mqtt_client_id_prefix", cfg->mqtt_client_id_prefix, sizeof(cfg->mqtt_client_id_prefix));
 800607c:	69fb      	ldr	r3, [r7, #28]
 800607e:	f103 02f6 	add.w	r2, r3, #246	@ 0xf6
 8006082:	2310      	movs	r3, #16
 8006084:	4939      	ldr	r1, [pc, #228]	@ (800616c <http_handle_config_post+0x1f8>)
 8006086:	69b8      	ldr	r0, [r7, #24]
 8006088:	f7ff fe74 	bl	8005d74 <json_find_string>
    if (json_find_int(body, "mqtt_keepalive_sec", &int_val)) cfg->mqtt_keepalive_sec = int_val;
 800608c:	f107 030c 	add.w	r3, r7, #12
 8006090:	461a      	mov	r2, r3
 8006092:	4937      	ldr	r1, [pc, #220]	@ (8006170 <http_handle_config_post+0x1fc>)
 8006094:	69b8      	ldr	r0, [r7, #24]
 8006096:	f7ff feb7 	bl	8005e08 <json_find_int>
 800609a:	4603      	mov	r3, r0
 800609c:	2b00      	cmp	r3, #0
 800609e:	d004      	beq.n	80060aa <http_handle_config_post+0x136>
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	b29a      	uxth	r2, r3
 80060a4:	69fb      	ldr	r3, [r7, #28]
 80060a6:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
    if (json_find_int(body, "mqtt_reconnect_ms", &int_val)) cfg->mqtt_reconnect_ms = int_val;
 80060aa:	f107 030c 	add.w	r3, r7, #12
 80060ae:	461a      	mov	r2, r3
 80060b0:	4930      	ldr	r1, [pc, #192]	@ (8006174 <http_handle_config_post+0x200>)
 80060b2:	69b8      	ldr	r0, [r7, #24]
 80060b4:	f7ff fea8 	bl	8005e08 <json_find_int>
 80060b8:	4603      	mov	r3, r0
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d004      	beq.n	80060c8 <http_handle_config_post+0x154>
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	461a      	mov	r2, r3
 80060c2:	69fb      	ldr	r3, [r7, #28]
 80060c4:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
    if (json_find_int(body, "mqtt_analog_interval_s", &int_val)) cfg->mqtt_analog_interval_s = int_val;
 80060c8:	f107 030c 	add.w	r3, r7, #12
 80060cc:	461a      	mov	r2, r3
 80060ce:	492a      	ldr	r1, [pc, #168]	@ (8006178 <http_handle_config_post+0x204>)
 80060d0:	69b8      	ldr	r0, [r7, #24]
 80060d2:	f7ff fe99 	bl	8005e08 <json_find_int>
 80060d6:	4603      	mov	r3, r0
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d004      	beq.n	80060e6 <http_handle_config_post+0x172>
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	b29a      	uxth	r2, r3
 80060e0:	69fb      	ldr	r3, [r7, #28]
 80060e2:	f8a3 210c 	strh.w	r2, [r3, #268]	@ 0x10c

    /* Note: I/O config array parsing is done separately via individual /io endpoint
       or included inline  for now we handle it in a simplified manner.
       Full I/O array parsing can be added as needed. */

    config_mark_dirty();
 80060e6:	f7fd ff6f 	bl	8003fc8 <config_mark_dirty>

    /* Validate I/O name uniqueness */
    bool valid = config_validate_io_names();
 80060ea:	f7fe f843 	bl	8004174 <config_validate_io_names>
 80060ee:	4603      	mov	r3, r0
 80060f0:	75fb      	strb	r3, [r7, #23]
    int len = snprintf(json_buf, JSON_BUF_SIZE,
 80060f2:	7dfb      	ldrb	r3, [r7, #23]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d001      	beq.n	80060fc <http_handle_config_post+0x188>
 80060f8:	4a20      	ldr	r2, [pc, #128]	@ (800617c <http_handle_config_post+0x208>)
 80060fa:	e000      	b.n	80060fe <http_handle_config_post+0x18a>
 80060fc:	4a20      	ldr	r2, [pc, #128]	@ (8006180 <http_handle_config_post+0x20c>)
 80060fe:	7dfb      	ldrb	r3, [r7, #23]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d001      	beq.n	8006108 <http_handle_config_post+0x194>
 8006104:	4b1f      	ldr	r3, [pc, #124]	@ (8006184 <http_handle_config_post+0x210>)
 8006106:	e000      	b.n	800610a <http_handle_config_post+0x196>
 8006108:	4b1f      	ldr	r3, [pc, #124]	@ (8006188 <http_handle_config_post+0x214>)
 800610a:	9300      	str	r3, [sp, #0]
 800610c:	4613      	mov	r3, r2
 800610e:	4a1f      	ldr	r2, [pc, #124]	@ (800618c <http_handle_config_post+0x218>)
 8006110:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8006114:	481e      	ldr	r0, [pc, #120]	@ (8006190 <http_handle_config_post+0x21c>)
 8006116:	f00a fc2d 	bl	8010974 <sniprintf>
 800611a:	6138      	str	r0, [r7, #16]
        "{\"ok\":%s%s}",
        valid ? "true" : "false",
        valid ? "" : ",\"error\":\"Duplicate I/O names\"");
    http_serve_json(c, json_buf, len);
 800611c:	693b      	ldr	r3, [r7, #16]
 800611e:	b29b      	uxth	r3, r3
 8006120:	461a      	mov	r2, r3
 8006122:	491b      	ldr	r1, [pc, #108]	@ (8006190 <http_handle_config_post+0x21c>)
 8006124:	6878      	ldr	r0, [r7, #4]
 8006126:	f7ff fa1b 	bl	8005560 <http_serve_json>
}
 800612a:	bf00      	nop
 800612c:	3720      	adds	r7, #32
 800612e:	46bd      	mov	sp, r7
 8006130:	bd80      	pop	{r7, pc}
 8006132:	bf00      	nop
 8006134:	0801212c 	.word	0x0801212c
 8006138:	08012138 	.word	0x08012138
 800613c:	08012144 	.word	0x08012144
 8006140:	0801214c 	.word	0x0801214c
 8006144:	08012158 	.word	0x08012158
 8006148:	08012160 	.word	0x08012160
 800614c:	08012168 	.word	0x08012168
 8006150:	0801216c 	.word	0x0801216c
 8006154:	0801217c 	.word	0x0801217c
 8006158:	08012190 	.word	0x08012190
 800615c:	080121a4 	.word	0x080121a4
 8006160:	080121b4 	.word	0x080121b4
 8006164:	080121c4 	.word	0x080121c4
 8006168:	080121d4 	.word	0x080121d4
 800616c:	080121e8 	.word	0x080121e8
 8006170:	08012200 	.word	0x08012200
 8006174:	08012214 	.word	0x08012214
 8006178:	08012228 	.word	0x08012228
 800617c:	08011e38 	.word	0x08011e38
 8006180:	08011e40 	.word	0x08011e40
 8006184:	08011ecc 	.word	0x08011ecc
 8006188:	08012240 	.word	0x08012240
 800618c:	08012260 	.word	0x08012260
 8006190:	200039b4 	.word	0x200039b4

08006194 <http_handle_config_save>:

static void http_handle_config_save(http_conn_t *c)
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b084      	sub	sp, #16
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
    bool ok = config_save();
 800619c:	f7fd ff24 	bl	8003fe8 <config_save>
 80061a0:	4603      	mov	r3, r0
 80061a2:	73fb      	strb	r3, [r7, #15]
    http_serve_json_ok(c, ok);
 80061a4:	7bfb      	ldrb	r3, [r7, #15]
 80061a6:	4619      	mov	r1, r3
 80061a8:	6878      	ldr	r0, [r7, #4]
 80061aa:	f7ff f9f9 	bl	80055a0 <http_serve_json_ok>
}
 80061ae:	bf00      	nop
 80061b0:	3710      	adds	r7, #16
 80061b2:	46bd      	mov	sp, r7
 80061b4:	bd80      	pop	{r7, pc}

080061b6 <http_handle_config_revert>:

static void http_handle_config_revert(http_conn_t *c)
{
 80061b6:	b580      	push	{r7, lr}
 80061b8:	b082      	sub	sp, #8
 80061ba:	af00      	add	r7, sp, #0
 80061bc:	6078      	str	r0, [r7, #4]
    config_revert();
 80061be:	f7fd ffcd 	bl	800415c <config_revert>
    http_serve_json_ok(c, true);
 80061c2:	2101      	movs	r1, #1
 80061c4:	6878      	ldr	r0, [r7, #4]
 80061c6:	f7ff f9eb 	bl	80055a0 <http_serve_json_ok>
}
 80061ca:	bf00      	nop
 80061cc:	3708      	adds	r7, #8
 80061ce:	46bd      	mov	sp, r7
 80061d0:	bd80      	pop	{r7, pc}
	...

080061d4 <http_handle_toggle>:

static void http_handle_toggle(http_conn_t *c)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b086      	sub	sp, #24
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
    char *p = strstr(c->query, "num=");
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	f203 4345 	addw	r3, r3, #1093	@ 0x445
 80061e2:	491c      	ldr	r1, [pc, #112]	@ (8006254 <http_handle_toggle+0x80>)
 80061e4:	4618      	mov	r0, r3
 80061e6:	f00a fc73 	bl	8010ad0 <strstr>
 80061ea:	6178      	str	r0, [r7, #20]
    if (p) {
 80061ec:	697b      	ldr	r3, [r7, #20]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d028      	beq.n	8006244 <http_handle_toggle+0x70>
        int num = atoi(p + 4);
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	3304      	adds	r3, #4
 80061f6:	4618      	mov	r0, r3
 80061f8:	f00a fb32 	bl	8010860 <atoi>
 80061fc:	6138      	str	r0, [r7, #16]
        if (num >= 0 && num < dio_get_output_count()) {
 80061fe:	693b      	ldr	r3, [r7, #16]
 8006200:	2b00      	cmp	r3, #0
 8006202:	db1f      	blt.n	8006244 <http_handle_toggle+0x70>
 8006204:	f7fb fbf6 	bl	80019f4 <dio_get_output_count>
 8006208:	4603      	mov	r3, r0
 800620a:	461a      	mov	r2, r3
 800620c:	693b      	ldr	r3, [r7, #16]
 800620e:	4293      	cmp	r3, r2
 8006210:	da18      	bge.n	8006244 <http_handle_toggle+0x70>
            bool cur = dio_output_get(num);
 8006212:	693b      	ldr	r3, [r7, #16]
 8006214:	b2db      	uxtb	r3, r3
 8006216:	4618      	mov	r0, r3
 8006218:	f7fb fb72 	bl	8001900 <dio_output_get>
 800621c:	4603      	mov	r3, r0
 800621e:	73fb      	strb	r3, [r7, #15]
            dio_output_set(num, !cur);
 8006220:	693b      	ldr	r3, [r7, #16]
 8006222:	b2da      	uxtb	r2, r3
 8006224:	7bfb      	ldrb	r3, [r7, #15]
 8006226:	2b00      	cmp	r3, #0
 8006228:	bf14      	ite	ne
 800622a:	2301      	movne	r3, #1
 800622c:	2300      	moveq	r3, #0
 800622e:	b2db      	uxtb	r3, r3
 8006230:	f083 0301 	eor.w	r3, r3, #1
 8006234:	b2db      	uxtb	r3, r3
 8006236:	f003 0301 	and.w	r3, r3, #1
 800623a:	b2db      	uxtb	r3, r3
 800623c:	4619      	mov	r1, r3
 800623e:	4610      	mov	r0, r2
 8006240:	f7fb fb1c 	bl	800187c <dio_output_set>
        }
    }
    /* Return updated status */
    http_handle_status_json(c);
 8006244:	6878      	ldr	r0, [r7, #4]
 8006246:	f7ff fa75 	bl	8005734 <http_handle_status_json>
}
 800624a:	bf00      	nop
 800624c:	3718      	adds	r7, #24
 800624e:	46bd      	mov	sp, r7
 8006250:	bd80      	pop	{r7, pc}
 8006252:	bf00      	nop
 8006254:	0801226c 	.word	0x0801226c

08006258 <http_handle_info_json>:

static void http_handle_info_json(http_conn_t *c)
{
 8006258:	b5f0      	push	{r4, r5, r6, r7, lr}
 800625a:	b091      	sub	sp, #68	@ 0x44
 800625c:	af08      	add	r7, sp, #32
 800625e:	6078      	str	r0, [r7, #4]
    user_config_data_t *cfg = config_get();
 8006260:	f7fd fe9c 	bl	8003f9c <config_get>
 8006264:	61f8      	str	r0, [r7, #28]
    uint8_t ip[4];
    w5500_get_ip(ip);
 8006266:	f107 030c 	add.w	r3, r7, #12
 800626a:	4618      	mov	r0, r3
 800626c:	f7fe fb37 	bl	80048de <w5500_get_ip>

    board_type_t board = board_get_type();
 8006270:	f7fa fd5a 	bl	8000d28 <board_get_type>
 8006274:	4603      	mov	r3, r0
 8006276:	76fb      	strb	r3, [r7, #27]
    const char *board_name = (board == BOARD_TYPE_BABY) ? "Baby" : "Mama";
 8006278:	7efb      	ldrb	r3, [r7, #27]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d101      	bne.n	8006282 <http_handle_info_json+0x2a>
 800627e:	4b19      	ldr	r3, [pc, #100]	@ (80062e4 <http_handle_info_json+0x8c>)
 8006280:	e000      	b.n	8006284 <http_handle_info_json+0x2c>
 8006282:	4b19      	ldr	r3, [pc, #100]	@ (80062e8 <http_handle_info_json+0x90>)
 8006284:	617b      	str	r3, [r7, #20]
        "\"uptime\":%lu,"
        "\"ip\":\"%d.%d.%d.%d\","
        "\"device_name\":\"%s\","
        "\"mqtt_connected\":false}",
        board_name,
        node_id_get(),
 8006286:	f7fc f8e1 	bl	800244c <node_id_get>
 800628a:	4603      	mov	r3, r0
    int len = snprintf(json_buf, JSON_BUF_SIZE,
 800628c:	461c      	mov	r4, r3
        (unsigned long)(HAL_GetTick() / 1000),
 800628e:	f000 f911 	bl	80064b4 <HAL_GetTick>
 8006292:	4603      	mov	r3, r0
    int len = snprintf(json_buf, JSON_BUF_SIZE,
 8006294:	4a15      	ldr	r2, [pc, #84]	@ (80062ec <http_handle_info_json+0x94>)
 8006296:	fba2 2303 	umull	r2, r3, r2, r3
 800629a:	099b      	lsrs	r3, r3, #6
        ip[0], ip[1], ip[2], ip[3],
 800629c:	7b3a      	ldrb	r2, [r7, #12]
    int len = snprintf(json_buf, JSON_BUF_SIZE,
 800629e:	4611      	mov	r1, r2
        ip[0], ip[1], ip[2], ip[3],
 80062a0:	7b7a      	ldrb	r2, [r7, #13]
    int len = snprintf(json_buf, JSON_BUF_SIZE,
 80062a2:	4610      	mov	r0, r2
        ip[0], ip[1], ip[2], ip[3],
 80062a4:	7bba      	ldrb	r2, [r7, #14]
    int len = snprintf(json_buf, JSON_BUF_SIZE,
 80062a6:	4615      	mov	r5, r2
        ip[0], ip[1], ip[2], ip[3],
 80062a8:	7bfa      	ldrb	r2, [r7, #15]
    int len = snprintf(json_buf, JSON_BUF_SIZE,
 80062aa:	4616      	mov	r6, r2
        cfg->device_name);
 80062ac:	69fa      	ldr	r2, [r7, #28]
    int len = snprintf(json_buf, JSON_BUF_SIZE,
 80062ae:	9206      	str	r2, [sp, #24]
 80062b0:	9605      	str	r6, [sp, #20]
 80062b2:	9504      	str	r5, [sp, #16]
 80062b4:	9003      	str	r0, [sp, #12]
 80062b6:	9102      	str	r1, [sp, #8]
 80062b8:	9301      	str	r3, [sp, #4]
 80062ba:	9400      	str	r4, [sp, #0]
 80062bc:	697b      	ldr	r3, [r7, #20]
 80062be:	4a0c      	ldr	r2, [pc, #48]	@ (80062f0 <http_handle_info_json+0x98>)
 80062c0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80062c4:	480b      	ldr	r0, [pc, #44]	@ (80062f4 <http_handle_info_json+0x9c>)
 80062c6:	f00a fb55 	bl	8010974 <sniprintf>
 80062ca:	6138      	str	r0, [r7, #16]

    http_serve_json(c, json_buf, len);
 80062cc:	693b      	ldr	r3, [r7, #16]
 80062ce:	b29b      	uxth	r3, r3
 80062d0:	461a      	mov	r2, r3
 80062d2:	4908      	ldr	r1, [pc, #32]	@ (80062f4 <http_handle_info_json+0x9c>)
 80062d4:	6878      	ldr	r0, [r7, #4]
 80062d6:	f7ff f943 	bl	8005560 <http_serve_json>
}
 80062da:	bf00      	nop
 80062dc:	3724      	adds	r7, #36	@ 0x24
 80062de:	46bd      	mov	sp, r7
 80062e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80062e2:	bf00      	nop
 80062e4:	08012274 	.word	0x08012274
 80062e8:	0801227c 	.word	0x0801227c
 80062ec:	10624dd3 	.word	0x10624dd3
 80062f0:	08012284 	.word	0x08012284
 80062f4:	200039b4 	.word	0x200039b4

080062f8 <http_handle_app_control>:

static void http_handle_app_control(http_conn_t *c)
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b084      	sub	sp, #16
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
    /* Parse /app/N/start or /app/N/stop */
    if (strlen(c->uri) < 7) { http_serve_404(c); return; }
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	f203 4305 	addw	r3, r3, #1029	@ 0x405
 8006306:	4618      	mov	r0, r3
 8006308:	f7f9 ffd2 	bl	80002b0 <strlen>
 800630c:	4603      	mov	r3, r0
 800630e:	2b06      	cmp	r3, #6
 8006310:	d803      	bhi.n	800631a <http_handle_app_control+0x22>
 8006312:	6878      	ldr	r0, [r7, #4]
 8006314:	f7ff f96a 	bl	80055ec <http_serve_404>
 8006318:	e035      	b.n	8006386 <http_handle_app_control+0x8e>

    uint8_t slot = c->uri[5] - '0';
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	f893 340a 	ldrb.w	r3, [r3, #1034]	@ 0x40a
 8006320:	3b30      	subs	r3, #48	@ 0x30
 8006322:	73fb      	strb	r3, [r7, #15]
    if (slot >= NUM_APPS) { http_serve_json_ok(c, false); return; }
 8006324:	7bfb      	ldrb	r3, [r7, #15]
 8006326:	2b03      	cmp	r3, #3
 8006328:	d904      	bls.n	8006334 <http_handle_app_control+0x3c>
 800632a:	2100      	movs	r1, #0
 800632c:	6878      	ldr	r0, [r7, #4]
 800632e:	f7ff f937 	bl	80055a0 <http_serve_json_ok>
 8006332:	e028      	b.n	8006386 <http_handle_app_control+0x8e>

    if (strstr(c->uri, "/start")) {
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	f203 4305 	addw	r3, r3, #1029	@ 0x405
 800633a:	4914      	ldr	r1, [pc, #80]	@ (800638c <http_handle_app_control+0x94>)
 800633c:	4618      	mov	r0, r3
 800633e:	f00a fbc7 	bl	8010ad0 <strstr>
 8006342:	4603      	mov	r3, r0
 8006344:	2b00      	cmp	r3, #0
 8006346:	d008      	beq.n	800635a <http_handle_app_control+0x62>
        app_start(slot);
 8006348:	7bfb      	ldrb	r3, [r7, #15]
 800634a:	4618      	mov	r0, r3
 800634c:	f7fa fc44 	bl	8000bd8 <app_start>
        http_serve_json_ok(c, true);
 8006350:	2101      	movs	r1, #1
 8006352:	6878      	ldr	r0, [r7, #4]
 8006354:	f7ff f924 	bl	80055a0 <http_serve_json_ok>
 8006358:	e015      	b.n	8006386 <http_handle_app_control+0x8e>
    } else if (strstr(c->uri, "/stop")) {
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	f203 4305 	addw	r3, r3, #1029	@ 0x405
 8006360:	490b      	ldr	r1, [pc, #44]	@ (8006390 <http_handle_app_control+0x98>)
 8006362:	4618      	mov	r0, r3
 8006364:	f00a fbb4 	bl	8010ad0 <strstr>
 8006368:	4603      	mov	r3, r0
 800636a:	2b00      	cmp	r3, #0
 800636c:	d008      	beq.n	8006380 <http_handle_app_control+0x88>
        app_stop(slot);
 800636e:	7bfb      	ldrb	r3, [r7, #15]
 8006370:	4618      	mov	r0, r3
 8006372:	f7fa fc5f 	bl	8000c34 <app_stop>
        http_serve_json_ok(c, true);
 8006376:	2101      	movs	r1, #1
 8006378:	6878      	ldr	r0, [r7, #4]
 800637a:	f7ff f911 	bl	80055a0 <http_serve_json_ok>
 800637e:	e002      	b.n	8006386 <http_handle_app_control+0x8e>
    } else {
        http_serve_404(c);
 8006380:	6878      	ldr	r0, [r7, #4]
 8006382:	f7ff f933 	bl	80055ec <http_serve_404>
    }
}
 8006386:	3710      	adds	r7, #16
 8006388:	46bd      	mov	sp, r7
 800638a:	bd80      	pop	{r7, pc}
 800638c:	08012300 	.word	0x08012300
 8006390:	08012308 	.word	0x08012308

08006394 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8006394:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80063cc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8006398:	f7fd fc28 	bl	8003bec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800639c:	480c      	ldr	r0, [pc, #48]	@ (80063d0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800639e:	490d      	ldr	r1, [pc, #52]	@ (80063d4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80063a0:	4a0d      	ldr	r2, [pc, #52]	@ (80063d8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80063a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80063a4:	e002      	b.n	80063ac <LoopCopyDataInit>

080063a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80063a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80063a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80063aa:	3304      	adds	r3, #4

080063ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80063ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80063ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80063b0:	d3f9      	bcc.n	80063a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80063b2:	4a0a      	ldr	r2, [pc, #40]	@ (80063dc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80063b4:	4c0a      	ldr	r4, [pc, #40]	@ (80063e0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80063b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80063b8:	e001      	b.n	80063be <LoopFillZerobss>

080063ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80063ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80063bc:	3204      	adds	r2, #4

080063be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80063be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80063c0:	d3fb      	bcc.n	80063ba <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80063c2:	f00a fba1 	bl	8010b08 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80063c6:	f7fb fc47 	bl	8001c58 <main>
  bx  lr    
 80063ca:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80063cc:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80063d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80063d4:	20000170 	.word	0x20000170
  ldr r2, =_sidata
 80063d8:	08014f00 	.word	0x08014f00
  ldr r2, =_sbss
 80063dc:	20000170 	.word	0x20000170
  ldr r4, =_ebss
 80063e0:	20005f04 	.word	0x20005f04

080063e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80063e4:	e7fe      	b.n	80063e4 <ADC_IRQHandler>
	...

080063e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80063ec:	4b0e      	ldr	r3, [pc, #56]	@ (8006428 <HAL_Init+0x40>)
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	4a0d      	ldr	r2, [pc, #52]	@ (8006428 <HAL_Init+0x40>)
 80063f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80063f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80063f8:	4b0b      	ldr	r3, [pc, #44]	@ (8006428 <HAL_Init+0x40>)
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	4a0a      	ldr	r2, [pc, #40]	@ (8006428 <HAL_Init+0x40>)
 80063fe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006402:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006404:	4b08      	ldr	r3, [pc, #32]	@ (8006428 <HAL_Init+0x40>)
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	4a07      	ldr	r2, [pc, #28]	@ (8006428 <HAL_Init+0x40>)
 800640a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800640e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006410:	2003      	movs	r0, #3
 8006412:	f000 fbcd 	bl	8006bb0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006416:	200f      	movs	r0, #15
 8006418:	f000 f808 	bl	800642c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800641c:	f7fd f842 	bl	80034a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006420:	2300      	movs	r3, #0
}
 8006422:	4618      	mov	r0, r3
 8006424:	bd80      	pop	{r7, pc}
 8006426:	bf00      	nop
 8006428:	40023c00 	.word	0x40023c00

0800642c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800642c:	b580      	push	{r7, lr}
 800642e:	b082      	sub	sp, #8
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006434:	4b12      	ldr	r3, [pc, #72]	@ (8006480 <HAL_InitTick+0x54>)
 8006436:	681a      	ldr	r2, [r3, #0]
 8006438:	4b12      	ldr	r3, [pc, #72]	@ (8006484 <HAL_InitTick+0x58>)
 800643a:	781b      	ldrb	r3, [r3, #0]
 800643c:	4619      	mov	r1, r3
 800643e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006442:	fbb3 f3f1 	udiv	r3, r3, r1
 8006446:	fbb2 f3f3 	udiv	r3, r2, r3
 800644a:	4618      	mov	r0, r3
 800644c:	f000 fbe5 	bl	8006c1a <HAL_SYSTICK_Config>
 8006450:	4603      	mov	r3, r0
 8006452:	2b00      	cmp	r3, #0
 8006454:	d001      	beq.n	800645a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006456:	2301      	movs	r3, #1
 8006458:	e00e      	b.n	8006478 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2b0f      	cmp	r3, #15
 800645e:	d80a      	bhi.n	8006476 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006460:	2200      	movs	r2, #0
 8006462:	6879      	ldr	r1, [r7, #4]
 8006464:	f04f 30ff 	mov.w	r0, #4294967295
 8006468:	f000 fbad 	bl	8006bc6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800646c:	4a06      	ldr	r2, [pc, #24]	@ (8006488 <HAL_InitTick+0x5c>)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006472:	2300      	movs	r3, #0
 8006474:	e000      	b.n	8006478 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006476:	2301      	movs	r3, #1
}
 8006478:	4618      	mov	r0, r3
 800647a:	3708      	adds	r7, #8
 800647c:	46bd      	mov	sp, r7
 800647e:	bd80      	pop	{r7, pc}
 8006480:	20000010 	.word	0x20000010
 8006484:	2000002c 	.word	0x2000002c
 8006488:	20000028 	.word	0x20000028

0800648c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800648c:	b480      	push	{r7}
 800648e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006490:	4b06      	ldr	r3, [pc, #24]	@ (80064ac <HAL_IncTick+0x20>)
 8006492:	781b      	ldrb	r3, [r3, #0]
 8006494:	461a      	mov	r2, r3
 8006496:	4b06      	ldr	r3, [pc, #24]	@ (80064b0 <HAL_IncTick+0x24>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4413      	add	r3, r2
 800649c:	4a04      	ldr	r2, [pc, #16]	@ (80064b0 <HAL_IncTick+0x24>)
 800649e:	6013      	str	r3, [r2, #0]
}
 80064a0:	bf00      	nop
 80064a2:	46bd      	mov	sp, r7
 80064a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a8:	4770      	bx	lr
 80064aa:	bf00      	nop
 80064ac:	2000002c 	.word	0x2000002c
 80064b0:	200041b4 	.word	0x200041b4

080064b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80064b4:	b480      	push	{r7}
 80064b6:	af00      	add	r7, sp, #0
  return uwTick;
 80064b8:	4b03      	ldr	r3, [pc, #12]	@ (80064c8 <HAL_GetTick+0x14>)
 80064ba:	681b      	ldr	r3, [r3, #0]
}
 80064bc:	4618      	mov	r0, r3
 80064be:	46bd      	mov	sp, r7
 80064c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c4:	4770      	bx	lr
 80064c6:	bf00      	nop
 80064c8:	200041b4 	.word	0x200041b4

080064cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b084      	sub	sp, #16
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80064d4:	f7ff ffee 	bl	80064b4 <HAL_GetTick>
 80064d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064e4:	d005      	beq.n	80064f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80064e6:	4b0a      	ldr	r3, [pc, #40]	@ (8006510 <HAL_Delay+0x44>)
 80064e8:	781b      	ldrb	r3, [r3, #0]
 80064ea:	461a      	mov	r2, r3
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	4413      	add	r3, r2
 80064f0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80064f2:	bf00      	nop
 80064f4:	f7ff ffde 	bl	80064b4 <HAL_GetTick>
 80064f8:	4602      	mov	r2, r0
 80064fa:	68bb      	ldr	r3, [r7, #8]
 80064fc:	1ad3      	subs	r3, r2, r3
 80064fe:	68fa      	ldr	r2, [r7, #12]
 8006500:	429a      	cmp	r2, r3
 8006502:	d8f7      	bhi.n	80064f4 <HAL_Delay+0x28>
  {
  }
}
 8006504:	bf00      	nop
 8006506:	bf00      	nop
 8006508:	3710      	adds	r7, #16
 800650a:	46bd      	mov	sp, r7
 800650c:	bd80      	pop	{r7, pc}
 800650e:	bf00      	nop
 8006510:	2000002c 	.word	0x2000002c

08006514 <HAL_GetUIDw0>:
/**
  * @brief  Returns first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8006514:	b480      	push	{r7}
 8006516:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 8006518:	4b03      	ldr	r3, [pc, #12]	@ (8006528 <HAL_GetUIDw0+0x14>)
 800651a:	681b      	ldr	r3, [r3, #0]
}
 800651c:	4618      	mov	r0, r3
 800651e:	46bd      	mov	sp, r7
 8006520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006524:	4770      	bx	lr
 8006526:	bf00      	nop
 8006528:	1fff7a10 	.word	0x1fff7a10

0800652c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b084      	sub	sp, #16
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006534:	2300      	movs	r3, #0
 8006536:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2b00      	cmp	r3, #0
 800653c:	d101      	bne.n	8006542 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800653e:	2301      	movs	r3, #1
 8006540:	e033      	b.n	80065aa <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006546:	2b00      	cmp	r3, #0
 8006548:	d109      	bne.n	800655e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	f7fc ffd2 	bl	80034f4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2200      	movs	r2, #0
 8006554:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	2200      	movs	r2, #0
 800655a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006562:	f003 0310 	and.w	r3, r3, #16
 8006566:	2b00      	cmp	r3, #0
 8006568:	d118      	bne.n	800659c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800656e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8006572:	f023 0302 	bic.w	r3, r3, #2
 8006576:	f043 0202 	orr.w	r2, r3, #2
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800657e:	6878      	ldr	r0, [r7, #4]
 8006580:	f000 f94a 	bl	8006818 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2200      	movs	r2, #0
 8006588:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800658e:	f023 0303 	bic.w	r3, r3, #3
 8006592:	f043 0201 	orr.w	r2, r3, #1
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	641a      	str	r2, [r3, #64]	@ 0x40
 800659a:	e001      	b.n	80065a0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800659c:	2301      	movs	r3, #1
 800659e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2200      	movs	r2, #0
 80065a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80065a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80065aa:	4618      	mov	r0, r3
 80065ac:	3710      	adds	r7, #16
 80065ae:	46bd      	mov	sp, r7
 80065b0:	bd80      	pop	{r7, pc}
	...

080065b4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80065b4:	b480      	push	{r7}
 80065b6:	b085      	sub	sp, #20
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
 80065bc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80065be:	2300      	movs	r3, #0
 80065c0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80065c8:	2b01      	cmp	r3, #1
 80065ca:	d101      	bne.n	80065d0 <HAL_ADC_ConfigChannel+0x1c>
 80065cc:	2302      	movs	r3, #2
 80065ce:	e113      	b.n	80067f8 <HAL_ADC_ConfigChannel+0x244>
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2201      	movs	r2, #1
 80065d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	2b09      	cmp	r3, #9
 80065de:	d925      	bls.n	800662c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	68d9      	ldr	r1, [r3, #12]
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	b29b      	uxth	r3, r3
 80065ec:	461a      	mov	r2, r3
 80065ee:	4613      	mov	r3, r2
 80065f0:	005b      	lsls	r3, r3, #1
 80065f2:	4413      	add	r3, r2
 80065f4:	3b1e      	subs	r3, #30
 80065f6:	2207      	movs	r2, #7
 80065f8:	fa02 f303 	lsl.w	r3, r2, r3
 80065fc:	43da      	mvns	r2, r3
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	400a      	ands	r2, r1
 8006604:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	68d9      	ldr	r1, [r3, #12]
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	689a      	ldr	r2, [r3, #8]
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	b29b      	uxth	r3, r3
 8006616:	4618      	mov	r0, r3
 8006618:	4603      	mov	r3, r0
 800661a:	005b      	lsls	r3, r3, #1
 800661c:	4403      	add	r3, r0
 800661e:	3b1e      	subs	r3, #30
 8006620:	409a      	lsls	r2, r3
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	430a      	orrs	r2, r1
 8006628:	60da      	str	r2, [r3, #12]
 800662a:	e022      	b.n	8006672 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	6919      	ldr	r1, [r3, #16]
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	b29b      	uxth	r3, r3
 8006638:	461a      	mov	r2, r3
 800663a:	4613      	mov	r3, r2
 800663c:	005b      	lsls	r3, r3, #1
 800663e:	4413      	add	r3, r2
 8006640:	2207      	movs	r2, #7
 8006642:	fa02 f303 	lsl.w	r3, r2, r3
 8006646:	43da      	mvns	r2, r3
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	400a      	ands	r2, r1
 800664e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	6919      	ldr	r1, [r3, #16]
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	689a      	ldr	r2, [r3, #8]
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	b29b      	uxth	r3, r3
 8006660:	4618      	mov	r0, r3
 8006662:	4603      	mov	r3, r0
 8006664:	005b      	lsls	r3, r3, #1
 8006666:	4403      	add	r3, r0
 8006668:	409a      	lsls	r2, r3
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	430a      	orrs	r2, r1
 8006670:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	685b      	ldr	r3, [r3, #4]
 8006676:	2b06      	cmp	r3, #6
 8006678:	d824      	bhi.n	80066c4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006680:	683b      	ldr	r3, [r7, #0]
 8006682:	685a      	ldr	r2, [r3, #4]
 8006684:	4613      	mov	r3, r2
 8006686:	009b      	lsls	r3, r3, #2
 8006688:	4413      	add	r3, r2
 800668a:	3b05      	subs	r3, #5
 800668c:	221f      	movs	r2, #31
 800668e:	fa02 f303 	lsl.w	r3, r2, r3
 8006692:	43da      	mvns	r2, r3
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	400a      	ands	r2, r1
 800669a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	b29b      	uxth	r3, r3
 80066a8:	4618      	mov	r0, r3
 80066aa:	683b      	ldr	r3, [r7, #0]
 80066ac:	685a      	ldr	r2, [r3, #4]
 80066ae:	4613      	mov	r3, r2
 80066b0:	009b      	lsls	r3, r3, #2
 80066b2:	4413      	add	r3, r2
 80066b4:	3b05      	subs	r3, #5
 80066b6:	fa00 f203 	lsl.w	r2, r0, r3
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	430a      	orrs	r2, r1
 80066c0:	635a      	str	r2, [r3, #52]	@ 0x34
 80066c2:	e04c      	b.n	800675e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	685b      	ldr	r3, [r3, #4]
 80066c8:	2b0c      	cmp	r3, #12
 80066ca:	d824      	bhi.n	8006716 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	685a      	ldr	r2, [r3, #4]
 80066d6:	4613      	mov	r3, r2
 80066d8:	009b      	lsls	r3, r3, #2
 80066da:	4413      	add	r3, r2
 80066dc:	3b23      	subs	r3, #35	@ 0x23
 80066de:	221f      	movs	r2, #31
 80066e0:	fa02 f303 	lsl.w	r3, r2, r3
 80066e4:	43da      	mvns	r2, r3
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	400a      	ands	r2, r1
 80066ec:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	b29b      	uxth	r3, r3
 80066fa:	4618      	mov	r0, r3
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	685a      	ldr	r2, [r3, #4]
 8006700:	4613      	mov	r3, r2
 8006702:	009b      	lsls	r3, r3, #2
 8006704:	4413      	add	r3, r2
 8006706:	3b23      	subs	r3, #35	@ 0x23
 8006708:	fa00 f203 	lsl.w	r2, r0, r3
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	430a      	orrs	r2, r1
 8006712:	631a      	str	r2, [r3, #48]	@ 0x30
 8006714:	e023      	b.n	800675e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	685a      	ldr	r2, [r3, #4]
 8006720:	4613      	mov	r3, r2
 8006722:	009b      	lsls	r3, r3, #2
 8006724:	4413      	add	r3, r2
 8006726:	3b41      	subs	r3, #65	@ 0x41
 8006728:	221f      	movs	r2, #31
 800672a:	fa02 f303 	lsl.w	r3, r2, r3
 800672e:	43da      	mvns	r2, r3
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	400a      	ands	r2, r1
 8006736:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	b29b      	uxth	r3, r3
 8006744:	4618      	mov	r0, r3
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	685a      	ldr	r2, [r3, #4]
 800674a:	4613      	mov	r3, r2
 800674c:	009b      	lsls	r3, r3, #2
 800674e:	4413      	add	r3, r2
 8006750:	3b41      	subs	r3, #65	@ 0x41
 8006752:	fa00 f203 	lsl.w	r2, r0, r3
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	430a      	orrs	r2, r1
 800675c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800675e:	4b29      	ldr	r3, [pc, #164]	@ (8006804 <HAL_ADC_ConfigChannel+0x250>)
 8006760:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	4a28      	ldr	r2, [pc, #160]	@ (8006808 <HAL_ADC_ConfigChannel+0x254>)
 8006768:	4293      	cmp	r3, r2
 800676a:	d10f      	bne.n	800678c <HAL_ADC_ConfigChannel+0x1d8>
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	2b12      	cmp	r3, #18
 8006772:	d10b      	bne.n	800678c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	685b      	ldr	r3, [r3, #4]
 8006778:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	685b      	ldr	r3, [r3, #4]
 8006784:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	4a1d      	ldr	r2, [pc, #116]	@ (8006808 <HAL_ADC_ConfigChannel+0x254>)
 8006792:	4293      	cmp	r3, r2
 8006794:	d12b      	bne.n	80067ee <HAL_ADC_ConfigChannel+0x23a>
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	4a1c      	ldr	r2, [pc, #112]	@ (800680c <HAL_ADC_ConfigChannel+0x258>)
 800679c:	4293      	cmp	r3, r2
 800679e:	d003      	beq.n	80067a8 <HAL_ADC_ConfigChannel+0x1f4>
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	2b11      	cmp	r3, #17
 80067a6:	d122      	bne.n	80067ee <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	685b      	ldr	r3, [r3, #4]
 80067ac:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	685b      	ldr	r3, [r3, #4]
 80067b8:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	4a11      	ldr	r2, [pc, #68]	@ (800680c <HAL_ADC_ConfigChannel+0x258>)
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d111      	bne.n	80067ee <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80067ca:	4b11      	ldr	r3, [pc, #68]	@ (8006810 <HAL_ADC_ConfigChannel+0x25c>)
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	4a11      	ldr	r2, [pc, #68]	@ (8006814 <HAL_ADC_ConfigChannel+0x260>)
 80067d0:	fba2 2303 	umull	r2, r3, r2, r3
 80067d4:	0c9a      	lsrs	r2, r3, #18
 80067d6:	4613      	mov	r3, r2
 80067d8:	009b      	lsls	r3, r3, #2
 80067da:	4413      	add	r3, r2
 80067dc:	005b      	lsls	r3, r3, #1
 80067de:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80067e0:	e002      	b.n	80067e8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80067e2:	68bb      	ldr	r3, [r7, #8]
 80067e4:	3b01      	subs	r3, #1
 80067e6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80067e8:	68bb      	ldr	r3, [r7, #8]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d1f9      	bne.n	80067e2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	2200      	movs	r2, #0
 80067f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80067f6:	2300      	movs	r3, #0
}
 80067f8:	4618      	mov	r0, r3
 80067fa:	3714      	adds	r7, #20
 80067fc:	46bd      	mov	sp, r7
 80067fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006802:	4770      	bx	lr
 8006804:	40012300 	.word	0x40012300
 8006808:	40012000 	.word	0x40012000
 800680c:	10000012 	.word	0x10000012
 8006810:	20000010 	.word	0x20000010
 8006814:	431bde83 	.word	0x431bde83

08006818 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006818:	b480      	push	{r7}
 800681a:	b085      	sub	sp, #20
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006820:	4b79      	ldr	r3, [pc, #484]	@ (8006a08 <ADC_Init+0x1f0>)
 8006822:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	685b      	ldr	r3, [r3, #4]
 8006828:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	685a      	ldr	r2, [r3, #4]
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	685b      	ldr	r3, [r3, #4]
 8006838:	431a      	orrs	r2, r3
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	685a      	ldr	r2, [r3, #4]
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800684c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	6859      	ldr	r1, [r3, #4]
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	691b      	ldr	r3, [r3, #16]
 8006858:	021a      	lsls	r2, r3, #8
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	430a      	orrs	r2, r1
 8006860:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	685a      	ldr	r2, [r3, #4]
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8006870:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	6859      	ldr	r1, [r3, #4]
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	689a      	ldr	r2, [r3, #8]
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	430a      	orrs	r2, r1
 8006882:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	689a      	ldr	r2, [r3, #8]
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006892:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	6899      	ldr	r1, [r3, #8]
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	68da      	ldr	r2, [r3, #12]
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	430a      	orrs	r2, r1
 80068a4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068aa:	4a58      	ldr	r2, [pc, #352]	@ (8006a0c <ADC_Init+0x1f4>)
 80068ac:	4293      	cmp	r3, r2
 80068ae:	d022      	beq.n	80068f6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	689a      	ldr	r2, [r3, #8]
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80068be:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	6899      	ldr	r1, [r3, #8]
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	430a      	orrs	r2, r1
 80068d0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	689a      	ldr	r2, [r3, #8]
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80068e0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	6899      	ldr	r1, [r3, #8]
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	430a      	orrs	r2, r1
 80068f2:	609a      	str	r2, [r3, #8]
 80068f4:	e00f      	b.n	8006916 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	689a      	ldr	r2, [r3, #8]
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006904:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	689a      	ldr	r2, [r3, #8]
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006914:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	689a      	ldr	r2, [r3, #8]
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f022 0202 	bic.w	r2, r2, #2
 8006924:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	6899      	ldr	r1, [r3, #8]
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	7e1b      	ldrb	r3, [r3, #24]
 8006930:	005a      	lsls	r2, r3, #1
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	430a      	orrs	r2, r1
 8006938:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d01b      	beq.n	800697c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	685a      	ldr	r2, [r3, #4]
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006952:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	685a      	ldr	r2, [r3, #4]
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8006962:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	6859      	ldr	r1, [r3, #4]
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800696e:	3b01      	subs	r3, #1
 8006970:	035a      	lsls	r2, r3, #13
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	430a      	orrs	r2, r1
 8006978:	605a      	str	r2, [r3, #4]
 800697a:	e007      	b.n	800698c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	685a      	ldr	r2, [r3, #4]
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800698a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800699a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	69db      	ldr	r3, [r3, #28]
 80069a6:	3b01      	subs	r3, #1
 80069a8:	051a      	lsls	r2, r3, #20
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	430a      	orrs	r2, r1
 80069b0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	689a      	ldr	r2, [r3, #8]
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80069c0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	6899      	ldr	r1, [r3, #8]
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80069ce:	025a      	lsls	r2, r3, #9
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	430a      	orrs	r2, r1
 80069d6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	689a      	ldr	r2, [r3, #8]
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80069e6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	6899      	ldr	r1, [r3, #8]
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	695b      	ldr	r3, [r3, #20]
 80069f2:	029a      	lsls	r2, r3, #10
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	430a      	orrs	r2, r1
 80069fa:	609a      	str	r2, [r3, #8]
}
 80069fc:	bf00      	nop
 80069fe:	3714      	adds	r7, #20
 8006a00:	46bd      	mov	sp, r7
 8006a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a06:	4770      	bx	lr
 8006a08:	40012300 	.word	0x40012300
 8006a0c:	0f000001 	.word	0x0f000001

08006a10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006a10:	b480      	push	{r7}
 8006a12:	b085      	sub	sp, #20
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	f003 0307 	and.w	r3, r3, #7
 8006a1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006a20:	4b0c      	ldr	r3, [pc, #48]	@ (8006a54 <__NVIC_SetPriorityGrouping+0x44>)
 8006a22:	68db      	ldr	r3, [r3, #12]
 8006a24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006a26:	68ba      	ldr	r2, [r7, #8]
 8006a28:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006a2c:	4013      	ands	r3, r2
 8006a2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006a34:	68bb      	ldr	r3, [r7, #8]
 8006a36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006a38:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006a3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006a40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006a42:	4a04      	ldr	r2, [pc, #16]	@ (8006a54 <__NVIC_SetPriorityGrouping+0x44>)
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	60d3      	str	r3, [r2, #12]
}
 8006a48:	bf00      	nop
 8006a4a:	3714      	adds	r7, #20
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a52:	4770      	bx	lr
 8006a54:	e000ed00 	.word	0xe000ed00

08006a58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006a58:	b480      	push	{r7}
 8006a5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006a5c:	4b04      	ldr	r3, [pc, #16]	@ (8006a70 <__NVIC_GetPriorityGrouping+0x18>)
 8006a5e:	68db      	ldr	r3, [r3, #12]
 8006a60:	0a1b      	lsrs	r3, r3, #8
 8006a62:	f003 0307 	and.w	r3, r3, #7
}
 8006a66:	4618      	mov	r0, r3
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6e:	4770      	bx	lr
 8006a70:	e000ed00 	.word	0xe000ed00

08006a74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006a74:	b480      	push	{r7}
 8006a76:	b083      	sub	sp, #12
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	4603      	mov	r3, r0
 8006a7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	db0b      	blt.n	8006a9e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006a86:	79fb      	ldrb	r3, [r7, #7]
 8006a88:	f003 021f 	and.w	r2, r3, #31
 8006a8c:	4907      	ldr	r1, [pc, #28]	@ (8006aac <__NVIC_EnableIRQ+0x38>)
 8006a8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a92:	095b      	lsrs	r3, r3, #5
 8006a94:	2001      	movs	r0, #1
 8006a96:	fa00 f202 	lsl.w	r2, r0, r2
 8006a9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006a9e:	bf00      	nop
 8006aa0:	370c      	adds	r7, #12
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa8:	4770      	bx	lr
 8006aaa:	bf00      	nop
 8006aac:	e000e100 	.word	0xe000e100

08006ab0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006ab0:	b480      	push	{r7}
 8006ab2:	b083      	sub	sp, #12
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	4603      	mov	r3, r0
 8006ab8:	6039      	str	r1, [r7, #0]
 8006aba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006abc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	db0a      	blt.n	8006ada <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	b2da      	uxtb	r2, r3
 8006ac8:	490c      	ldr	r1, [pc, #48]	@ (8006afc <__NVIC_SetPriority+0x4c>)
 8006aca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ace:	0112      	lsls	r2, r2, #4
 8006ad0:	b2d2      	uxtb	r2, r2
 8006ad2:	440b      	add	r3, r1
 8006ad4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006ad8:	e00a      	b.n	8006af0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	b2da      	uxtb	r2, r3
 8006ade:	4908      	ldr	r1, [pc, #32]	@ (8006b00 <__NVIC_SetPriority+0x50>)
 8006ae0:	79fb      	ldrb	r3, [r7, #7]
 8006ae2:	f003 030f 	and.w	r3, r3, #15
 8006ae6:	3b04      	subs	r3, #4
 8006ae8:	0112      	lsls	r2, r2, #4
 8006aea:	b2d2      	uxtb	r2, r2
 8006aec:	440b      	add	r3, r1
 8006aee:	761a      	strb	r2, [r3, #24]
}
 8006af0:	bf00      	nop
 8006af2:	370c      	adds	r7, #12
 8006af4:	46bd      	mov	sp, r7
 8006af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afa:	4770      	bx	lr
 8006afc:	e000e100 	.word	0xe000e100
 8006b00:	e000ed00 	.word	0xe000ed00

08006b04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006b04:	b480      	push	{r7}
 8006b06:	b089      	sub	sp, #36	@ 0x24
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	60f8      	str	r0, [r7, #12]
 8006b0c:	60b9      	str	r1, [r7, #8]
 8006b0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	f003 0307 	and.w	r3, r3, #7
 8006b16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006b18:	69fb      	ldr	r3, [r7, #28]
 8006b1a:	f1c3 0307 	rsb	r3, r3, #7
 8006b1e:	2b04      	cmp	r3, #4
 8006b20:	bf28      	it	cs
 8006b22:	2304      	movcs	r3, #4
 8006b24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006b26:	69fb      	ldr	r3, [r7, #28]
 8006b28:	3304      	adds	r3, #4
 8006b2a:	2b06      	cmp	r3, #6
 8006b2c:	d902      	bls.n	8006b34 <NVIC_EncodePriority+0x30>
 8006b2e:	69fb      	ldr	r3, [r7, #28]
 8006b30:	3b03      	subs	r3, #3
 8006b32:	e000      	b.n	8006b36 <NVIC_EncodePriority+0x32>
 8006b34:	2300      	movs	r3, #0
 8006b36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006b38:	f04f 32ff 	mov.w	r2, #4294967295
 8006b3c:	69bb      	ldr	r3, [r7, #24]
 8006b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8006b42:	43da      	mvns	r2, r3
 8006b44:	68bb      	ldr	r3, [r7, #8]
 8006b46:	401a      	ands	r2, r3
 8006b48:	697b      	ldr	r3, [r7, #20]
 8006b4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006b4c:	f04f 31ff 	mov.w	r1, #4294967295
 8006b50:	697b      	ldr	r3, [r7, #20]
 8006b52:	fa01 f303 	lsl.w	r3, r1, r3
 8006b56:	43d9      	mvns	r1, r3
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006b5c:	4313      	orrs	r3, r2
         );
}
 8006b5e:	4618      	mov	r0, r3
 8006b60:	3724      	adds	r7, #36	@ 0x24
 8006b62:	46bd      	mov	sp, r7
 8006b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b68:	4770      	bx	lr
	...

08006b6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b082      	sub	sp, #8
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	3b01      	subs	r3, #1
 8006b78:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006b7c:	d301      	bcc.n	8006b82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006b7e:	2301      	movs	r3, #1
 8006b80:	e00f      	b.n	8006ba2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006b82:	4a0a      	ldr	r2, [pc, #40]	@ (8006bac <SysTick_Config+0x40>)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	3b01      	subs	r3, #1
 8006b88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006b8a:	210f      	movs	r1, #15
 8006b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8006b90:	f7ff ff8e 	bl	8006ab0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006b94:	4b05      	ldr	r3, [pc, #20]	@ (8006bac <SysTick_Config+0x40>)
 8006b96:	2200      	movs	r2, #0
 8006b98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006b9a:	4b04      	ldr	r3, [pc, #16]	@ (8006bac <SysTick_Config+0x40>)
 8006b9c:	2207      	movs	r2, #7
 8006b9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006ba0:	2300      	movs	r3, #0
}
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	3708      	adds	r7, #8
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	bd80      	pop	{r7, pc}
 8006baa:	bf00      	nop
 8006bac:	e000e010 	.word	0xe000e010

08006bb0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b082      	sub	sp, #8
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006bb8:	6878      	ldr	r0, [r7, #4]
 8006bba:	f7ff ff29 	bl	8006a10 <__NVIC_SetPriorityGrouping>
}
 8006bbe:	bf00      	nop
 8006bc0:	3708      	adds	r7, #8
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	bd80      	pop	{r7, pc}

08006bc6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006bc6:	b580      	push	{r7, lr}
 8006bc8:	b086      	sub	sp, #24
 8006bca:	af00      	add	r7, sp, #0
 8006bcc:	4603      	mov	r3, r0
 8006bce:	60b9      	str	r1, [r7, #8]
 8006bd0:	607a      	str	r2, [r7, #4]
 8006bd2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006bd8:	f7ff ff3e 	bl	8006a58 <__NVIC_GetPriorityGrouping>
 8006bdc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006bde:	687a      	ldr	r2, [r7, #4]
 8006be0:	68b9      	ldr	r1, [r7, #8]
 8006be2:	6978      	ldr	r0, [r7, #20]
 8006be4:	f7ff ff8e 	bl	8006b04 <NVIC_EncodePriority>
 8006be8:	4602      	mov	r2, r0
 8006bea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006bee:	4611      	mov	r1, r2
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	f7ff ff5d 	bl	8006ab0 <__NVIC_SetPriority>
}
 8006bf6:	bf00      	nop
 8006bf8:	3718      	adds	r7, #24
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	bd80      	pop	{r7, pc}

08006bfe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006bfe:	b580      	push	{r7, lr}
 8006c00:	b082      	sub	sp, #8
 8006c02:	af00      	add	r7, sp, #0
 8006c04:	4603      	mov	r3, r0
 8006c06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006c08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	f7ff ff31 	bl	8006a74 <__NVIC_EnableIRQ>
}
 8006c12:	bf00      	nop
 8006c14:	3708      	adds	r7, #8
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd80      	pop	{r7, pc}

08006c1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006c1a:	b580      	push	{r7, lr}
 8006c1c:	b082      	sub	sp, #8
 8006c1e:	af00      	add	r7, sp, #0
 8006c20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006c22:	6878      	ldr	r0, [r7, #4]
 8006c24:	f7ff ffa2 	bl	8006b6c <SysTick_Config>
 8006c28:	4603      	mov	r3, r0
}
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	3708      	adds	r7, #8
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	bd80      	pop	{r7, pc}

08006c32 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8006c32:	b580      	push	{r7, lr}
 8006c34:	b082      	sub	sp, #8
 8006c36:	af00      	add	r7, sp, #0
 8006c38:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d101      	bne.n	8006c44 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8006c40:	2301      	movs	r3, #1
 8006c42:	e014      	b.n	8006c6e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	791b      	ldrb	r3, [r3, #4]
 8006c48:	b2db      	uxtb	r3, r3
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d105      	bne.n	8006c5a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2200      	movs	r2, #0
 8006c52:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8006c54:	6878      	ldr	r0, [r7, #4]
 8006c56:	f7fc fcad 	bl	80035b4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	2202      	movs	r2, #2
 8006c5e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2200      	movs	r2, #0
 8006c64:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	2201      	movs	r2, #1
 8006c6a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8006c6c:	2300      	movs	r3, #0
}
 8006c6e:	4618      	mov	r0, r3
 8006c70:	3708      	adds	r7, #8
 8006c72:	46bd      	mov	sp, r7
 8006c74:	bd80      	pop	{r7, pc}

08006c76 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8006c76:	b480      	push	{r7}
 8006c78:	b089      	sub	sp, #36	@ 0x24
 8006c7a:	af00      	add	r7, sp, #0
 8006c7c:	60f8      	str	r0, [r7, #12]
 8006c7e:	60b9      	str	r1, [r7, #8]
 8006c80:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006c82:	2300      	movs	r3, #0
 8006c84:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d002      	beq.n	8006c92 <HAL_DAC_ConfigChannel+0x1c>
 8006c8c:	68bb      	ldr	r3, [r7, #8]
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d101      	bne.n	8006c96 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8006c92:	2301      	movs	r3, #1
 8006c94:	e042      	b.n	8006d1c <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	795b      	ldrb	r3, [r3, #5]
 8006c9a:	2b01      	cmp	r3, #1
 8006c9c:	d101      	bne.n	8006ca2 <HAL_DAC_ConfigChannel+0x2c>
 8006c9e:	2302      	movs	r3, #2
 8006ca0:	e03c      	b.n	8006d1c <HAL_DAC_ConfigChannel+0xa6>
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	2201      	movs	r2, #1
 8006ca6:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	2202      	movs	r2, #2
 8006cac:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	f003 0310 	and.w	r3, r3, #16
 8006cbc:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8006cc0:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8006cc4:	43db      	mvns	r3, r3
 8006cc6:	69ba      	ldr	r2, [r7, #24]
 8006cc8:	4013      	ands	r3, r2
 8006cca:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	681a      	ldr	r2, [r3, #0]
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	685b      	ldr	r3, [r3, #4]
 8006cd4:	4313      	orrs	r3, r2
 8006cd6:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	f003 0310 	and.w	r3, r3, #16
 8006cde:	697a      	ldr	r2, [r7, #20]
 8006ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ce4:	69ba      	ldr	r2, [r7, #24]
 8006ce6:	4313      	orrs	r3, r2
 8006ce8:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	69ba      	ldr	r2, [r7, #24]
 8006cf0:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	6819      	ldr	r1, [r3, #0]
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	f003 0310 	and.w	r3, r3, #16
 8006cfe:	22c0      	movs	r2, #192	@ 0xc0
 8006d00:	fa02 f303 	lsl.w	r3, r2, r3
 8006d04:	43da      	mvns	r2, r3
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	400a      	ands	r2, r1
 8006d0c:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	2201      	movs	r2, #1
 8006d12:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	2200      	movs	r2, #0
 8006d18:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8006d1a:	7ffb      	ldrb	r3, [r7, #31]
}
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	3724      	adds	r7, #36	@ 0x24
 8006d20:	46bd      	mov	sp, r7
 8006d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d26:	4770      	bx	lr

08006d28 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b086      	sub	sp, #24
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006d30:	2300      	movs	r3, #0
 8006d32:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006d34:	f7ff fbbe 	bl	80064b4 <HAL_GetTick>
 8006d38:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d101      	bne.n	8006d44 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006d40:	2301      	movs	r3, #1
 8006d42:	e099      	b.n	8006e78 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2202      	movs	r2, #2
 8006d48:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2200      	movs	r2, #0
 8006d50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	681a      	ldr	r2, [r3, #0]
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	f022 0201 	bic.w	r2, r2, #1
 8006d62:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006d64:	e00f      	b.n	8006d86 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006d66:	f7ff fba5 	bl	80064b4 <HAL_GetTick>
 8006d6a:	4602      	mov	r2, r0
 8006d6c:	693b      	ldr	r3, [r7, #16]
 8006d6e:	1ad3      	subs	r3, r2, r3
 8006d70:	2b05      	cmp	r3, #5
 8006d72:	d908      	bls.n	8006d86 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2220      	movs	r2, #32
 8006d78:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2203      	movs	r2, #3
 8006d7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8006d82:	2303      	movs	r3, #3
 8006d84:	e078      	b.n	8006e78 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f003 0301 	and.w	r3, r3, #1
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d1e8      	bne.n	8006d66 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006d9c:	697a      	ldr	r2, [r7, #20]
 8006d9e:	4b38      	ldr	r3, [pc, #224]	@ (8006e80 <HAL_DMA_Init+0x158>)
 8006da0:	4013      	ands	r3, r2
 8006da2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	685a      	ldr	r2, [r3, #4]
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	689b      	ldr	r3, [r3, #8]
 8006dac:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006db2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	691b      	ldr	r3, [r3, #16]
 8006db8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006dbe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	699b      	ldr	r3, [r3, #24]
 8006dc4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006dca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	6a1b      	ldr	r3, [r3, #32]
 8006dd0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006dd2:	697a      	ldr	r2, [r7, #20]
 8006dd4:	4313      	orrs	r3, r2
 8006dd6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ddc:	2b04      	cmp	r3, #4
 8006dde:	d107      	bne.n	8006df0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006de8:	4313      	orrs	r3, r2
 8006dea:	697a      	ldr	r2, [r7, #20]
 8006dec:	4313      	orrs	r3, r2
 8006dee:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	697a      	ldr	r2, [r7, #20]
 8006df6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	695b      	ldr	r3, [r3, #20]
 8006dfe:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006e00:	697b      	ldr	r3, [r7, #20]
 8006e02:	f023 0307 	bic.w	r3, r3, #7
 8006e06:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e0c:	697a      	ldr	r2, [r7, #20]
 8006e0e:	4313      	orrs	r3, r2
 8006e10:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e16:	2b04      	cmp	r3, #4
 8006e18:	d117      	bne.n	8006e4a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e1e:	697a      	ldr	r2, [r7, #20]
 8006e20:	4313      	orrs	r3, r2
 8006e22:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d00e      	beq.n	8006e4a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006e2c:	6878      	ldr	r0, [r7, #4]
 8006e2e:	f000 fa7b 	bl	8007328 <DMA_CheckFifoParam>
 8006e32:	4603      	mov	r3, r0
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d008      	beq.n	8006e4a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2240      	movs	r2, #64	@ 0x40
 8006e3c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2201      	movs	r2, #1
 8006e42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8006e46:	2301      	movs	r3, #1
 8006e48:	e016      	b.n	8006e78 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	697a      	ldr	r2, [r7, #20]
 8006e50:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006e52:	6878      	ldr	r0, [r7, #4]
 8006e54:	f000 fa32 	bl	80072bc <DMA_CalcBaseAndBitshift>
 8006e58:	4603      	mov	r3, r0
 8006e5a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e60:	223f      	movs	r2, #63	@ 0x3f
 8006e62:	409a      	lsls	r2, r3
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2201      	movs	r2, #1
 8006e72:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006e76:	2300      	movs	r3, #0
}
 8006e78:	4618      	mov	r0, r3
 8006e7a:	3718      	adds	r7, #24
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	bd80      	pop	{r7, pc}
 8006e80:	f010803f 	.word	0xf010803f

08006e84 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b084      	sub	sp, #16
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e90:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006e92:	f7ff fb0f 	bl	80064b4 <HAL_GetTick>
 8006e96:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006e9e:	b2db      	uxtb	r3, r3
 8006ea0:	2b02      	cmp	r3, #2
 8006ea2:	d008      	beq.n	8006eb6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2280      	movs	r2, #128	@ 0x80
 8006ea8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2200      	movs	r2, #0
 8006eae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8006eb2:	2301      	movs	r3, #1
 8006eb4:	e052      	b.n	8006f5c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	681a      	ldr	r2, [r3, #0]
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f022 0216 	bic.w	r2, r2, #22
 8006ec4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	695a      	ldr	r2, [r3, #20]
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006ed4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d103      	bne.n	8006ee6 <HAL_DMA_Abort+0x62>
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d007      	beq.n	8006ef6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	681a      	ldr	r2, [r3, #0]
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f022 0208 	bic.w	r2, r2, #8
 8006ef4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	681a      	ldr	r2, [r3, #0]
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f022 0201 	bic.w	r2, r2, #1
 8006f04:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006f06:	e013      	b.n	8006f30 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006f08:	f7ff fad4 	bl	80064b4 <HAL_GetTick>
 8006f0c:	4602      	mov	r2, r0
 8006f0e:	68bb      	ldr	r3, [r7, #8]
 8006f10:	1ad3      	subs	r3, r2, r3
 8006f12:	2b05      	cmp	r3, #5
 8006f14:	d90c      	bls.n	8006f30 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2220      	movs	r2, #32
 8006f1a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2203      	movs	r2, #3
 8006f20:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2200      	movs	r2, #0
 8006f28:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8006f2c:	2303      	movs	r3, #3
 8006f2e:	e015      	b.n	8006f5c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f003 0301 	and.w	r3, r3, #1
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d1e4      	bne.n	8006f08 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f42:	223f      	movs	r2, #63	@ 0x3f
 8006f44:	409a      	lsls	r2, r3
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2201      	movs	r2, #1
 8006f4e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2200      	movs	r2, #0
 8006f56:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8006f5a:	2300      	movs	r3, #0
}
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	3710      	adds	r7, #16
 8006f60:	46bd      	mov	sp, r7
 8006f62:	bd80      	pop	{r7, pc}

08006f64 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006f64:	b480      	push	{r7}
 8006f66:	b083      	sub	sp, #12
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006f72:	b2db      	uxtb	r3, r3
 8006f74:	2b02      	cmp	r3, #2
 8006f76:	d004      	beq.n	8006f82 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2280      	movs	r2, #128	@ 0x80
 8006f7c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8006f7e:	2301      	movs	r3, #1
 8006f80:	e00c      	b.n	8006f9c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2205      	movs	r2, #5
 8006f86:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	681a      	ldr	r2, [r3, #0]
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f022 0201 	bic.w	r2, r2, #1
 8006f98:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006f9a:	2300      	movs	r3, #0
}
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	370c      	adds	r7, #12
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa6:	4770      	bx	lr

08006fa8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b086      	sub	sp, #24
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006fb4:	4b8e      	ldr	r3, [pc, #568]	@ (80071f0 <HAL_DMA_IRQHandler+0x248>)
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	4a8e      	ldr	r2, [pc, #568]	@ (80071f4 <HAL_DMA_IRQHandler+0x24c>)
 8006fba:	fba2 2303 	umull	r2, r3, r2, r3
 8006fbe:	0a9b      	lsrs	r3, r3, #10
 8006fc0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006fc6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006fc8:	693b      	ldr	r3, [r7, #16]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006fd2:	2208      	movs	r2, #8
 8006fd4:	409a      	lsls	r2, r3
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	4013      	ands	r3, r2
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d01a      	beq.n	8007014 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f003 0304 	and.w	r3, r3, #4
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d013      	beq.n	8007014 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	681a      	ldr	r2, [r3, #0]
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f022 0204 	bic.w	r2, r2, #4
 8006ffa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007000:	2208      	movs	r2, #8
 8007002:	409a      	lsls	r2, r3
 8007004:	693b      	ldr	r3, [r7, #16]
 8007006:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800700c:	f043 0201 	orr.w	r2, r3, #1
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007018:	2201      	movs	r2, #1
 800701a:	409a      	lsls	r2, r3
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	4013      	ands	r3, r2
 8007020:	2b00      	cmp	r3, #0
 8007022:	d012      	beq.n	800704a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	695b      	ldr	r3, [r3, #20]
 800702a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800702e:	2b00      	cmp	r3, #0
 8007030:	d00b      	beq.n	800704a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007036:	2201      	movs	r2, #1
 8007038:	409a      	lsls	r2, r3
 800703a:	693b      	ldr	r3, [r7, #16]
 800703c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007042:	f043 0202 	orr.w	r2, r3, #2
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800704e:	2204      	movs	r2, #4
 8007050:	409a      	lsls	r2, r3
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	4013      	ands	r3, r2
 8007056:	2b00      	cmp	r3, #0
 8007058:	d012      	beq.n	8007080 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f003 0302 	and.w	r3, r3, #2
 8007064:	2b00      	cmp	r3, #0
 8007066:	d00b      	beq.n	8007080 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800706c:	2204      	movs	r2, #4
 800706e:	409a      	lsls	r2, r3
 8007070:	693b      	ldr	r3, [r7, #16]
 8007072:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007078:	f043 0204 	orr.w	r2, r3, #4
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007084:	2210      	movs	r2, #16
 8007086:	409a      	lsls	r2, r3
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	4013      	ands	r3, r2
 800708c:	2b00      	cmp	r3, #0
 800708e:	d043      	beq.n	8007118 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f003 0308 	and.w	r3, r3, #8
 800709a:	2b00      	cmp	r3, #0
 800709c:	d03c      	beq.n	8007118 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070a2:	2210      	movs	r2, #16
 80070a4:	409a      	lsls	r2, r3
 80070a6:	693b      	ldr	r3, [r7, #16]
 80070a8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d018      	beq.n	80070ea <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d108      	bne.n	80070d8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d024      	beq.n	8007118 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070d2:	6878      	ldr	r0, [r7, #4]
 80070d4:	4798      	blx	r3
 80070d6:	e01f      	b.n	8007118 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d01b      	beq.n	8007118 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80070e4:	6878      	ldr	r0, [r7, #4]
 80070e6:	4798      	blx	r3
 80070e8:	e016      	b.n	8007118 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d107      	bne.n	8007108 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	681a      	ldr	r2, [r3, #0]
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f022 0208 	bic.w	r2, r2, #8
 8007106:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800710c:	2b00      	cmp	r3, #0
 800710e:	d003      	beq.n	8007118 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007114:	6878      	ldr	r0, [r7, #4]
 8007116:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800711c:	2220      	movs	r2, #32
 800711e:	409a      	lsls	r2, r3
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	4013      	ands	r3, r2
 8007124:	2b00      	cmp	r3, #0
 8007126:	f000 808f 	beq.w	8007248 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f003 0310 	and.w	r3, r3, #16
 8007134:	2b00      	cmp	r3, #0
 8007136:	f000 8087 	beq.w	8007248 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800713e:	2220      	movs	r2, #32
 8007140:	409a      	lsls	r2, r3
 8007142:	693b      	ldr	r3, [r7, #16]
 8007144:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800714c:	b2db      	uxtb	r3, r3
 800714e:	2b05      	cmp	r3, #5
 8007150:	d136      	bne.n	80071c0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	681a      	ldr	r2, [r3, #0]
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f022 0216 	bic.w	r2, r2, #22
 8007160:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	695a      	ldr	r2, [r3, #20]
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007170:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007176:	2b00      	cmp	r3, #0
 8007178:	d103      	bne.n	8007182 <HAL_DMA_IRQHandler+0x1da>
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800717e:	2b00      	cmp	r3, #0
 8007180:	d007      	beq.n	8007192 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	681a      	ldr	r2, [r3, #0]
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	f022 0208 	bic.w	r2, r2, #8
 8007190:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007196:	223f      	movs	r2, #63	@ 0x3f
 8007198:	409a      	lsls	r2, r3
 800719a:	693b      	ldr	r3, [r7, #16]
 800719c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	2201      	movs	r2, #1
 80071a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2200      	movs	r2, #0
 80071aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d07e      	beq.n	80072b4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80071ba:	6878      	ldr	r0, [r7, #4]
 80071bc:	4798      	blx	r3
        }
        return;
 80071be:	e079      	b.n	80072b4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d01d      	beq.n	800720a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d10d      	bne.n	80071f8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d031      	beq.n	8007248 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071e8:	6878      	ldr	r0, [r7, #4]
 80071ea:	4798      	blx	r3
 80071ec:	e02c      	b.n	8007248 <HAL_DMA_IRQHandler+0x2a0>
 80071ee:	bf00      	nop
 80071f0:	20000010 	.word	0x20000010
 80071f4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d023      	beq.n	8007248 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007204:	6878      	ldr	r0, [r7, #4]
 8007206:	4798      	blx	r3
 8007208:	e01e      	b.n	8007248 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007214:	2b00      	cmp	r3, #0
 8007216:	d10f      	bne.n	8007238 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	681a      	ldr	r2, [r3, #0]
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f022 0210 	bic.w	r2, r2, #16
 8007226:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2201      	movs	r2, #1
 800722c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2200      	movs	r2, #0
 8007234:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800723c:	2b00      	cmp	r3, #0
 800723e:	d003      	beq.n	8007248 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007244:	6878      	ldr	r0, [r7, #4]
 8007246:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800724c:	2b00      	cmp	r3, #0
 800724e:	d032      	beq.n	80072b6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007254:	f003 0301 	and.w	r3, r3, #1
 8007258:	2b00      	cmp	r3, #0
 800725a:	d022      	beq.n	80072a2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2205      	movs	r2, #5
 8007260:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	681a      	ldr	r2, [r3, #0]
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f022 0201 	bic.w	r2, r2, #1
 8007272:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	3301      	adds	r3, #1
 8007278:	60bb      	str	r3, [r7, #8]
 800727a:	697a      	ldr	r2, [r7, #20]
 800727c:	429a      	cmp	r2, r3
 800727e:	d307      	bcc.n	8007290 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f003 0301 	and.w	r3, r3, #1
 800728a:	2b00      	cmp	r3, #0
 800728c:	d1f2      	bne.n	8007274 <HAL_DMA_IRQHandler+0x2cc>
 800728e:	e000      	b.n	8007292 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8007290:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2201      	movs	r2, #1
 8007296:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	2200      	movs	r2, #0
 800729e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d005      	beq.n	80072b6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80072ae:	6878      	ldr	r0, [r7, #4]
 80072b0:	4798      	blx	r3
 80072b2:	e000      	b.n	80072b6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80072b4:	bf00      	nop
    }
  }
}
 80072b6:	3718      	adds	r7, #24
 80072b8:	46bd      	mov	sp, r7
 80072ba:	bd80      	pop	{r7, pc}

080072bc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80072bc:	b480      	push	{r7}
 80072be:	b085      	sub	sp, #20
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	b2db      	uxtb	r3, r3
 80072ca:	3b10      	subs	r3, #16
 80072cc:	4a14      	ldr	r2, [pc, #80]	@ (8007320 <DMA_CalcBaseAndBitshift+0x64>)
 80072ce:	fba2 2303 	umull	r2, r3, r2, r3
 80072d2:	091b      	lsrs	r3, r3, #4
 80072d4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80072d6:	4a13      	ldr	r2, [pc, #76]	@ (8007324 <DMA_CalcBaseAndBitshift+0x68>)
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	4413      	add	r3, r2
 80072dc:	781b      	ldrb	r3, [r3, #0]
 80072de:	461a      	mov	r2, r3
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	2b03      	cmp	r3, #3
 80072e8:	d909      	bls.n	80072fe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80072f2:	f023 0303 	bic.w	r3, r3, #3
 80072f6:	1d1a      	adds	r2, r3, #4
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	659a      	str	r2, [r3, #88]	@ 0x58
 80072fc:	e007      	b.n	800730e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8007306:	f023 0303 	bic.w	r3, r3, #3
 800730a:	687a      	ldr	r2, [r7, #4]
 800730c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8007312:	4618      	mov	r0, r3
 8007314:	3714      	adds	r7, #20
 8007316:	46bd      	mov	sp, r7
 8007318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731c:	4770      	bx	lr
 800731e:	bf00      	nop
 8007320:	aaaaaaab 	.word	0xaaaaaaab
 8007324:	08014d98 	.word	0x08014d98

08007328 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007328:	b480      	push	{r7}
 800732a:	b085      	sub	sp, #20
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007330:	2300      	movs	r3, #0
 8007332:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007338:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	699b      	ldr	r3, [r3, #24]
 800733e:	2b00      	cmp	r3, #0
 8007340:	d11f      	bne.n	8007382 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8007342:	68bb      	ldr	r3, [r7, #8]
 8007344:	2b03      	cmp	r3, #3
 8007346:	d856      	bhi.n	80073f6 <DMA_CheckFifoParam+0xce>
 8007348:	a201      	add	r2, pc, #4	@ (adr r2, 8007350 <DMA_CheckFifoParam+0x28>)
 800734a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800734e:	bf00      	nop
 8007350:	08007361 	.word	0x08007361
 8007354:	08007373 	.word	0x08007373
 8007358:	08007361 	.word	0x08007361
 800735c:	080073f7 	.word	0x080073f7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007364:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007368:	2b00      	cmp	r3, #0
 800736a:	d046      	beq.n	80073fa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800736c:	2301      	movs	r3, #1
 800736e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007370:	e043      	b.n	80073fa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007376:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800737a:	d140      	bne.n	80073fe <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800737c:	2301      	movs	r3, #1
 800737e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007380:	e03d      	b.n	80073fe <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	699b      	ldr	r3, [r3, #24]
 8007386:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800738a:	d121      	bne.n	80073d0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800738c:	68bb      	ldr	r3, [r7, #8]
 800738e:	2b03      	cmp	r3, #3
 8007390:	d837      	bhi.n	8007402 <DMA_CheckFifoParam+0xda>
 8007392:	a201      	add	r2, pc, #4	@ (adr r2, 8007398 <DMA_CheckFifoParam+0x70>)
 8007394:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007398:	080073a9 	.word	0x080073a9
 800739c:	080073af 	.word	0x080073af
 80073a0:	080073a9 	.word	0x080073a9
 80073a4:	080073c1 	.word	0x080073c1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80073a8:	2301      	movs	r3, #1
 80073aa:	73fb      	strb	r3, [r7, #15]
      break;
 80073ac:	e030      	b.n	8007410 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073b2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d025      	beq.n	8007406 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80073ba:	2301      	movs	r3, #1
 80073bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80073be:	e022      	b.n	8007406 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073c4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80073c8:	d11f      	bne.n	800740a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80073ca:	2301      	movs	r3, #1
 80073cc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80073ce:	e01c      	b.n	800740a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80073d0:	68bb      	ldr	r3, [r7, #8]
 80073d2:	2b02      	cmp	r3, #2
 80073d4:	d903      	bls.n	80073de <DMA_CheckFifoParam+0xb6>
 80073d6:	68bb      	ldr	r3, [r7, #8]
 80073d8:	2b03      	cmp	r3, #3
 80073da:	d003      	beq.n	80073e4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80073dc:	e018      	b.n	8007410 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80073de:	2301      	movs	r3, #1
 80073e0:	73fb      	strb	r3, [r7, #15]
      break;
 80073e2:	e015      	b.n	8007410 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073e8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d00e      	beq.n	800740e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80073f0:	2301      	movs	r3, #1
 80073f2:	73fb      	strb	r3, [r7, #15]
      break;
 80073f4:	e00b      	b.n	800740e <DMA_CheckFifoParam+0xe6>
      break;
 80073f6:	bf00      	nop
 80073f8:	e00a      	b.n	8007410 <DMA_CheckFifoParam+0xe8>
      break;
 80073fa:	bf00      	nop
 80073fc:	e008      	b.n	8007410 <DMA_CheckFifoParam+0xe8>
      break;
 80073fe:	bf00      	nop
 8007400:	e006      	b.n	8007410 <DMA_CheckFifoParam+0xe8>
      break;
 8007402:	bf00      	nop
 8007404:	e004      	b.n	8007410 <DMA_CheckFifoParam+0xe8>
      break;
 8007406:	bf00      	nop
 8007408:	e002      	b.n	8007410 <DMA_CheckFifoParam+0xe8>
      break;   
 800740a:	bf00      	nop
 800740c:	e000      	b.n	8007410 <DMA_CheckFifoParam+0xe8>
      break;
 800740e:	bf00      	nop
    }
  } 
  
  return status; 
 8007410:	7bfb      	ldrb	r3, [r7, #15]
}
 8007412:	4618      	mov	r0, r3
 8007414:	3714      	adds	r7, #20
 8007416:	46bd      	mov	sp, r7
 8007418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741c:	4770      	bx	lr
 800741e:	bf00      	nop

08007420 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8007420:	b580      	push	{r7, lr}
 8007422:	b086      	sub	sp, #24
 8007424:	af00      	add	r7, sp, #0
 8007426:	60f8      	str	r0, [r7, #12]
 8007428:	60b9      	str	r1, [r7, #8]
 800742a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800742e:	4b23      	ldr	r3, [pc, #140]	@ (80074bc <HAL_FLASH_Program+0x9c>)
 8007430:	7e1b      	ldrb	r3, [r3, #24]
 8007432:	2b01      	cmp	r3, #1
 8007434:	d101      	bne.n	800743a <HAL_FLASH_Program+0x1a>
 8007436:	2302      	movs	r3, #2
 8007438:	e03b      	b.n	80074b2 <HAL_FLASH_Program+0x92>
 800743a:	4b20      	ldr	r3, [pc, #128]	@ (80074bc <HAL_FLASH_Program+0x9c>)
 800743c:	2201      	movs	r2, #1
 800743e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007440:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8007444:	f000 f870 	bl	8007528 <FLASH_WaitForLastOperation>
 8007448:	4603      	mov	r3, r0
 800744a:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 800744c:	7dfb      	ldrb	r3, [r7, #23]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d12b      	bne.n	80074aa <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d105      	bne.n	8007464 <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8007458:	783b      	ldrb	r3, [r7, #0]
 800745a:	4619      	mov	r1, r3
 800745c:	68b8      	ldr	r0, [r7, #8]
 800745e:	f000 f91b 	bl	8007698 <FLASH_Program_Byte>
 8007462:	e016      	b.n	8007492 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	2b01      	cmp	r3, #1
 8007468:	d105      	bne.n	8007476 <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800746a:	883b      	ldrh	r3, [r7, #0]
 800746c:	4619      	mov	r1, r3
 800746e:	68b8      	ldr	r0, [r7, #8]
 8007470:	f000 f8ee 	bl	8007650 <FLASH_Program_HalfWord>
 8007474:	e00d      	b.n	8007492 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	2b02      	cmp	r3, #2
 800747a:	d105      	bne.n	8007488 <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	4619      	mov	r1, r3
 8007480:	68b8      	ldr	r0, [r7, #8]
 8007482:	f000 f8c3 	bl	800760c <FLASH_Program_Word>
 8007486:	e004      	b.n	8007492 <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8007488:	e9d7 2300 	ldrd	r2, r3, [r7]
 800748c:	68b8      	ldr	r0, [r7, #8]
 800748e:	f000 f88b 	bl	80075a8 <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007492:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8007496:	f000 f847 	bl	8007528 <FLASH_WaitForLastOperation>
 800749a:	4603      	mov	r3, r0
 800749c:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 800749e:	4b08      	ldr	r3, [pc, #32]	@ (80074c0 <HAL_FLASH_Program+0xa0>)
 80074a0:	691b      	ldr	r3, [r3, #16]
 80074a2:	4a07      	ldr	r2, [pc, #28]	@ (80074c0 <HAL_FLASH_Program+0xa0>)
 80074a4:	f023 0301 	bic.w	r3, r3, #1
 80074a8:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80074aa:	4b04      	ldr	r3, [pc, #16]	@ (80074bc <HAL_FLASH_Program+0x9c>)
 80074ac:	2200      	movs	r2, #0
 80074ae:	761a      	strb	r2, [r3, #24]

  return status;
 80074b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80074b2:	4618      	mov	r0, r3
 80074b4:	3718      	adds	r7, #24
 80074b6:	46bd      	mov	sp, r7
 80074b8:	bd80      	pop	{r7, pc}
 80074ba:	bf00      	nop
 80074bc:	200041b8 	.word	0x200041b8
 80074c0:	40023c00 	.word	0x40023c00

080074c4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80074c4:	b480      	push	{r7}
 80074c6:	b083      	sub	sp, #12
 80074c8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80074ca:	2300      	movs	r3, #0
 80074cc:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80074ce:	4b0b      	ldr	r3, [pc, #44]	@ (80074fc <HAL_FLASH_Unlock+0x38>)
 80074d0:	691b      	ldr	r3, [r3, #16]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	da0b      	bge.n	80074ee <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80074d6:	4b09      	ldr	r3, [pc, #36]	@ (80074fc <HAL_FLASH_Unlock+0x38>)
 80074d8:	4a09      	ldr	r2, [pc, #36]	@ (8007500 <HAL_FLASH_Unlock+0x3c>)
 80074da:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80074dc:	4b07      	ldr	r3, [pc, #28]	@ (80074fc <HAL_FLASH_Unlock+0x38>)
 80074de:	4a09      	ldr	r2, [pc, #36]	@ (8007504 <HAL_FLASH_Unlock+0x40>)
 80074e0:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80074e2:	4b06      	ldr	r3, [pc, #24]	@ (80074fc <HAL_FLASH_Unlock+0x38>)
 80074e4:	691b      	ldr	r3, [r3, #16]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	da01      	bge.n	80074ee <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80074ea:	2301      	movs	r3, #1
 80074ec:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80074ee:	79fb      	ldrb	r3, [r7, #7]
}
 80074f0:	4618      	mov	r0, r3
 80074f2:	370c      	adds	r7, #12
 80074f4:	46bd      	mov	sp, r7
 80074f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fa:	4770      	bx	lr
 80074fc:	40023c00 	.word	0x40023c00
 8007500:	45670123 	.word	0x45670123
 8007504:	cdef89ab 	.word	0xcdef89ab

08007508 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8007508:	b480      	push	{r7}
 800750a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 800750c:	4b05      	ldr	r3, [pc, #20]	@ (8007524 <HAL_FLASH_Lock+0x1c>)
 800750e:	691b      	ldr	r3, [r3, #16]
 8007510:	4a04      	ldr	r2, [pc, #16]	@ (8007524 <HAL_FLASH_Lock+0x1c>)
 8007512:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007516:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8007518:	2300      	movs	r3, #0
}
 800751a:	4618      	mov	r0, r3
 800751c:	46bd      	mov	sp, r7
 800751e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007522:	4770      	bx	lr
 8007524:	40023c00 	.word	0x40023c00

08007528 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8007528:	b580      	push	{r7, lr}
 800752a:	b084      	sub	sp, #16
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007530:	2300      	movs	r3, #0
 8007532:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8007534:	4b1a      	ldr	r3, [pc, #104]	@ (80075a0 <FLASH_WaitForLastOperation+0x78>)
 8007536:	2200      	movs	r2, #0
 8007538:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 800753a:	f7fe ffbb 	bl	80064b4 <HAL_GetTick>
 800753e:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8007540:	e010      	b.n	8007564 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007548:	d00c      	beq.n	8007564 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d007      	beq.n	8007560 <FLASH_WaitForLastOperation+0x38>
 8007550:	f7fe ffb0 	bl	80064b4 <HAL_GetTick>
 8007554:	4602      	mov	r2, r0
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	1ad3      	subs	r3, r2, r3
 800755a:	687a      	ldr	r2, [r7, #4]
 800755c:	429a      	cmp	r2, r3
 800755e:	d201      	bcs.n	8007564 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8007560:	2303      	movs	r3, #3
 8007562:	e019      	b.n	8007598 <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8007564:	4b0f      	ldr	r3, [pc, #60]	@ (80075a4 <FLASH_WaitForLastOperation+0x7c>)
 8007566:	68db      	ldr	r3, [r3, #12]
 8007568:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800756c:	2b00      	cmp	r3, #0
 800756e:	d1e8      	bne.n	8007542 <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8007570:	4b0c      	ldr	r3, [pc, #48]	@ (80075a4 <FLASH_WaitForLastOperation+0x7c>)
 8007572:	68db      	ldr	r3, [r3, #12]
 8007574:	f003 0301 	and.w	r3, r3, #1
 8007578:	2b00      	cmp	r3, #0
 800757a:	d002      	beq.n	8007582 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800757c:	4b09      	ldr	r3, [pc, #36]	@ (80075a4 <FLASH_WaitForLastOperation+0x7c>)
 800757e:	2201      	movs	r2, #1
 8007580:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8007582:	4b08      	ldr	r3, [pc, #32]	@ (80075a4 <FLASH_WaitForLastOperation+0x7c>)
 8007584:	68db      	ldr	r3, [r3, #12]
 8007586:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 800758a:	2b00      	cmp	r3, #0
 800758c:	d003      	beq.n	8007596 <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800758e:	f000 f8a5 	bl	80076dc <FLASH_SetErrorCode>
    return HAL_ERROR;
 8007592:	2301      	movs	r3, #1
 8007594:	e000      	b.n	8007598 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8007596:	2300      	movs	r3, #0

}
 8007598:	4618      	mov	r0, r3
 800759a:	3710      	adds	r7, #16
 800759c:	46bd      	mov	sp, r7
 800759e:	bd80      	pop	{r7, pc}
 80075a0:	200041b8 	.word	0x200041b8
 80075a4:	40023c00 	.word	0x40023c00

080075a8 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80075a8:	b480      	push	{r7}
 80075aa:	b085      	sub	sp, #20
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	60f8      	str	r0, [r7, #12]
 80075b0:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80075b4:	4b14      	ldr	r3, [pc, #80]	@ (8007608 <FLASH_Program_DoubleWord+0x60>)
 80075b6:	691b      	ldr	r3, [r3, #16]
 80075b8:	4a13      	ldr	r2, [pc, #76]	@ (8007608 <FLASH_Program_DoubleWord+0x60>)
 80075ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80075be:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80075c0:	4b11      	ldr	r3, [pc, #68]	@ (8007608 <FLASH_Program_DoubleWord+0x60>)
 80075c2:	691b      	ldr	r3, [r3, #16]
 80075c4:	4a10      	ldr	r2, [pc, #64]	@ (8007608 <FLASH_Program_DoubleWord+0x60>)
 80075c6:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80075ca:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80075cc:	4b0e      	ldr	r3, [pc, #56]	@ (8007608 <FLASH_Program_DoubleWord+0x60>)
 80075ce:	691b      	ldr	r3, [r3, #16]
 80075d0:	4a0d      	ldr	r2, [pc, #52]	@ (8007608 <FLASH_Program_DoubleWord+0x60>)
 80075d2:	f043 0301 	orr.w	r3, r3, #1
 80075d6:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	683a      	ldr	r2, [r7, #0]
 80075dc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80075de:	f3bf 8f6f 	isb	sy
}
 80075e2:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 80075e4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80075e8:	f04f 0200 	mov.w	r2, #0
 80075ec:	f04f 0300 	mov.w	r3, #0
 80075f0:	000a      	movs	r2, r1
 80075f2:	2300      	movs	r3, #0
 80075f4:	68f9      	ldr	r1, [r7, #12]
 80075f6:	3104      	adds	r1, #4
 80075f8:	4613      	mov	r3, r2
 80075fa:	600b      	str	r3, [r1, #0]
}
 80075fc:	bf00      	nop
 80075fe:	3714      	adds	r7, #20
 8007600:	46bd      	mov	sp, r7
 8007602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007606:	4770      	bx	lr
 8007608:	40023c00 	.word	0x40023c00

0800760c <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 800760c:	b480      	push	{r7}
 800760e:	b083      	sub	sp, #12
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
 8007614:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8007616:	4b0d      	ldr	r3, [pc, #52]	@ (800764c <FLASH_Program_Word+0x40>)
 8007618:	691b      	ldr	r3, [r3, #16]
 800761a:	4a0c      	ldr	r2, [pc, #48]	@ (800764c <FLASH_Program_Word+0x40>)
 800761c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007620:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8007622:	4b0a      	ldr	r3, [pc, #40]	@ (800764c <FLASH_Program_Word+0x40>)
 8007624:	691b      	ldr	r3, [r3, #16]
 8007626:	4a09      	ldr	r2, [pc, #36]	@ (800764c <FLASH_Program_Word+0x40>)
 8007628:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800762c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800762e:	4b07      	ldr	r3, [pc, #28]	@ (800764c <FLASH_Program_Word+0x40>)
 8007630:	691b      	ldr	r3, [r3, #16]
 8007632:	4a06      	ldr	r2, [pc, #24]	@ (800764c <FLASH_Program_Word+0x40>)
 8007634:	f043 0301 	orr.w	r3, r3, #1
 8007638:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	683a      	ldr	r2, [r7, #0]
 800763e:	601a      	str	r2, [r3, #0]
}
 8007640:	bf00      	nop
 8007642:	370c      	adds	r7, #12
 8007644:	46bd      	mov	sp, r7
 8007646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764a:	4770      	bx	lr
 800764c:	40023c00 	.word	0x40023c00

08007650 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8007650:	b480      	push	{r7}
 8007652:	b083      	sub	sp, #12
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
 8007658:	460b      	mov	r3, r1
 800765a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800765c:	4b0d      	ldr	r3, [pc, #52]	@ (8007694 <FLASH_Program_HalfWord+0x44>)
 800765e:	691b      	ldr	r3, [r3, #16]
 8007660:	4a0c      	ldr	r2, [pc, #48]	@ (8007694 <FLASH_Program_HalfWord+0x44>)
 8007662:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007666:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8007668:	4b0a      	ldr	r3, [pc, #40]	@ (8007694 <FLASH_Program_HalfWord+0x44>)
 800766a:	691b      	ldr	r3, [r3, #16]
 800766c:	4a09      	ldr	r2, [pc, #36]	@ (8007694 <FLASH_Program_HalfWord+0x44>)
 800766e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007672:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8007674:	4b07      	ldr	r3, [pc, #28]	@ (8007694 <FLASH_Program_HalfWord+0x44>)
 8007676:	691b      	ldr	r3, [r3, #16]
 8007678:	4a06      	ldr	r2, [pc, #24]	@ (8007694 <FLASH_Program_HalfWord+0x44>)
 800767a:	f043 0301 	orr.w	r3, r3, #1
 800767e:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	887a      	ldrh	r2, [r7, #2]
 8007684:	801a      	strh	r2, [r3, #0]
}
 8007686:	bf00      	nop
 8007688:	370c      	adds	r7, #12
 800768a:	46bd      	mov	sp, r7
 800768c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007690:	4770      	bx	lr
 8007692:	bf00      	nop
 8007694:	40023c00 	.word	0x40023c00

08007698 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8007698:	b480      	push	{r7}
 800769a:	b083      	sub	sp, #12
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
 80076a0:	460b      	mov	r3, r1
 80076a2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80076a4:	4b0c      	ldr	r3, [pc, #48]	@ (80076d8 <FLASH_Program_Byte+0x40>)
 80076a6:	691b      	ldr	r3, [r3, #16]
 80076a8:	4a0b      	ldr	r2, [pc, #44]	@ (80076d8 <FLASH_Program_Byte+0x40>)
 80076aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80076ae:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 80076b0:	4b09      	ldr	r3, [pc, #36]	@ (80076d8 <FLASH_Program_Byte+0x40>)
 80076b2:	4a09      	ldr	r2, [pc, #36]	@ (80076d8 <FLASH_Program_Byte+0x40>)
 80076b4:	691b      	ldr	r3, [r3, #16]
 80076b6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80076b8:	4b07      	ldr	r3, [pc, #28]	@ (80076d8 <FLASH_Program_Byte+0x40>)
 80076ba:	691b      	ldr	r3, [r3, #16]
 80076bc:	4a06      	ldr	r2, [pc, #24]	@ (80076d8 <FLASH_Program_Byte+0x40>)
 80076be:	f043 0301 	orr.w	r3, r3, #1
 80076c2:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	78fa      	ldrb	r2, [r7, #3]
 80076c8:	701a      	strb	r2, [r3, #0]
}
 80076ca:	bf00      	nop
 80076cc:	370c      	adds	r7, #12
 80076ce:	46bd      	mov	sp, r7
 80076d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d4:	4770      	bx	lr
 80076d6:	bf00      	nop
 80076d8:	40023c00 	.word	0x40023c00

080076dc <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80076dc:	b480      	push	{r7}
 80076de:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80076e0:	4b2f      	ldr	r3, [pc, #188]	@ (80077a0 <FLASH_SetErrorCode+0xc4>)
 80076e2:	68db      	ldr	r3, [r3, #12]
 80076e4:	f003 0310 	and.w	r3, r3, #16
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d008      	beq.n	80076fe <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80076ec:	4b2d      	ldr	r3, [pc, #180]	@ (80077a4 <FLASH_SetErrorCode+0xc8>)
 80076ee:	69db      	ldr	r3, [r3, #28]
 80076f0:	f043 0310 	orr.w	r3, r3, #16
 80076f4:	4a2b      	ldr	r2, [pc, #172]	@ (80077a4 <FLASH_SetErrorCode+0xc8>)
 80076f6:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80076f8:	4b29      	ldr	r3, [pc, #164]	@ (80077a0 <FLASH_SetErrorCode+0xc4>)
 80076fa:	2210      	movs	r2, #16
 80076fc:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80076fe:	4b28      	ldr	r3, [pc, #160]	@ (80077a0 <FLASH_SetErrorCode+0xc4>)
 8007700:	68db      	ldr	r3, [r3, #12]
 8007702:	f003 0320 	and.w	r3, r3, #32
 8007706:	2b00      	cmp	r3, #0
 8007708:	d008      	beq.n	800771c <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800770a:	4b26      	ldr	r3, [pc, #152]	@ (80077a4 <FLASH_SetErrorCode+0xc8>)
 800770c:	69db      	ldr	r3, [r3, #28]
 800770e:	f043 0308 	orr.w	r3, r3, #8
 8007712:	4a24      	ldr	r2, [pc, #144]	@ (80077a4 <FLASH_SetErrorCode+0xc8>)
 8007714:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8007716:	4b22      	ldr	r3, [pc, #136]	@ (80077a0 <FLASH_SetErrorCode+0xc4>)
 8007718:	2220      	movs	r2, #32
 800771a:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 800771c:	4b20      	ldr	r3, [pc, #128]	@ (80077a0 <FLASH_SetErrorCode+0xc4>)
 800771e:	68db      	ldr	r3, [r3, #12]
 8007720:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007724:	2b00      	cmp	r3, #0
 8007726:	d008      	beq.n	800773a <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8007728:	4b1e      	ldr	r3, [pc, #120]	@ (80077a4 <FLASH_SetErrorCode+0xc8>)
 800772a:	69db      	ldr	r3, [r3, #28]
 800772c:	f043 0304 	orr.w	r3, r3, #4
 8007730:	4a1c      	ldr	r2, [pc, #112]	@ (80077a4 <FLASH_SetErrorCode+0xc8>)
 8007732:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8007734:	4b1a      	ldr	r3, [pc, #104]	@ (80077a0 <FLASH_SetErrorCode+0xc4>)
 8007736:	2240      	movs	r2, #64	@ 0x40
 8007738:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800773a:	4b19      	ldr	r3, [pc, #100]	@ (80077a0 <FLASH_SetErrorCode+0xc4>)
 800773c:	68db      	ldr	r3, [r3, #12]
 800773e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007742:	2b00      	cmp	r3, #0
 8007744:	d008      	beq.n	8007758 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8007746:	4b17      	ldr	r3, [pc, #92]	@ (80077a4 <FLASH_SetErrorCode+0xc8>)
 8007748:	69db      	ldr	r3, [r3, #28]
 800774a:	f043 0302 	orr.w	r3, r3, #2
 800774e:	4a15      	ldr	r2, [pc, #84]	@ (80077a4 <FLASH_SetErrorCode+0xc8>)
 8007750:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8007752:	4b13      	ldr	r3, [pc, #76]	@ (80077a0 <FLASH_SetErrorCode+0xc4>)
 8007754:	2280      	movs	r2, #128	@ 0x80
 8007756:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8007758:	4b11      	ldr	r3, [pc, #68]	@ (80077a0 <FLASH_SetErrorCode+0xc4>)
 800775a:	68db      	ldr	r3, [r3, #12]
 800775c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007760:	2b00      	cmp	r3, #0
 8007762:	d009      	beq.n	8007778 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8007764:	4b0f      	ldr	r3, [pc, #60]	@ (80077a4 <FLASH_SetErrorCode+0xc8>)
 8007766:	69db      	ldr	r3, [r3, #28]
 8007768:	f043 0301 	orr.w	r3, r3, #1
 800776c:	4a0d      	ldr	r2, [pc, #52]	@ (80077a4 <FLASH_SetErrorCode+0xc8>)
 800776e:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8007770:	4b0b      	ldr	r3, [pc, #44]	@ (80077a0 <FLASH_SetErrorCode+0xc4>)
 8007772:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007776:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8007778:	4b09      	ldr	r3, [pc, #36]	@ (80077a0 <FLASH_SetErrorCode+0xc4>)
 800777a:	68db      	ldr	r3, [r3, #12]
 800777c:	f003 0302 	and.w	r3, r3, #2
 8007780:	2b00      	cmp	r3, #0
 8007782:	d008      	beq.n	8007796 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8007784:	4b07      	ldr	r3, [pc, #28]	@ (80077a4 <FLASH_SetErrorCode+0xc8>)
 8007786:	69db      	ldr	r3, [r3, #28]
 8007788:	f043 0320 	orr.w	r3, r3, #32
 800778c:	4a05      	ldr	r2, [pc, #20]	@ (80077a4 <FLASH_SetErrorCode+0xc8>)
 800778e:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8007790:	4b03      	ldr	r3, [pc, #12]	@ (80077a0 <FLASH_SetErrorCode+0xc4>)
 8007792:	2202      	movs	r2, #2
 8007794:	60da      	str	r2, [r3, #12]
  }
}
 8007796:	bf00      	nop
 8007798:	46bd      	mov	sp, r7
 800779a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779e:	4770      	bx	lr
 80077a0:	40023c00 	.word	0x40023c00
 80077a4:	200041b8 	.word	0x200041b8

080077a8 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b084      	sub	sp, #16
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
 80077b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 80077b2:	2300      	movs	r3, #0
 80077b4:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80077b6:	4b32      	ldr	r3, [pc, #200]	@ (8007880 <HAL_FLASHEx_Erase+0xd8>)
 80077b8:	7e1b      	ldrb	r3, [r3, #24]
 80077ba:	2b01      	cmp	r3, #1
 80077bc:	d101      	bne.n	80077c2 <HAL_FLASHEx_Erase+0x1a>
 80077be:	2302      	movs	r3, #2
 80077c0:	e05a      	b.n	8007878 <HAL_FLASHEx_Erase+0xd0>
 80077c2:	4b2f      	ldr	r3, [pc, #188]	@ (8007880 <HAL_FLASHEx_Erase+0xd8>)
 80077c4:	2201      	movs	r2, #1
 80077c6:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80077c8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80077cc:	f7ff feac 	bl	8007528 <FLASH_WaitForLastOperation>
 80077d0:	4603      	mov	r3, r0
 80077d2:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80077d4:	7bfb      	ldrb	r3, [r7, #15]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d14a      	bne.n	8007870 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	f04f 32ff 	mov.w	r2, #4294967295
 80077e0:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	2b01      	cmp	r3, #1
 80077e8:	d117      	bne.n	800781a <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	691b      	ldr	r3, [r3, #16]
 80077ee:	b2da      	uxtb	r2, r3
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	685b      	ldr	r3, [r3, #4]
 80077f4:	4619      	mov	r1, r3
 80077f6:	4610      	mov	r0, r2
 80077f8:	f000 f846 	bl	8007888 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80077fc:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8007800:	f7ff fe92 	bl	8007528 <FLASH_WaitForLastOperation>
 8007804:	4603      	mov	r3, r0
 8007806:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8007808:	4b1e      	ldr	r3, [pc, #120]	@ (8007884 <HAL_FLASHEx_Erase+0xdc>)
 800780a:	691b      	ldr	r3, [r3, #16]
 800780c:	4a1d      	ldr	r2, [pc, #116]	@ (8007884 <HAL_FLASHEx_Erase+0xdc>)
 800780e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007812:	f023 0304 	bic.w	r3, r3, #4
 8007816:	6113      	str	r3, [r2, #16]
 8007818:	e028      	b.n	800786c <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	689b      	ldr	r3, [r3, #8]
 800781e:	60bb      	str	r3, [r7, #8]
 8007820:	e01c      	b.n	800785c <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	691b      	ldr	r3, [r3, #16]
 8007826:	b2db      	uxtb	r3, r3
 8007828:	4619      	mov	r1, r3
 800782a:	68b8      	ldr	r0, [r7, #8]
 800782c:	f000 f866 	bl	80078fc <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007830:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8007834:	f7ff fe78 	bl	8007528 <FLASH_WaitForLastOperation>
 8007838:	4603      	mov	r3, r0
 800783a:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 800783c:	4b11      	ldr	r3, [pc, #68]	@ (8007884 <HAL_FLASHEx_Erase+0xdc>)
 800783e:	691b      	ldr	r3, [r3, #16]
 8007840:	4a10      	ldr	r2, [pc, #64]	@ (8007884 <HAL_FLASHEx_Erase+0xdc>)
 8007842:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 8007846:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8007848:	7bfb      	ldrb	r3, [r7, #15]
 800784a:	2b00      	cmp	r3, #0
 800784c:	d003      	beq.n	8007856 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 800784e:	683b      	ldr	r3, [r7, #0]
 8007850:	68ba      	ldr	r2, [r7, #8]
 8007852:	601a      	str	r2, [r3, #0]
          break;
 8007854:	e00a      	b.n	800786c <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8007856:	68bb      	ldr	r3, [r7, #8]
 8007858:	3301      	adds	r3, #1
 800785a:	60bb      	str	r3, [r7, #8]
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	68da      	ldr	r2, [r3, #12]
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	689b      	ldr	r3, [r3, #8]
 8007864:	4413      	add	r3, r2
 8007866:	68ba      	ldr	r2, [r7, #8]
 8007868:	429a      	cmp	r2, r3
 800786a:	d3da      	bcc.n	8007822 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 800786c:	f000 f894 	bl	8007998 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8007870:	4b03      	ldr	r3, [pc, #12]	@ (8007880 <HAL_FLASHEx_Erase+0xd8>)
 8007872:	2200      	movs	r2, #0
 8007874:	761a      	strb	r2, [r3, #24]

  return status;
 8007876:	7bfb      	ldrb	r3, [r7, #15]
}
 8007878:	4618      	mov	r0, r3
 800787a:	3710      	adds	r7, #16
 800787c:	46bd      	mov	sp, r7
 800787e:	bd80      	pop	{r7, pc}
 8007880:	200041b8 	.word	0x200041b8
 8007884:	40023c00 	.word	0x40023c00

08007888 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8007888:	b480      	push	{r7}
 800788a:	b083      	sub	sp, #12
 800788c:	af00      	add	r7, sp, #0
 800788e:	4603      	mov	r3, r0
 8007890:	6039      	str	r1, [r7, #0]
 8007892:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* if the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8007894:	4b18      	ldr	r3, [pc, #96]	@ (80078f8 <FLASH_MassErase+0x70>)
 8007896:	691b      	ldr	r3, [r3, #16]
 8007898:	4a17      	ldr	r2, [pc, #92]	@ (80078f8 <FLASH_MassErase+0x70>)
 800789a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800789e:	6113      	str	r3, [r2, #16]

  if (Banks == FLASH_BANK_BOTH)
 80078a0:	683b      	ldr	r3, [r7, #0]
 80078a2:	2b03      	cmp	r3, #3
 80078a4:	d108      	bne.n	80078b8 <FLASH_MassErase+0x30>
  {
    /* bank1 & bank2 will be erased*/
    FLASH->CR |= FLASH_MER_BIT;
 80078a6:	4b14      	ldr	r3, [pc, #80]	@ (80078f8 <FLASH_MassErase+0x70>)
 80078a8:	691b      	ldr	r3, [r3, #16]
 80078aa:	4a13      	ldr	r2, [pc, #76]	@ (80078f8 <FLASH_MassErase+0x70>)
 80078ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80078b0:	f043 0304 	orr.w	r3, r3, #4
 80078b4:	6113      	str	r3, [r2, #16]
 80078b6:	e00f      	b.n	80078d8 <FLASH_MassErase+0x50>
  }
  else if (Banks == FLASH_BANK_1)
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	2b01      	cmp	r3, #1
 80078bc:	d106      	bne.n	80078cc <FLASH_MassErase+0x44>
  {
    /*Only bank1 will be erased*/
    FLASH->CR |= FLASH_CR_MER1;
 80078be:	4b0e      	ldr	r3, [pc, #56]	@ (80078f8 <FLASH_MassErase+0x70>)
 80078c0:	691b      	ldr	r3, [r3, #16]
 80078c2:	4a0d      	ldr	r2, [pc, #52]	@ (80078f8 <FLASH_MassErase+0x70>)
 80078c4:	f043 0304 	orr.w	r3, r3, #4
 80078c8:	6113      	str	r3, [r2, #16]
 80078ca:	e005      	b.n	80078d8 <FLASH_MassErase+0x50>
  }
  else
  {
    /*Only bank2 will be erased*/
    FLASH->CR |= FLASH_CR_MER2;
 80078cc:	4b0a      	ldr	r3, [pc, #40]	@ (80078f8 <FLASH_MassErase+0x70>)
 80078ce:	691b      	ldr	r3, [r3, #16]
 80078d0:	4a09      	ldr	r2, [pc, #36]	@ (80078f8 <FLASH_MassErase+0x70>)
 80078d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80078d6:	6113      	str	r3, [r2, #16]
  }
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 80078d8:	4b07      	ldr	r3, [pc, #28]	@ (80078f8 <FLASH_MassErase+0x70>)
 80078da:	691a      	ldr	r2, [r3, #16]
 80078dc:	79fb      	ldrb	r3, [r7, #7]
 80078de:	021b      	lsls	r3, r3, #8
 80078e0:	4313      	orrs	r3, r2
 80078e2:	4a05      	ldr	r2, [pc, #20]	@ (80078f8 <FLASH_MassErase+0x70>)
 80078e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80078e8:	6113      	str	r3, [r2, #16]
}
 80078ea:	bf00      	nop
 80078ec:	370c      	adds	r7, #12
 80078ee:	46bd      	mov	sp, r7
 80078f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f4:	4770      	bx	lr
 80078f6:	bf00      	nop
 80078f8:	40023c00 	.word	0x40023c00

080078fc <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80078fc:	b480      	push	{r7}
 80078fe:	b085      	sub	sp, #20
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
 8007904:	460b      	mov	r3, r1
 8007906:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8007908:	2300      	movs	r3, #0
 800790a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 800790c:	78fb      	ldrb	r3, [r7, #3]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d102      	bne.n	8007918 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8007912:	2300      	movs	r3, #0
 8007914:	60fb      	str	r3, [r7, #12]
 8007916:	e010      	b.n	800793a <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8007918:	78fb      	ldrb	r3, [r7, #3]
 800791a:	2b01      	cmp	r3, #1
 800791c:	d103      	bne.n	8007926 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800791e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007922:	60fb      	str	r3, [r7, #12]
 8007924:	e009      	b.n	800793a <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8007926:	78fb      	ldrb	r3, [r7, #3]
 8007928:	2b02      	cmp	r3, #2
 800792a:	d103      	bne.n	8007934 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 800792c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007930:	60fb      	str	r3, [r7, #12]
 8007932:	e002      	b.n	800793a <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8007934:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8007938:	60fb      	str	r3, [r7, #12]
  }

  /* Need to add offset of 4 when sector higher than FLASH_SECTOR_11 */
  if (Sector > FLASH_SECTOR_11)
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2b0b      	cmp	r3, #11
 800793e:	d902      	bls.n	8007946 <FLASH_Erase_Sector+0x4a>
  {
    Sector += 4U;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	3304      	adds	r3, #4
 8007944:	607b      	str	r3, [r7, #4]
  }
  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8007946:	4b13      	ldr	r3, [pc, #76]	@ (8007994 <FLASH_Erase_Sector+0x98>)
 8007948:	691b      	ldr	r3, [r3, #16]
 800794a:	4a12      	ldr	r2, [pc, #72]	@ (8007994 <FLASH_Erase_Sector+0x98>)
 800794c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007950:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8007952:	4b10      	ldr	r3, [pc, #64]	@ (8007994 <FLASH_Erase_Sector+0x98>)
 8007954:	691a      	ldr	r2, [r3, #16]
 8007956:	490f      	ldr	r1, [pc, #60]	@ (8007994 <FLASH_Erase_Sector+0x98>)
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	4313      	orrs	r3, r2
 800795c:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800795e:	4b0d      	ldr	r3, [pc, #52]	@ (8007994 <FLASH_Erase_Sector+0x98>)
 8007960:	691b      	ldr	r3, [r3, #16]
 8007962:	4a0c      	ldr	r2, [pc, #48]	@ (8007994 <FLASH_Erase_Sector+0x98>)
 8007964:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8007968:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800796a:	4b0a      	ldr	r3, [pc, #40]	@ (8007994 <FLASH_Erase_Sector+0x98>)
 800796c:	691a      	ldr	r2, [r3, #16]
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	00db      	lsls	r3, r3, #3
 8007972:	4313      	orrs	r3, r2
 8007974:	4a07      	ldr	r2, [pc, #28]	@ (8007994 <FLASH_Erase_Sector+0x98>)
 8007976:	f043 0302 	orr.w	r3, r3, #2
 800797a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 800797c:	4b05      	ldr	r3, [pc, #20]	@ (8007994 <FLASH_Erase_Sector+0x98>)
 800797e:	691b      	ldr	r3, [r3, #16]
 8007980:	4a04      	ldr	r2, [pc, #16]	@ (8007994 <FLASH_Erase_Sector+0x98>)
 8007982:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007986:	6113      	str	r3, [r2, #16]
}
 8007988:	bf00      	nop
 800798a:	3714      	adds	r7, #20
 800798c:	46bd      	mov	sp, r7
 800798e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007992:	4770      	bx	lr
 8007994:	40023c00 	.word	0x40023c00

08007998 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8007998:	b480      	push	{r7}
 800799a:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 800799c:	4b20      	ldr	r3, [pc, #128]	@ (8007a20 <FLASH_FlushCaches+0x88>)
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d017      	beq.n	80079d8 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80079a8:	4b1d      	ldr	r3, [pc, #116]	@ (8007a20 <FLASH_FlushCaches+0x88>)
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	4a1c      	ldr	r2, [pc, #112]	@ (8007a20 <FLASH_FlushCaches+0x88>)
 80079ae:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80079b2:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80079b4:	4b1a      	ldr	r3, [pc, #104]	@ (8007a20 <FLASH_FlushCaches+0x88>)
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	4a19      	ldr	r2, [pc, #100]	@ (8007a20 <FLASH_FlushCaches+0x88>)
 80079ba:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80079be:	6013      	str	r3, [r2, #0]
 80079c0:	4b17      	ldr	r3, [pc, #92]	@ (8007a20 <FLASH_FlushCaches+0x88>)
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	4a16      	ldr	r2, [pc, #88]	@ (8007a20 <FLASH_FlushCaches+0x88>)
 80079c6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80079ca:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80079cc:	4b14      	ldr	r3, [pc, #80]	@ (8007a20 <FLASH_FlushCaches+0x88>)
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	4a13      	ldr	r2, [pc, #76]	@ (8007a20 <FLASH_FlushCaches+0x88>)
 80079d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80079d6:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80079d8:	4b11      	ldr	r3, [pc, #68]	@ (8007a20 <FLASH_FlushCaches+0x88>)
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d017      	beq.n	8007a14 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80079e4:	4b0e      	ldr	r3, [pc, #56]	@ (8007a20 <FLASH_FlushCaches+0x88>)
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	4a0d      	ldr	r2, [pc, #52]	@ (8007a20 <FLASH_FlushCaches+0x88>)
 80079ea:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80079ee:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80079f0:	4b0b      	ldr	r3, [pc, #44]	@ (8007a20 <FLASH_FlushCaches+0x88>)
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	4a0a      	ldr	r2, [pc, #40]	@ (8007a20 <FLASH_FlushCaches+0x88>)
 80079f6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80079fa:	6013      	str	r3, [r2, #0]
 80079fc:	4b08      	ldr	r3, [pc, #32]	@ (8007a20 <FLASH_FlushCaches+0x88>)
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	4a07      	ldr	r2, [pc, #28]	@ (8007a20 <FLASH_FlushCaches+0x88>)
 8007a02:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007a06:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8007a08:	4b05      	ldr	r3, [pc, #20]	@ (8007a20 <FLASH_FlushCaches+0x88>)
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	4a04      	ldr	r2, [pc, #16]	@ (8007a20 <FLASH_FlushCaches+0x88>)
 8007a0e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007a12:	6013      	str	r3, [r2, #0]
  }
}
 8007a14:	bf00      	nop
 8007a16:	46bd      	mov	sp, r7
 8007a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1c:	4770      	bx	lr
 8007a1e:	bf00      	nop
 8007a20:	40023c00 	.word	0x40023c00

08007a24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007a24:	b480      	push	{r7}
 8007a26:	b089      	sub	sp, #36	@ 0x24
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	6078      	str	r0, [r7, #4]
 8007a2c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007a2e:	2300      	movs	r3, #0
 8007a30:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8007a32:	2300      	movs	r3, #0
 8007a34:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8007a36:	2300      	movs	r3, #0
 8007a38:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	61fb      	str	r3, [r7, #28]
 8007a3e:	e177      	b.n	8007d30 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007a40:	2201      	movs	r2, #1
 8007a42:	69fb      	ldr	r3, [r7, #28]
 8007a44:	fa02 f303 	lsl.w	r3, r2, r3
 8007a48:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	697a      	ldr	r2, [r7, #20]
 8007a50:	4013      	ands	r3, r2
 8007a52:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007a54:	693a      	ldr	r2, [r7, #16]
 8007a56:	697b      	ldr	r3, [r7, #20]
 8007a58:	429a      	cmp	r2, r3
 8007a5a:	f040 8166 	bne.w	8007d2a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	685b      	ldr	r3, [r3, #4]
 8007a62:	f003 0303 	and.w	r3, r3, #3
 8007a66:	2b01      	cmp	r3, #1
 8007a68:	d005      	beq.n	8007a76 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007a6a:	683b      	ldr	r3, [r7, #0]
 8007a6c:	685b      	ldr	r3, [r3, #4]
 8007a6e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007a72:	2b02      	cmp	r3, #2
 8007a74:	d130      	bne.n	8007ad8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	689b      	ldr	r3, [r3, #8]
 8007a7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007a7c:	69fb      	ldr	r3, [r7, #28]
 8007a7e:	005b      	lsls	r3, r3, #1
 8007a80:	2203      	movs	r2, #3
 8007a82:	fa02 f303 	lsl.w	r3, r2, r3
 8007a86:	43db      	mvns	r3, r3
 8007a88:	69ba      	ldr	r2, [r7, #24]
 8007a8a:	4013      	ands	r3, r2
 8007a8c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007a8e:	683b      	ldr	r3, [r7, #0]
 8007a90:	68da      	ldr	r2, [r3, #12]
 8007a92:	69fb      	ldr	r3, [r7, #28]
 8007a94:	005b      	lsls	r3, r3, #1
 8007a96:	fa02 f303 	lsl.w	r3, r2, r3
 8007a9a:	69ba      	ldr	r2, [r7, #24]
 8007a9c:	4313      	orrs	r3, r2
 8007a9e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	69ba      	ldr	r2, [r7, #24]
 8007aa4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	685b      	ldr	r3, [r3, #4]
 8007aaa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007aac:	2201      	movs	r2, #1
 8007aae:	69fb      	ldr	r3, [r7, #28]
 8007ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8007ab4:	43db      	mvns	r3, r3
 8007ab6:	69ba      	ldr	r2, [r7, #24]
 8007ab8:	4013      	ands	r3, r2
 8007aba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	685b      	ldr	r3, [r3, #4]
 8007ac0:	091b      	lsrs	r3, r3, #4
 8007ac2:	f003 0201 	and.w	r2, r3, #1
 8007ac6:	69fb      	ldr	r3, [r7, #28]
 8007ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8007acc:	69ba      	ldr	r2, [r7, #24]
 8007ace:	4313      	orrs	r3, r2
 8007ad0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	69ba      	ldr	r2, [r7, #24]
 8007ad6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007ad8:	683b      	ldr	r3, [r7, #0]
 8007ada:	685b      	ldr	r3, [r3, #4]
 8007adc:	f003 0303 	and.w	r3, r3, #3
 8007ae0:	2b03      	cmp	r3, #3
 8007ae2:	d017      	beq.n	8007b14 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	68db      	ldr	r3, [r3, #12]
 8007ae8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007aea:	69fb      	ldr	r3, [r7, #28]
 8007aec:	005b      	lsls	r3, r3, #1
 8007aee:	2203      	movs	r2, #3
 8007af0:	fa02 f303 	lsl.w	r3, r2, r3
 8007af4:	43db      	mvns	r3, r3
 8007af6:	69ba      	ldr	r2, [r7, #24]
 8007af8:	4013      	ands	r3, r2
 8007afa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007afc:	683b      	ldr	r3, [r7, #0]
 8007afe:	689a      	ldr	r2, [r3, #8]
 8007b00:	69fb      	ldr	r3, [r7, #28]
 8007b02:	005b      	lsls	r3, r3, #1
 8007b04:	fa02 f303 	lsl.w	r3, r2, r3
 8007b08:	69ba      	ldr	r2, [r7, #24]
 8007b0a:	4313      	orrs	r3, r2
 8007b0c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	69ba      	ldr	r2, [r7, #24]
 8007b12:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	685b      	ldr	r3, [r3, #4]
 8007b18:	f003 0303 	and.w	r3, r3, #3
 8007b1c:	2b02      	cmp	r3, #2
 8007b1e:	d123      	bne.n	8007b68 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007b20:	69fb      	ldr	r3, [r7, #28]
 8007b22:	08da      	lsrs	r2, r3, #3
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	3208      	adds	r2, #8
 8007b28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007b2e:	69fb      	ldr	r3, [r7, #28]
 8007b30:	f003 0307 	and.w	r3, r3, #7
 8007b34:	009b      	lsls	r3, r3, #2
 8007b36:	220f      	movs	r2, #15
 8007b38:	fa02 f303 	lsl.w	r3, r2, r3
 8007b3c:	43db      	mvns	r3, r3
 8007b3e:	69ba      	ldr	r2, [r7, #24]
 8007b40:	4013      	ands	r3, r2
 8007b42:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8007b44:	683b      	ldr	r3, [r7, #0]
 8007b46:	691a      	ldr	r2, [r3, #16]
 8007b48:	69fb      	ldr	r3, [r7, #28]
 8007b4a:	f003 0307 	and.w	r3, r3, #7
 8007b4e:	009b      	lsls	r3, r3, #2
 8007b50:	fa02 f303 	lsl.w	r3, r2, r3
 8007b54:	69ba      	ldr	r2, [r7, #24]
 8007b56:	4313      	orrs	r3, r2
 8007b58:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007b5a:	69fb      	ldr	r3, [r7, #28]
 8007b5c:	08da      	lsrs	r2, r3, #3
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	3208      	adds	r2, #8
 8007b62:	69b9      	ldr	r1, [r7, #24]
 8007b64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007b6e:	69fb      	ldr	r3, [r7, #28]
 8007b70:	005b      	lsls	r3, r3, #1
 8007b72:	2203      	movs	r2, #3
 8007b74:	fa02 f303 	lsl.w	r3, r2, r3
 8007b78:	43db      	mvns	r3, r3
 8007b7a:	69ba      	ldr	r2, [r7, #24]
 8007b7c:	4013      	ands	r3, r2
 8007b7e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007b80:	683b      	ldr	r3, [r7, #0]
 8007b82:	685b      	ldr	r3, [r3, #4]
 8007b84:	f003 0203 	and.w	r2, r3, #3
 8007b88:	69fb      	ldr	r3, [r7, #28]
 8007b8a:	005b      	lsls	r3, r3, #1
 8007b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8007b90:	69ba      	ldr	r2, [r7, #24]
 8007b92:	4313      	orrs	r3, r2
 8007b94:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	69ba      	ldr	r2, [r7, #24]
 8007b9a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007b9c:	683b      	ldr	r3, [r7, #0]
 8007b9e:	685b      	ldr	r3, [r3, #4]
 8007ba0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	f000 80c0 	beq.w	8007d2a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007baa:	2300      	movs	r3, #0
 8007bac:	60fb      	str	r3, [r7, #12]
 8007bae:	4b66      	ldr	r3, [pc, #408]	@ (8007d48 <HAL_GPIO_Init+0x324>)
 8007bb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007bb2:	4a65      	ldr	r2, [pc, #404]	@ (8007d48 <HAL_GPIO_Init+0x324>)
 8007bb4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007bb8:	6453      	str	r3, [r2, #68]	@ 0x44
 8007bba:	4b63      	ldr	r3, [pc, #396]	@ (8007d48 <HAL_GPIO_Init+0x324>)
 8007bbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007bbe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007bc2:	60fb      	str	r3, [r7, #12]
 8007bc4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007bc6:	4a61      	ldr	r2, [pc, #388]	@ (8007d4c <HAL_GPIO_Init+0x328>)
 8007bc8:	69fb      	ldr	r3, [r7, #28]
 8007bca:	089b      	lsrs	r3, r3, #2
 8007bcc:	3302      	adds	r3, #2
 8007bce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007bd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007bd4:	69fb      	ldr	r3, [r7, #28]
 8007bd6:	f003 0303 	and.w	r3, r3, #3
 8007bda:	009b      	lsls	r3, r3, #2
 8007bdc:	220f      	movs	r2, #15
 8007bde:	fa02 f303 	lsl.w	r3, r2, r3
 8007be2:	43db      	mvns	r3, r3
 8007be4:	69ba      	ldr	r2, [r7, #24]
 8007be6:	4013      	ands	r3, r2
 8007be8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	4a58      	ldr	r2, [pc, #352]	@ (8007d50 <HAL_GPIO_Init+0x32c>)
 8007bee:	4293      	cmp	r3, r2
 8007bf0:	d037      	beq.n	8007c62 <HAL_GPIO_Init+0x23e>
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	4a57      	ldr	r2, [pc, #348]	@ (8007d54 <HAL_GPIO_Init+0x330>)
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	d031      	beq.n	8007c5e <HAL_GPIO_Init+0x23a>
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	4a56      	ldr	r2, [pc, #344]	@ (8007d58 <HAL_GPIO_Init+0x334>)
 8007bfe:	4293      	cmp	r3, r2
 8007c00:	d02b      	beq.n	8007c5a <HAL_GPIO_Init+0x236>
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	4a55      	ldr	r2, [pc, #340]	@ (8007d5c <HAL_GPIO_Init+0x338>)
 8007c06:	4293      	cmp	r3, r2
 8007c08:	d025      	beq.n	8007c56 <HAL_GPIO_Init+0x232>
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	4a54      	ldr	r2, [pc, #336]	@ (8007d60 <HAL_GPIO_Init+0x33c>)
 8007c0e:	4293      	cmp	r3, r2
 8007c10:	d01f      	beq.n	8007c52 <HAL_GPIO_Init+0x22e>
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	4a53      	ldr	r2, [pc, #332]	@ (8007d64 <HAL_GPIO_Init+0x340>)
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d019      	beq.n	8007c4e <HAL_GPIO_Init+0x22a>
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	4a52      	ldr	r2, [pc, #328]	@ (8007d68 <HAL_GPIO_Init+0x344>)
 8007c1e:	4293      	cmp	r3, r2
 8007c20:	d013      	beq.n	8007c4a <HAL_GPIO_Init+0x226>
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	4a51      	ldr	r2, [pc, #324]	@ (8007d6c <HAL_GPIO_Init+0x348>)
 8007c26:	4293      	cmp	r3, r2
 8007c28:	d00d      	beq.n	8007c46 <HAL_GPIO_Init+0x222>
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	4a50      	ldr	r2, [pc, #320]	@ (8007d70 <HAL_GPIO_Init+0x34c>)
 8007c2e:	4293      	cmp	r3, r2
 8007c30:	d007      	beq.n	8007c42 <HAL_GPIO_Init+0x21e>
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	4a4f      	ldr	r2, [pc, #316]	@ (8007d74 <HAL_GPIO_Init+0x350>)
 8007c36:	4293      	cmp	r3, r2
 8007c38:	d101      	bne.n	8007c3e <HAL_GPIO_Init+0x21a>
 8007c3a:	2309      	movs	r3, #9
 8007c3c:	e012      	b.n	8007c64 <HAL_GPIO_Init+0x240>
 8007c3e:	230a      	movs	r3, #10
 8007c40:	e010      	b.n	8007c64 <HAL_GPIO_Init+0x240>
 8007c42:	2308      	movs	r3, #8
 8007c44:	e00e      	b.n	8007c64 <HAL_GPIO_Init+0x240>
 8007c46:	2307      	movs	r3, #7
 8007c48:	e00c      	b.n	8007c64 <HAL_GPIO_Init+0x240>
 8007c4a:	2306      	movs	r3, #6
 8007c4c:	e00a      	b.n	8007c64 <HAL_GPIO_Init+0x240>
 8007c4e:	2305      	movs	r3, #5
 8007c50:	e008      	b.n	8007c64 <HAL_GPIO_Init+0x240>
 8007c52:	2304      	movs	r3, #4
 8007c54:	e006      	b.n	8007c64 <HAL_GPIO_Init+0x240>
 8007c56:	2303      	movs	r3, #3
 8007c58:	e004      	b.n	8007c64 <HAL_GPIO_Init+0x240>
 8007c5a:	2302      	movs	r3, #2
 8007c5c:	e002      	b.n	8007c64 <HAL_GPIO_Init+0x240>
 8007c5e:	2301      	movs	r3, #1
 8007c60:	e000      	b.n	8007c64 <HAL_GPIO_Init+0x240>
 8007c62:	2300      	movs	r3, #0
 8007c64:	69fa      	ldr	r2, [r7, #28]
 8007c66:	f002 0203 	and.w	r2, r2, #3
 8007c6a:	0092      	lsls	r2, r2, #2
 8007c6c:	4093      	lsls	r3, r2
 8007c6e:	69ba      	ldr	r2, [r7, #24]
 8007c70:	4313      	orrs	r3, r2
 8007c72:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007c74:	4935      	ldr	r1, [pc, #212]	@ (8007d4c <HAL_GPIO_Init+0x328>)
 8007c76:	69fb      	ldr	r3, [r7, #28]
 8007c78:	089b      	lsrs	r3, r3, #2
 8007c7a:	3302      	adds	r3, #2
 8007c7c:	69ba      	ldr	r2, [r7, #24]
 8007c7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007c82:	4b3d      	ldr	r3, [pc, #244]	@ (8007d78 <HAL_GPIO_Init+0x354>)
 8007c84:	689b      	ldr	r3, [r3, #8]
 8007c86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007c88:	693b      	ldr	r3, [r7, #16]
 8007c8a:	43db      	mvns	r3, r3
 8007c8c:	69ba      	ldr	r2, [r7, #24]
 8007c8e:	4013      	ands	r3, r2
 8007c90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007c92:	683b      	ldr	r3, [r7, #0]
 8007c94:	685b      	ldr	r3, [r3, #4]
 8007c96:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d003      	beq.n	8007ca6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8007c9e:	69ba      	ldr	r2, [r7, #24]
 8007ca0:	693b      	ldr	r3, [r7, #16]
 8007ca2:	4313      	orrs	r3, r2
 8007ca4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007ca6:	4a34      	ldr	r2, [pc, #208]	@ (8007d78 <HAL_GPIO_Init+0x354>)
 8007ca8:	69bb      	ldr	r3, [r7, #24]
 8007caa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007cac:	4b32      	ldr	r3, [pc, #200]	@ (8007d78 <HAL_GPIO_Init+0x354>)
 8007cae:	68db      	ldr	r3, [r3, #12]
 8007cb0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007cb2:	693b      	ldr	r3, [r7, #16]
 8007cb4:	43db      	mvns	r3, r3
 8007cb6:	69ba      	ldr	r2, [r7, #24]
 8007cb8:	4013      	ands	r3, r2
 8007cba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007cbc:	683b      	ldr	r3, [r7, #0]
 8007cbe:	685b      	ldr	r3, [r3, #4]
 8007cc0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d003      	beq.n	8007cd0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8007cc8:	69ba      	ldr	r2, [r7, #24]
 8007cca:	693b      	ldr	r3, [r7, #16]
 8007ccc:	4313      	orrs	r3, r2
 8007cce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007cd0:	4a29      	ldr	r2, [pc, #164]	@ (8007d78 <HAL_GPIO_Init+0x354>)
 8007cd2:	69bb      	ldr	r3, [r7, #24]
 8007cd4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8007cd6:	4b28      	ldr	r3, [pc, #160]	@ (8007d78 <HAL_GPIO_Init+0x354>)
 8007cd8:	685b      	ldr	r3, [r3, #4]
 8007cda:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007cdc:	693b      	ldr	r3, [r7, #16]
 8007cde:	43db      	mvns	r3, r3
 8007ce0:	69ba      	ldr	r2, [r7, #24]
 8007ce2:	4013      	ands	r3, r2
 8007ce4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007ce6:	683b      	ldr	r3, [r7, #0]
 8007ce8:	685b      	ldr	r3, [r3, #4]
 8007cea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d003      	beq.n	8007cfa <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8007cf2:	69ba      	ldr	r2, [r7, #24]
 8007cf4:	693b      	ldr	r3, [r7, #16]
 8007cf6:	4313      	orrs	r3, r2
 8007cf8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007cfa:	4a1f      	ldr	r2, [pc, #124]	@ (8007d78 <HAL_GPIO_Init+0x354>)
 8007cfc:	69bb      	ldr	r3, [r7, #24]
 8007cfe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007d00:	4b1d      	ldr	r3, [pc, #116]	@ (8007d78 <HAL_GPIO_Init+0x354>)
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007d06:	693b      	ldr	r3, [r7, #16]
 8007d08:	43db      	mvns	r3, r3
 8007d0a:	69ba      	ldr	r2, [r7, #24]
 8007d0c:	4013      	ands	r3, r2
 8007d0e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007d10:	683b      	ldr	r3, [r7, #0]
 8007d12:	685b      	ldr	r3, [r3, #4]
 8007d14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d003      	beq.n	8007d24 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8007d1c:	69ba      	ldr	r2, [r7, #24]
 8007d1e:	693b      	ldr	r3, [r7, #16]
 8007d20:	4313      	orrs	r3, r2
 8007d22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007d24:	4a14      	ldr	r2, [pc, #80]	@ (8007d78 <HAL_GPIO_Init+0x354>)
 8007d26:	69bb      	ldr	r3, [r7, #24]
 8007d28:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007d2a:	69fb      	ldr	r3, [r7, #28]
 8007d2c:	3301      	adds	r3, #1
 8007d2e:	61fb      	str	r3, [r7, #28]
 8007d30:	69fb      	ldr	r3, [r7, #28]
 8007d32:	2b0f      	cmp	r3, #15
 8007d34:	f67f ae84 	bls.w	8007a40 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007d38:	bf00      	nop
 8007d3a:	bf00      	nop
 8007d3c:	3724      	adds	r7, #36	@ 0x24
 8007d3e:	46bd      	mov	sp, r7
 8007d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d44:	4770      	bx	lr
 8007d46:	bf00      	nop
 8007d48:	40023800 	.word	0x40023800
 8007d4c:	40013800 	.word	0x40013800
 8007d50:	40020000 	.word	0x40020000
 8007d54:	40020400 	.word	0x40020400
 8007d58:	40020800 	.word	0x40020800
 8007d5c:	40020c00 	.word	0x40020c00
 8007d60:	40021000 	.word	0x40021000
 8007d64:	40021400 	.word	0x40021400
 8007d68:	40021800 	.word	0x40021800
 8007d6c:	40021c00 	.word	0x40021c00
 8007d70:	40022000 	.word	0x40022000
 8007d74:	40022400 	.word	0x40022400
 8007d78:	40013c00 	.word	0x40013c00

08007d7c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007d7c:	b480      	push	{r7}
 8007d7e:	b085      	sub	sp, #20
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	6078      	str	r0, [r7, #4]
 8007d84:	460b      	mov	r3, r1
 8007d86:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	691a      	ldr	r2, [r3, #16]
 8007d8c:	887b      	ldrh	r3, [r7, #2]
 8007d8e:	4013      	ands	r3, r2
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d002      	beq.n	8007d9a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007d94:	2301      	movs	r3, #1
 8007d96:	73fb      	strb	r3, [r7, #15]
 8007d98:	e001      	b.n	8007d9e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007d9a:	2300      	movs	r3, #0
 8007d9c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007d9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007da0:	4618      	mov	r0, r3
 8007da2:	3714      	adds	r7, #20
 8007da4:	46bd      	mov	sp, r7
 8007da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007daa:	4770      	bx	lr

08007dac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007dac:	b480      	push	{r7}
 8007dae:	b083      	sub	sp, #12
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]
 8007db4:	460b      	mov	r3, r1
 8007db6:	807b      	strh	r3, [r7, #2]
 8007db8:	4613      	mov	r3, r2
 8007dba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007dbc:	787b      	ldrb	r3, [r7, #1]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d003      	beq.n	8007dca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007dc2:	887a      	ldrh	r2, [r7, #2]
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007dc8:	e003      	b.n	8007dd2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007dca:	887b      	ldrh	r3, [r7, #2]
 8007dcc:	041a      	lsls	r2, r3, #16
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	619a      	str	r2, [r3, #24]
}
 8007dd2:	bf00      	nop
 8007dd4:	370c      	adds	r7, #12
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ddc:	4770      	bx	lr

08007dde <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007dde:	b580      	push	{r7, lr}
 8007de0:	b086      	sub	sp, #24
 8007de2:	af02      	add	r7, sp, #8
 8007de4:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d101      	bne.n	8007df0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007dec:	2301      	movs	r3, #1
 8007dee:	e101      	b.n	8007ff4 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8007dfc:	b2db      	uxtb	r3, r3
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d106      	bne.n	8007e10 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	2200      	movs	r2, #0
 8007e06:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007e0a:	6878      	ldr	r0, [r7, #4]
 8007e0c:	f008 fa14 	bl	8010238 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2203      	movs	r2, #3
 8007e14:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8007e18:	68bb      	ldr	r3, [r7, #8]
 8007e1a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007e1e:	d102      	bne.n	8007e26 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2200      	movs	r2, #0
 8007e24:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	f004 fdc1 	bl	800c9b2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	6818      	ldr	r0, [r3, #0]
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	7c1a      	ldrb	r2, [r3, #16]
 8007e38:	f88d 2000 	strb.w	r2, [sp]
 8007e3c:	3304      	adds	r3, #4
 8007e3e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007e40:	f004 fca0 	bl	800c784 <USB_CoreInit>
 8007e44:	4603      	mov	r3, r0
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d005      	beq.n	8007e56 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2202      	movs	r2, #2
 8007e4e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8007e52:	2301      	movs	r3, #1
 8007e54:	e0ce      	b.n	8007ff4 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	2100      	movs	r1, #0
 8007e5c:	4618      	mov	r0, r3
 8007e5e:	f004 fdb9 	bl	800c9d4 <USB_SetCurrentMode>
 8007e62:	4603      	mov	r3, r0
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d005      	beq.n	8007e74 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2202      	movs	r2, #2
 8007e6c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8007e70:	2301      	movs	r3, #1
 8007e72:	e0bf      	b.n	8007ff4 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007e74:	2300      	movs	r3, #0
 8007e76:	73fb      	strb	r3, [r7, #15]
 8007e78:	e04a      	b.n	8007f10 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007e7a:	7bfa      	ldrb	r2, [r7, #15]
 8007e7c:	6879      	ldr	r1, [r7, #4]
 8007e7e:	4613      	mov	r3, r2
 8007e80:	00db      	lsls	r3, r3, #3
 8007e82:	4413      	add	r3, r2
 8007e84:	009b      	lsls	r3, r3, #2
 8007e86:	440b      	add	r3, r1
 8007e88:	3315      	adds	r3, #21
 8007e8a:	2201      	movs	r2, #1
 8007e8c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007e8e:	7bfa      	ldrb	r2, [r7, #15]
 8007e90:	6879      	ldr	r1, [r7, #4]
 8007e92:	4613      	mov	r3, r2
 8007e94:	00db      	lsls	r3, r3, #3
 8007e96:	4413      	add	r3, r2
 8007e98:	009b      	lsls	r3, r3, #2
 8007e9a:	440b      	add	r3, r1
 8007e9c:	3314      	adds	r3, #20
 8007e9e:	7bfa      	ldrb	r2, [r7, #15]
 8007ea0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8007ea2:	7bfa      	ldrb	r2, [r7, #15]
 8007ea4:	7bfb      	ldrb	r3, [r7, #15]
 8007ea6:	b298      	uxth	r0, r3
 8007ea8:	6879      	ldr	r1, [r7, #4]
 8007eaa:	4613      	mov	r3, r2
 8007eac:	00db      	lsls	r3, r3, #3
 8007eae:	4413      	add	r3, r2
 8007eb0:	009b      	lsls	r3, r3, #2
 8007eb2:	440b      	add	r3, r1
 8007eb4:	332e      	adds	r3, #46	@ 0x2e
 8007eb6:	4602      	mov	r2, r0
 8007eb8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007eba:	7bfa      	ldrb	r2, [r7, #15]
 8007ebc:	6879      	ldr	r1, [r7, #4]
 8007ebe:	4613      	mov	r3, r2
 8007ec0:	00db      	lsls	r3, r3, #3
 8007ec2:	4413      	add	r3, r2
 8007ec4:	009b      	lsls	r3, r3, #2
 8007ec6:	440b      	add	r3, r1
 8007ec8:	3318      	adds	r3, #24
 8007eca:	2200      	movs	r2, #0
 8007ecc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8007ece:	7bfa      	ldrb	r2, [r7, #15]
 8007ed0:	6879      	ldr	r1, [r7, #4]
 8007ed2:	4613      	mov	r3, r2
 8007ed4:	00db      	lsls	r3, r3, #3
 8007ed6:	4413      	add	r3, r2
 8007ed8:	009b      	lsls	r3, r3, #2
 8007eda:	440b      	add	r3, r1
 8007edc:	331c      	adds	r3, #28
 8007ede:	2200      	movs	r2, #0
 8007ee0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8007ee2:	7bfa      	ldrb	r2, [r7, #15]
 8007ee4:	6879      	ldr	r1, [r7, #4]
 8007ee6:	4613      	mov	r3, r2
 8007ee8:	00db      	lsls	r3, r3, #3
 8007eea:	4413      	add	r3, r2
 8007eec:	009b      	lsls	r3, r3, #2
 8007eee:	440b      	add	r3, r1
 8007ef0:	3320      	adds	r3, #32
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8007ef6:	7bfa      	ldrb	r2, [r7, #15]
 8007ef8:	6879      	ldr	r1, [r7, #4]
 8007efa:	4613      	mov	r3, r2
 8007efc:	00db      	lsls	r3, r3, #3
 8007efe:	4413      	add	r3, r2
 8007f00:	009b      	lsls	r3, r3, #2
 8007f02:	440b      	add	r3, r1
 8007f04:	3324      	adds	r3, #36	@ 0x24
 8007f06:	2200      	movs	r2, #0
 8007f08:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007f0a:	7bfb      	ldrb	r3, [r7, #15]
 8007f0c:	3301      	adds	r3, #1
 8007f0e:	73fb      	strb	r3, [r7, #15]
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	791b      	ldrb	r3, [r3, #4]
 8007f14:	7bfa      	ldrb	r2, [r7, #15]
 8007f16:	429a      	cmp	r2, r3
 8007f18:	d3af      	bcc.n	8007e7a <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	73fb      	strb	r3, [r7, #15]
 8007f1e:	e044      	b.n	8007faa <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007f20:	7bfa      	ldrb	r2, [r7, #15]
 8007f22:	6879      	ldr	r1, [r7, #4]
 8007f24:	4613      	mov	r3, r2
 8007f26:	00db      	lsls	r3, r3, #3
 8007f28:	4413      	add	r3, r2
 8007f2a:	009b      	lsls	r3, r3, #2
 8007f2c:	440b      	add	r3, r1
 8007f2e:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8007f32:	2200      	movs	r2, #0
 8007f34:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8007f36:	7bfa      	ldrb	r2, [r7, #15]
 8007f38:	6879      	ldr	r1, [r7, #4]
 8007f3a:	4613      	mov	r3, r2
 8007f3c:	00db      	lsls	r3, r3, #3
 8007f3e:	4413      	add	r3, r2
 8007f40:	009b      	lsls	r3, r3, #2
 8007f42:	440b      	add	r3, r1
 8007f44:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8007f48:	7bfa      	ldrb	r2, [r7, #15]
 8007f4a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007f4c:	7bfa      	ldrb	r2, [r7, #15]
 8007f4e:	6879      	ldr	r1, [r7, #4]
 8007f50:	4613      	mov	r3, r2
 8007f52:	00db      	lsls	r3, r3, #3
 8007f54:	4413      	add	r3, r2
 8007f56:	009b      	lsls	r3, r3, #2
 8007f58:	440b      	add	r3, r1
 8007f5a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8007f5e:	2200      	movs	r2, #0
 8007f60:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8007f62:	7bfa      	ldrb	r2, [r7, #15]
 8007f64:	6879      	ldr	r1, [r7, #4]
 8007f66:	4613      	mov	r3, r2
 8007f68:	00db      	lsls	r3, r3, #3
 8007f6a:	4413      	add	r3, r2
 8007f6c:	009b      	lsls	r3, r3, #2
 8007f6e:	440b      	add	r3, r1
 8007f70:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8007f74:	2200      	movs	r2, #0
 8007f76:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007f78:	7bfa      	ldrb	r2, [r7, #15]
 8007f7a:	6879      	ldr	r1, [r7, #4]
 8007f7c:	4613      	mov	r3, r2
 8007f7e:	00db      	lsls	r3, r3, #3
 8007f80:	4413      	add	r3, r2
 8007f82:	009b      	lsls	r3, r3, #2
 8007f84:	440b      	add	r3, r1
 8007f86:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007f8e:	7bfa      	ldrb	r2, [r7, #15]
 8007f90:	6879      	ldr	r1, [r7, #4]
 8007f92:	4613      	mov	r3, r2
 8007f94:	00db      	lsls	r3, r3, #3
 8007f96:	4413      	add	r3, r2
 8007f98:	009b      	lsls	r3, r3, #2
 8007f9a:	440b      	add	r3, r1
 8007f9c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007fa4:	7bfb      	ldrb	r3, [r7, #15]
 8007fa6:	3301      	adds	r3, #1
 8007fa8:	73fb      	strb	r3, [r7, #15]
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	791b      	ldrb	r3, [r3, #4]
 8007fae:	7bfa      	ldrb	r2, [r7, #15]
 8007fb0:	429a      	cmp	r2, r3
 8007fb2:	d3b5      	bcc.n	8007f20 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	6818      	ldr	r0, [r3, #0]
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	7c1a      	ldrb	r2, [r3, #16]
 8007fbc:	f88d 2000 	strb.w	r2, [sp]
 8007fc0:	3304      	adds	r3, #4
 8007fc2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007fc4:	f004 fd52 	bl	800ca6c <USB_DevInit>
 8007fc8:	4603      	mov	r3, r0
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d005      	beq.n	8007fda <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2202      	movs	r2, #2
 8007fd2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8007fd6:	2301      	movs	r3, #1
 8007fd8:	e00c      	b.n	8007ff4 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	2200      	movs	r2, #0
 8007fde:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2201      	movs	r2, #1
 8007fe4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	4618      	mov	r0, r3
 8007fee:	f005 fd9c 	bl	800db2a <USB_DevDisconnect>

  return HAL_OK;
 8007ff2:	2300      	movs	r3, #0
}
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	3710      	adds	r7, #16
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	bd80      	pop	{r7, pc}

08007ffc <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8007ffc:	b580      	push	{r7, lr}
 8007ffe:	b084      	sub	sp, #16
 8008000:	af00      	add	r7, sp, #0
 8008002:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8008010:	2b01      	cmp	r3, #1
 8008012:	d101      	bne.n	8008018 <HAL_PCD_Start+0x1c>
 8008014:	2302      	movs	r3, #2
 8008016:	e022      	b.n	800805e <HAL_PCD_Start+0x62>
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	2201      	movs	r2, #1
 800801c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	68db      	ldr	r3, [r3, #12]
 8008024:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008028:	2b00      	cmp	r3, #0
 800802a:	d009      	beq.n	8008040 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8008030:	2b01      	cmp	r3, #1
 8008032:	d105      	bne.n	8008040 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008038:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	4618      	mov	r0, r3
 8008046:	f004 fca3 	bl	800c990 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	4618      	mov	r0, r3
 8008050:	f005 fd4a 	bl	800dae8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	2200      	movs	r2, #0
 8008058:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800805c:	2300      	movs	r3, #0
}
 800805e:	4618      	mov	r0, r3
 8008060:	3710      	adds	r7, #16
 8008062:	46bd      	mov	sp, r7
 8008064:	bd80      	pop	{r7, pc}

08008066 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8008066:	b590      	push	{r4, r7, lr}
 8008068:	b08d      	sub	sp, #52	@ 0x34
 800806a:	af00      	add	r7, sp, #0
 800806c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008074:	6a3b      	ldr	r3, [r7, #32]
 8008076:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	4618      	mov	r0, r3
 800807e:	f005 fe08 	bl	800dc92 <USB_GetMode>
 8008082:	4603      	mov	r3, r0
 8008084:	2b00      	cmp	r3, #0
 8008086:	f040 848c 	bne.w	80089a2 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	4618      	mov	r0, r3
 8008090:	f005 fd6c 	bl	800db6c <USB_ReadInterrupts>
 8008094:	4603      	mov	r3, r0
 8008096:	2b00      	cmp	r3, #0
 8008098:	f000 8482 	beq.w	80089a0 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800809c:	69fb      	ldr	r3, [r7, #28]
 800809e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080a2:	689b      	ldr	r3, [r3, #8]
 80080a4:	0a1b      	lsrs	r3, r3, #8
 80080a6:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	4618      	mov	r0, r3
 80080b6:	f005 fd59 	bl	800db6c <USB_ReadInterrupts>
 80080ba:	4603      	mov	r3, r0
 80080bc:	f003 0302 	and.w	r3, r3, #2
 80080c0:	2b02      	cmp	r3, #2
 80080c2:	d107      	bne.n	80080d4 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	695a      	ldr	r2, [r3, #20]
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	f002 0202 	and.w	r2, r2, #2
 80080d2:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	4618      	mov	r0, r3
 80080da:	f005 fd47 	bl	800db6c <USB_ReadInterrupts>
 80080de:	4603      	mov	r3, r0
 80080e0:	f003 0310 	and.w	r3, r3, #16
 80080e4:	2b10      	cmp	r3, #16
 80080e6:	d161      	bne.n	80081ac <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	699a      	ldr	r2, [r3, #24]
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	f022 0210 	bic.w	r2, r2, #16
 80080f6:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80080f8:	6a3b      	ldr	r3, [r7, #32]
 80080fa:	6a1b      	ldr	r3, [r3, #32]
 80080fc:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80080fe:	69bb      	ldr	r3, [r7, #24]
 8008100:	f003 020f 	and.w	r2, r3, #15
 8008104:	4613      	mov	r3, r2
 8008106:	00db      	lsls	r3, r3, #3
 8008108:	4413      	add	r3, r2
 800810a:	009b      	lsls	r3, r3, #2
 800810c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008110:	687a      	ldr	r2, [r7, #4]
 8008112:	4413      	add	r3, r2
 8008114:	3304      	adds	r3, #4
 8008116:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8008118:	69bb      	ldr	r3, [r7, #24]
 800811a:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800811e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008122:	d124      	bne.n	800816e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8008124:	69ba      	ldr	r2, [r7, #24]
 8008126:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800812a:	4013      	ands	r3, r2
 800812c:	2b00      	cmp	r3, #0
 800812e:	d035      	beq.n	800819c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8008130:	697b      	ldr	r3, [r7, #20]
 8008132:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8008134:	69bb      	ldr	r3, [r7, #24]
 8008136:	091b      	lsrs	r3, r3, #4
 8008138:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800813a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800813e:	b29b      	uxth	r3, r3
 8008140:	461a      	mov	r2, r3
 8008142:	6a38      	ldr	r0, [r7, #32]
 8008144:	f005 fb7e 	bl	800d844 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008148:	697b      	ldr	r3, [r7, #20]
 800814a:	68da      	ldr	r2, [r3, #12]
 800814c:	69bb      	ldr	r3, [r7, #24]
 800814e:	091b      	lsrs	r3, r3, #4
 8008150:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008154:	441a      	add	r2, r3
 8008156:	697b      	ldr	r3, [r7, #20]
 8008158:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800815a:	697b      	ldr	r3, [r7, #20]
 800815c:	695a      	ldr	r2, [r3, #20]
 800815e:	69bb      	ldr	r3, [r7, #24]
 8008160:	091b      	lsrs	r3, r3, #4
 8008162:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008166:	441a      	add	r2, r3
 8008168:	697b      	ldr	r3, [r7, #20]
 800816a:	615a      	str	r2, [r3, #20]
 800816c:	e016      	b.n	800819c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800816e:	69bb      	ldr	r3, [r7, #24]
 8008170:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8008174:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8008178:	d110      	bne.n	800819c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008180:	2208      	movs	r2, #8
 8008182:	4619      	mov	r1, r3
 8008184:	6a38      	ldr	r0, [r7, #32]
 8008186:	f005 fb5d 	bl	800d844 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800818a:	697b      	ldr	r3, [r7, #20]
 800818c:	695a      	ldr	r2, [r3, #20]
 800818e:	69bb      	ldr	r3, [r7, #24]
 8008190:	091b      	lsrs	r3, r3, #4
 8008192:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008196:	441a      	add	r2, r3
 8008198:	697b      	ldr	r3, [r7, #20]
 800819a:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	699a      	ldr	r2, [r3, #24]
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	f042 0210 	orr.w	r2, r2, #16
 80081aa:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	4618      	mov	r0, r3
 80081b2:	f005 fcdb 	bl	800db6c <USB_ReadInterrupts>
 80081b6:	4603      	mov	r3, r0
 80081b8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80081bc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80081c0:	f040 80a7 	bne.w	8008312 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80081c4:	2300      	movs	r3, #0
 80081c6:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	4618      	mov	r0, r3
 80081ce:	f005 fce0 	bl	800db92 <USB_ReadDevAllOutEpInterrupt>
 80081d2:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80081d4:	e099      	b.n	800830a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80081d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081d8:	f003 0301 	and.w	r3, r3, #1
 80081dc:	2b00      	cmp	r3, #0
 80081de:	f000 808e 	beq.w	80082fe <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081e8:	b2d2      	uxtb	r2, r2
 80081ea:	4611      	mov	r1, r2
 80081ec:	4618      	mov	r0, r3
 80081ee:	f005 fd04 	bl	800dbfa <USB_ReadDevOutEPInterrupt>
 80081f2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80081f4:	693b      	ldr	r3, [r7, #16]
 80081f6:	f003 0301 	and.w	r3, r3, #1
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d00c      	beq.n	8008218 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80081fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008200:	015a      	lsls	r2, r3, #5
 8008202:	69fb      	ldr	r3, [r7, #28]
 8008204:	4413      	add	r3, r2
 8008206:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800820a:	461a      	mov	r2, r3
 800820c:	2301      	movs	r3, #1
 800820e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8008210:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008212:	6878      	ldr	r0, [r7, #4]
 8008214:	f000 fea4 	bl	8008f60 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8008218:	693b      	ldr	r3, [r7, #16]
 800821a:	f003 0308 	and.w	r3, r3, #8
 800821e:	2b00      	cmp	r3, #0
 8008220:	d00c      	beq.n	800823c <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8008222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008224:	015a      	lsls	r2, r3, #5
 8008226:	69fb      	ldr	r3, [r7, #28]
 8008228:	4413      	add	r3, r2
 800822a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800822e:	461a      	mov	r2, r3
 8008230:	2308      	movs	r3, #8
 8008232:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8008234:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008236:	6878      	ldr	r0, [r7, #4]
 8008238:	f000 ff7a 	bl	8009130 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800823c:	693b      	ldr	r3, [r7, #16]
 800823e:	f003 0310 	and.w	r3, r3, #16
 8008242:	2b00      	cmp	r3, #0
 8008244:	d008      	beq.n	8008258 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8008246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008248:	015a      	lsls	r2, r3, #5
 800824a:	69fb      	ldr	r3, [r7, #28]
 800824c:	4413      	add	r3, r2
 800824e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008252:	461a      	mov	r2, r3
 8008254:	2310      	movs	r3, #16
 8008256:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8008258:	693b      	ldr	r3, [r7, #16]
 800825a:	f003 0302 	and.w	r3, r3, #2
 800825e:	2b00      	cmp	r3, #0
 8008260:	d030      	beq.n	80082c4 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8008262:	6a3b      	ldr	r3, [r7, #32]
 8008264:	695b      	ldr	r3, [r3, #20]
 8008266:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800826a:	2b80      	cmp	r3, #128	@ 0x80
 800826c:	d109      	bne.n	8008282 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800826e:	69fb      	ldr	r3, [r7, #28]
 8008270:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008274:	685b      	ldr	r3, [r3, #4]
 8008276:	69fa      	ldr	r2, [r7, #28]
 8008278:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800827c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008280:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8008282:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008284:	4613      	mov	r3, r2
 8008286:	00db      	lsls	r3, r3, #3
 8008288:	4413      	add	r3, r2
 800828a:	009b      	lsls	r3, r3, #2
 800828c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008290:	687a      	ldr	r2, [r7, #4]
 8008292:	4413      	add	r3, r2
 8008294:	3304      	adds	r3, #4
 8008296:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8008298:	697b      	ldr	r3, [r7, #20]
 800829a:	78db      	ldrb	r3, [r3, #3]
 800829c:	2b01      	cmp	r3, #1
 800829e:	d108      	bne.n	80082b2 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80082a0:	697b      	ldr	r3, [r7, #20]
 80082a2:	2200      	movs	r2, #0
 80082a4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80082a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082a8:	b2db      	uxtb	r3, r3
 80082aa:	4619      	mov	r1, r3
 80082ac:	6878      	ldr	r0, [r7, #4]
 80082ae:	f008 f8c9 	bl	8010444 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80082b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082b4:	015a      	lsls	r2, r3, #5
 80082b6:	69fb      	ldr	r3, [r7, #28]
 80082b8:	4413      	add	r3, r2
 80082ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082be:	461a      	mov	r2, r3
 80082c0:	2302      	movs	r3, #2
 80082c2:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80082c4:	693b      	ldr	r3, [r7, #16]
 80082c6:	f003 0320 	and.w	r3, r3, #32
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d008      	beq.n	80082e0 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80082ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082d0:	015a      	lsls	r2, r3, #5
 80082d2:	69fb      	ldr	r3, [r7, #28]
 80082d4:	4413      	add	r3, r2
 80082d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082da:	461a      	mov	r2, r3
 80082dc:	2320      	movs	r3, #32
 80082de:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80082e0:	693b      	ldr	r3, [r7, #16]
 80082e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d009      	beq.n	80082fe <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80082ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082ec:	015a      	lsls	r2, r3, #5
 80082ee:	69fb      	ldr	r3, [r7, #28]
 80082f0:	4413      	add	r3, r2
 80082f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082f6:	461a      	mov	r2, r3
 80082f8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80082fc:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80082fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008300:	3301      	adds	r3, #1
 8008302:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8008304:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008306:	085b      	lsrs	r3, r3, #1
 8008308:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800830a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800830c:	2b00      	cmp	r3, #0
 800830e:	f47f af62 	bne.w	80081d6 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	4618      	mov	r0, r3
 8008318:	f005 fc28 	bl	800db6c <USB_ReadInterrupts>
 800831c:	4603      	mov	r3, r0
 800831e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008322:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008326:	f040 80db 	bne.w	80084e0 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	4618      	mov	r0, r3
 8008330:	f005 fc49 	bl	800dbc6 <USB_ReadDevAllInEpInterrupt>
 8008334:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8008336:	2300      	movs	r3, #0
 8008338:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800833a:	e0cd      	b.n	80084d8 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800833c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800833e:	f003 0301 	and.w	r3, r3, #1
 8008342:	2b00      	cmp	r3, #0
 8008344:	f000 80c2 	beq.w	80084cc <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800834e:	b2d2      	uxtb	r2, r2
 8008350:	4611      	mov	r1, r2
 8008352:	4618      	mov	r0, r3
 8008354:	f005 fc6f 	bl	800dc36 <USB_ReadDevInEPInterrupt>
 8008358:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800835a:	693b      	ldr	r3, [r7, #16]
 800835c:	f003 0301 	and.w	r3, r3, #1
 8008360:	2b00      	cmp	r3, #0
 8008362:	d057      	beq.n	8008414 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008366:	f003 030f 	and.w	r3, r3, #15
 800836a:	2201      	movs	r2, #1
 800836c:	fa02 f303 	lsl.w	r3, r2, r3
 8008370:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008372:	69fb      	ldr	r3, [r7, #28]
 8008374:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008378:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	43db      	mvns	r3, r3
 800837e:	69f9      	ldr	r1, [r7, #28]
 8008380:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008384:	4013      	ands	r3, r2
 8008386:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8008388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800838a:	015a      	lsls	r2, r3, #5
 800838c:	69fb      	ldr	r3, [r7, #28]
 800838e:	4413      	add	r3, r2
 8008390:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008394:	461a      	mov	r2, r3
 8008396:	2301      	movs	r3, #1
 8008398:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	799b      	ldrb	r3, [r3, #6]
 800839e:	2b01      	cmp	r3, #1
 80083a0:	d132      	bne.n	8008408 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80083a2:	6879      	ldr	r1, [r7, #4]
 80083a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80083a6:	4613      	mov	r3, r2
 80083a8:	00db      	lsls	r3, r3, #3
 80083aa:	4413      	add	r3, r2
 80083ac:	009b      	lsls	r3, r3, #2
 80083ae:	440b      	add	r3, r1
 80083b0:	3320      	adds	r3, #32
 80083b2:	6819      	ldr	r1, [r3, #0]
 80083b4:	6878      	ldr	r0, [r7, #4]
 80083b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80083b8:	4613      	mov	r3, r2
 80083ba:	00db      	lsls	r3, r3, #3
 80083bc:	4413      	add	r3, r2
 80083be:	009b      	lsls	r3, r3, #2
 80083c0:	4403      	add	r3, r0
 80083c2:	331c      	adds	r3, #28
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	4419      	add	r1, r3
 80083c8:	6878      	ldr	r0, [r7, #4]
 80083ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80083cc:	4613      	mov	r3, r2
 80083ce:	00db      	lsls	r3, r3, #3
 80083d0:	4413      	add	r3, r2
 80083d2:	009b      	lsls	r3, r3, #2
 80083d4:	4403      	add	r3, r0
 80083d6:	3320      	adds	r3, #32
 80083d8:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80083da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d113      	bne.n	8008408 <HAL_PCD_IRQHandler+0x3a2>
 80083e0:	6879      	ldr	r1, [r7, #4]
 80083e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80083e4:	4613      	mov	r3, r2
 80083e6:	00db      	lsls	r3, r3, #3
 80083e8:	4413      	add	r3, r2
 80083ea:	009b      	lsls	r3, r3, #2
 80083ec:	440b      	add	r3, r1
 80083ee:	3324      	adds	r3, #36	@ 0x24
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d108      	bne.n	8008408 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	6818      	ldr	r0, [r3, #0]
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008400:	461a      	mov	r2, r3
 8008402:	2101      	movs	r1, #1
 8008404:	f005 fc76 	bl	800dcf4 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8008408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800840a:	b2db      	uxtb	r3, r3
 800840c:	4619      	mov	r1, r3
 800840e:	6878      	ldr	r0, [r7, #4]
 8008410:	f007 ff93 	bl	801033a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8008414:	693b      	ldr	r3, [r7, #16]
 8008416:	f003 0308 	and.w	r3, r3, #8
 800841a:	2b00      	cmp	r3, #0
 800841c:	d008      	beq.n	8008430 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800841e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008420:	015a      	lsls	r2, r3, #5
 8008422:	69fb      	ldr	r3, [r7, #28]
 8008424:	4413      	add	r3, r2
 8008426:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800842a:	461a      	mov	r2, r3
 800842c:	2308      	movs	r3, #8
 800842e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8008430:	693b      	ldr	r3, [r7, #16]
 8008432:	f003 0310 	and.w	r3, r3, #16
 8008436:	2b00      	cmp	r3, #0
 8008438:	d008      	beq.n	800844c <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800843a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800843c:	015a      	lsls	r2, r3, #5
 800843e:	69fb      	ldr	r3, [r7, #28]
 8008440:	4413      	add	r3, r2
 8008442:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008446:	461a      	mov	r2, r3
 8008448:	2310      	movs	r3, #16
 800844a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800844c:	693b      	ldr	r3, [r7, #16]
 800844e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008452:	2b00      	cmp	r3, #0
 8008454:	d008      	beq.n	8008468 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8008456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008458:	015a      	lsls	r2, r3, #5
 800845a:	69fb      	ldr	r3, [r7, #28]
 800845c:	4413      	add	r3, r2
 800845e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008462:	461a      	mov	r2, r3
 8008464:	2340      	movs	r3, #64	@ 0x40
 8008466:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8008468:	693b      	ldr	r3, [r7, #16]
 800846a:	f003 0302 	and.w	r3, r3, #2
 800846e:	2b00      	cmp	r3, #0
 8008470:	d023      	beq.n	80084ba <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8008472:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008474:	6a38      	ldr	r0, [r7, #32]
 8008476:	f004 fc5d 	bl	800cd34 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800847a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800847c:	4613      	mov	r3, r2
 800847e:	00db      	lsls	r3, r3, #3
 8008480:	4413      	add	r3, r2
 8008482:	009b      	lsls	r3, r3, #2
 8008484:	3310      	adds	r3, #16
 8008486:	687a      	ldr	r2, [r7, #4]
 8008488:	4413      	add	r3, r2
 800848a:	3304      	adds	r3, #4
 800848c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800848e:	697b      	ldr	r3, [r7, #20]
 8008490:	78db      	ldrb	r3, [r3, #3]
 8008492:	2b01      	cmp	r3, #1
 8008494:	d108      	bne.n	80084a8 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8008496:	697b      	ldr	r3, [r7, #20]
 8008498:	2200      	movs	r2, #0
 800849a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800849c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800849e:	b2db      	uxtb	r3, r3
 80084a0:	4619      	mov	r1, r3
 80084a2:	6878      	ldr	r0, [r7, #4]
 80084a4:	f007 ffe0 	bl	8010468 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80084a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084aa:	015a      	lsls	r2, r3, #5
 80084ac:	69fb      	ldr	r3, [r7, #28]
 80084ae:	4413      	add	r3, r2
 80084b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084b4:	461a      	mov	r2, r3
 80084b6:	2302      	movs	r3, #2
 80084b8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80084ba:	693b      	ldr	r3, [r7, #16]
 80084bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d003      	beq.n	80084cc <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80084c4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80084c6:	6878      	ldr	r0, [r7, #4]
 80084c8:	f000 fcbd 	bl	8008e46 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80084cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084ce:	3301      	adds	r3, #1
 80084d0:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80084d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084d4:	085b      	lsrs	r3, r3, #1
 80084d6:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80084d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084da:	2b00      	cmp	r3, #0
 80084dc:	f47f af2e 	bne.w	800833c <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	4618      	mov	r0, r3
 80084e6:	f005 fb41 	bl	800db6c <USB_ReadInterrupts>
 80084ea:	4603      	mov	r3, r0
 80084ec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80084f0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80084f4:	d122      	bne.n	800853c <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80084f6:	69fb      	ldr	r3, [r7, #28]
 80084f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084fc:	685b      	ldr	r3, [r3, #4]
 80084fe:	69fa      	ldr	r2, [r7, #28]
 8008500:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008504:	f023 0301 	bic.w	r3, r3, #1
 8008508:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8008510:	2b01      	cmp	r3, #1
 8008512:	d108      	bne.n	8008526 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2200      	movs	r2, #0
 8008518:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800851c:	2100      	movs	r1, #0
 800851e:	6878      	ldr	r0, [r7, #4]
 8008520:	f000 fea4 	bl	800926c <HAL_PCDEx_LPM_Callback>
 8008524:	e002      	b.n	800852c <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8008526:	6878      	ldr	r0, [r7, #4]
 8008528:	f007 ff7e 	bl	8010428 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	695a      	ldr	r2, [r3, #20]
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800853a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	4618      	mov	r0, r3
 8008542:	f005 fb13 	bl	800db6c <USB_ReadInterrupts>
 8008546:	4603      	mov	r3, r0
 8008548:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800854c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008550:	d112      	bne.n	8008578 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8008552:	69fb      	ldr	r3, [r7, #28]
 8008554:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008558:	689b      	ldr	r3, [r3, #8]
 800855a:	f003 0301 	and.w	r3, r3, #1
 800855e:	2b01      	cmp	r3, #1
 8008560:	d102      	bne.n	8008568 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8008562:	6878      	ldr	r0, [r7, #4]
 8008564:	f007 ff3a 	bl	80103dc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	695a      	ldr	r2, [r3, #20]
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8008576:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	4618      	mov	r0, r3
 800857e:	f005 faf5 	bl	800db6c <USB_ReadInterrupts>
 8008582:	4603      	mov	r3, r0
 8008584:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008588:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800858c:	f040 80b7 	bne.w	80086fe <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008590:	69fb      	ldr	r3, [r7, #28]
 8008592:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008596:	685b      	ldr	r3, [r3, #4]
 8008598:	69fa      	ldr	r2, [r7, #28]
 800859a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800859e:	f023 0301 	bic.w	r3, r3, #1
 80085a2:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	2110      	movs	r1, #16
 80085aa:	4618      	mov	r0, r3
 80085ac:	f004 fbc2 	bl	800cd34 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80085b0:	2300      	movs	r3, #0
 80085b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80085b4:	e046      	b.n	8008644 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80085b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085b8:	015a      	lsls	r2, r3, #5
 80085ba:	69fb      	ldr	r3, [r7, #28]
 80085bc:	4413      	add	r3, r2
 80085be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80085c2:	461a      	mov	r2, r3
 80085c4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80085c8:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80085ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085cc:	015a      	lsls	r2, r3, #5
 80085ce:	69fb      	ldr	r3, [r7, #28]
 80085d0:	4413      	add	r3, r2
 80085d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80085da:	0151      	lsls	r1, r2, #5
 80085dc:	69fa      	ldr	r2, [r7, #28]
 80085de:	440a      	add	r2, r1
 80085e0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80085e4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80085e8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80085ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085ec:	015a      	lsls	r2, r3, #5
 80085ee:	69fb      	ldr	r3, [r7, #28]
 80085f0:	4413      	add	r3, r2
 80085f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085f6:	461a      	mov	r2, r3
 80085f8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80085fc:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80085fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008600:	015a      	lsls	r2, r3, #5
 8008602:	69fb      	ldr	r3, [r7, #28]
 8008604:	4413      	add	r3, r2
 8008606:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800860e:	0151      	lsls	r1, r2, #5
 8008610:	69fa      	ldr	r2, [r7, #28]
 8008612:	440a      	add	r2, r1
 8008614:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008618:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800861c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800861e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008620:	015a      	lsls	r2, r3, #5
 8008622:	69fb      	ldr	r3, [r7, #28]
 8008624:	4413      	add	r3, r2
 8008626:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800862e:	0151      	lsls	r1, r2, #5
 8008630:	69fa      	ldr	r2, [r7, #28]
 8008632:	440a      	add	r2, r1
 8008634:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008638:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800863c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800863e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008640:	3301      	adds	r3, #1
 8008642:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	791b      	ldrb	r3, [r3, #4]
 8008648:	461a      	mov	r2, r3
 800864a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800864c:	4293      	cmp	r3, r2
 800864e:	d3b2      	bcc.n	80085b6 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8008650:	69fb      	ldr	r3, [r7, #28]
 8008652:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008656:	69db      	ldr	r3, [r3, #28]
 8008658:	69fa      	ldr	r2, [r7, #28]
 800865a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800865e:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8008662:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	7bdb      	ldrb	r3, [r3, #15]
 8008668:	2b00      	cmp	r3, #0
 800866a:	d016      	beq.n	800869a <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800866c:	69fb      	ldr	r3, [r7, #28]
 800866e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008672:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008676:	69fa      	ldr	r2, [r7, #28]
 8008678:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800867c:	f043 030b 	orr.w	r3, r3, #11
 8008680:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8008684:	69fb      	ldr	r3, [r7, #28]
 8008686:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800868a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800868c:	69fa      	ldr	r2, [r7, #28]
 800868e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008692:	f043 030b 	orr.w	r3, r3, #11
 8008696:	6453      	str	r3, [r2, #68]	@ 0x44
 8008698:	e015      	b.n	80086c6 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800869a:	69fb      	ldr	r3, [r7, #28]
 800869c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80086a0:	695b      	ldr	r3, [r3, #20]
 80086a2:	69fa      	ldr	r2, [r7, #28]
 80086a4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80086a8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80086ac:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80086b0:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80086b2:	69fb      	ldr	r3, [r7, #28]
 80086b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80086b8:	691b      	ldr	r3, [r3, #16]
 80086ba:	69fa      	ldr	r2, [r7, #28]
 80086bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80086c0:	f043 030b 	orr.w	r3, r3, #11
 80086c4:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80086c6:	69fb      	ldr	r3, [r7, #28]
 80086c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	69fa      	ldr	r2, [r7, #28]
 80086d0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80086d4:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80086d8:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	6818      	ldr	r0, [r3, #0]
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80086e8:	461a      	mov	r2, r3
 80086ea:	f005 fb03 	bl	800dcf4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	695a      	ldr	r2, [r3, #20]
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80086fc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	4618      	mov	r0, r3
 8008704:	f005 fa32 	bl	800db6c <USB_ReadInterrupts>
 8008708:	4603      	mov	r3, r0
 800870a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800870e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008712:	d123      	bne.n	800875c <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	4618      	mov	r0, r3
 800871a:	f005 fac8 	bl	800dcae <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	4618      	mov	r0, r3
 8008724:	f004 fb7f 	bl	800ce26 <USB_GetDevSpeed>
 8008728:	4603      	mov	r3, r0
 800872a:	461a      	mov	r2, r3
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681c      	ldr	r4, [r3, #0]
 8008734:	f001 fa0a 	bl	8009b4c <HAL_RCC_GetHCLKFreq>
 8008738:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800873e:	461a      	mov	r2, r3
 8008740:	4620      	mov	r0, r4
 8008742:	f004 f883 	bl	800c84c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8008746:	6878      	ldr	r0, [r7, #4]
 8008748:	f007 fe1f 	bl	801038a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	695a      	ldr	r2, [r3, #20]
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800875a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	4618      	mov	r0, r3
 8008762:	f005 fa03 	bl	800db6c <USB_ReadInterrupts>
 8008766:	4603      	mov	r3, r0
 8008768:	f003 0308 	and.w	r3, r3, #8
 800876c:	2b08      	cmp	r3, #8
 800876e:	d10a      	bne.n	8008786 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8008770:	6878      	ldr	r0, [r7, #4]
 8008772:	f007 fdfc 	bl	801036e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	695a      	ldr	r2, [r3, #20]
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	f002 0208 	and.w	r2, r2, #8
 8008784:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	4618      	mov	r0, r3
 800878c:	f005 f9ee 	bl	800db6c <USB_ReadInterrupts>
 8008790:	4603      	mov	r3, r0
 8008792:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008796:	2b80      	cmp	r3, #128	@ 0x80
 8008798:	d123      	bne.n	80087e2 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800879a:	6a3b      	ldr	r3, [r7, #32]
 800879c:	699b      	ldr	r3, [r3, #24]
 800879e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80087a2:	6a3b      	ldr	r3, [r7, #32]
 80087a4:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80087a6:	2301      	movs	r3, #1
 80087a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80087aa:	e014      	b.n	80087d6 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80087ac:	6879      	ldr	r1, [r7, #4]
 80087ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087b0:	4613      	mov	r3, r2
 80087b2:	00db      	lsls	r3, r3, #3
 80087b4:	4413      	add	r3, r2
 80087b6:	009b      	lsls	r3, r3, #2
 80087b8:	440b      	add	r3, r1
 80087ba:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80087be:	781b      	ldrb	r3, [r3, #0]
 80087c0:	2b01      	cmp	r3, #1
 80087c2:	d105      	bne.n	80087d0 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80087c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087c6:	b2db      	uxtb	r3, r3
 80087c8:	4619      	mov	r1, r3
 80087ca:	6878      	ldr	r0, [r7, #4]
 80087cc:	f000 fb0a 	bl	8008de4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80087d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087d2:	3301      	adds	r3, #1
 80087d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	791b      	ldrb	r3, [r3, #4]
 80087da:	461a      	mov	r2, r3
 80087dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087de:	4293      	cmp	r3, r2
 80087e0:	d3e4      	bcc.n	80087ac <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	4618      	mov	r0, r3
 80087e8:	f005 f9c0 	bl	800db6c <USB_ReadInterrupts>
 80087ec:	4603      	mov	r3, r0
 80087ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80087f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80087f6:	d13c      	bne.n	8008872 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80087f8:	2301      	movs	r3, #1
 80087fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80087fc:	e02b      	b.n	8008856 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80087fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008800:	015a      	lsls	r2, r3, #5
 8008802:	69fb      	ldr	r3, [r7, #28]
 8008804:	4413      	add	r3, r2
 8008806:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800880e:	6879      	ldr	r1, [r7, #4]
 8008810:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008812:	4613      	mov	r3, r2
 8008814:	00db      	lsls	r3, r3, #3
 8008816:	4413      	add	r3, r2
 8008818:	009b      	lsls	r3, r3, #2
 800881a:	440b      	add	r3, r1
 800881c:	3318      	adds	r3, #24
 800881e:	781b      	ldrb	r3, [r3, #0]
 8008820:	2b01      	cmp	r3, #1
 8008822:	d115      	bne.n	8008850 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8008824:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8008826:	2b00      	cmp	r3, #0
 8008828:	da12      	bge.n	8008850 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800882a:	6879      	ldr	r1, [r7, #4]
 800882c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800882e:	4613      	mov	r3, r2
 8008830:	00db      	lsls	r3, r3, #3
 8008832:	4413      	add	r3, r2
 8008834:	009b      	lsls	r3, r3, #2
 8008836:	440b      	add	r3, r1
 8008838:	3317      	adds	r3, #23
 800883a:	2201      	movs	r2, #1
 800883c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800883e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008840:	b2db      	uxtb	r3, r3
 8008842:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008846:	b2db      	uxtb	r3, r3
 8008848:	4619      	mov	r1, r3
 800884a:	6878      	ldr	r0, [r7, #4]
 800884c:	f000 faca 	bl	8008de4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008852:	3301      	adds	r3, #1
 8008854:	627b      	str	r3, [r7, #36]	@ 0x24
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	791b      	ldrb	r3, [r3, #4]
 800885a:	461a      	mov	r2, r3
 800885c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800885e:	4293      	cmp	r3, r2
 8008860:	d3cd      	bcc.n	80087fe <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	695a      	ldr	r2, [r3, #20]
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8008870:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	4618      	mov	r0, r3
 8008878:	f005 f978 	bl	800db6c <USB_ReadInterrupts>
 800887c:	4603      	mov	r3, r0
 800887e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008882:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008886:	d156      	bne.n	8008936 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008888:	2301      	movs	r3, #1
 800888a:	627b      	str	r3, [r7, #36]	@ 0x24
 800888c:	e045      	b.n	800891a <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800888e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008890:	015a      	lsls	r2, r3, #5
 8008892:	69fb      	ldr	r3, [r7, #28]
 8008894:	4413      	add	r3, r2
 8008896:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800889e:	6879      	ldr	r1, [r7, #4]
 80088a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80088a2:	4613      	mov	r3, r2
 80088a4:	00db      	lsls	r3, r3, #3
 80088a6:	4413      	add	r3, r2
 80088a8:	009b      	lsls	r3, r3, #2
 80088aa:	440b      	add	r3, r1
 80088ac:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80088b0:	781b      	ldrb	r3, [r3, #0]
 80088b2:	2b01      	cmp	r3, #1
 80088b4:	d12e      	bne.n	8008914 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80088b6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	da2b      	bge.n	8008914 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 80088bc:	69bb      	ldr	r3, [r7, #24]
 80088be:	0c1a      	lsrs	r2, r3, #16
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80088c6:	4053      	eors	r3, r2
 80088c8:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d121      	bne.n	8008914 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80088d0:	6879      	ldr	r1, [r7, #4]
 80088d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80088d4:	4613      	mov	r3, r2
 80088d6:	00db      	lsls	r3, r3, #3
 80088d8:	4413      	add	r3, r2
 80088da:	009b      	lsls	r3, r3, #2
 80088dc:	440b      	add	r3, r1
 80088de:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80088e2:	2201      	movs	r2, #1
 80088e4:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80088e6:	6a3b      	ldr	r3, [r7, #32]
 80088e8:	699b      	ldr	r3, [r3, #24]
 80088ea:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80088ee:	6a3b      	ldr	r3, [r7, #32]
 80088f0:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80088f2:	6a3b      	ldr	r3, [r7, #32]
 80088f4:	695b      	ldr	r3, [r3, #20]
 80088f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d10a      	bne.n	8008914 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80088fe:	69fb      	ldr	r3, [r7, #28]
 8008900:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008904:	685b      	ldr	r3, [r3, #4]
 8008906:	69fa      	ldr	r2, [r7, #28]
 8008908:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800890c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008910:	6053      	str	r3, [r2, #4]
            break;
 8008912:	e008      	b.n	8008926 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008916:	3301      	adds	r3, #1
 8008918:	627b      	str	r3, [r7, #36]	@ 0x24
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	791b      	ldrb	r3, [r3, #4]
 800891e:	461a      	mov	r2, r3
 8008920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008922:	4293      	cmp	r3, r2
 8008924:	d3b3      	bcc.n	800888e <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	695a      	ldr	r2, [r3, #20]
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8008934:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	4618      	mov	r0, r3
 800893c:	f005 f916 	bl	800db6c <USB_ReadInterrupts>
 8008940:	4603      	mov	r3, r0
 8008942:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008946:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800894a:	d10a      	bne.n	8008962 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800894c:	6878      	ldr	r0, [r7, #4]
 800894e:	f007 fd9d 	bl	801048c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	695a      	ldr	r2, [r3, #20]
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8008960:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	4618      	mov	r0, r3
 8008968:	f005 f900 	bl	800db6c <USB_ReadInterrupts>
 800896c:	4603      	mov	r3, r0
 800896e:	f003 0304 	and.w	r3, r3, #4
 8008972:	2b04      	cmp	r3, #4
 8008974:	d115      	bne.n	80089a2 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	685b      	ldr	r3, [r3, #4]
 800897c:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800897e:	69bb      	ldr	r3, [r7, #24]
 8008980:	f003 0304 	and.w	r3, r3, #4
 8008984:	2b00      	cmp	r3, #0
 8008986:	d002      	beq.n	800898e <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8008988:	6878      	ldr	r0, [r7, #4]
 800898a:	f007 fd8d 	bl	80104a8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	6859      	ldr	r1, [r3, #4]
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	69ba      	ldr	r2, [r7, #24]
 800899a:	430a      	orrs	r2, r1
 800899c:	605a      	str	r2, [r3, #4]
 800899e:	e000      	b.n	80089a2 <HAL_PCD_IRQHandler+0x93c>
      return;
 80089a0:	bf00      	nop
    }
  }
}
 80089a2:	3734      	adds	r7, #52	@ 0x34
 80089a4:	46bd      	mov	sp, r7
 80089a6:	bd90      	pop	{r4, r7, pc}

080089a8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80089a8:	b580      	push	{r7, lr}
 80089aa:	b082      	sub	sp, #8
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	6078      	str	r0, [r7, #4]
 80089b0:	460b      	mov	r3, r1
 80089b2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80089ba:	2b01      	cmp	r3, #1
 80089bc:	d101      	bne.n	80089c2 <HAL_PCD_SetAddress+0x1a>
 80089be:	2302      	movs	r3, #2
 80089c0:	e012      	b.n	80089e8 <HAL_PCD_SetAddress+0x40>
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	2201      	movs	r2, #1
 80089c6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	78fa      	ldrb	r2, [r7, #3]
 80089ce:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	78fa      	ldrb	r2, [r7, #3]
 80089d6:	4611      	mov	r1, r2
 80089d8:	4618      	mov	r0, r3
 80089da:	f005 f85f 	bl	800da9c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	2200      	movs	r2, #0
 80089e2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80089e6:	2300      	movs	r3, #0
}
 80089e8:	4618      	mov	r0, r3
 80089ea:	3708      	adds	r7, #8
 80089ec:	46bd      	mov	sp, r7
 80089ee:	bd80      	pop	{r7, pc}

080089f0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80089f0:	b580      	push	{r7, lr}
 80089f2:	b084      	sub	sp, #16
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	6078      	str	r0, [r7, #4]
 80089f8:	4608      	mov	r0, r1
 80089fa:	4611      	mov	r1, r2
 80089fc:	461a      	mov	r2, r3
 80089fe:	4603      	mov	r3, r0
 8008a00:	70fb      	strb	r3, [r7, #3]
 8008a02:	460b      	mov	r3, r1
 8008a04:	803b      	strh	r3, [r7, #0]
 8008a06:	4613      	mov	r3, r2
 8008a08:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008a0e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	da0f      	bge.n	8008a36 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008a16:	78fb      	ldrb	r3, [r7, #3]
 8008a18:	f003 020f 	and.w	r2, r3, #15
 8008a1c:	4613      	mov	r3, r2
 8008a1e:	00db      	lsls	r3, r3, #3
 8008a20:	4413      	add	r3, r2
 8008a22:	009b      	lsls	r3, r3, #2
 8008a24:	3310      	adds	r3, #16
 8008a26:	687a      	ldr	r2, [r7, #4]
 8008a28:	4413      	add	r3, r2
 8008a2a:	3304      	adds	r3, #4
 8008a2c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	2201      	movs	r2, #1
 8008a32:	705a      	strb	r2, [r3, #1]
 8008a34:	e00f      	b.n	8008a56 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008a36:	78fb      	ldrb	r3, [r7, #3]
 8008a38:	f003 020f 	and.w	r2, r3, #15
 8008a3c:	4613      	mov	r3, r2
 8008a3e:	00db      	lsls	r3, r3, #3
 8008a40:	4413      	add	r3, r2
 8008a42:	009b      	lsls	r3, r3, #2
 8008a44:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008a48:	687a      	ldr	r2, [r7, #4]
 8008a4a:	4413      	add	r3, r2
 8008a4c:	3304      	adds	r3, #4
 8008a4e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	2200      	movs	r2, #0
 8008a54:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8008a56:	78fb      	ldrb	r3, [r7, #3]
 8008a58:	f003 030f 	and.w	r3, r3, #15
 8008a5c:	b2da      	uxtb	r2, r3
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8008a62:	883b      	ldrh	r3, [r7, #0]
 8008a64:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	78ba      	ldrb	r2, [r7, #2]
 8008a70:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	785b      	ldrb	r3, [r3, #1]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d004      	beq.n	8008a84 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	781b      	ldrb	r3, [r3, #0]
 8008a7e:	461a      	mov	r2, r3
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8008a84:	78bb      	ldrb	r3, [r7, #2]
 8008a86:	2b02      	cmp	r3, #2
 8008a88:	d102      	bne.n	8008a90 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	2200      	movs	r2, #0
 8008a8e:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8008a96:	2b01      	cmp	r3, #1
 8008a98:	d101      	bne.n	8008a9e <HAL_PCD_EP_Open+0xae>
 8008a9a:	2302      	movs	r3, #2
 8008a9c:	e00e      	b.n	8008abc <HAL_PCD_EP_Open+0xcc>
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	2201      	movs	r2, #1
 8008aa2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	68f9      	ldr	r1, [r7, #12]
 8008aac:	4618      	mov	r0, r3
 8008aae:	f004 f9df 	bl	800ce70 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8008aba:	7afb      	ldrb	r3, [r7, #11]
}
 8008abc:	4618      	mov	r0, r3
 8008abe:	3710      	adds	r7, #16
 8008ac0:	46bd      	mov	sp, r7
 8008ac2:	bd80      	pop	{r7, pc}

08008ac4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	b084      	sub	sp, #16
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	6078      	str	r0, [r7, #4]
 8008acc:	460b      	mov	r3, r1
 8008ace:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008ad0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	da0f      	bge.n	8008af8 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008ad8:	78fb      	ldrb	r3, [r7, #3]
 8008ada:	f003 020f 	and.w	r2, r3, #15
 8008ade:	4613      	mov	r3, r2
 8008ae0:	00db      	lsls	r3, r3, #3
 8008ae2:	4413      	add	r3, r2
 8008ae4:	009b      	lsls	r3, r3, #2
 8008ae6:	3310      	adds	r3, #16
 8008ae8:	687a      	ldr	r2, [r7, #4]
 8008aea:	4413      	add	r3, r2
 8008aec:	3304      	adds	r3, #4
 8008aee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	2201      	movs	r2, #1
 8008af4:	705a      	strb	r2, [r3, #1]
 8008af6:	e00f      	b.n	8008b18 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008af8:	78fb      	ldrb	r3, [r7, #3]
 8008afa:	f003 020f 	and.w	r2, r3, #15
 8008afe:	4613      	mov	r3, r2
 8008b00:	00db      	lsls	r3, r3, #3
 8008b02:	4413      	add	r3, r2
 8008b04:	009b      	lsls	r3, r3, #2
 8008b06:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008b0a:	687a      	ldr	r2, [r7, #4]
 8008b0c:	4413      	add	r3, r2
 8008b0e:	3304      	adds	r3, #4
 8008b10:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	2200      	movs	r2, #0
 8008b16:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8008b18:	78fb      	ldrb	r3, [r7, #3]
 8008b1a:	f003 030f 	and.w	r3, r3, #15
 8008b1e:	b2da      	uxtb	r2, r3
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8008b2a:	2b01      	cmp	r3, #1
 8008b2c:	d101      	bne.n	8008b32 <HAL_PCD_EP_Close+0x6e>
 8008b2e:	2302      	movs	r3, #2
 8008b30:	e00e      	b.n	8008b50 <HAL_PCD_EP_Close+0x8c>
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	2201      	movs	r2, #1
 8008b36:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	68f9      	ldr	r1, [r7, #12]
 8008b40:	4618      	mov	r0, r3
 8008b42:	f004 fa1d 	bl	800cf80 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	2200      	movs	r2, #0
 8008b4a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8008b4e:	2300      	movs	r3, #0
}
 8008b50:	4618      	mov	r0, r3
 8008b52:	3710      	adds	r7, #16
 8008b54:	46bd      	mov	sp, r7
 8008b56:	bd80      	pop	{r7, pc}

08008b58 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008b58:	b580      	push	{r7, lr}
 8008b5a:	b086      	sub	sp, #24
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	60f8      	str	r0, [r7, #12]
 8008b60:	607a      	str	r2, [r7, #4]
 8008b62:	603b      	str	r3, [r7, #0]
 8008b64:	460b      	mov	r3, r1
 8008b66:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008b68:	7afb      	ldrb	r3, [r7, #11]
 8008b6a:	f003 020f 	and.w	r2, r3, #15
 8008b6e:	4613      	mov	r3, r2
 8008b70:	00db      	lsls	r3, r3, #3
 8008b72:	4413      	add	r3, r2
 8008b74:	009b      	lsls	r3, r3, #2
 8008b76:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008b7a:	68fa      	ldr	r2, [r7, #12]
 8008b7c:	4413      	add	r3, r2
 8008b7e:	3304      	adds	r3, #4
 8008b80:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008b82:	697b      	ldr	r3, [r7, #20]
 8008b84:	687a      	ldr	r2, [r7, #4]
 8008b86:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8008b88:	697b      	ldr	r3, [r7, #20]
 8008b8a:	683a      	ldr	r2, [r7, #0]
 8008b8c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8008b8e:	697b      	ldr	r3, [r7, #20]
 8008b90:	2200      	movs	r2, #0
 8008b92:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8008b94:	697b      	ldr	r3, [r7, #20]
 8008b96:	2200      	movs	r2, #0
 8008b98:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008b9a:	7afb      	ldrb	r3, [r7, #11]
 8008b9c:	f003 030f 	and.w	r3, r3, #15
 8008ba0:	b2da      	uxtb	r2, r3
 8008ba2:	697b      	ldr	r3, [r7, #20]
 8008ba4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	799b      	ldrb	r3, [r3, #6]
 8008baa:	2b01      	cmp	r3, #1
 8008bac:	d102      	bne.n	8008bb4 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8008bae:	687a      	ldr	r2, [r7, #4]
 8008bb0:	697b      	ldr	r3, [r7, #20]
 8008bb2:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	6818      	ldr	r0, [r3, #0]
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	799b      	ldrb	r3, [r3, #6]
 8008bbc:	461a      	mov	r2, r3
 8008bbe:	6979      	ldr	r1, [r7, #20]
 8008bc0:	f004 faba 	bl	800d138 <USB_EPStartXfer>

  return HAL_OK;
 8008bc4:	2300      	movs	r3, #0
}
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	3718      	adds	r7, #24
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	bd80      	pop	{r7, pc}

08008bce <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8008bce:	b480      	push	{r7}
 8008bd0:	b083      	sub	sp, #12
 8008bd2:	af00      	add	r7, sp, #0
 8008bd4:	6078      	str	r0, [r7, #4]
 8008bd6:	460b      	mov	r3, r1
 8008bd8:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8008bda:	78fb      	ldrb	r3, [r7, #3]
 8008bdc:	f003 020f 	and.w	r2, r3, #15
 8008be0:	6879      	ldr	r1, [r7, #4]
 8008be2:	4613      	mov	r3, r2
 8008be4:	00db      	lsls	r3, r3, #3
 8008be6:	4413      	add	r3, r2
 8008be8:	009b      	lsls	r3, r3, #2
 8008bea:	440b      	add	r3, r1
 8008bec:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8008bf0:	681b      	ldr	r3, [r3, #0]
}
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	370c      	adds	r7, #12
 8008bf6:	46bd      	mov	sp, r7
 8008bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bfc:	4770      	bx	lr

08008bfe <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008bfe:	b580      	push	{r7, lr}
 8008c00:	b086      	sub	sp, #24
 8008c02:	af00      	add	r7, sp, #0
 8008c04:	60f8      	str	r0, [r7, #12]
 8008c06:	607a      	str	r2, [r7, #4]
 8008c08:	603b      	str	r3, [r7, #0]
 8008c0a:	460b      	mov	r3, r1
 8008c0c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008c0e:	7afb      	ldrb	r3, [r7, #11]
 8008c10:	f003 020f 	and.w	r2, r3, #15
 8008c14:	4613      	mov	r3, r2
 8008c16:	00db      	lsls	r3, r3, #3
 8008c18:	4413      	add	r3, r2
 8008c1a:	009b      	lsls	r3, r3, #2
 8008c1c:	3310      	adds	r3, #16
 8008c1e:	68fa      	ldr	r2, [r7, #12]
 8008c20:	4413      	add	r3, r2
 8008c22:	3304      	adds	r3, #4
 8008c24:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008c26:	697b      	ldr	r3, [r7, #20]
 8008c28:	687a      	ldr	r2, [r7, #4]
 8008c2a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8008c2c:	697b      	ldr	r3, [r7, #20]
 8008c2e:	683a      	ldr	r2, [r7, #0]
 8008c30:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8008c32:	697b      	ldr	r3, [r7, #20]
 8008c34:	2200      	movs	r2, #0
 8008c36:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8008c38:	697b      	ldr	r3, [r7, #20]
 8008c3a:	2201      	movs	r2, #1
 8008c3c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008c3e:	7afb      	ldrb	r3, [r7, #11]
 8008c40:	f003 030f 	and.w	r3, r3, #15
 8008c44:	b2da      	uxtb	r2, r3
 8008c46:	697b      	ldr	r3, [r7, #20]
 8008c48:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	799b      	ldrb	r3, [r3, #6]
 8008c4e:	2b01      	cmp	r3, #1
 8008c50:	d102      	bne.n	8008c58 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8008c52:	687a      	ldr	r2, [r7, #4]
 8008c54:	697b      	ldr	r3, [r7, #20]
 8008c56:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	6818      	ldr	r0, [r3, #0]
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	799b      	ldrb	r3, [r3, #6]
 8008c60:	461a      	mov	r2, r3
 8008c62:	6979      	ldr	r1, [r7, #20]
 8008c64:	f004 fa68 	bl	800d138 <USB_EPStartXfer>

  return HAL_OK;
 8008c68:	2300      	movs	r3, #0
}
 8008c6a:	4618      	mov	r0, r3
 8008c6c:	3718      	adds	r7, #24
 8008c6e:	46bd      	mov	sp, r7
 8008c70:	bd80      	pop	{r7, pc}

08008c72 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008c72:	b580      	push	{r7, lr}
 8008c74:	b084      	sub	sp, #16
 8008c76:	af00      	add	r7, sp, #0
 8008c78:	6078      	str	r0, [r7, #4]
 8008c7a:	460b      	mov	r3, r1
 8008c7c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8008c7e:	78fb      	ldrb	r3, [r7, #3]
 8008c80:	f003 030f 	and.w	r3, r3, #15
 8008c84:	687a      	ldr	r2, [r7, #4]
 8008c86:	7912      	ldrb	r2, [r2, #4]
 8008c88:	4293      	cmp	r3, r2
 8008c8a:	d901      	bls.n	8008c90 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8008c8c:	2301      	movs	r3, #1
 8008c8e:	e04f      	b.n	8008d30 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008c90:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	da0f      	bge.n	8008cb8 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008c98:	78fb      	ldrb	r3, [r7, #3]
 8008c9a:	f003 020f 	and.w	r2, r3, #15
 8008c9e:	4613      	mov	r3, r2
 8008ca0:	00db      	lsls	r3, r3, #3
 8008ca2:	4413      	add	r3, r2
 8008ca4:	009b      	lsls	r3, r3, #2
 8008ca6:	3310      	adds	r3, #16
 8008ca8:	687a      	ldr	r2, [r7, #4]
 8008caa:	4413      	add	r3, r2
 8008cac:	3304      	adds	r3, #4
 8008cae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	2201      	movs	r2, #1
 8008cb4:	705a      	strb	r2, [r3, #1]
 8008cb6:	e00d      	b.n	8008cd4 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8008cb8:	78fa      	ldrb	r2, [r7, #3]
 8008cba:	4613      	mov	r3, r2
 8008cbc:	00db      	lsls	r3, r3, #3
 8008cbe:	4413      	add	r3, r2
 8008cc0:	009b      	lsls	r3, r3, #2
 8008cc2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008cc6:	687a      	ldr	r2, [r7, #4]
 8008cc8:	4413      	add	r3, r2
 8008cca:	3304      	adds	r3, #4
 8008ccc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	2201      	movs	r2, #1
 8008cd8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008cda:	78fb      	ldrb	r3, [r7, #3]
 8008cdc:	f003 030f 	and.w	r3, r3, #15
 8008ce0:	b2da      	uxtb	r2, r3
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8008cec:	2b01      	cmp	r3, #1
 8008cee:	d101      	bne.n	8008cf4 <HAL_PCD_EP_SetStall+0x82>
 8008cf0:	2302      	movs	r3, #2
 8008cf2:	e01d      	b.n	8008d30 <HAL_PCD_EP_SetStall+0xbe>
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	2201      	movs	r2, #1
 8008cf8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	68f9      	ldr	r1, [r7, #12]
 8008d02:	4618      	mov	r0, r3
 8008d04:	f004 fdf6 	bl	800d8f4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8008d08:	78fb      	ldrb	r3, [r7, #3]
 8008d0a:	f003 030f 	and.w	r3, r3, #15
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d109      	bne.n	8008d26 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	6818      	ldr	r0, [r3, #0]
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	7999      	ldrb	r1, [r3, #6]
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008d20:	461a      	mov	r2, r3
 8008d22:	f004 ffe7 	bl	800dcf4 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	2200      	movs	r2, #0
 8008d2a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8008d2e:	2300      	movs	r3, #0
}
 8008d30:	4618      	mov	r0, r3
 8008d32:	3710      	adds	r7, #16
 8008d34:	46bd      	mov	sp, r7
 8008d36:	bd80      	pop	{r7, pc}

08008d38 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008d38:	b580      	push	{r7, lr}
 8008d3a:	b084      	sub	sp, #16
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	6078      	str	r0, [r7, #4]
 8008d40:	460b      	mov	r3, r1
 8008d42:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8008d44:	78fb      	ldrb	r3, [r7, #3]
 8008d46:	f003 030f 	and.w	r3, r3, #15
 8008d4a:	687a      	ldr	r2, [r7, #4]
 8008d4c:	7912      	ldrb	r2, [r2, #4]
 8008d4e:	4293      	cmp	r3, r2
 8008d50:	d901      	bls.n	8008d56 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8008d52:	2301      	movs	r3, #1
 8008d54:	e042      	b.n	8008ddc <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008d56:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	da0f      	bge.n	8008d7e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008d5e:	78fb      	ldrb	r3, [r7, #3]
 8008d60:	f003 020f 	and.w	r2, r3, #15
 8008d64:	4613      	mov	r3, r2
 8008d66:	00db      	lsls	r3, r3, #3
 8008d68:	4413      	add	r3, r2
 8008d6a:	009b      	lsls	r3, r3, #2
 8008d6c:	3310      	adds	r3, #16
 8008d6e:	687a      	ldr	r2, [r7, #4]
 8008d70:	4413      	add	r3, r2
 8008d72:	3304      	adds	r3, #4
 8008d74:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	2201      	movs	r2, #1
 8008d7a:	705a      	strb	r2, [r3, #1]
 8008d7c:	e00f      	b.n	8008d9e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008d7e:	78fb      	ldrb	r3, [r7, #3]
 8008d80:	f003 020f 	and.w	r2, r3, #15
 8008d84:	4613      	mov	r3, r2
 8008d86:	00db      	lsls	r3, r3, #3
 8008d88:	4413      	add	r3, r2
 8008d8a:	009b      	lsls	r3, r3, #2
 8008d8c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008d90:	687a      	ldr	r2, [r7, #4]
 8008d92:	4413      	add	r3, r2
 8008d94:	3304      	adds	r3, #4
 8008d96:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	2200      	movs	r2, #0
 8008d9c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	2200      	movs	r2, #0
 8008da2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008da4:	78fb      	ldrb	r3, [r7, #3]
 8008da6:	f003 030f 	and.w	r3, r3, #15
 8008daa:	b2da      	uxtb	r2, r3
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8008db6:	2b01      	cmp	r3, #1
 8008db8:	d101      	bne.n	8008dbe <HAL_PCD_EP_ClrStall+0x86>
 8008dba:	2302      	movs	r3, #2
 8008dbc:	e00e      	b.n	8008ddc <HAL_PCD_EP_ClrStall+0xa4>
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	2201      	movs	r2, #1
 8008dc2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	68f9      	ldr	r1, [r7, #12]
 8008dcc:	4618      	mov	r0, r3
 8008dce:	f004 fdff 	bl	800d9d0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	2200      	movs	r2, #0
 8008dd6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8008dda:	2300      	movs	r3, #0
}
 8008ddc:	4618      	mov	r0, r3
 8008dde:	3710      	adds	r7, #16
 8008de0:	46bd      	mov	sp, r7
 8008de2:	bd80      	pop	{r7, pc}

08008de4 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008de4:	b580      	push	{r7, lr}
 8008de6:	b084      	sub	sp, #16
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	6078      	str	r0, [r7, #4]
 8008dec:	460b      	mov	r3, r1
 8008dee:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8008df0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	da0c      	bge.n	8008e12 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008df8:	78fb      	ldrb	r3, [r7, #3]
 8008dfa:	f003 020f 	and.w	r2, r3, #15
 8008dfe:	4613      	mov	r3, r2
 8008e00:	00db      	lsls	r3, r3, #3
 8008e02:	4413      	add	r3, r2
 8008e04:	009b      	lsls	r3, r3, #2
 8008e06:	3310      	adds	r3, #16
 8008e08:	687a      	ldr	r2, [r7, #4]
 8008e0a:	4413      	add	r3, r2
 8008e0c:	3304      	adds	r3, #4
 8008e0e:	60fb      	str	r3, [r7, #12]
 8008e10:	e00c      	b.n	8008e2c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008e12:	78fb      	ldrb	r3, [r7, #3]
 8008e14:	f003 020f 	and.w	r2, r3, #15
 8008e18:	4613      	mov	r3, r2
 8008e1a:	00db      	lsls	r3, r3, #3
 8008e1c:	4413      	add	r3, r2
 8008e1e:	009b      	lsls	r3, r3, #2
 8008e20:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008e24:	687a      	ldr	r2, [r7, #4]
 8008e26:	4413      	add	r3, r2
 8008e28:	3304      	adds	r3, #4
 8008e2a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	68f9      	ldr	r1, [r7, #12]
 8008e32:	4618      	mov	r0, r3
 8008e34:	f004 fc1e 	bl	800d674 <USB_EPStopXfer>
 8008e38:	4603      	mov	r3, r0
 8008e3a:	72fb      	strb	r3, [r7, #11]

  return ret;
 8008e3c:	7afb      	ldrb	r3, [r7, #11]
}
 8008e3e:	4618      	mov	r0, r3
 8008e40:	3710      	adds	r7, #16
 8008e42:	46bd      	mov	sp, r7
 8008e44:	bd80      	pop	{r7, pc}

08008e46 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008e46:	b580      	push	{r7, lr}
 8008e48:	b08a      	sub	sp, #40	@ 0x28
 8008e4a:	af02      	add	r7, sp, #8
 8008e4c:	6078      	str	r0, [r7, #4]
 8008e4e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e56:	697b      	ldr	r3, [r7, #20]
 8008e58:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8008e5a:	683a      	ldr	r2, [r7, #0]
 8008e5c:	4613      	mov	r3, r2
 8008e5e:	00db      	lsls	r3, r3, #3
 8008e60:	4413      	add	r3, r2
 8008e62:	009b      	lsls	r3, r3, #2
 8008e64:	3310      	adds	r3, #16
 8008e66:	687a      	ldr	r2, [r7, #4]
 8008e68:	4413      	add	r3, r2
 8008e6a:	3304      	adds	r3, #4
 8008e6c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	695a      	ldr	r2, [r3, #20]
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	691b      	ldr	r3, [r3, #16]
 8008e76:	429a      	cmp	r2, r3
 8008e78:	d901      	bls.n	8008e7e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8008e7a:	2301      	movs	r3, #1
 8008e7c:	e06b      	b.n	8008f56 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	691a      	ldr	r2, [r3, #16]
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	695b      	ldr	r3, [r3, #20]
 8008e86:	1ad3      	subs	r3, r2, r3
 8008e88:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	689b      	ldr	r3, [r3, #8]
 8008e8e:	69fa      	ldr	r2, [r7, #28]
 8008e90:	429a      	cmp	r2, r3
 8008e92:	d902      	bls.n	8008e9a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	689b      	ldr	r3, [r3, #8]
 8008e98:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8008e9a:	69fb      	ldr	r3, [r7, #28]
 8008e9c:	3303      	adds	r3, #3
 8008e9e:	089b      	lsrs	r3, r3, #2
 8008ea0:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008ea2:	e02a      	b.n	8008efa <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	691a      	ldr	r2, [r3, #16]
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	695b      	ldr	r3, [r3, #20]
 8008eac:	1ad3      	subs	r3, r2, r3
 8008eae:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	689b      	ldr	r3, [r3, #8]
 8008eb4:	69fa      	ldr	r2, [r7, #28]
 8008eb6:	429a      	cmp	r2, r3
 8008eb8:	d902      	bls.n	8008ec0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	689b      	ldr	r3, [r3, #8]
 8008ebe:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8008ec0:	69fb      	ldr	r3, [r7, #28]
 8008ec2:	3303      	adds	r3, #3
 8008ec4:	089b      	lsrs	r3, r3, #2
 8008ec6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	68d9      	ldr	r1, [r3, #12]
 8008ecc:	683b      	ldr	r3, [r7, #0]
 8008ece:	b2da      	uxtb	r2, r3
 8008ed0:	69fb      	ldr	r3, [r7, #28]
 8008ed2:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8008ed8:	9300      	str	r3, [sp, #0]
 8008eda:	4603      	mov	r3, r0
 8008edc:	6978      	ldr	r0, [r7, #20]
 8008ede:	f004 fc73 	bl	800d7c8 <USB_WritePacket>

    ep->xfer_buff  += len;
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	68da      	ldr	r2, [r3, #12]
 8008ee6:	69fb      	ldr	r3, [r7, #28]
 8008ee8:	441a      	add	r2, r3
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	695a      	ldr	r2, [r3, #20]
 8008ef2:	69fb      	ldr	r3, [r7, #28]
 8008ef4:	441a      	add	r2, r3
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008efa:	683b      	ldr	r3, [r7, #0]
 8008efc:	015a      	lsls	r2, r3, #5
 8008efe:	693b      	ldr	r3, [r7, #16]
 8008f00:	4413      	add	r3, r2
 8008f02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f06:	699b      	ldr	r3, [r3, #24]
 8008f08:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8008f0a:	69ba      	ldr	r2, [r7, #24]
 8008f0c:	429a      	cmp	r2, r3
 8008f0e:	d809      	bhi.n	8008f24 <PCD_WriteEmptyTxFifo+0xde>
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	695a      	ldr	r2, [r3, #20]
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008f18:	429a      	cmp	r2, r3
 8008f1a:	d203      	bcs.n	8008f24 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	691b      	ldr	r3, [r3, #16]
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d1bf      	bne.n	8008ea4 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	691a      	ldr	r2, [r3, #16]
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	695b      	ldr	r3, [r3, #20]
 8008f2c:	429a      	cmp	r2, r3
 8008f2e:	d811      	bhi.n	8008f54 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008f30:	683b      	ldr	r3, [r7, #0]
 8008f32:	f003 030f 	and.w	r3, r3, #15
 8008f36:	2201      	movs	r2, #1
 8008f38:	fa02 f303 	lsl.w	r3, r2, r3
 8008f3c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008f3e:	693b      	ldr	r3, [r7, #16]
 8008f40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f44:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008f46:	68bb      	ldr	r3, [r7, #8]
 8008f48:	43db      	mvns	r3, r3
 8008f4a:	6939      	ldr	r1, [r7, #16]
 8008f4c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008f50:	4013      	ands	r3, r2
 8008f52:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8008f54:	2300      	movs	r3, #0
}
 8008f56:	4618      	mov	r0, r3
 8008f58:	3720      	adds	r7, #32
 8008f5a:	46bd      	mov	sp, r7
 8008f5c:	bd80      	pop	{r7, pc}
	...

08008f60 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008f60:	b580      	push	{r7, lr}
 8008f62:	b088      	sub	sp, #32
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]
 8008f68:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f70:	69fb      	ldr	r3, [r7, #28]
 8008f72:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8008f74:	69fb      	ldr	r3, [r7, #28]
 8008f76:	333c      	adds	r3, #60	@ 0x3c
 8008f78:	3304      	adds	r3, #4
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8008f7e:	683b      	ldr	r3, [r7, #0]
 8008f80:	015a      	lsls	r2, r3, #5
 8008f82:	69bb      	ldr	r3, [r7, #24]
 8008f84:	4413      	add	r3, r2
 8008f86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f8a:	689b      	ldr	r3, [r3, #8]
 8008f8c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	799b      	ldrb	r3, [r3, #6]
 8008f92:	2b01      	cmp	r3, #1
 8008f94:	d17b      	bne.n	800908e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8008f96:	693b      	ldr	r3, [r7, #16]
 8008f98:	f003 0308 	and.w	r3, r3, #8
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d015      	beq.n	8008fcc <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008fa0:	697b      	ldr	r3, [r7, #20]
 8008fa2:	4a61      	ldr	r2, [pc, #388]	@ (8009128 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8008fa4:	4293      	cmp	r3, r2
 8008fa6:	f240 80b9 	bls.w	800911c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008faa:	693b      	ldr	r3, [r7, #16]
 8008fac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	f000 80b3 	beq.w	800911c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008fb6:	683b      	ldr	r3, [r7, #0]
 8008fb8:	015a      	lsls	r2, r3, #5
 8008fba:	69bb      	ldr	r3, [r7, #24]
 8008fbc:	4413      	add	r3, r2
 8008fbe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008fc2:	461a      	mov	r2, r3
 8008fc4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008fc8:	6093      	str	r3, [r2, #8]
 8008fca:	e0a7      	b.n	800911c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8008fcc:	693b      	ldr	r3, [r7, #16]
 8008fce:	f003 0320 	and.w	r3, r3, #32
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d009      	beq.n	8008fea <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008fd6:	683b      	ldr	r3, [r7, #0]
 8008fd8:	015a      	lsls	r2, r3, #5
 8008fda:	69bb      	ldr	r3, [r7, #24]
 8008fdc:	4413      	add	r3, r2
 8008fde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008fe2:	461a      	mov	r2, r3
 8008fe4:	2320      	movs	r3, #32
 8008fe6:	6093      	str	r3, [r2, #8]
 8008fe8:	e098      	b.n	800911c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8008fea:	693b      	ldr	r3, [r7, #16]
 8008fec:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	f040 8093 	bne.w	800911c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008ff6:	697b      	ldr	r3, [r7, #20]
 8008ff8:	4a4b      	ldr	r2, [pc, #300]	@ (8009128 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8008ffa:	4293      	cmp	r3, r2
 8008ffc:	d90f      	bls.n	800901e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008ffe:	693b      	ldr	r3, [r7, #16]
 8009000:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009004:	2b00      	cmp	r3, #0
 8009006:	d00a      	beq.n	800901e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009008:	683b      	ldr	r3, [r7, #0]
 800900a:	015a      	lsls	r2, r3, #5
 800900c:	69bb      	ldr	r3, [r7, #24]
 800900e:	4413      	add	r3, r2
 8009010:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009014:	461a      	mov	r2, r3
 8009016:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800901a:	6093      	str	r3, [r2, #8]
 800901c:	e07e      	b.n	800911c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800901e:	683a      	ldr	r2, [r7, #0]
 8009020:	4613      	mov	r3, r2
 8009022:	00db      	lsls	r3, r3, #3
 8009024:	4413      	add	r3, r2
 8009026:	009b      	lsls	r3, r3, #2
 8009028:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800902c:	687a      	ldr	r2, [r7, #4]
 800902e:	4413      	add	r3, r2
 8009030:	3304      	adds	r3, #4
 8009032:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	6a1a      	ldr	r2, [r3, #32]
 8009038:	683b      	ldr	r3, [r7, #0]
 800903a:	0159      	lsls	r1, r3, #5
 800903c:	69bb      	ldr	r3, [r7, #24]
 800903e:	440b      	add	r3, r1
 8009040:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009044:	691b      	ldr	r3, [r3, #16]
 8009046:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800904a:	1ad2      	subs	r2, r2, r3
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8009050:	683b      	ldr	r3, [r7, #0]
 8009052:	2b00      	cmp	r3, #0
 8009054:	d114      	bne.n	8009080 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	691b      	ldr	r3, [r3, #16]
 800905a:	2b00      	cmp	r3, #0
 800905c:	d109      	bne.n	8009072 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	6818      	ldr	r0, [r3, #0]
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009068:	461a      	mov	r2, r3
 800906a:	2101      	movs	r1, #1
 800906c:	f004 fe42 	bl	800dcf4 <USB_EP0_OutStart>
 8009070:	e006      	b.n	8009080 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	68da      	ldr	r2, [r3, #12]
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	695b      	ldr	r3, [r3, #20]
 800907a:	441a      	add	r2, r3
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009080:	683b      	ldr	r3, [r7, #0]
 8009082:	b2db      	uxtb	r3, r3
 8009084:	4619      	mov	r1, r3
 8009086:	6878      	ldr	r0, [r7, #4]
 8009088:	f007 f93c 	bl	8010304 <HAL_PCD_DataOutStageCallback>
 800908c:	e046      	b.n	800911c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800908e:	697b      	ldr	r3, [r7, #20]
 8009090:	4a26      	ldr	r2, [pc, #152]	@ (800912c <PCD_EP_OutXfrComplete_int+0x1cc>)
 8009092:	4293      	cmp	r3, r2
 8009094:	d124      	bne.n	80090e0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8009096:	693b      	ldr	r3, [r7, #16]
 8009098:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800909c:	2b00      	cmp	r3, #0
 800909e:	d00a      	beq.n	80090b6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80090a0:	683b      	ldr	r3, [r7, #0]
 80090a2:	015a      	lsls	r2, r3, #5
 80090a4:	69bb      	ldr	r3, [r7, #24]
 80090a6:	4413      	add	r3, r2
 80090a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090ac:	461a      	mov	r2, r3
 80090ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80090b2:	6093      	str	r3, [r2, #8]
 80090b4:	e032      	b.n	800911c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80090b6:	693b      	ldr	r3, [r7, #16]
 80090b8:	f003 0320 	and.w	r3, r3, #32
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d008      	beq.n	80090d2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80090c0:	683b      	ldr	r3, [r7, #0]
 80090c2:	015a      	lsls	r2, r3, #5
 80090c4:	69bb      	ldr	r3, [r7, #24]
 80090c6:	4413      	add	r3, r2
 80090c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090cc:	461a      	mov	r2, r3
 80090ce:	2320      	movs	r3, #32
 80090d0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80090d2:	683b      	ldr	r3, [r7, #0]
 80090d4:	b2db      	uxtb	r3, r3
 80090d6:	4619      	mov	r1, r3
 80090d8:	6878      	ldr	r0, [r7, #4]
 80090da:	f007 f913 	bl	8010304 <HAL_PCD_DataOutStageCallback>
 80090de:	e01d      	b.n	800911c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80090e0:	683b      	ldr	r3, [r7, #0]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d114      	bne.n	8009110 <PCD_EP_OutXfrComplete_int+0x1b0>
 80090e6:	6879      	ldr	r1, [r7, #4]
 80090e8:	683a      	ldr	r2, [r7, #0]
 80090ea:	4613      	mov	r3, r2
 80090ec:	00db      	lsls	r3, r3, #3
 80090ee:	4413      	add	r3, r2
 80090f0:	009b      	lsls	r3, r3, #2
 80090f2:	440b      	add	r3, r1
 80090f4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d108      	bne.n	8009110 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	6818      	ldr	r0, [r3, #0]
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009108:	461a      	mov	r2, r3
 800910a:	2100      	movs	r1, #0
 800910c:	f004 fdf2 	bl	800dcf4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009110:	683b      	ldr	r3, [r7, #0]
 8009112:	b2db      	uxtb	r3, r3
 8009114:	4619      	mov	r1, r3
 8009116:	6878      	ldr	r0, [r7, #4]
 8009118:	f007 f8f4 	bl	8010304 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800911c:	2300      	movs	r3, #0
}
 800911e:	4618      	mov	r0, r3
 8009120:	3720      	adds	r7, #32
 8009122:	46bd      	mov	sp, r7
 8009124:	bd80      	pop	{r7, pc}
 8009126:	bf00      	nop
 8009128:	4f54300a 	.word	0x4f54300a
 800912c:	4f54310a 	.word	0x4f54310a

08009130 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009130:	b580      	push	{r7, lr}
 8009132:	b086      	sub	sp, #24
 8009134:	af00      	add	r7, sp, #0
 8009136:	6078      	str	r0, [r7, #4]
 8009138:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009140:	697b      	ldr	r3, [r7, #20]
 8009142:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8009144:	697b      	ldr	r3, [r7, #20]
 8009146:	333c      	adds	r3, #60	@ 0x3c
 8009148:	3304      	adds	r3, #4
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800914e:	683b      	ldr	r3, [r7, #0]
 8009150:	015a      	lsls	r2, r3, #5
 8009152:	693b      	ldr	r3, [r7, #16]
 8009154:	4413      	add	r3, r2
 8009156:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800915a:	689b      	ldr	r3, [r3, #8]
 800915c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	4a15      	ldr	r2, [pc, #84]	@ (80091b8 <PCD_EP_OutSetupPacket_int+0x88>)
 8009162:	4293      	cmp	r3, r2
 8009164:	d90e      	bls.n	8009184 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009166:	68bb      	ldr	r3, [r7, #8]
 8009168:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800916c:	2b00      	cmp	r3, #0
 800916e:	d009      	beq.n	8009184 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009170:	683b      	ldr	r3, [r7, #0]
 8009172:	015a      	lsls	r2, r3, #5
 8009174:	693b      	ldr	r3, [r7, #16]
 8009176:	4413      	add	r3, r2
 8009178:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800917c:	461a      	mov	r2, r3
 800917e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009182:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8009184:	6878      	ldr	r0, [r7, #4]
 8009186:	f007 f8ab 	bl	80102e0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	4a0a      	ldr	r2, [pc, #40]	@ (80091b8 <PCD_EP_OutSetupPacket_int+0x88>)
 800918e:	4293      	cmp	r3, r2
 8009190:	d90c      	bls.n	80091ac <PCD_EP_OutSetupPacket_int+0x7c>
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	799b      	ldrb	r3, [r3, #6]
 8009196:	2b01      	cmp	r3, #1
 8009198:	d108      	bne.n	80091ac <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	6818      	ldr	r0, [r3, #0]
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80091a4:	461a      	mov	r2, r3
 80091a6:	2101      	movs	r1, #1
 80091a8:	f004 fda4 	bl	800dcf4 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80091ac:	2300      	movs	r3, #0
}
 80091ae:	4618      	mov	r0, r3
 80091b0:	3718      	adds	r7, #24
 80091b2:	46bd      	mov	sp, r7
 80091b4:	bd80      	pop	{r7, pc}
 80091b6:	bf00      	nop
 80091b8:	4f54300a 	.word	0x4f54300a

080091bc <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80091bc:	b480      	push	{r7}
 80091be:	b085      	sub	sp, #20
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	6078      	str	r0, [r7, #4]
 80091c4:	460b      	mov	r3, r1
 80091c6:	70fb      	strb	r3, [r7, #3]
 80091c8:	4613      	mov	r3, r2
 80091ca:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091d2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80091d4:	78fb      	ldrb	r3, [r7, #3]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d107      	bne.n	80091ea <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80091da:	883b      	ldrh	r3, [r7, #0]
 80091dc:	0419      	lsls	r1, r3, #16
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	68ba      	ldr	r2, [r7, #8]
 80091e4:	430a      	orrs	r2, r1
 80091e6:	629a      	str	r2, [r3, #40]	@ 0x28
 80091e8:	e028      	b.n	800923c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091f0:	0c1b      	lsrs	r3, r3, #16
 80091f2:	68ba      	ldr	r2, [r7, #8]
 80091f4:	4413      	add	r3, r2
 80091f6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80091f8:	2300      	movs	r3, #0
 80091fa:	73fb      	strb	r3, [r7, #15]
 80091fc:	e00d      	b.n	800921a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681a      	ldr	r2, [r3, #0]
 8009202:	7bfb      	ldrb	r3, [r7, #15]
 8009204:	3340      	adds	r3, #64	@ 0x40
 8009206:	009b      	lsls	r3, r3, #2
 8009208:	4413      	add	r3, r2
 800920a:	685b      	ldr	r3, [r3, #4]
 800920c:	0c1b      	lsrs	r3, r3, #16
 800920e:	68ba      	ldr	r2, [r7, #8]
 8009210:	4413      	add	r3, r2
 8009212:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009214:	7bfb      	ldrb	r3, [r7, #15]
 8009216:	3301      	adds	r3, #1
 8009218:	73fb      	strb	r3, [r7, #15]
 800921a:	7bfa      	ldrb	r2, [r7, #15]
 800921c:	78fb      	ldrb	r3, [r7, #3]
 800921e:	3b01      	subs	r3, #1
 8009220:	429a      	cmp	r2, r3
 8009222:	d3ec      	bcc.n	80091fe <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8009224:	883b      	ldrh	r3, [r7, #0]
 8009226:	0418      	lsls	r0, r3, #16
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	6819      	ldr	r1, [r3, #0]
 800922c:	78fb      	ldrb	r3, [r7, #3]
 800922e:	3b01      	subs	r3, #1
 8009230:	68ba      	ldr	r2, [r7, #8]
 8009232:	4302      	orrs	r2, r0
 8009234:	3340      	adds	r3, #64	@ 0x40
 8009236:	009b      	lsls	r3, r3, #2
 8009238:	440b      	add	r3, r1
 800923a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800923c:	2300      	movs	r3, #0
}
 800923e:	4618      	mov	r0, r3
 8009240:	3714      	adds	r7, #20
 8009242:	46bd      	mov	sp, r7
 8009244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009248:	4770      	bx	lr

0800924a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800924a:	b480      	push	{r7}
 800924c:	b083      	sub	sp, #12
 800924e:	af00      	add	r7, sp, #0
 8009250:	6078      	str	r0, [r7, #4]
 8009252:	460b      	mov	r3, r1
 8009254:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	887a      	ldrh	r2, [r7, #2]
 800925c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800925e:	2300      	movs	r3, #0
}
 8009260:	4618      	mov	r0, r3
 8009262:	370c      	adds	r7, #12
 8009264:	46bd      	mov	sp, r7
 8009266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800926a:	4770      	bx	lr

0800926c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800926c:	b480      	push	{r7}
 800926e:	b083      	sub	sp, #12
 8009270:	af00      	add	r7, sp, #0
 8009272:	6078      	str	r0, [r7, #4]
 8009274:	460b      	mov	r3, r1
 8009276:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8009278:	bf00      	nop
 800927a:	370c      	adds	r7, #12
 800927c:	46bd      	mov	sp, r7
 800927e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009282:	4770      	bx	lr

08009284 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009284:	b580      	push	{r7, lr}
 8009286:	b086      	sub	sp, #24
 8009288:	af00      	add	r7, sp, #0
 800928a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d101      	bne.n	8009296 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009292:	2301      	movs	r3, #1
 8009294:	e267      	b.n	8009766 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	f003 0301 	and.w	r3, r3, #1
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d075      	beq.n	800938e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80092a2:	4b88      	ldr	r3, [pc, #544]	@ (80094c4 <HAL_RCC_OscConfig+0x240>)
 80092a4:	689b      	ldr	r3, [r3, #8]
 80092a6:	f003 030c 	and.w	r3, r3, #12
 80092aa:	2b04      	cmp	r3, #4
 80092ac:	d00c      	beq.n	80092c8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80092ae:	4b85      	ldr	r3, [pc, #532]	@ (80094c4 <HAL_RCC_OscConfig+0x240>)
 80092b0:	689b      	ldr	r3, [r3, #8]
 80092b2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80092b6:	2b08      	cmp	r3, #8
 80092b8:	d112      	bne.n	80092e0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80092ba:	4b82      	ldr	r3, [pc, #520]	@ (80094c4 <HAL_RCC_OscConfig+0x240>)
 80092bc:	685b      	ldr	r3, [r3, #4]
 80092be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80092c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80092c6:	d10b      	bne.n	80092e0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80092c8:	4b7e      	ldr	r3, [pc, #504]	@ (80094c4 <HAL_RCC_OscConfig+0x240>)
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d05b      	beq.n	800938c <HAL_RCC_OscConfig+0x108>
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	685b      	ldr	r3, [r3, #4]
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d157      	bne.n	800938c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80092dc:	2301      	movs	r3, #1
 80092de:	e242      	b.n	8009766 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	685b      	ldr	r3, [r3, #4]
 80092e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80092e8:	d106      	bne.n	80092f8 <HAL_RCC_OscConfig+0x74>
 80092ea:	4b76      	ldr	r3, [pc, #472]	@ (80094c4 <HAL_RCC_OscConfig+0x240>)
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	4a75      	ldr	r2, [pc, #468]	@ (80094c4 <HAL_RCC_OscConfig+0x240>)
 80092f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80092f4:	6013      	str	r3, [r2, #0]
 80092f6:	e01d      	b.n	8009334 <HAL_RCC_OscConfig+0xb0>
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	685b      	ldr	r3, [r3, #4]
 80092fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009300:	d10c      	bne.n	800931c <HAL_RCC_OscConfig+0x98>
 8009302:	4b70      	ldr	r3, [pc, #448]	@ (80094c4 <HAL_RCC_OscConfig+0x240>)
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	4a6f      	ldr	r2, [pc, #444]	@ (80094c4 <HAL_RCC_OscConfig+0x240>)
 8009308:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800930c:	6013      	str	r3, [r2, #0]
 800930e:	4b6d      	ldr	r3, [pc, #436]	@ (80094c4 <HAL_RCC_OscConfig+0x240>)
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	4a6c      	ldr	r2, [pc, #432]	@ (80094c4 <HAL_RCC_OscConfig+0x240>)
 8009314:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009318:	6013      	str	r3, [r2, #0]
 800931a:	e00b      	b.n	8009334 <HAL_RCC_OscConfig+0xb0>
 800931c:	4b69      	ldr	r3, [pc, #420]	@ (80094c4 <HAL_RCC_OscConfig+0x240>)
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	4a68      	ldr	r2, [pc, #416]	@ (80094c4 <HAL_RCC_OscConfig+0x240>)
 8009322:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009326:	6013      	str	r3, [r2, #0]
 8009328:	4b66      	ldr	r3, [pc, #408]	@ (80094c4 <HAL_RCC_OscConfig+0x240>)
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	4a65      	ldr	r2, [pc, #404]	@ (80094c4 <HAL_RCC_OscConfig+0x240>)
 800932e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009332:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	685b      	ldr	r3, [r3, #4]
 8009338:	2b00      	cmp	r3, #0
 800933a:	d013      	beq.n	8009364 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800933c:	f7fd f8ba 	bl	80064b4 <HAL_GetTick>
 8009340:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009342:	e008      	b.n	8009356 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009344:	f7fd f8b6 	bl	80064b4 <HAL_GetTick>
 8009348:	4602      	mov	r2, r0
 800934a:	693b      	ldr	r3, [r7, #16]
 800934c:	1ad3      	subs	r3, r2, r3
 800934e:	2b64      	cmp	r3, #100	@ 0x64
 8009350:	d901      	bls.n	8009356 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009352:	2303      	movs	r3, #3
 8009354:	e207      	b.n	8009766 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009356:	4b5b      	ldr	r3, [pc, #364]	@ (80094c4 <HAL_RCC_OscConfig+0x240>)
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800935e:	2b00      	cmp	r3, #0
 8009360:	d0f0      	beq.n	8009344 <HAL_RCC_OscConfig+0xc0>
 8009362:	e014      	b.n	800938e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009364:	f7fd f8a6 	bl	80064b4 <HAL_GetTick>
 8009368:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800936a:	e008      	b.n	800937e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800936c:	f7fd f8a2 	bl	80064b4 <HAL_GetTick>
 8009370:	4602      	mov	r2, r0
 8009372:	693b      	ldr	r3, [r7, #16]
 8009374:	1ad3      	subs	r3, r2, r3
 8009376:	2b64      	cmp	r3, #100	@ 0x64
 8009378:	d901      	bls.n	800937e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800937a:	2303      	movs	r3, #3
 800937c:	e1f3      	b.n	8009766 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800937e:	4b51      	ldr	r3, [pc, #324]	@ (80094c4 <HAL_RCC_OscConfig+0x240>)
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009386:	2b00      	cmp	r3, #0
 8009388:	d1f0      	bne.n	800936c <HAL_RCC_OscConfig+0xe8>
 800938a:	e000      	b.n	800938e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800938c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	f003 0302 	and.w	r3, r3, #2
 8009396:	2b00      	cmp	r3, #0
 8009398:	d063      	beq.n	8009462 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800939a:	4b4a      	ldr	r3, [pc, #296]	@ (80094c4 <HAL_RCC_OscConfig+0x240>)
 800939c:	689b      	ldr	r3, [r3, #8]
 800939e:	f003 030c 	and.w	r3, r3, #12
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d00b      	beq.n	80093be <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80093a6:	4b47      	ldr	r3, [pc, #284]	@ (80094c4 <HAL_RCC_OscConfig+0x240>)
 80093a8:	689b      	ldr	r3, [r3, #8]
 80093aa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80093ae:	2b08      	cmp	r3, #8
 80093b0:	d11c      	bne.n	80093ec <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80093b2:	4b44      	ldr	r3, [pc, #272]	@ (80094c4 <HAL_RCC_OscConfig+0x240>)
 80093b4:	685b      	ldr	r3, [r3, #4]
 80093b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d116      	bne.n	80093ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80093be:	4b41      	ldr	r3, [pc, #260]	@ (80094c4 <HAL_RCC_OscConfig+0x240>)
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	f003 0302 	and.w	r3, r3, #2
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d005      	beq.n	80093d6 <HAL_RCC_OscConfig+0x152>
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	68db      	ldr	r3, [r3, #12]
 80093ce:	2b01      	cmp	r3, #1
 80093d0:	d001      	beq.n	80093d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80093d2:	2301      	movs	r3, #1
 80093d4:	e1c7      	b.n	8009766 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80093d6:	4b3b      	ldr	r3, [pc, #236]	@ (80094c4 <HAL_RCC_OscConfig+0x240>)
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	691b      	ldr	r3, [r3, #16]
 80093e2:	00db      	lsls	r3, r3, #3
 80093e4:	4937      	ldr	r1, [pc, #220]	@ (80094c4 <HAL_RCC_OscConfig+0x240>)
 80093e6:	4313      	orrs	r3, r2
 80093e8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80093ea:	e03a      	b.n	8009462 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	68db      	ldr	r3, [r3, #12]
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d020      	beq.n	8009436 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80093f4:	4b34      	ldr	r3, [pc, #208]	@ (80094c8 <HAL_RCC_OscConfig+0x244>)
 80093f6:	2201      	movs	r2, #1
 80093f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80093fa:	f7fd f85b 	bl	80064b4 <HAL_GetTick>
 80093fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009400:	e008      	b.n	8009414 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009402:	f7fd f857 	bl	80064b4 <HAL_GetTick>
 8009406:	4602      	mov	r2, r0
 8009408:	693b      	ldr	r3, [r7, #16]
 800940a:	1ad3      	subs	r3, r2, r3
 800940c:	2b02      	cmp	r3, #2
 800940e:	d901      	bls.n	8009414 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8009410:	2303      	movs	r3, #3
 8009412:	e1a8      	b.n	8009766 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009414:	4b2b      	ldr	r3, [pc, #172]	@ (80094c4 <HAL_RCC_OscConfig+0x240>)
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	f003 0302 	and.w	r3, r3, #2
 800941c:	2b00      	cmp	r3, #0
 800941e:	d0f0      	beq.n	8009402 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009420:	4b28      	ldr	r3, [pc, #160]	@ (80094c4 <HAL_RCC_OscConfig+0x240>)
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	691b      	ldr	r3, [r3, #16]
 800942c:	00db      	lsls	r3, r3, #3
 800942e:	4925      	ldr	r1, [pc, #148]	@ (80094c4 <HAL_RCC_OscConfig+0x240>)
 8009430:	4313      	orrs	r3, r2
 8009432:	600b      	str	r3, [r1, #0]
 8009434:	e015      	b.n	8009462 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009436:	4b24      	ldr	r3, [pc, #144]	@ (80094c8 <HAL_RCC_OscConfig+0x244>)
 8009438:	2200      	movs	r2, #0
 800943a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800943c:	f7fd f83a 	bl	80064b4 <HAL_GetTick>
 8009440:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009442:	e008      	b.n	8009456 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009444:	f7fd f836 	bl	80064b4 <HAL_GetTick>
 8009448:	4602      	mov	r2, r0
 800944a:	693b      	ldr	r3, [r7, #16]
 800944c:	1ad3      	subs	r3, r2, r3
 800944e:	2b02      	cmp	r3, #2
 8009450:	d901      	bls.n	8009456 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8009452:	2303      	movs	r3, #3
 8009454:	e187      	b.n	8009766 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009456:	4b1b      	ldr	r3, [pc, #108]	@ (80094c4 <HAL_RCC_OscConfig+0x240>)
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	f003 0302 	and.w	r3, r3, #2
 800945e:	2b00      	cmp	r3, #0
 8009460:	d1f0      	bne.n	8009444 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	f003 0308 	and.w	r3, r3, #8
 800946a:	2b00      	cmp	r3, #0
 800946c:	d036      	beq.n	80094dc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	695b      	ldr	r3, [r3, #20]
 8009472:	2b00      	cmp	r3, #0
 8009474:	d016      	beq.n	80094a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009476:	4b15      	ldr	r3, [pc, #84]	@ (80094cc <HAL_RCC_OscConfig+0x248>)
 8009478:	2201      	movs	r2, #1
 800947a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800947c:	f7fd f81a 	bl	80064b4 <HAL_GetTick>
 8009480:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009482:	e008      	b.n	8009496 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009484:	f7fd f816 	bl	80064b4 <HAL_GetTick>
 8009488:	4602      	mov	r2, r0
 800948a:	693b      	ldr	r3, [r7, #16]
 800948c:	1ad3      	subs	r3, r2, r3
 800948e:	2b02      	cmp	r3, #2
 8009490:	d901      	bls.n	8009496 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8009492:	2303      	movs	r3, #3
 8009494:	e167      	b.n	8009766 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009496:	4b0b      	ldr	r3, [pc, #44]	@ (80094c4 <HAL_RCC_OscConfig+0x240>)
 8009498:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800949a:	f003 0302 	and.w	r3, r3, #2
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d0f0      	beq.n	8009484 <HAL_RCC_OscConfig+0x200>
 80094a2:	e01b      	b.n	80094dc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80094a4:	4b09      	ldr	r3, [pc, #36]	@ (80094cc <HAL_RCC_OscConfig+0x248>)
 80094a6:	2200      	movs	r2, #0
 80094a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80094aa:	f7fd f803 	bl	80064b4 <HAL_GetTick>
 80094ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80094b0:	e00e      	b.n	80094d0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80094b2:	f7fc ffff 	bl	80064b4 <HAL_GetTick>
 80094b6:	4602      	mov	r2, r0
 80094b8:	693b      	ldr	r3, [r7, #16]
 80094ba:	1ad3      	subs	r3, r2, r3
 80094bc:	2b02      	cmp	r3, #2
 80094be:	d907      	bls.n	80094d0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80094c0:	2303      	movs	r3, #3
 80094c2:	e150      	b.n	8009766 <HAL_RCC_OscConfig+0x4e2>
 80094c4:	40023800 	.word	0x40023800
 80094c8:	42470000 	.word	0x42470000
 80094cc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80094d0:	4b88      	ldr	r3, [pc, #544]	@ (80096f4 <HAL_RCC_OscConfig+0x470>)
 80094d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80094d4:	f003 0302 	and.w	r3, r3, #2
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d1ea      	bne.n	80094b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	f003 0304 	and.w	r3, r3, #4
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	f000 8097 	beq.w	8009618 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80094ea:	2300      	movs	r3, #0
 80094ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80094ee:	4b81      	ldr	r3, [pc, #516]	@ (80096f4 <HAL_RCC_OscConfig+0x470>)
 80094f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d10f      	bne.n	800951a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80094fa:	2300      	movs	r3, #0
 80094fc:	60bb      	str	r3, [r7, #8]
 80094fe:	4b7d      	ldr	r3, [pc, #500]	@ (80096f4 <HAL_RCC_OscConfig+0x470>)
 8009500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009502:	4a7c      	ldr	r2, [pc, #496]	@ (80096f4 <HAL_RCC_OscConfig+0x470>)
 8009504:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009508:	6413      	str	r3, [r2, #64]	@ 0x40
 800950a:	4b7a      	ldr	r3, [pc, #488]	@ (80096f4 <HAL_RCC_OscConfig+0x470>)
 800950c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800950e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009512:	60bb      	str	r3, [r7, #8]
 8009514:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009516:	2301      	movs	r3, #1
 8009518:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800951a:	4b77      	ldr	r3, [pc, #476]	@ (80096f8 <HAL_RCC_OscConfig+0x474>)
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009522:	2b00      	cmp	r3, #0
 8009524:	d118      	bne.n	8009558 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009526:	4b74      	ldr	r3, [pc, #464]	@ (80096f8 <HAL_RCC_OscConfig+0x474>)
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	4a73      	ldr	r2, [pc, #460]	@ (80096f8 <HAL_RCC_OscConfig+0x474>)
 800952c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009530:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009532:	f7fc ffbf 	bl	80064b4 <HAL_GetTick>
 8009536:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009538:	e008      	b.n	800954c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800953a:	f7fc ffbb 	bl	80064b4 <HAL_GetTick>
 800953e:	4602      	mov	r2, r0
 8009540:	693b      	ldr	r3, [r7, #16]
 8009542:	1ad3      	subs	r3, r2, r3
 8009544:	2b02      	cmp	r3, #2
 8009546:	d901      	bls.n	800954c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8009548:	2303      	movs	r3, #3
 800954a:	e10c      	b.n	8009766 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800954c:	4b6a      	ldr	r3, [pc, #424]	@ (80096f8 <HAL_RCC_OscConfig+0x474>)
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009554:	2b00      	cmp	r3, #0
 8009556:	d0f0      	beq.n	800953a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	689b      	ldr	r3, [r3, #8]
 800955c:	2b01      	cmp	r3, #1
 800955e:	d106      	bne.n	800956e <HAL_RCC_OscConfig+0x2ea>
 8009560:	4b64      	ldr	r3, [pc, #400]	@ (80096f4 <HAL_RCC_OscConfig+0x470>)
 8009562:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009564:	4a63      	ldr	r2, [pc, #396]	@ (80096f4 <HAL_RCC_OscConfig+0x470>)
 8009566:	f043 0301 	orr.w	r3, r3, #1
 800956a:	6713      	str	r3, [r2, #112]	@ 0x70
 800956c:	e01c      	b.n	80095a8 <HAL_RCC_OscConfig+0x324>
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	689b      	ldr	r3, [r3, #8]
 8009572:	2b05      	cmp	r3, #5
 8009574:	d10c      	bne.n	8009590 <HAL_RCC_OscConfig+0x30c>
 8009576:	4b5f      	ldr	r3, [pc, #380]	@ (80096f4 <HAL_RCC_OscConfig+0x470>)
 8009578:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800957a:	4a5e      	ldr	r2, [pc, #376]	@ (80096f4 <HAL_RCC_OscConfig+0x470>)
 800957c:	f043 0304 	orr.w	r3, r3, #4
 8009580:	6713      	str	r3, [r2, #112]	@ 0x70
 8009582:	4b5c      	ldr	r3, [pc, #368]	@ (80096f4 <HAL_RCC_OscConfig+0x470>)
 8009584:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009586:	4a5b      	ldr	r2, [pc, #364]	@ (80096f4 <HAL_RCC_OscConfig+0x470>)
 8009588:	f043 0301 	orr.w	r3, r3, #1
 800958c:	6713      	str	r3, [r2, #112]	@ 0x70
 800958e:	e00b      	b.n	80095a8 <HAL_RCC_OscConfig+0x324>
 8009590:	4b58      	ldr	r3, [pc, #352]	@ (80096f4 <HAL_RCC_OscConfig+0x470>)
 8009592:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009594:	4a57      	ldr	r2, [pc, #348]	@ (80096f4 <HAL_RCC_OscConfig+0x470>)
 8009596:	f023 0301 	bic.w	r3, r3, #1
 800959a:	6713      	str	r3, [r2, #112]	@ 0x70
 800959c:	4b55      	ldr	r3, [pc, #340]	@ (80096f4 <HAL_RCC_OscConfig+0x470>)
 800959e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80095a0:	4a54      	ldr	r2, [pc, #336]	@ (80096f4 <HAL_RCC_OscConfig+0x470>)
 80095a2:	f023 0304 	bic.w	r3, r3, #4
 80095a6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	689b      	ldr	r3, [r3, #8]
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d015      	beq.n	80095dc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80095b0:	f7fc ff80 	bl	80064b4 <HAL_GetTick>
 80095b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80095b6:	e00a      	b.n	80095ce <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80095b8:	f7fc ff7c 	bl	80064b4 <HAL_GetTick>
 80095bc:	4602      	mov	r2, r0
 80095be:	693b      	ldr	r3, [r7, #16]
 80095c0:	1ad3      	subs	r3, r2, r3
 80095c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80095c6:	4293      	cmp	r3, r2
 80095c8:	d901      	bls.n	80095ce <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80095ca:	2303      	movs	r3, #3
 80095cc:	e0cb      	b.n	8009766 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80095ce:	4b49      	ldr	r3, [pc, #292]	@ (80096f4 <HAL_RCC_OscConfig+0x470>)
 80095d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80095d2:	f003 0302 	and.w	r3, r3, #2
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d0ee      	beq.n	80095b8 <HAL_RCC_OscConfig+0x334>
 80095da:	e014      	b.n	8009606 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80095dc:	f7fc ff6a 	bl	80064b4 <HAL_GetTick>
 80095e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80095e2:	e00a      	b.n	80095fa <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80095e4:	f7fc ff66 	bl	80064b4 <HAL_GetTick>
 80095e8:	4602      	mov	r2, r0
 80095ea:	693b      	ldr	r3, [r7, #16]
 80095ec:	1ad3      	subs	r3, r2, r3
 80095ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80095f2:	4293      	cmp	r3, r2
 80095f4:	d901      	bls.n	80095fa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80095f6:	2303      	movs	r3, #3
 80095f8:	e0b5      	b.n	8009766 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80095fa:	4b3e      	ldr	r3, [pc, #248]	@ (80096f4 <HAL_RCC_OscConfig+0x470>)
 80095fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80095fe:	f003 0302 	and.w	r3, r3, #2
 8009602:	2b00      	cmp	r3, #0
 8009604:	d1ee      	bne.n	80095e4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009606:	7dfb      	ldrb	r3, [r7, #23]
 8009608:	2b01      	cmp	r3, #1
 800960a:	d105      	bne.n	8009618 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800960c:	4b39      	ldr	r3, [pc, #228]	@ (80096f4 <HAL_RCC_OscConfig+0x470>)
 800960e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009610:	4a38      	ldr	r2, [pc, #224]	@ (80096f4 <HAL_RCC_OscConfig+0x470>)
 8009612:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009616:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	699b      	ldr	r3, [r3, #24]
 800961c:	2b00      	cmp	r3, #0
 800961e:	f000 80a1 	beq.w	8009764 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009622:	4b34      	ldr	r3, [pc, #208]	@ (80096f4 <HAL_RCC_OscConfig+0x470>)
 8009624:	689b      	ldr	r3, [r3, #8]
 8009626:	f003 030c 	and.w	r3, r3, #12
 800962a:	2b08      	cmp	r3, #8
 800962c:	d05c      	beq.n	80096e8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	699b      	ldr	r3, [r3, #24]
 8009632:	2b02      	cmp	r3, #2
 8009634:	d141      	bne.n	80096ba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009636:	4b31      	ldr	r3, [pc, #196]	@ (80096fc <HAL_RCC_OscConfig+0x478>)
 8009638:	2200      	movs	r2, #0
 800963a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800963c:	f7fc ff3a 	bl	80064b4 <HAL_GetTick>
 8009640:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009642:	e008      	b.n	8009656 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009644:	f7fc ff36 	bl	80064b4 <HAL_GetTick>
 8009648:	4602      	mov	r2, r0
 800964a:	693b      	ldr	r3, [r7, #16]
 800964c:	1ad3      	subs	r3, r2, r3
 800964e:	2b02      	cmp	r3, #2
 8009650:	d901      	bls.n	8009656 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8009652:	2303      	movs	r3, #3
 8009654:	e087      	b.n	8009766 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009656:	4b27      	ldr	r3, [pc, #156]	@ (80096f4 <HAL_RCC_OscConfig+0x470>)
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800965e:	2b00      	cmp	r3, #0
 8009660:	d1f0      	bne.n	8009644 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	69da      	ldr	r2, [r3, #28]
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	6a1b      	ldr	r3, [r3, #32]
 800966a:	431a      	orrs	r2, r3
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009670:	019b      	lsls	r3, r3, #6
 8009672:	431a      	orrs	r2, r3
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009678:	085b      	lsrs	r3, r3, #1
 800967a:	3b01      	subs	r3, #1
 800967c:	041b      	lsls	r3, r3, #16
 800967e:	431a      	orrs	r2, r3
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009684:	061b      	lsls	r3, r3, #24
 8009686:	491b      	ldr	r1, [pc, #108]	@ (80096f4 <HAL_RCC_OscConfig+0x470>)
 8009688:	4313      	orrs	r3, r2
 800968a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800968c:	4b1b      	ldr	r3, [pc, #108]	@ (80096fc <HAL_RCC_OscConfig+0x478>)
 800968e:	2201      	movs	r2, #1
 8009690:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009692:	f7fc ff0f 	bl	80064b4 <HAL_GetTick>
 8009696:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009698:	e008      	b.n	80096ac <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800969a:	f7fc ff0b 	bl	80064b4 <HAL_GetTick>
 800969e:	4602      	mov	r2, r0
 80096a0:	693b      	ldr	r3, [r7, #16]
 80096a2:	1ad3      	subs	r3, r2, r3
 80096a4:	2b02      	cmp	r3, #2
 80096a6:	d901      	bls.n	80096ac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80096a8:	2303      	movs	r3, #3
 80096aa:	e05c      	b.n	8009766 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80096ac:	4b11      	ldr	r3, [pc, #68]	@ (80096f4 <HAL_RCC_OscConfig+0x470>)
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d0f0      	beq.n	800969a <HAL_RCC_OscConfig+0x416>
 80096b8:	e054      	b.n	8009764 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80096ba:	4b10      	ldr	r3, [pc, #64]	@ (80096fc <HAL_RCC_OscConfig+0x478>)
 80096bc:	2200      	movs	r2, #0
 80096be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80096c0:	f7fc fef8 	bl	80064b4 <HAL_GetTick>
 80096c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80096c6:	e008      	b.n	80096da <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80096c8:	f7fc fef4 	bl	80064b4 <HAL_GetTick>
 80096cc:	4602      	mov	r2, r0
 80096ce:	693b      	ldr	r3, [r7, #16]
 80096d0:	1ad3      	subs	r3, r2, r3
 80096d2:	2b02      	cmp	r3, #2
 80096d4:	d901      	bls.n	80096da <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80096d6:	2303      	movs	r3, #3
 80096d8:	e045      	b.n	8009766 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80096da:	4b06      	ldr	r3, [pc, #24]	@ (80096f4 <HAL_RCC_OscConfig+0x470>)
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d1f0      	bne.n	80096c8 <HAL_RCC_OscConfig+0x444>
 80096e6:	e03d      	b.n	8009764 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	699b      	ldr	r3, [r3, #24]
 80096ec:	2b01      	cmp	r3, #1
 80096ee:	d107      	bne.n	8009700 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80096f0:	2301      	movs	r3, #1
 80096f2:	e038      	b.n	8009766 <HAL_RCC_OscConfig+0x4e2>
 80096f4:	40023800 	.word	0x40023800
 80096f8:	40007000 	.word	0x40007000
 80096fc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009700:	4b1b      	ldr	r3, [pc, #108]	@ (8009770 <HAL_RCC_OscConfig+0x4ec>)
 8009702:	685b      	ldr	r3, [r3, #4]
 8009704:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	699b      	ldr	r3, [r3, #24]
 800970a:	2b01      	cmp	r3, #1
 800970c:	d028      	beq.n	8009760 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009718:	429a      	cmp	r2, r3
 800971a:	d121      	bne.n	8009760 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009726:	429a      	cmp	r2, r3
 8009728:	d11a      	bne.n	8009760 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800972a:	68fa      	ldr	r2, [r7, #12]
 800972c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8009730:	4013      	ands	r3, r2
 8009732:	687a      	ldr	r2, [r7, #4]
 8009734:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009736:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009738:	4293      	cmp	r3, r2
 800973a:	d111      	bne.n	8009760 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009746:	085b      	lsrs	r3, r3, #1
 8009748:	3b01      	subs	r3, #1
 800974a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800974c:	429a      	cmp	r2, r3
 800974e:	d107      	bne.n	8009760 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800975a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800975c:	429a      	cmp	r2, r3
 800975e:	d001      	beq.n	8009764 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8009760:	2301      	movs	r3, #1
 8009762:	e000      	b.n	8009766 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8009764:	2300      	movs	r3, #0
}
 8009766:	4618      	mov	r0, r3
 8009768:	3718      	adds	r7, #24
 800976a:	46bd      	mov	sp, r7
 800976c:	bd80      	pop	{r7, pc}
 800976e:	bf00      	nop
 8009770:	40023800 	.word	0x40023800

08009774 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009774:	b580      	push	{r7, lr}
 8009776:	b084      	sub	sp, #16
 8009778:	af00      	add	r7, sp, #0
 800977a:	6078      	str	r0, [r7, #4]
 800977c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	2b00      	cmp	r3, #0
 8009782:	d101      	bne.n	8009788 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009784:	2301      	movs	r3, #1
 8009786:	e0cc      	b.n	8009922 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009788:	4b68      	ldr	r3, [pc, #416]	@ (800992c <HAL_RCC_ClockConfig+0x1b8>)
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	f003 030f 	and.w	r3, r3, #15
 8009790:	683a      	ldr	r2, [r7, #0]
 8009792:	429a      	cmp	r2, r3
 8009794:	d90c      	bls.n	80097b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009796:	4b65      	ldr	r3, [pc, #404]	@ (800992c <HAL_RCC_ClockConfig+0x1b8>)
 8009798:	683a      	ldr	r2, [r7, #0]
 800979a:	b2d2      	uxtb	r2, r2
 800979c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800979e:	4b63      	ldr	r3, [pc, #396]	@ (800992c <HAL_RCC_ClockConfig+0x1b8>)
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	f003 030f 	and.w	r3, r3, #15
 80097a6:	683a      	ldr	r2, [r7, #0]
 80097a8:	429a      	cmp	r2, r3
 80097aa:	d001      	beq.n	80097b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80097ac:	2301      	movs	r3, #1
 80097ae:	e0b8      	b.n	8009922 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	f003 0302 	and.w	r3, r3, #2
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d020      	beq.n	80097fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	f003 0304 	and.w	r3, r3, #4
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d005      	beq.n	80097d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80097c8:	4b59      	ldr	r3, [pc, #356]	@ (8009930 <HAL_RCC_ClockConfig+0x1bc>)
 80097ca:	689b      	ldr	r3, [r3, #8]
 80097cc:	4a58      	ldr	r2, [pc, #352]	@ (8009930 <HAL_RCC_ClockConfig+0x1bc>)
 80097ce:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80097d2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	f003 0308 	and.w	r3, r3, #8
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d005      	beq.n	80097ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80097e0:	4b53      	ldr	r3, [pc, #332]	@ (8009930 <HAL_RCC_ClockConfig+0x1bc>)
 80097e2:	689b      	ldr	r3, [r3, #8]
 80097e4:	4a52      	ldr	r2, [pc, #328]	@ (8009930 <HAL_RCC_ClockConfig+0x1bc>)
 80097e6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80097ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80097ec:	4b50      	ldr	r3, [pc, #320]	@ (8009930 <HAL_RCC_ClockConfig+0x1bc>)
 80097ee:	689b      	ldr	r3, [r3, #8]
 80097f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	689b      	ldr	r3, [r3, #8]
 80097f8:	494d      	ldr	r1, [pc, #308]	@ (8009930 <HAL_RCC_ClockConfig+0x1bc>)
 80097fa:	4313      	orrs	r3, r2
 80097fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	f003 0301 	and.w	r3, r3, #1
 8009806:	2b00      	cmp	r3, #0
 8009808:	d044      	beq.n	8009894 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	685b      	ldr	r3, [r3, #4]
 800980e:	2b01      	cmp	r3, #1
 8009810:	d107      	bne.n	8009822 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009812:	4b47      	ldr	r3, [pc, #284]	@ (8009930 <HAL_RCC_ClockConfig+0x1bc>)
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800981a:	2b00      	cmp	r3, #0
 800981c:	d119      	bne.n	8009852 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800981e:	2301      	movs	r3, #1
 8009820:	e07f      	b.n	8009922 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	685b      	ldr	r3, [r3, #4]
 8009826:	2b02      	cmp	r3, #2
 8009828:	d003      	beq.n	8009832 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800982e:	2b03      	cmp	r3, #3
 8009830:	d107      	bne.n	8009842 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009832:	4b3f      	ldr	r3, [pc, #252]	@ (8009930 <HAL_RCC_ClockConfig+0x1bc>)
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800983a:	2b00      	cmp	r3, #0
 800983c:	d109      	bne.n	8009852 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800983e:	2301      	movs	r3, #1
 8009840:	e06f      	b.n	8009922 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009842:	4b3b      	ldr	r3, [pc, #236]	@ (8009930 <HAL_RCC_ClockConfig+0x1bc>)
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	f003 0302 	and.w	r3, r3, #2
 800984a:	2b00      	cmp	r3, #0
 800984c:	d101      	bne.n	8009852 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800984e:	2301      	movs	r3, #1
 8009850:	e067      	b.n	8009922 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009852:	4b37      	ldr	r3, [pc, #220]	@ (8009930 <HAL_RCC_ClockConfig+0x1bc>)
 8009854:	689b      	ldr	r3, [r3, #8]
 8009856:	f023 0203 	bic.w	r2, r3, #3
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	685b      	ldr	r3, [r3, #4]
 800985e:	4934      	ldr	r1, [pc, #208]	@ (8009930 <HAL_RCC_ClockConfig+0x1bc>)
 8009860:	4313      	orrs	r3, r2
 8009862:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009864:	f7fc fe26 	bl	80064b4 <HAL_GetTick>
 8009868:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800986a:	e00a      	b.n	8009882 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800986c:	f7fc fe22 	bl	80064b4 <HAL_GetTick>
 8009870:	4602      	mov	r2, r0
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	1ad3      	subs	r3, r2, r3
 8009876:	f241 3288 	movw	r2, #5000	@ 0x1388
 800987a:	4293      	cmp	r3, r2
 800987c:	d901      	bls.n	8009882 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800987e:	2303      	movs	r3, #3
 8009880:	e04f      	b.n	8009922 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009882:	4b2b      	ldr	r3, [pc, #172]	@ (8009930 <HAL_RCC_ClockConfig+0x1bc>)
 8009884:	689b      	ldr	r3, [r3, #8]
 8009886:	f003 020c 	and.w	r2, r3, #12
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	685b      	ldr	r3, [r3, #4]
 800988e:	009b      	lsls	r3, r3, #2
 8009890:	429a      	cmp	r2, r3
 8009892:	d1eb      	bne.n	800986c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009894:	4b25      	ldr	r3, [pc, #148]	@ (800992c <HAL_RCC_ClockConfig+0x1b8>)
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	f003 030f 	and.w	r3, r3, #15
 800989c:	683a      	ldr	r2, [r7, #0]
 800989e:	429a      	cmp	r2, r3
 80098a0:	d20c      	bcs.n	80098bc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80098a2:	4b22      	ldr	r3, [pc, #136]	@ (800992c <HAL_RCC_ClockConfig+0x1b8>)
 80098a4:	683a      	ldr	r2, [r7, #0]
 80098a6:	b2d2      	uxtb	r2, r2
 80098a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80098aa:	4b20      	ldr	r3, [pc, #128]	@ (800992c <HAL_RCC_ClockConfig+0x1b8>)
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	f003 030f 	and.w	r3, r3, #15
 80098b2:	683a      	ldr	r2, [r7, #0]
 80098b4:	429a      	cmp	r2, r3
 80098b6:	d001      	beq.n	80098bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80098b8:	2301      	movs	r3, #1
 80098ba:	e032      	b.n	8009922 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	f003 0304 	and.w	r3, r3, #4
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d008      	beq.n	80098da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80098c8:	4b19      	ldr	r3, [pc, #100]	@ (8009930 <HAL_RCC_ClockConfig+0x1bc>)
 80098ca:	689b      	ldr	r3, [r3, #8]
 80098cc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	68db      	ldr	r3, [r3, #12]
 80098d4:	4916      	ldr	r1, [pc, #88]	@ (8009930 <HAL_RCC_ClockConfig+0x1bc>)
 80098d6:	4313      	orrs	r3, r2
 80098d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	f003 0308 	and.w	r3, r3, #8
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d009      	beq.n	80098fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80098e6:	4b12      	ldr	r3, [pc, #72]	@ (8009930 <HAL_RCC_ClockConfig+0x1bc>)
 80098e8:	689b      	ldr	r3, [r3, #8]
 80098ea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	691b      	ldr	r3, [r3, #16]
 80098f2:	00db      	lsls	r3, r3, #3
 80098f4:	490e      	ldr	r1, [pc, #56]	@ (8009930 <HAL_RCC_ClockConfig+0x1bc>)
 80098f6:	4313      	orrs	r3, r2
 80098f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80098fa:	f000 f821 	bl	8009940 <HAL_RCC_GetSysClockFreq>
 80098fe:	4602      	mov	r2, r0
 8009900:	4b0b      	ldr	r3, [pc, #44]	@ (8009930 <HAL_RCC_ClockConfig+0x1bc>)
 8009902:	689b      	ldr	r3, [r3, #8]
 8009904:	091b      	lsrs	r3, r3, #4
 8009906:	f003 030f 	and.w	r3, r3, #15
 800990a:	490a      	ldr	r1, [pc, #40]	@ (8009934 <HAL_RCC_ClockConfig+0x1c0>)
 800990c:	5ccb      	ldrb	r3, [r1, r3]
 800990e:	fa22 f303 	lsr.w	r3, r2, r3
 8009912:	4a09      	ldr	r2, [pc, #36]	@ (8009938 <HAL_RCC_ClockConfig+0x1c4>)
 8009914:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8009916:	4b09      	ldr	r3, [pc, #36]	@ (800993c <HAL_RCC_ClockConfig+0x1c8>)
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	4618      	mov	r0, r3
 800991c:	f7fc fd86 	bl	800642c <HAL_InitTick>

  return HAL_OK;
 8009920:	2300      	movs	r3, #0
}
 8009922:	4618      	mov	r0, r3
 8009924:	3710      	adds	r7, #16
 8009926:	46bd      	mov	sp, r7
 8009928:	bd80      	pop	{r7, pc}
 800992a:	bf00      	nop
 800992c:	40023c00 	.word	0x40023c00
 8009930:	40023800 	.word	0x40023800
 8009934:	080123d8 	.word	0x080123d8
 8009938:	20000010 	.word	0x20000010
 800993c:	20000028 	.word	0x20000028

08009940 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009940:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009944:	b094      	sub	sp, #80	@ 0x50
 8009946:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8009948:	2300      	movs	r3, #0
 800994a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800994c:	2300      	movs	r3, #0
 800994e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8009950:	2300      	movs	r3, #0
 8009952:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8009954:	2300      	movs	r3, #0
 8009956:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009958:	4b79      	ldr	r3, [pc, #484]	@ (8009b40 <HAL_RCC_GetSysClockFreq+0x200>)
 800995a:	689b      	ldr	r3, [r3, #8]
 800995c:	f003 030c 	and.w	r3, r3, #12
 8009960:	2b08      	cmp	r3, #8
 8009962:	d00d      	beq.n	8009980 <HAL_RCC_GetSysClockFreq+0x40>
 8009964:	2b08      	cmp	r3, #8
 8009966:	f200 80e1 	bhi.w	8009b2c <HAL_RCC_GetSysClockFreq+0x1ec>
 800996a:	2b00      	cmp	r3, #0
 800996c:	d002      	beq.n	8009974 <HAL_RCC_GetSysClockFreq+0x34>
 800996e:	2b04      	cmp	r3, #4
 8009970:	d003      	beq.n	800997a <HAL_RCC_GetSysClockFreq+0x3a>
 8009972:	e0db      	b.n	8009b2c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009974:	4b73      	ldr	r3, [pc, #460]	@ (8009b44 <HAL_RCC_GetSysClockFreq+0x204>)
 8009976:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8009978:	e0db      	b.n	8009b32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800997a:	4b73      	ldr	r3, [pc, #460]	@ (8009b48 <HAL_RCC_GetSysClockFreq+0x208>)
 800997c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800997e:	e0d8      	b.n	8009b32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009980:	4b6f      	ldr	r3, [pc, #444]	@ (8009b40 <HAL_RCC_GetSysClockFreq+0x200>)
 8009982:	685b      	ldr	r3, [r3, #4]
 8009984:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009988:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800998a:	4b6d      	ldr	r3, [pc, #436]	@ (8009b40 <HAL_RCC_GetSysClockFreq+0x200>)
 800998c:	685b      	ldr	r3, [r3, #4]
 800998e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009992:	2b00      	cmp	r3, #0
 8009994:	d063      	beq.n	8009a5e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009996:	4b6a      	ldr	r3, [pc, #424]	@ (8009b40 <HAL_RCC_GetSysClockFreq+0x200>)
 8009998:	685b      	ldr	r3, [r3, #4]
 800999a:	099b      	lsrs	r3, r3, #6
 800999c:	2200      	movs	r2, #0
 800999e:	63bb      	str	r3, [r7, #56]	@ 0x38
 80099a0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80099a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80099a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80099aa:	2300      	movs	r3, #0
 80099ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80099ae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80099b2:	4622      	mov	r2, r4
 80099b4:	462b      	mov	r3, r5
 80099b6:	f04f 0000 	mov.w	r0, #0
 80099ba:	f04f 0100 	mov.w	r1, #0
 80099be:	0159      	lsls	r1, r3, #5
 80099c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80099c4:	0150      	lsls	r0, r2, #5
 80099c6:	4602      	mov	r2, r0
 80099c8:	460b      	mov	r3, r1
 80099ca:	4621      	mov	r1, r4
 80099cc:	1a51      	subs	r1, r2, r1
 80099ce:	6139      	str	r1, [r7, #16]
 80099d0:	4629      	mov	r1, r5
 80099d2:	eb63 0301 	sbc.w	r3, r3, r1
 80099d6:	617b      	str	r3, [r7, #20]
 80099d8:	f04f 0200 	mov.w	r2, #0
 80099dc:	f04f 0300 	mov.w	r3, #0
 80099e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80099e4:	4659      	mov	r1, fp
 80099e6:	018b      	lsls	r3, r1, #6
 80099e8:	4651      	mov	r1, sl
 80099ea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80099ee:	4651      	mov	r1, sl
 80099f0:	018a      	lsls	r2, r1, #6
 80099f2:	4651      	mov	r1, sl
 80099f4:	ebb2 0801 	subs.w	r8, r2, r1
 80099f8:	4659      	mov	r1, fp
 80099fa:	eb63 0901 	sbc.w	r9, r3, r1
 80099fe:	f04f 0200 	mov.w	r2, #0
 8009a02:	f04f 0300 	mov.w	r3, #0
 8009a06:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009a0a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009a0e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009a12:	4690      	mov	r8, r2
 8009a14:	4699      	mov	r9, r3
 8009a16:	4623      	mov	r3, r4
 8009a18:	eb18 0303 	adds.w	r3, r8, r3
 8009a1c:	60bb      	str	r3, [r7, #8]
 8009a1e:	462b      	mov	r3, r5
 8009a20:	eb49 0303 	adc.w	r3, r9, r3
 8009a24:	60fb      	str	r3, [r7, #12]
 8009a26:	f04f 0200 	mov.w	r2, #0
 8009a2a:	f04f 0300 	mov.w	r3, #0
 8009a2e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8009a32:	4629      	mov	r1, r5
 8009a34:	024b      	lsls	r3, r1, #9
 8009a36:	4621      	mov	r1, r4
 8009a38:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8009a3c:	4621      	mov	r1, r4
 8009a3e:	024a      	lsls	r2, r1, #9
 8009a40:	4610      	mov	r0, r2
 8009a42:	4619      	mov	r1, r3
 8009a44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009a46:	2200      	movs	r2, #0
 8009a48:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009a4a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009a4c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009a50:	f7f6 fc36 	bl	80002c0 <__aeabi_uldivmod>
 8009a54:	4602      	mov	r2, r0
 8009a56:	460b      	mov	r3, r1
 8009a58:	4613      	mov	r3, r2
 8009a5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009a5c:	e058      	b.n	8009b10 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009a5e:	4b38      	ldr	r3, [pc, #224]	@ (8009b40 <HAL_RCC_GetSysClockFreq+0x200>)
 8009a60:	685b      	ldr	r3, [r3, #4]
 8009a62:	099b      	lsrs	r3, r3, #6
 8009a64:	2200      	movs	r2, #0
 8009a66:	4618      	mov	r0, r3
 8009a68:	4611      	mov	r1, r2
 8009a6a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8009a6e:	623b      	str	r3, [r7, #32]
 8009a70:	2300      	movs	r3, #0
 8009a72:	627b      	str	r3, [r7, #36]	@ 0x24
 8009a74:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8009a78:	4642      	mov	r2, r8
 8009a7a:	464b      	mov	r3, r9
 8009a7c:	f04f 0000 	mov.w	r0, #0
 8009a80:	f04f 0100 	mov.w	r1, #0
 8009a84:	0159      	lsls	r1, r3, #5
 8009a86:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009a8a:	0150      	lsls	r0, r2, #5
 8009a8c:	4602      	mov	r2, r0
 8009a8e:	460b      	mov	r3, r1
 8009a90:	4641      	mov	r1, r8
 8009a92:	ebb2 0a01 	subs.w	sl, r2, r1
 8009a96:	4649      	mov	r1, r9
 8009a98:	eb63 0b01 	sbc.w	fp, r3, r1
 8009a9c:	f04f 0200 	mov.w	r2, #0
 8009aa0:	f04f 0300 	mov.w	r3, #0
 8009aa4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8009aa8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8009aac:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8009ab0:	ebb2 040a 	subs.w	r4, r2, sl
 8009ab4:	eb63 050b 	sbc.w	r5, r3, fp
 8009ab8:	f04f 0200 	mov.w	r2, #0
 8009abc:	f04f 0300 	mov.w	r3, #0
 8009ac0:	00eb      	lsls	r3, r5, #3
 8009ac2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009ac6:	00e2      	lsls	r2, r4, #3
 8009ac8:	4614      	mov	r4, r2
 8009aca:	461d      	mov	r5, r3
 8009acc:	4643      	mov	r3, r8
 8009ace:	18e3      	adds	r3, r4, r3
 8009ad0:	603b      	str	r3, [r7, #0]
 8009ad2:	464b      	mov	r3, r9
 8009ad4:	eb45 0303 	adc.w	r3, r5, r3
 8009ad8:	607b      	str	r3, [r7, #4]
 8009ada:	f04f 0200 	mov.w	r2, #0
 8009ade:	f04f 0300 	mov.w	r3, #0
 8009ae2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8009ae6:	4629      	mov	r1, r5
 8009ae8:	028b      	lsls	r3, r1, #10
 8009aea:	4621      	mov	r1, r4
 8009aec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009af0:	4621      	mov	r1, r4
 8009af2:	028a      	lsls	r2, r1, #10
 8009af4:	4610      	mov	r0, r2
 8009af6:	4619      	mov	r1, r3
 8009af8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009afa:	2200      	movs	r2, #0
 8009afc:	61bb      	str	r3, [r7, #24]
 8009afe:	61fa      	str	r2, [r7, #28]
 8009b00:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009b04:	f7f6 fbdc 	bl	80002c0 <__aeabi_uldivmod>
 8009b08:	4602      	mov	r2, r0
 8009b0a:	460b      	mov	r3, r1
 8009b0c:	4613      	mov	r3, r2
 8009b0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8009b10:	4b0b      	ldr	r3, [pc, #44]	@ (8009b40 <HAL_RCC_GetSysClockFreq+0x200>)
 8009b12:	685b      	ldr	r3, [r3, #4]
 8009b14:	0c1b      	lsrs	r3, r3, #16
 8009b16:	f003 0303 	and.w	r3, r3, #3
 8009b1a:	3301      	adds	r3, #1
 8009b1c:	005b      	lsls	r3, r3, #1
 8009b1e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8009b20:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009b22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009b24:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b28:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8009b2a:	e002      	b.n	8009b32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009b2c:	4b05      	ldr	r3, [pc, #20]	@ (8009b44 <HAL_RCC_GetSysClockFreq+0x204>)
 8009b2e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8009b30:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009b32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8009b34:	4618      	mov	r0, r3
 8009b36:	3750      	adds	r7, #80	@ 0x50
 8009b38:	46bd      	mov	sp, r7
 8009b3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009b3e:	bf00      	nop
 8009b40:	40023800 	.word	0x40023800
 8009b44:	00f42400 	.word	0x00f42400
 8009b48:	007a1200 	.word	0x007a1200

08009b4c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009b4c:	b480      	push	{r7}
 8009b4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009b50:	4b03      	ldr	r3, [pc, #12]	@ (8009b60 <HAL_RCC_GetHCLKFreq+0x14>)
 8009b52:	681b      	ldr	r3, [r3, #0]
}
 8009b54:	4618      	mov	r0, r3
 8009b56:	46bd      	mov	sp, r7
 8009b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b5c:	4770      	bx	lr
 8009b5e:	bf00      	nop
 8009b60:	20000010 	.word	0x20000010

08009b64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009b64:	b580      	push	{r7, lr}
 8009b66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8009b68:	f7ff fff0 	bl	8009b4c <HAL_RCC_GetHCLKFreq>
 8009b6c:	4602      	mov	r2, r0
 8009b6e:	4b05      	ldr	r3, [pc, #20]	@ (8009b84 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009b70:	689b      	ldr	r3, [r3, #8]
 8009b72:	0a9b      	lsrs	r3, r3, #10
 8009b74:	f003 0307 	and.w	r3, r3, #7
 8009b78:	4903      	ldr	r1, [pc, #12]	@ (8009b88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009b7a:	5ccb      	ldrb	r3, [r1, r3]
 8009b7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009b80:	4618      	mov	r0, r3
 8009b82:	bd80      	pop	{r7, pc}
 8009b84:	40023800 	.word	0x40023800
 8009b88:	080123e8 	.word	0x080123e8

08009b8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009b8c:	b580      	push	{r7, lr}
 8009b8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8009b90:	f7ff ffdc 	bl	8009b4c <HAL_RCC_GetHCLKFreq>
 8009b94:	4602      	mov	r2, r0
 8009b96:	4b05      	ldr	r3, [pc, #20]	@ (8009bac <HAL_RCC_GetPCLK2Freq+0x20>)
 8009b98:	689b      	ldr	r3, [r3, #8]
 8009b9a:	0b5b      	lsrs	r3, r3, #13
 8009b9c:	f003 0307 	and.w	r3, r3, #7
 8009ba0:	4903      	ldr	r1, [pc, #12]	@ (8009bb0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009ba2:	5ccb      	ldrb	r3, [r1, r3]
 8009ba4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009ba8:	4618      	mov	r0, r3
 8009baa:	bd80      	pop	{r7, pc}
 8009bac:	40023800 	.word	0x40023800
 8009bb0:	080123e8 	.word	0x080123e8

08009bb4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009bb4:	b580      	push	{r7, lr}
 8009bb6:	b086      	sub	sp, #24
 8009bb8:	af00      	add	r7, sp, #0
 8009bba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009bbc:	2300      	movs	r3, #0
 8009bbe:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8009bc0:	2300      	movs	r3, #0
 8009bc2:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	f003 0301 	and.w	r3, r3, #1
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d10b      	bne.n	8009be8 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d105      	bne.n	8009be8 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d075      	beq.n	8009cd4 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8009be8:	4b91      	ldr	r3, [pc, #580]	@ (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8009bea:	2200      	movs	r2, #0
 8009bec:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009bee:	f7fc fc61 	bl	80064b4 <HAL_GetTick>
 8009bf2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009bf4:	e008      	b.n	8009c08 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8009bf6:	f7fc fc5d 	bl	80064b4 <HAL_GetTick>
 8009bfa:	4602      	mov	r2, r0
 8009bfc:	697b      	ldr	r3, [r7, #20]
 8009bfe:	1ad3      	subs	r3, r2, r3
 8009c00:	2b02      	cmp	r3, #2
 8009c02:	d901      	bls.n	8009c08 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009c04:	2303      	movs	r3, #3
 8009c06:	e189      	b.n	8009f1c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009c08:	4b8a      	ldr	r3, [pc, #552]	@ (8009e34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d1f0      	bne.n	8009bf6 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	f003 0301 	and.w	r3, r3, #1
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d009      	beq.n	8009c34 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	685b      	ldr	r3, [r3, #4]
 8009c24:	019a      	lsls	r2, r3, #6
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	689b      	ldr	r3, [r3, #8]
 8009c2a:	071b      	lsls	r3, r3, #28
 8009c2c:	4981      	ldr	r1, [pc, #516]	@ (8009e34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8009c2e:	4313      	orrs	r3, r2
 8009c30:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	f003 0302 	and.w	r3, r3, #2
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d01f      	beq.n	8009c80 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8009c40:	4b7c      	ldr	r3, [pc, #496]	@ (8009e34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8009c42:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009c46:	0f1b      	lsrs	r3, r3, #28
 8009c48:	f003 0307 	and.w	r3, r3, #7
 8009c4c:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	685b      	ldr	r3, [r3, #4]
 8009c52:	019a      	lsls	r2, r3, #6
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	68db      	ldr	r3, [r3, #12]
 8009c58:	061b      	lsls	r3, r3, #24
 8009c5a:	431a      	orrs	r2, r3
 8009c5c:	693b      	ldr	r3, [r7, #16]
 8009c5e:	071b      	lsls	r3, r3, #28
 8009c60:	4974      	ldr	r1, [pc, #464]	@ (8009e34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8009c62:	4313      	orrs	r3, r2
 8009c64:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8009c68:	4b72      	ldr	r3, [pc, #456]	@ (8009e34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8009c6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009c6e:	f023 021f 	bic.w	r2, r3, #31
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	69db      	ldr	r3, [r3, #28]
 8009c76:	3b01      	subs	r3, #1
 8009c78:	496e      	ldr	r1, [pc, #440]	@ (8009e34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8009c7a:	4313      	orrs	r3, r2
 8009c7c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d00d      	beq.n	8009ca8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	685b      	ldr	r3, [r3, #4]
 8009c90:	019a      	lsls	r2, r3, #6
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	68db      	ldr	r3, [r3, #12]
 8009c96:	061b      	lsls	r3, r3, #24
 8009c98:	431a      	orrs	r2, r3
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	689b      	ldr	r3, [r3, #8]
 8009c9e:	071b      	lsls	r3, r3, #28
 8009ca0:	4964      	ldr	r1, [pc, #400]	@ (8009e34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8009ca2:	4313      	orrs	r3, r2
 8009ca4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8009ca8:	4b61      	ldr	r3, [pc, #388]	@ (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8009caa:	2201      	movs	r2, #1
 8009cac:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009cae:	f7fc fc01 	bl	80064b4 <HAL_GetTick>
 8009cb2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009cb4:	e008      	b.n	8009cc8 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8009cb6:	f7fc fbfd 	bl	80064b4 <HAL_GetTick>
 8009cba:	4602      	mov	r2, r0
 8009cbc:	697b      	ldr	r3, [r7, #20]
 8009cbe:	1ad3      	subs	r3, r2, r3
 8009cc0:	2b02      	cmp	r3, #2
 8009cc2:	d901      	bls.n	8009cc8 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009cc4:	2303      	movs	r3, #3
 8009cc6:	e129      	b.n	8009f1c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009cc8:	4b5a      	ldr	r3, [pc, #360]	@ (8009e34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d0f0      	beq.n	8009cb6 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	f003 0304 	and.w	r3, r3, #4
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d105      	bne.n	8009cec <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d079      	beq.n	8009de0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8009cec:	4b52      	ldr	r3, [pc, #328]	@ (8009e38 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8009cee:	2200      	movs	r2, #0
 8009cf0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009cf2:	f7fc fbdf 	bl	80064b4 <HAL_GetTick>
 8009cf6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8009cf8:	e008      	b.n	8009d0c <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8009cfa:	f7fc fbdb 	bl	80064b4 <HAL_GetTick>
 8009cfe:	4602      	mov	r2, r0
 8009d00:	697b      	ldr	r3, [r7, #20]
 8009d02:	1ad3      	subs	r3, r2, r3
 8009d04:	2b02      	cmp	r3, #2
 8009d06:	d901      	bls.n	8009d0c <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009d08:	2303      	movs	r3, #3
 8009d0a:	e107      	b.n	8009f1c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8009d0c:	4b49      	ldr	r3, [pc, #292]	@ (8009e34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009d14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009d18:	d0ef      	beq.n	8009cfa <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	f003 0304 	and.w	r3, r3, #4
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d020      	beq.n	8009d68 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8009d26:	4b43      	ldr	r3, [pc, #268]	@ (8009e34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8009d28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d2c:	0f1b      	lsrs	r3, r3, #28
 8009d2e:	f003 0307 	and.w	r3, r3, #7
 8009d32:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	691b      	ldr	r3, [r3, #16]
 8009d38:	019a      	lsls	r2, r3, #6
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	695b      	ldr	r3, [r3, #20]
 8009d3e:	061b      	lsls	r3, r3, #24
 8009d40:	431a      	orrs	r2, r3
 8009d42:	693b      	ldr	r3, [r7, #16]
 8009d44:	071b      	lsls	r3, r3, #28
 8009d46:	493b      	ldr	r1, [pc, #236]	@ (8009e34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8009d48:	4313      	orrs	r3, r2
 8009d4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8009d4e:	4b39      	ldr	r3, [pc, #228]	@ (8009e34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8009d50:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009d54:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	6a1b      	ldr	r3, [r3, #32]
 8009d5c:	3b01      	subs	r3, #1
 8009d5e:	021b      	lsls	r3, r3, #8
 8009d60:	4934      	ldr	r1, [pc, #208]	@ (8009e34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8009d62:	4313      	orrs	r3, r2
 8009d64:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	f003 0308 	and.w	r3, r3, #8
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d01e      	beq.n	8009db2 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8009d74:	4b2f      	ldr	r3, [pc, #188]	@ (8009e34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8009d76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d7a:	0e1b      	lsrs	r3, r3, #24
 8009d7c:	f003 030f 	and.w	r3, r3, #15
 8009d80:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	691b      	ldr	r3, [r3, #16]
 8009d86:	019a      	lsls	r2, r3, #6
 8009d88:	693b      	ldr	r3, [r7, #16]
 8009d8a:	061b      	lsls	r3, r3, #24
 8009d8c:	431a      	orrs	r2, r3
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	699b      	ldr	r3, [r3, #24]
 8009d92:	071b      	lsls	r3, r3, #28
 8009d94:	4927      	ldr	r1, [pc, #156]	@ (8009e34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8009d96:	4313      	orrs	r3, r2
 8009d98:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8009d9c:	4b25      	ldr	r3, [pc, #148]	@ (8009e34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8009d9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009da2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009daa:	4922      	ldr	r1, [pc, #136]	@ (8009e34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8009dac:	4313      	orrs	r3, r2
 8009dae:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8009db2:	4b21      	ldr	r3, [pc, #132]	@ (8009e38 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8009db4:	2201      	movs	r2, #1
 8009db6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009db8:	f7fc fb7c 	bl	80064b4 <HAL_GetTick>
 8009dbc:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8009dbe:	e008      	b.n	8009dd2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8009dc0:	f7fc fb78 	bl	80064b4 <HAL_GetTick>
 8009dc4:	4602      	mov	r2, r0
 8009dc6:	697b      	ldr	r3, [r7, #20]
 8009dc8:	1ad3      	subs	r3, r2, r3
 8009dca:	2b02      	cmp	r3, #2
 8009dcc:	d901      	bls.n	8009dd2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009dce:	2303      	movs	r3, #3
 8009dd0:	e0a4      	b.n	8009f1c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8009dd2:	4b18      	ldr	r3, [pc, #96]	@ (8009e34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009dda:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009dde:	d1ef      	bne.n	8009dc0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	f003 0320 	and.w	r3, r3, #32
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	f000 808b 	beq.w	8009f04 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8009dee:	2300      	movs	r3, #0
 8009df0:	60fb      	str	r3, [r7, #12]
 8009df2:	4b10      	ldr	r3, [pc, #64]	@ (8009e34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8009df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009df6:	4a0f      	ldr	r2, [pc, #60]	@ (8009e34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8009df8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009dfc:	6413      	str	r3, [r2, #64]	@ 0x40
 8009dfe:	4b0d      	ldr	r3, [pc, #52]	@ (8009e34 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8009e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009e06:	60fb      	str	r3, [r7, #12]
 8009e08:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8009e0a:	4b0c      	ldr	r3, [pc, #48]	@ (8009e3c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	4a0b      	ldr	r2, [pc, #44]	@ (8009e3c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8009e10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009e14:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009e16:	f7fc fb4d 	bl	80064b4 <HAL_GetTick>
 8009e1a:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8009e1c:	e010      	b.n	8009e40 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009e1e:	f7fc fb49 	bl	80064b4 <HAL_GetTick>
 8009e22:	4602      	mov	r2, r0
 8009e24:	697b      	ldr	r3, [r7, #20]
 8009e26:	1ad3      	subs	r3, r2, r3
 8009e28:	2b02      	cmp	r3, #2
 8009e2a:	d909      	bls.n	8009e40 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8009e2c:	2303      	movs	r3, #3
 8009e2e:	e075      	b.n	8009f1c <HAL_RCCEx_PeriphCLKConfig+0x368>
 8009e30:	42470068 	.word	0x42470068
 8009e34:	40023800 	.word	0x40023800
 8009e38:	42470070 	.word	0x42470070
 8009e3c:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8009e40:	4b38      	ldr	r3, [pc, #224]	@ (8009f24 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d0e8      	beq.n	8009e1e <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8009e4c:	4b36      	ldr	r3, [pc, #216]	@ (8009f28 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8009e4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009e50:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009e54:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8009e56:	693b      	ldr	r3, [r7, #16]
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d02f      	beq.n	8009ebc <HAL_RCCEx_PeriphCLKConfig+0x308>
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e60:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009e64:	693a      	ldr	r2, [r7, #16]
 8009e66:	429a      	cmp	r2, r3
 8009e68:	d028      	beq.n	8009ebc <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009e6a:	4b2f      	ldr	r3, [pc, #188]	@ (8009f28 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8009e6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009e6e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009e72:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8009e74:	4b2d      	ldr	r3, [pc, #180]	@ (8009f2c <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8009e76:	2201      	movs	r2, #1
 8009e78:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8009e7a:	4b2c      	ldr	r3, [pc, #176]	@ (8009f2c <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8009e7c:	2200      	movs	r2, #0
 8009e7e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8009e80:	4a29      	ldr	r2, [pc, #164]	@ (8009f28 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8009e82:	693b      	ldr	r3, [r7, #16]
 8009e84:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8009e86:	4b28      	ldr	r3, [pc, #160]	@ (8009f28 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8009e88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009e8a:	f003 0301 	and.w	r3, r3, #1
 8009e8e:	2b01      	cmp	r3, #1
 8009e90:	d114      	bne.n	8009ebc <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8009e92:	f7fc fb0f 	bl	80064b4 <HAL_GetTick>
 8009e96:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009e98:	e00a      	b.n	8009eb0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009e9a:	f7fc fb0b 	bl	80064b4 <HAL_GetTick>
 8009e9e:	4602      	mov	r2, r0
 8009ea0:	697b      	ldr	r3, [r7, #20]
 8009ea2:	1ad3      	subs	r3, r2, r3
 8009ea4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009ea8:	4293      	cmp	r3, r2
 8009eaa:	d901      	bls.n	8009eb0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8009eac:	2303      	movs	r3, #3
 8009eae:	e035      	b.n	8009f1c <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009eb0:	4b1d      	ldr	r3, [pc, #116]	@ (8009f28 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8009eb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009eb4:	f003 0302 	and.w	r3, r3, #2
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d0ee      	beq.n	8009e9a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ec0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009ec4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009ec8:	d10d      	bne.n	8009ee6 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8009eca:	4b17      	ldr	r3, [pc, #92]	@ (8009f28 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8009ecc:	689b      	ldr	r3, [r3, #8]
 8009ece:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ed6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8009eda:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009ede:	4912      	ldr	r1, [pc, #72]	@ (8009f28 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8009ee0:	4313      	orrs	r3, r2
 8009ee2:	608b      	str	r3, [r1, #8]
 8009ee4:	e005      	b.n	8009ef2 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8009ee6:	4b10      	ldr	r3, [pc, #64]	@ (8009f28 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8009ee8:	689b      	ldr	r3, [r3, #8]
 8009eea:	4a0f      	ldr	r2, [pc, #60]	@ (8009f28 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8009eec:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8009ef0:	6093      	str	r3, [r2, #8]
 8009ef2:	4b0d      	ldr	r3, [pc, #52]	@ (8009f28 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8009ef4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009efa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009efe:	490a      	ldr	r1, [pc, #40]	@ (8009f28 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8009f00:	4313      	orrs	r3, r2
 8009f02:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	f003 0310 	and.w	r3, r3, #16
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d004      	beq.n	8009f1a <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8009f16:	4b06      	ldr	r3, [pc, #24]	@ (8009f30 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8009f18:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8009f1a:	2300      	movs	r3, #0
}
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	3718      	adds	r7, #24
 8009f20:	46bd      	mov	sp, r7
 8009f22:	bd80      	pop	{r7, pc}
 8009f24:	40007000 	.word	0x40007000
 8009f28:	40023800 	.word	0x40023800
 8009f2c:	42470e40 	.word	0x42470e40
 8009f30:	424711e0 	.word	0x424711e0

08009f34 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8009f34:	b580      	push	{r7, lr}
 8009f36:	b084      	sub	sp, #16
 8009f38:	af00      	add	r7, sp, #0
 8009f3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d101      	bne.n	8009f46 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8009f42:	2301      	movs	r3, #1
 8009f44:	e073      	b.n	800a02e <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	7f5b      	ldrb	r3, [r3, #29]
 8009f4a:	b2db      	uxtb	r3, r3
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d105      	bne.n	8009f5c <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	2200      	movs	r2, #0
 8009f54:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8009f56:	6878      	ldr	r0, [r7, #4]
 8009f58:	f7f9 fb70 	bl	800363c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	2202      	movs	r2, #2
 8009f60:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	68db      	ldr	r3, [r3, #12]
 8009f68:	f003 0310 	and.w	r3, r3, #16
 8009f6c:	2b10      	cmp	r3, #16
 8009f6e:	d055      	beq.n	800a01c <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	22ca      	movs	r2, #202	@ 0xca
 8009f76:	625a      	str	r2, [r3, #36]	@ 0x24
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	2253      	movs	r2, #83	@ 0x53
 8009f7e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8009f80:	6878      	ldr	r0, [r7, #4]
 8009f82:	f000 f87f 	bl	800a084 <RTC_EnterInitMode>
 8009f86:	4603      	mov	r3, r0
 8009f88:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8009f8a:	7bfb      	ldrb	r3, [r7, #15]
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d12c      	bne.n	8009fea <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	689b      	ldr	r3, [r3, #8]
 8009f96:	687a      	ldr	r2, [r7, #4]
 8009f98:	6812      	ldr	r2, [r2, #0]
 8009f9a:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8009f9e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009fa2:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	6899      	ldr	r1, [r3, #8]
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	685a      	ldr	r2, [r3, #4]
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	691b      	ldr	r3, [r3, #16]
 8009fb2:	431a      	orrs	r2, r3
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	695b      	ldr	r3, [r3, #20]
 8009fb8:	431a      	orrs	r2, r3
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	430a      	orrs	r2, r1
 8009fc0:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	687a      	ldr	r2, [r7, #4]
 8009fc8:	68d2      	ldr	r2, [r2, #12]
 8009fca:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	6919      	ldr	r1, [r3, #16]
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	689b      	ldr	r3, [r3, #8]
 8009fd6:	041a      	lsls	r2, r3, #16
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	430a      	orrs	r2, r1
 8009fde:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8009fe0:	6878      	ldr	r0, [r7, #4]
 8009fe2:	f000 f886 	bl	800a0f2 <RTC_ExitInitMode>
 8009fe6:	4603      	mov	r3, r0
 8009fe8:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8009fea:	7bfb      	ldrb	r3, [r7, #15]
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d110      	bne.n	800a012 <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8009ffe:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	699a      	ldr	r2, [r3, #24]
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	430a      	orrs	r2, r1
 800a010:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	22ff      	movs	r2, #255	@ 0xff
 800a018:	625a      	str	r2, [r3, #36]	@ 0x24
 800a01a:	e001      	b.n	800a020 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800a01c:	2300      	movs	r3, #0
 800a01e:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800a020:	7bfb      	ldrb	r3, [r7, #15]
 800a022:	2b00      	cmp	r3, #0
 800a024:	d102      	bne.n	800a02c <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	2201      	movs	r2, #1
 800a02a:	775a      	strb	r2, [r3, #29]
  }

  return status;
 800a02c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a02e:	4618      	mov	r0, r3
 800a030:	3710      	adds	r7, #16
 800a032:	46bd      	mov	sp, r7
 800a034:	bd80      	pop	{r7, pc}
	...

0800a038 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800a038:	b580      	push	{r7, lr}
 800a03a:	b084      	sub	sp, #16
 800a03c:	af00      	add	r7, sp, #0
 800a03e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a040:	2300      	movs	r3, #0
 800a042:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	4a0d      	ldr	r2, [pc, #52]	@ (800a080 <HAL_RTC_WaitForSynchro+0x48>)
 800a04a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800a04c:	f7fc fa32 	bl	80064b4 <HAL_GetTick>
 800a050:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800a052:	e009      	b.n	800a068 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800a054:	f7fc fa2e 	bl	80064b4 <HAL_GetTick>
 800a058:	4602      	mov	r2, r0
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	1ad3      	subs	r3, r2, r3
 800a05e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a062:	d901      	bls.n	800a068 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800a064:	2303      	movs	r3, #3
 800a066:	e007      	b.n	800a078 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	68db      	ldr	r3, [r3, #12]
 800a06e:	f003 0320 	and.w	r3, r3, #32
 800a072:	2b00      	cmp	r3, #0
 800a074:	d0ee      	beq.n	800a054 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800a076:	2300      	movs	r3, #0
}
 800a078:	4618      	mov	r0, r3
 800a07a:	3710      	adds	r7, #16
 800a07c:	46bd      	mov	sp, r7
 800a07e:	bd80      	pop	{r7, pc}
 800a080:	00017f5f 	.word	0x00017f5f

0800a084 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800a084:	b580      	push	{r7, lr}
 800a086:	b084      	sub	sp, #16
 800a088:	af00      	add	r7, sp, #0
 800a08a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a08c:	2300      	movs	r3, #0
 800a08e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800a090:	2300      	movs	r3, #0
 800a092:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	68db      	ldr	r3, [r3, #12]
 800a09a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d122      	bne.n	800a0e8 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	68da      	ldr	r2, [r3, #12]
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a0b0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a0b2:	f7fc f9ff 	bl	80064b4 <HAL_GetTick>
 800a0b6:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800a0b8:	e00c      	b.n	800a0d4 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800a0ba:	f7fc f9fb 	bl	80064b4 <HAL_GetTick>
 800a0be:	4602      	mov	r2, r0
 800a0c0:	68bb      	ldr	r3, [r7, #8]
 800a0c2:	1ad3      	subs	r3, r2, r3
 800a0c4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a0c8:	d904      	bls.n	800a0d4 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	2204      	movs	r2, #4
 800a0ce:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800a0d0:	2301      	movs	r3, #1
 800a0d2:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	68db      	ldr	r3, [r3, #12]
 800a0da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d102      	bne.n	800a0e8 <RTC_EnterInitMode+0x64>
 800a0e2:	7bfb      	ldrb	r3, [r7, #15]
 800a0e4:	2b01      	cmp	r3, #1
 800a0e6:	d1e8      	bne.n	800a0ba <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800a0e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0ea:	4618      	mov	r0, r3
 800a0ec:	3710      	adds	r7, #16
 800a0ee:	46bd      	mov	sp, r7
 800a0f0:	bd80      	pop	{r7, pc}

0800a0f2 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800a0f2:	b580      	push	{r7, lr}
 800a0f4:	b084      	sub	sp, #16
 800a0f6:	af00      	add	r7, sp, #0
 800a0f8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a0fa:	2300      	movs	r3, #0
 800a0fc:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	68da      	ldr	r2, [r3, #12]
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a10c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	689b      	ldr	r3, [r3, #8]
 800a114:	f003 0320 	and.w	r3, r3, #32
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d10a      	bne.n	800a132 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a11c:	6878      	ldr	r0, [r7, #4]
 800a11e:	f7ff ff8b 	bl	800a038 <HAL_RTC_WaitForSynchro>
 800a122:	4603      	mov	r3, r0
 800a124:	2b00      	cmp	r3, #0
 800a126:	d004      	beq.n	800a132 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	2204      	movs	r2, #4
 800a12c:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800a12e:	2301      	movs	r3, #1
 800a130:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800a132:	7bfb      	ldrb	r3, [r7, #15]
}
 800a134:	4618      	mov	r0, r3
 800a136:	3710      	adds	r7, #16
 800a138:	46bd      	mov	sp, r7
 800a13a:	bd80      	pop	{r7, pc}

0800a13c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a13c:	b580      	push	{r7, lr}
 800a13e:	b082      	sub	sp, #8
 800a140:	af00      	add	r7, sp, #0
 800a142:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	2b00      	cmp	r3, #0
 800a148:	d101      	bne.n	800a14e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a14a:	2301      	movs	r3, #1
 800a14c:	e07b      	b.n	800a246 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a152:	2b00      	cmp	r3, #0
 800a154:	d108      	bne.n	800a168 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	685b      	ldr	r3, [r3, #4]
 800a15a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a15e:	d009      	beq.n	800a174 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	2200      	movs	r2, #0
 800a164:	61da      	str	r2, [r3, #28]
 800a166:	e005      	b.n	800a174 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	2200      	movs	r2, #0
 800a16c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	2200      	movs	r2, #0
 800a172:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	2200      	movs	r2, #0
 800a178:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a180:	b2db      	uxtb	r3, r3
 800a182:	2b00      	cmp	r3, #0
 800a184:	d106      	bne.n	800a194 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	2200      	movs	r2, #0
 800a18a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a18e:	6878      	ldr	r0, [r7, #4]
 800a190:	f7f9 fa7e 	bl	8003690 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	2202      	movs	r2, #2
 800a198:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	681a      	ldr	r2, [r3, #0]
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a1aa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	685b      	ldr	r3, [r3, #4]
 800a1b0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	689b      	ldr	r3, [r3, #8]
 800a1b8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800a1bc:	431a      	orrs	r2, r3
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	68db      	ldr	r3, [r3, #12]
 800a1c2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a1c6:	431a      	orrs	r2, r3
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	691b      	ldr	r3, [r3, #16]
 800a1cc:	f003 0302 	and.w	r3, r3, #2
 800a1d0:	431a      	orrs	r2, r3
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	695b      	ldr	r3, [r3, #20]
 800a1d6:	f003 0301 	and.w	r3, r3, #1
 800a1da:	431a      	orrs	r2, r3
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	699b      	ldr	r3, [r3, #24]
 800a1e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a1e4:	431a      	orrs	r2, r3
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	69db      	ldr	r3, [r3, #28]
 800a1ea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a1ee:	431a      	orrs	r2, r3
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	6a1b      	ldr	r3, [r3, #32]
 800a1f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a1f8:	ea42 0103 	orr.w	r1, r2, r3
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a200:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	430a      	orrs	r2, r1
 800a20a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	699b      	ldr	r3, [r3, #24]
 800a210:	0c1b      	lsrs	r3, r3, #16
 800a212:	f003 0104 	and.w	r1, r3, #4
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a21a:	f003 0210 	and.w	r2, r3, #16
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	430a      	orrs	r2, r1
 800a224:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	69da      	ldr	r2, [r3, #28]
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a234:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	2200      	movs	r2, #0
 800a23a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	2201      	movs	r2, #1
 800a240:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800a244:	2300      	movs	r3, #0
}
 800a246:	4618      	mov	r0, r3
 800a248:	3708      	adds	r7, #8
 800a24a:	46bd      	mov	sp, r7
 800a24c:	bd80      	pop	{r7, pc}

0800a24e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a24e:	b580      	push	{r7, lr}
 800a250:	b088      	sub	sp, #32
 800a252:	af00      	add	r7, sp, #0
 800a254:	60f8      	str	r0, [r7, #12]
 800a256:	60b9      	str	r1, [r7, #8]
 800a258:	603b      	str	r3, [r7, #0]
 800a25a:	4613      	mov	r3, r2
 800a25c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a25e:	f7fc f929 	bl	80064b4 <HAL_GetTick>
 800a262:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800a264:	88fb      	ldrh	r3, [r7, #6]
 800a266:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a26e:	b2db      	uxtb	r3, r3
 800a270:	2b01      	cmp	r3, #1
 800a272:	d001      	beq.n	800a278 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800a274:	2302      	movs	r3, #2
 800a276:	e12a      	b.n	800a4ce <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800a278:	68bb      	ldr	r3, [r7, #8]
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d002      	beq.n	800a284 <HAL_SPI_Transmit+0x36>
 800a27e:	88fb      	ldrh	r3, [r7, #6]
 800a280:	2b00      	cmp	r3, #0
 800a282:	d101      	bne.n	800a288 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800a284:	2301      	movs	r3, #1
 800a286:	e122      	b.n	800a4ce <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800a28e:	2b01      	cmp	r3, #1
 800a290:	d101      	bne.n	800a296 <HAL_SPI_Transmit+0x48>
 800a292:	2302      	movs	r3, #2
 800a294:	e11b      	b.n	800a4ce <HAL_SPI_Transmit+0x280>
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	2201      	movs	r2, #1
 800a29a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	2203      	movs	r2, #3
 800a2a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	2200      	movs	r2, #0
 800a2aa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	68ba      	ldr	r2, [r7, #8]
 800a2b0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	88fa      	ldrh	r2, [r7, #6]
 800a2b6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	88fa      	ldrh	r2, [r7, #6]
 800a2bc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	2200      	movs	r2, #0
 800a2c2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	2200      	movs	r2, #0
 800a2c8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	2200      	movs	r2, #0
 800a2ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	2200      	movs	r2, #0
 800a2d4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	2200      	movs	r2, #0
 800a2da:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	689b      	ldr	r3, [r3, #8]
 800a2e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a2e4:	d10f      	bne.n	800a306 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	681a      	ldr	r2, [r3, #0]
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a2f4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	681a      	ldr	r2, [r3, #0]
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a304:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a310:	2b40      	cmp	r3, #64	@ 0x40
 800a312:	d007      	beq.n	800a324 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	681a      	ldr	r2, [r3, #0]
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a322:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	68db      	ldr	r3, [r3, #12]
 800a328:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a32c:	d152      	bne.n	800a3d4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	685b      	ldr	r3, [r3, #4]
 800a332:	2b00      	cmp	r3, #0
 800a334:	d002      	beq.n	800a33c <HAL_SPI_Transmit+0xee>
 800a336:	8b7b      	ldrh	r3, [r7, #26]
 800a338:	2b01      	cmp	r3, #1
 800a33a:	d145      	bne.n	800a3c8 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a340:	881a      	ldrh	r2, [r3, #0]
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a34c:	1c9a      	adds	r2, r3, #2
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a356:	b29b      	uxth	r3, r3
 800a358:	3b01      	subs	r3, #1
 800a35a:	b29a      	uxth	r2, r3
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800a360:	e032      	b.n	800a3c8 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	689b      	ldr	r3, [r3, #8]
 800a368:	f003 0302 	and.w	r3, r3, #2
 800a36c:	2b02      	cmp	r3, #2
 800a36e:	d112      	bne.n	800a396 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a374:	881a      	ldrh	r2, [r3, #0]
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a380:	1c9a      	adds	r2, r3, #2
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a38a:	b29b      	uxth	r3, r3
 800a38c:	3b01      	subs	r3, #1
 800a38e:	b29a      	uxth	r2, r3
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	86da      	strh	r2, [r3, #54]	@ 0x36
 800a394:	e018      	b.n	800a3c8 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a396:	f7fc f88d 	bl	80064b4 <HAL_GetTick>
 800a39a:	4602      	mov	r2, r0
 800a39c:	69fb      	ldr	r3, [r7, #28]
 800a39e:	1ad3      	subs	r3, r2, r3
 800a3a0:	683a      	ldr	r2, [r7, #0]
 800a3a2:	429a      	cmp	r2, r3
 800a3a4:	d803      	bhi.n	800a3ae <HAL_SPI_Transmit+0x160>
 800a3a6:	683b      	ldr	r3, [r7, #0]
 800a3a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3ac:	d102      	bne.n	800a3b4 <HAL_SPI_Transmit+0x166>
 800a3ae:	683b      	ldr	r3, [r7, #0]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d109      	bne.n	800a3c8 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	2201      	movs	r2, #1
 800a3b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	2200      	movs	r2, #0
 800a3c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800a3c4:	2303      	movs	r3, #3
 800a3c6:	e082      	b.n	800a4ce <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a3cc:	b29b      	uxth	r3, r3
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d1c7      	bne.n	800a362 <HAL_SPI_Transmit+0x114>
 800a3d2:	e053      	b.n	800a47c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	685b      	ldr	r3, [r3, #4]
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d002      	beq.n	800a3e2 <HAL_SPI_Transmit+0x194>
 800a3dc:	8b7b      	ldrh	r3, [r7, #26]
 800a3de:	2b01      	cmp	r3, #1
 800a3e0:	d147      	bne.n	800a472 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	330c      	adds	r3, #12
 800a3ec:	7812      	ldrb	r2, [r2, #0]
 800a3ee:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3f4:	1c5a      	adds	r2, r3, #1
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a3fe:	b29b      	uxth	r3, r3
 800a400:	3b01      	subs	r3, #1
 800a402:	b29a      	uxth	r2, r3
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800a408:	e033      	b.n	800a472 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	689b      	ldr	r3, [r3, #8]
 800a410:	f003 0302 	and.w	r3, r3, #2
 800a414:	2b02      	cmp	r3, #2
 800a416:	d113      	bne.n	800a440 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	330c      	adds	r3, #12
 800a422:	7812      	ldrb	r2, [r2, #0]
 800a424:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a42a:	1c5a      	adds	r2, r3, #1
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a434:	b29b      	uxth	r3, r3
 800a436:	3b01      	subs	r3, #1
 800a438:	b29a      	uxth	r2, r3
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800a43e:	e018      	b.n	800a472 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a440:	f7fc f838 	bl	80064b4 <HAL_GetTick>
 800a444:	4602      	mov	r2, r0
 800a446:	69fb      	ldr	r3, [r7, #28]
 800a448:	1ad3      	subs	r3, r2, r3
 800a44a:	683a      	ldr	r2, [r7, #0]
 800a44c:	429a      	cmp	r2, r3
 800a44e:	d803      	bhi.n	800a458 <HAL_SPI_Transmit+0x20a>
 800a450:	683b      	ldr	r3, [r7, #0]
 800a452:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a456:	d102      	bne.n	800a45e <HAL_SPI_Transmit+0x210>
 800a458:	683b      	ldr	r3, [r7, #0]
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d109      	bne.n	800a472 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	2201      	movs	r2, #1
 800a462:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	2200      	movs	r2, #0
 800a46a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800a46e:	2303      	movs	r3, #3
 800a470:	e02d      	b.n	800a4ce <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a476:	b29b      	uxth	r3, r3
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d1c6      	bne.n	800a40a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a47c:	69fa      	ldr	r2, [r7, #28]
 800a47e:	6839      	ldr	r1, [r7, #0]
 800a480:	68f8      	ldr	r0, [r7, #12]
 800a482:	f000 fbd9 	bl	800ac38 <SPI_EndRxTxTransaction>
 800a486:	4603      	mov	r3, r0
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d002      	beq.n	800a492 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	2220      	movs	r2, #32
 800a490:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	689b      	ldr	r3, [r3, #8]
 800a496:	2b00      	cmp	r3, #0
 800a498:	d10a      	bne.n	800a4b0 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a49a:	2300      	movs	r3, #0
 800a49c:	617b      	str	r3, [r7, #20]
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	68db      	ldr	r3, [r3, #12]
 800a4a4:	617b      	str	r3, [r7, #20]
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	689b      	ldr	r3, [r3, #8]
 800a4ac:	617b      	str	r3, [r7, #20]
 800a4ae:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	2201      	movs	r2, #1
 800a4b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	2200      	movs	r2, #0
 800a4bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d001      	beq.n	800a4cc <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800a4c8:	2301      	movs	r3, #1
 800a4ca:	e000      	b.n	800a4ce <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800a4cc:	2300      	movs	r3, #0
  }
}
 800a4ce:	4618      	mov	r0, r3
 800a4d0:	3720      	adds	r7, #32
 800a4d2:	46bd      	mov	sp, r7
 800a4d4:	bd80      	pop	{r7, pc}

0800a4d6 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a4d6:	b580      	push	{r7, lr}
 800a4d8:	b088      	sub	sp, #32
 800a4da:	af02      	add	r7, sp, #8
 800a4dc:	60f8      	str	r0, [r7, #12]
 800a4de:	60b9      	str	r1, [r7, #8]
 800a4e0:	603b      	str	r3, [r7, #0]
 800a4e2:	4613      	mov	r3, r2
 800a4e4:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a4ec:	b2db      	uxtb	r3, r3
 800a4ee:	2b01      	cmp	r3, #1
 800a4f0:	d001      	beq.n	800a4f6 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800a4f2:	2302      	movs	r3, #2
 800a4f4:	e104      	b.n	800a700 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 800a4f6:	68bb      	ldr	r3, [r7, #8]
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d002      	beq.n	800a502 <HAL_SPI_Receive+0x2c>
 800a4fc:	88fb      	ldrh	r3, [r7, #6]
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d101      	bne.n	800a506 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800a502:	2301      	movs	r3, #1
 800a504:	e0fc      	b.n	800a700 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	685b      	ldr	r3, [r3, #4]
 800a50a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a50e:	d112      	bne.n	800a536 <HAL_SPI_Receive+0x60>
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	689b      	ldr	r3, [r3, #8]
 800a514:	2b00      	cmp	r3, #0
 800a516:	d10e      	bne.n	800a536 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	2204      	movs	r2, #4
 800a51c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800a520:	88fa      	ldrh	r2, [r7, #6]
 800a522:	683b      	ldr	r3, [r7, #0]
 800a524:	9300      	str	r3, [sp, #0]
 800a526:	4613      	mov	r3, r2
 800a528:	68ba      	ldr	r2, [r7, #8]
 800a52a:	68b9      	ldr	r1, [r7, #8]
 800a52c:	68f8      	ldr	r0, [r7, #12]
 800a52e:	f000 f8eb 	bl	800a708 <HAL_SPI_TransmitReceive>
 800a532:	4603      	mov	r3, r0
 800a534:	e0e4      	b.n	800a700 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a536:	f7fb ffbd 	bl	80064b4 <HAL_GetTick>
 800a53a:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800a542:	2b01      	cmp	r3, #1
 800a544:	d101      	bne.n	800a54a <HAL_SPI_Receive+0x74>
 800a546:	2302      	movs	r3, #2
 800a548:	e0da      	b.n	800a700 <HAL_SPI_Receive+0x22a>
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	2201      	movs	r2, #1
 800a54e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	2204      	movs	r2, #4
 800a556:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	2200      	movs	r2, #0
 800a55e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	68ba      	ldr	r2, [r7, #8]
 800a564:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	88fa      	ldrh	r2, [r7, #6]
 800a56a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	88fa      	ldrh	r2, [r7, #6]
 800a570:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	2200      	movs	r2, #0
 800a576:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	2200      	movs	r2, #0
 800a57c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	2200      	movs	r2, #0
 800a582:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	2200      	movs	r2, #0
 800a588:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	2200      	movs	r2, #0
 800a58e:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	689b      	ldr	r3, [r3, #8]
 800a594:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a598:	d10f      	bne.n	800a5ba <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	681a      	ldr	r2, [r3, #0]
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a5a8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	681a      	ldr	r2, [r3, #0]
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800a5b8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a5c4:	2b40      	cmp	r3, #64	@ 0x40
 800a5c6:	d007      	beq.n	800a5d8 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	681a      	ldr	r2, [r3, #0]
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a5d6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	68db      	ldr	r3, [r3, #12]
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d170      	bne.n	800a6c2 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800a5e0:	e035      	b.n	800a64e <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	689b      	ldr	r3, [r3, #8]
 800a5e8:	f003 0301 	and.w	r3, r3, #1
 800a5ec:	2b01      	cmp	r3, #1
 800a5ee:	d115      	bne.n	800a61c <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	f103 020c 	add.w	r2, r3, #12
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5fc:	7812      	ldrb	r2, [r2, #0]
 800a5fe:	b2d2      	uxtb	r2, r2
 800a600:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a606:	1c5a      	adds	r2, r3, #1
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a610:	b29b      	uxth	r3, r3
 800a612:	3b01      	subs	r3, #1
 800a614:	b29a      	uxth	r2, r3
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a61a:	e018      	b.n	800a64e <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a61c:	f7fb ff4a 	bl	80064b4 <HAL_GetTick>
 800a620:	4602      	mov	r2, r0
 800a622:	697b      	ldr	r3, [r7, #20]
 800a624:	1ad3      	subs	r3, r2, r3
 800a626:	683a      	ldr	r2, [r7, #0]
 800a628:	429a      	cmp	r2, r3
 800a62a:	d803      	bhi.n	800a634 <HAL_SPI_Receive+0x15e>
 800a62c:	683b      	ldr	r3, [r7, #0]
 800a62e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a632:	d102      	bne.n	800a63a <HAL_SPI_Receive+0x164>
 800a634:	683b      	ldr	r3, [r7, #0]
 800a636:	2b00      	cmp	r3, #0
 800a638:	d109      	bne.n	800a64e <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	2201      	movs	r2, #1
 800a63e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	2200      	movs	r2, #0
 800a646:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800a64a:	2303      	movs	r3, #3
 800a64c:	e058      	b.n	800a700 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a652:	b29b      	uxth	r3, r3
 800a654:	2b00      	cmp	r3, #0
 800a656:	d1c4      	bne.n	800a5e2 <HAL_SPI_Receive+0x10c>
 800a658:	e038      	b.n	800a6cc <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	689b      	ldr	r3, [r3, #8]
 800a660:	f003 0301 	and.w	r3, r3, #1
 800a664:	2b01      	cmp	r3, #1
 800a666:	d113      	bne.n	800a690 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	68da      	ldr	r2, [r3, #12]
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a672:	b292      	uxth	r2, r2
 800a674:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a67a:	1c9a      	adds	r2, r3, #2
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a684:	b29b      	uxth	r3, r3
 800a686:	3b01      	subs	r3, #1
 800a688:	b29a      	uxth	r2, r3
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a68e:	e018      	b.n	800a6c2 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a690:	f7fb ff10 	bl	80064b4 <HAL_GetTick>
 800a694:	4602      	mov	r2, r0
 800a696:	697b      	ldr	r3, [r7, #20]
 800a698:	1ad3      	subs	r3, r2, r3
 800a69a:	683a      	ldr	r2, [r7, #0]
 800a69c:	429a      	cmp	r2, r3
 800a69e:	d803      	bhi.n	800a6a8 <HAL_SPI_Receive+0x1d2>
 800a6a0:	683b      	ldr	r3, [r7, #0]
 800a6a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6a6:	d102      	bne.n	800a6ae <HAL_SPI_Receive+0x1d8>
 800a6a8:	683b      	ldr	r3, [r7, #0]
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d109      	bne.n	800a6c2 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	2201      	movs	r2, #1
 800a6b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	2200      	movs	r2, #0
 800a6ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800a6be:	2303      	movs	r3, #3
 800a6c0:	e01e      	b.n	800a700 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a6c6:	b29b      	uxth	r3, r3
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d1c6      	bne.n	800a65a <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a6cc:	697a      	ldr	r2, [r7, #20]
 800a6ce:	6839      	ldr	r1, [r7, #0]
 800a6d0:	68f8      	ldr	r0, [r7, #12]
 800a6d2:	f000 fa4b 	bl	800ab6c <SPI_EndRxTransaction>
 800a6d6:	4603      	mov	r3, r0
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d002      	beq.n	800a6e2 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	2220      	movs	r2, #32
 800a6e0:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	2201      	movs	r2, #1
 800a6e6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	2200      	movs	r2, #0
 800a6ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d001      	beq.n	800a6fe <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800a6fa:	2301      	movs	r3, #1
 800a6fc:	e000      	b.n	800a700 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800a6fe:	2300      	movs	r3, #0
  }
}
 800a700:	4618      	mov	r0, r3
 800a702:	3718      	adds	r7, #24
 800a704:	46bd      	mov	sp, r7
 800a706:	bd80      	pop	{r7, pc}

0800a708 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800a708:	b580      	push	{r7, lr}
 800a70a:	b08a      	sub	sp, #40	@ 0x28
 800a70c:	af00      	add	r7, sp, #0
 800a70e:	60f8      	str	r0, [r7, #12]
 800a710:	60b9      	str	r1, [r7, #8]
 800a712:	607a      	str	r2, [r7, #4]
 800a714:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800a716:	2301      	movs	r3, #1
 800a718:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a71a:	f7fb fecb 	bl	80064b4 <HAL_GetTick>
 800a71e:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a726:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	685b      	ldr	r3, [r3, #4]
 800a72c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800a72e:	887b      	ldrh	r3, [r7, #2]
 800a730:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800a732:	7ffb      	ldrb	r3, [r7, #31]
 800a734:	2b01      	cmp	r3, #1
 800a736:	d00c      	beq.n	800a752 <HAL_SPI_TransmitReceive+0x4a>
 800a738:	69bb      	ldr	r3, [r7, #24]
 800a73a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a73e:	d106      	bne.n	800a74e <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	689b      	ldr	r3, [r3, #8]
 800a744:	2b00      	cmp	r3, #0
 800a746:	d102      	bne.n	800a74e <HAL_SPI_TransmitReceive+0x46>
 800a748:	7ffb      	ldrb	r3, [r7, #31]
 800a74a:	2b04      	cmp	r3, #4
 800a74c:	d001      	beq.n	800a752 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800a74e:	2302      	movs	r3, #2
 800a750:	e17f      	b.n	800aa52 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a752:	68bb      	ldr	r3, [r7, #8]
 800a754:	2b00      	cmp	r3, #0
 800a756:	d005      	beq.n	800a764 <HAL_SPI_TransmitReceive+0x5c>
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d002      	beq.n	800a764 <HAL_SPI_TransmitReceive+0x5c>
 800a75e:	887b      	ldrh	r3, [r7, #2]
 800a760:	2b00      	cmp	r3, #0
 800a762:	d101      	bne.n	800a768 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800a764:	2301      	movs	r3, #1
 800a766:	e174      	b.n	800aa52 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800a76e:	2b01      	cmp	r3, #1
 800a770:	d101      	bne.n	800a776 <HAL_SPI_TransmitReceive+0x6e>
 800a772:	2302      	movs	r3, #2
 800a774:	e16d      	b.n	800aa52 <HAL_SPI_TransmitReceive+0x34a>
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	2201      	movs	r2, #1
 800a77a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a784:	b2db      	uxtb	r3, r3
 800a786:	2b04      	cmp	r3, #4
 800a788:	d003      	beq.n	800a792 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	2205      	movs	r2, #5
 800a78e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	2200      	movs	r2, #0
 800a796:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	687a      	ldr	r2, [r7, #4]
 800a79c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	887a      	ldrh	r2, [r7, #2]
 800a7a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	887a      	ldrh	r2, [r7, #2]
 800a7a8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	68ba      	ldr	r2, [r7, #8]
 800a7ae:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	887a      	ldrh	r2, [r7, #2]
 800a7b4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	887a      	ldrh	r2, [r7, #2]
 800a7ba:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	2200      	movs	r2, #0
 800a7c0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	2200      	movs	r2, #0
 800a7c6:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a7d2:	2b40      	cmp	r3, #64	@ 0x40
 800a7d4:	d007      	beq.n	800a7e6 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	681a      	ldr	r2, [r3, #0]
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a7e4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	68db      	ldr	r3, [r3, #12]
 800a7ea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a7ee:	d17e      	bne.n	800a8ee <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	685b      	ldr	r3, [r3, #4]
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d002      	beq.n	800a7fe <HAL_SPI_TransmitReceive+0xf6>
 800a7f8:	8afb      	ldrh	r3, [r7, #22]
 800a7fa:	2b01      	cmp	r3, #1
 800a7fc:	d16c      	bne.n	800a8d8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a802:	881a      	ldrh	r2, [r3, #0]
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a80e:	1c9a      	adds	r2, r3, #2
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a818:	b29b      	uxth	r3, r3
 800a81a:	3b01      	subs	r3, #1
 800a81c:	b29a      	uxth	r2, r3
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a822:	e059      	b.n	800a8d8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	689b      	ldr	r3, [r3, #8]
 800a82a:	f003 0302 	and.w	r3, r3, #2
 800a82e:	2b02      	cmp	r3, #2
 800a830:	d11b      	bne.n	800a86a <HAL_SPI_TransmitReceive+0x162>
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a836:	b29b      	uxth	r3, r3
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d016      	beq.n	800a86a <HAL_SPI_TransmitReceive+0x162>
 800a83c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a83e:	2b01      	cmp	r3, #1
 800a840:	d113      	bne.n	800a86a <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a846:	881a      	ldrh	r2, [r3, #0]
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a852:	1c9a      	adds	r2, r3, #2
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a85c:	b29b      	uxth	r3, r3
 800a85e:	3b01      	subs	r3, #1
 800a860:	b29a      	uxth	r2, r3
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a866:	2300      	movs	r3, #0
 800a868:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	689b      	ldr	r3, [r3, #8]
 800a870:	f003 0301 	and.w	r3, r3, #1
 800a874:	2b01      	cmp	r3, #1
 800a876:	d119      	bne.n	800a8ac <HAL_SPI_TransmitReceive+0x1a4>
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a87c:	b29b      	uxth	r3, r3
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d014      	beq.n	800a8ac <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	68da      	ldr	r2, [r3, #12]
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a88c:	b292      	uxth	r2, r2
 800a88e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a894:	1c9a      	adds	r2, r3, #2
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a89e:	b29b      	uxth	r3, r3
 800a8a0:	3b01      	subs	r3, #1
 800a8a2:	b29a      	uxth	r2, r3
 800a8a4:	68fb      	ldr	r3, [r7, #12]
 800a8a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a8a8:	2301      	movs	r3, #1
 800a8aa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800a8ac:	f7fb fe02 	bl	80064b4 <HAL_GetTick>
 800a8b0:	4602      	mov	r2, r0
 800a8b2:	6a3b      	ldr	r3, [r7, #32]
 800a8b4:	1ad3      	subs	r3, r2, r3
 800a8b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a8b8:	429a      	cmp	r2, r3
 800a8ba:	d80d      	bhi.n	800a8d8 <HAL_SPI_TransmitReceive+0x1d0>
 800a8bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8be:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8c2:	d009      	beq.n	800a8d8 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	2201      	movs	r2, #1
 800a8c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	2200      	movs	r2, #0
 800a8d0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800a8d4:	2303      	movs	r3, #3
 800a8d6:	e0bc      	b.n	800aa52 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a8dc:	b29b      	uxth	r3, r3
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d1a0      	bne.n	800a824 <HAL_SPI_TransmitReceive+0x11c>
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a8e6:	b29b      	uxth	r3, r3
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d19b      	bne.n	800a824 <HAL_SPI_TransmitReceive+0x11c>
 800a8ec:	e082      	b.n	800a9f4 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	685b      	ldr	r3, [r3, #4]
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d002      	beq.n	800a8fc <HAL_SPI_TransmitReceive+0x1f4>
 800a8f6:	8afb      	ldrh	r3, [r7, #22]
 800a8f8:	2b01      	cmp	r3, #1
 800a8fa:	d171      	bne.n	800a9e0 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	330c      	adds	r3, #12
 800a906:	7812      	ldrb	r2, [r2, #0]
 800a908:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a90e:	1c5a      	adds	r2, r3, #1
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a918:	b29b      	uxth	r3, r3
 800a91a:	3b01      	subs	r3, #1
 800a91c:	b29a      	uxth	r2, r3
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a922:	e05d      	b.n	800a9e0 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	689b      	ldr	r3, [r3, #8]
 800a92a:	f003 0302 	and.w	r3, r3, #2
 800a92e:	2b02      	cmp	r3, #2
 800a930:	d11c      	bne.n	800a96c <HAL_SPI_TransmitReceive+0x264>
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a936:	b29b      	uxth	r3, r3
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d017      	beq.n	800a96c <HAL_SPI_TransmitReceive+0x264>
 800a93c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a93e:	2b01      	cmp	r3, #1
 800a940:	d114      	bne.n	800a96c <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	330c      	adds	r3, #12
 800a94c:	7812      	ldrb	r2, [r2, #0]
 800a94e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a954:	1c5a      	adds	r2, r3, #1
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a95e:	b29b      	uxth	r3, r3
 800a960:	3b01      	subs	r3, #1
 800a962:	b29a      	uxth	r2, r3
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a968:	2300      	movs	r3, #0
 800a96a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	689b      	ldr	r3, [r3, #8]
 800a972:	f003 0301 	and.w	r3, r3, #1
 800a976:	2b01      	cmp	r3, #1
 800a978:	d119      	bne.n	800a9ae <HAL_SPI_TransmitReceive+0x2a6>
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a97e:	b29b      	uxth	r3, r3
 800a980:	2b00      	cmp	r3, #0
 800a982:	d014      	beq.n	800a9ae <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	68da      	ldr	r2, [r3, #12]
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a98e:	b2d2      	uxtb	r2, r2
 800a990:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a996:	1c5a      	adds	r2, r3, #1
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a9a0:	b29b      	uxth	r3, r3
 800a9a2:	3b01      	subs	r3, #1
 800a9a4:	b29a      	uxth	r2, r3
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a9aa:	2301      	movs	r3, #1
 800a9ac:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a9ae:	f7fb fd81 	bl	80064b4 <HAL_GetTick>
 800a9b2:	4602      	mov	r2, r0
 800a9b4:	6a3b      	ldr	r3, [r7, #32]
 800a9b6:	1ad3      	subs	r3, r2, r3
 800a9b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a9ba:	429a      	cmp	r2, r3
 800a9bc:	d803      	bhi.n	800a9c6 <HAL_SPI_TransmitReceive+0x2be>
 800a9be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9c4:	d102      	bne.n	800a9cc <HAL_SPI_TransmitReceive+0x2c4>
 800a9c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d109      	bne.n	800a9e0 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	2201      	movs	r2, #1
 800a9d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	2200      	movs	r2, #0
 800a9d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800a9dc:	2303      	movs	r3, #3
 800a9de:	e038      	b.n	800aa52 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a9e4:	b29b      	uxth	r3, r3
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d19c      	bne.n	800a924 <HAL_SPI_TransmitReceive+0x21c>
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a9ee:	b29b      	uxth	r3, r3
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d197      	bne.n	800a924 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a9f4:	6a3a      	ldr	r2, [r7, #32]
 800a9f6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a9f8:	68f8      	ldr	r0, [r7, #12]
 800a9fa:	f000 f91d 	bl	800ac38 <SPI_EndRxTxTransaction>
 800a9fe:	4603      	mov	r3, r0
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d008      	beq.n	800aa16 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	2220      	movs	r2, #32
 800aa08:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	2200      	movs	r2, #0
 800aa0e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800aa12:	2301      	movs	r3, #1
 800aa14:	e01d      	b.n	800aa52 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	689b      	ldr	r3, [r3, #8]
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d10a      	bne.n	800aa34 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800aa1e:	2300      	movs	r3, #0
 800aa20:	613b      	str	r3, [r7, #16]
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	68db      	ldr	r3, [r3, #12]
 800aa28:	613b      	str	r3, [r7, #16]
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	689b      	ldr	r3, [r3, #8]
 800aa30:	613b      	str	r3, [r7, #16]
 800aa32:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	2201      	movs	r2, #1
 800aa38:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	2200      	movs	r2, #0
 800aa40:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d001      	beq.n	800aa50 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800aa4c:	2301      	movs	r3, #1
 800aa4e:	e000      	b.n	800aa52 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800aa50:	2300      	movs	r3, #0
  }
}
 800aa52:	4618      	mov	r0, r3
 800aa54:	3728      	adds	r7, #40	@ 0x28
 800aa56:	46bd      	mov	sp, r7
 800aa58:	bd80      	pop	{r7, pc}
	...

0800aa5c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800aa5c:	b580      	push	{r7, lr}
 800aa5e:	b088      	sub	sp, #32
 800aa60:	af00      	add	r7, sp, #0
 800aa62:	60f8      	str	r0, [r7, #12]
 800aa64:	60b9      	str	r1, [r7, #8]
 800aa66:	603b      	str	r3, [r7, #0]
 800aa68:	4613      	mov	r3, r2
 800aa6a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800aa6c:	f7fb fd22 	bl	80064b4 <HAL_GetTick>
 800aa70:	4602      	mov	r2, r0
 800aa72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa74:	1a9b      	subs	r3, r3, r2
 800aa76:	683a      	ldr	r2, [r7, #0]
 800aa78:	4413      	add	r3, r2
 800aa7a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800aa7c:	f7fb fd1a 	bl	80064b4 <HAL_GetTick>
 800aa80:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800aa82:	4b39      	ldr	r3, [pc, #228]	@ (800ab68 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	015b      	lsls	r3, r3, #5
 800aa88:	0d1b      	lsrs	r3, r3, #20
 800aa8a:	69fa      	ldr	r2, [r7, #28]
 800aa8c:	fb02 f303 	mul.w	r3, r2, r3
 800aa90:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800aa92:	e055      	b.n	800ab40 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800aa94:	683b      	ldr	r3, [r7, #0]
 800aa96:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa9a:	d051      	beq.n	800ab40 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800aa9c:	f7fb fd0a 	bl	80064b4 <HAL_GetTick>
 800aaa0:	4602      	mov	r2, r0
 800aaa2:	69bb      	ldr	r3, [r7, #24]
 800aaa4:	1ad3      	subs	r3, r2, r3
 800aaa6:	69fa      	ldr	r2, [r7, #28]
 800aaa8:	429a      	cmp	r2, r3
 800aaaa:	d902      	bls.n	800aab2 <SPI_WaitFlagStateUntilTimeout+0x56>
 800aaac:	69fb      	ldr	r3, [r7, #28]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d13d      	bne.n	800ab2e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	685a      	ldr	r2, [r3, #4]
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800aac0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	685b      	ldr	r3, [r3, #4]
 800aac6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800aaca:	d111      	bne.n	800aaf0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	689b      	ldr	r3, [r3, #8]
 800aad0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800aad4:	d004      	beq.n	800aae0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	689b      	ldr	r3, [r3, #8]
 800aada:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aade:	d107      	bne.n	800aaf0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	681a      	ldr	r2, [r3, #0]
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800aaee:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aaf4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800aaf8:	d10f      	bne.n	800ab1a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	681a      	ldr	r2, [r3, #0]
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800ab08:	601a      	str	r2, [r3, #0]
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	681a      	ldr	r2, [r3, #0]
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800ab18:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	2201      	movs	r2, #1
 800ab1e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	2200      	movs	r2, #0
 800ab26:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800ab2a:	2303      	movs	r3, #3
 800ab2c:	e018      	b.n	800ab60 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ab2e:	697b      	ldr	r3, [r7, #20]
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d102      	bne.n	800ab3a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800ab34:	2300      	movs	r3, #0
 800ab36:	61fb      	str	r3, [r7, #28]
 800ab38:	e002      	b.n	800ab40 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800ab3a:	697b      	ldr	r3, [r7, #20]
 800ab3c:	3b01      	subs	r3, #1
 800ab3e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	689a      	ldr	r2, [r3, #8]
 800ab46:	68bb      	ldr	r3, [r7, #8]
 800ab48:	4013      	ands	r3, r2
 800ab4a:	68ba      	ldr	r2, [r7, #8]
 800ab4c:	429a      	cmp	r2, r3
 800ab4e:	bf0c      	ite	eq
 800ab50:	2301      	moveq	r3, #1
 800ab52:	2300      	movne	r3, #0
 800ab54:	b2db      	uxtb	r3, r3
 800ab56:	461a      	mov	r2, r3
 800ab58:	79fb      	ldrb	r3, [r7, #7]
 800ab5a:	429a      	cmp	r2, r3
 800ab5c:	d19a      	bne.n	800aa94 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800ab5e:	2300      	movs	r3, #0
}
 800ab60:	4618      	mov	r0, r3
 800ab62:	3720      	adds	r7, #32
 800ab64:	46bd      	mov	sp, r7
 800ab66:	bd80      	pop	{r7, pc}
 800ab68:	20000010 	.word	0x20000010

0800ab6c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800ab6c:	b580      	push	{r7, lr}
 800ab6e:	b086      	sub	sp, #24
 800ab70:	af02      	add	r7, sp, #8
 800ab72:	60f8      	str	r0, [r7, #12]
 800ab74:	60b9      	str	r1, [r7, #8]
 800ab76:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	685b      	ldr	r3, [r3, #4]
 800ab7c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ab80:	d111      	bne.n	800aba6 <SPI_EndRxTransaction+0x3a>
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	689b      	ldr	r3, [r3, #8]
 800ab86:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ab8a:	d004      	beq.n	800ab96 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	689b      	ldr	r3, [r3, #8]
 800ab90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ab94:	d107      	bne.n	800aba6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	681a      	ldr	r2, [r3, #0]
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800aba4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	685b      	ldr	r3, [r3, #4]
 800abaa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800abae:	d12a      	bne.n	800ac06 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	689b      	ldr	r3, [r3, #8]
 800abb4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800abb8:	d012      	beq.n	800abe0 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	9300      	str	r3, [sp, #0]
 800abbe:	68bb      	ldr	r3, [r7, #8]
 800abc0:	2200      	movs	r2, #0
 800abc2:	2180      	movs	r1, #128	@ 0x80
 800abc4:	68f8      	ldr	r0, [r7, #12]
 800abc6:	f7ff ff49 	bl	800aa5c <SPI_WaitFlagStateUntilTimeout>
 800abca:	4603      	mov	r3, r0
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d02d      	beq.n	800ac2c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800abd4:	f043 0220 	orr.w	r2, r3, #32
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800abdc:	2303      	movs	r3, #3
 800abde:	e026      	b.n	800ac2e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	9300      	str	r3, [sp, #0]
 800abe4:	68bb      	ldr	r3, [r7, #8]
 800abe6:	2200      	movs	r2, #0
 800abe8:	2101      	movs	r1, #1
 800abea:	68f8      	ldr	r0, [r7, #12]
 800abec:	f7ff ff36 	bl	800aa5c <SPI_WaitFlagStateUntilTimeout>
 800abf0:	4603      	mov	r3, r0
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d01a      	beq.n	800ac2c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800abfa:	f043 0220 	orr.w	r2, r3, #32
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800ac02:	2303      	movs	r3, #3
 800ac04:	e013      	b.n	800ac2e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	9300      	str	r3, [sp, #0]
 800ac0a:	68bb      	ldr	r3, [r7, #8]
 800ac0c:	2200      	movs	r2, #0
 800ac0e:	2101      	movs	r1, #1
 800ac10:	68f8      	ldr	r0, [r7, #12]
 800ac12:	f7ff ff23 	bl	800aa5c <SPI_WaitFlagStateUntilTimeout>
 800ac16:	4603      	mov	r3, r0
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d007      	beq.n	800ac2c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ac20:	f043 0220 	orr.w	r2, r3, #32
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800ac28:	2303      	movs	r3, #3
 800ac2a:	e000      	b.n	800ac2e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800ac2c:	2300      	movs	r3, #0
}
 800ac2e:	4618      	mov	r0, r3
 800ac30:	3710      	adds	r7, #16
 800ac32:	46bd      	mov	sp, r7
 800ac34:	bd80      	pop	{r7, pc}
	...

0800ac38 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800ac38:	b580      	push	{r7, lr}
 800ac3a:	b088      	sub	sp, #32
 800ac3c:	af02      	add	r7, sp, #8
 800ac3e:	60f8      	str	r0, [r7, #12]
 800ac40:	60b9      	str	r1, [r7, #8]
 800ac42:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	9300      	str	r3, [sp, #0]
 800ac48:	68bb      	ldr	r3, [r7, #8]
 800ac4a:	2201      	movs	r2, #1
 800ac4c:	2102      	movs	r1, #2
 800ac4e:	68f8      	ldr	r0, [r7, #12]
 800ac50:	f7ff ff04 	bl	800aa5c <SPI_WaitFlagStateUntilTimeout>
 800ac54:	4603      	mov	r3, r0
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d007      	beq.n	800ac6a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ac5e:	f043 0220 	orr.w	r2, r3, #32
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800ac66:	2303      	movs	r3, #3
 800ac68:	e032      	b.n	800acd0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800ac6a:	4b1b      	ldr	r3, [pc, #108]	@ (800acd8 <SPI_EndRxTxTransaction+0xa0>)
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	4a1b      	ldr	r2, [pc, #108]	@ (800acdc <SPI_EndRxTxTransaction+0xa4>)
 800ac70:	fba2 2303 	umull	r2, r3, r2, r3
 800ac74:	0d5b      	lsrs	r3, r3, #21
 800ac76:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800ac7a:	fb02 f303 	mul.w	r3, r2, r3
 800ac7e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	685b      	ldr	r3, [r3, #4]
 800ac84:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ac88:	d112      	bne.n	800acb0 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	9300      	str	r3, [sp, #0]
 800ac8e:	68bb      	ldr	r3, [r7, #8]
 800ac90:	2200      	movs	r2, #0
 800ac92:	2180      	movs	r1, #128	@ 0x80
 800ac94:	68f8      	ldr	r0, [r7, #12]
 800ac96:	f7ff fee1 	bl	800aa5c <SPI_WaitFlagStateUntilTimeout>
 800ac9a:	4603      	mov	r3, r0
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d016      	beq.n	800acce <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aca4:	f043 0220 	orr.w	r2, r3, #32
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800acac:	2303      	movs	r3, #3
 800acae:	e00f      	b.n	800acd0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800acb0:	697b      	ldr	r3, [r7, #20]
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d00a      	beq.n	800accc <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800acb6:	697b      	ldr	r3, [r7, #20]
 800acb8:	3b01      	subs	r3, #1
 800acba:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	689b      	ldr	r3, [r3, #8]
 800acc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800acc6:	2b80      	cmp	r3, #128	@ 0x80
 800acc8:	d0f2      	beq.n	800acb0 <SPI_EndRxTxTransaction+0x78>
 800acca:	e000      	b.n	800acce <SPI_EndRxTxTransaction+0x96>
        break;
 800accc:	bf00      	nop
  }

  return HAL_OK;
 800acce:	2300      	movs	r3, #0
}
 800acd0:	4618      	mov	r0, r3
 800acd2:	3718      	adds	r7, #24
 800acd4:	46bd      	mov	sp, r7
 800acd6:	bd80      	pop	{r7, pc}
 800acd8:	20000010 	.word	0x20000010
 800acdc:	165e9f81 	.word	0x165e9f81

0800ace0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ace0:	b580      	push	{r7, lr}
 800ace2:	b082      	sub	sp, #8
 800ace4:	af00      	add	r7, sp, #0
 800ace6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	2b00      	cmp	r3, #0
 800acec:	d101      	bne.n	800acf2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800acee:	2301      	movs	r3, #1
 800acf0:	e041      	b.n	800ad76 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800acf8:	b2db      	uxtb	r3, r3
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d106      	bne.n	800ad0c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	2200      	movs	r2, #0
 800ad02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ad06:	6878      	ldr	r0, [r7, #4]
 800ad08:	f7f8 fd3e 	bl	8003788 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	2202      	movs	r2, #2
 800ad10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	681a      	ldr	r2, [r3, #0]
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	3304      	adds	r3, #4
 800ad1c:	4619      	mov	r1, r3
 800ad1e:	4610      	mov	r0, r2
 800ad20:	f000 fa10 	bl	800b144 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	2201      	movs	r2, #1
 800ad28:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	2201      	movs	r2, #1
 800ad30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	2201      	movs	r2, #1
 800ad38:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	2201      	movs	r2, #1
 800ad40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	2201      	movs	r2, #1
 800ad48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	2201      	movs	r2, #1
 800ad50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	2201      	movs	r2, #1
 800ad58:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	2201      	movs	r2, #1
 800ad60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	2201      	movs	r2, #1
 800ad68:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	2201      	movs	r2, #1
 800ad70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ad74:	2300      	movs	r3, #0
}
 800ad76:	4618      	mov	r0, r3
 800ad78:	3708      	adds	r7, #8
 800ad7a:	46bd      	mov	sp, r7
 800ad7c:	bd80      	pop	{r7, pc}

0800ad7e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ad7e:	b580      	push	{r7, lr}
 800ad80:	b082      	sub	sp, #8
 800ad82:	af00      	add	r7, sp, #0
 800ad84:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d101      	bne.n	800ad90 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ad8c:	2301      	movs	r3, #1
 800ad8e:	e041      	b.n	800ae14 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ad96:	b2db      	uxtb	r3, r3
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	d106      	bne.n	800adaa <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	2200      	movs	r2, #0
 800ada0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800ada4:	6878      	ldr	r0, [r7, #4]
 800ada6:	f000 f839 	bl	800ae1c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	2202      	movs	r2, #2
 800adae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	681a      	ldr	r2, [r3, #0]
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	3304      	adds	r3, #4
 800adba:	4619      	mov	r1, r3
 800adbc:	4610      	mov	r0, r2
 800adbe:	f000 f9c1 	bl	800b144 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	2201      	movs	r2, #1
 800adc6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	2201      	movs	r2, #1
 800adce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	2201      	movs	r2, #1
 800add6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	2201      	movs	r2, #1
 800adde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	2201      	movs	r2, #1
 800ade6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	2201      	movs	r2, #1
 800adee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	2201      	movs	r2, #1
 800adf6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	2201      	movs	r2, #1
 800adfe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	2201      	movs	r2, #1
 800ae06:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	2201      	movs	r2, #1
 800ae0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ae12:	2300      	movs	r3, #0
}
 800ae14:	4618      	mov	r0, r3
 800ae16:	3708      	adds	r7, #8
 800ae18:	46bd      	mov	sp, r7
 800ae1a:	bd80      	pop	{r7, pc}

0800ae1c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800ae1c:	b480      	push	{r7}
 800ae1e:	b083      	sub	sp, #12
 800ae20:	af00      	add	r7, sp, #0
 800ae22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800ae24:	bf00      	nop
 800ae26:	370c      	adds	r7, #12
 800ae28:	46bd      	mov	sp, r7
 800ae2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae2e:	4770      	bx	lr

0800ae30 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800ae30:	b580      	push	{r7, lr}
 800ae32:	b086      	sub	sp, #24
 800ae34:	af00      	add	r7, sp, #0
 800ae36:	60f8      	str	r0, [r7, #12]
 800ae38:	60b9      	str	r1, [r7, #8]
 800ae3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ae3c:	2300      	movs	r3, #0
 800ae3e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ae46:	2b01      	cmp	r3, #1
 800ae48:	d101      	bne.n	800ae4e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800ae4a:	2302      	movs	r3, #2
 800ae4c:	e0ae      	b.n	800afac <HAL_TIM_PWM_ConfigChannel+0x17c>
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	2201      	movs	r2, #1
 800ae52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	2b0c      	cmp	r3, #12
 800ae5a:	f200 809f 	bhi.w	800af9c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800ae5e:	a201      	add	r2, pc, #4	@ (adr r2, 800ae64 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800ae60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae64:	0800ae99 	.word	0x0800ae99
 800ae68:	0800af9d 	.word	0x0800af9d
 800ae6c:	0800af9d 	.word	0x0800af9d
 800ae70:	0800af9d 	.word	0x0800af9d
 800ae74:	0800aed9 	.word	0x0800aed9
 800ae78:	0800af9d 	.word	0x0800af9d
 800ae7c:	0800af9d 	.word	0x0800af9d
 800ae80:	0800af9d 	.word	0x0800af9d
 800ae84:	0800af1b 	.word	0x0800af1b
 800ae88:	0800af9d 	.word	0x0800af9d
 800ae8c:	0800af9d 	.word	0x0800af9d
 800ae90:	0800af9d 	.word	0x0800af9d
 800ae94:	0800af5b 	.word	0x0800af5b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	68b9      	ldr	r1, [r7, #8]
 800ae9e:	4618      	mov	r0, r3
 800aea0:	f000 f9f6 	bl	800b290 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	699a      	ldr	r2, [r3, #24]
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	f042 0208 	orr.w	r2, r2, #8
 800aeb2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	699a      	ldr	r2, [r3, #24]
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	f022 0204 	bic.w	r2, r2, #4
 800aec2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	6999      	ldr	r1, [r3, #24]
 800aeca:	68bb      	ldr	r3, [r7, #8]
 800aecc:	691a      	ldr	r2, [r3, #16]
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	430a      	orrs	r2, r1
 800aed4:	619a      	str	r2, [r3, #24]
      break;
 800aed6:	e064      	b.n	800afa2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	68b9      	ldr	r1, [r7, #8]
 800aede:	4618      	mov	r0, r3
 800aee0:	f000 fa46 	bl	800b370 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	699a      	ldr	r2, [r3, #24]
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800aef2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	699a      	ldr	r2, [r3, #24]
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800af02:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	6999      	ldr	r1, [r3, #24]
 800af0a:	68bb      	ldr	r3, [r7, #8]
 800af0c:	691b      	ldr	r3, [r3, #16]
 800af0e:	021a      	lsls	r2, r3, #8
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	430a      	orrs	r2, r1
 800af16:	619a      	str	r2, [r3, #24]
      break;
 800af18:	e043      	b.n	800afa2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	68b9      	ldr	r1, [r7, #8]
 800af20:	4618      	mov	r0, r3
 800af22:	f000 fa9b 	bl	800b45c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	69da      	ldr	r2, [r3, #28]
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	f042 0208 	orr.w	r2, r2, #8
 800af34:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	69da      	ldr	r2, [r3, #28]
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	f022 0204 	bic.w	r2, r2, #4
 800af44:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	69d9      	ldr	r1, [r3, #28]
 800af4c:	68bb      	ldr	r3, [r7, #8]
 800af4e:	691a      	ldr	r2, [r3, #16]
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	430a      	orrs	r2, r1
 800af56:	61da      	str	r2, [r3, #28]
      break;
 800af58:	e023      	b.n	800afa2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	68b9      	ldr	r1, [r7, #8]
 800af60:	4618      	mov	r0, r3
 800af62:	f000 faef 	bl	800b544 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800af66:	68fb      	ldr	r3, [r7, #12]
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	69da      	ldr	r2, [r3, #28]
 800af6c:	68fb      	ldr	r3, [r7, #12]
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800af74:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	69da      	ldr	r2, [r3, #28]
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800af84:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	69d9      	ldr	r1, [r3, #28]
 800af8c:	68bb      	ldr	r3, [r7, #8]
 800af8e:	691b      	ldr	r3, [r3, #16]
 800af90:	021a      	lsls	r2, r3, #8
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	430a      	orrs	r2, r1
 800af98:	61da      	str	r2, [r3, #28]
      break;
 800af9a:	e002      	b.n	800afa2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800af9c:	2301      	movs	r3, #1
 800af9e:	75fb      	strb	r3, [r7, #23]
      break;
 800afa0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	2200      	movs	r2, #0
 800afa6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800afaa:	7dfb      	ldrb	r3, [r7, #23]
}
 800afac:	4618      	mov	r0, r3
 800afae:	3718      	adds	r7, #24
 800afb0:	46bd      	mov	sp, r7
 800afb2:	bd80      	pop	{r7, pc}

0800afb4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800afb4:	b580      	push	{r7, lr}
 800afb6:	b084      	sub	sp, #16
 800afb8:	af00      	add	r7, sp, #0
 800afba:	6078      	str	r0, [r7, #4]
 800afbc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800afbe:	2300      	movs	r3, #0
 800afc0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800afc8:	2b01      	cmp	r3, #1
 800afca:	d101      	bne.n	800afd0 <HAL_TIM_ConfigClockSource+0x1c>
 800afcc:	2302      	movs	r3, #2
 800afce:	e0b4      	b.n	800b13a <HAL_TIM_ConfigClockSource+0x186>
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	2201      	movs	r2, #1
 800afd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	2202      	movs	r2, #2
 800afdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	689b      	ldr	r3, [r3, #8]
 800afe6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800afe8:	68bb      	ldr	r3, [r7, #8]
 800afea:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800afee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800aff0:	68bb      	ldr	r3, [r7, #8]
 800aff2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800aff6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	68ba      	ldr	r2, [r7, #8]
 800affe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b000:	683b      	ldr	r3, [r7, #0]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b008:	d03e      	beq.n	800b088 <HAL_TIM_ConfigClockSource+0xd4>
 800b00a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b00e:	f200 8087 	bhi.w	800b120 <HAL_TIM_ConfigClockSource+0x16c>
 800b012:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b016:	f000 8086 	beq.w	800b126 <HAL_TIM_ConfigClockSource+0x172>
 800b01a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b01e:	d87f      	bhi.n	800b120 <HAL_TIM_ConfigClockSource+0x16c>
 800b020:	2b70      	cmp	r3, #112	@ 0x70
 800b022:	d01a      	beq.n	800b05a <HAL_TIM_ConfigClockSource+0xa6>
 800b024:	2b70      	cmp	r3, #112	@ 0x70
 800b026:	d87b      	bhi.n	800b120 <HAL_TIM_ConfigClockSource+0x16c>
 800b028:	2b60      	cmp	r3, #96	@ 0x60
 800b02a:	d050      	beq.n	800b0ce <HAL_TIM_ConfigClockSource+0x11a>
 800b02c:	2b60      	cmp	r3, #96	@ 0x60
 800b02e:	d877      	bhi.n	800b120 <HAL_TIM_ConfigClockSource+0x16c>
 800b030:	2b50      	cmp	r3, #80	@ 0x50
 800b032:	d03c      	beq.n	800b0ae <HAL_TIM_ConfigClockSource+0xfa>
 800b034:	2b50      	cmp	r3, #80	@ 0x50
 800b036:	d873      	bhi.n	800b120 <HAL_TIM_ConfigClockSource+0x16c>
 800b038:	2b40      	cmp	r3, #64	@ 0x40
 800b03a:	d058      	beq.n	800b0ee <HAL_TIM_ConfigClockSource+0x13a>
 800b03c:	2b40      	cmp	r3, #64	@ 0x40
 800b03e:	d86f      	bhi.n	800b120 <HAL_TIM_ConfigClockSource+0x16c>
 800b040:	2b30      	cmp	r3, #48	@ 0x30
 800b042:	d064      	beq.n	800b10e <HAL_TIM_ConfigClockSource+0x15a>
 800b044:	2b30      	cmp	r3, #48	@ 0x30
 800b046:	d86b      	bhi.n	800b120 <HAL_TIM_ConfigClockSource+0x16c>
 800b048:	2b20      	cmp	r3, #32
 800b04a:	d060      	beq.n	800b10e <HAL_TIM_ConfigClockSource+0x15a>
 800b04c:	2b20      	cmp	r3, #32
 800b04e:	d867      	bhi.n	800b120 <HAL_TIM_ConfigClockSource+0x16c>
 800b050:	2b00      	cmp	r3, #0
 800b052:	d05c      	beq.n	800b10e <HAL_TIM_ConfigClockSource+0x15a>
 800b054:	2b10      	cmp	r3, #16
 800b056:	d05a      	beq.n	800b10e <HAL_TIM_ConfigClockSource+0x15a>
 800b058:	e062      	b.n	800b120 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b05e:	683b      	ldr	r3, [r7, #0]
 800b060:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b062:	683b      	ldr	r3, [r7, #0]
 800b064:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b066:	683b      	ldr	r3, [r7, #0]
 800b068:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b06a:	f000 fb3b 	bl	800b6e4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	689b      	ldr	r3, [r3, #8]
 800b074:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b076:	68bb      	ldr	r3, [r7, #8]
 800b078:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800b07c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	68ba      	ldr	r2, [r7, #8]
 800b084:	609a      	str	r2, [r3, #8]
      break;
 800b086:	e04f      	b.n	800b128 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b08c:	683b      	ldr	r3, [r7, #0]
 800b08e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b090:	683b      	ldr	r3, [r7, #0]
 800b092:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b094:	683b      	ldr	r3, [r7, #0]
 800b096:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b098:	f000 fb24 	bl	800b6e4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	689a      	ldr	r2, [r3, #8]
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b0aa:	609a      	str	r2, [r3, #8]
      break;
 800b0ac:	e03c      	b.n	800b128 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b0b2:	683b      	ldr	r3, [r7, #0]
 800b0b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b0b6:	683b      	ldr	r3, [r7, #0]
 800b0b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b0ba:	461a      	mov	r2, r3
 800b0bc:	f000 fa98 	bl	800b5f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	2150      	movs	r1, #80	@ 0x50
 800b0c6:	4618      	mov	r0, r3
 800b0c8:	f000 faf1 	bl	800b6ae <TIM_ITRx_SetConfig>
      break;
 800b0cc:	e02c      	b.n	800b128 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b0d2:	683b      	ldr	r3, [r7, #0]
 800b0d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b0d6:	683b      	ldr	r3, [r7, #0]
 800b0d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b0da:	461a      	mov	r2, r3
 800b0dc:	f000 fab7 	bl	800b64e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	2160      	movs	r1, #96	@ 0x60
 800b0e6:	4618      	mov	r0, r3
 800b0e8:	f000 fae1 	bl	800b6ae <TIM_ITRx_SetConfig>
      break;
 800b0ec:	e01c      	b.n	800b128 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b0f2:	683b      	ldr	r3, [r7, #0]
 800b0f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b0f6:	683b      	ldr	r3, [r7, #0]
 800b0f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b0fa:	461a      	mov	r2, r3
 800b0fc:	f000 fa78 	bl	800b5f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	2140      	movs	r1, #64	@ 0x40
 800b106:	4618      	mov	r0, r3
 800b108:	f000 fad1 	bl	800b6ae <TIM_ITRx_SetConfig>
      break;
 800b10c:	e00c      	b.n	800b128 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	681a      	ldr	r2, [r3, #0]
 800b112:	683b      	ldr	r3, [r7, #0]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	4619      	mov	r1, r3
 800b118:	4610      	mov	r0, r2
 800b11a:	f000 fac8 	bl	800b6ae <TIM_ITRx_SetConfig>
      break;
 800b11e:	e003      	b.n	800b128 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800b120:	2301      	movs	r3, #1
 800b122:	73fb      	strb	r3, [r7, #15]
      break;
 800b124:	e000      	b.n	800b128 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800b126:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	2201      	movs	r2, #1
 800b12c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	2200      	movs	r2, #0
 800b134:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b138:	7bfb      	ldrb	r3, [r7, #15]
}
 800b13a:	4618      	mov	r0, r3
 800b13c:	3710      	adds	r7, #16
 800b13e:	46bd      	mov	sp, r7
 800b140:	bd80      	pop	{r7, pc}
	...

0800b144 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b144:	b480      	push	{r7}
 800b146:	b085      	sub	sp, #20
 800b148:	af00      	add	r7, sp, #0
 800b14a:	6078      	str	r0, [r7, #4]
 800b14c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	4a43      	ldr	r2, [pc, #268]	@ (800b264 <TIM_Base_SetConfig+0x120>)
 800b158:	4293      	cmp	r3, r2
 800b15a:	d013      	beq.n	800b184 <TIM_Base_SetConfig+0x40>
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b162:	d00f      	beq.n	800b184 <TIM_Base_SetConfig+0x40>
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	4a40      	ldr	r2, [pc, #256]	@ (800b268 <TIM_Base_SetConfig+0x124>)
 800b168:	4293      	cmp	r3, r2
 800b16a:	d00b      	beq.n	800b184 <TIM_Base_SetConfig+0x40>
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	4a3f      	ldr	r2, [pc, #252]	@ (800b26c <TIM_Base_SetConfig+0x128>)
 800b170:	4293      	cmp	r3, r2
 800b172:	d007      	beq.n	800b184 <TIM_Base_SetConfig+0x40>
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	4a3e      	ldr	r2, [pc, #248]	@ (800b270 <TIM_Base_SetConfig+0x12c>)
 800b178:	4293      	cmp	r3, r2
 800b17a:	d003      	beq.n	800b184 <TIM_Base_SetConfig+0x40>
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	4a3d      	ldr	r2, [pc, #244]	@ (800b274 <TIM_Base_SetConfig+0x130>)
 800b180:	4293      	cmp	r3, r2
 800b182:	d108      	bne.n	800b196 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b18a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b18c:	683b      	ldr	r3, [r7, #0]
 800b18e:	685b      	ldr	r3, [r3, #4]
 800b190:	68fa      	ldr	r2, [r7, #12]
 800b192:	4313      	orrs	r3, r2
 800b194:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	4a32      	ldr	r2, [pc, #200]	@ (800b264 <TIM_Base_SetConfig+0x120>)
 800b19a:	4293      	cmp	r3, r2
 800b19c:	d02b      	beq.n	800b1f6 <TIM_Base_SetConfig+0xb2>
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b1a4:	d027      	beq.n	800b1f6 <TIM_Base_SetConfig+0xb2>
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	4a2f      	ldr	r2, [pc, #188]	@ (800b268 <TIM_Base_SetConfig+0x124>)
 800b1aa:	4293      	cmp	r3, r2
 800b1ac:	d023      	beq.n	800b1f6 <TIM_Base_SetConfig+0xb2>
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	4a2e      	ldr	r2, [pc, #184]	@ (800b26c <TIM_Base_SetConfig+0x128>)
 800b1b2:	4293      	cmp	r3, r2
 800b1b4:	d01f      	beq.n	800b1f6 <TIM_Base_SetConfig+0xb2>
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	4a2d      	ldr	r2, [pc, #180]	@ (800b270 <TIM_Base_SetConfig+0x12c>)
 800b1ba:	4293      	cmp	r3, r2
 800b1bc:	d01b      	beq.n	800b1f6 <TIM_Base_SetConfig+0xb2>
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	4a2c      	ldr	r2, [pc, #176]	@ (800b274 <TIM_Base_SetConfig+0x130>)
 800b1c2:	4293      	cmp	r3, r2
 800b1c4:	d017      	beq.n	800b1f6 <TIM_Base_SetConfig+0xb2>
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	4a2b      	ldr	r2, [pc, #172]	@ (800b278 <TIM_Base_SetConfig+0x134>)
 800b1ca:	4293      	cmp	r3, r2
 800b1cc:	d013      	beq.n	800b1f6 <TIM_Base_SetConfig+0xb2>
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	4a2a      	ldr	r2, [pc, #168]	@ (800b27c <TIM_Base_SetConfig+0x138>)
 800b1d2:	4293      	cmp	r3, r2
 800b1d4:	d00f      	beq.n	800b1f6 <TIM_Base_SetConfig+0xb2>
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	4a29      	ldr	r2, [pc, #164]	@ (800b280 <TIM_Base_SetConfig+0x13c>)
 800b1da:	4293      	cmp	r3, r2
 800b1dc:	d00b      	beq.n	800b1f6 <TIM_Base_SetConfig+0xb2>
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	4a28      	ldr	r2, [pc, #160]	@ (800b284 <TIM_Base_SetConfig+0x140>)
 800b1e2:	4293      	cmp	r3, r2
 800b1e4:	d007      	beq.n	800b1f6 <TIM_Base_SetConfig+0xb2>
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	4a27      	ldr	r2, [pc, #156]	@ (800b288 <TIM_Base_SetConfig+0x144>)
 800b1ea:	4293      	cmp	r3, r2
 800b1ec:	d003      	beq.n	800b1f6 <TIM_Base_SetConfig+0xb2>
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	4a26      	ldr	r2, [pc, #152]	@ (800b28c <TIM_Base_SetConfig+0x148>)
 800b1f2:	4293      	cmp	r3, r2
 800b1f4:	d108      	bne.n	800b208 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b1fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b1fe:	683b      	ldr	r3, [r7, #0]
 800b200:	68db      	ldr	r3, [r3, #12]
 800b202:	68fa      	ldr	r2, [r7, #12]
 800b204:	4313      	orrs	r3, r2
 800b206:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b20e:	683b      	ldr	r3, [r7, #0]
 800b210:	695b      	ldr	r3, [r3, #20]
 800b212:	4313      	orrs	r3, r2
 800b214:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b216:	683b      	ldr	r3, [r7, #0]
 800b218:	689a      	ldr	r2, [r3, #8]
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b21e:	683b      	ldr	r3, [r7, #0]
 800b220:	681a      	ldr	r2, [r3, #0]
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	4a0e      	ldr	r2, [pc, #56]	@ (800b264 <TIM_Base_SetConfig+0x120>)
 800b22a:	4293      	cmp	r3, r2
 800b22c:	d003      	beq.n	800b236 <TIM_Base_SetConfig+0xf2>
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	4a10      	ldr	r2, [pc, #64]	@ (800b274 <TIM_Base_SetConfig+0x130>)
 800b232:	4293      	cmp	r3, r2
 800b234:	d103      	bne.n	800b23e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b236:	683b      	ldr	r3, [r7, #0]
 800b238:	691a      	ldr	r2, [r3, #16]
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	f043 0204 	orr.w	r2, r3, #4
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	2201      	movs	r2, #1
 800b24e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	68fa      	ldr	r2, [r7, #12]
 800b254:	601a      	str	r2, [r3, #0]
}
 800b256:	bf00      	nop
 800b258:	3714      	adds	r7, #20
 800b25a:	46bd      	mov	sp, r7
 800b25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b260:	4770      	bx	lr
 800b262:	bf00      	nop
 800b264:	40010000 	.word	0x40010000
 800b268:	40000400 	.word	0x40000400
 800b26c:	40000800 	.word	0x40000800
 800b270:	40000c00 	.word	0x40000c00
 800b274:	40010400 	.word	0x40010400
 800b278:	40014000 	.word	0x40014000
 800b27c:	40014400 	.word	0x40014400
 800b280:	40014800 	.word	0x40014800
 800b284:	40001800 	.word	0x40001800
 800b288:	40001c00 	.word	0x40001c00
 800b28c:	40002000 	.word	0x40002000

0800b290 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b290:	b480      	push	{r7}
 800b292:	b087      	sub	sp, #28
 800b294:	af00      	add	r7, sp, #0
 800b296:	6078      	str	r0, [r7, #4]
 800b298:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	6a1b      	ldr	r3, [r3, #32]
 800b29e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	6a1b      	ldr	r3, [r3, #32]
 800b2a4:	f023 0201 	bic.w	r2, r3, #1
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	685b      	ldr	r3, [r3, #4]
 800b2b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	699b      	ldr	r3, [r3, #24]
 800b2b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b2be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	f023 0303 	bic.w	r3, r3, #3
 800b2c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b2c8:	683b      	ldr	r3, [r7, #0]
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	68fa      	ldr	r2, [r7, #12]
 800b2ce:	4313      	orrs	r3, r2
 800b2d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b2d2:	697b      	ldr	r3, [r7, #20]
 800b2d4:	f023 0302 	bic.w	r3, r3, #2
 800b2d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b2da:	683b      	ldr	r3, [r7, #0]
 800b2dc:	689b      	ldr	r3, [r3, #8]
 800b2de:	697a      	ldr	r2, [r7, #20]
 800b2e0:	4313      	orrs	r3, r2
 800b2e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	4a20      	ldr	r2, [pc, #128]	@ (800b368 <TIM_OC1_SetConfig+0xd8>)
 800b2e8:	4293      	cmp	r3, r2
 800b2ea:	d003      	beq.n	800b2f4 <TIM_OC1_SetConfig+0x64>
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	4a1f      	ldr	r2, [pc, #124]	@ (800b36c <TIM_OC1_SetConfig+0xdc>)
 800b2f0:	4293      	cmp	r3, r2
 800b2f2:	d10c      	bne.n	800b30e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b2f4:	697b      	ldr	r3, [r7, #20]
 800b2f6:	f023 0308 	bic.w	r3, r3, #8
 800b2fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b2fc:	683b      	ldr	r3, [r7, #0]
 800b2fe:	68db      	ldr	r3, [r3, #12]
 800b300:	697a      	ldr	r2, [r7, #20]
 800b302:	4313      	orrs	r3, r2
 800b304:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b306:	697b      	ldr	r3, [r7, #20]
 800b308:	f023 0304 	bic.w	r3, r3, #4
 800b30c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	4a15      	ldr	r2, [pc, #84]	@ (800b368 <TIM_OC1_SetConfig+0xd8>)
 800b312:	4293      	cmp	r3, r2
 800b314:	d003      	beq.n	800b31e <TIM_OC1_SetConfig+0x8e>
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	4a14      	ldr	r2, [pc, #80]	@ (800b36c <TIM_OC1_SetConfig+0xdc>)
 800b31a:	4293      	cmp	r3, r2
 800b31c:	d111      	bne.n	800b342 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b31e:	693b      	ldr	r3, [r7, #16]
 800b320:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b324:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b326:	693b      	ldr	r3, [r7, #16]
 800b328:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b32c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b32e:	683b      	ldr	r3, [r7, #0]
 800b330:	695b      	ldr	r3, [r3, #20]
 800b332:	693a      	ldr	r2, [r7, #16]
 800b334:	4313      	orrs	r3, r2
 800b336:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b338:	683b      	ldr	r3, [r7, #0]
 800b33a:	699b      	ldr	r3, [r3, #24]
 800b33c:	693a      	ldr	r2, [r7, #16]
 800b33e:	4313      	orrs	r3, r2
 800b340:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	693a      	ldr	r2, [r7, #16]
 800b346:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	68fa      	ldr	r2, [r7, #12]
 800b34c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b34e:	683b      	ldr	r3, [r7, #0]
 800b350:	685a      	ldr	r2, [r3, #4]
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	697a      	ldr	r2, [r7, #20]
 800b35a:	621a      	str	r2, [r3, #32]
}
 800b35c:	bf00      	nop
 800b35e:	371c      	adds	r7, #28
 800b360:	46bd      	mov	sp, r7
 800b362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b366:	4770      	bx	lr
 800b368:	40010000 	.word	0x40010000
 800b36c:	40010400 	.word	0x40010400

0800b370 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b370:	b480      	push	{r7}
 800b372:	b087      	sub	sp, #28
 800b374:	af00      	add	r7, sp, #0
 800b376:	6078      	str	r0, [r7, #4]
 800b378:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	6a1b      	ldr	r3, [r3, #32]
 800b37e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	6a1b      	ldr	r3, [r3, #32]
 800b384:	f023 0210 	bic.w	r2, r3, #16
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	685b      	ldr	r3, [r3, #4]
 800b390:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	699b      	ldr	r3, [r3, #24]
 800b396:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b39e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b3a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b3a8:	683b      	ldr	r3, [r7, #0]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	021b      	lsls	r3, r3, #8
 800b3ae:	68fa      	ldr	r2, [r7, #12]
 800b3b0:	4313      	orrs	r3, r2
 800b3b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b3b4:	697b      	ldr	r3, [r7, #20]
 800b3b6:	f023 0320 	bic.w	r3, r3, #32
 800b3ba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b3bc:	683b      	ldr	r3, [r7, #0]
 800b3be:	689b      	ldr	r3, [r3, #8]
 800b3c0:	011b      	lsls	r3, r3, #4
 800b3c2:	697a      	ldr	r2, [r7, #20]
 800b3c4:	4313      	orrs	r3, r2
 800b3c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	4a22      	ldr	r2, [pc, #136]	@ (800b454 <TIM_OC2_SetConfig+0xe4>)
 800b3cc:	4293      	cmp	r3, r2
 800b3ce:	d003      	beq.n	800b3d8 <TIM_OC2_SetConfig+0x68>
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	4a21      	ldr	r2, [pc, #132]	@ (800b458 <TIM_OC2_SetConfig+0xe8>)
 800b3d4:	4293      	cmp	r3, r2
 800b3d6:	d10d      	bne.n	800b3f4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b3d8:	697b      	ldr	r3, [r7, #20]
 800b3da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b3de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b3e0:	683b      	ldr	r3, [r7, #0]
 800b3e2:	68db      	ldr	r3, [r3, #12]
 800b3e4:	011b      	lsls	r3, r3, #4
 800b3e6:	697a      	ldr	r2, [r7, #20]
 800b3e8:	4313      	orrs	r3, r2
 800b3ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b3ec:	697b      	ldr	r3, [r7, #20]
 800b3ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b3f2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	4a17      	ldr	r2, [pc, #92]	@ (800b454 <TIM_OC2_SetConfig+0xe4>)
 800b3f8:	4293      	cmp	r3, r2
 800b3fa:	d003      	beq.n	800b404 <TIM_OC2_SetConfig+0x94>
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	4a16      	ldr	r2, [pc, #88]	@ (800b458 <TIM_OC2_SetConfig+0xe8>)
 800b400:	4293      	cmp	r3, r2
 800b402:	d113      	bne.n	800b42c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b404:	693b      	ldr	r3, [r7, #16]
 800b406:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b40a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b40c:	693b      	ldr	r3, [r7, #16]
 800b40e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b412:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b414:	683b      	ldr	r3, [r7, #0]
 800b416:	695b      	ldr	r3, [r3, #20]
 800b418:	009b      	lsls	r3, r3, #2
 800b41a:	693a      	ldr	r2, [r7, #16]
 800b41c:	4313      	orrs	r3, r2
 800b41e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b420:	683b      	ldr	r3, [r7, #0]
 800b422:	699b      	ldr	r3, [r3, #24]
 800b424:	009b      	lsls	r3, r3, #2
 800b426:	693a      	ldr	r2, [r7, #16]
 800b428:	4313      	orrs	r3, r2
 800b42a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	693a      	ldr	r2, [r7, #16]
 800b430:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	68fa      	ldr	r2, [r7, #12]
 800b436:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b438:	683b      	ldr	r3, [r7, #0]
 800b43a:	685a      	ldr	r2, [r3, #4]
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	697a      	ldr	r2, [r7, #20]
 800b444:	621a      	str	r2, [r3, #32]
}
 800b446:	bf00      	nop
 800b448:	371c      	adds	r7, #28
 800b44a:	46bd      	mov	sp, r7
 800b44c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b450:	4770      	bx	lr
 800b452:	bf00      	nop
 800b454:	40010000 	.word	0x40010000
 800b458:	40010400 	.word	0x40010400

0800b45c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b45c:	b480      	push	{r7}
 800b45e:	b087      	sub	sp, #28
 800b460:	af00      	add	r7, sp, #0
 800b462:	6078      	str	r0, [r7, #4]
 800b464:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	6a1b      	ldr	r3, [r3, #32]
 800b46a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	6a1b      	ldr	r3, [r3, #32]
 800b470:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	685b      	ldr	r3, [r3, #4]
 800b47c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	69db      	ldr	r3, [r3, #28]
 800b482:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b48a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	f023 0303 	bic.w	r3, r3, #3
 800b492:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b494:	683b      	ldr	r3, [r7, #0]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	68fa      	ldr	r2, [r7, #12]
 800b49a:	4313      	orrs	r3, r2
 800b49c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b49e:	697b      	ldr	r3, [r7, #20]
 800b4a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b4a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b4a6:	683b      	ldr	r3, [r7, #0]
 800b4a8:	689b      	ldr	r3, [r3, #8]
 800b4aa:	021b      	lsls	r3, r3, #8
 800b4ac:	697a      	ldr	r2, [r7, #20]
 800b4ae:	4313      	orrs	r3, r2
 800b4b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	4a21      	ldr	r2, [pc, #132]	@ (800b53c <TIM_OC3_SetConfig+0xe0>)
 800b4b6:	4293      	cmp	r3, r2
 800b4b8:	d003      	beq.n	800b4c2 <TIM_OC3_SetConfig+0x66>
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	4a20      	ldr	r2, [pc, #128]	@ (800b540 <TIM_OC3_SetConfig+0xe4>)
 800b4be:	4293      	cmp	r3, r2
 800b4c0:	d10d      	bne.n	800b4de <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b4c2:	697b      	ldr	r3, [r7, #20]
 800b4c4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b4c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b4ca:	683b      	ldr	r3, [r7, #0]
 800b4cc:	68db      	ldr	r3, [r3, #12]
 800b4ce:	021b      	lsls	r3, r3, #8
 800b4d0:	697a      	ldr	r2, [r7, #20]
 800b4d2:	4313      	orrs	r3, r2
 800b4d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b4d6:	697b      	ldr	r3, [r7, #20]
 800b4d8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b4dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	4a16      	ldr	r2, [pc, #88]	@ (800b53c <TIM_OC3_SetConfig+0xe0>)
 800b4e2:	4293      	cmp	r3, r2
 800b4e4:	d003      	beq.n	800b4ee <TIM_OC3_SetConfig+0x92>
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	4a15      	ldr	r2, [pc, #84]	@ (800b540 <TIM_OC3_SetConfig+0xe4>)
 800b4ea:	4293      	cmp	r3, r2
 800b4ec:	d113      	bne.n	800b516 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b4ee:	693b      	ldr	r3, [r7, #16]
 800b4f0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b4f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b4f6:	693b      	ldr	r3, [r7, #16]
 800b4f8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b4fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b4fe:	683b      	ldr	r3, [r7, #0]
 800b500:	695b      	ldr	r3, [r3, #20]
 800b502:	011b      	lsls	r3, r3, #4
 800b504:	693a      	ldr	r2, [r7, #16]
 800b506:	4313      	orrs	r3, r2
 800b508:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b50a:	683b      	ldr	r3, [r7, #0]
 800b50c:	699b      	ldr	r3, [r3, #24]
 800b50e:	011b      	lsls	r3, r3, #4
 800b510:	693a      	ldr	r2, [r7, #16]
 800b512:	4313      	orrs	r3, r2
 800b514:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	693a      	ldr	r2, [r7, #16]
 800b51a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	68fa      	ldr	r2, [r7, #12]
 800b520:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b522:	683b      	ldr	r3, [r7, #0]
 800b524:	685a      	ldr	r2, [r3, #4]
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	697a      	ldr	r2, [r7, #20]
 800b52e:	621a      	str	r2, [r3, #32]
}
 800b530:	bf00      	nop
 800b532:	371c      	adds	r7, #28
 800b534:	46bd      	mov	sp, r7
 800b536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b53a:	4770      	bx	lr
 800b53c:	40010000 	.word	0x40010000
 800b540:	40010400 	.word	0x40010400

0800b544 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b544:	b480      	push	{r7}
 800b546:	b087      	sub	sp, #28
 800b548:	af00      	add	r7, sp, #0
 800b54a:	6078      	str	r0, [r7, #4]
 800b54c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	6a1b      	ldr	r3, [r3, #32]
 800b552:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	6a1b      	ldr	r3, [r3, #32]
 800b558:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	685b      	ldr	r3, [r3, #4]
 800b564:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	69db      	ldr	r3, [r3, #28]
 800b56a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b572:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b57a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b57c:	683b      	ldr	r3, [r7, #0]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	021b      	lsls	r3, r3, #8
 800b582:	68fa      	ldr	r2, [r7, #12]
 800b584:	4313      	orrs	r3, r2
 800b586:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b588:	693b      	ldr	r3, [r7, #16]
 800b58a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b58e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b590:	683b      	ldr	r3, [r7, #0]
 800b592:	689b      	ldr	r3, [r3, #8]
 800b594:	031b      	lsls	r3, r3, #12
 800b596:	693a      	ldr	r2, [r7, #16]
 800b598:	4313      	orrs	r3, r2
 800b59a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	4a12      	ldr	r2, [pc, #72]	@ (800b5e8 <TIM_OC4_SetConfig+0xa4>)
 800b5a0:	4293      	cmp	r3, r2
 800b5a2:	d003      	beq.n	800b5ac <TIM_OC4_SetConfig+0x68>
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	4a11      	ldr	r2, [pc, #68]	@ (800b5ec <TIM_OC4_SetConfig+0xa8>)
 800b5a8:	4293      	cmp	r3, r2
 800b5aa:	d109      	bne.n	800b5c0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b5ac:	697b      	ldr	r3, [r7, #20]
 800b5ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b5b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b5b4:	683b      	ldr	r3, [r7, #0]
 800b5b6:	695b      	ldr	r3, [r3, #20]
 800b5b8:	019b      	lsls	r3, r3, #6
 800b5ba:	697a      	ldr	r2, [r7, #20]
 800b5bc:	4313      	orrs	r3, r2
 800b5be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	697a      	ldr	r2, [r7, #20]
 800b5c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	68fa      	ldr	r2, [r7, #12]
 800b5ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b5cc:	683b      	ldr	r3, [r7, #0]
 800b5ce:	685a      	ldr	r2, [r3, #4]
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	693a      	ldr	r2, [r7, #16]
 800b5d8:	621a      	str	r2, [r3, #32]
}
 800b5da:	bf00      	nop
 800b5dc:	371c      	adds	r7, #28
 800b5de:	46bd      	mov	sp, r7
 800b5e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5e4:	4770      	bx	lr
 800b5e6:	bf00      	nop
 800b5e8:	40010000 	.word	0x40010000
 800b5ec:	40010400 	.word	0x40010400

0800b5f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b5f0:	b480      	push	{r7}
 800b5f2:	b087      	sub	sp, #28
 800b5f4:	af00      	add	r7, sp, #0
 800b5f6:	60f8      	str	r0, [r7, #12]
 800b5f8:	60b9      	str	r1, [r7, #8]
 800b5fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	6a1b      	ldr	r3, [r3, #32]
 800b600:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	6a1b      	ldr	r3, [r3, #32]
 800b606:	f023 0201 	bic.w	r2, r3, #1
 800b60a:	68fb      	ldr	r3, [r7, #12]
 800b60c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	699b      	ldr	r3, [r3, #24]
 800b612:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b614:	693b      	ldr	r3, [r7, #16]
 800b616:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b61a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	011b      	lsls	r3, r3, #4
 800b620:	693a      	ldr	r2, [r7, #16]
 800b622:	4313      	orrs	r3, r2
 800b624:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b626:	697b      	ldr	r3, [r7, #20]
 800b628:	f023 030a 	bic.w	r3, r3, #10
 800b62c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b62e:	697a      	ldr	r2, [r7, #20]
 800b630:	68bb      	ldr	r3, [r7, #8]
 800b632:	4313      	orrs	r3, r2
 800b634:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b636:	68fb      	ldr	r3, [r7, #12]
 800b638:	693a      	ldr	r2, [r7, #16]
 800b63a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	697a      	ldr	r2, [r7, #20]
 800b640:	621a      	str	r2, [r3, #32]
}
 800b642:	bf00      	nop
 800b644:	371c      	adds	r7, #28
 800b646:	46bd      	mov	sp, r7
 800b648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b64c:	4770      	bx	lr

0800b64e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b64e:	b480      	push	{r7}
 800b650:	b087      	sub	sp, #28
 800b652:	af00      	add	r7, sp, #0
 800b654:	60f8      	str	r0, [r7, #12]
 800b656:	60b9      	str	r1, [r7, #8]
 800b658:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	6a1b      	ldr	r3, [r3, #32]
 800b65e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	6a1b      	ldr	r3, [r3, #32]
 800b664:	f023 0210 	bic.w	r2, r3, #16
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	699b      	ldr	r3, [r3, #24]
 800b670:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b672:	693b      	ldr	r3, [r7, #16]
 800b674:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b678:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	031b      	lsls	r3, r3, #12
 800b67e:	693a      	ldr	r2, [r7, #16]
 800b680:	4313      	orrs	r3, r2
 800b682:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b684:	697b      	ldr	r3, [r7, #20]
 800b686:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b68a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b68c:	68bb      	ldr	r3, [r7, #8]
 800b68e:	011b      	lsls	r3, r3, #4
 800b690:	697a      	ldr	r2, [r7, #20]
 800b692:	4313      	orrs	r3, r2
 800b694:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	693a      	ldr	r2, [r7, #16]
 800b69a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	697a      	ldr	r2, [r7, #20]
 800b6a0:	621a      	str	r2, [r3, #32]
}
 800b6a2:	bf00      	nop
 800b6a4:	371c      	adds	r7, #28
 800b6a6:	46bd      	mov	sp, r7
 800b6a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ac:	4770      	bx	lr

0800b6ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b6ae:	b480      	push	{r7}
 800b6b0:	b085      	sub	sp, #20
 800b6b2:	af00      	add	r7, sp, #0
 800b6b4:	6078      	str	r0, [r7, #4]
 800b6b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	689b      	ldr	r3, [r3, #8]
 800b6bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b6be:	68fb      	ldr	r3, [r7, #12]
 800b6c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b6c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b6c6:	683a      	ldr	r2, [r7, #0]
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	4313      	orrs	r3, r2
 800b6cc:	f043 0307 	orr.w	r3, r3, #7
 800b6d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	68fa      	ldr	r2, [r7, #12]
 800b6d6:	609a      	str	r2, [r3, #8]
}
 800b6d8:	bf00      	nop
 800b6da:	3714      	adds	r7, #20
 800b6dc:	46bd      	mov	sp, r7
 800b6de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6e2:	4770      	bx	lr

0800b6e4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b6e4:	b480      	push	{r7}
 800b6e6:	b087      	sub	sp, #28
 800b6e8:	af00      	add	r7, sp, #0
 800b6ea:	60f8      	str	r0, [r7, #12]
 800b6ec:	60b9      	str	r1, [r7, #8]
 800b6ee:	607a      	str	r2, [r7, #4]
 800b6f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	689b      	ldr	r3, [r3, #8]
 800b6f6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b6f8:	697b      	ldr	r3, [r7, #20]
 800b6fa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b6fe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b700:	683b      	ldr	r3, [r7, #0]
 800b702:	021a      	lsls	r2, r3, #8
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	431a      	orrs	r2, r3
 800b708:	68bb      	ldr	r3, [r7, #8]
 800b70a:	4313      	orrs	r3, r2
 800b70c:	697a      	ldr	r2, [r7, #20]
 800b70e:	4313      	orrs	r3, r2
 800b710:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	697a      	ldr	r2, [r7, #20]
 800b716:	609a      	str	r2, [r3, #8]
}
 800b718:	bf00      	nop
 800b71a:	371c      	adds	r7, #28
 800b71c:	46bd      	mov	sp, r7
 800b71e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b722:	4770      	bx	lr

0800b724 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b724:	b480      	push	{r7}
 800b726:	b085      	sub	sp, #20
 800b728:	af00      	add	r7, sp, #0
 800b72a:	6078      	str	r0, [r7, #4]
 800b72c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b734:	2b01      	cmp	r3, #1
 800b736:	d101      	bne.n	800b73c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b738:	2302      	movs	r3, #2
 800b73a:	e05a      	b.n	800b7f2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	2201      	movs	r2, #1
 800b740:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	2202      	movs	r2, #2
 800b748:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	685b      	ldr	r3, [r3, #4]
 800b752:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	689b      	ldr	r3, [r3, #8]
 800b75a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b762:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b764:	683b      	ldr	r3, [r7, #0]
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	68fa      	ldr	r2, [r7, #12]
 800b76a:	4313      	orrs	r3, r2
 800b76c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	68fa      	ldr	r2, [r7, #12]
 800b774:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	4a21      	ldr	r2, [pc, #132]	@ (800b800 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800b77c:	4293      	cmp	r3, r2
 800b77e:	d022      	beq.n	800b7c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b788:	d01d      	beq.n	800b7c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	4a1d      	ldr	r2, [pc, #116]	@ (800b804 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800b790:	4293      	cmp	r3, r2
 800b792:	d018      	beq.n	800b7c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	4a1b      	ldr	r2, [pc, #108]	@ (800b808 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800b79a:	4293      	cmp	r3, r2
 800b79c:	d013      	beq.n	800b7c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	4a1a      	ldr	r2, [pc, #104]	@ (800b80c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800b7a4:	4293      	cmp	r3, r2
 800b7a6:	d00e      	beq.n	800b7c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	4a18      	ldr	r2, [pc, #96]	@ (800b810 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800b7ae:	4293      	cmp	r3, r2
 800b7b0:	d009      	beq.n	800b7c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	4a17      	ldr	r2, [pc, #92]	@ (800b814 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800b7b8:	4293      	cmp	r3, r2
 800b7ba:	d004      	beq.n	800b7c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	4a15      	ldr	r2, [pc, #84]	@ (800b818 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800b7c2:	4293      	cmp	r3, r2
 800b7c4:	d10c      	bne.n	800b7e0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b7c6:	68bb      	ldr	r3, [r7, #8]
 800b7c8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b7cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b7ce:	683b      	ldr	r3, [r7, #0]
 800b7d0:	685b      	ldr	r3, [r3, #4]
 800b7d2:	68ba      	ldr	r2, [r7, #8]
 800b7d4:	4313      	orrs	r3, r2
 800b7d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	68ba      	ldr	r2, [r7, #8]
 800b7de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	2201      	movs	r2, #1
 800b7e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	2200      	movs	r2, #0
 800b7ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b7f0:	2300      	movs	r3, #0
}
 800b7f2:	4618      	mov	r0, r3
 800b7f4:	3714      	adds	r7, #20
 800b7f6:	46bd      	mov	sp, r7
 800b7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7fc:	4770      	bx	lr
 800b7fe:	bf00      	nop
 800b800:	40010000 	.word	0x40010000
 800b804:	40000400 	.word	0x40000400
 800b808:	40000800 	.word	0x40000800
 800b80c:	40000c00 	.word	0x40000c00
 800b810:	40010400 	.word	0x40010400
 800b814:	40014000 	.word	0x40014000
 800b818:	40001800 	.word	0x40001800

0800b81c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b81c:	b580      	push	{r7, lr}
 800b81e:	b082      	sub	sp, #8
 800b820:	af00      	add	r7, sp, #0
 800b822:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	2b00      	cmp	r3, #0
 800b828:	d101      	bne.n	800b82e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b82a:	2301      	movs	r3, #1
 800b82c:	e042      	b.n	800b8b4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b834:	b2db      	uxtb	r3, r3
 800b836:	2b00      	cmp	r3, #0
 800b838:	d106      	bne.n	800b848 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	2200      	movs	r2, #0
 800b83e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b842:	6878      	ldr	r0, [r7, #4]
 800b844:	f7f7 fffc 	bl	8003840 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	2224      	movs	r2, #36	@ 0x24
 800b84c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	68da      	ldr	r2, [r3, #12]
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b85e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b860:	6878      	ldr	r0, [r7, #4]
 800b862:	f000 fd1b 	bl	800c29c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	691a      	ldr	r2, [r3, #16]
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b874:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	695a      	ldr	r2, [r3, #20]
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b884:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	68da      	ldr	r2, [r3, #12]
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b894:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	2200      	movs	r2, #0
 800b89a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	2220      	movs	r2, #32
 800b8a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	2220      	movs	r2, #32
 800b8a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	2200      	movs	r2, #0
 800b8b0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800b8b2:	2300      	movs	r3, #0
}
 800b8b4:	4618      	mov	r0, r3
 800b8b6:	3708      	adds	r7, #8
 800b8b8:	46bd      	mov	sp, r7
 800b8ba:	bd80      	pop	{r7, pc}

0800b8bc <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800b8bc:	b480      	push	{r7}
 800b8be:	b085      	sub	sp, #20
 800b8c0:	af00      	add	r7, sp, #0
 800b8c2:	60f8      	str	r0, [r7, #12]
 800b8c4:	60b9      	str	r1, [r7, #8]
 800b8c6:	4613      	mov	r3, r2
 800b8c8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b8ca:	68fb      	ldr	r3, [r7, #12]
 800b8cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b8d0:	b2db      	uxtb	r3, r3
 800b8d2:	2b20      	cmp	r3, #32
 800b8d4:	d121      	bne.n	800b91a <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 800b8d6:	68bb      	ldr	r3, [r7, #8]
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d002      	beq.n	800b8e2 <HAL_UART_Transmit_IT+0x26>
 800b8dc:	88fb      	ldrh	r3, [r7, #6]
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d101      	bne.n	800b8e6 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800b8e2:	2301      	movs	r3, #1
 800b8e4:	e01a      	b.n	800b91c <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	68ba      	ldr	r2, [r7, #8]
 800b8ea:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	88fa      	ldrh	r2, [r7, #6]
 800b8f0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	88fa      	ldrh	r2, [r7, #6]
 800b8f6:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	2200      	movs	r2, #0
 800b8fc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	2221      	movs	r2, #33	@ 0x21
 800b902:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	68da      	ldr	r2, [r3, #12]
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800b914:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800b916:	2300      	movs	r3, #0
 800b918:	e000      	b.n	800b91c <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 800b91a:	2302      	movs	r3, #2
  }
}
 800b91c:	4618      	mov	r0, r3
 800b91e:	3714      	adds	r7, #20
 800b920:	46bd      	mov	sp, r7
 800b922:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b926:	4770      	bx	lr

0800b928 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b928:	b580      	push	{r7, lr}
 800b92a:	b084      	sub	sp, #16
 800b92c:	af00      	add	r7, sp, #0
 800b92e:	60f8      	str	r0, [r7, #12]
 800b930:	60b9      	str	r1, [r7, #8]
 800b932:	4613      	mov	r3, r2
 800b934:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b93c:	b2db      	uxtb	r3, r3
 800b93e:	2b20      	cmp	r3, #32
 800b940:	d112      	bne.n	800b968 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800b942:	68bb      	ldr	r3, [r7, #8]
 800b944:	2b00      	cmp	r3, #0
 800b946:	d002      	beq.n	800b94e <HAL_UART_Receive_IT+0x26>
 800b948:	88fb      	ldrh	r3, [r7, #6]
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d101      	bne.n	800b952 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800b94e:	2301      	movs	r3, #1
 800b950:	e00b      	b.n	800b96a <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	2200      	movs	r2, #0
 800b956:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800b958:	88fb      	ldrh	r3, [r7, #6]
 800b95a:	461a      	mov	r2, r3
 800b95c:	68b9      	ldr	r1, [r7, #8]
 800b95e:	68f8      	ldr	r0, [r7, #12]
 800b960:	f000 fac8 	bl	800bef4 <UART_Start_Receive_IT>
 800b964:	4603      	mov	r3, r0
 800b966:	e000      	b.n	800b96a <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800b968:	2302      	movs	r3, #2
  }
}
 800b96a:	4618      	mov	r0, r3
 800b96c:	3710      	adds	r7, #16
 800b96e:	46bd      	mov	sp, r7
 800b970:	bd80      	pop	{r7, pc}
	...

0800b974 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b974:	b580      	push	{r7, lr}
 800b976:	b0ba      	sub	sp, #232	@ 0xe8
 800b978:	af00      	add	r7, sp, #0
 800b97a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	68db      	ldr	r3, [r3, #12]
 800b98c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	695b      	ldr	r3, [r3, #20]
 800b996:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800b99a:	2300      	movs	r3, #0
 800b99c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800b9a0:	2300      	movs	r3, #0
 800b9a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800b9a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b9aa:	f003 030f 	and.w	r3, r3, #15
 800b9ae:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800b9b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d10f      	bne.n	800b9da <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b9ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b9be:	f003 0320 	and.w	r3, r3, #32
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	d009      	beq.n	800b9da <HAL_UART_IRQHandler+0x66>
 800b9c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b9ca:	f003 0320 	and.w	r3, r3, #32
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d003      	beq.n	800b9da <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800b9d2:	6878      	ldr	r0, [r7, #4]
 800b9d4:	f000 fba4 	bl	800c120 <UART_Receive_IT>
      return;
 800b9d8:	e273      	b.n	800bec2 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800b9da:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	f000 80de 	beq.w	800bba0 <HAL_UART_IRQHandler+0x22c>
 800b9e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b9e8:	f003 0301 	and.w	r3, r3, #1
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	d106      	bne.n	800b9fe <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800b9f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b9f4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	f000 80d1 	beq.w	800bba0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800b9fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ba02:	f003 0301 	and.w	r3, r3, #1
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d00b      	beq.n	800ba22 <HAL_UART_IRQHandler+0xae>
 800ba0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ba0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d005      	beq.n	800ba22 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ba1a:	f043 0201 	orr.w	r2, r3, #1
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ba22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ba26:	f003 0304 	and.w	r3, r3, #4
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d00b      	beq.n	800ba46 <HAL_UART_IRQHandler+0xd2>
 800ba2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ba32:	f003 0301 	and.w	r3, r3, #1
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d005      	beq.n	800ba46 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ba3e:	f043 0202 	orr.w	r2, r3, #2
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ba46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ba4a:	f003 0302 	and.w	r3, r3, #2
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d00b      	beq.n	800ba6a <HAL_UART_IRQHandler+0xf6>
 800ba52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ba56:	f003 0301 	and.w	r3, r3, #1
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d005      	beq.n	800ba6a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ba62:	f043 0204 	orr.w	r2, r3, #4
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800ba6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ba6e:	f003 0308 	and.w	r3, r3, #8
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d011      	beq.n	800ba9a <HAL_UART_IRQHandler+0x126>
 800ba76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ba7a:	f003 0320 	and.w	r3, r3, #32
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d105      	bne.n	800ba8e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800ba82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ba86:	f003 0301 	and.w	r3, r3, #1
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d005      	beq.n	800ba9a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ba92:	f043 0208 	orr.w	r2, r3, #8
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	f000 820a 	beq.w	800beb8 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800baa4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800baa8:	f003 0320 	and.w	r3, r3, #32
 800baac:	2b00      	cmp	r3, #0
 800baae:	d008      	beq.n	800bac2 <HAL_UART_IRQHandler+0x14e>
 800bab0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bab4:	f003 0320 	and.w	r3, r3, #32
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d002      	beq.n	800bac2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800babc:	6878      	ldr	r0, [r7, #4]
 800babe:	f000 fb2f 	bl	800c120 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	695b      	ldr	r3, [r3, #20]
 800bac8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bacc:	2b40      	cmp	r3, #64	@ 0x40
 800bace:	bf0c      	ite	eq
 800bad0:	2301      	moveq	r3, #1
 800bad2:	2300      	movne	r3, #0
 800bad4:	b2db      	uxtb	r3, r3
 800bad6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bade:	f003 0308 	and.w	r3, r3, #8
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	d103      	bne.n	800baee <HAL_UART_IRQHandler+0x17a>
 800bae6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800baea:	2b00      	cmp	r3, #0
 800baec:	d04f      	beq.n	800bb8e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800baee:	6878      	ldr	r0, [r7, #4]
 800baf0:	f000 fa3a 	bl	800bf68 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	695b      	ldr	r3, [r3, #20]
 800bafa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bafe:	2b40      	cmp	r3, #64	@ 0x40
 800bb00:	d141      	bne.n	800bb86 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	3314      	adds	r3, #20
 800bb08:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb0c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800bb10:	e853 3f00 	ldrex	r3, [r3]
 800bb14:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800bb18:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bb1c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bb20:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	3314      	adds	r3, #20
 800bb2a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800bb2e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800bb32:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb36:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800bb3a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800bb3e:	e841 2300 	strex	r3, r2, [r1]
 800bb42:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800bb46:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	d1d9      	bne.n	800bb02 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d013      	beq.n	800bb7e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb5a:	4a8a      	ldr	r2, [pc, #552]	@ (800bd84 <HAL_UART_IRQHandler+0x410>)
 800bb5c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb62:	4618      	mov	r0, r3
 800bb64:	f7fb f9fe 	bl	8006f64 <HAL_DMA_Abort_IT>
 800bb68:	4603      	mov	r3, r0
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d016      	beq.n	800bb9c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb74:	687a      	ldr	r2, [r7, #4]
 800bb76:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800bb78:	4610      	mov	r0, r2
 800bb7a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb7c:	e00e      	b.n	800bb9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800bb7e:	6878      	ldr	r0, [r7, #4]
 800bb80:	f000 f9a2 	bl	800bec8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb84:	e00a      	b.n	800bb9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800bb86:	6878      	ldr	r0, [r7, #4]
 800bb88:	f000 f99e 	bl	800bec8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb8c:	e006      	b.n	800bb9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800bb8e:	6878      	ldr	r0, [r7, #4]
 800bb90:	f000 f99a 	bl	800bec8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	2200      	movs	r2, #0
 800bb98:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800bb9a:	e18d      	b.n	800beb8 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb9c:	bf00      	nop
    return;
 800bb9e:	e18b      	b.n	800beb8 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bba4:	2b01      	cmp	r3, #1
 800bba6:	f040 8167 	bne.w	800be78 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800bbaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bbae:	f003 0310 	and.w	r3, r3, #16
 800bbb2:	2b00      	cmp	r3, #0
 800bbb4:	f000 8160 	beq.w	800be78 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800bbb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bbbc:	f003 0310 	and.w	r3, r3, #16
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	f000 8159 	beq.w	800be78 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800bbc6:	2300      	movs	r3, #0
 800bbc8:	60bb      	str	r3, [r7, #8]
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	60bb      	str	r3, [r7, #8]
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	685b      	ldr	r3, [r3, #4]
 800bbd8:	60bb      	str	r3, [r7, #8]
 800bbda:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	695b      	ldr	r3, [r3, #20]
 800bbe2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bbe6:	2b40      	cmp	r3, #64	@ 0x40
 800bbe8:	f040 80ce 	bne.w	800bd88 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	685b      	ldr	r3, [r3, #4]
 800bbf4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800bbf8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	f000 80a9 	beq.w	800bd54 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800bc06:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800bc0a:	429a      	cmp	r2, r3
 800bc0c:	f080 80a2 	bcs.w	800bd54 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800bc16:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc1c:	69db      	ldr	r3, [r3, #28]
 800bc1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bc22:	f000 8088 	beq.w	800bd36 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	330c      	adds	r3, #12
 800bc2c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc30:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bc34:	e853 3f00 	ldrex	r3, [r3]
 800bc38:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800bc3c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bc40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bc44:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	330c      	adds	r3, #12
 800bc4e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800bc52:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800bc56:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc5a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800bc5e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800bc62:	e841 2300 	strex	r3, r2, [r1]
 800bc66:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800bc6a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d1d9      	bne.n	800bc26 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	3314      	adds	r3, #20
 800bc78:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc7a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bc7c:	e853 3f00 	ldrex	r3, [r3]
 800bc80:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800bc82:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bc84:	f023 0301 	bic.w	r3, r3, #1
 800bc88:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	3314      	adds	r3, #20
 800bc92:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800bc96:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800bc9a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc9c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800bc9e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800bca2:	e841 2300 	strex	r3, r2, [r1]
 800bca6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800bca8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d1e1      	bne.n	800bc72 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	3314      	adds	r3, #20
 800bcb4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcb6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bcb8:	e853 3f00 	ldrex	r3, [r3]
 800bcbc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800bcbe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bcc0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bcc4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	3314      	adds	r3, #20
 800bcce:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800bcd2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800bcd4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcd6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800bcd8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800bcda:	e841 2300 	strex	r3, r2, [r1]
 800bcde:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800bce0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d1e3      	bne.n	800bcae <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	2220      	movs	r2, #32
 800bcea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	2200      	movs	r2, #0
 800bcf2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	330c      	adds	r3, #12
 800bcfa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcfc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bcfe:	e853 3f00 	ldrex	r3, [r3]
 800bd02:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800bd04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bd06:	f023 0310 	bic.w	r3, r3, #16
 800bd0a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	330c      	adds	r3, #12
 800bd14:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800bd18:	65ba      	str	r2, [r7, #88]	@ 0x58
 800bd1a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd1c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800bd1e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bd20:	e841 2300 	strex	r3, r2, [r1]
 800bd24:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800bd26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd28:	2b00      	cmp	r3, #0
 800bd2a:	d1e3      	bne.n	800bcf4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bd30:	4618      	mov	r0, r3
 800bd32:	f7fb f8a7 	bl	8006e84 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	2202      	movs	r2, #2
 800bd3a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800bd44:	b29b      	uxth	r3, r3
 800bd46:	1ad3      	subs	r3, r2, r3
 800bd48:	b29b      	uxth	r3, r3
 800bd4a:	4619      	mov	r1, r3
 800bd4c:	6878      	ldr	r0, [r7, #4]
 800bd4e:	f000 f8c5 	bl	800bedc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800bd52:	e0b3      	b.n	800bebc <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800bd58:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800bd5c:	429a      	cmp	r2, r3
 800bd5e:	f040 80ad 	bne.w	800bebc <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bd66:	69db      	ldr	r3, [r3, #28]
 800bd68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bd6c:	f040 80a6 	bne.w	800bebc <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	2202      	movs	r2, #2
 800bd74:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800bd7a:	4619      	mov	r1, r3
 800bd7c:	6878      	ldr	r0, [r7, #4]
 800bd7e:	f000 f8ad 	bl	800bedc <HAL_UARTEx_RxEventCallback>
      return;
 800bd82:	e09b      	b.n	800bebc <HAL_UART_IRQHandler+0x548>
 800bd84:	0800c02f 	.word	0x0800c02f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800bd90:	b29b      	uxth	r3, r3
 800bd92:	1ad3      	subs	r3, r2, r3
 800bd94:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800bd9c:	b29b      	uxth	r3, r3
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	f000 808e 	beq.w	800bec0 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800bda4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	f000 8089 	beq.w	800bec0 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	330c      	adds	r3, #12
 800bdb4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bdb8:	e853 3f00 	ldrex	r3, [r3]
 800bdbc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bdbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bdc0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bdc4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	330c      	adds	r3, #12
 800bdce:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800bdd2:	647a      	str	r2, [r7, #68]	@ 0x44
 800bdd4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdd6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bdd8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bdda:	e841 2300 	strex	r3, r2, [r1]
 800bdde:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bde0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d1e3      	bne.n	800bdae <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	3314      	adds	r3, #20
 800bdec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdf0:	e853 3f00 	ldrex	r3, [r3]
 800bdf4:	623b      	str	r3, [r7, #32]
   return(result);
 800bdf6:	6a3b      	ldr	r3, [r7, #32]
 800bdf8:	f023 0301 	bic.w	r3, r3, #1
 800bdfc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	3314      	adds	r3, #20
 800be06:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800be0a:	633a      	str	r2, [r7, #48]	@ 0x30
 800be0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be0e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800be10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800be12:	e841 2300 	strex	r3, r2, [r1]
 800be16:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800be18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d1e3      	bne.n	800bde6 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	2220      	movs	r2, #32
 800be22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	2200      	movs	r2, #0
 800be2a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	330c      	adds	r3, #12
 800be32:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be34:	693b      	ldr	r3, [r7, #16]
 800be36:	e853 3f00 	ldrex	r3, [r3]
 800be3a:	60fb      	str	r3, [r7, #12]
   return(result);
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	f023 0310 	bic.w	r3, r3, #16
 800be42:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	330c      	adds	r3, #12
 800be4c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800be50:	61fa      	str	r2, [r7, #28]
 800be52:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be54:	69b9      	ldr	r1, [r7, #24]
 800be56:	69fa      	ldr	r2, [r7, #28]
 800be58:	e841 2300 	strex	r3, r2, [r1]
 800be5c:	617b      	str	r3, [r7, #20]
   return(result);
 800be5e:	697b      	ldr	r3, [r7, #20]
 800be60:	2b00      	cmp	r3, #0
 800be62:	d1e3      	bne.n	800be2c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	2202      	movs	r2, #2
 800be68:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800be6a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800be6e:	4619      	mov	r1, r3
 800be70:	6878      	ldr	r0, [r7, #4]
 800be72:	f000 f833 	bl	800bedc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800be76:	e023      	b.n	800bec0 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800be78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800be7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800be80:	2b00      	cmp	r3, #0
 800be82:	d009      	beq.n	800be98 <HAL_UART_IRQHandler+0x524>
 800be84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800be88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800be8c:	2b00      	cmp	r3, #0
 800be8e:	d003      	beq.n	800be98 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800be90:	6878      	ldr	r0, [r7, #4]
 800be92:	f000 f8dd 	bl	800c050 <UART_Transmit_IT>
    return;
 800be96:	e014      	b.n	800bec2 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800be98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800be9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	d00e      	beq.n	800bec2 <HAL_UART_IRQHandler+0x54e>
 800bea4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bea8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800beac:	2b00      	cmp	r3, #0
 800beae:	d008      	beq.n	800bec2 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800beb0:	6878      	ldr	r0, [r7, #4]
 800beb2:	f000 f91d 	bl	800c0f0 <UART_EndTransmit_IT>
    return;
 800beb6:	e004      	b.n	800bec2 <HAL_UART_IRQHandler+0x54e>
    return;
 800beb8:	bf00      	nop
 800beba:	e002      	b.n	800bec2 <HAL_UART_IRQHandler+0x54e>
      return;
 800bebc:	bf00      	nop
 800bebe:	e000      	b.n	800bec2 <HAL_UART_IRQHandler+0x54e>
      return;
 800bec0:	bf00      	nop
  }
}
 800bec2:	37e8      	adds	r7, #232	@ 0xe8
 800bec4:	46bd      	mov	sp, r7
 800bec6:	bd80      	pop	{r7, pc}

0800bec8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800bec8:	b480      	push	{r7}
 800beca:	b083      	sub	sp, #12
 800becc:	af00      	add	r7, sp, #0
 800bece:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800bed0:	bf00      	nop
 800bed2:	370c      	adds	r7, #12
 800bed4:	46bd      	mov	sp, r7
 800bed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beda:	4770      	bx	lr

0800bedc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800bedc:	b480      	push	{r7}
 800bede:	b083      	sub	sp, #12
 800bee0:	af00      	add	r7, sp, #0
 800bee2:	6078      	str	r0, [r7, #4]
 800bee4:	460b      	mov	r3, r1
 800bee6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800bee8:	bf00      	nop
 800beea:	370c      	adds	r7, #12
 800beec:	46bd      	mov	sp, r7
 800beee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bef2:	4770      	bx	lr

0800bef4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bef4:	b480      	push	{r7}
 800bef6:	b085      	sub	sp, #20
 800bef8:	af00      	add	r7, sp, #0
 800befa:	60f8      	str	r0, [r7, #12]
 800befc:	60b9      	str	r1, [r7, #8]
 800befe:	4613      	mov	r3, r2
 800bf00:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	68ba      	ldr	r2, [r7, #8]
 800bf06:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	88fa      	ldrh	r2, [r7, #6]
 800bf0c:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	88fa      	ldrh	r2, [r7, #6]
 800bf12:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	2200      	movs	r2, #0
 800bf18:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800bf1a:	68fb      	ldr	r3, [r7, #12]
 800bf1c:	2222      	movs	r2, #34	@ 0x22
 800bf1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	691b      	ldr	r3, [r3, #16]
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	d007      	beq.n	800bf3a <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	68da      	ldr	r2, [r3, #12]
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800bf38:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800bf3a:	68fb      	ldr	r3, [r7, #12]
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	695a      	ldr	r2, [r3, #20]
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	f042 0201 	orr.w	r2, r2, #1
 800bf48:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	68da      	ldr	r2, [r3, #12]
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	f042 0220 	orr.w	r2, r2, #32
 800bf58:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800bf5a:	2300      	movs	r3, #0
}
 800bf5c:	4618      	mov	r0, r3
 800bf5e:	3714      	adds	r7, #20
 800bf60:	46bd      	mov	sp, r7
 800bf62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf66:	4770      	bx	lr

0800bf68 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800bf68:	b480      	push	{r7}
 800bf6a:	b095      	sub	sp, #84	@ 0x54
 800bf6c:	af00      	add	r7, sp, #0
 800bf6e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	681b      	ldr	r3, [r3, #0]
 800bf74:	330c      	adds	r3, #12
 800bf76:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf7a:	e853 3f00 	ldrex	r3, [r3]
 800bf7e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800bf80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf82:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bf86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	681b      	ldr	r3, [r3, #0]
 800bf8c:	330c      	adds	r3, #12
 800bf8e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800bf90:	643a      	str	r2, [r7, #64]	@ 0x40
 800bf92:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf94:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800bf96:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bf98:	e841 2300 	strex	r3, r2, [r1]
 800bf9c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bf9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d1e5      	bne.n	800bf70 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	3314      	adds	r3, #20
 800bfaa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfac:	6a3b      	ldr	r3, [r7, #32]
 800bfae:	e853 3f00 	ldrex	r3, [r3]
 800bfb2:	61fb      	str	r3, [r7, #28]
   return(result);
 800bfb4:	69fb      	ldr	r3, [r7, #28]
 800bfb6:	f023 0301 	bic.w	r3, r3, #1
 800bfba:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	3314      	adds	r3, #20
 800bfc2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bfc4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bfc6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfc8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bfca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bfcc:	e841 2300 	strex	r3, r2, [r1]
 800bfd0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bfd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d1e5      	bne.n	800bfa4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bfdc:	2b01      	cmp	r3, #1
 800bfde:	d119      	bne.n	800c014 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	330c      	adds	r3, #12
 800bfe6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfe8:	68fb      	ldr	r3, [r7, #12]
 800bfea:	e853 3f00 	ldrex	r3, [r3]
 800bfee:	60bb      	str	r3, [r7, #8]
   return(result);
 800bff0:	68bb      	ldr	r3, [r7, #8]
 800bff2:	f023 0310 	bic.w	r3, r3, #16
 800bff6:	647b      	str	r3, [r7, #68]	@ 0x44
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	330c      	adds	r3, #12
 800bffe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c000:	61ba      	str	r2, [r7, #24]
 800c002:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c004:	6979      	ldr	r1, [r7, #20]
 800c006:	69ba      	ldr	r2, [r7, #24]
 800c008:	e841 2300 	strex	r3, r2, [r1]
 800c00c:	613b      	str	r3, [r7, #16]
   return(result);
 800c00e:	693b      	ldr	r3, [r7, #16]
 800c010:	2b00      	cmp	r3, #0
 800c012:	d1e5      	bne.n	800bfe0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	2220      	movs	r2, #32
 800c018:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	2200      	movs	r2, #0
 800c020:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800c022:	bf00      	nop
 800c024:	3754      	adds	r7, #84	@ 0x54
 800c026:	46bd      	mov	sp, r7
 800c028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c02c:	4770      	bx	lr

0800c02e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c02e:	b580      	push	{r7, lr}
 800c030:	b084      	sub	sp, #16
 800c032:	af00      	add	r7, sp, #0
 800c034:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c03a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800c03c:	68fb      	ldr	r3, [r7, #12]
 800c03e:	2200      	movs	r2, #0
 800c040:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c042:	68f8      	ldr	r0, [r7, #12]
 800c044:	f7ff ff40 	bl	800bec8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c048:	bf00      	nop
 800c04a:	3710      	adds	r7, #16
 800c04c:	46bd      	mov	sp, r7
 800c04e:	bd80      	pop	{r7, pc}

0800c050 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800c050:	b480      	push	{r7}
 800c052:	b085      	sub	sp, #20
 800c054:	af00      	add	r7, sp, #0
 800c056:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c05e:	b2db      	uxtb	r3, r3
 800c060:	2b21      	cmp	r3, #33	@ 0x21
 800c062:	d13e      	bne.n	800c0e2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	689b      	ldr	r3, [r3, #8]
 800c068:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c06c:	d114      	bne.n	800c098 <UART_Transmit_IT+0x48>
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	691b      	ldr	r3, [r3, #16]
 800c072:	2b00      	cmp	r3, #0
 800c074:	d110      	bne.n	800c098 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	6a1b      	ldr	r3, [r3, #32]
 800c07a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	881b      	ldrh	r3, [r3, #0]
 800c080:	461a      	mov	r2, r3
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c08a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	6a1b      	ldr	r3, [r3, #32]
 800c090:	1c9a      	adds	r2, r3, #2
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	621a      	str	r2, [r3, #32]
 800c096:	e008      	b.n	800c0aa <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	6a1b      	ldr	r3, [r3, #32]
 800c09c:	1c59      	adds	r1, r3, #1
 800c09e:	687a      	ldr	r2, [r7, #4]
 800c0a0:	6211      	str	r1, [r2, #32]
 800c0a2:	781a      	ldrb	r2, [r3, #0]
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800c0ae:	b29b      	uxth	r3, r3
 800c0b0:	3b01      	subs	r3, #1
 800c0b2:	b29b      	uxth	r3, r3
 800c0b4:	687a      	ldr	r2, [r7, #4]
 800c0b6:	4619      	mov	r1, r3
 800c0b8:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d10f      	bne.n	800c0de <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	68da      	ldr	r2, [r3, #12]
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c0cc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	68da      	ldr	r2, [r3, #12]
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c0dc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800c0de:	2300      	movs	r3, #0
 800c0e0:	e000      	b.n	800c0e4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800c0e2:	2302      	movs	r3, #2
  }
}
 800c0e4:	4618      	mov	r0, r3
 800c0e6:	3714      	adds	r7, #20
 800c0e8:	46bd      	mov	sp, r7
 800c0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ee:	4770      	bx	lr

0800c0f0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c0f0:	b580      	push	{r7, lr}
 800c0f2:	b082      	sub	sp, #8
 800c0f4:	af00      	add	r7, sp, #0
 800c0f6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	68da      	ldr	r2, [r3, #12]
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c106:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	2220      	movs	r2, #32
 800c10c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c110:	6878      	ldr	r0, [r7, #4]
 800c112:	f7f5 f8d1 	bl	80012b8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800c116:	2300      	movs	r3, #0
}
 800c118:	4618      	mov	r0, r3
 800c11a:	3708      	adds	r7, #8
 800c11c:	46bd      	mov	sp, r7
 800c11e:	bd80      	pop	{r7, pc}

0800c120 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800c120:	b580      	push	{r7, lr}
 800c122:	b08c      	sub	sp, #48	@ 0x30
 800c124:	af00      	add	r7, sp, #0
 800c126:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800c128:	2300      	movs	r3, #0
 800c12a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800c12c:	2300      	movs	r3, #0
 800c12e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c136:	b2db      	uxtb	r3, r3
 800c138:	2b22      	cmp	r3, #34	@ 0x22
 800c13a:	f040 80aa 	bne.w	800c292 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	689b      	ldr	r3, [r3, #8]
 800c142:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c146:	d115      	bne.n	800c174 <UART_Receive_IT+0x54>
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	691b      	ldr	r3, [r3, #16]
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d111      	bne.n	800c174 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c154:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	685b      	ldr	r3, [r3, #4]
 800c15c:	b29b      	uxth	r3, r3
 800c15e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c162:	b29a      	uxth	r2, r3
 800c164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c166:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c16c:	1c9a      	adds	r2, r3, #2
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	629a      	str	r2, [r3, #40]	@ 0x28
 800c172:	e024      	b.n	800c1be <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c178:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	689b      	ldr	r3, [r3, #8]
 800c17e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c182:	d007      	beq.n	800c194 <UART_Receive_IT+0x74>
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	689b      	ldr	r3, [r3, #8]
 800c188:	2b00      	cmp	r3, #0
 800c18a:	d10a      	bne.n	800c1a2 <UART_Receive_IT+0x82>
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	691b      	ldr	r3, [r3, #16]
 800c190:	2b00      	cmp	r3, #0
 800c192:	d106      	bne.n	800c1a2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	685b      	ldr	r3, [r3, #4]
 800c19a:	b2da      	uxtb	r2, r3
 800c19c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c19e:	701a      	strb	r2, [r3, #0]
 800c1a0:	e008      	b.n	800c1b4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	685b      	ldr	r3, [r3, #4]
 800c1a8:	b2db      	uxtb	r3, r3
 800c1aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c1ae:	b2da      	uxtb	r2, r3
 800c1b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1b2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c1b8:	1c5a      	adds	r2, r3, #1
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800c1c2:	b29b      	uxth	r3, r3
 800c1c4:	3b01      	subs	r3, #1
 800c1c6:	b29b      	uxth	r3, r3
 800c1c8:	687a      	ldr	r2, [r7, #4]
 800c1ca:	4619      	mov	r1, r3
 800c1cc:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d15d      	bne.n	800c28e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	68da      	ldr	r2, [r3, #12]
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	f022 0220 	bic.w	r2, r2, #32
 800c1e0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	681b      	ldr	r3, [r3, #0]
 800c1e6:	68da      	ldr	r2, [r3, #12]
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c1f0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	681b      	ldr	r3, [r3, #0]
 800c1f6:	695a      	ldr	r2, [r3, #20]
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	f022 0201 	bic.w	r2, r2, #1
 800c200:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	2220      	movs	r2, #32
 800c206:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	2200      	movs	r2, #0
 800c20e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c214:	2b01      	cmp	r3, #1
 800c216:	d135      	bne.n	800c284 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	2200      	movs	r2, #0
 800c21c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	681b      	ldr	r3, [r3, #0]
 800c222:	330c      	adds	r3, #12
 800c224:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c226:	697b      	ldr	r3, [r7, #20]
 800c228:	e853 3f00 	ldrex	r3, [r3]
 800c22c:	613b      	str	r3, [r7, #16]
   return(result);
 800c22e:	693b      	ldr	r3, [r7, #16]
 800c230:	f023 0310 	bic.w	r3, r3, #16
 800c234:	627b      	str	r3, [r7, #36]	@ 0x24
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	330c      	adds	r3, #12
 800c23c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c23e:	623a      	str	r2, [r7, #32]
 800c240:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c242:	69f9      	ldr	r1, [r7, #28]
 800c244:	6a3a      	ldr	r2, [r7, #32]
 800c246:	e841 2300 	strex	r3, r2, [r1]
 800c24a:	61bb      	str	r3, [r7, #24]
   return(result);
 800c24c:	69bb      	ldr	r3, [r7, #24]
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d1e5      	bne.n	800c21e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	f003 0310 	and.w	r3, r3, #16
 800c25c:	2b10      	cmp	r3, #16
 800c25e:	d10a      	bne.n	800c276 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800c260:	2300      	movs	r3, #0
 800c262:	60fb      	str	r3, [r7, #12]
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	60fb      	str	r3, [r7, #12]
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	681b      	ldr	r3, [r3, #0]
 800c270:	685b      	ldr	r3, [r3, #4]
 800c272:	60fb      	str	r3, [r7, #12]
 800c274:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800c27a:	4619      	mov	r1, r3
 800c27c:	6878      	ldr	r0, [r7, #4]
 800c27e:	f7ff fe2d 	bl	800bedc <HAL_UARTEx_RxEventCallback>
 800c282:	e002      	b.n	800c28a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800c284:	6878      	ldr	r0, [r7, #4]
 800c286:	f7f5 f845 	bl	8001314 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800c28a:	2300      	movs	r3, #0
 800c28c:	e002      	b.n	800c294 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800c28e:	2300      	movs	r3, #0
 800c290:	e000      	b.n	800c294 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800c292:	2302      	movs	r3, #2
  }
}
 800c294:	4618      	mov	r0, r3
 800c296:	3730      	adds	r7, #48	@ 0x30
 800c298:	46bd      	mov	sp, r7
 800c29a:	bd80      	pop	{r7, pc}

0800c29c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c29c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c2a0:	b0c0      	sub	sp, #256	@ 0x100
 800c2a2:	af00      	add	r7, sp, #0
 800c2a4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c2a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	691b      	ldr	r3, [r3, #16]
 800c2b0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800c2b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c2b8:	68d9      	ldr	r1, [r3, #12]
 800c2ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c2be:	681a      	ldr	r2, [r3, #0]
 800c2c0:	ea40 0301 	orr.w	r3, r0, r1
 800c2c4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800c2c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c2ca:	689a      	ldr	r2, [r3, #8]
 800c2cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c2d0:	691b      	ldr	r3, [r3, #16]
 800c2d2:	431a      	orrs	r2, r3
 800c2d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c2d8:	695b      	ldr	r3, [r3, #20]
 800c2da:	431a      	orrs	r2, r3
 800c2dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c2e0:	69db      	ldr	r3, [r3, #28]
 800c2e2:	4313      	orrs	r3, r2
 800c2e4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800c2e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c2ec:	681b      	ldr	r3, [r3, #0]
 800c2ee:	68db      	ldr	r3, [r3, #12]
 800c2f0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800c2f4:	f021 010c 	bic.w	r1, r1, #12
 800c2f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c2fc:	681a      	ldr	r2, [r3, #0]
 800c2fe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800c302:	430b      	orrs	r3, r1
 800c304:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800c306:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	695b      	ldr	r3, [r3, #20]
 800c30e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800c312:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c316:	6999      	ldr	r1, [r3, #24]
 800c318:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c31c:	681a      	ldr	r2, [r3, #0]
 800c31e:	ea40 0301 	orr.w	r3, r0, r1
 800c322:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800c324:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c328:	681a      	ldr	r2, [r3, #0]
 800c32a:	4b8f      	ldr	r3, [pc, #572]	@ (800c568 <UART_SetConfig+0x2cc>)
 800c32c:	429a      	cmp	r2, r3
 800c32e:	d005      	beq.n	800c33c <UART_SetConfig+0xa0>
 800c330:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c334:	681a      	ldr	r2, [r3, #0]
 800c336:	4b8d      	ldr	r3, [pc, #564]	@ (800c56c <UART_SetConfig+0x2d0>)
 800c338:	429a      	cmp	r2, r3
 800c33a:	d104      	bne.n	800c346 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800c33c:	f7fd fc26 	bl	8009b8c <HAL_RCC_GetPCLK2Freq>
 800c340:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800c344:	e003      	b.n	800c34e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800c346:	f7fd fc0d 	bl	8009b64 <HAL_RCC_GetPCLK1Freq>
 800c34a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c34e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c352:	69db      	ldr	r3, [r3, #28]
 800c354:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c358:	f040 810c 	bne.w	800c574 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800c35c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c360:	2200      	movs	r2, #0
 800c362:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800c366:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800c36a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800c36e:	4622      	mov	r2, r4
 800c370:	462b      	mov	r3, r5
 800c372:	1891      	adds	r1, r2, r2
 800c374:	65b9      	str	r1, [r7, #88]	@ 0x58
 800c376:	415b      	adcs	r3, r3
 800c378:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c37a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800c37e:	4621      	mov	r1, r4
 800c380:	eb12 0801 	adds.w	r8, r2, r1
 800c384:	4629      	mov	r1, r5
 800c386:	eb43 0901 	adc.w	r9, r3, r1
 800c38a:	f04f 0200 	mov.w	r2, #0
 800c38e:	f04f 0300 	mov.w	r3, #0
 800c392:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800c396:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800c39a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800c39e:	4690      	mov	r8, r2
 800c3a0:	4699      	mov	r9, r3
 800c3a2:	4623      	mov	r3, r4
 800c3a4:	eb18 0303 	adds.w	r3, r8, r3
 800c3a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800c3ac:	462b      	mov	r3, r5
 800c3ae:	eb49 0303 	adc.w	r3, r9, r3
 800c3b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800c3b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c3ba:	685b      	ldr	r3, [r3, #4]
 800c3bc:	2200      	movs	r2, #0
 800c3be:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800c3c2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800c3c6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800c3ca:	460b      	mov	r3, r1
 800c3cc:	18db      	adds	r3, r3, r3
 800c3ce:	653b      	str	r3, [r7, #80]	@ 0x50
 800c3d0:	4613      	mov	r3, r2
 800c3d2:	eb42 0303 	adc.w	r3, r2, r3
 800c3d6:	657b      	str	r3, [r7, #84]	@ 0x54
 800c3d8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800c3dc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800c3e0:	f7f3 ff6e 	bl	80002c0 <__aeabi_uldivmod>
 800c3e4:	4602      	mov	r2, r0
 800c3e6:	460b      	mov	r3, r1
 800c3e8:	4b61      	ldr	r3, [pc, #388]	@ (800c570 <UART_SetConfig+0x2d4>)
 800c3ea:	fba3 2302 	umull	r2, r3, r3, r2
 800c3ee:	095b      	lsrs	r3, r3, #5
 800c3f0:	011c      	lsls	r4, r3, #4
 800c3f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c3f6:	2200      	movs	r2, #0
 800c3f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c3fc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800c400:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800c404:	4642      	mov	r2, r8
 800c406:	464b      	mov	r3, r9
 800c408:	1891      	adds	r1, r2, r2
 800c40a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800c40c:	415b      	adcs	r3, r3
 800c40e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c410:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800c414:	4641      	mov	r1, r8
 800c416:	eb12 0a01 	adds.w	sl, r2, r1
 800c41a:	4649      	mov	r1, r9
 800c41c:	eb43 0b01 	adc.w	fp, r3, r1
 800c420:	f04f 0200 	mov.w	r2, #0
 800c424:	f04f 0300 	mov.w	r3, #0
 800c428:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800c42c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800c430:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800c434:	4692      	mov	sl, r2
 800c436:	469b      	mov	fp, r3
 800c438:	4643      	mov	r3, r8
 800c43a:	eb1a 0303 	adds.w	r3, sl, r3
 800c43e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c442:	464b      	mov	r3, r9
 800c444:	eb4b 0303 	adc.w	r3, fp, r3
 800c448:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800c44c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c450:	685b      	ldr	r3, [r3, #4]
 800c452:	2200      	movs	r2, #0
 800c454:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c458:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800c45c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800c460:	460b      	mov	r3, r1
 800c462:	18db      	adds	r3, r3, r3
 800c464:	643b      	str	r3, [r7, #64]	@ 0x40
 800c466:	4613      	mov	r3, r2
 800c468:	eb42 0303 	adc.w	r3, r2, r3
 800c46c:	647b      	str	r3, [r7, #68]	@ 0x44
 800c46e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800c472:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800c476:	f7f3 ff23 	bl	80002c0 <__aeabi_uldivmod>
 800c47a:	4602      	mov	r2, r0
 800c47c:	460b      	mov	r3, r1
 800c47e:	4611      	mov	r1, r2
 800c480:	4b3b      	ldr	r3, [pc, #236]	@ (800c570 <UART_SetConfig+0x2d4>)
 800c482:	fba3 2301 	umull	r2, r3, r3, r1
 800c486:	095b      	lsrs	r3, r3, #5
 800c488:	2264      	movs	r2, #100	@ 0x64
 800c48a:	fb02 f303 	mul.w	r3, r2, r3
 800c48e:	1acb      	subs	r3, r1, r3
 800c490:	00db      	lsls	r3, r3, #3
 800c492:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800c496:	4b36      	ldr	r3, [pc, #216]	@ (800c570 <UART_SetConfig+0x2d4>)
 800c498:	fba3 2302 	umull	r2, r3, r3, r2
 800c49c:	095b      	lsrs	r3, r3, #5
 800c49e:	005b      	lsls	r3, r3, #1
 800c4a0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800c4a4:	441c      	add	r4, r3
 800c4a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c4aa:	2200      	movs	r2, #0
 800c4ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c4b0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800c4b4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800c4b8:	4642      	mov	r2, r8
 800c4ba:	464b      	mov	r3, r9
 800c4bc:	1891      	adds	r1, r2, r2
 800c4be:	63b9      	str	r1, [r7, #56]	@ 0x38
 800c4c0:	415b      	adcs	r3, r3
 800c4c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c4c4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800c4c8:	4641      	mov	r1, r8
 800c4ca:	1851      	adds	r1, r2, r1
 800c4cc:	6339      	str	r1, [r7, #48]	@ 0x30
 800c4ce:	4649      	mov	r1, r9
 800c4d0:	414b      	adcs	r3, r1
 800c4d2:	637b      	str	r3, [r7, #52]	@ 0x34
 800c4d4:	f04f 0200 	mov.w	r2, #0
 800c4d8:	f04f 0300 	mov.w	r3, #0
 800c4dc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800c4e0:	4659      	mov	r1, fp
 800c4e2:	00cb      	lsls	r3, r1, #3
 800c4e4:	4651      	mov	r1, sl
 800c4e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c4ea:	4651      	mov	r1, sl
 800c4ec:	00ca      	lsls	r2, r1, #3
 800c4ee:	4610      	mov	r0, r2
 800c4f0:	4619      	mov	r1, r3
 800c4f2:	4603      	mov	r3, r0
 800c4f4:	4642      	mov	r2, r8
 800c4f6:	189b      	adds	r3, r3, r2
 800c4f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c4fc:	464b      	mov	r3, r9
 800c4fe:	460a      	mov	r2, r1
 800c500:	eb42 0303 	adc.w	r3, r2, r3
 800c504:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c508:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c50c:	685b      	ldr	r3, [r3, #4]
 800c50e:	2200      	movs	r2, #0
 800c510:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800c514:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800c518:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800c51c:	460b      	mov	r3, r1
 800c51e:	18db      	adds	r3, r3, r3
 800c520:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c522:	4613      	mov	r3, r2
 800c524:	eb42 0303 	adc.w	r3, r2, r3
 800c528:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c52a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800c52e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800c532:	f7f3 fec5 	bl	80002c0 <__aeabi_uldivmod>
 800c536:	4602      	mov	r2, r0
 800c538:	460b      	mov	r3, r1
 800c53a:	4b0d      	ldr	r3, [pc, #52]	@ (800c570 <UART_SetConfig+0x2d4>)
 800c53c:	fba3 1302 	umull	r1, r3, r3, r2
 800c540:	095b      	lsrs	r3, r3, #5
 800c542:	2164      	movs	r1, #100	@ 0x64
 800c544:	fb01 f303 	mul.w	r3, r1, r3
 800c548:	1ad3      	subs	r3, r2, r3
 800c54a:	00db      	lsls	r3, r3, #3
 800c54c:	3332      	adds	r3, #50	@ 0x32
 800c54e:	4a08      	ldr	r2, [pc, #32]	@ (800c570 <UART_SetConfig+0x2d4>)
 800c550:	fba2 2303 	umull	r2, r3, r2, r3
 800c554:	095b      	lsrs	r3, r3, #5
 800c556:	f003 0207 	and.w	r2, r3, #7
 800c55a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	4422      	add	r2, r4
 800c562:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800c564:	e106      	b.n	800c774 <UART_SetConfig+0x4d8>
 800c566:	bf00      	nop
 800c568:	40011000 	.word	0x40011000
 800c56c:	40011400 	.word	0x40011400
 800c570:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800c574:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c578:	2200      	movs	r2, #0
 800c57a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800c57e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800c582:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800c586:	4642      	mov	r2, r8
 800c588:	464b      	mov	r3, r9
 800c58a:	1891      	adds	r1, r2, r2
 800c58c:	6239      	str	r1, [r7, #32]
 800c58e:	415b      	adcs	r3, r3
 800c590:	627b      	str	r3, [r7, #36]	@ 0x24
 800c592:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800c596:	4641      	mov	r1, r8
 800c598:	1854      	adds	r4, r2, r1
 800c59a:	4649      	mov	r1, r9
 800c59c:	eb43 0501 	adc.w	r5, r3, r1
 800c5a0:	f04f 0200 	mov.w	r2, #0
 800c5a4:	f04f 0300 	mov.w	r3, #0
 800c5a8:	00eb      	lsls	r3, r5, #3
 800c5aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c5ae:	00e2      	lsls	r2, r4, #3
 800c5b0:	4614      	mov	r4, r2
 800c5b2:	461d      	mov	r5, r3
 800c5b4:	4643      	mov	r3, r8
 800c5b6:	18e3      	adds	r3, r4, r3
 800c5b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c5bc:	464b      	mov	r3, r9
 800c5be:	eb45 0303 	adc.w	r3, r5, r3
 800c5c2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c5c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c5ca:	685b      	ldr	r3, [r3, #4]
 800c5cc:	2200      	movs	r2, #0
 800c5ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c5d2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800c5d6:	f04f 0200 	mov.w	r2, #0
 800c5da:	f04f 0300 	mov.w	r3, #0
 800c5de:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800c5e2:	4629      	mov	r1, r5
 800c5e4:	008b      	lsls	r3, r1, #2
 800c5e6:	4621      	mov	r1, r4
 800c5e8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c5ec:	4621      	mov	r1, r4
 800c5ee:	008a      	lsls	r2, r1, #2
 800c5f0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800c5f4:	f7f3 fe64 	bl	80002c0 <__aeabi_uldivmod>
 800c5f8:	4602      	mov	r2, r0
 800c5fa:	460b      	mov	r3, r1
 800c5fc:	4b60      	ldr	r3, [pc, #384]	@ (800c780 <UART_SetConfig+0x4e4>)
 800c5fe:	fba3 2302 	umull	r2, r3, r3, r2
 800c602:	095b      	lsrs	r3, r3, #5
 800c604:	011c      	lsls	r4, r3, #4
 800c606:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c60a:	2200      	movs	r2, #0
 800c60c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c610:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800c614:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800c618:	4642      	mov	r2, r8
 800c61a:	464b      	mov	r3, r9
 800c61c:	1891      	adds	r1, r2, r2
 800c61e:	61b9      	str	r1, [r7, #24]
 800c620:	415b      	adcs	r3, r3
 800c622:	61fb      	str	r3, [r7, #28]
 800c624:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c628:	4641      	mov	r1, r8
 800c62a:	1851      	adds	r1, r2, r1
 800c62c:	6139      	str	r1, [r7, #16]
 800c62e:	4649      	mov	r1, r9
 800c630:	414b      	adcs	r3, r1
 800c632:	617b      	str	r3, [r7, #20]
 800c634:	f04f 0200 	mov.w	r2, #0
 800c638:	f04f 0300 	mov.w	r3, #0
 800c63c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800c640:	4659      	mov	r1, fp
 800c642:	00cb      	lsls	r3, r1, #3
 800c644:	4651      	mov	r1, sl
 800c646:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c64a:	4651      	mov	r1, sl
 800c64c:	00ca      	lsls	r2, r1, #3
 800c64e:	4610      	mov	r0, r2
 800c650:	4619      	mov	r1, r3
 800c652:	4603      	mov	r3, r0
 800c654:	4642      	mov	r2, r8
 800c656:	189b      	adds	r3, r3, r2
 800c658:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c65c:	464b      	mov	r3, r9
 800c65e:	460a      	mov	r2, r1
 800c660:	eb42 0303 	adc.w	r3, r2, r3
 800c664:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c668:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c66c:	685b      	ldr	r3, [r3, #4]
 800c66e:	2200      	movs	r2, #0
 800c670:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c672:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800c674:	f04f 0200 	mov.w	r2, #0
 800c678:	f04f 0300 	mov.w	r3, #0
 800c67c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800c680:	4649      	mov	r1, r9
 800c682:	008b      	lsls	r3, r1, #2
 800c684:	4641      	mov	r1, r8
 800c686:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c68a:	4641      	mov	r1, r8
 800c68c:	008a      	lsls	r2, r1, #2
 800c68e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800c692:	f7f3 fe15 	bl	80002c0 <__aeabi_uldivmod>
 800c696:	4602      	mov	r2, r0
 800c698:	460b      	mov	r3, r1
 800c69a:	4611      	mov	r1, r2
 800c69c:	4b38      	ldr	r3, [pc, #224]	@ (800c780 <UART_SetConfig+0x4e4>)
 800c69e:	fba3 2301 	umull	r2, r3, r3, r1
 800c6a2:	095b      	lsrs	r3, r3, #5
 800c6a4:	2264      	movs	r2, #100	@ 0x64
 800c6a6:	fb02 f303 	mul.w	r3, r2, r3
 800c6aa:	1acb      	subs	r3, r1, r3
 800c6ac:	011b      	lsls	r3, r3, #4
 800c6ae:	3332      	adds	r3, #50	@ 0x32
 800c6b0:	4a33      	ldr	r2, [pc, #204]	@ (800c780 <UART_SetConfig+0x4e4>)
 800c6b2:	fba2 2303 	umull	r2, r3, r2, r3
 800c6b6:	095b      	lsrs	r3, r3, #5
 800c6b8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c6bc:	441c      	add	r4, r3
 800c6be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c6c2:	2200      	movs	r2, #0
 800c6c4:	673b      	str	r3, [r7, #112]	@ 0x70
 800c6c6:	677a      	str	r2, [r7, #116]	@ 0x74
 800c6c8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800c6cc:	4642      	mov	r2, r8
 800c6ce:	464b      	mov	r3, r9
 800c6d0:	1891      	adds	r1, r2, r2
 800c6d2:	60b9      	str	r1, [r7, #8]
 800c6d4:	415b      	adcs	r3, r3
 800c6d6:	60fb      	str	r3, [r7, #12]
 800c6d8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c6dc:	4641      	mov	r1, r8
 800c6de:	1851      	adds	r1, r2, r1
 800c6e0:	6039      	str	r1, [r7, #0]
 800c6e2:	4649      	mov	r1, r9
 800c6e4:	414b      	adcs	r3, r1
 800c6e6:	607b      	str	r3, [r7, #4]
 800c6e8:	f04f 0200 	mov.w	r2, #0
 800c6ec:	f04f 0300 	mov.w	r3, #0
 800c6f0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800c6f4:	4659      	mov	r1, fp
 800c6f6:	00cb      	lsls	r3, r1, #3
 800c6f8:	4651      	mov	r1, sl
 800c6fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c6fe:	4651      	mov	r1, sl
 800c700:	00ca      	lsls	r2, r1, #3
 800c702:	4610      	mov	r0, r2
 800c704:	4619      	mov	r1, r3
 800c706:	4603      	mov	r3, r0
 800c708:	4642      	mov	r2, r8
 800c70a:	189b      	adds	r3, r3, r2
 800c70c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c70e:	464b      	mov	r3, r9
 800c710:	460a      	mov	r2, r1
 800c712:	eb42 0303 	adc.w	r3, r2, r3
 800c716:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c718:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c71c:	685b      	ldr	r3, [r3, #4]
 800c71e:	2200      	movs	r2, #0
 800c720:	663b      	str	r3, [r7, #96]	@ 0x60
 800c722:	667a      	str	r2, [r7, #100]	@ 0x64
 800c724:	f04f 0200 	mov.w	r2, #0
 800c728:	f04f 0300 	mov.w	r3, #0
 800c72c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800c730:	4649      	mov	r1, r9
 800c732:	008b      	lsls	r3, r1, #2
 800c734:	4641      	mov	r1, r8
 800c736:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c73a:	4641      	mov	r1, r8
 800c73c:	008a      	lsls	r2, r1, #2
 800c73e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800c742:	f7f3 fdbd 	bl	80002c0 <__aeabi_uldivmod>
 800c746:	4602      	mov	r2, r0
 800c748:	460b      	mov	r3, r1
 800c74a:	4b0d      	ldr	r3, [pc, #52]	@ (800c780 <UART_SetConfig+0x4e4>)
 800c74c:	fba3 1302 	umull	r1, r3, r3, r2
 800c750:	095b      	lsrs	r3, r3, #5
 800c752:	2164      	movs	r1, #100	@ 0x64
 800c754:	fb01 f303 	mul.w	r3, r1, r3
 800c758:	1ad3      	subs	r3, r2, r3
 800c75a:	011b      	lsls	r3, r3, #4
 800c75c:	3332      	adds	r3, #50	@ 0x32
 800c75e:	4a08      	ldr	r2, [pc, #32]	@ (800c780 <UART_SetConfig+0x4e4>)
 800c760:	fba2 2303 	umull	r2, r3, r2, r3
 800c764:	095b      	lsrs	r3, r3, #5
 800c766:	f003 020f 	and.w	r2, r3, #15
 800c76a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	4422      	add	r2, r4
 800c772:	609a      	str	r2, [r3, #8]
}
 800c774:	bf00      	nop
 800c776:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800c77a:	46bd      	mov	sp, r7
 800c77c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c780:	51eb851f 	.word	0x51eb851f

0800c784 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c784:	b084      	sub	sp, #16
 800c786:	b580      	push	{r7, lr}
 800c788:	b084      	sub	sp, #16
 800c78a:	af00      	add	r7, sp, #0
 800c78c:	6078      	str	r0, [r7, #4]
 800c78e:	f107 001c 	add.w	r0, r7, #28
 800c792:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800c796:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800c79a:	2b01      	cmp	r3, #1
 800c79c:	d123      	bne.n	800c7e6 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c7a2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	68db      	ldr	r3, [r3, #12]
 800c7ae:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800c7b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c7b6:	687a      	ldr	r2, [r7, #4]
 800c7b8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	68db      	ldr	r3, [r3, #12]
 800c7be:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800c7c6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800c7ca:	2b01      	cmp	r3, #1
 800c7cc:	d105      	bne.n	800c7da <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	68db      	ldr	r3, [r3, #12]
 800c7d2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800c7da:	6878      	ldr	r0, [r7, #4]
 800c7dc:	f001 fae8 	bl	800ddb0 <USB_CoreReset>
 800c7e0:	4603      	mov	r3, r0
 800c7e2:	73fb      	strb	r3, [r7, #15]
 800c7e4:	e01b      	b.n	800c81e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	68db      	ldr	r3, [r3, #12]
 800c7ea:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800c7f2:	6878      	ldr	r0, [r7, #4]
 800c7f4:	f001 fadc 	bl	800ddb0 <USB_CoreReset>
 800c7f8:	4603      	mov	r3, r0
 800c7fa:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800c7fc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800c800:	2b00      	cmp	r3, #0
 800c802:	d106      	bne.n	800c812 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c808:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	639a      	str	r2, [r3, #56]	@ 0x38
 800c810:	e005      	b.n	800c81e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c816:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800c81e:	7fbb      	ldrb	r3, [r7, #30]
 800c820:	2b01      	cmp	r3, #1
 800c822:	d10b      	bne.n	800c83c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	689b      	ldr	r3, [r3, #8]
 800c828:	f043 0206 	orr.w	r2, r3, #6
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	689b      	ldr	r3, [r3, #8]
 800c834:	f043 0220 	orr.w	r2, r3, #32
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800c83c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c83e:	4618      	mov	r0, r3
 800c840:	3710      	adds	r7, #16
 800c842:	46bd      	mov	sp, r7
 800c844:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c848:	b004      	add	sp, #16
 800c84a:	4770      	bx	lr

0800c84c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800c84c:	b480      	push	{r7}
 800c84e:	b087      	sub	sp, #28
 800c850:	af00      	add	r7, sp, #0
 800c852:	60f8      	str	r0, [r7, #12]
 800c854:	60b9      	str	r1, [r7, #8]
 800c856:	4613      	mov	r3, r2
 800c858:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800c85a:	79fb      	ldrb	r3, [r7, #7]
 800c85c:	2b02      	cmp	r3, #2
 800c85e:	d165      	bne.n	800c92c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800c860:	68bb      	ldr	r3, [r7, #8]
 800c862:	4a41      	ldr	r2, [pc, #260]	@ (800c968 <USB_SetTurnaroundTime+0x11c>)
 800c864:	4293      	cmp	r3, r2
 800c866:	d906      	bls.n	800c876 <USB_SetTurnaroundTime+0x2a>
 800c868:	68bb      	ldr	r3, [r7, #8]
 800c86a:	4a40      	ldr	r2, [pc, #256]	@ (800c96c <USB_SetTurnaroundTime+0x120>)
 800c86c:	4293      	cmp	r3, r2
 800c86e:	d202      	bcs.n	800c876 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800c870:	230f      	movs	r3, #15
 800c872:	617b      	str	r3, [r7, #20]
 800c874:	e062      	b.n	800c93c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800c876:	68bb      	ldr	r3, [r7, #8]
 800c878:	4a3c      	ldr	r2, [pc, #240]	@ (800c96c <USB_SetTurnaroundTime+0x120>)
 800c87a:	4293      	cmp	r3, r2
 800c87c:	d306      	bcc.n	800c88c <USB_SetTurnaroundTime+0x40>
 800c87e:	68bb      	ldr	r3, [r7, #8]
 800c880:	4a3b      	ldr	r2, [pc, #236]	@ (800c970 <USB_SetTurnaroundTime+0x124>)
 800c882:	4293      	cmp	r3, r2
 800c884:	d202      	bcs.n	800c88c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800c886:	230e      	movs	r3, #14
 800c888:	617b      	str	r3, [r7, #20]
 800c88a:	e057      	b.n	800c93c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800c88c:	68bb      	ldr	r3, [r7, #8]
 800c88e:	4a38      	ldr	r2, [pc, #224]	@ (800c970 <USB_SetTurnaroundTime+0x124>)
 800c890:	4293      	cmp	r3, r2
 800c892:	d306      	bcc.n	800c8a2 <USB_SetTurnaroundTime+0x56>
 800c894:	68bb      	ldr	r3, [r7, #8]
 800c896:	4a37      	ldr	r2, [pc, #220]	@ (800c974 <USB_SetTurnaroundTime+0x128>)
 800c898:	4293      	cmp	r3, r2
 800c89a:	d202      	bcs.n	800c8a2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800c89c:	230d      	movs	r3, #13
 800c89e:	617b      	str	r3, [r7, #20]
 800c8a0:	e04c      	b.n	800c93c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800c8a2:	68bb      	ldr	r3, [r7, #8]
 800c8a4:	4a33      	ldr	r2, [pc, #204]	@ (800c974 <USB_SetTurnaroundTime+0x128>)
 800c8a6:	4293      	cmp	r3, r2
 800c8a8:	d306      	bcc.n	800c8b8 <USB_SetTurnaroundTime+0x6c>
 800c8aa:	68bb      	ldr	r3, [r7, #8]
 800c8ac:	4a32      	ldr	r2, [pc, #200]	@ (800c978 <USB_SetTurnaroundTime+0x12c>)
 800c8ae:	4293      	cmp	r3, r2
 800c8b0:	d802      	bhi.n	800c8b8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800c8b2:	230c      	movs	r3, #12
 800c8b4:	617b      	str	r3, [r7, #20]
 800c8b6:	e041      	b.n	800c93c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800c8b8:	68bb      	ldr	r3, [r7, #8]
 800c8ba:	4a2f      	ldr	r2, [pc, #188]	@ (800c978 <USB_SetTurnaroundTime+0x12c>)
 800c8bc:	4293      	cmp	r3, r2
 800c8be:	d906      	bls.n	800c8ce <USB_SetTurnaroundTime+0x82>
 800c8c0:	68bb      	ldr	r3, [r7, #8]
 800c8c2:	4a2e      	ldr	r2, [pc, #184]	@ (800c97c <USB_SetTurnaroundTime+0x130>)
 800c8c4:	4293      	cmp	r3, r2
 800c8c6:	d802      	bhi.n	800c8ce <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800c8c8:	230b      	movs	r3, #11
 800c8ca:	617b      	str	r3, [r7, #20]
 800c8cc:	e036      	b.n	800c93c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800c8ce:	68bb      	ldr	r3, [r7, #8]
 800c8d0:	4a2a      	ldr	r2, [pc, #168]	@ (800c97c <USB_SetTurnaroundTime+0x130>)
 800c8d2:	4293      	cmp	r3, r2
 800c8d4:	d906      	bls.n	800c8e4 <USB_SetTurnaroundTime+0x98>
 800c8d6:	68bb      	ldr	r3, [r7, #8]
 800c8d8:	4a29      	ldr	r2, [pc, #164]	@ (800c980 <USB_SetTurnaroundTime+0x134>)
 800c8da:	4293      	cmp	r3, r2
 800c8dc:	d802      	bhi.n	800c8e4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800c8de:	230a      	movs	r3, #10
 800c8e0:	617b      	str	r3, [r7, #20]
 800c8e2:	e02b      	b.n	800c93c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800c8e4:	68bb      	ldr	r3, [r7, #8]
 800c8e6:	4a26      	ldr	r2, [pc, #152]	@ (800c980 <USB_SetTurnaroundTime+0x134>)
 800c8e8:	4293      	cmp	r3, r2
 800c8ea:	d906      	bls.n	800c8fa <USB_SetTurnaroundTime+0xae>
 800c8ec:	68bb      	ldr	r3, [r7, #8]
 800c8ee:	4a25      	ldr	r2, [pc, #148]	@ (800c984 <USB_SetTurnaroundTime+0x138>)
 800c8f0:	4293      	cmp	r3, r2
 800c8f2:	d202      	bcs.n	800c8fa <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800c8f4:	2309      	movs	r3, #9
 800c8f6:	617b      	str	r3, [r7, #20]
 800c8f8:	e020      	b.n	800c93c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800c8fa:	68bb      	ldr	r3, [r7, #8]
 800c8fc:	4a21      	ldr	r2, [pc, #132]	@ (800c984 <USB_SetTurnaroundTime+0x138>)
 800c8fe:	4293      	cmp	r3, r2
 800c900:	d306      	bcc.n	800c910 <USB_SetTurnaroundTime+0xc4>
 800c902:	68bb      	ldr	r3, [r7, #8]
 800c904:	4a20      	ldr	r2, [pc, #128]	@ (800c988 <USB_SetTurnaroundTime+0x13c>)
 800c906:	4293      	cmp	r3, r2
 800c908:	d802      	bhi.n	800c910 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800c90a:	2308      	movs	r3, #8
 800c90c:	617b      	str	r3, [r7, #20]
 800c90e:	e015      	b.n	800c93c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800c910:	68bb      	ldr	r3, [r7, #8]
 800c912:	4a1d      	ldr	r2, [pc, #116]	@ (800c988 <USB_SetTurnaroundTime+0x13c>)
 800c914:	4293      	cmp	r3, r2
 800c916:	d906      	bls.n	800c926 <USB_SetTurnaroundTime+0xda>
 800c918:	68bb      	ldr	r3, [r7, #8]
 800c91a:	4a1c      	ldr	r2, [pc, #112]	@ (800c98c <USB_SetTurnaroundTime+0x140>)
 800c91c:	4293      	cmp	r3, r2
 800c91e:	d202      	bcs.n	800c926 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800c920:	2307      	movs	r3, #7
 800c922:	617b      	str	r3, [r7, #20]
 800c924:	e00a      	b.n	800c93c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800c926:	2306      	movs	r3, #6
 800c928:	617b      	str	r3, [r7, #20]
 800c92a:	e007      	b.n	800c93c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800c92c:	79fb      	ldrb	r3, [r7, #7]
 800c92e:	2b00      	cmp	r3, #0
 800c930:	d102      	bne.n	800c938 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800c932:	2309      	movs	r3, #9
 800c934:	617b      	str	r3, [r7, #20]
 800c936:	e001      	b.n	800c93c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800c938:	2309      	movs	r3, #9
 800c93a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800c93c:	68fb      	ldr	r3, [r7, #12]
 800c93e:	68db      	ldr	r3, [r3, #12]
 800c940:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800c948:	68fb      	ldr	r3, [r7, #12]
 800c94a:	68da      	ldr	r2, [r3, #12]
 800c94c:	697b      	ldr	r3, [r7, #20]
 800c94e:	029b      	lsls	r3, r3, #10
 800c950:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800c954:	431a      	orrs	r2, r3
 800c956:	68fb      	ldr	r3, [r7, #12]
 800c958:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800c95a:	2300      	movs	r3, #0
}
 800c95c:	4618      	mov	r0, r3
 800c95e:	371c      	adds	r7, #28
 800c960:	46bd      	mov	sp, r7
 800c962:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c966:	4770      	bx	lr
 800c968:	00d8acbf 	.word	0x00d8acbf
 800c96c:	00e4e1c0 	.word	0x00e4e1c0
 800c970:	00f42400 	.word	0x00f42400
 800c974:	01067380 	.word	0x01067380
 800c978:	011a499f 	.word	0x011a499f
 800c97c:	01312cff 	.word	0x01312cff
 800c980:	014ca43f 	.word	0x014ca43f
 800c984:	016e3600 	.word	0x016e3600
 800c988:	01a6ab1f 	.word	0x01a6ab1f
 800c98c:	01e84800 	.word	0x01e84800

0800c990 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c990:	b480      	push	{r7}
 800c992:	b083      	sub	sp, #12
 800c994:	af00      	add	r7, sp, #0
 800c996:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	689b      	ldr	r3, [r3, #8]
 800c99c:	f043 0201 	orr.w	r2, r3, #1
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c9a4:	2300      	movs	r3, #0
}
 800c9a6:	4618      	mov	r0, r3
 800c9a8:	370c      	adds	r7, #12
 800c9aa:	46bd      	mov	sp, r7
 800c9ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9b0:	4770      	bx	lr

0800c9b2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c9b2:	b480      	push	{r7}
 800c9b4:	b083      	sub	sp, #12
 800c9b6:	af00      	add	r7, sp, #0
 800c9b8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	689b      	ldr	r3, [r3, #8]
 800c9be:	f023 0201 	bic.w	r2, r3, #1
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c9c6:	2300      	movs	r3, #0
}
 800c9c8:	4618      	mov	r0, r3
 800c9ca:	370c      	adds	r7, #12
 800c9cc:	46bd      	mov	sp, r7
 800c9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9d2:	4770      	bx	lr

0800c9d4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800c9d4:	b580      	push	{r7, lr}
 800c9d6:	b084      	sub	sp, #16
 800c9d8:	af00      	add	r7, sp, #0
 800c9da:	6078      	str	r0, [r7, #4]
 800c9dc:	460b      	mov	r3, r1
 800c9de:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800c9e0:	2300      	movs	r3, #0
 800c9e2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	68db      	ldr	r3, [r3, #12]
 800c9e8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800c9f0:	78fb      	ldrb	r3, [r7, #3]
 800c9f2:	2b01      	cmp	r3, #1
 800c9f4:	d115      	bne.n	800ca22 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	68db      	ldr	r3, [r3, #12]
 800c9fa:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800ca02:	200a      	movs	r0, #10
 800ca04:	f7f9 fd62 	bl	80064cc <HAL_Delay>
      ms += 10U;
 800ca08:	68fb      	ldr	r3, [r7, #12]
 800ca0a:	330a      	adds	r3, #10
 800ca0c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800ca0e:	6878      	ldr	r0, [r7, #4]
 800ca10:	f001 f93f 	bl	800dc92 <USB_GetMode>
 800ca14:	4603      	mov	r3, r0
 800ca16:	2b01      	cmp	r3, #1
 800ca18:	d01e      	beq.n	800ca58 <USB_SetCurrentMode+0x84>
 800ca1a:	68fb      	ldr	r3, [r7, #12]
 800ca1c:	2bc7      	cmp	r3, #199	@ 0xc7
 800ca1e:	d9f0      	bls.n	800ca02 <USB_SetCurrentMode+0x2e>
 800ca20:	e01a      	b.n	800ca58 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800ca22:	78fb      	ldrb	r3, [r7, #3]
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	d115      	bne.n	800ca54 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	68db      	ldr	r3, [r3, #12]
 800ca2c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800ca34:	200a      	movs	r0, #10
 800ca36:	f7f9 fd49 	bl	80064cc <HAL_Delay>
      ms += 10U;
 800ca3a:	68fb      	ldr	r3, [r7, #12]
 800ca3c:	330a      	adds	r3, #10
 800ca3e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800ca40:	6878      	ldr	r0, [r7, #4]
 800ca42:	f001 f926 	bl	800dc92 <USB_GetMode>
 800ca46:	4603      	mov	r3, r0
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d005      	beq.n	800ca58 <USB_SetCurrentMode+0x84>
 800ca4c:	68fb      	ldr	r3, [r7, #12]
 800ca4e:	2bc7      	cmp	r3, #199	@ 0xc7
 800ca50:	d9f0      	bls.n	800ca34 <USB_SetCurrentMode+0x60>
 800ca52:	e001      	b.n	800ca58 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800ca54:	2301      	movs	r3, #1
 800ca56:	e005      	b.n	800ca64 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	2bc8      	cmp	r3, #200	@ 0xc8
 800ca5c:	d101      	bne.n	800ca62 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800ca5e:	2301      	movs	r3, #1
 800ca60:	e000      	b.n	800ca64 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800ca62:	2300      	movs	r3, #0
}
 800ca64:	4618      	mov	r0, r3
 800ca66:	3710      	adds	r7, #16
 800ca68:	46bd      	mov	sp, r7
 800ca6a:	bd80      	pop	{r7, pc}

0800ca6c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ca6c:	b084      	sub	sp, #16
 800ca6e:	b580      	push	{r7, lr}
 800ca70:	b086      	sub	sp, #24
 800ca72:	af00      	add	r7, sp, #0
 800ca74:	6078      	str	r0, [r7, #4]
 800ca76:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800ca7a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800ca7e:	2300      	movs	r3, #0
 800ca80:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800ca86:	2300      	movs	r3, #0
 800ca88:	613b      	str	r3, [r7, #16]
 800ca8a:	e009      	b.n	800caa0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800ca8c:	687a      	ldr	r2, [r7, #4]
 800ca8e:	693b      	ldr	r3, [r7, #16]
 800ca90:	3340      	adds	r3, #64	@ 0x40
 800ca92:	009b      	lsls	r3, r3, #2
 800ca94:	4413      	add	r3, r2
 800ca96:	2200      	movs	r2, #0
 800ca98:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800ca9a:	693b      	ldr	r3, [r7, #16]
 800ca9c:	3301      	adds	r3, #1
 800ca9e:	613b      	str	r3, [r7, #16]
 800caa0:	693b      	ldr	r3, [r7, #16]
 800caa2:	2b0e      	cmp	r3, #14
 800caa4:	d9f2      	bls.n	800ca8c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800caa6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800caaa:	2b00      	cmp	r3, #0
 800caac:	d11c      	bne.n	800cae8 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cab4:	685b      	ldr	r3, [r3, #4]
 800cab6:	68fa      	ldr	r2, [r7, #12]
 800cab8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cabc:	f043 0302 	orr.w	r3, r3, #2
 800cac0:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cac6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cad2:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cade:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	639a      	str	r2, [r3, #56]	@ 0x38
 800cae6:	e00b      	b.n	800cb00 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800caec:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800caf8:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800cb00:	68fb      	ldr	r3, [r7, #12]
 800cb02:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800cb06:	461a      	mov	r2, r3
 800cb08:	2300      	movs	r3, #0
 800cb0a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800cb0c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800cb10:	2b01      	cmp	r3, #1
 800cb12:	d10d      	bne.n	800cb30 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800cb14:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d104      	bne.n	800cb26 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800cb1c:	2100      	movs	r1, #0
 800cb1e:	6878      	ldr	r0, [r7, #4]
 800cb20:	f000 f968 	bl	800cdf4 <USB_SetDevSpeed>
 800cb24:	e008      	b.n	800cb38 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800cb26:	2101      	movs	r1, #1
 800cb28:	6878      	ldr	r0, [r7, #4]
 800cb2a:	f000 f963 	bl	800cdf4 <USB_SetDevSpeed>
 800cb2e:	e003      	b.n	800cb38 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800cb30:	2103      	movs	r1, #3
 800cb32:	6878      	ldr	r0, [r7, #4]
 800cb34:	f000 f95e 	bl	800cdf4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800cb38:	2110      	movs	r1, #16
 800cb3a:	6878      	ldr	r0, [r7, #4]
 800cb3c:	f000 f8fa 	bl	800cd34 <USB_FlushTxFifo>
 800cb40:	4603      	mov	r3, r0
 800cb42:	2b00      	cmp	r3, #0
 800cb44:	d001      	beq.n	800cb4a <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800cb46:	2301      	movs	r3, #1
 800cb48:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800cb4a:	6878      	ldr	r0, [r7, #4]
 800cb4c:	f000 f924 	bl	800cd98 <USB_FlushRxFifo>
 800cb50:	4603      	mov	r3, r0
 800cb52:	2b00      	cmp	r3, #0
 800cb54:	d001      	beq.n	800cb5a <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800cb56:	2301      	movs	r3, #1
 800cb58:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800cb5a:	68fb      	ldr	r3, [r7, #12]
 800cb5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cb60:	461a      	mov	r2, r3
 800cb62:	2300      	movs	r3, #0
 800cb64:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cb6c:	461a      	mov	r2, r3
 800cb6e:	2300      	movs	r3, #0
 800cb70:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800cb72:	68fb      	ldr	r3, [r7, #12]
 800cb74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cb78:	461a      	mov	r2, r3
 800cb7a:	2300      	movs	r3, #0
 800cb7c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800cb7e:	2300      	movs	r3, #0
 800cb80:	613b      	str	r3, [r7, #16]
 800cb82:	e043      	b.n	800cc0c <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800cb84:	693b      	ldr	r3, [r7, #16]
 800cb86:	015a      	lsls	r2, r3, #5
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	4413      	add	r3, r2
 800cb8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cb90:	681b      	ldr	r3, [r3, #0]
 800cb92:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800cb96:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800cb9a:	d118      	bne.n	800cbce <USB_DevInit+0x162>
    {
      if (i == 0U)
 800cb9c:	693b      	ldr	r3, [r7, #16]
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d10a      	bne.n	800cbb8 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800cba2:	693b      	ldr	r3, [r7, #16]
 800cba4:	015a      	lsls	r2, r3, #5
 800cba6:	68fb      	ldr	r3, [r7, #12]
 800cba8:	4413      	add	r3, r2
 800cbaa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cbae:	461a      	mov	r2, r3
 800cbb0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800cbb4:	6013      	str	r3, [r2, #0]
 800cbb6:	e013      	b.n	800cbe0 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800cbb8:	693b      	ldr	r3, [r7, #16]
 800cbba:	015a      	lsls	r2, r3, #5
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	4413      	add	r3, r2
 800cbc0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cbc4:	461a      	mov	r2, r3
 800cbc6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800cbca:	6013      	str	r3, [r2, #0]
 800cbcc:	e008      	b.n	800cbe0 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800cbce:	693b      	ldr	r3, [r7, #16]
 800cbd0:	015a      	lsls	r2, r3, #5
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	4413      	add	r3, r2
 800cbd6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cbda:	461a      	mov	r2, r3
 800cbdc:	2300      	movs	r3, #0
 800cbde:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800cbe0:	693b      	ldr	r3, [r7, #16]
 800cbe2:	015a      	lsls	r2, r3, #5
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	4413      	add	r3, r2
 800cbe8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cbec:	461a      	mov	r2, r3
 800cbee:	2300      	movs	r3, #0
 800cbf0:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800cbf2:	693b      	ldr	r3, [r7, #16]
 800cbf4:	015a      	lsls	r2, r3, #5
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	4413      	add	r3, r2
 800cbfa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cbfe:	461a      	mov	r2, r3
 800cc00:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800cc04:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800cc06:	693b      	ldr	r3, [r7, #16]
 800cc08:	3301      	adds	r3, #1
 800cc0a:	613b      	str	r3, [r7, #16]
 800cc0c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800cc10:	461a      	mov	r2, r3
 800cc12:	693b      	ldr	r3, [r7, #16]
 800cc14:	4293      	cmp	r3, r2
 800cc16:	d3b5      	bcc.n	800cb84 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800cc18:	2300      	movs	r3, #0
 800cc1a:	613b      	str	r3, [r7, #16]
 800cc1c:	e043      	b.n	800cca6 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800cc1e:	693b      	ldr	r3, [r7, #16]
 800cc20:	015a      	lsls	r2, r3, #5
 800cc22:	68fb      	ldr	r3, [r7, #12]
 800cc24:	4413      	add	r3, r2
 800cc26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc2a:	681b      	ldr	r3, [r3, #0]
 800cc2c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800cc30:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800cc34:	d118      	bne.n	800cc68 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800cc36:	693b      	ldr	r3, [r7, #16]
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	d10a      	bne.n	800cc52 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800cc3c:	693b      	ldr	r3, [r7, #16]
 800cc3e:	015a      	lsls	r2, r3, #5
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	4413      	add	r3, r2
 800cc44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc48:	461a      	mov	r2, r3
 800cc4a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800cc4e:	6013      	str	r3, [r2, #0]
 800cc50:	e013      	b.n	800cc7a <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800cc52:	693b      	ldr	r3, [r7, #16]
 800cc54:	015a      	lsls	r2, r3, #5
 800cc56:	68fb      	ldr	r3, [r7, #12]
 800cc58:	4413      	add	r3, r2
 800cc5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc5e:	461a      	mov	r2, r3
 800cc60:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800cc64:	6013      	str	r3, [r2, #0]
 800cc66:	e008      	b.n	800cc7a <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800cc68:	693b      	ldr	r3, [r7, #16]
 800cc6a:	015a      	lsls	r2, r3, #5
 800cc6c:	68fb      	ldr	r3, [r7, #12]
 800cc6e:	4413      	add	r3, r2
 800cc70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc74:	461a      	mov	r2, r3
 800cc76:	2300      	movs	r3, #0
 800cc78:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800cc7a:	693b      	ldr	r3, [r7, #16]
 800cc7c:	015a      	lsls	r2, r3, #5
 800cc7e:	68fb      	ldr	r3, [r7, #12]
 800cc80:	4413      	add	r3, r2
 800cc82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc86:	461a      	mov	r2, r3
 800cc88:	2300      	movs	r3, #0
 800cc8a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800cc8c:	693b      	ldr	r3, [r7, #16]
 800cc8e:	015a      	lsls	r2, r3, #5
 800cc90:	68fb      	ldr	r3, [r7, #12]
 800cc92:	4413      	add	r3, r2
 800cc94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc98:	461a      	mov	r2, r3
 800cc9a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800cc9e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800cca0:	693b      	ldr	r3, [r7, #16]
 800cca2:	3301      	adds	r3, #1
 800cca4:	613b      	str	r3, [r7, #16]
 800cca6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ccaa:	461a      	mov	r2, r3
 800ccac:	693b      	ldr	r3, [r7, #16]
 800ccae:	4293      	cmp	r3, r2
 800ccb0:	d3b5      	bcc.n	800cc1e <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800ccb2:	68fb      	ldr	r3, [r7, #12]
 800ccb4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ccb8:	691b      	ldr	r3, [r3, #16]
 800ccba:	68fa      	ldr	r2, [r7, #12]
 800ccbc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ccc0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ccc4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	2200      	movs	r2, #0
 800ccca:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800ccd2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800ccd4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d105      	bne.n	800cce8 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	699b      	ldr	r3, [r3, #24]
 800cce0:	f043 0210 	orr.w	r2, r3, #16
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	699a      	ldr	r2, [r3, #24]
 800ccec:	4b10      	ldr	r3, [pc, #64]	@ (800cd30 <USB_DevInit+0x2c4>)
 800ccee:	4313      	orrs	r3, r2
 800ccf0:	687a      	ldr	r2, [r7, #4]
 800ccf2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800ccf4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800ccf8:	2b00      	cmp	r3, #0
 800ccfa:	d005      	beq.n	800cd08 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	699b      	ldr	r3, [r3, #24]
 800cd00:	f043 0208 	orr.w	r2, r3, #8
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800cd08:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800cd0c:	2b01      	cmp	r3, #1
 800cd0e:	d107      	bne.n	800cd20 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	699b      	ldr	r3, [r3, #24]
 800cd14:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800cd18:	f043 0304 	orr.w	r3, r3, #4
 800cd1c:	687a      	ldr	r2, [r7, #4]
 800cd1e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800cd20:	7dfb      	ldrb	r3, [r7, #23]
}
 800cd22:	4618      	mov	r0, r3
 800cd24:	3718      	adds	r7, #24
 800cd26:	46bd      	mov	sp, r7
 800cd28:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800cd2c:	b004      	add	sp, #16
 800cd2e:	4770      	bx	lr
 800cd30:	803c3800 	.word	0x803c3800

0800cd34 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800cd34:	b480      	push	{r7}
 800cd36:	b085      	sub	sp, #20
 800cd38:	af00      	add	r7, sp, #0
 800cd3a:	6078      	str	r0, [r7, #4]
 800cd3c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800cd3e:	2300      	movs	r3, #0
 800cd40:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800cd42:	68fb      	ldr	r3, [r7, #12]
 800cd44:	3301      	adds	r3, #1
 800cd46:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800cd4e:	d901      	bls.n	800cd54 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800cd50:	2303      	movs	r3, #3
 800cd52:	e01b      	b.n	800cd8c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	691b      	ldr	r3, [r3, #16]
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	daf2      	bge.n	800cd42 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800cd5c:	2300      	movs	r3, #0
 800cd5e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800cd60:	683b      	ldr	r3, [r7, #0]
 800cd62:	019b      	lsls	r3, r3, #6
 800cd64:	f043 0220 	orr.w	r2, r3, #32
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	3301      	adds	r3, #1
 800cd70:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800cd78:	d901      	bls.n	800cd7e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800cd7a:	2303      	movs	r3, #3
 800cd7c:	e006      	b.n	800cd8c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	691b      	ldr	r3, [r3, #16]
 800cd82:	f003 0320 	and.w	r3, r3, #32
 800cd86:	2b20      	cmp	r3, #32
 800cd88:	d0f0      	beq.n	800cd6c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800cd8a:	2300      	movs	r3, #0
}
 800cd8c:	4618      	mov	r0, r3
 800cd8e:	3714      	adds	r7, #20
 800cd90:	46bd      	mov	sp, r7
 800cd92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd96:	4770      	bx	lr

0800cd98 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800cd98:	b480      	push	{r7}
 800cd9a:	b085      	sub	sp, #20
 800cd9c:	af00      	add	r7, sp, #0
 800cd9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800cda0:	2300      	movs	r3, #0
 800cda2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800cda4:	68fb      	ldr	r3, [r7, #12]
 800cda6:	3301      	adds	r3, #1
 800cda8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800cdb0:	d901      	bls.n	800cdb6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800cdb2:	2303      	movs	r3, #3
 800cdb4:	e018      	b.n	800cde8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	691b      	ldr	r3, [r3, #16]
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	daf2      	bge.n	800cda4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800cdbe:	2300      	movs	r3, #0
 800cdc0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	2210      	movs	r2, #16
 800cdc6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800cdc8:	68fb      	ldr	r3, [r7, #12]
 800cdca:	3301      	adds	r3, #1
 800cdcc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800cdce:	68fb      	ldr	r3, [r7, #12]
 800cdd0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800cdd4:	d901      	bls.n	800cdda <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800cdd6:	2303      	movs	r3, #3
 800cdd8:	e006      	b.n	800cde8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	691b      	ldr	r3, [r3, #16]
 800cdde:	f003 0310 	and.w	r3, r3, #16
 800cde2:	2b10      	cmp	r3, #16
 800cde4:	d0f0      	beq.n	800cdc8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800cde6:	2300      	movs	r3, #0
}
 800cde8:	4618      	mov	r0, r3
 800cdea:	3714      	adds	r7, #20
 800cdec:	46bd      	mov	sp, r7
 800cdee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdf2:	4770      	bx	lr

0800cdf4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800cdf4:	b480      	push	{r7}
 800cdf6:	b085      	sub	sp, #20
 800cdf8:	af00      	add	r7, sp, #0
 800cdfa:	6078      	str	r0, [r7, #4]
 800cdfc:	460b      	mov	r3, r1
 800cdfe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800ce04:	68fb      	ldr	r3, [r7, #12]
 800ce06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ce0a:	681a      	ldr	r2, [r3, #0]
 800ce0c:	78fb      	ldrb	r3, [r7, #3]
 800ce0e:	68f9      	ldr	r1, [r7, #12]
 800ce10:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ce14:	4313      	orrs	r3, r2
 800ce16:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800ce18:	2300      	movs	r3, #0
}
 800ce1a:	4618      	mov	r0, r3
 800ce1c:	3714      	adds	r7, #20
 800ce1e:	46bd      	mov	sp, r7
 800ce20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce24:	4770      	bx	lr

0800ce26 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800ce26:	b480      	push	{r7}
 800ce28:	b087      	sub	sp, #28
 800ce2a:	af00      	add	r7, sp, #0
 800ce2c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800ce32:	693b      	ldr	r3, [r7, #16]
 800ce34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ce38:	689b      	ldr	r3, [r3, #8]
 800ce3a:	f003 0306 	and.w	r3, r3, #6
 800ce3e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	2b00      	cmp	r3, #0
 800ce44:	d102      	bne.n	800ce4c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800ce46:	2300      	movs	r3, #0
 800ce48:	75fb      	strb	r3, [r7, #23]
 800ce4a:	e00a      	b.n	800ce62 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800ce4c:	68fb      	ldr	r3, [r7, #12]
 800ce4e:	2b02      	cmp	r3, #2
 800ce50:	d002      	beq.n	800ce58 <USB_GetDevSpeed+0x32>
 800ce52:	68fb      	ldr	r3, [r7, #12]
 800ce54:	2b06      	cmp	r3, #6
 800ce56:	d102      	bne.n	800ce5e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800ce58:	2302      	movs	r3, #2
 800ce5a:	75fb      	strb	r3, [r7, #23]
 800ce5c:	e001      	b.n	800ce62 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800ce5e:	230f      	movs	r3, #15
 800ce60:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800ce62:	7dfb      	ldrb	r3, [r7, #23]
}
 800ce64:	4618      	mov	r0, r3
 800ce66:	371c      	adds	r7, #28
 800ce68:	46bd      	mov	sp, r7
 800ce6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce6e:	4770      	bx	lr

0800ce70 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800ce70:	b480      	push	{r7}
 800ce72:	b085      	sub	sp, #20
 800ce74:	af00      	add	r7, sp, #0
 800ce76:	6078      	str	r0, [r7, #4]
 800ce78:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ce7e:	683b      	ldr	r3, [r7, #0]
 800ce80:	781b      	ldrb	r3, [r3, #0]
 800ce82:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ce84:	683b      	ldr	r3, [r7, #0]
 800ce86:	785b      	ldrb	r3, [r3, #1]
 800ce88:	2b01      	cmp	r3, #1
 800ce8a:	d13a      	bne.n	800cf02 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800ce8c:	68fb      	ldr	r3, [r7, #12]
 800ce8e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ce92:	69da      	ldr	r2, [r3, #28]
 800ce94:	683b      	ldr	r3, [r7, #0]
 800ce96:	781b      	ldrb	r3, [r3, #0]
 800ce98:	f003 030f 	and.w	r3, r3, #15
 800ce9c:	2101      	movs	r1, #1
 800ce9e:	fa01 f303 	lsl.w	r3, r1, r3
 800cea2:	b29b      	uxth	r3, r3
 800cea4:	68f9      	ldr	r1, [r7, #12]
 800cea6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ceaa:	4313      	orrs	r3, r2
 800ceac:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800ceae:	68bb      	ldr	r3, [r7, #8]
 800ceb0:	015a      	lsls	r2, r3, #5
 800ceb2:	68fb      	ldr	r3, [r7, #12]
 800ceb4:	4413      	add	r3, r2
 800ceb6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ceba:	681b      	ldr	r3, [r3, #0]
 800cebc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cec0:	2b00      	cmp	r3, #0
 800cec2:	d155      	bne.n	800cf70 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800cec4:	68bb      	ldr	r3, [r7, #8]
 800cec6:	015a      	lsls	r2, r3, #5
 800cec8:	68fb      	ldr	r3, [r7, #12]
 800ceca:	4413      	add	r3, r2
 800cecc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ced0:	681a      	ldr	r2, [r3, #0]
 800ced2:	683b      	ldr	r3, [r7, #0]
 800ced4:	689b      	ldr	r3, [r3, #8]
 800ced6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800ceda:	683b      	ldr	r3, [r7, #0]
 800cedc:	791b      	ldrb	r3, [r3, #4]
 800cede:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800cee0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800cee2:	68bb      	ldr	r3, [r7, #8]
 800cee4:	059b      	lsls	r3, r3, #22
 800cee6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800cee8:	4313      	orrs	r3, r2
 800ceea:	68ba      	ldr	r2, [r7, #8]
 800ceec:	0151      	lsls	r1, r2, #5
 800ceee:	68fa      	ldr	r2, [r7, #12]
 800cef0:	440a      	add	r2, r1
 800cef2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cef6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800cefa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cefe:	6013      	str	r3, [r2, #0]
 800cf00:	e036      	b.n	800cf70 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800cf02:	68fb      	ldr	r3, [r7, #12]
 800cf04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cf08:	69da      	ldr	r2, [r3, #28]
 800cf0a:	683b      	ldr	r3, [r7, #0]
 800cf0c:	781b      	ldrb	r3, [r3, #0]
 800cf0e:	f003 030f 	and.w	r3, r3, #15
 800cf12:	2101      	movs	r1, #1
 800cf14:	fa01 f303 	lsl.w	r3, r1, r3
 800cf18:	041b      	lsls	r3, r3, #16
 800cf1a:	68f9      	ldr	r1, [r7, #12]
 800cf1c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800cf20:	4313      	orrs	r3, r2
 800cf22:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800cf24:	68bb      	ldr	r3, [r7, #8]
 800cf26:	015a      	lsls	r2, r3, #5
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	4413      	add	r3, r2
 800cf2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cf30:	681b      	ldr	r3, [r3, #0]
 800cf32:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	d11a      	bne.n	800cf70 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800cf3a:	68bb      	ldr	r3, [r7, #8]
 800cf3c:	015a      	lsls	r2, r3, #5
 800cf3e:	68fb      	ldr	r3, [r7, #12]
 800cf40:	4413      	add	r3, r2
 800cf42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cf46:	681a      	ldr	r2, [r3, #0]
 800cf48:	683b      	ldr	r3, [r7, #0]
 800cf4a:	689b      	ldr	r3, [r3, #8]
 800cf4c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800cf50:	683b      	ldr	r3, [r7, #0]
 800cf52:	791b      	ldrb	r3, [r3, #4]
 800cf54:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800cf56:	430b      	orrs	r3, r1
 800cf58:	4313      	orrs	r3, r2
 800cf5a:	68ba      	ldr	r2, [r7, #8]
 800cf5c:	0151      	lsls	r1, r2, #5
 800cf5e:	68fa      	ldr	r2, [r7, #12]
 800cf60:	440a      	add	r2, r1
 800cf62:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cf66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800cf6a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cf6e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800cf70:	2300      	movs	r3, #0
}
 800cf72:	4618      	mov	r0, r3
 800cf74:	3714      	adds	r7, #20
 800cf76:	46bd      	mov	sp, r7
 800cf78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf7c:	4770      	bx	lr
	...

0800cf80 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800cf80:	b480      	push	{r7}
 800cf82:	b085      	sub	sp, #20
 800cf84:	af00      	add	r7, sp, #0
 800cf86:	6078      	str	r0, [r7, #4]
 800cf88:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800cf8e:	683b      	ldr	r3, [r7, #0]
 800cf90:	781b      	ldrb	r3, [r3, #0]
 800cf92:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800cf94:	683b      	ldr	r3, [r7, #0]
 800cf96:	785b      	ldrb	r3, [r3, #1]
 800cf98:	2b01      	cmp	r3, #1
 800cf9a:	d161      	bne.n	800d060 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800cf9c:	68bb      	ldr	r3, [r7, #8]
 800cf9e:	015a      	lsls	r2, r3, #5
 800cfa0:	68fb      	ldr	r3, [r7, #12]
 800cfa2:	4413      	add	r3, r2
 800cfa4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cfa8:	681b      	ldr	r3, [r3, #0]
 800cfaa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800cfae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800cfb2:	d11f      	bne.n	800cff4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800cfb4:	68bb      	ldr	r3, [r7, #8]
 800cfb6:	015a      	lsls	r2, r3, #5
 800cfb8:	68fb      	ldr	r3, [r7, #12]
 800cfba:	4413      	add	r3, r2
 800cfbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	68ba      	ldr	r2, [r7, #8]
 800cfc4:	0151      	lsls	r1, r2, #5
 800cfc6:	68fa      	ldr	r2, [r7, #12]
 800cfc8:	440a      	add	r2, r1
 800cfca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cfce:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800cfd2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800cfd4:	68bb      	ldr	r3, [r7, #8]
 800cfd6:	015a      	lsls	r2, r3, #5
 800cfd8:	68fb      	ldr	r3, [r7, #12]
 800cfda:	4413      	add	r3, r2
 800cfdc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cfe0:	681b      	ldr	r3, [r3, #0]
 800cfe2:	68ba      	ldr	r2, [r7, #8]
 800cfe4:	0151      	lsls	r1, r2, #5
 800cfe6:	68fa      	ldr	r2, [r7, #12]
 800cfe8:	440a      	add	r2, r1
 800cfea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cfee:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800cff2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cffa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800cffc:	683b      	ldr	r3, [r7, #0]
 800cffe:	781b      	ldrb	r3, [r3, #0]
 800d000:	f003 030f 	and.w	r3, r3, #15
 800d004:	2101      	movs	r1, #1
 800d006:	fa01 f303 	lsl.w	r3, r1, r3
 800d00a:	b29b      	uxth	r3, r3
 800d00c:	43db      	mvns	r3, r3
 800d00e:	68f9      	ldr	r1, [r7, #12]
 800d010:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d014:	4013      	ands	r3, r2
 800d016:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800d018:	68fb      	ldr	r3, [r7, #12]
 800d01a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d01e:	69da      	ldr	r2, [r3, #28]
 800d020:	683b      	ldr	r3, [r7, #0]
 800d022:	781b      	ldrb	r3, [r3, #0]
 800d024:	f003 030f 	and.w	r3, r3, #15
 800d028:	2101      	movs	r1, #1
 800d02a:	fa01 f303 	lsl.w	r3, r1, r3
 800d02e:	b29b      	uxth	r3, r3
 800d030:	43db      	mvns	r3, r3
 800d032:	68f9      	ldr	r1, [r7, #12]
 800d034:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d038:	4013      	ands	r3, r2
 800d03a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800d03c:	68bb      	ldr	r3, [r7, #8]
 800d03e:	015a      	lsls	r2, r3, #5
 800d040:	68fb      	ldr	r3, [r7, #12]
 800d042:	4413      	add	r3, r2
 800d044:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d048:	681a      	ldr	r2, [r3, #0]
 800d04a:	68bb      	ldr	r3, [r7, #8]
 800d04c:	0159      	lsls	r1, r3, #5
 800d04e:	68fb      	ldr	r3, [r7, #12]
 800d050:	440b      	add	r3, r1
 800d052:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d056:	4619      	mov	r1, r3
 800d058:	4b35      	ldr	r3, [pc, #212]	@ (800d130 <USB_DeactivateEndpoint+0x1b0>)
 800d05a:	4013      	ands	r3, r2
 800d05c:	600b      	str	r3, [r1, #0]
 800d05e:	e060      	b.n	800d122 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d060:	68bb      	ldr	r3, [r7, #8]
 800d062:	015a      	lsls	r2, r3, #5
 800d064:	68fb      	ldr	r3, [r7, #12]
 800d066:	4413      	add	r3, r2
 800d068:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d072:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d076:	d11f      	bne.n	800d0b8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800d078:	68bb      	ldr	r3, [r7, #8]
 800d07a:	015a      	lsls	r2, r3, #5
 800d07c:	68fb      	ldr	r3, [r7, #12]
 800d07e:	4413      	add	r3, r2
 800d080:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d084:	681b      	ldr	r3, [r3, #0]
 800d086:	68ba      	ldr	r2, [r7, #8]
 800d088:	0151      	lsls	r1, r2, #5
 800d08a:	68fa      	ldr	r2, [r7, #12]
 800d08c:	440a      	add	r2, r1
 800d08e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d092:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800d096:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800d098:	68bb      	ldr	r3, [r7, #8]
 800d09a:	015a      	lsls	r2, r3, #5
 800d09c:	68fb      	ldr	r3, [r7, #12]
 800d09e:	4413      	add	r3, r2
 800d0a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d0a4:	681b      	ldr	r3, [r3, #0]
 800d0a6:	68ba      	ldr	r2, [r7, #8]
 800d0a8:	0151      	lsls	r1, r2, #5
 800d0aa:	68fa      	ldr	r2, [r7, #12]
 800d0ac:	440a      	add	r2, r1
 800d0ae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d0b2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d0b6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800d0b8:	68fb      	ldr	r3, [r7, #12]
 800d0ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d0be:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d0c0:	683b      	ldr	r3, [r7, #0]
 800d0c2:	781b      	ldrb	r3, [r3, #0]
 800d0c4:	f003 030f 	and.w	r3, r3, #15
 800d0c8:	2101      	movs	r1, #1
 800d0ca:	fa01 f303 	lsl.w	r3, r1, r3
 800d0ce:	041b      	lsls	r3, r3, #16
 800d0d0:	43db      	mvns	r3, r3
 800d0d2:	68f9      	ldr	r1, [r7, #12]
 800d0d4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d0d8:	4013      	ands	r3, r2
 800d0da:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800d0dc:	68fb      	ldr	r3, [r7, #12]
 800d0de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d0e2:	69da      	ldr	r2, [r3, #28]
 800d0e4:	683b      	ldr	r3, [r7, #0]
 800d0e6:	781b      	ldrb	r3, [r3, #0]
 800d0e8:	f003 030f 	and.w	r3, r3, #15
 800d0ec:	2101      	movs	r1, #1
 800d0ee:	fa01 f303 	lsl.w	r3, r1, r3
 800d0f2:	041b      	lsls	r3, r3, #16
 800d0f4:	43db      	mvns	r3, r3
 800d0f6:	68f9      	ldr	r1, [r7, #12]
 800d0f8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d0fc:	4013      	ands	r3, r2
 800d0fe:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800d100:	68bb      	ldr	r3, [r7, #8]
 800d102:	015a      	lsls	r2, r3, #5
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	4413      	add	r3, r2
 800d108:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d10c:	681a      	ldr	r2, [r3, #0]
 800d10e:	68bb      	ldr	r3, [r7, #8]
 800d110:	0159      	lsls	r1, r3, #5
 800d112:	68fb      	ldr	r3, [r7, #12]
 800d114:	440b      	add	r3, r1
 800d116:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d11a:	4619      	mov	r1, r3
 800d11c:	4b05      	ldr	r3, [pc, #20]	@ (800d134 <USB_DeactivateEndpoint+0x1b4>)
 800d11e:	4013      	ands	r3, r2
 800d120:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800d122:	2300      	movs	r3, #0
}
 800d124:	4618      	mov	r0, r3
 800d126:	3714      	adds	r7, #20
 800d128:	46bd      	mov	sp, r7
 800d12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d12e:	4770      	bx	lr
 800d130:	ec337800 	.word	0xec337800
 800d134:	eff37800 	.word	0xeff37800

0800d138 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800d138:	b580      	push	{r7, lr}
 800d13a:	b08a      	sub	sp, #40	@ 0x28
 800d13c:	af02      	add	r7, sp, #8
 800d13e:	60f8      	str	r0, [r7, #12]
 800d140:	60b9      	str	r1, [r7, #8]
 800d142:	4613      	mov	r3, r2
 800d144:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800d14a:	68bb      	ldr	r3, [r7, #8]
 800d14c:	781b      	ldrb	r3, [r3, #0]
 800d14e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800d150:	68bb      	ldr	r3, [r7, #8]
 800d152:	785b      	ldrb	r3, [r3, #1]
 800d154:	2b01      	cmp	r3, #1
 800d156:	f040 817f 	bne.w	800d458 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800d15a:	68bb      	ldr	r3, [r7, #8]
 800d15c:	691b      	ldr	r3, [r3, #16]
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d132      	bne.n	800d1c8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d162:	69bb      	ldr	r3, [r7, #24]
 800d164:	015a      	lsls	r2, r3, #5
 800d166:	69fb      	ldr	r3, [r7, #28]
 800d168:	4413      	add	r3, r2
 800d16a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d16e:	691b      	ldr	r3, [r3, #16]
 800d170:	69ba      	ldr	r2, [r7, #24]
 800d172:	0151      	lsls	r1, r2, #5
 800d174:	69fa      	ldr	r2, [r7, #28]
 800d176:	440a      	add	r2, r1
 800d178:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d17c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800d180:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800d184:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d186:	69bb      	ldr	r3, [r7, #24]
 800d188:	015a      	lsls	r2, r3, #5
 800d18a:	69fb      	ldr	r3, [r7, #28]
 800d18c:	4413      	add	r3, r2
 800d18e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d192:	691b      	ldr	r3, [r3, #16]
 800d194:	69ba      	ldr	r2, [r7, #24]
 800d196:	0151      	lsls	r1, r2, #5
 800d198:	69fa      	ldr	r2, [r7, #28]
 800d19a:	440a      	add	r2, r1
 800d19c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d1a0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d1a4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d1a6:	69bb      	ldr	r3, [r7, #24]
 800d1a8:	015a      	lsls	r2, r3, #5
 800d1aa:	69fb      	ldr	r3, [r7, #28]
 800d1ac:	4413      	add	r3, r2
 800d1ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d1b2:	691b      	ldr	r3, [r3, #16]
 800d1b4:	69ba      	ldr	r2, [r7, #24]
 800d1b6:	0151      	lsls	r1, r2, #5
 800d1b8:	69fa      	ldr	r2, [r7, #28]
 800d1ba:	440a      	add	r2, r1
 800d1bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d1c0:	0cdb      	lsrs	r3, r3, #19
 800d1c2:	04db      	lsls	r3, r3, #19
 800d1c4:	6113      	str	r3, [r2, #16]
 800d1c6:	e097      	b.n	800d2f8 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d1c8:	69bb      	ldr	r3, [r7, #24]
 800d1ca:	015a      	lsls	r2, r3, #5
 800d1cc:	69fb      	ldr	r3, [r7, #28]
 800d1ce:	4413      	add	r3, r2
 800d1d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d1d4:	691b      	ldr	r3, [r3, #16]
 800d1d6:	69ba      	ldr	r2, [r7, #24]
 800d1d8:	0151      	lsls	r1, r2, #5
 800d1da:	69fa      	ldr	r2, [r7, #28]
 800d1dc:	440a      	add	r2, r1
 800d1de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d1e2:	0cdb      	lsrs	r3, r3, #19
 800d1e4:	04db      	lsls	r3, r3, #19
 800d1e6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d1e8:	69bb      	ldr	r3, [r7, #24]
 800d1ea:	015a      	lsls	r2, r3, #5
 800d1ec:	69fb      	ldr	r3, [r7, #28]
 800d1ee:	4413      	add	r3, r2
 800d1f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d1f4:	691b      	ldr	r3, [r3, #16]
 800d1f6:	69ba      	ldr	r2, [r7, #24]
 800d1f8:	0151      	lsls	r1, r2, #5
 800d1fa:	69fa      	ldr	r2, [r7, #28]
 800d1fc:	440a      	add	r2, r1
 800d1fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d202:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800d206:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800d20a:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800d20c:	69bb      	ldr	r3, [r7, #24]
 800d20e:	2b00      	cmp	r3, #0
 800d210:	d11a      	bne.n	800d248 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800d212:	68bb      	ldr	r3, [r7, #8]
 800d214:	691a      	ldr	r2, [r3, #16]
 800d216:	68bb      	ldr	r3, [r7, #8]
 800d218:	689b      	ldr	r3, [r3, #8]
 800d21a:	429a      	cmp	r2, r3
 800d21c:	d903      	bls.n	800d226 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800d21e:	68bb      	ldr	r3, [r7, #8]
 800d220:	689a      	ldr	r2, [r3, #8]
 800d222:	68bb      	ldr	r3, [r7, #8]
 800d224:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d226:	69bb      	ldr	r3, [r7, #24]
 800d228:	015a      	lsls	r2, r3, #5
 800d22a:	69fb      	ldr	r3, [r7, #28]
 800d22c:	4413      	add	r3, r2
 800d22e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d232:	691b      	ldr	r3, [r3, #16]
 800d234:	69ba      	ldr	r2, [r7, #24]
 800d236:	0151      	lsls	r1, r2, #5
 800d238:	69fa      	ldr	r2, [r7, #28]
 800d23a:	440a      	add	r2, r1
 800d23c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d240:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d244:	6113      	str	r3, [r2, #16]
 800d246:	e044      	b.n	800d2d2 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800d248:	68bb      	ldr	r3, [r7, #8]
 800d24a:	691a      	ldr	r2, [r3, #16]
 800d24c:	68bb      	ldr	r3, [r7, #8]
 800d24e:	689b      	ldr	r3, [r3, #8]
 800d250:	4413      	add	r3, r2
 800d252:	1e5a      	subs	r2, r3, #1
 800d254:	68bb      	ldr	r3, [r7, #8]
 800d256:	689b      	ldr	r3, [r3, #8]
 800d258:	fbb2 f3f3 	udiv	r3, r2, r3
 800d25c:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800d25e:	69bb      	ldr	r3, [r7, #24]
 800d260:	015a      	lsls	r2, r3, #5
 800d262:	69fb      	ldr	r3, [r7, #28]
 800d264:	4413      	add	r3, r2
 800d266:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d26a:	691a      	ldr	r2, [r3, #16]
 800d26c:	8afb      	ldrh	r3, [r7, #22]
 800d26e:	04d9      	lsls	r1, r3, #19
 800d270:	4ba4      	ldr	r3, [pc, #656]	@ (800d504 <USB_EPStartXfer+0x3cc>)
 800d272:	400b      	ands	r3, r1
 800d274:	69b9      	ldr	r1, [r7, #24]
 800d276:	0148      	lsls	r0, r1, #5
 800d278:	69f9      	ldr	r1, [r7, #28]
 800d27a:	4401      	add	r1, r0
 800d27c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800d280:	4313      	orrs	r3, r2
 800d282:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800d284:	68bb      	ldr	r3, [r7, #8]
 800d286:	791b      	ldrb	r3, [r3, #4]
 800d288:	2b01      	cmp	r3, #1
 800d28a:	d122      	bne.n	800d2d2 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800d28c:	69bb      	ldr	r3, [r7, #24]
 800d28e:	015a      	lsls	r2, r3, #5
 800d290:	69fb      	ldr	r3, [r7, #28]
 800d292:	4413      	add	r3, r2
 800d294:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d298:	691b      	ldr	r3, [r3, #16]
 800d29a:	69ba      	ldr	r2, [r7, #24]
 800d29c:	0151      	lsls	r1, r2, #5
 800d29e:	69fa      	ldr	r2, [r7, #28]
 800d2a0:	440a      	add	r2, r1
 800d2a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d2a6:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800d2aa:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800d2ac:	69bb      	ldr	r3, [r7, #24]
 800d2ae:	015a      	lsls	r2, r3, #5
 800d2b0:	69fb      	ldr	r3, [r7, #28]
 800d2b2:	4413      	add	r3, r2
 800d2b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d2b8:	691a      	ldr	r2, [r3, #16]
 800d2ba:	8afb      	ldrh	r3, [r7, #22]
 800d2bc:	075b      	lsls	r3, r3, #29
 800d2be:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800d2c2:	69b9      	ldr	r1, [r7, #24]
 800d2c4:	0148      	lsls	r0, r1, #5
 800d2c6:	69f9      	ldr	r1, [r7, #28]
 800d2c8:	4401      	add	r1, r0
 800d2ca:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800d2ce:	4313      	orrs	r3, r2
 800d2d0:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800d2d2:	69bb      	ldr	r3, [r7, #24]
 800d2d4:	015a      	lsls	r2, r3, #5
 800d2d6:	69fb      	ldr	r3, [r7, #28]
 800d2d8:	4413      	add	r3, r2
 800d2da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d2de:	691a      	ldr	r2, [r3, #16]
 800d2e0:	68bb      	ldr	r3, [r7, #8]
 800d2e2:	691b      	ldr	r3, [r3, #16]
 800d2e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d2e8:	69b9      	ldr	r1, [r7, #24]
 800d2ea:	0148      	lsls	r0, r1, #5
 800d2ec:	69f9      	ldr	r1, [r7, #28]
 800d2ee:	4401      	add	r1, r0
 800d2f0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800d2f4:	4313      	orrs	r3, r2
 800d2f6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800d2f8:	79fb      	ldrb	r3, [r7, #7]
 800d2fa:	2b01      	cmp	r3, #1
 800d2fc:	d14b      	bne.n	800d396 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800d2fe:	68bb      	ldr	r3, [r7, #8]
 800d300:	69db      	ldr	r3, [r3, #28]
 800d302:	2b00      	cmp	r3, #0
 800d304:	d009      	beq.n	800d31a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800d306:	69bb      	ldr	r3, [r7, #24]
 800d308:	015a      	lsls	r2, r3, #5
 800d30a:	69fb      	ldr	r3, [r7, #28]
 800d30c:	4413      	add	r3, r2
 800d30e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d312:	461a      	mov	r2, r3
 800d314:	68bb      	ldr	r3, [r7, #8]
 800d316:	69db      	ldr	r3, [r3, #28]
 800d318:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800d31a:	68bb      	ldr	r3, [r7, #8]
 800d31c:	791b      	ldrb	r3, [r3, #4]
 800d31e:	2b01      	cmp	r3, #1
 800d320:	d128      	bne.n	800d374 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d322:	69fb      	ldr	r3, [r7, #28]
 800d324:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d328:	689b      	ldr	r3, [r3, #8]
 800d32a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d32e:	2b00      	cmp	r3, #0
 800d330:	d110      	bne.n	800d354 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800d332:	69bb      	ldr	r3, [r7, #24]
 800d334:	015a      	lsls	r2, r3, #5
 800d336:	69fb      	ldr	r3, [r7, #28]
 800d338:	4413      	add	r3, r2
 800d33a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d33e:	681b      	ldr	r3, [r3, #0]
 800d340:	69ba      	ldr	r2, [r7, #24]
 800d342:	0151      	lsls	r1, r2, #5
 800d344:	69fa      	ldr	r2, [r7, #28]
 800d346:	440a      	add	r2, r1
 800d348:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d34c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800d350:	6013      	str	r3, [r2, #0]
 800d352:	e00f      	b.n	800d374 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800d354:	69bb      	ldr	r3, [r7, #24]
 800d356:	015a      	lsls	r2, r3, #5
 800d358:	69fb      	ldr	r3, [r7, #28]
 800d35a:	4413      	add	r3, r2
 800d35c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d360:	681b      	ldr	r3, [r3, #0]
 800d362:	69ba      	ldr	r2, [r7, #24]
 800d364:	0151      	lsls	r1, r2, #5
 800d366:	69fa      	ldr	r2, [r7, #28]
 800d368:	440a      	add	r2, r1
 800d36a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d36e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d372:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d374:	69bb      	ldr	r3, [r7, #24]
 800d376:	015a      	lsls	r2, r3, #5
 800d378:	69fb      	ldr	r3, [r7, #28]
 800d37a:	4413      	add	r3, r2
 800d37c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d380:	681b      	ldr	r3, [r3, #0]
 800d382:	69ba      	ldr	r2, [r7, #24]
 800d384:	0151      	lsls	r1, r2, #5
 800d386:	69fa      	ldr	r2, [r7, #28]
 800d388:	440a      	add	r2, r1
 800d38a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d38e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800d392:	6013      	str	r3, [r2, #0]
 800d394:	e166      	b.n	800d664 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d396:	69bb      	ldr	r3, [r7, #24]
 800d398:	015a      	lsls	r2, r3, #5
 800d39a:	69fb      	ldr	r3, [r7, #28]
 800d39c:	4413      	add	r3, r2
 800d39e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	69ba      	ldr	r2, [r7, #24]
 800d3a6:	0151      	lsls	r1, r2, #5
 800d3a8:	69fa      	ldr	r2, [r7, #28]
 800d3aa:	440a      	add	r2, r1
 800d3ac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d3b0:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800d3b4:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800d3b6:	68bb      	ldr	r3, [r7, #8]
 800d3b8:	791b      	ldrb	r3, [r3, #4]
 800d3ba:	2b01      	cmp	r3, #1
 800d3bc:	d015      	beq.n	800d3ea <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800d3be:	68bb      	ldr	r3, [r7, #8]
 800d3c0:	691b      	ldr	r3, [r3, #16]
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	f000 814e 	beq.w	800d664 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800d3c8:	69fb      	ldr	r3, [r7, #28]
 800d3ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d3ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d3d0:	68bb      	ldr	r3, [r7, #8]
 800d3d2:	781b      	ldrb	r3, [r3, #0]
 800d3d4:	f003 030f 	and.w	r3, r3, #15
 800d3d8:	2101      	movs	r1, #1
 800d3da:	fa01 f303 	lsl.w	r3, r1, r3
 800d3de:	69f9      	ldr	r1, [r7, #28]
 800d3e0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d3e4:	4313      	orrs	r3, r2
 800d3e6:	634b      	str	r3, [r1, #52]	@ 0x34
 800d3e8:	e13c      	b.n	800d664 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d3ea:	69fb      	ldr	r3, [r7, #28]
 800d3ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d3f0:	689b      	ldr	r3, [r3, #8]
 800d3f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d110      	bne.n	800d41c <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800d3fa:	69bb      	ldr	r3, [r7, #24]
 800d3fc:	015a      	lsls	r2, r3, #5
 800d3fe:	69fb      	ldr	r3, [r7, #28]
 800d400:	4413      	add	r3, r2
 800d402:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d406:	681b      	ldr	r3, [r3, #0]
 800d408:	69ba      	ldr	r2, [r7, #24]
 800d40a:	0151      	lsls	r1, r2, #5
 800d40c:	69fa      	ldr	r2, [r7, #28]
 800d40e:	440a      	add	r2, r1
 800d410:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d414:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800d418:	6013      	str	r3, [r2, #0]
 800d41a:	e00f      	b.n	800d43c <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800d41c:	69bb      	ldr	r3, [r7, #24]
 800d41e:	015a      	lsls	r2, r3, #5
 800d420:	69fb      	ldr	r3, [r7, #28]
 800d422:	4413      	add	r3, r2
 800d424:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d428:	681b      	ldr	r3, [r3, #0]
 800d42a:	69ba      	ldr	r2, [r7, #24]
 800d42c:	0151      	lsls	r1, r2, #5
 800d42e:	69fa      	ldr	r2, [r7, #28]
 800d430:	440a      	add	r2, r1
 800d432:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d436:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d43a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800d43c:	68bb      	ldr	r3, [r7, #8]
 800d43e:	68d9      	ldr	r1, [r3, #12]
 800d440:	68bb      	ldr	r3, [r7, #8]
 800d442:	781a      	ldrb	r2, [r3, #0]
 800d444:	68bb      	ldr	r3, [r7, #8]
 800d446:	691b      	ldr	r3, [r3, #16]
 800d448:	b298      	uxth	r0, r3
 800d44a:	79fb      	ldrb	r3, [r7, #7]
 800d44c:	9300      	str	r3, [sp, #0]
 800d44e:	4603      	mov	r3, r0
 800d450:	68f8      	ldr	r0, [r7, #12]
 800d452:	f000 f9b9 	bl	800d7c8 <USB_WritePacket>
 800d456:	e105      	b.n	800d664 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800d458:	69bb      	ldr	r3, [r7, #24]
 800d45a:	015a      	lsls	r2, r3, #5
 800d45c:	69fb      	ldr	r3, [r7, #28]
 800d45e:	4413      	add	r3, r2
 800d460:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d464:	691b      	ldr	r3, [r3, #16]
 800d466:	69ba      	ldr	r2, [r7, #24]
 800d468:	0151      	lsls	r1, r2, #5
 800d46a:	69fa      	ldr	r2, [r7, #28]
 800d46c:	440a      	add	r2, r1
 800d46e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d472:	0cdb      	lsrs	r3, r3, #19
 800d474:	04db      	lsls	r3, r3, #19
 800d476:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800d478:	69bb      	ldr	r3, [r7, #24]
 800d47a:	015a      	lsls	r2, r3, #5
 800d47c:	69fb      	ldr	r3, [r7, #28]
 800d47e:	4413      	add	r3, r2
 800d480:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d484:	691b      	ldr	r3, [r3, #16]
 800d486:	69ba      	ldr	r2, [r7, #24]
 800d488:	0151      	lsls	r1, r2, #5
 800d48a:	69fa      	ldr	r2, [r7, #28]
 800d48c:	440a      	add	r2, r1
 800d48e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d492:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800d496:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800d49a:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800d49c:	69bb      	ldr	r3, [r7, #24]
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	d132      	bne.n	800d508 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800d4a2:	68bb      	ldr	r3, [r7, #8]
 800d4a4:	691b      	ldr	r3, [r3, #16]
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	d003      	beq.n	800d4b2 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800d4aa:	68bb      	ldr	r3, [r7, #8]
 800d4ac:	689a      	ldr	r2, [r3, #8]
 800d4ae:	68bb      	ldr	r3, [r7, #8]
 800d4b0:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800d4b2:	68bb      	ldr	r3, [r7, #8]
 800d4b4:	689a      	ldr	r2, [r3, #8]
 800d4b6:	68bb      	ldr	r3, [r7, #8]
 800d4b8:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800d4ba:	69bb      	ldr	r3, [r7, #24]
 800d4bc:	015a      	lsls	r2, r3, #5
 800d4be:	69fb      	ldr	r3, [r7, #28]
 800d4c0:	4413      	add	r3, r2
 800d4c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d4c6:	691a      	ldr	r2, [r3, #16]
 800d4c8:	68bb      	ldr	r3, [r7, #8]
 800d4ca:	6a1b      	ldr	r3, [r3, #32]
 800d4cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d4d0:	69b9      	ldr	r1, [r7, #24]
 800d4d2:	0148      	lsls	r0, r1, #5
 800d4d4:	69f9      	ldr	r1, [r7, #28]
 800d4d6:	4401      	add	r1, r0
 800d4d8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800d4dc:	4313      	orrs	r3, r2
 800d4de:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d4e0:	69bb      	ldr	r3, [r7, #24]
 800d4e2:	015a      	lsls	r2, r3, #5
 800d4e4:	69fb      	ldr	r3, [r7, #28]
 800d4e6:	4413      	add	r3, r2
 800d4e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d4ec:	691b      	ldr	r3, [r3, #16]
 800d4ee:	69ba      	ldr	r2, [r7, #24]
 800d4f0:	0151      	lsls	r1, r2, #5
 800d4f2:	69fa      	ldr	r2, [r7, #28]
 800d4f4:	440a      	add	r2, r1
 800d4f6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d4fa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d4fe:	6113      	str	r3, [r2, #16]
 800d500:	e062      	b.n	800d5c8 <USB_EPStartXfer+0x490>
 800d502:	bf00      	nop
 800d504:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800d508:	68bb      	ldr	r3, [r7, #8]
 800d50a:	691b      	ldr	r3, [r3, #16]
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	d123      	bne.n	800d558 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800d510:	69bb      	ldr	r3, [r7, #24]
 800d512:	015a      	lsls	r2, r3, #5
 800d514:	69fb      	ldr	r3, [r7, #28]
 800d516:	4413      	add	r3, r2
 800d518:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d51c:	691a      	ldr	r2, [r3, #16]
 800d51e:	68bb      	ldr	r3, [r7, #8]
 800d520:	689b      	ldr	r3, [r3, #8]
 800d522:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d526:	69b9      	ldr	r1, [r7, #24]
 800d528:	0148      	lsls	r0, r1, #5
 800d52a:	69f9      	ldr	r1, [r7, #28]
 800d52c:	4401      	add	r1, r0
 800d52e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800d532:	4313      	orrs	r3, r2
 800d534:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d536:	69bb      	ldr	r3, [r7, #24]
 800d538:	015a      	lsls	r2, r3, #5
 800d53a:	69fb      	ldr	r3, [r7, #28]
 800d53c:	4413      	add	r3, r2
 800d53e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d542:	691b      	ldr	r3, [r3, #16]
 800d544:	69ba      	ldr	r2, [r7, #24]
 800d546:	0151      	lsls	r1, r2, #5
 800d548:	69fa      	ldr	r2, [r7, #28]
 800d54a:	440a      	add	r2, r1
 800d54c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d550:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d554:	6113      	str	r3, [r2, #16]
 800d556:	e037      	b.n	800d5c8 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800d558:	68bb      	ldr	r3, [r7, #8]
 800d55a:	691a      	ldr	r2, [r3, #16]
 800d55c:	68bb      	ldr	r3, [r7, #8]
 800d55e:	689b      	ldr	r3, [r3, #8]
 800d560:	4413      	add	r3, r2
 800d562:	1e5a      	subs	r2, r3, #1
 800d564:	68bb      	ldr	r3, [r7, #8]
 800d566:	689b      	ldr	r3, [r3, #8]
 800d568:	fbb2 f3f3 	udiv	r3, r2, r3
 800d56c:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800d56e:	68bb      	ldr	r3, [r7, #8]
 800d570:	689b      	ldr	r3, [r3, #8]
 800d572:	8afa      	ldrh	r2, [r7, #22]
 800d574:	fb03 f202 	mul.w	r2, r3, r2
 800d578:	68bb      	ldr	r3, [r7, #8]
 800d57a:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800d57c:	69bb      	ldr	r3, [r7, #24]
 800d57e:	015a      	lsls	r2, r3, #5
 800d580:	69fb      	ldr	r3, [r7, #28]
 800d582:	4413      	add	r3, r2
 800d584:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d588:	691a      	ldr	r2, [r3, #16]
 800d58a:	8afb      	ldrh	r3, [r7, #22]
 800d58c:	04d9      	lsls	r1, r3, #19
 800d58e:	4b38      	ldr	r3, [pc, #224]	@ (800d670 <USB_EPStartXfer+0x538>)
 800d590:	400b      	ands	r3, r1
 800d592:	69b9      	ldr	r1, [r7, #24]
 800d594:	0148      	lsls	r0, r1, #5
 800d596:	69f9      	ldr	r1, [r7, #28]
 800d598:	4401      	add	r1, r0
 800d59a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800d59e:	4313      	orrs	r3, r2
 800d5a0:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800d5a2:	69bb      	ldr	r3, [r7, #24]
 800d5a4:	015a      	lsls	r2, r3, #5
 800d5a6:	69fb      	ldr	r3, [r7, #28]
 800d5a8:	4413      	add	r3, r2
 800d5aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d5ae:	691a      	ldr	r2, [r3, #16]
 800d5b0:	68bb      	ldr	r3, [r7, #8]
 800d5b2:	6a1b      	ldr	r3, [r3, #32]
 800d5b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d5b8:	69b9      	ldr	r1, [r7, #24]
 800d5ba:	0148      	lsls	r0, r1, #5
 800d5bc:	69f9      	ldr	r1, [r7, #28]
 800d5be:	4401      	add	r1, r0
 800d5c0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800d5c4:	4313      	orrs	r3, r2
 800d5c6:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800d5c8:	79fb      	ldrb	r3, [r7, #7]
 800d5ca:	2b01      	cmp	r3, #1
 800d5cc:	d10d      	bne.n	800d5ea <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800d5ce:	68bb      	ldr	r3, [r7, #8]
 800d5d0:	68db      	ldr	r3, [r3, #12]
 800d5d2:	2b00      	cmp	r3, #0
 800d5d4:	d009      	beq.n	800d5ea <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800d5d6:	68bb      	ldr	r3, [r7, #8]
 800d5d8:	68d9      	ldr	r1, [r3, #12]
 800d5da:	69bb      	ldr	r3, [r7, #24]
 800d5dc:	015a      	lsls	r2, r3, #5
 800d5de:	69fb      	ldr	r3, [r7, #28]
 800d5e0:	4413      	add	r3, r2
 800d5e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d5e6:	460a      	mov	r2, r1
 800d5e8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800d5ea:	68bb      	ldr	r3, [r7, #8]
 800d5ec:	791b      	ldrb	r3, [r3, #4]
 800d5ee:	2b01      	cmp	r3, #1
 800d5f0:	d128      	bne.n	800d644 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d5f2:	69fb      	ldr	r3, [r7, #28]
 800d5f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d5f8:	689b      	ldr	r3, [r3, #8]
 800d5fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	d110      	bne.n	800d624 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800d602:	69bb      	ldr	r3, [r7, #24]
 800d604:	015a      	lsls	r2, r3, #5
 800d606:	69fb      	ldr	r3, [r7, #28]
 800d608:	4413      	add	r3, r2
 800d60a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d60e:	681b      	ldr	r3, [r3, #0]
 800d610:	69ba      	ldr	r2, [r7, #24]
 800d612:	0151      	lsls	r1, r2, #5
 800d614:	69fa      	ldr	r2, [r7, #28]
 800d616:	440a      	add	r2, r1
 800d618:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d61c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800d620:	6013      	str	r3, [r2, #0]
 800d622:	e00f      	b.n	800d644 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800d624:	69bb      	ldr	r3, [r7, #24]
 800d626:	015a      	lsls	r2, r3, #5
 800d628:	69fb      	ldr	r3, [r7, #28]
 800d62a:	4413      	add	r3, r2
 800d62c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d630:	681b      	ldr	r3, [r3, #0]
 800d632:	69ba      	ldr	r2, [r7, #24]
 800d634:	0151      	lsls	r1, r2, #5
 800d636:	69fa      	ldr	r2, [r7, #28]
 800d638:	440a      	add	r2, r1
 800d63a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d63e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d642:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800d644:	69bb      	ldr	r3, [r7, #24]
 800d646:	015a      	lsls	r2, r3, #5
 800d648:	69fb      	ldr	r3, [r7, #28]
 800d64a:	4413      	add	r3, r2
 800d64c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d650:	681b      	ldr	r3, [r3, #0]
 800d652:	69ba      	ldr	r2, [r7, #24]
 800d654:	0151      	lsls	r1, r2, #5
 800d656:	69fa      	ldr	r2, [r7, #28]
 800d658:	440a      	add	r2, r1
 800d65a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d65e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800d662:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d664:	2300      	movs	r3, #0
}
 800d666:	4618      	mov	r0, r3
 800d668:	3720      	adds	r7, #32
 800d66a:	46bd      	mov	sp, r7
 800d66c:	bd80      	pop	{r7, pc}
 800d66e:	bf00      	nop
 800d670:	1ff80000 	.word	0x1ff80000

0800d674 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d674:	b480      	push	{r7}
 800d676:	b087      	sub	sp, #28
 800d678:	af00      	add	r7, sp, #0
 800d67a:	6078      	str	r0, [r7, #4]
 800d67c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800d67e:	2300      	movs	r3, #0
 800d680:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800d682:	2300      	movs	r3, #0
 800d684:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800d68a:	683b      	ldr	r3, [r7, #0]
 800d68c:	785b      	ldrb	r3, [r3, #1]
 800d68e:	2b01      	cmp	r3, #1
 800d690:	d14a      	bne.n	800d728 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800d692:	683b      	ldr	r3, [r7, #0]
 800d694:	781b      	ldrb	r3, [r3, #0]
 800d696:	015a      	lsls	r2, r3, #5
 800d698:	693b      	ldr	r3, [r7, #16]
 800d69a:	4413      	add	r3, r2
 800d69c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d6a0:	681b      	ldr	r3, [r3, #0]
 800d6a2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d6a6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d6aa:	f040 8086 	bne.w	800d7ba <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800d6ae:	683b      	ldr	r3, [r7, #0]
 800d6b0:	781b      	ldrb	r3, [r3, #0]
 800d6b2:	015a      	lsls	r2, r3, #5
 800d6b4:	693b      	ldr	r3, [r7, #16]
 800d6b6:	4413      	add	r3, r2
 800d6b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d6bc:	681b      	ldr	r3, [r3, #0]
 800d6be:	683a      	ldr	r2, [r7, #0]
 800d6c0:	7812      	ldrb	r2, [r2, #0]
 800d6c2:	0151      	lsls	r1, r2, #5
 800d6c4:	693a      	ldr	r2, [r7, #16]
 800d6c6:	440a      	add	r2, r1
 800d6c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d6cc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800d6d0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800d6d2:	683b      	ldr	r3, [r7, #0]
 800d6d4:	781b      	ldrb	r3, [r3, #0]
 800d6d6:	015a      	lsls	r2, r3, #5
 800d6d8:	693b      	ldr	r3, [r7, #16]
 800d6da:	4413      	add	r3, r2
 800d6dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d6e0:	681b      	ldr	r3, [r3, #0]
 800d6e2:	683a      	ldr	r2, [r7, #0]
 800d6e4:	7812      	ldrb	r2, [r2, #0]
 800d6e6:	0151      	lsls	r1, r2, #5
 800d6e8:	693a      	ldr	r2, [r7, #16]
 800d6ea:	440a      	add	r2, r1
 800d6ec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d6f0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d6f4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800d6f6:	68fb      	ldr	r3, [r7, #12]
 800d6f8:	3301      	adds	r3, #1
 800d6fa:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800d6fc:	68fb      	ldr	r3, [r7, #12]
 800d6fe:	f242 7210 	movw	r2, #10000	@ 0x2710
 800d702:	4293      	cmp	r3, r2
 800d704:	d902      	bls.n	800d70c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800d706:	2301      	movs	r3, #1
 800d708:	75fb      	strb	r3, [r7, #23]
          break;
 800d70a:	e056      	b.n	800d7ba <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800d70c:	683b      	ldr	r3, [r7, #0]
 800d70e:	781b      	ldrb	r3, [r3, #0]
 800d710:	015a      	lsls	r2, r3, #5
 800d712:	693b      	ldr	r3, [r7, #16]
 800d714:	4413      	add	r3, r2
 800d716:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d71a:	681b      	ldr	r3, [r3, #0]
 800d71c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d720:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d724:	d0e7      	beq.n	800d6f6 <USB_EPStopXfer+0x82>
 800d726:	e048      	b.n	800d7ba <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d728:	683b      	ldr	r3, [r7, #0]
 800d72a:	781b      	ldrb	r3, [r3, #0]
 800d72c:	015a      	lsls	r2, r3, #5
 800d72e:	693b      	ldr	r3, [r7, #16]
 800d730:	4413      	add	r3, r2
 800d732:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d736:	681b      	ldr	r3, [r3, #0]
 800d738:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d73c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d740:	d13b      	bne.n	800d7ba <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800d742:	683b      	ldr	r3, [r7, #0]
 800d744:	781b      	ldrb	r3, [r3, #0]
 800d746:	015a      	lsls	r2, r3, #5
 800d748:	693b      	ldr	r3, [r7, #16]
 800d74a:	4413      	add	r3, r2
 800d74c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d750:	681b      	ldr	r3, [r3, #0]
 800d752:	683a      	ldr	r2, [r7, #0]
 800d754:	7812      	ldrb	r2, [r2, #0]
 800d756:	0151      	lsls	r1, r2, #5
 800d758:	693a      	ldr	r2, [r7, #16]
 800d75a:	440a      	add	r2, r1
 800d75c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d760:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800d764:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800d766:	683b      	ldr	r3, [r7, #0]
 800d768:	781b      	ldrb	r3, [r3, #0]
 800d76a:	015a      	lsls	r2, r3, #5
 800d76c:	693b      	ldr	r3, [r7, #16]
 800d76e:	4413      	add	r3, r2
 800d770:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d774:	681b      	ldr	r3, [r3, #0]
 800d776:	683a      	ldr	r2, [r7, #0]
 800d778:	7812      	ldrb	r2, [r2, #0]
 800d77a:	0151      	lsls	r1, r2, #5
 800d77c:	693a      	ldr	r2, [r7, #16]
 800d77e:	440a      	add	r2, r1
 800d780:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d784:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d788:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800d78a:	68fb      	ldr	r3, [r7, #12]
 800d78c:	3301      	adds	r3, #1
 800d78e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800d790:	68fb      	ldr	r3, [r7, #12]
 800d792:	f242 7210 	movw	r2, #10000	@ 0x2710
 800d796:	4293      	cmp	r3, r2
 800d798:	d902      	bls.n	800d7a0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800d79a:	2301      	movs	r3, #1
 800d79c:	75fb      	strb	r3, [r7, #23]
          break;
 800d79e:	e00c      	b.n	800d7ba <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800d7a0:	683b      	ldr	r3, [r7, #0]
 800d7a2:	781b      	ldrb	r3, [r3, #0]
 800d7a4:	015a      	lsls	r2, r3, #5
 800d7a6:	693b      	ldr	r3, [r7, #16]
 800d7a8:	4413      	add	r3, r2
 800d7aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d7b4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d7b8:	d0e7      	beq.n	800d78a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800d7ba:	7dfb      	ldrb	r3, [r7, #23]
}
 800d7bc:	4618      	mov	r0, r3
 800d7be:	371c      	adds	r7, #28
 800d7c0:	46bd      	mov	sp, r7
 800d7c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7c6:	4770      	bx	lr

0800d7c8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800d7c8:	b480      	push	{r7}
 800d7ca:	b089      	sub	sp, #36	@ 0x24
 800d7cc:	af00      	add	r7, sp, #0
 800d7ce:	60f8      	str	r0, [r7, #12]
 800d7d0:	60b9      	str	r1, [r7, #8]
 800d7d2:	4611      	mov	r1, r2
 800d7d4:	461a      	mov	r2, r3
 800d7d6:	460b      	mov	r3, r1
 800d7d8:	71fb      	strb	r3, [r7, #7]
 800d7da:	4613      	mov	r3, r2
 800d7dc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d7de:	68fb      	ldr	r3, [r7, #12]
 800d7e0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800d7e2:	68bb      	ldr	r3, [r7, #8]
 800d7e4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800d7e6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800d7ea:	2b00      	cmp	r3, #0
 800d7ec:	d123      	bne.n	800d836 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800d7ee:	88bb      	ldrh	r3, [r7, #4]
 800d7f0:	3303      	adds	r3, #3
 800d7f2:	089b      	lsrs	r3, r3, #2
 800d7f4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800d7f6:	2300      	movs	r3, #0
 800d7f8:	61bb      	str	r3, [r7, #24]
 800d7fa:	e018      	b.n	800d82e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800d7fc:	79fb      	ldrb	r3, [r7, #7]
 800d7fe:	031a      	lsls	r2, r3, #12
 800d800:	697b      	ldr	r3, [r7, #20]
 800d802:	4413      	add	r3, r2
 800d804:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d808:	461a      	mov	r2, r3
 800d80a:	69fb      	ldr	r3, [r7, #28]
 800d80c:	681b      	ldr	r3, [r3, #0]
 800d80e:	6013      	str	r3, [r2, #0]
      pSrc++;
 800d810:	69fb      	ldr	r3, [r7, #28]
 800d812:	3301      	adds	r3, #1
 800d814:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800d816:	69fb      	ldr	r3, [r7, #28]
 800d818:	3301      	adds	r3, #1
 800d81a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800d81c:	69fb      	ldr	r3, [r7, #28]
 800d81e:	3301      	adds	r3, #1
 800d820:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800d822:	69fb      	ldr	r3, [r7, #28]
 800d824:	3301      	adds	r3, #1
 800d826:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800d828:	69bb      	ldr	r3, [r7, #24]
 800d82a:	3301      	adds	r3, #1
 800d82c:	61bb      	str	r3, [r7, #24]
 800d82e:	69ba      	ldr	r2, [r7, #24]
 800d830:	693b      	ldr	r3, [r7, #16]
 800d832:	429a      	cmp	r2, r3
 800d834:	d3e2      	bcc.n	800d7fc <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800d836:	2300      	movs	r3, #0
}
 800d838:	4618      	mov	r0, r3
 800d83a:	3724      	adds	r7, #36	@ 0x24
 800d83c:	46bd      	mov	sp, r7
 800d83e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d842:	4770      	bx	lr

0800d844 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800d844:	b480      	push	{r7}
 800d846:	b08b      	sub	sp, #44	@ 0x2c
 800d848:	af00      	add	r7, sp, #0
 800d84a:	60f8      	str	r0, [r7, #12]
 800d84c:	60b9      	str	r1, [r7, #8]
 800d84e:	4613      	mov	r3, r2
 800d850:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d852:	68fb      	ldr	r3, [r7, #12]
 800d854:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800d856:	68bb      	ldr	r3, [r7, #8]
 800d858:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800d85a:	88fb      	ldrh	r3, [r7, #6]
 800d85c:	089b      	lsrs	r3, r3, #2
 800d85e:	b29b      	uxth	r3, r3
 800d860:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800d862:	88fb      	ldrh	r3, [r7, #6]
 800d864:	f003 0303 	and.w	r3, r3, #3
 800d868:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800d86a:	2300      	movs	r3, #0
 800d86c:	623b      	str	r3, [r7, #32]
 800d86e:	e014      	b.n	800d89a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800d870:	69bb      	ldr	r3, [r7, #24]
 800d872:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d876:	681a      	ldr	r2, [r3, #0]
 800d878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d87a:	601a      	str	r2, [r3, #0]
    pDest++;
 800d87c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d87e:	3301      	adds	r3, #1
 800d880:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800d882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d884:	3301      	adds	r3, #1
 800d886:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800d888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d88a:	3301      	adds	r3, #1
 800d88c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800d88e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d890:	3301      	adds	r3, #1
 800d892:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800d894:	6a3b      	ldr	r3, [r7, #32]
 800d896:	3301      	adds	r3, #1
 800d898:	623b      	str	r3, [r7, #32]
 800d89a:	6a3a      	ldr	r2, [r7, #32]
 800d89c:	697b      	ldr	r3, [r7, #20]
 800d89e:	429a      	cmp	r2, r3
 800d8a0:	d3e6      	bcc.n	800d870 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800d8a2:	8bfb      	ldrh	r3, [r7, #30]
 800d8a4:	2b00      	cmp	r3, #0
 800d8a6:	d01e      	beq.n	800d8e6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800d8a8:	2300      	movs	r3, #0
 800d8aa:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800d8ac:	69bb      	ldr	r3, [r7, #24]
 800d8ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d8b2:	461a      	mov	r2, r3
 800d8b4:	f107 0310 	add.w	r3, r7, #16
 800d8b8:	6812      	ldr	r2, [r2, #0]
 800d8ba:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800d8bc:	693a      	ldr	r2, [r7, #16]
 800d8be:	6a3b      	ldr	r3, [r7, #32]
 800d8c0:	b2db      	uxtb	r3, r3
 800d8c2:	00db      	lsls	r3, r3, #3
 800d8c4:	fa22 f303 	lsr.w	r3, r2, r3
 800d8c8:	b2da      	uxtb	r2, r3
 800d8ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8cc:	701a      	strb	r2, [r3, #0]
      i++;
 800d8ce:	6a3b      	ldr	r3, [r7, #32]
 800d8d0:	3301      	adds	r3, #1
 800d8d2:	623b      	str	r3, [r7, #32]
      pDest++;
 800d8d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8d6:	3301      	adds	r3, #1
 800d8d8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800d8da:	8bfb      	ldrh	r3, [r7, #30]
 800d8dc:	3b01      	subs	r3, #1
 800d8de:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800d8e0:	8bfb      	ldrh	r3, [r7, #30]
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	d1ea      	bne.n	800d8bc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800d8e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800d8e8:	4618      	mov	r0, r3
 800d8ea:	372c      	adds	r7, #44	@ 0x2c
 800d8ec:	46bd      	mov	sp, r7
 800d8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8f2:	4770      	bx	lr

0800d8f4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800d8f4:	b480      	push	{r7}
 800d8f6:	b085      	sub	sp, #20
 800d8f8:	af00      	add	r7, sp, #0
 800d8fa:	6078      	str	r0, [r7, #4]
 800d8fc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d902:	683b      	ldr	r3, [r7, #0]
 800d904:	781b      	ldrb	r3, [r3, #0]
 800d906:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d908:	683b      	ldr	r3, [r7, #0]
 800d90a:	785b      	ldrb	r3, [r3, #1]
 800d90c:	2b01      	cmp	r3, #1
 800d90e:	d12c      	bne.n	800d96a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d910:	68bb      	ldr	r3, [r7, #8]
 800d912:	015a      	lsls	r2, r3, #5
 800d914:	68fb      	ldr	r3, [r7, #12]
 800d916:	4413      	add	r3, r2
 800d918:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d91c:	681b      	ldr	r3, [r3, #0]
 800d91e:	2b00      	cmp	r3, #0
 800d920:	db12      	blt.n	800d948 <USB_EPSetStall+0x54>
 800d922:	68bb      	ldr	r3, [r7, #8]
 800d924:	2b00      	cmp	r3, #0
 800d926:	d00f      	beq.n	800d948 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800d928:	68bb      	ldr	r3, [r7, #8]
 800d92a:	015a      	lsls	r2, r3, #5
 800d92c:	68fb      	ldr	r3, [r7, #12]
 800d92e:	4413      	add	r3, r2
 800d930:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d934:	681b      	ldr	r3, [r3, #0]
 800d936:	68ba      	ldr	r2, [r7, #8]
 800d938:	0151      	lsls	r1, r2, #5
 800d93a:	68fa      	ldr	r2, [r7, #12]
 800d93c:	440a      	add	r2, r1
 800d93e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d942:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800d946:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800d948:	68bb      	ldr	r3, [r7, #8]
 800d94a:	015a      	lsls	r2, r3, #5
 800d94c:	68fb      	ldr	r3, [r7, #12]
 800d94e:	4413      	add	r3, r2
 800d950:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	68ba      	ldr	r2, [r7, #8]
 800d958:	0151      	lsls	r1, r2, #5
 800d95a:	68fa      	ldr	r2, [r7, #12]
 800d95c:	440a      	add	r2, r1
 800d95e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d962:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800d966:	6013      	str	r3, [r2, #0]
 800d968:	e02b      	b.n	800d9c2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d96a:	68bb      	ldr	r3, [r7, #8]
 800d96c:	015a      	lsls	r2, r3, #5
 800d96e:	68fb      	ldr	r3, [r7, #12]
 800d970:	4413      	add	r3, r2
 800d972:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d976:	681b      	ldr	r3, [r3, #0]
 800d978:	2b00      	cmp	r3, #0
 800d97a:	db12      	blt.n	800d9a2 <USB_EPSetStall+0xae>
 800d97c:	68bb      	ldr	r3, [r7, #8]
 800d97e:	2b00      	cmp	r3, #0
 800d980:	d00f      	beq.n	800d9a2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800d982:	68bb      	ldr	r3, [r7, #8]
 800d984:	015a      	lsls	r2, r3, #5
 800d986:	68fb      	ldr	r3, [r7, #12]
 800d988:	4413      	add	r3, r2
 800d98a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d98e:	681b      	ldr	r3, [r3, #0]
 800d990:	68ba      	ldr	r2, [r7, #8]
 800d992:	0151      	lsls	r1, r2, #5
 800d994:	68fa      	ldr	r2, [r7, #12]
 800d996:	440a      	add	r2, r1
 800d998:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d99c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800d9a0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800d9a2:	68bb      	ldr	r3, [r7, #8]
 800d9a4:	015a      	lsls	r2, r3, #5
 800d9a6:	68fb      	ldr	r3, [r7, #12]
 800d9a8:	4413      	add	r3, r2
 800d9aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d9ae:	681b      	ldr	r3, [r3, #0]
 800d9b0:	68ba      	ldr	r2, [r7, #8]
 800d9b2:	0151      	lsls	r1, r2, #5
 800d9b4:	68fa      	ldr	r2, [r7, #12]
 800d9b6:	440a      	add	r2, r1
 800d9b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d9bc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800d9c0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d9c2:	2300      	movs	r3, #0
}
 800d9c4:	4618      	mov	r0, r3
 800d9c6:	3714      	adds	r7, #20
 800d9c8:	46bd      	mov	sp, r7
 800d9ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9ce:	4770      	bx	lr

0800d9d0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800d9d0:	b480      	push	{r7}
 800d9d2:	b085      	sub	sp, #20
 800d9d4:	af00      	add	r7, sp, #0
 800d9d6:	6078      	str	r0, [r7, #4]
 800d9d8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d9de:	683b      	ldr	r3, [r7, #0]
 800d9e0:	781b      	ldrb	r3, [r3, #0]
 800d9e2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d9e4:	683b      	ldr	r3, [r7, #0]
 800d9e6:	785b      	ldrb	r3, [r3, #1]
 800d9e8:	2b01      	cmp	r3, #1
 800d9ea:	d128      	bne.n	800da3e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800d9ec:	68bb      	ldr	r3, [r7, #8]
 800d9ee:	015a      	lsls	r2, r3, #5
 800d9f0:	68fb      	ldr	r3, [r7, #12]
 800d9f2:	4413      	add	r3, r2
 800d9f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d9f8:	681b      	ldr	r3, [r3, #0]
 800d9fa:	68ba      	ldr	r2, [r7, #8]
 800d9fc:	0151      	lsls	r1, r2, #5
 800d9fe:	68fa      	ldr	r2, [r7, #12]
 800da00:	440a      	add	r2, r1
 800da02:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800da06:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800da0a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800da0c:	683b      	ldr	r3, [r7, #0]
 800da0e:	791b      	ldrb	r3, [r3, #4]
 800da10:	2b03      	cmp	r3, #3
 800da12:	d003      	beq.n	800da1c <USB_EPClearStall+0x4c>
 800da14:	683b      	ldr	r3, [r7, #0]
 800da16:	791b      	ldrb	r3, [r3, #4]
 800da18:	2b02      	cmp	r3, #2
 800da1a:	d138      	bne.n	800da8e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800da1c:	68bb      	ldr	r3, [r7, #8]
 800da1e:	015a      	lsls	r2, r3, #5
 800da20:	68fb      	ldr	r3, [r7, #12]
 800da22:	4413      	add	r3, r2
 800da24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800da28:	681b      	ldr	r3, [r3, #0]
 800da2a:	68ba      	ldr	r2, [r7, #8]
 800da2c:	0151      	lsls	r1, r2, #5
 800da2e:	68fa      	ldr	r2, [r7, #12]
 800da30:	440a      	add	r2, r1
 800da32:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800da36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800da3a:	6013      	str	r3, [r2, #0]
 800da3c:	e027      	b.n	800da8e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800da3e:	68bb      	ldr	r3, [r7, #8]
 800da40:	015a      	lsls	r2, r3, #5
 800da42:	68fb      	ldr	r3, [r7, #12]
 800da44:	4413      	add	r3, r2
 800da46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	68ba      	ldr	r2, [r7, #8]
 800da4e:	0151      	lsls	r1, r2, #5
 800da50:	68fa      	ldr	r2, [r7, #12]
 800da52:	440a      	add	r2, r1
 800da54:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800da58:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800da5c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800da5e:	683b      	ldr	r3, [r7, #0]
 800da60:	791b      	ldrb	r3, [r3, #4]
 800da62:	2b03      	cmp	r3, #3
 800da64:	d003      	beq.n	800da6e <USB_EPClearStall+0x9e>
 800da66:	683b      	ldr	r3, [r7, #0]
 800da68:	791b      	ldrb	r3, [r3, #4]
 800da6a:	2b02      	cmp	r3, #2
 800da6c:	d10f      	bne.n	800da8e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800da6e:	68bb      	ldr	r3, [r7, #8]
 800da70:	015a      	lsls	r2, r3, #5
 800da72:	68fb      	ldr	r3, [r7, #12]
 800da74:	4413      	add	r3, r2
 800da76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800da7a:	681b      	ldr	r3, [r3, #0]
 800da7c:	68ba      	ldr	r2, [r7, #8]
 800da7e:	0151      	lsls	r1, r2, #5
 800da80:	68fa      	ldr	r2, [r7, #12]
 800da82:	440a      	add	r2, r1
 800da84:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800da88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800da8c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800da8e:	2300      	movs	r3, #0
}
 800da90:	4618      	mov	r0, r3
 800da92:	3714      	adds	r7, #20
 800da94:	46bd      	mov	sp, r7
 800da96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da9a:	4770      	bx	lr

0800da9c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800da9c:	b480      	push	{r7}
 800da9e:	b085      	sub	sp, #20
 800daa0:	af00      	add	r7, sp, #0
 800daa2:	6078      	str	r0, [r7, #4]
 800daa4:	460b      	mov	r3, r1
 800daa6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800daac:	68fb      	ldr	r3, [r7, #12]
 800daae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dab2:	681b      	ldr	r3, [r3, #0]
 800dab4:	68fa      	ldr	r2, [r7, #12]
 800dab6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800daba:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800dabe:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800dac0:	68fb      	ldr	r3, [r7, #12]
 800dac2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dac6:	681a      	ldr	r2, [r3, #0]
 800dac8:	78fb      	ldrb	r3, [r7, #3]
 800daca:	011b      	lsls	r3, r3, #4
 800dacc:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800dad0:	68f9      	ldr	r1, [r7, #12]
 800dad2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800dad6:	4313      	orrs	r3, r2
 800dad8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800dada:	2300      	movs	r3, #0
}
 800dadc:	4618      	mov	r0, r3
 800dade:	3714      	adds	r7, #20
 800dae0:	46bd      	mov	sp, r7
 800dae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dae6:	4770      	bx	lr

0800dae8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800dae8:	b480      	push	{r7}
 800daea:	b085      	sub	sp, #20
 800daec:	af00      	add	r7, sp, #0
 800daee:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800daf4:	68fb      	ldr	r3, [r7, #12]
 800daf6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800dafa:	681b      	ldr	r3, [r3, #0]
 800dafc:	68fa      	ldr	r2, [r7, #12]
 800dafe:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800db02:	f023 0303 	bic.w	r3, r3, #3
 800db06:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800db08:	68fb      	ldr	r3, [r7, #12]
 800db0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800db0e:	685b      	ldr	r3, [r3, #4]
 800db10:	68fa      	ldr	r2, [r7, #12]
 800db12:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800db16:	f023 0302 	bic.w	r3, r3, #2
 800db1a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800db1c:	2300      	movs	r3, #0
}
 800db1e:	4618      	mov	r0, r3
 800db20:	3714      	adds	r7, #20
 800db22:	46bd      	mov	sp, r7
 800db24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db28:	4770      	bx	lr

0800db2a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800db2a:	b480      	push	{r7}
 800db2c:	b085      	sub	sp, #20
 800db2e:	af00      	add	r7, sp, #0
 800db30:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800db36:	68fb      	ldr	r3, [r7, #12]
 800db38:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800db3c:	681b      	ldr	r3, [r3, #0]
 800db3e:	68fa      	ldr	r2, [r7, #12]
 800db40:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800db44:	f023 0303 	bic.w	r3, r3, #3
 800db48:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800db4a:	68fb      	ldr	r3, [r7, #12]
 800db4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800db50:	685b      	ldr	r3, [r3, #4]
 800db52:	68fa      	ldr	r2, [r7, #12]
 800db54:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800db58:	f043 0302 	orr.w	r3, r3, #2
 800db5c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800db5e:	2300      	movs	r3, #0
}
 800db60:	4618      	mov	r0, r3
 800db62:	3714      	adds	r7, #20
 800db64:	46bd      	mov	sp, r7
 800db66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db6a:	4770      	bx	lr

0800db6c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800db6c:	b480      	push	{r7}
 800db6e:	b085      	sub	sp, #20
 800db70:	af00      	add	r7, sp, #0
 800db72:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	695b      	ldr	r3, [r3, #20]
 800db78:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	699b      	ldr	r3, [r3, #24]
 800db7e:	68fa      	ldr	r2, [r7, #12]
 800db80:	4013      	ands	r3, r2
 800db82:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800db84:	68fb      	ldr	r3, [r7, #12]
}
 800db86:	4618      	mov	r0, r3
 800db88:	3714      	adds	r7, #20
 800db8a:	46bd      	mov	sp, r7
 800db8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db90:	4770      	bx	lr

0800db92 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800db92:	b480      	push	{r7}
 800db94:	b085      	sub	sp, #20
 800db96:	af00      	add	r7, sp, #0
 800db98:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800db9e:	68fb      	ldr	r3, [r7, #12]
 800dba0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dba4:	699b      	ldr	r3, [r3, #24]
 800dba6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800dba8:	68fb      	ldr	r3, [r7, #12]
 800dbaa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dbae:	69db      	ldr	r3, [r3, #28]
 800dbb0:	68ba      	ldr	r2, [r7, #8]
 800dbb2:	4013      	ands	r3, r2
 800dbb4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800dbb6:	68bb      	ldr	r3, [r7, #8]
 800dbb8:	0c1b      	lsrs	r3, r3, #16
}
 800dbba:	4618      	mov	r0, r3
 800dbbc:	3714      	adds	r7, #20
 800dbbe:	46bd      	mov	sp, r7
 800dbc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbc4:	4770      	bx	lr

0800dbc6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800dbc6:	b480      	push	{r7}
 800dbc8:	b085      	sub	sp, #20
 800dbca:	af00      	add	r7, sp, #0
 800dbcc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800dbd2:	68fb      	ldr	r3, [r7, #12]
 800dbd4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dbd8:	699b      	ldr	r3, [r3, #24]
 800dbda:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800dbdc:	68fb      	ldr	r3, [r7, #12]
 800dbde:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dbe2:	69db      	ldr	r3, [r3, #28]
 800dbe4:	68ba      	ldr	r2, [r7, #8]
 800dbe6:	4013      	ands	r3, r2
 800dbe8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800dbea:	68bb      	ldr	r3, [r7, #8]
 800dbec:	b29b      	uxth	r3, r3
}
 800dbee:	4618      	mov	r0, r3
 800dbf0:	3714      	adds	r7, #20
 800dbf2:	46bd      	mov	sp, r7
 800dbf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbf8:	4770      	bx	lr

0800dbfa <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800dbfa:	b480      	push	{r7}
 800dbfc:	b085      	sub	sp, #20
 800dbfe:	af00      	add	r7, sp, #0
 800dc00:	6078      	str	r0, [r7, #4]
 800dc02:	460b      	mov	r3, r1
 800dc04:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800dc0a:	78fb      	ldrb	r3, [r7, #3]
 800dc0c:	015a      	lsls	r2, r3, #5
 800dc0e:	68fb      	ldr	r3, [r7, #12]
 800dc10:	4413      	add	r3, r2
 800dc12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dc16:	689b      	ldr	r3, [r3, #8]
 800dc18:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800dc1a:	68fb      	ldr	r3, [r7, #12]
 800dc1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dc20:	695b      	ldr	r3, [r3, #20]
 800dc22:	68ba      	ldr	r2, [r7, #8]
 800dc24:	4013      	ands	r3, r2
 800dc26:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800dc28:	68bb      	ldr	r3, [r7, #8]
}
 800dc2a:	4618      	mov	r0, r3
 800dc2c:	3714      	adds	r7, #20
 800dc2e:	46bd      	mov	sp, r7
 800dc30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc34:	4770      	bx	lr

0800dc36 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800dc36:	b480      	push	{r7}
 800dc38:	b087      	sub	sp, #28
 800dc3a:	af00      	add	r7, sp, #0
 800dc3c:	6078      	str	r0, [r7, #4]
 800dc3e:	460b      	mov	r3, r1
 800dc40:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800dc46:	697b      	ldr	r3, [r7, #20]
 800dc48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dc4c:	691b      	ldr	r3, [r3, #16]
 800dc4e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800dc50:	697b      	ldr	r3, [r7, #20]
 800dc52:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dc56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dc58:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800dc5a:	78fb      	ldrb	r3, [r7, #3]
 800dc5c:	f003 030f 	and.w	r3, r3, #15
 800dc60:	68fa      	ldr	r2, [r7, #12]
 800dc62:	fa22 f303 	lsr.w	r3, r2, r3
 800dc66:	01db      	lsls	r3, r3, #7
 800dc68:	b2db      	uxtb	r3, r3
 800dc6a:	693a      	ldr	r2, [r7, #16]
 800dc6c:	4313      	orrs	r3, r2
 800dc6e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800dc70:	78fb      	ldrb	r3, [r7, #3]
 800dc72:	015a      	lsls	r2, r3, #5
 800dc74:	697b      	ldr	r3, [r7, #20]
 800dc76:	4413      	add	r3, r2
 800dc78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dc7c:	689b      	ldr	r3, [r3, #8]
 800dc7e:	693a      	ldr	r2, [r7, #16]
 800dc80:	4013      	ands	r3, r2
 800dc82:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800dc84:	68bb      	ldr	r3, [r7, #8]
}
 800dc86:	4618      	mov	r0, r3
 800dc88:	371c      	adds	r7, #28
 800dc8a:	46bd      	mov	sp, r7
 800dc8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc90:	4770      	bx	lr

0800dc92 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800dc92:	b480      	push	{r7}
 800dc94:	b083      	sub	sp, #12
 800dc96:	af00      	add	r7, sp, #0
 800dc98:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	695b      	ldr	r3, [r3, #20]
 800dc9e:	f003 0301 	and.w	r3, r3, #1
}
 800dca2:	4618      	mov	r0, r3
 800dca4:	370c      	adds	r7, #12
 800dca6:	46bd      	mov	sp, r7
 800dca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcac:	4770      	bx	lr

0800dcae <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800dcae:	b480      	push	{r7}
 800dcb0:	b085      	sub	sp, #20
 800dcb2:	af00      	add	r7, sp, #0
 800dcb4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800dcba:	68fb      	ldr	r3, [r7, #12]
 800dcbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dcc0:	681b      	ldr	r3, [r3, #0]
 800dcc2:	68fa      	ldr	r2, [r7, #12]
 800dcc4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800dcc8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800dccc:	f023 0307 	bic.w	r3, r3, #7
 800dcd0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800dcd2:	68fb      	ldr	r3, [r7, #12]
 800dcd4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dcd8:	685b      	ldr	r3, [r3, #4]
 800dcda:	68fa      	ldr	r2, [r7, #12]
 800dcdc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800dce0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800dce4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800dce6:	2300      	movs	r3, #0
}
 800dce8:	4618      	mov	r0, r3
 800dcea:	3714      	adds	r7, #20
 800dcec:	46bd      	mov	sp, r7
 800dcee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcf2:	4770      	bx	lr

0800dcf4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800dcf4:	b480      	push	{r7}
 800dcf6:	b087      	sub	sp, #28
 800dcf8:	af00      	add	r7, sp, #0
 800dcfa:	60f8      	str	r0, [r7, #12]
 800dcfc:	460b      	mov	r3, r1
 800dcfe:	607a      	str	r2, [r7, #4]
 800dd00:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dd02:	68fb      	ldr	r3, [r7, #12]
 800dd04:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800dd06:	68fb      	ldr	r3, [r7, #12]
 800dd08:	333c      	adds	r3, #60	@ 0x3c
 800dd0a:	3304      	adds	r3, #4
 800dd0c:	681b      	ldr	r3, [r3, #0]
 800dd0e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800dd10:	693b      	ldr	r3, [r7, #16]
 800dd12:	4a26      	ldr	r2, [pc, #152]	@ (800ddac <USB_EP0_OutStart+0xb8>)
 800dd14:	4293      	cmp	r3, r2
 800dd16:	d90a      	bls.n	800dd2e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800dd18:	697b      	ldr	r3, [r7, #20]
 800dd1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dd1e:	681b      	ldr	r3, [r3, #0]
 800dd20:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800dd24:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800dd28:	d101      	bne.n	800dd2e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800dd2a:	2300      	movs	r3, #0
 800dd2c:	e037      	b.n	800dd9e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800dd2e:	697b      	ldr	r3, [r7, #20]
 800dd30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dd34:	461a      	mov	r2, r3
 800dd36:	2300      	movs	r3, #0
 800dd38:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800dd3a:	697b      	ldr	r3, [r7, #20]
 800dd3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dd40:	691b      	ldr	r3, [r3, #16]
 800dd42:	697a      	ldr	r2, [r7, #20]
 800dd44:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800dd48:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800dd4c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800dd4e:	697b      	ldr	r3, [r7, #20]
 800dd50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dd54:	691b      	ldr	r3, [r3, #16]
 800dd56:	697a      	ldr	r2, [r7, #20]
 800dd58:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800dd5c:	f043 0318 	orr.w	r3, r3, #24
 800dd60:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800dd62:	697b      	ldr	r3, [r7, #20]
 800dd64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dd68:	691b      	ldr	r3, [r3, #16]
 800dd6a:	697a      	ldr	r2, [r7, #20]
 800dd6c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800dd70:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800dd74:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800dd76:	7afb      	ldrb	r3, [r7, #11]
 800dd78:	2b01      	cmp	r3, #1
 800dd7a:	d10f      	bne.n	800dd9c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800dd7c:	697b      	ldr	r3, [r7, #20]
 800dd7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dd82:	461a      	mov	r2, r3
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800dd88:	697b      	ldr	r3, [r7, #20]
 800dd8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dd8e:	681b      	ldr	r3, [r3, #0]
 800dd90:	697a      	ldr	r2, [r7, #20]
 800dd92:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800dd96:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800dd9a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800dd9c:	2300      	movs	r3, #0
}
 800dd9e:	4618      	mov	r0, r3
 800dda0:	371c      	adds	r7, #28
 800dda2:	46bd      	mov	sp, r7
 800dda4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dda8:	4770      	bx	lr
 800ddaa:	bf00      	nop
 800ddac:	4f54300a 	.word	0x4f54300a

0800ddb0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800ddb0:	b480      	push	{r7}
 800ddb2:	b085      	sub	sp, #20
 800ddb4:	af00      	add	r7, sp, #0
 800ddb6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ddb8:	2300      	movs	r3, #0
 800ddba:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800ddbc:	68fb      	ldr	r3, [r7, #12]
 800ddbe:	3301      	adds	r3, #1
 800ddc0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ddc2:	68fb      	ldr	r3, [r7, #12]
 800ddc4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ddc8:	d901      	bls.n	800ddce <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800ddca:	2303      	movs	r3, #3
 800ddcc:	e022      	b.n	800de14 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	691b      	ldr	r3, [r3, #16]
 800ddd2:	2b00      	cmp	r3, #0
 800ddd4:	daf2      	bge.n	800ddbc <USB_CoreReset+0xc>

  count = 10U;
 800ddd6:	230a      	movs	r3, #10
 800ddd8:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800ddda:	e002      	b.n	800dde2 <USB_CoreReset+0x32>
  {
    count--;
 800dddc:	68fb      	ldr	r3, [r7, #12]
 800ddde:	3b01      	subs	r3, #1
 800dde0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800dde2:	68fb      	ldr	r3, [r7, #12]
 800dde4:	2b00      	cmp	r3, #0
 800dde6:	d1f9      	bne.n	800dddc <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	691b      	ldr	r3, [r3, #16]
 800ddec:	f043 0201 	orr.w	r2, r3, #1
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ddf4:	68fb      	ldr	r3, [r7, #12]
 800ddf6:	3301      	adds	r3, #1
 800ddf8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ddfa:	68fb      	ldr	r3, [r7, #12]
 800ddfc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800de00:	d901      	bls.n	800de06 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800de02:	2303      	movs	r3, #3
 800de04:	e006      	b.n	800de14 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	691b      	ldr	r3, [r3, #16]
 800de0a:	f003 0301 	and.w	r3, r3, #1
 800de0e:	2b01      	cmp	r3, #1
 800de10:	d0f0      	beq.n	800ddf4 <USB_CoreReset+0x44>

  return HAL_OK;
 800de12:	2300      	movs	r3, #0
}
 800de14:	4618      	mov	r0, r3
 800de16:	3714      	adds	r7, #20
 800de18:	46bd      	mov	sp, r7
 800de1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de1e:	4770      	bx	lr

0800de20 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800de20:	b580      	push	{r7, lr}
 800de22:	b084      	sub	sp, #16
 800de24:	af00      	add	r7, sp, #0
 800de26:	6078      	str	r0, [r7, #4]
 800de28:	460b      	mov	r3, r1
 800de2a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800de2c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800de30:	f002 fcd2 	bl	80107d8 <USBD_static_malloc>
 800de34:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800de36:	68fb      	ldr	r3, [r7, #12]
 800de38:	2b00      	cmp	r3, #0
 800de3a:	d109      	bne.n	800de50 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	32b0      	adds	r2, #176	@ 0xb0
 800de46:	2100      	movs	r1, #0
 800de48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800de4c:	2302      	movs	r3, #2
 800de4e:	e0d4      	b.n	800dffa <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800de50:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800de54:	2100      	movs	r1, #0
 800de56:	68f8      	ldr	r0, [r7, #12]
 800de58:	f002 fe00 	bl	8010a5c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	32b0      	adds	r2, #176	@ 0xb0
 800de66:	68f9      	ldr	r1, [r7, #12]
 800de68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	32b0      	adds	r2, #176	@ 0xb0
 800de76:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	7c1b      	ldrb	r3, [r3, #16]
 800de84:	2b00      	cmp	r3, #0
 800de86:	d138      	bne.n	800defa <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800de88:	4b5e      	ldr	r3, [pc, #376]	@ (800e004 <USBD_CDC_Init+0x1e4>)
 800de8a:	7819      	ldrb	r1, [r3, #0]
 800de8c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800de90:	2202      	movs	r2, #2
 800de92:	6878      	ldr	r0, [r7, #4]
 800de94:	f002 fb7d 	bl	8010592 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800de98:	4b5a      	ldr	r3, [pc, #360]	@ (800e004 <USBD_CDC_Init+0x1e4>)
 800de9a:	781b      	ldrb	r3, [r3, #0]
 800de9c:	f003 020f 	and.w	r2, r3, #15
 800dea0:	6879      	ldr	r1, [r7, #4]
 800dea2:	4613      	mov	r3, r2
 800dea4:	009b      	lsls	r3, r3, #2
 800dea6:	4413      	add	r3, r2
 800dea8:	009b      	lsls	r3, r3, #2
 800deaa:	440b      	add	r3, r1
 800deac:	3323      	adds	r3, #35	@ 0x23
 800deae:	2201      	movs	r2, #1
 800deb0:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800deb2:	4b55      	ldr	r3, [pc, #340]	@ (800e008 <USBD_CDC_Init+0x1e8>)
 800deb4:	7819      	ldrb	r1, [r3, #0]
 800deb6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800deba:	2202      	movs	r2, #2
 800debc:	6878      	ldr	r0, [r7, #4]
 800debe:	f002 fb68 	bl	8010592 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800dec2:	4b51      	ldr	r3, [pc, #324]	@ (800e008 <USBD_CDC_Init+0x1e8>)
 800dec4:	781b      	ldrb	r3, [r3, #0]
 800dec6:	f003 020f 	and.w	r2, r3, #15
 800deca:	6879      	ldr	r1, [r7, #4]
 800decc:	4613      	mov	r3, r2
 800dece:	009b      	lsls	r3, r3, #2
 800ded0:	4413      	add	r3, r2
 800ded2:	009b      	lsls	r3, r3, #2
 800ded4:	440b      	add	r3, r1
 800ded6:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800deda:	2201      	movs	r2, #1
 800dedc:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800dede:	4b4b      	ldr	r3, [pc, #300]	@ (800e00c <USBD_CDC_Init+0x1ec>)
 800dee0:	781b      	ldrb	r3, [r3, #0]
 800dee2:	f003 020f 	and.w	r2, r3, #15
 800dee6:	6879      	ldr	r1, [r7, #4]
 800dee8:	4613      	mov	r3, r2
 800deea:	009b      	lsls	r3, r3, #2
 800deec:	4413      	add	r3, r2
 800deee:	009b      	lsls	r3, r3, #2
 800def0:	440b      	add	r3, r1
 800def2:	331c      	adds	r3, #28
 800def4:	2210      	movs	r2, #16
 800def6:	601a      	str	r2, [r3, #0]
 800def8:	e035      	b.n	800df66 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800defa:	4b42      	ldr	r3, [pc, #264]	@ (800e004 <USBD_CDC_Init+0x1e4>)
 800defc:	7819      	ldrb	r1, [r3, #0]
 800defe:	2340      	movs	r3, #64	@ 0x40
 800df00:	2202      	movs	r2, #2
 800df02:	6878      	ldr	r0, [r7, #4]
 800df04:	f002 fb45 	bl	8010592 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800df08:	4b3e      	ldr	r3, [pc, #248]	@ (800e004 <USBD_CDC_Init+0x1e4>)
 800df0a:	781b      	ldrb	r3, [r3, #0]
 800df0c:	f003 020f 	and.w	r2, r3, #15
 800df10:	6879      	ldr	r1, [r7, #4]
 800df12:	4613      	mov	r3, r2
 800df14:	009b      	lsls	r3, r3, #2
 800df16:	4413      	add	r3, r2
 800df18:	009b      	lsls	r3, r3, #2
 800df1a:	440b      	add	r3, r1
 800df1c:	3323      	adds	r3, #35	@ 0x23
 800df1e:	2201      	movs	r2, #1
 800df20:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800df22:	4b39      	ldr	r3, [pc, #228]	@ (800e008 <USBD_CDC_Init+0x1e8>)
 800df24:	7819      	ldrb	r1, [r3, #0]
 800df26:	2340      	movs	r3, #64	@ 0x40
 800df28:	2202      	movs	r2, #2
 800df2a:	6878      	ldr	r0, [r7, #4]
 800df2c:	f002 fb31 	bl	8010592 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800df30:	4b35      	ldr	r3, [pc, #212]	@ (800e008 <USBD_CDC_Init+0x1e8>)
 800df32:	781b      	ldrb	r3, [r3, #0]
 800df34:	f003 020f 	and.w	r2, r3, #15
 800df38:	6879      	ldr	r1, [r7, #4]
 800df3a:	4613      	mov	r3, r2
 800df3c:	009b      	lsls	r3, r3, #2
 800df3e:	4413      	add	r3, r2
 800df40:	009b      	lsls	r3, r3, #2
 800df42:	440b      	add	r3, r1
 800df44:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800df48:	2201      	movs	r2, #1
 800df4a:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800df4c:	4b2f      	ldr	r3, [pc, #188]	@ (800e00c <USBD_CDC_Init+0x1ec>)
 800df4e:	781b      	ldrb	r3, [r3, #0]
 800df50:	f003 020f 	and.w	r2, r3, #15
 800df54:	6879      	ldr	r1, [r7, #4]
 800df56:	4613      	mov	r3, r2
 800df58:	009b      	lsls	r3, r3, #2
 800df5a:	4413      	add	r3, r2
 800df5c:	009b      	lsls	r3, r3, #2
 800df5e:	440b      	add	r3, r1
 800df60:	331c      	adds	r3, #28
 800df62:	2210      	movs	r2, #16
 800df64:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800df66:	4b29      	ldr	r3, [pc, #164]	@ (800e00c <USBD_CDC_Init+0x1ec>)
 800df68:	7819      	ldrb	r1, [r3, #0]
 800df6a:	2308      	movs	r3, #8
 800df6c:	2203      	movs	r2, #3
 800df6e:	6878      	ldr	r0, [r7, #4]
 800df70:	f002 fb0f 	bl	8010592 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800df74:	4b25      	ldr	r3, [pc, #148]	@ (800e00c <USBD_CDC_Init+0x1ec>)
 800df76:	781b      	ldrb	r3, [r3, #0]
 800df78:	f003 020f 	and.w	r2, r3, #15
 800df7c:	6879      	ldr	r1, [r7, #4]
 800df7e:	4613      	mov	r3, r2
 800df80:	009b      	lsls	r3, r3, #2
 800df82:	4413      	add	r3, r2
 800df84:	009b      	lsls	r3, r3, #2
 800df86:	440b      	add	r3, r1
 800df88:	3323      	adds	r3, #35	@ 0x23
 800df8a:	2201      	movs	r2, #1
 800df8c:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800df8e:	68fb      	ldr	r3, [r7, #12]
 800df90:	2200      	movs	r2, #0
 800df92:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800df9c:	687a      	ldr	r2, [r7, #4]
 800df9e:	33b0      	adds	r3, #176	@ 0xb0
 800dfa0:	009b      	lsls	r3, r3, #2
 800dfa2:	4413      	add	r3, r2
 800dfa4:	685b      	ldr	r3, [r3, #4]
 800dfa6:	681b      	ldr	r3, [r3, #0]
 800dfa8:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800dfaa:	68fb      	ldr	r3, [r7, #12]
 800dfac:	2200      	movs	r2, #0
 800dfae:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800dfb2:	68fb      	ldr	r3, [r7, #12]
 800dfb4:	2200      	movs	r2, #0
 800dfb6:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800dfba:	68fb      	ldr	r3, [r7, #12]
 800dfbc:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800dfc0:	2b00      	cmp	r3, #0
 800dfc2:	d101      	bne.n	800dfc8 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800dfc4:	2302      	movs	r3, #2
 800dfc6:	e018      	b.n	800dffa <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	7c1b      	ldrb	r3, [r3, #16]
 800dfcc:	2b00      	cmp	r3, #0
 800dfce:	d10a      	bne.n	800dfe6 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800dfd0:	4b0d      	ldr	r3, [pc, #52]	@ (800e008 <USBD_CDC_Init+0x1e8>)
 800dfd2:	7819      	ldrb	r1, [r3, #0]
 800dfd4:	68fb      	ldr	r3, [r7, #12]
 800dfd6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800dfda:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800dfde:	6878      	ldr	r0, [r7, #4]
 800dfe0:	f002 fbc6 	bl	8010770 <USBD_LL_PrepareReceive>
 800dfe4:	e008      	b.n	800dff8 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800dfe6:	4b08      	ldr	r3, [pc, #32]	@ (800e008 <USBD_CDC_Init+0x1e8>)
 800dfe8:	7819      	ldrb	r1, [r3, #0]
 800dfea:	68fb      	ldr	r3, [r7, #12]
 800dfec:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800dff0:	2340      	movs	r3, #64	@ 0x40
 800dff2:	6878      	ldr	r0, [r7, #4]
 800dff4:	f002 fbbc 	bl	8010770 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800dff8:	2300      	movs	r3, #0
}
 800dffa:	4618      	mov	r0, r3
 800dffc:	3710      	adds	r7, #16
 800dffe:	46bd      	mov	sp, r7
 800e000:	bd80      	pop	{r7, pc}
 800e002:	bf00      	nop
 800e004:	200000b7 	.word	0x200000b7
 800e008:	200000b8 	.word	0x200000b8
 800e00c:	200000b9 	.word	0x200000b9

0800e010 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e010:	b580      	push	{r7, lr}
 800e012:	b082      	sub	sp, #8
 800e014:	af00      	add	r7, sp, #0
 800e016:	6078      	str	r0, [r7, #4]
 800e018:	460b      	mov	r3, r1
 800e01a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800e01c:	4b3a      	ldr	r3, [pc, #232]	@ (800e108 <USBD_CDC_DeInit+0xf8>)
 800e01e:	781b      	ldrb	r3, [r3, #0]
 800e020:	4619      	mov	r1, r3
 800e022:	6878      	ldr	r0, [r7, #4]
 800e024:	f002 fadb 	bl	80105de <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800e028:	4b37      	ldr	r3, [pc, #220]	@ (800e108 <USBD_CDC_DeInit+0xf8>)
 800e02a:	781b      	ldrb	r3, [r3, #0]
 800e02c:	f003 020f 	and.w	r2, r3, #15
 800e030:	6879      	ldr	r1, [r7, #4]
 800e032:	4613      	mov	r3, r2
 800e034:	009b      	lsls	r3, r3, #2
 800e036:	4413      	add	r3, r2
 800e038:	009b      	lsls	r3, r3, #2
 800e03a:	440b      	add	r3, r1
 800e03c:	3323      	adds	r3, #35	@ 0x23
 800e03e:	2200      	movs	r2, #0
 800e040:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800e042:	4b32      	ldr	r3, [pc, #200]	@ (800e10c <USBD_CDC_DeInit+0xfc>)
 800e044:	781b      	ldrb	r3, [r3, #0]
 800e046:	4619      	mov	r1, r3
 800e048:	6878      	ldr	r0, [r7, #4]
 800e04a:	f002 fac8 	bl	80105de <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800e04e:	4b2f      	ldr	r3, [pc, #188]	@ (800e10c <USBD_CDC_DeInit+0xfc>)
 800e050:	781b      	ldrb	r3, [r3, #0]
 800e052:	f003 020f 	and.w	r2, r3, #15
 800e056:	6879      	ldr	r1, [r7, #4]
 800e058:	4613      	mov	r3, r2
 800e05a:	009b      	lsls	r3, r3, #2
 800e05c:	4413      	add	r3, r2
 800e05e:	009b      	lsls	r3, r3, #2
 800e060:	440b      	add	r3, r1
 800e062:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800e066:	2200      	movs	r2, #0
 800e068:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800e06a:	4b29      	ldr	r3, [pc, #164]	@ (800e110 <USBD_CDC_DeInit+0x100>)
 800e06c:	781b      	ldrb	r3, [r3, #0]
 800e06e:	4619      	mov	r1, r3
 800e070:	6878      	ldr	r0, [r7, #4]
 800e072:	f002 fab4 	bl	80105de <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800e076:	4b26      	ldr	r3, [pc, #152]	@ (800e110 <USBD_CDC_DeInit+0x100>)
 800e078:	781b      	ldrb	r3, [r3, #0]
 800e07a:	f003 020f 	and.w	r2, r3, #15
 800e07e:	6879      	ldr	r1, [r7, #4]
 800e080:	4613      	mov	r3, r2
 800e082:	009b      	lsls	r3, r3, #2
 800e084:	4413      	add	r3, r2
 800e086:	009b      	lsls	r3, r3, #2
 800e088:	440b      	add	r3, r1
 800e08a:	3323      	adds	r3, #35	@ 0x23
 800e08c:	2200      	movs	r2, #0
 800e08e:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800e090:	4b1f      	ldr	r3, [pc, #124]	@ (800e110 <USBD_CDC_DeInit+0x100>)
 800e092:	781b      	ldrb	r3, [r3, #0]
 800e094:	f003 020f 	and.w	r2, r3, #15
 800e098:	6879      	ldr	r1, [r7, #4]
 800e09a:	4613      	mov	r3, r2
 800e09c:	009b      	lsls	r3, r3, #2
 800e09e:	4413      	add	r3, r2
 800e0a0:	009b      	lsls	r3, r3, #2
 800e0a2:	440b      	add	r3, r1
 800e0a4:	331c      	adds	r3, #28
 800e0a6:	2200      	movs	r2, #0
 800e0a8:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	32b0      	adds	r2, #176	@ 0xb0
 800e0b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	d01f      	beq.n	800e0fc <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e0c2:	687a      	ldr	r2, [r7, #4]
 800e0c4:	33b0      	adds	r3, #176	@ 0xb0
 800e0c6:	009b      	lsls	r3, r3, #2
 800e0c8:	4413      	add	r3, r2
 800e0ca:	685b      	ldr	r3, [r3, #4]
 800e0cc:	685b      	ldr	r3, [r3, #4]
 800e0ce:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	32b0      	adds	r2, #176	@ 0xb0
 800e0da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e0de:	4618      	mov	r0, r3
 800e0e0:	f002 fb88 	bl	80107f4 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	32b0      	adds	r2, #176	@ 0xb0
 800e0ee:	2100      	movs	r1, #0
 800e0f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	2200      	movs	r2, #0
 800e0f8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800e0fc:	2300      	movs	r3, #0
}
 800e0fe:	4618      	mov	r0, r3
 800e100:	3708      	adds	r7, #8
 800e102:	46bd      	mov	sp, r7
 800e104:	bd80      	pop	{r7, pc}
 800e106:	bf00      	nop
 800e108:	200000b7 	.word	0x200000b7
 800e10c:	200000b8 	.word	0x200000b8
 800e110:	200000b9 	.word	0x200000b9

0800e114 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800e114:	b580      	push	{r7, lr}
 800e116:	b086      	sub	sp, #24
 800e118:	af00      	add	r7, sp, #0
 800e11a:	6078      	str	r0, [r7, #4]
 800e11c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	32b0      	adds	r2, #176	@ 0xb0
 800e128:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e12c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800e12e:	2300      	movs	r3, #0
 800e130:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800e132:	2300      	movs	r3, #0
 800e134:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800e136:	2300      	movs	r3, #0
 800e138:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800e13a:	693b      	ldr	r3, [r7, #16]
 800e13c:	2b00      	cmp	r3, #0
 800e13e:	d101      	bne.n	800e144 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800e140:	2303      	movs	r3, #3
 800e142:	e0bf      	b.n	800e2c4 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e144:	683b      	ldr	r3, [r7, #0]
 800e146:	781b      	ldrb	r3, [r3, #0]
 800e148:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e14c:	2b00      	cmp	r3, #0
 800e14e:	d050      	beq.n	800e1f2 <USBD_CDC_Setup+0xde>
 800e150:	2b20      	cmp	r3, #32
 800e152:	f040 80af 	bne.w	800e2b4 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800e156:	683b      	ldr	r3, [r7, #0]
 800e158:	88db      	ldrh	r3, [r3, #6]
 800e15a:	2b00      	cmp	r3, #0
 800e15c:	d03a      	beq.n	800e1d4 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800e15e:	683b      	ldr	r3, [r7, #0]
 800e160:	781b      	ldrb	r3, [r3, #0]
 800e162:	b25b      	sxtb	r3, r3
 800e164:	2b00      	cmp	r3, #0
 800e166:	da1b      	bge.n	800e1a0 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e16e:	687a      	ldr	r2, [r7, #4]
 800e170:	33b0      	adds	r3, #176	@ 0xb0
 800e172:	009b      	lsls	r3, r3, #2
 800e174:	4413      	add	r3, r2
 800e176:	685b      	ldr	r3, [r3, #4]
 800e178:	689b      	ldr	r3, [r3, #8]
 800e17a:	683a      	ldr	r2, [r7, #0]
 800e17c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800e17e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800e180:	683a      	ldr	r2, [r7, #0]
 800e182:	88d2      	ldrh	r2, [r2, #6]
 800e184:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800e186:	683b      	ldr	r3, [r7, #0]
 800e188:	88db      	ldrh	r3, [r3, #6]
 800e18a:	2b07      	cmp	r3, #7
 800e18c:	bf28      	it	cs
 800e18e:	2307      	movcs	r3, #7
 800e190:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800e192:	693b      	ldr	r3, [r7, #16]
 800e194:	89fa      	ldrh	r2, [r7, #14]
 800e196:	4619      	mov	r1, r3
 800e198:	6878      	ldr	r0, [r7, #4]
 800e19a:	f001 fda9 	bl	800fcf0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800e19e:	e090      	b.n	800e2c2 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800e1a0:	683b      	ldr	r3, [r7, #0]
 800e1a2:	785a      	ldrb	r2, [r3, #1]
 800e1a4:	693b      	ldr	r3, [r7, #16]
 800e1a6:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800e1aa:	683b      	ldr	r3, [r7, #0]
 800e1ac:	88db      	ldrh	r3, [r3, #6]
 800e1ae:	2b3f      	cmp	r3, #63	@ 0x3f
 800e1b0:	d803      	bhi.n	800e1ba <USBD_CDC_Setup+0xa6>
 800e1b2:	683b      	ldr	r3, [r7, #0]
 800e1b4:	88db      	ldrh	r3, [r3, #6]
 800e1b6:	b2da      	uxtb	r2, r3
 800e1b8:	e000      	b.n	800e1bc <USBD_CDC_Setup+0xa8>
 800e1ba:	2240      	movs	r2, #64	@ 0x40
 800e1bc:	693b      	ldr	r3, [r7, #16]
 800e1be:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800e1c2:	6939      	ldr	r1, [r7, #16]
 800e1c4:	693b      	ldr	r3, [r7, #16]
 800e1c6:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800e1ca:	461a      	mov	r2, r3
 800e1cc:	6878      	ldr	r0, [r7, #4]
 800e1ce:	f001 fdbe 	bl	800fd4e <USBD_CtlPrepareRx>
      break;
 800e1d2:	e076      	b.n	800e2c2 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e1da:	687a      	ldr	r2, [r7, #4]
 800e1dc:	33b0      	adds	r3, #176	@ 0xb0
 800e1de:	009b      	lsls	r3, r3, #2
 800e1e0:	4413      	add	r3, r2
 800e1e2:	685b      	ldr	r3, [r3, #4]
 800e1e4:	689b      	ldr	r3, [r3, #8]
 800e1e6:	683a      	ldr	r2, [r7, #0]
 800e1e8:	7850      	ldrb	r0, [r2, #1]
 800e1ea:	2200      	movs	r2, #0
 800e1ec:	6839      	ldr	r1, [r7, #0]
 800e1ee:	4798      	blx	r3
      break;
 800e1f0:	e067      	b.n	800e2c2 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e1f2:	683b      	ldr	r3, [r7, #0]
 800e1f4:	785b      	ldrb	r3, [r3, #1]
 800e1f6:	2b0b      	cmp	r3, #11
 800e1f8:	d851      	bhi.n	800e29e <USBD_CDC_Setup+0x18a>
 800e1fa:	a201      	add	r2, pc, #4	@ (adr r2, 800e200 <USBD_CDC_Setup+0xec>)
 800e1fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e200:	0800e231 	.word	0x0800e231
 800e204:	0800e2ad 	.word	0x0800e2ad
 800e208:	0800e29f 	.word	0x0800e29f
 800e20c:	0800e29f 	.word	0x0800e29f
 800e210:	0800e29f 	.word	0x0800e29f
 800e214:	0800e29f 	.word	0x0800e29f
 800e218:	0800e29f 	.word	0x0800e29f
 800e21c:	0800e29f 	.word	0x0800e29f
 800e220:	0800e29f 	.word	0x0800e29f
 800e224:	0800e29f 	.word	0x0800e29f
 800e228:	0800e25b 	.word	0x0800e25b
 800e22c:	0800e285 	.word	0x0800e285
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e236:	b2db      	uxtb	r3, r3
 800e238:	2b03      	cmp	r3, #3
 800e23a:	d107      	bne.n	800e24c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800e23c:	f107 030a 	add.w	r3, r7, #10
 800e240:	2202      	movs	r2, #2
 800e242:	4619      	mov	r1, r3
 800e244:	6878      	ldr	r0, [r7, #4]
 800e246:	f001 fd53 	bl	800fcf0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e24a:	e032      	b.n	800e2b2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800e24c:	6839      	ldr	r1, [r7, #0]
 800e24e:	6878      	ldr	r0, [r7, #4]
 800e250:	f001 fcd1 	bl	800fbf6 <USBD_CtlError>
            ret = USBD_FAIL;
 800e254:	2303      	movs	r3, #3
 800e256:	75fb      	strb	r3, [r7, #23]
          break;
 800e258:	e02b      	b.n	800e2b2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e260:	b2db      	uxtb	r3, r3
 800e262:	2b03      	cmp	r3, #3
 800e264:	d107      	bne.n	800e276 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800e266:	f107 030d 	add.w	r3, r7, #13
 800e26a:	2201      	movs	r2, #1
 800e26c:	4619      	mov	r1, r3
 800e26e:	6878      	ldr	r0, [r7, #4]
 800e270:	f001 fd3e 	bl	800fcf0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e274:	e01d      	b.n	800e2b2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800e276:	6839      	ldr	r1, [r7, #0]
 800e278:	6878      	ldr	r0, [r7, #4]
 800e27a:	f001 fcbc 	bl	800fbf6 <USBD_CtlError>
            ret = USBD_FAIL;
 800e27e:	2303      	movs	r3, #3
 800e280:	75fb      	strb	r3, [r7, #23]
          break;
 800e282:	e016      	b.n	800e2b2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e28a:	b2db      	uxtb	r3, r3
 800e28c:	2b03      	cmp	r3, #3
 800e28e:	d00f      	beq.n	800e2b0 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800e290:	6839      	ldr	r1, [r7, #0]
 800e292:	6878      	ldr	r0, [r7, #4]
 800e294:	f001 fcaf 	bl	800fbf6 <USBD_CtlError>
            ret = USBD_FAIL;
 800e298:	2303      	movs	r3, #3
 800e29a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800e29c:	e008      	b.n	800e2b0 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800e29e:	6839      	ldr	r1, [r7, #0]
 800e2a0:	6878      	ldr	r0, [r7, #4]
 800e2a2:	f001 fca8 	bl	800fbf6 <USBD_CtlError>
          ret = USBD_FAIL;
 800e2a6:	2303      	movs	r3, #3
 800e2a8:	75fb      	strb	r3, [r7, #23]
          break;
 800e2aa:	e002      	b.n	800e2b2 <USBD_CDC_Setup+0x19e>
          break;
 800e2ac:	bf00      	nop
 800e2ae:	e008      	b.n	800e2c2 <USBD_CDC_Setup+0x1ae>
          break;
 800e2b0:	bf00      	nop
      }
      break;
 800e2b2:	e006      	b.n	800e2c2 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800e2b4:	6839      	ldr	r1, [r7, #0]
 800e2b6:	6878      	ldr	r0, [r7, #4]
 800e2b8:	f001 fc9d 	bl	800fbf6 <USBD_CtlError>
      ret = USBD_FAIL;
 800e2bc:	2303      	movs	r3, #3
 800e2be:	75fb      	strb	r3, [r7, #23]
      break;
 800e2c0:	bf00      	nop
  }

  return (uint8_t)ret;
 800e2c2:	7dfb      	ldrb	r3, [r7, #23]
}
 800e2c4:	4618      	mov	r0, r3
 800e2c6:	3718      	adds	r7, #24
 800e2c8:	46bd      	mov	sp, r7
 800e2ca:	bd80      	pop	{r7, pc}

0800e2cc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e2cc:	b580      	push	{r7, lr}
 800e2ce:	b084      	sub	sp, #16
 800e2d0:	af00      	add	r7, sp, #0
 800e2d2:	6078      	str	r0, [r7, #4]
 800e2d4:	460b      	mov	r3, r1
 800e2d6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800e2d8:	687b      	ldr	r3, [r7, #4]
 800e2da:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e2de:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e2e6:	687b      	ldr	r3, [r7, #4]
 800e2e8:	32b0      	adds	r2, #176	@ 0xb0
 800e2ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e2ee:	2b00      	cmp	r3, #0
 800e2f0:	d101      	bne.n	800e2f6 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800e2f2:	2303      	movs	r3, #3
 800e2f4:	e065      	b.n	800e3c2 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	32b0      	adds	r2, #176	@ 0xb0
 800e300:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e304:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800e306:	78fb      	ldrb	r3, [r7, #3]
 800e308:	f003 020f 	and.w	r2, r3, #15
 800e30c:	6879      	ldr	r1, [r7, #4]
 800e30e:	4613      	mov	r3, r2
 800e310:	009b      	lsls	r3, r3, #2
 800e312:	4413      	add	r3, r2
 800e314:	009b      	lsls	r3, r3, #2
 800e316:	440b      	add	r3, r1
 800e318:	3314      	adds	r3, #20
 800e31a:	681b      	ldr	r3, [r3, #0]
 800e31c:	2b00      	cmp	r3, #0
 800e31e:	d02f      	beq.n	800e380 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800e320:	78fb      	ldrb	r3, [r7, #3]
 800e322:	f003 020f 	and.w	r2, r3, #15
 800e326:	6879      	ldr	r1, [r7, #4]
 800e328:	4613      	mov	r3, r2
 800e32a:	009b      	lsls	r3, r3, #2
 800e32c:	4413      	add	r3, r2
 800e32e:	009b      	lsls	r3, r3, #2
 800e330:	440b      	add	r3, r1
 800e332:	3314      	adds	r3, #20
 800e334:	681a      	ldr	r2, [r3, #0]
 800e336:	78fb      	ldrb	r3, [r7, #3]
 800e338:	f003 010f 	and.w	r1, r3, #15
 800e33c:	68f8      	ldr	r0, [r7, #12]
 800e33e:	460b      	mov	r3, r1
 800e340:	00db      	lsls	r3, r3, #3
 800e342:	440b      	add	r3, r1
 800e344:	009b      	lsls	r3, r3, #2
 800e346:	4403      	add	r3, r0
 800e348:	331c      	adds	r3, #28
 800e34a:	681b      	ldr	r3, [r3, #0]
 800e34c:	fbb2 f1f3 	udiv	r1, r2, r3
 800e350:	fb01 f303 	mul.w	r3, r1, r3
 800e354:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800e356:	2b00      	cmp	r3, #0
 800e358:	d112      	bne.n	800e380 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800e35a:	78fb      	ldrb	r3, [r7, #3]
 800e35c:	f003 020f 	and.w	r2, r3, #15
 800e360:	6879      	ldr	r1, [r7, #4]
 800e362:	4613      	mov	r3, r2
 800e364:	009b      	lsls	r3, r3, #2
 800e366:	4413      	add	r3, r2
 800e368:	009b      	lsls	r3, r3, #2
 800e36a:	440b      	add	r3, r1
 800e36c:	3314      	adds	r3, #20
 800e36e:	2200      	movs	r2, #0
 800e370:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800e372:	78f9      	ldrb	r1, [r7, #3]
 800e374:	2300      	movs	r3, #0
 800e376:	2200      	movs	r2, #0
 800e378:	6878      	ldr	r0, [r7, #4]
 800e37a:	f002 f9d8 	bl	801072e <USBD_LL_Transmit>
 800e37e:	e01f      	b.n	800e3c0 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800e380:	68bb      	ldr	r3, [r7, #8]
 800e382:	2200      	movs	r2, #0
 800e384:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e38e:	687a      	ldr	r2, [r7, #4]
 800e390:	33b0      	adds	r3, #176	@ 0xb0
 800e392:	009b      	lsls	r3, r3, #2
 800e394:	4413      	add	r3, r2
 800e396:	685b      	ldr	r3, [r3, #4]
 800e398:	691b      	ldr	r3, [r3, #16]
 800e39a:	2b00      	cmp	r3, #0
 800e39c:	d010      	beq.n	800e3c0 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e3a4:	687a      	ldr	r2, [r7, #4]
 800e3a6:	33b0      	adds	r3, #176	@ 0xb0
 800e3a8:	009b      	lsls	r3, r3, #2
 800e3aa:	4413      	add	r3, r2
 800e3ac:	685b      	ldr	r3, [r3, #4]
 800e3ae:	691b      	ldr	r3, [r3, #16]
 800e3b0:	68ba      	ldr	r2, [r7, #8]
 800e3b2:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800e3b6:	68ba      	ldr	r2, [r7, #8]
 800e3b8:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800e3bc:	78fa      	ldrb	r2, [r7, #3]
 800e3be:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800e3c0:	2300      	movs	r3, #0
}
 800e3c2:	4618      	mov	r0, r3
 800e3c4:	3710      	adds	r7, #16
 800e3c6:	46bd      	mov	sp, r7
 800e3c8:	bd80      	pop	{r7, pc}

0800e3ca <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e3ca:	b580      	push	{r7, lr}
 800e3cc:	b084      	sub	sp, #16
 800e3ce:	af00      	add	r7, sp, #0
 800e3d0:	6078      	str	r0, [r7, #4]
 800e3d2:	460b      	mov	r3, r1
 800e3d4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	32b0      	adds	r2, #176	@ 0xb0
 800e3e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e3e4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	32b0      	adds	r2, #176	@ 0xb0
 800e3f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e3f4:	2b00      	cmp	r3, #0
 800e3f6:	d101      	bne.n	800e3fc <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800e3f8:	2303      	movs	r3, #3
 800e3fa:	e01a      	b.n	800e432 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800e3fc:	78fb      	ldrb	r3, [r7, #3]
 800e3fe:	4619      	mov	r1, r3
 800e400:	6878      	ldr	r0, [r7, #4]
 800e402:	f002 f9d6 	bl	80107b2 <USBD_LL_GetRxDataSize>
 800e406:	4602      	mov	r2, r0
 800e408:	68fb      	ldr	r3, [r7, #12]
 800e40a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e414:	687a      	ldr	r2, [r7, #4]
 800e416:	33b0      	adds	r3, #176	@ 0xb0
 800e418:	009b      	lsls	r3, r3, #2
 800e41a:	4413      	add	r3, r2
 800e41c:	685b      	ldr	r3, [r3, #4]
 800e41e:	68db      	ldr	r3, [r3, #12]
 800e420:	68fa      	ldr	r2, [r7, #12]
 800e422:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800e426:	68fa      	ldr	r2, [r7, #12]
 800e428:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800e42c:	4611      	mov	r1, r2
 800e42e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800e430:	2300      	movs	r3, #0
}
 800e432:	4618      	mov	r0, r3
 800e434:	3710      	adds	r7, #16
 800e436:	46bd      	mov	sp, r7
 800e438:	bd80      	pop	{r7, pc}

0800e43a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800e43a:	b580      	push	{r7, lr}
 800e43c:	b084      	sub	sp, #16
 800e43e:	af00      	add	r7, sp, #0
 800e440:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	32b0      	adds	r2, #176	@ 0xb0
 800e44c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e450:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e452:	68fb      	ldr	r3, [r7, #12]
 800e454:	2b00      	cmp	r3, #0
 800e456:	d101      	bne.n	800e45c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e458:	2303      	movs	r3, #3
 800e45a:	e024      	b.n	800e4a6 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e462:	687a      	ldr	r2, [r7, #4]
 800e464:	33b0      	adds	r3, #176	@ 0xb0
 800e466:	009b      	lsls	r3, r3, #2
 800e468:	4413      	add	r3, r2
 800e46a:	685b      	ldr	r3, [r3, #4]
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	d019      	beq.n	800e4a4 <USBD_CDC_EP0_RxReady+0x6a>
 800e470:	68fb      	ldr	r3, [r7, #12]
 800e472:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800e476:	2bff      	cmp	r3, #255	@ 0xff
 800e478:	d014      	beq.n	800e4a4 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e480:	687a      	ldr	r2, [r7, #4]
 800e482:	33b0      	adds	r3, #176	@ 0xb0
 800e484:	009b      	lsls	r3, r3, #2
 800e486:	4413      	add	r3, r2
 800e488:	685b      	ldr	r3, [r3, #4]
 800e48a:	689b      	ldr	r3, [r3, #8]
 800e48c:	68fa      	ldr	r2, [r7, #12]
 800e48e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800e492:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800e494:	68fa      	ldr	r2, [r7, #12]
 800e496:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800e49a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800e49c:	68fb      	ldr	r3, [r7, #12]
 800e49e:	22ff      	movs	r2, #255	@ 0xff
 800e4a0:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800e4a4:	2300      	movs	r3, #0
}
 800e4a6:	4618      	mov	r0, r3
 800e4a8:	3710      	adds	r7, #16
 800e4aa:	46bd      	mov	sp, r7
 800e4ac:	bd80      	pop	{r7, pc}
	...

0800e4b0 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800e4b0:	b580      	push	{r7, lr}
 800e4b2:	b086      	sub	sp, #24
 800e4b4:	af00      	add	r7, sp, #0
 800e4b6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800e4b8:	2182      	movs	r1, #130	@ 0x82
 800e4ba:	4818      	ldr	r0, [pc, #96]	@ (800e51c <USBD_CDC_GetFSCfgDesc+0x6c>)
 800e4bc:	f000 fd62 	bl	800ef84 <USBD_GetEpDesc>
 800e4c0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800e4c2:	2101      	movs	r1, #1
 800e4c4:	4815      	ldr	r0, [pc, #84]	@ (800e51c <USBD_CDC_GetFSCfgDesc+0x6c>)
 800e4c6:	f000 fd5d 	bl	800ef84 <USBD_GetEpDesc>
 800e4ca:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800e4cc:	2181      	movs	r1, #129	@ 0x81
 800e4ce:	4813      	ldr	r0, [pc, #76]	@ (800e51c <USBD_CDC_GetFSCfgDesc+0x6c>)
 800e4d0:	f000 fd58 	bl	800ef84 <USBD_GetEpDesc>
 800e4d4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800e4d6:	697b      	ldr	r3, [r7, #20]
 800e4d8:	2b00      	cmp	r3, #0
 800e4da:	d002      	beq.n	800e4e2 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800e4dc:	697b      	ldr	r3, [r7, #20]
 800e4de:	2210      	movs	r2, #16
 800e4e0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800e4e2:	693b      	ldr	r3, [r7, #16]
 800e4e4:	2b00      	cmp	r3, #0
 800e4e6:	d006      	beq.n	800e4f6 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e4e8:	693b      	ldr	r3, [r7, #16]
 800e4ea:	2200      	movs	r2, #0
 800e4ec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e4f0:	711a      	strb	r2, [r3, #4]
 800e4f2:	2200      	movs	r2, #0
 800e4f4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800e4f6:	68fb      	ldr	r3, [r7, #12]
 800e4f8:	2b00      	cmp	r3, #0
 800e4fa:	d006      	beq.n	800e50a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e4fc:	68fb      	ldr	r3, [r7, #12]
 800e4fe:	2200      	movs	r2, #0
 800e500:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e504:	711a      	strb	r2, [r3, #4]
 800e506:	2200      	movs	r2, #0
 800e508:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800e50a:	687b      	ldr	r3, [r7, #4]
 800e50c:	2243      	movs	r2, #67	@ 0x43
 800e50e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800e510:	4b02      	ldr	r3, [pc, #8]	@ (800e51c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800e512:	4618      	mov	r0, r3
 800e514:	3718      	adds	r7, #24
 800e516:	46bd      	mov	sp, r7
 800e518:	bd80      	pop	{r7, pc}
 800e51a:	bf00      	nop
 800e51c:	20000074 	.word	0x20000074

0800e520 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800e520:	b580      	push	{r7, lr}
 800e522:	b086      	sub	sp, #24
 800e524:	af00      	add	r7, sp, #0
 800e526:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800e528:	2182      	movs	r1, #130	@ 0x82
 800e52a:	4818      	ldr	r0, [pc, #96]	@ (800e58c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800e52c:	f000 fd2a 	bl	800ef84 <USBD_GetEpDesc>
 800e530:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800e532:	2101      	movs	r1, #1
 800e534:	4815      	ldr	r0, [pc, #84]	@ (800e58c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800e536:	f000 fd25 	bl	800ef84 <USBD_GetEpDesc>
 800e53a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800e53c:	2181      	movs	r1, #129	@ 0x81
 800e53e:	4813      	ldr	r0, [pc, #76]	@ (800e58c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800e540:	f000 fd20 	bl	800ef84 <USBD_GetEpDesc>
 800e544:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800e546:	697b      	ldr	r3, [r7, #20]
 800e548:	2b00      	cmp	r3, #0
 800e54a:	d002      	beq.n	800e552 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800e54c:	697b      	ldr	r3, [r7, #20]
 800e54e:	2210      	movs	r2, #16
 800e550:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800e552:	693b      	ldr	r3, [r7, #16]
 800e554:	2b00      	cmp	r3, #0
 800e556:	d006      	beq.n	800e566 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800e558:	693b      	ldr	r3, [r7, #16]
 800e55a:	2200      	movs	r2, #0
 800e55c:	711a      	strb	r2, [r3, #4]
 800e55e:	2200      	movs	r2, #0
 800e560:	f042 0202 	orr.w	r2, r2, #2
 800e564:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800e566:	68fb      	ldr	r3, [r7, #12]
 800e568:	2b00      	cmp	r3, #0
 800e56a:	d006      	beq.n	800e57a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800e56c:	68fb      	ldr	r3, [r7, #12]
 800e56e:	2200      	movs	r2, #0
 800e570:	711a      	strb	r2, [r3, #4]
 800e572:	2200      	movs	r2, #0
 800e574:	f042 0202 	orr.w	r2, r2, #2
 800e578:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800e57a:	687b      	ldr	r3, [r7, #4]
 800e57c:	2243      	movs	r2, #67	@ 0x43
 800e57e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800e580:	4b02      	ldr	r3, [pc, #8]	@ (800e58c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800e582:	4618      	mov	r0, r3
 800e584:	3718      	adds	r7, #24
 800e586:	46bd      	mov	sp, r7
 800e588:	bd80      	pop	{r7, pc}
 800e58a:	bf00      	nop
 800e58c:	20000074 	.word	0x20000074

0800e590 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800e590:	b580      	push	{r7, lr}
 800e592:	b086      	sub	sp, #24
 800e594:	af00      	add	r7, sp, #0
 800e596:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800e598:	2182      	movs	r1, #130	@ 0x82
 800e59a:	4818      	ldr	r0, [pc, #96]	@ (800e5fc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800e59c:	f000 fcf2 	bl	800ef84 <USBD_GetEpDesc>
 800e5a0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800e5a2:	2101      	movs	r1, #1
 800e5a4:	4815      	ldr	r0, [pc, #84]	@ (800e5fc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800e5a6:	f000 fced 	bl	800ef84 <USBD_GetEpDesc>
 800e5aa:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800e5ac:	2181      	movs	r1, #129	@ 0x81
 800e5ae:	4813      	ldr	r0, [pc, #76]	@ (800e5fc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800e5b0:	f000 fce8 	bl	800ef84 <USBD_GetEpDesc>
 800e5b4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800e5b6:	697b      	ldr	r3, [r7, #20]
 800e5b8:	2b00      	cmp	r3, #0
 800e5ba:	d002      	beq.n	800e5c2 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800e5bc:	697b      	ldr	r3, [r7, #20]
 800e5be:	2210      	movs	r2, #16
 800e5c0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800e5c2:	693b      	ldr	r3, [r7, #16]
 800e5c4:	2b00      	cmp	r3, #0
 800e5c6:	d006      	beq.n	800e5d6 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e5c8:	693b      	ldr	r3, [r7, #16]
 800e5ca:	2200      	movs	r2, #0
 800e5cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e5d0:	711a      	strb	r2, [r3, #4]
 800e5d2:	2200      	movs	r2, #0
 800e5d4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800e5d6:	68fb      	ldr	r3, [r7, #12]
 800e5d8:	2b00      	cmp	r3, #0
 800e5da:	d006      	beq.n	800e5ea <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e5dc:	68fb      	ldr	r3, [r7, #12]
 800e5de:	2200      	movs	r2, #0
 800e5e0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e5e4:	711a      	strb	r2, [r3, #4]
 800e5e6:	2200      	movs	r2, #0
 800e5e8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800e5ea:	687b      	ldr	r3, [r7, #4]
 800e5ec:	2243      	movs	r2, #67	@ 0x43
 800e5ee:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800e5f0:	4b02      	ldr	r3, [pc, #8]	@ (800e5fc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800e5f2:	4618      	mov	r0, r3
 800e5f4:	3718      	adds	r7, #24
 800e5f6:	46bd      	mov	sp, r7
 800e5f8:	bd80      	pop	{r7, pc}
 800e5fa:	bf00      	nop
 800e5fc:	20000074 	.word	0x20000074

0800e600 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800e600:	b480      	push	{r7}
 800e602:	b083      	sub	sp, #12
 800e604:	af00      	add	r7, sp, #0
 800e606:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800e608:	687b      	ldr	r3, [r7, #4]
 800e60a:	220a      	movs	r2, #10
 800e60c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800e60e:	4b03      	ldr	r3, [pc, #12]	@ (800e61c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800e610:	4618      	mov	r0, r3
 800e612:	370c      	adds	r7, #12
 800e614:	46bd      	mov	sp, r7
 800e616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e61a:	4770      	bx	lr
 800e61c:	20000030 	.word	0x20000030

0800e620 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800e620:	b480      	push	{r7}
 800e622:	b083      	sub	sp, #12
 800e624:	af00      	add	r7, sp, #0
 800e626:	6078      	str	r0, [r7, #4]
 800e628:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800e62a:	683b      	ldr	r3, [r7, #0]
 800e62c:	2b00      	cmp	r3, #0
 800e62e:	d101      	bne.n	800e634 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800e630:	2303      	movs	r3, #3
 800e632:	e009      	b.n	800e648 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e63a:	687a      	ldr	r2, [r7, #4]
 800e63c:	33b0      	adds	r3, #176	@ 0xb0
 800e63e:	009b      	lsls	r3, r3, #2
 800e640:	4413      	add	r3, r2
 800e642:	683a      	ldr	r2, [r7, #0]
 800e644:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800e646:	2300      	movs	r3, #0
}
 800e648:	4618      	mov	r0, r3
 800e64a:	370c      	adds	r7, #12
 800e64c:	46bd      	mov	sp, r7
 800e64e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e652:	4770      	bx	lr

0800e654 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800e654:	b480      	push	{r7}
 800e656:	b087      	sub	sp, #28
 800e658:	af00      	add	r7, sp, #0
 800e65a:	60f8      	str	r0, [r7, #12]
 800e65c:	60b9      	str	r1, [r7, #8]
 800e65e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e660:	68fb      	ldr	r3, [r7, #12]
 800e662:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e666:	68fb      	ldr	r3, [r7, #12]
 800e668:	32b0      	adds	r2, #176	@ 0xb0
 800e66a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e66e:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800e670:	697b      	ldr	r3, [r7, #20]
 800e672:	2b00      	cmp	r3, #0
 800e674:	d101      	bne.n	800e67a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800e676:	2303      	movs	r3, #3
 800e678:	e008      	b.n	800e68c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800e67a:	697b      	ldr	r3, [r7, #20]
 800e67c:	68ba      	ldr	r2, [r7, #8]
 800e67e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800e682:	697b      	ldr	r3, [r7, #20]
 800e684:	687a      	ldr	r2, [r7, #4]
 800e686:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800e68a:	2300      	movs	r3, #0
}
 800e68c:	4618      	mov	r0, r3
 800e68e:	371c      	adds	r7, #28
 800e690:	46bd      	mov	sp, r7
 800e692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e696:	4770      	bx	lr

0800e698 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800e698:	b480      	push	{r7}
 800e69a:	b085      	sub	sp, #20
 800e69c:	af00      	add	r7, sp, #0
 800e69e:	6078      	str	r0, [r7, #4]
 800e6a0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	32b0      	adds	r2, #176	@ 0xb0
 800e6ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e6b0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e6b2:	68fb      	ldr	r3, [r7, #12]
 800e6b4:	2b00      	cmp	r3, #0
 800e6b6:	d101      	bne.n	800e6bc <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800e6b8:	2303      	movs	r3, #3
 800e6ba:	e004      	b.n	800e6c6 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800e6bc:	68fb      	ldr	r3, [r7, #12]
 800e6be:	683a      	ldr	r2, [r7, #0]
 800e6c0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800e6c4:	2300      	movs	r3, #0
}
 800e6c6:	4618      	mov	r0, r3
 800e6c8:	3714      	adds	r7, #20
 800e6ca:	46bd      	mov	sp, r7
 800e6cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6d0:	4770      	bx	lr
	...

0800e6d4 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800e6d4:	b580      	push	{r7, lr}
 800e6d6:	b084      	sub	sp, #16
 800e6d8:	af00      	add	r7, sp, #0
 800e6da:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e6e2:	687b      	ldr	r3, [r7, #4]
 800e6e4:	32b0      	adds	r2, #176	@ 0xb0
 800e6e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e6ea:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800e6ec:	2301      	movs	r3, #1
 800e6ee:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800e6f0:	68bb      	ldr	r3, [r7, #8]
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	d101      	bne.n	800e6fa <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800e6f6:	2303      	movs	r3, #3
 800e6f8:	e025      	b.n	800e746 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800e6fa:	68bb      	ldr	r3, [r7, #8]
 800e6fc:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800e700:	2b00      	cmp	r3, #0
 800e702:	d11f      	bne.n	800e744 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800e704:	68bb      	ldr	r3, [r7, #8]
 800e706:	2201      	movs	r2, #1
 800e708:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800e70c:	4b10      	ldr	r3, [pc, #64]	@ (800e750 <USBD_CDC_TransmitPacket+0x7c>)
 800e70e:	781b      	ldrb	r3, [r3, #0]
 800e710:	f003 020f 	and.w	r2, r3, #15
 800e714:	68bb      	ldr	r3, [r7, #8]
 800e716:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800e71a:	6878      	ldr	r0, [r7, #4]
 800e71c:	4613      	mov	r3, r2
 800e71e:	009b      	lsls	r3, r3, #2
 800e720:	4413      	add	r3, r2
 800e722:	009b      	lsls	r3, r3, #2
 800e724:	4403      	add	r3, r0
 800e726:	3314      	adds	r3, #20
 800e728:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800e72a:	4b09      	ldr	r3, [pc, #36]	@ (800e750 <USBD_CDC_TransmitPacket+0x7c>)
 800e72c:	7819      	ldrb	r1, [r3, #0]
 800e72e:	68bb      	ldr	r3, [r7, #8]
 800e730:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800e734:	68bb      	ldr	r3, [r7, #8]
 800e736:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800e73a:	6878      	ldr	r0, [r7, #4]
 800e73c:	f001 fff7 	bl	801072e <USBD_LL_Transmit>

    ret = USBD_OK;
 800e740:	2300      	movs	r3, #0
 800e742:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800e744:	7bfb      	ldrb	r3, [r7, #15]
}
 800e746:	4618      	mov	r0, r3
 800e748:	3710      	adds	r7, #16
 800e74a:	46bd      	mov	sp, r7
 800e74c:	bd80      	pop	{r7, pc}
 800e74e:	bf00      	nop
 800e750:	200000b7 	.word	0x200000b7

0800e754 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800e754:	b580      	push	{r7, lr}
 800e756:	b084      	sub	sp, #16
 800e758:	af00      	add	r7, sp, #0
 800e75a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e762:	687b      	ldr	r3, [r7, #4]
 800e764:	32b0      	adds	r2, #176	@ 0xb0
 800e766:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e76a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800e76c:	687b      	ldr	r3, [r7, #4]
 800e76e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	32b0      	adds	r2, #176	@ 0xb0
 800e776:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e77a:	2b00      	cmp	r3, #0
 800e77c:	d101      	bne.n	800e782 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800e77e:	2303      	movs	r3, #3
 800e780:	e018      	b.n	800e7b4 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e782:	687b      	ldr	r3, [r7, #4]
 800e784:	7c1b      	ldrb	r3, [r3, #16]
 800e786:	2b00      	cmp	r3, #0
 800e788:	d10a      	bne.n	800e7a0 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800e78a:	4b0c      	ldr	r3, [pc, #48]	@ (800e7bc <USBD_CDC_ReceivePacket+0x68>)
 800e78c:	7819      	ldrb	r1, [r3, #0]
 800e78e:	68fb      	ldr	r3, [r7, #12]
 800e790:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e794:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e798:	6878      	ldr	r0, [r7, #4]
 800e79a:	f001 ffe9 	bl	8010770 <USBD_LL_PrepareReceive>
 800e79e:	e008      	b.n	800e7b2 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800e7a0:	4b06      	ldr	r3, [pc, #24]	@ (800e7bc <USBD_CDC_ReceivePacket+0x68>)
 800e7a2:	7819      	ldrb	r1, [r3, #0]
 800e7a4:	68fb      	ldr	r3, [r7, #12]
 800e7a6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e7aa:	2340      	movs	r3, #64	@ 0x40
 800e7ac:	6878      	ldr	r0, [r7, #4]
 800e7ae:	f001 ffdf 	bl	8010770 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800e7b2:	2300      	movs	r3, #0
}
 800e7b4:	4618      	mov	r0, r3
 800e7b6:	3710      	adds	r7, #16
 800e7b8:	46bd      	mov	sp, r7
 800e7ba:	bd80      	pop	{r7, pc}
 800e7bc:	200000b8 	.word	0x200000b8

0800e7c0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800e7c0:	b580      	push	{r7, lr}
 800e7c2:	b086      	sub	sp, #24
 800e7c4:	af00      	add	r7, sp, #0
 800e7c6:	60f8      	str	r0, [r7, #12]
 800e7c8:	60b9      	str	r1, [r7, #8]
 800e7ca:	4613      	mov	r3, r2
 800e7cc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800e7ce:	68fb      	ldr	r3, [r7, #12]
 800e7d0:	2b00      	cmp	r3, #0
 800e7d2:	d101      	bne.n	800e7d8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800e7d4:	2303      	movs	r3, #3
 800e7d6:	e01f      	b.n	800e818 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800e7d8:	68fb      	ldr	r3, [r7, #12]
 800e7da:	2200      	movs	r2, #0
 800e7dc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800e7e0:	68fb      	ldr	r3, [r7, #12]
 800e7e2:	2200      	movs	r2, #0
 800e7e4:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800e7e8:	68fb      	ldr	r3, [r7, #12]
 800e7ea:	2200      	movs	r2, #0
 800e7ec:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800e7f0:	68bb      	ldr	r3, [r7, #8]
 800e7f2:	2b00      	cmp	r3, #0
 800e7f4:	d003      	beq.n	800e7fe <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800e7f6:	68fb      	ldr	r3, [r7, #12]
 800e7f8:	68ba      	ldr	r2, [r7, #8]
 800e7fa:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e7fe:	68fb      	ldr	r3, [r7, #12]
 800e800:	2201      	movs	r2, #1
 800e802:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800e806:	68fb      	ldr	r3, [r7, #12]
 800e808:	79fa      	ldrb	r2, [r7, #7]
 800e80a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800e80c:	68f8      	ldr	r0, [r7, #12]
 800e80e:	f001 fe59 	bl	80104c4 <USBD_LL_Init>
 800e812:	4603      	mov	r3, r0
 800e814:	75fb      	strb	r3, [r7, #23]

  return ret;
 800e816:	7dfb      	ldrb	r3, [r7, #23]
}
 800e818:	4618      	mov	r0, r3
 800e81a:	3718      	adds	r7, #24
 800e81c:	46bd      	mov	sp, r7
 800e81e:	bd80      	pop	{r7, pc}

0800e820 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800e820:	b580      	push	{r7, lr}
 800e822:	b084      	sub	sp, #16
 800e824:	af00      	add	r7, sp, #0
 800e826:	6078      	str	r0, [r7, #4]
 800e828:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e82a:	2300      	movs	r3, #0
 800e82c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800e82e:	683b      	ldr	r3, [r7, #0]
 800e830:	2b00      	cmp	r3, #0
 800e832:	d101      	bne.n	800e838 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800e834:	2303      	movs	r3, #3
 800e836:	e025      	b.n	800e884 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	683a      	ldr	r2, [r7, #0]
 800e83c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e846:	687b      	ldr	r3, [r7, #4]
 800e848:	32ae      	adds	r2, #174	@ 0xae
 800e84a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e84e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e850:	2b00      	cmp	r3, #0
 800e852:	d00f      	beq.n	800e874 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	32ae      	adds	r2, #174	@ 0xae
 800e85e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e862:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e864:	f107 020e 	add.w	r2, r7, #14
 800e868:	4610      	mov	r0, r2
 800e86a:	4798      	blx	r3
 800e86c:	4602      	mov	r2, r0
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e87a:	1c5a      	adds	r2, r3, #1
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800e882:	2300      	movs	r3, #0
}
 800e884:	4618      	mov	r0, r3
 800e886:	3710      	adds	r7, #16
 800e888:	46bd      	mov	sp, r7
 800e88a:	bd80      	pop	{r7, pc}

0800e88c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800e88c:	b580      	push	{r7, lr}
 800e88e:	b082      	sub	sp, #8
 800e890:	af00      	add	r7, sp, #0
 800e892:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800e894:	6878      	ldr	r0, [r7, #4]
 800e896:	f001 fe61 	bl	801055c <USBD_LL_Start>
 800e89a:	4603      	mov	r3, r0
}
 800e89c:	4618      	mov	r0, r3
 800e89e:	3708      	adds	r7, #8
 800e8a0:	46bd      	mov	sp, r7
 800e8a2:	bd80      	pop	{r7, pc}

0800e8a4 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800e8a4:	b480      	push	{r7}
 800e8a6:	b083      	sub	sp, #12
 800e8a8:	af00      	add	r7, sp, #0
 800e8aa:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e8ac:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800e8ae:	4618      	mov	r0, r3
 800e8b0:	370c      	adds	r7, #12
 800e8b2:	46bd      	mov	sp, r7
 800e8b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8b8:	4770      	bx	lr

0800e8ba <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e8ba:	b580      	push	{r7, lr}
 800e8bc:	b084      	sub	sp, #16
 800e8be:	af00      	add	r7, sp, #0
 800e8c0:	6078      	str	r0, [r7, #4]
 800e8c2:	460b      	mov	r3, r1
 800e8c4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800e8c6:	2300      	movs	r3, #0
 800e8c8:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e8d0:	2b00      	cmp	r3, #0
 800e8d2:	d009      	beq.n	800e8e8 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e8da:	681b      	ldr	r3, [r3, #0]
 800e8dc:	78fa      	ldrb	r2, [r7, #3]
 800e8de:	4611      	mov	r1, r2
 800e8e0:	6878      	ldr	r0, [r7, #4]
 800e8e2:	4798      	blx	r3
 800e8e4:	4603      	mov	r3, r0
 800e8e6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800e8e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800e8ea:	4618      	mov	r0, r3
 800e8ec:	3710      	adds	r7, #16
 800e8ee:	46bd      	mov	sp, r7
 800e8f0:	bd80      	pop	{r7, pc}

0800e8f2 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e8f2:	b580      	push	{r7, lr}
 800e8f4:	b084      	sub	sp, #16
 800e8f6:	af00      	add	r7, sp, #0
 800e8f8:	6078      	str	r0, [r7, #4]
 800e8fa:	460b      	mov	r3, r1
 800e8fc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800e8fe:	2300      	movs	r3, #0
 800e900:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800e902:	687b      	ldr	r3, [r7, #4]
 800e904:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e908:	685b      	ldr	r3, [r3, #4]
 800e90a:	78fa      	ldrb	r2, [r7, #3]
 800e90c:	4611      	mov	r1, r2
 800e90e:	6878      	ldr	r0, [r7, #4]
 800e910:	4798      	blx	r3
 800e912:	4603      	mov	r3, r0
 800e914:	2b00      	cmp	r3, #0
 800e916:	d001      	beq.n	800e91c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800e918:	2303      	movs	r3, #3
 800e91a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800e91c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e91e:	4618      	mov	r0, r3
 800e920:	3710      	adds	r7, #16
 800e922:	46bd      	mov	sp, r7
 800e924:	bd80      	pop	{r7, pc}

0800e926 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800e926:	b580      	push	{r7, lr}
 800e928:	b084      	sub	sp, #16
 800e92a:	af00      	add	r7, sp, #0
 800e92c:	6078      	str	r0, [r7, #4]
 800e92e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e936:	6839      	ldr	r1, [r7, #0]
 800e938:	4618      	mov	r0, r3
 800e93a:	f001 f922 	bl	800fb82 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	2201      	movs	r2, #1
 800e942:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800e94c:	461a      	mov	r2, r3
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800e95a:	f003 031f 	and.w	r3, r3, #31
 800e95e:	2b02      	cmp	r3, #2
 800e960:	d01a      	beq.n	800e998 <USBD_LL_SetupStage+0x72>
 800e962:	2b02      	cmp	r3, #2
 800e964:	d822      	bhi.n	800e9ac <USBD_LL_SetupStage+0x86>
 800e966:	2b00      	cmp	r3, #0
 800e968:	d002      	beq.n	800e970 <USBD_LL_SetupStage+0x4a>
 800e96a:	2b01      	cmp	r3, #1
 800e96c:	d00a      	beq.n	800e984 <USBD_LL_SetupStage+0x5e>
 800e96e:	e01d      	b.n	800e9ac <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e976:	4619      	mov	r1, r3
 800e978:	6878      	ldr	r0, [r7, #4]
 800e97a:	f000 fb77 	bl	800f06c <USBD_StdDevReq>
 800e97e:	4603      	mov	r3, r0
 800e980:	73fb      	strb	r3, [r7, #15]
      break;
 800e982:	e020      	b.n	800e9c6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e98a:	4619      	mov	r1, r3
 800e98c:	6878      	ldr	r0, [r7, #4]
 800e98e:	f000 fbdf 	bl	800f150 <USBD_StdItfReq>
 800e992:	4603      	mov	r3, r0
 800e994:	73fb      	strb	r3, [r7, #15]
      break;
 800e996:	e016      	b.n	800e9c6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800e998:	687b      	ldr	r3, [r7, #4]
 800e99a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e99e:	4619      	mov	r1, r3
 800e9a0:	6878      	ldr	r0, [r7, #4]
 800e9a2:	f000 fc41 	bl	800f228 <USBD_StdEPReq>
 800e9a6:	4603      	mov	r3, r0
 800e9a8:	73fb      	strb	r3, [r7, #15]
      break;
 800e9aa:	e00c      	b.n	800e9c6 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800e9b2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800e9b6:	b2db      	uxtb	r3, r3
 800e9b8:	4619      	mov	r1, r3
 800e9ba:	6878      	ldr	r0, [r7, #4]
 800e9bc:	f001 fe2e 	bl	801061c <USBD_LL_StallEP>
 800e9c0:	4603      	mov	r3, r0
 800e9c2:	73fb      	strb	r3, [r7, #15]
      break;
 800e9c4:	bf00      	nop
  }

  return ret;
 800e9c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800e9c8:	4618      	mov	r0, r3
 800e9ca:	3710      	adds	r7, #16
 800e9cc:	46bd      	mov	sp, r7
 800e9ce:	bd80      	pop	{r7, pc}

0800e9d0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800e9d0:	b580      	push	{r7, lr}
 800e9d2:	b086      	sub	sp, #24
 800e9d4:	af00      	add	r7, sp, #0
 800e9d6:	60f8      	str	r0, [r7, #12]
 800e9d8:	460b      	mov	r3, r1
 800e9da:	607a      	str	r2, [r7, #4]
 800e9dc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800e9de:	2300      	movs	r3, #0
 800e9e0:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800e9e2:	7afb      	ldrb	r3, [r7, #11]
 800e9e4:	2b00      	cmp	r3, #0
 800e9e6:	d177      	bne.n	800ead8 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800e9e8:	68fb      	ldr	r3, [r7, #12]
 800e9ea:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800e9ee:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800e9f0:	68fb      	ldr	r3, [r7, #12]
 800e9f2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800e9f6:	2b03      	cmp	r3, #3
 800e9f8:	f040 80a1 	bne.w	800eb3e <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800e9fc:	693b      	ldr	r3, [r7, #16]
 800e9fe:	685b      	ldr	r3, [r3, #4]
 800ea00:	693a      	ldr	r2, [r7, #16]
 800ea02:	8992      	ldrh	r2, [r2, #12]
 800ea04:	4293      	cmp	r3, r2
 800ea06:	d91c      	bls.n	800ea42 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800ea08:	693b      	ldr	r3, [r7, #16]
 800ea0a:	685b      	ldr	r3, [r3, #4]
 800ea0c:	693a      	ldr	r2, [r7, #16]
 800ea0e:	8992      	ldrh	r2, [r2, #12]
 800ea10:	1a9a      	subs	r2, r3, r2
 800ea12:	693b      	ldr	r3, [r7, #16]
 800ea14:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800ea16:	693b      	ldr	r3, [r7, #16]
 800ea18:	691b      	ldr	r3, [r3, #16]
 800ea1a:	693a      	ldr	r2, [r7, #16]
 800ea1c:	8992      	ldrh	r2, [r2, #12]
 800ea1e:	441a      	add	r2, r3
 800ea20:	693b      	ldr	r3, [r7, #16]
 800ea22:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800ea24:	693b      	ldr	r3, [r7, #16]
 800ea26:	6919      	ldr	r1, [r3, #16]
 800ea28:	693b      	ldr	r3, [r7, #16]
 800ea2a:	899b      	ldrh	r3, [r3, #12]
 800ea2c:	461a      	mov	r2, r3
 800ea2e:	693b      	ldr	r3, [r7, #16]
 800ea30:	685b      	ldr	r3, [r3, #4]
 800ea32:	4293      	cmp	r3, r2
 800ea34:	bf38      	it	cc
 800ea36:	4613      	movcc	r3, r2
 800ea38:	461a      	mov	r2, r3
 800ea3a:	68f8      	ldr	r0, [r7, #12]
 800ea3c:	f001 f9a8 	bl	800fd90 <USBD_CtlContinueRx>
 800ea40:	e07d      	b.n	800eb3e <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800ea42:	68fb      	ldr	r3, [r7, #12]
 800ea44:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ea48:	f003 031f 	and.w	r3, r3, #31
 800ea4c:	2b02      	cmp	r3, #2
 800ea4e:	d014      	beq.n	800ea7a <USBD_LL_DataOutStage+0xaa>
 800ea50:	2b02      	cmp	r3, #2
 800ea52:	d81d      	bhi.n	800ea90 <USBD_LL_DataOutStage+0xc0>
 800ea54:	2b00      	cmp	r3, #0
 800ea56:	d002      	beq.n	800ea5e <USBD_LL_DataOutStage+0x8e>
 800ea58:	2b01      	cmp	r3, #1
 800ea5a:	d003      	beq.n	800ea64 <USBD_LL_DataOutStage+0x94>
 800ea5c:	e018      	b.n	800ea90 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800ea5e:	2300      	movs	r3, #0
 800ea60:	75bb      	strb	r3, [r7, #22]
            break;
 800ea62:	e018      	b.n	800ea96 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800ea64:	68fb      	ldr	r3, [r7, #12]
 800ea66:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800ea6a:	b2db      	uxtb	r3, r3
 800ea6c:	4619      	mov	r1, r3
 800ea6e:	68f8      	ldr	r0, [r7, #12]
 800ea70:	f000 fa6e 	bl	800ef50 <USBD_CoreFindIF>
 800ea74:	4603      	mov	r3, r0
 800ea76:	75bb      	strb	r3, [r7, #22]
            break;
 800ea78:	e00d      	b.n	800ea96 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800ea7a:	68fb      	ldr	r3, [r7, #12]
 800ea7c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800ea80:	b2db      	uxtb	r3, r3
 800ea82:	4619      	mov	r1, r3
 800ea84:	68f8      	ldr	r0, [r7, #12]
 800ea86:	f000 fa70 	bl	800ef6a <USBD_CoreFindEP>
 800ea8a:	4603      	mov	r3, r0
 800ea8c:	75bb      	strb	r3, [r7, #22]
            break;
 800ea8e:	e002      	b.n	800ea96 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800ea90:	2300      	movs	r3, #0
 800ea92:	75bb      	strb	r3, [r7, #22]
            break;
 800ea94:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800ea96:	7dbb      	ldrb	r3, [r7, #22]
 800ea98:	2b00      	cmp	r3, #0
 800ea9a:	d119      	bne.n	800ead0 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ea9c:	68fb      	ldr	r3, [r7, #12]
 800ea9e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eaa2:	b2db      	uxtb	r3, r3
 800eaa4:	2b03      	cmp	r3, #3
 800eaa6:	d113      	bne.n	800ead0 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800eaa8:	7dba      	ldrb	r2, [r7, #22]
 800eaaa:	68fb      	ldr	r3, [r7, #12]
 800eaac:	32ae      	adds	r2, #174	@ 0xae
 800eaae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eab2:	691b      	ldr	r3, [r3, #16]
 800eab4:	2b00      	cmp	r3, #0
 800eab6:	d00b      	beq.n	800ead0 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800eab8:	7dba      	ldrb	r2, [r7, #22]
 800eaba:	68fb      	ldr	r3, [r7, #12]
 800eabc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800eac0:	7dba      	ldrb	r2, [r7, #22]
 800eac2:	68fb      	ldr	r3, [r7, #12]
 800eac4:	32ae      	adds	r2, #174	@ 0xae
 800eac6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eaca:	691b      	ldr	r3, [r3, #16]
 800eacc:	68f8      	ldr	r0, [r7, #12]
 800eace:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800ead0:	68f8      	ldr	r0, [r7, #12]
 800ead2:	f001 f96e 	bl	800fdb2 <USBD_CtlSendStatus>
 800ead6:	e032      	b.n	800eb3e <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800ead8:	7afb      	ldrb	r3, [r7, #11]
 800eada:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800eade:	b2db      	uxtb	r3, r3
 800eae0:	4619      	mov	r1, r3
 800eae2:	68f8      	ldr	r0, [r7, #12]
 800eae4:	f000 fa41 	bl	800ef6a <USBD_CoreFindEP>
 800eae8:	4603      	mov	r3, r0
 800eaea:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800eaec:	7dbb      	ldrb	r3, [r7, #22]
 800eaee:	2bff      	cmp	r3, #255	@ 0xff
 800eaf0:	d025      	beq.n	800eb3e <USBD_LL_DataOutStage+0x16e>
 800eaf2:	7dbb      	ldrb	r3, [r7, #22]
 800eaf4:	2b00      	cmp	r3, #0
 800eaf6:	d122      	bne.n	800eb3e <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eaf8:	68fb      	ldr	r3, [r7, #12]
 800eafa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eafe:	b2db      	uxtb	r3, r3
 800eb00:	2b03      	cmp	r3, #3
 800eb02:	d117      	bne.n	800eb34 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800eb04:	7dba      	ldrb	r2, [r7, #22]
 800eb06:	68fb      	ldr	r3, [r7, #12]
 800eb08:	32ae      	adds	r2, #174	@ 0xae
 800eb0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eb0e:	699b      	ldr	r3, [r3, #24]
 800eb10:	2b00      	cmp	r3, #0
 800eb12:	d00f      	beq.n	800eb34 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800eb14:	7dba      	ldrb	r2, [r7, #22]
 800eb16:	68fb      	ldr	r3, [r7, #12]
 800eb18:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800eb1c:	7dba      	ldrb	r2, [r7, #22]
 800eb1e:	68fb      	ldr	r3, [r7, #12]
 800eb20:	32ae      	adds	r2, #174	@ 0xae
 800eb22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eb26:	699b      	ldr	r3, [r3, #24]
 800eb28:	7afa      	ldrb	r2, [r7, #11]
 800eb2a:	4611      	mov	r1, r2
 800eb2c:	68f8      	ldr	r0, [r7, #12]
 800eb2e:	4798      	blx	r3
 800eb30:	4603      	mov	r3, r0
 800eb32:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800eb34:	7dfb      	ldrb	r3, [r7, #23]
 800eb36:	2b00      	cmp	r3, #0
 800eb38:	d001      	beq.n	800eb3e <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800eb3a:	7dfb      	ldrb	r3, [r7, #23]
 800eb3c:	e000      	b.n	800eb40 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800eb3e:	2300      	movs	r3, #0
}
 800eb40:	4618      	mov	r0, r3
 800eb42:	3718      	adds	r7, #24
 800eb44:	46bd      	mov	sp, r7
 800eb46:	bd80      	pop	{r7, pc}

0800eb48 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800eb48:	b580      	push	{r7, lr}
 800eb4a:	b086      	sub	sp, #24
 800eb4c:	af00      	add	r7, sp, #0
 800eb4e:	60f8      	str	r0, [r7, #12]
 800eb50:	460b      	mov	r3, r1
 800eb52:	607a      	str	r2, [r7, #4]
 800eb54:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800eb56:	7afb      	ldrb	r3, [r7, #11]
 800eb58:	2b00      	cmp	r3, #0
 800eb5a:	d178      	bne.n	800ec4e <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800eb5c:	68fb      	ldr	r3, [r7, #12]
 800eb5e:	3314      	adds	r3, #20
 800eb60:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800eb62:	68fb      	ldr	r3, [r7, #12]
 800eb64:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800eb68:	2b02      	cmp	r3, #2
 800eb6a:	d163      	bne.n	800ec34 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800eb6c:	693b      	ldr	r3, [r7, #16]
 800eb6e:	685b      	ldr	r3, [r3, #4]
 800eb70:	693a      	ldr	r2, [r7, #16]
 800eb72:	8992      	ldrh	r2, [r2, #12]
 800eb74:	4293      	cmp	r3, r2
 800eb76:	d91c      	bls.n	800ebb2 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800eb78:	693b      	ldr	r3, [r7, #16]
 800eb7a:	685b      	ldr	r3, [r3, #4]
 800eb7c:	693a      	ldr	r2, [r7, #16]
 800eb7e:	8992      	ldrh	r2, [r2, #12]
 800eb80:	1a9a      	subs	r2, r3, r2
 800eb82:	693b      	ldr	r3, [r7, #16]
 800eb84:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800eb86:	693b      	ldr	r3, [r7, #16]
 800eb88:	691b      	ldr	r3, [r3, #16]
 800eb8a:	693a      	ldr	r2, [r7, #16]
 800eb8c:	8992      	ldrh	r2, [r2, #12]
 800eb8e:	441a      	add	r2, r3
 800eb90:	693b      	ldr	r3, [r7, #16]
 800eb92:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800eb94:	693b      	ldr	r3, [r7, #16]
 800eb96:	6919      	ldr	r1, [r3, #16]
 800eb98:	693b      	ldr	r3, [r7, #16]
 800eb9a:	685b      	ldr	r3, [r3, #4]
 800eb9c:	461a      	mov	r2, r3
 800eb9e:	68f8      	ldr	r0, [r7, #12]
 800eba0:	f001 f8c4 	bl	800fd2c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800eba4:	2300      	movs	r3, #0
 800eba6:	2200      	movs	r2, #0
 800eba8:	2100      	movs	r1, #0
 800ebaa:	68f8      	ldr	r0, [r7, #12]
 800ebac:	f001 fde0 	bl	8010770 <USBD_LL_PrepareReceive>
 800ebb0:	e040      	b.n	800ec34 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800ebb2:	693b      	ldr	r3, [r7, #16]
 800ebb4:	899b      	ldrh	r3, [r3, #12]
 800ebb6:	461a      	mov	r2, r3
 800ebb8:	693b      	ldr	r3, [r7, #16]
 800ebba:	685b      	ldr	r3, [r3, #4]
 800ebbc:	429a      	cmp	r2, r3
 800ebbe:	d11c      	bne.n	800ebfa <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800ebc0:	693b      	ldr	r3, [r7, #16]
 800ebc2:	681b      	ldr	r3, [r3, #0]
 800ebc4:	693a      	ldr	r2, [r7, #16]
 800ebc6:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800ebc8:	4293      	cmp	r3, r2
 800ebca:	d316      	bcc.n	800ebfa <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800ebcc:	693b      	ldr	r3, [r7, #16]
 800ebce:	681a      	ldr	r2, [r3, #0]
 800ebd0:	68fb      	ldr	r3, [r7, #12]
 800ebd2:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ebd6:	429a      	cmp	r2, r3
 800ebd8:	d20f      	bcs.n	800ebfa <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ebda:	2200      	movs	r2, #0
 800ebdc:	2100      	movs	r1, #0
 800ebde:	68f8      	ldr	r0, [r7, #12]
 800ebe0:	f001 f8a4 	bl	800fd2c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ebe4:	68fb      	ldr	r3, [r7, #12]
 800ebe6:	2200      	movs	r2, #0
 800ebe8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ebec:	2300      	movs	r3, #0
 800ebee:	2200      	movs	r2, #0
 800ebf0:	2100      	movs	r1, #0
 800ebf2:	68f8      	ldr	r0, [r7, #12]
 800ebf4:	f001 fdbc 	bl	8010770 <USBD_LL_PrepareReceive>
 800ebf8:	e01c      	b.n	800ec34 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ebfa:	68fb      	ldr	r3, [r7, #12]
 800ebfc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ec00:	b2db      	uxtb	r3, r3
 800ec02:	2b03      	cmp	r3, #3
 800ec04:	d10f      	bne.n	800ec26 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800ec06:	68fb      	ldr	r3, [r7, #12]
 800ec08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ec0c:	68db      	ldr	r3, [r3, #12]
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	d009      	beq.n	800ec26 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800ec12:	68fb      	ldr	r3, [r7, #12]
 800ec14:	2200      	movs	r2, #0
 800ec16:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800ec1a:	68fb      	ldr	r3, [r7, #12]
 800ec1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ec20:	68db      	ldr	r3, [r3, #12]
 800ec22:	68f8      	ldr	r0, [r7, #12]
 800ec24:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800ec26:	2180      	movs	r1, #128	@ 0x80
 800ec28:	68f8      	ldr	r0, [r7, #12]
 800ec2a:	f001 fcf7 	bl	801061c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800ec2e:	68f8      	ldr	r0, [r7, #12]
 800ec30:	f001 f8d2 	bl	800fdd8 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800ec34:	68fb      	ldr	r3, [r7, #12]
 800ec36:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800ec3a:	2b00      	cmp	r3, #0
 800ec3c:	d03a      	beq.n	800ecb4 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800ec3e:	68f8      	ldr	r0, [r7, #12]
 800ec40:	f7ff fe30 	bl	800e8a4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800ec44:	68fb      	ldr	r3, [r7, #12]
 800ec46:	2200      	movs	r2, #0
 800ec48:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800ec4c:	e032      	b.n	800ecb4 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800ec4e:	7afb      	ldrb	r3, [r7, #11]
 800ec50:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ec54:	b2db      	uxtb	r3, r3
 800ec56:	4619      	mov	r1, r3
 800ec58:	68f8      	ldr	r0, [r7, #12]
 800ec5a:	f000 f986 	bl	800ef6a <USBD_CoreFindEP>
 800ec5e:	4603      	mov	r3, r0
 800ec60:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ec62:	7dfb      	ldrb	r3, [r7, #23]
 800ec64:	2bff      	cmp	r3, #255	@ 0xff
 800ec66:	d025      	beq.n	800ecb4 <USBD_LL_DataInStage+0x16c>
 800ec68:	7dfb      	ldrb	r3, [r7, #23]
 800ec6a:	2b00      	cmp	r3, #0
 800ec6c:	d122      	bne.n	800ecb4 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ec6e:	68fb      	ldr	r3, [r7, #12]
 800ec70:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ec74:	b2db      	uxtb	r3, r3
 800ec76:	2b03      	cmp	r3, #3
 800ec78:	d11c      	bne.n	800ecb4 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800ec7a:	7dfa      	ldrb	r2, [r7, #23]
 800ec7c:	68fb      	ldr	r3, [r7, #12]
 800ec7e:	32ae      	adds	r2, #174	@ 0xae
 800ec80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ec84:	695b      	ldr	r3, [r3, #20]
 800ec86:	2b00      	cmp	r3, #0
 800ec88:	d014      	beq.n	800ecb4 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800ec8a:	7dfa      	ldrb	r2, [r7, #23]
 800ec8c:	68fb      	ldr	r3, [r7, #12]
 800ec8e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800ec92:	7dfa      	ldrb	r2, [r7, #23]
 800ec94:	68fb      	ldr	r3, [r7, #12]
 800ec96:	32ae      	adds	r2, #174	@ 0xae
 800ec98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ec9c:	695b      	ldr	r3, [r3, #20]
 800ec9e:	7afa      	ldrb	r2, [r7, #11]
 800eca0:	4611      	mov	r1, r2
 800eca2:	68f8      	ldr	r0, [r7, #12]
 800eca4:	4798      	blx	r3
 800eca6:	4603      	mov	r3, r0
 800eca8:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800ecaa:	7dbb      	ldrb	r3, [r7, #22]
 800ecac:	2b00      	cmp	r3, #0
 800ecae:	d001      	beq.n	800ecb4 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800ecb0:	7dbb      	ldrb	r3, [r7, #22]
 800ecb2:	e000      	b.n	800ecb6 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800ecb4:	2300      	movs	r3, #0
}
 800ecb6:	4618      	mov	r0, r3
 800ecb8:	3718      	adds	r7, #24
 800ecba:	46bd      	mov	sp, r7
 800ecbc:	bd80      	pop	{r7, pc}

0800ecbe <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800ecbe:	b580      	push	{r7, lr}
 800ecc0:	b084      	sub	sp, #16
 800ecc2:	af00      	add	r7, sp, #0
 800ecc4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800ecc6:	2300      	movs	r3, #0
 800ecc8:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	2201      	movs	r2, #1
 800ecce:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800ecd2:	687b      	ldr	r3, [r7, #4]
 800ecd4:	2200      	movs	r2, #0
 800ecd6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	2200      	movs	r2, #0
 800ecde:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	2200      	movs	r2, #0
 800ece4:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800ece8:	687b      	ldr	r3, [r7, #4]
 800ecea:	2200      	movs	r2, #0
 800ecec:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800ecf0:	687b      	ldr	r3, [r7, #4]
 800ecf2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	d014      	beq.n	800ed24 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ed00:	685b      	ldr	r3, [r3, #4]
 800ed02:	2b00      	cmp	r3, #0
 800ed04:	d00e      	beq.n	800ed24 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800ed06:	687b      	ldr	r3, [r7, #4]
 800ed08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ed0c:	685b      	ldr	r3, [r3, #4]
 800ed0e:	687a      	ldr	r2, [r7, #4]
 800ed10:	6852      	ldr	r2, [r2, #4]
 800ed12:	b2d2      	uxtb	r2, r2
 800ed14:	4611      	mov	r1, r2
 800ed16:	6878      	ldr	r0, [r7, #4]
 800ed18:	4798      	blx	r3
 800ed1a:	4603      	mov	r3, r0
 800ed1c:	2b00      	cmp	r3, #0
 800ed1e:	d001      	beq.n	800ed24 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800ed20:	2303      	movs	r3, #3
 800ed22:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ed24:	2340      	movs	r3, #64	@ 0x40
 800ed26:	2200      	movs	r2, #0
 800ed28:	2100      	movs	r1, #0
 800ed2a:	6878      	ldr	r0, [r7, #4]
 800ed2c:	f001 fc31 	bl	8010592 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	2201      	movs	r2, #1
 800ed34:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	2240      	movs	r2, #64	@ 0x40
 800ed3c:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ed40:	2340      	movs	r3, #64	@ 0x40
 800ed42:	2200      	movs	r2, #0
 800ed44:	2180      	movs	r1, #128	@ 0x80
 800ed46:	6878      	ldr	r0, [r7, #4]
 800ed48:	f001 fc23 	bl	8010592 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	2201      	movs	r2, #1
 800ed50:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	2240      	movs	r2, #64	@ 0x40
 800ed58:	841a      	strh	r2, [r3, #32]

  return ret;
 800ed5a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ed5c:	4618      	mov	r0, r3
 800ed5e:	3710      	adds	r7, #16
 800ed60:	46bd      	mov	sp, r7
 800ed62:	bd80      	pop	{r7, pc}

0800ed64 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800ed64:	b480      	push	{r7}
 800ed66:	b083      	sub	sp, #12
 800ed68:	af00      	add	r7, sp, #0
 800ed6a:	6078      	str	r0, [r7, #4]
 800ed6c:	460b      	mov	r3, r1
 800ed6e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800ed70:	687b      	ldr	r3, [r7, #4]
 800ed72:	78fa      	ldrb	r2, [r7, #3]
 800ed74:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ed76:	2300      	movs	r3, #0
}
 800ed78:	4618      	mov	r0, r3
 800ed7a:	370c      	adds	r7, #12
 800ed7c:	46bd      	mov	sp, r7
 800ed7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed82:	4770      	bx	lr

0800ed84 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800ed84:	b480      	push	{r7}
 800ed86:	b083      	sub	sp, #12
 800ed88:	af00      	add	r7, sp, #0
 800ed8a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800ed8c:	687b      	ldr	r3, [r7, #4]
 800ed8e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ed92:	b2db      	uxtb	r3, r3
 800ed94:	2b04      	cmp	r3, #4
 800ed96:	d006      	beq.n	800eda6 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ed9e:	b2da      	uxtb	r2, r3
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	2204      	movs	r2, #4
 800edaa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800edae:	2300      	movs	r3, #0
}
 800edb0:	4618      	mov	r0, r3
 800edb2:	370c      	adds	r7, #12
 800edb4:	46bd      	mov	sp, r7
 800edb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edba:	4770      	bx	lr

0800edbc <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800edbc:	b480      	push	{r7}
 800edbe:	b083      	sub	sp, #12
 800edc0:	af00      	add	r7, sp, #0
 800edc2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800edca:	b2db      	uxtb	r3, r3
 800edcc:	2b04      	cmp	r3, #4
 800edce:	d106      	bne.n	800edde <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800edd6:	b2da      	uxtb	r2, r3
 800edd8:	687b      	ldr	r3, [r7, #4]
 800edda:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800edde:	2300      	movs	r3, #0
}
 800ede0:	4618      	mov	r0, r3
 800ede2:	370c      	adds	r7, #12
 800ede4:	46bd      	mov	sp, r7
 800ede6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edea:	4770      	bx	lr

0800edec <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800edec:	b580      	push	{r7, lr}
 800edee:	b082      	sub	sp, #8
 800edf0:	af00      	add	r7, sp, #0
 800edf2:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800edfa:	b2db      	uxtb	r3, r3
 800edfc:	2b03      	cmp	r3, #3
 800edfe:	d110      	bne.n	800ee22 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ee06:	2b00      	cmp	r3, #0
 800ee08:	d00b      	beq.n	800ee22 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ee10:	69db      	ldr	r3, [r3, #28]
 800ee12:	2b00      	cmp	r3, #0
 800ee14:	d005      	beq.n	800ee22 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ee1c:	69db      	ldr	r3, [r3, #28]
 800ee1e:	6878      	ldr	r0, [r7, #4]
 800ee20:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800ee22:	2300      	movs	r3, #0
}
 800ee24:	4618      	mov	r0, r3
 800ee26:	3708      	adds	r7, #8
 800ee28:	46bd      	mov	sp, r7
 800ee2a:	bd80      	pop	{r7, pc}

0800ee2c <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800ee2c:	b580      	push	{r7, lr}
 800ee2e:	b082      	sub	sp, #8
 800ee30:	af00      	add	r7, sp, #0
 800ee32:	6078      	str	r0, [r7, #4]
 800ee34:	460b      	mov	r3, r1
 800ee36:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	32ae      	adds	r2, #174	@ 0xae
 800ee42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ee46:	2b00      	cmp	r3, #0
 800ee48:	d101      	bne.n	800ee4e <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800ee4a:	2303      	movs	r3, #3
 800ee4c:	e01c      	b.n	800ee88 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ee54:	b2db      	uxtb	r3, r3
 800ee56:	2b03      	cmp	r3, #3
 800ee58:	d115      	bne.n	800ee86 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	32ae      	adds	r2, #174	@ 0xae
 800ee64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ee68:	6a1b      	ldr	r3, [r3, #32]
 800ee6a:	2b00      	cmp	r3, #0
 800ee6c:	d00b      	beq.n	800ee86 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	32ae      	adds	r2, #174	@ 0xae
 800ee78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ee7c:	6a1b      	ldr	r3, [r3, #32]
 800ee7e:	78fa      	ldrb	r2, [r7, #3]
 800ee80:	4611      	mov	r1, r2
 800ee82:	6878      	ldr	r0, [r7, #4]
 800ee84:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ee86:	2300      	movs	r3, #0
}
 800ee88:	4618      	mov	r0, r3
 800ee8a:	3708      	adds	r7, #8
 800ee8c:	46bd      	mov	sp, r7
 800ee8e:	bd80      	pop	{r7, pc}

0800ee90 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800ee90:	b580      	push	{r7, lr}
 800ee92:	b082      	sub	sp, #8
 800ee94:	af00      	add	r7, sp, #0
 800ee96:	6078      	str	r0, [r7, #4]
 800ee98:	460b      	mov	r3, r1
 800ee9a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	32ae      	adds	r2, #174	@ 0xae
 800eea6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eeaa:	2b00      	cmp	r3, #0
 800eeac:	d101      	bne.n	800eeb2 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800eeae:	2303      	movs	r3, #3
 800eeb0:	e01c      	b.n	800eeec <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eeb2:	687b      	ldr	r3, [r7, #4]
 800eeb4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eeb8:	b2db      	uxtb	r3, r3
 800eeba:	2b03      	cmp	r3, #3
 800eebc:	d115      	bne.n	800eeea <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	32ae      	adds	r2, #174	@ 0xae
 800eec8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eece:	2b00      	cmp	r3, #0
 800eed0:	d00b      	beq.n	800eeea <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800eed2:	687b      	ldr	r3, [r7, #4]
 800eed4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	32ae      	adds	r2, #174	@ 0xae
 800eedc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eee2:	78fa      	ldrb	r2, [r7, #3]
 800eee4:	4611      	mov	r1, r2
 800eee6:	6878      	ldr	r0, [r7, #4]
 800eee8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800eeea:	2300      	movs	r3, #0
}
 800eeec:	4618      	mov	r0, r3
 800eeee:	3708      	adds	r7, #8
 800eef0:	46bd      	mov	sp, r7
 800eef2:	bd80      	pop	{r7, pc}

0800eef4 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800eef4:	b480      	push	{r7}
 800eef6:	b083      	sub	sp, #12
 800eef8:	af00      	add	r7, sp, #0
 800eefa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800eefc:	2300      	movs	r3, #0
}
 800eefe:	4618      	mov	r0, r3
 800ef00:	370c      	adds	r7, #12
 800ef02:	46bd      	mov	sp, r7
 800ef04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef08:	4770      	bx	lr

0800ef0a <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800ef0a:	b580      	push	{r7, lr}
 800ef0c:	b084      	sub	sp, #16
 800ef0e:	af00      	add	r7, sp, #0
 800ef10:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800ef12:	2300      	movs	r3, #0
 800ef14:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ef16:	687b      	ldr	r3, [r7, #4]
 800ef18:	2201      	movs	r2, #1
 800ef1a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ef24:	2b00      	cmp	r3, #0
 800ef26:	d00e      	beq.n	800ef46 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ef2e:	685b      	ldr	r3, [r3, #4]
 800ef30:	687a      	ldr	r2, [r7, #4]
 800ef32:	6852      	ldr	r2, [r2, #4]
 800ef34:	b2d2      	uxtb	r2, r2
 800ef36:	4611      	mov	r1, r2
 800ef38:	6878      	ldr	r0, [r7, #4]
 800ef3a:	4798      	blx	r3
 800ef3c:	4603      	mov	r3, r0
 800ef3e:	2b00      	cmp	r3, #0
 800ef40:	d001      	beq.n	800ef46 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800ef42:	2303      	movs	r3, #3
 800ef44:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ef46:	7bfb      	ldrb	r3, [r7, #15]
}
 800ef48:	4618      	mov	r0, r3
 800ef4a:	3710      	adds	r7, #16
 800ef4c:	46bd      	mov	sp, r7
 800ef4e:	bd80      	pop	{r7, pc}

0800ef50 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800ef50:	b480      	push	{r7}
 800ef52:	b083      	sub	sp, #12
 800ef54:	af00      	add	r7, sp, #0
 800ef56:	6078      	str	r0, [r7, #4]
 800ef58:	460b      	mov	r3, r1
 800ef5a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800ef5c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800ef5e:	4618      	mov	r0, r3
 800ef60:	370c      	adds	r7, #12
 800ef62:	46bd      	mov	sp, r7
 800ef64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef68:	4770      	bx	lr

0800ef6a <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800ef6a:	b480      	push	{r7}
 800ef6c:	b083      	sub	sp, #12
 800ef6e:	af00      	add	r7, sp, #0
 800ef70:	6078      	str	r0, [r7, #4]
 800ef72:	460b      	mov	r3, r1
 800ef74:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800ef76:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800ef78:	4618      	mov	r0, r3
 800ef7a:	370c      	adds	r7, #12
 800ef7c:	46bd      	mov	sp, r7
 800ef7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef82:	4770      	bx	lr

0800ef84 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800ef84:	b580      	push	{r7, lr}
 800ef86:	b086      	sub	sp, #24
 800ef88:	af00      	add	r7, sp, #0
 800ef8a:	6078      	str	r0, [r7, #4]
 800ef8c:	460b      	mov	r3, r1
 800ef8e:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800ef98:	2300      	movs	r3, #0
 800ef9a:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800ef9c:	68fb      	ldr	r3, [r7, #12]
 800ef9e:	885b      	ldrh	r3, [r3, #2]
 800efa0:	b29b      	uxth	r3, r3
 800efa2:	68fa      	ldr	r2, [r7, #12]
 800efa4:	7812      	ldrb	r2, [r2, #0]
 800efa6:	4293      	cmp	r3, r2
 800efa8:	d91f      	bls.n	800efea <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800efaa:	68fb      	ldr	r3, [r7, #12]
 800efac:	781b      	ldrb	r3, [r3, #0]
 800efae:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800efb0:	e013      	b.n	800efda <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800efb2:	f107 030a 	add.w	r3, r7, #10
 800efb6:	4619      	mov	r1, r3
 800efb8:	6978      	ldr	r0, [r7, #20]
 800efba:	f000 f81b 	bl	800eff4 <USBD_GetNextDesc>
 800efbe:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800efc0:	697b      	ldr	r3, [r7, #20]
 800efc2:	785b      	ldrb	r3, [r3, #1]
 800efc4:	2b05      	cmp	r3, #5
 800efc6:	d108      	bne.n	800efda <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800efc8:	697b      	ldr	r3, [r7, #20]
 800efca:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800efcc:	693b      	ldr	r3, [r7, #16]
 800efce:	789b      	ldrb	r3, [r3, #2]
 800efd0:	78fa      	ldrb	r2, [r7, #3]
 800efd2:	429a      	cmp	r2, r3
 800efd4:	d008      	beq.n	800efe8 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800efd6:	2300      	movs	r3, #0
 800efd8:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800efda:	68fb      	ldr	r3, [r7, #12]
 800efdc:	885b      	ldrh	r3, [r3, #2]
 800efde:	b29a      	uxth	r2, r3
 800efe0:	897b      	ldrh	r3, [r7, #10]
 800efe2:	429a      	cmp	r2, r3
 800efe4:	d8e5      	bhi.n	800efb2 <USBD_GetEpDesc+0x2e>
 800efe6:	e000      	b.n	800efea <USBD_GetEpDesc+0x66>
          break;
 800efe8:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800efea:	693b      	ldr	r3, [r7, #16]
}
 800efec:	4618      	mov	r0, r3
 800efee:	3718      	adds	r7, #24
 800eff0:	46bd      	mov	sp, r7
 800eff2:	bd80      	pop	{r7, pc}

0800eff4 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800eff4:	b480      	push	{r7}
 800eff6:	b085      	sub	sp, #20
 800eff8:	af00      	add	r7, sp, #0
 800effa:	6078      	str	r0, [r7, #4]
 800effc:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800f002:	683b      	ldr	r3, [r7, #0]
 800f004:	881b      	ldrh	r3, [r3, #0]
 800f006:	68fa      	ldr	r2, [r7, #12]
 800f008:	7812      	ldrb	r2, [r2, #0]
 800f00a:	4413      	add	r3, r2
 800f00c:	b29a      	uxth	r2, r3
 800f00e:	683b      	ldr	r3, [r7, #0]
 800f010:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800f012:	68fb      	ldr	r3, [r7, #12]
 800f014:	781b      	ldrb	r3, [r3, #0]
 800f016:	461a      	mov	r2, r3
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	4413      	add	r3, r2
 800f01c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800f01e:	68fb      	ldr	r3, [r7, #12]
}
 800f020:	4618      	mov	r0, r3
 800f022:	3714      	adds	r7, #20
 800f024:	46bd      	mov	sp, r7
 800f026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f02a:	4770      	bx	lr

0800f02c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800f02c:	b480      	push	{r7}
 800f02e:	b087      	sub	sp, #28
 800f030:	af00      	add	r7, sp, #0
 800f032:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800f034:	687b      	ldr	r3, [r7, #4]
 800f036:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800f038:	697b      	ldr	r3, [r7, #20]
 800f03a:	781b      	ldrb	r3, [r3, #0]
 800f03c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800f03e:	697b      	ldr	r3, [r7, #20]
 800f040:	3301      	adds	r3, #1
 800f042:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800f044:	697b      	ldr	r3, [r7, #20]
 800f046:	781b      	ldrb	r3, [r3, #0]
 800f048:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800f04a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800f04e:	021b      	lsls	r3, r3, #8
 800f050:	b21a      	sxth	r2, r3
 800f052:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800f056:	4313      	orrs	r3, r2
 800f058:	b21b      	sxth	r3, r3
 800f05a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800f05c:	89fb      	ldrh	r3, [r7, #14]
}
 800f05e:	4618      	mov	r0, r3
 800f060:	371c      	adds	r7, #28
 800f062:	46bd      	mov	sp, r7
 800f064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f068:	4770      	bx	lr
	...

0800f06c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f06c:	b580      	push	{r7, lr}
 800f06e:	b084      	sub	sp, #16
 800f070:	af00      	add	r7, sp, #0
 800f072:	6078      	str	r0, [r7, #4]
 800f074:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f076:	2300      	movs	r3, #0
 800f078:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f07a:	683b      	ldr	r3, [r7, #0]
 800f07c:	781b      	ldrb	r3, [r3, #0]
 800f07e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f082:	2b40      	cmp	r3, #64	@ 0x40
 800f084:	d005      	beq.n	800f092 <USBD_StdDevReq+0x26>
 800f086:	2b40      	cmp	r3, #64	@ 0x40
 800f088:	d857      	bhi.n	800f13a <USBD_StdDevReq+0xce>
 800f08a:	2b00      	cmp	r3, #0
 800f08c:	d00f      	beq.n	800f0ae <USBD_StdDevReq+0x42>
 800f08e:	2b20      	cmp	r3, #32
 800f090:	d153      	bne.n	800f13a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	32ae      	adds	r2, #174	@ 0xae
 800f09c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f0a0:	689b      	ldr	r3, [r3, #8]
 800f0a2:	6839      	ldr	r1, [r7, #0]
 800f0a4:	6878      	ldr	r0, [r7, #4]
 800f0a6:	4798      	blx	r3
 800f0a8:	4603      	mov	r3, r0
 800f0aa:	73fb      	strb	r3, [r7, #15]
      break;
 800f0ac:	e04a      	b.n	800f144 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f0ae:	683b      	ldr	r3, [r7, #0]
 800f0b0:	785b      	ldrb	r3, [r3, #1]
 800f0b2:	2b09      	cmp	r3, #9
 800f0b4:	d83b      	bhi.n	800f12e <USBD_StdDevReq+0xc2>
 800f0b6:	a201      	add	r2, pc, #4	@ (adr r2, 800f0bc <USBD_StdDevReq+0x50>)
 800f0b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f0bc:	0800f111 	.word	0x0800f111
 800f0c0:	0800f125 	.word	0x0800f125
 800f0c4:	0800f12f 	.word	0x0800f12f
 800f0c8:	0800f11b 	.word	0x0800f11b
 800f0cc:	0800f12f 	.word	0x0800f12f
 800f0d0:	0800f0ef 	.word	0x0800f0ef
 800f0d4:	0800f0e5 	.word	0x0800f0e5
 800f0d8:	0800f12f 	.word	0x0800f12f
 800f0dc:	0800f107 	.word	0x0800f107
 800f0e0:	0800f0f9 	.word	0x0800f0f9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800f0e4:	6839      	ldr	r1, [r7, #0]
 800f0e6:	6878      	ldr	r0, [r7, #4]
 800f0e8:	f000 fa3e 	bl	800f568 <USBD_GetDescriptor>
          break;
 800f0ec:	e024      	b.n	800f138 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800f0ee:	6839      	ldr	r1, [r7, #0]
 800f0f0:	6878      	ldr	r0, [r7, #4]
 800f0f2:	f000 fba3 	bl	800f83c <USBD_SetAddress>
          break;
 800f0f6:	e01f      	b.n	800f138 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800f0f8:	6839      	ldr	r1, [r7, #0]
 800f0fa:	6878      	ldr	r0, [r7, #4]
 800f0fc:	f000 fbe2 	bl	800f8c4 <USBD_SetConfig>
 800f100:	4603      	mov	r3, r0
 800f102:	73fb      	strb	r3, [r7, #15]
          break;
 800f104:	e018      	b.n	800f138 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800f106:	6839      	ldr	r1, [r7, #0]
 800f108:	6878      	ldr	r0, [r7, #4]
 800f10a:	f000 fc85 	bl	800fa18 <USBD_GetConfig>
          break;
 800f10e:	e013      	b.n	800f138 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800f110:	6839      	ldr	r1, [r7, #0]
 800f112:	6878      	ldr	r0, [r7, #4]
 800f114:	f000 fcb6 	bl	800fa84 <USBD_GetStatus>
          break;
 800f118:	e00e      	b.n	800f138 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800f11a:	6839      	ldr	r1, [r7, #0]
 800f11c:	6878      	ldr	r0, [r7, #4]
 800f11e:	f000 fce5 	bl	800faec <USBD_SetFeature>
          break;
 800f122:	e009      	b.n	800f138 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800f124:	6839      	ldr	r1, [r7, #0]
 800f126:	6878      	ldr	r0, [r7, #4]
 800f128:	f000 fd09 	bl	800fb3e <USBD_ClrFeature>
          break;
 800f12c:	e004      	b.n	800f138 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800f12e:	6839      	ldr	r1, [r7, #0]
 800f130:	6878      	ldr	r0, [r7, #4]
 800f132:	f000 fd60 	bl	800fbf6 <USBD_CtlError>
          break;
 800f136:	bf00      	nop
      }
      break;
 800f138:	e004      	b.n	800f144 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800f13a:	6839      	ldr	r1, [r7, #0]
 800f13c:	6878      	ldr	r0, [r7, #4]
 800f13e:	f000 fd5a 	bl	800fbf6 <USBD_CtlError>
      break;
 800f142:	bf00      	nop
  }

  return ret;
 800f144:	7bfb      	ldrb	r3, [r7, #15]
}
 800f146:	4618      	mov	r0, r3
 800f148:	3710      	adds	r7, #16
 800f14a:	46bd      	mov	sp, r7
 800f14c:	bd80      	pop	{r7, pc}
 800f14e:	bf00      	nop

0800f150 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f150:	b580      	push	{r7, lr}
 800f152:	b084      	sub	sp, #16
 800f154:	af00      	add	r7, sp, #0
 800f156:	6078      	str	r0, [r7, #4]
 800f158:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f15a:	2300      	movs	r3, #0
 800f15c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f15e:	683b      	ldr	r3, [r7, #0]
 800f160:	781b      	ldrb	r3, [r3, #0]
 800f162:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f166:	2b40      	cmp	r3, #64	@ 0x40
 800f168:	d005      	beq.n	800f176 <USBD_StdItfReq+0x26>
 800f16a:	2b40      	cmp	r3, #64	@ 0x40
 800f16c:	d852      	bhi.n	800f214 <USBD_StdItfReq+0xc4>
 800f16e:	2b00      	cmp	r3, #0
 800f170:	d001      	beq.n	800f176 <USBD_StdItfReq+0x26>
 800f172:	2b20      	cmp	r3, #32
 800f174:	d14e      	bne.n	800f214 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f17c:	b2db      	uxtb	r3, r3
 800f17e:	3b01      	subs	r3, #1
 800f180:	2b02      	cmp	r3, #2
 800f182:	d840      	bhi.n	800f206 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800f184:	683b      	ldr	r3, [r7, #0]
 800f186:	889b      	ldrh	r3, [r3, #4]
 800f188:	b2db      	uxtb	r3, r3
 800f18a:	2b01      	cmp	r3, #1
 800f18c:	d836      	bhi.n	800f1fc <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800f18e:	683b      	ldr	r3, [r7, #0]
 800f190:	889b      	ldrh	r3, [r3, #4]
 800f192:	b2db      	uxtb	r3, r3
 800f194:	4619      	mov	r1, r3
 800f196:	6878      	ldr	r0, [r7, #4]
 800f198:	f7ff feda 	bl	800ef50 <USBD_CoreFindIF>
 800f19c:	4603      	mov	r3, r0
 800f19e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800f1a0:	7bbb      	ldrb	r3, [r7, #14]
 800f1a2:	2bff      	cmp	r3, #255	@ 0xff
 800f1a4:	d01d      	beq.n	800f1e2 <USBD_StdItfReq+0x92>
 800f1a6:	7bbb      	ldrb	r3, [r7, #14]
 800f1a8:	2b00      	cmp	r3, #0
 800f1aa:	d11a      	bne.n	800f1e2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800f1ac:	7bba      	ldrb	r2, [r7, #14]
 800f1ae:	687b      	ldr	r3, [r7, #4]
 800f1b0:	32ae      	adds	r2, #174	@ 0xae
 800f1b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f1b6:	689b      	ldr	r3, [r3, #8]
 800f1b8:	2b00      	cmp	r3, #0
 800f1ba:	d00f      	beq.n	800f1dc <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800f1bc:	7bba      	ldrb	r2, [r7, #14]
 800f1be:	687b      	ldr	r3, [r7, #4]
 800f1c0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800f1c4:	7bba      	ldrb	r2, [r7, #14]
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	32ae      	adds	r2, #174	@ 0xae
 800f1ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f1ce:	689b      	ldr	r3, [r3, #8]
 800f1d0:	6839      	ldr	r1, [r7, #0]
 800f1d2:	6878      	ldr	r0, [r7, #4]
 800f1d4:	4798      	blx	r3
 800f1d6:	4603      	mov	r3, r0
 800f1d8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800f1da:	e004      	b.n	800f1e6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800f1dc:	2303      	movs	r3, #3
 800f1de:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800f1e0:	e001      	b.n	800f1e6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800f1e2:	2303      	movs	r3, #3
 800f1e4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800f1e6:	683b      	ldr	r3, [r7, #0]
 800f1e8:	88db      	ldrh	r3, [r3, #6]
 800f1ea:	2b00      	cmp	r3, #0
 800f1ec:	d110      	bne.n	800f210 <USBD_StdItfReq+0xc0>
 800f1ee:	7bfb      	ldrb	r3, [r7, #15]
 800f1f0:	2b00      	cmp	r3, #0
 800f1f2:	d10d      	bne.n	800f210 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800f1f4:	6878      	ldr	r0, [r7, #4]
 800f1f6:	f000 fddc 	bl	800fdb2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800f1fa:	e009      	b.n	800f210 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800f1fc:	6839      	ldr	r1, [r7, #0]
 800f1fe:	6878      	ldr	r0, [r7, #4]
 800f200:	f000 fcf9 	bl	800fbf6 <USBD_CtlError>
          break;
 800f204:	e004      	b.n	800f210 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800f206:	6839      	ldr	r1, [r7, #0]
 800f208:	6878      	ldr	r0, [r7, #4]
 800f20a:	f000 fcf4 	bl	800fbf6 <USBD_CtlError>
          break;
 800f20e:	e000      	b.n	800f212 <USBD_StdItfReq+0xc2>
          break;
 800f210:	bf00      	nop
      }
      break;
 800f212:	e004      	b.n	800f21e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800f214:	6839      	ldr	r1, [r7, #0]
 800f216:	6878      	ldr	r0, [r7, #4]
 800f218:	f000 fced 	bl	800fbf6 <USBD_CtlError>
      break;
 800f21c:	bf00      	nop
  }

  return ret;
 800f21e:	7bfb      	ldrb	r3, [r7, #15]
}
 800f220:	4618      	mov	r0, r3
 800f222:	3710      	adds	r7, #16
 800f224:	46bd      	mov	sp, r7
 800f226:	bd80      	pop	{r7, pc}

0800f228 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f228:	b580      	push	{r7, lr}
 800f22a:	b084      	sub	sp, #16
 800f22c:	af00      	add	r7, sp, #0
 800f22e:	6078      	str	r0, [r7, #4]
 800f230:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800f232:	2300      	movs	r3, #0
 800f234:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800f236:	683b      	ldr	r3, [r7, #0]
 800f238:	889b      	ldrh	r3, [r3, #4]
 800f23a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f23c:	683b      	ldr	r3, [r7, #0]
 800f23e:	781b      	ldrb	r3, [r3, #0]
 800f240:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f244:	2b40      	cmp	r3, #64	@ 0x40
 800f246:	d007      	beq.n	800f258 <USBD_StdEPReq+0x30>
 800f248:	2b40      	cmp	r3, #64	@ 0x40
 800f24a:	f200 8181 	bhi.w	800f550 <USBD_StdEPReq+0x328>
 800f24e:	2b00      	cmp	r3, #0
 800f250:	d02a      	beq.n	800f2a8 <USBD_StdEPReq+0x80>
 800f252:	2b20      	cmp	r3, #32
 800f254:	f040 817c 	bne.w	800f550 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800f258:	7bbb      	ldrb	r3, [r7, #14]
 800f25a:	4619      	mov	r1, r3
 800f25c:	6878      	ldr	r0, [r7, #4]
 800f25e:	f7ff fe84 	bl	800ef6a <USBD_CoreFindEP>
 800f262:	4603      	mov	r3, r0
 800f264:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800f266:	7b7b      	ldrb	r3, [r7, #13]
 800f268:	2bff      	cmp	r3, #255	@ 0xff
 800f26a:	f000 8176 	beq.w	800f55a <USBD_StdEPReq+0x332>
 800f26e:	7b7b      	ldrb	r3, [r7, #13]
 800f270:	2b00      	cmp	r3, #0
 800f272:	f040 8172 	bne.w	800f55a <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800f276:	7b7a      	ldrb	r2, [r7, #13]
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800f27e:	7b7a      	ldrb	r2, [r7, #13]
 800f280:	687b      	ldr	r3, [r7, #4]
 800f282:	32ae      	adds	r2, #174	@ 0xae
 800f284:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f288:	689b      	ldr	r3, [r3, #8]
 800f28a:	2b00      	cmp	r3, #0
 800f28c:	f000 8165 	beq.w	800f55a <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800f290:	7b7a      	ldrb	r2, [r7, #13]
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	32ae      	adds	r2, #174	@ 0xae
 800f296:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f29a:	689b      	ldr	r3, [r3, #8]
 800f29c:	6839      	ldr	r1, [r7, #0]
 800f29e:	6878      	ldr	r0, [r7, #4]
 800f2a0:	4798      	blx	r3
 800f2a2:	4603      	mov	r3, r0
 800f2a4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800f2a6:	e158      	b.n	800f55a <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f2a8:	683b      	ldr	r3, [r7, #0]
 800f2aa:	785b      	ldrb	r3, [r3, #1]
 800f2ac:	2b03      	cmp	r3, #3
 800f2ae:	d008      	beq.n	800f2c2 <USBD_StdEPReq+0x9a>
 800f2b0:	2b03      	cmp	r3, #3
 800f2b2:	f300 8147 	bgt.w	800f544 <USBD_StdEPReq+0x31c>
 800f2b6:	2b00      	cmp	r3, #0
 800f2b8:	f000 809b 	beq.w	800f3f2 <USBD_StdEPReq+0x1ca>
 800f2bc:	2b01      	cmp	r3, #1
 800f2be:	d03c      	beq.n	800f33a <USBD_StdEPReq+0x112>
 800f2c0:	e140      	b.n	800f544 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f2c8:	b2db      	uxtb	r3, r3
 800f2ca:	2b02      	cmp	r3, #2
 800f2cc:	d002      	beq.n	800f2d4 <USBD_StdEPReq+0xac>
 800f2ce:	2b03      	cmp	r3, #3
 800f2d0:	d016      	beq.n	800f300 <USBD_StdEPReq+0xd8>
 800f2d2:	e02c      	b.n	800f32e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f2d4:	7bbb      	ldrb	r3, [r7, #14]
 800f2d6:	2b00      	cmp	r3, #0
 800f2d8:	d00d      	beq.n	800f2f6 <USBD_StdEPReq+0xce>
 800f2da:	7bbb      	ldrb	r3, [r7, #14]
 800f2dc:	2b80      	cmp	r3, #128	@ 0x80
 800f2de:	d00a      	beq.n	800f2f6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f2e0:	7bbb      	ldrb	r3, [r7, #14]
 800f2e2:	4619      	mov	r1, r3
 800f2e4:	6878      	ldr	r0, [r7, #4]
 800f2e6:	f001 f999 	bl	801061c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f2ea:	2180      	movs	r1, #128	@ 0x80
 800f2ec:	6878      	ldr	r0, [r7, #4]
 800f2ee:	f001 f995 	bl	801061c <USBD_LL_StallEP>
 800f2f2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f2f4:	e020      	b.n	800f338 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800f2f6:	6839      	ldr	r1, [r7, #0]
 800f2f8:	6878      	ldr	r0, [r7, #4]
 800f2fa:	f000 fc7c 	bl	800fbf6 <USBD_CtlError>
              break;
 800f2fe:	e01b      	b.n	800f338 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f300:	683b      	ldr	r3, [r7, #0]
 800f302:	885b      	ldrh	r3, [r3, #2]
 800f304:	2b00      	cmp	r3, #0
 800f306:	d10e      	bne.n	800f326 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800f308:	7bbb      	ldrb	r3, [r7, #14]
 800f30a:	2b00      	cmp	r3, #0
 800f30c:	d00b      	beq.n	800f326 <USBD_StdEPReq+0xfe>
 800f30e:	7bbb      	ldrb	r3, [r7, #14]
 800f310:	2b80      	cmp	r3, #128	@ 0x80
 800f312:	d008      	beq.n	800f326 <USBD_StdEPReq+0xfe>
 800f314:	683b      	ldr	r3, [r7, #0]
 800f316:	88db      	ldrh	r3, [r3, #6]
 800f318:	2b00      	cmp	r3, #0
 800f31a:	d104      	bne.n	800f326 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800f31c:	7bbb      	ldrb	r3, [r7, #14]
 800f31e:	4619      	mov	r1, r3
 800f320:	6878      	ldr	r0, [r7, #4]
 800f322:	f001 f97b 	bl	801061c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800f326:	6878      	ldr	r0, [r7, #4]
 800f328:	f000 fd43 	bl	800fdb2 <USBD_CtlSendStatus>

              break;
 800f32c:	e004      	b.n	800f338 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800f32e:	6839      	ldr	r1, [r7, #0]
 800f330:	6878      	ldr	r0, [r7, #4]
 800f332:	f000 fc60 	bl	800fbf6 <USBD_CtlError>
              break;
 800f336:	bf00      	nop
          }
          break;
 800f338:	e109      	b.n	800f54e <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f340:	b2db      	uxtb	r3, r3
 800f342:	2b02      	cmp	r3, #2
 800f344:	d002      	beq.n	800f34c <USBD_StdEPReq+0x124>
 800f346:	2b03      	cmp	r3, #3
 800f348:	d016      	beq.n	800f378 <USBD_StdEPReq+0x150>
 800f34a:	e04b      	b.n	800f3e4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f34c:	7bbb      	ldrb	r3, [r7, #14]
 800f34e:	2b00      	cmp	r3, #0
 800f350:	d00d      	beq.n	800f36e <USBD_StdEPReq+0x146>
 800f352:	7bbb      	ldrb	r3, [r7, #14]
 800f354:	2b80      	cmp	r3, #128	@ 0x80
 800f356:	d00a      	beq.n	800f36e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f358:	7bbb      	ldrb	r3, [r7, #14]
 800f35a:	4619      	mov	r1, r3
 800f35c:	6878      	ldr	r0, [r7, #4]
 800f35e:	f001 f95d 	bl	801061c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f362:	2180      	movs	r1, #128	@ 0x80
 800f364:	6878      	ldr	r0, [r7, #4]
 800f366:	f001 f959 	bl	801061c <USBD_LL_StallEP>
 800f36a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f36c:	e040      	b.n	800f3f0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800f36e:	6839      	ldr	r1, [r7, #0]
 800f370:	6878      	ldr	r0, [r7, #4]
 800f372:	f000 fc40 	bl	800fbf6 <USBD_CtlError>
              break;
 800f376:	e03b      	b.n	800f3f0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f378:	683b      	ldr	r3, [r7, #0]
 800f37a:	885b      	ldrh	r3, [r3, #2]
 800f37c:	2b00      	cmp	r3, #0
 800f37e:	d136      	bne.n	800f3ee <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800f380:	7bbb      	ldrb	r3, [r7, #14]
 800f382:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f386:	2b00      	cmp	r3, #0
 800f388:	d004      	beq.n	800f394 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800f38a:	7bbb      	ldrb	r3, [r7, #14]
 800f38c:	4619      	mov	r1, r3
 800f38e:	6878      	ldr	r0, [r7, #4]
 800f390:	f001 f963 	bl	801065a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800f394:	6878      	ldr	r0, [r7, #4]
 800f396:	f000 fd0c 	bl	800fdb2 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800f39a:	7bbb      	ldrb	r3, [r7, #14]
 800f39c:	4619      	mov	r1, r3
 800f39e:	6878      	ldr	r0, [r7, #4]
 800f3a0:	f7ff fde3 	bl	800ef6a <USBD_CoreFindEP>
 800f3a4:	4603      	mov	r3, r0
 800f3a6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800f3a8:	7b7b      	ldrb	r3, [r7, #13]
 800f3aa:	2bff      	cmp	r3, #255	@ 0xff
 800f3ac:	d01f      	beq.n	800f3ee <USBD_StdEPReq+0x1c6>
 800f3ae:	7b7b      	ldrb	r3, [r7, #13]
 800f3b0:	2b00      	cmp	r3, #0
 800f3b2:	d11c      	bne.n	800f3ee <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800f3b4:	7b7a      	ldrb	r2, [r7, #13]
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800f3bc:	7b7a      	ldrb	r2, [r7, #13]
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	32ae      	adds	r2, #174	@ 0xae
 800f3c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f3c6:	689b      	ldr	r3, [r3, #8]
 800f3c8:	2b00      	cmp	r3, #0
 800f3ca:	d010      	beq.n	800f3ee <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800f3cc:	7b7a      	ldrb	r2, [r7, #13]
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	32ae      	adds	r2, #174	@ 0xae
 800f3d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f3d6:	689b      	ldr	r3, [r3, #8]
 800f3d8:	6839      	ldr	r1, [r7, #0]
 800f3da:	6878      	ldr	r0, [r7, #4]
 800f3dc:	4798      	blx	r3
 800f3de:	4603      	mov	r3, r0
 800f3e0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800f3e2:	e004      	b.n	800f3ee <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800f3e4:	6839      	ldr	r1, [r7, #0]
 800f3e6:	6878      	ldr	r0, [r7, #4]
 800f3e8:	f000 fc05 	bl	800fbf6 <USBD_CtlError>
              break;
 800f3ec:	e000      	b.n	800f3f0 <USBD_StdEPReq+0x1c8>
              break;
 800f3ee:	bf00      	nop
          }
          break;
 800f3f0:	e0ad      	b.n	800f54e <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f3f8:	b2db      	uxtb	r3, r3
 800f3fa:	2b02      	cmp	r3, #2
 800f3fc:	d002      	beq.n	800f404 <USBD_StdEPReq+0x1dc>
 800f3fe:	2b03      	cmp	r3, #3
 800f400:	d033      	beq.n	800f46a <USBD_StdEPReq+0x242>
 800f402:	e099      	b.n	800f538 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f404:	7bbb      	ldrb	r3, [r7, #14]
 800f406:	2b00      	cmp	r3, #0
 800f408:	d007      	beq.n	800f41a <USBD_StdEPReq+0x1f2>
 800f40a:	7bbb      	ldrb	r3, [r7, #14]
 800f40c:	2b80      	cmp	r3, #128	@ 0x80
 800f40e:	d004      	beq.n	800f41a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800f410:	6839      	ldr	r1, [r7, #0]
 800f412:	6878      	ldr	r0, [r7, #4]
 800f414:	f000 fbef 	bl	800fbf6 <USBD_CtlError>
                break;
 800f418:	e093      	b.n	800f542 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f41a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f41e:	2b00      	cmp	r3, #0
 800f420:	da0b      	bge.n	800f43a <USBD_StdEPReq+0x212>
 800f422:	7bbb      	ldrb	r3, [r7, #14]
 800f424:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f428:	4613      	mov	r3, r2
 800f42a:	009b      	lsls	r3, r3, #2
 800f42c:	4413      	add	r3, r2
 800f42e:	009b      	lsls	r3, r3, #2
 800f430:	3310      	adds	r3, #16
 800f432:	687a      	ldr	r2, [r7, #4]
 800f434:	4413      	add	r3, r2
 800f436:	3304      	adds	r3, #4
 800f438:	e00b      	b.n	800f452 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f43a:	7bbb      	ldrb	r3, [r7, #14]
 800f43c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f440:	4613      	mov	r3, r2
 800f442:	009b      	lsls	r3, r3, #2
 800f444:	4413      	add	r3, r2
 800f446:	009b      	lsls	r3, r3, #2
 800f448:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800f44c:	687a      	ldr	r2, [r7, #4]
 800f44e:	4413      	add	r3, r2
 800f450:	3304      	adds	r3, #4
 800f452:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800f454:	68bb      	ldr	r3, [r7, #8]
 800f456:	2200      	movs	r2, #0
 800f458:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f45a:	68bb      	ldr	r3, [r7, #8]
 800f45c:	330e      	adds	r3, #14
 800f45e:	2202      	movs	r2, #2
 800f460:	4619      	mov	r1, r3
 800f462:	6878      	ldr	r0, [r7, #4]
 800f464:	f000 fc44 	bl	800fcf0 <USBD_CtlSendData>
              break;
 800f468:	e06b      	b.n	800f542 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800f46a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f46e:	2b00      	cmp	r3, #0
 800f470:	da11      	bge.n	800f496 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800f472:	7bbb      	ldrb	r3, [r7, #14]
 800f474:	f003 020f 	and.w	r2, r3, #15
 800f478:	6879      	ldr	r1, [r7, #4]
 800f47a:	4613      	mov	r3, r2
 800f47c:	009b      	lsls	r3, r3, #2
 800f47e:	4413      	add	r3, r2
 800f480:	009b      	lsls	r3, r3, #2
 800f482:	440b      	add	r3, r1
 800f484:	3323      	adds	r3, #35	@ 0x23
 800f486:	781b      	ldrb	r3, [r3, #0]
 800f488:	2b00      	cmp	r3, #0
 800f48a:	d117      	bne.n	800f4bc <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800f48c:	6839      	ldr	r1, [r7, #0]
 800f48e:	6878      	ldr	r0, [r7, #4]
 800f490:	f000 fbb1 	bl	800fbf6 <USBD_CtlError>
                  break;
 800f494:	e055      	b.n	800f542 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800f496:	7bbb      	ldrb	r3, [r7, #14]
 800f498:	f003 020f 	and.w	r2, r3, #15
 800f49c:	6879      	ldr	r1, [r7, #4]
 800f49e:	4613      	mov	r3, r2
 800f4a0:	009b      	lsls	r3, r3, #2
 800f4a2:	4413      	add	r3, r2
 800f4a4:	009b      	lsls	r3, r3, #2
 800f4a6:	440b      	add	r3, r1
 800f4a8:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800f4ac:	781b      	ldrb	r3, [r3, #0]
 800f4ae:	2b00      	cmp	r3, #0
 800f4b0:	d104      	bne.n	800f4bc <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800f4b2:	6839      	ldr	r1, [r7, #0]
 800f4b4:	6878      	ldr	r0, [r7, #4]
 800f4b6:	f000 fb9e 	bl	800fbf6 <USBD_CtlError>
                  break;
 800f4ba:	e042      	b.n	800f542 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f4bc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f4c0:	2b00      	cmp	r3, #0
 800f4c2:	da0b      	bge.n	800f4dc <USBD_StdEPReq+0x2b4>
 800f4c4:	7bbb      	ldrb	r3, [r7, #14]
 800f4c6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f4ca:	4613      	mov	r3, r2
 800f4cc:	009b      	lsls	r3, r3, #2
 800f4ce:	4413      	add	r3, r2
 800f4d0:	009b      	lsls	r3, r3, #2
 800f4d2:	3310      	adds	r3, #16
 800f4d4:	687a      	ldr	r2, [r7, #4]
 800f4d6:	4413      	add	r3, r2
 800f4d8:	3304      	adds	r3, #4
 800f4da:	e00b      	b.n	800f4f4 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f4dc:	7bbb      	ldrb	r3, [r7, #14]
 800f4de:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f4e2:	4613      	mov	r3, r2
 800f4e4:	009b      	lsls	r3, r3, #2
 800f4e6:	4413      	add	r3, r2
 800f4e8:	009b      	lsls	r3, r3, #2
 800f4ea:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800f4ee:	687a      	ldr	r2, [r7, #4]
 800f4f0:	4413      	add	r3, r2
 800f4f2:	3304      	adds	r3, #4
 800f4f4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800f4f6:	7bbb      	ldrb	r3, [r7, #14]
 800f4f8:	2b00      	cmp	r3, #0
 800f4fa:	d002      	beq.n	800f502 <USBD_StdEPReq+0x2da>
 800f4fc:	7bbb      	ldrb	r3, [r7, #14]
 800f4fe:	2b80      	cmp	r3, #128	@ 0x80
 800f500:	d103      	bne.n	800f50a <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800f502:	68bb      	ldr	r3, [r7, #8]
 800f504:	2200      	movs	r2, #0
 800f506:	739a      	strb	r2, [r3, #14]
 800f508:	e00e      	b.n	800f528 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800f50a:	7bbb      	ldrb	r3, [r7, #14]
 800f50c:	4619      	mov	r1, r3
 800f50e:	6878      	ldr	r0, [r7, #4]
 800f510:	f001 f8c2 	bl	8010698 <USBD_LL_IsStallEP>
 800f514:	4603      	mov	r3, r0
 800f516:	2b00      	cmp	r3, #0
 800f518:	d003      	beq.n	800f522 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800f51a:	68bb      	ldr	r3, [r7, #8]
 800f51c:	2201      	movs	r2, #1
 800f51e:	739a      	strb	r2, [r3, #14]
 800f520:	e002      	b.n	800f528 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800f522:	68bb      	ldr	r3, [r7, #8]
 800f524:	2200      	movs	r2, #0
 800f526:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f528:	68bb      	ldr	r3, [r7, #8]
 800f52a:	330e      	adds	r3, #14
 800f52c:	2202      	movs	r2, #2
 800f52e:	4619      	mov	r1, r3
 800f530:	6878      	ldr	r0, [r7, #4]
 800f532:	f000 fbdd 	bl	800fcf0 <USBD_CtlSendData>
              break;
 800f536:	e004      	b.n	800f542 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800f538:	6839      	ldr	r1, [r7, #0]
 800f53a:	6878      	ldr	r0, [r7, #4]
 800f53c:	f000 fb5b 	bl	800fbf6 <USBD_CtlError>
              break;
 800f540:	bf00      	nop
          }
          break;
 800f542:	e004      	b.n	800f54e <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800f544:	6839      	ldr	r1, [r7, #0]
 800f546:	6878      	ldr	r0, [r7, #4]
 800f548:	f000 fb55 	bl	800fbf6 <USBD_CtlError>
          break;
 800f54c:	bf00      	nop
      }
      break;
 800f54e:	e005      	b.n	800f55c <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800f550:	6839      	ldr	r1, [r7, #0]
 800f552:	6878      	ldr	r0, [r7, #4]
 800f554:	f000 fb4f 	bl	800fbf6 <USBD_CtlError>
      break;
 800f558:	e000      	b.n	800f55c <USBD_StdEPReq+0x334>
      break;
 800f55a:	bf00      	nop
  }

  return ret;
 800f55c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f55e:	4618      	mov	r0, r3
 800f560:	3710      	adds	r7, #16
 800f562:	46bd      	mov	sp, r7
 800f564:	bd80      	pop	{r7, pc}
	...

0800f568 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f568:	b580      	push	{r7, lr}
 800f56a:	b084      	sub	sp, #16
 800f56c:	af00      	add	r7, sp, #0
 800f56e:	6078      	str	r0, [r7, #4]
 800f570:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800f572:	2300      	movs	r3, #0
 800f574:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800f576:	2300      	movs	r3, #0
 800f578:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800f57a:	2300      	movs	r3, #0
 800f57c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800f57e:	683b      	ldr	r3, [r7, #0]
 800f580:	885b      	ldrh	r3, [r3, #2]
 800f582:	0a1b      	lsrs	r3, r3, #8
 800f584:	b29b      	uxth	r3, r3
 800f586:	3b01      	subs	r3, #1
 800f588:	2b06      	cmp	r3, #6
 800f58a:	f200 8128 	bhi.w	800f7de <USBD_GetDescriptor+0x276>
 800f58e:	a201      	add	r2, pc, #4	@ (adr r2, 800f594 <USBD_GetDescriptor+0x2c>)
 800f590:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f594:	0800f5b1 	.word	0x0800f5b1
 800f598:	0800f5c9 	.word	0x0800f5c9
 800f59c:	0800f609 	.word	0x0800f609
 800f5a0:	0800f7df 	.word	0x0800f7df
 800f5a4:	0800f7df 	.word	0x0800f7df
 800f5a8:	0800f77f 	.word	0x0800f77f
 800f5ac:	0800f7ab 	.word	0x0800f7ab
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f5b6:	681b      	ldr	r3, [r3, #0]
 800f5b8:	687a      	ldr	r2, [r7, #4]
 800f5ba:	7c12      	ldrb	r2, [r2, #16]
 800f5bc:	f107 0108 	add.w	r1, r7, #8
 800f5c0:	4610      	mov	r0, r2
 800f5c2:	4798      	blx	r3
 800f5c4:	60f8      	str	r0, [r7, #12]
      break;
 800f5c6:	e112      	b.n	800f7ee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f5c8:	687b      	ldr	r3, [r7, #4]
 800f5ca:	7c1b      	ldrb	r3, [r3, #16]
 800f5cc:	2b00      	cmp	r3, #0
 800f5ce:	d10d      	bne.n	800f5ec <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f5d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f5d8:	f107 0208 	add.w	r2, r7, #8
 800f5dc:	4610      	mov	r0, r2
 800f5de:	4798      	blx	r3
 800f5e0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f5e2:	68fb      	ldr	r3, [r7, #12]
 800f5e4:	3301      	adds	r3, #1
 800f5e6:	2202      	movs	r2, #2
 800f5e8:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800f5ea:	e100      	b.n	800f7ee <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f5f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f5f4:	f107 0208 	add.w	r2, r7, #8
 800f5f8:	4610      	mov	r0, r2
 800f5fa:	4798      	blx	r3
 800f5fc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f5fe:	68fb      	ldr	r3, [r7, #12]
 800f600:	3301      	adds	r3, #1
 800f602:	2202      	movs	r2, #2
 800f604:	701a      	strb	r2, [r3, #0]
      break;
 800f606:	e0f2      	b.n	800f7ee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800f608:	683b      	ldr	r3, [r7, #0]
 800f60a:	885b      	ldrh	r3, [r3, #2]
 800f60c:	b2db      	uxtb	r3, r3
 800f60e:	2b05      	cmp	r3, #5
 800f610:	f200 80ac 	bhi.w	800f76c <USBD_GetDescriptor+0x204>
 800f614:	a201      	add	r2, pc, #4	@ (adr r2, 800f61c <USBD_GetDescriptor+0xb4>)
 800f616:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f61a:	bf00      	nop
 800f61c:	0800f635 	.word	0x0800f635
 800f620:	0800f669 	.word	0x0800f669
 800f624:	0800f69d 	.word	0x0800f69d
 800f628:	0800f6d1 	.word	0x0800f6d1
 800f62c:	0800f705 	.word	0x0800f705
 800f630:	0800f739 	.word	0x0800f739
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f63a:	685b      	ldr	r3, [r3, #4]
 800f63c:	2b00      	cmp	r3, #0
 800f63e:	d00b      	beq.n	800f658 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800f640:	687b      	ldr	r3, [r7, #4]
 800f642:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f646:	685b      	ldr	r3, [r3, #4]
 800f648:	687a      	ldr	r2, [r7, #4]
 800f64a:	7c12      	ldrb	r2, [r2, #16]
 800f64c:	f107 0108 	add.w	r1, r7, #8
 800f650:	4610      	mov	r0, r2
 800f652:	4798      	blx	r3
 800f654:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f656:	e091      	b.n	800f77c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f658:	6839      	ldr	r1, [r7, #0]
 800f65a:	6878      	ldr	r0, [r7, #4]
 800f65c:	f000 facb 	bl	800fbf6 <USBD_CtlError>
            err++;
 800f660:	7afb      	ldrb	r3, [r7, #11]
 800f662:	3301      	adds	r3, #1
 800f664:	72fb      	strb	r3, [r7, #11]
          break;
 800f666:	e089      	b.n	800f77c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f66e:	689b      	ldr	r3, [r3, #8]
 800f670:	2b00      	cmp	r3, #0
 800f672:	d00b      	beq.n	800f68c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800f674:	687b      	ldr	r3, [r7, #4]
 800f676:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f67a:	689b      	ldr	r3, [r3, #8]
 800f67c:	687a      	ldr	r2, [r7, #4]
 800f67e:	7c12      	ldrb	r2, [r2, #16]
 800f680:	f107 0108 	add.w	r1, r7, #8
 800f684:	4610      	mov	r0, r2
 800f686:	4798      	blx	r3
 800f688:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f68a:	e077      	b.n	800f77c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f68c:	6839      	ldr	r1, [r7, #0]
 800f68e:	6878      	ldr	r0, [r7, #4]
 800f690:	f000 fab1 	bl	800fbf6 <USBD_CtlError>
            err++;
 800f694:	7afb      	ldrb	r3, [r7, #11]
 800f696:	3301      	adds	r3, #1
 800f698:	72fb      	strb	r3, [r7, #11]
          break;
 800f69a:	e06f      	b.n	800f77c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800f69c:	687b      	ldr	r3, [r7, #4]
 800f69e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f6a2:	68db      	ldr	r3, [r3, #12]
 800f6a4:	2b00      	cmp	r3, #0
 800f6a6:	d00b      	beq.n	800f6c0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f6ae:	68db      	ldr	r3, [r3, #12]
 800f6b0:	687a      	ldr	r2, [r7, #4]
 800f6b2:	7c12      	ldrb	r2, [r2, #16]
 800f6b4:	f107 0108 	add.w	r1, r7, #8
 800f6b8:	4610      	mov	r0, r2
 800f6ba:	4798      	blx	r3
 800f6bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f6be:	e05d      	b.n	800f77c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f6c0:	6839      	ldr	r1, [r7, #0]
 800f6c2:	6878      	ldr	r0, [r7, #4]
 800f6c4:	f000 fa97 	bl	800fbf6 <USBD_CtlError>
            err++;
 800f6c8:	7afb      	ldrb	r3, [r7, #11]
 800f6ca:	3301      	adds	r3, #1
 800f6cc:	72fb      	strb	r3, [r7, #11]
          break;
 800f6ce:	e055      	b.n	800f77c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f6d6:	691b      	ldr	r3, [r3, #16]
 800f6d8:	2b00      	cmp	r3, #0
 800f6da:	d00b      	beq.n	800f6f4 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f6e2:	691b      	ldr	r3, [r3, #16]
 800f6e4:	687a      	ldr	r2, [r7, #4]
 800f6e6:	7c12      	ldrb	r2, [r2, #16]
 800f6e8:	f107 0108 	add.w	r1, r7, #8
 800f6ec:	4610      	mov	r0, r2
 800f6ee:	4798      	blx	r3
 800f6f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f6f2:	e043      	b.n	800f77c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f6f4:	6839      	ldr	r1, [r7, #0]
 800f6f6:	6878      	ldr	r0, [r7, #4]
 800f6f8:	f000 fa7d 	bl	800fbf6 <USBD_CtlError>
            err++;
 800f6fc:	7afb      	ldrb	r3, [r7, #11]
 800f6fe:	3301      	adds	r3, #1
 800f700:	72fb      	strb	r3, [r7, #11]
          break;
 800f702:	e03b      	b.n	800f77c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800f704:	687b      	ldr	r3, [r7, #4]
 800f706:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f70a:	695b      	ldr	r3, [r3, #20]
 800f70c:	2b00      	cmp	r3, #0
 800f70e:	d00b      	beq.n	800f728 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f716:	695b      	ldr	r3, [r3, #20]
 800f718:	687a      	ldr	r2, [r7, #4]
 800f71a:	7c12      	ldrb	r2, [r2, #16]
 800f71c:	f107 0108 	add.w	r1, r7, #8
 800f720:	4610      	mov	r0, r2
 800f722:	4798      	blx	r3
 800f724:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f726:	e029      	b.n	800f77c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f728:	6839      	ldr	r1, [r7, #0]
 800f72a:	6878      	ldr	r0, [r7, #4]
 800f72c:	f000 fa63 	bl	800fbf6 <USBD_CtlError>
            err++;
 800f730:	7afb      	ldrb	r3, [r7, #11]
 800f732:	3301      	adds	r3, #1
 800f734:	72fb      	strb	r3, [r7, #11]
          break;
 800f736:	e021      	b.n	800f77c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800f738:	687b      	ldr	r3, [r7, #4]
 800f73a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f73e:	699b      	ldr	r3, [r3, #24]
 800f740:	2b00      	cmp	r3, #0
 800f742:	d00b      	beq.n	800f75c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800f744:	687b      	ldr	r3, [r7, #4]
 800f746:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f74a:	699b      	ldr	r3, [r3, #24]
 800f74c:	687a      	ldr	r2, [r7, #4]
 800f74e:	7c12      	ldrb	r2, [r2, #16]
 800f750:	f107 0108 	add.w	r1, r7, #8
 800f754:	4610      	mov	r0, r2
 800f756:	4798      	blx	r3
 800f758:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f75a:	e00f      	b.n	800f77c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f75c:	6839      	ldr	r1, [r7, #0]
 800f75e:	6878      	ldr	r0, [r7, #4]
 800f760:	f000 fa49 	bl	800fbf6 <USBD_CtlError>
            err++;
 800f764:	7afb      	ldrb	r3, [r7, #11]
 800f766:	3301      	adds	r3, #1
 800f768:	72fb      	strb	r3, [r7, #11]
          break;
 800f76a:	e007      	b.n	800f77c <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800f76c:	6839      	ldr	r1, [r7, #0]
 800f76e:	6878      	ldr	r0, [r7, #4]
 800f770:	f000 fa41 	bl	800fbf6 <USBD_CtlError>
          err++;
 800f774:	7afb      	ldrb	r3, [r7, #11]
 800f776:	3301      	adds	r3, #1
 800f778:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800f77a:	bf00      	nop
      }
      break;
 800f77c:	e037      	b.n	800f7ee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	7c1b      	ldrb	r3, [r3, #16]
 800f782:	2b00      	cmp	r3, #0
 800f784:	d109      	bne.n	800f79a <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800f786:	687b      	ldr	r3, [r7, #4]
 800f788:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f78c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f78e:	f107 0208 	add.w	r2, r7, #8
 800f792:	4610      	mov	r0, r2
 800f794:	4798      	blx	r3
 800f796:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f798:	e029      	b.n	800f7ee <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800f79a:	6839      	ldr	r1, [r7, #0]
 800f79c:	6878      	ldr	r0, [r7, #4]
 800f79e:	f000 fa2a 	bl	800fbf6 <USBD_CtlError>
        err++;
 800f7a2:	7afb      	ldrb	r3, [r7, #11]
 800f7a4:	3301      	adds	r3, #1
 800f7a6:	72fb      	strb	r3, [r7, #11]
      break;
 800f7a8:	e021      	b.n	800f7ee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	7c1b      	ldrb	r3, [r3, #16]
 800f7ae:	2b00      	cmp	r3, #0
 800f7b0:	d10d      	bne.n	800f7ce <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800f7b2:	687b      	ldr	r3, [r7, #4]
 800f7b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f7b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f7ba:	f107 0208 	add.w	r2, r7, #8
 800f7be:	4610      	mov	r0, r2
 800f7c0:	4798      	blx	r3
 800f7c2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800f7c4:	68fb      	ldr	r3, [r7, #12]
 800f7c6:	3301      	adds	r3, #1
 800f7c8:	2207      	movs	r2, #7
 800f7ca:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f7cc:	e00f      	b.n	800f7ee <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800f7ce:	6839      	ldr	r1, [r7, #0]
 800f7d0:	6878      	ldr	r0, [r7, #4]
 800f7d2:	f000 fa10 	bl	800fbf6 <USBD_CtlError>
        err++;
 800f7d6:	7afb      	ldrb	r3, [r7, #11]
 800f7d8:	3301      	adds	r3, #1
 800f7da:	72fb      	strb	r3, [r7, #11]
      break;
 800f7dc:	e007      	b.n	800f7ee <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800f7de:	6839      	ldr	r1, [r7, #0]
 800f7e0:	6878      	ldr	r0, [r7, #4]
 800f7e2:	f000 fa08 	bl	800fbf6 <USBD_CtlError>
      err++;
 800f7e6:	7afb      	ldrb	r3, [r7, #11]
 800f7e8:	3301      	adds	r3, #1
 800f7ea:	72fb      	strb	r3, [r7, #11]
      break;
 800f7ec:	bf00      	nop
  }

  if (err != 0U)
 800f7ee:	7afb      	ldrb	r3, [r7, #11]
 800f7f0:	2b00      	cmp	r3, #0
 800f7f2:	d11e      	bne.n	800f832 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800f7f4:	683b      	ldr	r3, [r7, #0]
 800f7f6:	88db      	ldrh	r3, [r3, #6]
 800f7f8:	2b00      	cmp	r3, #0
 800f7fa:	d016      	beq.n	800f82a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800f7fc:	893b      	ldrh	r3, [r7, #8]
 800f7fe:	2b00      	cmp	r3, #0
 800f800:	d00e      	beq.n	800f820 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800f802:	683b      	ldr	r3, [r7, #0]
 800f804:	88da      	ldrh	r2, [r3, #6]
 800f806:	893b      	ldrh	r3, [r7, #8]
 800f808:	4293      	cmp	r3, r2
 800f80a:	bf28      	it	cs
 800f80c:	4613      	movcs	r3, r2
 800f80e:	b29b      	uxth	r3, r3
 800f810:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800f812:	893b      	ldrh	r3, [r7, #8]
 800f814:	461a      	mov	r2, r3
 800f816:	68f9      	ldr	r1, [r7, #12]
 800f818:	6878      	ldr	r0, [r7, #4]
 800f81a:	f000 fa69 	bl	800fcf0 <USBD_CtlSendData>
 800f81e:	e009      	b.n	800f834 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800f820:	6839      	ldr	r1, [r7, #0]
 800f822:	6878      	ldr	r0, [r7, #4]
 800f824:	f000 f9e7 	bl	800fbf6 <USBD_CtlError>
 800f828:	e004      	b.n	800f834 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800f82a:	6878      	ldr	r0, [r7, #4]
 800f82c:	f000 fac1 	bl	800fdb2 <USBD_CtlSendStatus>
 800f830:	e000      	b.n	800f834 <USBD_GetDescriptor+0x2cc>
    return;
 800f832:	bf00      	nop
  }
}
 800f834:	3710      	adds	r7, #16
 800f836:	46bd      	mov	sp, r7
 800f838:	bd80      	pop	{r7, pc}
 800f83a:	bf00      	nop

0800f83c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f83c:	b580      	push	{r7, lr}
 800f83e:	b084      	sub	sp, #16
 800f840:	af00      	add	r7, sp, #0
 800f842:	6078      	str	r0, [r7, #4]
 800f844:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800f846:	683b      	ldr	r3, [r7, #0]
 800f848:	889b      	ldrh	r3, [r3, #4]
 800f84a:	2b00      	cmp	r3, #0
 800f84c:	d131      	bne.n	800f8b2 <USBD_SetAddress+0x76>
 800f84e:	683b      	ldr	r3, [r7, #0]
 800f850:	88db      	ldrh	r3, [r3, #6]
 800f852:	2b00      	cmp	r3, #0
 800f854:	d12d      	bne.n	800f8b2 <USBD_SetAddress+0x76>
 800f856:	683b      	ldr	r3, [r7, #0]
 800f858:	885b      	ldrh	r3, [r3, #2]
 800f85a:	2b7f      	cmp	r3, #127	@ 0x7f
 800f85c:	d829      	bhi.n	800f8b2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800f85e:	683b      	ldr	r3, [r7, #0]
 800f860:	885b      	ldrh	r3, [r3, #2]
 800f862:	b2db      	uxtb	r3, r3
 800f864:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f868:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f86a:	687b      	ldr	r3, [r7, #4]
 800f86c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f870:	b2db      	uxtb	r3, r3
 800f872:	2b03      	cmp	r3, #3
 800f874:	d104      	bne.n	800f880 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800f876:	6839      	ldr	r1, [r7, #0]
 800f878:	6878      	ldr	r0, [r7, #4]
 800f87a:	f000 f9bc 	bl	800fbf6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f87e:	e01d      	b.n	800f8bc <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	7bfa      	ldrb	r2, [r7, #15]
 800f884:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800f888:	7bfb      	ldrb	r3, [r7, #15]
 800f88a:	4619      	mov	r1, r3
 800f88c:	6878      	ldr	r0, [r7, #4]
 800f88e:	f000 ff2f 	bl	80106f0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800f892:	6878      	ldr	r0, [r7, #4]
 800f894:	f000 fa8d 	bl	800fdb2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800f898:	7bfb      	ldrb	r3, [r7, #15]
 800f89a:	2b00      	cmp	r3, #0
 800f89c:	d004      	beq.n	800f8a8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	2202      	movs	r2, #2
 800f8a2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f8a6:	e009      	b.n	800f8bc <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	2201      	movs	r2, #1
 800f8ac:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f8b0:	e004      	b.n	800f8bc <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800f8b2:	6839      	ldr	r1, [r7, #0]
 800f8b4:	6878      	ldr	r0, [r7, #4]
 800f8b6:	f000 f99e 	bl	800fbf6 <USBD_CtlError>
  }
}
 800f8ba:	bf00      	nop
 800f8bc:	bf00      	nop
 800f8be:	3710      	adds	r7, #16
 800f8c0:	46bd      	mov	sp, r7
 800f8c2:	bd80      	pop	{r7, pc}

0800f8c4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f8c4:	b580      	push	{r7, lr}
 800f8c6:	b084      	sub	sp, #16
 800f8c8:	af00      	add	r7, sp, #0
 800f8ca:	6078      	str	r0, [r7, #4]
 800f8cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f8ce:	2300      	movs	r3, #0
 800f8d0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800f8d2:	683b      	ldr	r3, [r7, #0]
 800f8d4:	885b      	ldrh	r3, [r3, #2]
 800f8d6:	b2da      	uxtb	r2, r3
 800f8d8:	4b4e      	ldr	r3, [pc, #312]	@ (800fa14 <USBD_SetConfig+0x150>)
 800f8da:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800f8dc:	4b4d      	ldr	r3, [pc, #308]	@ (800fa14 <USBD_SetConfig+0x150>)
 800f8de:	781b      	ldrb	r3, [r3, #0]
 800f8e0:	2b01      	cmp	r3, #1
 800f8e2:	d905      	bls.n	800f8f0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800f8e4:	6839      	ldr	r1, [r7, #0]
 800f8e6:	6878      	ldr	r0, [r7, #4]
 800f8e8:	f000 f985 	bl	800fbf6 <USBD_CtlError>
    return USBD_FAIL;
 800f8ec:	2303      	movs	r3, #3
 800f8ee:	e08c      	b.n	800fa0a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f8f6:	b2db      	uxtb	r3, r3
 800f8f8:	2b02      	cmp	r3, #2
 800f8fa:	d002      	beq.n	800f902 <USBD_SetConfig+0x3e>
 800f8fc:	2b03      	cmp	r3, #3
 800f8fe:	d029      	beq.n	800f954 <USBD_SetConfig+0x90>
 800f900:	e075      	b.n	800f9ee <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800f902:	4b44      	ldr	r3, [pc, #272]	@ (800fa14 <USBD_SetConfig+0x150>)
 800f904:	781b      	ldrb	r3, [r3, #0]
 800f906:	2b00      	cmp	r3, #0
 800f908:	d020      	beq.n	800f94c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800f90a:	4b42      	ldr	r3, [pc, #264]	@ (800fa14 <USBD_SetConfig+0x150>)
 800f90c:	781b      	ldrb	r3, [r3, #0]
 800f90e:	461a      	mov	r2, r3
 800f910:	687b      	ldr	r3, [r7, #4]
 800f912:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f914:	4b3f      	ldr	r3, [pc, #252]	@ (800fa14 <USBD_SetConfig+0x150>)
 800f916:	781b      	ldrb	r3, [r3, #0]
 800f918:	4619      	mov	r1, r3
 800f91a:	6878      	ldr	r0, [r7, #4]
 800f91c:	f7fe ffcd 	bl	800e8ba <USBD_SetClassConfig>
 800f920:	4603      	mov	r3, r0
 800f922:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800f924:	7bfb      	ldrb	r3, [r7, #15]
 800f926:	2b00      	cmp	r3, #0
 800f928:	d008      	beq.n	800f93c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800f92a:	6839      	ldr	r1, [r7, #0]
 800f92c:	6878      	ldr	r0, [r7, #4]
 800f92e:	f000 f962 	bl	800fbf6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800f932:	687b      	ldr	r3, [r7, #4]
 800f934:	2202      	movs	r2, #2
 800f936:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f93a:	e065      	b.n	800fa08 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800f93c:	6878      	ldr	r0, [r7, #4]
 800f93e:	f000 fa38 	bl	800fdb2 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	2203      	movs	r2, #3
 800f946:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800f94a:	e05d      	b.n	800fa08 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800f94c:	6878      	ldr	r0, [r7, #4]
 800f94e:	f000 fa30 	bl	800fdb2 <USBD_CtlSendStatus>
      break;
 800f952:	e059      	b.n	800fa08 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800f954:	4b2f      	ldr	r3, [pc, #188]	@ (800fa14 <USBD_SetConfig+0x150>)
 800f956:	781b      	ldrb	r3, [r3, #0]
 800f958:	2b00      	cmp	r3, #0
 800f95a:	d112      	bne.n	800f982 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f95c:	687b      	ldr	r3, [r7, #4]
 800f95e:	2202      	movs	r2, #2
 800f960:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800f964:	4b2b      	ldr	r3, [pc, #172]	@ (800fa14 <USBD_SetConfig+0x150>)
 800f966:	781b      	ldrb	r3, [r3, #0]
 800f968:	461a      	mov	r2, r3
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f96e:	4b29      	ldr	r3, [pc, #164]	@ (800fa14 <USBD_SetConfig+0x150>)
 800f970:	781b      	ldrb	r3, [r3, #0]
 800f972:	4619      	mov	r1, r3
 800f974:	6878      	ldr	r0, [r7, #4]
 800f976:	f7fe ffbc 	bl	800e8f2 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800f97a:	6878      	ldr	r0, [r7, #4]
 800f97c:	f000 fa19 	bl	800fdb2 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f980:	e042      	b.n	800fa08 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800f982:	4b24      	ldr	r3, [pc, #144]	@ (800fa14 <USBD_SetConfig+0x150>)
 800f984:	781b      	ldrb	r3, [r3, #0]
 800f986:	461a      	mov	r2, r3
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	685b      	ldr	r3, [r3, #4]
 800f98c:	429a      	cmp	r2, r3
 800f98e:	d02a      	beq.n	800f9e6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	685b      	ldr	r3, [r3, #4]
 800f994:	b2db      	uxtb	r3, r3
 800f996:	4619      	mov	r1, r3
 800f998:	6878      	ldr	r0, [r7, #4]
 800f99a:	f7fe ffaa 	bl	800e8f2 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800f99e:	4b1d      	ldr	r3, [pc, #116]	@ (800fa14 <USBD_SetConfig+0x150>)
 800f9a0:	781b      	ldrb	r3, [r3, #0]
 800f9a2:	461a      	mov	r2, r3
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f9a8:	4b1a      	ldr	r3, [pc, #104]	@ (800fa14 <USBD_SetConfig+0x150>)
 800f9aa:	781b      	ldrb	r3, [r3, #0]
 800f9ac:	4619      	mov	r1, r3
 800f9ae:	6878      	ldr	r0, [r7, #4]
 800f9b0:	f7fe ff83 	bl	800e8ba <USBD_SetClassConfig>
 800f9b4:	4603      	mov	r3, r0
 800f9b6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800f9b8:	7bfb      	ldrb	r3, [r7, #15]
 800f9ba:	2b00      	cmp	r3, #0
 800f9bc:	d00f      	beq.n	800f9de <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800f9be:	6839      	ldr	r1, [r7, #0]
 800f9c0:	6878      	ldr	r0, [r7, #4]
 800f9c2:	f000 f918 	bl	800fbf6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	685b      	ldr	r3, [r3, #4]
 800f9ca:	b2db      	uxtb	r3, r3
 800f9cc:	4619      	mov	r1, r3
 800f9ce:	6878      	ldr	r0, [r7, #4]
 800f9d0:	f7fe ff8f 	bl	800e8f2 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800f9d4:	687b      	ldr	r3, [r7, #4]
 800f9d6:	2202      	movs	r2, #2
 800f9d8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800f9dc:	e014      	b.n	800fa08 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800f9de:	6878      	ldr	r0, [r7, #4]
 800f9e0:	f000 f9e7 	bl	800fdb2 <USBD_CtlSendStatus>
      break;
 800f9e4:	e010      	b.n	800fa08 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800f9e6:	6878      	ldr	r0, [r7, #4]
 800f9e8:	f000 f9e3 	bl	800fdb2 <USBD_CtlSendStatus>
      break;
 800f9ec:	e00c      	b.n	800fa08 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800f9ee:	6839      	ldr	r1, [r7, #0]
 800f9f0:	6878      	ldr	r0, [r7, #4]
 800f9f2:	f000 f900 	bl	800fbf6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f9f6:	4b07      	ldr	r3, [pc, #28]	@ (800fa14 <USBD_SetConfig+0x150>)
 800f9f8:	781b      	ldrb	r3, [r3, #0]
 800f9fa:	4619      	mov	r1, r3
 800f9fc:	6878      	ldr	r0, [r7, #4]
 800f9fe:	f7fe ff78 	bl	800e8f2 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800fa02:	2303      	movs	r3, #3
 800fa04:	73fb      	strb	r3, [r7, #15]
      break;
 800fa06:	bf00      	nop
  }

  return ret;
 800fa08:	7bfb      	ldrb	r3, [r7, #15]
}
 800fa0a:	4618      	mov	r0, r3
 800fa0c:	3710      	adds	r7, #16
 800fa0e:	46bd      	mov	sp, r7
 800fa10:	bd80      	pop	{r7, pc}
 800fa12:	bf00      	nop
 800fa14:	200041d8 	.word	0x200041d8

0800fa18 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fa18:	b580      	push	{r7, lr}
 800fa1a:	b082      	sub	sp, #8
 800fa1c:	af00      	add	r7, sp, #0
 800fa1e:	6078      	str	r0, [r7, #4]
 800fa20:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800fa22:	683b      	ldr	r3, [r7, #0]
 800fa24:	88db      	ldrh	r3, [r3, #6]
 800fa26:	2b01      	cmp	r3, #1
 800fa28:	d004      	beq.n	800fa34 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800fa2a:	6839      	ldr	r1, [r7, #0]
 800fa2c:	6878      	ldr	r0, [r7, #4]
 800fa2e:	f000 f8e2 	bl	800fbf6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800fa32:	e023      	b.n	800fa7c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800fa34:	687b      	ldr	r3, [r7, #4]
 800fa36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fa3a:	b2db      	uxtb	r3, r3
 800fa3c:	2b02      	cmp	r3, #2
 800fa3e:	dc02      	bgt.n	800fa46 <USBD_GetConfig+0x2e>
 800fa40:	2b00      	cmp	r3, #0
 800fa42:	dc03      	bgt.n	800fa4c <USBD_GetConfig+0x34>
 800fa44:	e015      	b.n	800fa72 <USBD_GetConfig+0x5a>
 800fa46:	2b03      	cmp	r3, #3
 800fa48:	d00b      	beq.n	800fa62 <USBD_GetConfig+0x4a>
 800fa4a:	e012      	b.n	800fa72 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800fa4c:	687b      	ldr	r3, [r7, #4]
 800fa4e:	2200      	movs	r2, #0
 800fa50:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800fa52:	687b      	ldr	r3, [r7, #4]
 800fa54:	3308      	adds	r3, #8
 800fa56:	2201      	movs	r2, #1
 800fa58:	4619      	mov	r1, r3
 800fa5a:	6878      	ldr	r0, [r7, #4]
 800fa5c:	f000 f948 	bl	800fcf0 <USBD_CtlSendData>
        break;
 800fa60:	e00c      	b.n	800fa7c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	3304      	adds	r3, #4
 800fa66:	2201      	movs	r2, #1
 800fa68:	4619      	mov	r1, r3
 800fa6a:	6878      	ldr	r0, [r7, #4]
 800fa6c:	f000 f940 	bl	800fcf0 <USBD_CtlSendData>
        break;
 800fa70:	e004      	b.n	800fa7c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800fa72:	6839      	ldr	r1, [r7, #0]
 800fa74:	6878      	ldr	r0, [r7, #4]
 800fa76:	f000 f8be 	bl	800fbf6 <USBD_CtlError>
        break;
 800fa7a:	bf00      	nop
}
 800fa7c:	bf00      	nop
 800fa7e:	3708      	adds	r7, #8
 800fa80:	46bd      	mov	sp, r7
 800fa82:	bd80      	pop	{r7, pc}

0800fa84 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fa84:	b580      	push	{r7, lr}
 800fa86:	b082      	sub	sp, #8
 800fa88:	af00      	add	r7, sp, #0
 800fa8a:	6078      	str	r0, [r7, #4]
 800fa8c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fa94:	b2db      	uxtb	r3, r3
 800fa96:	3b01      	subs	r3, #1
 800fa98:	2b02      	cmp	r3, #2
 800fa9a:	d81e      	bhi.n	800fada <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800fa9c:	683b      	ldr	r3, [r7, #0]
 800fa9e:	88db      	ldrh	r3, [r3, #6]
 800faa0:	2b02      	cmp	r3, #2
 800faa2:	d004      	beq.n	800faae <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800faa4:	6839      	ldr	r1, [r7, #0]
 800faa6:	6878      	ldr	r0, [r7, #4]
 800faa8:	f000 f8a5 	bl	800fbf6 <USBD_CtlError>
        break;
 800faac:	e01a      	b.n	800fae4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800faae:	687b      	ldr	r3, [r7, #4]
 800fab0:	2201      	movs	r2, #1
 800fab2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800faba:	2b00      	cmp	r3, #0
 800fabc:	d005      	beq.n	800faca <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	68db      	ldr	r3, [r3, #12]
 800fac2:	f043 0202 	orr.w	r2, r3, #2
 800fac6:	687b      	ldr	r3, [r7, #4]
 800fac8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800faca:	687b      	ldr	r3, [r7, #4]
 800facc:	330c      	adds	r3, #12
 800face:	2202      	movs	r2, #2
 800fad0:	4619      	mov	r1, r3
 800fad2:	6878      	ldr	r0, [r7, #4]
 800fad4:	f000 f90c 	bl	800fcf0 <USBD_CtlSendData>
      break;
 800fad8:	e004      	b.n	800fae4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800fada:	6839      	ldr	r1, [r7, #0]
 800fadc:	6878      	ldr	r0, [r7, #4]
 800fade:	f000 f88a 	bl	800fbf6 <USBD_CtlError>
      break;
 800fae2:	bf00      	nop
  }
}
 800fae4:	bf00      	nop
 800fae6:	3708      	adds	r7, #8
 800fae8:	46bd      	mov	sp, r7
 800faea:	bd80      	pop	{r7, pc}

0800faec <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800faec:	b580      	push	{r7, lr}
 800faee:	b082      	sub	sp, #8
 800faf0:	af00      	add	r7, sp, #0
 800faf2:	6078      	str	r0, [r7, #4]
 800faf4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800faf6:	683b      	ldr	r3, [r7, #0]
 800faf8:	885b      	ldrh	r3, [r3, #2]
 800fafa:	2b01      	cmp	r3, #1
 800fafc:	d107      	bne.n	800fb0e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	2201      	movs	r2, #1
 800fb02:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800fb06:	6878      	ldr	r0, [r7, #4]
 800fb08:	f000 f953 	bl	800fdb2 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800fb0c:	e013      	b.n	800fb36 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800fb0e:	683b      	ldr	r3, [r7, #0]
 800fb10:	885b      	ldrh	r3, [r3, #2]
 800fb12:	2b02      	cmp	r3, #2
 800fb14:	d10b      	bne.n	800fb2e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800fb16:	683b      	ldr	r3, [r7, #0]
 800fb18:	889b      	ldrh	r3, [r3, #4]
 800fb1a:	0a1b      	lsrs	r3, r3, #8
 800fb1c:	b29b      	uxth	r3, r3
 800fb1e:	b2da      	uxtb	r2, r3
 800fb20:	687b      	ldr	r3, [r7, #4]
 800fb22:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800fb26:	6878      	ldr	r0, [r7, #4]
 800fb28:	f000 f943 	bl	800fdb2 <USBD_CtlSendStatus>
}
 800fb2c:	e003      	b.n	800fb36 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800fb2e:	6839      	ldr	r1, [r7, #0]
 800fb30:	6878      	ldr	r0, [r7, #4]
 800fb32:	f000 f860 	bl	800fbf6 <USBD_CtlError>
}
 800fb36:	bf00      	nop
 800fb38:	3708      	adds	r7, #8
 800fb3a:	46bd      	mov	sp, r7
 800fb3c:	bd80      	pop	{r7, pc}

0800fb3e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fb3e:	b580      	push	{r7, lr}
 800fb40:	b082      	sub	sp, #8
 800fb42:	af00      	add	r7, sp, #0
 800fb44:	6078      	str	r0, [r7, #4]
 800fb46:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800fb48:	687b      	ldr	r3, [r7, #4]
 800fb4a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fb4e:	b2db      	uxtb	r3, r3
 800fb50:	3b01      	subs	r3, #1
 800fb52:	2b02      	cmp	r3, #2
 800fb54:	d80b      	bhi.n	800fb6e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800fb56:	683b      	ldr	r3, [r7, #0]
 800fb58:	885b      	ldrh	r3, [r3, #2]
 800fb5a:	2b01      	cmp	r3, #1
 800fb5c:	d10c      	bne.n	800fb78 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800fb5e:	687b      	ldr	r3, [r7, #4]
 800fb60:	2200      	movs	r2, #0
 800fb62:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800fb66:	6878      	ldr	r0, [r7, #4]
 800fb68:	f000 f923 	bl	800fdb2 <USBD_CtlSendStatus>
      }
      break;
 800fb6c:	e004      	b.n	800fb78 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800fb6e:	6839      	ldr	r1, [r7, #0]
 800fb70:	6878      	ldr	r0, [r7, #4]
 800fb72:	f000 f840 	bl	800fbf6 <USBD_CtlError>
      break;
 800fb76:	e000      	b.n	800fb7a <USBD_ClrFeature+0x3c>
      break;
 800fb78:	bf00      	nop
  }
}
 800fb7a:	bf00      	nop
 800fb7c:	3708      	adds	r7, #8
 800fb7e:	46bd      	mov	sp, r7
 800fb80:	bd80      	pop	{r7, pc}

0800fb82 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800fb82:	b580      	push	{r7, lr}
 800fb84:	b084      	sub	sp, #16
 800fb86:	af00      	add	r7, sp, #0
 800fb88:	6078      	str	r0, [r7, #4]
 800fb8a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800fb8c:	683b      	ldr	r3, [r7, #0]
 800fb8e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800fb90:	68fb      	ldr	r3, [r7, #12]
 800fb92:	781a      	ldrb	r2, [r3, #0]
 800fb94:	687b      	ldr	r3, [r7, #4]
 800fb96:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800fb98:	68fb      	ldr	r3, [r7, #12]
 800fb9a:	3301      	adds	r3, #1
 800fb9c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800fb9e:	68fb      	ldr	r3, [r7, #12]
 800fba0:	781a      	ldrb	r2, [r3, #0]
 800fba2:	687b      	ldr	r3, [r7, #4]
 800fba4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800fba6:	68fb      	ldr	r3, [r7, #12]
 800fba8:	3301      	adds	r3, #1
 800fbaa:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800fbac:	68f8      	ldr	r0, [r7, #12]
 800fbae:	f7ff fa3d 	bl	800f02c <SWAPBYTE>
 800fbb2:	4603      	mov	r3, r0
 800fbb4:	461a      	mov	r2, r3
 800fbb6:	687b      	ldr	r3, [r7, #4]
 800fbb8:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800fbba:	68fb      	ldr	r3, [r7, #12]
 800fbbc:	3301      	adds	r3, #1
 800fbbe:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800fbc0:	68fb      	ldr	r3, [r7, #12]
 800fbc2:	3301      	adds	r3, #1
 800fbc4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800fbc6:	68f8      	ldr	r0, [r7, #12]
 800fbc8:	f7ff fa30 	bl	800f02c <SWAPBYTE>
 800fbcc:	4603      	mov	r3, r0
 800fbce:	461a      	mov	r2, r3
 800fbd0:	687b      	ldr	r3, [r7, #4]
 800fbd2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800fbd4:	68fb      	ldr	r3, [r7, #12]
 800fbd6:	3301      	adds	r3, #1
 800fbd8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800fbda:	68fb      	ldr	r3, [r7, #12]
 800fbdc:	3301      	adds	r3, #1
 800fbde:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800fbe0:	68f8      	ldr	r0, [r7, #12]
 800fbe2:	f7ff fa23 	bl	800f02c <SWAPBYTE>
 800fbe6:	4603      	mov	r3, r0
 800fbe8:	461a      	mov	r2, r3
 800fbea:	687b      	ldr	r3, [r7, #4]
 800fbec:	80da      	strh	r2, [r3, #6]
}
 800fbee:	bf00      	nop
 800fbf0:	3710      	adds	r7, #16
 800fbf2:	46bd      	mov	sp, r7
 800fbf4:	bd80      	pop	{r7, pc}

0800fbf6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fbf6:	b580      	push	{r7, lr}
 800fbf8:	b082      	sub	sp, #8
 800fbfa:	af00      	add	r7, sp, #0
 800fbfc:	6078      	str	r0, [r7, #4]
 800fbfe:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800fc00:	2180      	movs	r1, #128	@ 0x80
 800fc02:	6878      	ldr	r0, [r7, #4]
 800fc04:	f000 fd0a 	bl	801061c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800fc08:	2100      	movs	r1, #0
 800fc0a:	6878      	ldr	r0, [r7, #4]
 800fc0c:	f000 fd06 	bl	801061c <USBD_LL_StallEP>
}
 800fc10:	bf00      	nop
 800fc12:	3708      	adds	r7, #8
 800fc14:	46bd      	mov	sp, r7
 800fc16:	bd80      	pop	{r7, pc}

0800fc18 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800fc18:	b580      	push	{r7, lr}
 800fc1a:	b086      	sub	sp, #24
 800fc1c:	af00      	add	r7, sp, #0
 800fc1e:	60f8      	str	r0, [r7, #12]
 800fc20:	60b9      	str	r1, [r7, #8]
 800fc22:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800fc24:	2300      	movs	r3, #0
 800fc26:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800fc28:	68fb      	ldr	r3, [r7, #12]
 800fc2a:	2b00      	cmp	r3, #0
 800fc2c:	d042      	beq.n	800fcb4 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800fc2e:	68fb      	ldr	r3, [r7, #12]
 800fc30:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800fc32:	6938      	ldr	r0, [r7, #16]
 800fc34:	f000 f842 	bl	800fcbc <USBD_GetLen>
 800fc38:	4603      	mov	r3, r0
 800fc3a:	3301      	adds	r3, #1
 800fc3c:	005b      	lsls	r3, r3, #1
 800fc3e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fc42:	d808      	bhi.n	800fc56 <USBD_GetString+0x3e>
 800fc44:	6938      	ldr	r0, [r7, #16]
 800fc46:	f000 f839 	bl	800fcbc <USBD_GetLen>
 800fc4a:	4603      	mov	r3, r0
 800fc4c:	3301      	adds	r3, #1
 800fc4e:	b29b      	uxth	r3, r3
 800fc50:	005b      	lsls	r3, r3, #1
 800fc52:	b29a      	uxth	r2, r3
 800fc54:	e001      	b.n	800fc5a <USBD_GetString+0x42>
 800fc56:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800fc5a:	687b      	ldr	r3, [r7, #4]
 800fc5c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800fc5e:	7dfb      	ldrb	r3, [r7, #23]
 800fc60:	68ba      	ldr	r2, [r7, #8]
 800fc62:	4413      	add	r3, r2
 800fc64:	687a      	ldr	r2, [r7, #4]
 800fc66:	7812      	ldrb	r2, [r2, #0]
 800fc68:	701a      	strb	r2, [r3, #0]
  idx++;
 800fc6a:	7dfb      	ldrb	r3, [r7, #23]
 800fc6c:	3301      	adds	r3, #1
 800fc6e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800fc70:	7dfb      	ldrb	r3, [r7, #23]
 800fc72:	68ba      	ldr	r2, [r7, #8]
 800fc74:	4413      	add	r3, r2
 800fc76:	2203      	movs	r2, #3
 800fc78:	701a      	strb	r2, [r3, #0]
  idx++;
 800fc7a:	7dfb      	ldrb	r3, [r7, #23]
 800fc7c:	3301      	adds	r3, #1
 800fc7e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800fc80:	e013      	b.n	800fcaa <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800fc82:	7dfb      	ldrb	r3, [r7, #23]
 800fc84:	68ba      	ldr	r2, [r7, #8]
 800fc86:	4413      	add	r3, r2
 800fc88:	693a      	ldr	r2, [r7, #16]
 800fc8a:	7812      	ldrb	r2, [r2, #0]
 800fc8c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800fc8e:	693b      	ldr	r3, [r7, #16]
 800fc90:	3301      	adds	r3, #1
 800fc92:	613b      	str	r3, [r7, #16]
    idx++;
 800fc94:	7dfb      	ldrb	r3, [r7, #23]
 800fc96:	3301      	adds	r3, #1
 800fc98:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800fc9a:	7dfb      	ldrb	r3, [r7, #23]
 800fc9c:	68ba      	ldr	r2, [r7, #8]
 800fc9e:	4413      	add	r3, r2
 800fca0:	2200      	movs	r2, #0
 800fca2:	701a      	strb	r2, [r3, #0]
    idx++;
 800fca4:	7dfb      	ldrb	r3, [r7, #23]
 800fca6:	3301      	adds	r3, #1
 800fca8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800fcaa:	693b      	ldr	r3, [r7, #16]
 800fcac:	781b      	ldrb	r3, [r3, #0]
 800fcae:	2b00      	cmp	r3, #0
 800fcb0:	d1e7      	bne.n	800fc82 <USBD_GetString+0x6a>
 800fcb2:	e000      	b.n	800fcb6 <USBD_GetString+0x9e>
    return;
 800fcb4:	bf00      	nop
  }
}
 800fcb6:	3718      	adds	r7, #24
 800fcb8:	46bd      	mov	sp, r7
 800fcba:	bd80      	pop	{r7, pc}

0800fcbc <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800fcbc:	b480      	push	{r7}
 800fcbe:	b085      	sub	sp, #20
 800fcc0:	af00      	add	r7, sp, #0
 800fcc2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800fcc4:	2300      	movs	r3, #0
 800fcc6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800fcc8:	687b      	ldr	r3, [r7, #4]
 800fcca:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800fccc:	e005      	b.n	800fcda <USBD_GetLen+0x1e>
  {
    len++;
 800fcce:	7bfb      	ldrb	r3, [r7, #15]
 800fcd0:	3301      	adds	r3, #1
 800fcd2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800fcd4:	68bb      	ldr	r3, [r7, #8]
 800fcd6:	3301      	adds	r3, #1
 800fcd8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800fcda:	68bb      	ldr	r3, [r7, #8]
 800fcdc:	781b      	ldrb	r3, [r3, #0]
 800fcde:	2b00      	cmp	r3, #0
 800fce0:	d1f5      	bne.n	800fcce <USBD_GetLen+0x12>
  }

  return len;
 800fce2:	7bfb      	ldrb	r3, [r7, #15]
}
 800fce4:	4618      	mov	r0, r3
 800fce6:	3714      	adds	r7, #20
 800fce8:	46bd      	mov	sp, r7
 800fcea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcee:	4770      	bx	lr

0800fcf0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800fcf0:	b580      	push	{r7, lr}
 800fcf2:	b084      	sub	sp, #16
 800fcf4:	af00      	add	r7, sp, #0
 800fcf6:	60f8      	str	r0, [r7, #12]
 800fcf8:	60b9      	str	r1, [r7, #8]
 800fcfa:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800fcfc:	68fb      	ldr	r3, [r7, #12]
 800fcfe:	2202      	movs	r2, #2
 800fd00:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800fd04:	68fb      	ldr	r3, [r7, #12]
 800fd06:	687a      	ldr	r2, [r7, #4]
 800fd08:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800fd0a:	68fb      	ldr	r3, [r7, #12]
 800fd0c:	68ba      	ldr	r2, [r7, #8]
 800fd0e:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800fd10:	68fb      	ldr	r3, [r7, #12]
 800fd12:	687a      	ldr	r2, [r7, #4]
 800fd14:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	68ba      	ldr	r2, [r7, #8]
 800fd1a:	2100      	movs	r1, #0
 800fd1c:	68f8      	ldr	r0, [r7, #12]
 800fd1e:	f000 fd06 	bl	801072e <USBD_LL_Transmit>

  return USBD_OK;
 800fd22:	2300      	movs	r3, #0
}
 800fd24:	4618      	mov	r0, r3
 800fd26:	3710      	adds	r7, #16
 800fd28:	46bd      	mov	sp, r7
 800fd2a:	bd80      	pop	{r7, pc}

0800fd2c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800fd2c:	b580      	push	{r7, lr}
 800fd2e:	b084      	sub	sp, #16
 800fd30:	af00      	add	r7, sp, #0
 800fd32:	60f8      	str	r0, [r7, #12]
 800fd34:	60b9      	str	r1, [r7, #8]
 800fd36:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800fd38:	687b      	ldr	r3, [r7, #4]
 800fd3a:	68ba      	ldr	r2, [r7, #8]
 800fd3c:	2100      	movs	r1, #0
 800fd3e:	68f8      	ldr	r0, [r7, #12]
 800fd40:	f000 fcf5 	bl	801072e <USBD_LL_Transmit>

  return USBD_OK;
 800fd44:	2300      	movs	r3, #0
}
 800fd46:	4618      	mov	r0, r3
 800fd48:	3710      	adds	r7, #16
 800fd4a:	46bd      	mov	sp, r7
 800fd4c:	bd80      	pop	{r7, pc}

0800fd4e <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800fd4e:	b580      	push	{r7, lr}
 800fd50:	b084      	sub	sp, #16
 800fd52:	af00      	add	r7, sp, #0
 800fd54:	60f8      	str	r0, [r7, #12]
 800fd56:	60b9      	str	r1, [r7, #8]
 800fd58:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800fd5a:	68fb      	ldr	r3, [r7, #12]
 800fd5c:	2203      	movs	r2, #3
 800fd5e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800fd62:	68fb      	ldr	r3, [r7, #12]
 800fd64:	687a      	ldr	r2, [r7, #4]
 800fd66:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800fd6a:	68fb      	ldr	r3, [r7, #12]
 800fd6c:	68ba      	ldr	r2, [r7, #8]
 800fd6e:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800fd72:	68fb      	ldr	r3, [r7, #12]
 800fd74:	687a      	ldr	r2, [r7, #4]
 800fd76:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	68ba      	ldr	r2, [r7, #8]
 800fd7e:	2100      	movs	r1, #0
 800fd80:	68f8      	ldr	r0, [r7, #12]
 800fd82:	f000 fcf5 	bl	8010770 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fd86:	2300      	movs	r3, #0
}
 800fd88:	4618      	mov	r0, r3
 800fd8a:	3710      	adds	r7, #16
 800fd8c:	46bd      	mov	sp, r7
 800fd8e:	bd80      	pop	{r7, pc}

0800fd90 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800fd90:	b580      	push	{r7, lr}
 800fd92:	b084      	sub	sp, #16
 800fd94:	af00      	add	r7, sp, #0
 800fd96:	60f8      	str	r0, [r7, #12]
 800fd98:	60b9      	str	r1, [r7, #8]
 800fd9a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800fd9c:	687b      	ldr	r3, [r7, #4]
 800fd9e:	68ba      	ldr	r2, [r7, #8]
 800fda0:	2100      	movs	r1, #0
 800fda2:	68f8      	ldr	r0, [r7, #12]
 800fda4:	f000 fce4 	bl	8010770 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fda8:	2300      	movs	r3, #0
}
 800fdaa:	4618      	mov	r0, r3
 800fdac:	3710      	adds	r7, #16
 800fdae:	46bd      	mov	sp, r7
 800fdb0:	bd80      	pop	{r7, pc}

0800fdb2 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800fdb2:	b580      	push	{r7, lr}
 800fdb4:	b082      	sub	sp, #8
 800fdb6:	af00      	add	r7, sp, #0
 800fdb8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800fdba:	687b      	ldr	r3, [r7, #4]
 800fdbc:	2204      	movs	r2, #4
 800fdbe:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800fdc2:	2300      	movs	r3, #0
 800fdc4:	2200      	movs	r2, #0
 800fdc6:	2100      	movs	r1, #0
 800fdc8:	6878      	ldr	r0, [r7, #4]
 800fdca:	f000 fcb0 	bl	801072e <USBD_LL_Transmit>

  return USBD_OK;
 800fdce:	2300      	movs	r3, #0
}
 800fdd0:	4618      	mov	r0, r3
 800fdd2:	3708      	adds	r7, #8
 800fdd4:	46bd      	mov	sp, r7
 800fdd6:	bd80      	pop	{r7, pc}

0800fdd8 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800fdd8:	b580      	push	{r7, lr}
 800fdda:	b082      	sub	sp, #8
 800fddc:	af00      	add	r7, sp, #0
 800fdde:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800fde0:	687b      	ldr	r3, [r7, #4]
 800fde2:	2205      	movs	r2, #5
 800fde4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800fde8:	2300      	movs	r3, #0
 800fdea:	2200      	movs	r2, #0
 800fdec:	2100      	movs	r1, #0
 800fdee:	6878      	ldr	r0, [r7, #4]
 800fdf0:	f000 fcbe 	bl	8010770 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fdf4:	2300      	movs	r3, #0
}
 800fdf6:	4618      	mov	r0, r3
 800fdf8:	3708      	adds	r7, #8
 800fdfa:	46bd      	mov	sp, r7
 800fdfc:	bd80      	pop	{r7, pc}
	...

0800fe00 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800fe00:	b580      	push	{r7, lr}
 800fe02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800fe04:	2200      	movs	r2, #0
 800fe06:	4912      	ldr	r1, [pc, #72]	@ (800fe50 <MX_USB_DEVICE_Init+0x50>)
 800fe08:	4812      	ldr	r0, [pc, #72]	@ (800fe54 <MX_USB_DEVICE_Init+0x54>)
 800fe0a:	f7fe fcd9 	bl	800e7c0 <USBD_Init>
 800fe0e:	4603      	mov	r3, r0
 800fe10:	2b00      	cmp	r3, #0
 800fe12:	d001      	beq.n	800fe18 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800fe14:	f7f2 fb14 	bl	8002440 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800fe18:	490f      	ldr	r1, [pc, #60]	@ (800fe58 <MX_USB_DEVICE_Init+0x58>)
 800fe1a:	480e      	ldr	r0, [pc, #56]	@ (800fe54 <MX_USB_DEVICE_Init+0x54>)
 800fe1c:	f7fe fd00 	bl	800e820 <USBD_RegisterClass>
 800fe20:	4603      	mov	r3, r0
 800fe22:	2b00      	cmp	r3, #0
 800fe24:	d001      	beq.n	800fe2a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800fe26:	f7f2 fb0b 	bl	8002440 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800fe2a:	490c      	ldr	r1, [pc, #48]	@ (800fe5c <MX_USB_DEVICE_Init+0x5c>)
 800fe2c:	4809      	ldr	r0, [pc, #36]	@ (800fe54 <MX_USB_DEVICE_Init+0x54>)
 800fe2e:	f7fe fbf7 	bl	800e620 <USBD_CDC_RegisterInterface>
 800fe32:	4603      	mov	r3, r0
 800fe34:	2b00      	cmp	r3, #0
 800fe36:	d001      	beq.n	800fe3c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800fe38:	f7f2 fb02 	bl	8002440 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800fe3c:	4805      	ldr	r0, [pc, #20]	@ (800fe54 <MX_USB_DEVICE_Init+0x54>)
 800fe3e:	f7fe fd25 	bl	800e88c <USBD_Start>
 800fe42:	4603      	mov	r3, r0
 800fe44:	2b00      	cmp	r3, #0
 800fe46:	d001      	beq.n	800fe4c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800fe48:	f7f2 fafa 	bl	8002440 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800fe4c:	bf00      	nop
 800fe4e:	bd80      	pop	{r7, pc}
 800fe50:	200000d0 	.word	0x200000d0
 800fe54:	200041dc 	.word	0x200041dc
 800fe58:	2000003c 	.word	0x2000003c
 800fe5c:	200000bc 	.word	0x200000bc

0800fe60 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800fe60:	b580      	push	{r7, lr}
 800fe62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800fe64:	2200      	movs	r2, #0
 800fe66:	4905      	ldr	r1, [pc, #20]	@ (800fe7c <CDC_Init_FS+0x1c>)
 800fe68:	4805      	ldr	r0, [pc, #20]	@ (800fe80 <CDC_Init_FS+0x20>)
 800fe6a:	f7fe fbf3 	bl	800e654 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800fe6e:	4905      	ldr	r1, [pc, #20]	@ (800fe84 <CDC_Init_FS+0x24>)
 800fe70:	4803      	ldr	r0, [pc, #12]	@ (800fe80 <CDC_Init_FS+0x20>)
 800fe72:	f7fe fc11 	bl	800e698 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800fe76:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800fe78:	4618      	mov	r0, r3
 800fe7a:	bd80      	pop	{r7, pc}
 800fe7c:	20004cb8 	.word	0x20004cb8
 800fe80:	200041dc 	.word	0x200041dc
 800fe84:	200044b8 	.word	0x200044b8

0800fe88 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800fe88:	b480      	push	{r7}
 800fe8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800fe8c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800fe8e:	4618      	mov	r0, r3
 800fe90:	46bd      	mov	sp, r7
 800fe92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe96:	4770      	bx	lr

0800fe98 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800fe98:	b480      	push	{r7}
 800fe9a:	b083      	sub	sp, #12
 800fe9c:	af00      	add	r7, sp, #0
 800fe9e:	4603      	mov	r3, r0
 800fea0:	6039      	str	r1, [r7, #0]
 800fea2:	71fb      	strb	r3, [r7, #7]
 800fea4:	4613      	mov	r3, r2
 800fea6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800fea8:	79fb      	ldrb	r3, [r7, #7]
 800feaa:	2b23      	cmp	r3, #35	@ 0x23
 800feac:	d84a      	bhi.n	800ff44 <CDC_Control_FS+0xac>
 800feae:	a201      	add	r2, pc, #4	@ (adr r2, 800feb4 <CDC_Control_FS+0x1c>)
 800feb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800feb4:	0800ff45 	.word	0x0800ff45
 800feb8:	0800ff45 	.word	0x0800ff45
 800febc:	0800ff45 	.word	0x0800ff45
 800fec0:	0800ff45 	.word	0x0800ff45
 800fec4:	0800ff45 	.word	0x0800ff45
 800fec8:	0800ff45 	.word	0x0800ff45
 800fecc:	0800ff45 	.word	0x0800ff45
 800fed0:	0800ff45 	.word	0x0800ff45
 800fed4:	0800ff45 	.word	0x0800ff45
 800fed8:	0800ff45 	.word	0x0800ff45
 800fedc:	0800ff45 	.word	0x0800ff45
 800fee0:	0800ff45 	.word	0x0800ff45
 800fee4:	0800ff45 	.word	0x0800ff45
 800fee8:	0800ff45 	.word	0x0800ff45
 800feec:	0800ff45 	.word	0x0800ff45
 800fef0:	0800ff45 	.word	0x0800ff45
 800fef4:	0800ff45 	.word	0x0800ff45
 800fef8:	0800ff45 	.word	0x0800ff45
 800fefc:	0800ff45 	.word	0x0800ff45
 800ff00:	0800ff45 	.word	0x0800ff45
 800ff04:	0800ff45 	.word	0x0800ff45
 800ff08:	0800ff45 	.word	0x0800ff45
 800ff0c:	0800ff45 	.word	0x0800ff45
 800ff10:	0800ff45 	.word	0x0800ff45
 800ff14:	0800ff45 	.word	0x0800ff45
 800ff18:	0800ff45 	.word	0x0800ff45
 800ff1c:	0800ff45 	.word	0x0800ff45
 800ff20:	0800ff45 	.word	0x0800ff45
 800ff24:	0800ff45 	.word	0x0800ff45
 800ff28:	0800ff45 	.word	0x0800ff45
 800ff2c:	0800ff45 	.word	0x0800ff45
 800ff30:	0800ff45 	.word	0x0800ff45
 800ff34:	0800ff45 	.word	0x0800ff45
 800ff38:	0800ff45 	.word	0x0800ff45
 800ff3c:	0800ff45 	.word	0x0800ff45
 800ff40:	0800ff45 	.word	0x0800ff45
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800ff44:	bf00      	nop
  }

  return (USBD_OK);
 800ff46:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800ff48:	4618      	mov	r0, r3
 800ff4a:	370c      	adds	r7, #12
 800ff4c:	46bd      	mov	sp, r7
 800ff4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff52:	4770      	bx	lr

0800ff54 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800ff54:	b580      	push	{r7, lr}
 800ff56:	b084      	sub	sp, #16
 800ff58:	af00      	add	r7, sp, #0
 800ff5a:	6078      	str	r0, [r7, #4]
 800ff5c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	// Copy received data to comm.c ring buffer (handle wrap-around)
	for (uint32_t i = 0; i < *Len; i++) {
 800ff5e:	2300      	movs	r3, #0
 800ff60:	60fb      	str	r3, [r7, #12]
 800ff62:	e00a      	b.n	800ff7a <CDC_Receive_FS+0x26>
		comm_feed_byte(CH_USB, Buf[i]);
 800ff64:	687a      	ldr	r2, [r7, #4]
 800ff66:	68fb      	ldr	r3, [r7, #12]
 800ff68:	4413      	add	r3, r2
 800ff6a:	781b      	ldrb	r3, [r3, #0]
 800ff6c:	4619      	mov	r1, r3
 800ff6e:	2001      	movs	r0, #1
 800ff70:	f7f1 f9ec 	bl	800134c <comm_feed_byte>
	for (uint32_t i = 0; i < *Len; i++) {
 800ff74:	68fb      	ldr	r3, [r7, #12]
 800ff76:	3301      	adds	r3, #1
 800ff78:	60fb      	str	r3, [r7, #12]
 800ff7a:	683b      	ldr	r3, [r7, #0]
 800ff7c:	681b      	ldr	r3, [r3, #0]
 800ff7e:	68fa      	ldr	r2, [r7, #12]
 800ff80:	429a      	cmp	r2, r3
 800ff82:	d3ef      	bcc.n	800ff64 <CDC_Receive_FS+0x10>
	}

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800ff84:	6879      	ldr	r1, [r7, #4]
 800ff86:	4805      	ldr	r0, [pc, #20]	@ (800ff9c <CDC_Receive_FS+0x48>)
 800ff88:	f7fe fb86 	bl	800e698 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800ff8c:	4803      	ldr	r0, [pc, #12]	@ (800ff9c <CDC_Receive_FS+0x48>)
 800ff8e:	f7fe fbe1 	bl	800e754 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800ff92:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800ff94:	4618      	mov	r0, r3
 800ff96:	3710      	adds	r7, #16
 800ff98:	46bd      	mov	sp, r7
 800ff9a:	bd80      	pop	{r7, pc}
 800ff9c:	200041dc 	.word	0x200041dc

0800ffa0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800ffa0:	b580      	push	{r7, lr}
 800ffa2:	b084      	sub	sp, #16
 800ffa4:	af00      	add	r7, sp, #0
 800ffa6:	6078      	str	r0, [r7, #4]
 800ffa8:	460b      	mov	r3, r1
 800ffaa:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800ffac:	2300      	movs	r3, #0
 800ffae:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800ffb0:	4b0d      	ldr	r3, [pc, #52]	@ (800ffe8 <CDC_Transmit_FS+0x48>)
 800ffb2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ffb6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800ffb8:	68bb      	ldr	r3, [r7, #8]
 800ffba:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800ffbe:	2b00      	cmp	r3, #0
 800ffc0:	d001      	beq.n	800ffc6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800ffc2:	2301      	movs	r3, #1
 800ffc4:	e00b      	b.n	800ffde <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800ffc6:	887b      	ldrh	r3, [r7, #2]
 800ffc8:	461a      	mov	r2, r3
 800ffca:	6879      	ldr	r1, [r7, #4]
 800ffcc:	4806      	ldr	r0, [pc, #24]	@ (800ffe8 <CDC_Transmit_FS+0x48>)
 800ffce:	f7fe fb41 	bl	800e654 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800ffd2:	4805      	ldr	r0, [pc, #20]	@ (800ffe8 <CDC_Transmit_FS+0x48>)
 800ffd4:	f7fe fb7e 	bl	800e6d4 <USBD_CDC_TransmitPacket>
 800ffd8:	4603      	mov	r3, r0
 800ffda:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800ffdc:	7bfb      	ldrb	r3, [r7, #15]
}
 800ffde:	4618      	mov	r0, r3
 800ffe0:	3710      	adds	r7, #16
 800ffe2:	46bd      	mov	sp, r7
 800ffe4:	bd80      	pop	{r7, pc}
 800ffe6:	bf00      	nop
 800ffe8:	200041dc 	.word	0x200041dc

0800ffec <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800ffec:	b480      	push	{r7}
 800ffee:	b087      	sub	sp, #28
 800fff0:	af00      	add	r7, sp, #0
 800fff2:	60f8      	str	r0, [r7, #12]
 800fff4:	60b9      	str	r1, [r7, #8]
 800fff6:	4613      	mov	r3, r2
 800fff8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800fffa:	2300      	movs	r3, #0
 800fffc:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  usb_tx_busy = false;  // Clear busy on TX complete
 800fffe:	4b05      	ldr	r3, [pc, #20]	@ (8010014 <CDC_TransmitCplt_FS+0x28>)
 8010000:	2200      	movs	r2, #0
 8010002:	701a      	strb	r2, [r3, #0]
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8010004:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010008:	4618      	mov	r0, r3
 801000a:	371c      	adds	r7, #28
 801000c:	46bd      	mov	sp, r7
 801000e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010012:	4770      	bx	lr
 8010014:	20000e93 	.word	0x20000e93

08010018 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010018:	b480      	push	{r7}
 801001a:	b083      	sub	sp, #12
 801001c:	af00      	add	r7, sp, #0
 801001e:	4603      	mov	r3, r0
 8010020:	6039      	str	r1, [r7, #0]
 8010022:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8010024:	683b      	ldr	r3, [r7, #0]
 8010026:	2212      	movs	r2, #18
 8010028:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 801002a:	4b03      	ldr	r3, [pc, #12]	@ (8010038 <USBD_FS_DeviceDescriptor+0x20>)
}
 801002c:	4618      	mov	r0, r3
 801002e:	370c      	adds	r7, #12
 8010030:	46bd      	mov	sp, r7
 8010032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010036:	4770      	bx	lr
 8010038:	200000ec 	.word	0x200000ec

0801003c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801003c:	b480      	push	{r7}
 801003e:	b083      	sub	sp, #12
 8010040:	af00      	add	r7, sp, #0
 8010042:	4603      	mov	r3, r0
 8010044:	6039      	str	r1, [r7, #0]
 8010046:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8010048:	683b      	ldr	r3, [r7, #0]
 801004a:	2204      	movs	r2, #4
 801004c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801004e:	4b03      	ldr	r3, [pc, #12]	@ (801005c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8010050:	4618      	mov	r0, r3
 8010052:	370c      	adds	r7, #12
 8010054:	46bd      	mov	sp, r7
 8010056:	f85d 7b04 	ldr.w	r7, [sp], #4
 801005a:	4770      	bx	lr
 801005c:	20000100 	.word	0x20000100

08010060 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010060:	b580      	push	{r7, lr}
 8010062:	b082      	sub	sp, #8
 8010064:	af00      	add	r7, sp, #0
 8010066:	4603      	mov	r3, r0
 8010068:	6039      	str	r1, [r7, #0]
 801006a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801006c:	79fb      	ldrb	r3, [r7, #7]
 801006e:	2b00      	cmp	r3, #0
 8010070:	d105      	bne.n	801007e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010072:	683a      	ldr	r2, [r7, #0]
 8010074:	4907      	ldr	r1, [pc, #28]	@ (8010094 <USBD_FS_ProductStrDescriptor+0x34>)
 8010076:	4808      	ldr	r0, [pc, #32]	@ (8010098 <USBD_FS_ProductStrDescriptor+0x38>)
 8010078:	f7ff fdce 	bl	800fc18 <USBD_GetString>
 801007c:	e004      	b.n	8010088 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801007e:	683a      	ldr	r2, [r7, #0]
 8010080:	4904      	ldr	r1, [pc, #16]	@ (8010094 <USBD_FS_ProductStrDescriptor+0x34>)
 8010082:	4805      	ldr	r0, [pc, #20]	@ (8010098 <USBD_FS_ProductStrDescriptor+0x38>)
 8010084:	f7ff fdc8 	bl	800fc18 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010088:	4b02      	ldr	r3, [pc, #8]	@ (8010094 <USBD_FS_ProductStrDescriptor+0x34>)
}
 801008a:	4618      	mov	r0, r3
 801008c:	3708      	adds	r7, #8
 801008e:	46bd      	mov	sp, r7
 8010090:	bd80      	pop	{r7, pc}
 8010092:	bf00      	nop
 8010094:	200054b8 	.word	0x200054b8
 8010098:	08012310 	.word	0x08012310

0801009c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801009c:	b580      	push	{r7, lr}
 801009e:	b082      	sub	sp, #8
 80100a0:	af00      	add	r7, sp, #0
 80100a2:	4603      	mov	r3, r0
 80100a4:	6039      	str	r1, [r7, #0]
 80100a6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80100a8:	683a      	ldr	r2, [r7, #0]
 80100aa:	4904      	ldr	r1, [pc, #16]	@ (80100bc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80100ac:	4804      	ldr	r0, [pc, #16]	@ (80100c0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80100ae:	f7ff fdb3 	bl	800fc18 <USBD_GetString>
  return USBD_StrDesc;
 80100b2:	4b02      	ldr	r3, [pc, #8]	@ (80100bc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80100b4:	4618      	mov	r0, r3
 80100b6:	3708      	adds	r7, #8
 80100b8:	46bd      	mov	sp, r7
 80100ba:	bd80      	pop	{r7, pc}
 80100bc:	200054b8 	.word	0x200054b8
 80100c0:	08012328 	.word	0x08012328

080100c4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80100c4:	b580      	push	{r7, lr}
 80100c6:	b082      	sub	sp, #8
 80100c8:	af00      	add	r7, sp, #0
 80100ca:	4603      	mov	r3, r0
 80100cc:	6039      	str	r1, [r7, #0]
 80100ce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80100d0:	683b      	ldr	r3, [r7, #0]
 80100d2:	221a      	movs	r2, #26
 80100d4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80100d6:	f000 f843 	bl	8010160 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80100da:	4b02      	ldr	r3, [pc, #8]	@ (80100e4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80100dc:	4618      	mov	r0, r3
 80100de:	3708      	adds	r7, #8
 80100e0:	46bd      	mov	sp, r7
 80100e2:	bd80      	pop	{r7, pc}
 80100e4:	20000104 	.word	0x20000104

080100e8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80100e8:	b580      	push	{r7, lr}
 80100ea:	b082      	sub	sp, #8
 80100ec:	af00      	add	r7, sp, #0
 80100ee:	4603      	mov	r3, r0
 80100f0:	6039      	str	r1, [r7, #0]
 80100f2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80100f4:	79fb      	ldrb	r3, [r7, #7]
 80100f6:	2b00      	cmp	r3, #0
 80100f8:	d105      	bne.n	8010106 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80100fa:	683a      	ldr	r2, [r7, #0]
 80100fc:	4907      	ldr	r1, [pc, #28]	@ (801011c <USBD_FS_ConfigStrDescriptor+0x34>)
 80100fe:	4808      	ldr	r0, [pc, #32]	@ (8010120 <USBD_FS_ConfigStrDescriptor+0x38>)
 8010100:	f7ff fd8a 	bl	800fc18 <USBD_GetString>
 8010104:	e004      	b.n	8010110 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8010106:	683a      	ldr	r2, [r7, #0]
 8010108:	4904      	ldr	r1, [pc, #16]	@ (801011c <USBD_FS_ConfigStrDescriptor+0x34>)
 801010a:	4805      	ldr	r0, [pc, #20]	@ (8010120 <USBD_FS_ConfigStrDescriptor+0x38>)
 801010c:	f7ff fd84 	bl	800fc18 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010110:	4b02      	ldr	r3, [pc, #8]	@ (801011c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8010112:	4618      	mov	r0, r3
 8010114:	3708      	adds	r7, #8
 8010116:	46bd      	mov	sp, r7
 8010118:	bd80      	pop	{r7, pc}
 801011a:	bf00      	nop
 801011c:	200054b8 	.word	0x200054b8
 8010120:	0801233c 	.word	0x0801233c

08010124 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010124:	b580      	push	{r7, lr}
 8010126:	b082      	sub	sp, #8
 8010128:	af00      	add	r7, sp, #0
 801012a:	4603      	mov	r3, r0
 801012c:	6039      	str	r1, [r7, #0]
 801012e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010130:	79fb      	ldrb	r3, [r7, #7]
 8010132:	2b00      	cmp	r3, #0
 8010134:	d105      	bne.n	8010142 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8010136:	683a      	ldr	r2, [r7, #0]
 8010138:	4907      	ldr	r1, [pc, #28]	@ (8010158 <USBD_FS_InterfaceStrDescriptor+0x34>)
 801013a:	4808      	ldr	r0, [pc, #32]	@ (801015c <USBD_FS_InterfaceStrDescriptor+0x38>)
 801013c:	f7ff fd6c 	bl	800fc18 <USBD_GetString>
 8010140:	e004      	b.n	801014c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8010142:	683a      	ldr	r2, [r7, #0]
 8010144:	4904      	ldr	r1, [pc, #16]	@ (8010158 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8010146:	4805      	ldr	r0, [pc, #20]	@ (801015c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8010148:	f7ff fd66 	bl	800fc18 <USBD_GetString>
  }
  return USBD_StrDesc;
 801014c:	4b02      	ldr	r3, [pc, #8]	@ (8010158 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 801014e:	4618      	mov	r0, r3
 8010150:	3708      	adds	r7, #8
 8010152:	46bd      	mov	sp, r7
 8010154:	bd80      	pop	{r7, pc}
 8010156:	bf00      	nop
 8010158:	200054b8 	.word	0x200054b8
 801015c:	08012348 	.word	0x08012348

08010160 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8010160:	b580      	push	{r7, lr}
 8010162:	b084      	sub	sp, #16
 8010164:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8010166:	4b0f      	ldr	r3, [pc, #60]	@ (80101a4 <Get_SerialNum+0x44>)
 8010168:	681b      	ldr	r3, [r3, #0]
 801016a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801016c:	4b0e      	ldr	r3, [pc, #56]	@ (80101a8 <Get_SerialNum+0x48>)
 801016e:	681b      	ldr	r3, [r3, #0]
 8010170:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8010172:	4b0e      	ldr	r3, [pc, #56]	@ (80101ac <Get_SerialNum+0x4c>)
 8010174:	681b      	ldr	r3, [r3, #0]
 8010176:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8010178:	68fa      	ldr	r2, [r7, #12]
 801017a:	687b      	ldr	r3, [r7, #4]
 801017c:	4413      	add	r3, r2
 801017e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8010180:	68fb      	ldr	r3, [r7, #12]
 8010182:	2b00      	cmp	r3, #0
 8010184:	d009      	beq.n	801019a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8010186:	2208      	movs	r2, #8
 8010188:	4909      	ldr	r1, [pc, #36]	@ (80101b0 <Get_SerialNum+0x50>)
 801018a:	68f8      	ldr	r0, [r7, #12]
 801018c:	f000 f814 	bl	80101b8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8010190:	2204      	movs	r2, #4
 8010192:	4908      	ldr	r1, [pc, #32]	@ (80101b4 <Get_SerialNum+0x54>)
 8010194:	68b8      	ldr	r0, [r7, #8]
 8010196:	f000 f80f 	bl	80101b8 <IntToUnicode>
  }
}
 801019a:	bf00      	nop
 801019c:	3710      	adds	r7, #16
 801019e:	46bd      	mov	sp, r7
 80101a0:	bd80      	pop	{r7, pc}
 80101a2:	bf00      	nop
 80101a4:	1fff7a10 	.word	0x1fff7a10
 80101a8:	1fff7a14 	.word	0x1fff7a14
 80101ac:	1fff7a18 	.word	0x1fff7a18
 80101b0:	20000106 	.word	0x20000106
 80101b4:	20000116 	.word	0x20000116

080101b8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80101b8:	b480      	push	{r7}
 80101ba:	b087      	sub	sp, #28
 80101bc:	af00      	add	r7, sp, #0
 80101be:	60f8      	str	r0, [r7, #12]
 80101c0:	60b9      	str	r1, [r7, #8]
 80101c2:	4613      	mov	r3, r2
 80101c4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80101c6:	2300      	movs	r3, #0
 80101c8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80101ca:	2300      	movs	r3, #0
 80101cc:	75fb      	strb	r3, [r7, #23]
 80101ce:	e027      	b.n	8010220 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80101d0:	68fb      	ldr	r3, [r7, #12]
 80101d2:	0f1b      	lsrs	r3, r3, #28
 80101d4:	2b09      	cmp	r3, #9
 80101d6:	d80b      	bhi.n	80101f0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80101d8:	68fb      	ldr	r3, [r7, #12]
 80101da:	0f1b      	lsrs	r3, r3, #28
 80101dc:	b2da      	uxtb	r2, r3
 80101de:	7dfb      	ldrb	r3, [r7, #23]
 80101e0:	005b      	lsls	r3, r3, #1
 80101e2:	4619      	mov	r1, r3
 80101e4:	68bb      	ldr	r3, [r7, #8]
 80101e6:	440b      	add	r3, r1
 80101e8:	3230      	adds	r2, #48	@ 0x30
 80101ea:	b2d2      	uxtb	r2, r2
 80101ec:	701a      	strb	r2, [r3, #0]
 80101ee:	e00a      	b.n	8010206 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80101f0:	68fb      	ldr	r3, [r7, #12]
 80101f2:	0f1b      	lsrs	r3, r3, #28
 80101f4:	b2da      	uxtb	r2, r3
 80101f6:	7dfb      	ldrb	r3, [r7, #23]
 80101f8:	005b      	lsls	r3, r3, #1
 80101fa:	4619      	mov	r1, r3
 80101fc:	68bb      	ldr	r3, [r7, #8]
 80101fe:	440b      	add	r3, r1
 8010200:	3237      	adds	r2, #55	@ 0x37
 8010202:	b2d2      	uxtb	r2, r2
 8010204:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8010206:	68fb      	ldr	r3, [r7, #12]
 8010208:	011b      	lsls	r3, r3, #4
 801020a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 801020c:	7dfb      	ldrb	r3, [r7, #23]
 801020e:	005b      	lsls	r3, r3, #1
 8010210:	3301      	adds	r3, #1
 8010212:	68ba      	ldr	r2, [r7, #8]
 8010214:	4413      	add	r3, r2
 8010216:	2200      	movs	r2, #0
 8010218:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801021a:	7dfb      	ldrb	r3, [r7, #23]
 801021c:	3301      	adds	r3, #1
 801021e:	75fb      	strb	r3, [r7, #23]
 8010220:	7dfa      	ldrb	r2, [r7, #23]
 8010222:	79fb      	ldrb	r3, [r7, #7]
 8010224:	429a      	cmp	r2, r3
 8010226:	d3d3      	bcc.n	80101d0 <IntToUnicode+0x18>
  }
}
 8010228:	bf00      	nop
 801022a:	bf00      	nop
 801022c:	371c      	adds	r7, #28
 801022e:	46bd      	mov	sp, r7
 8010230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010234:	4770      	bx	lr
	...

08010238 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8010238:	b580      	push	{r7, lr}
 801023a:	b08a      	sub	sp, #40	@ 0x28
 801023c:	af00      	add	r7, sp, #0
 801023e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010240:	f107 0314 	add.w	r3, r7, #20
 8010244:	2200      	movs	r2, #0
 8010246:	601a      	str	r2, [r3, #0]
 8010248:	605a      	str	r2, [r3, #4]
 801024a:	609a      	str	r2, [r3, #8]
 801024c:	60da      	str	r2, [r3, #12]
 801024e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8010250:	687b      	ldr	r3, [r7, #4]
 8010252:	681b      	ldr	r3, [r3, #0]
 8010254:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8010258:	d13a      	bne.n	80102d0 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801025a:	2300      	movs	r3, #0
 801025c:	613b      	str	r3, [r7, #16]
 801025e:	4b1e      	ldr	r3, [pc, #120]	@ (80102d8 <HAL_PCD_MspInit+0xa0>)
 8010260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010262:	4a1d      	ldr	r2, [pc, #116]	@ (80102d8 <HAL_PCD_MspInit+0xa0>)
 8010264:	f043 0301 	orr.w	r3, r3, #1
 8010268:	6313      	str	r3, [r2, #48]	@ 0x30
 801026a:	4b1b      	ldr	r3, [pc, #108]	@ (80102d8 <HAL_PCD_MspInit+0xa0>)
 801026c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801026e:	f003 0301 	and.w	r3, r3, #1
 8010272:	613b      	str	r3, [r7, #16]
 8010274:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8010276:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 801027a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801027c:	2302      	movs	r3, #2
 801027e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010280:	2300      	movs	r3, #0
 8010282:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010284:	2303      	movs	r3, #3
 8010286:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8010288:	230a      	movs	r3, #10
 801028a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801028c:	f107 0314 	add.w	r3, r7, #20
 8010290:	4619      	mov	r1, r3
 8010292:	4812      	ldr	r0, [pc, #72]	@ (80102dc <HAL_PCD_MspInit+0xa4>)
 8010294:	f7f7 fbc6 	bl	8007a24 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8010298:	4b0f      	ldr	r3, [pc, #60]	@ (80102d8 <HAL_PCD_MspInit+0xa0>)
 801029a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801029c:	4a0e      	ldr	r2, [pc, #56]	@ (80102d8 <HAL_PCD_MspInit+0xa0>)
 801029e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80102a2:	6353      	str	r3, [r2, #52]	@ 0x34
 80102a4:	2300      	movs	r3, #0
 80102a6:	60fb      	str	r3, [r7, #12]
 80102a8:	4b0b      	ldr	r3, [pc, #44]	@ (80102d8 <HAL_PCD_MspInit+0xa0>)
 80102aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80102ac:	4a0a      	ldr	r2, [pc, #40]	@ (80102d8 <HAL_PCD_MspInit+0xa0>)
 80102ae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80102b2:	6453      	str	r3, [r2, #68]	@ 0x44
 80102b4:	4b08      	ldr	r3, [pc, #32]	@ (80102d8 <HAL_PCD_MspInit+0xa0>)
 80102b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80102b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80102bc:	60fb      	str	r3, [r7, #12]
 80102be:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80102c0:	2200      	movs	r2, #0
 80102c2:	2100      	movs	r1, #0
 80102c4:	2043      	movs	r0, #67	@ 0x43
 80102c6:	f7f6 fc7e 	bl	8006bc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80102ca:	2043      	movs	r0, #67	@ 0x43
 80102cc:	f7f6 fc97 	bl	8006bfe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80102d0:	bf00      	nop
 80102d2:	3728      	adds	r7, #40	@ 0x28
 80102d4:	46bd      	mov	sp, r7
 80102d6:	bd80      	pop	{r7, pc}
 80102d8:	40023800 	.word	0x40023800
 80102dc:	40020000 	.word	0x40020000

080102e0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80102e0:	b580      	push	{r7, lr}
 80102e2:	b082      	sub	sp, #8
 80102e4:	af00      	add	r7, sp, #0
 80102e6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80102e8:	687b      	ldr	r3, [r7, #4]
 80102ea:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 80102ee:	687b      	ldr	r3, [r7, #4]
 80102f0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80102f4:	4619      	mov	r1, r3
 80102f6:	4610      	mov	r0, r2
 80102f8:	f7fe fb15 	bl	800e926 <USBD_LL_SetupStage>
}
 80102fc:	bf00      	nop
 80102fe:	3708      	adds	r7, #8
 8010300:	46bd      	mov	sp, r7
 8010302:	bd80      	pop	{r7, pc}

08010304 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010304:	b580      	push	{r7, lr}
 8010306:	b082      	sub	sp, #8
 8010308:	af00      	add	r7, sp, #0
 801030a:	6078      	str	r0, [r7, #4]
 801030c:	460b      	mov	r3, r1
 801030e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8010310:	687b      	ldr	r3, [r7, #4]
 8010312:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8010316:	78fa      	ldrb	r2, [r7, #3]
 8010318:	6879      	ldr	r1, [r7, #4]
 801031a:	4613      	mov	r3, r2
 801031c:	00db      	lsls	r3, r3, #3
 801031e:	4413      	add	r3, r2
 8010320:	009b      	lsls	r3, r3, #2
 8010322:	440b      	add	r3, r1
 8010324:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8010328:	681a      	ldr	r2, [r3, #0]
 801032a:	78fb      	ldrb	r3, [r7, #3]
 801032c:	4619      	mov	r1, r3
 801032e:	f7fe fb4f 	bl	800e9d0 <USBD_LL_DataOutStage>
}
 8010332:	bf00      	nop
 8010334:	3708      	adds	r7, #8
 8010336:	46bd      	mov	sp, r7
 8010338:	bd80      	pop	{r7, pc}

0801033a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801033a:	b580      	push	{r7, lr}
 801033c:	b082      	sub	sp, #8
 801033e:	af00      	add	r7, sp, #0
 8010340:	6078      	str	r0, [r7, #4]
 8010342:	460b      	mov	r3, r1
 8010344:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8010346:	687b      	ldr	r3, [r7, #4]
 8010348:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 801034c:	78fa      	ldrb	r2, [r7, #3]
 801034e:	6879      	ldr	r1, [r7, #4]
 8010350:	4613      	mov	r3, r2
 8010352:	00db      	lsls	r3, r3, #3
 8010354:	4413      	add	r3, r2
 8010356:	009b      	lsls	r3, r3, #2
 8010358:	440b      	add	r3, r1
 801035a:	3320      	adds	r3, #32
 801035c:	681a      	ldr	r2, [r3, #0]
 801035e:	78fb      	ldrb	r3, [r7, #3]
 8010360:	4619      	mov	r1, r3
 8010362:	f7fe fbf1 	bl	800eb48 <USBD_LL_DataInStage>
}
 8010366:	bf00      	nop
 8010368:	3708      	adds	r7, #8
 801036a:	46bd      	mov	sp, r7
 801036c:	bd80      	pop	{r7, pc}

0801036e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801036e:	b580      	push	{r7, lr}
 8010370:	b082      	sub	sp, #8
 8010372:	af00      	add	r7, sp, #0
 8010374:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8010376:	687b      	ldr	r3, [r7, #4]
 8010378:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801037c:	4618      	mov	r0, r3
 801037e:	f7fe fd35 	bl	800edec <USBD_LL_SOF>
}
 8010382:	bf00      	nop
 8010384:	3708      	adds	r7, #8
 8010386:	46bd      	mov	sp, r7
 8010388:	bd80      	pop	{r7, pc}

0801038a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801038a:	b580      	push	{r7, lr}
 801038c:	b084      	sub	sp, #16
 801038e:	af00      	add	r7, sp, #0
 8010390:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8010392:	2301      	movs	r3, #1
 8010394:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	79db      	ldrb	r3, [r3, #7]
 801039a:	2b00      	cmp	r3, #0
 801039c:	d102      	bne.n	80103a4 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801039e:	2300      	movs	r3, #0
 80103a0:	73fb      	strb	r3, [r7, #15]
 80103a2:	e008      	b.n	80103b6 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80103a4:	687b      	ldr	r3, [r7, #4]
 80103a6:	79db      	ldrb	r3, [r3, #7]
 80103a8:	2b02      	cmp	r3, #2
 80103aa:	d102      	bne.n	80103b2 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80103ac:	2301      	movs	r3, #1
 80103ae:	73fb      	strb	r3, [r7, #15]
 80103b0:	e001      	b.n	80103b6 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80103b2:	f7f2 f845 	bl	8002440 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80103b6:	687b      	ldr	r3, [r7, #4]
 80103b8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80103bc:	7bfa      	ldrb	r2, [r7, #15]
 80103be:	4611      	mov	r1, r2
 80103c0:	4618      	mov	r0, r3
 80103c2:	f7fe fccf 	bl	800ed64 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80103c6:	687b      	ldr	r3, [r7, #4]
 80103c8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80103cc:	4618      	mov	r0, r3
 80103ce:	f7fe fc76 	bl	800ecbe <USBD_LL_Reset>
}
 80103d2:	bf00      	nop
 80103d4:	3710      	adds	r7, #16
 80103d6:	46bd      	mov	sp, r7
 80103d8:	bd80      	pop	{r7, pc}
	...

080103dc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80103dc:	b580      	push	{r7, lr}
 80103de:	b082      	sub	sp, #8
 80103e0:	af00      	add	r7, sp, #0
 80103e2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80103ea:	4618      	mov	r0, r3
 80103ec:	f7fe fcca 	bl	800ed84 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80103f0:	687b      	ldr	r3, [r7, #4]
 80103f2:	681b      	ldr	r3, [r3, #0]
 80103f4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80103f8:	681b      	ldr	r3, [r3, #0]
 80103fa:	687a      	ldr	r2, [r7, #4]
 80103fc:	6812      	ldr	r2, [r2, #0]
 80103fe:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8010402:	f043 0301 	orr.w	r3, r3, #1
 8010406:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8010408:	687b      	ldr	r3, [r7, #4]
 801040a:	7adb      	ldrb	r3, [r3, #11]
 801040c:	2b00      	cmp	r3, #0
 801040e:	d005      	beq.n	801041c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010410:	4b04      	ldr	r3, [pc, #16]	@ (8010424 <HAL_PCD_SuspendCallback+0x48>)
 8010412:	691b      	ldr	r3, [r3, #16]
 8010414:	4a03      	ldr	r2, [pc, #12]	@ (8010424 <HAL_PCD_SuspendCallback+0x48>)
 8010416:	f043 0306 	orr.w	r3, r3, #6
 801041a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 801041c:	bf00      	nop
 801041e:	3708      	adds	r7, #8
 8010420:	46bd      	mov	sp, r7
 8010422:	bd80      	pop	{r7, pc}
 8010424:	e000ed00 	.word	0xe000ed00

08010428 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010428:	b580      	push	{r7, lr}
 801042a:	b082      	sub	sp, #8
 801042c:	af00      	add	r7, sp, #0
 801042e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010436:	4618      	mov	r0, r3
 8010438:	f7fe fcc0 	bl	800edbc <USBD_LL_Resume>
}
 801043c:	bf00      	nop
 801043e:	3708      	adds	r7, #8
 8010440:	46bd      	mov	sp, r7
 8010442:	bd80      	pop	{r7, pc}

08010444 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010444:	b580      	push	{r7, lr}
 8010446:	b082      	sub	sp, #8
 8010448:	af00      	add	r7, sp, #0
 801044a:	6078      	str	r0, [r7, #4]
 801044c:	460b      	mov	r3, r1
 801044e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8010450:	687b      	ldr	r3, [r7, #4]
 8010452:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010456:	78fa      	ldrb	r2, [r7, #3]
 8010458:	4611      	mov	r1, r2
 801045a:	4618      	mov	r0, r3
 801045c:	f7fe fd18 	bl	800ee90 <USBD_LL_IsoOUTIncomplete>
}
 8010460:	bf00      	nop
 8010462:	3708      	adds	r7, #8
 8010464:	46bd      	mov	sp, r7
 8010466:	bd80      	pop	{r7, pc}

08010468 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010468:	b580      	push	{r7, lr}
 801046a:	b082      	sub	sp, #8
 801046c:	af00      	add	r7, sp, #0
 801046e:	6078      	str	r0, [r7, #4]
 8010470:	460b      	mov	r3, r1
 8010472:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801047a:	78fa      	ldrb	r2, [r7, #3]
 801047c:	4611      	mov	r1, r2
 801047e:	4618      	mov	r0, r3
 8010480:	f7fe fcd4 	bl	800ee2c <USBD_LL_IsoINIncomplete>
}
 8010484:	bf00      	nop
 8010486:	3708      	adds	r7, #8
 8010488:	46bd      	mov	sp, r7
 801048a:	bd80      	pop	{r7, pc}

0801048c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801048c:	b580      	push	{r7, lr}
 801048e:	b082      	sub	sp, #8
 8010490:	af00      	add	r7, sp, #0
 8010492:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8010494:	687b      	ldr	r3, [r7, #4]
 8010496:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801049a:	4618      	mov	r0, r3
 801049c:	f7fe fd2a 	bl	800eef4 <USBD_LL_DevConnected>
}
 80104a0:	bf00      	nop
 80104a2:	3708      	adds	r7, #8
 80104a4:	46bd      	mov	sp, r7
 80104a6:	bd80      	pop	{r7, pc}

080104a8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80104a8:	b580      	push	{r7, lr}
 80104aa:	b082      	sub	sp, #8
 80104ac:	af00      	add	r7, sp, #0
 80104ae:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80104b0:	687b      	ldr	r3, [r7, #4]
 80104b2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80104b6:	4618      	mov	r0, r3
 80104b8:	f7fe fd27 	bl	800ef0a <USBD_LL_DevDisconnected>
}
 80104bc:	bf00      	nop
 80104be:	3708      	adds	r7, #8
 80104c0:	46bd      	mov	sp, r7
 80104c2:	bd80      	pop	{r7, pc}

080104c4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80104c4:	b580      	push	{r7, lr}
 80104c6:	b082      	sub	sp, #8
 80104c8:	af00      	add	r7, sp, #0
 80104ca:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80104cc:	687b      	ldr	r3, [r7, #4]
 80104ce:	781b      	ldrb	r3, [r3, #0]
 80104d0:	2b00      	cmp	r3, #0
 80104d2:	d13c      	bne.n	801054e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80104d4:	4a20      	ldr	r2, [pc, #128]	@ (8010558 <USBD_LL_Init+0x94>)
 80104d6:	687b      	ldr	r3, [r7, #4]
 80104d8:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 80104dc:	687b      	ldr	r3, [r7, #4]
 80104de:	4a1e      	ldr	r2, [pc, #120]	@ (8010558 <USBD_LL_Init+0x94>)
 80104e0:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80104e4:	4b1c      	ldr	r3, [pc, #112]	@ (8010558 <USBD_LL_Init+0x94>)
 80104e6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80104ea:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80104ec:	4b1a      	ldr	r3, [pc, #104]	@ (8010558 <USBD_LL_Init+0x94>)
 80104ee:	2204      	movs	r2, #4
 80104f0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80104f2:	4b19      	ldr	r3, [pc, #100]	@ (8010558 <USBD_LL_Init+0x94>)
 80104f4:	2202      	movs	r2, #2
 80104f6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80104f8:	4b17      	ldr	r3, [pc, #92]	@ (8010558 <USBD_LL_Init+0x94>)
 80104fa:	2200      	movs	r2, #0
 80104fc:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80104fe:	4b16      	ldr	r3, [pc, #88]	@ (8010558 <USBD_LL_Init+0x94>)
 8010500:	2202      	movs	r2, #2
 8010502:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8010504:	4b14      	ldr	r3, [pc, #80]	@ (8010558 <USBD_LL_Init+0x94>)
 8010506:	2200      	movs	r2, #0
 8010508:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 801050a:	4b13      	ldr	r3, [pc, #76]	@ (8010558 <USBD_LL_Init+0x94>)
 801050c:	2200      	movs	r2, #0
 801050e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8010510:	4b11      	ldr	r3, [pc, #68]	@ (8010558 <USBD_LL_Init+0x94>)
 8010512:	2200      	movs	r2, #0
 8010514:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8010516:	4b10      	ldr	r3, [pc, #64]	@ (8010558 <USBD_LL_Init+0x94>)
 8010518:	2200      	movs	r2, #0
 801051a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 801051c:	4b0e      	ldr	r3, [pc, #56]	@ (8010558 <USBD_LL_Init+0x94>)
 801051e:	2200      	movs	r2, #0
 8010520:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8010522:	480d      	ldr	r0, [pc, #52]	@ (8010558 <USBD_LL_Init+0x94>)
 8010524:	f7f7 fc5b 	bl	8007dde <HAL_PCD_Init>
 8010528:	4603      	mov	r3, r0
 801052a:	2b00      	cmp	r3, #0
 801052c:	d001      	beq.n	8010532 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 801052e:	f7f1 ff87 	bl	8002440 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8010532:	2180      	movs	r1, #128	@ 0x80
 8010534:	4808      	ldr	r0, [pc, #32]	@ (8010558 <USBD_LL_Init+0x94>)
 8010536:	f7f8 fe88 	bl	800924a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 801053a:	2240      	movs	r2, #64	@ 0x40
 801053c:	2100      	movs	r1, #0
 801053e:	4806      	ldr	r0, [pc, #24]	@ (8010558 <USBD_LL_Init+0x94>)
 8010540:	f7f8 fe3c 	bl	80091bc <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8010544:	2280      	movs	r2, #128	@ 0x80
 8010546:	2101      	movs	r1, #1
 8010548:	4803      	ldr	r0, [pc, #12]	@ (8010558 <USBD_LL_Init+0x94>)
 801054a:	f7f8 fe37 	bl	80091bc <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 801054e:	2300      	movs	r3, #0
}
 8010550:	4618      	mov	r0, r3
 8010552:	3708      	adds	r7, #8
 8010554:	46bd      	mov	sp, r7
 8010556:	bd80      	pop	{r7, pc}
 8010558:	200056b8 	.word	0x200056b8

0801055c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 801055c:	b580      	push	{r7, lr}
 801055e:	b084      	sub	sp, #16
 8010560:	af00      	add	r7, sp, #0
 8010562:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010564:	2300      	movs	r3, #0
 8010566:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010568:	2300      	movs	r3, #0
 801056a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 801056c:	687b      	ldr	r3, [r7, #4]
 801056e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010572:	4618      	mov	r0, r3
 8010574:	f7f7 fd42 	bl	8007ffc <HAL_PCD_Start>
 8010578:	4603      	mov	r3, r0
 801057a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801057c:	7bfb      	ldrb	r3, [r7, #15]
 801057e:	4618      	mov	r0, r3
 8010580:	f000 f942 	bl	8010808 <USBD_Get_USB_Status>
 8010584:	4603      	mov	r3, r0
 8010586:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010588:	7bbb      	ldrb	r3, [r7, #14]
}
 801058a:	4618      	mov	r0, r3
 801058c:	3710      	adds	r7, #16
 801058e:	46bd      	mov	sp, r7
 8010590:	bd80      	pop	{r7, pc}

08010592 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8010592:	b580      	push	{r7, lr}
 8010594:	b084      	sub	sp, #16
 8010596:	af00      	add	r7, sp, #0
 8010598:	6078      	str	r0, [r7, #4]
 801059a:	4608      	mov	r0, r1
 801059c:	4611      	mov	r1, r2
 801059e:	461a      	mov	r2, r3
 80105a0:	4603      	mov	r3, r0
 80105a2:	70fb      	strb	r3, [r7, #3]
 80105a4:	460b      	mov	r3, r1
 80105a6:	70bb      	strb	r3, [r7, #2]
 80105a8:	4613      	mov	r3, r2
 80105aa:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80105ac:	2300      	movs	r3, #0
 80105ae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80105b0:	2300      	movs	r3, #0
 80105b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80105b4:	687b      	ldr	r3, [r7, #4]
 80105b6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80105ba:	78bb      	ldrb	r3, [r7, #2]
 80105bc:	883a      	ldrh	r2, [r7, #0]
 80105be:	78f9      	ldrb	r1, [r7, #3]
 80105c0:	f7f8 fa16 	bl	80089f0 <HAL_PCD_EP_Open>
 80105c4:	4603      	mov	r3, r0
 80105c6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80105c8:	7bfb      	ldrb	r3, [r7, #15]
 80105ca:	4618      	mov	r0, r3
 80105cc:	f000 f91c 	bl	8010808 <USBD_Get_USB_Status>
 80105d0:	4603      	mov	r3, r0
 80105d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80105d4:	7bbb      	ldrb	r3, [r7, #14]
}
 80105d6:	4618      	mov	r0, r3
 80105d8:	3710      	adds	r7, #16
 80105da:	46bd      	mov	sp, r7
 80105dc:	bd80      	pop	{r7, pc}

080105de <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80105de:	b580      	push	{r7, lr}
 80105e0:	b084      	sub	sp, #16
 80105e2:	af00      	add	r7, sp, #0
 80105e4:	6078      	str	r0, [r7, #4]
 80105e6:	460b      	mov	r3, r1
 80105e8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80105ea:	2300      	movs	r3, #0
 80105ec:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80105ee:	2300      	movs	r3, #0
 80105f0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80105f2:	687b      	ldr	r3, [r7, #4]
 80105f4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80105f8:	78fa      	ldrb	r2, [r7, #3]
 80105fa:	4611      	mov	r1, r2
 80105fc:	4618      	mov	r0, r3
 80105fe:	f7f8 fa61 	bl	8008ac4 <HAL_PCD_EP_Close>
 8010602:	4603      	mov	r3, r0
 8010604:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010606:	7bfb      	ldrb	r3, [r7, #15]
 8010608:	4618      	mov	r0, r3
 801060a:	f000 f8fd 	bl	8010808 <USBD_Get_USB_Status>
 801060e:	4603      	mov	r3, r0
 8010610:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010612:	7bbb      	ldrb	r3, [r7, #14]
}
 8010614:	4618      	mov	r0, r3
 8010616:	3710      	adds	r7, #16
 8010618:	46bd      	mov	sp, r7
 801061a:	bd80      	pop	{r7, pc}

0801061c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801061c:	b580      	push	{r7, lr}
 801061e:	b084      	sub	sp, #16
 8010620:	af00      	add	r7, sp, #0
 8010622:	6078      	str	r0, [r7, #4]
 8010624:	460b      	mov	r3, r1
 8010626:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010628:	2300      	movs	r3, #0
 801062a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801062c:	2300      	movs	r3, #0
 801062e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8010630:	687b      	ldr	r3, [r7, #4]
 8010632:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010636:	78fa      	ldrb	r2, [r7, #3]
 8010638:	4611      	mov	r1, r2
 801063a:	4618      	mov	r0, r3
 801063c:	f7f8 fb19 	bl	8008c72 <HAL_PCD_EP_SetStall>
 8010640:	4603      	mov	r3, r0
 8010642:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010644:	7bfb      	ldrb	r3, [r7, #15]
 8010646:	4618      	mov	r0, r3
 8010648:	f000 f8de 	bl	8010808 <USBD_Get_USB_Status>
 801064c:	4603      	mov	r3, r0
 801064e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010650:	7bbb      	ldrb	r3, [r7, #14]
}
 8010652:	4618      	mov	r0, r3
 8010654:	3710      	adds	r7, #16
 8010656:	46bd      	mov	sp, r7
 8010658:	bd80      	pop	{r7, pc}

0801065a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801065a:	b580      	push	{r7, lr}
 801065c:	b084      	sub	sp, #16
 801065e:	af00      	add	r7, sp, #0
 8010660:	6078      	str	r0, [r7, #4]
 8010662:	460b      	mov	r3, r1
 8010664:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010666:	2300      	movs	r3, #0
 8010668:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801066a:	2300      	movs	r3, #0
 801066c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801066e:	687b      	ldr	r3, [r7, #4]
 8010670:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010674:	78fa      	ldrb	r2, [r7, #3]
 8010676:	4611      	mov	r1, r2
 8010678:	4618      	mov	r0, r3
 801067a:	f7f8 fb5d 	bl	8008d38 <HAL_PCD_EP_ClrStall>
 801067e:	4603      	mov	r3, r0
 8010680:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010682:	7bfb      	ldrb	r3, [r7, #15]
 8010684:	4618      	mov	r0, r3
 8010686:	f000 f8bf 	bl	8010808 <USBD_Get_USB_Status>
 801068a:	4603      	mov	r3, r0
 801068c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801068e:	7bbb      	ldrb	r3, [r7, #14]
}
 8010690:	4618      	mov	r0, r3
 8010692:	3710      	adds	r7, #16
 8010694:	46bd      	mov	sp, r7
 8010696:	bd80      	pop	{r7, pc}

08010698 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010698:	b480      	push	{r7}
 801069a:	b085      	sub	sp, #20
 801069c:	af00      	add	r7, sp, #0
 801069e:	6078      	str	r0, [r7, #4]
 80106a0:	460b      	mov	r3, r1
 80106a2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80106aa:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80106ac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80106b0:	2b00      	cmp	r3, #0
 80106b2:	da0b      	bge.n	80106cc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80106b4:	78fb      	ldrb	r3, [r7, #3]
 80106b6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80106ba:	68f9      	ldr	r1, [r7, #12]
 80106bc:	4613      	mov	r3, r2
 80106be:	00db      	lsls	r3, r3, #3
 80106c0:	4413      	add	r3, r2
 80106c2:	009b      	lsls	r3, r3, #2
 80106c4:	440b      	add	r3, r1
 80106c6:	3316      	adds	r3, #22
 80106c8:	781b      	ldrb	r3, [r3, #0]
 80106ca:	e00b      	b.n	80106e4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80106cc:	78fb      	ldrb	r3, [r7, #3]
 80106ce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80106d2:	68f9      	ldr	r1, [r7, #12]
 80106d4:	4613      	mov	r3, r2
 80106d6:	00db      	lsls	r3, r3, #3
 80106d8:	4413      	add	r3, r2
 80106da:	009b      	lsls	r3, r3, #2
 80106dc:	440b      	add	r3, r1
 80106de:	f203 2356 	addw	r3, r3, #598	@ 0x256
 80106e2:	781b      	ldrb	r3, [r3, #0]
  }
}
 80106e4:	4618      	mov	r0, r3
 80106e6:	3714      	adds	r7, #20
 80106e8:	46bd      	mov	sp, r7
 80106ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106ee:	4770      	bx	lr

080106f0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80106f0:	b580      	push	{r7, lr}
 80106f2:	b084      	sub	sp, #16
 80106f4:	af00      	add	r7, sp, #0
 80106f6:	6078      	str	r0, [r7, #4]
 80106f8:	460b      	mov	r3, r1
 80106fa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80106fc:	2300      	movs	r3, #0
 80106fe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010700:	2300      	movs	r3, #0
 8010702:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8010704:	687b      	ldr	r3, [r7, #4]
 8010706:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801070a:	78fa      	ldrb	r2, [r7, #3]
 801070c:	4611      	mov	r1, r2
 801070e:	4618      	mov	r0, r3
 8010710:	f7f8 f94a 	bl	80089a8 <HAL_PCD_SetAddress>
 8010714:	4603      	mov	r3, r0
 8010716:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010718:	7bfb      	ldrb	r3, [r7, #15]
 801071a:	4618      	mov	r0, r3
 801071c:	f000 f874 	bl	8010808 <USBD_Get_USB_Status>
 8010720:	4603      	mov	r3, r0
 8010722:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010724:	7bbb      	ldrb	r3, [r7, #14]
}
 8010726:	4618      	mov	r0, r3
 8010728:	3710      	adds	r7, #16
 801072a:	46bd      	mov	sp, r7
 801072c:	bd80      	pop	{r7, pc}

0801072e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801072e:	b580      	push	{r7, lr}
 8010730:	b086      	sub	sp, #24
 8010732:	af00      	add	r7, sp, #0
 8010734:	60f8      	str	r0, [r7, #12]
 8010736:	607a      	str	r2, [r7, #4]
 8010738:	603b      	str	r3, [r7, #0]
 801073a:	460b      	mov	r3, r1
 801073c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801073e:	2300      	movs	r3, #0
 8010740:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010742:	2300      	movs	r3, #0
 8010744:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8010746:	68fb      	ldr	r3, [r7, #12]
 8010748:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801074c:	7af9      	ldrb	r1, [r7, #11]
 801074e:	683b      	ldr	r3, [r7, #0]
 8010750:	687a      	ldr	r2, [r7, #4]
 8010752:	f7f8 fa54 	bl	8008bfe <HAL_PCD_EP_Transmit>
 8010756:	4603      	mov	r3, r0
 8010758:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801075a:	7dfb      	ldrb	r3, [r7, #23]
 801075c:	4618      	mov	r0, r3
 801075e:	f000 f853 	bl	8010808 <USBD_Get_USB_Status>
 8010762:	4603      	mov	r3, r0
 8010764:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010766:	7dbb      	ldrb	r3, [r7, #22]
}
 8010768:	4618      	mov	r0, r3
 801076a:	3718      	adds	r7, #24
 801076c:	46bd      	mov	sp, r7
 801076e:	bd80      	pop	{r7, pc}

08010770 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010770:	b580      	push	{r7, lr}
 8010772:	b086      	sub	sp, #24
 8010774:	af00      	add	r7, sp, #0
 8010776:	60f8      	str	r0, [r7, #12]
 8010778:	607a      	str	r2, [r7, #4]
 801077a:	603b      	str	r3, [r7, #0]
 801077c:	460b      	mov	r3, r1
 801077e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010780:	2300      	movs	r3, #0
 8010782:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010784:	2300      	movs	r3, #0
 8010786:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8010788:	68fb      	ldr	r3, [r7, #12]
 801078a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801078e:	7af9      	ldrb	r1, [r7, #11]
 8010790:	683b      	ldr	r3, [r7, #0]
 8010792:	687a      	ldr	r2, [r7, #4]
 8010794:	f7f8 f9e0 	bl	8008b58 <HAL_PCD_EP_Receive>
 8010798:	4603      	mov	r3, r0
 801079a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801079c:	7dfb      	ldrb	r3, [r7, #23]
 801079e:	4618      	mov	r0, r3
 80107a0:	f000 f832 	bl	8010808 <USBD_Get_USB_Status>
 80107a4:	4603      	mov	r3, r0
 80107a6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80107a8:	7dbb      	ldrb	r3, [r7, #22]
}
 80107aa:	4618      	mov	r0, r3
 80107ac:	3718      	adds	r7, #24
 80107ae:	46bd      	mov	sp, r7
 80107b0:	bd80      	pop	{r7, pc}

080107b2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80107b2:	b580      	push	{r7, lr}
 80107b4:	b082      	sub	sp, #8
 80107b6:	af00      	add	r7, sp, #0
 80107b8:	6078      	str	r0, [r7, #4]
 80107ba:	460b      	mov	r3, r1
 80107bc:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80107be:	687b      	ldr	r3, [r7, #4]
 80107c0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80107c4:	78fa      	ldrb	r2, [r7, #3]
 80107c6:	4611      	mov	r1, r2
 80107c8:	4618      	mov	r0, r3
 80107ca:	f7f8 fa00 	bl	8008bce <HAL_PCD_EP_GetRxCount>
 80107ce:	4603      	mov	r3, r0
}
 80107d0:	4618      	mov	r0, r3
 80107d2:	3708      	adds	r7, #8
 80107d4:	46bd      	mov	sp, r7
 80107d6:	bd80      	pop	{r7, pc}

080107d8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80107d8:	b480      	push	{r7}
 80107da:	b083      	sub	sp, #12
 80107dc:	af00      	add	r7, sp, #0
 80107de:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80107e0:	4b03      	ldr	r3, [pc, #12]	@ (80107f0 <USBD_static_malloc+0x18>)
}
 80107e2:	4618      	mov	r0, r3
 80107e4:	370c      	adds	r7, #12
 80107e6:	46bd      	mov	sp, r7
 80107e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107ec:	4770      	bx	lr
 80107ee:	bf00      	nop
 80107f0:	20005b9c 	.word	0x20005b9c

080107f4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80107f4:	b480      	push	{r7}
 80107f6:	b083      	sub	sp, #12
 80107f8:	af00      	add	r7, sp, #0
 80107fa:	6078      	str	r0, [r7, #4]

}
 80107fc:	bf00      	nop
 80107fe:	370c      	adds	r7, #12
 8010800:	46bd      	mov	sp, r7
 8010802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010806:	4770      	bx	lr

08010808 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8010808:	b480      	push	{r7}
 801080a:	b085      	sub	sp, #20
 801080c:	af00      	add	r7, sp, #0
 801080e:	4603      	mov	r3, r0
 8010810:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010812:	2300      	movs	r3, #0
 8010814:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8010816:	79fb      	ldrb	r3, [r7, #7]
 8010818:	2b03      	cmp	r3, #3
 801081a:	d817      	bhi.n	801084c <USBD_Get_USB_Status+0x44>
 801081c:	a201      	add	r2, pc, #4	@ (adr r2, 8010824 <USBD_Get_USB_Status+0x1c>)
 801081e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010822:	bf00      	nop
 8010824:	08010835 	.word	0x08010835
 8010828:	0801083b 	.word	0x0801083b
 801082c:	08010841 	.word	0x08010841
 8010830:	08010847 	.word	0x08010847
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8010834:	2300      	movs	r3, #0
 8010836:	73fb      	strb	r3, [r7, #15]
    break;
 8010838:	e00b      	b.n	8010852 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801083a:	2303      	movs	r3, #3
 801083c:	73fb      	strb	r3, [r7, #15]
    break;
 801083e:	e008      	b.n	8010852 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8010840:	2301      	movs	r3, #1
 8010842:	73fb      	strb	r3, [r7, #15]
    break;
 8010844:	e005      	b.n	8010852 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8010846:	2303      	movs	r3, #3
 8010848:	73fb      	strb	r3, [r7, #15]
    break;
 801084a:	e002      	b.n	8010852 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 801084c:	2303      	movs	r3, #3
 801084e:	73fb      	strb	r3, [r7, #15]
    break;
 8010850:	bf00      	nop
  }
  return usb_status;
 8010852:	7bfb      	ldrb	r3, [r7, #15]
}
 8010854:	4618      	mov	r0, r3
 8010856:	3714      	adds	r7, #20
 8010858:	46bd      	mov	sp, r7
 801085a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801085e:	4770      	bx	lr

08010860 <atoi>:
 8010860:	220a      	movs	r2, #10
 8010862:	2100      	movs	r1, #0
 8010864:	f000 b87c 	b.w	8010960 <strtol>

08010868 <_strtol_l.isra.0>:
 8010868:	2b24      	cmp	r3, #36	@ 0x24
 801086a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801086e:	4686      	mov	lr, r0
 8010870:	4690      	mov	r8, r2
 8010872:	d801      	bhi.n	8010878 <_strtol_l.isra.0+0x10>
 8010874:	2b01      	cmp	r3, #1
 8010876:	d106      	bne.n	8010886 <_strtol_l.isra.0+0x1e>
 8010878:	f000 f940 	bl	8010afc <__errno>
 801087c:	2316      	movs	r3, #22
 801087e:	6003      	str	r3, [r0, #0]
 8010880:	2000      	movs	r0, #0
 8010882:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010886:	4834      	ldr	r0, [pc, #208]	@ (8010958 <_strtol_l.isra.0+0xf0>)
 8010888:	460d      	mov	r5, r1
 801088a:	462a      	mov	r2, r5
 801088c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010890:	5d06      	ldrb	r6, [r0, r4]
 8010892:	f016 0608 	ands.w	r6, r6, #8
 8010896:	d1f8      	bne.n	801088a <_strtol_l.isra.0+0x22>
 8010898:	2c2d      	cmp	r4, #45	@ 0x2d
 801089a:	d110      	bne.n	80108be <_strtol_l.isra.0+0x56>
 801089c:	782c      	ldrb	r4, [r5, #0]
 801089e:	2601      	movs	r6, #1
 80108a0:	1c95      	adds	r5, r2, #2
 80108a2:	f033 0210 	bics.w	r2, r3, #16
 80108a6:	d115      	bne.n	80108d4 <_strtol_l.isra.0+0x6c>
 80108a8:	2c30      	cmp	r4, #48	@ 0x30
 80108aa:	d10d      	bne.n	80108c8 <_strtol_l.isra.0+0x60>
 80108ac:	782a      	ldrb	r2, [r5, #0]
 80108ae:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80108b2:	2a58      	cmp	r2, #88	@ 0x58
 80108b4:	d108      	bne.n	80108c8 <_strtol_l.isra.0+0x60>
 80108b6:	786c      	ldrb	r4, [r5, #1]
 80108b8:	3502      	adds	r5, #2
 80108ba:	2310      	movs	r3, #16
 80108bc:	e00a      	b.n	80108d4 <_strtol_l.isra.0+0x6c>
 80108be:	2c2b      	cmp	r4, #43	@ 0x2b
 80108c0:	bf04      	itt	eq
 80108c2:	782c      	ldrbeq	r4, [r5, #0]
 80108c4:	1c95      	addeq	r5, r2, #2
 80108c6:	e7ec      	b.n	80108a2 <_strtol_l.isra.0+0x3a>
 80108c8:	2b00      	cmp	r3, #0
 80108ca:	d1f6      	bne.n	80108ba <_strtol_l.isra.0+0x52>
 80108cc:	2c30      	cmp	r4, #48	@ 0x30
 80108ce:	bf14      	ite	ne
 80108d0:	230a      	movne	r3, #10
 80108d2:	2308      	moveq	r3, #8
 80108d4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80108d8:	f10c 3cff 	add.w	ip, ip, #4294967295
 80108dc:	2200      	movs	r2, #0
 80108de:	fbbc f9f3 	udiv	r9, ip, r3
 80108e2:	4610      	mov	r0, r2
 80108e4:	fb03 ca19 	mls	sl, r3, r9, ip
 80108e8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80108ec:	2f09      	cmp	r7, #9
 80108ee:	d80f      	bhi.n	8010910 <_strtol_l.isra.0+0xa8>
 80108f0:	463c      	mov	r4, r7
 80108f2:	42a3      	cmp	r3, r4
 80108f4:	dd1b      	ble.n	801092e <_strtol_l.isra.0+0xc6>
 80108f6:	1c57      	adds	r7, r2, #1
 80108f8:	d007      	beq.n	801090a <_strtol_l.isra.0+0xa2>
 80108fa:	4581      	cmp	r9, r0
 80108fc:	d314      	bcc.n	8010928 <_strtol_l.isra.0+0xc0>
 80108fe:	d101      	bne.n	8010904 <_strtol_l.isra.0+0x9c>
 8010900:	45a2      	cmp	sl, r4
 8010902:	db11      	blt.n	8010928 <_strtol_l.isra.0+0xc0>
 8010904:	fb00 4003 	mla	r0, r0, r3, r4
 8010908:	2201      	movs	r2, #1
 801090a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801090e:	e7eb      	b.n	80108e8 <_strtol_l.isra.0+0x80>
 8010910:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8010914:	2f19      	cmp	r7, #25
 8010916:	d801      	bhi.n	801091c <_strtol_l.isra.0+0xb4>
 8010918:	3c37      	subs	r4, #55	@ 0x37
 801091a:	e7ea      	b.n	80108f2 <_strtol_l.isra.0+0x8a>
 801091c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8010920:	2f19      	cmp	r7, #25
 8010922:	d804      	bhi.n	801092e <_strtol_l.isra.0+0xc6>
 8010924:	3c57      	subs	r4, #87	@ 0x57
 8010926:	e7e4      	b.n	80108f2 <_strtol_l.isra.0+0x8a>
 8010928:	f04f 32ff 	mov.w	r2, #4294967295
 801092c:	e7ed      	b.n	801090a <_strtol_l.isra.0+0xa2>
 801092e:	1c53      	adds	r3, r2, #1
 8010930:	d108      	bne.n	8010944 <_strtol_l.isra.0+0xdc>
 8010932:	2322      	movs	r3, #34	@ 0x22
 8010934:	f8ce 3000 	str.w	r3, [lr]
 8010938:	4660      	mov	r0, ip
 801093a:	f1b8 0f00 	cmp.w	r8, #0
 801093e:	d0a0      	beq.n	8010882 <_strtol_l.isra.0+0x1a>
 8010940:	1e69      	subs	r1, r5, #1
 8010942:	e006      	b.n	8010952 <_strtol_l.isra.0+0xea>
 8010944:	b106      	cbz	r6, 8010948 <_strtol_l.isra.0+0xe0>
 8010946:	4240      	negs	r0, r0
 8010948:	f1b8 0f00 	cmp.w	r8, #0
 801094c:	d099      	beq.n	8010882 <_strtol_l.isra.0+0x1a>
 801094e:	2a00      	cmp	r2, #0
 8010950:	d1f6      	bne.n	8010940 <_strtol_l.isra.0+0xd8>
 8010952:	f8c8 1000 	str.w	r1, [r8]
 8010956:	e794      	b.n	8010882 <_strtol_l.isra.0+0x1a>
 8010958:	08014da1 	.word	0x08014da1

0801095c <_strtol_r>:
 801095c:	f7ff bf84 	b.w	8010868 <_strtol_l.isra.0>

08010960 <strtol>:
 8010960:	4613      	mov	r3, r2
 8010962:	460a      	mov	r2, r1
 8010964:	4601      	mov	r1, r0
 8010966:	4802      	ldr	r0, [pc, #8]	@ (8010970 <strtol+0x10>)
 8010968:	6800      	ldr	r0, [r0, #0]
 801096a:	f7ff bf7d 	b.w	8010868 <_strtol_l.isra.0>
 801096e:	bf00      	nop
 8010970:	20000120 	.word	0x20000120

08010974 <sniprintf>:
 8010974:	b40c      	push	{r2, r3}
 8010976:	b530      	push	{r4, r5, lr}
 8010978:	4b18      	ldr	r3, [pc, #96]	@ (80109dc <sniprintf+0x68>)
 801097a:	1e0c      	subs	r4, r1, #0
 801097c:	681d      	ldr	r5, [r3, #0]
 801097e:	b09d      	sub	sp, #116	@ 0x74
 8010980:	da08      	bge.n	8010994 <sniprintf+0x20>
 8010982:	238b      	movs	r3, #139	@ 0x8b
 8010984:	602b      	str	r3, [r5, #0]
 8010986:	f04f 30ff 	mov.w	r0, #4294967295
 801098a:	b01d      	add	sp, #116	@ 0x74
 801098c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010990:	b002      	add	sp, #8
 8010992:	4770      	bx	lr
 8010994:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8010998:	f8ad 3014 	strh.w	r3, [sp, #20]
 801099c:	f04f 0300 	mov.w	r3, #0
 80109a0:	931b      	str	r3, [sp, #108]	@ 0x6c
 80109a2:	bf14      	ite	ne
 80109a4:	f104 33ff 	addne.w	r3, r4, #4294967295
 80109a8:	4623      	moveq	r3, r4
 80109aa:	9304      	str	r3, [sp, #16]
 80109ac:	9307      	str	r3, [sp, #28]
 80109ae:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80109b2:	9002      	str	r0, [sp, #8]
 80109b4:	9006      	str	r0, [sp, #24]
 80109b6:	f8ad 3016 	strh.w	r3, [sp, #22]
 80109ba:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80109bc:	ab21      	add	r3, sp, #132	@ 0x84
 80109be:	a902      	add	r1, sp, #8
 80109c0:	4628      	mov	r0, r5
 80109c2:	9301      	str	r3, [sp, #4]
 80109c4:	f000 fa28 	bl	8010e18 <_svfiprintf_r>
 80109c8:	1c43      	adds	r3, r0, #1
 80109ca:	bfbc      	itt	lt
 80109cc:	238b      	movlt	r3, #139	@ 0x8b
 80109ce:	602b      	strlt	r3, [r5, #0]
 80109d0:	2c00      	cmp	r4, #0
 80109d2:	d0da      	beq.n	801098a <sniprintf+0x16>
 80109d4:	9b02      	ldr	r3, [sp, #8]
 80109d6:	2200      	movs	r2, #0
 80109d8:	701a      	strb	r2, [r3, #0]
 80109da:	e7d6      	b.n	801098a <sniprintf+0x16>
 80109dc:	20000120 	.word	0x20000120

080109e0 <siscanf>:
 80109e0:	b40e      	push	{r1, r2, r3}
 80109e2:	b570      	push	{r4, r5, r6, lr}
 80109e4:	b09d      	sub	sp, #116	@ 0x74
 80109e6:	ac21      	add	r4, sp, #132	@ 0x84
 80109e8:	2500      	movs	r5, #0
 80109ea:	f44f 7201 	mov.w	r2, #516	@ 0x204
 80109ee:	f854 6b04 	ldr.w	r6, [r4], #4
 80109f2:	f8ad 2014 	strh.w	r2, [sp, #20]
 80109f6:	951b      	str	r5, [sp, #108]	@ 0x6c
 80109f8:	9002      	str	r0, [sp, #8]
 80109fa:	9006      	str	r0, [sp, #24]
 80109fc:	f7ef fc58 	bl	80002b0 <strlen>
 8010a00:	4b0b      	ldr	r3, [pc, #44]	@ (8010a30 <siscanf+0x50>)
 8010a02:	9003      	str	r0, [sp, #12]
 8010a04:	9007      	str	r0, [sp, #28]
 8010a06:	480b      	ldr	r0, [pc, #44]	@ (8010a34 <siscanf+0x54>)
 8010a08:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010a0a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010a0e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8010a12:	4632      	mov	r2, r6
 8010a14:	4623      	mov	r3, r4
 8010a16:	a902      	add	r1, sp, #8
 8010a18:	6800      	ldr	r0, [r0, #0]
 8010a1a:	950f      	str	r5, [sp, #60]	@ 0x3c
 8010a1c:	9514      	str	r5, [sp, #80]	@ 0x50
 8010a1e:	9401      	str	r4, [sp, #4]
 8010a20:	f000 fb50 	bl	80110c4 <__ssvfiscanf_r>
 8010a24:	b01d      	add	sp, #116	@ 0x74
 8010a26:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010a2a:	b003      	add	sp, #12
 8010a2c:	4770      	bx	lr
 8010a2e:	bf00      	nop
 8010a30:	08010a39 	.word	0x08010a39
 8010a34:	20000120 	.word	0x20000120

08010a38 <__seofread>:
 8010a38:	2000      	movs	r0, #0
 8010a3a:	4770      	bx	lr

08010a3c <memcmp>:
 8010a3c:	b510      	push	{r4, lr}
 8010a3e:	3901      	subs	r1, #1
 8010a40:	4402      	add	r2, r0
 8010a42:	4290      	cmp	r0, r2
 8010a44:	d101      	bne.n	8010a4a <memcmp+0xe>
 8010a46:	2000      	movs	r0, #0
 8010a48:	e005      	b.n	8010a56 <memcmp+0x1a>
 8010a4a:	7803      	ldrb	r3, [r0, #0]
 8010a4c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8010a50:	42a3      	cmp	r3, r4
 8010a52:	d001      	beq.n	8010a58 <memcmp+0x1c>
 8010a54:	1b18      	subs	r0, r3, r4
 8010a56:	bd10      	pop	{r4, pc}
 8010a58:	3001      	adds	r0, #1
 8010a5a:	e7f2      	b.n	8010a42 <memcmp+0x6>

08010a5c <memset>:
 8010a5c:	4402      	add	r2, r0
 8010a5e:	4603      	mov	r3, r0
 8010a60:	4293      	cmp	r3, r2
 8010a62:	d100      	bne.n	8010a66 <memset+0xa>
 8010a64:	4770      	bx	lr
 8010a66:	f803 1b01 	strb.w	r1, [r3], #1
 8010a6a:	e7f9      	b.n	8010a60 <memset+0x4>

08010a6c <strchr>:
 8010a6c:	b2c9      	uxtb	r1, r1
 8010a6e:	4603      	mov	r3, r0
 8010a70:	4618      	mov	r0, r3
 8010a72:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010a76:	b112      	cbz	r2, 8010a7e <strchr+0x12>
 8010a78:	428a      	cmp	r2, r1
 8010a7a:	d1f9      	bne.n	8010a70 <strchr+0x4>
 8010a7c:	4770      	bx	lr
 8010a7e:	2900      	cmp	r1, #0
 8010a80:	bf18      	it	ne
 8010a82:	2000      	movne	r0, #0
 8010a84:	4770      	bx	lr

08010a86 <strncmp>:
 8010a86:	b510      	push	{r4, lr}
 8010a88:	b16a      	cbz	r2, 8010aa6 <strncmp+0x20>
 8010a8a:	3901      	subs	r1, #1
 8010a8c:	1884      	adds	r4, r0, r2
 8010a8e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010a92:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8010a96:	429a      	cmp	r2, r3
 8010a98:	d103      	bne.n	8010aa2 <strncmp+0x1c>
 8010a9a:	42a0      	cmp	r0, r4
 8010a9c:	d001      	beq.n	8010aa2 <strncmp+0x1c>
 8010a9e:	2a00      	cmp	r2, #0
 8010aa0:	d1f5      	bne.n	8010a8e <strncmp+0x8>
 8010aa2:	1ad0      	subs	r0, r2, r3
 8010aa4:	bd10      	pop	{r4, pc}
 8010aa6:	4610      	mov	r0, r2
 8010aa8:	e7fc      	b.n	8010aa4 <strncmp+0x1e>

08010aaa <strncpy>:
 8010aaa:	b510      	push	{r4, lr}
 8010aac:	3901      	subs	r1, #1
 8010aae:	4603      	mov	r3, r0
 8010ab0:	b132      	cbz	r2, 8010ac0 <strncpy+0x16>
 8010ab2:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8010ab6:	f803 4b01 	strb.w	r4, [r3], #1
 8010aba:	3a01      	subs	r2, #1
 8010abc:	2c00      	cmp	r4, #0
 8010abe:	d1f7      	bne.n	8010ab0 <strncpy+0x6>
 8010ac0:	441a      	add	r2, r3
 8010ac2:	2100      	movs	r1, #0
 8010ac4:	4293      	cmp	r3, r2
 8010ac6:	d100      	bne.n	8010aca <strncpy+0x20>
 8010ac8:	bd10      	pop	{r4, pc}
 8010aca:	f803 1b01 	strb.w	r1, [r3], #1
 8010ace:	e7f9      	b.n	8010ac4 <strncpy+0x1a>

08010ad0 <strstr>:
 8010ad0:	780a      	ldrb	r2, [r1, #0]
 8010ad2:	b570      	push	{r4, r5, r6, lr}
 8010ad4:	b96a      	cbnz	r2, 8010af2 <strstr+0x22>
 8010ad6:	bd70      	pop	{r4, r5, r6, pc}
 8010ad8:	429a      	cmp	r2, r3
 8010ada:	d109      	bne.n	8010af0 <strstr+0x20>
 8010adc:	460c      	mov	r4, r1
 8010ade:	4605      	mov	r5, r0
 8010ae0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8010ae4:	2b00      	cmp	r3, #0
 8010ae6:	d0f6      	beq.n	8010ad6 <strstr+0x6>
 8010ae8:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8010aec:	429e      	cmp	r6, r3
 8010aee:	d0f7      	beq.n	8010ae0 <strstr+0x10>
 8010af0:	3001      	adds	r0, #1
 8010af2:	7803      	ldrb	r3, [r0, #0]
 8010af4:	2b00      	cmp	r3, #0
 8010af6:	d1ef      	bne.n	8010ad8 <strstr+0x8>
 8010af8:	4618      	mov	r0, r3
 8010afa:	e7ec      	b.n	8010ad6 <strstr+0x6>

08010afc <__errno>:
 8010afc:	4b01      	ldr	r3, [pc, #4]	@ (8010b04 <__errno+0x8>)
 8010afe:	6818      	ldr	r0, [r3, #0]
 8010b00:	4770      	bx	lr
 8010b02:	bf00      	nop
 8010b04:	20000120 	.word	0x20000120

08010b08 <__libc_init_array>:
 8010b08:	b570      	push	{r4, r5, r6, lr}
 8010b0a:	4d0d      	ldr	r5, [pc, #52]	@ (8010b40 <__libc_init_array+0x38>)
 8010b0c:	4c0d      	ldr	r4, [pc, #52]	@ (8010b44 <__libc_init_array+0x3c>)
 8010b0e:	1b64      	subs	r4, r4, r5
 8010b10:	10a4      	asrs	r4, r4, #2
 8010b12:	2600      	movs	r6, #0
 8010b14:	42a6      	cmp	r6, r4
 8010b16:	d109      	bne.n	8010b2c <__libc_init_array+0x24>
 8010b18:	4d0b      	ldr	r5, [pc, #44]	@ (8010b48 <__libc_init_array+0x40>)
 8010b1a:	4c0c      	ldr	r4, [pc, #48]	@ (8010b4c <__libc_init_array+0x44>)
 8010b1c:	f001 f866 	bl	8011bec <_init>
 8010b20:	1b64      	subs	r4, r4, r5
 8010b22:	10a4      	asrs	r4, r4, #2
 8010b24:	2600      	movs	r6, #0
 8010b26:	42a6      	cmp	r6, r4
 8010b28:	d105      	bne.n	8010b36 <__libc_init_array+0x2e>
 8010b2a:	bd70      	pop	{r4, r5, r6, pc}
 8010b2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8010b30:	4798      	blx	r3
 8010b32:	3601      	adds	r6, #1
 8010b34:	e7ee      	b.n	8010b14 <__libc_init_array+0xc>
 8010b36:	f855 3b04 	ldr.w	r3, [r5], #4
 8010b3a:	4798      	blx	r3
 8010b3c:	3601      	adds	r6, #1
 8010b3e:	e7f2      	b.n	8010b26 <__libc_init_array+0x1e>
 8010b40:	08014ef8 	.word	0x08014ef8
 8010b44:	08014ef8 	.word	0x08014ef8
 8010b48:	08014ef8 	.word	0x08014ef8
 8010b4c:	08014efc 	.word	0x08014efc

08010b50 <__retarget_lock_acquire_recursive>:
 8010b50:	4770      	bx	lr

08010b52 <__retarget_lock_release_recursive>:
 8010b52:	4770      	bx	lr

08010b54 <memcpy>:
 8010b54:	440a      	add	r2, r1
 8010b56:	4291      	cmp	r1, r2
 8010b58:	f100 33ff 	add.w	r3, r0, #4294967295
 8010b5c:	d100      	bne.n	8010b60 <memcpy+0xc>
 8010b5e:	4770      	bx	lr
 8010b60:	b510      	push	{r4, lr}
 8010b62:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010b66:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010b6a:	4291      	cmp	r1, r2
 8010b6c:	d1f9      	bne.n	8010b62 <memcpy+0xe>
 8010b6e:	bd10      	pop	{r4, pc}

08010b70 <_free_r>:
 8010b70:	b538      	push	{r3, r4, r5, lr}
 8010b72:	4605      	mov	r5, r0
 8010b74:	2900      	cmp	r1, #0
 8010b76:	d041      	beq.n	8010bfc <_free_r+0x8c>
 8010b78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010b7c:	1f0c      	subs	r4, r1, #4
 8010b7e:	2b00      	cmp	r3, #0
 8010b80:	bfb8      	it	lt
 8010b82:	18e4      	addlt	r4, r4, r3
 8010b84:	f000 f8e0 	bl	8010d48 <__malloc_lock>
 8010b88:	4a1d      	ldr	r2, [pc, #116]	@ (8010c00 <_free_r+0x90>)
 8010b8a:	6813      	ldr	r3, [r2, #0]
 8010b8c:	b933      	cbnz	r3, 8010b9c <_free_r+0x2c>
 8010b8e:	6063      	str	r3, [r4, #4]
 8010b90:	6014      	str	r4, [r2, #0]
 8010b92:	4628      	mov	r0, r5
 8010b94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010b98:	f000 b8dc 	b.w	8010d54 <__malloc_unlock>
 8010b9c:	42a3      	cmp	r3, r4
 8010b9e:	d908      	bls.n	8010bb2 <_free_r+0x42>
 8010ba0:	6820      	ldr	r0, [r4, #0]
 8010ba2:	1821      	adds	r1, r4, r0
 8010ba4:	428b      	cmp	r3, r1
 8010ba6:	bf01      	itttt	eq
 8010ba8:	6819      	ldreq	r1, [r3, #0]
 8010baa:	685b      	ldreq	r3, [r3, #4]
 8010bac:	1809      	addeq	r1, r1, r0
 8010bae:	6021      	streq	r1, [r4, #0]
 8010bb0:	e7ed      	b.n	8010b8e <_free_r+0x1e>
 8010bb2:	461a      	mov	r2, r3
 8010bb4:	685b      	ldr	r3, [r3, #4]
 8010bb6:	b10b      	cbz	r3, 8010bbc <_free_r+0x4c>
 8010bb8:	42a3      	cmp	r3, r4
 8010bba:	d9fa      	bls.n	8010bb2 <_free_r+0x42>
 8010bbc:	6811      	ldr	r1, [r2, #0]
 8010bbe:	1850      	adds	r0, r2, r1
 8010bc0:	42a0      	cmp	r0, r4
 8010bc2:	d10b      	bne.n	8010bdc <_free_r+0x6c>
 8010bc4:	6820      	ldr	r0, [r4, #0]
 8010bc6:	4401      	add	r1, r0
 8010bc8:	1850      	adds	r0, r2, r1
 8010bca:	4283      	cmp	r3, r0
 8010bcc:	6011      	str	r1, [r2, #0]
 8010bce:	d1e0      	bne.n	8010b92 <_free_r+0x22>
 8010bd0:	6818      	ldr	r0, [r3, #0]
 8010bd2:	685b      	ldr	r3, [r3, #4]
 8010bd4:	6053      	str	r3, [r2, #4]
 8010bd6:	4408      	add	r0, r1
 8010bd8:	6010      	str	r0, [r2, #0]
 8010bda:	e7da      	b.n	8010b92 <_free_r+0x22>
 8010bdc:	d902      	bls.n	8010be4 <_free_r+0x74>
 8010bde:	230c      	movs	r3, #12
 8010be0:	602b      	str	r3, [r5, #0]
 8010be2:	e7d6      	b.n	8010b92 <_free_r+0x22>
 8010be4:	6820      	ldr	r0, [r4, #0]
 8010be6:	1821      	adds	r1, r4, r0
 8010be8:	428b      	cmp	r3, r1
 8010bea:	bf04      	itt	eq
 8010bec:	6819      	ldreq	r1, [r3, #0]
 8010bee:	685b      	ldreq	r3, [r3, #4]
 8010bf0:	6063      	str	r3, [r4, #4]
 8010bf2:	bf04      	itt	eq
 8010bf4:	1809      	addeq	r1, r1, r0
 8010bf6:	6021      	streq	r1, [r4, #0]
 8010bf8:	6054      	str	r4, [r2, #4]
 8010bfa:	e7ca      	b.n	8010b92 <_free_r+0x22>
 8010bfc:	bd38      	pop	{r3, r4, r5, pc}
 8010bfe:	bf00      	nop
 8010c00:	20005f00 	.word	0x20005f00

08010c04 <sbrk_aligned>:
 8010c04:	b570      	push	{r4, r5, r6, lr}
 8010c06:	4e0f      	ldr	r6, [pc, #60]	@ (8010c44 <sbrk_aligned+0x40>)
 8010c08:	460c      	mov	r4, r1
 8010c0a:	6831      	ldr	r1, [r6, #0]
 8010c0c:	4605      	mov	r5, r0
 8010c0e:	b911      	cbnz	r1, 8010c16 <sbrk_aligned+0x12>
 8010c10:	f000 ff36 	bl	8011a80 <_sbrk_r>
 8010c14:	6030      	str	r0, [r6, #0]
 8010c16:	4621      	mov	r1, r4
 8010c18:	4628      	mov	r0, r5
 8010c1a:	f000 ff31 	bl	8011a80 <_sbrk_r>
 8010c1e:	1c43      	adds	r3, r0, #1
 8010c20:	d103      	bne.n	8010c2a <sbrk_aligned+0x26>
 8010c22:	f04f 34ff 	mov.w	r4, #4294967295
 8010c26:	4620      	mov	r0, r4
 8010c28:	bd70      	pop	{r4, r5, r6, pc}
 8010c2a:	1cc4      	adds	r4, r0, #3
 8010c2c:	f024 0403 	bic.w	r4, r4, #3
 8010c30:	42a0      	cmp	r0, r4
 8010c32:	d0f8      	beq.n	8010c26 <sbrk_aligned+0x22>
 8010c34:	1a21      	subs	r1, r4, r0
 8010c36:	4628      	mov	r0, r5
 8010c38:	f000 ff22 	bl	8011a80 <_sbrk_r>
 8010c3c:	3001      	adds	r0, #1
 8010c3e:	d1f2      	bne.n	8010c26 <sbrk_aligned+0x22>
 8010c40:	e7ef      	b.n	8010c22 <sbrk_aligned+0x1e>
 8010c42:	bf00      	nop
 8010c44:	20005efc 	.word	0x20005efc

08010c48 <_malloc_r>:
 8010c48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010c4c:	1ccd      	adds	r5, r1, #3
 8010c4e:	f025 0503 	bic.w	r5, r5, #3
 8010c52:	3508      	adds	r5, #8
 8010c54:	2d0c      	cmp	r5, #12
 8010c56:	bf38      	it	cc
 8010c58:	250c      	movcc	r5, #12
 8010c5a:	2d00      	cmp	r5, #0
 8010c5c:	4606      	mov	r6, r0
 8010c5e:	db01      	blt.n	8010c64 <_malloc_r+0x1c>
 8010c60:	42a9      	cmp	r1, r5
 8010c62:	d904      	bls.n	8010c6e <_malloc_r+0x26>
 8010c64:	230c      	movs	r3, #12
 8010c66:	6033      	str	r3, [r6, #0]
 8010c68:	2000      	movs	r0, #0
 8010c6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010c6e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010d44 <_malloc_r+0xfc>
 8010c72:	f000 f869 	bl	8010d48 <__malloc_lock>
 8010c76:	f8d8 3000 	ldr.w	r3, [r8]
 8010c7a:	461c      	mov	r4, r3
 8010c7c:	bb44      	cbnz	r4, 8010cd0 <_malloc_r+0x88>
 8010c7e:	4629      	mov	r1, r5
 8010c80:	4630      	mov	r0, r6
 8010c82:	f7ff ffbf 	bl	8010c04 <sbrk_aligned>
 8010c86:	1c43      	adds	r3, r0, #1
 8010c88:	4604      	mov	r4, r0
 8010c8a:	d158      	bne.n	8010d3e <_malloc_r+0xf6>
 8010c8c:	f8d8 4000 	ldr.w	r4, [r8]
 8010c90:	4627      	mov	r7, r4
 8010c92:	2f00      	cmp	r7, #0
 8010c94:	d143      	bne.n	8010d1e <_malloc_r+0xd6>
 8010c96:	2c00      	cmp	r4, #0
 8010c98:	d04b      	beq.n	8010d32 <_malloc_r+0xea>
 8010c9a:	6823      	ldr	r3, [r4, #0]
 8010c9c:	4639      	mov	r1, r7
 8010c9e:	4630      	mov	r0, r6
 8010ca0:	eb04 0903 	add.w	r9, r4, r3
 8010ca4:	f000 feec 	bl	8011a80 <_sbrk_r>
 8010ca8:	4581      	cmp	r9, r0
 8010caa:	d142      	bne.n	8010d32 <_malloc_r+0xea>
 8010cac:	6821      	ldr	r1, [r4, #0]
 8010cae:	1a6d      	subs	r5, r5, r1
 8010cb0:	4629      	mov	r1, r5
 8010cb2:	4630      	mov	r0, r6
 8010cb4:	f7ff ffa6 	bl	8010c04 <sbrk_aligned>
 8010cb8:	3001      	adds	r0, #1
 8010cba:	d03a      	beq.n	8010d32 <_malloc_r+0xea>
 8010cbc:	6823      	ldr	r3, [r4, #0]
 8010cbe:	442b      	add	r3, r5
 8010cc0:	6023      	str	r3, [r4, #0]
 8010cc2:	f8d8 3000 	ldr.w	r3, [r8]
 8010cc6:	685a      	ldr	r2, [r3, #4]
 8010cc8:	bb62      	cbnz	r2, 8010d24 <_malloc_r+0xdc>
 8010cca:	f8c8 7000 	str.w	r7, [r8]
 8010cce:	e00f      	b.n	8010cf0 <_malloc_r+0xa8>
 8010cd0:	6822      	ldr	r2, [r4, #0]
 8010cd2:	1b52      	subs	r2, r2, r5
 8010cd4:	d420      	bmi.n	8010d18 <_malloc_r+0xd0>
 8010cd6:	2a0b      	cmp	r2, #11
 8010cd8:	d917      	bls.n	8010d0a <_malloc_r+0xc2>
 8010cda:	1961      	adds	r1, r4, r5
 8010cdc:	42a3      	cmp	r3, r4
 8010cde:	6025      	str	r5, [r4, #0]
 8010ce0:	bf18      	it	ne
 8010ce2:	6059      	strne	r1, [r3, #4]
 8010ce4:	6863      	ldr	r3, [r4, #4]
 8010ce6:	bf08      	it	eq
 8010ce8:	f8c8 1000 	streq.w	r1, [r8]
 8010cec:	5162      	str	r2, [r4, r5]
 8010cee:	604b      	str	r3, [r1, #4]
 8010cf0:	4630      	mov	r0, r6
 8010cf2:	f000 f82f 	bl	8010d54 <__malloc_unlock>
 8010cf6:	f104 000b 	add.w	r0, r4, #11
 8010cfa:	1d23      	adds	r3, r4, #4
 8010cfc:	f020 0007 	bic.w	r0, r0, #7
 8010d00:	1ac2      	subs	r2, r0, r3
 8010d02:	bf1c      	itt	ne
 8010d04:	1a1b      	subne	r3, r3, r0
 8010d06:	50a3      	strne	r3, [r4, r2]
 8010d08:	e7af      	b.n	8010c6a <_malloc_r+0x22>
 8010d0a:	6862      	ldr	r2, [r4, #4]
 8010d0c:	42a3      	cmp	r3, r4
 8010d0e:	bf0c      	ite	eq
 8010d10:	f8c8 2000 	streq.w	r2, [r8]
 8010d14:	605a      	strne	r2, [r3, #4]
 8010d16:	e7eb      	b.n	8010cf0 <_malloc_r+0xa8>
 8010d18:	4623      	mov	r3, r4
 8010d1a:	6864      	ldr	r4, [r4, #4]
 8010d1c:	e7ae      	b.n	8010c7c <_malloc_r+0x34>
 8010d1e:	463c      	mov	r4, r7
 8010d20:	687f      	ldr	r7, [r7, #4]
 8010d22:	e7b6      	b.n	8010c92 <_malloc_r+0x4a>
 8010d24:	461a      	mov	r2, r3
 8010d26:	685b      	ldr	r3, [r3, #4]
 8010d28:	42a3      	cmp	r3, r4
 8010d2a:	d1fb      	bne.n	8010d24 <_malloc_r+0xdc>
 8010d2c:	2300      	movs	r3, #0
 8010d2e:	6053      	str	r3, [r2, #4]
 8010d30:	e7de      	b.n	8010cf0 <_malloc_r+0xa8>
 8010d32:	230c      	movs	r3, #12
 8010d34:	6033      	str	r3, [r6, #0]
 8010d36:	4630      	mov	r0, r6
 8010d38:	f000 f80c 	bl	8010d54 <__malloc_unlock>
 8010d3c:	e794      	b.n	8010c68 <_malloc_r+0x20>
 8010d3e:	6005      	str	r5, [r0, #0]
 8010d40:	e7d6      	b.n	8010cf0 <_malloc_r+0xa8>
 8010d42:	bf00      	nop
 8010d44:	20005f00 	.word	0x20005f00

08010d48 <__malloc_lock>:
 8010d48:	4801      	ldr	r0, [pc, #4]	@ (8010d50 <__malloc_lock+0x8>)
 8010d4a:	f7ff bf01 	b.w	8010b50 <__retarget_lock_acquire_recursive>
 8010d4e:	bf00      	nop
 8010d50:	20005ef8 	.word	0x20005ef8

08010d54 <__malloc_unlock>:
 8010d54:	4801      	ldr	r0, [pc, #4]	@ (8010d5c <__malloc_unlock+0x8>)
 8010d56:	f7ff befc 	b.w	8010b52 <__retarget_lock_release_recursive>
 8010d5a:	bf00      	nop
 8010d5c:	20005ef8 	.word	0x20005ef8

08010d60 <__ssputs_r>:
 8010d60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010d64:	688e      	ldr	r6, [r1, #8]
 8010d66:	461f      	mov	r7, r3
 8010d68:	42be      	cmp	r6, r7
 8010d6a:	680b      	ldr	r3, [r1, #0]
 8010d6c:	4682      	mov	sl, r0
 8010d6e:	460c      	mov	r4, r1
 8010d70:	4690      	mov	r8, r2
 8010d72:	d82d      	bhi.n	8010dd0 <__ssputs_r+0x70>
 8010d74:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010d78:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8010d7c:	d026      	beq.n	8010dcc <__ssputs_r+0x6c>
 8010d7e:	6965      	ldr	r5, [r4, #20]
 8010d80:	6909      	ldr	r1, [r1, #16]
 8010d82:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010d86:	eba3 0901 	sub.w	r9, r3, r1
 8010d8a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010d8e:	1c7b      	adds	r3, r7, #1
 8010d90:	444b      	add	r3, r9
 8010d92:	106d      	asrs	r5, r5, #1
 8010d94:	429d      	cmp	r5, r3
 8010d96:	bf38      	it	cc
 8010d98:	461d      	movcc	r5, r3
 8010d9a:	0553      	lsls	r3, r2, #21
 8010d9c:	d527      	bpl.n	8010dee <__ssputs_r+0x8e>
 8010d9e:	4629      	mov	r1, r5
 8010da0:	f7ff ff52 	bl	8010c48 <_malloc_r>
 8010da4:	4606      	mov	r6, r0
 8010da6:	b360      	cbz	r0, 8010e02 <__ssputs_r+0xa2>
 8010da8:	6921      	ldr	r1, [r4, #16]
 8010daa:	464a      	mov	r2, r9
 8010dac:	f7ff fed2 	bl	8010b54 <memcpy>
 8010db0:	89a3      	ldrh	r3, [r4, #12]
 8010db2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8010db6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010dba:	81a3      	strh	r3, [r4, #12]
 8010dbc:	6126      	str	r6, [r4, #16]
 8010dbe:	6165      	str	r5, [r4, #20]
 8010dc0:	444e      	add	r6, r9
 8010dc2:	eba5 0509 	sub.w	r5, r5, r9
 8010dc6:	6026      	str	r6, [r4, #0]
 8010dc8:	60a5      	str	r5, [r4, #8]
 8010dca:	463e      	mov	r6, r7
 8010dcc:	42be      	cmp	r6, r7
 8010dce:	d900      	bls.n	8010dd2 <__ssputs_r+0x72>
 8010dd0:	463e      	mov	r6, r7
 8010dd2:	6820      	ldr	r0, [r4, #0]
 8010dd4:	4632      	mov	r2, r6
 8010dd6:	4641      	mov	r1, r8
 8010dd8:	f000 fe37 	bl	8011a4a <memmove>
 8010ddc:	68a3      	ldr	r3, [r4, #8]
 8010dde:	1b9b      	subs	r3, r3, r6
 8010de0:	60a3      	str	r3, [r4, #8]
 8010de2:	6823      	ldr	r3, [r4, #0]
 8010de4:	4433      	add	r3, r6
 8010de6:	6023      	str	r3, [r4, #0]
 8010de8:	2000      	movs	r0, #0
 8010dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010dee:	462a      	mov	r2, r5
 8010df0:	f000 fe56 	bl	8011aa0 <_realloc_r>
 8010df4:	4606      	mov	r6, r0
 8010df6:	2800      	cmp	r0, #0
 8010df8:	d1e0      	bne.n	8010dbc <__ssputs_r+0x5c>
 8010dfa:	6921      	ldr	r1, [r4, #16]
 8010dfc:	4650      	mov	r0, sl
 8010dfe:	f7ff feb7 	bl	8010b70 <_free_r>
 8010e02:	230c      	movs	r3, #12
 8010e04:	f8ca 3000 	str.w	r3, [sl]
 8010e08:	89a3      	ldrh	r3, [r4, #12]
 8010e0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010e0e:	81a3      	strh	r3, [r4, #12]
 8010e10:	f04f 30ff 	mov.w	r0, #4294967295
 8010e14:	e7e9      	b.n	8010dea <__ssputs_r+0x8a>
	...

08010e18 <_svfiprintf_r>:
 8010e18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e1c:	4698      	mov	r8, r3
 8010e1e:	898b      	ldrh	r3, [r1, #12]
 8010e20:	061b      	lsls	r3, r3, #24
 8010e22:	b09d      	sub	sp, #116	@ 0x74
 8010e24:	4607      	mov	r7, r0
 8010e26:	460d      	mov	r5, r1
 8010e28:	4614      	mov	r4, r2
 8010e2a:	d510      	bpl.n	8010e4e <_svfiprintf_r+0x36>
 8010e2c:	690b      	ldr	r3, [r1, #16]
 8010e2e:	b973      	cbnz	r3, 8010e4e <_svfiprintf_r+0x36>
 8010e30:	2140      	movs	r1, #64	@ 0x40
 8010e32:	f7ff ff09 	bl	8010c48 <_malloc_r>
 8010e36:	6028      	str	r0, [r5, #0]
 8010e38:	6128      	str	r0, [r5, #16]
 8010e3a:	b930      	cbnz	r0, 8010e4a <_svfiprintf_r+0x32>
 8010e3c:	230c      	movs	r3, #12
 8010e3e:	603b      	str	r3, [r7, #0]
 8010e40:	f04f 30ff 	mov.w	r0, #4294967295
 8010e44:	b01d      	add	sp, #116	@ 0x74
 8010e46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010e4a:	2340      	movs	r3, #64	@ 0x40
 8010e4c:	616b      	str	r3, [r5, #20]
 8010e4e:	2300      	movs	r3, #0
 8010e50:	9309      	str	r3, [sp, #36]	@ 0x24
 8010e52:	2320      	movs	r3, #32
 8010e54:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010e58:	f8cd 800c 	str.w	r8, [sp, #12]
 8010e5c:	2330      	movs	r3, #48	@ 0x30
 8010e5e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8010ffc <_svfiprintf_r+0x1e4>
 8010e62:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010e66:	f04f 0901 	mov.w	r9, #1
 8010e6a:	4623      	mov	r3, r4
 8010e6c:	469a      	mov	sl, r3
 8010e6e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010e72:	b10a      	cbz	r2, 8010e78 <_svfiprintf_r+0x60>
 8010e74:	2a25      	cmp	r2, #37	@ 0x25
 8010e76:	d1f9      	bne.n	8010e6c <_svfiprintf_r+0x54>
 8010e78:	ebba 0b04 	subs.w	fp, sl, r4
 8010e7c:	d00b      	beq.n	8010e96 <_svfiprintf_r+0x7e>
 8010e7e:	465b      	mov	r3, fp
 8010e80:	4622      	mov	r2, r4
 8010e82:	4629      	mov	r1, r5
 8010e84:	4638      	mov	r0, r7
 8010e86:	f7ff ff6b 	bl	8010d60 <__ssputs_r>
 8010e8a:	3001      	adds	r0, #1
 8010e8c:	f000 80a7 	beq.w	8010fde <_svfiprintf_r+0x1c6>
 8010e90:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010e92:	445a      	add	r2, fp
 8010e94:	9209      	str	r2, [sp, #36]	@ 0x24
 8010e96:	f89a 3000 	ldrb.w	r3, [sl]
 8010e9a:	2b00      	cmp	r3, #0
 8010e9c:	f000 809f 	beq.w	8010fde <_svfiprintf_r+0x1c6>
 8010ea0:	2300      	movs	r3, #0
 8010ea2:	f04f 32ff 	mov.w	r2, #4294967295
 8010ea6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010eaa:	f10a 0a01 	add.w	sl, sl, #1
 8010eae:	9304      	str	r3, [sp, #16]
 8010eb0:	9307      	str	r3, [sp, #28]
 8010eb2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010eb6:	931a      	str	r3, [sp, #104]	@ 0x68
 8010eb8:	4654      	mov	r4, sl
 8010eba:	2205      	movs	r2, #5
 8010ebc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010ec0:	484e      	ldr	r0, [pc, #312]	@ (8010ffc <_svfiprintf_r+0x1e4>)
 8010ec2:	f7ef f9a5 	bl	8000210 <memchr>
 8010ec6:	9a04      	ldr	r2, [sp, #16]
 8010ec8:	b9d8      	cbnz	r0, 8010f02 <_svfiprintf_r+0xea>
 8010eca:	06d0      	lsls	r0, r2, #27
 8010ecc:	bf44      	itt	mi
 8010ece:	2320      	movmi	r3, #32
 8010ed0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010ed4:	0711      	lsls	r1, r2, #28
 8010ed6:	bf44      	itt	mi
 8010ed8:	232b      	movmi	r3, #43	@ 0x2b
 8010eda:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010ede:	f89a 3000 	ldrb.w	r3, [sl]
 8010ee2:	2b2a      	cmp	r3, #42	@ 0x2a
 8010ee4:	d015      	beq.n	8010f12 <_svfiprintf_r+0xfa>
 8010ee6:	9a07      	ldr	r2, [sp, #28]
 8010ee8:	4654      	mov	r4, sl
 8010eea:	2000      	movs	r0, #0
 8010eec:	f04f 0c0a 	mov.w	ip, #10
 8010ef0:	4621      	mov	r1, r4
 8010ef2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010ef6:	3b30      	subs	r3, #48	@ 0x30
 8010ef8:	2b09      	cmp	r3, #9
 8010efa:	d94b      	bls.n	8010f94 <_svfiprintf_r+0x17c>
 8010efc:	b1b0      	cbz	r0, 8010f2c <_svfiprintf_r+0x114>
 8010efe:	9207      	str	r2, [sp, #28]
 8010f00:	e014      	b.n	8010f2c <_svfiprintf_r+0x114>
 8010f02:	eba0 0308 	sub.w	r3, r0, r8
 8010f06:	fa09 f303 	lsl.w	r3, r9, r3
 8010f0a:	4313      	orrs	r3, r2
 8010f0c:	9304      	str	r3, [sp, #16]
 8010f0e:	46a2      	mov	sl, r4
 8010f10:	e7d2      	b.n	8010eb8 <_svfiprintf_r+0xa0>
 8010f12:	9b03      	ldr	r3, [sp, #12]
 8010f14:	1d19      	adds	r1, r3, #4
 8010f16:	681b      	ldr	r3, [r3, #0]
 8010f18:	9103      	str	r1, [sp, #12]
 8010f1a:	2b00      	cmp	r3, #0
 8010f1c:	bfbb      	ittet	lt
 8010f1e:	425b      	neglt	r3, r3
 8010f20:	f042 0202 	orrlt.w	r2, r2, #2
 8010f24:	9307      	strge	r3, [sp, #28]
 8010f26:	9307      	strlt	r3, [sp, #28]
 8010f28:	bfb8      	it	lt
 8010f2a:	9204      	strlt	r2, [sp, #16]
 8010f2c:	7823      	ldrb	r3, [r4, #0]
 8010f2e:	2b2e      	cmp	r3, #46	@ 0x2e
 8010f30:	d10a      	bne.n	8010f48 <_svfiprintf_r+0x130>
 8010f32:	7863      	ldrb	r3, [r4, #1]
 8010f34:	2b2a      	cmp	r3, #42	@ 0x2a
 8010f36:	d132      	bne.n	8010f9e <_svfiprintf_r+0x186>
 8010f38:	9b03      	ldr	r3, [sp, #12]
 8010f3a:	1d1a      	adds	r2, r3, #4
 8010f3c:	681b      	ldr	r3, [r3, #0]
 8010f3e:	9203      	str	r2, [sp, #12]
 8010f40:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010f44:	3402      	adds	r4, #2
 8010f46:	9305      	str	r3, [sp, #20]
 8010f48:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801100c <_svfiprintf_r+0x1f4>
 8010f4c:	7821      	ldrb	r1, [r4, #0]
 8010f4e:	2203      	movs	r2, #3
 8010f50:	4650      	mov	r0, sl
 8010f52:	f7ef f95d 	bl	8000210 <memchr>
 8010f56:	b138      	cbz	r0, 8010f68 <_svfiprintf_r+0x150>
 8010f58:	9b04      	ldr	r3, [sp, #16]
 8010f5a:	eba0 000a 	sub.w	r0, r0, sl
 8010f5e:	2240      	movs	r2, #64	@ 0x40
 8010f60:	4082      	lsls	r2, r0
 8010f62:	4313      	orrs	r3, r2
 8010f64:	3401      	adds	r4, #1
 8010f66:	9304      	str	r3, [sp, #16]
 8010f68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010f6c:	4824      	ldr	r0, [pc, #144]	@ (8011000 <_svfiprintf_r+0x1e8>)
 8010f6e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010f72:	2206      	movs	r2, #6
 8010f74:	f7ef f94c 	bl	8000210 <memchr>
 8010f78:	2800      	cmp	r0, #0
 8010f7a:	d036      	beq.n	8010fea <_svfiprintf_r+0x1d2>
 8010f7c:	4b21      	ldr	r3, [pc, #132]	@ (8011004 <_svfiprintf_r+0x1ec>)
 8010f7e:	bb1b      	cbnz	r3, 8010fc8 <_svfiprintf_r+0x1b0>
 8010f80:	9b03      	ldr	r3, [sp, #12]
 8010f82:	3307      	adds	r3, #7
 8010f84:	f023 0307 	bic.w	r3, r3, #7
 8010f88:	3308      	adds	r3, #8
 8010f8a:	9303      	str	r3, [sp, #12]
 8010f8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010f8e:	4433      	add	r3, r6
 8010f90:	9309      	str	r3, [sp, #36]	@ 0x24
 8010f92:	e76a      	b.n	8010e6a <_svfiprintf_r+0x52>
 8010f94:	fb0c 3202 	mla	r2, ip, r2, r3
 8010f98:	460c      	mov	r4, r1
 8010f9a:	2001      	movs	r0, #1
 8010f9c:	e7a8      	b.n	8010ef0 <_svfiprintf_r+0xd8>
 8010f9e:	2300      	movs	r3, #0
 8010fa0:	3401      	adds	r4, #1
 8010fa2:	9305      	str	r3, [sp, #20]
 8010fa4:	4619      	mov	r1, r3
 8010fa6:	f04f 0c0a 	mov.w	ip, #10
 8010faa:	4620      	mov	r0, r4
 8010fac:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010fb0:	3a30      	subs	r2, #48	@ 0x30
 8010fb2:	2a09      	cmp	r2, #9
 8010fb4:	d903      	bls.n	8010fbe <_svfiprintf_r+0x1a6>
 8010fb6:	2b00      	cmp	r3, #0
 8010fb8:	d0c6      	beq.n	8010f48 <_svfiprintf_r+0x130>
 8010fba:	9105      	str	r1, [sp, #20]
 8010fbc:	e7c4      	b.n	8010f48 <_svfiprintf_r+0x130>
 8010fbe:	fb0c 2101 	mla	r1, ip, r1, r2
 8010fc2:	4604      	mov	r4, r0
 8010fc4:	2301      	movs	r3, #1
 8010fc6:	e7f0      	b.n	8010faa <_svfiprintf_r+0x192>
 8010fc8:	ab03      	add	r3, sp, #12
 8010fca:	9300      	str	r3, [sp, #0]
 8010fcc:	462a      	mov	r2, r5
 8010fce:	4b0e      	ldr	r3, [pc, #56]	@ (8011008 <_svfiprintf_r+0x1f0>)
 8010fd0:	a904      	add	r1, sp, #16
 8010fd2:	4638      	mov	r0, r7
 8010fd4:	f3af 8000 	nop.w
 8010fd8:	1c42      	adds	r2, r0, #1
 8010fda:	4606      	mov	r6, r0
 8010fdc:	d1d6      	bne.n	8010f8c <_svfiprintf_r+0x174>
 8010fde:	89ab      	ldrh	r3, [r5, #12]
 8010fe0:	065b      	lsls	r3, r3, #25
 8010fe2:	f53f af2d 	bmi.w	8010e40 <_svfiprintf_r+0x28>
 8010fe6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010fe8:	e72c      	b.n	8010e44 <_svfiprintf_r+0x2c>
 8010fea:	ab03      	add	r3, sp, #12
 8010fec:	9300      	str	r3, [sp, #0]
 8010fee:	462a      	mov	r2, r5
 8010ff0:	4b05      	ldr	r3, [pc, #20]	@ (8011008 <_svfiprintf_r+0x1f0>)
 8010ff2:	a904      	add	r1, sp, #16
 8010ff4:	4638      	mov	r0, r7
 8010ff6:	f000 fa49 	bl	801148c <_printf_i>
 8010ffa:	e7ed      	b.n	8010fd8 <_svfiprintf_r+0x1c0>
 8010ffc:	08014ea1 	.word	0x08014ea1
 8011000:	08014eab 	.word	0x08014eab
 8011004:	00000000 	.word	0x00000000
 8011008:	08010d61 	.word	0x08010d61
 801100c:	08014ea7 	.word	0x08014ea7

08011010 <_sungetc_r>:
 8011010:	b538      	push	{r3, r4, r5, lr}
 8011012:	1c4b      	adds	r3, r1, #1
 8011014:	4614      	mov	r4, r2
 8011016:	d103      	bne.n	8011020 <_sungetc_r+0x10>
 8011018:	f04f 35ff 	mov.w	r5, #4294967295
 801101c:	4628      	mov	r0, r5
 801101e:	bd38      	pop	{r3, r4, r5, pc}
 8011020:	8993      	ldrh	r3, [r2, #12]
 8011022:	f023 0320 	bic.w	r3, r3, #32
 8011026:	8193      	strh	r3, [r2, #12]
 8011028:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801102a:	6852      	ldr	r2, [r2, #4]
 801102c:	b2cd      	uxtb	r5, r1
 801102e:	b18b      	cbz	r3, 8011054 <_sungetc_r+0x44>
 8011030:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8011032:	4293      	cmp	r3, r2
 8011034:	dd08      	ble.n	8011048 <_sungetc_r+0x38>
 8011036:	6823      	ldr	r3, [r4, #0]
 8011038:	1e5a      	subs	r2, r3, #1
 801103a:	6022      	str	r2, [r4, #0]
 801103c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8011040:	6863      	ldr	r3, [r4, #4]
 8011042:	3301      	adds	r3, #1
 8011044:	6063      	str	r3, [r4, #4]
 8011046:	e7e9      	b.n	801101c <_sungetc_r+0xc>
 8011048:	4621      	mov	r1, r4
 801104a:	f000 fcc4 	bl	80119d6 <__submore>
 801104e:	2800      	cmp	r0, #0
 8011050:	d0f1      	beq.n	8011036 <_sungetc_r+0x26>
 8011052:	e7e1      	b.n	8011018 <_sungetc_r+0x8>
 8011054:	6921      	ldr	r1, [r4, #16]
 8011056:	6823      	ldr	r3, [r4, #0]
 8011058:	b151      	cbz	r1, 8011070 <_sungetc_r+0x60>
 801105a:	4299      	cmp	r1, r3
 801105c:	d208      	bcs.n	8011070 <_sungetc_r+0x60>
 801105e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8011062:	42a9      	cmp	r1, r5
 8011064:	d104      	bne.n	8011070 <_sungetc_r+0x60>
 8011066:	3b01      	subs	r3, #1
 8011068:	3201      	adds	r2, #1
 801106a:	6023      	str	r3, [r4, #0]
 801106c:	6062      	str	r2, [r4, #4]
 801106e:	e7d5      	b.n	801101c <_sungetc_r+0xc>
 8011070:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8011074:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011078:	6363      	str	r3, [r4, #52]	@ 0x34
 801107a:	2303      	movs	r3, #3
 801107c:	63a3      	str	r3, [r4, #56]	@ 0x38
 801107e:	4623      	mov	r3, r4
 8011080:	f803 5f46 	strb.w	r5, [r3, #70]!
 8011084:	6023      	str	r3, [r4, #0]
 8011086:	2301      	movs	r3, #1
 8011088:	e7dc      	b.n	8011044 <_sungetc_r+0x34>

0801108a <__ssrefill_r>:
 801108a:	b510      	push	{r4, lr}
 801108c:	460c      	mov	r4, r1
 801108e:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8011090:	b169      	cbz	r1, 80110ae <__ssrefill_r+0x24>
 8011092:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011096:	4299      	cmp	r1, r3
 8011098:	d001      	beq.n	801109e <__ssrefill_r+0x14>
 801109a:	f7ff fd69 	bl	8010b70 <_free_r>
 801109e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80110a0:	6063      	str	r3, [r4, #4]
 80110a2:	2000      	movs	r0, #0
 80110a4:	6360      	str	r0, [r4, #52]	@ 0x34
 80110a6:	b113      	cbz	r3, 80110ae <__ssrefill_r+0x24>
 80110a8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80110aa:	6023      	str	r3, [r4, #0]
 80110ac:	bd10      	pop	{r4, pc}
 80110ae:	6923      	ldr	r3, [r4, #16]
 80110b0:	6023      	str	r3, [r4, #0]
 80110b2:	2300      	movs	r3, #0
 80110b4:	6063      	str	r3, [r4, #4]
 80110b6:	89a3      	ldrh	r3, [r4, #12]
 80110b8:	f043 0320 	orr.w	r3, r3, #32
 80110bc:	81a3      	strh	r3, [r4, #12]
 80110be:	f04f 30ff 	mov.w	r0, #4294967295
 80110c2:	e7f3      	b.n	80110ac <__ssrefill_r+0x22>

080110c4 <__ssvfiscanf_r>:
 80110c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80110c8:	460c      	mov	r4, r1
 80110ca:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 80110ce:	2100      	movs	r1, #0
 80110d0:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 80110d4:	49a6      	ldr	r1, [pc, #664]	@ (8011370 <__ssvfiscanf_r+0x2ac>)
 80110d6:	91a0      	str	r1, [sp, #640]	@ 0x280
 80110d8:	f10d 0804 	add.w	r8, sp, #4
 80110dc:	49a5      	ldr	r1, [pc, #660]	@ (8011374 <__ssvfiscanf_r+0x2b0>)
 80110de:	4fa6      	ldr	r7, [pc, #664]	@ (8011378 <__ssvfiscanf_r+0x2b4>)
 80110e0:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80110e4:	4606      	mov	r6, r0
 80110e6:	91a1      	str	r1, [sp, #644]	@ 0x284
 80110e8:	9300      	str	r3, [sp, #0]
 80110ea:	f892 9000 	ldrb.w	r9, [r2]
 80110ee:	f1b9 0f00 	cmp.w	r9, #0
 80110f2:	f000 8158 	beq.w	80113a6 <__ssvfiscanf_r+0x2e2>
 80110f6:	f817 3009 	ldrb.w	r3, [r7, r9]
 80110fa:	f013 0308 	ands.w	r3, r3, #8
 80110fe:	f102 0501 	add.w	r5, r2, #1
 8011102:	d019      	beq.n	8011138 <__ssvfiscanf_r+0x74>
 8011104:	6863      	ldr	r3, [r4, #4]
 8011106:	2b00      	cmp	r3, #0
 8011108:	dd0f      	ble.n	801112a <__ssvfiscanf_r+0x66>
 801110a:	6823      	ldr	r3, [r4, #0]
 801110c:	781a      	ldrb	r2, [r3, #0]
 801110e:	5cba      	ldrb	r2, [r7, r2]
 8011110:	0712      	lsls	r2, r2, #28
 8011112:	d401      	bmi.n	8011118 <__ssvfiscanf_r+0x54>
 8011114:	462a      	mov	r2, r5
 8011116:	e7e8      	b.n	80110ea <__ssvfiscanf_r+0x26>
 8011118:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801111a:	3201      	adds	r2, #1
 801111c:	9245      	str	r2, [sp, #276]	@ 0x114
 801111e:	6862      	ldr	r2, [r4, #4]
 8011120:	3301      	adds	r3, #1
 8011122:	3a01      	subs	r2, #1
 8011124:	6062      	str	r2, [r4, #4]
 8011126:	6023      	str	r3, [r4, #0]
 8011128:	e7ec      	b.n	8011104 <__ssvfiscanf_r+0x40>
 801112a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801112c:	4621      	mov	r1, r4
 801112e:	4630      	mov	r0, r6
 8011130:	4798      	blx	r3
 8011132:	2800      	cmp	r0, #0
 8011134:	d0e9      	beq.n	801110a <__ssvfiscanf_r+0x46>
 8011136:	e7ed      	b.n	8011114 <__ssvfiscanf_r+0x50>
 8011138:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 801113c:	f040 8085 	bne.w	801124a <__ssvfiscanf_r+0x186>
 8011140:	9341      	str	r3, [sp, #260]	@ 0x104
 8011142:	9343      	str	r3, [sp, #268]	@ 0x10c
 8011144:	7853      	ldrb	r3, [r2, #1]
 8011146:	2b2a      	cmp	r3, #42	@ 0x2a
 8011148:	bf02      	ittt	eq
 801114a:	2310      	moveq	r3, #16
 801114c:	1c95      	addeq	r5, r2, #2
 801114e:	9341      	streq	r3, [sp, #260]	@ 0x104
 8011150:	220a      	movs	r2, #10
 8011152:	46aa      	mov	sl, r5
 8011154:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8011158:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 801115c:	2b09      	cmp	r3, #9
 801115e:	d91e      	bls.n	801119e <__ssvfiscanf_r+0xda>
 8011160:	f8df b218 	ldr.w	fp, [pc, #536]	@ 801137c <__ssvfiscanf_r+0x2b8>
 8011164:	2203      	movs	r2, #3
 8011166:	4658      	mov	r0, fp
 8011168:	f7ef f852 	bl	8000210 <memchr>
 801116c:	b138      	cbz	r0, 801117e <__ssvfiscanf_r+0xba>
 801116e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8011170:	eba0 000b 	sub.w	r0, r0, fp
 8011174:	2301      	movs	r3, #1
 8011176:	4083      	lsls	r3, r0
 8011178:	4313      	orrs	r3, r2
 801117a:	9341      	str	r3, [sp, #260]	@ 0x104
 801117c:	4655      	mov	r5, sl
 801117e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8011182:	2b78      	cmp	r3, #120	@ 0x78
 8011184:	d806      	bhi.n	8011194 <__ssvfiscanf_r+0xd0>
 8011186:	2b57      	cmp	r3, #87	@ 0x57
 8011188:	d810      	bhi.n	80111ac <__ssvfiscanf_r+0xe8>
 801118a:	2b25      	cmp	r3, #37	@ 0x25
 801118c:	d05d      	beq.n	801124a <__ssvfiscanf_r+0x186>
 801118e:	d857      	bhi.n	8011240 <__ssvfiscanf_r+0x17c>
 8011190:	2b00      	cmp	r3, #0
 8011192:	d075      	beq.n	8011280 <__ssvfiscanf_r+0x1bc>
 8011194:	2303      	movs	r3, #3
 8011196:	9347      	str	r3, [sp, #284]	@ 0x11c
 8011198:	230a      	movs	r3, #10
 801119a:	9342      	str	r3, [sp, #264]	@ 0x108
 801119c:	e088      	b.n	80112b0 <__ssvfiscanf_r+0x1ec>
 801119e:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80111a0:	fb02 1103 	mla	r1, r2, r3, r1
 80111a4:	3930      	subs	r1, #48	@ 0x30
 80111a6:	9143      	str	r1, [sp, #268]	@ 0x10c
 80111a8:	4655      	mov	r5, sl
 80111aa:	e7d2      	b.n	8011152 <__ssvfiscanf_r+0x8e>
 80111ac:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 80111b0:	2a20      	cmp	r2, #32
 80111b2:	d8ef      	bhi.n	8011194 <__ssvfiscanf_r+0xd0>
 80111b4:	a101      	add	r1, pc, #4	@ (adr r1, 80111bc <__ssvfiscanf_r+0xf8>)
 80111b6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80111ba:	bf00      	nop
 80111bc:	0801128f 	.word	0x0801128f
 80111c0:	08011195 	.word	0x08011195
 80111c4:	08011195 	.word	0x08011195
 80111c8:	080112e9 	.word	0x080112e9
 80111cc:	08011195 	.word	0x08011195
 80111d0:	08011195 	.word	0x08011195
 80111d4:	08011195 	.word	0x08011195
 80111d8:	08011195 	.word	0x08011195
 80111dc:	08011195 	.word	0x08011195
 80111e0:	08011195 	.word	0x08011195
 80111e4:	08011195 	.word	0x08011195
 80111e8:	080112ff 	.word	0x080112ff
 80111ec:	080112e5 	.word	0x080112e5
 80111f0:	08011247 	.word	0x08011247
 80111f4:	08011247 	.word	0x08011247
 80111f8:	08011247 	.word	0x08011247
 80111fc:	08011195 	.word	0x08011195
 8011200:	080112a1 	.word	0x080112a1
 8011204:	08011195 	.word	0x08011195
 8011208:	08011195 	.word	0x08011195
 801120c:	08011195 	.word	0x08011195
 8011210:	08011195 	.word	0x08011195
 8011214:	0801130f 	.word	0x0801130f
 8011218:	080112a9 	.word	0x080112a9
 801121c:	08011287 	.word	0x08011287
 8011220:	08011195 	.word	0x08011195
 8011224:	08011195 	.word	0x08011195
 8011228:	0801130b 	.word	0x0801130b
 801122c:	08011195 	.word	0x08011195
 8011230:	080112e5 	.word	0x080112e5
 8011234:	08011195 	.word	0x08011195
 8011238:	08011195 	.word	0x08011195
 801123c:	0801128f 	.word	0x0801128f
 8011240:	3b45      	subs	r3, #69	@ 0x45
 8011242:	2b02      	cmp	r3, #2
 8011244:	d8a6      	bhi.n	8011194 <__ssvfiscanf_r+0xd0>
 8011246:	2305      	movs	r3, #5
 8011248:	e031      	b.n	80112ae <__ssvfiscanf_r+0x1ea>
 801124a:	6863      	ldr	r3, [r4, #4]
 801124c:	2b00      	cmp	r3, #0
 801124e:	dd0d      	ble.n	801126c <__ssvfiscanf_r+0x1a8>
 8011250:	6823      	ldr	r3, [r4, #0]
 8011252:	781a      	ldrb	r2, [r3, #0]
 8011254:	454a      	cmp	r2, r9
 8011256:	f040 80a6 	bne.w	80113a6 <__ssvfiscanf_r+0x2e2>
 801125a:	3301      	adds	r3, #1
 801125c:	6862      	ldr	r2, [r4, #4]
 801125e:	6023      	str	r3, [r4, #0]
 8011260:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8011262:	3a01      	subs	r2, #1
 8011264:	3301      	adds	r3, #1
 8011266:	6062      	str	r2, [r4, #4]
 8011268:	9345      	str	r3, [sp, #276]	@ 0x114
 801126a:	e753      	b.n	8011114 <__ssvfiscanf_r+0x50>
 801126c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801126e:	4621      	mov	r1, r4
 8011270:	4630      	mov	r0, r6
 8011272:	4798      	blx	r3
 8011274:	2800      	cmp	r0, #0
 8011276:	d0eb      	beq.n	8011250 <__ssvfiscanf_r+0x18c>
 8011278:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801127a:	2800      	cmp	r0, #0
 801127c:	f040 808b 	bne.w	8011396 <__ssvfiscanf_r+0x2d2>
 8011280:	f04f 30ff 	mov.w	r0, #4294967295
 8011284:	e08b      	b.n	801139e <__ssvfiscanf_r+0x2da>
 8011286:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8011288:	f042 0220 	orr.w	r2, r2, #32
 801128c:	9241      	str	r2, [sp, #260]	@ 0x104
 801128e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8011290:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8011294:	9241      	str	r2, [sp, #260]	@ 0x104
 8011296:	2210      	movs	r2, #16
 8011298:	2b6e      	cmp	r3, #110	@ 0x6e
 801129a:	9242      	str	r2, [sp, #264]	@ 0x108
 801129c:	d902      	bls.n	80112a4 <__ssvfiscanf_r+0x1e0>
 801129e:	e005      	b.n	80112ac <__ssvfiscanf_r+0x1e8>
 80112a0:	2300      	movs	r3, #0
 80112a2:	9342      	str	r3, [sp, #264]	@ 0x108
 80112a4:	2303      	movs	r3, #3
 80112a6:	e002      	b.n	80112ae <__ssvfiscanf_r+0x1ea>
 80112a8:	2308      	movs	r3, #8
 80112aa:	9342      	str	r3, [sp, #264]	@ 0x108
 80112ac:	2304      	movs	r3, #4
 80112ae:	9347      	str	r3, [sp, #284]	@ 0x11c
 80112b0:	6863      	ldr	r3, [r4, #4]
 80112b2:	2b00      	cmp	r3, #0
 80112b4:	dd39      	ble.n	801132a <__ssvfiscanf_r+0x266>
 80112b6:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80112b8:	0659      	lsls	r1, r3, #25
 80112ba:	d404      	bmi.n	80112c6 <__ssvfiscanf_r+0x202>
 80112bc:	6823      	ldr	r3, [r4, #0]
 80112be:	781a      	ldrb	r2, [r3, #0]
 80112c0:	5cba      	ldrb	r2, [r7, r2]
 80112c2:	0712      	lsls	r2, r2, #28
 80112c4:	d438      	bmi.n	8011338 <__ssvfiscanf_r+0x274>
 80112c6:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 80112c8:	2b02      	cmp	r3, #2
 80112ca:	dc47      	bgt.n	801135c <__ssvfiscanf_r+0x298>
 80112cc:	466b      	mov	r3, sp
 80112ce:	4622      	mov	r2, r4
 80112d0:	a941      	add	r1, sp, #260	@ 0x104
 80112d2:	4630      	mov	r0, r6
 80112d4:	f000 f9f8 	bl	80116c8 <_scanf_chars>
 80112d8:	2801      	cmp	r0, #1
 80112da:	d064      	beq.n	80113a6 <__ssvfiscanf_r+0x2e2>
 80112dc:	2802      	cmp	r0, #2
 80112de:	f47f af19 	bne.w	8011114 <__ssvfiscanf_r+0x50>
 80112e2:	e7c9      	b.n	8011278 <__ssvfiscanf_r+0x1b4>
 80112e4:	220a      	movs	r2, #10
 80112e6:	e7d7      	b.n	8011298 <__ssvfiscanf_r+0x1d4>
 80112e8:	4629      	mov	r1, r5
 80112ea:	4640      	mov	r0, r8
 80112ec:	f000 fb3a 	bl	8011964 <__sccl>
 80112f0:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80112f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80112f6:	9341      	str	r3, [sp, #260]	@ 0x104
 80112f8:	4605      	mov	r5, r0
 80112fa:	2301      	movs	r3, #1
 80112fc:	e7d7      	b.n	80112ae <__ssvfiscanf_r+0x1ea>
 80112fe:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8011300:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011304:	9341      	str	r3, [sp, #260]	@ 0x104
 8011306:	2300      	movs	r3, #0
 8011308:	e7d1      	b.n	80112ae <__ssvfiscanf_r+0x1ea>
 801130a:	2302      	movs	r3, #2
 801130c:	e7cf      	b.n	80112ae <__ssvfiscanf_r+0x1ea>
 801130e:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8011310:	06c3      	lsls	r3, r0, #27
 8011312:	f53f aeff 	bmi.w	8011114 <__ssvfiscanf_r+0x50>
 8011316:	9b00      	ldr	r3, [sp, #0]
 8011318:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801131a:	1d19      	adds	r1, r3, #4
 801131c:	9100      	str	r1, [sp, #0]
 801131e:	681b      	ldr	r3, [r3, #0]
 8011320:	07c0      	lsls	r0, r0, #31
 8011322:	bf4c      	ite	mi
 8011324:	801a      	strhmi	r2, [r3, #0]
 8011326:	601a      	strpl	r2, [r3, #0]
 8011328:	e6f4      	b.n	8011114 <__ssvfiscanf_r+0x50>
 801132a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801132c:	4621      	mov	r1, r4
 801132e:	4630      	mov	r0, r6
 8011330:	4798      	blx	r3
 8011332:	2800      	cmp	r0, #0
 8011334:	d0bf      	beq.n	80112b6 <__ssvfiscanf_r+0x1f2>
 8011336:	e79f      	b.n	8011278 <__ssvfiscanf_r+0x1b4>
 8011338:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801133a:	3201      	adds	r2, #1
 801133c:	9245      	str	r2, [sp, #276]	@ 0x114
 801133e:	6862      	ldr	r2, [r4, #4]
 8011340:	3a01      	subs	r2, #1
 8011342:	2a00      	cmp	r2, #0
 8011344:	6062      	str	r2, [r4, #4]
 8011346:	dd02      	ble.n	801134e <__ssvfiscanf_r+0x28a>
 8011348:	3301      	adds	r3, #1
 801134a:	6023      	str	r3, [r4, #0]
 801134c:	e7b6      	b.n	80112bc <__ssvfiscanf_r+0x1f8>
 801134e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8011350:	4621      	mov	r1, r4
 8011352:	4630      	mov	r0, r6
 8011354:	4798      	blx	r3
 8011356:	2800      	cmp	r0, #0
 8011358:	d0b0      	beq.n	80112bc <__ssvfiscanf_r+0x1f8>
 801135a:	e78d      	b.n	8011278 <__ssvfiscanf_r+0x1b4>
 801135c:	2b04      	cmp	r3, #4
 801135e:	dc0f      	bgt.n	8011380 <__ssvfiscanf_r+0x2bc>
 8011360:	466b      	mov	r3, sp
 8011362:	4622      	mov	r2, r4
 8011364:	a941      	add	r1, sp, #260	@ 0x104
 8011366:	4630      	mov	r0, r6
 8011368:	f000 fa08 	bl	801177c <_scanf_i>
 801136c:	e7b4      	b.n	80112d8 <__ssvfiscanf_r+0x214>
 801136e:	bf00      	nop
 8011370:	08011011 	.word	0x08011011
 8011374:	0801108b 	.word	0x0801108b
 8011378:	08014da1 	.word	0x08014da1
 801137c:	08014ea7 	.word	0x08014ea7
 8011380:	4b0a      	ldr	r3, [pc, #40]	@ (80113ac <__ssvfiscanf_r+0x2e8>)
 8011382:	2b00      	cmp	r3, #0
 8011384:	f43f aec6 	beq.w	8011114 <__ssvfiscanf_r+0x50>
 8011388:	466b      	mov	r3, sp
 801138a:	4622      	mov	r2, r4
 801138c:	a941      	add	r1, sp, #260	@ 0x104
 801138e:	4630      	mov	r0, r6
 8011390:	f3af 8000 	nop.w
 8011394:	e7a0      	b.n	80112d8 <__ssvfiscanf_r+0x214>
 8011396:	89a3      	ldrh	r3, [r4, #12]
 8011398:	065b      	lsls	r3, r3, #25
 801139a:	f53f af71 	bmi.w	8011280 <__ssvfiscanf_r+0x1bc>
 801139e:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 80113a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80113a6:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80113a8:	e7f9      	b.n	801139e <__ssvfiscanf_r+0x2da>
 80113aa:	bf00      	nop
 80113ac:	00000000 	.word	0x00000000

080113b0 <_printf_common>:
 80113b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80113b4:	4616      	mov	r6, r2
 80113b6:	4698      	mov	r8, r3
 80113b8:	688a      	ldr	r2, [r1, #8]
 80113ba:	690b      	ldr	r3, [r1, #16]
 80113bc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80113c0:	4293      	cmp	r3, r2
 80113c2:	bfb8      	it	lt
 80113c4:	4613      	movlt	r3, r2
 80113c6:	6033      	str	r3, [r6, #0]
 80113c8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80113cc:	4607      	mov	r7, r0
 80113ce:	460c      	mov	r4, r1
 80113d0:	b10a      	cbz	r2, 80113d6 <_printf_common+0x26>
 80113d2:	3301      	adds	r3, #1
 80113d4:	6033      	str	r3, [r6, #0]
 80113d6:	6823      	ldr	r3, [r4, #0]
 80113d8:	0699      	lsls	r1, r3, #26
 80113da:	bf42      	ittt	mi
 80113dc:	6833      	ldrmi	r3, [r6, #0]
 80113de:	3302      	addmi	r3, #2
 80113e0:	6033      	strmi	r3, [r6, #0]
 80113e2:	6825      	ldr	r5, [r4, #0]
 80113e4:	f015 0506 	ands.w	r5, r5, #6
 80113e8:	d106      	bne.n	80113f8 <_printf_common+0x48>
 80113ea:	f104 0a19 	add.w	sl, r4, #25
 80113ee:	68e3      	ldr	r3, [r4, #12]
 80113f0:	6832      	ldr	r2, [r6, #0]
 80113f2:	1a9b      	subs	r3, r3, r2
 80113f4:	42ab      	cmp	r3, r5
 80113f6:	dc26      	bgt.n	8011446 <_printf_common+0x96>
 80113f8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80113fc:	6822      	ldr	r2, [r4, #0]
 80113fe:	3b00      	subs	r3, #0
 8011400:	bf18      	it	ne
 8011402:	2301      	movne	r3, #1
 8011404:	0692      	lsls	r2, r2, #26
 8011406:	d42b      	bmi.n	8011460 <_printf_common+0xb0>
 8011408:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801140c:	4641      	mov	r1, r8
 801140e:	4638      	mov	r0, r7
 8011410:	47c8      	blx	r9
 8011412:	3001      	adds	r0, #1
 8011414:	d01e      	beq.n	8011454 <_printf_common+0xa4>
 8011416:	6823      	ldr	r3, [r4, #0]
 8011418:	6922      	ldr	r2, [r4, #16]
 801141a:	f003 0306 	and.w	r3, r3, #6
 801141e:	2b04      	cmp	r3, #4
 8011420:	bf02      	ittt	eq
 8011422:	68e5      	ldreq	r5, [r4, #12]
 8011424:	6833      	ldreq	r3, [r6, #0]
 8011426:	1aed      	subeq	r5, r5, r3
 8011428:	68a3      	ldr	r3, [r4, #8]
 801142a:	bf0c      	ite	eq
 801142c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011430:	2500      	movne	r5, #0
 8011432:	4293      	cmp	r3, r2
 8011434:	bfc4      	itt	gt
 8011436:	1a9b      	subgt	r3, r3, r2
 8011438:	18ed      	addgt	r5, r5, r3
 801143a:	2600      	movs	r6, #0
 801143c:	341a      	adds	r4, #26
 801143e:	42b5      	cmp	r5, r6
 8011440:	d11a      	bne.n	8011478 <_printf_common+0xc8>
 8011442:	2000      	movs	r0, #0
 8011444:	e008      	b.n	8011458 <_printf_common+0xa8>
 8011446:	2301      	movs	r3, #1
 8011448:	4652      	mov	r2, sl
 801144a:	4641      	mov	r1, r8
 801144c:	4638      	mov	r0, r7
 801144e:	47c8      	blx	r9
 8011450:	3001      	adds	r0, #1
 8011452:	d103      	bne.n	801145c <_printf_common+0xac>
 8011454:	f04f 30ff 	mov.w	r0, #4294967295
 8011458:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801145c:	3501      	adds	r5, #1
 801145e:	e7c6      	b.n	80113ee <_printf_common+0x3e>
 8011460:	18e1      	adds	r1, r4, r3
 8011462:	1c5a      	adds	r2, r3, #1
 8011464:	2030      	movs	r0, #48	@ 0x30
 8011466:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801146a:	4422      	add	r2, r4
 801146c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8011470:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8011474:	3302      	adds	r3, #2
 8011476:	e7c7      	b.n	8011408 <_printf_common+0x58>
 8011478:	2301      	movs	r3, #1
 801147a:	4622      	mov	r2, r4
 801147c:	4641      	mov	r1, r8
 801147e:	4638      	mov	r0, r7
 8011480:	47c8      	blx	r9
 8011482:	3001      	adds	r0, #1
 8011484:	d0e6      	beq.n	8011454 <_printf_common+0xa4>
 8011486:	3601      	adds	r6, #1
 8011488:	e7d9      	b.n	801143e <_printf_common+0x8e>
	...

0801148c <_printf_i>:
 801148c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011490:	7e0f      	ldrb	r7, [r1, #24]
 8011492:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011494:	2f78      	cmp	r7, #120	@ 0x78
 8011496:	4691      	mov	r9, r2
 8011498:	4680      	mov	r8, r0
 801149a:	460c      	mov	r4, r1
 801149c:	469a      	mov	sl, r3
 801149e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80114a2:	d807      	bhi.n	80114b4 <_printf_i+0x28>
 80114a4:	2f62      	cmp	r7, #98	@ 0x62
 80114a6:	d80a      	bhi.n	80114be <_printf_i+0x32>
 80114a8:	2f00      	cmp	r7, #0
 80114aa:	f000 80d1 	beq.w	8011650 <_printf_i+0x1c4>
 80114ae:	2f58      	cmp	r7, #88	@ 0x58
 80114b0:	f000 80b8 	beq.w	8011624 <_printf_i+0x198>
 80114b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80114b8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80114bc:	e03a      	b.n	8011534 <_printf_i+0xa8>
 80114be:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80114c2:	2b15      	cmp	r3, #21
 80114c4:	d8f6      	bhi.n	80114b4 <_printf_i+0x28>
 80114c6:	a101      	add	r1, pc, #4	@ (adr r1, 80114cc <_printf_i+0x40>)
 80114c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80114cc:	08011525 	.word	0x08011525
 80114d0:	08011539 	.word	0x08011539
 80114d4:	080114b5 	.word	0x080114b5
 80114d8:	080114b5 	.word	0x080114b5
 80114dc:	080114b5 	.word	0x080114b5
 80114e0:	080114b5 	.word	0x080114b5
 80114e4:	08011539 	.word	0x08011539
 80114e8:	080114b5 	.word	0x080114b5
 80114ec:	080114b5 	.word	0x080114b5
 80114f0:	080114b5 	.word	0x080114b5
 80114f4:	080114b5 	.word	0x080114b5
 80114f8:	08011637 	.word	0x08011637
 80114fc:	08011563 	.word	0x08011563
 8011500:	080115f1 	.word	0x080115f1
 8011504:	080114b5 	.word	0x080114b5
 8011508:	080114b5 	.word	0x080114b5
 801150c:	08011659 	.word	0x08011659
 8011510:	080114b5 	.word	0x080114b5
 8011514:	08011563 	.word	0x08011563
 8011518:	080114b5 	.word	0x080114b5
 801151c:	080114b5 	.word	0x080114b5
 8011520:	080115f9 	.word	0x080115f9
 8011524:	6833      	ldr	r3, [r6, #0]
 8011526:	1d1a      	adds	r2, r3, #4
 8011528:	681b      	ldr	r3, [r3, #0]
 801152a:	6032      	str	r2, [r6, #0]
 801152c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011530:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8011534:	2301      	movs	r3, #1
 8011536:	e09c      	b.n	8011672 <_printf_i+0x1e6>
 8011538:	6833      	ldr	r3, [r6, #0]
 801153a:	6820      	ldr	r0, [r4, #0]
 801153c:	1d19      	adds	r1, r3, #4
 801153e:	6031      	str	r1, [r6, #0]
 8011540:	0606      	lsls	r6, r0, #24
 8011542:	d501      	bpl.n	8011548 <_printf_i+0xbc>
 8011544:	681d      	ldr	r5, [r3, #0]
 8011546:	e003      	b.n	8011550 <_printf_i+0xc4>
 8011548:	0645      	lsls	r5, r0, #25
 801154a:	d5fb      	bpl.n	8011544 <_printf_i+0xb8>
 801154c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8011550:	2d00      	cmp	r5, #0
 8011552:	da03      	bge.n	801155c <_printf_i+0xd0>
 8011554:	232d      	movs	r3, #45	@ 0x2d
 8011556:	426d      	negs	r5, r5
 8011558:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801155c:	4858      	ldr	r0, [pc, #352]	@ (80116c0 <_printf_i+0x234>)
 801155e:	230a      	movs	r3, #10
 8011560:	e011      	b.n	8011586 <_printf_i+0xfa>
 8011562:	6821      	ldr	r1, [r4, #0]
 8011564:	6833      	ldr	r3, [r6, #0]
 8011566:	0608      	lsls	r0, r1, #24
 8011568:	f853 5b04 	ldr.w	r5, [r3], #4
 801156c:	d402      	bmi.n	8011574 <_printf_i+0xe8>
 801156e:	0649      	lsls	r1, r1, #25
 8011570:	bf48      	it	mi
 8011572:	b2ad      	uxthmi	r5, r5
 8011574:	2f6f      	cmp	r7, #111	@ 0x6f
 8011576:	4852      	ldr	r0, [pc, #328]	@ (80116c0 <_printf_i+0x234>)
 8011578:	6033      	str	r3, [r6, #0]
 801157a:	bf14      	ite	ne
 801157c:	230a      	movne	r3, #10
 801157e:	2308      	moveq	r3, #8
 8011580:	2100      	movs	r1, #0
 8011582:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8011586:	6866      	ldr	r6, [r4, #4]
 8011588:	60a6      	str	r6, [r4, #8]
 801158a:	2e00      	cmp	r6, #0
 801158c:	db05      	blt.n	801159a <_printf_i+0x10e>
 801158e:	6821      	ldr	r1, [r4, #0]
 8011590:	432e      	orrs	r6, r5
 8011592:	f021 0104 	bic.w	r1, r1, #4
 8011596:	6021      	str	r1, [r4, #0]
 8011598:	d04b      	beq.n	8011632 <_printf_i+0x1a6>
 801159a:	4616      	mov	r6, r2
 801159c:	fbb5 f1f3 	udiv	r1, r5, r3
 80115a0:	fb03 5711 	mls	r7, r3, r1, r5
 80115a4:	5dc7      	ldrb	r7, [r0, r7]
 80115a6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80115aa:	462f      	mov	r7, r5
 80115ac:	42bb      	cmp	r3, r7
 80115ae:	460d      	mov	r5, r1
 80115b0:	d9f4      	bls.n	801159c <_printf_i+0x110>
 80115b2:	2b08      	cmp	r3, #8
 80115b4:	d10b      	bne.n	80115ce <_printf_i+0x142>
 80115b6:	6823      	ldr	r3, [r4, #0]
 80115b8:	07df      	lsls	r7, r3, #31
 80115ba:	d508      	bpl.n	80115ce <_printf_i+0x142>
 80115bc:	6923      	ldr	r3, [r4, #16]
 80115be:	6861      	ldr	r1, [r4, #4]
 80115c0:	4299      	cmp	r1, r3
 80115c2:	bfde      	ittt	le
 80115c4:	2330      	movle	r3, #48	@ 0x30
 80115c6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80115ca:	f106 36ff 	addle.w	r6, r6, #4294967295
 80115ce:	1b92      	subs	r2, r2, r6
 80115d0:	6122      	str	r2, [r4, #16]
 80115d2:	f8cd a000 	str.w	sl, [sp]
 80115d6:	464b      	mov	r3, r9
 80115d8:	aa03      	add	r2, sp, #12
 80115da:	4621      	mov	r1, r4
 80115dc:	4640      	mov	r0, r8
 80115de:	f7ff fee7 	bl	80113b0 <_printf_common>
 80115e2:	3001      	adds	r0, #1
 80115e4:	d14a      	bne.n	801167c <_printf_i+0x1f0>
 80115e6:	f04f 30ff 	mov.w	r0, #4294967295
 80115ea:	b004      	add	sp, #16
 80115ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80115f0:	6823      	ldr	r3, [r4, #0]
 80115f2:	f043 0320 	orr.w	r3, r3, #32
 80115f6:	6023      	str	r3, [r4, #0]
 80115f8:	4832      	ldr	r0, [pc, #200]	@ (80116c4 <_printf_i+0x238>)
 80115fa:	2778      	movs	r7, #120	@ 0x78
 80115fc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8011600:	6823      	ldr	r3, [r4, #0]
 8011602:	6831      	ldr	r1, [r6, #0]
 8011604:	061f      	lsls	r7, r3, #24
 8011606:	f851 5b04 	ldr.w	r5, [r1], #4
 801160a:	d402      	bmi.n	8011612 <_printf_i+0x186>
 801160c:	065f      	lsls	r7, r3, #25
 801160e:	bf48      	it	mi
 8011610:	b2ad      	uxthmi	r5, r5
 8011612:	6031      	str	r1, [r6, #0]
 8011614:	07d9      	lsls	r1, r3, #31
 8011616:	bf44      	itt	mi
 8011618:	f043 0320 	orrmi.w	r3, r3, #32
 801161c:	6023      	strmi	r3, [r4, #0]
 801161e:	b11d      	cbz	r5, 8011628 <_printf_i+0x19c>
 8011620:	2310      	movs	r3, #16
 8011622:	e7ad      	b.n	8011580 <_printf_i+0xf4>
 8011624:	4826      	ldr	r0, [pc, #152]	@ (80116c0 <_printf_i+0x234>)
 8011626:	e7e9      	b.n	80115fc <_printf_i+0x170>
 8011628:	6823      	ldr	r3, [r4, #0]
 801162a:	f023 0320 	bic.w	r3, r3, #32
 801162e:	6023      	str	r3, [r4, #0]
 8011630:	e7f6      	b.n	8011620 <_printf_i+0x194>
 8011632:	4616      	mov	r6, r2
 8011634:	e7bd      	b.n	80115b2 <_printf_i+0x126>
 8011636:	6833      	ldr	r3, [r6, #0]
 8011638:	6825      	ldr	r5, [r4, #0]
 801163a:	6961      	ldr	r1, [r4, #20]
 801163c:	1d18      	adds	r0, r3, #4
 801163e:	6030      	str	r0, [r6, #0]
 8011640:	062e      	lsls	r6, r5, #24
 8011642:	681b      	ldr	r3, [r3, #0]
 8011644:	d501      	bpl.n	801164a <_printf_i+0x1be>
 8011646:	6019      	str	r1, [r3, #0]
 8011648:	e002      	b.n	8011650 <_printf_i+0x1c4>
 801164a:	0668      	lsls	r0, r5, #25
 801164c:	d5fb      	bpl.n	8011646 <_printf_i+0x1ba>
 801164e:	8019      	strh	r1, [r3, #0]
 8011650:	2300      	movs	r3, #0
 8011652:	6123      	str	r3, [r4, #16]
 8011654:	4616      	mov	r6, r2
 8011656:	e7bc      	b.n	80115d2 <_printf_i+0x146>
 8011658:	6833      	ldr	r3, [r6, #0]
 801165a:	1d1a      	adds	r2, r3, #4
 801165c:	6032      	str	r2, [r6, #0]
 801165e:	681e      	ldr	r6, [r3, #0]
 8011660:	6862      	ldr	r2, [r4, #4]
 8011662:	2100      	movs	r1, #0
 8011664:	4630      	mov	r0, r6
 8011666:	f7ee fdd3 	bl	8000210 <memchr>
 801166a:	b108      	cbz	r0, 8011670 <_printf_i+0x1e4>
 801166c:	1b80      	subs	r0, r0, r6
 801166e:	6060      	str	r0, [r4, #4]
 8011670:	6863      	ldr	r3, [r4, #4]
 8011672:	6123      	str	r3, [r4, #16]
 8011674:	2300      	movs	r3, #0
 8011676:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801167a:	e7aa      	b.n	80115d2 <_printf_i+0x146>
 801167c:	6923      	ldr	r3, [r4, #16]
 801167e:	4632      	mov	r2, r6
 8011680:	4649      	mov	r1, r9
 8011682:	4640      	mov	r0, r8
 8011684:	47d0      	blx	sl
 8011686:	3001      	adds	r0, #1
 8011688:	d0ad      	beq.n	80115e6 <_printf_i+0x15a>
 801168a:	6823      	ldr	r3, [r4, #0]
 801168c:	079b      	lsls	r3, r3, #30
 801168e:	d413      	bmi.n	80116b8 <_printf_i+0x22c>
 8011690:	68e0      	ldr	r0, [r4, #12]
 8011692:	9b03      	ldr	r3, [sp, #12]
 8011694:	4298      	cmp	r0, r3
 8011696:	bfb8      	it	lt
 8011698:	4618      	movlt	r0, r3
 801169a:	e7a6      	b.n	80115ea <_printf_i+0x15e>
 801169c:	2301      	movs	r3, #1
 801169e:	4632      	mov	r2, r6
 80116a0:	4649      	mov	r1, r9
 80116a2:	4640      	mov	r0, r8
 80116a4:	47d0      	blx	sl
 80116a6:	3001      	adds	r0, #1
 80116a8:	d09d      	beq.n	80115e6 <_printf_i+0x15a>
 80116aa:	3501      	adds	r5, #1
 80116ac:	68e3      	ldr	r3, [r4, #12]
 80116ae:	9903      	ldr	r1, [sp, #12]
 80116b0:	1a5b      	subs	r3, r3, r1
 80116b2:	42ab      	cmp	r3, r5
 80116b4:	dcf2      	bgt.n	801169c <_printf_i+0x210>
 80116b6:	e7eb      	b.n	8011690 <_printf_i+0x204>
 80116b8:	2500      	movs	r5, #0
 80116ba:	f104 0619 	add.w	r6, r4, #25
 80116be:	e7f5      	b.n	80116ac <_printf_i+0x220>
 80116c0:	08014eb2 	.word	0x08014eb2
 80116c4:	08014ec3 	.word	0x08014ec3

080116c8 <_scanf_chars>:
 80116c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80116cc:	4615      	mov	r5, r2
 80116ce:	688a      	ldr	r2, [r1, #8]
 80116d0:	4680      	mov	r8, r0
 80116d2:	460c      	mov	r4, r1
 80116d4:	b932      	cbnz	r2, 80116e4 <_scanf_chars+0x1c>
 80116d6:	698a      	ldr	r2, [r1, #24]
 80116d8:	2a00      	cmp	r2, #0
 80116da:	bf14      	ite	ne
 80116dc:	f04f 32ff 	movne.w	r2, #4294967295
 80116e0:	2201      	moveq	r2, #1
 80116e2:	608a      	str	r2, [r1, #8]
 80116e4:	6822      	ldr	r2, [r4, #0]
 80116e6:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8011778 <_scanf_chars+0xb0>
 80116ea:	06d1      	lsls	r1, r2, #27
 80116ec:	bf5f      	itttt	pl
 80116ee:	681a      	ldrpl	r2, [r3, #0]
 80116f0:	1d11      	addpl	r1, r2, #4
 80116f2:	6019      	strpl	r1, [r3, #0]
 80116f4:	6816      	ldrpl	r6, [r2, #0]
 80116f6:	2700      	movs	r7, #0
 80116f8:	69a0      	ldr	r0, [r4, #24]
 80116fa:	b188      	cbz	r0, 8011720 <_scanf_chars+0x58>
 80116fc:	2801      	cmp	r0, #1
 80116fe:	d107      	bne.n	8011710 <_scanf_chars+0x48>
 8011700:	682b      	ldr	r3, [r5, #0]
 8011702:	781a      	ldrb	r2, [r3, #0]
 8011704:	6963      	ldr	r3, [r4, #20]
 8011706:	5c9b      	ldrb	r3, [r3, r2]
 8011708:	b953      	cbnz	r3, 8011720 <_scanf_chars+0x58>
 801170a:	2f00      	cmp	r7, #0
 801170c:	d031      	beq.n	8011772 <_scanf_chars+0xaa>
 801170e:	e022      	b.n	8011756 <_scanf_chars+0x8e>
 8011710:	2802      	cmp	r0, #2
 8011712:	d120      	bne.n	8011756 <_scanf_chars+0x8e>
 8011714:	682b      	ldr	r3, [r5, #0]
 8011716:	781b      	ldrb	r3, [r3, #0]
 8011718:	f819 3003 	ldrb.w	r3, [r9, r3]
 801171c:	071b      	lsls	r3, r3, #28
 801171e:	d41a      	bmi.n	8011756 <_scanf_chars+0x8e>
 8011720:	6823      	ldr	r3, [r4, #0]
 8011722:	06da      	lsls	r2, r3, #27
 8011724:	bf5e      	ittt	pl
 8011726:	682b      	ldrpl	r3, [r5, #0]
 8011728:	781b      	ldrbpl	r3, [r3, #0]
 801172a:	f806 3b01 	strbpl.w	r3, [r6], #1
 801172e:	682a      	ldr	r2, [r5, #0]
 8011730:	686b      	ldr	r3, [r5, #4]
 8011732:	3201      	adds	r2, #1
 8011734:	602a      	str	r2, [r5, #0]
 8011736:	68a2      	ldr	r2, [r4, #8]
 8011738:	3b01      	subs	r3, #1
 801173a:	3a01      	subs	r2, #1
 801173c:	606b      	str	r3, [r5, #4]
 801173e:	3701      	adds	r7, #1
 8011740:	60a2      	str	r2, [r4, #8]
 8011742:	b142      	cbz	r2, 8011756 <_scanf_chars+0x8e>
 8011744:	2b00      	cmp	r3, #0
 8011746:	dcd7      	bgt.n	80116f8 <_scanf_chars+0x30>
 8011748:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801174c:	4629      	mov	r1, r5
 801174e:	4640      	mov	r0, r8
 8011750:	4798      	blx	r3
 8011752:	2800      	cmp	r0, #0
 8011754:	d0d0      	beq.n	80116f8 <_scanf_chars+0x30>
 8011756:	6823      	ldr	r3, [r4, #0]
 8011758:	f013 0310 	ands.w	r3, r3, #16
 801175c:	d105      	bne.n	801176a <_scanf_chars+0xa2>
 801175e:	68e2      	ldr	r2, [r4, #12]
 8011760:	3201      	adds	r2, #1
 8011762:	60e2      	str	r2, [r4, #12]
 8011764:	69a2      	ldr	r2, [r4, #24]
 8011766:	b102      	cbz	r2, 801176a <_scanf_chars+0xa2>
 8011768:	7033      	strb	r3, [r6, #0]
 801176a:	6923      	ldr	r3, [r4, #16]
 801176c:	443b      	add	r3, r7
 801176e:	6123      	str	r3, [r4, #16]
 8011770:	2000      	movs	r0, #0
 8011772:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011776:	bf00      	nop
 8011778:	08014da1 	.word	0x08014da1

0801177c <_scanf_i>:
 801177c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011780:	4698      	mov	r8, r3
 8011782:	4b74      	ldr	r3, [pc, #464]	@ (8011954 <_scanf_i+0x1d8>)
 8011784:	460c      	mov	r4, r1
 8011786:	4682      	mov	sl, r0
 8011788:	4616      	mov	r6, r2
 801178a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801178e:	b087      	sub	sp, #28
 8011790:	ab03      	add	r3, sp, #12
 8011792:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8011796:	4b70      	ldr	r3, [pc, #448]	@ (8011958 <_scanf_i+0x1dc>)
 8011798:	69a1      	ldr	r1, [r4, #24]
 801179a:	4a70      	ldr	r2, [pc, #448]	@ (801195c <_scanf_i+0x1e0>)
 801179c:	2903      	cmp	r1, #3
 801179e:	bf08      	it	eq
 80117a0:	461a      	moveq	r2, r3
 80117a2:	68a3      	ldr	r3, [r4, #8]
 80117a4:	9201      	str	r2, [sp, #4]
 80117a6:	1e5a      	subs	r2, r3, #1
 80117a8:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80117ac:	bf88      	it	hi
 80117ae:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80117b2:	4627      	mov	r7, r4
 80117b4:	bf82      	ittt	hi
 80117b6:	eb03 0905 	addhi.w	r9, r3, r5
 80117ba:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80117be:	60a3      	strhi	r3, [r4, #8]
 80117c0:	f857 3b1c 	ldr.w	r3, [r7], #28
 80117c4:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 80117c8:	bf98      	it	ls
 80117ca:	f04f 0900 	movls.w	r9, #0
 80117ce:	6023      	str	r3, [r4, #0]
 80117d0:	463d      	mov	r5, r7
 80117d2:	f04f 0b00 	mov.w	fp, #0
 80117d6:	6831      	ldr	r1, [r6, #0]
 80117d8:	ab03      	add	r3, sp, #12
 80117da:	7809      	ldrb	r1, [r1, #0]
 80117dc:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80117e0:	2202      	movs	r2, #2
 80117e2:	f7ee fd15 	bl	8000210 <memchr>
 80117e6:	b328      	cbz	r0, 8011834 <_scanf_i+0xb8>
 80117e8:	f1bb 0f01 	cmp.w	fp, #1
 80117ec:	d159      	bne.n	80118a2 <_scanf_i+0x126>
 80117ee:	6862      	ldr	r2, [r4, #4]
 80117f0:	b92a      	cbnz	r2, 80117fe <_scanf_i+0x82>
 80117f2:	6822      	ldr	r2, [r4, #0]
 80117f4:	2108      	movs	r1, #8
 80117f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80117fa:	6061      	str	r1, [r4, #4]
 80117fc:	6022      	str	r2, [r4, #0]
 80117fe:	6822      	ldr	r2, [r4, #0]
 8011800:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8011804:	6022      	str	r2, [r4, #0]
 8011806:	68a2      	ldr	r2, [r4, #8]
 8011808:	1e51      	subs	r1, r2, #1
 801180a:	60a1      	str	r1, [r4, #8]
 801180c:	b192      	cbz	r2, 8011834 <_scanf_i+0xb8>
 801180e:	6832      	ldr	r2, [r6, #0]
 8011810:	1c51      	adds	r1, r2, #1
 8011812:	6031      	str	r1, [r6, #0]
 8011814:	7812      	ldrb	r2, [r2, #0]
 8011816:	f805 2b01 	strb.w	r2, [r5], #1
 801181a:	6872      	ldr	r2, [r6, #4]
 801181c:	3a01      	subs	r2, #1
 801181e:	2a00      	cmp	r2, #0
 8011820:	6072      	str	r2, [r6, #4]
 8011822:	dc07      	bgt.n	8011834 <_scanf_i+0xb8>
 8011824:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8011828:	4631      	mov	r1, r6
 801182a:	4650      	mov	r0, sl
 801182c:	4790      	blx	r2
 801182e:	2800      	cmp	r0, #0
 8011830:	f040 8085 	bne.w	801193e <_scanf_i+0x1c2>
 8011834:	f10b 0b01 	add.w	fp, fp, #1
 8011838:	f1bb 0f03 	cmp.w	fp, #3
 801183c:	d1cb      	bne.n	80117d6 <_scanf_i+0x5a>
 801183e:	6863      	ldr	r3, [r4, #4]
 8011840:	b90b      	cbnz	r3, 8011846 <_scanf_i+0xca>
 8011842:	230a      	movs	r3, #10
 8011844:	6063      	str	r3, [r4, #4]
 8011846:	6863      	ldr	r3, [r4, #4]
 8011848:	4945      	ldr	r1, [pc, #276]	@ (8011960 <_scanf_i+0x1e4>)
 801184a:	6960      	ldr	r0, [r4, #20]
 801184c:	1ac9      	subs	r1, r1, r3
 801184e:	f000 f889 	bl	8011964 <__sccl>
 8011852:	f04f 0b00 	mov.w	fp, #0
 8011856:	68a3      	ldr	r3, [r4, #8]
 8011858:	6822      	ldr	r2, [r4, #0]
 801185a:	2b00      	cmp	r3, #0
 801185c:	d03d      	beq.n	80118da <_scanf_i+0x15e>
 801185e:	6831      	ldr	r1, [r6, #0]
 8011860:	6960      	ldr	r0, [r4, #20]
 8011862:	f891 c000 	ldrb.w	ip, [r1]
 8011866:	f810 000c 	ldrb.w	r0, [r0, ip]
 801186a:	2800      	cmp	r0, #0
 801186c:	d035      	beq.n	80118da <_scanf_i+0x15e>
 801186e:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8011872:	d124      	bne.n	80118be <_scanf_i+0x142>
 8011874:	0510      	lsls	r0, r2, #20
 8011876:	d522      	bpl.n	80118be <_scanf_i+0x142>
 8011878:	f10b 0b01 	add.w	fp, fp, #1
 801187c:	f1b9 0f00 	cmp.w	r9, #0
 8011880:	d003      	beq.n	801188a <_scanf_i+0x10e>
 8011882:	3301      	adds	r3, #1
 8011884:	f109 39ff 	add.w	r9, r9, #4294967295
 8011888:	60a3      	str	r3, [r4, #8]
 801188a:	6873      	ldr	r3, [r6, #4]
 801188c:	3b01      	subs	r3, #1
 801188e:	2b00      	cmp	r3, #0
 8011890:	6073      	str	r3, [r6, #4]
 8011892:	dd1b      	ble.n	80118cc <_scanf_i+0x150>
 8011894:	6833      	ldr	r3, [r6, #0]
 8011896:	3301      	adds	r3, #1
 8011898:	6033      	str	r3, [r6, #0]
 801189a:	68a3      	ldr	r3, [r4, #8]
 801189c:	3b01      	subs	r3, #1
 801189e:	60a3      	str	r3, [r4, #8]
 80118a0:	e7d9      	b.n	8011856 <_scanf_i+0xda>
 80118a2:	f1bb 0f02 	cmp.w	fp, #2
 80118a6:	d1ae      	bne.n	8011806 <_scanf_i+0x8a>
 80118a8:	6822      	ldr	r2, [r4, #0]
 80118aa:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 80118ae:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80118b2:	d1c4      	bne.n	801183e <_scanf_i+0xc2>
 80118b4:	2110      	movs	r1, #16
 80118b6:	6061      	str	r1, [r4, #4]
 80118b8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80118bc:	e7a2      	b.n	8011804 <_scanf_i+0x88>
 80118be:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 80118c2:	6022      	str	r2, [r4, #0]
 80118c4:	780b      	ldrb	r3, [r1, #0]
 80118c6:	f805 3b01 	strb.w	r3, [r5], #1
 80118ca:	e7de      	b.n	801188a <_scanf_i+0x10e>
 80118cc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80118d0:	4631      	mov	r1, r6
 80118d2:	4650      	mov	r0, sl
 80118d4:	4798      	blx	r3
 80118d6:	2800      	cmp	r0, #0
 80118d8:	d0df      	beq.n	801189a <_scanf_i+0x11e>
 80118da:	6823      	ldr	r3, [r4, #0]
 80118dc:	05d9      	lsls	r1, r3, #23
 80118de:	d50d      	bpl.n	80118fc <_scanf_i+0x180>
 80118e0:	42bd      	cmp	r5, r7
 80118e2:	d909      	bls.n	80118f8 <_scanf_i+0x17c>
 80118e4:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80118e8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80118ec:	4632      	mov	r2, r6
 80118ee:	4650      	mov	r0, sl
 80118f0:	4798      	blx	r3
 80118f2:	f105 39ff 	add.w	r9, r5, #4294967295
 80118f6:	464d      	mov	r5, r9
 80118f8:	42bd      	cmp	r5, r7
 80118fa:	d028      	beq.n	801194e <_scanf_i+0x1d2>
 80118fc:	6822      	ldr	r2, [r4, #0]
 80118fe:	f012 0210 	ands.w	r2, r2, #16
 8011902:	d113      	bne.n	801192c <_scanf_i+0x1b0>
 8011904:	702a      	strb	r2, [r5, #0]
 8011906:	6863      	ldr	r3, [r4, #4]
 8011908:	9e01      	ldr	r6, [sp, #4]
 801190a:	4639      	mov	r1, r7
 801190c:	4650      	mov	r0, sl
 801190e:	47b0      	blx	r6
 8011910:	f8d8 3000 	ldr.w	r3, [r8]
 8011914:	6821      	ldr	r1, [r4, #0]
 8011916:	1d1a      	adds	r2, r3, #4
 8011918:	f8c8 2000 	str.w	r2, [r8]
 801191c:	f011 0f20 	tst.w	r1, #32
 8011920:	681b      	ldr	r3, [r3, #0]
 8011922:	d00f      	beq.n	8011944 <_scanf_i+0x1c8>
 8011924:	6018      	str	r0, [r3, #0]
 8011926:	68e3      	ldr	r3, [r4, #12]
 8011928:	3301      	adds	r3, #1
 801192a:	60e3      	str	r3, [r4, #12]
 801192c:	6923      	ldr	r3, [r4, #16]
 801192e:	1bed      	subs	r5, r5, r7
 8011930:	445d      	add	r5, fp
 8011932:	442b      	add	r3, r5
 8011934:	6123      	str	r3, [r4, #16]
 8011936:	2000      	movs	r0, #0
 8011938:	b007      	add	sp, #28
 801193a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801193e:	f04f 0b00 	mov.w	fp, #0
 8011942:	e7ca      	b.n	80118da <_scanf_i+0x15e>
 8011944:	07ca      	lsls	r2, r1, #31
 8011946:	bf4c      	ite	mi
 8011948:	8018      	strhmi	r0, [r3, #0]
 801194a:	6018      	strpl	r0, [r3, #0]
 801194c:	e7eb      	b.n	8011926 <_scanf_i+0x1aa>
 801194e:	2001      	movs	r0, #1
 8011950:	e7f2      	b.n	8011938 <_scanf_i+0x1bc>
 8011952:	bf00      	nop
 8011954:	08012358 	.word	0x08012358
 8011958:	0801095d 	.word	0x0801095d
 801195c:	08011bd9 	.word	0x08011bd9
 8011960:	08014ee4 	.word	0x08014ee4

08011964 <__sccl>:
 8011964:	b570      	push	{r4, r5, r6, lr}
 8011966:	780b      	ldrb	r3, [r1, #0]
 8011968:	4604      	mov	r4, r0
 801196a:	2b5e      	cmp	r3, #94	@ 0x5e
 801196c:	bf0b      	itete	eq
 801196e:	784b      	ldrbeq	r3, [r1, #1]
 8011970:	1c4a      	addne	r2, r1, #1
 8011972:	1c8a      	addeq	r2, r1, #2
 8011974:	2100      	movne	r1, #0
 8011976:	bf08      	it	eq
 8011978:	2101      	moveq	r1, #1
 801197a:	3801      	subs	r0, #1
 801197c:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8011980:	f800 1f01 	strb.w	r1, [r0, #1]!
 8011984:	42a8      	cmp	r0, r5
 8011986:	d1fb      	bne.n	8011980 <__sccl+0x1c>
 8011988:	b90b      	cbnz	r3, 801198e <__sccl+0x2a>
 801198a:	1e50      	subs	r0, r2, #1
 801198c:	bd70      	pop	{r4, r5, r6, pc}
 801198e:	f081 0101 	eor.w	r1, r1, #1
 8011992:	54e1      	strb	r1, [r4, r3]
 8011994:	4610      	mov	r0, r2
 8011996:	4602      	mov	r2, r0
 8011998:	f812 5b01 	ldrb.w	r5, [r2], #1
 801199c:	2d2d      	cmp	r5, #45	@ 0x2d
 801199e:	d005      	beq.n	80119ac <__sccl+0x48>
 80119a0:	2d5d      	cmp	r5, #93	@ 0x5d
 80119a2:	d016      	beq.n	80119d2 <__sccl+0x6e>
 80119a4:	2d00      	cmp	r5, #0
 80119a6:	d0f1      	beq.n	801198c <__sccl+0x28>
 80119a8:	462b      	mov	r3, r5
 80119aa:	e7f2      	b.n	8011992 <__sccl+0x2e>
 80119ac:	7846      	ldrb	r6, [r0, #1]
 80119ae:	2e5d      	cmp	r6, #93	@ 0x5d
 80119b0:	d0fa      	beq.n	80119a8 <__sccl+0x44>
 80119b2:	42b3      	cmp	r3, r6
 80119b4:	dcf8      	bgt.n	80119a8 <__sccl+0x44>
 80119b6:	3002      	adds	r0, #2
 80119b8:	461a      	mov	r2, r3
 80119ba:	3201      	adds	r2, #1
 80119bc:	4296      	cmp	r6, r2
 80119be:	54a1      	strb	r1, [r4, r2]
 80119c0:	dcfb      	bgt.n	80119ba <__sccl+0x56>
 80119c2:	1af2      	subs	r2, r6, r3
 80119c4:	3a01      	subs	r2, #1
 80119c6:	1c5d      	adds	r5, r3, #1
 80119c8:	42b3      	cmp	r3, r6
 80119ca:	bfa8      	it	ge
 80119cc:	2200      	movge	r2, #0
 80119ce:	18ab      	adds	r3, r5, r2
 80119d0:	e7e1      	b.n	8011996 <__sccl+0x32>
 80119d2:	4610      	mov	r0, r2
 80119d4:	e7da      	b.n	801198c <__sccl+0x28>

080119d6 <__submore>:
 80119d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80119da:	460c      	mov	r4, r1
 80119dc:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80119de:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80119e2:	4299      	cmp	r1, r3
 80119e4:	d11d      	bne.n	8011a22 <__submore+0x4c>
 80119e6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80119ea:	f7ff f92d 	bl	8010c48 <_malloc_r>
 80119ee:	b918      	cbnz	r0, 80119f8 <__submore+0x22>
 80119f0:	f04f 30ff 	mov.w	r0, #4294967295
 80119f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80119f8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80119fc:	63a3      	str	r3, [r4, #56]	@ 0x38
 80119fe:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8011a02:	6360      	str	r0, [r4, #52]	@ 0x34
 8011a04:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8011a08:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8011a0c:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8011a10:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8011a14:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8011a18:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8011a1c:	6020      	str	r0, [r4, #0]
 8011a1e:	2000      	movs	r0, #0
 8011a20:	e7e8      	b.n	80119f4 <__submore+0x1e>
 8011a22:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8011a24:	0077      	lsls	r7, r6, #1
 8011a26:	463a      	mov	r2, r7
 8011a28:	f000 f83a 	bl	8011aa0 <_realloc_r>
 8011a2c:	4605      	mov	r5, r0
 8011a2e:	2800      	cmp	r0, #0
 8011a30:	d0de      	beq.n	80119f0 <__submore+0x1a>
 8011a32:	eb00 0806 	add.w	r8, r0, r6
 8011a36:	4601      	mov	r1, r0
 8011a38:	4632      	mov	r2, r6
 8011a3a:	4640      	mov	r0, r8
 8011a3c:	f7ff f88a 	bl	8010b54 <memcpy>
 8011a40:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8011a44:	f8c4 8000 	str.w	r8, [r4]
 8011a48:	e7e9      	b.n	8011a1e <__submore+0x48>

08011a4a <memmove>:
 8011a4a:	4288      	cmp	r0, r1
 8011a4c:	b510      	push	{r4, lr}
 8011a4e:	eb01 0402 	add.w	r4, r1, r2
 8011a52:	d902      	bls.n	8011a5a <memmove+0x10>
 8011a54:	4284      	cmp	r4, r0
 8011a56:	4623      	mov	r3, r4
 8011a58:	d807      	bhi.n	8011a6a <memmove+0x20>
 8011a5a:	1e43      	subs	r3, r0, #1
 8011a5c:	42a1      	cmp	r1, r4
 8011a5e:	d008      	beq.n	8011a72 <memmove+0x28>
 8011a60:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011a64:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011a68:	e7f8      	b.n	8011a5c <memmove+0x12>
 8011a6a:	4402      	add	r2, r0
 8011a6c:	4601      	mov	r1, r0
 8011a6e:	428a      	cmp	r2, r1
 8011a70:	d100      	bne.n	8011a74 <memmove+0x2a>
 8011a72:	bd10      	pop	{r4, pc}
 8011a74:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011a78:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011a7c:	e7f7      	b.n	8011a6e <memmove+0x24>
	...

08011a80 <_sbrk_r>:
 8011a80:	b538      	push	{r3, r4, r5, lr}
 8011a82:	4d06      	ldr	r5, [pc, #24]	@ (8011a9c <_sbrk_r+0x1c>)
 8011a84:	2300      	movs	r3, #0
 8011a86:	4604      	mov	r4, r0
 8011a88:	4608      	mov	r0, r1
 8011a8a:	602b      	str	r3, [r5, #0]
 8011a8c:	f7f2 f878 	bl	8003b80 <_sbrk>
 8011a90:	1c43      	adds	r3, r0, #1
 8011a92:	d102      	bne.n	8011a9a <_sbrk_r+0x1a>
 8011a94:	682b      	ldr	r3, [r5, #0]
 8011a96:	b103      	cbz	r3, 8011a9a <_sbrk_r+0x1a>
 8011a98:	6023      	str	r3, [r4, #0]
 8011a9a:	bd38      	pop	{r3, r4, r5, pc}
 8011a9c:	20005ef4 	.word	0x20005ef4

08011aa0 <_realloc_r>:
 8011aa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011aa4:	4607      	mov	r7, r0
 8011aa6:	4614      	mov	r4, r2
 8011aa8:	460d      	mov	r5, r1
 8011aaa:	b921      	cbnz	r1, 8011ab6 <_realloc_r+0x16>
 8011aac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011ab0:	4611      	mov	r1, r2
 8011ab2:	f7ff b8c9 	b.w	8010c48 <_malloc_r>
 8011ab6:	b92a      	cbnz	r2, 8011ac4 <_realloc_r+0x24>
 8011ab8:	f7ff f85a 	bl	8010b70 <_free_r>
 8011abc:	4625      	mov	r5, r4
 8011abe:	4628      	mov	r0, r5
 8011ac0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011ac4:	f000 f88a 	bl	8011bdc <_malloc_usable_size_r>
 8011ac8:	4284      	cmp	r4, r0
 8011aca:	4606      	mov	r6, r0
 8011acc:	d802      	bhi.n	8011ad4 <_realloc_r+0x34>
 8011ace:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011ad2:	d8f4      	bhi.n	8011abe <_realloc_r+0x1e>
 8011ad4:	4621      	mov	r1, r4
 8011ad6:	4638      	mov	r0, r7
 8011ad8:	f7ff f8b6 	bl	8010c48 <_malloc_r>
 8011adc:	4680      	mov	r8, r0
 8011ade:	b908      	cbnz	r0, 8011ae4 <_realloc_r+0x44>
 8011ae0:	4645      	mov	r5, r8
 8011ae2:	e7ec      	b.n	8011abe <_realloc_r+0x1e>
 8011ae4:	42b4      	cmp	r4, r6
 8011ae6:	4622      	mov	r2, r4
 8011ae8:	4629      	mov	r1, r5
 8011aea:	bf28      	it	cs
 8011aec:	4632      	movcs	r2, r6
 8011aee:	f7ff f831 	bl	8010b54 <memcpy>
 8011af2:	4629      	mov	r1, r5
 8011af4:	4638      	mov	r0, r7
 8011af6:	f7ff f83b 	bl	8010b70 <_free_r>
 8011afa:	e7f1      	b.n	8011ae0 <_realloc_r+0x40>

08011afc <_strtoul_l.isra.0>:
 8011afc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011b00:	4e34      	ldr	r6, [pc, #208]	@ (8011bd4 <_strtoul_l.isra.0+0xd8>)
 8011b02:	4686      	mov	lr, r0
 8011b04:	460d      	mov	r5, r1
 8011b06:	4628      	mov	r0, r5
 8011b08:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011b0c:	5d37      	ldrb	r7, [r6, r4]
 8011b0e:	f017 0708 	ands.w	r7, r7, #8
 8011b12:	d1f8      	bne.n	8011b06 <_strtoul_l.isra.0+0xa>
 8011b14:	2c2d      	cmp	r4, #45	@ 0x2d
 8011b16:	d110      	bne.n	8011b3a <_strtoul_l.isra.0+0x3e>
 8011b18:	782c      	ldrb	r4, [r5, #0]
 8011b1a:	2701      	movs	r7, #1
 8011b1c:	1c85      	adds	r5, r0, #2
 8011b1e:	f033 0010 	bics.w	r0, r3, #16
 8011b22:	d115      	bne.n	8011b50 <_strtoul_l.isra.0+0x54>
 8011b24:	2c30      	cmp	r4, #48	@ 0x30
 8011b26:	d10d      	bne.n	8011b44 <_strtoul_l.isra.0+0x48>
 8011b28:	7828      	ldrb	r0, [r5, #0]
 8011b2a:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8011b2e:	2858      	cmp	r0, #88	@ 0x58
 8011b30:	d108      	bne.n	8011b44 <_strtoul_l.isra.0+0x48>
 8011b32:	786c      	ldrb	r4, [r5, #1]
 8011b34:	3502      	adds	r5, #2
 8011b36:	2310      	movs	r3, #16
 8011b38:	e00a      	b.n	8011b50 <_strtoul_l.isra.0+0x54>
 8011b3a:	2c2b      	cmp	r4, #43	@ 0x2b
 8011b3c:	bf04      	itt	eq
 8011b3e:	782c      	ldrbeq	r4, [r5, #0]
 8011b40:	1c85      	addeq	r5, r0, #2
 8011b42:	e7ec      	b.n	8011b1e <_strtoul_l.isra.0+0x22>
 8011b44:	2b00      	cmp	r3, #0
 8011b46:	d1f6      	bne.n	8011b36 <_strtoul_l.isra.0+0x3a>
 8011b48:	2c30      	cmp	r4, #48	@ 0x30
 8011b4a:	bf14      	ite	ne
 8011b4c:	230a      	movne	r3, #10
 8011b4e:	2308      	moveq	r3, #8
 8011b50:	f04f 38ff 	mov.w	r8, #4294967295
 8011b54:	2600      	movs	r6, #0
 8011b56:	fbb8 f8f3 	udiv	r8, r8, r3
 8011b5a:	fb03 f908 	mul.w	r9, r3, r8
 8011b5e:	ea6f 0909 	mvn.w	r9, r9
 8011b62:	4630      	mov	r0, r6
 8011b64:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8011b68:	f1bc 0f09 	cmp.w	ip, #9
 8011b6c:	d810      	bhi.n	8011b90 <_strtoul_l.isra.0+0x94>
 8011b6e:	4664      	mov	r4, ip
 8011b70:	42a3      	cmp	r3, r4
 8011b72:	dd1e      	ble.n	8011bb2 <_strtoul_l.isra.0+0xb6>
 8011b74:	f1b6 3fff 	cmp.w	r6, #4294967295
 8011b78:	d007      	beq.n	8011b8a <_strtoul_l.isra.0+0x8e>
 8011b7a:	4580      	cmp	r8, r0
 8011b7c:	d316      	bcc.n	8011bac <_strtoul_l.isra.0+0xb0>
 8011b7e:	d101      	bne.n	8011b84 <_strtoul_l.isra.0+0x88>
 8011b80:	45a1      	cmp	r9, r4
 8011b82:	db13      	blt.n	8011bac <_strtoul_l.isra.0+0xb0>
 8011b84:	fb00 4003 	mla	r0, r0, r3, r4
 8011b88:	2601      	movs	r6, #1
 8011b8a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011b8e:	e7e9      	b.n	8011b64 <_strtoul_l.isra.0+0x68>
 8011b90:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8011b94:	f1bc 0f19 	cmp.w	ip, #25
 8011b98:	d801      	bhi.n	8011b9e <_strtoul_l.isra.0+0xa2>
 8011b9a:	3c37      	subs	r4, #55	@ 0x37
 8011b9c:	e7e8      	b.n	8011b70 <_strtoul_l.isra.0+0x74>
 8011b9e:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8011ba2:	f1bc 0f19 	cmp.w	ip, #25
 8011ba6:	d804      	bhi.n	8011bb2 <_strtoul_l.isra.0+0xb6>
 8011ba8:	3c57      	subs	r4, #87	@ 0x57
 8011baa:	e7e1      	b.n	8011b70 <_strtoul_l.isra.0+0x74>
 8011bac:	f04f 36ff 	mov.w	r6, #4294967295
 8011bb0:	e7eb      	b.n	8011b8a <_strtoul_l.isra.0+0x8e>
 8011bb2:	1c73      	adds	r3, r6, #1
 8011bb4:	d106      	bne.n	8011bc4 <_strtoul_l.isra.0+0xc8>
 8011bb6:	2322      	movs	r3, #34	@ 0x22
 8011bb8:	f8ce 3000 	str.w	r3, [lr]
 8011bbc:	4630      	mov	r0, r6
 8011bbe:	b932      	cbnz	r2, 8011bce <_strtoul_l.isra.0+0xd2>
 8011bc0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011bc4:	b107      	cbz	r7, 8011bc8 <_strtoul_l.isra.0+0xcc>
 8011bc6:	4240      	negs	r0, r0
 8011bc8:	2a00      	cmp	r2, #0
 8011bca:	d0f9      	beq.n	8011bc0 <_strtoul_l.isra.0+0xc4>
 8011bcc:	b106      	cbz	r6, 8011bd0 <_strtoul_l.isra.0+0xd4>
 8011bce:	1e69      	subs	r1, r5, #1
 8011bd0:	6011      	str	r1, [r2, #0]
 8011bd2:	e7f5      	b.n	8011bc0 <_strtoul_l.isra.0+0xc4>
 8011bd4:	08014da1 	.word	0x08014da1

08011bd8 <_strtoul_r>:
 8011bd8:	f7ff bf90 	b.w	8011afc <_strtoul_l.isra.0>

08011bdc <_malloc_usable_size_r>:
 8011bdc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011be0:	1f18      	subs	r0, r3, #4
 8011be2:	2b00      	cmp	r3, #0
 8011be4:	bfbc      	itt	lt
 8011be6:	580b      	ldrlt	r3, [r1, r0]
 8011be8:	18c0      	addlt	r0, r0, r3
 8011bea:	4770      	bx	lr

08011bec <_init>:
 8011bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011bee:	bf00      	nop
 8011bf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011bf2:	bc08      	pop	{r3}
 8011bf4:	469e      	mov	lr, r3
 8011bf6:	4770      	bx	lr

08011bf8 <_fini>:
 8011bf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011bfa:	bf00      	nop
 8011bfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011bfe:	bc08      	pop	{r3}
 8011c00:	469e      	mov	lr, r3
 8011c02:	4770      	bx	lr
