==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name kernel kernel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.563 MB.
INFO: [HLS 200-10] Analyzing design file '../hls_test/src/kernel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.91 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.9 seconds; current allocated memory: 192.774 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.43 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.57 seconds; current allocated memory: 193.615 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 193.616 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 196.339 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'kernel' (../hls_test/src/kernel.cpp:26) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 198.582 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 221.475 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 214.531 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 214.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 214.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/flame' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'flame' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'kernel/m_axi_gmem_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name kernel kernel 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 40 -bundle array0 kernel array 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_ctrl_chain kernel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.627 MB.
INFO: [HLS 200-10] Analyzing design file '../hls_test/src/kernel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.69 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.64 seconds; current allocated memory: 192.762 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 64 has been inferred on port 'array0' (../hls_test/src/kernel.cpp:17:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.25 seconds. CPU system time: 0.15 seconds. Elapsed time: 2.4 seconds; current allocated memory: 194.489 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.490 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 196.377 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 196.497 MB.
INFO: [XFORM 203-510] Pipelining loop 'goukei_loop' (../hls_test/src/kernel.cpp:17) in function 'kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../hls_test/src/kernel.cpp:21) in function 'kernel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 217.822 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 210.823 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
WARNING: [SYN 201-107] Renaming port name 'kernel/array' to 'kernel/array_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'goukei_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'goukei_loop'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response on port 'array0' (../hls_test/src/kernel.cpp:22) and bus request on port 'array0' (../hls_test/src/kernel.cpp:22).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response on port 'array0' (../hls_test/src/kernel.cpp:22) and bus request on port 'array0' (../hls_test/src/kernel.cpp:22).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response on port 'array0' (../hls_test/src/kernel.cpp:22) and bus request on port 'array0' (../hls_test/src/kernel.cpp:22).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response on port 'array0' (../hls_test/src/kernel.cpp:22) and bus request on port 'array0' (../hls_test/src/kernel.cpp:22).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response on port 'array0' (../hls_test/src/kernel.cpp:22) and bus request on port 'array0' (../hls_test/src/kernel.cpp:22).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 137, distance = 1, offset = 1) between bus response on port 'array0' (../hls_test/src/kernel.cpp:22) and bus request on port 'array0' (../hls_test/src/kernel.cpp:22).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 139, distance = 1, offset = 1) between bus response on port 'array0' (../hls_test/src/kernel.cpp:22) and bus request on port 'array0' (../hls_test/src/kernel.cpp:22).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1) between bus response on port 'array0' (../hls_test/src/kernel.cpp:22) and bus request on port 'array0' (../hls_test/src/kernel.cpp:22).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 141, Depth = 142, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 211.626 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 212.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/array0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/array_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'array_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 215.861 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name kernel kernel 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 40 -bundle array0 kernel array 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_ctrl_chain kernel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.627 MB.
INFO: [HLS 200-10] Analyzing design file '../hls_test/src/kernel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.57 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.49 seconds; current allocated memory: 191.932 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 64 has been inferred on port 'array0' (../hls_test/src/kernel.cpp:17:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.26 seconds. CPU system time: 0.15 seconds. Elapsed time: 2.43 seconds; current allocated memory: 194.436 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.437 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 196.342 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 196.461 MB.
INFO: [XFORM 203-510] Pipelining loop 'goukei_loop' (../hls_test/src/kernel.cpp:17) in function 'kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'hairetu_loop' (../hls_test/src/kernel.cpp:21) in function 'kernel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 217.810 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 210.794 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
WARNING: [SYN 201-107] Renaming port name 'kernel/array' to 'kernel/array_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'goukei_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'goukei_loop'
INFO: [SCHED 204-61] Pipelining loop 'hairetu_loop'.
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'hairetu_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response on port 'array0' (../hls_test/src/kernel.cpp:22) and bus request on port 'array0' (../hls_test/src/kernel.cpp:22).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'hairetu_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response on port 'array0' (../hls_test/src/kernel.cpp:22) and bus request on port 'array0' (../hls_test/src/kernel.cpp:22).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'hairetu_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response on port 'array0' (../hls_test/src/kernel.cpp:22) and bus request on port 'array0' (../hls_test/src/kernel.cpp:22).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'hairetu_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response on port 'array0' (../hls_test/src/kernel.cpp:22) and bus request on port 'array0' (../hls_test/src/kernel.cpp:22).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'hairetu_loop'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response on port 'array0' (../hls_test/src/kernel.cpp:22) and bus request on port 'array0' (../hls_test/src/kernel.cpp:22).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'hairetu_loop'): Unable to enforce a carried dependence constraint (II = 137, distance = 1, offset = 1) between bus response on port 'array0' (../hls_test/src/kernel.cpp:22) and bus request on port 'array0' (../hls_test/src/kernel.cpp:22).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'hairetu_loop'): Unable to enforce a carried dependence constraint (II = 139, distance = 1, offset = 1) between bus response on port 'array0' (../hls_test/src/kernel.cpp:22) and bus request on port 'array0' (../hls_test/src/kernel.cpp:22).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'hairetu_loop'): Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1) between bus response on port 'array0' (../hls_test/src/kernel.cpp:22) and bus request on port 'array0' (../hls_test/src/kernel.cpp:22).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 141, Depth = 142, loop 'hairetu_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 211.580 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 212.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/array0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/array_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'array_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 215.831 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name kernel kernel 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 40 -bundle array0 kernel array 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_ctrl_chain kernel 
INFO: [HLS 200-1510] Running: set_directive_unroll kernel/hairetu_loop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 191.628 MB.
INFO: [HLS 200-10] Analyzing design file '../hls_test/src/kernel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.57 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.46 seconds; current allocated memory: 191.919 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 64 has been inferred on port 'gmem' (../hls_test/src/kernel.cpp:19:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.28 seconds. CPU system time: 0.15 seconds. Elapsed time: 2.44 seconds; current allocated memory: 194.438 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.440 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 196.375 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 196.496 MB.
INFO: [XFORM 203-510] Pipelining loop 'goukei_loop' (../hls_test/src/kernel.cpp:19) in function 'kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'henkan_loop' (../hls_test/src/kernel.cpp:23) in function 'kernel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 217.920 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 211.129 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'goukei_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'goukei_loop'
INFO: [SCHED 204-61] Pipelining loop 'henkan_loop'.
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 137, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 139, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 141, Depth = 142, loop 'henkan_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 212.202 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 213.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/array_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/array_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'return', 'array_1' and 'array_2' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 217.558 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name kernel kernel 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 40 -bundle array0 kernel array 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_ctrl_chain kernel 
INFO: [HLS 200-1510] Running: set_directive_unroll kernel/hairetu_loop 
INFO: [HLS 200-1510] Running: set_directive_unroll kernel/henkan_loop 
INFO: [HLS 200-1510] Running: set_directive_loop_merge kernel/check_loop 
INFO: [HLS 200-1510] Running: set_directive_loop_merge kernel/henkan_loop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.640 MB.
INFO: [HLS 200-10] Analyzing design file '../hls_test/src/kernel.cpp' ... 
WARNING: [HLS 207-5335] Only for/while loops support the 'Unroll ': ../hls_test/src/kernel.cpp:24:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.57 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.48 seconds; current allocated memory: 192.445 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 64 has been inferred on port 'gmem' (../hls_test/src/kernel.cpp:19:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.3 seconds. CPU system time: 0.14 seconds. Elapsed time: 2.44 seconds; current allocated memory: 194.662 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.663 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 196.672 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 196.725 MB.
INFO: [XFORM 203-510] Pipelining loop 'goukei_loop' (../hls_test/src/kernel.cpp:19) in function 'kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'henkan_loop' (../hls_test/src/kernel.cpp:23) in function 'kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'check_loop' (../hls_test/src/kernel.cpp:27) in function 'kernel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 218.143 MB.
WARNING: [HLS 200-946] Cannot merge loops in region 'kernel': data dependence(s) between loops prevent merging.
WARNING: [HLS 200-946] Cannot merge loops in region 'kernel': data dependence(s) between loops prevent merging.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 211.344 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'goukei_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'goukei_loop'
INFO: [SCHED 204-61] Pipelining loop 'henkan_loop'.
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 137, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 139, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 141, Depth = 142, loop 'henkan_loop'
INFO: [SCHED 204-61] Pipelining loop 'check_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'check_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 212.425 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 214.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name kernel kernel 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 40 -bundle array0 kernel array 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_ctrl_chain kernel 
INFO: [HLS 200-1510] Running: set_directive_unroll kernel/hairetu_loop 
INFO: [HLS 200-1510] Running: set_directive_unroll kernel/henkan_loop 
INFO: [HLS 200-1510] Running: set_directive_loop_merge kernel/henkan_loop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.639 MB.
INFO: [HLS 200-10] Analyzing design file '../hls_test/src/kernel.cpp' ... 
WARNING: [HLS 207-5335] Only for/while loops support the 'Unroll ': ../hls_test/src/kernel.cpp:24:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.45 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.48 seconds; current allocated memory: 192.458 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 64 has been inferred on port 'gmem' (../hls_test/src/kernel.cpp:19:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.25 seconds. CPU system time: 0.16 seconds. Elapsed time: 2.42 seconds; current allocated memory: 194.645 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.646 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 196.568 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 196.677 MB.
INFO: [XFORM 203-510] Pipelining loop 'goukei_loop' (../hls_test/src/kernel.cpp:19) in function 'kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'henkan_loop' (../hls_test/src/kernel.cpp:23) in function 'kernel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 218.077 MB.
WARNING: [HLS 200-946] Cannot merge loops in region 'kernel': data dependence(s) between loops prevent merging.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 211.260 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'goukei_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'goukei_loop'
INFO: [SCHED 204-61] Pipelining loop 'henkan_loop'.
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 137, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 139, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 141, Depth = 142, loop 'henkan_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 212.321 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 213.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/array_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/array_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel' to 's_axilite & ap_ctrl_chain'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name kernel kernel 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_ctrl_chain kernel 
INFO: [HLS 200-1510] Running: set_directive_unroll kernel/hairetu_loop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.596 MB.
INFO: [HLS 200-10] Analyzing design file '../hls_test/src/kernel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.53 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.48 seconds; current allocated memory: 191.915 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 64 has been inferred on port 'gmem' (../hls_test/src/kernel.cpp:19:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.34 seconds. CPU system time: 0.14 seconds. Elapsed time: 2.48 seconds; current allocated memory: 194.434 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.436 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 196.366 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 196.484 MB.
INFO: [XFORM 203-510] Pipelining loop 'goukei_loop' (../hls_test/src/kernel.cpp:16) in function 'kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'henkan_loop' (../hls_test/src/kernel.cpp:23) in function 'kernel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 217.859 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 211.012 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'goukei_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'goukei_loop'
INFO: [SCHED 204-61] Pipelining loop 'henkan_loop'.
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 137, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 139, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 141, Depth = 142, loop 'henkan_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 212.007 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 213.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/array_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/array_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'return', 'array_1' and 'array_2' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 217.189 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.25 seconds; current allocated memory: 227.623 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name kernel kernel 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_ctrl_chain kernel 
INFO: [HLS 200-1510] Running: set_directive_unroll kernel/hairetu_loop 
INFO: [HLS 200-1510] Running: set_directive_latency -max 4 -min 2 kernel/henkan_loop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.628 MB.
INFO: [HLS 200-10] Analyzing design file '../hls_test/src/kernel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.59 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.46 seconds; current allocated memory: 191.933 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 64 has been inferred on port 'gmem' (../hls_test/src/kernel.cpp:19:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.26 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.43 seconds; current allocated memory: 194.437 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.439 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 196.371 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 196.476 MB.
INFO: [XFORM 203-510] Pipelining loop 'goukei_loop' (../hls_test/src/kernel.cpp:16) in function 'kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'henkan_loop' (../hls_test/src/kernel.cpp:23) in function 'kernel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 217.880 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 211.079 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'goukei_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'goukei_loop'
INFO: [SCHED 204-61] Pipelining loop 'henkan_loop'.
WARNING: [HLS 200-892] User specified latency constraint cannot be honored in region '0' (../hls_test/src/kernel.cpp:34). Please consider relaxing the latency upper bound of 4.
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 137, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 139, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'kernel' (loop 'henkan_loop'): Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1) between bus response on port 'gmem' (../hls_test/src/kernel.cpp:24) and bus request on port 'gmem' (../hls_test/src/kernel.cpp:24).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 141, Depth = 142, loop 'henkan_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 212.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 213.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/array_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/array_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'return', 'array_1' and 'array_2' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
