$date
	Sun Oct 23 07:44:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#793929
b10101 !
1"
#793930
b10101 &
b10101 %
1$
#793931
0"
#793934
b1000000 &
b1000000 %
#793938
b100000 &
b100000 %
#793942
b10000 &
b10000 %
#793946
b1000 &
b1000 %
#793950
b100 &
b100 %
#793954
b10 &
b10 %
#793958
b1 &
1#
b1 %
#793962
b0 &
b0 %
0#
0$
#1857480
b1000 !
1"
#1857482
b1000 &
b1000 %
1$
#1857483
0"
#1857486
b100 &
b100 %
#1857490
b10 &
b10 %
#1857494
b1 &
1#
b1 %
#1857498
b0 &
b0 %
0#
0$
#2847381
b1101 !
1"
#2847382
b1101 &
b1101 %
1$
#2847383
0"
#2847386
b101000 &
b101000 %
#2847390
b10100 &
b10100 %
#2847394
b1010 &
b1010 %
#2847398
b101 &
b101 %
#2847402
b10000 &
b10000 %
#2847406
b1000 &
b1000 %
#2847410
b100 &
b100 %
#2847414
b10 &
b10 %
#2847418
b1 &
b1 %
1#
#2847422
b0 &
0#
b0 %
0$
#4500012
