TimeQuest Timing Analyzer report for DE2_D5M
Sun May 05 00:51:19 2013
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'unew|altpll_component|pll|clk[2]'
 13. Slow Model Setup: 'unew|altpll_component|pll|clk[0]'
 14. Slow Model Setup: 'unew|altpll_component|pll|clk[1]'
 15. Slow Model Hold: 'unew|altpll_component|pll|clk[0]'
 16. Slow Model Hold: 'unew|altpll_component|pll|clk[1]'
 17. Slow Model Hold: 'unew|altpll_component|pll|clk[2]'
 18. Slow Model Recovery: 'unew|altpll_component|pll|clk[2]'
 19. Slow Model Recovery: 'unew|altpll_component|pll|clk[1]'
 20. Slow Model Removal: 'unew|altpll_component|pll|clk[1]'
 21. Slow Model Removal: 'unew|altpll_component|pll|clk[2]'
 22. Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[2]'
 23. Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[0]'
 24. Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[1]'
 25. Slow Model Minimum Pulse Width: 'CLOCK_50'
 26. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Propagation Delay
 32. Minimum Propagation Delay
 33. Output Enable Times
 34. Minimum Output Enable Times
 35. Output Disable Times
 36. Minimum Output Disable Times
 37. Fast Model Setup Summary
 38. Fast Model Hold Summary
 39. Fast Model Recovery Summary
 40. Fast Model Removal Summary
 41. Fast Model Minimum Pulse Width Summary
 42. Fast Model Setup: 'unew|altpll_component|pll|clk[0]'
 43. Fast Model Setup: 'unew|altpll_component|pll|clk[2]'
 44. Fast Model Setup: 'unew|altpll_component|pll|clk[1]'
 45. Fast Model Hold: 'unew|altpll_component|pll|clk[0]'
 46. Fast Model Hold: 'unew|altpll_component|pll|clk[1]'
 47. Fast Model Hold: 'unew|altpll_component|pll|clk[2]'
 48. Fast Model Recovery: 'unew|altpll_component|pll|clk[2]'
 49. Fast Model Recovery: 'unew|altpll_component|pll|clk[1]'
 50. Fast Model Removal: 'unew|altpll_component|pll|clk[1]'
 51. Fast Model Removal: 'unew|altpll_component|pll|clk[2]'
 52. Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[2]'
 53. Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[0]'
 54. Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[1]'
 55. Fast Model Minimum Pulse Width: 'CLOCK_50'
 56. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Propagation Delay
 62. Minimum Propagation Delay
 63. Output Enable Times
 64. Minimum Output Enable Times
 65. Output Disable Times
 66. Minimum Output Disable Times
 67. Multicorner Timing Analysis Summary
 68. Setup Times
 69. Hold Times
 70. Clock to Output Times
 71. Minimum Clock to Output Times
 72. Progagation Delay
 73. Minimum Progagation Delay
 74. Setup Transfers
 75. Hold Transfers
 76. Recovery Transfers
 77. Removal Transfers
 78. Report TCCS
 79. Report RSKM
 80. Unconstrained Paths
 81. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition ;
; Revision Name      ; DE2_D5M                                                         ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C35F672C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.19        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  10.7%      ;
;     3-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DE2_D5M.sdc   ; OK     ; Sun May 05 00:51:10 2013 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                   ;
+----------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+
; Clock Name                       ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                             ; Targets                              ;
+----------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+
; altera_reserved_tck              ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                    ; { altera_reserved_tck }              ;
; CLOCK_50                         ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                    ; { CLOCK_50 }                         ;
; unew|altpll_component|pll|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; -3.000 ; 2.000  ; 50.00      ; 1         ; 2           ; -108.0 ;        ;           ;            ; false    ; CLOCK_50 ; unew|altpll_component|pll|inclk[0] ; { unew|altpll_component|pll|clk[0] } ;
; unew|altpll_component|pll|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;        ;        ;           ;            ; false    ; CLOCK_50 ; unew|altpll_component|pll|inclk[0] ; { unew|altpll_component|pll|clk[1] } ;
; unew|altpll_component|pll|clk[2] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK_50 ; unew|altpll_component|pll|inclk[0] ; { unew|altpll_component|pll|clk[2] } ;
+----------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                 ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                       ; Note                                                  ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
; 101.53 MHz ; 101.53 MHz      ; unew|altpll_component|pll|clk[1] ;                                                       ;
; 190.44 MHz ; 190.44 MHz      ; unew|altpll_component|pll|clk[2] ;                                                       ;
; 972.76 MHz ; 500.0 MHz       ; unew|altpll_component|pll|clk[0] ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow Model Setup Summary                                 ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; unew|altpll_component|pll|clk[2] ; 4.211 ; 0.000         ;
; unew|altpll_component|pll|clk[0] ; 4.324 ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 7.069 ; 0.000         ;
+----------------------------------+-------+---------------+


+----------------------------------------------------------+
; Slow Model Hold Summary                                  ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; unew|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 0.391 ; 0.000         ;
; unew|altpll_component|pll|clk[2] ; 0.391 ; 0.000         ;
+----------------------------------+-------+---------------+


+----------------------------------------------------------+
; Slow Model Recovery Summary                              ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; unew|altpll_component|pll|clk[2] ; 2.014 ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 6.131 ; 0.000         ;
+----------------------------------+-------+---------------+


+----------------------------------------------------------+
; Slow Model Removal Summary                               ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; unew|altpll_component|pll|clk[1] ; 1.428 ; 0.000         ;
; unew|altpll_component|pll|clk[2] ; 2.756 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[2] ; 2.620  ; 0.000         ;
; unew|altpll_component|pll|clk[0] ; 4.000  ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 7.873  ; 0.000         ;
; CLOCK_50                         ; 9.000  ; 0.000         ;
; altera_reserved_tck              ; 97.778 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 4.211 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                   ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[8]                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.037     ; 5.788      ;
; 4.211 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                   ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[10]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.037     ; 5.788      ;
; 4.421 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                   ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[16]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.048     ; 5.567      ;
; 4.624 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                   ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[9]                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.047     ; 5.365      ;
; 4.624 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                   ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[11]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.047     ; 5.365      ;
; 4.624 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                   ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[12]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.047     ; 5.365      ;
; 4.624 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                   ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[13]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.047     ; 5.365      ;
; 4.624 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                   ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[14]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.047     ; 5.365      ;
; 4.624 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                   ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[15]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.047     ; 5.365      ;
; 4.624 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                   ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[17]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.047     ; 5.365      ;
; 4.624 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                   ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[18]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.047     ; 5.365      ;
; 4.624 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                   ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[19]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.047     ; 5.365      ;
; 4.624 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                   ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[22]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.047     ; 5.365      ;
; 4.624 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                   ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[20]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.047     ; 5.365      ;
; 4.624 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                   ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[21]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.047     ; 5.365      ;
; 4.749 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[20]                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.011      ; 5.298      ;
; 4.768 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.048     ; 5.220      ;
; 4.824 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[10]                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.011      ; 5.223      ;
; 4.827 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[0]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.029     ; 5.180      ;
; 4.827 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[3]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.029     ; 5.180      ;
; 4.827 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[1]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.029     ; 5.180      ;
; 4.827 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[2]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.029     ; 5.180      ;
; 4.832 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[33]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 5.173      ;
; 4.852 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[32]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.026     ; 5.158      ;
; 4.852 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[34]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.026     ; 5.158      ;
; 4.852 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[27]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.019     ; 5.165      ;
; 4.852 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[28]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.019     ; 5.165      ;
; 4.852 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[15]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.019     ; 5.165      ;
; 4.852 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[10]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.019     ; 5.165      ;
; 4.860 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.000      ; 5.176      ;
; 4.862 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[32]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.027     ; 5.147      ;
; 4.862 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[34]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.027     ; 5.147      ;
; 4.864 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[27]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.019     ; 5.153      ;
; 4.864 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[28]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.019     ; 5.153      ;
; 4.864 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[15]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.019     ; 5.153      ;
; 4.864 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[10]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.019     ; 5.153      ;
; 4.867 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[16]                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.006      ; 5.175      ;
; 4.880 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_rnw                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.001     ; 5.155      ;
; 4.919 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[0]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.019      ; 5.136      ;
; 4.919 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[3]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.019      ; 5.136      ;
; 4.919 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[1]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.019      ; 5.136      ;
; 4.919 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[2]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.019      ; 5.136      ;
; 4.924 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[33]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.017      ; 5.129      ;
; 4.939 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[13]                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.001     ; 5.096      ;
; 4.944 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[32]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.022      ; 5.114      ;
; 4.944 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[34]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.022      ; 5.114      ;
; 4.944 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[27]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.029      ; 5.121      ;
; 4.944 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[28]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.029      ; 5.121      ;
; 4.944 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[15]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.029      ; 5.121      ;
; 4.944 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[10]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.029      ; 5.121      ;
; 4.954 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[32]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.021      ; 5.103      ;
; 4.954 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[34]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.021      ; 5.103      ;
; 4.956 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[27]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.029      ; 5.109      ;
; 4.956 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[28]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.029      ; 5.109      ;
; 4.956 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[15]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.029      ; 5.109      ;
; 4.956 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[10]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.029      ; 5.109      ;
; 4.960 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[9]                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[20]                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.005      ; 5.081      ;
; 4.965 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[8]                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[20]                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.000      ; 5.071      ;
; 4.998 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[21]                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.011      ; 5.049      ;
; 5.001 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[14]                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.011      ; 5.046      ;
; 5.002 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[8]                                                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.011      ; 5.045      ;
; 5.013 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.046     ; 4.977      ;
; 5.028 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[10]                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[20]                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.000      ; 5.008      ;
; 5.035 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[9]                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[10]                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.005      ; 5.006      ;
; 5.040 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[8]                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[10]                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.000      ; 4.996      ;
; 5.049 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[0]                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.041     ; 4.946      ;
; 5.049 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[9]                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.041     ; 4.946      ;
; 5.049 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[7]                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.041     ; 4.946      ;
; 5.050 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[0]                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.039     ; 4.947      ;
; 5.050 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[11]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.039     ; 4.947      ;
; 5.050 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[11]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.039     ; 4.947      ;
; 5.050 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[8]                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.039     ; 4.947      ;
; 5.050 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[8]                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.039     ; 4.947      ;
; 5.050 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[9]                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.039     ; 4.947      ;
; 5.050 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[14]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.039     ; 4.947      ;
; 5.050 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[14]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.039     ; 4.947      ;
; 5.050 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[6]                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.039     ; 4.947      ;
; 5.050 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[6]                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.039     ; 4.947      ;
; 5.050 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[7]                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.039     ; 4.947      ;
; 5.050 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[40]                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[20]                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.012      ; 4.998      ;
; 5.053 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[15]                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.006      ; 4.989      ;
; 5.069 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[2]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.009     ; 4.958      ;
; 5.070 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[39]                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[20]                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.004      ; 4.970      ;
; 5.072 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[1]                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.022     ; 4.942      ;
; 5.072 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[5]                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.022     ; 4.942      ;
; 5.072 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[2]                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.022     ; 4.942      ;
; 5.072 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[3]                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.022     ; 4.942      ;
; 5.072 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[4]                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.022     ; 4.942      ;
; 5.078 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[9]                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[16]                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.000      ; 4.958      ;
; 5.079 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[33]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.033     ; 4.924      ;
; 5.079 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[36]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.033     ; 4.924      ;
; 5.079 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[31]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.033     ; 4.924      ;
; 5.079 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[29]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.033     ; 4.924      ;
; 5.079 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[30]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.033     ; 4.924      ;
; 5.079 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[13]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.033     ; 4.924      ;
; 5.079 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[12]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.033     ; 4.924      ;
; 5.083 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[8]                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[16]                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.005     ; 4.948      ;
; 5.086 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_rnw                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[20]                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.012      ; 4.962      ;
; 5.091 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|stage_6              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.024     ; 4.921      ;
; 5.091 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|stage_6              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.024     ; 4.921      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'unew|altpll_component|pll|clk[0]'                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 4.324 ; SwitchControl                                                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; CLOCK_50                         ; unew|altpll_component|pll|clk[0] ; 7.000        ; -1.581     ; 1.131      ;
; 4.371 ; SwitchControl                                                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; CLOCK_50                         ; unew|altpll_component|pll|clk[0] ; 7.000        ; -1.581     ; 1.084      ;
; 4.497 ; SwitchControl                                                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ; CLOCK_50                         ; unew|altpll_component|pll|clk[0] ; 7.000        ; -1.581     ; 0.958      ;
; 4.498 ; SwitchControl                                                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; CLOCK_50                         ; unew|altpll_component|pll|clk[0] ; 7.000        ; -1.581     ; 0.957      ;
; 4.501 ; SwitchControl                                                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ; CLOCK_50                         ; unew|altpll_component|pll|clk[0] ; 7.000        ; -1.581     ; 0.954      ;
; 4.508 ; SwitchControl                                                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; CLOCK_50                         ; unew|altpll_component|pll|clk[0] ; 7.000        ; -1.581     ; 0.947      ;
; 8.972 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.064      ;
; 8.980 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.056      ;
; 9.236 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.800      ;
; 9.237 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.799      ;
; 9.238 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.798      ;
; 9.239 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.797      ;
; 9.241 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.795      ;
; 9.242 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.794      ;
; 9.379 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.657      ;
; 9.379 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.657      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 7.069 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[28] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.999      ;
; 7.104 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[16] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.964      ;
; 7.105 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.963      ;
; 7.106 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[20] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.962      ;
; 7.316 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[29] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.752      ;
; 7.321 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.747      ;
; 7.324 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[30] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.715      ;
; 7.330 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.738      ;
; 7.341 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[24] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.727      ;
; 7.346 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.693      ;
; 7.346 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.722      ;
; 7.346 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[27] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.693      ;
; 7.520 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.548      ;
; 7.529 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[25] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.539      ;
; 7.555 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.513      ;
; 7.563 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[23] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.476      ;
; 7.563 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[16]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[28] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.499      ;
; 7.565 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.474      ;
; 7.571 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[26] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.468      ;
; 7.573 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[24]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 2.491      ;
; 7.574 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.465      ;
; 7.596 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.443      ;
; 7.619 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[21] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.449      ;
; 7.746 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[8]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[20] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 2.319      ;
; 7.747 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[20]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[28] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.315      ;
; 7.752 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[22] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.287      ;
; 7.755 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[20]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.307      ;
; 7.756 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[18]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[30] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 2.277      ;
; 7.767 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[8]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[16] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 2.298      ;
; 7.773 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.266      ;
; 7.773 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[2]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.029     ; 2.234      ;
; 7.779 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[22]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[30] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.001     ; 2.256      ;
; 7.781 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[31] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.258      ;
; 7.785 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[5]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[17] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 2.251      ;
; 7.798 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[17]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[29] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.264      ;
; 7.804 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[4]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[16] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 2.232      ;
; 7.805 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[21]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.257      ;
; 7.805 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[16]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[24] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.257      ;
; 7.805 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[23]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.001     ; 2.230      ;
; 7.813 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[12]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[20] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 2.252      ;
; 7.817 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[25]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 2.247      ;
; 7.817 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[15]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[27] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.001     ; 2.218      ;
; 7.821 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[17] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.247      ;
; 7.823 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.245      ;
; 7.829 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[24]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 2.235      ;
; 7.839 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.229      ;
; 7.860 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[19] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.179      ;
; 7.866 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.173      ;
; 7.880 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[19]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[27] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 2.153      ;
; 7.885 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[18] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.154      ;
; 7.885 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.154      ;
; 7.885 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[19] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.154      ;
; 7.885 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.154      ;
; 7.885 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.154      ;
; 7.885 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[22] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.154      ;
; 7.885 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.154      ;
; 7.885 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[23] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.154      ;
; 7.885 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[26] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.154      ;
; 7.885 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.154      ;
; 7.885 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[27] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.154      ;
; 7.885 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.154      ;
; 7.885 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[30] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.154      ;
; 7.885 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.154      ;
; 7.885 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.154      ;
; 7.885 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[31] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.154      ;
; 7.952 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[2]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.029     ; 2.055      ;
; 7.953 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[3]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.029     ; 2.054      ;
; 7.958 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[3]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.029     ; 2.049      ;
; 7.988 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[7]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[19] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 2.048      ;
; 7.998 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[9]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[21] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 2.067      ;
; 7.999 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[18]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[26] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 2.034      ;
; 8.011 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[22]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.001     ; 2.024      ;
; 8.018 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[13]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[21] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 2.047      ;
; 8.027 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[11]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[23] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 2.009      ;
; 8.027 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[11]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[19] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 2.009      ;
; 8.030 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[26]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.001     ; 2.005      ;
; 8.035 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[31]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.029     ; 1.972      ;
; 8.036 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[26]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.001     ; 1.999      ;
; 8.038 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[27]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.001     ; 1.997      ;
; 8.052 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[18] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 1.987      ;
; 8.055 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[16] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_rot[16]        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.034     ; 1.947      ;
; 8.057 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[16] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_rot[0]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.034     ; 1.945      ;
; 8.063 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 1.976      ;
; 8.066 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[25]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 1.998      ;
; 8.071 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[14]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[26] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.001     ; 1.964      ;
; 8.071 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 1.968      ;
; 8.076 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[21]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[29] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 1.986      ;
; 8.076 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[27]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.001     ; 1.959      ;
; 8.078 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[6]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_rot[6]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 1.948      ;
; 8.079 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[6]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_rot[22]        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 1.947      ;
; 8.094 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[30] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_rot[30]        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 1.961      ;
; 8.094 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[28]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 1.970      ;
; 8.099 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[30] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_rot[14]        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 1.956      ;
; 8.125 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[16] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 1.943      ;
; 8.125 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 1.943      ;
; 8.125 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 1.943      ;
; 8.125 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[17] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 1.943      ;
; 8.125 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[20] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 1.943      ;
; 8.125 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 1.943      ;
; 8.125 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 1.943      ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'unew|altpll_component|pll|clk[0]'                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.528 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.794      ;
; 0.529 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.795      ;
; 0.531 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.798      ;
; 0.533 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.799      ;
; 0.534 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.800      ;
; 0.790 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.056      ;
; 0.798 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.064      ;
; 5.262 ; SwitchControl                                                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; CLOCK_50                         ; unew|altpll_component|pll|clk[0] ; -3.000       ; -1.581     ; 0.947      ;
; 5.269 ; SwitchControl                                                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ; CLOCK_50                         ; unew|altpll_component|pll|clk[0] ; -3.000       ; -1.581     ; 0.954      ;
; 5.272 ; SwitchControl                                                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; CLOCK_50                         ; unew|altpll_component|pll|clk[0] ; -3.000       ; -1.581     ; 0.957      ;
; 5.273 ; SwitchControl                                                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ; CLOCK_50                         ; unew|altpll_component|pll|clk[0] ; -3.000       ; -1.581     ; 0.958      ;
; 5.399 ; SwitchControl                                                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; CLOCK_50                         ; unew|altpll_component|pll|clk[0] ; -3.000       ; -1.581     ; 1.084      ;
; 5.446 ; SwitchControl                                                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; CLOCK_50                         ; unew|altpll_component|pll|clk[0] ; -3.000       ; -1.581     ; 1.131      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                                                                                                             ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Reset_Delay:u2|Cont[0]                                                                                                                                                                                                                                                                                            ; Reset_Delay:u2|Cont[0]                                                                                                                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rClk[1]                                                                                                                                                                                                                                                                                                           ; rClk[1]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rClk[0]                                                                                                                                                                                                                                                                                                           ; rClk[0]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                                                                                             ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_offset[0]                                                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_offset[0]                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|i_read                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|i_read                                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_active                                                                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_active                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_prevent_refill                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_prevent_refill                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[0]                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[0]                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[1]                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[1]                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_stall                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_stall                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_stall                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_stall                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_stall                                                                                                                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_stall                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_slavearbiterlockenable                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_slavearbiterlockenable                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_slavearbiterlockenable                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_slavearbiterlockenable                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1]                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1]                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_read                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_read                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|last_cycle_cpu_0_instruction_master_granted_slave_sram_16bit_512k_0_avalon_slave_0                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|last_cycle_cpu_0_instruction_master_granted_slave_sram_16bit_512k_0_avalon_slave_0                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_read                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_read                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_niosSystemCamControl_burst_1_downstream_granted_slave_cpu_0_jtag_debug_module                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_niosSystemCamControl_burst_1_downstream_granted_slave_cpu_0_jtag_debug_module                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_dp_offset[2]                                                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_dp_offset[2]                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|latched_oci_tb_hbreak_req                                                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|latched_oci_tb_hbreak_req                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_cnt                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_cnt                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_write_reg                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_write_reg                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|downstream_read                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|downstream_read                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[0]                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[0]                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[1]                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[1]                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[2]                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[2]                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[3]                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[3]                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[4]                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[4]                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[5]                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[5]                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[6]                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[6]                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[7]                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[7]                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_active                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_active                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_active                                                                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_active                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[0]                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[0]                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[1]                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[1]                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[2]                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[2]                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_share_counter[3]                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_share_counter[3]                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|downstream_write_reg                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|downstream_write_reg                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|probepresent                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|probepresent                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_start                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_start                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read                                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_reg_firsttransfer                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_reg_firsttransfer                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_share_counter[0]                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_share_counter[0]                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|registered_read_write_dbs_adjusted_upstream_burstcount[3]                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|registered_read_write_dbs_adjusted_upstream_burstcount[3]                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_write_reg                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_write_reg                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|registered_read_write_dbs_adjusted_upstream_burstcount[3]                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|registered_read_write_dbs_adjusted_upstream_burstcount[3]                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[21]                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[21]                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_rdv_counter[1]                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_rdv_counter[1]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_has_started                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_has_started                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_wr_active                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_wr_active                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_data_first                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_data_first                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|state_busy                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|state_busy                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|atomic_counter                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|atomic_counter                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_st_bypass_delayed_started                                                                                                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_st_bypass_delayed_started                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|atomic_counter                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|atomic_counter                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[22]                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[22]                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[3]                                                                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[3]                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|timeout_occurred                                                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|timeout_occurred                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|state_busy                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|state_busy                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_go                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_go                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|pending_upstream_read_reg                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|pending_upstream_read_reg                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|data_counter[2]                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|data_counter[2]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|pending_upstream_write_reg                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|pending_upstream_write_reg                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|niosSystemCamControl_burst_1_upstream_load_fifo                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|niosSystemCamControl_burst_1_upstream_load_fifo                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|how_many_ones[2] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|how_many_ones[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|how_many_ones[0] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|how_many_ones[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|niosSystemCamControl_burst_2_upstream_load_fifo                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|niosSystemCamControl_burst_2_upstream_load_fifo                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2:the_niosSystemCamControl_burst_2|transactions_remaining[2]                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2:the_niosSystemCamControl_burst_2|transactions_remaining[2]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|niosSystemCamControl_burst_7_upstream_load_fifo                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|niosSystemCamControl_burst_7_upstream_load_fifo                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|niosSystemCamControl_burst_4_upstream_load_fifo                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|niosSystemCamControl_burst_4_upstream_load_fifo                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|niosSystemCamControl_burst_6_upstream_load_fifo                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|niosSystemCamControl_burst_6_upstream_load_fifo                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|registered_read_write_dbs_adjusted_upstream_burstcount[1]                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|registered_read_write_dbs_adjusted_upstream_burstcount[1]                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|registered_read_write_dbs_adjusted_upstream_burstcount[4]                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|registered_read_write_dbs_adjusted_upstream_burstcount[4]                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|pending_upstream_read_reg                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|pending_upstream_read_reg                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                                                            ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Write                                                                                                                                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Write                                                                                                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                                              ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM147                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM147                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|ST[8]                                                                                                                                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|ST[8]                                                                                                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|ST[0]                                                                                                                                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|ST[0]                                                                                                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mWR                                                                                                                                                                                   ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mWR                                                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                                                                            ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                                                                            ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                                                               ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                                                              ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Read                                                                                                                                                                                  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Read                                                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                                                                            ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                                                                             ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                                         ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                                                                         ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                                                              ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|OUT_VALID                                                                                                                                                                             ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|OUT_VALID                                                                                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|timer[0]                                                                                                                                                   ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|timer[0]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                                                                          ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|CMD[0]                                                                                                                                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|CMD[0]                                                                                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|CMD[1]                                                                                                                                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|CMD[1]                                                                                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                                                                              ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                                                                             ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                                                                              ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                                                                          ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                                                                                          ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|rp_shift[3]                                                                                                                                                          ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|rp_shift[3]                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read_done                                                        ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read_done                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.010                                                        ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.010                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.001                                                        ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.001                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_write                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_write                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.100                                                        ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.100                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|fifo_contains_ones_n ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[0]     ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[0]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[2]     ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[2]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[1]     ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[1]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[3]     ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[3]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write_done                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write_done                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.010                                                        ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.010                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.100                                                        ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.100                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read_done                                                        ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read_done                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_cs_n                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_cs_n                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.001                                                        ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.001                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[0]_OTERM81                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[0]_OTERM81                                                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[15]                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[15]                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[14]                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[14]                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[16]                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[16]                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[17]                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[17]                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                                                       ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.014 ; Reset_Delay:u2|oRST_0                                                                                                                                      ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 3.023      ;
; 2.014 ; Reset_Delay:u2|oRST_0                                                                                                                                      ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.004      ; 3.026      ;
; 2.014 ; Reset_Delay:u2|oRST_0                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.036     ; 2.986      ;
; 2.014 ; Reset_Delay:u2|oRST_0                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.016     ; 3.006      ;
; 3.025 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 2.011      ;
; 3.249 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 1.785      ;
; 3.249 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 1.785      ;
; 3.318 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 1.720      ;
; 3.318 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 1.720      ;
; 3.318 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 1.720      ;
; 3.318 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 1.720      ;
; 3.318 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 1.720      ;
; 3.318 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 1.720      ;
; 3.318 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 1.720      ;
; 3.318 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 1.720      ;
; 3.318 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 1.720      ;
; 3.527 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 1.510      ;
; 3.527 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 1.510      ;
; 3.549 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.486      ;
; 3.549 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.486      ;
; 3.549 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.486      ;
; 3.549 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.486      ;
; 3.549 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.486      ;
; 3.549 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.486      ;
; 3.549 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.486      ;
; 3.549 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.486      ;
; 3.558 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.477      ;
; 3.558 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.477      ;
; 3.558 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.477      ;
; 3.558 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.477      ;
; 3.558 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.477      ;
; 3.558 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM145 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.477      ;
; 3.558 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM143 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.477      ;
; 3.558 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM147 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.477      ;
; 3.558 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.477      ;
; 3.558 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.477      ;
; 3.558 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.477      ;
; 3.562 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 1.475      ;
; 3.562 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM137                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 1.475      ;
; 3.562 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM135                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 1.475      ;
; 3.562 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM139                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 1.475      ;
; 3.562 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM141                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 1.475      ;
; 3.562 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 1.475      ;
; 3.562 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 1.475      ;
; 3.562 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 1.475      ;
; 3.562 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 1.475      ;
; 3.562 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 1.475      ;
; 3.562 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 1.475      ;
; 3.562 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 1.475      ;
; 3.720 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.316      ;
; 3.720 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.316      ;
; 3.720 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM129                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.316      ;
; 3.720 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM125                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.316      ;
; 3.720 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM127                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.316      ;
; 3.720 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM123                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.316      ;
; 3.720 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.316      ;
; 3.720 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.316      ;
; 3.720 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.316      ;
; 3.720 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.316      ;
; 3.728 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.308      ;
; 3.728 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.308      ;
; 3.728 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.308      ;
; 3.728 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.308      ;
; 3.728 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.308      ;
; 3.728 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.308      ;
; 3.728 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM149 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.308      ;
; 3.730 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.306      ;
; 3.735 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.301      ;
; 3.735 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.301      ;
; 3.735 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.301      ;
; 3.735 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.301      ;
; 3.735 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.301      ;
; 3.735 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.301      ;
; 6.112 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[21]                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.040     ; 3.884      ;
; 6.112 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_writedata[11]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.040     ; 3.884      ;
; 6.131 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[0]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.018      ; 3.923      ;
; 6.131 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[10]                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.019      ; 3.924      ;
; 6.131 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[9]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.019      ; 3.924      ;
; 6.131 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[6]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.019      ; 3.924      ;
; 6.131 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[7]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.019      ; 3.924      ;
; 6.131 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[12]                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.018      ; 3.923      ;
; 6.131 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[1]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.018      ; 3.923      ;
; 6.131 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[2]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.018      ; 3.923      ;
; 6.131 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[3]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.018      ; 3.923      ;
; 6.131 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[10]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.023      ; 3.928      ;
; 6.131 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[4]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.018      ; 3.923      ;
; 6.131 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[5]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.019      ; 3.924      ;
; 6.131 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[12]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.023      ; 3.928      ;
; 6.131 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[2]                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.023      ; 3.928      ;
; 6.131 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[5]                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.005     ; 3.900      ;
; 6.131 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[1]                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.005     ; 3.900      ;
; 6.131 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[10]                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.019      ; 3.924      ;
; 6.131 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[2]                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.005     ; 3.900      ;
; 6.131 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[0]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.019      ; 3.924      ;
; 6.131 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[1]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.019      ; 3.924      ;
; 6.131 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[7]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.019      ; 3.924      ;
; 6.131 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[9]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.019      ; 3.924      ;
; 6.131 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[12]                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.019      ; 3.924      ;
; 6.131 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[2]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.019      ; 3.924      ;
; 6.131 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[3]                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.005     ; 3.900      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                  ; To Node                                                                                                                                                                                                       ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 6.131  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[18]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.899      ;
; 6.131  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[2]                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.899      ;
; 6.131  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[16]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 3.928      ;
; 6.131  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[0]                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 3.928      ;
; 6.131  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[1]                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 3.928      ;
; 6.131  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[17]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 3.928      ;
; 6.131  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[19]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.899      ;
; 6.131  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[3]                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.899      ;
; 6.131  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[20]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 3.928      ;
; 6.131  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[4]                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 3.928      ;
; 6.131  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[5]                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 3.928      ;
; 6.131  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[21]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 3.928      ;
; 6.131  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[6]                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.899      ;
; 6.131  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[22]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.899      ;
; 6.131  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[7]                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.899      ;
; 6.131  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[23]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.899      ;
; 6.131  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[8]                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 3.928      ;
; 6.131  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[24]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 3.928      ;
; 6.131  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[25]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 3.928      ;
; 6.131  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[9]                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 3.928      ;
; 6.131  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[26]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.899      ;
; 6.131  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[10]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.899      ;
; 6.131  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[27]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.899      ;
; 6.131  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[11]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.899      ;
; 6.131  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[12]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 3.928      ;
; 6.131  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[28]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 3.928      ;
; 6.131  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[13]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 3.928      ;
; 6.131  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[29]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 3.928      ;
; 6.131  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[30]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.899      ;
; 6.131  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[14]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.899      ;
; 6.131  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[15]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.899      ;
; 6.131  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[31]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.899      ;
; 15.338 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.696      ;
; 15.338 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.696      ;
; 15.338 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.696      ;
; 15.338 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.696      ;
; 15.338 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.696      ;
; 15.338 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.696      ;
; 15.338 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.696      ;
; 15.338 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.696      ;
; 15.338 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.696      ;
; 15.338 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.696      ;
; 15.338 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.696      ;
; 15.338 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.696      ;
; 15.338 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.696      ;
; 15.338 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.696      ;
; 15.338 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.696      ;
; 15.338 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.696      ;
; 15.354 ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 4.679      ;
; 15.354 ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 4.679      ;
; 15.354 ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 4.679      ;
; 15.354 ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 4.679      ;
; 15.354 ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 4.679      ;
; 15.354 ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 4.679      ;
; 15.354 ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 4.679      ;
; 15.354 ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 4.679      ;
; 15.354 ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 4.679      ;
; 15.354 ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 4.679      ;
; 15.354 ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 4.679      ;
; 15.354 ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 4.679      ;
; 15.354 ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 4.679      ;
; 15.354 ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 4.679      ;
; 15.354 ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 4.679      ;
; 15.354 ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 4.679      ;
; 15.368 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.666      ;
; 15.368 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.666      ;
; 15.368 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.666      ;
; 15.368 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.666      ;
; 15.368 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.666      ;
; 15.368 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.666      ;
; 15.368 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.666      ;
; 15.368 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.666      ;
; 15.368 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.666      ;
; 15.368 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.666      ;
; 15.368 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.666      ;
; 15.368 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.666      ;
; 15.368 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.666      ;
; 15.368 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.666      ;
; 15.368 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.666      ;
; 15.368 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.666      ;
; 15.467 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT2  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.034      ; 4.520      ;
; 15.467 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.034      ; 4.520      ;
; 15.467 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT1  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.034      ; 4.520      ;
; 15.467 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT4  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.034      ; 4.520      ;
; 15.467 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT7  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.034      ; 4.520      ;
; 15.467 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT12 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.034      ; 4.520      ;
; 15.467 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT15 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.034      ; 4.520      ;
; 15.467 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT3  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.034      ; 4.520      ;
; 15.467 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT5  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.034      ; 4.520      ;
; 15.467 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT6  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.034      ; 4.520      ;
; 15.467 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT8  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.034      ; 4.520      ;
; 15.467 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT9  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.034      ; 4.520      ;
; 15.467 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT10 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.034      ; 4.520      ;
; 15.467 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT11 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.034      ; 4.520      ;
; 15.467 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT13 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.034      ; 4.520      ;
; 15.467 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT14 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.034      ; 4.520      ;
; 15.467 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT16 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.034      ; 4.520      ;
; 15.467 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT17 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.034      ; 4.520      ;
; 15.467 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT18 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.034      ; 4.520      ;
; 15.467 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT19 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.034      ; 4.520      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.428 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.694      ;
; 1.649 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.913      ;
; 1.649 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.913      ;
; 1.649 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.913      ;
; 1.649 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.913      ;
; 1.649 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.913      ;
; 1.649 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.913      ;
; 1.649 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.913      ;
; 1.649 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.913      ;
; 1.649 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.913      ;
; 1.649 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.913      ;
; 1.649 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.913      ;
; 1.649 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.913      ;
; 1.649 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.913      ;
; 1.649 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.913      ;
; 1.649 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.913      ;
; 1.649 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.913      ;
; 1.702 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.968      ;
; 1.727 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a0                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.001      ;
; 1.727 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a1                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.001      ;
; 1.727 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a2                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.001      ;
; 1.727 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a3                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.001      ;
; 1.727 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a4                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.001      ;
; 1.727 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a5                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.001      ;
; 1.727 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_ata1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.001      ;
; 1.727 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_ata1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.001      ;
; 1.727 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_ata1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.001      ;
; 1.728 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 2.001      ;
; 1.728 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 2.001      ;
; 1.728 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 2.001      ;
; 1.729 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a0                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 2.002      ;
; 1.729 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a1                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 2.002      ;
; 1.729 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a2                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 2.002      ;
; 1.729 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a3                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 2.002      ;
; 1.729 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a4                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 2.002      ;
; 1.729 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a5                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 2.002      ;
; 1.729 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a6                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 2.002      ;
; 1.736 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a0                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.010      ;
; 1.736 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a1                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.010      ;
; 1.736 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a2                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.010      ;
; 1.736 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a3                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.010      ;
; 1.736 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a4                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.010      ;
; 1.736 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a5                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.010      ;
; 1.736 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a6                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.010      ;
; 1.736 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a7                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.010      ;
; 1.736 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a8                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.010      ;
; 1.923 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.187      ;
; 1.923 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.187      ;
; 1.923 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.187      ;
; 1.923 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.187      ;
; 1.923 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.187      ;
; 1.923 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.187      ;
; 1.923 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.187      ;
; 1.923 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.187      ;
; 1.923 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.187      ;
; 1.923 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.187      ;
; 1.923 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.187      ;
; 1.923 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.187      ;
; 1.923 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.187      ;
; 1.923 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.187      ;
; 1.923 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.187      ;
; 1.923 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.187      ;
; 1.986 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 2.254      ;
; 1.986 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 2.254      ;
; 1.986 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 2.254      ;
; 1.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a0                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.252      ;
; 1.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a1                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.252      ;
; 1.992 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.256      ;
; 1.992 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.256      ;
; 1.992 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.256      ;
; 1.996 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a0                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.260      ;
; 1.996 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a1                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.260      ;
; 1.996 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a2                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.260      ;
; 1.996 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a3                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.260      ;
; 2.006 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a0                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.270      ;
; 2.006 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a1                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.270      ;
; 2.006 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a2                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.270      ;
; 2.006 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a3                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.270      ;
; 2.006 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a4                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.270      ;
; 2.006 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a5                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.270      ;
; 2.007 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 2.287      ;
; 2.007 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 2.287      ;
; 2.007 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 2.287      ;
; 2.274 ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.539      ;
; 2.278 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a27                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 2.546      ;
; 2.278 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a28                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 2.546      ;
; 2.278 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a29                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 2.546      ;
; 2.278 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a30                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 2.546      ;
; 2.278 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a31                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 2.546      ;
; 2.278 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a32                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 2.546      ;
; 2.278 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a33                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 2.546      ;
; 2.278 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a34                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 2.546      ;
; 2.278 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a35                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 2.546      ;
; 2.278 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a36                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 2.546      ;
; 2.278 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a37                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 2.546      ;
; 2.278 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a38                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 2.546      ;
; 2.278 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a39                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 2.546      ;
; 2.327 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.593      ;
; 2.445 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.710      ;
; 2.445 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.710      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.027      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.027      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.027      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.027      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.027      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.027      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.027      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.027      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.027      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.027      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.027      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.027      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.027      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.008      ; 3.030      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_1~16_OTERM185                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.027      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.027      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.027      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.027      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.027      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.027      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.027      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.027      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.027      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.027      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.027      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.027      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.027      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 3.023      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_1~16_OTERM183                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 3.025      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.027      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.027      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 3.031      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[8]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.036     ; 2.986      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[8]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.035     ; 2.987      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[8]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.027     ; 2.995      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[8]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 2.996      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 3.026      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 3.026      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[7]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.035     ; 2.987      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[7]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.034     ; 2.988      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[7]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.027     ; 2.995      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[7]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.027     ; 2.995      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.027      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 3.027      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 3.026      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 3.026      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.036     ; 2.986      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.034     ; 2.988      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.034     ; 2.988      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.034     ; 2.988      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[6]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.035     ; 2.987      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[6]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.035     ; 2.987      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.030     ; 2.992      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.030     ; 2.992      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.025     ; 2.997      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.025     ; 2.997      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[6]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.027     ; 2.995      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[6]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 2.996      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 3.026      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 3.026      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.036     ; 2.986      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.034     ; 2.988      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.034     ; 2.988      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.034     ; 2.988      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.036     ; 2.986      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.035     ; 2.987      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.030     ; 2.992      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.025     ; 2.997      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.027     ; 2.995      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 2.996      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.006      ; 3.028      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 3.026      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 3.026      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.034     ; 2.988      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.034     ; 2.988      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.036     ; 2.986      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[4]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.035     ; 2.987      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.030     ; 2.992      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.025     ; 2.997      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.025     ; 2.997      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.030     ; 2.992      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 2.996      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[4]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.027     ; 2.995      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 3.024      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 3.024      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 3.024      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 3.024      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 3.025      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 3.025      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.033     ; 2.989      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.033     ; 2.989      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.034     ; 2.988      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.030     ; 2.992      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.030     ; 2.992      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.033     ; 2.989      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.035     ; 2.987      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.035     ; 2.987      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.030     ; 2.992      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.030     ; 2.992      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.029     ; 2.993      ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0                            ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0                            ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1                            ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1                            ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2                            ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2                            ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3                            ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3                            ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4                            ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4                            ;
+-------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[0]'                                                                                                        ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                         ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamHasControl|clk            ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamHasControl|clk            ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamNOP|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamNOP|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadCamMode|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadCamMode|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadNiosMode|clk             ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadNiosMode|clk             ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosHasControl|clk           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosHasControl|clk           ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosNOP|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosNOP|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|inclk[0]                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|inclk[0]                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|outclk                     ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|outclk                     ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_bht_data[0]                                                                                                               ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_bht_data[0]                                                                                                               ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_bht_data[1]                                                                                                               ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_bht_data[1]                                                                                                               ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg1         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg1         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg2         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg2         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg3         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg3         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg4         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg4         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg5         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg5         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg6         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg6         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg7         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg7         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_datain_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_datain_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_datain_reg1          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_datain_reg1          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_memory_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_memory_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_we_reg               ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_we_reg               ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg1         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg1         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg2         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg2         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg3         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg3         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg4         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg4         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg5         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg5         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg6         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg6         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg7         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg7         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_re_reg               ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_re_reg               ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a1~porta_memory_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a1~porta_memory_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg5 ;
+-------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; SwitchControl                      ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; SwitchControl                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; SwitchControl|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; SwitchControl|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+-------+------------+----------------------------------+
; SW[*]        ; CLOCK_50   ; 4.241 ; 4.241 ; Rise       ; CLOCK_50                         ;
;  SW[17]      ; CLOCK_50   ; 4.241 ; 4.241 ; Rise       ; CLOCK_50                         ;
; KEY[*]       ; CLOCK_50   ; 9.068 ; 9.068 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  KEY[1]      ; CLOCK_50   ; 9.068 ; 9.068 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 8.624 ; 8.624 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 7.616 ; 7.616 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 7.437 ; 7.437 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 7.832 ; 7.832 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 7.732 ; 7.732 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 7.919 ; 7.919 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 7.450 ; 7.450 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 8.059 ; 8.059 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 8.624 ; 8.624 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 8.333 ; 8.333 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 8.393 ; 8.393 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 8.231 ; 8.231 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 8.498 ; 8.498 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 8.312 ; 8.312 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 8.358 ; 8.358 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 7.988 ; 7.988 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 8.225 ; 8.225 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SW[*]        ; CLOCK_50   ; 3.464 ; 3.464 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SW[0]       ; CLOCK_50   ; 3.464 ; 3.464 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 7.155 ; 7.155 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.801 ; 5.801 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.839 ; 5.839 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.789 ; 5.789 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.982 ; 5.982 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.894 ; 5.894 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.026 ; 6.026 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.873 ; 5.873 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.848 ; 5.848 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.018 ; 6.018 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.950 ; 5.950 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.839 ; 5.839 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.916 ; 5.916 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.948 ; 6.948 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 7.155 ; 7.155 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.875 ; 6.875 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+-------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; SW[*]        ; CLOCK_50   ; -4.011 ; -4.011 ; Rise       ; CLOCK_50                         ;
;  SW[17]      ; CLOCK_50   ; -4.011 ; -4.011 ; Rise       ; CLOCK_50                         ;
; KEY[*]       ; CLOCK_50   ; -6.594 ; -6.594 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  KEY[1]      ; CLOCK_50   ; -6.594 ; -6.594 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -6.338 ; -6.338 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -6.778 ; -6.778 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -6.951 ; -6.951 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -6.824 ; -6.824 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -6.821 ; -6.821 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -6.758 ; -6.758 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -6.665 ; -6.665 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -6.690 ; -6.690 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -6.695 ; -6.695 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -6.338 ; -6.338 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -6.563 ; -6.563 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -6.481 ; -6.481 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -6.584 ; -6.584 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -6.536 ; -6.536 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -6.351 ; -6.351 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -6.529 ; -6.529 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -6.465 ; -6.465 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SW[*]        ; CLOCK_50   ; -2.526 ; -2.526 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SW[0]       ; CLOCK_50   ; -2.526 ; -2.526 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; -5.559 ; -5.559 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -5.571 ; -5.571 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -5.609 ; -5.609 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -5.559 ; -5.559 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -5.752 ; -5.752 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -5.664 ; -5.664 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -5.796 ; -5.796 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -5.643 ; -5.643 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -5.618 ; -5.618 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -5.788 ; -5.788 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -5.720 ; -5.720 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -5.609 ; -5.609 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -5.686 ; -5.686 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -6.718 ; -6.718 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -6.925 ; -6.925 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -6.645 ; -6.645 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 3.179  ; 3.179  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.124  ; 3.124  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.124  ; 3.124  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.144  ; 3.144  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.968  ; 2.968  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.179  ; 3.179  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.152  ; 3.152  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.964  ; 2.964  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.959  ; 2.959  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.028  ; 3.028  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.012  ; 3.012  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 2.998  ; 2.998  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 3.300  ; 3.300  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.994  ; 3.994  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.132 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 3.649  ; 3.649  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 3.317  ; 3.317  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.979  ; 3.979  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 3.277  ; 3.277  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.974  ; 3.974  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.132 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 8.012  ; 8.012  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[16]    ; CLOCK_50   ; 3.983  ; 3.983  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[17]    ; CLOCK_50   ; 6.410  ; 6.410  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[24]    ; CLOCK_50   ; 8.012  ; 8.012  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 10.747 ; 10.747 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 10.160 ; 10.160 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 10.747 ; 10.747 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 10.645 ; 10.645 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 10.314 ; 10.314 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 10.493 ; 10.493 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 10.381 ; 10.381 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 10.060 ; 10.060 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 10.433 ; 10.433 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 9.988  ; 9.988  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 9.424  ; 9.424  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 10.023 ; 10.023 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 10.086 ; 10.086 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 10.441 ; 10.441 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 9.758  ; 9.758  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 10.086 ; 10.086 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 9.403  ; 9.403  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 10.219 ; 10.219 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 9.803  ; 9.803  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 9.039  ; 9.039  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 6.444  ; 6.444  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 6.337  ; 6.337  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 5.559  ; 5.559  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 5.656  ; 5.656  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 6.133  ; 6.133  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 5.860  ; 5.860  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 6.444  ; 6.444  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 6.267  ; 6.267  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 5.786  ; 5.786  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 6.165  ; 6.165  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 6.234  ; 6.234  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 5.509  ; 5.509  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 5.825  ; 5.825  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 6.103  ; 6.103  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 6.078  ; 6.078  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 5.831  ; 5.831  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 5.610  ; 5.610  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 10.775 ; 10.775 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 10.674 ; 10.674 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 10.733 ; 10.733 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 11.064 ; 11.064 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; VGA_CLK        ; CLOCK_50   ; 6.965  ; 6.965  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 5.671  ; 5.671  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 4.870  ; 4.870  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 4.862  ; 4.862  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 4.873  ; 4.873  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 4.937  ; 4.937  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 4.911  ; 4.911  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 5.073  ; 5.073  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 4.899  ; 4.899  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 5.671  ; 5.671  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.375  ; 5.375  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 4.996  ; 4.996  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 5.194  ; 5.194  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 4.907  ; 4.907  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_50   ; 5.197  ; 5.197  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_50   ; 4.914  ; 4.914  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_50   ; 6.422  ; 6.422  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_50   ; 5.575  ; 5.575  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 9.499  ; 9.499  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 8.731  ; 8.731  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 8.752  ; 8.752  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 8.933  ; 8.933  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 8.919  ; 8.919  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 8.833  ; 8.833  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 8.455  ; 8.455  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 8.967  ; 8.967  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 8.898  ; 8.898  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 8.610  ; 8.610  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 9.197  ; 9.197  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 9.213  ; 9.213  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 8.989  ; 8.989  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 8.613  ; 8.613  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 8.485  ; 8.485  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 8.857  ; 8.857  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 9.499  ; 9.499  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_50   ; 6.283  ; 6.283  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_50   ; 6.404  ; 6.404  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_50   ; 6.243  ; 6.243  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_50   ; 6.398  ; 6.398  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.534  ; 2.534  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.668  ; 2.668  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.664  ; 2.664  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.534  ; 2.534  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.872  ; 2.872  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.569  ; 2.569  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.539  ; 2.539  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.836  ; 2.836  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.853  ; 2.853  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.867  ; 2.867  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.951  ; 2.951  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.843  ; 2.843  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 2.998  ; 2.998  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 3.300  ; 3.300  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.181  ; 3.181  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.132 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 3.585  ; 3.585  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 3.176  ; 3.176  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.129  ; 3.129  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 3.136  ; 3.136  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.157  ; 3.157  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.132 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 3.983  ; 3.983  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[16]    ; CLOCK_50   ; 3.983  ; 3.983  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[17]    ; CLOCK_50   ; 6.410  ; 6.410  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[24]    ; CLOCK_50   ; 8.012  ; 8.012  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 5.802  ; 5.802  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 6.915  ; 6.915  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 6.804  ; 6.804  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 6.705  ; 6.705  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 6.311  ; 6.311  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 7.615  ; 7.615  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 7.498  ; 7.498  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 6.771  ; 6.771  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 7.302  ; 7.302  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 6.856  ; 6.856  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 6.549  ; 6.549  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 6.683  ; 6.683  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 6.742  ; 6.742  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 7.327  ; 7.327  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 6.455  ; 6.455  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 6.837  ; 6.837  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 5.802  ; 5.802  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 6.773  ; 6.773  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 6.620  ; 6.620  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 7.015  ; 7.015  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 5.509  ; 5.509  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 6.337  ; 6.337  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 5.559  ; 5.559  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 5.656  ; 5.656  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 6.133  ; 6.133  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 5.860  ; 5.860  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 6.444  ; 6.444  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 6.267  ; 6.267  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 5.786  ; 5.786  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 6.165  ; 6.165  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 6.234  ; 6.234  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 5.509  ; 5.509  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 5.825  ; 5.825  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 6.103  ; 6.103  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 6.078  ; 6.078  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 5.831  ; 5.831  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 5.610  ; 5.610  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 6.393  ; 6.393  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 7.104  ; 7.104  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 6.221  ; 6.221  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 7.074  ; 7.074  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; VGA_CLK        ; CLOCK_50   ; 6.965  ; 6.965  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 4.551  ; 4.551  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 4.554  ; 4.554  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 4.551  ; 4.551  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 4.757  ; 4.757  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 4.622  ; 4.622  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 4.783  ; 4.783  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 4.577  ; 4.577  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 4.586  ; 4.586  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 4.597  ; 4.597  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 4.932  ; 4.932  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 4.832  ; 4.832  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 4.793  ; 4.793  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 4.784  ; 4.784  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_50   ; 4.767  ; 4.767  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_50   ; 4.787  ; 4.787  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_50   ; 5.591  ; 5.591  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_50   ; 5.449  ; 5.449  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 6.122  ; 6.122  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 6.668  ; 6.668  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 6.418  ; 6.418  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 6.387  ; 6.387  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 6.383  ; 6.383  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 6.697  ; 6.697  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 6.122  ; 6.122  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 6.389  ; 6.389  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 6.418  ; 6.418  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 6.401  ; 6.401  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 6.484  ; 6.484  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 6.488  ; 6.488  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 6.167  ; 6.167  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 6.477  ; 6.477  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 6.305  ; 6.305  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 6.464  ; 6.464  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 6.489  ; 6.489  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_50   ; 6.217  ; 6.217  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_50   ; 5.229  ; 5.229  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_50   ; 6.177  ; 6.177  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_50   ; 5.266  ; 5.266  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UART_RXD   ; UART_TXD    ; 8.016 ;    ;    ; 8.016 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UART_RXD   ; UART_TXD    ; 8.016 ;    ;    ; 8.016 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------+
; Output Enable Times                                                                       ;
+--------------+------------+--------+------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 10.455 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 10.688 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 10.698 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 10.475 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 10.455 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 10.832 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 10.832 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 10.832 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 10.878 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 11.285 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 11.285 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 11.285 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 11.285 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 11.077 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 11.077 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 11.277 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 11.277 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 5.419  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.419  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.449  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.449  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.735  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.735  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.735  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.735  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.781  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.751  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.781  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.781  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.781  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.781  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.791  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.791  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.766  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+--------+------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                              ;
+--------------+------------+-------+------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 6.465 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 6.698 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.708 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 6.485 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 6.465 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.842 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.842 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.842 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.888 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 7.295 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 7.295 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 7.295 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 7.295 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 7.087 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 7.087 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 7.287 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 7.287 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 5.222 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.222 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.252 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.252 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.538 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.538 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.538 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.538 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.584 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.554 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.584 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.584 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.584 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.584 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.594 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.594 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.569 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 10.455    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 10.688    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 10.698    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 10.475    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 10.455    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 10.832    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 10.832    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 10.832    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 10.878    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 11.285    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 11.285    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 11.285    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 11.285    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 11.077    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 11.077    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 11.277    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 11.277    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 5.419     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.419     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.449     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.449     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.735     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.735     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.735     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.735     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.781     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.751     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.781     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.781     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.781     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.781     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.791     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.791     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.766     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 6.465     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 6.698     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.708     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 6.485     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 6.465     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.842     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.842     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.842     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.888     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 7.295     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 7.295     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 7.295     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 7.295     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 7.087     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 7.087     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 7.287     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 7.287     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 5.222     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.222     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.252     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.252     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.538     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.538     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.538     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.538     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.584     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.554     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.584     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.584     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.584     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.584     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.594     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.594     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.569     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


+----------------------------------------------------------+
; Fast Model Setup Summary                                 ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; unew|altpll_component|pll|clk[0] ; 5.486 ; 0.000         ;
; unew|altpll_component|pll|clk[2] ; 7.205 ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 8.637 ; 0.000         ;
+----------------------------------+-------+---------------+


+----------------------------------------------------------+
; Fast Model Hold Summary                                  ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; unew|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 0.215 ; 0.000         ;
; unew|altpll_component|pll|clk[2] ; 0.215 ; 0.000         ;
+----------------------------------+-------+---------------+


+----------------------------------------------------------+
; Fast Model Recovery Summary                              ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; unew|altpll_component|pll|clk[2] ; 3.253 ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 7.809 ; 0.000         ;
+----------------------------------+-------+---------------+


+----------------------------------------------------------+
; Fast Model Removal Summary                               ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; unew|altpll_component|pll|clk[1] ; 0.744 ; 0.000         ;
; unew|altpll_component|pll|clk[2] ; 1.550 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[2] ; 2.620  ; 0.000         ;
; unew|altpll_component|pll|clk[0] ; 4.000  ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 7.873  ; 0.000         ;
; CLOCK_50                         ; 9.000  ; 0.000         ;
; altera_reserved_tck              ; 97.778 ; 0.000         ;
+----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'unew|altpll_component|pll|clk[0]'                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 5.486 ; SwitchControl                                                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; CLOCK_50                         ; unew|altpll_component|pll|clk[0] ; 7.000        ; -1.001     ; 0.545      ;
; 5.493 ; SwitchControl                                                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; CLOCK_50                         ; unew|altpll_component|pll|clk[0] ; 7.000        ; -1.001     ; 0.538      ;
; 5.536 ; SwitchControl                                                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ; CLOCK_50                         ; unew|altpll_component|pll|clk[0] ; 7.000        ; -1.001     ; 0.495      ;
; 5.562 ; SwitchControl                                                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ; CLOCK_50                         ; unew|altpll_component|pll|clk[0] ; 7.000        ; -1.001     ; 0.469      ;
; 5.563 ; SwitchControl                                                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; CLOCK_50                         ; unew|altpll_component|pll|clk[0] ; 7.000        ; -1.001     ; 0.468      ;
; 5.569 ; SwitchControl                                                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; CLOCK_50                         ; unew|altpll_component|pll|clk[0] ; 7.000        ; -1.001     ; 0.462      ;
; 9.521 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.511      ;
; 9.521 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.511      ;
; 9.634 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.398      ;
; 9.635 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.397      ;
; 9.635 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.397      ;
; 9.636 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.396      ;
; 9.637 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.395      ;
; 9.639 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.393      ;
; 9.665 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.367      ;
; 9.665 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.367      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 7.205 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                   ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[8]                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.035     ; 2.792      ;
; 7.205 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                   ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[10]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.035     ; 2.792      ;
; 7.290 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                   ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[16]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.046     ; 2.696      ;
; 7.383 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                   ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[9]                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.045     ; 2.604      ;
; 7.383 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                   ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[11]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.045     ; 2.604      ;
; 7.383 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                   ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[12]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.045     ; 2.604      ;
; 7.383 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                   ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[13]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.045     ; 2.604      ;
; 7.383 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                   ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[14]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.045     ; 2.604      ;
; 7.383 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                   ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[15]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.045     ; 2.604      ;
; 7.383 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                   ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[17]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.045     ; 2.604      ;
; 7.383 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                   ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[18]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.045     ; 2.604      ;
; 7.383 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                   ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[19]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.045     ; 2.604      ;
; 7.383 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                   ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[22]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.045     ; 2.604      ;
; 7.383 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                   ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[20]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.045     ; 2.604      ;
; 7.383 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                   ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[21]                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.045     ; 2.604      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0                        ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1                        ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2                        ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0                        ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1                        ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2                        ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3                        ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4                        ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5                        ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6                        ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7                        ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8                        ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg0                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg1                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg2                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg3                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg4                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg5                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.580 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[10]                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.442      ;
; 7.580 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[11]                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.442      ;
; 7.580 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[13]                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.442      ;
; 7.580 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[14]                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.442      ;
; 7.580 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[16]                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.442      ;
; 7.580 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[20]                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.010     ; 2.442      ;
; 7.588 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[0]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.024     ; 2.420      ;
; 7.588 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[3]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.024     ; 2.420      ;
; 7.588 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[1]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.024     ; 2.420      ;
; 7.588 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[2]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.024     ; 2.420      ;
; 7.611 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[0]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.018      ; 2.439      ;
; 7.611 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[3]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.018      ; 2.439      ;
; 7.611 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[1]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.018      ; 2.439      ;
; 7.611 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[2]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.018      ; 2.439      ;
; 7.616 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[33]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.026     ; 2.390      ;
; 7.625 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[32]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.023     ; 2.384      ;
; 7.625 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[34]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.023     ; 2.384      ;
; 7.625 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[27]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.014     ; 2.393      ;
; 7.625 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[28]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.014     ; 2.393      ;
; 7.625 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[15]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.014     ; 2.393      ;
; 7.625 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[10]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.014     ; 2.393      ;
; 7.627 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[27]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.014     ; 2.391      ;
; 7.627 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[28]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.014     ; 2.391      ;
; 7.627 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[15]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.014     ; 2.391      ;
; 7.627 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[10]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.014     ; 2.391      ;
; 7.633 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[32]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.024     ; 2.375      ;
; 7.633 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[34]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.024     ; 2.375      ;
; 7.639 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[33]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.016      ; 2.409      ;
; 7.648 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[32]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.019      ; 2.403      ;
; 7.648 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[34]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.019      ; 2.403      ;
; 7.648 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[27]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.028      ; 2.412      ;
; 7.648 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[28]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.028      ; 2.412      ;
; 7.648 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[15]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.028      ; 2.412      ;
; 7.648 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[10]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.028      ; 2.412      ;
; 7.650 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[27]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.028      ; 2.410      ;
; 7.650 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[28]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.028      ; 2.410      ;
; 7.650 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[15]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.028      ; 2.410      ;
; 7.650 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[10]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.028      ; 2.410      ;
; 7.651 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[20]                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.008      ; 2.389      ;
; 7.656 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[32]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.018      ; 2.394      ;
; 7.656 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[34]                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.018      ; 2.394      ;
; 7.658 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.042     ; 2.332      ;
; 7.675 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[8]                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.009     ; 2.348      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 8.637 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[28] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 1.421      ;
; 8.642 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[20] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 1.416      ;
; 8.647 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 1.411      ;
; 8.659 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[16] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 1.399      ;
; 8.746 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[29] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 1.312      ;
; 8.751 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 1.307      ;
; 8.752 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 1.306      ;
; 8.752 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[27] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 1.282      ;
; 8.754 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[24] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 1.304      ;
; 8.758 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[30] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 1.276      ;
; 8.760 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 1.298      ;
; 8.769 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 1.265      ;
; 8.842 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 1.216      ;
; 8.850 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[25] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 1.208      ;
; 8.852 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 1.206      ;
; 8.857 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 1.177      ;
; 8.862 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[23] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 1.172      ;
; 8.863 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 1.171      ;
; 8.865 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[26] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 1.169      ;
; 8.868 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 1.166      ;
; 8.877 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[21] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 1.181      ;
; 8.880 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[16]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[28] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.021      ; 1.173      ;
; 8.883 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[24]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 1.171      ;
; 8.939 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 1.095      ;
; 8.940 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[20]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[28] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.021      ; 1.113      ;
; 8.941 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[22] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 1.093      ;
; 8.941 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[8]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[20] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 1.115      ;
; 8.942 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[18]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[30] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 1.087      ;
; 8.946 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[31] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 1.088      ;
; 8.947 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[20]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.021      ; 1.106      ;
; 8.951 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[2]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.024     ; 1.057      ;
; 8.958 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[8]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[16] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 1.098      ;
; 8.965 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[17] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 1.093      ;
; 8.967 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 1.091      ;
; 8.975 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[18] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 1.059      ;
; 8.975 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 1.059      ;
; 8.975 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[19] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 1.059      ;
; 8.975 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 1.059      ;
; 8.975 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 1.059      ;
; 8.975 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[22] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 1.059      ;
; 8.975 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 1.059      ;
; 8.975 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[23] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 1.059      ;
; 8.975 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[26] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 1.059      ;
; 8.975 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 1.059      ;
; 8.975 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[27] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 1.059      ;
; 8.975 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 1.059      ;
; 8.975 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[30] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 1.059      ;
; 8.975 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 1.059      ;
; 8.975 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 1.059      ;
; 8.975 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[31] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 1.059      ;
; 8.977 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[5]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[17] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 1.055      ;
; 8.980 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 1.078      ;
; 8.980 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[15]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[27] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 1.050      ;
; 8.981 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[25]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 1.073      ;
; 8.981 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[22]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[30] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 1.049      ;
; 8.982 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[19] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 1.052      ;
; 8.983 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 1.051      ;
; 8.983 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[4]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[16] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 1.049      ;
; 8.984 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[17]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[29] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.021      ; 1.069      ;
; 8.985 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[23]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 1.045      ;
; 8.986 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[16]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[24] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.021      ; 1.067      ;
; 8.988 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[21]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.021      ; 1.065      ;
; 8.990 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[12]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[20] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 1.066      ;
; 9.005 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[24]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 1.049      ;
; 9.006 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[19]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[27] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 1.023      ;
; 9.032 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[2]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.024     ; 0.976      ;
; 9.032 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[3]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.024     ; 0.976      ;
; 9.036 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[3]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.024     ; 0.972      ;
; 9.050 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[18]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[26] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 0.979      ;
; 9.060 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[7]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[19] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 0.972      ;
; 9.062 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[16] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_rot[0]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.028     ; 0.942      ;
; 9.066 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[18] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 0.968      ;
; 9.068 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[16] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_rot[16]        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.028     ; 0.936      ;
; 9.068 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[31]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.024     ; 0.940      ;
; 9.072 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[9]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[21] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 0.984      ;
; 9.073 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[22]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 0.957      ;
; 9.077 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 0.957      ;
; 9.080 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[13]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[21] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 0.976      ;
; 9.080 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[11]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[19] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 0.952      ;
; 9.081 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[6]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_rot[6]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 0.942      ;
; 9.082 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[6]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_rot[22]        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 0.941      ;
; 9.082 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[26]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 0.948      ;
; 9.083 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[26]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 0.947      ;
; 9.083 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 0.951      ;
; 9.084 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[11]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[23] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 0.948      ;
; 9.086 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[27]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 0.944      ;
; 9.087 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[16] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 0.971      ;
; 9.087 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 0.971      ;
; 9.087 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 0.971      ;
; 9.087 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[17] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 0.971      ;
; 9.087 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[20] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 0.971      ;
; 9.087 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 0.971      ;
; 9.087 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 0.971      ;
; 9.087 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[21] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 0.971      ;
; 9.087 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 0.971      ;
; 9.087 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[24] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 0.971      ;
; 9.087 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[25] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 0.971      ;
; 9.087 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 0.971      ;
; 9.087 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 0.971      ;
; 9.087 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[28] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 0.971      ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'unew|altpll_component|pll|clk[0]'                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.241 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.359 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 4.311 ; SwitchControl                                                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; CLOCK_50                         ; unew|altpll_component|pll|clk[0] ; -3.000       ; -1.001     ; 0.462      ;
; 4.317 ; SwitchControl                                                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; CLOCK_50                         ; unew|altpll_component|pll|clk[0] ; -3.000       ; -1.001     ; 0.468      ;
; 4.318 ; SwitchControl                                                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ; CLOCK_50                         ; unew|altpll_component|pll|clk[0] ; -3.000       ; -1.001     ; 0.469      ;
; 4.344 ; SwitchControl                                                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ; CLOCK_50                         ; unew|altpll_component|pll|clk[0] ; -3.000       ; -1.001     ; 0.495      ;
; 4.387 ; SwitchControl                                                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; CLOCK_50                         ; unew|altpll_component|pll|clk[0] ; -3.000       ; -1.001     ; 0.538      ;
; 4.394 ; SwitchControl                                                  ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; CLOCK_50                         ; unew|altpll_component|pll|clk[0] ; -3.000       ; -1.001     ; 0.545      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                                                                                                             ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reset_Delay:u2|Cont[0]                                                                                                                                                                                                                                                                                            ; Reset_Delay:u2|Cont[0]                                                                                                                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rClk[1]                                                                                                                                                                                                                                                                                                           ; rClk[1]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rClk[0]                                                                                                                                                                                                                                                                                                           ; rClk[0]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                                                                                             ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_offset[0]                                                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_offset[0]                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|i_read                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|i_read                                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_active                                                                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_active                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_prevent_refill                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_prevent_refill                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[0]                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[0]                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[1]                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[1]                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_stall                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_stall                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_stall                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_stall                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_stall                                                                                                                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_stall                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_slavearbiterlockenable                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_slavearbiterlockenable                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_slavearbiterlockenable                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_slavearbiterlockenable                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1]                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1]                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_read                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_read                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|last_cycle_cpu_0_instruction_master_granted_slave_sram_16bit_512k_0_avalon_slave_0                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|last_cycle_cpu_0_instruction_master_granted_slave_sram_16bit_512k_0_avalon_slave_0                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_read                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_read                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_niosSystemCamControl_burst_1_downstream_granted_slave_cpu_0_jtag_debug_module                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_niosSystemCamControl_burst_1_downstream_granted_slave_cpu_0_jtag_debug_module                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_dp_offset[2]                                                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_dp_offset[2]                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|latched_oci_tb_hbreak_req                                                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|latched_oci_tb_hbreak_req                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_cnt                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_cnt                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_write_reg                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_write_reg                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|downstream_read                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|downstream_read                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[0]                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[0]                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[1]                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[1]                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[2]                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[2]                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[3]                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[3]                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[4]                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[4]                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[5]                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[5]                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[6]                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[6]                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[7]                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[7]                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_active                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_active                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_active                                                                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_active                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[0]                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[0]                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[1]                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[1]                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[2]                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[2]                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_share_counter[3]                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_share_counter[3]                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|downstream_write_reg                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|downstream_write_reg                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|probepresent                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|probepresent                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_start                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_start                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read                                                                                                                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read                                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_reg_firsttransfer                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_reg_firsttransfer                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_share_counter[0]                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_share_counter[0]                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|registered_read_write_dbs_adjusted_upstream_burstcount[3]                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|registered_read_write_dbs_adjusted_upstream_burstcount[3]                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_write_reg                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_write_reg                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|registered_read_write_dbs_adjusted_upstream_burstcount[3]                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|registered_read_write_dbs_adjusted_upstream_burstcount[3]                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[21]                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[21]                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_rdv_counter[1]                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_rdv_counter[1]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_has_started                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_has_started                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_wr_active                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_wr_active                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_data_first                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_data_first                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|state_busy                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|state_busy                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|atomic_counter                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|atomic_counter                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_st_bypass_delayed_started                                                                                                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_st_bypass_delayed_started                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|atomic_counter                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|atomic_counter                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[22]                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[22]                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[3]                                                                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[3]                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|timeout_occurred                                                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|timeout_occurred                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|state_busy                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|state_busy                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_go                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_go                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|pending_upstream_read_reg                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|pending_upstream_read_reg                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|data_counter[2]                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|data_counter[2]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|pending_upstream_write_reg                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|pending_upstream_write_reg                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|niosSystemCamControl_burst_1_upstream_load_fifo                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|niosSystemCamControl_burst_1_upstream_load_fifo                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|how_many_ones[2] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|how_many_ones[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|how_many_ones[0] ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|how_many_ones[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|niosSystemCamControl_burst_2_upstream_load_fifo                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|niosSystemCamControl_burst_2_upstream_load_fifo                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2:the_niosSystemCamControl_burst_2|transactions_remaining[2]                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2:the_niosSystemCamControl_burst_2|transactions_remaining[2]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|niosSystemCamControl_burst_7_upstream_load_fifo                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|niosSystemCamControl_burst_7_upstream_load_fifo                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|niosSystemCamControl_burst_4_upstream_load_fifo                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|niosSystemCamControl_burst_4_upstream_load_fifo                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|niosSystemCamControl_burst_6_upstream_load_fifo                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|niosSystemCamControl_burst_6_upstream_load_fifo                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|registered_read_write_dbs_adjusted_upstream_burstcount[1]                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|registered_read_write_dbs_adjusted_upstream_burstcount[1]                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|registered_read_write_dbs_adjusted_upstream_burstcount[4]                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|registered_read_write_dbs_adjusted_upstream_burstcount[4]                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|pending_upstream_read_reg                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|pending_upstream_read_reg                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                                                            ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Write                                                                                                                                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Write                                                                                                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                                              ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM147                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM147                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|ST[8]                                                                                                                                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|ST[8]                                                                                                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|ST[0]                                                                                                                                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|ST[0]                                                                                                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mWR                                                                                                                                                                                   ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mWR                                                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                                                                            ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                                                                            ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                                                               ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                                                              ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Read                                                                                                                                                                                  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Read                                                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                                                                            ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                                                                             ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                                         ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                                                                         ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                                                              ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                    ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|OUT_VALID                                                                                                                                                                             ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|OUT_VALID                                                                                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|timer[0]                                                                                                                                                   ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|timer[0]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                                                                          ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|CMD[0]                                                                                                                                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|CMD[0]                                                                                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|CMD[1]                                                                                                                                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|CMD[1]                                                                                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                                                                              ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                                                                             ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                                                                              ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                                                                          ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                                                                                          ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|rp_shift[3]                                                                                                                                                          ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|rp_shift[3]                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read_done                                                        ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read_done                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.010                                                        ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.010                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.001                                                        ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.001                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_write                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_write                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.100                                                        ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.100                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|fifo_contains_ones_n ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[0]     ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[0]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[2]     ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[2]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[1]     ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[1]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[3]     ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[3]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write_done                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write_done                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.010                                                        ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.010                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.100                                                        ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.100                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read_done                                                        ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read_done                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_cs_n                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_cs_n                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.001                                                        ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.001                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[0]_OTERM81                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[0]_OTERM81                                                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[15]                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[15]                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[14]                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[14]                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[16]                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[16]                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[17]                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[17]                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                                                                                                    ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 3.253 ; Reset_Delay:u2|oRST_0                                                                                                                                      ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 1.780      ;
; 3.253 ; Reset_Delay:u2|oRST_0                                                                                                                                      ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 1.781      ;
; 3.253 ; Reset_Delay:u2|oRST_0                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.033     ; 1.746      ;
; 3.253 ; Reset_Delay:u2|oRST_0                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.016     ; 1.763      ;
; 3.979 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 1.054      ;
; 4.080 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 0.950      ;
; 4.080 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 0.950      ;
; 4.114 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.003      ; 0.921      ;
; 4.114 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.003      ; 0.921      ;
; 4.114 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.003      ; 0.921      ;
; 4.114 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.003      ; 0.921      ;
; 4.114 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.003      ; 0.921      ;
; 4.114 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.003      ; 0.921      ;
; 4.114 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.003      ; 0.921      ;
; 4.114 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.003      ; 0.921      ;
; 4.114 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.003      ; 0.921      ;
; 4.203 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 0.831      ;
; 4.203 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 0.831      ;
; 4.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.818      ;
; 4.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.818      ;
; 4.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.818      ;
; 4.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.818      ;
; 4.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.818      ;
; 4.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.818      ;
; 4.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.818      ;
; 4.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.818      ;
; 4.218 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 0.813      ;
; 4.218 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 0.813      ;
; 4.218 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 0.813      ;
; 4.218 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 0.813      ;
; 4.218 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 0.813      ;
; 4.218 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM145                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 0.813      ;
; 4.218 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM143                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 0.813      ;
; 4.218 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM147                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 0.813      ;
; 4.218 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 0.813      ;
; 4.218 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 0.813      ;
; 4.218 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 0.813      ;
; 4.220 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.813      ;
; 4.220 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM137                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.813      ;
; 4.220 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM135                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.813      ;
; 4.220 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM139                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.813      ;
; 4.220 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM141                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.813      ;
; 4.220 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.813      ;
; 4.220 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.813      ;
; 4.220 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.813      ;
; 4.220 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.813      ;
; 4.220 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.813      ;
; 4.220 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.813      ;
; 4.220 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.813      ;
; 4.287 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.745      ;
; 4.287 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.745      ;
; 4.287 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM129                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.745      ;
; 4.287 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM125                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.745      ;
; 4.287 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM127                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.745      ;
; 4.287 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM123                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.745      ;
; 4.287 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.745      ;
; 4.287 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.745      ;
; 4.287 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.745      ;
; 4.287 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.745      ;
; 4.291 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.741      ;
; 4.291 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.741      ;
; 4.291 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.741      ;
; 4.291 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.741      ;
; 4.291 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.741      ;
; 4.291 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.741      ;
; 4.291 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM149                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.741      ;
; 4.295 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.737      ;
; 4.296 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.736      ;
; 4.296 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.736      ;
; 4.296 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.736      ;
; 4.296 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.736      ;
; 4.296 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.736      ;
; 4.296 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.736      ;
; 7.800 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[21]                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.034     ; 2.198      ;
; 7.800 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_writedata[11]                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.034     ; 2.198      ;
; 7.817 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[15]                                                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.001     ; 2.214      ;
; 7.817 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.100000000                                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.001     ; 2.214      ;
; 7.817 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[9]                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.001     ; 2.214      ;
; 7.817 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[10]                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.001     ; 2.214      ;
; 7.817 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[11]                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.001     ; 2.214      ;
; 7.817 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000000100                                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.001     ; 2.214      ;
; 7.817 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|stage_5 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.004     ; 2.211      ;
; 7.817 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_writedata[10]                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.001     ; 2.214      ;
; 7.817 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|stage_6 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.004     ; 2.211      ;
; 7.817 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|stage_5 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.004     ; 2.211      ;
; 7.817 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|stage_6 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.004     ; 2.211      ;
; 7.818 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read_done                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.010      ; 2.224      ;
; 7.818 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.010                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.010      ; 2.224      ;
; 7.818 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.015      ; 2.229      ;
; 7.818 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[0]                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.016      ; 2.230      ;
; 7.818 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.001                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.010      ; 2.224      ;
; 7.818 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|stage_0 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.019      ; 2.233      ;
; 7.818 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_write                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.015      ; 2.229      ;
; 7.818 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[11]                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.014      ; 2.228      ;
; 7.818 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[10]                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.017      ; 2.231      ;
; 7.818 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[8]                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.014      ; 2.228      ;
; 7.818 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[9]                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.017      ; 2.231      ;
; 7.818 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[0]                                                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.022      ; 2.236      ;
; 7.818 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.010      ; 2.224      ;
; 7.818 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.010      ; 2.224      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 7.809  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[18]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 2.219      ;
; 7.809  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[2]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 2.219      ;
; 7.809  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[16]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 2.243      ;
; 7.809  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[0]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 2.243      ;
; 7.809  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[1]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 2.243      ;
; 7.809  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[17]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 2.243      ;
; 7.809  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[19]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 2.219      ;
; 7.809  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[3]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 2.219      ;
; 7.809  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[20]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 2.243      ;
; 7.809  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[4]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 2.243      ;
; 7.809  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[5]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 2.243      ;
; 7.809  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[21]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 2.243      ;
; 7.809  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[6]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 2.219      ;
; 7.809  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[22]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 2.219      ;
; 7.809  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[7]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 2.219      ;
; 7.809  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[23]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 2.219      ;
; 7.809  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[8]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 2.243      ;
; 7.809  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[24]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 2.243      ;
; 7.809  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[25]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 2.243      ;
; 7.809  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[9]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 2.243      ;
; 7.809  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[26]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 2.219      ;
; 7.809  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[10]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 2.219      ;
; 7.809  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[27]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 2.219      ;
; 7.809  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[11]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 2.219      ;
; 7.809  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[12]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 2.243      ;
; 7.809  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[28]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 2.243      ;
; 7.809  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[13]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 2.243      ;
; 7.809  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[29]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 2.243      ;
; 7.809  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[30]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 2.219      ;
; 7.809  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[14]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 2.219      ;
; 7.809  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[15]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 2.219      ;
; 7.809  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[31]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 2.219      ;
; 17.538 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_bht_data[0]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.070      ; 2.531      ;
; 17.538 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_bht_data[1]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.070      ; 2.531      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[0]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.037      ; 2.434      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[1]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.037      ; 2.434      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[2]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.037      ; 2.434      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[3]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.037      ; 2.434      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[4]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.037      ; 2.434      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[5]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.037      ; 2.434      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[6]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.037      ; 2.434      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[7]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.037      ; 2.434      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[8]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.037      ; 2.434      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[9]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.037      ; 2.434      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[10]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.037      ; 2.434      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[11]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.037      ; 2.434      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[12]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.037      ; 2.434      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[13]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.037      ; 2.434      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[14]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.037      ; 2.434      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[15]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.037      ; 2.434      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[16]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.030      ; 2.427      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[17]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.030      ; 2.427      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[18]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.030      ; 2.427      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[19]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.030      ; 2.427      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[20]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.030      ; 2.427      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[21]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.030      ; 2.427      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[22]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.030      ; 2.427      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[23]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.030      ; 2.427      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[24]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.030      ; 2.427      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[25]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.030      ; 2.427      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[26]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.030      ; 2.427      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[27]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.030      ; 2.427      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[28]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.030      ; 2.427      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[29]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.030      ; 2.427      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[30]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.030      ; 2.427      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[31]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.030      ; 2.427      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.058      ; 2.455      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.058      ; 2.455      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.058      ; 2.455      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.058      ; 2.455      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.058      ; 2.455      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.058      ; 2.455      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.058      ; 2.455      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.058      ; 2.455      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.058      ; 2.455      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.058      ; 2.455      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.058      ; 2.455      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.058      ; 2.455      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.058      ; 2.455      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.058      ; 2.455      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT14 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.058      ; 2.455      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT15 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.058      ; 2.455      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT16 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.058      ; 2.455      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT17 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.058      ; 2.455      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT0  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.052      ; 2.449      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT1  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.052      ; 2.449      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT2  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.052      ; 2.449      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT3  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.052      ; 2.449      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT4  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.052      ; 2.449      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT5  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.052      ; 2.449      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT0  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.055      ; 2.452      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT1  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.055      ; 2.452      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT2  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.055      ; 2.452      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT3  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.055      ; 2.452      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT4  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.055      ; 2.452      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT5  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.055      ; 2.452      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT6  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.055      ; 2.452      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT7  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.055      ; 2.452      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT8  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.055      ; 2.452      ;
; 17.578 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT9  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.055      ; 2.452      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.744 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.896      ;
; 0.849 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.999      ;
; 0.849 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.999      ;
; 0.849 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.999      ;
; 0.849 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.999      ;
; 0.849 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.999      ;
; 0.849 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.999      ;
; 0.849 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.999      ;
; 0.849 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.999      ;
; 0.849 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.999      ;
; 0.849 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.999      ;
; 0.849 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.999      ;
; 0.849 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.999      ;
; 0.849 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.999      ;
; 0.849 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.999      ;
; 0.849 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.999      ;
; 0.849 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.999      ;
; 0.864 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.016      ;
; 0.969 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.119      ;
; 0.969 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.119      ;
; 0.969 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.119      ;
; 0.969 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.119      ;
; 0.969 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.119      ;
; 0.969 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.119      ;
; 0.969 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.119      ;
; 0.969 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.119      ;
; 0.969 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.119      ;
; 0.969 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.119      ;
; 0.969 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.119      ;
; 0.969 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.119      ;
; 0.969 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.119      ;
; 0.969 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.119      ;
; 0.969 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.119      ;
; 0.969 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.119      ;
; 0.972 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a0                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 1.165      ;
; 0.972 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a1                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 1.165      ;
; 0.972 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a2                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 1.165      ;
; 0.972 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a3                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 1.165      ;
; 0.972 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a4                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 1.165      ;
; 0.972 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a5                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 1.165      ;
; 0.973 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.165      ;
; 0.973 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.165      ;
; 0.973 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.165      ;
; 0.973 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_ata1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.165      ;
; 0.973 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_ata1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.165      ;
; 0.973 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_ata1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.165      ;
; 0.974 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a0                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.166      ;
; 0.974 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a1                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.166      ;
; 0.974 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a2                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.166      ;
; 0.974 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a3                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.166      ;
; 0.974 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a4                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.166      ;
; 0.974 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a5                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.166      ;
; 0.974 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a6                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.166      ;
; 0.978 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a0                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.170      ;
; 0.978 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a1                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.170      ;
; 0.978 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a2                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.170      ;
; 0.978 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a3                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.170      ;
; 0.978 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a4                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.170      ;
; 0.978 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a5                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.170      ;
; 0.978 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a6                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.170      ;
; 0.978 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a7                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.170      ;
; 0.978 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a8                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.170      ;
; 1.097 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.049      ; 1.284      ;
; 1.097 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.049      ; 1.284      ;
; 1.097 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.049      ; 1.284      ;
; 1.097 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.060      ; 1.295      ;
; 1.097 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.060      ; 1.295      ;
; 1.097 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.060      ; 1.295      ;
; 1.099 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a0                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.283      ;
; 1.099 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a1                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.283      ;
; 1.102 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.045      ; 1.285      ;
; 1.102 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.045      ; 1.285      ;
; 1.102 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.045      ; 1.285      ;
; 1.104 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a0                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.288      ;
; 1.104 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a1                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.288      ;
; 1.104 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a2                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.288      ;
; 1.104 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a3                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.288      ;
; 1.114 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a0                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.043      ; 1.295      ;
; 1.114 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a1                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.043      ; 1.295      ;
; 1.114 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a2                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.043      ; 1.295      ;
; 1.114 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a3                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.043      ; 1.295      ;
; 1.114 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a4                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.043      ; 1.295      ;
; 1.114 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a5                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.043      ; 1.295      ;
; 1.114 ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.265      ;
; 1.128 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.280      ;
; 1.219 ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.368      ;
; 1.219 ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.368      ;
; 1.219 ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.368      ;
; 1.219 ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.368      ;
; 1.219 ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.368      ;
; 1.219 ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.368      ;
; 1.219 ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.368      ;
; 1.219 ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.368      ;
; 1.219 ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.368      ;
; 1.219 ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.368      ;
; 1.219 ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.368      ;
; 1.219 ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.368      ;
; 1.219 ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.368      ;
; 1.219 ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.368      ;
; 1.219 ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.368      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.550 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.692      ;
; 1.550 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_in_d1                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.692      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 1.783      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 1.783      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 1.783      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 1.783      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 1.783      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 1.783      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 1.783      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 1.783      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 1.783      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 1.783      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 1.783      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 1.783      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 1.784      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.008      ; 1.787      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_1~16_OTERM185                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 1.783      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 1.783      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 1.784      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 1.783      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 1.783      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 1.783      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 1.783      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 1.784      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 1.784      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 1.784      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 1.784      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 1.784      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 1.784      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.779      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_1~16_OTERM183                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.780      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 1.784      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 1.784      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.788      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[8]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.034     ; 1.745      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[8]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.033     ; 1.746      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[8]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 1.753      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[8]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.025     ; 1.754      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 1.782      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 1.782      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[7]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.033     ; 1.746      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[7]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 1.747      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[7]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 1.753      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[7]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 1.753      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 1.783      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 1.783      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 1.782      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 1.782      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.034     ; 1.745      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 1.748      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 1.748      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 1.748      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[6]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.033     ; 1.746      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[6]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.033     ; 1.746      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.029     ; 1.750      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.029     ; 1.750      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.024     ; 1.755      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.024     ; 1.755      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[6]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 1.753      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[6]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.025     ; 1.754      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 1.782      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 1.782      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.034     ; 1.745      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 1.748      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 1.748      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 1.748      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.034     ; 1.745      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.033     ; 1.746      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.029     ; 1.750      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.024     ; 1.755      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 1.753      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.025     ; 1.754      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 1.784      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 1.782      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 1.782      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 1.748      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 1.748      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.034     ; 1.745      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[4]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.033     ; 1.746      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.029     ; 1.750      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.024     ; 1.755      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.024     ; 1.755      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.029     ; 1.750      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.025     ; 1.754      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[4]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 1.753      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.779      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.779      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.779      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.779      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.780      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.780      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 1.748      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 1.748      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 1.747      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.751      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.751      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 1.748      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.033     ; 1.746      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.033     ; 1.746      ;
; 1.627 ; Reset_Delay:u2|oRST_0                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.029     ; 1.750      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0                            ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0                            ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1                            ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1                            ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2                            ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2                            ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3                            ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3                            ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4                            ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4                            ;
+-------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[0]'                                                                                                        ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                         ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamHasControl|clk            ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamHasControl|clk            ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamNOP|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamNOP|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadCamMode|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadCamMode|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadNiosMode|clk             ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadNiosMode|clk             ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosHasControl|clk           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosHasControl|clk           ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosNOP|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosNOP|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|inclk[0]                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|inclk[0]                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|outclk                     ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|outclk                     ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_bht_data[0]                                                                                                               ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_bht_data[0]                                                                                                               ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_bht_data[1]                                                                                                               ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_bht_data[1]                                                                                                               ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg1         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg1         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg2         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg2         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg3         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg3         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg4         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg4         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg5         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg5         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg6         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg6         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg7         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg7         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_datain_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_datain_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_datain_reg1          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_datain_reg1          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_memory_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_memory_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_we_reg               ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_we_reg               ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg1         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg1         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg2         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg2         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg3         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg3         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg4         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg4         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg5         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg5         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg6         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg6         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg7         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg7         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_re_reg               ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_re_reg               ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a1~porta_memory_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a1~porta_memory_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ram_block1a0~portb_address_reg5 ;
+-------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; SwitchControl                      ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; SwitchControl                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; SwitchControl|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; SwitchControl|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+-------+------------+----------------------------------+
; SW[*]        ; CLOCK_50   ; 2.480 ; 2.480 ; Rise       ; CLOCK_50                         ;
;  SW[17]      ; CLOCK_50   ; 2.480 ; 2.480 ; Rise       ; CLOCK_50                         ;
; KEY[*]       ; CLOCK_50   ; 5.027 ; 5.027 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  KEY[1]      ; CLOCK_50   ; 5.027 ; 5.027 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.756 ; 4.756 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 4.360 ; 4.360 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 4.301 ; 4.301 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.456 ; 4.456 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.445 ; 4.445 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.468 ; 4.468 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.265 ; 4.265 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.526 ; 4.526 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.756 ; 4.756 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.630 ; 4.630 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.652 ; 4.652 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.625 ; 4.625 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.751 ; 4.751 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.628 ; 4.628 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.631 ; 4.631 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.494 ; 4.494 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 4.576 ; 4.576 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SW[*]        ; CLOCK_50   ; 1.861 ; 1.861 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SW[0]       ; CLOCK_50   ; 1.861 ; 1.861 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 4.204 ; 4.204 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.462 ; 3.462 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.499 ; 3.499 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.468 ; 3.468 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.571 ; 3.571 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.519 ; 3.519 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.614 ; 3.614 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.506 ; 3.506 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.518 ; 3.518 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.617 ; 3.617 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.577 ; 3.577 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.513 ; 3.513 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.547 ; 3.547 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.081 ; 4.081 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.204 ; 4.204 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.134 ; 4.134 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+-------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; SW[*]        ; CLOCK_50   ; -2.360 ; -2.360 ; Rise       ; CLOCK_50                         ;
;  SW[17]      ; CLOCK_50   ; -2.360 ; -2.360 ; Rise       ; CLOCK_50                         ;
; KEY[*]       ; CLOCK_50   ; -3.908 ; -3.908 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  KEY[1]      ; CLOCK_50   ; -3.908 ; -3.908 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -3.735 ; -3.735 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -3.976 ; -3.976 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -4.056 ; -4.056 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -4.000 ; -4.000 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -4.029 ; -4.029 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -3.941 ; -3.941 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -3.902 ; -3.902 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -3.913 ; -3.913 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -3.891 ; -3.891 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -3.735 ; -3.735 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -3.815 ; -3.815 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -3.804 ; -3.804 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -3.895 ; -3.895 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -3.835 ; -3.835 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -3.739 ; -3.739 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -3.818 ; -3.818 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -3.795 ; -3.795 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SW[*]        ; CLOCK_50   ; -1.436 ; -1.436 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SW[0]       ; CLOCK_50   ; -1.436 ; -1.436 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; -3.342 ; -3.342 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -3.342 ; -3.342 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -3.379 ; -3.379 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -3.348 ; -3.348 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -3.451 ; -3.451 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -3.399 ; -3.399 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -3.494 ; -3.494 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -3.386 ; -3.386 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -3.398 ; -3.398 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -3.497 ; -3.497 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -3.457 ; -3.457 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -3.393 ; -3.393 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -3.427 ; -3.427 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -3.961 ; -3.961 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -4.084 ; -4.084 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -4.014 ; -4.014 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; -0.004 ; -0.004 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; -0.054 ; -0.054 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; -0.049 ; -0.049 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; -0.038 ; -0.038 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; -0.075 ; -0.075 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; -0.004 ; -0.004 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; -0.030 ; -0.030 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; -0.107 ; -0.107 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; -0.110 ; -0.110 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; -0.087 ; -0.087 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; -0.053 ; -0.053 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; -0.074 ; -0.074 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; -0.113 ; -0.113 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; -0.053 ; -0.053 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 0.087  ; 0.087  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 0.370  ; 0.370  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.846 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 0.232  ; 0.232  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 0.104  ; 0.104  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 0.357  ; 0.357  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 0.064  ; 0.064  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 0.369  ; 0.369  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.846 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 3.912  ; 3.912  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[16]    ; CLOCK_50   ; 1.997  ; 1.997  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[17]    ; CLOCK_50   ; 3.222  ; 3.222  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[24]    ; CLOCK_50   ; 3.912  ; 3.912  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 5.190  ; 5.190  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 4.879  ; 4.879  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 5.190  ; 5.190  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 5.079  ; 5.079  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 4.940  ; 4.940  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 5.014  ; 5.014  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 4.957  ; 4.957  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 4.861  ; 4.861  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 5.077  ; 5.077  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 4.837  ; 4.837  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 4.540  ; 4.540  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 4.792  ; 4.792  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 4.823  ; 4.823  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 5.098  ; 5.098  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 4.737  ; 4.737  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 4.816  ; 4.816  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 4.515  ; 4.515  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 4.897  ; 4.897  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 4.689  ; 4.689  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 4.358  ; 4.358  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 3.260  ; 3.260  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 3.260  ; 3.260  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 2.862  ; 2.862  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 2.886  ; 2.886  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 3.074  ; 3.074  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 3.237  ; 3.237  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 3.125  ; 3.125  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.888  ; 2.888  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 3.104  ; 3.104  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 3.125  ; 3.125  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.810  ; 2.810  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.933  ; 2.933  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.071  ; 3.071  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.061  ; 3.061  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 2.985  ; 2.985  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.856  ; 2.856  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 5.153  ; 5.153  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 5.099  ; 5.099  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 5.143  ; 5.143  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 5.360  ; 5.360  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; VGA_CLK        ; CLOCK_50   ; 3.597  ; 3.597  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.763  ; 2.763  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.361  ; 2.361  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.358  ; 2.358  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.368  ; 2.368  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.418  ; 2.418  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.401  ; 2.401  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.460  ; 2.460  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.387  ; 2.387  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.763  ; 2.763  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.634  ; 2.634  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.441  ; 2.441  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.524  ; 2.524  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.386  ; 2.386  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_50   ; 2.542  ; 2.542  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_50   ; 2.421  ; 2.421  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.103  ; 3.103  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_50   ; 2.739  ; 2.739  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 4.498  ; 4.498  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 4.147  ; 4.147  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 4.173  ; 4.173  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 4.259  ; 4.259  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 4.254  ; 4.254  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 4.209  ; 4.209  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 4.047  ; 4.047  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 4.271  ; 4.271  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 4.229  ; 4.229  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 4.093  ; 4.093  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 4.365  ; 4.365  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 4.391  ; 4.391  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 4.286  ; 4.286  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 4.102  ; 4.102  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 4.067  ; 4.067  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 4.199  ; 4.199  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 4.498  ; 4.498  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_50   ; 3.048  ; 3.048  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.087  ; 3.087  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_50   ; 3.008  ; 3.008  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.096  ; 3.096  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; -0.294 ; -0.294 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; -0.230 ; -0.230 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; -0.230 ; -0.230 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; -0.294 ; -0.294 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; -0.125 ; -0.125 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; -0.263 ; -0.263 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; -0.293 ; -0.293 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; -0.157 ; -0.157 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; -0.153 ; -0.153 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; -0.134 ; -0.134 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; -0.100 ; -0.100 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; -0.086 ; -0.086 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; -0.156 ; -0.156 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; -0.053 ; -0.053 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 0.087  ; 0.087  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 0.020  ; 0.020  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.846 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 0.231  ; 0.231  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 0.020  ; 0.020  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; -0.002 ; -0.002 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; -0.020 ; -0.020 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 0.020  ; 0.020  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.846 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 1.997  ; 1.997  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[16]    ; CLOCK_50   ; 1.997  ; 1.997  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[17]    ; CLOCK_50   ; 3.222  ; 3.222  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[24]    ; CLOCK_50   ; 3.912  ; 3.912  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 2.919  ; 2.919  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.437  ; 3.437  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.439  ; 3.439  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.333  ; 3.333  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.153  ; 3.153  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 3.738  ; 3.738  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.677  ; 3.677  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.393  ; 3.393  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.686  ; 3.686  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.442  ; 3.442  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.273  ; 3.273  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 3.315  ; 3.315  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.344  ; 3.344  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.711  ; 3.711  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.262  ; 3.262  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.359  ; 3.359  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 2.919  ; 2.919  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.351  ; 3.351  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.266  ; 3.266  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 3.456  ; 3.456  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.810  ; 2.810  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 3.260  ; 3.260  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 2.862  ; 2.862  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 2.886  ; 2.886  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 3.074  ; 3.074  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 3.237  ; 3.237  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 3.125  ; 3.125  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.888  ; 2.888  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 3.104  ; 3.104  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 3.125  ; 3.125  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.810  ; 2.810  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.933  ; 2.933  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.071  ; 3.071  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.061  ; 3.061  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 2.985  ; 2.985  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.856  ; 2.856  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 3.170  ; 3.170  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 3.479  ; 3.479  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 3.100  ; 3.100  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 3.548  ; 3.548  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; VGA_CLK        ; CLOCK_50   ; 3.597  ; 3.597  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.225  ; 2.225  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.225  ; 2.225  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.227  ; 2.227  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.326  ; 2.326  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.286  ; 2.286  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.353  ; 2.353  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.245  ; 2.245  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.255  ; 2.255  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.256  ; 2.256  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.408  ; 2.408  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.383  ; 2.383  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.358  ; 2.358  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.338  ; 2.338  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_50   ; 2.385  ; 2.385  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_50   ; 2.398  ; 2.398  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.734  ; 2.734  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_50   ; 2.717  ; 2.717  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.979  ; 2.979  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.184  ; 3.184  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 3.098  ; 3.098  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 3.090  ; 3.090  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.069  ; 3.069  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 3.214  ; 3.214  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.979  ; 2.979  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 3.074  ; 3.074  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 3.116  ; 3.116  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 3.079  ; 3.079  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.131  ; 3.131  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.130  ; 3.130  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.996  ; 2.996  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.124  ; 3.124  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.095  ; 3.095  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.136  ; 3.136  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 3.120  ; 3.120  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_50   ; 3.035  ; 3.035  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.579  ; 2.579  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_50   ; 2.995  ; 2.995  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.609  ; 2.609  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UART_RXD   ; UART_TXD    ; 4.670 ;    ;    ; 4.670 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UART_RXD   ; UART_TXD    ; 4.670 ;    ;    ; 4.670 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------+
; Output Enable Times                                                                      ;
+--------------+------------+-------+------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 5.040 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.155 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.165 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.060 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.040 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.212 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.212 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.212 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.236 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.445 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.445 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.445 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.445 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.350 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.350 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.438 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.438 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 2.590 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.590 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.620 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.620 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.738 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.738 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.738 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.738 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.783 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.753 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.783 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.783 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.782 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.782 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.792 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.792 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.767 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                              ;
+--------------+------------+-------+------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 3.228 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.343 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.353 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.248 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.228 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.400 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.400 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.400 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.424 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 3.633 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.633 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.633 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.633 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.538 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.538 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.626 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.626 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 2.495 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.495 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.525 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.525 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.643 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.643 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.643 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.643 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.688 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.658 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.688 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.688 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.687 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.687 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.697 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.697 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.672 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 5.040     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.155     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.165     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.060     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.040     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.212     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.212     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.212     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.236     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.445     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.445     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.445     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.445     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.350     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.350     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.438     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.438     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 2.590     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.590     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.620     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.620     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.738     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.738     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.738     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.738     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.783     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.753     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.783     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.783     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.782     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.782     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.792     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.792     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.767     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 3.228     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.343     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.353     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.248     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.228     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.400     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.400     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.400     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.424     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 3.633     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.633     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.633     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.633     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.538     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.538     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.626     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.626     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 2.495     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.495     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.525     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.525     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.643     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.643     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.643     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.643     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.688     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.658     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.688     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.688     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.687     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.687     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.697     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.697     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.672     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                          ;
+-----------------------------------+-------+-------+----------+---------+---------------------+
; Clock                             ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                  ; 4.211 ; 0.215 ; 2.014    ; 0.744   ; 2.620               ;
;  CLOCK_50                         ; N/A   ; N/A   ; N/A      ; N/A     ; 9.000               ;
;  altera_reserved_tck              ; N/A   ; N/A   ; N/A      ; N/A     ; 97.778              ;
;  unew|altpll_component|pll|clk[0] ; 4.324 ; 0.215 ; N/A      ; N/A     ; 4.000               ;
;  unew|altpll_component|pll|clk[1] ; 7.069 ; 0.215 ; 6.131    ; 0.744   ; 7.873               ;
;  unew|altpll_component|pll|clk[2] ; 4.211 ; 0.215 ; 2.014    ; 1.550   ; 2.620               ;
; Design-wide TNS                   ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                         ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck              ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  unew|altpll_component|pll|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  unew|altpll_component|pll|clk[1] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  unew|altpll_component|pll|clk[2] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-----------------------------------+-------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+-------+------------+----------------------------------+
; SW[*]        ; CLOCK_50   ; 4.241 ; 4.241 ; Rise       ; CLOCK_50                         ;
;  SW[17]      ; CLOCK_50   ; 4.241 ; 4.241 ; Rise       ; CLOCK_50                         ;
; KEY[*]       ; CLOCK_50   ; 9.068 ; 9.068 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  KEY[1]      ; CLOCK_50   ; 9.068 ; 9.068 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 8.624 ; 8.624 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 7.616 ; 7.616 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 7.437 ; 7.437 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 7.832 ; 7.832 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 7.732 ; 7.732 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 7.919 ; 7.919 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 7.450 ; 7.450 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 8.059 ; 8.059 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 8.624 ; 8.624 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 8.333 ; 8.333 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 8.393 ; 8.393 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 8.231 ; 8.231 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 8.498 ; 8.498 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 8.312 ; 8.312 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 8.358 ; 8.358 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 7.988 ; 7.988 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 8.225 ; 8.225 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SW[*]        ; CLOCK_50   ; 3.464 ; 3.464 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SW[0]       ; CLOCK_50   ; 3.464 ; 3.464 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 7.155 ; 7.155 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.801 ; 5.801 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.839 ; 5.839 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.789 ; 5.789 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.982 ; 5.982 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.894 ; 5.894 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.026 ; 6.026 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.873 ; 5.873 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.848 ; 5.848 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.018 ; 6.018 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.950 ; 5.950 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.839 ; 5.839 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.916 ; 5.916 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.948 ; 6.948 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 7.155 ; 7.155 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.875 ; 6.875 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+-------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; SW[*]        ; CLOCK_50   ; -2.360 ; -2.360 ; Rise       ; CLOCK_50                         ;
;  SW[17]      ; CLOCK_50   ; -2.360 ; -2.360 ; Rise       ; CLOCK_50                         ;
; KEY[*]       ; CLOCK_50   ; -3.908 ; -3.908 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  KEY[1]      ; CLOCK_50   ; -3.908 ; -3.908 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -3.735 ; -3.735 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -3.976 ; -3.976 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -4.056 ; -4.056 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -4.000 ; -4.000 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -4.029 ; -4.029 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -3.941 ; -3.941 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -3.902 ; -3.902 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -3.913 ; -3.913 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -3.891 ; -3.891 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -3.735 ; -3.735 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -3.815 ; -3.815 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -3.804 ; -3.804 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -3.895 ; -3.895 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -3.835 ; -3.835 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -3.739 ; -3.739 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -3.818 ; -3.818 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -3.795 ; -3.795 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SW[*]        ; CLOCK_50   ; -1.436 ; -1.436 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SW[0]       ; CLOCK_50   ; -1.436 ; -1.436 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; -3.342 ; -3.342 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -3.342 ; -3.342 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -3.379 ; -3.379 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -3.348 ; -3.348 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -3.451 ; -3.451 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -3.399 ; -3.399 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -3.494 ; -3.494 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -3.386 ; -3.386 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -3.398 ; -3.398 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -3.497 ; -3.497 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -3.457 ; -3.457 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -3.393 ; -3.393 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -3.427 ; -3.427 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -3.961 ; -3.961 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -4.084 ; -4.084 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -4.014 ; -4.014 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 3.179  ; 3.179  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.124  ; 3.124  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.124  ; 3.124  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.144  ; 3.144  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.968  ; 2.968  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.179  ; 3.179  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.152  ; 3.152  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.964  ; 2.964  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.959  ; 2.959  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.028  ; 3.028  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.012  ; 3.012  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 2.998  ; 2.998  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 3.300  ; 3.300  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.994  ; 3.994  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.132 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 3.649  ; 3.649  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 3.317  ; 3.317  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.979  ; 3.979  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 3.277  ; 3.277  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.974  ; 3.974  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.132 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 8.012  ; 8.012  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[16]    ; CLOCK_50   ; 3.983  ; 3.983  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[17]    ; CLOCK_50   ; 6.410  ; 6.410  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[24]    ; CLOCK_50   ; 8.012  ; 8.012  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 10.747 ; 10.747 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 10.160 ; 10.160 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 10.747 ; 10.747 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 10.645 ; 10.645 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 10.314 ; 10.314 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 10.493 ; 10.493 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 10.381 ; 10.381 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 10.060 ; 10.060 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 10.433 ; 10.433 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 9.988  ; 9.988  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 9.424  ; 9.424  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 10.023 ; 10.023 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 10.086 ; 10.086 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 10.441 ; 10.441 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 9.758  ; 9.758  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 10.086 ; 10.086 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 9.403  ; 9.403  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 10.219 ; 10.219 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 9.803  ; 9.803  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 9.039  ; 9.039  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 6.444  ; 6.444  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 6.337  ; 6.337  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 5.559  ; 5.559  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 5.656  ; 5.656  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 6.133  ; 6.133  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 5.860  ; 5.860  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 6.444  ; 6.444  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 6.267  ; 6.267  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 5.786  ; 5.786  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 6.165  ; 6.165  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 6.234  ; 6.234  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 5.509  ; 5.509  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 5.825  ; 5.825  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 6.103  ; 6.103  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 6.078  ; 6.078  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 5.831  ; 5.831  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 5.610  ; 5.610  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 10.775 ; 10.775 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 10.674 ; 10.674 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 10.733 ; 10.733 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 11.064 ; 11.064 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; VGA_CLK        ; CLOCK_50   ; 6.965  ; 6.965  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 5.671  ; 5.671  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 4.870  ; 4.870  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 4.862  ; 4.862  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 4.873  ; 4.873  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 4.937  ; 4.937  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 4.911  ; 4.911  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 5.073  ; 5.073  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 4.899  ; 4.899  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 5.671  ; 5.671  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.375  ; 5.375  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 4.996  ; 4.996  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 5.194  ; 5.194  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 4.907  ; 4.907  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_50   ; 5.197  ; 5.197  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_50   ; 4.914  ; 4.914  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_50   ; 6.422  ; 6.422  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_50   ; 5.575  ; 5.575  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 9.499  ; 9.499  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 8.731  ; 8.731  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 8.752  ; 8.752  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 8.933  ; 8.933  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 8.919  ; 8.919  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 8.833  ; 8.833  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 8.455  ; 8.455  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 8.967  ; 8.967  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 8.898  ; 8.898  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 8.610  ; 8.610  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 9.197  ; 9.197  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 9.213  ; 9.213  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 8.989  ; 8.989  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 8.613  ; 8.613  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 8.485  ; 8.485  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 8.857  ; 8.857  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 9.499  ; 9.499  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_50   ; 6.283  ; 6.283  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_50   ; 6.404  ; 6.404  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_50   ; 6.243  ; 6.243  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_50   ; 6.398  ; 6.398  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; -0.294 ; -0.294 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; -0.230 ; -0.230 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; -0.230 ; -0.230 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; -0.294 ; -0.294 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; -0.125 ; -0.125 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; -0.263 ; -0.263 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; -0.293 ; -0.293 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; -0.157 ; -0.157 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; -0.153 ; -0.153 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; -0.134 ; -0.134 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; -0.100 ; -0.100 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; -0.086 ; -0.086 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; -0.156 ; -0.156 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; -0.053 ; -0.053 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 0.087  ; 0.087  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 0.020  ; 0.020  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.846 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 0.231  ; 0.231  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 0.020  ; 0.020  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; -0.002 ; -0.002 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; -0.020 ; -0.020 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 0.020  ; 0.020  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.846 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 1.997  ; 1.997  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[16]    ; CLOCK_50   ; 1.997  ; 1.997  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[17]    ; CLOCK_50   ; 3.222  ; 3.222  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[24]    ; CLOCK_50   ; 3.912  ; 3.912  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 2.919  ; 2.919  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.437  ; 3.437  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.439  ; 3.439  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.333  ; 3.333  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.153  ; 3.153  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 3.738  ; 3.738  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.677  ; 3.677  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.393  ; 3.393  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.686  ; 3.686  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.442  ; 3.442  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.273  ; 3.273  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 3.315  ; 3.315  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.344  ; 3.344  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.711  ; 3.711  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.262  ; 3.262  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.359  ; 3.359  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 2.919  ; 2.919  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.351  ; 3.351  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.266  ; 3.266  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 3.456  ; 3.456  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.810  ; 2.810  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 3.260  ; 3.260  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 2.862  ; 2.862  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 2.886  ; 2.886  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 3.074  ; 3.074  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 3.237  ; 3.237  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 3.125  ; 3.125  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.888  ; 2.888  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 3.104  ; 3.104  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 3.125  ; 3.125  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.810  ; 2.810  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.933  ; 2.933  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.071  ; 3.071  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.061  ; 3.061  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 2.985  ; 2.985  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.856  ; 2.856  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 3.170  ; 3.170  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 3.479  ; 3.479  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 3.100  ; 3.100  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 3.548  ; 3.548  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; VGA_CLK        ; CLOCK_50   ; 3.597  ; 3.597  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.225  ; 2.225  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.225  ; 2.225  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.227  ; 2.227  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.326  ; 2.326  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.286  ; 2.286  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.353  ; 2.353  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.245  ; 2.245  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.255  ; 2.255  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.256  ; 2.256  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.408  ; 2.408  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.383  ; 2.383  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.358  ; 2.358  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.338  ; 2.338  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_50   ; 2.385  ; 2.385  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_50   ; 2.398  ; 2.398  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.734  ; 2.734  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_50   ; 2.717  ; 2.717  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.979  ; 2.979  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.184  ; 3.184  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 3.098  ; 3.098  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 3.090  ; 3.090  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.069  ; 3.069  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 3.214  ; 3.214  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.979  ; 2.979  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 3.074  ; 3.074  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 3.116  ; 3.116  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 3.079  ; 3.079  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.131  ; 3.131  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.130  ; 3.130  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.996  ; 2.996  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.124  ; 3.124  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.095  ; 3.095  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.136  ; 3.136  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 3.120  ; 3.120  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_50   ; 3.035  ; 3.035  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.579  ; 2.579  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_50   ; 2.995  ; 2.995  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.609  ; 2.609  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UART_RXD   ; UART_TXD    ; 8.016 ;    ;    ; 8.016 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UART_RXD   ; UART_TXD    ; 4.670 ;    ;    ; 4.670 ;
+------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                 ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; CLOCK_50                         ; unew|altpll_component|pll|clk[0] ; 6        ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10       ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 335417   ; 64       ; 224      ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 35       ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 345      ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 35826    ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                  ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; CLOCK_50                         ; unew|altpll_component|pll|clk[0] ; 6        ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10       ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 335417   ; 64       ; 224      ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 35       ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 345      ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 35826    ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                              ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 7095     ; 0        ; 32       ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 426      ; 0        ; 4        ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 260      ; 69       ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                               ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 7095     ; 0        ; 32       ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 426      ; 0        ; 4        ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 260      ; 69       ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 4     ; 4    ;
; Unconstrained Input Ports       ; 53    ; 53   ;
; Unconstrained Input Port Paths  ; 177   ; 177  ;
; Unconstrained Output Ports      ; 198   ; 198  ;
; Unconstrained Output Port Paths ; 1066  ; 1066 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun May 05 00:50:42 2013
Info: Command: quartus_sta niosControl3CamOnly -c DE2_D5M
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Evaluating HDL-embedded SDC commands
    Info: Entity alt_jtag_atlantic
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_write}] -to [get_registers {*|alt_jtag_atlantic:*|read_write1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info: Entity altera_std_synchronizer
        Info: set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info: Entity dcfifo_m2o1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a* 
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info: set_clock_groups -asynchronous -group {altera_reserved_tck}
Info: Reading SDC File: 'DE2_D5M.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {unew|altpll_component|pll|inclk[0]} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name {unew|altpll_component|pll|clk[0]} {unew|altpll_component|pll|clk[0]}
    Info: create_generated_clock -source {unew|altpll_component|pll|inclk[0]} -duty_cycle 50.00 -name {unew|altpll_component|pll|clk[1]} {unew|altpll_component|pll|clk[1]}
    Info: create_generated_clock -source {unew|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {unew|altpll_component|pll|clk[2]} {unew|altpll_component|pll|clk[2]}
Warning: Node: GPIO_1[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: rClk[1] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: rClk[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Info: Analyzing Slow Model
Info: Worst-case setup slack is 4.211
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.211         0.000 unew|altpll_component|pll|clk[2] 
    Info:     4.324         0.000 unew|altpll_component|pll|clk[0] 
    Info:     7.069         0.000 unew|altpll_component|pll|clk[1] 
Info: Worst-case hold slack is 0.391
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.391         0.000 unew|altpll_component|pll|clk[0] 
    Info:     0.391         0.000 unew|altpll_component|pll|clk[1] 
    Info:     0.391         0.000 unew|altpll_component|pll|clk[2] 
Info: Worst-case recovery slack is 2.014
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.014         0.000 unew|altpll_component|pll|clk[2] 
    Info:     6.131         0.000 unew|altpll_component|pll|clk[1] 
Info: Worst-case removal slack is 1.428
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.428         0.000 unew|altpll_component|pll|clk[1] 
    Info:     2.756         0.000 unew|altpll_component|pll|clk[2] 
Info: Worst-case minimum pulse width slack is 2.620
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.620         0.000 unew|altpll_component|pll|clk[2] 
    Info:     4.000         0.000 unew|altpll_component|pll|clk[0] 
    Info:     7.873         0.000 unew|altpll_component|pll|clk[1] 
    Info:     9.000         0.000 CLOCK_50 
    Info:    97.778         0.000 altera_reserved_tck 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning: Node: GPIO_1[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: rClk[1] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: rClk[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Info: Worst-case setup slack is 5.486
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     5.486         0.000 unew|altpll_component|pll|clk[0] 
    Info:     7.205         0.000 unew|altpll_component|pll|clk[2] 
    Info:     8.637         0.000 unew|altpll_component|pll|clk[1] 
Info: Worst-case hold slack is 0.215
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.215         0.000 unew|altpll_component|pll|clk[0] 
    Info:     0.215         0.000 unew|altpll_component|pll|clk[1] 
    Info:     0.215         0.000 unew|altpll_component|pll|clk[2] 
Info: Worst-case recovery slack is 3.253
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.253         0.000 unew|altpll_component|pll|clk[2] 
    Info:     7.809         0.000 unew|altpll_component|pll|clk[1] 
Info: Worst-case removal slack is 0.744
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.744         0.000 unew|altpll_component|pll|clk[1] 
    Info:     1.550         0.000 unew|altpll_component|pll|clk[2] 
Info: Worst-case minimum pulse width slack is 2.620
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.620         0.000 unew|altpll_component|pll|clk[2] 
    Info:     4.000         0.000 unew|altpll_component|pll|clk[0] 
    Info:     7.873         0.000 unew|altpll_component|pll|clk[1] 
    Info:     9.000         0.000 CLOCK_50 
    Info:    97.778         0.000 altera_reserved_tck 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 408 megabytes
    Info: Processing ended: Sun May 05 00:51:19 2013
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:00:20


