
adm_c16.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003e14  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f8  08003fc0  08003fc0  00013fc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080040b8  080040b8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  080040b8  080040b8  000140b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080040c0  080040c0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080040c0  080040c0  000140c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080040c4  080040c4  000140c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080040c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          000007a0  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200007ac  200007ac  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .debug_line   0000d92a  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   0000f5fe  00000000  00000000  0002d966  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001d82  00000000  00000000  0003cf64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000ba0  00000000  00000000  0003ece8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000d98b2  00000000  00000000  0003f888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_ranges 00000ae8  00000000  00000000  00119140  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  00023b2f  00000000  00000000  00119c28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0013d757  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003104  00000000  00000000  0013d7a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	2000000c 	.word	0x2000000c
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08003fa8 	.word	0x08003fa8

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000010 	.word	0x20000010
 80001e8:	08003fa8 	.word	0x08003fa8

080001ec <asm_svc>:
@ Prototipo en "C":
@   void asm_svc (void)
@
.thumb_func
    asm_svc:
        svc 0
 80001ec:	df00      	svc	0
        bx lr
 80001ee:	4770      	bx	lr

080001f0 <asm_sum>:
@ Valor de retorno:
@   r0: resultado de la suma de firstOperand y secondOperand
@
.thumb_func
    asm_sum:
        add r0, r1  @ r0 = r0 + r1
 80001f0:	4408      	add	r0, r1
        bx lr       @ vuelve adonde fue llamada (especificamente, si "pc"
 80001f2:	4770      	bx	lr

080001f4 <asm_zeros>:
   r1: longitud (longitud)

*/
.thumb_func
	asm_zeros:
	    cbz r0, exit_1   			// Salto a la etiqueta exit si r0 es cero
 80001f4:	b130      	cbz	r0, 8000204 <exit_1>
	    cbz r1, exit_1   			// Salto a la etiqueta exit si r1 es cero
 80001f6:	b129      	cbz	r1, 8000204 <exit_1>
	    movs r3, #0    				// Carga el valor cero en el registro r3
 80001f8:	2300      	movs	r3, #0
	    mov r2, r1     				// Copia el valor de r1 en r2
 80001fa:	460a      	mov	r2, r1

080001fc <loop_1>:
	loop_1:
	    subs r2, #1    				// Decrementa el valor de r2 en uno
 80001fc:	3a01      	subs	r2, #1
	    str r3, [r0, r2, LSL #2]  	// Almacena el valor cero en la dirección de memoria calculada a partir de r0 y r2, multiplicada por cuatro debido a LSL #2
 80001fe:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
	    bne loop_1     				// Salta al loop si r2 no es cero
 8000202:	d1fb      	bne.n	80001fc <loop_1>

08000204 <exit_1>:
	exit_1:
	    bx lr          				// Retorno desde la función
 8000204:	4770      	bx	lr

08000206 <asm_productoEscalar32>:

*/

.thumb_func
    asm_productoEscalar32:
    	push {r4}				//guarda r4 en la pila
 8000206:	b410      	push	{r4}

08000208 <loop_2>:
    loop_2:
    	subs r2, #1 				//decrementamos la longitud
 8000208:	3a01      	subs	r2, #1
    	ldr r4, [r0, r2, LSL #2] 	//cargamos un valor de 32bits en el r4 y lo desplazamos
 800020a:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
    	mul r4, r4, r3 			 	//multiplica r4 por el escalar en r3
 800020e:	fb04 f403 	mul.w	r4, r4, r3
    	str r4, [r1, r2, LSL #2] 	//guardamos el resultado de la multiplicacion
 8000212:	f841 4022 	str.w	r4, [r1, r2, lsl #2]
    	bne loop_2
 8000216:	d1f7      	bne.n	8000208 <loop_2>
    	pop {r4}					//restaura los valores previos de los registros
 8000218:	bc10      	pop	{r4}
        bx lr
 800021a:	4770      	bx	lr

0800021c <asm_productoEscalar16>:

*/
//NOTA EL H INDICA EL THUMB de 16bits
.thumb_func
    asm_productoEscalar16:
    	push {r4}			   		//guardo r4 en pila
 800021c:	b410      	push	{r4}

0800021e <loop_3>:
    loop_3:
    	ldrh r4, [r0, r2, LSL #1] 	//cargamos un valor de 32bits en el r4 y lo desplazamos
 800021e:	f830 4012 	ldrh.w	r4, [r0, r2, lsl #1]
    	mul r4, r4, r3 			 	//multiplica r4 por el escalar en r3
 8000222:	fb04 f403 	mul.w	r4, r4, r3
    	strh r4, [r1, r2, LSL #1] 	//guardamos el resultado de la multiplicacion
 8000226:	f821 4012 	strh.w	r4, [r1, r2, lsl #1]
    	subs r2, #1 				//decrementamos la longitud
 800022a:	3a01      	subs	r2, #1
    	bne loop_2
 800022c:	d1ec      	bne.n	8000208 <loop_2>
    	pop {r4}					//restaura los valores previos de los registros
 800022e:	bc10      	pop	{r4}
        bx lr
 8000230:	4770      	bx	lr

08000232 <asm_productoEscalar12>:
	r3: escalar a multiplicar

*/
.thumb_func
asm_productoEscalar12:
	    push {r4,r5}              		// Guardar registros en la pila
 8000232:	b430      	push	{r4, r5}

08000234 <loop_4>:
	loop_4:
	    ldrh r4, [r0, r2, LSL #1]   // Cargar valor de medio palabra (16 bits) en r4
 8000234:	f830 4012 	ldrh.w	r4, [r0, r2, lsl #1]
	    mul r5, r4, r3              // Multiplicar r4 por el escalar r3 y lo tiro en r5
 8000238:	fb04 f503 	mul.w	r5, r4, r3
	    usat r4, #12, r5               // Saturar el resultado a 12 bits
 800023c:	f385 040c 	usat	r4, #12, r5
	    strh r4, [r1, r2, LSL #1]   // Almacenar el resultado en memoria
 8000240:	f821 4012 	strh.w	r4, [r1, r2, lsl #1]
	    subs r2, #1                 // Decrementar r2
 8000244:	3a01      	subs	r2, #1
	    bne loop_4                  // Mientras r2 > 0
 8000246:	d1f5      	bne.n	8000234 <loop_4>
	    pop {r4,r5}               		// Recuperar registros y retornar
 8000248:	bc30      	pop	{r4, r5}
	    bx lr
 800024a:	4770      	bx	lr

0800024c <asm_filtroVentana10>:
prototipo: void filtroVentana10(uint16_t * vectorIn, uint16_t * vectorOut, uint32_t longitudVectorIn);

*/
.thumb_func
asm_filtroVentana10:
    push {r4, r5, r6}           // Guardar registros en la pila
 800024c:	b470      	push	{r4, r5, r6}
    mov r6, #10                 // Longitud de la ventana
 800024e:	f04f 060a 	mov.w	r6, #10
    mov r5, r2                  // Puntero al vector de entrada
 8000252:	4615      	mov	r5, r2
    mov r4, r1                  // Puntero al vector de salida
 8000254:	460c      	mov	r4, r1
    ldr r3, [r5], #2            // Cargar primer valor de entrada
 8000256:	f855 3b02 	ldr.w	r3, [r5], #2
    movs r2, #0                 // Inicializar sumatoria a cero
 800025a:	2200      	movs	r2, #0
    mov r1, r6                  // Inicializar contador a longitud de ventana
 800025c:	4631      	mov	r1, r6
    mov r0, r1                  // Guardar longitud de ventana en r0
 800025e:	4608      	mov	r0, r1

08000260 <loop_5>:
loop_5:
    ldrh r1, [r5], #2           // Cargar siguiente valor de entrada
 8000260:	f835 1b02 	ldrh.w	r1, [r5], #2
    adds r2, r2, r1             // Sumar valor a la sumatoria
 8000264:	1852      	adds	r2, r2, r1
    subs r1, r2, r3             // Restar primer valor de la ventana
 8000266:	1ad1      	subs	r1, r2, r3
    strh r1, [r4], #2           // Guardar resultado en vector de salida
 8000268:	f824 1b02 	strh.w	r1, [r4], #2
    mov r3, r2                  // Actualizar primer valor de la ventana
 800026c:	4613      	mov	r3, r2
    subs r0, r0, #1             // Decrementar contador
 800026e:	3801      	subs	r0, #1
    bne loop_5                  // Repetir mientras contador no sea cero
 8000270:	d1f6      	bne.n	8000260 <loop_5>
    pop {r4, r5, r6, pc}        // Recuperar registros y retornar
 8000272:	bd70      	pop	{r4, r5, r6, pc}
    bx lr
 8000274:	4770      	bx	lr

08000276 <asm_pack32to16>:
prototipo: void pack32to16 (int32_t * vectorIn, int16_t *vectorOut, uint32_t longitud);

*/
.thumb_func
asm_pack32to16:
    push {r4, r5}               	// Guardar registros en la pila
 8000276:	b430      	push	{r4, r5}
    mov r4, r0                      // Puntero al vector de entrada (32 bits)
 8000278:	4604      	mov	r4, r0
    mov r5, r1                      // Puntero al vector de salida (16 bits)
 800027a:	460d      	mov	r5, r1
    mov r0, r2                      // Longitud del vector
 800027c:	4610      	mov	r0, r2

0800027e <loop_6>:
loop_6:
    ldr r1, [r4], #4                // Cargar valor de 32 bits
 800027e:	f854 1b04 	ldr.w	r1, [r4], #4
    movs r1, r1, LSR #16            // Desplazar valor de 32 bits a la derecha para obtener 16 bits
 8000282:	0c09      	lsrs	r1, r1, #16
    strh r1, [r5], #2               // Almacenar valor de 16 bits en vector de salida
 8000284:	f825 1b02 	strh.w	r1, [r5], #2
    subs r0, r0, #1                 // Decrementar contador
 8000288:	3801      	subs	r0, #1
    bne loop_6                      // Repetir mientras contador no sea cero
 800028a:	d1f8      	bne.n	800027e <loop_6>
    pop {r4, r5}                    // Recuperar registros y retornar
 800028c:	bc30      	pop	{r4, r5}
    bx lr
 800028e:	4770      	bx	lr

08000290 <asm_max32>:
retorno la posicion int32
*/

.thumb_func
asm_max32:
    push {r4}
 8000290:	b410      	push	{r4}
    sub r1, #1
 8000292:	f1a1 0101 	sub.w	r1, r1, #1
    ldr r2, [r0, r1, LSL #2]    // Se guarda el primer valor para comparar
 8000296:	f850 2021 	ldr.w	r2, [r0, r1, lsl #2]
    mov r3, r1                 // Se guarda el índice
 800029a:	460b      	mov	r3, r1
    subs r1, #1
 800029c:	3901      	subs	r1, #1

0800029e <loop_7>:
loop_7:
    ldr r4, [r0, r1, LSL #2]    // Se carga siguiente valor para comparar
 800029e:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
    cmp r4, r2                 // Se compara con el valor cargado previo
 80002a2:	4294      	cmp	r4, r2

    bgt greater_than           // Salta a greater_than si r4 > r2
 80002a4:	dc02      	bgt.n	80002ac <greater_than>

    subs r1, #1
 80002a6:	3901      	subs	r1, #1
    bne loop_7                 // Vuelve al bucle si no se ha recorrido todo el vector
 80002a8:	d1f9      	bne.n	800029e <loop_7>
    b end
 80002aa:	e003      	b.n	80002b4 <end>

080002ac <greater_than>:

greater_than:
    mov r2, r4                 // Si el nuevo valor es mayor, se almacena en r2 para volver a comparar
 80002ac:	4622      	mov	r2, r4
    mov r3, r1                 // Se guarda el índice
 80002ae:	460b      	mov	r3, r1

    subs r1, #1
 80002b0:	3901      	subs	r1, #1
    bne loop_7                 // Vuelve al bucle si no se ha recorrido todo el vector
 80002b2:	d1f4      	bne.n	800029e <loop_7>

080002b4 <end>:

end:
    pop {r4}
 80002b4:	bc10      	pop	{r4}
    mov r0, r3                 // Se guarda el valor de retorno
 80002b6:	4618      	mov	r0, r3
    bx lr                      // Colocar el resultado en el registro de retorno
 80002b8:	4770      	bx	lr

080002ba <asm_downsampleM>:

*/

.thumb_func
asm_downsampleM:
    push {r4-r6}
 80002ba:	b470      	push	{r4, r5, r6}
    mov r4, #0                   // i = 0
 80002bc:	f04f 0400 	mov.w	r4, #0
    mov r5, #0                   // j = 0
 80002c0:	f04f 0500 	mov.w	r5, #0

080002c4 <loop>:

loop:
    ldr r6, [r0, r4, LSL #2]     // Cargar muestra de vectorIn
 80002c4:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
    str r6, [r1, r5, LSL #2]     // Almacenar muestra en vectorOut
 80002c8:	f841 6025 	str.w	r6, [r1, r5, lsl #2]
    add r4, r4, r3               // Incrementar i por N
 80002cc:	441c      	add	r4, r3
    add r5, r5, #1               // Incrementar j
 80002ce:	f105 0501 	add.w	r5, r5, #1
    cmp r4, r2                   // Comparar i con longitud
 80002d2:	4294      	cmp	r4, r2
    blt loop                     // Volver al bucle si i < longitud
 80002d4:	dbf6      	blt.n	80002c4 <loop>

    pop {r4-r6}
 80002d6:	bc70      	pop	{r4, r5, r6}
    bx lr
 80002d8:	4770      	bx	lr

080002da <asm_invertir>:



.thumb_func
asm_invertir:
push {r4}
 80002da:	b410      	push	{r4}
    	mov r2, #0  // posicion 0, en r1 tengo el otro extremo
 80002dc:	f04f 0200 	mov.w	r2, #0

080002e0 <loop_9>:
    loop_9:
    	subs r1, #1
 80002e0:	3901      	subs	r1, #1

    	ldrh r3, [r0, r2, LSL #1]  // !--->   !
 80002e2:	f830 3012 	ldrh.w	r3, [r0, r2, lsl #1]
    	ldrh r4, [r0, r1, LSL #1]  // !   <---!
 80002e6:	f830 4011 	ldrh.w	r4, [r0, r1, lsl #1]

    	cmp r1, r2 //verifico que el indice izq sea distinto al derecho
 80002ea:	4291      	cmp	r1, r2

    	itte hi // uso el if and then con doble condicionante
 80002ec:	bf86      	itte	hi
    	strhhi r3, [r0, r1, LSL #1]		// Intercambio valores de los extremos
 80002ee:	f820 3011 	strhhi.w	r3, [r0, r1, lsl #1]
		strhhi r4, [r0, r2, LSL #1]		//
 80002f2:	f820 4012 	strhhi.w	r4, [r0, r2, lsl #1]
		bls exit_9		// Se ejecuta hasta que las posiciones de r2 y r1 se solapen
 80002f6:	e002      	bls.n	80002fe <exit_9>

    	add r2, #1 // de un lado decresco y de este crezco
 80002f8:	f102 0201 	add.w	r2, r2, #1
		bne loop_9
 80002fc:	d1f0      	bne.n	80002e0 <loop_9>

080002fe <exit_9>:
    exit_9:
    	pop {r4}
 80002fe:	bc10      	pop	{r4}
        bx lr
 8000300:	4770      	bx	lr

08000302 <asm_eco>:

*/

.thumb_func
asm_eco:
    	push {r4-r6}
 8000302:	b470      	push	{r4, r5, r6}
    	mov r4, #882  				//retraso de 20ms (882)
 8000304:	f240 3472 	movw	r4, #882	; 0x372
    	mov r2, #4095 				//cant de muestras (4096)
 8000308:	f640 72ff 	movw	r2, #4095	; 0xfff

0800030c <loop_10>:
    loop_10:
    	sub r3, r2, r4  			// (4096 - 882)
 800030c:	eba2 0304 	sub.w	r3, r2, r4
    	ldrsh r5, [r0, r2, LSL #1]  // Cargo la muestra
 8000310:	f930 5012 	ldrsh.w	r5, [r0, r2, lsl #1]
    	ldrsh r6, [r0, r3, LSL #1]  // Cargo la muestra desplazada
 8000314:	f930 6013 	ldrsh.w	r6, [r0, r3, lsl #1]
    	asr r6, #1					// Hago un desplazamiento hacia la derecha para dividir por dos
 8000318:	ea4f 0666 	mov.w	r6, r6, asr #1
    	add r6, r5, r6 				// Sumo la division anterior a la muestra
 800031c:	442e      	add	r6, r5
    	strh r6, [r1, r2, LSL #1]
 800031e:	f821 6012 	strh.w	r6, [r1, r2, lsl #1]
    	cmp r2, r4  				// Si el desplazamiento de las muestras alcanza a 882, no hay que agregar "eco"
 8000322:	42a2      	cmp	r2, r4
    	sub r2, #1
 8000324:	f1a2 0201 	sub.w	r2, r2, #1
    	bne loop_10					// si ya no se agrega delay copiamos las muestras directamente
 8000328:	d1f0      	bne.n	800030c <loop_10>

0800032a <loop_10_2>:
    loop_10_2:
    	ldrh r6, [r0, r2, LSL #1]
 800032a:	f830 6012 	ldrh.w	r6, [r0, r2, lsl #1]
    	strh r6, [r1, r2, LSL #1]
 800032e:	f821 6012 	strh.w	r6, [r1, r2, lsl #1]
    	subs r2, #1
 8000332:	3a01      	subs	r2, #1
    	bne loop_10_2
 8000334:	d1f9      	bne.n	800032a <loop_10_2>
    	pop {r4-r6}
 8000336:	bc70      	pop	{r4, r5, r6}
        bx lr
 8000338:	4770      	bx	lr

0800033a <asm_calcularCorrelacion>:

*/

.thumb_func
asm_calcularCorrelacion:
    push {r4, r5, r6}           	// Guardar registros en la pila
 800033a:	b470      	push	{r4, r5, r6}
    mov r4, r0                      // Puntero al primer vector
 800033c:	4604      	mov	r4, r0
    mov r5, r1                      // Puntero al segundo vector
 800033e:	460d      	mov	r5, r1
    mov r6, r2                      // Longitud de los vectores
 8000340:	4616      	mov	r6, r2
    ldr r0, [r4]                    // Cargar el primer valor del primer vector
 8000342:	6820      	ldr	r0, [r4, #0]
    ldr r1, [r5]                    // Cargar el primer valor del segundo vector
 8000344:	6829      	ldr	r1, [r5, #0]
    mov r2, #0                      // Inicializar el acumulador de la correlación en cero
 8000346:	f04f 0200 	mov.w	r2, #0

0800034a <loop_11>:
loop_11:
    mul r3, r0, r1                  // Multiplicar los valores de los vectores
 800034a:	fb00 f301 	mul.w	r3, r0, r1
    add r2, r2, r3                  // Acumular el resultado de la multiplicación
 800034e:	441a      	add	r2, r3
    add r4, r4, #4                  // Avanzar al siguiente valor del primer vector (incrementar en 4 bytes)
 8000350:	f104 0404 	add.w	r4, r4, #4
    add r5, r5, #4                  // Avanzar al siguiente valor del segundo vector (incrementar en 4 bytes)
 8000354:	f105 0504 	add.w	r5, r5, #4
    ldr r0, [r4]                    // Cargar el siguiente valor del primer vector
 8000358:	6820      	ldr	r0, [r4, #0]
    ldr r1, [r5]                    // Cargar el siguiente valor del segundo vector
 800035a:	6829      	ldr	r1, [r5, #0]
    subs r6, r6, #1                 // Decrementar el contador de longitud en 1
 800035c:	3e01      	subs	r6, #1
    cmp r6, #0                      // Comparar el contador con cero
 800035e:	2e00      	cmp	r6, #0
    bne loop_11                     // Repetir mientras el contador no sea cero
 8000360:	d1f3      	bne.n	800034a <loop_11>
    pop {r4, r5, r6}            	// Recuperar registros y retornar
 8000362:	bc70      	pop	{r4, r5, r6}
    bx lr
 8000364:	4770      	bx	lr
	...

08000368 <__aeabi_uldivmod>:
 8000368:	b953      	cbnz	r3, 8000380 <__aeabi_uldivmod+0x18>
 800036a:	b94a      	cbnz	r2, 8000380 <__aeabi_uldivmod+0x18>
 800036c:	2900      	cmp	r1, #0
 800036e:	bf08      	it	eq
 8000370:	2800      	cmpeq	r0, #0
 8000372:	bf1c      	itt	ne
 8000374:	f04f 31ff 	movne.w	r1, #4294967295
 8000378:	f04f 30ff 	movne.w	r0, #4294967295
 800037c:	f000 b974 	b.w	8000668 <__aeabi_idiv0>
 8000380:	f1ad 0c08 	sub.w	ip, sp, #8
 8000384:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000388:	f000 f806 	bl	8000398 <__udivmoddi4>
 800038c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000390:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000394:	b004      	add	sp, #16
 8000396:	4770      	bx	lr

08000398 <__udivmoddi4>:
 8000398:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800039c:	9d08      	ldr	r5, [sp, #32]
 800039e:	4604      	mov	r4, r0
 80003a0:	468e      	mov	lr, r1
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d14d      	bne.n	8000442 <__udivmoddi4+0xaa>
 80003a6:	428a      	cmp	r2, r1
 80003a8:	4694      	mov	ip, r2
 80003aa:	d969      	bls.n	8000480 <__udivmoddi4+0xe8>
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	b152      	cbz	r2, 80003c8 <__udivmoddi4+0x30>
 80003b2:	fa01 f302 	lsl.w	r3, r1, r2
 80003b6:	f1c2 0120 	rsb	r1, r2, #32
 80003ba:	fa20 f101 	lsr.w	r1, r0, r1
 80003be:	fa0c fc02 	lsl.w	ip, ip, r2
 80003c2:	ea41 0e03 	orr.w	lr, r1, r3
 80003c6:	4094      	lsls	r4, r2
 80003c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003cc:	0c21      	lsrs	r1, r4, #16
 80003ce:	fbbe f6f8 	udiv	r6, lr, r8
 80003d2:	fa1f f78c 	uxth.w	r7, ip
 80003d6:	fb08 e316 	mls	r3, r8, r6, lr
 80003da:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80003de:	fb06 f107 	mul.w	r1, r6, r7
 80003e2:	4299      	cmp	r1, r3
 80003e4:	d90a      	bls.n	80003fc <__udivmoddi4+0x64>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f106 30ff 	add.w	r0, r6, #4294967295
 80003ee:	f080 811f 	bcs.w	8000630 <__udivmoddi4+0x298>
 80003f2:	4299      	cmp	r1, r3
 80003f4:	f240 811c 	bls.w	8000630 <__udivmoddi4+0x298>
 80003f8:	3e02      	subs	r6, #2
 80003fa:	4463      	add	r3, ip
 80003fc:	1a5b      	subs	r3, r3, r1
 80003fe:	b2a4      	uxth	r4, r4
 8000400:	fbb3 f0f8 	udiv	r0, r3, r8
 8000404:	fb08 3310 	mls	r3, r8, r0, r3
 8000408:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800040c:	fb00 f707 	mul.w	r7, r0, r7
 8000410:	42a7      	cmp	r7, r4
 8000412:	d90a      	bls.n	800042a <__udivmoddi4+0x92>
 8000414:	eb1c 0404 	adds.w	r4, ip, r4
 8000418:	f100 33ff 	add.w	r3, r0, #4294967295
 800041c:	f080 810a 	bcs.w	8000634 <__udivmoddi4+0x29c>
 8000420:	42a7      	cmp	r7, r4
 8000422:	f240 8107 	bls.w	8000634 <__udivmoddi4+0x29c>
 8000426:	4464      	add	r4, ip
 8000428:	3802      	subs	r0, #2
 800042a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800042e:	1be4      	subs	r4, r4, r7
 8000430:	2600      	movs	r6, #0
 8000432:	b11d      	cbz	r5, 800043c <__udivmoddi4+0xa4>
 8000434:	40d4      	lsrs	r4, r2
 8000436:	2300      	movs	r3, #0
 8000438:	e9c5 4300 	strd	r4, r3, [r5]
 800043c:	4631      	mov	r1, r6
 800043e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000442:	428b      	cmp	r3, r1
 8000444:	d909      	bls.n	800045a <__udivmoddi4+0xc2>
 8000446:	2d00      	cmp	r5, #0
 8000448:	f000 80ef 	beq.w	800062a <__udivmoddi4+0x292>
 800044c:	2600      	movs	r6, #0
 800044e:	e9c5 0100 	strd	r0, r1, [r5]
 8000452:	4630      	mov	r0, r6
 8000454:	4631      	mov	r1, r6
 8000456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800045a:	fab3 f683 	clz	r6, r3
 800045e:	2e00      	cmp	r6, #0
 8000460:	d14a      	bne.n	80004f8 <__udivmoddi4+0x160>
 8000462:	428b      	cmp	r3, r1
 8000464:	d302      	bcc.n	800046c <__udivmoddi4+0xd4>
 8000466:	4282      	cmp	r2, r0
 8000468:	f200 80f9 	bhi.w	800065e <__udivmoddi4+0x2c6>
 800046c:	1a84      	subs	r4, r0, r2
 800046e:	eb61 0303 	sbc.w	r3, r1, r3
 8000472:	2001      	movs	r0, #1
 8000474:	469e      	mov	lr, r3
 8000476:	2d00      	cmp	r5, #0
 8000478:	d0e0      	beq.n	800043c <__udivmoddi4+0xa4>
 800047a:	e9c5 4e00 	strd	r4, lr, [r5]
 800047e:	e7dd      	b.n	800043c <__udivmoddi4+0xa4>
 8000480:	b902      	cbnz	r2, 8000484 <__udivmoddi4+0xec>
 8000482:	deff      	udf	#255	; 0xff
 8000484:	fab2 f282 	clz	r2, r2
 8000488:	2a00      	cmp	r2, #0
 800048a:	f040 8092 	bne.w	80005b2 <__udivmoddi4+0x21a>
 800048e:	eba1 010c 	sub.w	r1, r1, ip
 8000492:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000496:	fa1f fe8c 	uxth.w	lr, ip
 800049a:	2601      	movs	r6, #1
 800049c:	0c20      	lsrs	r0, r4, #16
 800049e:	fbb1 f3f7 	udiv	r3, r1, r7
 80004a2:	fb07 1113 	mls	r1, r7, r3, r1
 80004a6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004aa:	fb0e f003 	mul.w	r0, lr, r3
 80004ae:	4288      	cmp	r0, r1
 80004b0:	d908      	bls.n	80004c4 <__udivmoddi4+0x12c>
 80004b2:	eb1c 0101 	adds.w	r1, ip, r1
 80004b6:	f103 38ff 	add.w	r8, r3, #4294967295
 80004ba:	d202      	bcs.n	80004c2 <__udivmoddi4+0x12a>
 80004bc:	4288      	cmp	r0, r1
 80004be:	f200 80cb 	bhi.w	8000658 <__udivmoddi4+0x2c0>
 80004c2:	4643      	mov	r3, r8
 80004c4:	1a09      	subs	r1, r1, r0
 80004c6:	b2a4      	uxth	r4, r4
 80004c8:	fbb1 f0f7 	udiv	r0, r1, r7
 80004cc:	fb07 1110 	mls	r1, r7, r0, r1
 80004d0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80004d4:	fb0e fe00 	mul.w	lr, lr, r0
 80004d8:	45a6      	cmp	lr, r4
 80004da:	d908      	bls.n	80004ee <__udivmoddi4+0x156>
 80004dc:	eb1c 0404 	adds.w	r4, ip, r4
 80004e0:	f100 31ff 	add.w	r1, r0, #4294967295
 80004e4:	d202      	bcs.n	80004ec <__udivmoddi4+0x154>
 80004e6:	45a6      	cmp	lr, r4
 80004e8:	f200 80bb 	bhi.w	8000662 <__udivmoddi4+0x2ca>
 80004ec:	4608      	mov	r0, r1
 80004ee:	eba4 040e 	sub.w	r4, r4, lr
 80004f2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80004f6:	e79c      	b.n	8000432 <__udivmoddi4+0x9a>
 80004f8:	f1c6 0720 	rsb	r7, r6, #32
 80004fc:	40b3      	lsls	r3, r6
 80004fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000502:	ea4c 0c03 	orr.w	ip, ip, r3
 8000506:	fa20 f407 	lsr.w	r4, r0, r7
 800050a:	fa01 f306 	lsl.w	r3, r1, r6
 800050e:	431c      	orrs	r4, r3
 8000510:	40f9      	lsrs	r1, r7
 8000512:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000516:	fa00 f306 	lsl.w	r3, r0, r6
 800051a:	fbb1 f8f9 	udiv	r8, r1, r9
 800051e:	0c20      	lsrs	r0, r4, #16
 8000520:	fa1f fe8c 	uxth.w	lr, ip
 8000524:	fb09 1118 	mls	r1, r9, r8, r1
 8000528:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800052c:	fb08 f00e 	mul.w	r0, r8, lr
 8000530:	4288      	cmp	r0, r1
 8000532:	fa02 f206 	lsl.w	r2, r2, r6
 8000536:	d90b      	bls.n	8000550 <__udivmoddi4+0x1b8>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000540:	f080 8088 	bcs.w	8000654 <__udivmoddi4+0x2bc>
 8000544:	4288      	cmp	r0, r1
 8000546:	f240 8085 	bls.w	8000654 <__udivmoddi4+0x2bc>
 800054a:	f1a8 0802 	sub.w	r8, r8, #2
 800054e:	4461      	add	r1, ip
 8000550:	1a09      	subs	r1, r1, r0
 8000552:	b2a4      	uxth	r4, r4
 8000554:	fbb1 f0f9 	udiv	r0, r1, r9
 8000558:	fb09 1110 	mls	r1, r9, r0, r1
 800055c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000560:	fb00 fe0e 	mul.w	lr, r0, lr
 8000564:	458e      	cmp	lr, r1
 8000566:	d908      	bls.n	800057a <__udivmoddi4+0x1e2>
 8000568:	eb1c 0101 	adds.w	r1, ip, r1
 800056c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000570:	d26c      	bcs.n	800064c <__udivmoddi4+0x2b4>
 8000572:	458e      	cmp	lr, r1
 8000574:	d96a      	bls.n	800064c <__udivmoddi4+0x2b4>
 8000576:	3802      	subs	r0, #2
 8000578:	4461      	add	r1, ip
 800057a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800057e:	fba0 9402 	umull	r9, r4, r0, r2
 8000582:	eba1 010e 	sub.w	r1, r1, lr
 8000586:	42a1      	cmp	r1, r4
 8000588:	46c8      	mov	r8, r9
 800058a:	46a6      	mov	lr, r4
 800058c:	d356      	bcc.n	800063c <__udivmoddi4+0x2a4>
 800058e:	d053      	beq.n	8000638 <__udivmoddi4+0x2a0>
 8000590:	b15d      	cbz	r5, 80005aa <__udivmoddi4+0x212>
 8000592:	ebb3 0208 	subs.w	r2, r3, r8
 8000596:	eb61 010e 	sbc.w	r1, r1, lr
 800059a:	fa01 f707 	lsl.w	r7, r1, r7
 800059e:	fa22 f306 	lsr.w	r3, r2, r6
 80005a2:	40f1      	lsrs	r1, r6
 80005a4:	431f      	orrs	r7, r3
 80005a6:	e9c5 7100 	strd	r7, r1, [r5]
 80005aa:	2600      	movs	r6, #0
 80005ac:	4631      	mov	r1, r6
 80005ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005b2:	f1c2 0320 	rsb	r3, r2, #32
 80005b6:	40d8      	lsrs	r0, r3
 80005b8:	fa0c fc02 	lsl.w	ip, ip, r2
 80005bc:	fa21 f303 	lsr.w	r3, r1, r3
 80005c0:	4091      	lsls	r1, r2
 80005c2:	4301      	orrs	r1, r0
 80005c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005c8:	fa1f fe8c 	uxth.w	lr, ip
 80005cc:	fbb3 f0f7 	udiv	r0, r3, r7
 80005d0:	fb07 3610 	mls	r6, r7, r0, r3
 80005d4:	0c0b      	lsrs	r3, r1, #16
 80005d6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80005da:	fb00 f60e 	mul.w	r6, r0, lr
 80005de:	429e      	cmp	r6, r3
 80005e0:	fa04 f402 	lsl.w	r4, r4, r2
 80005e4:	d908      	bls.n	80005f8 <__udivmoddi4+0x260>
 80005e6:	eb1c 0303 	adds.w	r3, ip, r3
 80005ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80005ee:	d22f      	bcs.n	8000650 <__udivmoddi4+0x2b8>
 80005f0:	429e      	cmp	r6, r3
 80005f2:	d92d      	bls.n	8000650 <__udivmoddi4+0x2b8>
 80005f4:	3802      	subs	r0, #2
 80005f6:	4463      	add	r3, ip
 80005f8:	1b9b      	subs	r3, r3, r6
 80005fa:	b289      	uxth	r1, r1
 80005fc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000600:	fb07 3316 	mls	r3, r7, r6, r3
 8000604:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000608:	fb06 f30e 	mul.w	r3, r6, lr
 800060c:	428b      	cmp	r3, r1
 800060e:	d908      	bls.n	8000622 <__udivmoddi4+0x28a>
 8000610:	eb1c 0101 	adds.w	r1, ip, r1
 8000614:	f106 38ff 	add.w	r8, r6, #4294967295
 8000618:	d216      	bcs.n	8000648 <__udivmoddi4+0x2b0>
 800061a:	428b      	cmp	r3, r1
 800061c:	d914      	bls.n	8000648 <__udivmoddi4+0x2b0>
 800061e:	3e02      	subs	r6, #2
 8000620:	4461      	add	r1, ip
 8000622:	1ac9      	subs	r1, r1, r3
 8000624:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000628:	e738      	b.n	800049c <__udivmoddi4+0x104>
 800062a:	462e      	mov	r6, r5
 800062c:	4628      	mov	r0, r5
 800062e:	e705      	b.n	800043c <__udivmoddi4+0xa4>
 8000630:	4606      	mov	r6, r0
 8000632:	e6e3      	b.n	80003fc <__udivmoddi4+0x64>
 8000634:	4618      	mov	r0, r3
 8000636:	e6f8      	b.n	800042a <__udivmoddi4+0x92>
 8000638:	454b      	cmp	r3, r9
 800063a:	d2a9      	bcs.n	8000590 <__udivmoddi4+0x1f8>
 800063c:	ebb9 0802 	subs.w	r8, r9, r2
 8000640:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000644:	3801      	subs	r0, #1
 8000646:	e7a3      	b.n	8000590 <__udivmoddi4+0x1f8>
 8000648:	4646      	mov	r6, r8
 800064a:	e7ea      	b.n	8000622 <__udivmoddi4+0x28a>
 800064c:	4620      	mov	r0, r4
 800064e:	e794      	b.n	800057a <__udivmoddi4+0x1e2>
 8000650:	4640      	mov	r0, r8
 8000652:	e7d1      	b.n	80005f8 <__udivmoddi4+0x260>
 8000654:	46d0      	mov	r8, sl
 8000656:	e77b      	b.n	8000550 <__udivmoddi4+0x1b8>
 8000658:	3b02      	subs	r3, #2
 800065a:	4461      	add	r1, ip
 800065c:	e732      	b.n	80004c4 <__udivmoddi4+0x12c>
 800065e:	4630      	mov	r0, r6
 8000660:	e709      	b.n	8000476 <__udivmoddi4+0xde>
 8000662:	4464      	add	r4, ip
 8000664:	3802      	subs	r0, #2
 8000666:	e742      	b.n	80004ee <__udivmoddi4+0x156>

08000668 <__aeabi_idiv0>:
 8000668:	4770      	bx	lr
 800066a:	bf00      	nop

0800066c <PrivilegiosSVC>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void PrivilegiosSVC (void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b088      	sub	sp, #32
 8000670:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8000672:	f3ef 8314 	mrs	r3, CONTROL
 8000676:	607b      	str	r3, [r7, #4]
  return(result);
 8000678:	687b      	ldr	r3, [r7, #4]
    // bit 1: Mapeo del stack pointer(sp). MSP=0, PSP=1.
    // bit 0: Modo de ejecucion en Thread. Privilegiado=0, No privilegiado=1.
    //        Recordar que este valor solo se usa en modo Thread. Las
    //        interrupciones siempre se ejecutan en modo Handler con total
    //        privilegio.
    uint32_t x = __get_CONTROL ();
 800067a:	61fb      	str	r3, [r7, #28]

    // Actividad de debug: Ver registro "control" y valor de variable "x".
    //__BKPT (0);

    x |= 1;
 800067c:	69fb      	ldr	r3, [r7, #28]
 800067e:	f043 0301 	orr.w	r3, r3, #1
 8000682:	61fb      	str	r3, [r7, #28]
 8000684:	69fb      	ldr	r3, [r7, #28]
 8000686:	60bb      	str	r3, [r7, #8]
  \details Writes the given value to the Control Register.
  \param [in]    control  Control Register value to set
 */
__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 8000688:	68bb      	ldr	r3, [r7, #8]
 800068a:	f383 8814 	msr	CONTROL, r3
}
 800068e:	bf00      	nop
  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8000690:	f3ef 8314 	mrs	r3, CONTROL
 8000694:	60fb      	str	r3, [r7, #12]
  return(result);
 8000696:	68fb      	ldr	r3, [r7, #12]
    // bit 0 a modo No privilegiado.
    __set_CONTROL (x);

    // En este punto se estaria ejecutando en modo No privilegiado.
    // Lectura del registro "control" para confirmar.
    x = __get_CONTROL ();
 8000698:	61fb      	str	r3, [r7, #28]

    // Actividad de debug: Ver registro "control" y valor de variable "x".
    //__BKPT (0);

    x &= ~1u;
 800069a:	69fb      	ldr	r3, [r7, #28]
 800069c:	f023 0301 	bic.w	r3, r3, #1
 80006a0:	61fb      	str	r3, [r7, #28]
 80006a2:	69fb      	ldr	r3, [r7, #28]
 80006a4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 80006a6:	693b      	ldr	r3, [r7, #16]
 80006a8:	f383 8814 	msr	CONTROL, r3
}
 80006ac:	bf00      	nop
  __ASM volatile ("MRS %0, control" : "=r" (result) );
 80006ae:	f3ef 8314 	mrs	r3, CONTROL
 80006b2:	617b      	str	r3, [r7, #20]
  return(result);
 80006b4:	697b      	ldr	r3, [r7, #20]
    // Se intenta volver a modo Privilegiado (bit 0, valor 0).
    __set_CONTROL (x);

    // Confirma que esta operacion es ignorada por estar ejecutandose en modo
    // Thread no privilegiado.
    x = __get_CONTROL ();
 80006b6:	61fb      	str	r3, [r7, #28]
    // Para esto se invoca por software a la interrupcion SVC (Supervisor Call)
    // utilizando la instruccion "svc".
    // No hay intrinsics para realizar esta tarea. Para utilizar la instruccion
    // es necesario implementar una funcion en assembler. Ver el archivo
    // asm_func.S.
    asm_svc ();
 80006b8:	f7ff fd98 	bl	80001ec <asm_svc>
  __ASM volatile ("MRS %0, control" : "=r" (result) );
 80006bc:	f3ef 8314 	mrs	r3, CONTROL
 80006c0:	61bb      	str	r3, [r7, #24]
  return(result);
 80006c2:	69bb      	ldr	r3, [r7, #24]

    // El sistema operativo (el handler de SVC) deberia haber devuelto el modo
    // de ejecucion de Thread a privilegiado (bit 0 en valor 0).
    x = __get_CONTROL ();
 80006c4:	61fb      	str	r3, [r7, #28]

    // Fin del ejemplo de SVC
}
 80006c6:	bf00      	nop
 80006c8:	3720      	adds	r7, #32
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}

080006ce <zeros>:


void zeros(uint32_t *vector, uint32_t longitud) {
 80006ce:	b480      	push	{r7}
 80006d0:	b085      	sub	sp, #20
 80006d2:	af00      	add	r7, sp, #0
 80006d4:	6078      	str	r0, [r7, #4]
 80006d6:	6039      	str	r1, [r7, #0]
    for (uint32_t i = 0; i < longitud; i++) {
 80006d8:	2300      	movs	r3, #0
 80006da:	60fb      	str	r3, [r7, #12]
 80006dc:	e008      	b.n	80006f0 <zeros+0x22>
        vector[i] = 0;
 80006de:	68fb      	ldr	r3, [r7, #12]
 80006e0:	009b      	lsls	r3, r3, #2
 80006e2:	687a      	ldr	r2, [r7, #4]
 80006e4:	4413      	add	r3, r2
 80006e6:	2200      	movs	r2, #0
 80006e8:	601a      	str	r2, [r3, #0]
    for (uint32_t i = 0; i < longitud; i++) {
 80006ea:	68fb      	ldr	r3, [r7, #12]
 80006ec:	3301      	adds	r3, #1
 80006ee:	60fb      	str	r3, [r7, #12]
 80006f0:	68fa      	ldr	r2, [r7, #12]
 80006f2:	683b      	ldr	r3, [r7, #0]
 80006f4:	429a      	cmp	r2, r3
 80006f6:	d3f2      	bcc.n	80006de <zeros+0x10>
    }
}
 80006f8:	bf00      	nop
 80006fa:	bf00      	nop
 80006fc:	3714      	adds	r7, #20
 80006fe:	46bd      	mov	sp, r7
 8000700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000704:	4770      	bx	lr

08000706 <zeros_optimizada>:

//optimizado, dsp aplicar en todos.....:

void zeros_optimizada(uint32_t *vector, uint32_t longitud) {
 8000706:	b480      	push	{r7}
 8000708:	b083      	sub	sp, #12
 800070a:	af00      	add	r7, sp, #0
 800070c:	6078      	str	r0, [r7, #4]
 800070e:	6039      	str	r1, [r7, #0]
    for (; longitud >0; longitud--) {
 8000710:	e00b      	b.n	800072a <zeros_optimizada+0x24>
        vector[longitud-1] = 0;
 8000712:	683b      	ldr	r3, [r7, #0]
 8000714:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000718:	3b01      	subs	r3, #1
 800071a:	009b      	lsls	r3, r3, #2
 800071c:	687a      	ldr	r2, [r7, #4]
 800071e:	4413      	add	r3, r2
 8000720:	2200      	movs	r2, #0
 8000722:	601a      	str	r2, [r3, #0]
    for (; longitud >0; longitud--) {
 8000724:	683b      	ldr	r3, [r7, #0]
 8000726:	3b01      	subs	r3, #1
 8000728:	603b      	str	r3, [r7, #0]
 800072a:	683b      	ldr	r3, [r7, #0]
 800072c:	2b00      	cmp	r3, #0
 800072e:	d1f0      	bne.n	8000712 <zeros_optimizada+0xc>
    }
}
 8000730:	bf00      	nop
 8000732:	bf00      	nop
 8000734:	370c      	adds	r7, #12
 8000736:	46bd      	mov	sp, r7
 8000738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073c:	4770      	bx	lr

0800073e <productoEscalar32>:

void productoEscalar32(uint32_t *vectorIn, uint32_t *vectorOut, uint32_t longitud, uint32_t escalar) {
 800073e:	b480      	push	{r7}
 8000740:	b087      	sub	sp, #28
 8000742:	af00      	add	r7, sp, #0
 8000744:	60f8      	str	r0, [r7, #12]
 8000746:	60b9      	str	r1, [r7, #8]
 8000748:	607a      	str	r2, [r7, #4]
 800074a:	603b      	str	r3, [r7, #0]
    for (uint32_t i = 0; i < longitud; i++) { //en clase no utilizaron la variable auxiliar i,
 800074c:	2300      	movs	r3, #0
 800074e:	617b      	str	r3, [r7, #20]
 8000750:	e00f      	b.n	8000772 <productoEscalar32+0x34>
        vectorOut[i] = vectorIn[i] * escalar;
 8000752:	697b      	ldr	r3, [r7, #20]
 8000754:	009b      	lsls	r3, r3, #2
 8000756:	68fa      	ldr	r2, [r7, #12]
 8000758:	4413      	add	r3, r2
 800075a:	681a      	ldr	r2, [r3, #0]
 800075c:	697b      	ldr	r3, [r7, #20]
 800075e:	009b      	lsls	r3, r3, #2
 8000760:	68b9      	ldr	r1, [r7, #8]
 8000762:	440b      	add	r3, r1
 8000764:	6839      	ldr	r1, [r7, #0]
 8000766:	fb01 f202 	mul.w	r2, r1, r2
 800076a:	601a      	str	r2, [r3, #0]
    for (uint32_t i = 0; i < longitud; i++) { //en clase no utilizaron la variable auxiliar i,
 800076c:	697b      	ldr	r3, [r7, #20]
 800076e:	3301      	adds	r3, #1
 8000770:	617b      	str	r3, [r7, #20]
 8000772:	697a      	ldr	r2, [r7, #20]
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	429a      	cmp	r2, r3
 8000778:	d3eb      	bcc.n	8000752 <productoEscalar32+0x14>
    }
}
 800077a:	bf00      	nop
 800077c:	bf00      	nop
 800077e:	371c      	adds	r7, #28
 8000780:	46bd      	mov	sp, r7
 8000782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000786:	4770      	bx	lr

08000788 <productoEscalar16>:

void productoEscalar16(uint16_t *vectorIn, uint16_t *vectorOut, uint32_t longitud, uint16_t escalar) {
 8000788:	b480      	push	{r7}
 800078a:	b087      	sub	sp, #28
 800078c:	af00      	add	r7, sp, #0
 800078e:	60f8      	str	r0, [r7, #12]
 8000790:	60b9      	str	r1, [r7, #8]
 8000792:	607a      	str	r2, [r7, #4]
 8000794:	807b      	strh	r3, [r7, #2]
    for (uint32_t i = 0; i < longitud; i++) {
 8000796:	2300      	movs	r3, #0
 8000798:	617b      	str	r3, [r7, #20]
 800079a:	e010      	b.n	80007be <productoEscalar16+0x36>
        vectorOut[i] = vectorIn[i] * escalar;
 800079c:	697b      	ldr	r3, [r7, #20]
 800079e:	005b      	lsls	r3, r3, #1
 80007a0:	68fa      	ldr	r2, [r7, #12]
 80007a2:	4413      	add	r3, r2
 80007a4:	881a      	ldrh	r2, [r3, #0]
 80007a6:	697b      	ldr	r3, [r7, #20]
 80007a8:	005b      	lsls	r3, r3, #1
 80007aa:	68b9      	ldr	r1, [r7, #8]
 80007ac:	440b      	add	r3, r1
 80007ae:	8879      	ldrh	r1, [r7, #2]
 80007b0:	fb11 f202 	smulbb	r2, r1, r2
 80007b4:	b292      	uxth	r2, r2
 80007b6:	801a      	strh	r2, [r3, #0]
    for (uint32_t i = 0; i < longitud; i++) {
 80007b8:	697b      	ldr	r3, [r7, #20]
 80007ba:	3301      	adds	r3, #1
 80007bc:	617b      	str	r3, [r7, #20]
 80007be:	697a      	ldr	r2, [r7, #20]
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	429a      	cmp	r2, r3
 80007c4:	d3ea      	bcc.n	800079c <productoEscalar16+0x14>
    }
}
 80007c6:	bf00      	nop
 80007c8:	bf00      	nop
 80007ca:	371c      	adds	r7, #28
 80007cc:	46bd      	mov	sp, r7
 80007ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d2:	4770      	bx	lr

080007d4 <productoEscalar12>:

void productoEscalar12(uint16_t *vectorIn, uint16_t *vectorOut, uint32_t longitud, uint16_t escalar) {
 80007d4:	b480      	push	{r7}
 80007d6:	b087      	sub	sp, #28
 80007d8:	af00      	add	r7, sp, #0
 80007da:	60f8      	str	r0, [r7, #12]
 80007dc:	60b9      	str	r1, [r7, #8]
 80007de:	607a      	str	r2, [r7, #4]
 80007e0:	807b      	strh	r3, [r7, #2]
    for (uint32_t i = 0; i < longitud; i++) {
 80007e2:	2300      	movs	r3, #0
 80007e4:	617b      	str	r3, [r7, #20]
 80007e6:	e01f      	b.n	8000828 <productoEscalar12+0x54>
        uint32_t resultado = (uint32_t)vectorIn[i] * (uint32_t)escalar;
 80007e8:	697b      	ldr	r3, [r7, #20]
 80007ea:	005b      	lsls	r3, r3, #1
 80007ec:	68fa      	ldr	r2, [r7, #12]
 80007ee:	4413      	add	r3, r2
 80007f0:	881b      	ldrh	r3, [r3, #0]
 80007f2:	461a      	mov	r2, r3
 80007f4:	887b      	ldrh	r3, [r7, #2]
 80007f6:	fb02 f303 	mul.w	r3, r2, r3
 80007fa:	613b      	str	r3, [r7, #16]
        if (resultado > 0xFFF) {
 80007fc:	693b      	ldr	r3, [r7, #16]
 80007fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000802:	d307      	bcc.n	8000814 <productoEscalar12+0x40>
            vectorOut[i] = 0xFFF; // Saturación a 12 bits
 8000804:	697b      	ldr	r3, [r7, #20]
 8000806:	005b      	lsls	r3, r3, #1
 8000808:	68ba      	ldr	r2, [r7, #8]
 800080a:	4413      	add	r3, r2
 800080c:	f640 72ff 	movw	r2, #4095	; 0xfff
 8000810:	801a      	strh	r2, [r3, #0]
 8000812:	e006      	b.n	8000822 <productoEscalar12+0x4e>
        } else {
            vectorOut[i] = (uint16_t)resultado;
 8000814:	697b      	ldr	r3, [r7, #20]
 8000816:	005b      	lsls	r3, r3, #1
 8000818:	68ba      	ldr	r2, [r7, #8]
 800081a:	4413      	add	r3, r2
 800081c:	693a      	ldr	r2, [r7, #16]
 800081e:	b292      	uxth	r2, r2
 8000820:	801a      	strh	r2, [r3, #0]
    for (uint32_t i = 0; i < longitud; i++) {
 8000822:	697b      	ldr	r3, [r7, #20]
 8000824:	3301      	adds	r3, #1
 8000826:	617b      	str	r3, [r7, #20]
 8000828:	697a      	ldr	r2, [r7, #20]
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	429a      	cmp	r2, r3
 800082e:	d3db      	bcc.n	80007e8 <productoEscalar12+0x14>
        }
    }
}
 8000830:	bf00      	nop
 8000832:	bf00      	nop
 8000834:	371c      	adds	r7, #28
 8000836:	46bd      	mov	sp, r7
 8000838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083c:	4770      	bx	lr

0800083e <pack32to16>:
        // Calcular el promedio de la ventana
        vectorOut[i] = suma / elementos;
    }
}

void pack32to16(int32_t *vectorIn, int16_t *vectorOut, uint32_t longitud) {
 800083e:	b480      	push	{r7}
 8000840:	b087      	sub	sp, #28
 8000842:	af00      	add	r7, sp, #0
 8000844:	60f8      	str	r0, [r7, #12]
 8000846:	60b9      	str	r1, [r7, #8]
 8000848:	607a      	str	r2, [r7, #4]
    for (uint32_t i = 0; i < longitud; i++) {
 800084a:	2300      	movs	r3, #0
 800084c:	617b      	str	r3, [r7, #20]
 800084e:	e00e      	b.n	800086e <pack32to16+0x30>
        vectorOut[i] = (int16_t)(vectorIn[i] >> 16);
 8000850:	697b      	ldr	r3, [r7, #20]
 8000852:	009b      	lsls	r3, r3, #2
 8000854:	68fa      	ldr	r2, [r7, #12]
 8000856:	4413      	add	r3, r2
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	1419      	asrs	r1, r3, #16
 800085c:	697b      	ldr	r3, [r7, #20]
 800085e:	005b      	lsls	r3, r3, #1
 8000860:	68ba      	ldr	r2, [r7, #8]
 8000862:	4413      	add	r3, r2
 8000864:	b20a      	sxth	r2, r1
 8000866:	801a      	strh	r2, [r3, #0]
    for (uint32_t i = 0; i < longitud; i++) {
 8000868:	697b      	ldr	r3, [r7, #20]
 800086a:	3301      	adds	r3, #1
 800086c:	617b      	str	r3, [r7, #20]
 800086e:	697a      	ldr	r2, [r7, #20]
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	429a      	cmp	r2, r3
 8000874:	d3ec      	bcc.n	8000850 <pack32to16+0x12>
    }
}
 8000876:	bf00      	nop
 8000878:	bf00      	nop
 800087a:	371c      	adds	r7, #28
 800087c:	46bd      	mov	sp, r7
 800087e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000882:	4770      	bx	lr

08000884 <max>:

int32_t max(int32_t *vectorIn, uint32_t longitud) {
 8000884:	b480      	push	{r7}
 8000886:	b087      	sub	sp, #28
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
 800088c:	6039      	str	r1, [r7, #0]
    int32_t maxValor = vectorIn[0];
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	617b      	str	r3, [r7, #20]
    uint32_t maxPosicion = 0;
 8000894:	2300      	movs	r3, #0
 8000896:	613b      	str	r3, [r7, #16]

    for (uint32_t i = 1; i < longitud; i++) {
 8000898:	2301      	movs	r3, #1
 800089a:	60fb      	str	r3, [r7, #12]
 800089c:	e012      	b.n	80008c4 <max+0x40>
        if (vectorIn[i] > maxValor) {
 800089e:	68fb      	ldr	r3, [r7, #12]
 80008a0:	009b      	lsls	r3, r3, #2
 80008a2:	687a      	ldr	r2, [r7, #4]
 80008a4:	4413      	add	r3, r2
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	697a      	ldr	r2, [r7, #20]
 80008aa:	429a      	cmp	r2, r3
 80008ac:	da07      	bge.n	80008be <max+0x3a>
            maxValor = vectorIn[i];
 80008ae:	68fb      	ldr	r3, [r7, #12]
 80008b0:	009b      	lsls	r3, r3, #2
 80008b2:	687a      	ldr	r2, [r7, #4]
 80008b4:	4413      	add	r3, r2
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	617b      	str	r3, [r7, #20]
            maxPosicion = i;
 80008ba:	68fb      	ldr	r3, [r7, #12]
 80008bc:	613b      	str	r3, [r7, #16]
    for (uint32_t i = 1; i < longitud; i++) {
 80008be:	68fb      	ldr	r3, [r7, #12]
 80008c0:	3301      	adds	r3, #1
 80008c2:	60fb      	str	r3, [r7, #12]
 80008c4:	68fa      	ldr	r2, [r7, #12]
 80008c6:	683b      	ldr	r3, [r7, #0]
 80008c8:	429a      	cmp	r2, r3
 80008ca:	d3e8      	bcc.n	800089e <max+0x1a>
        }
    }

    return maxPosicion;
 80008cc:	693b      	ldr	r3, [r7, #16]
}
 80008ce:	4618      	mov	r0, r3
 80008d0:	371c      	adds	r7, #28
 80008d2:	46bd      	mov	sp, r7
 80008d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d8:	4770      	bx	lr

080008da <downsampleM>:

void downsampleM(int32_t *vectorIn, int32_t *vectorOut, uint32_t longitud, uint32_t N) {
 80008da:	b480      	push	{r7}
 80008dc:	b087      	sub	sp, #28
 80008de:	af00      	add	r7, sp, #0
 80008e0:	60f8      	str	r0, [r7, #12]
 80008e2:	60b9      	str	r1, [r7, #8]
 80008e4:	607a      	str	r2, [r7, #4]
 80008e6:	603b      	str	r3, [r7, #0]
    uint32_t i;
    uint32_t j = 0;
 80008e8:	2300      	movs	r3, #0
 80008ea:	613b      	str	r3, [r7, #16]

    for (i = 0; i < longitud; i += N) {
 80008ec:	2300      	movs	r3, #0
 80008ee:	617b      	str	r3, [r7, #20]
 80008f0:	e010      	b.n	8000914 <downsampleM+0x3a>
        vectorOut[j] = vectorIn[i];
 80008f2:	697b      	ldr	r3, [r7, #20]
 80008f4:	009b      	lsls	r3, r3, #2
 80008f6:	68fa      	ldr	r2, [r7, #12]
 80008f8:	441a      	add	r2, r3
 80008fa:	693b      	ldr	r3, [r7, #16]
 80008fc:	009b      	lsls	r3, r3, #2
 80008fe:	68b9      	ldr	r1, [r7, #8]
 8000900:	440b      	add	r3, r1
 8000902:	6812      	ldr	r2, [r2, #0]
 8000904:	601a      	str	r2, [r3, #0]
        j++;
 8000906:	693b      	ldr	r3, [r7, #16]
 8000908:	3301      	adds	r3, #1
 800090a:	613b      	str	r3, [r7, #16]
    for (i = 0; i < longitud; i += N) {
 800090c:	697a      	ldr	r2, [r7, #20]
 800090e:	683b      	ldr	r3, [r7, #0]
 8000910:	4413      	add	r3, r2
 8000912:	617b      	str	r3, [r7, #20]
 8000914:	697a      	ldr	r2, [r7, #20]
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	429a      	cmp	r2, r3
 800091a:	d3ea      	bcc.n	80008f2 <downsampleM+0x18>
    }
}
 800091c:	bf00      	nop
 800091e:	bf00      	nop
 8000920:	371c      	adds	r7, #28
 8000922:	46bd      	mov	sp, r7
 8000924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000928:	4770      	bx	lr

0800092a <invertir>:
void invertir(uint16_t *vector, uint32_t longitud) {
 800092a:	b480      	push	{r7}
 800092c:	b085      	sub	sp, #20
 800092e:	af00      	add	r7, sp, #0
 8000930:	6078      	str	r0, [r7, #4]
 8000932:	6039      	str	r1, [r7, #0]
    uint32_t i;
    uint16_t temp;

    for (i = 0; i < longitud / 2; i++) {
 8000934:	2300      	movs	r3, #0
 8000936:	60fb      	str	r3, [r7, #12]
 8000938:	e022      	b.n	8000980 <invertir+0x56>
        temp = vector[i];
 800093a:	68fb      	ldr	r3, [r7, #12]
 800093c:	005b      	lsls	r3, r3, #1
 800093e:	687a      	ldr	r2, [r7, #4]
 8000940:	4413      	add	r3, r2
 8000942:	881b      	ldrh	r3, [r3, #0]
 8000944:	817b      	strh	r3, [r7, #10]
        vector[i] = vector[longitud - i - 1];
 8000946:	683a      	ldr	r2, [r7, #0]
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	1ad3      	subs	r3, r2, r3
 800094c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8000950:	3b01      	subs	r3, #1
 8000952:	005b      	lsls	r3, r3, #1
 8000954:	687a      	ldr	r2, [r7, #4]
 8000956:	441a      	add	r2, r3
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	005b      	lsls	r3, r3, #1
 800095c:	6879      	ldr	r1, [r7, #4]
 800095e:	440b      	add	r3, r1
 8000960:	8812      	ldrh	r2, [r2, #0]
 8000962:	801a      	strh	r2, [r3, #0]
        vector[longitud - i - 1] = temp;
 8000964:	683a      	ldr	r2, [r7, #0]
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	1ad3      	subs	r3, r2, r3
 800096a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800096e:	3b01      	subs	r3, #1
 8000970:	005b      	lsls	r3, r3, #1
 8000972:	687a      	ldr	r2, [r7, #4]
 8000974:	4413      	add	r3, r2
 8000976:	897a      	ldrh	r2, [r7, #10]
 8000978:	801a      	strh	r2, [r3, #0]
    for (i = 0; i < longitud / 2; i++) {
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	3301      	adds	r3, #1
 800097e:	60fb      	str	r3, [r7, #12]
 8000980:	683b      	ldr	r3, [r7, #0]
 8000982:	085b      	lsrs	r3, r3, #1
 8000984:	68fa      	ldr	r2, [r7, #12]
 8000986:	429a      	cmp	r2, r3
 8000988:	d3d7      	bcc.n	800093a <invertir+0x10>
    }
}
 800098a:	bf00      	nop
 800098c:	bf00      	nop
 800098e:	3714      	adds	r7, #20
 8000990:	46bd      	mov	sp, r7
 8000992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000996:	4770      	bx	lr

08000998 <introducirEco>:

void introducirEco(int16_t *vector, int16_t *vectorOut) {
 8000998:	b480      	push	{r7}
 800099a:	b089      	sub	sp, #36	; 0x24
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
 80009a0:	6039      	str	r1, [r7, #0]
    uint32_t retrasoMuestras = 882; // 20ms de retraso = 882 muetras
 80009a2:	f240 3372 	movw	r3, #882	; 0x372
 80009a6:	617b      	str	r3, [r7, #20]
    uint32_t longitud = 4096;
 80009a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009ac:	613b      	str	r3, [r7, #16]
    int16_t mitadAmplitud = 0;
 80009ae:	2300      	movs	r3, #0
 80009b0:	81fb      	strh	r3, [r7, #14]

    //SIN ECO
    for (uint32_t i = 0; i < retrasoMuestras; i++) {
 80009b2:	2300      	movs	r3, #0
 80009b4:	61fb      	str	r3, [r7, #28]
 80009b6:	e00d      	b.n	80009d4 <introducirEco+0x3c>
        vectorOut[i] = vector[i];
 80009b8:	69fb      	ldr	r3, [r7, #28]
 80009ba:	005b      	lsls	r3, r3, #1
 80009bc:	687a      	ldr	r2, [r7, #4]
 80009be:	441a      	add	r2, r3
 80009c0:	69fb      	ldr	r3, [r7, #28]
 80009c2:	005b      	lsls	r3, r3, #1
 80009c4:	6839      	ldr	r1, [r7, #0]
 80009c6:	440b      	add	r3, r1
 80009c8:	f9b2 2000 	ldrsh.w	r2, [r2]
 80009cc:	801a      	strh	r2, [r3, #0]
    for (uint32_t i = 0; i < retrasoMuestras; i++) {
 80009ce:	69fb      	ldr	r3, [r7, #28]
 80009d0:	3301      	adds	r3, #1
 80009d2:	61fb      	str	r3, [r7, #28]
 80009d4:	69fa      	ldr	r2, [r7, #28]
 80009d6:	697b      	ldr	r3, [r7, #20]
 80009d8:	429a      	cmp	r2, r3
 80009da:	d3ed      	bcc.n	80009b8 <introducirEco+0x20>
    }

    //ECO
    for (uint32_t i = retrasoMuestras; i < longitud; i++) {
 80009dc:	697b      	ldr	r3, [r7, #20]
 80009de:	61bb      	str	r3, [r7, #24]
 80009e0:	e027      	b.n	8000a32 <introducirEco+0x9a>
        mitadAmplitud = vector[i - retrasoMuestras] / 2; //retraso
 80009e2:	69ba      	ldr	r2, [r7, #24]
 80009e4:	697b      	ldr	r3, [r7, #20]
 80009e6:	1ad3      	subs	r3, r2, r3
 80009e8:	005b      	lsls	r3, r3, #1
 80009ea:	687a      	ldr	r2, [r7, #4]
 80009ec:	4413      	add	r3, r2
 80009ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80009f2:	0fda      	lsrs	r2, r3, #31
 80009f4:	4413      	add	r3, r2
 80009f6:	105b      	asrs	r3, r3, #1
 80009f8:	81fb      	strh	r3, [r7, #14]
        vectorOut[i] += vector[i] + mitadAmplitud;
 80009fa:	69bb      	ldr	r3, [r7, #24]
 80009fc:	005b      	lsls	r3, r3, #1
 80009fe:	683a      	ldr	r2, [r7, #0]
 8000a00:	4413      	add	r3, r2
 8000a02:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a06:	b29a      	uxth	r2, r3
 8000a08:	69bb      	ldr	r3, [r7, #24]
 8000a0a:	005b      	lsls	r3, r3, #1
 8000a0c:	6879      	ldr	r1, [r7, #4]
 8000a0e:	440b      	add	r3, r1
 8000a10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a14:	b299      	uxth	r1, r3
 8000a16:	89fb      	ldrh	r3, [r7, #14]
 8000a18:	440b      	add	r3, r1
 8000a1a:	b29b      	uxth	r3, r3
 8000a1c:	4413      	add	r3, r2
 8000a1e:	b299      	uxth	r1, r3
 8000a20:	69bb      	ldr	r3, [r7, #24]
 8000a22:	005b      	lsls	r3, r3, #1
 8000a24:	683a      	ldr	r2, [r7, #0]
 8000a26:	4413      	add	r3, r2
 8000a28:	b20a      	sxth	r2, r1
 8000a2a:	801a      	strh	r2, [r3, #0]
    for (uint32_t i = retrasoMuestras; i < longitud; i++) {
 8000a2c:	69bb      	ldr	r3, [r7, #24]
 8000a2e:	3301      	adds	r3, #1
 8000a30:	61bb      	str	r3, [r7, #24]
 8000a32:	69ba      	ldr	r2, [r7, #24]
 8000a34:	693b      	ldr	r3, [r7, #16]
 8000a36:	429a      	cmp	r2, r3
 8000a38:	d3d3      	bcc.n	80009e2 <introducirEco+0x4a>
    }

}
 8000a3a:	bf00      	nop
 8000a3c:	bf00      	nop
 8000a3e:	3724      	adds	r7, #36	; 0x24
 8000a40:	46bd      	mov	sp, r7
 8000a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a46:	4770      	bx	lr

08000a48 <introducirEco_Intrinsic>:
void introducirEco_Intrinsic(int16_t *vector, int16_t *vectorOut) {
 8000a48:	b480      	push	{r7}
 8000a4a:	b08f      	sub	sp, #60	; 0x3c
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
 8000a50:	6039      	str	r1, [r7, #0]
    uint32_t retrasoMuestras = 882; // 20ms de retraso = 882 muetras
 8000a52:	f240 3372 	movw	r3, #882	; 0x372
 8000a56:	62fb      	str	r3, [r7, #44]	; 0x2c
    uint32_t longitud = 4096;
 8000a58:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a5c:	62bb      	str	r3, [r7, #40]	; 0x28
    int16_t mitadAmplitud = 0;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	84fb      	strh	r3, [r7, #38]	; 0x26

    //SIN ECO
    for (uint32_t i = 0; i < retrasoMuestras; i++) {
 8000a62:	2300      	movs	r3, #0
 8000a64:	637b      	str	r3, [r7, #52]	; 0x34
 8000a66:	e00d      	b.n	8000a84 <introducirEco_Intrinsic+0x3c>
        vectorOut[i] = vector[i];
 8000a68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000a6a:	005b      	lsls	r3, r3, #1
 8000a6c:	687a      	ldr	r2, [r7, #4]
 8000a6e:	441a      	add	r2, r3
 8000a70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000a72:	005b      	lsls	r3, r3, #1
 8000a74:	6839      	ldr	r1, [r7, #0]
 8000a76:	440b      	add	r3, r1
 8000a78:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000a7c:	801a      	strh	r2, [r3, #0]
    for (uint32_t i = 0; i < retrasoMuestras; i++) {
 8000a7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000a80:	3301      	adds	r3, #1
 8000a82:	637b      	str	r3, [r7, #52]	; 0x34
 8000a84:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000a86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a88:	429a      	cmp	r2, r3
 8000a8a:	d3ed      	bcc.n	8000a68 <introducirEco_Intrinsic+0x20>
    }

    //ECO
    for (uint32_t i = retrasoMuestras; i < longitud; i++) {
 8000a8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a8e:	633b      	str	r3, [r7, #48]	; 0x30
 8000a90:	e034      	b.n	8000afc <introducirEco_Intrinsic+0xb4>
        mitadAmplitud = vector[i - retrasoMuestras] / 2; //retraso
 8000a92:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000a94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a96:	1ad3      	subs	r3, r2, r3
 8000a98:	005b      	lsls	r3, r3, #1
 8000a9a:	687a      	ldr	r2, [r7, #4]
 8000a9c:	4413      	add	r3, r2
 8000a9e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000aa2:	0fda      	lsrs	r2, r3, #31
 8000aa4:	4413      	add	r3, r2
 8000aa6:	105b      	asrs	r3, r3, #1
 8000aa8:	84fb      	strh	r3, [r7, #38]	; 0x26
        vectorOut[i] = __QADD16(vectorOut[i], __QADD16(vector[i], mitadAmplitud));
 8000aaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000aac:	005b      	lsls	r3, r3, #1
 8000aae:	683a      	ldr	r2, [r7, #0]
 8000ab0:	4413      	add	r3, r2
 8000ab2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ab6:	4619      	mov	r1, r3
 8000ab8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000aba:	005b      	lsls	r3, r3, #1
 8000abc:	687a      	ldr	r2, [r7, #4]
 8000abe:	4413      	add	r3, r2
 8000ac0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ac4:	461a      	mov	r2, r3
 8000ac6:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8000aca:	617a      	str	r2, [r7, #20]
 8000acc:	613b      	str	r3, [r7, #16]

__STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8000ace:	697b      	ldr	r3, [r7, #20]
 8000ad0:	693a      	ldr	r2, [r7, #16]
 8000ad2:	fa93 f312 	qadd16	r3, r3, r2
 8000ad6:	60fb      	str	r3, [r7, #12]
  return(result);
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	6239      	str	r1, [r7, #32]
 8000adc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8000ade:	6a3b      	ldr	r3, [r7, #32]
 8000ae0:	69fa      	ldr	r2, [r7, #28]
 8000ae2:	fa93 f312 	qadd16	r3, r3, r2
 8000ae6:	61bb      	str	r3, [r7, #24]
  return(result);
 8000ae8:	69b9      	ldr	r1, [r7, #24]
 8000aea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000aec:	005b      	lsls	r3, r3, #1
 8000aee:	683a      	ldr	r2, [r7, #0]
 8000af0:	4413      	add	r3, r2
 8000af2:	b20a      	sxth	r2, r1
 8000af4:	801a      	strh	r2, [r3, #0]
    for (uint32_t i = retrasoMuestras; i < longitud; i++) {
 8000af6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000af8:	3301      	adds	r3, #1
 8000afa:	633b      	str	r3, [r7, #48]	; 0x30
 8000afc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000afe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b00:	429a      	cmp	r2, r3
 8000b02:	d3c6      	bcc.n	8000a92 <introducirEco_Intrinsic+0x4a>
    }

}
 8000b04:	bf00      	nop
 8000b06:	bf00      	nop
 8000b08:	373c      	adds	r7, #60	; 0x3c
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b10:	4770      	bx	lr
	...

08000b14 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b14:	b5b0      	push	{r4, r5, r7, lr}
 8000b16:	f5ad 4d83 	sub.w	sp, sp, #16768	; 0x4180
 8000b1a:	b088      	sub	sp, #32
 8000b1c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b1e:	f001 f835 	bl	8001b8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b22:	f000 fc65 	bl	80013f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b26:	f000 fd73 	bl	8001610 <MX_GPIO_Init>
  MX_ETH_Init();
 8000b2a:	f000 fccb 	bl	80014c4 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000b2e:	f000 fd17 	bl	8001560 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000b32:	f000 fd3f 	bl	80015b4 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */
  PrivilegiosSVC ();
 8000b36:	f7ff fd99 	bl	800066c <PrivilegiosSVC>
  DWT->CTRL |= 1 << DWT_CTRL_CYCCNTENA_Pos; //activar el contador
 8000b3a:	4bc7      	ldr	r3, [pc, #796]	; (8000e58 <main+0x344>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	4ac6      	ldr	r2, [pc, #792]	; (8000e58 <main+0x344>)
 8000b40:	f043 0301 	orr.w	r3, r3, #1
 8000b44:	6013      	str	r3, [r2, #0]
  /*
   * 	EJERCICIO 1 PRUEBA DE FUNCIONES EN C y ASM
   *
   * */

  uint32_t resultado[10] = {10,20,10,40,50,60,20,10,20,40};
 8000b46:	4bc5      	ldr	r3, [pc, #788]	; (8000e5c <main+0x348>)
 8000b48:	f507 4482 	add.w	r4, r7, #16640	; 0x4100
 8000b4c:	f104 0438 	add.w	r4, r4, #56	; 0x38
 8000b50:	461d      	mov	r5, r3
 8000b52:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b54:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b56:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b58:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b5a:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000b5e:	e884 0003 	stmia.w	r4, {r0, r1}
  DWT->CYCCNT = 0;  asm_zeros(resultado, 10);  ciclosASM = DWT->CYCCNT;
 8000b62:	4bbd      	ldr	r3, [pc, #756]	; (8000e58 <main+0x344>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	605a      	str	r2, [r3, #4]
 8000b68:	f507 4382 	add.w	r3, r7, #16640	; 0x4100
 8000b6c:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8000b70:	210a      	movs	r1, #10
 8000b72:	4618      	mov	r0, r3
 8000b74:	f7ff fb3e 	bl	80001f4 <asm_zeros>
 8000b78:	4bb7      	ldr	r3, [pc, #732]	; (8000e58 <main+0x344>)
 8000b7a:	685b      	ldr	r3, [r3, #4]
 8000b7c:	f507 4283 	add.w	r2, r7, #16768	; 0x4180
 8000b80:	f102 021c 	add.w	r2, r2, #28
 8000b84:	6013      	str	r3, [r2, #0]
  DWT->CYCCNT = 0;  zeros(resultado, 10);  ciclosC = DWT->CYCCNT;
 8000b86:	4bb4      	ldr	r3, [pc, #720]	; (8000e58 <main+0x344>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	605a      	str	r2, [r3, #4]
 8000b8c:	f507 4382 	add.w	r3, r7, #16640	; 0x4100
 8000b90:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8000b94:	210a      	movs	r1, #10
 8000b96:	4618      	mov	r0, r3
 8000b98:	f7ff fd99 	bl	80006ce <zeros>
 8000b9c:	4bae      	ldr	r3, [pc, #696]	; (8000e58 <main+0x344>)
 8000b9e:	685b      	ldr	r3, [r3, #4]
 8000ba0:	f507 4283 	add.w	r2, r7, #16768	; 0x4180
 8000ba4:	f102 0218 	add.w	r2, r2, #24
 8000ba8:	6013      	str	r3, [r2, #0]
  DWT->CYCCNT = 0;  zeros_optimizada(resultado, 10);  ciclosC2 = DWT->CYCCNT;
 8000baa:	4bab      	ldr	r3, [pc, #684]	; (8000e58 <main+0x344>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	605a      	str	r2, [r3, #4]
 8000bb0:	f507 4382 	add.w	r3, r7, #16640	; 0x4100
 8000bb4:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8000bb8:	210a      	movs	r1, #10
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f7ff fda3 	bl	8000706 <zeros_optimizada>
 8000bc0:	4ba5      	ldr	r3, [pc, #660]	; (8000e58 <main+0x344>)
 8000bc2:	685b      	ldr	r3, [r3, #4]
 8000bc4:	f507 4283 	add.w	r2, r7, #16768	; 0x4180
 8000bc8:	f102 0214 	add.w	r2, r2, #20
 8000bcc:	6013      	str	r3, [r2, #0]
  /*
   * 	EJERCICIO 2 PRUEBA DE FUNCIONES EN C y ASM
   *
   * */

  uint32_t vectorIN_ej2[10] = {10,20,10,40,50,60,70,80,90,100};
 8000bce:	4ba4      	ldr	r3, [pc, #656]	; (8000e60 <main+0x34c>)
 8000bd0:	f507 4482 	add.w	r4, r7, #16640	; 0x4100
 8000bd4:	f104 0410 	add.w	r4, r4, #16
 8000bd8:	461d      	mov	r5, r3
 8000bda:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bdc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bde:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000be0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000be2:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000be6:	e884 0003 	stmia.w	r4, {r0, r1}
  uint32_t vectorOUT_ej2[10] = {0,0,0,0,0,0,0,0,0,0};
 8000bea:	f507 4381 	add.w	r3, r7, #16512	; 0x4080
 8000bee:	f103 0368 	add.w	r3, r3, #104	; 0x68
 8000bf2:	2228      	movs	r2, #40	; 0x28
 8000bf4:	2100      	movs	r1, #0
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f003 f9ce 	bl	8003f98 <memset>
  uint32_t longitud_ej2 = 10, escalar_ej2 = 2;
 8000bfc:	230a      	movs	r3, #10
 8000bfe:	f507 4283 	add.w	r2, r7, #16768	; 0x4180
 8000c02:	f102 0210 	add.w	r2, r2, #16
 8000c06:	6013      	str	r3, [r2, #0]
 8000c08:	2302      	movs	r3, #2
 8000c0a:	f507 4283 	add.w	r2, r7, #16768	; 0x4180
 8000c0e:	f102 020c 	add.w	r2, r2, #12
 8000c12:	6013      	str	r3, [r2, #0]
  DWT->CYCCNT = 0;  asm_productoEscalar32(vectorIN_ej2,vectorOUT_ej2,longitud_ej2,escalar_ej2);  ciclosASM = DWT->CYCCNT;
 8000c14:	4b90      	ldr	r3, [pc, #576]	; (8000e58 <main+0x344>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	605a      	str	r2, [r3, #4]
 8000c1a:	f507 4181 	add.w	r1, r7, #16512	; 0x4080
 8000c1e:	f101 0168 	add.w	r1, r1, #104	; 0x68
 8000c22:	f507 4082 	add.w	r0, r7, #16640	; 0x4100
 8000c26:	f100 0010 	add.w	r0, r0, #16
 8000c2a:	f507 4383 	add.w	r3, r7, #16768	; 0x4180
 8000c2e:	f103 030c 	add.w	r3, r3, #12
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	f507 4283 	add.w	r2, r7, #16768	; 0x4180
 8000c38:	f102 0210 	add.w	r2, r2, #16
 8000c3c:	6812      	ldr	r2, [r2, #0]
 8000c3e:	f7ff fae2 	bl	8000206 <asm_productoEscalar32>
 8000c42:	4b85      	ldr	r3, [pc, #532]	; (8000e58 <main+0x344>)
 8000c44:	685b      	ldr	r3, [r3, #4]
 8000c46:	f507 4283 	add.w	r2, r7, #16768	; 0x4180
 8000c4a:	f102 021c 	add.w	r2, r2, #28
 8000c4e:	6013      	str	r3, [r2, #0]
  DWT->CYCCNT = 0;  productoEscalar32(vectorIN_ej2,vectorOUT_ej2,longitud_ej2,escalar_ej2);  ciclosC = DWT->CYCCNT;
 8000c50:	4b81      	ldr	r3, [pc, #516]	; (8000e58 <main+0x344>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	605a      	str	r2, [r3, #4]
 8000c56:	f507 4181 	add.w	r1, r7, #16512	; 0x4080
 8000c5a:	f101 0168 	add.w	r1, r1, #104	; 0x68
 8000c5e:	f507 4082 	add.w	r0, r7, #16640	; 0x4100
 8000c62:	f100 0010 	add.w	r0, r0, #16
 8000c66:	f507 4383 	add.w	r3, r7, #16768	; 0x4180
 8000c6a:	f103 030c 	add.w	r3, r3, #12
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	f507 4283 	add.w	r2, r7, #16768	; 0x4180
 8000c74:	f102 0210 	add.w	r2, r2, #16
 8000c78:	6812      	ldr	r2, [r2, #0]
 8000c7a:	f7ff fd60 	bl	800073e <productoEscalar32>
 8000c7e:	4b76      	ldr	r3, [pc, #472]	; (8000e58 <main+0x344>)
 8000c80:	685b      	ldr	r3, [r3, #4]
 8000c82:	f507 4283 	add.w	r2, r7, #16768	; 0x4180
 8000c86:	f102 0218 	add.w	r2, r2, #24
 8000c8a:	6013      	str	r3, [r2, #0]
  /*
   * 	EJERCICIO 3 PRUEBA DE FUNCIONES EN C y ASM
   *
   * */

  uint16_t vectorIN_ej3[5] = {10,20,10,40,50};
 8000c8c:	4a75      	ldr	r2, [pc, #468]	; (8000e64 <main+0x350>)
 8000c8e:	f507 4381 	add.w	r3, r7, #16512	; 0x4080
 8000c92:	f103 035c 	add.w	r3, r3, #92	; 0x5c
 8000c96:	ca07      	ldmia	r2, {r0, r1, r2}
 8000c98:	c303      	stmia	r3!, {r0, r1}
 8000c9a:	801a      	strh	r2, [r3, #0]
  uint16_t vectorOUT_ej3[5] = {0,0,0,0,0};
 8000c9c:	f507 4381 	add.w	r3, r7, #16512	; 0x4080
 8000ca0:	f103 0350 	add.w	r3, r3, #80	; 0x50
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	601a      	str	r2, [r3, #0]
 8000ca8:	605a      	str	r2, [r3, #4]
 8000caa:	811a      	strh	r2, [r3, #8]
  uint32_t longitud_ej3 = 5;
 8000cac:	2305      	movs	r3, #5
 8000cae:	f507 4283 	add.w	r2, r7, #16768	; 0x4180
 8000cb2:	f102 0208 	add.w	r2, r2, #8
 8000cb6:	6013      	str	r3, [r2, #0]
  uint16_t escalar_ej3 = 2;
 8000cb8:	2302      	movs	r3, #2
 8000cba:	f507 4283 	add.w	r2, r7, #16768	; 0x4180
 8000cbe:	f102 0206 	add.w	r2, r2, #6
 8000cc2:	8013      	strh	r3, [r2, #0]
  DWT->CYCCNT = 0;  asm_productoEscalar16(vectorIN_ej3,vectorOUT_ej3,longitud_ej3,escalar_ej3);  ciclosASM = DWT->CYCCNT;
 8000cc4:	4b64      	ldr	r3, [pc, #400]	; (8000e58 <main+0x344>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	605a      	str	r2, [r3, #4]
 8000cca:	f507 4383 	add.w	r3, r7, #16768	; 0x4180
 8000cce:	f103 0306 	add.w	r3, r3, #6
 8000cd2:	881b      	ldrh	r3, [r3, #0]
 8000cd4:	f507 4181 	add.w	r1, r7, #16512	; 0x4080
 8000cd8:	f101 0150 	add.w	r1, r1, #80	; 0x50
 8000cdc:	f507 4081 	add.w	r0, r7, #16512	; 0x4080
 8000ce0:	f100 005c 	add.w	r0, r0, #92	; 0x5c
 8000ce4:	f507 4283 	add.w	r2, r7, #16768	; 0x4180
 8000ce8:	f102 0208 	add.w	r2, r2, #8
 8000cec:	6812      	ldr	r2, [r2, #0]
 8000cee:	f7ff fa95 	bl	800021c <asm_productoEscalar16>
 8000cf2:	4b59      	ldr	r3, [pc, #356]	; (8000e58 <main+0x344>)
 8000cf4:	685b      	ldr	r3, [r3, #4]
 8000cf6:	f507 4283 	add.w	r2, r7, #16768	; 0x4180
 8000cfa:	f102 021c 	add.w	r2, r2, #28
 8000cfe:	6013      	str	r3, [r2, #0]
  DWT->CYCCNT = 0;  productoEscalar16(vectorIN_ej3,vectorOUT_ej3,longitud_ej3,escalar_ej3);  ciclosC = DWT->CYCCNT;
 8000d00:	4b55      	ldr	r3, [pc, #340]	; (8000e58 <main+0x344>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	605a      	str	r2, [r3, #4]
 8000d06:	f507 4383 	add.w	r3, r7, #16768	; 0x4180
 8000d0a:	f103 0306 	add.w	r3, r3, #6
 8000d0e:	881b      	ldrh	r3, [r3, #0]
 8000d10:	f507 4181 	add.w	r1, r7, #16512	; 0x4080
 8000d14:	f101 0150 	add.w	r1, r1, #80	; 0x50
 8000d18:	f507 4081 	add.w	r0, r7, #16512	; 0x4080
 8000d1c:	f100 005c 	add.w	r0, r0, #92	; 0x5c
 8000d20:	f507 4283 	add.w	r2, r7, #16768	; 0x4180
 8000d24:	f102 0208 	add.w	r2, r2, #8
 8000d28:	6812      	ldr	r2, [r2, #0]
 8000d2a:	f7ff fd2d 	bl	8000788 <productoEscalar16>
 8000d2e:	4b4a      	ldr	r3, [pc, #296]	; (8000e58 <main+0x344>)
 8000d30:	685b      	ldr	r3, [r3, #4]
 8000d32:	f507 4283 	add.w	r2, r7, #16768	; 0x4180
 8000d36:	f102 0218 	add.w	r2, r2, #24
 8000d3a:	6013      	str	r3, [r2, #0]
  /*
   * 	EJERCICIO 4 PRUEBA DE FUNCIONES EN C y ASM
   *
   * */

  uint16_t vectorIN_ej4[5] = {10000,10000,10000,10000,10000};
 8000d3c:	4a4a      	ldr	r2, [pc, #296]	; (8000e68 <main+0x354>)
 8000d3e:	f507 4381 	add.w	r3, r7, #16512	; 0x4080
 8000d42:	f103 0344 	add.w	r3, r3, #68	; 0x44
 8000d46:	ca07      	ldmia	r2, {r0, r1, r2}
 8000d48:	c303      	stmia	r3!, {r0, r1}
 8000d4a:	801a      	strh	r2, [r3, #0]
  uint16_t vectorOUT_ej4[5] = {0,0,0,0,0};
 8000d4c:	f507 4381 	add.w	r3, r7, #16512	; 0x4080
 8000d50:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8000d54:	2200      	movs	r2, #0
 8000d56:	601a      	str	r2, [r3, #0]
 8000d58:	605a      	str	r2, [r3, #4]
 8000d5a:	811a      	strh	r2, [r3, #8]
  uint32_t longitud_ej4 = 5;
 8000d5c:	2305      	movs	r3, #5
 8000d5e:	f507 4283 	add.w	r2, r7, #16768	; 0x4180
 8000d62:	6013      	str	r3, [r2, #0]
  uint16_t escalar_ej4 = 6;
 8000d64:	2306      	movs	r3, #6
 8000d66:	f507 4282 	add.w	r2, r7, #16640	; 0x4100
 8000d6a:	f102 027e 	add.w	r2, r2, #126	; 0x7e
 8000d6e:	8013      	strh	r3, [r2, #0]

  DWT->CYCCNT = 0;  asm_productoEscalar12(vectorIN_ej4,vectorOUT_ej4,longitud_ej4,escalar_ej4);  ciclosASM = DWT->CYCCNT;
 8000d70:	4b39      	ldr	r3, [pc, #228]	; (8000e58 <main+0x344>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	605a      	str	r2, [r3, #4]
 8000d76:	f507 4382 	add.w	r3, r7, #16640	; 0x4100
 8000d7a:	f103 037e 	add.w	r3, r3, #126	; 0x7e
 8000d7e:	881b      	ldrh	r3, [r3, #0]
 8000d80:	f507 4181 	add.w	r1, r7, #16512	; 0x4080
 8000d84:	f101 0138 	add.w	r1, r1, #56	; 0x38
 8000d88:	f507 4081 	add.w	r0, r7, #16512	; 0x4080
 8000d8c:	f100 0044 	add.w	r0, r0, #68	; 0x44
 8000d90:	f507 4283 	add.w	r2, r7, #16768	; 0x4180
 8000d94:	6812      	ldr	r2, [r2, #0]
 8000d96:	f7ff fa4c 	bl	8000232 <asm_productoEscalar12>
 8000d9a:	4b2f      	ldr	r3, [pc, #188]	; (8000e58 <main+0x344>)
 8000d9c:	685b      	ldr	r3, [r3, #4]
 8000d9e:	f507 4283 	add.w	r2, r7, #16768	; 0x4180
 8000da2:	f102 021c 	add.w	r2, r2, #28
 8000da6:	6013      	str	r3, [r2, #0]
  DWT->CYCCNT = 0;  productoEscalar12(vectorIN_ej4,vectorOUT_ej4,longitud_ej4,escalar_ej4);  ciclosC = DWT->CYCCNT;
 8000da8:	4b2b      	ldr	r3, [pc, #172]	; (8000e58 <main+0x344>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	605a      	str	r2, [r3, #4]
 8000dae:	f507 4382 	add.w	r3, r7, #16640	; 0x4100
 8000db2:	f103 037e 	add.w	r3, r3, #126	; 0x7e
 8000db6:	881b      	ldrh	r3, [r3, #0]
 8000db8:	f507 4181 	add.w	r1, r7, #16512	; 0x4080
 8000dbc:	f101 0138 	add.w	r1, r1, #56	; 0x38
 8000dc0:	f507 4081 	add.w	r0, r7, #16512	; 0x4080
 8000dc4:	f100 0044 	add.w	r0, r0, #68	; 0x44
 8000dc8:	f507 4283 	add.w	r2, r7, #16768	; 0x4180
 8000dcc:	6812      	ldr	r2, [r2, #0]
 8000dce:	f7ff fd01 	bl	80007d4 <productoEscalar12>
 8000dd2:	4b21      	ldr	r3, [pc, #132]	; (8000e58 <main+0x344>)
 8000dd4:	685b      	ldr	r3, [r3, #4]
 8000dd6:	f507 4283 	add.w	r2, r7, #16768	; 0x4180
 8000dda:	f102 0218 	add.w	r2, r2, #24
 8000dde:	6013      	str	r3, [r2, #0]
  /*
   * 	EJERCICIO 6 PRUEBA DE FUNCIONES EN C y ASM
   *
   * */

  uint32_t vectorIN_ej6[5] = {0xFFFF,0xFEFF,0xEAFF,0xE9FF,0x01FF};
 8000de0:	4b22      	ldr	r3, [pc, #136]	; (8000e6c <main+0x358>)
 8000de2:	f507 4481 	add.w	r4, r7, #16512	; 0x4080
 8000de6:	f104 0424 	add.w	r4, r4, #36	; 0x24
 8000dea:	461d      	mov	r5, r3
 8000dec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000dee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000df0:	682b      	ldr	r3, [r5, #0]
 8000df2:	6023      	str	r3, [r4, #0]
  uint32_t vectorOUT_ej6[5] = {0,0,0,0,0};
 8000df4:	f507 4383 	add.w	r3, r7, #16768	; 0x4180
 8000df8:	f103 0320 	add.w	r3, r3, #32
 8000dfc:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8000e00:	461a      	mov	r2, r3
 8000e02:	2300      	movs	r3, #0
 8000e04:	6013      	str	r3, [r2, #0]
 8000e06:	6053      	str	r3, [r2, #4]
 8000e08:	6093      	str	r3, [r2, #8]
 8000e0a:	60d3      	str	r3, [r2, #12]
 8000e0c:	6113      	str	r3, [r2, #16]
  uint32_t longitud_ej6 = 5;
 8000e0e:	2305      	movs	r3, #5
 8000e10:	f507 4282 	add.w	r2, r7, #16640	; 0x4100
 8000e14:	f102 0278 	add.w	r2, r2, #120	; 0x78
 8000e18:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;  asm_pack32to16(vectorIN_ej6,vectorOUT_ej6,longitud_ej6);  ciclosASM = DWT->CYCCNT;
 8000e1a:	4b0f      	ldr	r3, [pc, #60]	; (8000e58 <main+0x344>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	605a      	str	r2, [r3, #4]
 8000e20:	f507 4181 	add.w	r1, r7, #16512	; 0x4080
 8000e24:	f101 0110 	add.w	r1, r1, #16
 8000e28:	f507 4381 	add.w	r3, r7, #16512	; 0x4080
 8000e2c:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8000e30:	f507 4282 	add.w	r2, r7, #16640	; 0x4100
 8000e34:	f102 0278 	add.w	r2, r2, #120	; 0x78
 8000e38:	6812      	ldr	r2, [r2, #0]
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f7ff fa1b 	bl	8000276 <asm_pack32to16>
 8000e40:	4b05      	ldr	r3, [pc, #20]	; (8000e58 <main+0x344>)
 8000e42:	685b      	ldr	r3, [r3, #4]
 8000e44:	f507 4283 	add.w	r2, r7, #16768	; 0x4180
 8000e48:	f102 021c 	add.w	r2, r2, #28
 8000e4c:	6013      	str	r3, [r2, #0]
  DWT->CYCCNT = 0;  pack32to16(vectorIN_ej6,vectorOUT_ej6,longitud_ej6);  ciclosC = DWT->CYCCNT;
 8000e4e:	4b02      	ldr	r3, [pc, #8]	; (8000e58 <main+0x344>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	605a      	str	r2, [r3, #4]
 8000e54:	e00c      	b.n	8000e70 <main+0x35c>
 8000e56:	bf00      	nop
 8000e58:	e0001000 	.word	0xe0001000
 8000e5c:	08003fc0 	.word	0x08003fc0
 8000e60:	08003fe8 	.word	0x08003fe8
 8000e64:	08004010 	.word	0x08004010
 8000e68:	0800401c 	.word	0x0800401c
 8000e6c:	08004028 	.word	0x08004028
 8000e70:	f507 4181 	add.w	r1, r7, #16512	; 0x4080
 8000e74:	f101 0110 	add.w	r1, r1, #16
 8000e78:	f507 4381 	add.w	r3, r7, #16512	; 0x4080
 8000e7c:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8000e80:	f507 4282 	add.w	r2, r7, #16640	; 0x4100
 8000e84:	f102 0278 	add.w	r2, r2, #120	; 0x78
 8000e88:	6812      	ldr	r2, [r2, #0]
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f7ff fcd7 	bl	800083e <pack32to16>
 8000e90:	4bd6      	ldr	r3, [pc, #856]	; (80011ec <main+0x6d8>)
 8000e92:	685b      	ldr	r3, [r3, #4]
 8000e94:	f507 4283 	add.w	r2, r7, #16768	; 0x4180
 8000e98:	f102 0218 	add.w	r2, r2, #24
 8000e9c:	6013      	str	r3, [r2, #0]
  /*
   * 	EJERCICIO 7 PRUEBA DE FUNCIONES EN C y ASM
   *
   * */

  uint32_t vectorIN_ej7[10] = {1,2,3,5,4,8,2,3,5,0};
 8000e9e:	f507 4383 	add.w	r3, r7, #16768	; 0x4180
 8000ea2:	f103 0320 	add.w	r3, r3, #32
 8000ea6:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8000eaa:	4ad1      	ldr	r2, [pc, #836]	; (80011f0 <main+0x6dc>)
 8000eac:	461c      	mov	r4, r3
 8000eae:	4615      	mov	r5, r2
 8000eb0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000eb2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000eb4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000eb6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000eb8:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000ebc:	e884 0003 	stmia.w	r4, {r0, r1}
  uint32_t longitud_ej7 = 10;
 8000ec0:	230a      	movs	r3, #10
 8000ec2:	f507 4282 	add.w	r2, r7, #16640	; 0x4100
 8000ec6:	f102 0274 	add.w	r2, r2, #116	; 0x74
 8000eca:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;  uint32_t pos = asm_max32(vectorIN_ej7,longitud_ej7);  ciclosASM = DWT->CYCCNT;
 8000ecc:	4bc7      	ldr	r3, [pc, #796]	; (80011ec <main+0x6d8>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	605a      	str	r2, [r3, #4]
 8000ed2:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8000ed6:	f103 0368 	add.w	r3, r3, #104	; 0x68
 8000eda:	f507 4282 	add.w	r2, r7, #16640	; 0x4100
 8000ede:	f102 0274 	add.w	r2, r2, #116	; 0x74
 8000ee2:	6811      	ldr	r1, [r2, #0]
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f7ff f9d3 	bl	8000290 <asm_max32>
 8000eea:	f507 4382 	add.w	r3, r7, #16640	; 0x4100
 8000eee:	f103 0370 	add.w	r3, r3, #112	; 0x70
 8000ef2:	6018      	str	r0, [r3, #0]
 8000ef4:	4bbd      	ldr	r3, [pc, #756]	; (80011ec <main+0x6d8>)
 8000ef6:	685b      	ldr	r3, [r3, #4]
 8000ef8:	f507 4283 	add.w	r2, r7, #16768	; 0x4180
 8000efc:	f102 021c 	add.w	r2, r2, #28
 8000f00:	6013      	str	r3, [r2, #0]
  DWT->CYCCNT = 0;  uint32_t pos2 = max(vectorIN_ej7,longitud_ej7);  ciclosC = DWT->CYCCNT;
 8000f02:	4bba      	ldr	r3, [pc, #744]	; (80011ec <main+0x6d8>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	605a      	str	r2, [r3, #4]
 8000f08:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8000f0c:	f103 0368 	add.w	r3, r3, #104	; 0x68
 8000f10:	f507 4282 	add.w	r2, r7, #16640	; 0x4100
 8000f14:	f102 0274 	add.w	r2, r2, #116	; 0x74
 8000f18:	6811      	ldr	r1, [r2, #0]
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f7ff fcb2 	bl	8000884 <max>
 8000f20:	4603      	mov	r3, r0
 8000f22:	f507 4282 	add.w	r2, r7, #16640	; 0x4100
 8000f26:	f102 026c 	add.w	r2, r2, #108	; 0x6c
 8000f2a:	6013      	str	r3, [r2, #0]
 8000f2c:	4baf      	ldr	r3, [pc, #700]	; (80011ec <main+0x6d8>)
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	f507 4283 	add.w	r2, r7, #16768	; 0x4180
 8000f34:	f102 0218 	add.w	r2, r2, #24
 8000f38:	6013      	str	r3, [r2, #0]
  /*
   * 	EJERCICIO 8 PRUEBA DE FUNCIONES EN C y ASM
   *
   * */

  uint32_t vectorIN_ej8[10] = {1,2,3,4,5,6,7,8,9,10};
 8000f3a:	f507 4383 	add.w	r3, r7, #16768	; 0x4180
 8000f3e:	f103 0320 	add.w	r3, r3, #32
 8000f42:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8000f46:	4aab      	ldr	r2, [pc, #684]	; (80011f4 <main+0x6e0>)
 8000f48:	461c      	mov	r4, r3
 8000f4a:	4615      	mov	r5, r2
 8000f4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f4e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f54:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000f58:	e884 0003 	stmia.w	r4, {r0, r1}
  uint32_t vectorOUT_ej8[10] = {0,0,0,0,0,0,0,0,0,0};
 8000f5c:	f507 4383 	add.w	r3, r7, #16768	; 0x4180
 8000f60:	f103 0320 	add.w	r3, r3, #32
 8000f64:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8000f68:	4618      	mov	r0, r3
 8000f6a:	2328      	movs	r3, #40	; 0x28
 8000f6c:	461a      	mov	r2, r3
 8000f6e:	2100      	movs	r1, #0
 8000f70:	f003 f812 	bl	8003f98 <memset>
  uint32_t longitud_ej8 = 10;
 8000f74:	230a      	movs	r3, #10
 8000f76:	f507 4282 	add.w	r2, r7, #16640	; 0x4100
 8000f7a:	f102 0268 	add.w	r2, r2, #104	; 0x68
 8000f7e:	6013      	str	r3, [r2, #0]
  uint32_t N = 2;
 8000f80:	2302      	movs	r3, #2
 8000f82:	f507 4282 	add.w	r2, r7, #16640	; 0x4100
 8000f86:	f102 0264 	add.w	r2, r2, #100	; 0x64
 8000f8a:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;  asm_downsampleM(vectorIN_ej8,vectorOUT_ej8,longitud_ej8,N);  ciclosASM = DWT->CYCCNT;
 8000f8c:	4b97      	ldr	r3, [pc, #604]	; (80011ec <main+0x6d8>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	605a      	str	r2, [r3, #4]
 8000f92:	f507 4180 	add.w	r1, r7, #16384	; 0x4000
 8000f96:	f101 0118 	add.w	r1, r1, #24
 8000f9a:	f507 4080 	add.w	r0, r7, #16384	; 0x4000
 8000f9e:	f100 0040 	add.w	r0, r0, #64	; 0x40
 8000fa2:	f507 4382 	add.w	r3, r7, #16640	; 0x4100
 8000fa6:	f103 0364 	add.w	r3, r3, #100	; 0x64
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	f507 4282 	add.w	r2, r7, #16640	; 0x4100
 8000fb0:	f102 0268 	add.w	r2, r2, #104	; 0x68
 8000fb4:	6812      	ldr	r2, [r2, #0]
 8000fb6:	f7ff f980 	bl	80002ba <asm_downsampleM>
 8000fba:	4b8c      	ldr	r3, [pc, #560]	; (80011ec <main+0x6d8>)
 8000fbc:	685b      	ldr	r3, [r3, #4]
 8000fbe:	f507 4283 	add.w	r2, r7, #16768	; 0x4180
 8000fc2:	f102 021c 	add.w	r2, r2, #28
 8000fc6:	6013      	str	r3, [r2, #0]
  DWT->CYCCNT = 0;  downsampleM(vectorIN_ej8,vectorOUT_ej8,longitud_ej8,N);  ciclosC = DWT->CYCCNT;
 8000fc8:	4b88      	ldr	r3, [pc, #544]	; (80011ec <main+0x6d8>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	605a      	str	r2, [r3, #4]
 8000fce:	f507 4180 	add.w	r1, r7, #16384	; 0x4000
 8000fd2:	f101 0118 	add.w	r1, r1, #24
 8000fd6:	f507 4080 	add.w	r0, r7, #16384	; 0x4000
 8000fda:	f100 0040 	add.w	r0, r0, #64	; 0x40
 8000fde:	f507 4382 	add.w	r3, r7, #16640	; 0x4100
 8000fe2:	f103 0364 	add.w	r3, r3, #100	; 0x64
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	f507 4282 	add.w	r2, r7, #16640	; 0x4100
 8000fec:	f102 0268 	add.w	r2, r2, #104	; 0x68
 8000ff0:	6812      	ldr	r2, [r2, #0]
 8000ff2:	f7ff fc72 	bl	80008da <downsampleM>
 8000ff6:	4b7d      	ldr	r3, [pc, #500]	; (80011ec <main+0x6d8>)
 8000ff8:	685b      	ldr	r3, [r3, #4]
 8000ffa:	f507 4283 	add.w	r2, r7, #16768	; 0x4180
 8000ffe:	f102 0218 	add.w	r2, r2, #24
 8001002:	6013      	str	r3, [r2, #0]
  /*
   * 	EJERCICIO 9 PRUEBA DE FUNCIONES EN C y ASM
   *
   * */

  uint16_t vectorIN_ej9[10] = {1,2,3,4,5,6,7,8,9,10};
 8001004:	f507 4383 	add.w	r3, r7, #16768	; 0x4180
 8001008:	f103 0320 	add.w	r3, r3, #32
 800100c:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001010:	4a79      	ldr	r2, [pc, #484]	; (80011f8 <main+0x6e4>)
 8001012:	461c      	mov	r4, r3
 8001014:	4615      	mov	r5, r2
 8001016:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001018:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800101a:	682b      	ldr	r3, [r5, #0]
 800101c:	6023      	str	r3, [r4, #0]
  uint32_t longitud_ej9 = 10;
 800101e:	230a      	movs	r3, #10
 8001020:	f507 4282 	add.w	r2, r7, #16640	; 0x4100
 8001024:	f102 0260 	add.w	r2, r2, #96	; 0x60
 8001028:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;  asm_invertir(vectorIN_ej9,longitud_ej9);  ciclosASM = DWT->CYCCNT;
 800102a:	4b70      	ldr	r3, [pc, #448]	; (80011ec <main+0x6d8>)
 800102c:	2200      	movs	r2, #0
 800102e:	605a      	str	r2, [r3, #4]
 8001030:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8001034:	f103 0304 	add.w	r3, r3, #4
 8001038:	f507 4282 	add.w	r2, r7, #16640	; 0x4100
 800103c:	f102 0260 	add.w	r2, r2, #96	; 0x60
 8001040:	6811      	ldr	r1, [r2, #0]
 8001042:	4618      	mov	r0, r3
 8001044:	f7ff f949 	bl	80002da <asm_invertir>
 8001048:	4b68      	ldr	r3, [pc, #416]	; (80011ec <main+0x6d8>)
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	f507 4283 	add.w	r2, r7, #16768	; 0x4180
 8001050:	f102 021c 	add.w	r2, r2, #28
 8001054:	6013      	str	r3, [r2, #0]
  DWT->CYCCNT = 0;  invertir(vectorIN_ej9,longitud_ej9);  ciclosC = DWT->CYCCNT;
 8001056:	4b65      	ldr	r3, [pc, #404]	; (80011ec <main+0x6d8>)
 8001058:	2200      	movs	r2, #0
 800105a:	605a      	str	r2, [r3, #4]
 800105c:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8001060:	f103 0304 	add.w	r3, r3, #4
 8001064:	f507 4282 	add.w	r2, r7, #16640	; 0x4100
 8001068:	f102 0260 	add.w	r2, r2, #96	; 0x60
 800106c:	6811      	ldr	r1, [r2, #0]
 800106e:	4618      	mov	r0, r3
 8001070:	f7ff fc5b 	bl	800092a <invertir>
 8001074:	4b5d      	ldr	r3, [pc, #372]	; (80011ec <main+0x6d8>)
 8001076:	685b      	ldr	r3, [r3, #4]
 8001078:	f507 4283 	add.w	r2, r7, #16768	; 0x4180
 800107c:	f102 0218 	add.w	r2, r2, #24
 8001080:	6013      	str	r3, [r2, #0]



 //prueba de eco, no hago una funcion asm con SIMD porque no encuentro donde aplicarlo eficientemente

  muestras[0] = 10;  muestras[1] = 15;  muestras[2] = 20;  muestras[3] = 25;
 8001082:	f507 5306 	add.w	r3, r7, #8576	; 0x2180
 8001086:	f103 0320 	add.w	r3, r3, #32
 800108a:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800108e:	220a      	movs	r2, #10
 8001090:	801a      	strh	r2, [r3, #0]
 8001092:	f507 5306 	add.w	r3, r7, #8576	; 0x2180
 8001096:	f103 0320 	add.w	r3, r3, #32
 800109a:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800109e:	220f      	movs	r2, #15
 80010a0:	805a      	strh	r2, [r3, #2]
 80010a2:	f507 5306 	add.w	r3, r7, #8576	; 0x2180
 80010a6:	f103 0320 	add.w	r3, r3, #32
 80010aa:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80010ae:	2214      	movs	r2, #20
 80010b0:	809a      	strh	r2, [r3, #4]
 80010b2:	f507 5306 	add.w	r3, r7, #8576	; 0x2180
 80010b6:	f103 0320 	add.w	r3, r3, #32
 80010ba:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80010be:	2219      	movs	r2, #25
 80010c0:	80da      	strh	r2, [r3, #6]
  muestras[882] = 10;  muestras[883] = 20;  muestras[884] = 30;  muestras[885] = 40;
 80010c2:	f507 5306 	add.w	r3, r7, #8576	; 0x2180
 80010c6:	f103 0320 	add.w	r3, r3, #32
 80010ca:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80010ce:	220a      	movs	r2, #10
 80010d0:	f8a3 26e4 	strh.w	r2, [r3, #1764]	; 0x6e4
 80010d4:	f507 5306 	add.w	r3, r7, #8576	; 0x2180
 80010d8:	f103 0320 	add.w	r3, r3, #32
 80010dc:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80010e0:	2214      	movs	r2, #20
 80010e2:	f8a3 26e6 	strh.w	r2, [r3, #1766]	; 0x6e6
 80010e6:	f507 5306 	add.w	r3, r7, #8576	; 0x2180
 80010ea:	f103 0320 	add.w	r3, r3, #32
 80010ee:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80010f2:	221e      	movs	r2, #30
 80010f4:	f8a3 26e8 	strh.w	r2, [r3, #1768]	; 0x6e8
 80010f8:	f507 5306 	add.w	r3, r7, #8576	; 0x2180
 80010fc:	f103 0320 	add.w	r3, r3, #32
 8001100:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001104:	2228      	movs	r2, #40	; 0x28
 8001106:	f8a3 26ea 	strh.w	r2, [r3, #1770]	; 0x6ea
  muestras_eco[0] = 0;  muestras_eco[1] = 0;  muestras_eco[2] = 0;  muestras_eco[3] = 0;
 800110a:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 800110e:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001112:	2200      	movs	r2, #0
 8001114:	801a      	strh	r2, [r3, #0]
 8001116:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 800111a:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800111e:	2200      	movs	r2, #0
 8001120:	805a      	strh	r2, [r3, #2]
 8001122:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8001126:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800112a:	2200      	movs	r2, #0
 800112c:	809a      	strh	r2, [r3, #4]
 800112e:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8001132:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001136:	2200      	movs	r2, #0
 8001138:	80da      	strh	r2, [r3, #6]
  muestras_eco[882] = 0;  muestras_eco[883] = 0;  muestras_eco[884] = 0;  muestras_eco[885] = 0;
 800113a:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 800113e:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001142:	2200      	movs	r2, #0
 8001144:	f8a3 26e4 	strh.w	r2, [r3, #1764]	; 0x6e4
 8001148:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 800114c:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001150:	2200      	movs	r2, #0
 8001152:	f8a3 26e6 	strh.w	r2, [r3, #1766]	; 0x6e6
 8001156:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 800115a:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800115e:	2200      	movs	r2, #0
 8001160:	f8a3 26e8 	strh.w	r2, [r3, #1768]	; 0x6e8
 8001164:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8001168:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800116c:	2200      	movs	r2, #0
 800116e:	f8a3 26ea 	strh.w	r2, [r3, #1770]	; 0x6ea

  DWT->CYCCNT = 0;
 8001172:	4b1e      	ldr	r3, [pc, #120]	; (80011ec <main+0x6d8>)
 8001174:	2200      	movs	r2, #0
 8001176:	605a      	str	r2, [r3, #4]
  asm_eco(muestras, muestras_eco);
 8001178:	f107 0220 	add.w	r2, r7, #32
 800117c:	3a1c      	subs	r2, #28
 800117e:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8001182:	f103 0320 	add.w	r3, r3, #32
 8001186:	3b1c      	subs	r3, #28
 8001188:	4611      	mov	r1, r2
 800118a:	4618      	mov	r0, r3
 800118c:	f7ff f8b9 	bl	8000302 <asm_eco>
  ciclosASM = DWT->CYCCNT;
 8001190:	4b16      	ldr	r3, [pc, #88]	; (80011ec <main+0x6d8>)
 8001192:	685b      	ldr	r3, [r3, #4]
 8001194:	f507 4283 	add.w	r2, r7, #16768	; 0x4180
 8001198:	f102 021c 	add.w	r2, r2, #28
 800119c:	6013      	str	r3, [r2, #0]

  muestras[0] = 10;  muestras[1] = 15;  muestras[2] = 20;  muestras[3] = 25;
 800119e:	f507 5306 	add.w	r3, r7, #8576	; 0x2180
 80011a2:	f103 0320 	add.w	r3, r3, #32
 80011a6:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80011aa:	220a      	movs	r2, #10
 80011ac:	801a      	strh	r2, [r3, #0]
 80011ae:	f507 5306 	add.w	r3, r7, #8576	; 0x2180
 80011b2:	f103 0320 	add.w	r3, r3, #32
 80011b6:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80011ba:	220f      	movs	r2, #15
 80011bc:	805a      	strh	r2, [r3, #2]
 80011be:	f507 5306 	add.w	r3, r7, #8576	; 0x2180
 80011c2:	f103 0320 	add.w	r3, r3, #32
 80011c6:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80011ca:	2214      	movs	r2, #20
 80011cc:	809a      	strh	r2, [r3, #4]
 80011ce:	f507 5306 	add.w	r3, r7, #8576	; 0x2180
 80011d2:	f103 0320 	add.w	r3, r3, #32
 80011d6:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80011da:	2219      	movs	r2, #25
 80011dc:	80da      	strh	r2, [r3, #6]
  muestras[882] = 10;  muestras[883] = 20;  muestras[884] = 30;  muestras[885] = 40;
 80011de:	f507 5306 	add.w	r3, r7, #8576	; 0x2180
 80011e2:	f103 0320 	add.w	r3, r3, #32
 80011e6:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80011ea:	e007      	b.n	80011fc <main+0x6e8>
 80011ec:	e0001000 	.word	0xe0001000
 80011f0:	0800403c 	.word	0x0800403c
 80011f4:	08004064 	.word	0x08004064
 80011f8:	0800408c 	.word	0x0800408c
 80011fc:	220a      	movs	r2, #10
 80011fe:	f8a3 26e4 	strh.w	r2, [r3, #1764]	; 0x6e4
 8001202:	f507 5306 	add.w	r3, r7, #8576	; 0x2180
 8001206:	f103 0320 	add.w	r3, r3, #32
 800120a:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800120e:	2214      	movs	r2, #20
 8001210:	f8a3 26e6 	strh.w	r2, [r3, #1766]	; 0x6e6
 8001214:	f507 5306 	add.w	r3, r7, #8576	; 0x2180
 8001218:	f103 0320 	add.w	r3, r3, #32
 800121c:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001220:	221e      	movs	r2, #30
 8001222:	f8a3 26e8 	strh.w	r2, [r3, #1768]	; 0x6e8
 8001226:	f507 5306 	add.w	r3, r7, #8576	; 0x2180
 800122a:	f103 0320 	add.w	r3, r3, #32
 800122e:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001232:	2228      	movs	r2, #40	; 0x28
 8001234:	f8a3 26ea 	strh.w	r2, [r3, #1770]	; 0x6ea
  muestras_eco[0] = 0;  muestras_eco[1] = 0;  muestras_eco[2] = 0;  muestras_eco[3] = 0;
 8001238:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 800123c:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001240:	2200      	movs	r2, #0
 8001242:	801a      	strh	r2, [r3, #0]
 8001244:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8001248:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800124c:	2200      	movs	r2, #0
 800124e:	805a      	strh	r2, [r3, #2]
 8001250:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8001254:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001258:	2200      	movs	r2, #0
 800125a:	809a      	strh	r2, [r3, #4]
 800125c:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8001260:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001264:	2200      	movs	r2, #0
 8001266:	80da      	strh	r2, [r3, #6]
  muestras_eco[882] = 0;  muestras_eco[883] = 0;  muestras_eco[884] = 0;  muestras_eco[885] = 0;
 8001268:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 800126c:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001270:	2200      	movs	r2, #0
 8001272:	f8a3 26e4 	strh.w	r2, [r3, #1764]	; 0x6e4
 8001276:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 800127a:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800127e:	2200      	movs	r2, #0
 8001280:	f8a3 26e6 	strh.w	r2, [r3, #1766]	; 0x6e6
 8001284:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8001288:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800128c:	2200      	movs	r2, #0
 800128e:	f8a3 26e8 	strh.w	r2, [r3, #1768]	; 0x6e8
 8001292:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8001296:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800129a:	2200      	movs	r2, #0
 800129c:	f8a3 26ea 	strh.w	r2, [r3, #1770]	; 0x6ea


  DWT->CYCCNT = 0;
 80012a0:	4b52      	ldr	r3, [pc, #328]	; (80013ec <main+0x8d8>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	605a      	str	r2, [r3, #4]
  introducirEco(muestras, muestras_eco);
 80012a6:	f107 0220 	add.w	r2, r7, #32
 80012aa:	3a1c      	subs	r2, #28
 80012ac:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80012b0:	f103 0320 	add.w	r3, r3, #32
 80012b4:	3b1c      	subs	r3, #28
 80012b6:	4611      	mov	r1, r2
 80012b8:	4618      	mov	r0, r3
 80012ba:	f7ff fb6d 	bl	8000998 <introducirEco>
  ciclosC = DWT->CYCCNT;
 80012be:	4b4b      	ldr	r3, [pc, #300]	; (80013ec <main+0x8d8>)
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	f507 4283 	add.w	r2, r7, #16768	; 0x4180
 80012c6:	f102 0218 	add.w	r2, r2, #24
 80012ca:	6013      	str	r3, [r2, #0]

  muestras[0] = 10;  muestras[1] = 15;  muestras[2] = 20;  muestras[3] = 25;
 80012cc:	f507 5306 	add.w	r3, r7, #8576	; 0x2180
 80012d0:	f103 0320 	add.w	r3, r3, #32
 80012d4:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80012d8:	220a      	movs	r2, #10
 80012da:	801a      	strh	r2, [r3, #0]
 80012dc:	f507 5306 	add.w	r3, r7, #8576	; 0x2180
 80012e0:	f103 0320 	add.w	r3, r3, #32
 80012e4:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80012e8:	220f      	movs	r2, #15
 80012ea:	805a      	strh	r2, [r3, #2]
 80012ec:	f507 5306 	add.w	r3, r7, #8576	; 0x2180
 80012f0:	f103 0320 	add.w	r3, r3, #32
 80012f4:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80012f8:	2214      	movs	r2, #20
 80012fa:	809a      	strh	r2, [r3, #4]
 80012fc:	f507 5306 	add.w	r3, r7, #8576	; 0x2180
 8001300:	f103 0320 	add.w	r3, r3, #32
 8001304:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001308:	2219      	movs	r2, #25
 800130a:	80da      	strh	r2, [r3, #6]
  muestras[882] = 10;  muestras[883] = 20;  muestras[884] = 30;  muestras[885] = 40;
 800130c:	f507 5306 	add.w	r3, r7, #8576	; 0x2180
 8001310:	f103 0320 	add.w	r3, r3, #32
 8001314:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001318:	220a      	movs	r2, #10
 800131a:	f8a3 26e4 	strh.w	r2, [r3, #1764]	; 0x6e4
 800131e:	f507 5306 	add.w	r3, r7, #8576	; 0x2180
 8001322:	f103 0320 	add.w	r3, r3, #32
 8001326:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800132a:	2214      	movs	r2, #20
 800132c:	f8a3 26e6 	strh.w	r2, [r3, #1766]	; 0x6e6
 8001330:	f507 5306 	add.w	r3, r7, #8576	; 0x2180
 8001334:	f103 0320 	add.w	r3, r3, #32
 8001338:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800133c:	221e      	movs	r2, #30
 800133e:	f8a3 26e8 	strh.w	r2, [r3, #1768]	; 0x6e8
 8001342:	f507 5306 	add.w	r3, r7, #8576	; 0x2180
 8001346:	f103 0320 	add.w	r3, r3, #32
 800134a:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800134e:	2228      	movs	r2, #40	; 0x28
 8001350:	f8a3 26ea 	strh.w	r2, [r3, #1770]	; 0x6ea
  muestras_eco[0] = 0;  muestras_eco[1] = 0;  muestras_eco[2] = 0;  muestras_eco[3] = 0;
 8001354:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8001358:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800135c:	2200      	movs	r2, #0
 800135e:	801a      	strh	r2, [r3, #0]
 8001360:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8001364:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001368:	2200      	movs	r2, #0
 800136a:	805a      	strh	r2, [r3, #2]
 800136c:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8001370:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001374:	2200      	movs	r2, #0
 8001376:	809a      	strh	r2, [r3, #4]
 8001378:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 800137c:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001380:	2200      	movs	r2, #0
 8001382:	80da      	strh	r2, [r3, #6]
  muestras_eco[882] = 0;  muestras_eco[883] = 0;  muestras_eco[884] = 0;  muestras_eco[885] = 0;
 8001384:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8001388:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800138c:	2200      	movs	r2, #0
 800138e:	f8a3 26e4 	strh.w	r2, [r3, #1764]	; 0x6e4
 8001392:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8001396:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800139a:	2200      	movs	r2, #0
 800139c:	f8a3 26e6 	strh.w	r2, [r3, #1766]	; 0x6e6
 80013a0:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 80013a4:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80013a8:	2200      	movs	r2, #0
 80013aa:	f8a3 26e8 	strh.w	r2, [r3, #1768]	; 0x6e8
 80013ae:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 80013b2:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80013b6:	2200      	movs	r2, #0
 80013b8:	f8a3 26ea 	strh.w	r2, [r3, #1770]	; 0x6ea


  DWT->CYCCNT = 0;
 80013bc:	4b0b      	ldr	r3, [pc, #44]	; (80013ec <main+0x8d8>)
 80013be:	2200      	movs	r2, #0
 80013c0:	605a      	str	r2, [r3, #4]
  introducirEco_Intrinsic(muestras, muestras_eco);
 80013c2:	f107 0220 	add.w	r2, r7, #32
 80013c6:	3a1c      	subs	r2, #28
 80013c8:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80013cc:	f103 0320 	add.w	r3, r3, #32
 80013d0:	3b1c      	subs	r3, #28
 80013d2:	4611      	mov	r1, r2
 80013d4:	4618      	mov	r0, r3
 80013d6:	f7ff fb37 	bl	8000a48 <introducirEco_Intrinsic>
  ciclosC = DWT->CYCCNT;
 80013da:	4b04      	ldr	r3, [pc, #16]	; (80013ec <main+0x8d8>)
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	f507 4283 	add.w	r2, r7, #16768	; 0x4180
 80013e2:	f102 0218 	add.w	r2, r2, #24
 80013e6:	6013      	str	r3, [r2, #0]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80013e8:	e7fe      	b.n	80013e8 <main+0x8d4>
 80013ea:	bf00      	nop
 80013ec:	e0001000 	.word	0xe0001000

080013f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b094      	sub	sp, #80	; 0x50
 80013f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013f6:	f107 0320 	add.w	r3, r7, #32
 80013fa:	2230      	movs	r2, #48	; 0x30
 80013fc:	2100      	movs	r1, #0
 80013fe:	4618      	mov	r0, r3
 8001400:	f002 fdca 	bl	8003f98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001404:	f107 030c 	add.w	r3, r7, #12
 8001408:	2200      	movs	r2, #0
 800140a:	601a      	str	r2, [r3, #0]
 800140c:	605a      	str	r2, [r3, #4]
 800140e:	609a      	str	r2, [r3, #8]
 8001410:	60da      	str	r2, [r3, #12]
 8001412:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001414:	2300      	movs	r3, #0
 8001416:	60bb      	str	r3, [r7, #8]
 8001418:	4b28      	ldr	r3, [pc, #160]	; (80014bc <SystemClock_Config+0xcc>)
 800141a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800141c:	4a27      	ldr	r2, [pc, #156]	; (80014bc <SystemClock_Config+0xcc>)
 800141e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001422:	6413      	str	r3, [r2, #64]	; 0x40
 8001424:	4b25      	ldr	r3, [pc, #148]	; (80014bc <SystemClock_Config+0xcc>)
 8001426:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001428:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800142c:	60bb      	str	r3, [r7, #8]
 800142e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001430:	2300      	movs	r3, #0
 8001432:	607b      	str	r3, [r7, #4]
 8001434:	4b22      	ldr	r3, [pc, #136]	; (80014c0 <SystemClock_Config+0xd0>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a21      	ldr	r2, [pc, #132]	; (80014c0 <SystemClock_Config+0xd0>)
 800143a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800143e:	6013      	str	r3, [r2, #0]
 8001440:	4b1f      	ldr	r3, [pc, #124]	; (80014c0 <SystemClock_Config+0xd0>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001448:	607b      	str	r3, [r7, #4]
 800144a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800144c:	2301      	movs	r3, #1
 800144e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001450:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001454:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001456:	2302      	movs	r3, #2
 8001458:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800145a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800145e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001460:	2304      	movs	r3, #4
 8001462:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001464:	23a8      	movs	r3, #168	; 0xa8
 8001466:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001468:	2302      	movs	r3, #2
 800146a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800146c:	2307      	movs	r3, #7
 800146e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001470:	f107 0320 	add.w	r3, r7, #32
 8001474:	4618      	mov	r0, r3
 8001476:	f001 fb0f 	bl	8002a98 <HAL_RCC_OscConfig>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d001      	beq.n	8001484 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001480:	f000 f974 	bl	800176c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001484:	230f      	movs	r3, #15
 8001486:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001488:	2302      	movs	r3, #2
 800148a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800148c:	2300      	movs	r3, #0
 800148e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001490:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001494:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001496:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800149a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800149c:	f107 030c 	add.w	r3, r7, #12
 80014a0:	2105      	movs	r1, #5
 80014a2:	4618      	mov	r0, r3
 80014a4:	f001 fd70 	bl	8002f88 <HAL_RCC_ClockConfig>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d001      	beq.n	80014b2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80014ae:	f000 f95d 	bl	800176c <Error_Handler>
  }
}
 80014b2:	bf00      	nop
 80014b4:	3750      	adds	r7, #80	; 0x50
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	40023800 	.word	0x40023800
 80014c0:	40007000 	.word	0x40007000

080014c4 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80014c8:	4b1f      	ldr	r3, [pc, #124]	; (8001548 <MX_ETH_Init+0x84>)
 80014ca:	4a20      	ldr	r2, [pc, #128]	; (800154c <MX_ETH_Init+0x88>)
 80014cc:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80014ce:	4b20      	ldr	r3, [pc, #128]	; (8001550 <MX_ETH_Init+0x8c>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80014d4:	4b1e      	ldr	r3, [pc, #120]	; (8001550 <MX_ETH_Init+0x8c>)
 80014d6:	2280      	movs	r2, #128	; 0x80
 80014d8:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80014da:	4b1d      	ldr	r3, [pc, #116]	; (8001550 <MX_ETH_Init+0x8c>)
 80014dc:	22e1      	movs	r2, #225	; 0xe1
 80014de:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80014e0:	4b1b      	ldr	r3, [pc, #108]	; (8001550 <MX_ETH_Init+0x8c>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80014e6:	4b1a      	ldr	r3, [pc, #104]	; (8001550 <MX_ETH_Init+0x8c>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80014ec:	4b18      	ldr	r3, [pc, #96]	; (8001550 <MX_ETH_Init+0x8c>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80014f2:	4b15      	ldr	r3, [pc, #84]	; (8001548 <MX_ETH_Init+0x84>)
 80014f4:	4a16      	ldr	r2, [pc, #88]	; (8001550 <MX_ETH_Init+0x8c>)
 80014f6:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80014f8:	4b13      	ldr	r3, [pc, #76]	; (8001548 <MX_ETH_Init+0x84>)
 80014fa:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80014fe:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001500:	4b11      	ldr	r3, [pc, #68]	; (8001548 <MX_ETH_Init+0x84>)
 8001502:	4a14      	ldr	r2, [pc, #80]	; (8001554 <MX_ETH_Init+0x90>)
 8001504:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001506:	4b10      	ldr	r3, [pc, #64]	; (8001548 <MX_ETH_Init+0x84>)
 8001508:	4a13      	ldr	r2, [pc, #76]	; (8001558 <MX_ETH_Init+0x94>)
 800150a:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 800150c:	4b0e      	ldr	r3, [pc, #56]	; (8001548 <MX_ETH_Init+0x84>)
 800150e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8001512:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001514:	480c      	ldr	r0, [pc, #48]	; (8001548 <MX_ETH_Init+0x84>)
 8001516:	f000 fcb5 	bl	8001e84 <HAL_ETH_Init>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8001520:	f000 f924 	bl	800176c <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001524:	2238      	movs	r2, #56	; 0x38
 8001526:	2100      	movs	r1, #0
 8001528:	480c      	ldr	r0, [pc, #48]	; (800155c <MX_ETH_Init+0x98>)
 800152a:	f002 fd35 	bl	8003f98 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800152e:	4b0b      	ldr	r3, [pc, #44]	; (800155c <MX_ETH_Init+0x98>)
 8001530:	2221      	movs	r2, #33	; 0x21
 8001532:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001534:	4b09      	ldr	r3, [pc, #36]	; (800155c <MX_ETH_Init+0x98>)
 8001536:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 800153a:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800153c:	4b07      	ldr	r3, [pc, #28]	; (800155c <MX_ETH_Init+0x98>)
 800153e:	2200      	movs	r2, #0
 8001540:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8001542:	bf00      	nop
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	200001a0 	.word	0x200001a0
 800154c:	40028000 	.word	0x40028000
 8001550:	200007a0 	.word	0x200007a0
 8001554:	20000100 	.word	0x20000100
 8001558:	20000060 	.word	0x20000060
 800155c:	20000028 	.word	0x20000028

08001560 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001564:	4b11      	ldr	r3, [pc, #68]	; (80015ac <MX_USART3_UART_Init+0x4c>)
 8001566:	4a12      	ldr	r2, [pc, #72]	; (80015b0 <MX_USART3_UART_Init+0x50>)
 8001568:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800156a:	4b10      	ldr	r3, [pc, #64]	; (80015ac <MX_USART3_UART_Init+0x4c>)
 800156c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001570:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001572:	4b0e      	ldr	r3, [pc, #56]	; (80015ac <MX_USART3_UART_Init+0x4c>)
 8001574:	2200      	movs	r2, #0
 8001576:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001578:	4b0c      	ldr	r3, [pc, #48]	; (80015ac <MX_USART3_UART_Init+0x4c>)
 800157a:	2200      	movs	r2, #0
 800157c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800157e:	4b0b      	ldr	r3, [pc, #44]	; (80015ac <MX_USART3_UART_Init+0x4c>)
 8001580:	2200      	movs	r2, #0
 8001582:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001584:	4b09      	ldr	r3, [pc, #36]	; (80015ac <MX_USART3_UART_Init+0x4c>)
 8001586:	220c      	movs	r2, #12
 8001588:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800158a:	4b08      	ldr	r3, [pc, #32]	; (80015ac <MX_USART3_UART_Init+0x4c>)
 800158c:	2200      	movs	r2, #0
 800158e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001590:	4b06      	ldr	r3, [pc, #24]	; (80015ac <MX_USART3_UART_Init+0x4c>)
 8001592:	2200      	movs	r2, #0
 8001594:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001596:	4805      	ldr	r0, [pc, #20]	; (80015ac <MX_USART3_UART_Init+0x4c>)
 8001598:	f001 ff16 	bl	80033c8 <HAL_UART_Init>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80015a2:	f000 f8e3 	bl	800176c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80015a6:	bf00      	nop
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	20000250 	.word	0x20000250
 80015b0:	40004800 	.word	0x40004800

080015b4 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80015b8:	4b14      	ldr	r3, [pc, #80]	; (800160c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015ba:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80015be:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80015c0:	4b12      	ldr	r3, [pc, #72]	; (800160c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015c2:	2204      	movs	r2, #4
 80015c4:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80015c6:	4b11      	ldr	r3, [pc, #68]	; (800160c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015c8:	2202      	movs	r2, #2
 80015ca:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80015cc:	4b0f      	ldr	r3, [pc, #60]	; (800160c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80015d2:	4b0e      	ldr	r3, [pc, #56]	; (800160c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015d4:	2202      	movs	r2, #2
 80015d6:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80015d8:	4b0c      	ldr	r3, [pc, #48]	; (800160c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015da:	2201      	movs	r2, #1
 80015dc:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80015de:	4b0b      	ldr	r3, [pc, #44]	; (800160c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80015e4:	4b09      	ldr	r3, [pc, #36]	; (800160c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80015ea:	4b08      	ldr	r3, [pc, #32]	; (800160c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015ec:	2201      	movs	r2, #1
 80015ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80015f0:	4b06      	ldr	r3, [pc, #24]	; (800160c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80015f6:	4805      	ldr	r0, [pc, #20]	; (800160c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015f8:	f001 f931 	bl	800285e <HAL_PCD_Init>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d001      	beq.n	8001606 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001602:	f000 f8b3 	bl	800176c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001606:	bf00      	nop
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	20000294 	.word	0x20000294

08001610 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b08c      	sub	sp, #48	; 0x30
 8001614:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001616:	f107 031c 	add.w	r3, r7, #28
 800161a:	2200      	movs	r2, #0
 800161c:	601a      	str	r2, [r3, #0]
 800161e:	605a      	str	r2, [r3, #4]
 8001620:	609a      	str	r2, [r3, #8]
 8001622:	60da      	str	r2, [r3, #12]
 8001624:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001626:	2300      	movs	r3, #0
 8001628:	61bb      	str	r3, [r7, #24]
 800162a:	4b4c      	ldr	r3, [pc, #304]	; (800175c <MX_GPIO_Init+0x14c>)
 800162c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162e:	4a4b      	ldr	r2, [pc, #300]	; (800175c <MX_GPIO_Init+0x14c>)
 8001630:	f043 0304 	orr.w	r3, r3, #4
 8001634:	6313      	str	r3, [r2, #48]	; 0x30
 8001636:	4b49      	ldr	r3, [pc, #292]	; (800175c <MX_GPIO_Init+0x14c>)
 8001638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800163a:	f003 0304 	and.w	r3, r3, #4
 800163e:	61bb      	str	r3, [r7, #24]
 8001640:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001642:	2300      	movs	r3, #0
 8001644:	617b      	str	r3, [r7, #20]
 8001646:	4b45      	ldr	r3, [pc, #276]	; (800175c <MX_GPIO_Init+0x14c>)
 8001648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800164a:	4a44      	ldr	r2, [pc, #272]	; (800175c <MX_GPIO_Init+0x14c>)
 800164c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001650:	6313      	str	r3, [r2, #48]	; 0x30
 8001652:	4b42      	ldr	r3, [pc, #264]	; (800175c <MX_GPIO_Init+0x14c>)
 8001654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001656:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800165a:	617b      	str	r3, [r7, #20]
 800165c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800165e:	2300      	movs	r3, #0
 8001660:	613b      	str	r3, [r7, #16]
 8001662:	4b3e      	ldr	r3, [pc, #248]	; (800175c <MX_GPIO_Init+0x14c>)
 8001664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001666:	4a3d      	ldr	r2, [pc, #244]	; (800175c <MX_GPIO_Init+0x14c>)
 8001668:	f043 0301 	orr.w	r3, r3, #1
 800166c:	6313      	str	r3, [r2, #48]	; 0x30
 800166e:	4b3b      	ldr	r3, [pc, #236]	; (800175c <MX_GPIO_Init+0x14c>)
 8001670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001672:	f003 0301 	and.w	r3, r3, #1
 8001676:	613b      	str	r3, [r7, #16]
 8001678:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800167a:	2300      	movs	r3, #0
 800167c:	60fb      	str	r3, [r7, #12]
 800167e:	4b37      	ldr	r3, [pc, #220]	; (800175c <MX_GPIO_Init+0x14c>)
 8001680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001682:	4a36      	ldr	r2, [pc, #216]	; (800175c <MX_GPIO_Init+0x14c>)
 8001684:	f043 0302 	orr.w	r3, r3, #2
 8001688:	6313      	str	r3, [r2, #48]	; 0x30
 800168a:	4b34      	ldr	r3, [pc, #208]	; (800175c <MX_GPIO_Init+0x14c>)
 800168c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800168e:	f003 0302 	and.w	r3, r3, #2
 8001692:	60fb      	str	r3, [r7, #12]
 8001694:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001696:	2300      	movs	r3, #0
 8001698:	60bb      	str	r3, [r7, #8]
 800169a:	4b30      	ldr	r3, [pc, #192]	; (800175c <MX_GPIO_Init+0x14c>)
 800169c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800169e:	4a2f      	ldr	r2, [pc, #188]	; (800175c <MX_GPIO_Init+0x14c>)
 80016a0:	f043 0308 	orr.w	r3, r3, #8
 80016a4:	6313      	str	r3, [r2, #48]	; 0x30
 80016a6:	4b2d      	ldr	r3, [pc, #180]	; (800175c <MX_GPIO_Init+0x14c>)
 80016a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016aa:	f003 0308 	and.w	r3, r3, #8
 80016ae:	60bb      	str	r3, [r7, #8]
 80016b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80016b2:	2300      	movs	r3, #0
 80016b4:	607b      	str	r3, [r7, #4]
 80016b6:	4b29      	ldr	r3, [pc, #164]	; (800175c <MX_GPIO_Init+0x14c>)
 80016b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ba:	4a28      	ldr	r2, [pc, #160]	; (800175c <MX_GPIO_Init+0x14c>)
 80016bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80016c0:	6313      	str	r3, [r2, #48]	; 0x30
 80016c2:	4b26      	ldr	r3, [pc, #152]	; (800175c <MX_GPIO_Init+0x14c>)
 80016c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016ca:	607b      	str	r3, [r7, #4]
 80016cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80016ce:	2200      	movs	r2, #0
 80016d0:	f244 0181 	movw	r1, #16513	; 0x4081
 80016d4:	4822      	ldr	r0, [pc, #136]	; (8001760 <MX_GPIO_Init+0x150>)
 80016d6:	f001 f8a9 	bl	800282c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80016da:	2200      	movs	r2, #0
 80016dc:	2140      	movs	r1, #64	; 0x40
 80016de:	4821      	ldr	r0, [pc, #132]	; (8001764 <MX_GPIO_Init+0x154>)
 80016e0:	f001 f8a4 	bl	800282c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80016e4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016ea:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80016ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f0:	2300      	movs	r3, #0
 80016f2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80016f4:	f107 031c 	add.w	r3, r7, #28
 80016f8:	4619      	mov	r1, r3
 80016fa:	481b      	ldr	r0, [pc, #108]	; (8001768 <MX_GPIO_Init+0x158>)
 80016fc:	f000 feea 	bl	80024d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001700:	f244 0381 	movw	r3, #16513	; 0x4081
 8001704:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001706:	2301      	movs	r3, #1
 8001708:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170a:	2300      	movs	r3, #0
 800170c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800170e:	2300      	movs	r3, #0
 8001710:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001712:	f107 031c 	add.w	r3, r7, #28
 8001716:	4619      	mov	r1, r3
 8001718:	4811      	ldr	r0, [pc, #68]	; (8001760 <MX_GPIO_Init+0x150>)
 800171a:	f000 fedb 	bl	80024d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800171e:	2340      	movs	r3, #64	; 0x40
 8001720:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001722:	2301      	movs	r3, #1
 8001724:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001726:	2300      	movs	r3, #0
 8001728:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800172a:	2300      	movs	r3, #0
 800172c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800172e:	f107 031c 	add.w	r3, r7, #28
 8001732:	4619      	mov	r1, r3
 8001734:	480b      	ldr	r0, [pc, #44]	; (8001764 <MX_GPIO_Init+0x154>)
 8001736:	f000 fecd 	bl	80024d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800173a:	2380      	movs	r3, #128	; 0x80
 800173c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800173e:	2300      	movs	r3, #0
 8001740:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001742:	2300      	movs	r3, #0
 8001744:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001746:	f107 031c 	add.w	r3, r7, #28
 800174a:	4619      	mov	r1, r3
 800174c:	4805      	ldr	r0, [pc, #20]	; (8001764 <MX_GPIO_Init+0x154>)
 800174e:	f000 fec1 	bl	80024d4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001752:	bf00      	nop
 8001754:	3730      	adds	r7, #48	; 0x30
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	40023800 	.word	0x40023800
 8001760:	40020400 	.word	0x40020400
 8001764:	40021800 	.word	0x40021800
 8001768:	40020800 	.word	0x40020800

0800176c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001770:	b672      	cpsid	i
}
 8001772:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001774:	e7fe      	b.n	8001774 <Error_Handler+0x8>
	...

08001778 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001778:	b480      	push	{r7}
 800177a:	b083      	sub	sp, #12
 800177c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800177e:	2300      	movs	r3, #0
 8001780:	607b      	str	r3, [r7, #4]
 8001782:	4b10      	ldr	r3, [pc, #64]	; (80017c4 <HAL_MspInit+0x4c>)
 8001784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001786:	4a0f      	ldr	r2, [pc, #60]	; (80017c4 <HAL_MspInit+0x4c>)
 8001788:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800178c:	6453      	str	r3, [r2, #68]	; 0x44
 800178e:	4b0d      	ldr	r3, [pc, #52]	; (80017c4 <HAL_MspInit+0x4c>)
 8001790:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001792:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001796:	607b      	str	r3, [r7, #4]
 8001798:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800179a:	2300      	movs	r3, #0
 800179c:	603b      	str	r3, [r7, #0]
 800179e:	4b09      	ldr	r3, [pc, #36]	; (80017c4 <HAL_MspInit+0x4c>)
 80017a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017a2:	4a08      	ldr	r2, [pc, #32]	; (80017c4 <HAL_MspInit+0x4c>)
 80017a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017a8:	6413      	str	r3, [r2, #64]	; 0x40
 80017aa:	4b06      	ldr	r3, [pc, #24]	; (80017c4 <HAL_MspInit+0x4c>)
 80017ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017b2:	603b      	str	r3, [r7, #0]
 80017b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017b6:	bf00      	nop
 80017b8:	370c      	adds	r7, #12
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr
 80017c2:	bf00      	nop
 80017c4:	40023800 	.word	0x40023800

080017c8 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b08e      	sub	sp, #56	; 0x38
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017d4:	2200      	movs	r2, #0
 80017d6:	601a      	str	r2, [r3, #0]
 80017d8:	605a      	str	r2, [r3, #4]
 80017da:	609a      	str	r2, [r3, #8]
 80017dc:	60da      	str	r2, [r3, #12]
 80017de:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a55      	ldr	r2, [pc, #340]	; (800193c <HAL_ETH_MspInit+0x174>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	f040 80a4 	bne.w	8001934 <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80017ec:	2300      	movs	r3, #0
 80017ee:	623b      	str	r3, [r7, #32]
 80017f0:	4b53      	ldr	r3, [pc, #332]	; (8001940 <HAL_ETH_MspInit+0x178>)
 80017f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f4:	4a52      	ldr	r2, [pc, #328]	; (8001940 <HAL_ETH_MspInit+0x178>)
 80017f6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80017fa:	6313      	str	r3, [r2, #48]	; 0x30
 80017fc:	4b50      	ldr	r3, [pc, #320]	; (8001940 <HAL_ETH_MspInit+0x178>)
 80017fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001800:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001804:	623b      	str	r3, [r7, #32]
 8001806:	6a3b      	ldr	r3, [r7, #32]
 8001808:	2300      	movs	r3, #0
 800180a:	61fb      	str	r3, [r7, #28]
 800180c:	4b4c      	ldr	r3, [pc, #304]	; (8001940 <HAL_ETH_MspInit+0x178>)
 800180e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001810:	4a4b      	ldr	r2, [pc, #300]	; (8001940 <HAL_ETH_MspInit+0x178>)
 8001812:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001816:	6313      	str	r3, [r2, #48]	; 0x30
 8001818:	4b49      	ldr	r3, [pc, #292]	; (8001940 <HAL_ETH_MspInit+0x178>)
 800181a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001820:	61fb      	str	r3, [r7, #28]
 8001822:	69fb      	ldr	r3, [r7, #28]
 8001824:	2300      	movs	r3, #0
 8001826:	61bb      	str	r3, [r7, #24]
 8001828:	4b45      	ldr	r3, [pc, #276]	; (8001940 <HAL_ETH_MspInit+0x178>)
 800182a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182c:	4a44      	ldr	r2, [pc, #272]	; (8001940 <HAL_ETH_MspInit+0x178>)
 800182e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001832:	6313      	str	r3, [r2, #48]	; 0x30
 8001834:	4b42      	ldr	r3, [pc, #264]	; (8001940 <HAL_ETH_MspInit+0x178>)
 8001836:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001838:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800183c:	61bb      	str	r3, [r7, #24]
 800183e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001840:	2300      	movs	r3, #0
 8001842:	617b      	str	r3, [r7, #20]
 8001844:	4b3e      	ldr	r3, [pc, #248]	; (8001940 <HAL_ETH_MspInit+0x178>)
 8001846:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001848:	4a3d      	ldr	r2, [pc, #244]	; (8001940 <HAL_ETH_MspInit+0x178>)
 800184a:	f043 0304 	orr.w	r3, r3, #4
 800184e:	6313      	str	r3, [r2, #48]	; 0x30
 8001850:	4b3b      	ldr	r3, [pc, #236]	; (8001940 <HAL_ETH_MspInit+0x178>)
 8001852:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001854:	f003 0304 	and.w	r3, r3, #4
 8001858:	617b      	str	r3, [r7, #20]
 800185a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800185c:	2300      	movs	r3, #0
 800185e:	613b      	str	r3, [r7, #16]
 8001860:	4b37      	ldr	r3, [pc, #220]	; (8001940 <HAL_ETH_MspInit+0x178>)
 8001862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001864:	4a36      	ldr	r2, [pc, #216]	; (8001940 <HAL_ETH_MspInit+0x178>)
 8001866:	f043 0301 	orr.w	r3, r3, #1
 800186a:	6313      	str	r3, [r2, #48]	; 0x30
 800186c:	4b34      	ldr	r3, [pc, #208]	; (8001940 <HAL_ETH_MspInit+0x178>)
 800186e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001870:	f003 0301 	and.w	r3, r3, #1
 8001874:	613b      	str	r3, [r7, #16]
 8001876:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001878:	2300      	movs	r3, #0
 800187a:	60fb      	str	r3, [r7, #12]
 800187c:	4b30      	ldr	r3, [pc, #192]	; (8001940 <HAL_ETH_MspInit+0x178>)
 800187e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001880:	4a2f      	ldr	r2, [pc, #188]	; (8001940 <HAL_ETH_MspInit+0x178>)
 8001882:	f043 0302 	orr.w	r3, r3, #2
 8001886:	6313      	str	r3, [r2, #48]	; 0x30
 8001888:	4b2d      	ldr	r3, [pc, #180]	; (8001940 <HAL_ETH_MspInit+0x178>)
 800188a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188c:	f003 0302 	and.w	r3, r3, #2
 8001890:	60fb      	str	r3, [r7, #12]
 8001892:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001894:	2300      	movs	r3, #0
 8001896:	60bb      	str	r3, [r7, #8]
 8001898:	4b29      	ldr	r3, [pc, #164]	; (8001940 <HAL_ETH_MspInit+0x178>)
 800189a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189c:	4a28      	ldr	r2, [pc, #160]	; (8001940 <HAL_ETH_MspInit+0x178>)
 800189e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80018a2:	6313      	str	r3, [r2, #48]	; 0x30
 80018a4:	4b26      	ldr	r3, [pc, #152]	; (8001940 <HAL_ETH_MspInit+0x178>)
 80018a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80018ac:	60bb      	str	r3, [r7, #8]
 80018ae:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80018b0:	2332      	movs	r3, #50	; 0x32
 80018b2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018b4:	2302      	movs	r3, #2
 80018b6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b8:	2300      	movs	r3, #0
 80018ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018bc:	2303      	movs	r3, #3
 80018be:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80018c0:	230b      	movs	r3, #11
 80018c2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018c8:	4619      	mov	r1, r3
 80018ca:	481e      	ldr	r0, [pc, #120]	; (8001944 <HAL_ETH_MspInit+0x17c>)
 80018cc:	f000 fe02 	bl	80024d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80018d0:	2386      	movs	r3, #134	; 0x86
 80018d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018d4:	2302      	movs	r3, #2
 80018d6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d8:	2300      	movs	r3, #0
 80018da:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018dc:	2303      	movs	r3, #3
 80018de:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80018e0:	230b      	movs	r3, #11
 80018e2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018e8:	4619      	mov	r1, r3
 80018ea:	4817      	ldr	r0, [pc, #92]	; (8001948 <HAL_ETH_MspInit+0x180>)
 80018ec:	f000 fdf2 	bl	80024d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80018f0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018f4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018f6:	2302      	movs	r3, #2
 80018f8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fa:	2300      	movs	r3, #0
 80018fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018fe:	2303      	movs	r3, #3
 8001900:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001902:	230b      	movs	r3, #11
 8001904:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001906:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800190a:	4619      	mov	r1, r3
 800190c:	480f      	ldr	r0, [pc, #60]	; (800194c <HAL_ETH_MspInit+0x184>)
 800190e:	f000 fde1 	bl	80024d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001912:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001916:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001918:	2302      	movs	r3, #2
 800191a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191c:	2300      	movs	r3, #0
 800191e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001920:	2303      	movs	r3, #3
 8001922:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001924:	230b      	movs	r3, #11
 8001926:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001928:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800192c:	4619      	mov	r1, r3
 800192e:	4808      	ldr	r0, [pc, #32]	; (8001950 <HAL_ETH_MspInit+0x188>)
 8001930:	f000 fdd0 	bl	80024d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8001934:	bf00      	nop
 8001936:	3738      	adds	r7, #56	; 0x38
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	40028000 	.word	0x40028000
 8001940:	40023800 	.word	0x40023800
 8001944:	40020800 	.word	0x40020800
 8001948:	40020000 	.word	0x40020000
 800194c:	40020400 	.word	0x40020400
 8001950:	40021800 	.word	0x40021800

08001954 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b08a      	sub	sp, #40	; 0x28
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800195c:	f107 0314 	add.w	r3, r7, #20
 8001960:	2200      	movs	r2, #0
 8001962:	601a      	str	r2, [r3, #0]
 8001964:	605a      	str	r2, [r3, #4]
 8001966:	609a      	str	r2, [r3, #8]
 8001968:	60da      	str	r2, [r3, #12]
 800196a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a19      	ldr	r2, [pc, #100]	; (80019d8 <HAL_UART_MspInit+0x84>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d12c      	bne.n	80019d0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001976:	2300      	movs	r3, #0
 8001978:	613b      	str	r3, [r7, #16]
 800197a:	4b18      	ldr	r3, [pc, #96]	; (80019dc <HAL_UART_MspInit+0x88>)
 800197c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800197e:	4a17      	ldr	r2, [pc, #92]	; (80019dc <HAL_UART_MspInit+0x88>)
 8001980:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001984:	6413      	str	r3, [r2, #64]	; 0x40
 8001986:	4b15      	ldr	r3, [pc, #84]	; (80019dc <HAL_UART_MspInit+0x88>)
 8001988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800198a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800198e:	613b      	str	r3, [r7, #16]
 8001990:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001992:	2300      	movs	r3, #0
 8001994:	60fb      	str	r3, [r7, #12]
 8001996:	4b11      	ldr	r3, [pc, #68]	; (80019dc <HAL_UART_MspInit+0x88>)
 8001998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800199a:	4a10      	ldr	r2, [pc, #64]	; (80019dc <HAL_UART_MspInit+0x88>)
 800199c:	f043 0308 	orr.w	r3, r3, #8
 80019a0:	6313      	str	r3, [r2, #48]	; 0x30
 80019a2:	4b0e      	ldr	r3, [pc, #56]	; (80019dc <HAL_UART_MspInit+0x88>)
 80019a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a6:	f003 0308 	and.w	r3, r3, #8
 80019aa:	60fb      	str	r3, [r7, #12]
 80019ac:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80019ae:	f44f 7340 	mov.w	r3, #768	; 0x300
 80019b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019b4:	2302      	movs	r3, #2
 80019b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b8:	2300      	movs	r3, #0
 80019ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019bc:	2303      	movs	r3, #3
 80019be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80019c0:	2307      	movs	r3, #7
 80019c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019c4:	f107 0314 	add.w	r3, r7, #20
 80019c8:	4619      	mov	r1, r3
 80019ca:	4805      	ldr	r0, [pc, #20]	; (80019e0 <HAL_UART_MspInit+0x8c>)
 80019cc:	f000 fd82 	bl	80024d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80019d0:	bf00      	nop
 80019d2:	3728      	adds	r7, #40	; 0x28
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	40004800 	.word	0x40004800
 80019dc:	40023800 	.word	0x40023800
 80019e0:	40020c00 	.word	0x40020c00

080019e4 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b08a      	sub	sp, #40	; 0x28
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ec:	f107 0314 	add.w	r3, r7, #20
 80019f0:	2200      	movs	r2, #0
 80019f2:	601a      	str	r2, [r3, #0]
 80019f4:	605a      	str	r2, [r3, #4]
 80019f6:	609a      	str	r2, [r3, #8]
 80019f8:	60da      	str	r2, [r3, #12]
 80019fa:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001a04:	d13f      	bne.n	8001a86 <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a06:	2300      	movs	r3, #0
 8001a08:	613b      	str	r3, [r7, #16]
 8001a0a:	4b21      	ldr	r3, [pc, #132]	; (8001a90 <HAL_PCD_MspInit+0xac>)
 8001a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0e:	4a20      	ldr	r2, [pc, #128]	; (8001a90 <HAL_PCD_MspInit+0xac>)
 8001a10:	f043 0301 	orr.w	r3, r3, #1
 8001a14:	6313      	str	r3, [r2, #48]	; 0x30
 8001a16:	4b1e      	ldr	r3, [pc, #120]	; (8001a90 <HAL_PCD_MspInit+0xac>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1a:	f003 0301 	and.w	r3, r3, #1
 8001a1e:	613b      	str	r3, [r7, #16]
 8001a20:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001a22:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8001a26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a28:	2302      	movs	r3, #2
 8001a2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a30:	2303      	movs	r3, #3
 8001a32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001a34:	230a      	movs	r3, #10
 8001a36:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a38:	f107 0314 	add.w	r3, r7, #20
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	4815      	ldr	r0, [pc, #84]	; (8001a94 <HAL_PCD_MspInit+0xb0>)
 8001a40:	f000 fd48 	bl	80024d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001a44:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001a52:	f107 0314 	add.w	r3, r7, #20
 8001a56:	4619      	mov	r1, r3
 8001a58:	480e      	ldr	r0, [pc, #56]	; (8001a94 <HAL_PCD_MspInit+0xb0>)
 8001a5a:	f000 fd3b 	bl	80024d4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001a5e:	4b0c      	ldr	r3, [pc, #48]	; (8001a90 <HAL_PCD_MspInit+0xac>)
 8001a60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a62:	4a0b      	ldr	r2, [pc, #44]	; (8001a90 <HAL_PCD_MspInit+0xac>)
 8001a64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a68:	6353      	str	r3, [r2, #52]	; 0x34
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	60fb      	str	r3, [r7, #12]
 8001a6e:	4b08      	ldr	r3, [pc, #32]	; (8001a90 <HAL_PCD_MspInit+0xac>)
 8001a70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a72:	4a07      	ldr	r2, [pc, #28]	; (8001a90 <HAL_PCD_MspInit+0xac>)
 8001a74:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a78:	6453      	str	r3, [r2, #68]	; 0x44
 8001a7a:	4b05      	ldr	r3, [pc, #20]	; (8001a90 <HAL_PCD_MspInit+0xac>)
 8001a7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a82:	60fb      	str	r3, [r7, #12]
 8001a84:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001a86:	bf00      	nop
 8001a88:	3728      	adds	r7, #40	; 0x28
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	40023800 	.word	0x40023800
 8001a94:	40020000 	.word	0x40020000

08001a98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a9c:	e7fe      	b.n	8001a9c <NMI_Handler+0x4>

08001a9e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a9e:	b480      	push	{r7}
 8001aa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001aa2:	e7fe      	b.n	8001aa2 <HardFault_Handler+0x4>

08001aa4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001aa8:	e7fe      	b.n	8001aa8 <MemManage_Handler+0x4>

08001aaa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001aaa:	b480      	push	{r7}
 8001aac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001aae:	e7fe      	b.n	8001aae <BusFault_Handler+0x4>

08001ab0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ab4:	e7fe      	b.n	8001ab4 <UsageFault_Handler+0x4>

08001ab6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ab6:	b480      	push	{r7}
 8001ab8:	b085      	sub	sp, #20
 8001aba:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8001abc:	f3ef 8314 	mrs	r3, CONTROL
 8001ac0:	607b      	str	r3, [r7, #4]
  return(result);
 8001ac2:	687b      	ldr	r3, [r7, #4]
	// Handler de la interrupcion "SVC" (Supervisor Call).
	// Usado por el ejemplo "PrivilegiosSVC".

    // Se obtiene el valor del registro "control". El bit 0 indica el nivel
    // de privilegio en modo "Thread". Deberia ser 1: No privilegiado.
    uint32_t x = __get_CONTROL ();
 8001ac4:	60fb      	str	r3, [r7, #12]

    // Borra el bit 0. Nuevo valor 0: privilegiado.
    x &= ~1u;
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	f023 0301 	bic.w	r3, r3, #1
 8001acc:	60fb      	str	r3, [r7, #12]
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 8001ad2:	68bb      	ldr	r3, [r7, #8]
 8001ad4:	f383 8814 	msr	CONTROL, r3
}
 8001ad8:	bf00      	nop
    __set_CONTROL (x);
  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ada:	bf00      	nop
 8001adc:	3714      	adds	r7, #20
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr

08001ae6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ae6:	b480      	push	{r7}
 8001ae8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001aea:	bf00      	nop
 8001aec:	46bd      	mov	sp, r7
 8001aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af2:	4770      	bx	lr

08001af4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001af8:	bf00      	nop
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr

08001b02 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b02:	b580      	push	{r7, lr}
 8001b04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b06:	f000 f893 	bl	8001c30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b0a:	bf00      	nop
 8001b0c:	bd80      	pop	{r7, pc}
	...

08001b10 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b14:	4b06      	ldr	r3, [pc, #24]	; (8001b30 <SystemInit+0x20>)
 8001b16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b1a:	4a05      	ldr	r2, [pc, #20]	; (8001b30 <SystemInit+0x20>)
 8001b1c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b20:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b24:	bf00      	nop
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	e000ed00 	.word	0xe000ed00

08001b34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  nop
 8001b34:	bf00      	nop
  nop
 8001b36:	bf00      	nop
  ldr   sp, =_estack       /* set stack pointer */
 8001b38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b70 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b3c:	480d      	ldr	r0, [pc, #52]	; (8001b74 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001b3e:	490e      	ldr	r1, [pc, #56]	; (8001b78 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001b40:	4a0e      	ldr	r2, [pc, #56]	; (8001b7c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001b42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b44:	e002      	b.n	8001b4c <LoopCopyDataInit>

08001b46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b4a:	3304      	adds	r3, #4

08001b4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b50:	d3f9      	bcc.n	8001b46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b52:	4a0b      	ldr	r2, [pc, #44]	; (8001b80 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001b54:	4c0b      	ldr	r4, [pc, #44]	; (8001b84 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001b56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b58:	e001      	b.n	8001b5e <LoopFillZerobss>

08001b5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b5c:	3204      	adds	r2, #4

08001b5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b60:	d3fb      	bcc.n	8001b5a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001b62:	f7ff ffd5 	bl	8001b10 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b66:	f002 f9f3 	bl	8003f50 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b6a:	f7fe ffd3 	bl	8000b14 <main>
  bx  lr    
 8001b6e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001b70:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001b74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b78:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001b7c:	080040c8 	.word	0x080040c8
  ldr r2, =_sbss
 8001b80:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001b84:	200007ac 	.word	0x200007ac

08001b88 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b88:	e7fe      	b.n	8001b88 <ADC_IRQHandler>
	...

08001b8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b90:	4b0e      	ldr	r3, [pc, #56]	; (8001bcc <HAL_Init+0x40>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a0d      	ldr	r2, [pc, #52]	; (8001bcc <HAL_Init+0x40>)
 8001b96:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b9a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b9c:	4b0b      	ldr	r3, [pc, #44]	; (8001bcc <HAL_Init+0x40>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a0a      	ldr	r2, [pc, #40]	; (8001bcc <HAL_Init+0x40>)
 8001ba2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ba6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ba8:	4b08      	ldr	r3, [pc, #32]	; (8001bcc <HAL_Init+0x40>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a07      	ldr	r2, [pc, #28]	; (8001bcc <HAL_Init+0x40>)
 8001bae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bb2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bb4:	2003      	movs	r0, #3
 8001bb6:	f000 f931 	bl	8001e1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bba:	2000      	movs	r0, #0
 8001bbc:	f000 f808 	bl	8001bd0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bc0:	f7ff fdda 	bl	8001778 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bc4:	2300      	movs	r3, #0
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	40023c00 	.word	0x40023c00

08001bd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bd8:	4b12      	ldr	r3, [pc, #72]	; (8001c24 <HAL_InitTick+0x54>)
 8001bda:	681a      	ldr	r2, [r3, #0]
 8001bdc:	4b12      	ldr	r3, [pc, #72]	; (8001c28 <HAL_InitTick+0x58>)
 8001bde:	781b      	ldrb	r3, [r3, #0]
 8001be0:	4619      	mov	r1, r3
 8001be2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001be6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bea:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f000 f93b 	bl	8001e6a <HAL_SYSTICK_Config>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e00e      	b.n	8001c1c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2b0f      	cmp	r3, #15
 8001c02:	d80a      	bhi.n	8001c1a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c04:	2200      	movs	r2, #0
 8001c06:	6879      	ldr	r1, [r7, #4]
 8001c08:	f04f 30ff 	mov.w	r0, #4294967295
 8001c0c:	f000 f911 	bl	8001e32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c10:	4a06      	ldr	r2, [pc, #24]	; (8001c2c <HAL_InitTick+0x5c>)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c16:	2300      	movs	r3, #0
 8001c18:	e000      	b.n	8001c1c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c1a:	2301      	movs	r3, #1
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	3708      	adds	r7, #8
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	20000000 	.word	0x20000000
 8001c28:	20000008 	.word	0x20000008
 8001c2c:	20000004 	.word	0x20000004

08001c30 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c34:	4b06      	ldr	r3, [pc, #24]	; (8001c50 <HAL_IncTick+0x20>)
 8001c36:	781b      	ldrb	r3, [r3, #0]
 8001c38:	461a      	mov	r2, r3
 8001c3a:	4b06      	ldr	r3, [pc, #24]	; (8001c54 <HAL_IncTick+0x24>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4413      	add	r3, r2
 8001c40:	4a04      	ldr	r2, [pc, #16]	; (8001c54 <HAL_IncTick+0x24>)
 8001c42:	6013      	str	r3, [r2, #0]
}
 8001c44:	bf00      	nop
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr
 8001c4e:	bf00      	nop
 8001c50:	20000008 	.word	0x20000008
 8001c54:	200007a8 	.word	0x200007a8

08001c58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  return uwTick;
 8001c5c:	4b03      	ldr	r3, [pc, #12]	; (8001c6c <HAL_GetTick+0x14>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
}
 8001c60:	4618      	mov	r0, r3
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr
 8001c6a:	bf00      	nop
 8001c6c:	200007a8 	.word	0x200007a8

08001c70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b084      	sub	sp, #16
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c78:	f7ff ffee 	bl	8001c58 <HAL_GetTick>
 8001c7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c88:	d005      	beq.n	8001c96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c8a:	4b0a      	ldr	r3, [pc, #40]	; (8001cb4 <HAL_Delay+0x44>)
 8001c8c:	781b      	ldrb	r3, [r3, #0]
 8001c8e:	461a      	mov	r2, r3
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	4413      	add	r3, r2
 8001c94:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001c96:	bf00      	nop
 8001c98:	f7ff ffde 	bl	8001c58 <HAL_GetTick>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	68bb      	ldr	r3, [r7, #8]
 8001ca0:	1ad3      	subs	r3, r2, r3
 8001ca2:	68fa      	ldr	r2, [r7, #12]
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	d8f7      	bhi.n	8001c98 <HAL_Delay+0x28>
  {
  }
}
 8001ca8:	bf00      	nop
 8001caa:	bf00      	nop
 8001cac:	3710      	adds	r7, #16
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	20000008 	.word	0x20000008

08001cb8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b085      	sub	sp, #20
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	f003 0307 	and.w	r3, r3, #7
 8001cc6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cc8:	4b0c      	ldr	r3, [pc, #48]	; (8001cfc <__NVIC_SetPriorityGrouping+0x44>)
 8001cca:	68db      	ldr	r3, [r3, #12]
 8001ccc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cce:	68ba      	ldr	r2, [r7, #8]
 8001cd0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cdc:	68bb      	ldr	r3, [r7, #8]
 8001cde:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ce0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ce4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ce8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cea:	4a04      	ldr	r2, [pc, #16]	; (8001cfc <__NVIC_SetPriorityGrouping+0x44>)
 8001cec:	68bb      	ldr	r3, [r7, #8]
 8001cee:	60d3      	str	r3, [r2, #12]
}
 8001cf0:	bf00      	nop
 8001cf2:	3714      	adds	r7, #20
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfa:	4770      	bx	lr
 8001cfc:	e000ed00 	.word	0xe000ed00

08001d00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d04:	4b04      	ldr	r3, [pc, #16]	; (8001d18 <__NVIC_GetPriorityGrouping+0x18>)
 8001d06:	68db      	ldr	r3, [r3, #12]
 8001d08:	0a1b      	lsrs	r3, r3, #8
 8001d0a:	f003 0307 	and.w	r3, r3, #7
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	46bd      	mov	sp, r7
 8001d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d16:	4770      	bx	lr
 8001d18:	e000ed00 	.word	0xe000ed00

08001d1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b083      	sub	sp, #12
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	4603      	mov	r3, r0
 8001d24:	6039      	str	r1, [r7, #0]
 8001d26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	db0a      	blt.n	8001d46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	b2da      	uxtb	r2, r3
 8001d34:	490c      	ldr	r1, [pc, #48]	; (8001d68 <__NVIC_SetPriority+0x4c>)
 8001d36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d3a:	0112      	lsls	r2, r2, #4
 8001d3c:	b2d2      	uxtb	r2, r2
 8001d3e:	440b      	add	r3, r1
 8001d40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d44:	e00a      	b.n	8001d5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	b2da      	uxtb	r2, r3
 8001d4a:	4908      	ldr	r1, [pc, #32]	; (8001d6c <__NVIC_SetPriority+0x50>)
 8001d4c:	79fb      	ldrb	r3, [r7, #7]
 8001d4e:	f003 030f 	and.w	r3, r3, #15
 8001d52:	3b04      	subs	r3, #4
 8001d54:	0112      	lsls	r2, r2, #4
 8001d56:	b2d2      	uxtb	r2, r2
 8001d58:	440b      	add	r3, r1
 8001d5a:	761a      	strb	r2, [r3, #24]
}
 8001d5c:	bf00      	nop
 8001d5e:	370c      	adds	r7, #12
 8001d60:	46bd      	mov	sp, r7
 8001d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d66:	4770      	bx	lr
 8001d68:	e000e100 	.word	0xe000e100
 8001d6c:	e000ed00 	.word	0xe000ed00

08001d70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b089      	sub	sp, #36	; 0x24
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	60f8      	str	r0, [r7, #12]
 8001d78:	60b9      	str	r1, [r7, #8]
 8001d7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	f003 0307 	and.w	r3, r3, #7
 8001d82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d84:	69fb      	ldr	r3, [r7, #28]
 8001d86:	f1c3 0307 	rsb	r3, r3, #7
 8001d8a:	2b04      	cmp	r3, #4
 8001d8c:	bf28      	it	cs
 8001d8e:	2304      	movcs	r3, #4
 8001d90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d92:	69fb      	ldr	r3, [r7, #28]
 8001d94:	3304      	adds	r3, #4
 8001d96:	2b06      	cmp	r3, #6
 8001d98:	d902      	bls.n	8001da0 <NVIC_EncodePriority+0x30>
 8001d9a:	69fb      	ldr	r3, [r7, #28]
 8001d9c:	3b03      	subs	r3, #3
 8001d9e:	e000      	b.n	8001da2 <NVIC_EncodePriority+0x32>
 8001da0:	2300      	movs	r3, #0
 8001da2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001da4:	f04f 32ff 	mov.w	r2, #4294967295
 8001da8:	69bb      	ldr	r3, [r7, #24]
 8001daa:	fa02 f303 	lsl.w	r3, r2, r3
 8001dae:	43da      	mvns	r2, r3
 8001db0:	68bb      	ldr	r3, [r7, #8]
 8001db2:	401a      	ands	r2, r3
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001db8:	f04f 31ff 	mov.w	r1, #4294967295
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	fa01 f303 	lsl.w	r3, r1, r3
 8001dc2:	43d9      	mvns	r1, r3
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dc8:	4313      	orrs	r3, r2
         );
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	3724      	adds	r7, #36	; 0x24
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr
	...

08001dd8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b082      	sub	sp, #8
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	3b01      	subs	r3, #1
 8001de4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001de8:	d301      	bcc.n	8001dee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001dea:	2301      	movs	r3, #1
 8001dec:	e00f      	b.n	8001e0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001dee:	4a0a      	ldr	r2, [pc, #40]	; (8001e18 <SysTick_Config+0x40>)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	3b01      	subs	r3, #1
 8001df4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001df6:	210f      	movs	r1, #15
 8001df8:	f04f 30ff 	mov.w	r0, #4294967295
 8001dfc:	f7ff ff8e 	bl	8001d1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e00:	4b05      	ldr	r3, [pc, #20]	; (8001e18 <SysTick_Config+0x40>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e06:	4b04      	ldr	r3, [pc, #16]	; (8001e18 <SysTick_Config+0x40>)
 8001e08:	2207      	movs	r2, #7
 8001e0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e0c:	2300      	movs	r3, #0
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	3708      	adds	r7, #8
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	e000e010 	.word	0xe000e010

08001e1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b082      	sub	sp, #8
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e24:	6878      	ldr	r0, [r7, #4]
 8001e26:	f7ff ff47 	bl	8001cb8 <__NVIC_SetPriorityGrouping>
}
 8001e2a:	bf00      	nop
 8001e2c:	3708      	adds	r7, #8
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}

08001e32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e32:	b580      	push	{r7, lr}
 8001e34:	b086      	sub	sp, #24
 8001e36:	af00      	add	r7, sp, #0
 8001e38:	4603      	mov	r3, r0
 8001e3a:	60b9      	str	r1, [r7, #8]
 8001e3c:	607a      	str	r2, [r7, #4]
 8001e3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e40:	2300      	movs	r3, #0
 8001e42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e44:	f7ff ff5c 	bl	8001d00 <__NVIC_GetPriorityGrouping>
 8001e48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	68b9      	ldr	r1, [r7, #8]
 8001e4e:	6978      	ldr	r0, [r7, #20]
 8001e50:	f7ff ff8e 	bl	8001d70 <NVIC_EncodePriority>
 8001e54:	4602      	mov	r2, r0
 8001e56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e5a:	4611      	mov	r1, r2
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f7ff ff5d 	bl	8001d1c <__NVIC_SetPriority>
}
 8001e62:	bf00      	nop
 8001e64:	3718      	adds	r7, #24
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}

08001e6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e6a:	b580      	push	{r7, lr}
 8001e6c:	b082      	sub	sp, #8
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e72:	6878      	ldr	r0, [r7, #4]
 8001e74:	f7ff ffb0 	bl	8001dd8 <SysTick_Config>
 8001e78:	4603      	mov	r3, r0
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3708      	adds	r7, #8
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
	...

08001e84 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b084      	sub	sp, #16
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d101      	bne.n	8001e96 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e06c      	b.n	8001f70 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d106      	bne.n	8001eae <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2223      	movs	r2, #35	; 0x23
 8001ea4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001ea8:	6878      	ldr	r0, [r7, #4]
 8001eaa:	f7ff fc8d 	bl	80017c8 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eae:	2300      	movs	r3, #0
 8001eb0:	60bb      	str	r3, [r7, #8]
 8001eb2:	4b31      	ldr	r3, [pc, #196]	; (8001f78 <HAL_ETH_Init+0xf4>)
 8001eb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eb6:	4a30      	ldr	r2, [pc, #192]	; (8001f78 <HAL_ETH_Init+0xf4>)
 8001eb8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ebc:	6453      	str	r3, [r2, #68]	; 0x44
 8001ebe:	4b2e      	ldr	r3, [pc, #184]	; (8001f78 <HAL_ETH_Init+0xf4>)
 8001ec0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ec2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ec6:	60bb      	str	r3, [r7, #8]
 8001ec8:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001eca:	4b2c      	ldr	r3, [pc, #176]	; (8001f7c <HAL_ETH_Init+0xf8>)
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	4a2b      	ldr	r2, [pc, #172]	; (8001f7c <HAL_ETH_Init+0xf8>)
 8001ed0:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001ed4:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001ed6:	4b29      	ldr	r3, [pc, #164]	; (8001f7c <HAL_ETH_Init+0xf8>)
 8001ed8:	685a      	ldr	r2, [r3, #4]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	4927      	ldr	r1, [pc, #156]	; (8001f7c <HAL_ETH_Init+0xf8>)
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8001ee4:	4b25      	ldr	r3, [pc, #148]	; (8001f7c <HAL_ETH_Init+0xf8>)
 8001ee6:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	687a      	ldr	r2, [r7, #4]
 8001ef4:	6812      	ldr	r2, [r2, #0]
 8001ef6:	f043 0301 	orr.w	r3, r3, #1
 8001efa:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001efe:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001f00:	f7ff feaa 	bl	8001c58 <HAL_GetTick>
 8001f04:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001f06:	e011      	b.n	8001f2c <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001f08:	f7ff fea6 	bl	8001c58 <HAL_GetTick>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	1ad3      	subs	r3, r2, r3
 8001f12:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001f16:	d909      	bls.n	8001f2c <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2204      	movs	r2, #4
 8001f1c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	22e0      	movs	r2, #224	; 0xe0
 8001f24:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	e021      	b.n	8001f70 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f003 0301 	and.w	r3, r3, #1
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d1e4      	bne.n	8001f08 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001f3e:	6878      	ldr	r0, [r7, #4]
 8001f40:	f000 f958 	bl	80021f4 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001f44:	6878      	ldr	r0, [r7, #4]
 8001f46:	f000 f9ff 	bl	8002348 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001f4a:	6878      	ldr	r0, [r7, #4]
 8001f4c:	f000 fa55 	bl	80023fa <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	461a      	mov	r2, r3
 8001f56:	2100      	movs	r1, #0
 8001f58:	6878      	ldr	r0, [r7, #4]
 8001f5a:	f000 f9bd 	bl	80022d8 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2200      	movs	r2, #0
 8001f62:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2210      	movs	r2, #16
 8001f6a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8001f6e:	2300      	movs	r3, #0
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	3710      	adds	r7, #16
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	40023800 	.word	0x40023800
 8001f7c:	40013800 	.word	0x40013800

08001f80 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b084      	sub	sp, #16
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
 8001f88:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001f92:	68fa      	ldr	r2, [r7, #12]
 8001f94:	4b51      	ldr	r3, [pc, #324]	; (80020dc <ETH_SetMACConfig+0x15c>)
 8001f96:	4013      	ands	r3, r2
 8001f98:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	7c1b      	ldrb	r3, [r3, #16]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d102      	bne.n	8001fa8 <ETH_SetMACConfig+0x28>
 8001fa2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001fa6:	e000      	b.n	8001faa <ETH_SetMACConfig+0x2a>
 8001fa8:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	7c5b      	ldrb	r3, [r3, #17]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d102      	bne.n	8001fb8 <ETH_SetMACConfig+0x38>
 8001fb2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001fb6:	e000      	b.n	8001fba <ETH_SetMACConfig+0x3a>
 8001fb8:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001fba:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001fc0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	7fdb      	ldrb	r3, [r3, #31]
 8001fc6:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8001fc8:	431a      	orrs	r2, r3
                        macconf->Speed |
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001fce:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001fd0:	683a      	ldr	r2, [r7, #0]
 8001fd2:	7f92      	ldrb	r2, [r2, #30]
 8001fd4:	2a00      	cmp	r2, #0
 8001fd6:	d102      	bne.n	8001fde <ETH_SetMACConfig+0x5e>
 8001fd8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001fdc:	e000      	b.n	8001fe0 <ETH_SetMACConfig+0x60>
 8001fde:	2200      	movs	r2, #0
                        macconf->Speed |
 8001fe0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	7f1b      	ldrb	r3, [r3, #28]
 8001fe6:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001fe8:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001fee:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	791b      	ldrb	r3, [r3, #4]
 8001ff4:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8001ff6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001ff8:	683a      	ldr	r2, [r7, #0]
 8001ffa:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001ffe:	2a00      	cmp	r2, #0
 8002000:	d102      	bne.n	8002008 <ETH_SetMACConfig+0x88>
 8002002:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002006:	e000      	b.n	800200a <ETH_SetMACConfig+0x8a>
 8002008:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800200a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	7bdb      	ldrb	r3, [r3, #15]
 8002010:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002012:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002018:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002020:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002022:	4313      	orrs	r3, r2
 8002024:	68fa      	ldr	r2, [r7, #12]
 8002026:	4313      	orrs	r3, r2
 8002028:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	68fa      	ldr	r2, [r7, #12]
 8002030:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800203a:	2001      	movs	r0, #1
 800203c:	f7ff fe18 	bl	8001c70 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	68fa      	ldr	r2, [r7, #12]
 8002046:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	699b      	ldr	r3, [r3, #24]
 800204e:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8002050:	68fa      	ldr	r2, [r7, #12]
 8002052:	f64f 7341 	movw	r3, #65345	; 0xff41
 8002056:	4013      	ands	r3, r2
 8002058:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800205e:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002060:	683a      	ldr	r2, [r7, #0]
 8002062:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8002066:	2a00      	cmp	r2, #0
 8002068:	d101      	bne.n	800206e <ETH_SetMACConfig+0xee>
 800206a:	2280      	movs	r2, #128	; 0x80
 800206c:	e000      	b.n	8002070 <ETH_SetMACConfig+0xf0>
 800206e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002070:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002076:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002078:	683a      	ldr	r2, [r7, #0]
 800207a:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 800207e:	2a01      	cmp	r2, #1
 8002080:	d101      	bne.n	8002086 <ETH_SetMACConfig+0x106>
 8002082:	2208      	movs	r2, #8
 8002084:	e000      	b.n	8002088 <ETH_SetMACConfig+0x108>
 8002086:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8002088:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 800208a:	683a      	ldr	r2, [r7, #0]
 800208c:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8002090:	2a01      	cmp	r2, #1
 8002092:	d101      	bne.n	8002098 <ETH_SetMACConfig+0x118>
 8002094:	2204      	movs	r2, #4
 8002096:	e000      	b.n	800209a <ETH_SetMACConfig+0x11a>
 8002098:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800209a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 800209c:	683a      	ldr	r2, [r7, #0]
 800209e:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 80020a2:	2a01      	cmp	r2, #1
 80020a4:	d101      	bne.n	80020aa <ETH_SetMACConfig+0x12a>
 80020a6:	2202      	movs	r2, #2
 80020a8:	e000      	b.n	80020ac <ETH_SetMACConfig+0x12c>
 80020aa:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80020ac:	4313      	orrs	r3, r2
 80020ae:	68fa      	ldr	r2, [r7, #12]
 80020b0:	4313      	orrs	r3, r2
 80020b2:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	68fa      	ldr	r2, [r7, #12]
 80020ba:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	699b      	ldr	r3, [r3, #24]
 80020c2:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80020c4:	2001      	movs	r0, #1
 80020c6:	f7ff fdd3 	bl	8001c70 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	68fa      	ldr	r2, [r7, #12]
 80020d0:	619a      	str	r2, [r3, #24]
}
 80020d2:	bf00      	nop
 80020d4:	3710      	adds	r7, #16
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	ff20810f 	.word	0xff20810f

080020e0 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b084      	sub	sp, #16
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
 80020e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80020f2:	699b      	ldr	r3, [r3, #24]
 80020f4:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80020f6:	68fa      	ldr	r2, [r7, #12]
 80020f8:	4b3d      	ldr	r3, [pc, #244]	; (80021f0 <ETH_SetDMAConfig+0x110>)
 80020fa:	4013      	ands	r3, r2
 80020fc:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	7b1b      	ldrb	r3, [r3, #12]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d102      	bne.n	800210c <ETH_SetDMAConfig+0x2c>
 8002106:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800210a:	e000      	b.n	800210e <ETH_SetDMAConfig+0x2e>
 800210c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	7b5b      	ldrb	r3, [r3, #13]
 8002112:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002114:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002116:	683a      	ldr	r2, [r7, #0]
 8002118:	7f52      	ldrb	r2, [r2, #29]
 800211a:	2a00      	cmp	r2, #0
 800211c:	d102      	bne.n	8002124 <ETH_SetDMAConfig+0x44>
 800211e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002122:	e000      	b.n	8002126 <ETH_SetDMAConfig+0x46>
 8002124:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002126:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	7b9b      	ldrb	r3, [r3, #14]
 800212c:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800212e:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002134:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	7f1b      	ldrb	r3, [r3, #28]
 800213a:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 800213c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	7f9b      	ldrb	r3, [r3, #30]
 8002142:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002144:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800214a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002152:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002154:	4313      	orrs	r3, r2
 8002156:	68fa      	ldr	r2, [r7, #12]
 8002158:	4313      	orrs	r3, r2
 800215a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002164:	461a      	mov	r2, r3
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002172:	699b      	ldr	r3, [r3, #24]
 8002174:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002176:	2001      	movs	r0, #1
 8002178:	f7ff fd7a 	bl	8001c70 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002184:	461a      	mov	r2, r3
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	791b      	ldrb	r3, [r3, #4]
 800218e:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002194:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 800219a:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80021a0:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80021a8:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80021aa:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021b0:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80021b2:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80021b8:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80021ba:	687a      	ldr	r2, [r7, #4]
 80021bc:	6812      	ldr	r2, [r2, #0]
 80021be:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80021c2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80021c6:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80021d4:	2001      	movs	r0, #1
 80021d6:	f7ff fd4b 	bl	8001c70 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80021e2:	461a      	mov	r2, r3
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	6013      	str	r3, [r2, #0]
}
 80021e8:	bf00      	nop
 80021ea:	3710      	adds	r7, #16
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	f8de3f23 	.word	0xf8de3f23

080021f4 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b0a6      	sub	sp, #152	; 0x98
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80021fc:	2301      	movs	r3, #1
 80021fe:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8002202:	2301      	movs	r3, #1
 8002204:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8002208:	2300      	movs	r3, #0
 800220a:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 800220c:	2300      	movs	r3, #0
 800220e:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8002212:	2301      	movs	r3, #1
 8002214:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8002218:	2300      	movs	r3, #0
 800221a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 800221e:	2301      	movs	r3, #1
 8002220:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8002224:	2300      	movs	r3, #0
 8002226:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 800222a:	2300      	movs	r3, #0
 800222c:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002230:	2300      	movs	r3, #0
 8002232:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8002234:	2300      	movs	r3, #0
 8002236:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 800223a:	2300      	movs	r3, #0
 800223c:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 800223e:	2300      	movs	r3, #0
 8002240:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8002244:	2300      	movs	r3, #0
 8002246:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 800224a:	2300      	movs	r3, #0
 800224c:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8002250:	2300      	movs	r3, #0
 8002252:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002256:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800225a:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800225c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002260:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002262:	2300      	movs	r3, #0
 8002264:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8002268:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800226c:	4619      	mov	r1, r3
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	f7ff fe86 	bl	8001f80 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8002274:	2301      	movs	r3, #1
 8002276:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8002278:	2301      	movs	r3, #1
 800227a:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 800227c:	2301      	movs	r3, #1
 800227e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8002282:	2301      	movs	r3, #1
 8002284:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002286:	2300      	movs	r3, #0
 8002288:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 800228a:	2300      	movs	r3, #0
 800228c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8002290:	2300      	movs	r3, #0
 8002292:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8002296:	2300      	movs	r3, #0
 8002298:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 800229a:	2301      	movs	r3, #1
 800229c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80022a0:	2301      	movs	r3, #1
 80022a2:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80022a4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80022a8:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80022aa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80022ae:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80022b0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80022b4:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80022b6:	2301      	movs	r3, #1
 80022b8:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80022bc:	2300      	movs	r3, #0
 80022be:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80022c0:	2300      	movs	r3, #0
 80022c2:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80022c4:	f107 0308 	add.w	r3, r7, #8
 80022c8:	4619      	mov	r1, r3
 80022ca:	6878      	ldr	r0, [r7, #4]
 80022cc:	f7ff ff08 	bl	80020e0 <ETH_SetDMAConfig>
}
 80022d0:	bf00      	nop
 80022d2:	3798      	adds	r7, #152	; 0x98
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}

080022d8 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80022d8:	b480      	push	{r7}
 80022da:	b087      	sub	sp, #28
 80022dc:	af00      	add	r7, sp, #0
 80022de:	60f8      	str	r0, [r7, #12]
 80022e0:	60b9      	str	r1, [r7, #8]
 80022e2:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	3305      	adds	r3, #5
 80022e8:	781b      	ldrb	r3, [r3, #0]
 80022ea:	021b      	lsls	r3, r3, #8
 80022ec:	687a      	ldr	r2, [r7, #4]
 80022ee:	3204      	adds	r2, #4
 80022f0:	7812      	ldrb	r2, [r2, #0]
 80022f2:	4313      	orrs	r3, r2
 80022f4:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80022f6:	68ba      	ldr	r2, [r7, #8]
 80022f8:	4b11      	ldr	r3, [pc, #68]	; (8002340 <ETH_MACAddressConfig+0x68>)
 80022fa:	4413      	add	r3, r2
 80022fc:	461a      	mov	r2, r3
 80022fe:	697b      	ldr	r3, [r7, #20]
 8002300:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	3303      	adds	r3, #3
 8002306:	781b      	ldrb	r3, [r3, #0]
 8002308:	061a      	lsls	r2, r3, #24
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	3302      	adds	r3, #2
 800230e:	781b      	ldrb	r3, [r3, #0]
 8002310:	041b      	lsls	r3, r3, #16
 8002312:	431a      	orrs	r2, r3
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	3301      	adds	r3, #1
 8002318:	781b      	ldrb	r3, [r3, #0]
 800231a:	021b      	lsls	r3, r3, #8
 800231c:	4313      	orrs	r3, r2
 800231e:	687a      	ldr	r2, [r7, #4]
 8002320:	7812      	ldrb	r2, [r2, #0]
 8002322:	4313      	orrs	r3, r2
 8002324:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8002326:	68ba      	ldr	r2, [r7, #8]
 8002328:	4b06      	ldr	r3, [pc, #24]	; (8002344 <ETH_MACAddressConfig+0x6c>)
 800232a:	4413      	add	r3, r2
 800232c:	461a      	mov	r2, r3
 800232e:	697b      	ldr	r3, [r7, #20]
 8002330:	6013      	str	r3, [r2, #0]
}
 8002332:	bf00      	nop
 8002334:	371c      	adds	r7, #28
 8002336:	46bd      	mov	sp, r7
 8002338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233c:	4770      	bx	lr
 800233e:	bf00      	nop
 8002340:	40028040 	.word	0x40028040
 8002344:	40028044 	.word	0x40028044

08002348 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002348:	b480      	push	{r7}
 800234a:	b085      	sub	sp, #20
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002350:	2300      	movs	r3, #0
 8002352:	60fb      	str	r3, [r7, #12]
 8002354:	e03e      	b.n	80023d4 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	68d9      	ldr	r1, [r3, #12]
 800235a:	68fa      	ldr	r2, [r7, #12]
 800235c:	4613      	mov	r3, r2
 800235e:	009b      	lsls	r3, r3, #2
 8002360:	4413      	add	r3, r2
 8002362:	00db      	lsls	r3, r3, #3
 8002364:	440b      	add	r3, r1
 8002366:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	2200      	movs	r2, #0
 800236c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 800236e:	68bb      	ldr	r3, [r7, #8]
 8002370:	2200      	movs	r2, #0
 8002372:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	2200      	movs	r2, #0
 8002378:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	2200      	movs	r2, #0
 800237e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002380:	68b9      	ldr	r1, [r7, #8]
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	68fa      	ldr	r2, [r7, #12]
 8002386:	3206      	adds	r2, #6
 8002388:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002394:	68bb      	ldr	r3, [r7, #8]
 8002396:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	2b02      	cmp	r3, #2
 800239c:	d80c      	bhi.n	80023b8 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	68d9      	ldr	r1, [r3, #12]
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	1c5a      	adds	r2, r3, #1
 80023a6:	4613      	mov	r3, r2
 80023a8:	009b      	lsls	r3, r3, #2
 80023aa:	4413      	add	r3, r2
 80023ac:	00db      	lsls	r3, r3, #3
 80023ae:	440b      	add	r3, r1
 80023b0:	461a      	mov	r2, r3
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	60da      	str	r2, [r3, #12]
 80023b6:	e004      	b.n	80023c2 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	68db      	ldr	r3, [r3, #12]
 80023bc:	461a      	mov	r2, r3
 80023be:	68bb      	ldr	r3, [r7, #8]
 80023c0:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	3301      	adds	r3, #1
 80023d2:	60fb      	str	r3, [r7, #12]
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	2b03      	cmp	r3, #3
 80023d8:	d9bd      	bls.n	8002356 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2200      	movs	r2, #0
 80023de:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	68da      	ldr	r2, [r3, #12]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80023ec:	611a      	str	r2, [r3, #16]
}
 80023ee:	bf00      	nop
 80023f0:	3714      	adds	r7, #20
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr

080023fa <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80023fa:	b480      	push	{r7}
 80023fc:	b085      	sub	sp, #20
 80023fe:	af00      	add	r7, sp, #0
 8002400:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002402:	2300      	movs	r3, #0
 8002404:	60fb      	str	r3, [r7, #12]
 8002406:	e046      	b.n	8002496 <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6919      	ldr	r1, [r3, #16]
 800240c:	68fa      	ldr	r2, [r7, #12]
 800240e:	4613      	mov	r3, r2
 8002410:	009b      	lsls	r3, r3, #2
 8002412:	4413      	add	r3, r2
 8002414:	00db      	lsls	r3, r3, #3
 8002416:	440b      	add	r3, r1
 8002418:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 800241a:	68bb      	ldr	r3, [r7, #8]
 800241c:	2200      	movs	r2, #0
 800241e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	2200      	movs	r2, #0
 8002424:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8002426:	68bb      	ldr	r3, [r7, #8]
 8002428:	2200      	movs	r2, #0
 800242a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	2200      	movs	r2, #0
 8002430:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	2200      	movs	r2, #0
 8002436:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8002438:	68bb      	ldr	r3, [r7, #8]
 800243a:	2200      	movs	r2, #0
 800243c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800243e:	68bb      	ldr	r3, [r7, #8]
 8002440:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002444:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	f244 52f4 	movw	r2, #17908	; 0x45f4
 800244c:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002456:	68bb      	ldr	r3, [r7, #8]
 8002458:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800245a:	68b9      	ldr	r1, [r7, #8]
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	68fa      	ldr	r2, [r7, #12]
 8002460:	3212      	adds	r2, #18
 8002462:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	2b02      	cmp	r3, #2
 800246a:	d80c      	bhi.n	8002486 <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6919      	ldr	r1, [r3, #16]
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	1c5a      	adds	r2, r3, #1
 8002474:	4613      	mov	r3, r2
 8002476:	009b      	lsls	r3, r3, #2
 8002478:	4413      	add	r3, r2
 800247a:	00db      	lsls	r3, r3, #3
 800247c:	440b      	add	r3, r1
 800247e:	461a      	mov	r2, r3
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	60da      	str	r2, [r3, #12]
 8002484:	e004      	b.n	8002490 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	691b      	ldr	r3, [r3, #16]
 800248a:	461a      	mov	r2, r3
 800248c:	68bb      	ldr	r3, [r7, #8]
 800248e:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	3301      	adds	r3, #1
 8002494:	60fb      	str	r3, [r7, #12]
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	2b03      	cmp	r3, #3
 800249a:	d9b5      	bls.n	8002408 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2200      	movs	r2, #0
 80024a0:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2200      	movs	r2, #0
 80024a6:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2200      	movs	r2, #0
 80024ac:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2200      	movs	r2, #0
 80024b2:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2200      	movs	r2, #0
 80024b8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	691a      	ldr	r2, [r3, #16]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80024c6:	60da      	str	r2, [r3, #12]
}
 80024c8:	bf00      	nop
 80024ca:	3714      	adds	r7, #20
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr

080024d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b089      	sub	sp, #36	; 0x24
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
 80024dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80024de:	2300      	movs	r3, #0
 80024e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80024e2:	2300      	movs	r3, #0
 80024e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80024e6:	2300      	movs	r3, #0
 80024e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024ea:	2300      	movs	r3, #0
 80024ec:	61fb      	str	r3, [r7, #28]
 80024ee:	e177      	b.n	80027e0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80024f0:	2201      	movs	r2, #1
 80024f2:	69fb      	ldr	r3, [r7, #28]
 80024f4:	fa02 f303 	lsl.w	r3, r2, r3
 80024f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	697a      	ldr	r2, [r7, #20]
 8002500:	4013      	ands	r3, r2
 8002502:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002504:	693a      	ldr	r2, [r7, #16]
 8002506:	697b      	ldr	r3, [r7, #20]
 8002508:	429a      	cmp	r2, r3
 800250a:	f040 8166 	bne.w	80027da <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	f003 0303 	and.w	r3, r3, #3
 8002516:	2b01      	cmp	r3, #1
 8002518:	d005      	beq.n	8002526 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002522:	2b02      	cmp	r3, #2
 8002524:	d130      	bne.n	8002588 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	689b      	ldr	r3, [r3, #8]
 800252a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800252c:	69fb      	ldr	r3, [r7, #28]
 800252e:	005b      	lsls	r3, r3, #1
 8002530:	2203      	movs	r2, #3
 8002532:	fa02 f303 	lsl.w	r3, r2, r3
 8002536:	43db      	mvns	r3, r3
 8002538:	69ba      	ldr	r2, [r7, #24]
 800253a:	4013      	ands	r3, r2
 800253c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	68da      	ldr	r2, [r3, #12]
 8002542:	69fb      	ldr	r3, [r7, #28]
 8002544:	005b      	lsls	r3, r3, #1
 8002546:	fa02 f303 	lsl.w	r3, r2, r3
 800254a:	69ba      	ldr	r2, [r7, #24]
 800254c:	4313      	orrs	r3, r2
 800254e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	69ba      	ldr	r2, [r7, #24]
 8002554:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800255c:	2201      	movs	r2, #1
 800255e:	69fb      	ldr	r3, [r7, #28]
 8002560:	fa02 f303 	lsl.w	r3, r2, r3
 8002564:	43db      	mvns	r3, r3
 8002566:	69ba      	ldr	r2, [r7, #24]
 8002568:	4013      	ands	r3, r2
 800256a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	091b      	lsrs	r3, r3, #4
 8002572:	f003 0201 	and.w	r2, r3, #1
 8002576:	69fb      	ldr	r3, [r7, #28]
 8002578:	fa02 f303 	lsl.w	r3, r2, r3
 800257c:	69ba      	ldr	r2, [r7, #24]
 800257e:	4313      	orrs	r3, r2
 8002580:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	69ba      	ldr	r2, [r7, #24]
 8002586:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	f003 0303 	and.w	r3, r3, #3
 8002590:	2b03      	cmp	r3, #3
 8002592:	d017      	beq.n	80025c4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	68db      	ldr	r3, [r3, #12]
 8002598:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800259a:	69fb      	ldr	r3, [r7, #28]
 800259c:	005b      	lsls	r3, r3, #1
 800259e:	2203      	movs	r2, #3
 80025a0:	fa02 f303 	lsl.w	r3, r2, r3
 80025a4:	43db      	mvns	r3, r3
 80025a6:	69ba      	ldr	r2, [r7, #24]
 80025a8:	4013      	ands	r3, r2
 80025aa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	689a      	ldr	r2, [r3, #8]
 80025b0:	69fb      	ldr	r3, [r7, #28]
 80025b2:	005b      	lsls	r3, r3, #1
 80025b4:	fa02 f303 	lsl.w	r3, r2, r3
 80025b8:	69ba      	ldr	r2, [r7, #24]
 80025ba:	4313      	orrs	r3, r2
 80025bc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	69ba      	ldr	r2, [r7, #24]
 80025c2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	f003 0303 	and.w	r3, r3, #3
 80025cc:	2b02      	cmp	r3, #2
 80025ce:	d123      	bne.n	8002618 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80025d0:	69fb      	ldr	r3, [r7, #28]
 80025d2:	08da      	lsrs	r2, r3, #3
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	3208      	adds	r2, #8
 80025d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80025de:	69fb      	ldr	r3, [r7, #28]
 80025e0:	f003 0307 	and.w	r3, r3, #7
 80025e4:	009b      	lsls	r3, r3, #2
 80025e6:	220f      	movs	r2, #15
 80025e8:	fa02 f303 	lsl.w	r3, r2, r3
 80025ec:	43db      	mvns	r3, r3
 80025ee:	69ba      	ldr	r2, [r7, #24]
 80025f0:	4013      	ands	r3, r2
 80025f2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	691a      	ldr	r2, [r3, #16]
 80025f8:	69fb      	ldr	r3, [r7, #28]
 80025fa:	f003 0307 	and.w	r3, r3, #7
 80025fe:	009b      	lsls	r3, r3, #2
 8002600:	fa02 f303 	lsl.w	r3, r2, r3
 8002604:	69ba      	ldr	r2, [r7, #24]
 8002606:	4313      	orrs	r3, r2
 8002608:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800260a:	69fb      	ldr	r3, [r7, #28]
 800260c:	08da      	lsrs	r2, r3, #3
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	3208      	adds	r2, #8
 8002612:	69b9      	ldr	r1, [r7, #24]
 8002614:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800261e:	69fb      	ldr	r3, [r7, #28]
 8002620:	005b      	lsls	r3, r3, #1
 8002622:	2203      	movs	r2, #3
 8002624:	fa02 f303 	lsl.w	r3, r2, r3
 8002628:	43db      	mvns	r3, r3
 800262a:	69ba      	ldr	r2, [r7, #24]
 800262c:	4013      	ands	r3, r2
 800262e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	f003 0203 	and.w	r2, r3, #3
 8002638:	69fb      	ldr	r3, [r7, #28]
 800263a:	005b      	lsls	r3, r3, #1
 800263c:	fa02 f303 	lsl.w	r3, r2, r3
 8002640:	69ba      	ldr	r2, [r7, #24]
 8002642:	4313      	orrs	r3, r2
 8002644:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	69ba      	ldr	r2, [r7, #24]
 800264a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002654:	2b00      	cmp	r3, #0
 8002656:	f000 80c0 	beq.w	80027da <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800265a:	2300      	movs	r3, #0
 800265c:	60fb      	str	r3, [r7, #12]
 800265e:	4b66      	ldr	r3, [pc, #408]	; (80027f8 <HAL_GPIO_Init+0x324>)
 8002660:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002662:	4a65      	ldr	r2, [pc, #404]	; (80027f8 <HAL_GPIO_Init+0x324>)
 8002664:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002668:	6453      	str	r3, [r2, #68]	; 0x44
 800266a:	4b63      	ldr	r3, [pc, #396]	; (80027f8 <HAL_GPIO_Init+0x324>)
 800266c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800266e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002672:	60fb      	str	r3, [r7, #12]
 8002674:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002676:	4a61      	ldr	r2, [pc, #388]	; (80027fc <HAL_GPIO_Init+0x328>)
 8002678:	69fb      	ldr	r3, [r7, #28]
 800267a:	089b      	lsrs	r3, r3, #2
 800267c:	3302      	adds	r3, #2
 800267e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002682:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002684:	69fb      	ldr	r3, [r7, #28]
 8002686:	f003 0303 	and.w	r3, r3, #3
 800268a:	009b      	lsls	r3, r3, #2
 800268c:	220f      	movs	r2, #15
 800268e:	fa02 f303 	lsl.w	r3, r2, r3
 8002692:	43db      	mvns	r3, r3
 8002694:	69ba      	ldr	r2, [r7, #24]
 8002696:	4013      	ands	r3, r2
 8002698:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	4a58      	ldr	r2, [pc, #352]	; (8002800 <HAL_GPIO_Init+0x32c>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d037      	beq.n	8002712 <HAL_GPIO_Init+0x23e>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	4a57      	ldr	r2, [pc, #348]	; (8002804 <HAL_GPIO_Init+0x330>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d031      	beq.n	800270e <HAL_GPIO_Init+0x23a>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	4a56      	ldr	r2, [pc, #344]	; (8002808 <HAL_GPIO_Init+0x334>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d02b      	beq.n	800270a <HAL_GPIO_Init+0x236>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	4a55      	ldr	r2, [pc, #340]	; (800280c <HAL_GPIO_Init+0x338>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d025      	beq.n	8002706 <HAL_GPIO_Init+0x232>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	4a54      	ldr	r2, [pc, #336]	; (8002810 <HAL_GPIO_Init+0x33c>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d01f      	beq.n	8002702 <HAL_GPIO_Init+0x22e>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	4a53      	ldr	r2, [pc, #332]	; (8002814 <HAL_GPIO_Init+0x340>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d019      	beq.n	80026fe <HAL_GPIO_Init+0x22a>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	4a52      	ldr	r2, [pc, #328]	; (8002818 <HAL_GPIO_Init+0x344>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d013      	beq.n	80026fa <HAL_GPIO_Init+0x226>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	4a51      	ldr	r2, [pc, #324]	; (800281c <HAL_GPIO_Init+0x348>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d00d      	beq.n	80026f6 <HAL_GPIO_Init+0x222>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	4a50      	ldr	r2, [pc, #320]	; (8002820 <HAL_GPIO_Init+0x34c>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d007      	beq.n	80026f2 <HAL_GPIO_Init+0x21e>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	4a4f      	ldr	r2, [pc, #316]	; (8002824 <HAL_GPIO_Init+0x350>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d101      	bne.n	80026ee <HAL_GPIO_Init+0x21a>
 80026ea:	2309      	movs	r3, #9
 80026ec:	e012      	b.n	8002714 <HAL_GPIO_Init+0x240>
 80026ee:	230a      	movs	r3, #10
 80026f0:	e010      	b.n	8002714 <HAL_GPIO_Init+0x240>
 80026f2:	2308      	movs	r3, #8
 80026f4:	e00e      	b.n	8002714 <HAL_GPIO_Init+0x240>
 80026f6:	2307      	movs	r3, #7
 80026f8:	e00c      	b.n	8002714 <HAL_GPIO_Init+0x240>
 80026fa:	2306      	movs	r3, #6
 80026fc:	e00a      	b.n	8002714 <HAL_GPIO_Init+0x240>
 80026fe:	2305      	movs	r3, #5
 8002700:	e008      	b.n	8002714 <HAL_GPIO_Init+0x240>
 8002702:	2304      	movs	r3, #4
 8002704:	e006      	b.n	8002714 <HAL_GPIO_Init+0x240>
 8002706:	2303      	movs	r3, #3
 8002708:	e004      	b.n	8002714 <HAL_GPIO_Init+0x240>
 800270a:	2302      	movs	r3, #2
 800270c:	e002      	b.n	8002714 <HAL_GPIO_Init+0x240>
 800270e:	2301      	movs	r3, #1
 8002710:	e000      	b.n	8002714 <HAL_GPIO_Init+0x240>
 8002712:	2300      	movs	r3, #0
 8002714:	69fa      	ldr	r2, [r7, #28]
 8002716:	f002 0203 	and.w	r2, r2, #3
 800271a:	0092      	lsls	r2, r2, #2
 800271c:	4093      	lsls	r3, r2
 800271e:	69ba      	ldr	r2, [r7, #24]
 8002720:	4313      	orrs	r3, r2
 8002722:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002724:	4935      	ldr	r1, [pc, #212]	; (80027fc <HAL_GPIO_Init+0x328>)
 8002726:	69fb      	ldr	r3, [r7, #28]
 8002728:	089b      	lsrs	r3, r3, #2
 800272a:	3302      	adds	r3, #2
 800272c:	69ba      	ldr	r2, [r7, #24]
 800272e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002732:	4b3d      	ldr	r3, [pc, #244]	; (8002828 <HAL_GPIO_Init+0x354>)
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002738:	693b      	ldr	r3, [r7, #16]
 800273a:	43db      	mvns	r3, r3
 800273c:	69ba      	ldr	r2, [r7, #24]
 800273e:	4013      	ands	r3, r2
 8002740:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800274a:	2b00      	cmp	r3, #0
 800274c:	d003      	beq.n	8002756 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800274e:	69ba      	ldr	r2, [r7, #24]
 8002750:	693b      	ldr	r3, [r7, #16]
 8002752:	4313      	orrs	r3, r2
 8002754:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002756:	4a34      	ldr	r2, [pc, #208]	; (8002828 <HAL_GPIO_Init+0x354>)
 8002758:	69bb      	ldr	r3, [r7, #24]
 800275a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800275c:	4b32      	ldr	r3, [pc, #200]	; (8002828 <HAL_GPIO_Init+0x354>)
 800275e:	68db      	ldr	r3, [r3, #12]
 8002760:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002762:	693b      	ldr	r3, [r7, #16]
 8002764:	43db      	mvns	r3, r3
 8002766:	69ba      	ldr	r2, [r7, #24]
 8002768:	4013      	ands	r3, r2
 800276a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002774:	2b00      	cmp	r3, #0
 8002776:	d003      	beq.n	8002780 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002778:	69ba      	ldr	r2, [r7, #24]
 800277a:	693b      	ldr	r3, [r7, #16]
 800277c:	4313      	orrs	r3, r2
 800277e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002780:	4a29      	ldr	r2, [pc, #164]	; (8002828 <HAL_GPIO_Init+0x354>)
 8002782:	69bb      	ldr	r3, [r7, #24]
 8002784:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002786:	4b28      	ldr	r3, [pc, #160]	; (8002828 <HAL_GPIO_Init+0x354>)
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800278c:	693b      	ldr	r3, [r7, #16]
 800278e:	43db      	mvns	r3, r3
 8002790:	69ba      	ldr	r2, [r7, #24]
 8002792:	4013      	ands	r3, r2
 8002794:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d003      	beq.n	80027aa <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80027a2:	69ba      	ldr	r2, [r7, #24]
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	4313      	orrs	r3, r2
 80027a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80027aa:	4a1f      	ldr	r2, [pc, #124]	; (8002828 <HAL_GPIO_Init+0x354>)
 80027ac:	69bb      	ldr	r3, [r7, #24]
 80027ae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80027b0:	4b1d      	ldr	r3, [pc, #116]	; (8002828 <HAL_GPIO_Init+0x354>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	43db      	mvns	r3, r3
 80027ba:	69ba      	ldr	r2, [r7, #24]
 80027bc:	4013      	ands	r3, r2
 80027be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d003      	beq.n	80027d4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80027cc:	69ba      	ldr	r2, [r7, #24]
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	4313      	orrs	r3, r2
 80027d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80027d4:	4a14      	ldr	r2, [pc, #80]	; (8002828 <HAL_GPIO_Init+0x354>)
 80027d6:	69bb      	ldr	r3, [r7, #24]
 80027d8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027da:	69fb      	ldr	r3, [r7, #28]
 80027dc:	3301      	adds	r3, #1
 80027de:	61fb      	str	r3, [r7, #28]
 80027e0:	69fb      	ldr	r3, [r7, #28]
 80027e2:	2b0f      	cmp	r3, #15
 80027e4:	f67f ae84 	bls.w	80024f0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80027e8:	bf00      	nop
 80027ea:	bf00      	nop
 80027ec:	3724      	adds	r7, #36	; 0x24
 80027ee:	46bd      	mov	sp, r7
 80027f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f4:	4770      	bx	lr
 80027f6:	bf00      	nop
 80027f8:	40023800 	.word	0x40023800
 80027fc:	40013800 	.word	0x40013800
 8002800:	40020000 	.word	0x40020000
 8002804:	40020400 	.word	0x40020400
 8002808:	40020800 	.word	0x40020800
 800280c:	40020c00 	.word	0x40020c00
 8002810:	40021000 	.word	0x40021000
 8002814:	40021400 	.word	0x40021400
 8002818:	40021800 	.word	0x40021800
 800281c:	40021c00 	.word	0x40021c00
 8002820:	40022000 	.word	0x40022000
 8002824:	40022400 	.word	0x40022400
 8002828:	40013c00 	.word	0x40013c00

0800282c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800282c:	b480      	push	{r7}
 800282e:	b083      	sub	sp, #12
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
 8002834:	460b      	mov	r3, r1
 8002836:	807b      	strh	r3, [r7, #2]
 8002838:	4613      	mov	r3, r2
 800283a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800283c:	787b      	ldrb	r3, [r7, #1]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d003      	beq.n	800284a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002842:	887a      	ldrh	r2, [r7, #2]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002848:	e003      	b.n	8002852 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800284a:	887b      	ldrh	r3, [r7, #2]
 800284c:	041a      	lsls	r2, r3, #16
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	619a      	str	r2, [r3, #24]
}
 8002852:	bf00      	nop
 8002854:	370c      	adds	r7, #12
 8002856:	46bd      	mov	sp, r7
 8002858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285c:	4770      	bx	lr

0800285e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800285e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002860:	b08f      	sub	sp, #60	; 0x3c
 8002862:	af0a      	add	r7, sp, #40	; 0x28
 8002864:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2b00      	cmp	r3, #0
 800286a:	d101      	bne.n	8002870 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800286c:	2301      	movs	r3, #1
 800286e:	e10f      	b.n	8002a90 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 800287c:	b2db      	uxtb	r3, r3
 800287e:	2b00      	cmp	r3, #0
 8002880:	d106      	bne.n	8002890 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2200      	movs	r2, #0
 8002886:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800288a:	6878      	ldr	r0, [r7, #4]
 800288c:	f7ff f8aa 	bl	80019e4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2203      	movs	r2, #3
 8002894:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002898:	68bb      	ldr	r3, [r7, #8]
 800289a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800289c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d102      	bne.n	80028aa <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2200      	movs	r2, #0
 80028a8:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4618      	mov	r0, r3
 80028b0:	f001 f8ad 	bl	8003a0e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	603b      	str	r3, [r7, #0]
 80028ba:	687e      	ldr	r6, [r7, #4]
 80028bc:	466d      	mov	r5, sp
 80028be:	f106 0410 	add.w	r4, r6, #16
 80028c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80028c4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80028c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80028c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80028ca:	e894 0003 	ldmia.w	r4, {r0, r1}
 80028ce:	e885 0003 	stmia.w	r5, {r0, r1}
 80028d2:	1d33      	adds	r3, r6, #4
 80028d4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80028d6:	6838      	ldr	r0, [r7, #0]
 80028d8:	f001 f838 	bl	800394c <USB_CoreInit>
 80028dc:	4603      	mov	r3, r0
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d005      	beq.n	80028ee <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2202      	movs	r2, #2
 80028e6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80028ea:	2301      	movs	r3, #1
 80028ec:	e0d0      	b.n	8002a90 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	2100      	movs	r1, #0
 80028f4:	4618      	mov	r0, r3
 80028f6:	f001 f89b 	bl	8003a30 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80028fa:	2300      	movs	r3, #0
 80028fc:	73fb      	strb	r3, [r7, #15]
 80028fe:	e04a      	b.n	8002996 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002900:	7bfa      	ldrb	r2, [r7, #15]
 8002902:	6879      	ldr	r1, [r7, #4]
 8002904:	4613      	mov	r3, r2
 8002906:	00db      	lsls	r3, r3, #3
 8002908:	4413      	add	r3, r2
 800290a:	009b      	lsls	r3, r3, #2
 800290c:	440b      	add	r3, r1
 800290e:	333d      	adds	r3, #61	; 0x3d
 8002910:	2201      	movs	r2, #1
 8002912:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002914:	7bfa      	ldrb	r2, [r7, #15]
 8002916:	6879      	ldr	r1, [r7, #4]
 8002918:	4613      	mov	r3, r2
 800291a:	00db      	lsls	r3, r3, #3
 800291c:	4413      	add	r3, r2
 800291e:	009b      	lsls	r3, r3, #2
 8002920:	440b      	add	r3, r1
 8002922:	333c      	adds	r3, #60	; 0x3c
 8002924:	7bfa      	ldrb	r2, [r7, #15]
 8002926:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002928:	7bfa      	ldrb	r2, [r7, #15]
 800292a:	7bfb      	ldrb	r3, [r7, #15]
 800292c:	b298      	uxth	r0, r3
 800292e:	6879      	ldr	r1, [r7, #4]
 8002930:	4613      	mov	r3, r2
 8002932:	00db      	lsls	r3, r3, #3
 8002934:	4413      	add	r3, r2
 8002936:	009b      	lsls	r3, r3, #2
 8002938:	440b      	add	r3, r1
 800293a:	3344      	adds	r3, #68	; 0x44
 800293c:	4602      	mov	r2, r0
 800293e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002940:	7bfa      	ldrb	r2, [r7, #15]
 8002942:	6879      	ldr	r1, [r7, #4]
 8002944:	4613      	mov	r3, r2
 8002946:	00db      	lsls	r3, r3, #3
 8002948:	4413      	add	r3, r2
 800294a:	009b      	lsls	r3, r3, #2
 800294c:	440b      	add	r3, r1
 800294e:	3340      	adds	r3, #64	; 0x40
 8002950:	2200      	movs	r2, #0
 8002952:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002954:	7bfa      	ldrb	r2, [r7, #15]
 8002956:	6879      	ldr	r1, [r7, #4]
 8002958:	4613      	mov	r3, r2
 800295a:	00db      	lsls	r3, r3, #3
 800295c:	4413      	add	r3, r2
 800295e:	009b      	lsls	r3, r3, #2
 8002960:	440b      	add	r3, r1
 8002962:	3348      	adds	r3, #72	; 0x48
 8002964:	2200      	movs	r2, #0
 8002966:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002968:	7bfa      	ldrb	r2, [r7, #15]
 800296a:	6879      	ldr	r1, [r7, #4]
 800296c:	4613      	mov	r3, r2
 800296e:	00db      	lsls	r3, r3, #3
 8002970:	4413      	add	r3, r2
 8002972:	009b      	lsls	r3, r3, #2
 8002974:	440b      	add	r3, r1
 8002976:	334c      	adds	r3, #76	; 0x4c
 8002978:	2200      	movs	r2, #0
 800297a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800297c:	7bfa      	ldrb	r2, [r7, #15]
 800297e:	6879      	ldr	r1, [r7, #4]
 8002980:	4613      	mov	r3, r2
 8002982:	00db      	lsls	r3, r3, #3
 8002984:	4413      	add	r3, r2
 8002986:	009b      	lsls	r3, r3, #2
 8002988:	440b      	add	r3, r1
 800298a:	3354      	adds	r3, #84	; 0x54
 800298c:	2200      	movs	r2, #0
 800298e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002990:	7bfb      	ldrb	r3, [r7, #15]
 8002992:	3301      	adds	r3, #1
 8002994:	73fb      	strb	r3, [r7, #15]
 8002996:	7bfa      	ldrb	r2, [r7, #15]
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	429a      	cmp	r2, r3
 800299e:	d3af      	bcc.n	8002900 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80029a0:	2300      	movs	r3, #0
 80029a2:	73fb      	strb	r3, [r7, #15]
 80029a4:	e044      	b.n	8002a30 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80029a6:	7bfa      	ldrb	r2, [r7, #15]
 80029a8:	6879      	ldr	r1, [r7, #4]
 80029aa:	4613      	mov	r3, r2
 80029ac:	00db      	lsls	r3, r3, #3
 80029ae:	4413      	add	r3, r2
 80029b0:	009b      	lsls	r3, r3, #2
 80029b2:	440b      	add	r3, r1
 80029b4:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80029b8:	2200      	movs	r2, #0
 80029ba:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80029bc:	7bfa      	ldrb	r2, [r7, #15]
 80029be:	6879      	ldr	r1, [r7, #4]
 80029c0:	4613      	mov	r3, r2
 80029c2:	00db      	lsls	r3, r3, #3
 80029c4:	4413      	add	r3, r2
 80029c6:	009b      	lsls	r3, r3, #2
 80029c8:	440b      	add	r3, r1
 80029ca:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80029ce:	7bfa      	ldrb	r2, [r7, #15]
 80029d0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80029d2:	7bfa      	ldrb	r2, [r7, #15]
 80029d4:	6879      	ldr	r1, [r7, #4]
 80029d6:	4613      	mov	r3, r2
 80029d8:	00db      	lsls	r3, r3, #3
 80029da:	4413      	add	r3, r2
 80029dc:	009b      	lsls	r3, r3, #2
 80029de:	440b      	add	r3, r1
 80029e0:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80029e4:	2200      	movs	r2, #0
 80029e6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80029e8:	7bfa      	ldrb	r2, [r7, #15]
 80029ea:	6879      	ldr	r1, [r7, #4]
 80029ec:	4613      	mov	r3, r2
 80029ee:	00db      	lsls	r3, r3, #3
 80029f0:	4413      	add	r3, r2
 80029f2:	009b      	lsls	r3, r3, #2
 80029f4:	440b      	add	r3, r1
 80029f6:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80029fa:	2200      	movs	r2, #0
 80029fc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80029fe:	7bfa      	ldrb	r2, [r7, #15]
 8002a00:	6879      	ldr	r1, [r7, #4]
 8002a02:	4613      	mov	r3, r2
 8002a04:	00db      	lsls	r3, r3, #3
 8002a06:	4413      	add	r3, r2
 8002a08:	009b      	lsls	r3, r3, #2
 8002a0a:	440b      	add	r3, r1
 8002a0c:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002a10:	2200      	movs	r2, #0
 8002a12:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002a14:	7bfa      	ldrb	r2, [r7, #15]
 8002a16:	6879      	ldr	r1, [r7, #4]
 8002a18:	4613      	mov	r3, r2
 8002a1a:	00db      	lsls	r3, r3, #3
 8002a1c:	4413      	add	r3, r2
 8002a1e:	009b      	lsls	r3, r3, #2
 8002a20:	440b      	add	r3, r1
 8002a22:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8002a26:	2200      	movs	r2, #0
 8002a28:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a2a:	7bfb      	ldrb	r3, [r7, #15]
 8002a2c:	3301      	adds	r3, #1
 8002a2e:	73fb      	strb	r3, [r7, #15]
 8002a30:	7bfa      	ldrb	r2, [r7, #15]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	429a      	cmp	r2, r3
 8002a38:	d3b5      	bcc.n	80029a6 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	603b      	str	r3, [r7, #0]
 8002a40:	687e      	ldr	r6, [r7, #4]
 8002a42:	466d      	mov	r5, sp
 8002a44:	f106 0410 	add.w	r4, r6, #16
 8002a48:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a4a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a4c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a4e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a50:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002a54:	e885 0003 	stmia.w	r5, {r0, r1}
 8002a58:	1d33      	adds	r3, r6, #4
 8002a5a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002a5c:	6838      	ldr	r0, [r7, #0]
 8002a5e:	f001 f833 	bl	8003ac8 <USB_DevInit>
 8002a62:	4603      	mov	r3, r0
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d005      	beq.n	8002a74 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2202      	movs	r2, #2
 8002a6c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002a70:	2301      	movs	r3, #1
 8002a72:	e00d      	b.n	8002a90 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2200      	movs	r2, #0
 8002a78:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2201      	movs	r2, #1
 8002a80:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f001 f9fe 	bl	8003e8a <USB_DevDisconnect>

  return HAL_OK;
 8002a8e:	2300      	movs	r3, #0
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	3714      	adds	r7, #20
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002a98 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b086      	sub	sp, #24
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d101      	bne.n	8002aaa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e267      	b.n	8002f7a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f003 0301 	and.w	r3, r3, #1
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d075      	beq.n	8002ba2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002ab6:	4b88      	ldr	r3, [pc, #544]	; (8002cd8 <HAL_RCC_OscConfig+0x240>)
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	f003 030c 	and.w	r3, r3, #12
 8002abe:	2b04      	cmp	r3, #4
 8002ac0:	d00c      	beq.n	8002adc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ac2:	4b85      	ldr	r3, [pc, #532]	; (8002cd8 <HAL_RCC_OscConfig+0x240>)
 8002ac4:	689b      	ldr	r3, [r3, #8]
 8002ac6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002aca:	2b08      	cmp	r3, #8
 8002acc:	d112      	bne.n	8002af4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ace:	4b82      	ldr	r3, [pc, #520]	; (8002cd8 <HAL_RCC_OscConfig+0x240>)
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ad6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ada:	d10b      	bne.n	8002af4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002adc:	4b7e      	ldr	r3, [pc, #504]	; (8002cd8 <HAL_RCC_OscConfig+0x240>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d05b      	beq.n	8002ba0 <HAL_RCC_OscConfig+0x108>
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d157      	bne.n	8002ba0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002af0:	2301      	movs	r3, #1
 8002af2:	e242      	b.n	8002f7a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002afc:	d106      	bne.n	8002b0c <HAL_RCC_OscConfig+0x74>
 8002afe:	4b76      	ldr	r3, [pc, #472]	; (8002cd8 <HAL_RCC_OscConfig+0x240>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a75      	ldr	r2, [pc, #468]	; (8002cd8 <HAL_RCC_OscConfig+0x240>)
 8002b04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b08:	6013      	str	r3, [r2, #0]
 8002b0a:	e01d      	b.n	8002b48 <HAL_RCC_OscConfig+0xb0>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b14:	d10c      	bne.n	8002b30 <HAL_RCC_OscConfig+0x98>
 8002b16:	4b70      	ldr	r3, [pc, #448]	; (8002cd8 <HAL_RCC_OscConfig+0x240>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a6f      	ldr	r2, [pc, #444]	; (8002cd8 <HAL_RCC_OscConfig+0x240>)
 8002b1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b20:	6013      	str	r3, [r2, #0]
 8002b22:	4b6d      	ldr	r3, [pc, #436]	; (8002cd8 <HAL_RCC_OscConfig+0x240>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4a6c      	ldr	r2, [pc, #432]	; (8002cd8 <HAL_RCC_OscConfig+0x240>)
 8002b28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b2c:	6013      	str	r3, [r2, #0]
 8002b2e:	e00b      	b.n	8002b48 <HAL_RCC_OscConfig+0xb0>
 8002b30:	4b69      	ldr	r3, [pc, #420]	; (8002cd8 <HAL_RCC_OscConfig+0x240>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a68      	ldr	r2, [pc, #416]	; (8002cd8 <HAL_RCC_OscConfig+0x240>)
 8002b36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b3a:	6013      	str	r3, [r2, #0]
 8002b3c:	4b66      	ldr	r3, [pc, #408]	; (8002cd8 <HAL_RCC_OscConfig+0x240>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a65      	ldr	r2, [pc, #404]	; (8002cd8 <HAL_RCC_OscConfig+0x240>)
 8002b42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b46:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d013      	beq.n	8002b78 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b50:	f7ff f882 	bl	8001c58 <HAL_GetTick>
 8002b54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b56:	e008      	b.n	8002b6a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b58:	f7ff f87e 	bl	8001c58 <HAL_GetTick>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	693b      	ldr	r3, [r7, #16]
 8002b60:	1ad3      	subs	r3, r2, r3
 8002b62:	2b64      	cmp	r3, #100	; 0x64
 8002b64:	d901      	bls.n	8002b6a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002b66:	2303      	movs	r3, #3
 8002b68:	e207      	b.n	8002f7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b6a:	4b5b      	ldr	r3, [pc, #364]	; (8002cd8 <HAL_RCC_OscConfig+0x240>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d0f0      	beq.n	8002b58 <HAL_RCC_OscConfig+0xc0>
 8002b76:	e014      	b.n	8002ba2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b78:	f7ff f86e 	bl	8001c58 <HAL_GetTick>
 8002b7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b7e:	e008      	b.n	8002b92 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b80:	f7ff f86a 	bl	8001c58 <HAL_GetTick>
 8002b84:	4602      	mov	r2, r0
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	1ad3      	subs	r3, r2, r3
 8002b8a:	2b64      	cmp	r3, #100	; 0x64
 8002b8c:	d901      	bls.n	8002b92 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002b8e:	2303      	movs	r3, #3
 8002b90:	e1f3      	b.n	8002f7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b92:	4b51      	ldr	r3, [pc, #324]	; (8002cd8 <HAL_RCC_OscConfig+0x240>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d1f0      	bne.n	8002b80 <HAL_RCC_OscConfig+0xe8>
 8002b9e:	e000      	b.n	8002ba2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ba0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 0302 	and.w	r3, r3, #2
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d063      	beq.n	8002c76 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002bae:	4b4a      	ldr	r3, [pc, #296]	; (8002cd8 <HAL_RCC_OscConfig+0x240>)
 8002bb0:	689b      	ldr	r3, [r3, #8]
 8002bb2:	f003 030c 	and.w	r3, r3, #12
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d00b      	beq.n	8002bd2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002bba:	4b47      	ldr	r3, [pc, #284]	; (8002cd8 <HAL_RCC_OscConfig+0x240>)
 8002bbc:	689b      	ldr	r3, [r3, #8]
 8002bbe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002bc2:	2b08      	cmp	r3, #8
 8002bc4:	d11c      	bne.n	8002c00 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002bc6:	4b44      	ldr	r3, [pc, #272]	; (8002cd8 <HAL_RCC_OscConfig+0x240>)
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d116      	bne.n	8002c00 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bd2:	4b41      	ldr	r3, [pc, #260]	; (8002cd8 <HAL_RCC_OscConfig+0x240>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f003 0302 	and.w	r3, r3, #2
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d005      	beq.n	8002bea <HAL_RCC_OscConfig+0x152>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	68db      	ldr	r3, [r3, #12]
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d001      	beq.n	8002bea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e1c7      	b.n	8002f7a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bea:	4b3b      	ldr	r3, [pc, #236]	; (8002cd8 <HAL_RCC_OscConfig+0x240>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	691b      	ldr	r3, [r3, #16]
 8002bf6:	00db      	lsls	r3, r3, #3
 8002bf8:	4937      	ldr	r1, [pc, #220]	; (8002cd8 <HAL_RCC_OscConfig+0x240>)
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bfe:	e03a      	b.n	8002c76 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d020      	beq.n	8002c4a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c08:	4b34      	ldr	r3, [pc, #208]	; (8002cdc <HAL_RCC_OscConfig+0x244>)
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c0e:	f7ff f823 	bl	8001c58 <HAL_GetTick>
 8002c12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c14:	e008      	b.n	8002c28 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c16:	f7ff f81f 	bl	8001c58 <HAL_GetTick>
 8002c1a:	4602      	mov	r2, r0
 8002c1c:	693b      	ldr	r3, [r7, #16]
 8002c1e:	1ad3      	subs	r3, r2, r3
 8002c20:	2b02      	cmp	r3, #2
 8002c22:	d901      	bls.n	8002c28 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002c24:	2303      	movs	r3, #3
 8002c26:	e1a8      	b.n	8002f7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c28:	4b2b      	ldr	r3, [pc, #172]	; (8002cd8 <HAL_RCC_OscConfig+0x240>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f003 0302 	and.w	r3, r3, #2
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d0f0      	beq.n	8002c16 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c34:	4b28      	ldr	r3, [pc, #160]	; (8002cd8 <HAL_RCC_OscConfig+0x240>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	691b      	ldr	r3, [r3, #16]
 8002c40:	00db      	lsls	r3, r3, #3
 8002c42:	4925      	ldr	r1, [pc, #148]	; (8002cd8 <HAL_RCC_OscConfig+0x240>)
 8002c44:	4313      	orrs	r3, r2
 8002c46:	600b      	str	r3, [r1, #0]
 8002c48:	e015      	b.n	8002c76 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c4a:	4b24      	ldr	r3, [pc, #144]	; (8002cdc <HAL_RCC_OscConfig+0x244>)
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c50:	f7ff f802 	bl	8001c58 <HAL_GetTick>
 8002c54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c56:	e008      	b.n	8002c6a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c58:	f7fe fffe 	bl	8001c58 <HAL_GetTick>
 8002c5c:	4602      	mov	r2, r0
 8002c5e:	693b      	ldr	r3, [r7, #16]
 8002c60:	1ad3      	subs	r3, r2, r3
 8002c62:	2b02      	cmp	r3, #2
 8002c64:	d901      	bls.n	8002c6a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002c66:	2303      	movs	r3, #3
 8002c68:	e187      	b.n	8002f7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c6a:	4b1b      	ldr	r3, [pc, #108]	; (8002cd8 <HAL_RCC_OscConfig+0x240>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f003 0302 	and.w	r3, r3, #2
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d1f0      	bne.n	8002c58 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f003 0308 	and.w	r3, r3, #8
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d036      	beq.n	8002cf0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	695b      	ldr	r3, [r3, #20]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d016      	beq.n	8002cb8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c8a:	4b15      	ldr	r3, [pc, #84]	; (8002ce0 <HAL_RCC_OscConfig+0x248>)
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c90:	f7fe ffe2 	bl	8001c58 <HAL_GetTick>
 8002c94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c96:	e008      	b.n	8002caa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c98:	f7fe ffde 	bl	8001c58 <HAL_GetTick>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	1ad3      	subs	r3, r2, r3
 8002ca2:	2b02      	cmp	r3, #2
 8002ca4:	d901      	bls.n	8002caa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002ca6:	2303      	movs	r3, #3
 8002ca8:	e167      	b.n	8002f7a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002caa:	4b0b      	ldr	r3, [pc, #44]	; (8002cd8 <HAL_RCC_OscConfig+0x240>)
 8002cac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002cae:	f003 0302 	and.w	r3, r3, #2
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d0f0      	beq.n	8002c98 <HAL_RCC_OscConfig+0x200>
 8002cb6:	e01b      	b.n	8002cf0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002cb8:	4b09      	ldr	r3, [pc, #36]	; (8002ce0 <HAL_RCC_OscConfig+0x248>)
 8002cba:	2200      	movs	r2, #0
 8002cbc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cbe:	f7fe ffcb 	bl	8001c58 <HAL_GetTick>
 8002cc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cc4:	e00e      	b.n	8002ce4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002cc6:	f7fe ffc7 	bl	8001c58 <HAL_GetTick>
 8002cca:	4602      	mov	r2, r0
 8002ccc:	693b      	ldr	r3, [r7, #16]
 8002cce:	1ad3      	subs	r3, r2, r3
 8002cd0:	2b02      	cmp	r3, #2
 8002cd2:	d907      	bls.n	8002ce4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002cd4:	2303      	movs	r3, #3
 8002cd6:	e150      	b.n	8002f7a <HAL_RCC_OscConfig+0x4e2>
 8002cd8:	40023800 	.word	0x40023800
 8002cdc:	42470000 	.word	0x42470000
 8002ce0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ce4:	4b88      	ldr	r3, [pc, #544]	; (8002f08 <HAL_RCC_OscConfig+0x470>)
 8002ce6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ce8:	f003 0302 	and.w	r3, r3, #2
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d1ea      	bne.n	8002cc6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f003 0304 	and.w	r3, r3, #4
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	f000 8097 	beq.w	8002e2c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d02:	4b81      	ldr	r3, [pc, #516]	; (8002f08 <HAL_RCC_OscConfig+0x470>)
 8002d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d10f      	bne.n	8002d2e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d0e:	2300      	movs	r3, #0
 8002d10:	60bb      	str	r3, [r7, #8]
 8002d12:	4b7d      	ldr	r3, [pc, #500]	; (8002f08 <HAL_RCC_OscConfig+0x470>)
 8002d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d16:	4a7c      	ldr	r2, [pc, #496]	; (8002f08 <HAL_RCC_OscConfig+0x470>)
 8002d18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d1c:	6413      	str	r3, [r2, #64]	; 0x40
 8002d1e:	4b7a      	ldr	r3, [pc, #488]	; (8002f08 <HAL_RCC_OscConfig+0x470>)
 8002d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d26:	60bb      	str	r3, [r7, #8]
 8002d28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d2e:	4b77      	ldr	r3, [pc, #476]	; (8002f0c <HAL_RCC_OscConfig+0x474>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d118      	bne.n	8002d6c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d3a:	4b74      	ldr	r3, [pc, #464]	; (8002f0c <HAL_RCC_OscConfig+0x474>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a73      	ldr	r2, [pc, #460]	; (8002f0c <HAL_RCC_OscConfig+0x474>)
 8002d40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d44:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d46:	f7fe ff87 	bl	8001c58 <HAL_GetTick>
 8002d4a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d4c:	e008      	b.n	8002d60 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d4e:	f7fe ff83 	bl	8001c58 <HAL_GetTick>
 8002d52:	4602      	mov	r2, r0
 8002d54:	693b      	ldr	r3, [r7, #16]
 8002d56:	1ad3      	subs	r3, r2, r3
 8002d58:	2b02      	cmp	r3, #2
 8002d5a:	d901      	bls.n	8002d60 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002d5c:	2303      	movs	r3, #3
 8002d5e:	e10c      	b.n	8002f7a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d60:	4b6a      	ldr	r3, [pc, #424]	; (8002f0c <HAL_RCC_OscConfig+0x474>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d0f0      	beq.n	8002d4e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	2b01      	cmp	r3, #1
 8002d72:	d106      	bne.n	8002d82 <HAL_RCC_OscConfig+0x2ea>
 8002d74:	4b64      	ldr	r3, [pc, #400]	; (8002f08 <HAL_RCC_OscConfig+0x470>)
 8002d76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d78:	4a63      	ldr	r2, [pc, #396]	; (8002f08 <HAL_RCC_OscConfig+0x470>)
 8002d7a:	f043 0301 	orr.w	r3, r3, #1
 8002d7e:	6713      	str	r3, [r2, #112]	; 0x70
 8002d80:	e01c      	b.n	8002dbc <HAL_RCC_OscConfig+0x324>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	2b05      	cmp	r3, #5
 8002d88:	d10c      	bne.n	8002da4 <HAL_RCC_OscConfig+0x30c>
 8002d8a:	4b5f      	ldr	r3, [pc, #380]	; (8002f08 <HAL_RCC_OscConfig+0x470>)
 8002d8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d8e:	4a5e      	ldr	r2, [pc, #376]	; (8002f08 <HAL_RCC_OscConfig+0x470>)
 8002d90:	f043 0304 	orr.w	r3, r3, #4
 8002d94:	6713      	str	r3, [r2, #112]	; 0x70
 8002d96:	4b5c      	ldr	r3, [pc, #368]	; (8002f08 <HAL_RCC_OscConfig+0x470>)
 8002d98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d9a:	4a5b      	ldr	r2, [pc, #364]	; (8002f08 <HAL_RCC_OscConfig+0x470>)
 8002d9c:	f043 0301 	orr.w	r3, r3, #1
 8002da0:	6713      	str	r3, [r2, #112]	; 0x70
 8002da2:	e00b      	b.n	8002dbc <HAL_RCC_OscConfig+0x324>
 8002da4:	4b58      	ldr	r3, [pc, #352]	; (8002f08 <HAL_RCC_OscConfig+0x470>)
 8002da6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002da8:	4a57      	ldr	r2, [pc, #348]	; (8002f08 <HAL_RCC_OscConfig+0x470>)
 8002daa:	f023 0301 	bic.w	r3, r3, #1
 8002dae:	6713      	str	r3, [r2, #112]	; 0x70
 8002db0:	4b55      	ldr	r3, [pc, #340]	; (8002f08 <HAL_RCC_OscConfig+0x470>)
 8002db2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002db4:	4a54      	ldr	r2, [pc, #336]	; (8002f08 <HAL_RCC_OscConfig+0x470>)
 8002db6:	f023 0304 	bic.w	r3, r3, #4
 8002dba:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	689b      	ldr	r3, [r3, #8]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d015      	beq.n	8002df0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dc4:	f7fe ff48 	bl	8001c58 <HAL_GetTick>
 8002dc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dca:	e00a      	b.n	8002de2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002dcc:	f7fe ff44 	bl	8001c58 <HAL_GetTick>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	1ad3      	subs	r3, r2, r3
 8002dd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d901      	bls.n	8002de2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002dde:	2303      	movs	r3, #3
 8002de0:	e0cb      	b.n	8002f7a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002de2:	4b49      	ldr	r3, [pc, #292]	; (8002f08 <HAL_RCC_OscConfig+0x470>)
 8002de4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002de6:	f003 0302 	and.w	r3, r3, #2
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d0ee      	beq.n	8002dcc <HAL_RCC_OscConfig+0x334>
 8002dee:	e014      	b.n	8002e1a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002df0:	f7fe ff32 	bl	8001c58 <HAL_GetTick>
 8002df4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002df6:	e00a      	b.n	8002e0e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002df8:	f7fe ff2e 	bl	8001c58 <HAL_GetTick>
 8002dfc:	4602      	mov	r2, r0
 8002dfe:	693b      	ldr	r3, [r7, #16]
 8002e00:	1ad3      	subs	r3, r2, r3
 8002e02:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d901      	bls.n	8002e0e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002e0a:	2303      	movs	r3, #3
 8002e0c:	e0b5      	b.n	8002f7a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e0e:	4b3e      	ldr	r3, [pc, #248]	; (8002f08 <HAL_RCC_OscConfig+0x470>)
 8002e10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e12:	f003 0302 	and.w	r3, r3, #2
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d1ee      	bne.n	8002df8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002e1a:	7dfb      	ldrb	r3, [r7, #23]
 8002e1c:	2b01      	cmp	r3, #1
 8002e1e:	d105      	bne.n	8002e2c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e20:	4b39      	ldr	r3, [pc, #228]	; (8002f08 <HAL_RCC_OscConfig+0x470>)
 8002e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e24:	4a38      	ldr	r2, [pc, #224]	; (8002f08 <HAL_RCC_OscConfig+0x470>)
 8002e26:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e2a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	699b      	ldr	r3, [r3, #24]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	f000 80a1 	beq.w	8002f78 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002e36:	4b34      	ldr	r3, [pc, #208]	; (8002f08 <HAL_RCC_OscConfig+0x470>)
 8002e38:	689b      	ldr	r3, [r3, #8]
 8002e3a:	f003 030c 	and.w	r3, r3, #12
 8002e3e:	2b08      	cmp	r3, #8
 8002e40:	d05c      	beq.n	8002efc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	699b      	ldr	r3, [r3, #24]
 8002e46:	2b02      	cmp	r3, #2
 8002e48:	d141      	bne.n	8002ece <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e4a:	4b31      	ldr	r3, [pc, #196]	; (8002f10 <HAL_RCC_OscConfig+0x478>)
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e50:	f7fe ff02 	bl	8001c58 <HAL_GetTick>
 8002e54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e56:	e008      	b.n	8002e6a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e58:	f7fe fefe 	bl	8001c58 <HAL_GetTick>
 8002e5c:	4602      	mov	r2, r0
 8002e5e:	693b      	ldr	r3, [r7, #16]
 8002e60:	1ad3      	subs	r3, r2, r3
 8002e62:	2b02      	cmp	r3, #2
 8002e64:	d901      	bls.n	8002e6a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002e66:	2303      	movs	r3, #3
 8002e68:	e087      	b.n	8002f7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e6a:	4b27      	ldr	r3, [pc, #156]	; (8002f08 <HAL_RCC_OscConfig+0x470>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d1f0      	bne.n	8002e58 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	69da      	ldr	r2, [r3, #28]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6a1b      	ldr	r3, [r3, #32]
 8002e7e:	431a      	orrs	r2, r3
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e84:	019b      	lsls	r3, r3, #6
 8002e86:	431a      	orrs	r2, r3
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e8c:	085b      	lsrs	r3, r3, #1
 8002e8e:	3b01      	subs	r3, #1
 8002e90:	041b      	lsls	r3, r3, #16
 8002e92:	431a      	orrs	r2, r3
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e98:	061b      	lsls	r3, r3, #24
 8002e9a:	491b      	ldr	r1, [pc, #108]	; (8002f08 <HAL_RCC_OscConfig+0x470>)
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ea0:	4b1b      	ldr	r3, [pc, #108]	; (8002f10 <HAL_RCC_OscConfig+0x478>)
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ea6:	f7fe fed7 	bl	8001c58 <HAL_GetTick>
 8002eaa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002eac:	e008      	b.n	8002ec0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002eae:	f7fe fed3 	bl	8001c58 <HAL_GetTick>
 8002eb2:	4602      	mov	r2, r0
 8002eb4:	693b      	ldr	r3, [r7, #16]
 8002eb6:	1ad3      	subs	r3, r2, r3
 8002eb8:	2b02      	cmp	r3, #2
 8002eba:	d901      	bls.n	8002ec0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002ebc:	2303      	movs	r3, #3
 8002ebe:	e05c      	b.n	8002f7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ec0:	4b11      	ldr	r3, [pc, #68]	; (8002f08 <HAL_RCC_OscConfig+0x470>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d0f0      	beq.n	8002eae <HAL_RCC_OscConfig+0x416>
 8002ecc:	e054      	b.n	8002f78 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ece:	4b10      	ldr	r3, [pc, #64]	; (8002f10 <HAL_RCC_OscConfig+0x478>)
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ed4:	f7fe fec0 	bl	8001c58 <HAL_GetTick>
 8002ed8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002eda:	e008      	b.n	8002eee <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002edc:	f7fe febc 	bl	8001c58 <HAL_GetTick>
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	693b      	ldr	r3, [r7, #16]
 8002ee4:	1ad3      	subs	r3, r2, r3
 8002ee6:	2b02      	cmp	r3, #2
 8002ee8:	d901      	bls.n	8002eee <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002eea:	2303      	movs	r3, #3
 8002eec:	e045      	b.n	8002f7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002eee:	4b06      	ldr	r3, [pc, #24]	; (8002f08 <HAL_RCC_OscConfig+0x470>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d1f0      	bne.n	8002edc <HAL_RCC_OscConfig+0x444>
 8002efa:	e03d      	b.n	8002f78 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	699b      	ldr	r3, [r3, #24]
 8002f00:	2b01      	cmp	r3, #1
 8002f02:	d107      	bne.n	8002f14 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002f04:	2301      	movs	r3, #1
 8002f06:	e038      	b.n	8002f7a <HAL_RCC_OscConfig+0x4e2>
 8002f08:	40023800 	.word	0x40023800
 8002f0c:	40007000 	.word	0x40007000
 8002f10:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002f14:	4b1b      	ldr	r3, [pc, #108]	; (8002f84 <HAL_RCC_OscConfig+0x4ec>)
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	699b      	ldr	r3, [r3, #24]
 8002f1e:	2b01      	cmp	r3, #1
 8002f20:	d028      	beq.n	8002f74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	d121      	bne.n	8002f74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f3a:	429a      	cmp	r2, r3
 8002f3c:	d11a      	bne.n	8002f74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f3e:	68fa      	ldr	r2, [r7, #12]
 8002f40:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002f44:	4013      	ands	r3, r2
 8002f46:	687a      	ldr	r2, [r7, #4]
 8002f48:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002f4a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d111      	bne.n	8002f74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f5a:	085b      	lsrs	r3, r3, #1
 8002f5c:	3b01      	subs	r3, #1
 8002f5e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f60:	429a      	cmp	r2, r3
 8002f62:	d107      	bne.n	8002f74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f6e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f70:	429a      	cmp	r2, r3
 8002f72:	d001      	beq.n	8002f78 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002f74:	2301      	movs	r3, #1
 8002f76:	e000      	b.n	8002f7a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002f78:	2300      	movs	r3, #0
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	3718      	adds	r7, #24
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}
 8002f82:	bf00      	nop
 8002f84:	40023800 	.word	0x40023800

08002f88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b084      	sub	sp, #16
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
 8002f90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d101      	bne.n	8002f9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	e0cc      	b.n	8003136 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f9c:	4b68      	ldr	r3, [pc, #416]	; (8003140 <HAL_RCC_ClockConfig+0x1b8>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f003 030f 	and.w	r3, r3, #15
 8002fa4:	683a      	ldr	r2, [r7, #0]
 8002fa6:	429a      	cmp	r2, r3
 8002fa8:	d90c      	bls.n	8002fc4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002faa:	4b65      	ldr	r3, [pc, #404]	; (8003140 <HAL_RCC_ClockConfig+0x1b8>)
 8002fac:	683a      	ldr	r2, [r7, #0]
 8002fae:	b2d2      	uxtb	r2, r2
 8002fb0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fb2:	4b63      	ldr	r3, [pc, #396]	; (8003140 <HAL_RCC_ClockConfig+0x1b8>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f003 030f 	and.w	r3, r3, #15
 8002fba:	683a      	ldr	r2, [r7, #0]
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d001      	beq.n	8002fc4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	e0b8      	b.n	8003136 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f003 0302 	and.w	r3, r3, #2
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d020      	beq.n	8003012 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f003 0304 	and.w	r3, r3, #4
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d005      	beq.n	8002fe8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002fdc:	4b59      	ldr	r3, [pc, #356]	; (8003144 <HAL_RCC_ClockConfig+0x1bc>)
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	4a58      	ldr	r2, [pc, #352]	; (8003144 <HAL_RCC_ClockConfig+0x1bc>)
 8002fe2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002fe6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f003 0308 	and.w	r3, r3, #8
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d005      	beq.n	8003000 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ff4:	4b53      	ldr	r3, [pc, #332]	; (8003144 <HAL_RCC_ClockConfig+0x1bc>)
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	4a52      	ldr	r2, [pc, #328]	; (8003144 <HAL_RCC_ClockConfig+0x1bc>)
 8002ffa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002ffe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003000:	4b50      	ldr	r3, [pc, #320]	; (8003144 <HAL_RCC_ClockConfig+0x1bc>)
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	494d      	ldr	r1, [pc, #308]	; (8003144 <HAL_RCC_ClockConfig+0x1bc>)
 800300e:	4313      	orrs	r3, r2
 8003010:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f003 0301 	and.w	r3, r3, #1
 800301a:	2b00      	cmp	r3, #0
 800301c:	d044      	beq.n	80030a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	2b01      	cmp	r3, #1
 8003024:	d107      	bne.n	8003036 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003026:	4b47      	ldr	r3, [pc, #284]	; (8003144 <HAL_RCC_ClockConfig+0x1bc>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800302e:	2b00      	cmp	r3, #0
 8003030:	d119      	bne.n	8003066 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003032:	2301      	movs	r3, #1
 8003034:	e07f      	b.n	8003136 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	2b02      	cmp	r3, #2
 800303c:	d003      	beq.n	8003046 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003042:	2b03      	cmp	r3, #3
 8003044:	d107      	bne.n	8003056 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003046:	4b3f      	ldr	r3, [pc, #252]	; (8003144 <HAL_RCC_ClockConfig+0x1bc>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800304e:	2b00      	cmp	r3, #0
 8003050:	d109      	bne.n	8003066 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	e06f      	b.n	8003136 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003056:	4b3b      	ldr	r3, [pc, #236]	; (8003144 <HAL_RCC_ClockConfig+0x1bc>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 0302 	and.w	r3, r3, #2
 800305e:	2b00      	cmp	r3, #0
 8003060:	d101      	bne.n	8003066 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	e067      	b.n	8003136 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003066:	4b37      	ldr	r3, [pc, #220]	; (8003144 <HAL_RCC_ClockConfig+0x1bc>)
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	f023 0203 	bic.w	r2, r3, #3
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	4934      	ldr	r1, [pc, #208]	; (8003144 <HAL_RCC_ClockConfig+0x1bc>)
 8003074:	4313      	orrs	r3, r2
 8003076:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003078:	f7fe fdee 	bl	8001c58 <HAL_GetTick>
 800307c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800307e:	e00a      	b.n	8003096 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003080:	f7fe fdea 	bl	8001c58 <HAL_GetTick>
 8003084:	4602      	mov	r2, r0
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	1ad3      	subs	r3, r2, r3
 800308a:	f241 3288 	movw	r2, #5000	; 0x1388
 800308e:	4293      	cmp	r3, r2
 8003090:	d901      	bls.n	8003096 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003092:	2303      	movs	r3, #3
 8003094:	e04f      	b.n	8003136 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003096:	4b2b      	ldr	r3, [pc, #172]	; (8003144 <HAL_RCC_ClockConfig+0x1bc>)
 8003098:	689b      	ldr	r3, [r3, #8]
 800309a:	f003 020c 	and.w	r2, r3, #12
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	009b      	lsls	r3, r3, #2
 80030a4:	429a      	cmp	r2, r3
 80030a6:	d1eb      	bne.n	8003080 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80030a8:	4b25      	ldr	r3, [pc, #148]	; (8003140 <HAL_RCC_ClockConfig+0x1b8>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f003 030f 	and.w	r3, r3, #15
 80030b0:	683a      	ldr	r2, [r7, #0]
 80030b2:	429a      	cmp	r2, r3
 80030b4:	d20c      	bcs.n	80030d0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030b6:	4b22      	ldr	r3, [pc, #136]	; (8003140 <HAL_RCC_ClockConfig+0x1b8>)
 80030b8:	683a      	ldr	r2, [r7, #0]
 80030ba:	b2d2      	uxtb	r2, r2
 80030bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80030be:	4b20      	ldr	r3, [pc, #128]	; (8003140 <HAL_RCC_ClockConfig+0x1b8>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f003 030f 	and.w	r3, r3, #15
 80030c6:	683a      	ldr	r2, [r7, #0]
 80030c8:	429a      	cmp	r2, r3
 80030ca:	d001      	beq.n	80030d0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	e032      	b.n	8003136 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f003 0304 	and.w	r3, r3, #4
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d008      	beq.n	80030ee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030dc:	4b19      	ldr	r3, [pc, #100]	; (8003144 <HAL_RCC_ClockConfig+0x1bc>)
 80030de:	689b      	ldr	r3, [r3, #8]
 80030e0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	4916      	ldr	r1, [pc, #88]	; (8003144 <HAL_RCC_ClockConfig+0x1bc>)
 80030ea:	4313      	orrs	r3, r2
 80030ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f003 0308 	and.w	r3, r3, #8
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d009      	beq.n	800310e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80030fa:	4b12      	ldr	r3, [pc, #72]	; (8003144 <HAL_RCC_ClockConfig+0x1bc>)
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	691b      	ldr	r3, [r3, #16]
 8003106:	00db      	lsls	r3, r3, #3
 8003108:	490e      	ldr	r1, [pc, #56]	; (8003144 <HAL_RCC_ClockConfig+0x1bc>)
 800310a:	4313      	orrs	r3, r2
 800310c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800310e:	f000 f821 	bl	8003154 <HAL_RCC_GetSysClockFreq>
 8003112:	4602      	mov	r2, r0
 8003114:	4b0b      	ldr	r3, [pc, #44]	; (8003144 <HAL_RCC_ClockConfig+0x1bc>)
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	091b      	lsrs	r3, r3, #4
 800311a:	f003 030f 	and.w	r3, r3, #15
 800311e:	490a      	ldr	r1, [pc, #40]	; (8003148 <HAL_RCC_ClockConfig+0x1c0>)
 8003120:	5ccb      	ldrb	r3, [r1, r3]
 8003122:	fa22 f303 	lsr.w	r3, r2, r3
 8003126:	4a09      	ldr	r2, [pc, #36]	; (800314c <HAL_RCC_ClockConfig+0x1c4>)
 8003128:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800312a:	4b09      	ldr	r3, [pc, #36]	; (8003150 <HAL_RCC_ClockConfig+0x1c8>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4618      	mov	r0, r3
 8003130:	f7fe fd4e 	bl	8001bd0 <HAL_InitTick>

  return HAL_OK;
 8003134:	2300      	movs	r3, #0
}
 8003136:	4618      	mov	r0, r3
 8003138:	3710      	adds	r7, #16
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop
 8003140:	40023c00 	.word	0x40023c00
 8003144:	40023800 	.word	0x40023800
 8003148:	080040a0 	.word	0x080040a0
 800314c:	20000000 	.word	0x20000000
 8003150:	20000004 	.word	0x20000004

08003154 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003154:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003158:	b094      	sub	sp, #80	; 0x50
 800315a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800315c:	2300      	movs	r3, #0
 800315e:	647b      	str	r3, [r7, #68]	; 0x44
 8003160:	2300      	movs	r3, #0
 8003162:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003164:	2300      	movs	r3, #0
 8003166:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003168:	2300      	movs	r3, #0
 800316a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800316c:	4b79      	ldr	r3, [pc, #484]	; (8003354 <HAL_RCC_GetSysClockFreq+0x200>)
 800316e:	689b      	ldr	r3, [r3, #8]
 8003170:	f003 030c 	and.w	r3, r3, #12
 8003174:	2b08      	cmp	r3, #8
 8003176:	d00d      	beq.n	8003194 <HAL_RCC_GetSysClockFreq+0x40>
 8003178:	2b08      	cmp	r3, #8
 800317a:	f200 80e1 	bhi.w	8003340 <HAL_RCC_GetSysClockFreq+0x1ec>
 800317e:	2b00      	cmp	r3, #0
 8003180:	d002      	beq.n	8003188 <HAL_RCC_GetSysClockFreq+0x34>
 8003182:	2b04      	cmp	r3, #4
 8003184:	d003      	beq.n	800318e <HAL_RCC_GetSysClockFreq+0x3a>
 8003186:	e0db      	b.n	8003340 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003188:	4b73      	ldr	r3, [pc, #460]	; (8003358 <HAL_RCC_GetSysClockFreq+0x204>)
 800318a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800318c:	e0db      	b.n	8003346 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800318e:	4b73      	ldr	r3, [pc, #460]	; (800335c <HAL_RCC_GetSysClockFreq+0x208>)
 8003190:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003192:	e0d8      	b.n	8003346 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003194:	4b6f      	ldr	r3, [pc, #444]	; (8003354 <HAL_RCC_GetSysClockFreq+0x200>)
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800319c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800319e:	4b6d      	ldr	r3, [pc, #436]	; (8003354 <HAL_RCC_GetSysClockFreq+0x200>)
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d063      	beq.n	8003272 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031aa:	4b6a      	ldr	r3, [pc, #424]	; (8003354 <HAL_RCC_GetSysClockFreq+0x200>)
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	099b      	lsrs	r3, r3, #6
 80031b0:	2200      	movs	r2, #0
 80031b2:	63bb      	str	r3, [r7, #56]	; 0x38
 80031b4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80031b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031bc:	633b      	str	r3, [r7, #48]	; 0x30
 80031be:	2300      	movs	r3, #0
 80031c0:	637b      	str	r3, [r7, #52]	; 0x34
 80031c2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80031c6:	4622      	mov	r2, r4
 80031c8:	462b      	mov	r3, r5
 80031ca:	f04f 0000 	mov.w	r0, #0
 80031ce:	f04f 0100 	mov.w	r1, #0
 80031d2:	0159      	lsls	r1, r3, #5
 80031d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80031d8:	0150      	lsls	r0, r2, #5
 80031da:	4602      	mov	r2, r0
 80031dc:	460b      	mov	r3, r1
 80031de:	4621      	mov	r1, r4
 80031e0:	1a51      	subs	r1, r2, r1
 80031e2:	6139      	str	r1, [r7, #16]
 80031e4:	4629      	mov	r1, r5
 80031e6:	eb63 0301 	sbc.w	r3, r3, r1
 80031ea:	617b      	str	r3, [r7, #20]
 80031ec:	f04f 0200 	mov.w	r2, #0
 80031f0:	f04f 0300 	mov.w	r3, #0
 80031f4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80031f8:	4659      	mov	r1, fp
 80031fa:	018b      	lsls	r3, r1, #6
 80031fc:	4651      	mov	r1, sl
 80031fe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003202:	4651      	mov	r1, sl
 8003204:	018a      	lsls	r2, r1, #6
 8003206:	4651      	mov	r1, sl
 8003208:	ebb2 0801 	subs.w	r8, r2, r1
 800320c:	4659      	mov	r1, fp
 800320e:	eb63 0901 	sbc.w	r9, r3, r1
 8003212:	f04f 0200 	mov.w	r2, #0
 8003216:	f04f 0300 	mov.w	r3, #0
 800321a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800321e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003222:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003226:	4690      	mov	r8, r2
 8003228:	4699      	mov	r9, r3
 800322a:	4623      	mov	r3, r4
 800322c:	eb18 0303 	adds.w	r3, r8, r3
 8003230:	60bb      	str	r3, [r7, #8]
 8003232:	462b      	mov	r3, r5
 8003234:	eb49 0303 	adc.w	r3, r9, r3
 8003238:	60fb      	str	r3, [r7, #12]
 800323a:	f04f 0200 	mov.w	r2, #0
 800323e:	f04f 0300 	mov.w	r3, #0
 8003242:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003246:	4629      	mov	r1, r5
 8003248:	024b      	lsls	r3, r1, #9
 800324a:	4621      	mov	r1, r4
 800324c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003250:	4621      	mov	r1, r4
 8003252:	024a      	lsls	r2, r1, #9
 8003254:	4610      	mov	r0, r2
 8003256:	4619      	mov	r1, r3
 8003258:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800325a:	2200      	movs	r2, #0
 800325c:	62bb      	str	r3, [r7, #40]	; 0x28
 800325e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003260:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003264:	f7fd f880 	bl	8000368 <__aeabi_uldivmod>
 8003268:	4602      	mov	r2, r0
 800326a:	460b      	mov	r3, r1
 800326c:	4613      	mov	r3, r2
 800326e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003270:	e058      	b.n	8003324 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003272:	4b38      	ldr	r3, [pc, #224]	; (8003354 <HAL_RCC_GetSysClockFreq+0x200>)
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	099b      	lsrs	r3, r3, #6
 8003278:	2200      	movs	r2, #0
 800327a:	4618      	mov	r0, r3
 800327c:	4611      	mov	r1, r2
 800327e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003282:	623b      	str	r3, [r7, #32]
 8003284:	2300      	movs	r3, #0
 8003286:	627b      	str	r3, [r7, #36]	; 0x24
 8003288:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800328c:	4642      	mov	r2, r8
 800328e:	464b      	mov	r3, r9
 8003290:	f04f 0000 	mov.w	r0, #0
 8003294:	f04f 0100 	mov.w	r1, #0
 8003298:	0159      	lsls	r1, r3, #5
 800329a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800329e:	0150      	lsls	r0, r2, #5
 80032a0:	4602      	mov	r2, r0
 80032a2:	460b      	mov	r3, r1
 80032a4:	4641      	mov	r1, r8
 80032a6:	ebb2 0a01 	subs.w	sl, r2, r1
 80032aa:	4649      	mov	r1, r9
 80032ac:	eb63 0b01 	sbc.w	fp, r3, r1
 80032b0:	f04f 0200 	mov.w	r2, #0
 80032b4:	f04f 0300 	mov.w	r3, #0
 80032b8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80032bc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80032c0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80032c4:	ebb2 040a 	subs.w	r4, r2, sl
 80032c8:	eb63 050b 	sbc.w	r5, r3, fp
 80032cc:	f04f 0200 	mov.w	r2, #0
 80032d0:	f04f 0300 	mov.w	r3, #0
 80032d4:	00eb      	lsls	r3, r5, #3
 80032d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80032da:	00e2      	lsls	r2, r4, #3
 80032dc:	4614      	mov	r4, r2
 80032de:	461d      	mov	r5, r3
 80032e0:	4643      	mov	r3, r8
 80032e2:	18e3      	adds	r3, r4, r3
 80032e4:	603b      	str	r3, [r7, #0]
 80032e6:	464b      	mov	r3, r9
 80032e8:	eb45 0303 	adc.w	r3, r5, r3
 80032ec:	607b      	str	r3, [r7, #4]
 80032ee:	f04f 0200 	mov.w	r2, #0
 80032f2:	f04f 0300 	mov.w	r3, #0
 80032f6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80032fa:	4629      	mov	r1, r5
 80032fc:	028b      	lsls	r3, r1, #10
 80032fe:	4621      	mov	r1, r4
 8003300:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003304:	4621      	mov	r1, r4
 8003306:	028a      	lsls	r2, r1, #10
 8003308:	4610      	mov	r0, r2
 800330a:	4619      	mov	r1, r3
 800330c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800330e:	2200      	movs	r2, #0
 8003310:	61bb      	str	r3, [r7, #24]
 8003312:	61fa      	str	r2, [r7, #28]
 8003314:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003318:	f7fd f826 	bl	8000368 <__aeabi_uldivmod>
 800331c:	4602      	mov	r2, r0
 800331e:	460b      	mov	r3, r1
 8003320:	4613      	mov	r3, r2
 8003322:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003324:	4b0b      	ldr	r3, [pc, #44]	; (8003354 <HAL_RCC_GetSysClockFreq+0x200>)
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	0c1b      	lsrs	r3, r3, #16
 800332a:	f003 0303 	and.w	r3, r3, #3
 800332e:	3301      	adds	r3, #1
 8003330:	005b      	lsls	r3, r3, #1
 8003332:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003334:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003336:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003338:	fbb2 f3f3 	udiv	r3, r2, r3
 800333c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800333e:	e002      	b.n	8003346 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003340:	4b05      	ldr	r3, [pc, #20]	; (8003358 <HAL_RCC_GetSysClockFreq+0x204>)
 8003342:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003344:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003346:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003348:	4618      	mov	r0, r3
 800334a:	3750      	adds	r7, #80	; 0x50
 800334c:	46bd      	mov	sp, r7
 800334e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003352:	bf00      	nop
 8003354:	40023800 	.word	0x40023800
 8003358:	00f42400 	.word	0x00f42400
 800335c:	007a1200 	.word	0x007a1200

08003360 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003360:	b480      	push	{r7}
 8003362:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003364:	4b03      	ldr	r3, [pc, #12]	; (8003374 <HAL_RCC_GetHCLKFreq+0x14>)
 8003366:	681b      	ldr	r3, [r3, #0]
}
 8003368:	4618      	mov	r0, r3
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr
 8003372:	bf00      	nop
 8003374:	20000000 	.word	0x20000000

08003378 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800337c:	f7ff fff0 	bl	8003360 <HAL_RCC_GetHCLKFreq>
 8003380:	4602      	mov	r2, r0
 8003382:	4b05      	ldr	r3, [pc, #20]	; (8003398 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	0a9b      	lsrs	r3, r3, #10
 8003388:	f003 0307 	and.w	r3, r3, #7
 800338c:	4903      	ldr	r1, [pc, #12]	; (800339c <HAL_RCC_GetPCLK1Freq+0x24>)
 800338e:	5ccb      	ldrb	r3, [r1, r3]
 8003390:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003394:	4618      	mov	r0, r3
 8003396:	bd80      	pop	{r7, pc}
 8003398:	40023800 	.word	0x40023800
 800339c:	080040b0 	.word	0x080040b0

080033a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80033a4:	f7ff ffdc 	bl	8003360 <HAL_RCC_GetHCLKFreq>
 80033a8:	4602      	mov	r2, r0
 80033aa:	4b05      	ldr	r3, [pc, #20]	; (80033c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80033ac:	689b      	ldr	r3, [r3, #8]
 80033ae:	0b5b      	lsrs	r3, r3, #13
 80033b0:	f003 0307 	and.w	r3, r3, #7
 80033b4:	4903      	ldr	r1, [pc, #12]	; (80033c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80033b6:	5ccb      	ldrb	r3, [r1, r3]
 80033b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033bc:	4618      	mov	r0, r3
 80033be:	bd80      	pop	{r7, pc}
 80033c0:	40023800 	.word	0x40023800
 80033c4:	080040b0 	.word	0x080040b0

080033c8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b082      	sub	sp, #8
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d101      	bne.n	80033da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80033d6:	2301      	movs	r3, #1
 80033d8:	e03f      	b.n	800345a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033e0:	b2db      	uxtb	r3, r3
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d106      	bne.n	80033f4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2200      	movs	r2, #0
 80033ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80033ee:	6878      	ldr	r0, [r7, #4]
 80033f0:	f7fe fab0 	bl	8001954 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2224      	movs	r2, #36	; 0x24
 80033f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	68da      	ldr	r2, [r3, #12]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800340a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800340c:	6878      	ldr	r0, [r7, #4]
 800340e:	f000 f829 	bl	8003464 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	691a      	ldr	r2, [r3, #16]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003420:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	695a      	ldr	r2, [r3, #20]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003430:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	68da      	ldr	r2, [r3, #12]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003440:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2200      	movs	r2, #0
 8003446:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2220      	movs	r2, #32
 800344c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2220      	movs	r2, #32
 8003454:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003458:	2300      	movs	r3, #0
}
 800345a:	4618      	mov	r0, r3
 800345c:	3708      	adds	r7, #8
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}
	...

08003464 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003464:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003468:	b0c0      	sub	sp, #256	; 0x100
 800346a:	af00      	add	r7, sp, #0
 800346c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003470:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	691b      	ldr	r3, [r3, #16]
 8003478:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800347c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003480:	68d9      	ldr	r1, [r3, #12]
 8003482:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003486:	681a      	ldr	r2, [r3, #0]
 8003488:	ea40 0301 	orr.w	r3, r0, r1
 800348c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800348e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003492:	689a      	ldr	r2, [r3, #8]
 8003494:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003498:	691b      	ldr	r3, [r3, #16]
 800349a:	431a      	orrs	r2, r3
 800349c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034a0:	695b      	ldr	r3, [r3, #20]
 80034a2:	431a      	orrs	r2, r3
 80034a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034a8:	69db      	ldr	r3, [r3, #28]
 80034aa:	4313      	orrs	r3, r2
 80034ac:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80034b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	68db      	ldr	r3, [r3, #12]
 80034b8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80034bc:	f021 010c 	bic.w	r1, r1, #12
 80034c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80034ca:	430b      	orrs	r3, r1
 80034cc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80034ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	695b      	ldr	r3, [r3, #20]
 80034d6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80034da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034de:	6999      	ldr	r1, [r3, #24]
 80034e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	ea40 0301 	orr.w	r3, r0, r1
 80034ea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80034ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034f0:	681a      	ldr	r2, [r3, #0]
 80034f2:	4b8f      	ldr	r3, [pc, #572]	; (8003730 <UART_SetConfig+0x2cc>)
 80034f4:	429a      	cmp	r2, r3
 80034f6:	d005      	beq.n	8003504 <UART_SetConfig+0xa0>
 80034f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	4b8d      	ldr	r3, [pc, #564]	; (8003734 <UART_SetConfig+0x2d0>)
 8003500:	429a      	cmp	r2, r3
 8003502:	d104      	bne.n	800350e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003504:	f7ff ff4c 	bl	80033a0 <HAL_RCC_GetPCLK2Freq>
 8003508:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800350c:	e003      	b.n	8003516 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800350e:	f7ff ff33 	bl	8003378 <HAL_RCC_GetPCLK1Freq>
 8003512:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003516:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800351a:	69db      	ldr	r3, [r3, #28]
 800351c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003520:	f040 810c 	bne.w	800373c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003524:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003528:	2200      	movs	r2, #0
 800352a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800352e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003532:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003536:	4622      	mov	r2, r4
 8003538:	462b      	mov	r3, r5
 800353a:	1891      	adds	r1, r2, r2
 800353c:	65b9      	str	r1, [r7, #88]	; 0x58
 800353e:	415b      	adcs	r3, r3
 8003540:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003542:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003546:	4621      	mov	r1, r4
 8003548:	eb12 0801 	adds.w	r8, r2, r1
 800354c:	4629      	mov	r1, r5
 800354e:	eb43 0901 	adc.w	r9, r3, r1
 8003552:	f04f 0200 	mov.w	r2, #0
 8003556:	f04f 0300 	mov.w	r3, #0
 800355a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800355e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003562:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003566:	4690      	mov	r8, r2
 8003568:	4699      	mov	r9, r3
 800356a:	4623      	mov	r3, r4
 800356c:	eb18 0303 	adds.w	r3, r8, r3
 8003570:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003574:	462b      	mov	r3, r5
 8003576:	eb49 0303 	adc.w	r3, r9, r3
 800357a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800357e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	2200      	movs	r2, #0
 8003586:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800358a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800358e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003592:	460b      	mov	r3, r1
 8003594:	18db      	adds	r3, r3, r3
 8003596:	653b      	str	r3, [r7, #80]	; 0x50
 8003598:	4613      	mov	r3, r2
 800359a:	eb42 0303 	adc.w	r3, r2, r3
 800359e:	657b      	str	r3, [r7, #84]	; 0x54
 80035a0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80035a4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80035a8:	f7fc fede 	bl	8000368 <__aeabi_uldivmod>
 80035ac:	4602      	mov	r2, r0
 80035ae:	460b      	mov	r3, r1
 80035b0:	4b61      	ldr	r3, [pc, #388]	; (8003738 <UART_SetConfig+0x2d4>)
 80035b2:	fba3 2302 	umull	r2, r3, r3, r2
 80035b6:	095b      	lsrs	r3, r3, #5
 80035b8:	011c      	lsls	r4, r3, #4
 80035ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80035be:	2200      	movs	r2, #0
 80035c0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80035c4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80035c8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80035cc:	4642      	mov	r2, r8
 80035ce:	464b      	mov	r3, r9
 80035d0:	1891      	adds	r1, r2, r2
 80035d2:	64b9      	str	r1, [r7, #72]	; 0x48
 80035d4:	415b      	adcs	r3, r3
 80035d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80035d8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80035dc:	4641      	mov	r1, r8
 80035de:	eb12 0a01 	adds.w	sl, r2, r1
 80035e2:	4649      	mov	r1, r9
 80035e4:	eb43 0b01 	adc.w	fp, r3, r1
 80035e8:	f04f 0200 	mov.w	r2, #0
 80035ec:	f04f 0300 	mov.w	r3, #0
 80035f0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80035f4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80035f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80035fc:	4692      	mov	sl, r2
 80035fe:	469b      	mov	fp, r3
 8003600:	4643      	mov	r3, r8
 8003602:	eb1a 0303 	adds.w	r3, sl, r3
 8003606:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800360a:	464b      	mov	r3, r9
 800360c:	eb4b 0303 	adc.w	r3, fp, r3
 8003610:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003614:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	2200      	movs	r2, #0
 800361c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003620:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003624:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003628:	460b      	mov	r3, r1
 800362a:	18db      	adds	r3, r3, r3
 800362c:	643b      	str	r3, [r7, #64]	; 0x40
 800362e:	4613      	mov	r3, r2
 8003630:	eb42 0303 	adc.w	r3, r2, r3
 8003634:	647b      	str	r3, [r7, #68]	; 0x44
 8003636:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800363a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800363e:	f7fc fe93 	bl	8000368 <__aeabi_uldivmod>
 8003642:	4602      	mov	r2, r0
 8003644:	460b      	mov	r3, r1
 8003646:	4611      	mov	r1, r2
 8003648:	4b3b      	ldr	r3, [pc, #236]	; (8003738 <UART_SetConfig+0x2d4>)
 800364a:	fba3 2301 	umull	r2, r3, r3, r1
 800364e:	095b      	lsrs	r3, r3, #5
 8003650:	2264      	movs	r2, #100	; 0x64
 8003652:	fb02 f303 	mul.w	r3, r2, r3
 8003656:	1acb      	subs	r3, r1, r3
 8003658:	00db      	lsls	r3, r3, #3
 800365a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800365e:	4b36      	ldr	r3, [pc, #216]	; (8003738 <UART_SetConfig+0x2d4>)
 8003660:	fba3 2302 	umull	r2, r3, r3, r2
 8003664:	095b      	lsrs	r3, r3, #5
 8003666:	005b      	lsls	r3, r3, #1
 8003668:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800366c:	441c      	add	r4, r3
 800366e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003672:	2200      	movs	r2, #0
 8003674:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003678:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800367c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003680:	4642      	mov	r2, r8
 8003682:	464b      	mov	r3, r9
 8003684:	1891      	adds	r1, r2, r2
 8003686:	63b9      	str	r1, [r7, #56]	; 0x38
 8003688:	415b      	adcs	r3, r3
 800368a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800368c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003690:	4641      	mov	r1, r8
 8003692:	1851      	adds	r1, r2, r1
 8003694:	6339      	str	r1, [r7, #48]	; 0x30
 8003696:	4649      	mov	r1, r9
 8003698:	414b      	adcs	r3, r1
 800369a:	637b      	str	r3, [r7, #52]	; 0x34
 800369c:	f04f 0200 	mov.w	r2, #0
 80036a0:	f04f 0300 	mov.w	r3, #0
 80036a4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80036a8:	4659      	mov	r1, fp
 80036aa:	00cb      	lsls	r3, r1, #3
 80036ac:	4651      	mov	r1, sl
 80036ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80036b2:	4651      	mov	r1, sl
 80036b4:	00ca      	lsls	r2, r1, #3
 80036b6:	4610      	mov	r0, r2
 80036b8:	4619      	mov	r1, r3
 80036ba:	4603      	mov	r3, r0
 80036bc:	4642      	mov	r2, r8
 80036be:	189b      	adds	r3, r3, r2
 80036c0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80036c4:	464b      	mov	r3, r9
 80036c6:	460a      	mov	r2, r1
 80036c8:	eb42 0303 	adc.w	r3, r2, r3
 80036cc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80036d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	2200      	movs	r2, #0
 80036d8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80036dc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80036e0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80036e4:	460b      	mov	r3, r1
 80036e6:	18db      	adds	r3, r3, r3
 80036e8:	62bb      	str	r3, [r7, #40]	; 0x28
 80036ea:	4613      	mov	r3, r2
 80036ec:	eb42 0303 	adc.w	r3, r2, r3
 80036f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80036f2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80036f6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80036fa:	f7fc fe35 	bl	8000368 <__aeabi_uldivmod>
 80036fe:	4602      	mov	r2, r0
 8003700:	460b      	mov	r3, r1
 8003702:	4b0d      	ldr	r3, [pc, #52]	; (8003738 <UART_SetConfig+0x2d4>)
 8003704:	fba3 1302 	umull	r1, r3, r3, r2
 8003708:	095b      	lsrs	r3, r3, #5
 800370a:	2164      	movs	r1, #100	; 0x64
 800370c:	fb01 f303 	mul.w	r3, r1, r3
 8003710:	1ad3      	subs	r3, r2, r3
 8003712:	00db      	lsls	r3, r3, #3
 8003714:	3332      	adds	r3, #50	; 0x32
 8003716:	4a08      	ldr	r2, [pc, #32]	; (8003738 <UART_SetConfig+0x2d4>)
 8003718:	fba2 2303 	umull	r2, r3, r2, r3
 800371c:	095b      	lsrs	r3, r3, #5
 800371e:	f003 0207 	and.w	r2, r3, #7
 8003722:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4422      	add	r2, r4
 800372a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800372c:	e105      	b.n	800393a <UART_SetConfig+0x4d6>
 800372e:	bf00      	nop
 8003730:	40011000 	.word	0x40011000
 8003734:	40011400 	.word	0x40011400
 8003738:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800373c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003740:	2200      	movs	r2, #0
 8003742:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003746:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800374a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800374e:	4642      	mov	r2, r8
 8003750:	464b      	mov	r3, r9
 8003752:	1891      	adds	r1, r2, r2
 8003754:	6239      	str	r1, [r7, #32]
 8003756:	415b      	adcs	r3, r3
 8003758:	627b      	str	r3, [r7, #36]	; 0x24
 800375a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800375e:	4641      	mov	r1, r8
 8003760:	1854      	adds	r4, r2, r1
 8003762:	4649      	mov	r1, r9
 8003764:	eb43 0501 	adc.w	r5, r3, r1
 8003768:	f04f 0200 	mov.w	r2, #0
 800376c:	f04f 0300 	mov.w	r3, #0
 8003770:	00eb      	lsls	r3, r5, #3
 8003772:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003776:	00e2      	lsls	r2, r4, #3
 8003778:	4614      	mov	r4, r2
 800377a:	461d      	mov	r5, r3
 800377c:	4643      	mov	r3, r8
 800377e:	18e3      	adds	r3, r4, r3
 8003780:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003784:	464b      	mov	r3, r9
 8003786:	eb45 0303 	adc.w	r3, r5, r3
 800378a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800378e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	2200      	movs	r2, #0
 8003796:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800379a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800379e:	f04f 0200 	mov.w	r2, #0
 80037a2:	f04f 0300 	mov.w	r3, #0
 80037a6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80037aa:	4629      	mov	r1, r5
 80037ac:	008b      	lsls	r3, r1, #2
 80037ae:	4621      	mov	r1, r4
 80037b0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80037b4:	4621      	mov	r1, r4
 80037b6:	008a      	lsls	r2, r1, #2
 80037b8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80037bc:	f7fc fdd4 	bl	8000368 <__aeabi_uldivmod>
 80037c0:	4602      	mov	r2, r0
 80037c2:	460b      	mov	r3, r1
 80037c4:	4b60      	ldr	r3, [pc, #384]	; (8003948 <UART_SetConfig+0x4e4>)
 80037c6:	fba3 2302 	umull	r2, r3, r3, r2
 80037ca:	095b      	lsrs	r3, r3, #5
 80037cc:	011c      	lsls	r4, r3, #4
 80037ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80037d2:	2200      	movs	r2, #0
 80037d4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80037d8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80037dc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80037e0:	4642      	mov	r2, r8
 80037e2:	464b      	mov	r3, r9
 80037e4:	1891      	adds	r1, r2, r2
 80037e6:	61b9      	str	r1, [r7, #24]
 80037e8:	415b      	adcs	r3, r3
 80037ea:	61fb      	str	r3, [r7, #28]
 80037ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80037f0:	4641      	mov	r1, r8
 80037f2:	1851      	adds	r1, r2, r1
 80037f4:	6139      	str	r1, [r7, #16]
 80037f6:	4649      	mov	r1, r9
 80037f8:	414b      	adcs	r3, r1
 80037fa:	617b      	str	r3, [r7, #20]
 80037fc:	f04f 0200 	mov.w	r2, #0
 8003800:	f04f 0300 	mov.w	r3, #0
 8003804:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003808:	4659      	mov	r1, fp
 800380a:	00cb      	lsls	r3, r1, #3
 800380c:	4651      	mov	r1, sl
 800380e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003812:	4651      	mov	r1, sl
 8003814:	00ca      	lsls	r2, r1, #3
 8003816:	4610      	mov	r0, r2
 8003818:	4619      	mov	r1, r3
 800381a:	4603      	mov	r3, r0
 800381c:	4642      	mov	r2, r8
 800381e:	189b      	adds	r3, r3, r2
 8003820:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003824:	464b      	mov	r3, r9
 8003826:	460a      	mov	r2, r1
 8003828:	eb42 0303 	adc.w	r3, r2, r3
 800382c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003830:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	2200      	movs	r2, #0
 8003838:	67bb      	str	r3, [r7, #120]	; 0x78
 800383a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800383c:	f04f 0200 	mov.w	r2, #0
 8003840:	f04f 0300 	mov.w	r3, #0
 8003844:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003848:	4649      	mov	r1, r9
 800384a:	008b      	lsls	r3, r1, #2
 800384c:	4641      	mov	r1, r8
 800384e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003852:	4641      	mov	r1, r8
 8003854:	008a      	lsls	r2, r1, #2
 8003856:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800385a:	f7fc fd85 	bl	8000368 <__aeabi_uldivmod>
 800385e:	4602      	mov	r2, r0
 8003860:	460b      	mov	r3, r1
 8003862:	4b39      	ldr	r3, [pc, #228]	; (8003948 <UART_SetConfig+0x4e4>)
 8003864:	fba3 1302 	umull	r1, r3, r3, r2
 8003868:	095b      	lsrs	r3, r3, #5
 800386a:	2164      	movs	r1, #100	; 0x64
 800386c:	fb01 f303 	mul.w	r3, r1, r3
 8003870:	1ad3      	subs	r3, r2, r3
 8003872:	011b      	lsls	r3, r3, #4
 8003874:	3332      	adds	r3, #50	; 0x32
 8003876:	4a34      	ldr	r2, [pc, #208]	; (8003948 <UART_SetConfig+0x4e4>)
 8003878:	fba2 2303 	umull	r2, r3, r2, r3
 800387c:	095b      	lsrs	r3, r3, #5
 800387e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003882:	441c      	add	r4, r3
 8003884:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003888:	2200      	movs	r2, #0
 800388a:	673b      	str	r3, [r7, #112]	; 0x70
 800388c:	677a      	str	r2, [r7, #116]	; 0x74
 800388e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003892:	4642      	mov	r2, r8
 8003894:	464b      	mov	r3, r9
 8003896:	1891      	adds	r1, r2, r2
 8003898:	60b9      	str	r1, [r7, #8]
 800389a:	415b      	adcs	r3, r3
 800389c:	60fb      	str	r3, [r7, #12]
 800389e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80038a2:	4641      	mov	r1, r8
 80038a4:	1851      	adds	r1, r2, r1
 80038a6:	6039      	str	r1, [r7, #0]
 80038a8:	4649      	mov	r1, r9
 80038aa:	414b      	adcs	r3, r1
 80038ac:	607b      	str	r3, [r7, #4]
 80038ae:	f04f 0200 	mov.w	r2, #0
 80038b2:	f04f 0300 	mov.w	r3, #0
 80038b6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80038ba:	4659      	mov	r1, fp
 80038bc:	00cb      	lsls	r3, r1, #3
 80038be:	4651      	mov	r1, sl
 80038c0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80038c4:	4651      	mov	r1, sl
 80038c6:	00ca      	lsls	r2, r1, #3
 80038c8:	4610      	mov	r0, r2
 80038ca:	4619      	mov	r1, r3
 80038cc:	4603      	mov	r3, r0
 80038ce:	4642      	mov	r2, r8
 80038d0:	189b      	adds	r3, r3, r2
 80038d2:	66bb      	str	r3, [r7, #104]	; 0x68
 80038d4:	464b      	mov	r3, r9
 80038d6:	460a      	mov	r2, r1
 80038d8:	eb42 0303 	adc.w	r3, r2, r3
 80038dc:	66fb      	str	r3, [r7, #108]	; 0x6c
 80038de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	2200      	movs	r2, #0
 80038e6:	663b      	str	r3, [r7, #96]	; 0x60
 80038e8:	667a      	str	r2, [r7, #100]	; 0x64
 80038ea:	f04f 0200 	mov.w	r2, #0
 80038ee:	f04f 0300 	mov.w	r3, #0
 80038f2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80038f6:	4649      	mov	r1, r9
 80038f8:	008b      	lsls	r3, r1, #2
 80038fa:	4641      	mov	r1, r8
 80038fc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003900:	4641      	mov	r1, r8
 8003902:	008a      	lsls	r2, r1, #2
 8003904:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003908:	f7fc fd2e 	bl	8000368 <__aeabi_uldivmod>
 800390c:	4602      	mov	r2, r0
 800390e:	460b      	mov	r3, r1
 8003910:	4b0d      	ldr	r3, [pc, #52]	; (8003948 <UART_SetConfig+0x4e4>)
 8003912:	fba3 1302 	umull	r1, r3, r3, r2
 8003916:	095b      	lsrs	r3, r3, #5
 8003918:	2164      	movs	r1, #100	; 0x64
 800391a:	fb01 f303 	mul.w	r3, r1, r3
 800391e:	1ad3      	subs	r3, r2, r3
 8003920:	011b      	lsls	r3, r3, #4
 8003922:	3332      	adds	r3, #50	; 0x32
 8003924:	4a08      	ldr	r2, [pc, #32]	; (8003948 <UART_SetConfig+0x4e4>)
 8003926:	fba2 2303 	umull	r2, r3, r2, r3
 800392a:	095b      	lsrs	r3, r3, #5
 800392c:	f003 020f 	and.w	r2, r3, #15
 8003930:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4422      	add	r2, r4
 8003938:	609a      	str	r2, [r3, #8]
}
 800393a:	bf00      	nop
 800393c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003940:	46bd      	mov	sp, r7
 8003942:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003946:	bf00      	nop
 8003948:	51eb851f 	.word	0x51eb851f

0800394c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800394c:	b084      	sub	sp, #16
 800394e:	b580      	push	{r7, lr}
 8003950:	b084      	sub	sp, #16
 8003952:	af00      	add	r7, sp, #0
 8003954:	6078      	str	r0, [r7, #4]
 8003956:	f107 001c 	add.w	r0, r7, #28
 800395a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800395e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003960:	2b01      	cmp	r3, #1
 8003962:	d122      	bne.n	80039aa <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003968:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	68db      	ldr	r3, [r3, #12]
 8003974:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8003978:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800397c:	687a      	ldr	r2, [r7, #4]
 800397e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	68db      	ldr	r3, [r3, #12]
 8003984:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800398c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800398e:	2b01      	cmp	r3, #1
 8003990:	d105      	bne.n	800399e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	68db      	ldr	r3, [r3, #12]
 8003996:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800399e:	6878      	ldr	r0, [r7, #4]
 80039a0:	f000 faa2 	bl	8003ee8 <USB_CoreReset>
 80039a4:	4603      	mov	r3, r0
 80039a6:	73fb      	strb	r3, [r7, #15]
 80039a8:	e01a      	b.n	80039e0 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	68db      	ldr	r3, [r3, #12]
 80039ae:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80039b6:	6878      	ldr	r0, [r7, #4]
 80039b8:	f000 fa96 	bl	8003ee8 <USB_CoreReset>
 80039bc:	4603      	mov	r3, r0
 80039be:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80039c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d106      	bne.n	80039d4 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039ca:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	639a      	str	r2, [r3, #56]	; 0x38
 80039d2:	e005      	b.n	80039e0 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039d8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80039e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039e2:	2b01      	cmp	r3, #1
 80039e4:	d10b      	bne.n	80039fe <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	f043 0206 	orr.w	r2, r3, #6
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	f043 0220 	orr.w	r2, r3, #32
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80039fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	3710      	adds	r7, #16
 8003a04:	46bd      	mov	sp, r7
 8003a06:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003a0a:	b004      	add	sp, #16
 8003a0c:	4770      	bx	lr

08003a0e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003a0e:	b480      	push	{r7}
 8003a10:	b083      	sub	sp, #12
 8003a12:	af00      	add	r7, sp, #0
 8003a14:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	f023 0201 	bic.w	r2, r3, #1
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003a22:	2300      	movs	r3, #0
}
 8003a24:	4618      	mov	r0, r3
 8003a26:	370c      	adds	r7, #12
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2e:	4770      	bx	lr

08003a30 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b084      	sub	sp, #16
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
 8003a38:	460b      	mov	r3, r1
 8003a3a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	68db      	ldr	r3, [r3, #12]
 8003a44:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003a4c:	78fb      	ldrb	r3, [r7, #3]
 8003a4e:	2b01      	cmp	r3, #1
 8003a50:	d115      	bne.n	8003a7e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	68db      	ldr	r3, [r3, #12]
 8003a56:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8003a5e:	2001      	movs	r0, #1
 8003a60:	f7fe f906 	bl	8001c70 <HAL_Delay>
      ms++;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	3301      	adds	r3, #1
 8003a68:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8003a6a:	6878      	ldr	r0, [r7, #4]
 8003a6c:	f000 fa2e 	bl	8003ecc <USB_GetMode>
 8003a70:	4603      	mov	r3, r0
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	d01e      	beq.n	8003ab4 <USB_SetCurrentMode+0x84>
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	2b31      	cmp	r3, #49	; 0x31
 8003a7a:	d9f0      	bls.n	8003a5e <USB_SetCurrentMode+0x2e>
 8003a7c:	e01a      	b.n	8003ab4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8003a7e:	78fb      	ldrb	r3, [r7, #3]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d115      	bne.n	8003ab0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	68db      	ldr	r3, [r3, #12]
 8003a88:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8003a90:	2001      	movs	r0, #1
 8003a92:	f7fe f8ed 	bl	8001c70 <HAL_Delay>
      ms++;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	3301      	adds	r3, #1
 8003a9a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8003a9c:	6878      	ldr	r0, [r7, #4]
 8003a9e:	f000 fa15 	bl	8003ecc <USB_GetMode>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d005      	beq.n	8003ab4 <USB_SetCurrentMode+0x84>
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2b31      	cmp	r3, #49	; 0x31
 8003aac:	d9f0      	bls.n	8003a90 <USB_SetCurrentMode+0x60>
 8003aae:	e001      	b.n	8003ab4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e005      	b.n	8003ac0 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	2b32      	cmp	r3, #50	; 0x32
 8003ab8:	d101      	bne.n	8003abe <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	e000      	b.n	8003ac0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003abe:	2300      	movs	r3, #0
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	3710      	adds	r7, #16
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}

08003ac8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003ac8:	b084      	sub	sp, #16
 8003aca:	b580      	push	{r7, lr}
 8003acc:	b086      	sub	sp, #24
 8003ace:	af00      	add	r7, sp, #0
 8003ad0:	6078      	str	r0, [r7, #4]
 8003ad2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8003ad6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8003ada:	2300      	movs	r3, #0
 8003adc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	613b      	str	r3, [r7, #16]
 8003ae6:	e009      	b.n	8003afc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003ae8:	687a      	ldr	r2, [r7, #4]
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	3340      	adds	r3, #64	; 0x40
 8003aee:	009b      	lsls	r3, r3, #2
 8003af0:	4413      	add	r3, r2
 8003af2:	2200      	movs	r2, #0
 8003af4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	3301      	adds	r3, #1
 8003afa:	613b      	str	r3, [r7, #16]
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	2b0e      	cmp	r3, #14
 8003b00:	d9f2      	bls.n	8003ae8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003b02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d11c      	bne.n	8003b42 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	68fa      	ldr	r2, [r7, #12]
 8003b12:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003b16:	f043 0302 	orr.w	r3, r3, #2
 8003b1a:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b20:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b2c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b38:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	639a      	str	r2, [r3, #56]	; 0x38
 8003b40:	e00b      	b.n	8003b5a <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b46:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b52:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8003b60:	461a      	mov	r2, r3
 8003b62:	2300      	movs	r3, #0
 8003b64:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003b6c:	4619      	mov	r1, r3
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003b74:	461a      	mov	r2, r3
 8003b76:	680b      	ldr	r3, [r1, #0]
 8003b78:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003b7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	d10c      	bne.n	8003b9a <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8003b80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d104      	bne.n	8003b90 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8003b86:	2100      	movs	r1, #0
 8003b88:	6878      	ldr	r0, [r7, #4]
 8003b8a:	f000 f965 	bl	8003e58 <USB_SetDevSpeed>
 8003b8e:	e008      	b.n	8003ba2 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8003b90:	2101      	movs	r1, #1
 8003b92:	6878      	ldr	r0, [r7, #4]
 8003b94:	f000 f960 	bl	8003e58 <USB_SetDevSpeed>
 8003b98:	e003      	b.n	8003ba2 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8003b9a:	2103      	movs	r1, #3
 8003b9c:	6878      	ldr	r0, [r7, #4]
 8003b9e:	f000 f95b 	bl	8003e58 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003ba2:	2110      	movs	r1, #16
 8003ba4:	6878      	ldr	r0, [r7, #4]
 8003ba6:	f000 f8f3 	bl	8003d90 <USB_FlushTxFifo>
 8003baa:	4603      	mov	r3, r0
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d001      	beq.n	8003bb4 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003bb4:	6878      	ldr	r0, [r7, #4]
 8003bb6:	f000 f91f 	bl	8003df8 <USB_FlushRxFifo>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d001      	beq.n	8003bc4 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003bca:	461a      	mov	r2, r3
 8003bcc:	2300      	movs	r3, #0
 8003bce:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003bd6:	461a      	mov	r2, r3
 8003bd8:	2300      	movs	r3, #0
 8003bda:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003be2:	461a      	mov	r2, r3
 8003be4:	2300      	movs	r3, #0
 8003be6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003be8:	2300      	movs	r3, #0
 8003bea:	613b      	str	r3, [r7, #16]
 8003bec:	e043      	b.n	8003c76 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003bee:	693b      	ldr	r3, [r7, #16]
 8003bf0:	015a      	lsls	r2, r3, #5
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	4413      	add	r3, r2
 8003bf6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003c00:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003c04:	d118      	bne.n	8003c38 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d10a      	bne.n	8003c22 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003c0c:	693b      	ldr	r3, [r7, #16]
 8003c0e:	015a      	lsls	r2, r3, #5
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	4413      	add	r3, r2
 8003c14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c18:	461a      	mov	r2, r3
 8003c1a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003c1e:	6013      	str	r3, [r2, #0]
 8003c20:	e013      	b.n	8003c4a <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	015a      	lsls	r2, r3, #5
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	4413      	add	r3, r2
 8003c2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c2e:	461a      	mov	r2, r3
 8003c30:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003c34:	6013      	str	r3, [r2, #0]
 8003c36:	e008      	b.n	8003c4a <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8003c38:	693b      	ldr	r3, [r7, #16]
 8003c3a:	015a      	lsls	r2, r3, #5
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	4413      	add	r3, r2
 8003c40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c44:	461a      	mov	r2, r3
 8003c46:	2300      	movs	r3, #0
 8003c48:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003c4a:	693b      	ldr	r3, [r7, #16]
 8003c4c:	015a      	lsls	r2, r3, #5
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	4413      	add	r3, r2
 8003c52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c56:	461a      	mov	r2, r3
 8003c58:	2300      	movs	r3, #0
 8003c5a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003c5c:	693b      	ldr	r3, [r7, #16]
 8003c5e:	015a      	lsls	r2, r3, #5
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	4413      	add	r3, r2
 8003c64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c68:	461a      	mov	r2, r3
 8003c6a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003c6e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003c70:	693b      	ldr	r3, [r7, #16]
 8003c72:	3301      	adds	r3, #1
 8003c74:	613b      	str	r3, [r7, #16]
 8003c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c78:	693a      	ldr	r2, [r7, #16]
 8003c7a:	429a      	cmp	r2, r3
 8003c7c:	d3b7      	bcc.n	8003bee <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003c7e:	2300      	movs	r3, #0
 8003c80:	613b      	str	r3, [r7, #16]
 8003c82:	e043      	b.n	8003d0c <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003c84:	693b      	ldr	r3, [r7, #16]
 8003c86:	015a      	lsls	r2, r3, #5
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	4413      	add	r3, r2
 8003c8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003c96:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003c9a:	d118      	bne.n	8003cce <USB_DevInit+0x206>
    {
      if (i == 0U)
 8003c9c:	693b      	ldr	r3, [r7, #16]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d10a      	bne.n	8003cb8 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	015a      	lsls	r2, r3, #5
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	4413      	add	r3, r2
 8003caa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003cae:	461a      	mov	r2, r3
 8003cb0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003cb4:	6013      	str	r3, [r2, #0]
 8003cb6:	e013      	b.n	8003ce0 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003cb8:	693b      	ldr	r3, [r7, #16]
 8003cba:	015a      	lsls	r2, r3, #5
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	4413      	add	r3, r2
 8003cc0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003cc4:	461a      	mov	r2, r3
 8003cc6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003cca:	6013      	str	r3, [r2, #0]
 8003ccc:	e008      	b.n	8003ce0 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003cce:	693b      	ldr	r3, [r7, #16]
 8003cd0:	015a      	lsls	r2, r3, #5
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	4413      	add	r3, r2
 8003cd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003cda:	461a      	mov	r2, r3
 8003cdc:	2300      	movs	r3, #0
 8003cde:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	015a      	lsls	r2, r3, #5
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	4413      	add	r3, r2
 8003ce8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003cec:	461a      	mov	r2, r3
 8003cee:	2300      	movs	r3, #0
 8003cf0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	015a      	lsls	r2, r3, #5
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	4413      	add	r3, r2
 8003cfa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003cfe:	461a      	mov	r2, r3
 8003d00:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003d04:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	3301      	adds	r3, #1
 8003d0a:	613b      	str	r3, [r7, #16]
 8003d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d0e:	693a      	ldr	r2, [r7, #16]
 8003d10:	429a      	cmp	r2, r3
 8003d12:	d3b7      	bcc.n	8003c84 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d1a:	691b      	ldr	r3, [r3, #16]
 8003d1c:	68fa      	ldr	r2, [r7, #12]
 8003d1e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003d22:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003d26:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8003d34:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8003d36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d105      	bne.n	8003d48 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	699b      	ldr	r3, [r3, #24]
 8003d40:	f043 0210 	orr.w	r2, r3, #16
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	699a      	ldr	r2, [r3, #24]
 8003d4c:	4b0f      	ldr	r3, [pc, #60]	; (8003d8c <USB_DevInit+0x2c4>)
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	687a      	ldr	r2, [r7, #4]
 8003d52:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8003d54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d005      	beq.n	8003d66 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	699b      	ldr	r3, [r3, #24]
 8003d5e:	f043 0208 	orr.w	r2, r3, #8
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8003d66:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d68:	2b01      	cmp	r3, #1
 8003d6a:	d107      	bne.n	8003d7c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	699b      	ldr	r3, [r3, #24]
 8003d70:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003d74:	f043 0304 	orr.w	r3, r3, #4
 8003d78:	687a      	ldr	r2, [r7, #4]
 8003d7a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8003d7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3718      	adds	r7, #24
 8003d82:	46bd      	mov	sp, r7
 8003d84:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003d88:	b004      	add	sp, #16
 8003d8a:	4770      	bx	lr
 8003d8c:	803c3800 	.word	0x803c3800

08003d90 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8003d90:	b480      	push	{r7}
 8003d92:	b085      	sub	sp, #20
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
 8003d98:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	3301      	adds	r3, #1
 8003da2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	4a13      	ldr	r2, [pc, #76]	; (8003df4 <USB_FlushTxFifo+0x64>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d901      	bls.n	8003db0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8003dac:	2303      	movs	r3, #3
 8003dae:	e01b      	b.n	8003de8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	691b      	ldr	r3, [r3, #16]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	daf2      	bge.n	8003d9e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8003db8:	2300      	movs	r3, #0
 8003dba:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	019b      	lsls	r3, r3, #6
 8003dc0:	f043 0220 	orr.w	r2, r3, #32
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	3301      	adds	r3, #1
 8003dcc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	4a08      	ldr	r2, [pc, #32]	; (8003df4 <USB_FlushTxFifo+0x64>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d901      	bls.n	8003dda <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8003dd6:	2303      	movs	r3, #3
 8003dd8:	e006      	b.n	8003de8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	691b      	ldr	r3, [r3, #16]
 8003dde:	f003 0320 	and.w	r3, r3, #32
 8003de2:	2b20      	cmp	r3, #32
 8003de4:	d0f0      	beq.n	8003dc8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8003de6:	2300      	movs	r3, #0
}
 8003de8:	4618      	mov	r0, r3
 8003dea:	3714      	adds	r7, #20
 8003dec:	46bd      	mov	sp, r7
 8003dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df2:	4770      	bx	lr
 8003df4:	00030d40 	.word	0x00030d40

08003df8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b085      	sub	sp, #20
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003e00:	2300      	movs	r3, #0
 8003e02:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	3301      	adds	r3, #1
 8003e08:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	4a11      	ldr	r2, [pc, #68]	; (8003e54 <USB_FlushRxFifo+0x5c>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d901      	bls.n	8003e16 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8003e12:	2303      	movs	r3, #3
 8003e14:	e018      	b.n	8003e48 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	691b      	ldr	r3, [r3, #16]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	daf2      	bge.n	8003e04 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2210      	movs	r2, #16
 8003e26:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	3301      	adds	r3, #1
 8003e2c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	4a08      	ldr	r2, [pc, #32]	; (8003e54 <USB_FlushRxFifo+0x5c>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d901      	bls.n	8003e3a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8003e36:	2303      	movs	r3, #3
 8003e38:	e006      	b.n	8003e48 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	691b      	ldr	r3, [r3, #16]
 8003e3e:	f003 0310 	and.w	r3, r3, #16
 8003e42:	2b10      	cmp	r3, #16
 8003e44:	d0f0      	beq.n	8003e28 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8003e46:	2300      	movs	r3, #0
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	3714      	adds	r7, #20
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e52:	4770      	bx	lr
 8003e54:	00030d40 	.word	0x00030d40

08003e58 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b085      	sub	sp, #20
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
 8003e60:	460b      	mov	r3, r1
 8003e62:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e6e:	681a      	ldr	r2, [r3, #0]
 8003e70:	78fb      	ldrb	r3, [r7, #3]
 8003e72:	68f9      	ldr	r1, [r7, #12]
 8003e74:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003e78:	4313      	orrs	r3, r2
 8003e7a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8003e7c:	2300      	movs	r3, #0
}
 8003e7e:	4618      	mov	r0, r3
 8003e80:	3714      	adds	r7, #20
 8003e82:	46bd      	mov	sp, r7
 8003e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e88:	4770      	bx	lr

08003e8a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8003e8a:	b480      	push	{r7}
 8003e8c:	b085      	sub	sp, #20
 8003e8e:	af00      	add	r7, sp, #0
 8003e90:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	68fa      	ldr	r2, [r7, #12]
 8003ea0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8003ea4:	f023 0303 	bic.w	r3, r3, #3
 8003ea8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	68fa      	ldr	r2, [r7, #12]
 8003eb4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003eb8:	f043 0302 	orr.w	r3, r3, #2
 8003ebc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8003ebe:	2300      	movs	r3, #0
}
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	3714      	adds	r7, #20
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eca:	4770      	bx	lr

08003ecc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b083      	sub	sp, #12
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	695b      	ldr	r3, [r3, #20]
 8003ed8:	f003 0301 	and.w	r3, r3, #1
}
 8003edc:	4618      	mov	r0, r3
 8003ede:	370c      	adds	r7, #12
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee6:	4770      	bx	lr

08003ee8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b085      	sub	sp, #20
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	3301      	adds	r3, #1
 8003ef8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	4a13      	ldr	r2, [pc, #76]	; (8003f4c <USB_CoreReset+0x64>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d901      	bls.n	8003f06 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8003f02:	2303      	movs	r3, #3
 8003f04:	e01b      	b.n	8003f3e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	691b      	ldr	r3, [r3, #16]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	daf2      	bge.n	8003ef4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8003f0e:	2300      	movs	r3, #0
 8003f10:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	691b      	ldr	r3, [r3, #16]
 8003f16:	f043 0201 	orr.w	r2, r3, #1
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	3301      	adds	r3, #1
 8003f22:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	4a09      	ldr	r2, [pc, #36]	; (8003f4c <USB_CoreReset+0x64>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d901      	bls.n	8003f30 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8003f2c:	2303      	movs	r3, #3
 8003f2e:	e006      	b.n	8003f3e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	691b      	ldr	r3, [r3, #16]
 8003f34:	f003 0301 	and.w	r3, r3, #1
 8003f38:	2b01      	cmp	r3, #1
 8003f3a:	d0f0      	beq.n	8003f1e <USB_CoreReset+0x36>

  return HAL_OK;
 8003f3c:	2300      	movs	r3, #0
}
 8003f3e:	4618      	mov	r0, r3
 8003f40:	3714      	adds	r7, #20
 8003f42:	46bd      	mov	sp, r7
 8003f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f48:	4770      	bx	lr
 8003f4a:	bf00      	nop
 8003f4c:	00030d40 	.word	0x00030d40

08003f50 <__libc_init_array>:
 8003f50:	b570      	push	{r4, r5, r6, lr}
 8003f52:	4d0d      	ldr	r5, [pc, #52]	; (8003f88 <__libc_init_array+0x38>)
 8003f54:	4c0d      	ldr	r4, [pc, #52]	; (8003f8c <__libc_init_array+0x3c>)
 8003f56:	1b64      	subs	r4, r4, r5
 8003f58:	10a4      	asrs	r4, r4, #2
 8003f5a:	2600      	movs	r6, #0
 8003f5c:	42a6      	cmp	r6, r4
 8003f5e:	d109      	bne.n	8003f74 <__libc_init_array+0x24>
 8003f60:	4d0b      	ldr	r5, [pc, #44]	; (8003f90 <__libc_init_array+0x40>)
 8003f62:	4c0c      	ldr	r4, [pc, #48]	; (8003f94 <__libc_init_array+0x44>)
 8003f64:	f000 f820 	bl	8003fa8 <_init>
 8003f68:	1b64      	subs	r4, r4, r5
 8003f6a:	10a4      	asrs	r4, r4, #2
 8003f6c:	2600      	movs	r6, #0
 8003f6e:	42a6      	cmp	r6, r4
 8003f70:	d105      	bne.n	8003f7e <__libc_init_array+0x2e>
 8003f72:	bd70      	pop	{r4, r5, r6, pc}
 8003f74:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f78:	4798      	blx	r3
 8003f7a:	3601      	adds	r6, #1
 8003f7c:	e7ee      	b.n	8003f5c <__libc_init_array+0xc>
 8003f7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f82:	4798      	blx	r3
 8003f84:	3601      	adds	r6, #1
 8003f86:	e7f2      	b.n	8003f6e <__libc_init_array+0x1e>
 8003f88:	080040c0 	.word	0x080040c0
 8003f8c:	080040c0 	.word	0x080040c0
 8003f90:	080040c0 	.word	0x080040c0
 8003f94:	080040c4 	.word	0x080040c4

08003f98 <memset>:
 8003f98:	4402      	add	r2, r0
 8003f9a:	4603      	mov	r3, r0
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d100      	bne.n	8003fa2 <memset+0xa>
 8003fa0:	4770      	bx	lr
 8003fa2:	f803 1b01 	strb.w	r1, [r3], #1
 8003fa6:	e7f9      	b.n	8003f9c <memset+0x4>

08003fa8 <_init>:
 8003fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003faa:	bf00      	nop
 8003fac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003fae:	bc08      	pop	{r3}
 8003fb0:	469e      	mov	lr, r3
 8003fb2:	4770      	bx	lr

08003fb4 <_fini>:
 8003fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fb6:	bf00      	nop
 8003fb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003fba:	bc08      	pop	{r3}
 8003fbc:	469e      	mov	lr, r3
 8003fbe:	4770      	bx	lr
