## Mips_single_cycle_verilog
A simple implement Mips processer in verilog

#factorial
<div style="text-align:center;">
    <img src="https://github.com/dreamakerChao/Mips_single_cycle_verilog/blob/main/test_result_pic/factorial_test_wave.png" alt="Factorial Test Wave" />
</div>

<div style="text-align:center;">
    <img src="https://github.com/dreamakerChao/Mips_single_cycle_verilog/blob/main/test_result_pic/factorial_test_inst_mem.png" alt="Factorial Test Instruction Memory" />
</div>

<div style="text-align:center;">
    <img src="https://github.com/dreamakerChao/Mips_single_cycle_verilog/blob/main/test_result_pic/factorial_test_regarray.png" alt="Factorial Test Register Array" />
</div>

<div style="text-align:center;">
    <img src="https://github.com/dreamakerChao/Mips_single_cycle_verilog/blob/main/test_result_pic/factorial_test_data_mem.png" alt="Factorial Test Data Memory" />
</div>


#Hello world 
<div style="text-align:center; display:inline-block; margin-right:20px;">
    <img src="https://github.com/dreamakerChao/Mips_single_cycle_verilog/blob/main/test_result_pic/helloworld_test_wave.png" alt="Hello World Test Wave" />
</div>

<div style="text-align:center; display:inline-block; margin-right:20px;">
    <img src="https://github.com/dreamakerChao/Mips_single_cycle_verilog/blob/main/test_result_pic/helloworld_inst_mem.png" alt="Hello World Test Instruction Memory" />
</div>

<div style="text-align:center; display:inline-block; margin-right:20px;">
    <img src="https://github.com/dreamakerChao/Mips_single_cycle_verilog/blob/main/test_result_pic/hello_world_test_regarray.png" alt="Hello World Test Register Array" />
</div>

<div style="text-align:center; display:inline-block; margin-right:20px;">
    <img src="https://github.com/dreamakerChao/Mips_single_cycle_verilog/blob/main/test_result_pic/hello_world_test_data_mem1.png" alt="Hello World Test Data Memory 1" />
</div>

<div style="text-align:center; display:inline-block; margin-right:20px;">
    <img src="https://github.com/dreamakerChao/Mips_single_cycle_verilog/blob/main/test_result_pic/hello_world_test_data_mem2.png" alt="Hello World Test Data Memory 2" />
</div>


