INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/AXIvideo2Mat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIvideo2Mat
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/Block_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/fifo_w8_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w8_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w8_d2_A
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/fifo_w10_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w10_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w10_d2_A
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/fifo_w11_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w11_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w11_d2_A
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/get_grads_opr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_grads_opr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/get_grads_opr_linbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_grads_opr_linbkb_ram
INFO: [VRFC 10-311] analyzing module get_grads_opr_linbkb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/get_grads_opr_lincud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_grads_opr_lincud_ram
INFO: [VRFC 10-311] analyzing module get_grads_opr_lincud
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/img_get_grads_am_eOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_get_grads_am_eOg_DSP48_0
INFO: [VRFC 10-311] analyzing module img_get_grads_am_eOg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/Mat2AXIvideo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat2AXIvideo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/start_for_get_grafYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_get_grafYi_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_get_grafYi
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/start_for_Mat2AXIg8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Mat2AXIg8j_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Mat2AXIg8j
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/img_get_grads.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_get_grads
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/ip/img_get_grads_0/sim/img_get_grads_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_get_grads_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/ip/maxtri7x7_shift_0/maxtri7x7_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxtri7x7_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/ip/maxtri7x7_shift_0/sim/maxtri7x7_shift_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxtri7x7_shift_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/ip/video_caputure_0/video_caputure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_caputure
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/ip/video_caputure_0/sim/video_caputure_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_caputure_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
