// Seed: 3845565875
module module_0 (
    output wand id_0,
    output wire id_1,
    input supply0 id_2,
    input tri0 id_3,
    input tri0 id_4,
    input wire id_5
    , id_11,
    output wor id_6,
    output uwire id_7,
    input uwire id_8
    , id_12, id_13,
    output wand id_9
);
  wire id_14;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input wand id_2,
    output supply0 id_3
);
  assign id_1 = -1;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_2,
      id_2,
      id_0,
      id_1,
      id_1,
      id_2,
      id_3
  );
  assign id_3 = 1 & 1;
  if (-1 - 1) begin : LABEL_0
    assign id_1 = id_2;
  end else begin : LABEL_1
    wire id_5;
  end
  wire  id_6;
  logic id_7;
  ;
endmodule
