
*** Running vivado
    with args -log Top_module.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Top_module.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_module.tcl -notrace
Command: link_design -top Top_module -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/jotad/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/PROJECT_24_02_2019.runs/impl_1/.Xil/Vivado-11990-jotad/clk_wiz_0/clk_wiz_0.dcp' for cell 'wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jotad/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/Modulos_en_uso/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'your_instance_name'
INFO: [Project 1-454] Reading design checkpoint '/home/jotad/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/PROJECT_24_02_2019.runs/impl_1/.Xil/Vivado-11990-jotad/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'pixel_reader_uno/blk_frame'
INFO: [Netlist 29-17] Analyzing 635 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, wiz_0/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/jotad/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/Modulos_en_uso/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'wiz_0/inst'
Finished Parsing XDC File [/home/jotad/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/Modulos_en_uso/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'wiz_0/inst'
Parsing XDC File [/home/jotad/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/Modulos_en_uso/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/jotad/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/Modulos_en_uso/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/jotad/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/Modulos_en_uso/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2272.406 ; gain = 530.523 ; free physical = 6587 ; free virtual = 41940
Finished Parsing XDC File [/home/jotad/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/Modulos_en_uso/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'wiz_0/inst'
Parsing XDC File [/home/jotad/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/PROJECT_24_02_2019.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'memory_handler_inst/ddr2/u_mig_7series_0'
Finished Parsing XDC File [/home/jotad/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/PROJECT_24_02_2019.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'memory_handler_inst/ddr2/u_mig_7series_0'
Parsing XDC File [/home/jotad/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/Modulos_en_uso/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'your_instance_name/U0'
Finished Parsing XDC File [/home/jotad/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/Modulos_en_uso/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'your_instance_name/U0'
Parsing XDC File [/home/jotad/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/Modulos_en_uso/constraint/Nexys4DDR_Master92.xdc]
Finished Parsing XDC File [/home/jotad/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/Modulos_en_uso/constraint/Nexys4DDR_Master92.xdc]
Parsing XDC File [/home/jotad/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/Modulos_en_uso/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'your_instance_name/U0'
Finished Parsing XDC File [/home/jotad/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/Modulos_en_uso/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'your_instance_name/U0'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'your_instance_name/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'your_instance_name/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'your_instance_name/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'your_instance_name/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'your_instance_name/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'your_instance_name/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'your_instance_name/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'your_instance_name/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'your_instance_name/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'your_instance_name/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'your_instance_name/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'your_instance_name/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2300.406 ; gain = 0.000 ; free physical = 6578 ; free virtual = 41930
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 123 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 104 instances

12 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2300.406 ; gain = 903.410 ; free physical = 6578 ; free virtual = 41930
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2348.430 ; gain = 48.023 ; free physical = 6575 ; free virtual = 41928

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10d2d1f26

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2348.430 ; gain = 0.000 ; free physical = 6569 ; free virtual = 41921

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1dabe6c38

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2350.422 ; gain = 0.000 ; free physical = 6502 ; free virtual = 41855
INFO: [Opt 31-389] Phase Retarget created 32 cells and removed 65 cells
INFO: [Opt 31-1021] In phase Retarget, 23 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 166e257c0

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2350.422 ; gain = 0.000 ; free physical = 6503 ; free virtual = 41855
INFO: [Opt 31-389] Phase Constant propagation created 3 cells and removed 78 cells
INFO: [Opt 31-1021] In phase Constant propagation, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: fd02ad65

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2350.422 ; gain = 0.000 ; free physical = 6502 ; free virtual = 41855
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 231 cells
INFO: [Opt 31-1021] In phase Sweep, 9 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG memory_handler_inst/ddr2/u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out_BUFG_inst to drive 0 load(s) on clock net memory_handler_inst/ddr2/u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out_BUFG
INFO: [Opt 31-194] Inserted BUFG wiz_0/inst/clk_out1_clk_wiz_0_BUFG_inst to drive 0 load(s) on clock net wiz_0/inst/clk_out1_clk_wiz_0_BUFG
INFO: [Opt 31-194] Inserted BUFG wiz_0/inst/clk_out2_clk_wiz_0_BUFG_inst to drive 0 load(s) on clock net wiz_0/inst/clk_out2_clk_wiz_0_BUFG
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 193 load(s) on clock net clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 4 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: fda7ce88

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2350.422 ; gain = 0.000 ; free physical = 6502 ; free virtual = 41855
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: fdfd71cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2350.422 ; gain = 0.000 ; free physical = 6499 ; free virtual = 41853
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f85cf842

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2350.422 ; gain = 0.000 ; free physical = 6500 ; free virtual = 41854
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              32  |              65  |                                             23  |
|  Constant propagation         |               3  |              78  |                                              4  |
|  Sweep                        |               0  |             231  |                                              9  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2350.422 ; gain = 0.000 ; free physical = 6500 ; free virtual = 41854
Ending Logic Optimization Task | Checksum: 168e906aa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2350.422 ; gain = 0.000 ; free physical = 6500 ; free virtual = 41854

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.258 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 133 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 282 newly gated: 12 Total Ports: 266
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 149baa961

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2899.254 ; gain = 0.000 ; free physical = 6383 ; free virtual = 41751
Ending Power Optimization Task | Checksum: 149baa961

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2899.254 ; gain = 548.832 ; free physical = 6402 ; free virtual = 41770

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-194] Inserted BUFG wiz_0/inst/clk_out2_clk_wiz_0_BUFG_inst to drive 0 load(s) on clock net wiz_0/inst/clk_out2_clk_wiz_0_BUFG
INFO: [Opt 31-194] Inserted BUFG wiz_0/inst/clk_out1_clk_wiz_0_BUFG_inst to drive 0 load(s) on clock net wiz_0/inst/clk_out1_clk_wiz_0_BUFG
INFO: [Opt 31-194] Inserted BUFG memory_handler_inst/ddr2/u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out_BUFG_inst to drive 0 load(s) on clock net memory_handler_inst/ddr2/u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out_BUFG
INFO: [Opt 31-193] Inserted 3 BUFG(s) on clock nets
Ending Logic Optimization Task | Checksum: 141d06482

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2899.254 ; gain = 0.000 ; free physical = 6404 ; free virtual = 41774
Ending Final Cleanup Task | Checksum: 141d06482

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2899.254 ; gain = 0.000 ; free physical = 6404 ; free virtual = 41774

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2899.254 ; gain = 0.000 ; free physical = 6404 ; free virtual = 41774
Ending Netlist Obfuscation Task | Checksum: 141d06482

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2899.254 ; gain = 0.000 ; free physical = 6404 ; free virtual = 41774
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2899.254 ; gain = 598.848 ; free physical = 6404 ; free virtual = 41774
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2899.254 ; gain = 0.000 ; free physical = 6404 ; free virtual = 41774
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2899.254 ; gain = 0.000 ; free physical = 6399 ; free virtual = 41771
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2899.254 ; gain = 0.000 ; free physical = 6399 ; free virtual = 41772
INFO: [Common 17-1381] The checkpoint '/home/jotad/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/PROJECT_24_02_2019.runs/impl_1/Top_module_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_module_drc_opted.rpt -pb Top_module_drc_opted.pb -rpx Top_module_drc_opted.rpx
Command: report_drc -file Top_module_drc_opted.rpt -pb Top_module_drc_opted.pb -rpx Top_module_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jotad/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/PROJECT_24_02_2019.runs/impl_1/Top_module_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6407 ; free virtual = 41777
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f5bbb1dd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6407 ; free virtual = 41777
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6407 ; free virtual = 41777

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1094c726c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6385 ; free virtual = 41766

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13e7a0921

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6366 ; free virtual = 41748

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13e7a0921

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6366 ; free virtual = 41748
Phase 1 Placer Initialization | Checksum: 13e7a0921

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6366 ; free virtual = 41748

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14986d51a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6352 ; free virtual = 41737

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6308 ; free virtual = 41696

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 144b14845

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6298 ; free virtual = 41696
Phase 2 Global Placement | Checksum: 125097f7e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6297 ; free virtual = 41696

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 125097f7e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6297 ; free virtual = 41696

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15e799a0c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6286 ; free virtual = 41688

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11f1a81d5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6286 ; free virtual = 41688

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c63b2241

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6285 ; free virtual = 41687

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 171de369d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6275 ; free virtual = 41674

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 148aadab5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6276 ; free virtual = 41674

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1cb8e278f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6276 ; free virtual = 41674
Phase 3 Detail Placement | Checksum: 1cb8e278f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6276 ; free virtual = 41674

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14dc18476

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 14dc18476

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6289 ; free virtual = 41688
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.579. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 197e3c817

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6289 ; free virtual = 41688
Phase 4.1 Post Commit Optimization | Checksum: 197e3c817

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6287 ; free virtual = 41687

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 197e3c817

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6284 ; free virtual = 41684

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 197e3c817

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6284 ; free virtual = 41685

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6284 ; free virtual = 41685
Phase 4.4 Final Placement Cleanup | Checksum: 13b64c7fe

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6284 ; free virtual = 41685
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13b64c7fe

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6284 ; free virtual = 41685
Ending Placer Task | Checksum: e45a57d5

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6299 ; free virtual = 41700
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:16 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6299 ; free virtual = 41700
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6299 ; free virtual = 41700
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6292 ; free virtual = 41699
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6279 ; free virtual = 41697
INFO: [Common 17-1381] The checkpoint '/home/jotad/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/PROJECT_24_02_2019.runs/impl_1/Top_module_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Top_module_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6293 ; free virtual = 41699
INFO: [runtcl-4] Executing : report_utilization -file Top_module_utilization_placed.rpt -pb Top_module_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Top_module_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6299 ; free virtual = 41705
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs
Checksum: PlaceDB: ab2148cd ConstDB: 0 ShapeSum: 39390f08 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d877394c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6132 ; free virtual = 41551
Post Restoration Checksum: NetGraph: d436fee9 NumContArr: 4403a63 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d877394c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6098 ; free virtual = 41517

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d877394c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6074 ; free virtual = 41494

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d877394c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6074 ; free virtual = 41493
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: cd514f47

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6043 ; free virtual = 41467
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.666  | TNS=0.000  | WHS=-2.498 | THS=-253.358|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 16ae46006

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6043 ; free virtual = 41466
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.666  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: f6f3e890

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6042 ; free virtual = 41466
Phase 2 Router Initialization | Checksum: e1a53d00

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6042 ; free virtual = 41466

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f9347ca8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6038 ; free virtual = 41462

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1289
 Number of Nodes with overlaps = 297
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.156  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1667dbad1

Time (s): cpu = 00:01:46 ; elapsed = 00:00:58 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6080 ; free virtual = 41521

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.779  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 241ef0a3b

Time (s): cpu = 00:02:27 ; elapsed = 00:01:37 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6001 ; free virtual = 41462
Phase 4 Rip-up And Reroute | Checksum: 241ef0a3b

Time (s): cpu = 00:02:27 ; elapsed = 00:01:37 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6001 ; free virtual = 41462

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 241ef0a3b

Time (s): cpu = 00:02:27 ; elapsed = 00:01:37 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 5999 ; free virtual = 41460

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 241ef0a3b

Time (s): cpu = 00:02:27 ; elapsed = 00:01:37 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6000 ; free virtual = 41461
Phase 5 Delay and Skew Optimization | Checksum: 241ef0a3b

Time (s): cpu = 00:02:27 ; elapsed = 00:01:37 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6001 ; free virtual = 41462

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d1d04a1c

Time (s): cpu = 00:02:27 ; elapsed = 00:01:38 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6001 ; free virtual = 41462
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.779  | TNS=0.000  | WHS=-0.807 | THS=-3.246 |

Phase 6.1 Hold Fix Iter | Checksum: 23a74cc2c

Time (s): cpu = 00:02:28 ; elapsed = 00:01:38 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 5990 ; free virtual = 41451
Phase 6 Post Hold Fix | Checksum: 25af4a88a

Time (s): cpu = 00:02:28 ; elapsed = 00:01:38 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 5989 ; free virtual = 41450

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.7041 %
  Global Horizontal Routing Utilization  = 2.89486 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1aaee137d

Time (s): cpu = 00:02:28 ; elapsed = 00:01:38 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 5989 ; free virtual = 41450

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1aaee137d

Time (s): cpu = 00:02:28 ; elapsed = 00:01:38 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 5989 ; free virtual = 41450

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f800004f

Time (s): cpu = 00:02:28 ; elapsed = 00:01:38 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 5987 ; free virtual = 41448

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 149d1b5bb

Time (s): cpu = 00:02:29 ; elapsed = 00:01:39 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 5987 ; free virtual = 41448
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.779  | TNS=0.000  | WHS=0.055  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 149d1b5bb

Time (s): cpu = 00:02:29 ; elapsed = 00:01:39 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 5987 ; free virtual = 41448
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:29 ; elapsed = 00:01:39 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6033 ; free virtual = 41494

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:31 ; elapsed = 00:01:39 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6033 ; free virtual = 41494
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6033 ; free virtual = 41494
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6029 ; free virtual = 41495
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 6011 ; free virtual = 41494
INFO: [Common 17-1381] The checkpoint '/home/jotad/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/PROJECT_24_02_2019.runs/impl_1/Top_module_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_module_drc_routed.rpt -pb Top_module_drc_routed.pb -rpx Top_module_drc_routed.rpx
Command: report_drc -file Top_module_drc_routed.rpt -pb Top_module_drc_routed.pb -rpx Top_module_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jotad/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/PROJECT_24_02_2019.runs/impl_1/Top_module_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Top_module_methodology_drc_routed.rpt -pb Top_module_methodology_drc_routed.pb -rpx Top_module_methodology_drc_routed.rpx
Command: report_methodology -file Top_module_methodology_drc_routed.rpt -pb Top_module_methodology_drc_routed.pb -rpx Top_module_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 6 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/jotad/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/PROJECT_24_02_2019.runs/impl_1/Top_module_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Top_module_power_routed.rpt -pb Top_module_power_summary_routed.pb -rpx Top_module_power_routed.rpx
Command: report_power -file Top_module_power_routed.rpt -pb Top_module_power_summary_routed.pb -rpx Top_module_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
106 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Top_module_route_status.rpt -pb Top_module_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Top_module_timing_summary_routed.rpt -pb Top_module_timing_summary_routed.pb -rpx Top_module_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Top_module_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Top_module_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Top_module_bus_skew_routed.rpt -pb Top_module_bus_skew_routed.pb -rpx Top_module_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
Command: write_bitstream -force Top_module.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal memory_handler_inst/ddr2/u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out on the memory_handler_inst/ddr2/u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3 pin of memory_handler_inst/ddr2/u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC RTSTAT-10] No routable loads: 1 net(s) have no routable loads. The problem bus(es) and/or net(s) are your_instance_name/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 6 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Top_module.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
125 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3086.820 ; gain = 115.559 ; free physical = 5876 ; free virtual = 41351
INFO: [Common 17-206] Exiting Vivado at Sun Mar 24 11:49:45 2019...
