git clone --depth 1 --no-tags https://github.com/sthd/RISC-V-accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/668367789
git clone --depth 1 --no-tags https://github.com/boga-vidhath/Adders.git f:/verilog_sva_gh_scraper/data/full_repos/666897452
git clone --depth 1 --no-tags https://github.com/RISCY-Lib/uvm_utils.git f:/verilog_sva_gh_scraper/data/full_repos/663256249
git clone --depth 1 --no-tags https://github.com/JasonDhand/FPGA_Geometry_Dash.git f:/verilog_sva_gh_scraper/data/full_repos/663306468
git clone --depth 1 --no-tags https://github.com/odenj/100-days-of-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/673202858
git clone --depth 1 --no-tags https://github.com/HirunaVishwamith/UART_with_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/675171937
git clone --depth 1 --no-tags https://github.com/Leeo1912/FFT_single_module_test.git f:/verilog_sva_gh_scraper/data/full_repos/675546692
git clone --depth 1 --no-tags https://github.com/LYWalker/RTL-Exercises-Public.git f:/verilog_sva_gh_scraper/data/full_repos/681200417
git clone --depth 1 --no-tags https://github.com/Shivaprasadm02/bridge-topology.git f:/verilog_sva_gh_scraper/data/full_repos/681109566
git clone --depth 1 --no-tags https://github.com/pgurve22/Synchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/681727540
git clone --depth 1 --no-tags https://github.com/lucaslimacodes/RISC-V-PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/677540972
git clone --depth 1 --no-tags https://github.com/zmij/bldc-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/673315773
git clone --depth 1 --no-tags https://github.com/laxmankumar3283/Single-Port-Ram-desgin.git f:/verilog_sva_gh_scraper/data/full_repos/674223709
git clone --depth 1 --no-tags https://github.com/noorelabyad/ALU-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/675306195
git clone --depth 1 --no-tags https://github.com/VipulNeharwal/MIPS32BIT.git f:/verilog_sva_gh_scraper/data/full_repos/683129261
git clone --depth 1 --no-tags https://github.com/amitind6325/MIPS_Project.git f:/verilog_sva_gh_scraper/data/full_repos/682905390
git clone --depth 1 --no-tags https://github.com/mahamdeh0/Verilog_Repeated_Addition_Method.git f:/verilog_sva_gh_scraper/data/full_repos/681742729
git clone --depth 1 --no-tags https://github.com/dungnguyen2610/gcd.git f:/verilog_sva_gh_scraper/data/full_repos/681578743
git clone --depth 1 --no-tags https://github.com/cheran96/code.git f:/verilog_sva_gh_scraper/data/full_repos/681264398
git clone --depth 1 --no-tags https://github.com/Ishaananish/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/682037767
git clone --depth 1 --no-tags https://github.com/Anand2919/VERILOGCODE.git f:/verilog_sva_gh_scraper/data/full_repos/683795854
git clone --depth 1 --no-tags https://github.com/hiimkimchi/Verilog-HDL-Lectures.git f:/verilog_sva_gh_scraper/data/full_repos/684874434
git clone --depth 1 --no-tags https://github.com/Kholoud-Ebrahim/Bitwise.git f:/verilog_sva_gh_scraper/data/full_repos/684329955
git clone --depth 1 --no-tags https://github.com/osamaalshu/HighRISC.git f:/verilog_sva_gh_scraper/data/full_repos/679069950
git clone --depth 1 --no-tags https://github.com/humayunsiraj123/SPI_core.git f:/verilog_sva_gh_scraper/data/full_repos/681337655
git clone --depth 1 --no-tags https://github.com/0TulipRose0/DSP_Gold_codes.git f:/verilog_sva_gh_scraper/data/full_repos/669544815
git clone --depth 1 --no-tags https://github.com/trong420/some-documents.git f:/verilog_sva_gh_scraper/data/full_repos/679764496
git clone --depth 1 --no-tags https://github.com/michellavezzo/clock_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/681645328
git clone --depth 1 --no-tags https://github.com/hoangann23/Computer_architecture_project.git f:/verilog_sva_gh_scraper/data/full_repos/669485039
git clone --depth 1 --no-tags https://github.com/mohamedelshafie/verifying-counter-using-UVM.git f:/verilog_sva_gh_scraper/data/full_repos/674635263
git clone --depth 1 --no-tags https://github.com/sharathk227/SPI.git f:/verilog_sva_gh_scraper/data/full_repos/675793137
git clone --depth 1 --no-tags https://github.com/IgorJoaquimn/2022-Logical-Minimization.git f:/verilog_sva_gh_scraper/data/full_repos/675449213
git clone --depth 1 --no-tags https://github.com/apriya-ram/FIFO_SV_CODE.git f:/verilog_sva_gh_scraper/data/full_repos/676809348
git clone --depth 1 --no-tags https://github.com/tms4517/Cummings_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/663886269
git clone --depth 1 --no-tags https://github.com/warrebe/Coverage-SV-Design.git f:/verilog_sva_gh_scraper/data/full_repos/659410949
git clone --depth 1 --no-tags https://github.com/prankurverma/apb_uvm.git f:/verilog_sva_gh_scraper/data/full_repos/665696156
git clone --depth 1 --no-tags https://github.com/SamuelCripps/traffic_light_control.git f:/verilog_sva_gh_scraper/data/full_repos/665028391
git clone --depth 1 --no-tags https://github.com/benjamintaitapa/booth_mult.git f:/verilog_sva_gh_scraper/data/full_repos/666917149
git clone --depth 1 --no-tags https://github.com/HUAIJIE0314/RV32I-RISC-V-Single-Cycle-CPU-with-no-delay-SRAM_V1.git f:/verilog_sva_gh_scraper/data/full_repos/668346616
git clone --depth 1 --no-tags https://github.com/Vishwesh11/Basic_RISC_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/667501692
git clone --depth 1 --no-tags https://github.com/mary-k99/debouncer.git f:/verilog_sva_gh_scraper/data/full_repos/671032082
git clone --depth 1 --no-tags https://github.com/xwhic/xjy.git f:/verilog_sva_gh_scraper/data/full_repos/670462240
git clone --depth 1 --no-tags https://github.com/CyrilleLeGuerrier/DV_Analyst_Diploma_by_S.HOSNY.git f:/verilog_sva_gh_scraper/data/full_repos/671259275
git clone --depth 1 --no-tags https://github.com/venkata-p2498/test.git f:/verilog_sva_gh_scraper/data/full_repos/659626917
git clone --depth 1 --no-tags https://github.com/UWAros/easy_rte_IEC61499.git f:/verilog_sva_gh_scraper/data/full_repos/659481815
git clone --depth 1 --no-tags https://github.com/irisalmeida/loac.git f:/verilog_sva_gh_scraper/data/full_repos/662106666
git clone --depth 1 --no-tags https://github.com/Aperture-Electronic/MorphologyFilterIP.git f:/verilog_sva_gh_scraper/data/full_repos/661265802
git clone --depth 1 --no-tags https://github.com/AtomicAnindya/pipelinedprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/663656002
git clone --depth 1 --no-tags https://github.com/Love-Tolstoy/verilator_test.git f:/verilog_sva_gh_scraper/data/full_repos/667327586
git clone --depth 1 --no-tags https://github.com/NardenSobhy/ALU_design.git f:/verilog_sva_gh_scraper/data/full_repos/669544966
git clone --depth 1 --no-tags https://github.com/aqweszxcd/HammingCode_SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/678758264
git clone --depth 1 --no-tags https://github.com/vasantharaju1124/vasantharaju1124.git f:/verilog_sva_gh_scraper/data/full_repos/659040686
git clone --depth 1 --no-tags https://github.com/CristianGorceac/Practica_AMD.git f:/verilog_sva_gh_scraper/data/full_repos/658891228
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/LFSR-using-SV-Day-081-.git f:/verilog_sva_gh_scraper/data/full_repos/660312699
git clone --depth 1 --no-tags https://github.com/ironmanna/xohw23-Hardware-and-Software-Optimization-for-regular-expression.git f:/verilog_sva_gh_scraper/data/full_repos/660266083
git clone --depth 1 --no-tags https://github.com/scalable-arch/interfaces.git f:/verilog_sva_gh_scraper/data/full_repos/679627804
git clone --depth 1 --no-tags https://github.com/alok2802/Axi-Bus-Protocol-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/679849750
git clone --depth 1 --no-tags https://github.com/alok2802/UART-Communication-protocol-verification.git f:/verilog_sva_gh_scraper/data/full_repos/679859873
git clone --depth 1 --no-tags https://github.com/dree02/8-bit_processor.git f:/verilog_sva_gh_scraper/data/full_repos/677026343
git clone --depth 1 --no-tags https://github.com/nvchuyen/Verification_of_UART.git f:/verilog_sva_gh_scraper/data/full_repos/679067672
git clone --depth 1 --no-tags https://github.com/ErickCR12/ebarrantes_digital_design_lab_2023.git f:/verilog_sva_gh_scraper/data/full_repos/679779423
git clone --depth 1 --no-tags https://github.com/Oscar-FZ/Verificacion.git f:/verilog_sva_gh_scraper/data/full_repos/681412459
git clone --depth 1 --no-tags https://github.com/onkarsm22/Automatic-Washing-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/683021244
git clone --depth 1 --no-tags https://github.com/EzzAddinKukhun/SPI.git f:/verilog_sva_gh_scraper/data/full_repos/681297505
git clone --depth 1 --no-tags https://github.com/Nikoleta918/Verilog_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/683078442
git clone --depth 1 --no-tags https://github.com/KaetaXpog/tinvrv2.git f:/verilog_sva_gh_scraper/data/full_repos/681620902
git clone --depth 1 --no-tags https://github.com/kosmalex/AHB_implemetation.git f:/verilog_sva_gh_scraper/data/full_repos/681673016
git clone --depth 1 --no-tags https://github.com/thinhngo11/Beyond-SystemVerilog-Classes.git f:/verilog_sva_gh_scraper/data/full_repos/681810464
git clone --depth 1 --no-tags https://github.com/Jorge-Padilla/RISC-V_Arqui.git f:/verilog_sva_gh_scraper/data/full_repos/683228124
git clone --depth 1 --no-tags https://github.com/edsonpjr/IH.git f:/verilog_sva_gh_scraper/data/full_repos/684809256
git clone --depth 1 --no-tags https://github.com/minhcuong1994/100dayrtl.git f:/verilog_sva_gh_scraper/data/full_repos/677281552
git clone --depth 1 --no-tags https://github.com/helcsnewsxd/Arquitectura-del-Computador.git f:/verilog_sva_gh_scraper/data/full_repos/679688376
git clone --depth 1 --no-tags https://github.com/teodor961/async_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/683732162
git clone --depth 1 --no-tags https://github.com/ADolbyB/vlsi-spice-pcbs.git f:/verilog_sva_gh_scraper/data/full_repos/683117981
git clone --depth 1 --no-tags https://github.com/AleksandarLilic/AES-256_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/675367342
git clone --depth 1 --no-tags https://github.com/LuisPeMoraRod/lmorales_computer_architecture_1_2023_s2.git f:/verilog_sva_gh_scraper/data/full_repos/679494258
git clone --depth 1 --no-tags https://github.com/youcan-jpn/RV32I-single-cycle.git f:/verilog_sva_gh_scraper/data/full_repos/670123073
git clone --depth 1 --no-tags https://github.com/rakshitharnayak/plans.git f:/verilog_sva_gh_scraper/data/full_repos/672833786
git clone --depth 1 --no-tags https://github.com/Brianhhhhhh/Ping-Pong-Game.git f:/verilog_sva_gh_scraper/data/full_repos/662965992
git clone --depth 1 --no-tags https://github.com/BharamuSK/Data_Shared_Rep.git f:/verilog_sva_gh_scraper/data/full_repos/663431115
git clone --depth 1 --no-tags https://github.com/Mohd-Adib-Khan/8-Bit-Barrel-Shifter.git f:/verilog_sva_gh_scraper/data/full_repos/671862442
git clone --depth 1 --no-tags https://github.com/SabrinaBruni28/Caminho_de_Dados.git f:/verilog_sva_gh_scraper/data/full_repos/670781432
git clone --depth 1 --no-tags https://github.com/Rajviii-1107/APB-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/670916445
git clone --depth 1 --no-tags https://github.com/maxhenderson42/sv_module_lib.git f:/verilog_sva_gh_scraper/data/full_repos/670952922
git clone --depth 1 --no-tags https://github.com/emilyyeh123/ALU_Comparator_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/670835004
git clone --depth 1 --no-tags https://github.com/MahikaGodbole/I2Cprotocol.git f:/verilog_sva_gh_scraper/data/full_repos/674867536
git clone --depth 1 --no-tags https://github.com/AlejandroAnguiano/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/673958296
git clone --depth 1 --no-tags https://github.com/chaihanlin/SV.git f:/verilog_sva_gh_scraper/data/full_repos/667215523
git clone --depth 1 --no-tags https://github.com/amanShuklaEC012/IntelATMController.git f:/verilog_sva_gh_scraper/data/full_repos/666416998
git clone --depth 1 --no-tags https://github.com/leonfdo/Carry_Ripple_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/666602257
git clone --depth 1 --no-tags https://github.com/ryan-gits/fpga-lenet5.git f:/verilog_sva_gh_scraper/data/full_repos/666085864
git clone --depth 1 --no-tags https://github.com/prerna-sarkar/RTL_Design.git f:/verilog_sva_gh_scraper/data/full_repos/660680591
git clone --depth 1 --no-tags https://github.com/moliverth/arm_single_extended.git f:/verilog_sva_gh_scraper/data/full_repos/660404674
git clone --depth 1 --no-tags https://github.com/bsc-pm-ompss-at-fpga/ompss-manager-src.git f:/verilog_sva_gh_scraper/data/full_repos/659828923
git clone --depth 1 --no-tags https://github.com/alfonso-chacon-rodriguez/curso_sv_ucu.git f:/verilog_sva_gh_scraper/data/full_repos/659434359
git clone --depth 1 --no-tags https://github.com/alok2802/SPI-Communication-protocol-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/679864388
git clone --depth 1 --no-tags https://github.com/OlegPM/alu_uvm.git f:/verilog_sva_gh_scraper/data/full_repos/685080632
git clone --depth 1 --no-tags https://github.com/moechaker/APB_RAM_Test_Bench.git f:/verilog_sva_gh_scraper/data/full_repos/677865258
git clone --depth 1 --no-tags https://github.com/humayunsiraj123/RISC_V_pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/677844997
git clone --depth 1 --no-tags https://github.com/edanuff/tn9k_hdmi_demo.git f:/verilog_sva_gh_scraper/data/full_repos/678139339
