// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_HH_
#define _dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0 : public sc_module {
    // Port declarations 12
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<32> > data_V_read;
    sc_out< sc_lv<16> > ap_return_0;
    sc_out< sc_lv<16> > ap_return_1;
    sc_out< sc_lv<16> > ap_return_2;
    sc_out< sc_lv<16> > ap_return_3;
    sc_out< sc_lv<16> > ap_return_4;
    sc_out< sc_lv<16> > ap_return_5;
    sc_out< sc_lv<16> > ap_return_6;
    sc_out< sc_lv<16> > ap_return_7;
    sc_in< sc_logic > ap_ce;


    // Module declarations
    dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0(sc_module_name name);
    SC_HAS_PROCESS(dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0);

    ~dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<16> > tmp_fu_1058_p1;
    sc_signal< sc_lv<16> > tmp_reg_1500;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<16> > tmp_3_reg_1506;
    sc_signal< sc_lv<16> > tmp_33_0_1_reg_1511;
    sc_signal< sc_lv<13> > tmp_s_reg_1516;
    sc_signal< sc_lv<16> > tmp_33_0_3_reg_1521;
    sc_signal< sc_lv<15> > tmp_21_reg_1526;
    sc_signal< sc_lv<14> > tmp_27_reg_1531;
    sc_signal< sc_lv<16> > tmp_33_0_6_reg_1536;
    sc_signal< sc_lv<16> > tmp_2_fu_1155_p4;
    sc_signal< sc_lv<16> > tmp_2_reg_1541;
    sc_signal< sc_lv<16> > tmp_33_1_1_reg_1549;
    sc_signal< sc_lv<16> > tmp_33_1_2_reg_1554;
    sc_signal< sc_lv<16> > tmp_33_1_3_reg_1559;
    sc_signal< sc_lv<16> > tmp_33_1_4_reg_1564;
    sc_signal< sc_lv<16> > tmp_33_1_6_reg_1569;
    sc_signal< sc_lv<16> > tmp_33_1_7_reg_1574;
    sc_signal< sc_lv<16> > r_V_10_0_6_fu_118_p1;
    sc_signal< sc_lv<26> > r_V_cast_fu_1077_p1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<16> > r_V_s_fu_119_p1;
    sc_signal< sc_lv<16> > r_V_10_0_4_fu_120_p1;
    sc_signal< sc_lv<16> > r_V_10_1_3_fu_121_p1;
    sc_signal< sc_lv<26> > r_V_1_cast_fu_1165_p1;
    sc_signal< sc_lv<16> > r_V_10_1_6_fu_122_p1;
    sc_signal< sc_lv<16> > r_V_10_1_1_fu_124_p1;
    sc_signal< sc_lv<16> > r_V_10_1_7_fu_125_p1;
    sc_signal< sc_lv<16> > r_V_10_0_1_fu_126_p1;
    sc_signal< sc_lv<16> > r_V_10_1_2_fu_127_p1;
    sc_signal< sc_lv<16> > r_V_10_0_2_fu_130_p1;
    sc_signal< sc_lv<16> > r_V_10_0_3_fu_131_p1;
    sc_signal< sc_lv<16> > r_V_10_0_5_fu_132_p1;
    sc_signal< sc_lv<16> > r_V_10_1_4_fu_133_p1;
    sc_signal< sc_lv<26> > r_V_s_fu_119_p2;
    sc_signal< sc_lv<26> > r_V_10_0_1_fu_126_p2;
    sc_signal< sc_lv<23> > r_V_10_0_2_fu_130_p2;
    sc_signal< sc_lv<26> > r_V_10_0_3_fu_131_p2;
    sc_signal< sc_lv<25> > r_V_10_0_4_fu_120_p2;
    sc_signal< sc_lv<24> > r_V_10_0_5_fu_132_p2;
    sc_signal< sc_lv<26> > r_V_10_0_6_fu_118_p2;
    sc_signal< sc_lv<26> > r_V_10_1_1_fu_124_p2;
    sc_signal< sc_lv<26> > r_V_10_1_2_fu_127_p2;
    sc_signal< sc_lv<26> > r_V_10_1_3_fu_121_p2;
    sc_signal< sc_lv<26> > r_V_10_1_4_fu_133_p2;
    sc_signal< sc_lv<26> > r_V_10_1_6_fu_122_p2;
    sc_signal< sc_lv<26> > r_V_10_1_7_fu_125_p2;
    sc_signal< sc_lv<24> > p_shl5_fu_1251_p3;
    sc_signal< sc_lv<26> > p_shl5_cast_fu_1258_p1;
    sc_signal< sc_lv<26> > p_shl3_fu_1244_p3;
    sc_signal< sc_lv<26> > r_V_10_0_7_fu_1262_p2;
    sc_signal< sc_lv<19> > p_shl2_fu_1281_p3;
    sc_signal< sc_lv<20> > r_V_1_cast3_fu_1278_p1;
    sc_signal< sc_lv<20> > p_shl2_cast_fu_1288_p1;
    sc_signal< sc_lv<20> > r_V_10_1_fu_1292_p2;
    sc_signal< sc_lv<10> > tmp_28_fu_1298_p4;
    sc_signal< sc_lv<21> > p_shl_fu_1312_p3;
    sc_signal< sc_lv<18> > p_shl1_fu_1323_p3;
    sc_signal< sc_lv<22> > p_shl1_cast_fu_1330_p1;
    sc_signal< sc_lv<22> > p_shl_cast_fu_1319_p1;
    sc_signal< sc_lv<22> > r_V_10_1_5_fu_1334_p2;
    sc_signal< sc_lv<12> > tmp_29_fu_1340_p4;
    sc_signal< sc_lv<11> > tmp_35_cast_fu_1308_p1;
    sc_signal< sc_lv<11> > tmp6_fu_1354_p2;
    sc_signal< sc_lv<16> > tmp6_cast_fu_1360_p1;
    sc_signal< sc_lv<16> > tmp7_fu_1369_p2;
    sc_signal< sc_lv<16> > tmp_20_fu_1235_p1;
    sc_signal< sc_lv<16> > tmp8_fu_1379_p2;
    sc_signal< sc_lv<16> > tmp9_fu_1390_p2;
    sc_signal< sc_lv<16> > tmp_22_fu_1238_p1;
    sc_signal< sc_lv<16> > tmp10_fu_1400_p2;
    sc_signal< sc_lv<13> > tmp_39_cast_fu_1350_p1;
    sc_signal< sc_lv<13> > tmp11_fu_1411_p2;
    sc_signal< sc_lv<15> > tmp_30_cast_fu_1241_p1;
    sc_signal< sc_lv<15> > tmp11_cast_fu_1417_p1;
    sc_signal< sc_lv<15> > acc_5_V_fu_1421_p2;
    sc_signal< sc_lv<16> > tmp12_fu_1431_p2;
    sc_signal< sc_lv<16> > tmp_33_0_7_fu_1268_p4;
    sc_signal< sc_lv<16> > tmp13_fu_1441_p2;
    sc_signal< sc_lv<16> > res_0_V_write_assign_fu_1364_p2;
    sc_signal< sc_lv<16> > acc_1_V_fu_1374_p2;
    sc_signal< sc_lv<16> > acc_2_V_fu_1384_p2;
    sc_signal< sc_lv<16> > acc_3_V_fu_1395_p2;
    sc_signal< sc_lv<16> > acc_4_V_fu_1405_p2;
    sc_signal< sc_lv<16> > acc_5_V_cast_fu_1427_p1;
    sc_signal< sc_lv<16> > acc_6_V_fu_1436_p2;
    sc_signal< sc_lv<16> > acc_7_V_fu_1446_p2;
    sc_signal< sc_logic > ap_ce_reg;
    sc_signal< sc_lv<16> > ap_return_0_int_reg;
    sc_signal< sc_lv<16> > ap_return_1_int_reg;
    sc_signal< sc_lv<16> > ap_return_2_int_reg;
    sc_signal< sc_lv<16> > ap_return_3_int_reg;
    sc_signal< sc_lv<16> > ap_return_4_int_reg;
    sc_signal< sc_lv<16> > ap_return_5_int_reg;
    sc_signal< sc_lv<16> > ap_return_6_int_reg;
    sc_signal< sc_lv<16> > ap_return_7_int_reg;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<26> ap_const_lv26_126;
    static const sc_lv<26> ap_const_lv26_3FFFD4A;
    static const sc_lv<25> ap_const_lv25_1FFFF5F;
    static const sc_lv<26> ap_const_lv26_194;
    static const sc_lv<26> ap_const_lv26_49C;
    static const sc_lv<26> ap_const_lv26_3FFFE2E;
    static const sc_lv<26> ap_const_lv26_3FFFEBE;
    static const sc_lv<26> ap_const_lv26_319;
    static const sc_lv<26> ap_const_lv26_3FFFB56;
    static const sc_lv<23> ap_const_lv23_7FFFDA;
    static const sc_lv<26> ap_const_lv26_3FFFCBE;
    static const sc_lv<24> ap_const_lv24_7A;
    static const sc_lv<26> ap_const_lv26_3FFFDAD;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<11> ap_const_lv11_7BB;
    static const sc_lv<16> ap_const_lv16_FFB5;
    static const sc_lv<16> ap_const_lv16_17B;
    static const sc_lv<16> ap_const_lv16_A0;
    static const sc_lv<16> ap_const_lv16_FFF0;
    static const sc_lv<13> ap_const_lv13_1FBB;
    static const sc_lv<16> ap_const_lv16_42D;
    static const sc_lv<16> ap_const_lv16_FF7A;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_acc_1_V_fu_1374_p2();
    void thread_acc_2_V_fu_1384_p2();
    void thread_acc_3_V_fu_1395_p2();
    void thread_acc_4_V_fu_1405_p2();
    void thread_acc_5_V_cast_fu_1427_p1();
    void thread_acc_5_V_fu_1421_p2();
    void thread_acc_6_V_fu_1436_p2();
    void thread_acc_7_V_fu_1446_p2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_ap_return_5();
    void thread_ap_return_6();
    void thread_ap_return_7();
    void thread_p_shl1_cast_fu_1330_p1();
    void thread_p_shl1_fu_1323_p3();
    void thread_p_shl2_cast_fu_1288_p1();
    void thread_p_shl2_fu_1281_p3();
    void thread_p_shl3_fu_1244_p3();
    void thread_p_shl5_cast_fu_1258_p1();
    void thread_p_shl5_fu_1251_p3();
    void thread_p_shl_cast_fu_1319_p1();
    void thread_p_shl_fu_1312_p3();
    void thread_r_V_10_0_1_fu_126_p1();
    void thread_r_V_10_0_1_fu_126_p2();
    void thread_r_V_10_0_2_fu_130_p1();
    void thread_r_V_10_0_2_fu_130_p2();
    void thread_r_V_10_0_3_fu_131_p1();
    void thread_r_V_10_0_3_fu_131_p2();
    void thread_r_V_10_0_4_fu_120_p1();
    void thread_r_V_10_0_4_fu_120_p2();
    void thread_r_V_10_0_5_fu_132_p1();
    void thread_r_V_10_0_5_fu_132_p2();
    void thread_r_V_10_0_6_fu_118_p1();
    void thread_r_V_10_0_6_fu_118_p2();
    void thread_r_V_10_0_7_fu_1262_p2();
    void thread_r_V_10_1_1_fu_124_p1();
    void thread_r_V_10_1_1_fu_124_p2();
    void thread_r_V_10_1_2_fu_127_p1();
    void thread_r_V_10_1_2_fu_127_p2();
    void thread_r_V_10_1_3_fu_121_p1();
    void thread_r_V_10_1_3_fu_121_p2();
    void thread_r_V_10_1_4_fu_133_p1();
    void thread_r_V_10_1_4_fu_133_p2();
    void thread_r_V_10_1_5_fu_1334_p2();
    void thread_r_V_10_1_6_fu_122_p1();
    void thread_r_V_10_1_6_fu_122_p2();
    void thread_r_V_10_1_7_fu_125_p1();
    void thread_r_V_10_1_7_fu_125_p2();
    void thread_r_V_10_1_fu_1292_p2();
    void thread_r_V_1_cast3_fu_1278_p1();
    void thread_r_V_1_cast_fu_1165_p1();
    void thread_r_V_cast_fu_1077_p1();
    void thread_r_V_s_fu_119_p1();
    void thread_r_V_s_fu_119_p2();
    void thread_res_0_V_write_assign_fu_1364_p2();
    void thread_tmp10_fu_1400_p2();
    void thread_tmp11_cast_fu_1417_p1();
    void thread_tmp11_fu_1411_p2();
    void thread_tmp12_fu_1431_p2();
    void thread_tmp13_fu_1441_p2();
    void thread_tmp6_cast_fu_1360_p1();
    void thread_tmp6_fu_1354_p2();
    void thread_tmp7_fu_1369_p2();
    void thread_tmp8_fu_1379_p2();
    void thread_tmp9_fu_1390_p2();
    void thread_tmp_20_fu_1235_p1();
    void thread_tmp_22_fu_1238_p1();
    void thread_tmp_28_fu_1298_p4();
    void thread_tmp_29_fu_1340_p4();
    void thread_tmp_2_fu_1155_p4();
    void thread_tmp_30_cast_fu_1241_p1();
    void thread_tmp_33_0_7_fu_1268_p4();
    void thread_tmp_35_cast_fu_1308_p1();
    void thread_tmp_39_cast_fu_1350_p1();
    void thread_tmp_fu_1058_p1();
};

}

using namespace ap_rtl;

#endif
