

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_124_7'
================================================================
* Date:           Mon May 13 18:48:03 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.458 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  72.000 ns|  72.000 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_124_7  |        7|        7|         3|          1|          1|     6|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_6 = alloca i32 1"   --->   Operation 6 'alloca' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i_6"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body228"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = load i4 %i_6" [receiver.cpp:124]   --->   Operation 9 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.73ns)   --->   "%icmp_ln124 = icmp_ult  i4 %i, i4 12" [receiver.cpp:124]   --->   Operation 11 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %icmp_ln124, void %for.body270.preheader.exitStub, void %for.body228.split" [receiver.cpp:124]   --->   Operation 12 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_6_cast68 = zext i4 %i" [receiver.cpp:124]   --->   Operation 13 'zext' 'i_6_cast68' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%or_ln125 = or i4 %i, i4 1" [receiver.cpp:125]   --->   Operation 14 'or' 'or_ln125' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i4 %or_ln125" [receiver.cpp:125]   --->   Operation 15 'zext' 'zext_ln125' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%filt_3_I_addr = getelementptr i18 %filt_3_I, i64 0, i64 %i_6_cast68" [receiver.cpp:125]   --->   Operation 16 'getelementptr' 'filt_3_I_addr' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%filt_3_I_load = load i4 %filt_3_I_addr" [receiver.cpp:125]   --->   Operation 17 'load' 'filt_3_I_load' <Predicate = (icmp_ln124)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%filt_3_I_addr_1 = getelementptr i18 %filt_3_I, i64 0, i64 %zext_ln125" [receiver.cpp:125]   --->   Operation 18 'getelementptr' 'filt_3_I_addr_1' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.32ns)   --->   "%filt_3_I_load_1 = load i4 %filt_3_I_addr_1" [receiver.cpp:125]   --->   Operation 19 'load' 'filt_3_I_load_1' <Predicate = (icmp_ln124)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %i, i32 1, i32 3" [receiver.cpp:125]   --->   Operation 20 'partselect' 'lshr_ln6' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%filt_3_Q_addr = getelementptr i18 %filt_3_Q, i64 0, i64 %i_6_cast68" [receiver.cpp:126]   --->   Operation 21 'getelementptr' 'filt_3_Q_addr' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (2.32ns)   --->   "%filt_3_Q_load = load i4 %filt_3_Q_addr" [receiver.cpp:126]   --->   Operation 22 'load' 'filt_3_Q_load' <Predicate = (icmp_ln124)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%filt_3_Q_addr_1 = getelementptr i18 %filt_3_Q, i64 0, i64 %zext_ln125" [receiver.cpp:126]   --->   Operation 23 'getelementptr' 'filt_3_Q_addr_1' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%filt_3_Q_load_1 = load i4 %filt_3_Q_addr_1" [receiver.cpp:126]   --->   Operation 24 'load' 'filt_3_Q_load_1' <Predicate = (icmp_ln124)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 25 [1/1] (1.73ns)   --->   "%add_ln124 = add i4 %i, i4 2" [receiver.cpp:124]   --->   Operation 25 'add' 'add_ln124' <Predicate = (icmp_ln124)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln124 = store i4 %add_ln124, i4 %i_6" [receiver.cpp:124]   --->   Operation 26 'store' 'store_ln124' <Predicate = (icmp_ln124)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.45>
ST_2 : Operation 27 [1/2] (2.32ns)   --->   "%filt_3_I_load = load i4 %filt_3_I_addr" [receiver.cpp:125]   --->   Operation 27 'load' 'filt_3_I_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 28 [1/2] (2.32ns)   --->   "%filt_3_I_load_1 = load i4 %filt_3_I_addr_1" [receiver.cpp:125]   --->   Operation 28 'load' 'filt_3_I_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 29 [1/1] (2.13ns)   --->   "%add_ln125 = add i18 %filt_3_I_load_1, i18 %filt_3_I_load" [receiver.cpp:125]   --->   Operation 29 'add' 'add_ln125' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/2] (2.32ns)   --->   "%filt_3_Q_load = load i4 %filt_3_Q_addr" [receiver.cpp:126]   --->   Operation 30 'load' 'filt_3_Q_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 31 [1/2] (2.32ns)   --->   "%filt_3_Q_load_1 = load i4 %filt_3_Q_addr_1" [receiver.cpp:126]   --->   Operation 31 'load' 'filt_3_Q_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 32 [1/1] (2.13ns)   --->   "%add_ln126 = add i18 %filt_3_Q_load_1, i18 %filt_3_Q_load" [receiver.cpp:126]   --->   Operation 32 'add' 'add_ln126' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (!icmp_ln124)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln124 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [receiver.cpp:124]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [receiver.cpp:124]   --->   Operation 34 'specloopname' 'specloopname_ln124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln125_1 = zext i3 %lshr_ln6" [receiver.cpp:125]   --->   Operation 35 'zext' 'zext_ln125_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%filt_4_I_addr_1 = getelementptr i18 %filt_4_I, i64 0, i64 %zext_ln125_1" [receiver.cpp:125]   --->   Operation 36 'getelementptr' 'filt_4_I_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.32ns)   --->   "%store_ln125 = store i18 %add_ln125, i3 %filt_4_I_addr_1" [receiver.cpp:125]   --->   Operation 37 'store' 'store_ln125' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%filt_4_Q_addr_1 = getelementptr i18 %filt_4_Q, i64 0, i64 %zext_ln125_1" [receiver.cpp:126]   --->   Operation 38 'getelementptr' 'filt_4_Q_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (2.32ns)   --->   "%store_ln126 = store i18 %add_ln126, i3 %filt_4_Q_addr_1" [receiver.cpp:126]   --->   Operation 39 'store' 'store_ln126' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln124 = br void %for.body228" [receiver.cpp:124]   --->   Operation 40 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 3.323ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0.000 ns)
	'load' operation ('i', receiver.cpp:124) on local variable 'i' [9]  (0.000 ns)
	'add' operation ('add_ln124', receiver.cpp:124) [35]  (1.735 ns)
	'store' operation ('store_ln124', receiver.cpp:124) of variable 'add_ln124', receiver.cpp:124 on local variable 'i' [36]  (1.588 ns)

 <State 2>: 4.458ns
The critical path consists of the following:
	'load' operation ('filt_3_I_load', receiver.cpp:125) on array 'filt_3_I' [20]  (2.322 ns)
	'add' operation ('add_ln125', receiver.cpp:125) [23]  (2.136 ns)

 <State 3>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation ('filt_4_I_addr_1', receiver.cpp:125) [26]  (0.000 ns)
	'store' operation ('store_ln125', receiver.cpp:125) of variable 'add_ln125', receiver.cpp:125 on array 'filt_4_I' [27]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
