#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr 27 09:36:34 2021
# Process ID: 7728
# Current directory: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7520 C:\Users\GAO\Desktop\Computer-Orgnization-ARM-\Project\3.regFile\regFile.xpr
# Log file: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/vivado.log
# Journal file: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1079.555 ; gain = 0.000
set_property top tb_regFile_implementation [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_regFile_implementation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_regFile_implementation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/Board.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Board
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/regfile_Usr_Sys_State.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_User_Sys_State
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sim_1/new/tb_regFile_implementation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_regFile_implementation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sim_1/new/tb_regfile_User_Sys_State.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_regfile_User_Sys_State
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sim_1/new/tb_regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_regFile
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
"xelab -wto 45f87b32ebf94e8e93d27428927444d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_regFile_implementation_behav xil_defaultlib.tb_regFile_implementation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 45f87b32ebf94e8e93d27428927444d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_regFile_implementation_behav xil_defaultlib.tb_regFile_implementation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.tb_regFile_implementation
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_regFile_implementation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_regFile_implementation_behav -key {Behavioral:sim_1:Functional:tb_regFile_implementation} -tclbatch {tb_regFile_implementation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_regFile_implementation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_regFile_implementation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1079.555 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_regFile_implementation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_regFile_implementation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/Board.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Board
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/regfile_Usr_Sys_State.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_User_Sys_State
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sim_1/new/tb_regFile_implementation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_regFile_implementation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sim_1/new/tb_regfile_User_Sys_State.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_regfile_User_Sys_State
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sim_1/new/tb_regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_regFile
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
"xelab -wto 45f87b32ebf94e8e93d27428927444d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_regFile_implementation_behav xil_defaultlib.tb_regFile_implementation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 45f87b32ebf94e8e93d27428927444d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_regFile_implementation_behav xil_defaultlib.tb_regFile_implementation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.tb_regFile_implementation
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_regFile_implementation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_regFile_implementation_behav -key {Behavioral:sim_1:Functional:tb_regFile_implementation} -tclbatch {tb_regFile_implementation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_regFile_implementation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_regFile_implementation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1092.973 ; gain = 9.355
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_regFile_implementation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_regFile_implementation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/Board.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Board
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/regfile_Usr_Sys_State.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_User_Sys_State
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sim_1/new/tb_regFile_implementation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_regFile_implementation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sim_1/new/tb_regfile_User_Sys_State.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_regfile_User_Sys_State
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sim_1/new/tb_regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_regFile
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
"xelab -wto 45f87b32ebf94e8e93d27428927444d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_regFile_implementation_behav xil_defaultlib.tb_regFile_implementation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 45f87b32ebf94e8e93d27428927444d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_regFile_implementation_behav xil_defaultlib.tb_regFile_implementation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.tb_regFile_implementation
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_regFile_implementation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_regFile_implementation_behav -key {Behavioral:sim_1:Functional:tb_regFile_implementation} -tclbatch {tb_regFile_implementation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_regFile_implementation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_regFile_implementation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1107.664 ; gain = 4.031
set_property top tb_regFile [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_regFile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_regFile_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/Board.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Board
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/regfile_Usr_Sys_State.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_User_Sys_State
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sim_1/new/tb_regFile_implementation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_regFile_implementation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sim_1/new/tb_regfile_User_Sys_State.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_regfile_User_Sys_State
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sim_1/new/tb_regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_regFile
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
"xelab -wto 45f87b32ebf94e8e93d27428927444d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_regFile_behav xil_defaultlib.tb_regFile xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 45f87b32ebf94e8e93d27428927444d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_regFile_behav xil_defaultlib.tb_regFile xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.tb_regFile
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_regFile_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_regFile_behav -key {Behavioral:sim_1:Functional:tb_regFile} -tclbatch {tb_regFile.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_regFile.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_regFile_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1201.254 ; gain = 28.273
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_regFile' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_regFile_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/Board.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Board
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/regfile_Usr_Sys_State.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_User_Sys_State
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sim_1/new/tb_regFile_implementation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_regFile_implementation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sim_1/new/tb_regfile_User_Sys_State.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_regfile_User_Sys_State
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sim_1/new/tb_regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_regFile
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
"xelab -wto 45f87b32ebf94e8e93d27428927444d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_regFile_behav xil_defaultlib.tb_regFile xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 45f87b32ebf94e8e93d27428927444d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_regFile_behav xil_defaultlib.tb_regFile xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.tb_regFile
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_regFile_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_regFile_behav -key {Behavioral:sim_1:Functional:tb_regFile} -tclbatch {tb_regFile.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_regFile.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_regFile_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1376.602 ; gain = 0.000
set_property top tb_regFile_implementation [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_regFile_implementation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_regFile_implementation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/Board.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Board
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/regfile_Usr_Sys_State.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_User_Sys_State
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sim_1/new/tb_regFile_implementation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_regFile_implementation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sim_1/new/tb_regfile_User_Sys_State.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_regfile_User_Sys_State
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sim_1/new/tb_regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_regFile
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
"xelab -wto 45f87b32ebf94e8e93d27428927444d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_regFile_implementation_behav xil_defaultlib.tb_regFile_implementation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 45f87b32ebf94e8e93d27428927444d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_regFile_implementation_behav xil_defaultlib.tb_regFile_implementation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.tb_regFile_implementation
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_regFile_implementation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_regFile_implementation_behav -key {Behavioral:sim_1:Functional:tb_regFile_implementation} -tclbatch {tb_regFile_implementation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_regFile_implementation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_regFile_implementation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1376.602 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/synth_1

launch_runs impl_1 -jobs 16
[Tue Apr 27 12:18:34 2021] Launched synth_1...
Run output will be captured here: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/synth_1/runme.log
[Tue Apr 27 12:18:34 2021] Launched impl_1...
Run output will be captured here: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1570.773 ; gain = 0.000
WARNING: [Netlist 29-101] Netlist 'regFile' is not ideal for floorplanning, since the cellview 'regFile' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.219 . Memory (MB): peak = 2245.906 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.219 . Memory (MB): peak = 2245.906 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2245.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2423.750 ; gain = 1047.148
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/synth_1

launch_runs impl_1 -jobs 16
[Tue Apr 27 12:23:11 2021] Launched synth_1...
Run output will be captured here: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/synth_1/runme.log
[Tue Apr 27 12:23:11 2021] Launched impl_1...
Run output will be captured here: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/synth_1

launch_runs impl_1 -jobs 16
[Tue Apr 27 12:25:00 2021] Launched synth_1...
Run output will be captured here: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/synth_1/runme.log
[Tue Apr 27 12:25:00 2021] Launched impl_1...
Run output will be captured here: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2444.539 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'regFile' is not ideal for floorplanning, since the cellview 'regFile' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.250 . Memory (MB): peak = 2444.539 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.250 . Memory (MB): peak = 2444.539 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/synth_1

launch_runs impl_1 -jobs 16
[Tue Apr 27 12:27:40 2021] Launched synth_1...
Run output will be captured here: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/synth_1/runme.log
[Tue Apr 27 12:27:40 2021] Launched impl_1...
Run output will be captured here: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2468.715 ; gain = 0.000
WARNING: [Netlist 29-101] Netlist 'regFile' is not ideal for floorplanning, since the cellview 'regFile' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 2468.715 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 2468.715 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/synth_1

launch_runs impl_1 -jobs 16
[Tue Apr 27 12:30:12 2021] Launched synth_1...
Run output will be captured here: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/synth_1/runme.log
[Tue Apr 27 12:30:12 2021] Launched impl_1...
Run output will be captured here: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/impl_1/runme.log
close [ open C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/regFile_2.v w ]
add_files C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/regFile_2.v
set_property top regFile_2 [current_fileset]
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/synth_1

launch_runs impl_1 -jobs 16
[Tue Apr 27 12:33:57 2021] Launched synth_1...
Run output will be captured here: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/synth_1/runme.log
[Tue Apr 27 12:33:57 2021] Launched impl_1...
Run output will be captured here: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2468.715 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 288 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'regFile_2' is not ideal for floorplanning, since the cellview 'regFile_2' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 2468.715 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 2468.715 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2468.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/synth_1

launch_runs impl_1 -jobs 16
[Tue Apr 27 12:39:55 2021] Launched synth_1...
Run output will be captured here: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/synth_1/runme.log
[Tue Apr 27 12:39:55 2021] Launched impl_1...
Run output will be captured here: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2500.270 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'regFile_2' is not ideal for floorplanning, since the cellview 'regFile_2' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.204 . Memory (MB): peak = 2500.270 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.205 . Memory (MB): peak = 2500.270 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_regFile_implementation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_regFile_implementation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/Board.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Board
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/regfile_Usr_Sys_State.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_User_Sys_State
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/regFile_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sim_1/new/tb_regFile_implementation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_regFile_implementation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sim_1/new/tb_regfile_User_Sys_State.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_regfile_User_Sys_State
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sim_1/new/tb_regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_regFile
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
"xelab -wto 45f87b32ebf94e8e93d27428927444d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_regFile_implementation_behav xil_defaultlib.tb_regFile_implementation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 45f87b32ebf94e8e93d27428927444d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_regFile_implementation_behav xil_defaultlib.tb_regFile_implementation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'err2' on this module [C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sim_1/new/tb_regFile_implementation.v:101]
ERROR: [VRFC 10-3180] cannot find port 'err1' on this module [C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sim_1/new/tb_regFile_implementation.v:100]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_regFile_implementation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_regFile_implementation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/Board.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Board
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/regfile_Usr_Sys_State.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_User_Sys_State
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/regFile_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sim_1/new/tb_regFile_implementation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_regFile_implementation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sim_1/new/tb_regfile_User_Sys_State.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_regfile_User_Sys_State
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sim_1/new/tb_regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_regFile
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
"xelab -wto 45f87b32ebf94e8e93d27428927444d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_regFile_implementation_behav xil_defaultlib.tb_regFile_implementation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 45f87b32ebf94e8e93d27428927444d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_regFile_implementation_behav xil_defaultlib.tb_regFile_implementation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regFile_2
Compiling module xil_defaultlib.tb_regFile_implementation
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_regFile_implementation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_regFile_implementation_behav -key {Behavioral:sim_1:Functional:tb_regFile_implementation} -tclbatch {tb_regFile_implementation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_regFile_implementation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_regFile_implementation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2504.535 ; gain = 4.266
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_regFile_implementation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_regFile_implementation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/Board.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Board
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/regfile_Usr_Sys_State.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_User_Sys_State
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/regFile_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sim_1/new/tb_regFile_implementation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_regFile_implementation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sim_1/new/tb_regfile_User_Sys_State.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_regfile_User_Sys_State
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sim_1/new/tb_regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_regFile
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
"xelab -wto 45f87b32ebf94e8e93d27428927444d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_regFile_implementation_behav xil_defaultlib.tb_regFile_implementation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 45f87b32ebf94e8e93d27428927444d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_regFile_implementation_behav xil_defaultlib.tb_regFile_implementation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regFile_2
Compiling module xil_defaultlib.tb_regFile_implementation
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_regFile_implementation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_regFile_implementation_behav -key {Behavioral:sim_1:Functional:tb_regFile_implementation} -tclbatch {tb_regFile_implementation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_regFile_implementation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_regFile_implementation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2505.742 ; gain = 1.199
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/synth_1

launch_runs impl_1 -jobs 16
[Tue Apr 27 12:48:48 2021] Launched synth_1...
Run output will be captured here: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/synth_1/runme.log
[Tue Apr 27 12:48:48 2021] Launched impl_1...
Run output will be captured here: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2514.371 ; gain = 0.000
WARNING: [Netlist 29-101] Netlist 'regFile_2' is not ideal for floorplanning, since the cellview 'regFile_2' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.214 . Memory (MB): peak = 2514.371 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.215 . Memory (MB): peak = 2514.371 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/synth_1

launch_runs impl_1 -jobs 16
[Tue Apr 27 12:51:31 2021] Launched synth_1...
Run output will be captured here: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/synth_1/runme.log
[Tue Apr 27 12:51:31 2021] Launched impl_1...
Run output will be captured here: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_regFile_implementation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_regFile_implementation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/Board.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Board
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/regfile_Usr_Sys_State.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_User_Sys_State
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/regFile_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sim_1/new/tb_regFile_implementation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_regFile_implementation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sim_1/new/tb_regfile_User_Sys_State.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_regfile_User_Sys_State
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sim_1/new/tb_regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_regFile
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
"xelab -wto 45f87b32ebf94e8e93d27428927444d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_regFile_implementation_behav xil_defaultlib.tb_regFile_implementation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 45f87b32ebf94e8e93d27428927444d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_regFile_implementation_behav xil_defaultlib.tb_regFile_implementation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regFile_2
Compiling module xil_defaultlib.tb_regFile_implementation
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_regFile_implementation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_regFile_implementation_behav -key {Behavioral:sim_1:Functional:tb_regFile_implementation} -tclbatch {tb_regFile_implementation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_regFile_implementation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_regFile_implementation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2514.371 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/synth_1

launch_runs impl_1 -jobs 16
[Tue Apr 27 12:53:07 2021] Launched synth_1...
Run output will be captured here: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/synth_1/runme.log
[Tue Apr 27 12:53:07 2021] Launched impl_1...
Run output will be captured here: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/synth_1

launch_runs impl_1 -jobs 16
[Tue Apr 27 12:55:38 2021] Launched synth_1...
Run output will be captured here: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/synth_1/runme.log
[Tue Apr 27 12:55:38 2021] Launched impl_1...
Run output will be captured here: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2520.832 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'regFile_2' is not ideal for floorplanning, since the cellview 'regFile_2' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.205 . Memory (MB): peak = 2520.832 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.206 . Memory (MB): peak = 2520.832 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/synth_1

launch_runs impl_1 -jobs 16
[Tue Apr 27 12:58:04 2021] Launched synth_1...
Run output will be captured here: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/synth_1/runme.log
[Tue Apr 27 12:58:05 2021] Launched impl_1...
Run output will be captured here: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2528.270 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'regFile_2' is not ideal for floorplanning, since the cellview 'regFile_2' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.202 . Memory (MB): peak = 2528.270 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.202 . Memory (MB): peak = 2528.270 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/synth_1

launch_runs impl_1 -jobs 16
[Tue Apr 27 13:00:45 2021] Launched synth_1...
Run output will be captured here: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/synth_1/runme.log
[Tue Apr 27 13:00:45 2021] Launched impl_1...
Run output will be captured here: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2542.148 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'regFile_2' is not ideal for floorplanning, since the cellview 'regFile_2' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.208 . Memory (MB): peak = 2542.148 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.209 . Memory (MB): peak = 2542.148 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property top regFile [current_fileset]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/synth_1

launch_runs impl_1 -jobs 16
[Tue Apr 27 13:03:46 2021] Launched synth_1...
Run output will be captured here: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/synth_1/runme.log
[Tue Apr 27 13:03:46 2021] Launched impl_1...
Run output will be captured here: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2548.023 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'regFile' is not ideal for floorplanning, since the cellview 'regFile' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.247 . Memory (MB): peak = 2548.023 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.247 . Memory (MB): peak = 2548.023 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/synth_1

launch_runs impl_1 -jobs 16
[Tue Apr 27 13:07:00 2021] Launched synth_1...
Run output will be captured here: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/synth_1/runme.log
[Tue Apr 27 13:07:00 2021] Launched impl_1...
Run output will be captured here: C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2561.863 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'regFile' is not ideal for floorplanning, since the cellview 'regFile' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.250 . Memory (MB): peak = 2561.863 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.250 . Memory (MB): peak = 2561.863 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
