// Seed: 2101293361
module module_0 #(
    parameter id_1 = 32'd54
) ();
  wire _id_1, id_2[id_1 : id_1], id_3, id_4, id_5;
  initial begin : LABEL_0
    $clog2(38);
    ;
  end
  wire id_6, id_7;
  wire id_8;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd46
) (
    input tri id_0,
    output wire id_1,
    input supply1 id_2,
    input uwire id_3,
    input wire id_4,
    input tri _id_5,
    output uwire id_6,
    output supply0 id_7,
    input uwire id_8,
    input wor id_9,
    input tri id_10,
    input tri id_11,
    output tri0 id_12
);
  logic id_14;
  ;
  struct packed {
    logic id_15;
    id_16 id_17;
    logic id_18;
    logic id_19;
    logic id_20;
    logic id_21;
  } id_22;
  ;
  parameter id_23 = 1;
  id_24(
      id_22.id_16
  );
  logic id_25;
  ;
  assign id_22 = id_22.id_18 + -1'b0;
  module_0 modCall_1 ();
  logic id_26;
  ;
  wire [id_5  |  1 'b0 : -1 'b0] id_27;
endmodule
