# do modelsim_shell.do
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 22:50:39 on Mar 20,2024
# vlog -f vlog.f 
# -- Compiling package uvm_pkg (uvm-1.1d Built-in)
# -- Compiling program test
# -- Importing package uvm_pkg (uvm-1.1d Built-in)
# ** Warning: (vlog-8491) ../../user/sim/my_transaction.sv(17): 'new' must be used to assign to a dynamic array; 'new' is not legal with a queue.
# ** Warning: (vlog-8491) ../../user/sim/my_transaction.sv(17): 'new' must be used to assign to a dynamic array; 'new' is not legal with a queue.
# ** Warning: (vlog-8491) ../../user/sim/my_transaction.sv(17): 'new' must be used to assign to a dynamic array; 'new' is not legal with a queue.
# 
# Top level modules:
# 	test
# End time: 22:50:40 on Mar 20,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# vsim -f vsim.f 
# Start time: 22:50:40 on Mar 20,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-8491) ../../user/sim/my_transaction.sv(17): 'new' must be used to assign to a dynamic array; 'new' is not legal with a queue.
# ** Warning: (vopt-8491) ../../user/sim/my_transaction.sv(17): 'new' must be used to assign to a dynamic array; 'new' is not legal with a queue.
# ** Warning: (vopt-8491) ../../user/sim/my_transaction.sv(17): 'new' must be used to assign to a dynamic array; 'new' is not legal with a queue.
# //  ModelSim SE-64 10.7 Dec  7 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.uvm_pkg(fast)
# Loading work.test(fast)
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading D:/Codes/Modelsim/Modelsim_10_7/uvm-1.1d/win64/uvm_dpi.dll
# .list
# configure wave not supported in batch mode
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test my_test...
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# uvm_test_top: (my_test@443) {
#   m_env: (my_env@451) {
#     m_agent: (master_agent@463) {
#       m_drv: (my_driver@595) {
#         rsp_port: (uvm_analysis_port@612) @612 
#         seq_item_port: (uvm_seq_item_pull_port@603) @603 
#       }
#       m_mon: (my_monitor@621) @621 
#       m_seqr: (uvm_sequencer@472) {
#         rsp_export: (uvm_analysis_export@480) @480 
#         seq_item_export: (uvm_seq_item_pull_imp@586) @586 
#         arbitration_queue: - 
#         lock_queue: - 
#         num_last_reqs: 'd1 
#         num_last_rsps: 'd1 
#       }
#     }
#   }
# }
# 
# UVM_INFO ../../user/sim/my_monitor.sv(12) @ 0: uvm_test_top.m_env.m_agent.m_mon [MON_RUN_PHASE] Monitor is running
# UVM_INFO ../../user/sim/my_monitor.sv(12) @ 100: uvm_test_top.m_env.m_agent.m_mon [MON_RUN_PHASE] Monitor is running
# UVM_INFO ../../user/sim/my_driver.sv(22) @ 100: uvm_test_top.m_env.m_agent.m_drv [DRV_RUN_PHASE] --------------------------------------------------------------------------------------------------
# Name                           Type            Size  Value                                        
# --------------------------------------------------------------------------------------------------
# req                            my_transaction  -     @641                                         
#   src_addr                     integral        4     'h3                                          
#   dst_addr                     integral        4     'ha                                          
#   payload                      da(integral)    3     -                                            
#     [0]                        integral        8     'hb8                                         
#     [1]                        integral        8     'h86                                         
#     [2]                        integral        8     'h56                                         
#   begin_time                   time            64    0                                            
#   depth                        int             32    'd2                                          
#   parent sequence (name)       string          11    my_sequence                                  
#   parent sequence (full name)  string          45    uvm_test_top.m_env.m_agent.m_seqr.my_sequence
#   sequencer                    string          33    uvm_test_top.m_env.m_agent.m_seqr            
# --------------------------------------------------------------------------------------------------
# 
# UVM_INFO ../../user/sim/my_monitor.sv(12) @ 200: uvm_test_top.m_env.m_agent.m_mon [MON_RUN_PHASE] Monitor is running
# UVM_INFO ../../user/sim/my_driver.sv(22) @ 200: uvm_test_top.m_env.m_agent.m_drv [DRV_RUN_PHASE] --------------------------------------------------------------------------------------------------
# Name                           Type            Size  Value                                        
# --------------------------------------------------------------------------------------------------
# req                            my_transaction  -     @670                                         
#   src_addr                     integral        4     'hf                                          
#   dst_addr                     integral        4     'h1                                          
#   payload                      da(integral)    4     -                                            
#     [0]                        integral        8     'h2d                                         
#     [1]                        integral        8     'h9e                                         
#     [2]                        integral        8     'h6b                                         
#     [3]                        integral        8     'h86                                         
#   begin_time                   time            64    100                                          
#   depth                        int             32    'd2                                          
#   parent sequence (name)       string          11    my_sequence                                  
#   parent sequence (full name)  string          45    uvm_test_top.m_env.m_agent.m_seqr.my_sequence
#   sequencer                    string          33    uvm_test_top.m_env.m_agent.m_seqr            
# --------------------------------------------------------------------------------------------------
# 
# UVM_INFO ../../user/sim/my_monitor.sv(12) @ 300: uvm_test_top.m_env.m_agent.m_mon [MON_RUN_PHASE] Monitor is running
# UVM_INFO ../../user/sim/my_driver.sv(22) @ 300: uvm_test_top.m_env.m_agent.m_drv [DRV_RUN_PHASE] --------------------------------------------------------------------------------------------------
# Name                           Type            Size  Value                                        
# --------------------------------------------------------------------------------------------------
# req                            my_transaction  -     @674                                         
#   src_addr                     integral        4     'h8                                          
#   dst_addr                     integral        4     'hd                                          
#   payload                      da(integral)    2     -                                            
#     [0]                        integral        8     'h35                                         
#     [1]                        integral        8     'he6                                         
#   begin_time                   time            64    200                                          
#   depth                        int             32    'd2                                          
#   parent sequence (name)       string          11    my_sequence                                  
#   parent sequence (full name)  string          45    uvm_test_top.m_env.m_agent.m_seqr.my_sequence
#   sequencer                    string          33    uvm_test_top.m_env.m_agent.m_seqr            
# --------------------------------------------------------------------------------------------------
# 
# UVM_INFO ../../user/sim/my_monitor.sv(12) @ 400: uvm_test_top.m_env.m_agent.m_mon [MON_RUN_PHASE] Monitor is running
# UVM_INFO D:/Codes/Modelsim/Modelsim_10_7/verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 400: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   11
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [DRV_RUN_PHASE]     3
# [MON_RUN_PHASE]     5
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# ** Note: $finish    : D:/Codes/Modelsim/Modelsim_10_7/verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 400 ns  Iteration: 48  Instance: /test
# End time: 22:50:42 on Mar 20,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 3
