

================================================================
== Synthesis Summary Report of 'mmult_accel'
================================================================
+ General Information: 
    * Date:           Fri Jul  5 10:10:43 2024
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        mmult_accel
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu9p-flga2104-2-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+------+---------+--------+----------+---------+------+----------+---------+----------+------------+------------+-----+
    |               Modules              | Issue|      | Latency | Latency| Iteration|         | Trip |          |         |          |            |            |     |
    |               & Loops              | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP   |     FF     |     LUT    | URAM|
    +------------------------------------+------+------+---------+--------+----------+---------+------+----------+---------+----------+------------+------------+-----+
    |+ mmult_accel                       |     -|  0.00|        -|       -|         -|        -|     -|        no|  3 (~0%)|  13 (~0%)|  3225 (~0%)|  3714 (~0%)|    -|
    | o VITIS_LOOP_22_1_VITIS_LOOP_23_2  |     -|  7.30|        -|       -|         -|        -|     -|        no|        -|         -|           -|           -|    -|
    |  o VITIS_LOOP_26_3                 |     -|  7.30|        -|       -|        14|        -|     -|        no|        -|         -|           -|           -|    -|
    +------------------------------------+------+------+---------+--------+----------+---------+------+----------+---------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface   | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|             |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem0 | READ_ONLY  | 8 -> 8     | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=1            |
| m_axi_gmem1 | READ_ONLY  | 8 -> 8     | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=1            |
| m_axi_gmem2 | WRITE_ONLY | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=1            |
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | a_1      | 0x10   | 32    | W      | Data signal of a                 |                                                                      |
| s_axi_control | a_2      | 0x14   | 32    | W      | Data signal of a                 |                                                                      |
| s_axi_control | b_1      | 0x1c   | 32    | W      | Data signal of b                 |                                                                      |
| s_axi_control | b_2      | 0x20   | 32    | W      | Data signal of b                 |                                                                      |
| s_axi_control | c_1      | 0x28   | 32    | W      | Data signal of c                 |                                                                      |
| s_axi_control | c_2      | 0x2c   | 32    | W      | Data signal of c                 |                                                                      |
| s_axi_control | dim      | 0x34   | 32    | W      | Data signal of dim               |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------------+
| Argument | Direction | Datatype       |
+----------+-----------+----------------+
| a        | in        | unsigned char* |
| b        | in        | unsigned char* |
| c        | out       | unsigned int*  |
| dim      | in        | int            |
+----------+-----------+----------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                       |
+----------+---------------+-----------+----------+-------------------------------+
| a        | m_axi_gmem0   | interface |          | channel=0                     |
| a        | s_axi_control | register  | offset   | name=a_1 offset=0x10 range=32 |
| a        | s_axi_control | register  | offset   | name=a_2 offset=0x14 range=32 |
| b        | m_axi_gmem1   | interface |          | channel=0                     |
| b        | s_axi_control | register  | offset   | name=b_1 offset=0x1c range=32 |
| b        | s_axi_control | register  | offset   | name=b_2 offset=0x20 range=32 |
| c        | m_axi_gmem2   | interface |          | channel=0                     |
| c        | s_axi_control | register  | offset   | name=c_1 offset=0x28 range=32 |
| c        | s_axi_control | register  | offset   | name=c_2 offset=0x2c range=32 |
| dim      | s_axi_control | register  |          | name=dim offset=0x34 range=32 |
+----------+---------------+-----------+----------+-------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+----------+-------+-----------------+-----------------+
| HW Interface | Direction | Length   | Width | Loop            | Loop Location   |
+--------------+-----------+----------+-------+-----------------+-----------------+
| m_axi_gmem0  | read      | variable | 8     | VITIS_LOOP_26_3 | ../mm.cpp:26:30 |
| m_axi_gmem2  | write     | variable | 32    |                 |                 |
+--------------+-----------+----------+-------+-----------------+-----------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+----------+-----------------+-----------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length   | Loop            | Loop Location   | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+----------+-----------------+-----------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_gmem0  | a        | ../mm.cpp:27:34 | read      | Widen Fail   |          | VITIS_LOOP_26_3 | ../mm.cpp:26:30 | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0  |
| m_axi_gmem0  | a        | ../mm.cpp:27:34 | read      | Fail         |          | VITIS_LOOP_23_2 | ../mm.cpp:23:26 | 214-230    | Stride is incompatible                                                                                |
| m_axi_gmem0  | a        | ../mm.cpp:27:34 | read      | Inferred     | variable | VITIS_LOOP_26_3 | ../mm.cpp:26:30 |            |                                                                                                       |
| m_axi_gmem1  | b        | ../mm.cpp:27:61 | read      | Fail         |          | VITIS_LOOP_26_3 | ../mm.cpp:26:30 | 214-230    | Stride is incompatible                                                                                |
| m_axi_gmem2  | c        | ../mm.cpp:29:28 | write     | Widen Fail   |          | VITIS_LOOP_23_2 | ../mm.cpp:23:26 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem2  | c        | ../mm.cpp:29:28 | write     | Inferred     | variable | VITIS_LOOP_22_1 | ../mm.cpp:22:22 |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+----------+-----------------+-----------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+---------------+--------+-----------+---------+
| Name                                | DSP | Pragma | Variable      | Op     | Impl      | Latency |
+-------------------------------------+-----+--------+---------------+--------+-----------+---------+
| + mmult_accel                       | 13  |        |               |        |           |         |
|   icmp_ln22_fu_229_p2               |     |        | icmp_ln22     | setgt  | auto      | 0       |
|   mul_32ns_32ns_62_1_1_U2           | 4   |        | mul_ln22      | mul    | auto      | 0       |
|   empty_fu_275_p3                   |     |        | empty         | select | auto_sel  | 0       |
|   mul_32ns_32ns_64_1_1_U3           | 4   |        | mul_ln3       | mul    | auto      | 0       |
|   icmp_ln22_1_fu_300_p2             |     |        | icmp_ln22_1   | seteq  | auto      | 0       |
|   add_ln22_fu_305_p2                |     |        | add_ln22      | add    | fabric    | 0       |
|   icmp_ln23_fu_317_p2               |     |        | icmp_ln23     | seteq  | auto      | 0       |
|   select_ln22_fu_322_p3             |     |        | select_ln22   | select | auto_sel  | 0       |
|   add_ln22_2_fu_330_p2              |     |        | add_ln22_2    | add    | fabric    | 0       |
|   select_ln22_1_fu_336_p3           |     |        | select_ln22_1 | select | auto_sel  | 0       |
|   mul_31ns_32ns_63_1_1_U1           | 4   |        | mul_ln22_1    | mul    | auto      | 0       |
|   add_ln22_1_fu_353_p2              |     |        | add_ln22_1    | add    | fabric    | 0       |
|   icmp_ln26_fu_367_p2               |     |        | icmp_ln26     | seteq  | auto      | 0       |
|   add_ln26_fu_372_p2                |     |        | add_ln26      | add    | fabric    | 0       |
|   add_ln27_2_fu_378_p2              |     |        | add_ln27_2    | add    | fabric    | 0       |
|   mac_muladd_8ns_8ns_32ns_32_4_1_U4 | 1   |        | mul_ln27      | mul    | dsp_slice | 3       |
|   mac_muladd_8ns_8ns_32ns_32_4_1_U4 | 1   |        | zext_ln27_3   | zext   | dsp_slice | 3       |
|   mac_muladd_8ns_8ns_32ns_32_4_1_U4 | 1   |        | sum_1         | add    | dsp_slice | 3       |
|   add_ln23_fu_403_p2                |     |        | add_ln23      | add    | fabric    | 0       |
+-------------------------------------+-----+--------+---------------+--------+-----------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + mmult_accel     |           |           | 3    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
|   gmem0_m_axi_U   | interface | m_axi     | 1    |      |        |          |      |         |                  |
|   gmem1_m_axi_U   | interface | m_axi     | 1    |      |        |          |      |         |                  |
|   gmem2_m_axi_U   | interface | m_axi     | 1    |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------------------------------------------+-------------------------------------+
| Type      | Options                                            | Location                            |
+-----------+----------------------------------------------------+-------------------------------------+
| interface | m_axi port=a offset=slave bundle=gmem0 depth=65536 | ../mm.cpp:9 in mmult_accel, a       |
| interface | m_axi port=b offset=slave bundle=gmem1 depth=65536 | ../mm.cpp:10 in mmult_accel, b      |
| interface | m_axi port=c offset=slave bundle=gmem2 depth=65536 | ../mm.cpp:11 in mmult_accel, c      |
| interface | s_axilite port=a bundle=control                    | ../mm.cpp:12 in mmult_accel, a      |
| interface | s_axilite port=b bundle=control                    | ../mm.cpp:13 in mmult_accel, b      |
| interface | s_axilite port=c bundle=control                    | ../mm.cpp:14 in mmult_accel, c      |
| interface | s_axilite port=dim bundle=control                  | ../mm.cpp:15 in mmult_accel, dim    |
| interface | s_axilite port=return bundle=control               | ../mm.cpp:16 in mmult_accel, return |
| pipeline  | II=1                                               | ../mm.cpp:24 in mmult_accel         |
+-----------+----------------------------------------------------+-------------------------------------+


