arch                         	circuit                      	script_params                	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_outputs	num_memories	num_mult	vpr_revision	vpr_status	max_vpr_mem	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS 	hold_WNS 	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	num_global_nets	num_routed_nets
timing/k6_N10_40nm.xml       	microbenchmarks/d_flip_flop.v	common_--clock_modeling_ideal	0.18                 	     	0.00           	4900        	1        	0.00          	-1          	-1          	28968      	-1      	-1         	1      	2     	1          	-1          	-1      	0c93d6a     	success   	9472       	3                  	4                    	3                   	4                     	3           	3            	9                	-1                       	auto       	0.01     	4                    	0.00      	0.570641      	-0.944653           	-0.570641           	2             	3                	1                                     	53894                 	53894                	1165.58                          	129.509                             	0.01                     	3                          	2                                	0.577715           	-1.04204 	-0.577715	0        	0        	1165.58                     	129.509                        	0.00                	1              	2              
timing/k6_N10_40nm.xml       	microbenchmarks/d_flip_flop.v	common_--clock_modeling_route	0.16                 	     	0.00           	4848        	1        	0.00          	-1          	-1          	29056      	-1      	-1         	1      	2     	1          	-1          	-1      	0c93d6a     	success   	9500       	3                  	4                    	3                   	4                     	3           	3            	9                	-1                       	auto       	0.01     	6                    	0.00      	0.524421      	-0.946421           	-0.524421           	10            	22               	1                                     	53894                 	53894                	3054.24                          	339.360                             	0.01                     	6                          	1                                	0.763546           	-0.949958	-0.763546	-0.301588	-0.301588	3674.13                     	408.237                        	0.00                	0              	3              
timing/k6_N10_40nm.xml       	verilog/mkPktMerge.v         	common_--clock_modeling_ideal	3.04                 	     	0.26           	55964       	31       	0.22          	-1          	-1          	51836      	-1      	-1         	155    	5     	156        	-1          	-1      	0c93d6a     	success   	40876      	191                	347                  	163                 	316                   	15          	15           	225              	clb                      	auto       	0.06     	117                  	0.27      	1.10064       	-11.43              	-1.10064            	8             	46               	4                                     	9.10809e+06           	8.35357e+06          	130230.                          	578.801                             	0.59                     	44                         	11                               	1.10241            	-13.1687 	-1.10241 	0        	0        	158426.                     	704.117                        	0.07                	154            	9              
timing/k6_N10_40nm.xml       	verilog/mkPktMerge.v         	common_--clock_modeling_route	2.99                 	     	0.27           	56108       	31       	0.20          	-1          	-1          	51764      	-1      	-1         	155    	5     	156        	-1          	-1      	0c93d6a     	success   	41640      	191                	347                  	163                 	316                   	15          	15           	225              	clb                      	auto       	0.06     	136                  	0.28      	1.12493       	-11.8226            	-1.12493            	10            	76               	2                                     	9.10809e+06           	8.35357e+06          	165917.                          	737.409                             	0.58                     	93                         	13                               	1.63394            	-15.4041 	-1.63394 	-4.74114 	-0.554437	226658.                     	1007.37                        	0.08                	153            	10             
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_--clock_modeling_ideal	0.26                 	     	0.01           	5336        	1        	0.00          	-1          	-1          	29100      	-1      	-1         	1      	2     	1          	0           	0       	0c93d6a     	success   	13688      	3                  	4                    	3                   	4                     	3           	3            	9                	-1                       	auto       	0.02     	4                    	0.01      	0.570641      	-0.944653           	-0.570641           	2             	3                	1                                     	53894                 	53894                	1165.58                          	129.509                             	0.01                     	3                          	2                                	0.577715           	-1.04204 	-0.577715	0        	0        	1165.58                     	129.509                        	0.00                	1              	2              
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_--clock_modeling_route	0.26                 	     	0.00           	5304        	1        	0.00          	-1          	-1          	29084      	-1      	-1         	1      	2     	1          	0           	0       	0c93d6a     	success   	13764      	3                  	4                    	3                   	4                     	3           	3            	9                	-1                       	auto       	0.02     	6                    	0.01      	0.524421      	-0.946421           	-0.524421           	10            	22               	1                                     	53894                 	53894                	3054.24                          	339.360                             	0.01                     	6                          	1                                	0.763546           	-0.949958	-0.763546	-0.301588	-0.301588	3674.13                     	408.237                        	0.00                	0              	3              
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v         	common_--clock_modeling_ideal	20.01                	     	0.12           	18456       	31       	0.02          	-1          	-1          	32856      	-1      	-1         	32     	311   	156        	15          	0       	0c93d6a     	success   	122692     	972                	1128                 	953                 	514                   	28          	28           	784              	memory                   	auto       	0.63     	20884                	2.14      	4.09939       	-4364.5             	-4.09939            	40            	14032            	14                                    	4.25198e+07           	9.94461e+06          	2.03169e+06                      	2591.44                             	15.05                    	12865                      	14                               	4.55357            	-4763.43 	-4.55357 	-24.3333 	-0.360359	2.55406e+06                 	3257.73                        	1.27                	15             	938            
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v         	common_--clock_modeling_route	29.40                	     	0.11           	18364       	31       	0.02          	-1          	-1          	32804      	-1      	-1         	32     	311   	156        	15          	0       	0c93d6a     	success   	124220     	972                	1128                 	953                 	514                   	28          	28           	784              	memory                   	auto       	0.60     	20971                	2.03      	4.7528        	-3318.1             	-4.7528             	42            	14372            	15                                    	4.25198e+07           	9.94461e+06          	2.15789e+06                      	2752.41                             	23.98                    	13254                      	15                               	5.99793            	-4394.51 	-5.99793 	-787.049 	-2.83598 	2.69981e+06                 	3443.63                        	1.85                	14             	939            
