
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004757                       # Number of seconds simulated
sim_ticks                                  4757187405                       # Number of ticks simulated
final_tick                                 4757187405                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  94422                       # Simulator instruction rate (inst/s)
host_op_rate                                   145574                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               31194566                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669424                       # Number of bytes of host memory used
host_seconds                                   152.50                       # Real time elapsed on the host
sim_insts                                    14399449                       # Number of instructions simulated
sim_ops                                      22200084                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           667                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   4757187405                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         292160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             343680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51520                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             805                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4565                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5370                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          10829929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          61414440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              72244369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     10829929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10829929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         10829929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         61414440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             72244369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       805.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4565.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001119248                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11009                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5370                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5370                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 343680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  343680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    4757097360                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5370                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      90                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          715                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    479.060140                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   305.111727                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   372.215790                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          169     23.64%     23.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          101     14.13%     37.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           58      8.11%     45.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           40      5.59%     51.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          114     15.94%     67.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           28      3.92%     71.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           19      2.66%     73.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           23      3.22%     77.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          163     22.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          715                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        51520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       292160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 10829928.614090409130                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 61414439.904748715460                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          805                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4565                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26404639                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    258359970                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32800.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     56595.83                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    184077109                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               284764609                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26850000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     34278.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53028.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        72.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     72.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4646                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     885865.43                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2684640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1415535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21855540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         135220800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             60316260                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             13043040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       403969830                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       264945120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        773875140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1677325905                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            352.587729                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           4590779556                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     28607286                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      57200000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   3015087600                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    689959481                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      80439633                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    885893405                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2484720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1297890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                16486260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         59620080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             41012640                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4399680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       200136120                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        86456160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        974586900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1386525060                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            291.458995                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           4655674573                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      8847341                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      25220000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3991650692                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    225146262                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      67395537                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    438927573                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   4757187405                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  326049                       # Number of BP lookups
system.cpu.branchPred.condPredicted            326049                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3001                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               289964                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1385                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                353                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          289964                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             270551                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19413                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1785                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4757187405                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4911817                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2110450                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           533                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            84                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                10672                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   4757187405                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   4757187405                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1625664                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           111                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      4757187405                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          7132216                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1648222                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14499609                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      326049                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             271936                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       5433588                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6354                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        127                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           291                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1625625                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1141                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7085451                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.158336                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.571780                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3535263     49.89%     49.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   359788      5.08%     54.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    71148      1.00%     55.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   148881      2.10%     58.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   227214      3.21%     61.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   114640      1.62%     62.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   285408      4.03%     66.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   509867      7.20%     74.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1833242     25.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7085451                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.045715                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.032974                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   574408                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3565291                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1782741                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1159834                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3177                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               22351145                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   3177                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1048841                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  132688                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2406                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2467458                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3430881                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               22337581                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   545                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 337717                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2935670                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  20005                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            21668907                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              48520161                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         24903004                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          14702442                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              21513140                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   155767                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 87                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             59                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5663412                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4526617                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2113983                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2098420                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2085185                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   22311571                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  75                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  22403136                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               929                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          111561                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       154642                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             48                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7085451                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.161850                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.109387                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              930525     13.13%     13.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              725509     10.24%     23.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1230031     17.36%     40.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1150806     16.24%     56.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1151784     16.26%     73.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              997080     14.07%     87.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              399328      5.64%     92.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              226461      3.20%     96.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              273927      3.87%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7085451                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   39587     55.20%     55.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     55.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     55.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  3633      5.07%     60.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     60.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     60.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     60.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     60.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     60.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     60.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     60.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     60.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     60.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     18      0.03%     60.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     60.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     14      0.02%     60.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     60.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     60.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     60.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     60.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     60.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     60.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 1      0.00%     60.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     60.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     60.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     60.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     60.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     60.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            27293     38.06%     98.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.38% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    638      0.89%     99.27% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   423      0.59%     99.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                65      0.09%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               35      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             35618      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7209605     32.18%     32.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     32.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1153      0.01%     32.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4196858     18.73%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  398      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  857      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  993      0.00%     51.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 603      0.00%     51.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     51.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     51.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                239      0.00%     51.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     51.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     51.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2097261      9.36%     60.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2097351      9.36%     69.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                62635      0.28%     70.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13339      0.06%     70.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4588533     20.48%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2097663      9.36%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22403136                       # Type of FU issued
system.cpu.iq.rate                           3.141119                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       71710                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003201                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           21771494                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7456048                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7313367                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            30192868                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           14967340                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     14949461                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7327338                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                15111890                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2287                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        16546                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          183                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         7035                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       128526                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1296                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3177                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   66684                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 56918                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            22311646                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               138                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4526617                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2113983                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 55                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    747                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 53758                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            183                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            967                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2805                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3772                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              22396416                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4649592                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6720                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6760041                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   313765                       # Number of branches executed
system.cpu.iew.exec_stores                    2110449                       # Number of stores executed
system.cpu.iew.exec_rate                     3.140176                       # Inst execution rate
system.cpu.iew.wb_sent                       22264377                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      22262828                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  13826997                       # num instructions producing a value
system.cpu.iew.wb_consumers                  19823916                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.121446                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.697491                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          111653                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3017                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7068896                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.140531                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.461655                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2212962     31.31%     31.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2103203     29.75%     61.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        24383      0.34%     61.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        12097      0.17%     61.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       294303      4.16%     65.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        33491      0.47%     66.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       158760      2.25%     68.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       122979      1.74%     70.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2106718     29.80%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7068896                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             14399449                       # Number of instructions committed
system.cpu.commit.committedOps               22200084                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        6617019                       # Number of memory references committed
system.cpu.commit.loads                       4510071                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     310224                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   14945212                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  13775566                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        34178      0.15%      0.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7157226     32.24%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.00%     32.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4194322     18.89%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2097152      9.45%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2097152      9.45%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           52961      0.24%     70.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9460      0.04%     70.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4457110     20.08%     90.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2097488      9.45%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22200084                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2106718                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     27273915                       # The number of ROB reads
system.cpu.rob.rob_writes                    44640198                       # The number of ROB writes
system.cpu.timesIdled                             503                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           46765                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    14399449                       # Number of Instructions Simulated
system.cpu.committedOps                      22200084                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.495312                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.495312                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.018931                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.018931                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 25043607                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6955616                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  14688576                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 12851561                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1577257                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1774330                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7392236                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4757187405                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1013.152720                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6848089                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             40932                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            167.304041                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            191429                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1013.152720                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989407                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989407                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          133                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          177                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          356                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          358                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         110222372                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        110222372                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   4757187405                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4700783                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4700783                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2106374                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2106374                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      6807157                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6807157                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6807157                       # number of overall hits
system.cpu.dcache.overall_hits::total         6807157                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        78609                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         78609                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          574                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          574                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        79183                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          79183                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        79183                       # number of overall misses
system.cpu.dcache.overall_misses::total         79183                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1894111916                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1894111916                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     39931289                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     39931289                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1934043205                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1934043205                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1934043205                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1934043205                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4779392                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4779392                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2106948                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2106948                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      6886340                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6886340                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6886340                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6886340                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016447                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016447                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000272                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000272                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011499                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011499                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011499                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011499                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24095.356969                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24095.356969                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69566.705575                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69566.705575                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 24424.980173                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24424.980173                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24424.980173                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24424.980173                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        22215                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               533                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.679174                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        16662                       # number of writebacks
system.cpu.dcache.writebacks::total             16662                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        38139                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        38139                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          112                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          112                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        38251                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        38251                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        38251                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        38251                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40470                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40470                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          462                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          462                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        40932                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        40932                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        40932                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        40932                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1062386261                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1062386261                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     37230606                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     37230606                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1099616867                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1099616867                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1099616867                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1099616867                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008468                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008468                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000219                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000219                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005944                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005944                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005944                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005944                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26251.204868                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26251.204868                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80585.727273                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80585.727273                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26864.479307                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26864.479307                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26864.479307                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26864.479307                       # average overall mshr miss latency
system.cpu.dcache.replacements                  39908                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4757187405                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4757187405                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   4757187405                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           696.163490                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1625327                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               819                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1984.526252                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             88711                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   696.163490                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.679847                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.679847                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          727                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          677                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.709961                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3252069                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3252069                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   4757187405                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1624508                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1624508                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1624508                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1624508                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1624508                       # number of overall hits
system.cpu.icache.overall_hits::total         1624508                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1117                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1117                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1117                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1117                       # number of overall misses
system.cpu.icache.overall_misses::total          1117                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     91644465                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     91644465                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     91644465                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     91644465                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     91644465                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     91644465                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1625625                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1625625                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1625625                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1625625                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1625625                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1625625                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000687                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000687                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000687                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000687                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000687                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000687                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 82045.179051                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 82045.179051                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 82045.179051                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 82045.179051                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 82045.179051                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 82045.179051                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          300                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           75                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           92                       # number of writebacks
system.cpu.icache.writebacks::total                92                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          298                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          298                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          298                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          298                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          298                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          298                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          819                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          819                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          819                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          819                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          819                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          819                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     72142052                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     72142052                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     72142052                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     72142052                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     72142052                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     72142052                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000504                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000504                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000504                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000504                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000504                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000504                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 88085.533578                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88085.533578                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 88085.533578                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88085.533578                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 88085.533578                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88085.533578                       # average overall mshr miss latency
system.cpu.icache.replacements                     92                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4757187405                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4757187405                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   4757187405                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4452.785058                       # Cycle average of tags in use
system.l2.tags.total_refs                       81740                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5370                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.221601                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     74704                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       747.269858                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3705.515201                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.022805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.113083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.135888                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5370                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5232                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.163879                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    659290                       # Number of tag accesses
system.l2.tags.data_accesses                   659290                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   4757187405                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        16662                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            16662                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           91                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               91                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                96                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    96                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 14                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         36271                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             36271                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   14                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                36367                       # number of demand (read+write) hits
system.l2.demand_hits::total                    36381                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  14                       # number of overall hits
system.l2.overall_hits::.cpu.data               36367                       # number of overall hits
system.l2.overall_hits::total                   36381                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             415                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 415                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          805                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              805                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         4150                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4150                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                805                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4565                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5370                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               805                       # number of overall misses
system.l2.overall_misses::.cpu.data              4565                       # number of overall misses
system.l2.overall_misses::total                  5370                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     35595122                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      35595122                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     70293129                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     70293129                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    471770434                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    471770434                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     70293129                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    507365556                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        577658685                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     70293129                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    507365556                       # number of overall miss cycles
system.l2.overall_miss_latency::total       577658685                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        16662                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        16662                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           91                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           91                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          819                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            819                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        40421                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         40421                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              819                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            40932                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                41751                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             819                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           40932                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               41751                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.812133                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.812133                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.982906                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.982906                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.102669                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.102669                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.982906                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.111526                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.128620                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.982906                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.111526                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.128620                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85771.378313                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85771.378313                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87320.657143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87320.657143                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 113679.622651                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113679.622651                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 87320.657143                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 111142.509529                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107571.449721                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 87320.657143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 111142.509529                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107571.449721                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          415                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            415                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          805                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          805                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4150                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4150                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           805                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4565                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5370                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          805                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4565                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5370                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     30059022                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     30059022                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     59554429                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     59554429                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    416409434                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    416409434                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     59554429                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    446468456                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    506022885                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     59554429                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    446468456                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    506022885                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.812133                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.812133                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.982906                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.982906                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.102669                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.102669                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.982906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.111526                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.128620                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.982906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.111526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.128620                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72431.378313                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72431.378313                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73980.657143                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73980.657143                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 100339.622651                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100339.622651                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73980.657143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 97802.509529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94231.449721                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73980.657143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 97802.509529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94231.449721                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          5370                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   4757187405                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4955                       # Transaction distribution
system.membus.trans_dist::ReadExReq               415                       # Transaction distribution
system.membus.trans_dist::ReadExResp              415                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4955                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       343680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       343680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  343680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5370                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5370    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5370                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3581790                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           20731736                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        81751                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        40000                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   4757187405                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             41240                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        16662                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           92                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           23246                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              511                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             511                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           819                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        40421                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1730                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       121772                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                123502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        58304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3686016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3744320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            41751                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000263                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016230                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  41740     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     11      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41751                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           76877753                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1638819                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          81904932                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
