@W: MT529 :"c:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":21:2:21:3|Found inferred clock main|CLK which controls 11 sequential elements including pr1.counter[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
