// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module LoopMatmul(
  input         clock,
                reset,
                io_in_valid,
  input  [6:0]  io_in_bits_cmd_inst_funct,
  input  [4:0]  io_in_bits_cmd_inst_rs2,
                io_in_bits_cmd_inst_rs1,
  input         io_in_bits_cmd_inst_xd,
                io_in_bits_cmd_inst_xs1,
                io_in_bits_cmd_inst_xs2,
  input  [4:0]  io_in_bits_cmd_inst_rd,
  input  [6:0]  io_in_bits_cmd_inst_opcode,
  input  [63:0] io_in_bits_cmd_rs1,
                io_in_bits_cmd_rs2,
  input         io_in_bits_cmd_status_debug,
                io_in_bits_cmd_status_cease,
                io_in_bits_cmd_status_wfi,
  input  [31:0] io_in_bits_cmd_status_isa,
  input  [1:0]  io_in_bits_cmd_status_dprv,
  input         io_in_bits_cmd_status_dv,
  input  [1:0]  io_in_bits_cmd_status_prv,
  input         io_in_bits_cmd_status_v,
                io_in_bits_cmd_status_sd,
  input  [22:0] io_in_bits_cmd_status_zero2,
  input         io_in_bits_cmd_status_mpv,
                io_in_bits_cmd_status_gva,
                io_in_bits_cmd_status_mbe,
                io_in_bits_cmd_status_sbe,
  input  [1:0]  io_in_bits_cmd_status_sxl,
                io_in_bits_cmd_status_uxl,
  input         io_in_bits_cmd_status_sd_rv32,
  input  [7:0]  io_in_bits_cmd_status_zero1,
  input         io_in_bits_cmd_status_tsr,
                io_in_bits_cmd_status_tw,
                io_in_bits_cmd_status_tvm,
                io_in_bits_cmd_status_mxr,
                io_in_bits_cmd_status_sum,
                io_in_bits_cmd_status_mprv,
  input  [1:0]  io_in_bits_cmd_status_xs,
                io_in_bits_cmd_status_fs,
                io_in_bits_cmd_status_mpp,
                io_in_bits_cmd_status_vs,
  input         io_in_bits_cmd_status_spp,
                io_in_bits_cmd_status_mpie,
                io_in_bits_cmd_status_ube,
                io_in_bits_cmd_status_spie,
                io_in_bits_cmd_status_upie,
                io_in_bits_cmd_status_mie,
                io_in_bits_cmd_status_hie,
                io_in_bits_cmd_status_sie,
                io_in_bits_cmd_status_uie,
                io_in_bits_from_matmul_fsm,
                io_in_bits_from_conv_fsm,
                io_out_ready,
  input  [5:0]  io_ld_completed,
                io_st_completed,
                io_ex_completed,
  output        io_in_ready,
                io_out_valid,
  output [6:0]  io_out_bits_cmd_inst_funct,
  output [4:0]  io_out_bits_cmd_inst_rs2,
                io_out_bits_cmd_inst_rs1,
  output        io_out_bits_cmd_inst_xd,
                io_out_bits_cmd_inst_xs1,
                io_out_bits_cmd_inst_xs2,
  output [4:0]  io_out_bits_cmd_inst_rd,
  output [6:0]  io_out_bits_cmd_inst_opcode,
  output [63:0] io_out_bits_cmd_rs1,
                io_out_bits_cmd_rs2,
  output        io_out_bits_cmd_status_debug,
                io_out_bits_cmd_status_cease,
                io_out_bits_cmd_status_wfi,
  output [31:0] io_out_bits_cmd_status_isa,
  output [1:0]  io_out_bits_cmd_status_dprv,
  output        io_out_bits_cmd_status_dv,
  output [1:0]  io_out_bits_cmd_status_prv,
  output        io_out_bits_cmd_status_v,
                io_out_bits_cmd_status_sd,
  output [22:0] io_out_bits_cmd_status_zero2,
  output        io_out_bits_cmd_status_mpv,
                io_out_bits_cmd_status_gva,
                io_out_bits_cmd_status_mbe,
                io_out_bits_cmd_status_sbe,
  output [1:0]  io_out_bits_cmd_status_sxl,
                io_out_bits_cmd_status_uxl,
  output        io_out_bits_cmd_status_sd_rv32,
  output [7:0]  io_out_bits_cmd_status_zero1,
  output        io_out_bits_cmd_status_tsr,
                io_out_bits_cmd_status_tw,
                io_out_bits_cmd_status_tvm,
                io_out_bits_cmd_status_mxr,
                io_out_bits_cmd_status_sum,
                io_out_bits_cmd_status_mprv,
  output [1:0]  io_out_bits_cmd_status_xs,
                io_out_bits_cmd_status_fs,
                io_out_bits_cmd_status_mpp,
                io_out_bits_cmd_status_vs,
  output        io_out_bits_cmd_status_spp,
                io_out_bits_cmd_status_mpie,
                io_out_bits_cmd_status_ube,
                io_out_bits_cmd_status_spie,
                io_out_bits_cmd_status_upie,
                io_out_bits_cmd_status_mie,
                io_out_bits_cmd_status_hie,
                io_out_bits_cmd_status_sie,
                io_out_bits_cmd_status_uie,
                io_out_bits_from_matmul_fsm,
                io_out_bits_from_conv_fsm,
                io_busy
);

  wire        _arb_io_in_0_ready;	// @[LoopMatmul.scala:800:19]
  wire        _arb_io_in_1_ready;	// @[LoopMatmul.scala:800:19]
  wire        _arb_io_in_2_ready;	// @[LoopMatmul.scala:800:19]
  wire        _arb_io_in_3_ready;	// @[LoopMatmul.scala:800:19]
  wire        _arb_io_out_valid;	// @[LoopMatmul.scala:800:19]
  wire [6:0]  _arb_io_out_bits_inst_funct;	// @[LoopMatmul.scala:800:19]
  wire [63:0] _arb_io_out_bits_rs1;	// @[LoopMatmul.scala:800:19]
  wire [63:0] _arb_io_out_bits_rs2;	// @[LoopMatmul.scala:800:19]
  wire        _ldab_arb_io_inA_ready;	// @[LoopMatmul.scala:785:24]
  wire        _ldab_arb_io_inB_ready;	// @[LoopMatmul.scala:785:24]
  wire        _ldab_arb_io_out_valid;	// @[LoopMatmul.scala:785:24]
  wire [6:0]  _ldab_arb_io_out_bits_inst_funct;	// @[LoopMatmul.scala:785:24]
  wire [63:0] _ldab_arb_io_out_bits_rs1;	// @[LoopMatmul.scala:785:24]
  wire [63:0] _ldab_arb_io_out_bits_rs2;	// @[LoopMatmul.scala:785:24]
  wire        _cmd_io_deq_valid;	// @[Decoupled.scala:375:21]
  wire [6:0]  _cmd_io_deq_bits_cmd_inst_funct;	// @[Decoupled.scala:375:21]
  wire [4:0]  _cmd_io_deq_bits_cmd_inst_rs2;	// @[Decoupled.scala:375:21]
  wire [4:0]  _cmd_io_deq_bits_cmd_inst_rs1;	// @[Decoupled.scala:375:21]
  wire        _cmd_io_deq_bits_cmd_inst_xd;	// @[Decoupled.scala:375:21]
  wire        _cmd_io_deq_bits_cmd_inst_xs1;	// @[Decoupled.scala:375:21]
  wire        _cmd_io_deq_bits_cmd_inst_xs2;	// @[Decoupled.scala:375:21]
  wire [4:0]  _cmd_io_deq_bits_cmd_inst_rd;	// @[Decoupled.scala:375:21]
  wire [6:0]  _cmd_io_deq_bits_cmd_inst_opcode;	// @[Decoupled.scala:375:21]
  wire [63:0] _cmd_io_deq_bits_cmd_rs1;	// @[Decoupled.scala:375:21]
  wire [63:0] _cmd_io_deq_bits_cmd_rs2;	// @[Decoupled.scala:375:21]
  wire        _cmd_io_deq_bits_rob_id_valid;	// @[Decoupled.scala:375:21]
  wire [5:0]  _cmd_io_deq_bits_rob_id_bits;	// @[Decoupled.scala:375:21]
  wire        _cmd_io_deq_bits_from_matmul_fsm;	// @[Decoupled.scala:375:21]
  wire        _cmd_io_deq_bits_from_conv_fsm;	// @[Decoupled.scala:375:21]
  wire        _stC_io_req_ready;	// @[LoopMatmul.scala:777:19]
  wire        _stC_io_cmd_valid;	// @[LoopMatmul.scala:777:19]
  wire [6:0]  _stC_io_cmd_bits_inst_funct;	// @[LoopMatmul.scala:777:19]
  wire [63:0] _stC_io_cmd_bits_rs1;	// @[LoopMatmul.scala:777:19]
  wire [63:0] _stC_io_cmd_bits_rs2;	// @[LoopMatmul.scala:777:19]
  wire        _stC_io_idle;	// @[LoopMatmul.scala:777:19]
  wire        _stC_io_loop_id;	// @[LoopMatmul.scala:777:19]
  wire        _ex_io_req_ready;	// @[LoopMatmul.scala:776:18]
  wire        _ex_io_cmd_valid;	// @[LoopMatmul.scala:776:18]
  wire [6:0]  _ex_io_cmd_bits_inst_funct;	// @[LoopMatmul.scala:776:18]
  wire [63:0] _ex_io_cmd_bits_rs1;	// @[LoopMatmul.scala:776:18]
  wire [63:0] _ex_io_cmd_bits_rs2;	// @[LoopMatmul.scala:776:18]
  wire [15:0] _ex_io_k;	// @[LoopMatmul.scala:776:18]
  wire [15:0] _ex_io_j;	// @[LoopMatmul.scala:776:18]
  wire [15:0] _ex_io_i;	// @[LoopMatmul.scala:776:18]
  wire        _ex_io_idle;	// @[LoopMatmul.scala:776:18]
  wire        _ex_io_loop_id;	// @[LoopMatmul.scala:776:18]
  wire        _ldD_io_req_ready;	// @[LoopMatmul.scala:775:19]
  wire        _ldD_io_cmd_valid;	// @[LoopMatmul.scala:775:19]
  wire [63:0] _ldD_io_cmd_bits_rs1;	// @[LoopMatmul.scala:775:19]
  wire [63:0] _ldD_io_cmd_bits_rs2;	// @[LoopMatmul.scala:775:19]
  wire        _ldD_io_idle;	// @[LoopMatmul.scala:775:19]
  wire        _ldD_io_loop_id;	// @[LoopMatmul.scala:775:19]
  wire        _ldB_io_req_ready;	// @[LoopMatmul.scala:774:19]
  wire        _ldB_io_cmd_valid;	// @[LoopMatmul.scala:774:19]
  wire [63:0] _ldB_io_cmd_bits_rs1;	// @[LoopMatmul.scala:774:19]
  wire [63:0] _ldB_io_cmd_bits_rs2;	// @[LoopMatmul.scala:774:19]
  wire [15:0] _ldB_io_k;	// @[LoopMatmul.scala:774:19]
  wire [15:0] _ldB_io_j;	// @[LoopMatmul.scala:774:19]
  wire        _ldB_io_idle;	// @[LoopMatmul.scala:774:19]
  wire        _ldB_io_loop_id;	// @[LoopMatmul.scala:774:19]
  wire        _ldA_io_req_ready;	// @[LoopMatmul.scala:773:19]
  wire        _ldA_io_cmd_valid;	// @[LoopMatmul.scala:773:19]
  wire [63:0] _ldA_io_cmd_bits_rs1;	// @[LoopMatmul.scala:773:19]
  wire [63:0] _ldA_io_cmd_bits_rs2;	// @[LoopMatmul.scala:773:19]
  wire [15:0] _ldA_io_i;	// @[LoopMatmul.scala:773:19]
  wire [15:0] _ldA_io_k;	// @[LoopMatmul.scala:773:19]
  wire        _ldA_io_idle;	// @[LoopMatmul.scala:773:19]
  wire        _ldA_io_loop_id;	// @[LoopMatmul.scala:773:19]
  reg  [15:0] loops_0_max_k;	// @[LoopMatmul.scala:761:18]
  reg  [15:0] loops_0_max_j;	// @[LoopMatmul.scala:761:18]
  reg  [15:0] loops_0_max_i;	// @[LoopMatmul.scala:761:18]
  reg  [15:0] loops_0_pad_k;	// @[LoopMatmul.scala:761:18]
  reg  [15:0] loops_0_pad_j;	// @[LoopMatmul.scala:761:18]
  reg  [15:0] loops_0_pad_i;	// @[LoopMatmul.scala:761:18]
  reg  [39:0] loops_0_a_dram_addr;	// @[LoopMatmul.scala:761:18]
  reg  [39:0] loops_0_b_dram_addr;	// @[LoopMatmul.scala:761:18]
  reg  [39:0] loops_0_d_dram_addr;	// @[LoopMatmul.scala:761:18]
  reg  [39:0] loops_0_c_dram_addr;	// @[LoopMatmul.scala:761:18]
  reg  [39:0] loops_0_a_dram_stride;	// @[LoopMatmul.scala:761:18]
  reg  [39:0] loops_0_b_dram_stride;	// @[LoopMatmul.scala:761:18]
  reg  [39:0] loops_0_d_dram_stride;	// @[LoopMatmul.scala:761:18]
  reg  [39:0] loops_0_c_dram_stride;	// @[LoopMatmul.scala:761:18]
  reg         loops_0_a_transpose;	// @[LoopMatmul.scala:761:18]
  reg         loops_0_b_transpose;	// @[LoopMatmul.scala:761:18]
  reg  [2:0]  loops_0_act;	// @[LoopMatmul.scala:761:18]
  reg         loops_0_low_d;	// @[LoopMatmul.scala:761:18]
  reg         loops_0_full_c;	// @[LoopMatmul.scala:761:18]
  reg         loops_0_ex_accumulate;	// @[LoopMatmul.scala:761:18]
  reg         loops_0_configured;	// @[LoopMatmul.scala:761:18]
  reg         loops_0_running;	// @[LoopMatmul.scala:761:18]
  reg         loops_0_lda_started;	// @[LoopMatmul.scala:761:18]
  reg         loops_0_ldb_started;	// @[LoopMatmul.scala:761:18]
  reg         loops_0_ex_started;	// @[LoopMatmul.scala:761:18]
  reg         loops_0_ldd_started;	// @[LoopMatmul.scala:761:18]
  reg         loops_0_st_started;	// @[LoopMatmul.scala:761:18]
  reg         loops_0_lda_completed;	// @[LoopMatmul.scala:761:18]
  reg         loops_0_ldb_completed;	// @[LoopMatmul.scala:761:18]
  reg         loops_0_ex_completed;	// @[LoopMatmul.scala:761:18]
  reg         loops_0_ldd_completed;	// @[LoopMatmul.scala:761:18]
  reg         loops_0_st_completed;	// @[LoopMatmul.scala:761:18]
  reg  [15:0] loops_1_max_k;	// @[LoopMatmul.scala:761:18]
  reg  [15:0] loops_1_max_j;	// @[LoopMatmul.scala:761:18]
  reg  [15:0] loops_1_max_i;	// @[LoopMatmul.scala:761:18]
  reg  [15:0] loops_1_pad_k;	// @[LoopMatmul.scala:761:18]
  reg  [15:0] loops_1_pad_j;	// @[LoopMatmul.scala:761:18]
  reg  [15:0] loops_1_pad_i;	// @[LoopMatmul.scala:761:18]
  reg  [39:0] loops_1_a_dram_addr;	// @[LoopMatmul.scala:761:18]
  reg  [39:0] loops_1_b_dram_addr;	// @[LoopMatmul.scala:761:18]
  reg  [39:0] loops_1_d_dram_addr;	// @[LoopMatmul.scala:761:18]
  reg  [39:0] loops_1_c_dram_addr;	// @[LoopMatmul.scala:761:18]
  reg  [39:0] loops_1_a_dram_stride;	// @[LoopMatmul.scala:761:18]
  reg  [39:0] loops_1_b_dram_stride;	// @[LoopMatmul.scala:761:18]
  reg  [39:0] loops_1_d_dram_stride;	// @[LoopMatmul.scala:761:18]
  reg  [39:0] loops_1_c_dram_stride;	// @[LoopMatmul.scala:761:18]
  reg         loops_1_a_transpose;	// @[LoopMatmul.scala:761:18]
  reg         loops_1_b_transpose;	// @[LoopMatmul.scala:761:18]
  reg  [2:0]  loops_1_act;	// @[LoopMatmul.scala:761:18]
  reg         loops_1_low_d;	// @[LoopMatmul.scala:761:18]
  reg         loops_1_full_c;	// @[LoopMatmul.scala:761:18]
  reg         loops_1_ex_accumulate;	// @[LoopMatmul.scala:761:18]
  reg         loops_1_configured;	// @[LoopMatmul.scala:761:18]
  reg         loops_1_running;	// @[LoopMatmul.scala:761:18]
  reg         loops_1_lda_started;	// @[LoopMatmul.scala:761:18]
  reg         loops_1_ldb_started;	// @[LoopMatmul.scala:761:18]
  reg         loops_1_ex_started;	// @[LoopMatmul.scala:761:18]
  reg         loops_1_ldd_started;	// @[LoopMatmul.scala:761:18]
  reg         loops_1_st_started;	// @[LoopMatmul.scala:761:18]
  reg         loops_1_lda_completed;	// @[LoopMatmul.scala:761:18]
  reg         loops_1_ldb_completed;	// @[LoopMatmul.scala:761:18]
  reg         loops_1_ex_completed;	// @[LoopMatmul.scala:761:18]
  reg         loops_1_ldd_completed;	// @[LoopMatmul.scala:761:18]
  reg         loops_1_st_completed;	// @[LoopMatmul.scala:761:18]
  reg         head_loop_id;	// @[LoopMatmul.scala:762:25]
  wire        loop_configured = loops_0_configured | loops_1_configured;	// @[LoopMatmul.scala:761:18, :767:58]
  wire        loop_being_configured_id = (head_loop_id ? loops_1_configured : loops_0_configured) ^ head_loop_id;	// @[LoopMatmul.scala:761:18, :762:25, :769:37]
  wire        _ldab_arb_io_forceB_T = _ldA_io_loop_id != _ldB_io_loop_id;	// @[LoopMatmul.scala:773:19, :774:19, :788:46]
  reg  [3:0]  ld_utilization;	// @[LoopMatmul.scala:808:31]
  reg  [2:0]  st_utilization;	// @[LoopMatmul.scala:809:31]
  reg  [4:0]  ex_utilization;	// @[LoopMatmul.scala:810:31]
  wire        is_loop_run_cmd = _cmd_io_deq_bits_cmd_inst_funct == 7'h8;	// @[Decoupled.scala:375:21, LoopMatmul.scala:821:49]
  wire        is_loop_config_cmd = _cmd_io_deq_bits_cmd_inst_funct > 7'h8 & _cmd_io_deq_bits_cmd_inst_funct < 7'hE;	// @[Decoupled.scala:375:21, LoopMatmul.scala:821:49, :822:{52,77,104}]
  wire        is_loop_cmd = is_loop_run_cmd | is_loop_config_cmd;	// @[LoopMatmul.scala:821:49, :822:77, :823:37]
  wire        _GEN = loop_being_configured_id ? loops_1_configured : loops_0_configured;	// @[LoopMatmul.scala:761:18, :769:37, :832:33]
  reg  [15:0] loops_configured;	// @[LoopMatmul.scala:856:33]
  reg  [9:0]  ld_d_addr_start;	// @[LoopMatmul.scala:910:32]
  reg  [9:0]  ex_c_addr_start;	// @[LoopMatmul.scala:911:32]
  reg  [9:0]  st_c_addr_start;	// @[LoopMatmul.scala:912:32]
  wire        loop_requesting_ldA_id = (head_loop_id ? loops_1_lda_started : loops_0_lda_started) ^ head_loop_id;	// @[LoopMatmul.scala:761:18, :762:25, :769:37, :914:35]
  wire        _ldA_io_req_valid_T_1 = ~(loop_requesting_ldA_id ? loops_1_lda_started : loops_0_lda_started) & (loop_requesting_ldA_id ? loops_1_configured : loops_0_configured);	// @[LoopMatmul.scala:761:18, :914:35, :916:25, :926:{23,56}]
  wire        loop_requesting_ldB_id = (head_loop_id ? loops_1_ldb_started : loops_0_ldb_started) ^ head_loop_id;	// @[LoopMatmul.scala:761:18, :762:25, :769:37, :933:35]
  wire        _ldB_io_req_valid_T_1 = ~(loop_requesting_ldB_id ? loops_1_ldb_started : loops_0_ldb_started) & (loop_requesting_ldB_id ? loops_1_configured : loops_0_configured);	// @[LoopMatmul.scala:761:18, :933:35, :935:25, :945:{23,56}]
  wire        loop_requesting_ex_id = (head_loop_id ? loops_1_ex_started : loops_0_ex_started) ^ head_loop_id;	// @[LoopMatmul.scala:761:18, :762:25, :769:37, :952:34]
  wire        _ex_io_req_valid_T_4 = ~(loop_requesting_ex_id ? loops_1_ex_started : loops_0_ex_started) & (loop_requesting_ex_id ? loops_1_lda_started : loops_0_lda_started) & (loop_requesting_ex_id ? loops_1_ldb_started : loops_0_ldb_started) & (loop_requesting_ex_id ? loops_1_ldd_started : loops_0_ldd_started) & (loop_requesting_ex_id ? loops_1_configured : loops_0_configured);	// @[LoopMatmul.scala:761:18, :952:34, :954:24, :968:22, :969:70]
  wire        loop_requesting_ldD_id = (head_loop_id ? loops_1_ldd_started : loops_0_ldd_started) ^ head_loop_id;	// @[LoopMatmul.scala:761:18, :762:25, :769:37, :980:35]
  wire        _ldD_io_req_valid_T_1 = ~(loop_requesting_ldD_id ? loops_1_ldd_started : loops_0_ldd_started) & (loop_requesting_ldD_id ? loops_1_configured : loops_0_configured);	// @[LoopMatmul.scala:761:18, :980:35, :982:25, :992:{23,56}]
  wire        loop_requesting_st_id = (head_loop_id ? loops_1_st_started : loops_0_st_started) ^ head_loop_id;	// @[LoopMatmul.scala:761:18, :762:25, :769:37, :1003:34]
  wire [39:0] _GEN_0 = loop_requesting_st_id ? loops_1_c_dram_addr : loops_0_c_dram_addr;	// @[LoopMatmul.scala:761:18, :1003:34, :1005:25]
  wire        _stC_io_req_valid_T_2 = ~(loop_requesting_st_id ? loops_1_st_started : loops_0_st_started) & (loop_requesting_st_id ? loops_1_ex_started : loops_0_ex_started) & (loop_requesting_st_id ? loops_1_configured : loops_0_configured);	// @[LoopMatmul.scala:761:18, :1003:34, :1005:25, :1017:{23,87}]
  wire [10:0] _ld_d_addr_start_T_3 = {1'h0, ld_d_addr_start} + 11'h200;	// @[LoopMatmul.scala:910:32, Util.scala:41:15]
  wire [10:0] _ex_c_addr_start_T_3 = {1'h0, ex_c_addr_start} + 11'h200;	// @[LoopMatmul.scala:911:32, Util.scala:41:15]
  wire [10:0] _st_c_addr_start_T_3 = {1'h0, st_c_addr_start} + 11'h200;	// @[LoopMatmul.scala:912:32, Util.scala:41:15]
  wire        _T_14 = _cmd_io_deq_valid & is_loop_cmd & ~_GEN;	// @[Decoupled.scala:375:21, LoopMatmul.scala:823:37, :832:33, :860:33]
  wire        _T_15 = _cmd_io_deq_bits_cmd_inst_funct == 7'h9;	// @[Decoupled.scala:375:21, LoopMatmul.scala:822:52, :862:38]
  wire        _T_16 = _cmd_io_deq_bits_cmd_inst_funct == 7'hA;	// @[Decoupled.scala:375:21, LoopMatmul.scala:862:38]
  wire        _T_17 = _cmd_io_deq_bits_cmd_inst_funct == 7'hB;	// @[Decoupled.scala:375:21, LoopMatmul.scala:862:38]
  wire        _GEN_1 = _T_15 | _T_16;	// @[LoopMatmul.scala:761:18, :862:38]
  wire        _T_18 = _cmd_io_deq_bits_cmd_inst_funct == 7'hC;	// @[Decoupled.scala:375:21, LoopMatmul.scala:862:38]
  wire        _GEN_2 = _T_15 | _T_16 | _T_17;	// @[LoopMatmul.scala:761:18, :862:38]
  wire        _T_19 = _cmd_io_deq_bits_cmd_inst_funct == 7'hD;	// @[Decoupled.scala:375:21, LoopMatmul.scala:822:104, :862:38]
  wire        _GEN_3 = _T_15 | _T_16 | _T_17 | _T_18;	// @[LoopMatmul.scala:761:18, :862:38]
  wire        _GEN_4 = is_loop_run_cmd & ~loop_being_configured_id;	// @[LoopMatmul.scala:761:18, :769:37, :821:49, :862:38, :864:37, :894:45]
  wire        _GEN_5 = _T_15 | _T_16 | _T_17 | _T_18 | _T_19;	// @[LoopMatmul.scala:761:18, :862:38]
  wire        _GEN_6 = is_loop_run_cmd & loop_being_configured_id;	// @[LoopMatmul.scala:761:18, :769:37, :821:49, :862:38, :894:45]
  wire        _T_21 = _ldA_io_req_ready & _ldA_io_req_valid_T_1;	// @[Decoupled.scala:51:35, LoopMatmul.scala:773:19, :926:56]
  wire        _GEN_7 = _T_21 & ~loop_requesting_ldA_id;	// @[Decoupled.scala:51:35, LoopMatmul.scala:761:18, :914:35, :928:26, :929:33]
  wire        _GEN_8 = _T_21 & loop_requesting_ldA_id;	// @[Decoupled.scala:51:35, LoopMatmul.scala:761:18, :914:35, :928:26, :929:33]
  wire        _T_22 = _ldB_io_req_ready & _ldB_io_req_valid_T_1;	// @[Decoupled.scala:51:35, LoopMatmul.scala:774:19, :945:56]
  wire        _GEN_9 = _T_22 ? ~loop_requesting_ldB_id | _GEN_7 | loops_0_running : _GEN_7 | loops_0_running;	// @[Decoupled.scala:51:35, LoopMatmul.scala:761:18, :928:26, :929:33, :933:35, :947:26, :948:33]
  wire        _GEN_10 = _T_22 ? loop_requesting_ldB_id | _GEN_8 | loops_1_running : _GEN_8 | loops_1_running;	// @[Decoupled.scala:51:35, LoopMatmul.scala:761:18, :928:26, :929:33, :933:35, :947:26, :948:33]
  wire        _T_23 = _ex_io_req_ready & _ex_io_req_valid_T_4;	// @[Decoupled.scala:51:35, LoopMatmul.scala:776:18, :969:70]
  wire        _GEN_11 = _T_23 & ~loop_requesting_ex_id;	// @[Decoupled.scala:51:35, LoopMatmul.scala:947:26, :952:34, :971:25, :972:32]
  wire        _GEN_12 = _T_23 & loop_requesting_ex_id;	// @[Decoupled.scala:51:35, LoopMatmul.scala:947:26, :952:34, :971:25, :972:32]
  wire        _T_25 = _ldD_io_req_ready & _ldD_io_req_valid_T_1;	// @[Decoupled.scala:51:35, LoopMatmul.scala:775:19, :992:56]
  wire        _T_27 = _stC_io_req_ready & _stC_io_req_valid_T_2;	// @[Decoupled.scala:51:35, LoopMatmul.scala:777:19, :1017:87]
  wire        _GEN_13 = _T_27 & ~loop_requesting_st_id;	// @[Decoupled.scala:51:35, LoopMatmul.scala:994:26, :1003:34, :1019:26, :1020:32]
  wire        _GEN_14 = _T_27 & loop_requesting_st_id;	// @[Decoupled.scala:51:35, LoopMatmul.scala:994:26, :1003:34, :1019:26, :1020:32]
  wire        _T_30 = _ldA_io_idle & (_ldA_io_loop_id ? loops_1_running : loops_0_running) & (_ldA_io_loop_id ? loops_1_lda_started : loops_0_lda_started);	// @[LoopMatmul.scala:761:18, :773:19, :1029:{21,54}]
  wire        _T_32 = _ldB_io_idle & (_ldB_io_loop_id ? loops_1_running : loops_0_running) & (_ldB_io_loop_id ? loops_1_ldb_started : loops_0_ldb_started);	// @[LoopMatmul.scala:761:18, :774:19, :1033:{21,54}]
  wire        _T_34 = _ex_io_idle & (_ex_io_loop_id ? loops_1_running : loops_0_running) & (_ex_io_loop_id ? loops_1_ex_started : loops_0_ex_started);	// @[LoopMatmul.scala:761:18, :776:18, :1037:{20,52}]
  wire        _T_36 = _ldD_io_idle & (_ldD_io_loop_id ? loops_1_running : loops_0_running) & (_ldD_io_loop_id ? loops_1_ldd_started : loops_0_ldd_started);	// @[LoopMatmul.scala:761:18, :775:19, :1041:{21,54}]
  wire        _T_38 = _stC_io_idle & (_stC_io_loop_id ? loops_1_running : loops_0_running) & (_stC_io_loop_id ? loops_1_st_started : loops_0_st_started);	// @[LoopMatmul.scala:761:18, :777:19, :1045:{21,54}]
  wire        _T_43 = (head_loop_id ? loops_1_running : loops_0_running) & (head_loop_id ? loops_1_lda_completed : loops_0_lda_completed) & (head_loop_id ? loops_1_ldb_completed : loops_0_ldb_completed) & (head_loop_id ? loops_1_ldd_completed : loops_0_ldd_completed) & (head_loop_id ? loops_1_ex_completed : loops_0_ex_completed) & (head_loop_id ? loops_1_st_completed : loops_0_st_completed);	// @[LoopMatmul.scala:761:18, :762:25, :769:37, :1049:27]
  wire        _GEN_15 = reset | _T_43 & ~head_loop_id;	// @[LoopMatmul.scala:723:16, :762:25, :860:71, :1049:{27,57}, :1055:23]
  wire        _GEN_16 = reset | _T_43 & head_loop_id;	// @[LoopMatmul.scala:723:16, :762:25, :860:71, :1049:{27,57}, :1055:23]
  always @(posedge clock) begin
    if (_T_14 & _T_15 & ~loop_being_configured_id) begin	// @[LoopMatmul.scala:761:18, :769:37, :860:{33,71}, :862:38, :864:37]
      loops_0_max_k <= _cmd_io_deq_bits_cmd_rs2[47:32];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :864:56]
      loops_0_max_j <= _cmd_io_deq_bits_cmd_rs2[31:16];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :865:56]
      loops_0_max_i <= _cmd_io_deq_bits_cmd_rs2[15:0];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :866:56]
      loops_0_pad_k <= _cmd_io_deq_bits_cmd_rs1[47:32];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :868:56]
      loops_0_pad_j <= _cmd_io_deq_bits_cmd_rs1[31:16];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :869:56]
      loops_0_pad_i <= _cmd_io_deq_bits_cmd_rs1[15:0];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :870:56]
    end
    if (~_T_14 | _T_15 | ~(_T_16 & ~loop_being_configured_id)) begin	// @[LoopMatmul.scala:761:18, :769:37, :860:{33,71}, :862:38, :864:37, :874:43]
    end
    else begin	// @[LoopMatmul.scala:761:18, :860:71, :862:38]
      loops_0_a_dram_addr <= _cmd_io_deq_bits_cmd_rs1[39:0];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :874:43]
      loops_0_b_dram_addr <= _cmd_io_deq_bits_cmd_rs2[39:0];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :875:43]
    end
    if (~_T_14 | _GEN_1 | ~(_T_17 & ~loop_being_configured_id)) begin	// @[LoopMatmul.scala:761:18, :769:37, :860:{33,71}, :862:38, :864:37, :879:43]
    end
    else begin	// @[LoopMatmul.scala:761:18, :860:71, :862:38]
      loops_0_d_dram_addr <= _cmd_io_deq_bits_cmd_rs1[39:0];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :874:43]
      loops_0_c_dram_addr <= _cmd_io_deq_bits_cmd_rs2[39:0];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :875:43]
    end
    if (~_T_14 | _GEN_2 | ~(_T_18 & ~loop_being_configured_id)) begin	// @[LoopMatmul.scala:761:18, :769:37, :860:{33,71}, :862:38, :864:37, :884:45]
    end
    else begin	// @[LoopMatmul.scala:761:18, :860:71, :862:38]
      loops_0_a_dram_stride <= _cmd_io_deq_bits_cmd_rs1[39:0];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :874:43]
      loops_0_b_dram_stride <= _cmd_io_deq_bits_cmd_rs2[39:0];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :875:43]
    end
    if (~_T_14 | _GEN_3 | ~(_T_19 & ~loop_being_configured_id)) begin	// @[LoopMatmul.scala:761:18, :769:37, :860:{33,71}, :862:38, :864:37, :889:45]
    end
    else begin	// @[LoopMatmul.scala:761:18, :860:71, :862:38]
      loops_0_d_dram_stride <= _cmd_io_deq_bits_cmd_rs1[39:0];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :874:43]
      loops_0_c_dram_stride <= _cmd_io_deq_bits_cmd_rs2[39:0];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :875:43]
    end
    if (~_T_14 | _GEN_5 | ~_GEN_4) begin	// @[LoopMatmul.scala:761:18, :860:{33,71}, :862:38, :894:45]
    end
    else begin	// @[LoopMatmul.scala:761:18, :860:71, :862:38]
      loops_0_a_transpose <= _cmd_io_deq_bits_cmd_rs2[0];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :899:62]
      loops_0_b_transpose <= _cmd_io_deq_bits_cmd_rs2[1];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :900:62]
      loops_0_act <= _cmd_io_deq_bits_cmd_rs1[10:8];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :897:54]
      loops_0_low_d <= _cmd_io_deq_bits_cmd_rs1[2];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :896:56]
      loops_0_full_c <= _cmd_io_deq_bits_cmd_rs1[1];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :895:57]
      loops_0_ex_accumulate <= _cmd_io_deq_bits_cmd_rs1[0];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :894:64]
    end
    loops_0_configured <= ~_GEN_15 & (_T_14 & ~_GEN_5 & _GEN_4 | loops_0_configured);	// @[LoopMatmul.scala:723:16, :761:18, :860:{33,71}, :862:38, :894:45, :1049:57, :1055:23]
    loops_0_running <= ~_GEN_15 & (_GEN_13 | (_T_25 ? ~loop_requesting_ldD_id | _GEN_11 | _GEN_9 : _GEN_11 | _GEN_9));	// @[Decoupled.scala:51:35, LoopMatmul.scala:723:16, :725:13, :761:18, :860:71, :928:26, :947:26, :948:33, :971:25, :972:32, :980:35, :994:26, :995:33, :1019:26, :1020:32, :1049:57, :1055:23]
    loops_0_lda_started <= ~_GEN_15 & (_GEN_7 | loops_0_lda_started);	// @[LoopMatmul.scala:723:16, :727:17, :761:18, :860:71, :928:26, :929:33, :930:37, :1049:57, :1055:23]
    loops_0_ldb_started <= ~_GEN_15 & (_T_22 & ~loop_requesting_ldB_id | loops_0_ldb_started);	// @[Decoupled.scala:51:35, LoopMatmul.scala:723:16, :728:17, :761:18, :860:71, :933:35, :947:26, :948:33, :949:37, :1049:57, :1055:23]
    loops_0_ex_started <= ~_GEN_15 & (_GEN_11 | loops_0_ex_started);	// @[LoopMatmul.scala:723:16, :729:16, :761:18, :860:71, :947:26, :971:25, :972:32, :973:35, :1049:57, :1055:23]
    loops_0_ldd_started <= ~_GEN_15 & (_T_25 & ~loop_requesting_ldD_id | loops_0_ldd_started);	// @[Decoupled.scala:51:35, LoopMatmul.scala:723:16, :730:17, :761:18, :860:71, :980:35, :994:26, :995:33, :996:37, :1049:57, :1055:23]
    loops_0_st_started <= ~_GEN_15 & (_GEN_13 | loops_0_st_started);	// @[LoopMatmul.scala:723:16, :731:16, :761:18, :860:71, :994:26, :1019:26, :1020:32, :1021:35, :1049:57, :1055:23]
    loops_0_lda_completed <= ~_GEN_15 & (_T_30 & ~_ldA_io_loop_id | loops_0_lda_completed);	// @[LoopMatmul.scala:723:16, :733:19, :761:18, :773:19, :860:71, :1029:{54,92}, :1030:41, :1049:57, :1055:23]
    loops_0_ldb_completed <= ~_GEN_15 & (_T_32 & ~_ldB_io_loop_id | loops_0_ldb_completed);	// @[LoopMatmul.scala:723:16, :734:19, :761:18, :774:19, :860:71, :1033:{54,92}, :1034:41, :1049:57, :1055:23]
    loops_0_ex_completed <= ~_GEN_15 & (_T_34 & ~_ex_io_loop_id | loops_0_ex_completed);	// @[LoopMatmul.scala:723:16, :735:18, :761:18, :776:18, :860:71, :1037:{52,88}, :1038:39, :1049:57, :1055:23]
    loops_0_ldd_completed <= ~_GEN_15 & (_T_36 & ~_ldD_io_loop_id | loops_0_ldd_completed);	// @[LoopMatmul.scala:723:16, :736:19, :761:18, :775:19, :860:71, :1041:{54,92}, :1042:41, :1049:57, :1055:23]
    loops_0_st_completed <= ~_GEN_15 & (_T_38 & ~_stC_io_loop_id | loops_0_st_completed);	// @[LoopMatmul.scala:723:16, :737:18, :761:18, :777:19, :860:71, :1045:{54,91}, :1046:40, :1049:57, :1055:23]
    if (_T_14 & _T_15 & loop_being_configured_id) begin	// @[LoopMatmul.scala:761:18, :769:37, :860:{33,71}, :862:38, :864:37]
      loops_1_max_k <= _cmd_io_deq_bits_cmd_rs2[47:32];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :864:56]
      loops_1_max_j <= _cmd_io_deq_bits_cmd_rs2[31:16];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :865:56]
      loops_1_max_i <= _cmd_io_deq_bits_cmd_rs2[15:0];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :866:56]
      loops_1_pad_k <= _cmd_io_deq_bits_cmd_rs1[47:32];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :868:56]
      loops_1_pad_j <= _cmd_io_deq_bits_cmd_rs1[31:16];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :869:56]
      loops_1_pad_i <= _cmd_io_deq_bits_cmd_rs1[15:0];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :870:56]
    end
    if (~_T_14 | _T_15 | ~(_T_16 & loop_being_configured_id)) begin	// @[LoopMatmul.scala:761:18, :769:37, :860:{33,71}, :862:38, :874:43]
    end
    else begin	// @[LoopMatmul.scala:761:18, :860:71, :862:38]
      loops_1_a_dram_addr <= _cmd_io_deq_bits_cmd_rs1[39:0];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :874:43]
      loops_1_b_dram_addr <= _cmd_io_deq_bits_cmd_rs2[39:0];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :875:43]
    end
    if (~_T_14 | _GEN_1 | ~(_T_17 & loop_being_configured_id)) begin	// @[LoopMatmul.scala:761:18, :769:37, :860:{33,71}, :862:38, :879:43]
    end
    else begin	// @[LoopMatmul.scala:761:18, :860:71, :862:38]
      loops_1_d_dram_addr <= _cmd_io_deq_bits_cmd_rs1[39:0];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :874:43]
      loops_1_c_dram_addr <= _cmd_io_deq_bits_cmd_rs2[39:0];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :875:43]
    end
    if (~_T_14 | _GEN_2 | ~(_T_18 & loop_being_configured_id)) begin	// @[LoopMatmul.scala:761:18, :769:37, :860:{33,71}, :862:38, :884:45]
    end
    else begin	// @[LoopMatmul.scala:761:18, :860:71, :862:38]
      loops_1_a_dram_stride <= _cmd_io_deq_bits_cmd_rs1[39:0];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :874:43]
      loops_1_b_dram_stride <= _cmd_io_deq_bits_cmd_rs2[39:0];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :875:43]
    end
    if (~_T_14 | _GEN_3 | ~(_T_19 & loop_being_configured_id)) begin	// @[LoopMatmul.scala:761:18, :769:37, :860:{33,71}, :862:38, :889:45]
    end
    else begin	// @[LoopMatmul.scala:761:18, :860:71, :862:38]
      loops_1_d_dram_stride <= _cmd_io_deq_bits_cmd_rs1[39:0];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :874:43]
      loops_1_c_dram_stride <= _cmd_io_deq_bits_cmd_rs2[39:0];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :875:43]
    end
    if (~_T_14 | _GEN_5 | ~_GEN_6) begin	// @[LoopMatmul.scala:761:18, :860:{33,71}, :862:38, :894:45]
    end
    else begin	// @[LoopMatmul.scala:761:18, :860:71, :862:38]
      loops_1_a_transpose <= _cmd_io_deq_bits_cmd_rs2[0];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :899:62]
      loops_1_b_transpose <= _cmd_io_deq_bits_cmd_rs2[1];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :900:62]
      loops_1_act <= _cmd_io_deq_bits_cmd_rs1[10:8];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :897:54]
      loops_1_low_d <= _cmd_io_deq_bits_cmd_rs1[2];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :896:56]
      loops_1_full_c <= _cmd_io_deq_bits_cmd_rs1[1];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :895:57]
      loops_1_ex_accumulate <= _cmd_io_deq_bits_cmd_rs1[0];	// @[Decoupled.scala:375:21, LoopMatmul.scala:761:18, :894:64]
    end
    loops_1_configured <= ~_GEN_16 & (_T_14 & ~_GEN_5 & _GEN_6 | loops_1_configured);	// @[LoopMatmul.scala:723:16, :761:18, :860:{33,71}, :862:38, :894:45, :1049:57, :1055:23]
    loops_1_running <= ~_GEN_16 & (_GEN_14 | (_T_25 ? loop_requesting_ldD_id | _GEN_12 | _GEN_10 : _GEN_12 | _GEN_10));	// @[Decoupled.scala:51:35, LoopMatmul.scala:723:16, :725:13, :761:18, :860:71, :928:26, :947:26, :948:33, :971:25, :972:32, :980:35, :994:26, :995:33, :1019:26, :1020:32, :1049:57, :1055:23]
    loops_1_lda_started <= ~_GEN_16 & (_GEN_8 | loops_1_lda_started);	// @[LoopMatmul.scala:723:16, :727:17, :761:18, :860:71, :928:26, :929:33, :930:37, :1049:57, :1055:23]
    loops_1_ldb_started <= ~_GEN_16 & (_T_22 & loop_requesting_ldB_id | loops_1_ldb_started);	// @[Decoupled.scala:51:35, LoopMatmul.scala:723:16, :728:17, :761:18, :860:71, :933:35, :947:26, :949:37, :1049:57, :1055:23]
    loops_1_ex_started <= ~_GEN_16 & (_GEN_12 | loops_1_ex_started);	// @[LoopMatmul.scala:723:16, :729:16, :761:18, :860:71, :947:26, :971:25, :972:32, :973:35, :1049:57, :1055:23]
    loops_1_ldd_started <= ~_GEN_16 & (_T_25 & loop_requesting_ldD_id | loops_1_ldd_started);	// @[Decoupled.scala:51:35, LoopMatmul.scala:723:16, :730:17, :761:18, :860:71, :980:35, :994:26, :996:37, :1049:57, :1055:23]
    loops_1_st_started <= ~_GEN_16 & (_GEN_14 | loops_1_st_started);	// @[LoopMatmul.scala:723:16, :731:16, :761:18, :860:71, :994:26, :1019:26, :1020:32, :1021:35, :1049:57, :1055:23]
    loops_1_lda_completed <= ~_GEN_16 & (_T_30 & _ldA_io_loop_id | loops_1_lda_completed);	// @[LoopMatmul.scala:723:16, :733:19, :761:18, :773:19, :860:71, :1029:{54,92}, :1030:41, :1049:57, :1055:23]
    loops_1_ldb_completed <= ~_GEN_16 & (_T_32 & _ldB_io_loop_id | loops_1_ldb_completed);	// @[LoopMatmul.scala:723:16, :734:19, :761:18, :774:19, :860:71, :1033:{54,92}, :1034:41, :1049:57, :1055:23]
    loops_1_ex_completed <= ~_GEN_16 & (_T_34 & _ex_io_loop_id | loops_1_ex_completed);	// @[LoopMatmul.scala:723:16, :735:18, :761:18, :776:18, :860:71, :1037:{52,88}, :1038:39, :1049:57, :1055:23]
    loops_1_ldd_completed <= ~_GEN_16 & (_T_36 & _ldD_io_loop_id | loops_1_ldd_completed);	// @[LoopMatmul.scala:723:16, :736:19, :761:18, :775:19, :860:71, :1041:{54,92}, :1042:41, :1049:57, :1055:23]
    loops_1_st_completed <= ~_GEN_16 & (_T_38 & _stC_io_loop_id | loops_1_st_completed);	// @[LoopMatmul.scala:723:16, :737:18, :761:18, :777:19, :860:71, :1045:{54,91}, :1046:40, :1049:57, :1055:23]
    head_loop_id <= _T_43 ^ head_loop_id;	// @[LoopMatmul.scala:762:25, :1049:{27,57}, :1051:18]
    if (reset) begin
      ld_utilization <= 4'h0;	// @[LoopMatmul.scala:808:31]
      st_utilization <= 3'h0;	// @[LoopMatmul.scala:809:31]
      ex_utilization <= 5'h0;	// @[LoopMatmul.scala:800:19, :810:31]
      loops_configured <= 16'h0;	// @[LoopMatmul.scala:856:33]
      ld_d_addr_start <= 10'h0;	// @[LoopMatmul.scala:910:32]
      ex_c_addr_start <= 10'h0;	// @[LoopMatmul.scala:910:32, :911:32]
      st_c_addr_start <= 10'h0;	// @[LoopMatmul.scala:910:32, :912:32]
    end
    else begin
      ld_utilization <= ld_utilization + {3'h0, _ldab_arb_io_inA_ready & _ldA_io_cmd_valid | _ldab_arb_io_inB_ready & _ldB_io_cmd_valid | _arb_io_in_2_ready & _ldD_io_cmd_valid} - io_ld_completed[3:0];	// @[Decoupled.scala:51:35, LoopMatmul.scala:773:19, :774:19, :775:19, :785:24, :800:19, :808:31, :809:31, :812:{36,75,95}]
      st_utilization <= st_utilization + {2'h0, _arb_io_in_0_ready & _stC_io_cmd_valid} - io_st_completed[2:0];	// @[Decoupled.scala:51:35, LoopMatmul.scala:777:19, :800:19, :809:31, :812:95, :813:{36,55}]
      ex_utilization <= ex_utilization + {4'h0, _arb_io_in_1_ready & _ex_io_cmd_valid} - io_ex_completed[4:0];	// @[Decoupled.scala:51:35, LoopMatmul.scala:776:18, :800:19, :808:31, :810:31, :814:{36,54}]
      if (~_T_14 | _GEN_5 | ~is_loop_run_cmd) begin	// @[LoopMatmul.scala:761:18, :821:49, :856:33, :860:{33,71}, :862:38]
      end
      else	// @[LoopMatmul.scala:856:33, :860:71, :862:38]
        loops_configured <= loops_configured + 16'h1;	// @[LoopMatmul.scala:856:33, :904:46]
      if (_T_25 & (|(loop_requesting_ldD_id ? loops_1_c_dram_addr : loops_0_c_dram_addr))) begin	// @[Decoupled.scala:51:35, LoopMatmul.scala:761:18, :910:32, :980:35, :982:25, :994:26, :998:{43,52}, :999:23]
        if (_ld_d_addr_start_T_3[10])	// @[Util.scala:41:15, :43:17]
          ld_d_addr_start <= 10'h0;	// @[LoopMatmul.scala:910:32]
        else	// @[Util.scala:43:17]
          ld_d_addr_start <= _ld_d_addr_start_T_3[9:0];	// @[LoopMatmul.scala:910:32, Util.scala:41:15]
      end
      if (_T_23 & (|(loop_requesting_ex_id ? loops_1_c_dram_addr : loops_0_c_dram_addr))) begin	// @[Decoupled.scala:51:35, LoopMatmul.scala:761:18, :911:32, :952:34, :954:24, :971:25, :975:{42,51}, :976:23]
        if (_ex_c_addr_start_T_3[10])	// @[Util.scala:41:15, :43:17]
          ex_c_addr_start <= 10'h0;	// @[LoopMatmul.scala:910:32, :911:32]
        else	// @[Util.scala:43:17]
          ex_c_addr_start <= _ex_c_addr_start_T_3[9:0];	// @[LoopMatmul.scala:911:32, Util.scala:41:15]
      end
      if (_T_27 & (|_GEN_0)) begin	// @[Decoupled.scala:51:35, LoopMatmul.scala:912:32, :1005:25, :1019:26, :1023:{42,51}, :1024:23]
        if (_st_c_addr_start_T_3[10])	// @[Util.scala:41:15, :43:17]
          st_c_addr_start <= 10'h0;	// @[LoopMatmul.scala:910:32, :912:32]
        else	// @[Util.scala:43:17]
          st_c_addr_start <= _st_c_addr_start_T_3[9:0];	// @[LoopMatmul.scala:912:32, Util.scala:41:15]
      end
    end
  end // always @(posedge)
  `ifndef SYNTHESIS
    always @(posedge clock) begin	// @[LoopMatmul.scala:816:9]
      if (~reset & {2'h0, ld_utilization} < io_ld_completed) begin	// @[LoopMatmul.scala:808:31, :812:95, :816:{9,25}]
        if (`ASSERT_VERBOSE_COND_)	// @[LoopMatmul.scala:816:9]
          $error("Assertion failed: ld utilization underflow\n    at LoopMatmul.scala:816 assert(ld_utilization >= io.ld_completed, \"ld utilization underflow\")\n");	// @[LoopMatmul.scala:816:9]
        if (`STOP_COND_)	// @[LoopMatmul.scala:816:9]
          $fatal;	// @[LoopMatmul.scala:816:9]
      end
      if (~reset & {3'h0, st_utilization} < io_st_completed) begin	// @[LoopMatmul.scala:809:31, :817:{9,25}]
        if (`ASSERT_VERBOSE_COND_)	// @[LoopMatmul.scala:817:9]
          $error("Assertion failed: st utilization underflow\n    at LoopMatmul.scala:817 assert(st_utilization >= io.st_completed, \"st utilization underflow\")\n");	// @[LoopMatmul.scala:817:9]
        if (`STOP_COND_)	// @[LoopMatmul.scala:817:9]
          $fatal;	// @[LoopMatmul.scala:817:9]
      end
      if (~reset & {1'h0, ex_utilization} < io_ex_completed) begin	// @[LoopMatmul.scala:810:31, :814:36, :818:{9,25}]
        if (`ASSERT_VERBOSE_COND_)	// @[LoopMatmul.scala:818:9]
          $error("Assertion failed: ex utilization underflow\n    at LoopMatmul.scala:818 assert(ex_utilization >= io.ex_completed, \"ex utilization underflow\")\n");	// @[LoopMatmul.scala:818:9]
        if (`STOP_COND_)	// @[LoopMatmul.scala:818:9]
          $fatal;	// @[LoopMatmul.scala:818:9]
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    logic [31:0] _RANDOM_14;
    logic [31:0] _RANDOM_15;
    logic [31:0] _RANDOM_16;
    logic [31:0] _RANDOM_17;
    logic [31:0] _RANDOM_18;
    logic [31:0] _RANDOM_19;
    logic [31:0] _RANDOM_20;
    logic [31:0] _RANDOM_21;
    logic [31:0] _RANDOM_22;
    logic [31:0] _RANDOM_23;
    logic [31:0] _RANDOM_24;
    logic [31:0] _RANDOM_25;
    logic [31:0] _RANDOM_26;
    logic [31:0] _RANDOM_27;
    logic [31:0] _RANDOM_28;
    logic [31:0] _RANDOM_29;
    logic [31:0] _RANDOM_30;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        _RANDOM_14 = `RANDOM;
        _RANDOM_15 = `RANDOM;
        _RANDOM_16 = `RANDOM;
        _RANDOM_17 = `RANDOM;
        _RANDOM_18 = `RANDOM;
        _RANDOM_19 = `RANDOM;
        _RANDOM_20 = `RANDOM;
        _RANDOM_21 = `RANDOM;
        _RANDOM_22 = `RANDOM;
        _RANDOM_23 = `RANDOM;
        _RANDOM_24 = `RANDOM;
        _RANDOM_25 = `RANDOM;
        _RANDOM_26 = `RANDOM;
        _RANDOM_27 = `RANDOM;
        _RANDOM_28 = `RANDOM;
        _RANDOM_29 = `RANDOM;
        _RANDOM_30 = `RANDOM;
        loops_0_max_k = _RANDOM_0[15:0];	// @[LoopMatmul.scala:761:18]
        loops_0_max_j = _RANDOM_0[31:16];	// @[LoopMatmul.scala:761:18]
        loops_0_max_i = _RANDOM_1[15:0];	// @[LoopMatmul.scala:761:18]
        loops_0_pad_k = _RANDOM_1[31:16];	// @[LoopMatmul.scala:761:18]
        loops_0_pad_j = _RANDOM_2[15:0];	// @[LoopMatmul.scala:761:18]
        loops_0_pad_i = _RANDOM_2[31:16];	// @[LoopMatmul.scala:761:18]
        loops_0_a_dram_addr = {_RANDOM_3, _RANDOM_4[7:0]};	// @[LoopMatmul.scala:761:18]
        loops_0_b_dram_addr = {_RANDOM_4[31:8], _RANDOM_5[15:0]};	// @[LoopMatmul.scala:761:18]
        loops_0_d_dram_addr = {_RANDOM_5[31:16], _RANDOM_6[23:0]};	// @[LoopMatmul.scala:761:18]
        loops_0_c_dram_addr = {_RANDOM_6[31:24], _RANDOM_7};	// @[LoopMatmul.scala:761:18]
        loops_0_a_dram_stride = {_RANDOM_8, _RANDOM_9[7:0]};	// @[LoopMatmul.scala:761:18]
        loops_0_b_dram_stride = {_RANDOM_9[31:8], _RANDOM_10[15:0]};	// @[LoopMatmul.scala:761:18]
        loops_0_d_dram_stride = {_RANDOM_10[31:16], _RANDOM_11[23:0]};	// @[LoopMatmul.scala:761:18]
        loops_0_c_dram_stride = {_RANDOM_11[31:24], _RANDOM_12};	// @[LoopMatmul.scala:761:18]
        loops_0_a_transpose = _RANDOM_13[0];	// @[LoopMatmul.scala:761:18]
        loops_0_b_transpose = _RANDOM_13[1];	// @[LoopMatmul.scala:761:18]
        loops_0_act = _RANDOM_13[4:2];	// @[LoopMatmul.scala:761:18]
        loops_0_low_d = _RANDOM_13[5];	// @[LoopMatmul.scala:761:18]
        loops_0_full_c = _RANDOM_13[6];	// @[LoopMatmul.scala:761:18]
        loops_0_ex_accumulate = _RANDOM_13[7];	// @[LoopMatmul.scala:761:18]
        loops_0_configured = _RANDOM_13[8];	// @[LoopMatmul.scala:761:18]
        loops_0_running = _RANDOM_13[9];	// @[LoopMatmul.scala:761:18]
        loops_0_lda_started = _RANDOM_13[10];	// @[LoopMatmul.scala:761:18]
        loops_0_ldb_started = _RANDOM_13[11];	// @[LoopMatmul.scala:761:18]
        loops_0_ex_started = _RANDOM_13[12];	// @[LoopMatmul.scala:761:18]
        loops_0_ldd_started = _RANDOM_13[13];	// @[LoopMatmul.scala:761:18]
        loops_0_st_started = _RANDOM_13[14];	// @[LoopMatmul.scala:761:18]
        loops_0_lda_completed = _RANDOM_13[15];	// @[LoopMatmul.scala:761:18]
        loops_0_ldb_completed = _RANDOM_13[16];	// @[LoopMatmul.scala:761:18]
        loops_0_ex_completed = _RANDOM_13[17];	// @[LoopMatmul.scala:761:18]
        loops_0_ldd_completed = _RANDOM_13[18];	// @[LoopMatmul.scala:761:18]
        loops_0_st_completed = _RANDOM_13[19];	// @[LoopMatmul.scala:761:18]
        loops_1_max_k = {_RANDOM_14[31:17], _RANDOM_15[0]};	// @[LoopMatmul.scala:761:18]
        loops_1_max_j = _RANDOM_15[16:1];	// @[LoopMatmul.scala:761:18]
        loops_1_max_i = {_RANDOM_15[31:17], _RANDOM_16[0]};	// @[LoopMatmul.scala:761:18]
        loops_1_pad_k = _RANDOM_16[16:1];	// @[LoopMatmul.scala:761:18]
        loops_1_pad_j = {_RANDOM_16[31:17], _RANDOM_17[0]};	// @[LoopMatmul.scala:761:18]
        loops_1_pad_i = _RANDOM_17[16:1];	// @[LoopMatmul.scala:761:18]
        loops_1_a_dram_addr = {_RANDOM_17[31:17], _RANDOM_18[24:0]};	// @[LoopMatmul.scala:761:18]
        loops_1_b_dram_addr = {_RANDOM_18[31:25], _RANDOM_19, _RANDOM_20[0]};	// @[LoopMatmul.scala:761:18]
        loops_1_d_dram_addr = {_RANDOM_20[31:1], _RANDOM_21[8:0]};	// @[LoopMatmul.scala:761:18]
        loops_1_c_dram_addr = {_RANDOM_21[31:9], _RANDOM_22[16:0]};	// @[LoopMatmul.scala:761:18]
        loops_1_a_dram_stride = {_RANDOM_22[31:17], _RANDOM_23[24:0]};	// @[LoopMatmul.scala:761:18]
        loops_1_b_dram_stride = {_RANDOM_23[31:25], _RANDOM_24, _RANDOM_25[0]};	// @[LoopMatmul.scala:761:18]
        loops_1_d_dram_stride = {_RANDOM_25[31:1], _RANDOM_26[8:0]};	// @[LoopMatmul.scala:761:18]
        loops_1_c_dram_stride = {_RANDOM_26[31:9], _RANDOM_27[16:0]};	// @[LoopMatmul.scala:761:18]
        loops_1_a_transpose = _RANDOM_27[17];	// @[LoopMatmul.scala:761:18]
        loops_1_b_transpose = _RANDOM_27[18];	// @[LoopMatmul.scala:761:18]
        loops_1_act = _RANDOM_27[21:19];	// @[LoopMatmul.scala:761:18]
        loops_1_low_d = _RANDOM_27[22];	// @[LoopMatmul.scala:761:18]
        loops_1_full_c = _RANDOM_27[23];	// @[LoopMatmul.scala:761:18]
        loops_1_ex_accumulate = _RANDOM_27[24];	// @[LoopMatmul.scala:761:18]
        loops_1_configured = _RANDOM_27[25];	// @[LoopMatmul.scala:761:18]
        loops_1_running = _RANDOM_27[26];	// @[LoopMatmul.scala:761:18]
        loops_1_lda_started = _RANDOM_27[27];	// @[LoopMatmul.scala:761:18]
        loops_1_ldb_started = _RANDOM_27[28];	// @[LoopMatmul.scala:761:18]
        loops_1_ex_started = _RANDOM_27[29];	// @[LoopMatmul.scala:761:18]
        loops_1_ldd_started = _RANDOM_27[30];	// @[LoopMatmul.scala:761:18]
        loops_1_st_started = _RANDOM_27[31];	// @[LoopMatmul.scala:761:18]
        loops_1_lda_completed = _RANDOM_28[0];	// @[LoopMatmul.scala:761:18]
        loops_1_ldb_completed = _RANDOM_28[1];	// @[LoopMatmul.scala:761:18]
        loops_1_ex_completed = _RANDOM_28[2];	// @[LoopMatmul.scala:761:18]
        loops_1_ldd_completed = _RANDOM_28[3];	// @[LoopMatmul.scala:761:18]
        loops_1_st_completed = _RANDOM_28[4];	// @[LoopMatmul.scala:761:18]
        head_loop_id = _RANDOM_29[2];	// @[LoopMatmul.scala:762:25]
        ld_utilization = _RANDOM_29[6:3];	// @[LoopMatmul.scala:762:25, :808:31]
        st_utilization = _RANDOM_29[9:7];	// @[LoopMatmul.scala:762:25, :809:31]
        ex_utilization = _RANDOM_29[14:10];	// @[LoopMatmul.scala:762:25, :810:31]
        loops_configured = _RANDOM_29[30:15];	// @[LoopMatmul.scala:762:25, :856:33]
        ld_d_addr_start = {_RANDOM_29[31], _RANDOM_30[8:0]};	// @[LoopMatmul.scala:762:25, :910:32]
        ex_c_addr_start = _RANDOM_30[18:9];	// @[LoopMatmul.scala:910:32, :911:32]
        st_c_addr_start = _RANDOM_30[28:19];	// @[LoopMatmul.scala:910:32, :912:32]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  LoopMatmulLdA ldA (	// @[LoopMatmul.scala:773:19]
    .clock                   (clock),
    .reset                   (reset),
    .io_req_valid            (_ldA_io_req_valid_T_1),	// @[LoopMatmul.scala:926:56]
    .io_req_bits_max_i       (loop_requesting_ldA_id ? loops_1_max_i : loops_0_max_i),	// @[LoopMatmul.scala:761:18, :914:35, :916:25]
    .io_req_bits_max_k       (loop_requesting_ldA_id ? loops_1_max_k : loops_0_max_k),	// @[LoopMatmul.scala:761:18, :914:35, :916:25]
    .io_req_bits_pad_i       (loop_requesting_ldA_id ? loops_1_pad_i[3:0] : loops_0_pad_i[3:0]),	// @[LoopMatmul.scala:761:18, :914:35, :916:25]
    .io_req_bits_pad_k       (loop_requesting_ldA_id ? loops_1_pad_k[3:0] : loops_0_pad_k[3:0]),	// @[LoopMatmul.scala:761:18, :914:35, :916:25]
    .io_req_bits_dram_addr   (loop_requesting_ldA_id ? loops_1_a_dram_addr : loops_0_a_dram_addr),	// @[LoopMatmul.scala:761:18, :914:35, :916:25]
    .io_req_bits_dram_stride (loop_requesting_ldA_id ? loops_1_a_dram_stride : loops_0_a_dram_stride),	// @[LoopMatmul.scala:761:18, :914:35, :916:25]
    .io_req_bits_transpose   (loop_requesting_ldA_id ? loops_1_a_transpose : loops_0_a_transpose),	// @[LoopMatmul.scala:761:18, :914:35, :916:25]
    .io_req_bits_addr_start  ({loop_requesting_ldA_id, 13'h0}),	// @[LoopMatmul.scala:914:35, :916:25]
    .io_req_bits_loop_id     (loop_requesting_ldA_id),	// @[LoopMatmul.scala:914:35]
    .io_cmd_ready            (_ldab_arb_io_inA_ready),	// @[LoopMatmul.scala:785:24]
    .io_rob_overloaded       (ld_utilization[3]),	// @[LoopMatmul.scala:808:31, :836:43]
    .io_req_ready            (_ldA_io_req_ready),
    .io_cmd_valid            (_ldA_io_cmd_valid),
    .io_cmd_bits_rs1         (_ldA_io_cmd_bits_rs1),
    .io_cmd_bits_rs2         (_ldA_io_cmd_bits_rs2),
    .io_i                    (_ldA_io_i),
    .io_k                    (_ldA_io_k),
    .io_idle                 (_ldA_io_idle),
    .io_loop_id              (_ldA_io_loop_id)
  );
  LoopMatmulLdB ldB (	// @[LoopMatmul.scala:774:19]
    .clock                   (clock),
    .reset                   (reset),
    .io_req_valid            (_ldB_io_req_valid_T_1),	// @[LoopMatmul.scala:945:56]
    .io_req_bits_max_k       (loop_requesting_ldB_id ? loops_1_max_k : loops_0_max_k),	// @[LoopMatmul.scala:761:18, :933:35, :935:25]
    .io_req_bits_max_j       (loop_requesting_ldB_id ? loops_1_max_j : loops_0_max_j),	// @[LoopMatmul.scala:761:18, :933:35, :935:25]
    .io_req_bits_pad_k       (loop_requesting_ldB_id ? loops_1_pad_k[3:0] : loops_0_pad_k[3:0]),	// @[LoopMatmul.scala:761:18, :933:35, :935:25]
    .io_req_bits_pad_j       (loop_requesting_ldB_id ? loops_1_pad_j[3:0] : loops_0_pad_j[3:0]),	// @[LoopMatmul.scala:761:18, :933:35, :935:25]
    .io_req_bits_dram_addr   (loop_requesting_ldB_id ? loops_1_b_dram_addr : loops_0_b_dram_addr),	// @[LoopMatmul.scala:761:18, :933:35, :935:25]
    .io_req_bits_dram_stride (loop_requesting_ldB_id ? loops_1_b_dram_stride : loops_0_b_dram_stride),	// @[LoopMatmul.scala:761:18, :933:35, :935:25]
    .io_req_bits_transpose   (loop_requesting_ldB_id ? loops_1_b_transpose : loops_0_b_transpose),	// @[LoopMatmul.scala:761:18, :933:35, :935:25]
    .io_req_bits_addr_end    (loop_requesting_ldB_id ? 15'h4000 : 15'h2000),	// @[LoopMatmul.scala:933:35, :935:25, :1059:20]
    .io_req_bits_loop_id     (loop_requesting_ldB_id),	// @[LoopMatmul.scala:933:35]
    .io_cmd_ready            (_ldab_arb_io_inB_ready),	// @[LoopMatmul.scala:785:24]
    .io_rob_overloaded       (ld_utilization[3]),	// @[LoopMatmul.scala:808:31, :836:43]
    .io_req_ready            (_ldB_io_req_ready),
    .io_cmd_valid            (_ldB_io_cmd_valid),
    .io_cmd_bits_rs1         (_ldB_io_cmd_bits_rs1),
    .io_cmd_bits_rs2         (_ldB_io_cmd_bits_rs2),
    .io_k                    (_ldB_io_k),
    .io_j                    (_ldB_io_j),
    .io_idle                 (_ldB_io_idle),
    .io_loop_id              (_ldB_io_loop_id)
  );
  LoopMatmulLdD ldD (	// @[LoopMatmul.scala:775:19]
    .clock                   (clock),
    .reset                   (reset),
    .io_req_valid            (_ldD_io_req_valid_T_1),	// @[LoopMatmul.scala:992:56]
    .io_req_bits_max_j       (loop_requesting_ldD_id ? loops_1_max_j : loops_0_max_j),	// @[LoopMatmul.scala:761:18, :980:35, :982:25]
    .io_req_bits_max_i       (loop_requesting_ldD_id ? loops_1_max_i : loops_0_max_i),	// @[LoopMatmul.scala:761:18, :980:35, :982:25]
    .io_req_bits_pad_j       (loop_requesting_ldD_id ? loops_1_pad_j[3:0] : loops_0_pad_j[3:0]),	// @[LoopMatmul.scala:761:18, :980:35, :982:25]
    .io_req_bits_pad_i       (loop_requesting_ldD_id ? loops_1_pad_i[3:0] : loops_0_pad_i[3:0]),	// @[LoopMatmul.scala:761:18, :980:35, :982:25]
    .io_req_bits_dram_addr   (loop_requesting_ldD_id ? loops_1_d_dram_addr : loops_0_d_dram_addr),	// @[LoopMatmul.scala:761:18, :980:35, :982:25]
    .io_req_bits_dram_stride (loop_requesting_ldD_id ? loops_1_d_dram_stride : loops_0_d_dram_stride),	// @[LoopMatmul.scala:761:18, :980:35, :982:25]
    .io_req_bits_low_d       (loop_requesting_ldD_id ? loops_1_low_d : loops_0_low_d),	// @[LoopMatmul.scala:761:18, :980:35, :982:25]
    .io_req_bits_addr_start  (ld_d_addr_start),	// @[LoopMatmul.scala:910:32]
    .io_req_bits_loop_id     (loop_requesting_ldD_id),	// @[LoopMatmul.scala:980:35]
    .io_cmd_ready            (_arb_io_in_2_ready),	// @[LoopMatmul.scala:800:19]
    .io_rob_overloaded       (ld_utilization[3]),	// @[LoopMatmul.scala:808:31, :836:43]
    .io_req_ready            (_ldD_io_req_ready),
    .io_cmd_valid            (_ldD_io_cmd_valid),
    .io_cmd_bits_rs1         (_ldD_io_cmd_bits_rs1),
    .io_cmd_bits_rs2         (_ldD_io_cmd_bits_rs2),
    .io_idle                 (_ldD_io_idle),
    .io_loop_id              (_ldD_io_loop_id)
  );
  LoopMatmulExecute ex (	// @[LoopMatmul.scala:776:18]
    .clock                    (clock),
    .reset                    (reset),
    .io_req_valid             (_ex_io_req_valid_T_4),	// @[LoopMatmul.scala:969:70]
    .io_req_bits_max_j        (loop_requesting_ex_id ? loops_1_max_j : loops_0_max_j),	// @[LoopMatmul.scala:761:18, :952:34, :954:24]
    .io_req_bits_max_k        (loop_requesting_ex_id ? loops_1_max_k : loops_0_max_k),	// @[LoopMatmul.scala:761:18, :952:34, :954:24]
    .io_req_bits_max_i        (loop_requesting_ex_id ? loops_1_max_i : loops_0_max_i),	// @[LoopMatmul.scala:761:18, :952:34, :954:24]
    .io_req_bits_pad_j        (loop_requesting_ex_id ? loops_1_pad_j[3:0] : loops_0_pad_j[3:0]),	// @[LoopMatmul.scala:761:18, :952:34, :954:24]
    .io_req_bits_pad_k        (loop_requesting_ex_id ? loops_1_pad_k[3:0] : loops_0_pad_k[3:0]),	// @[LoopMatmul.scala:761:18, :952:34, :954:24]
    .io_req_bits_pad_i        (loop_requesting_ex_id ? loops_1_pad_i[3:0] : loops_0_pad_i[3:0]),	// @[LoopMatmul.scala:761:18, :952:34, :954:24]
    .io_req_bits_a_tranpose   (loop_requesting_ex_id ? loops_1_a_transpose : loops_0_a_transpose),	// @[LoopMatmul.scala:761:18, :952:34, :954:24]
    .io_req_bits_b_tranpose   (loop_requesting_ex_id ? loops_1_b_transpose : loops_0_b_transpose),	// @[LoopMatmul.scala:761:18, :952:34, :954:24]
    .io_req_bits_accumulate   (loop_requesting_ex_id ? loops_1_ex_accumulate : loops_0_ex_accumulate),	// @[LoopMatmul.scala:761:18, :952:34, :954:24]
    .io_req_bits_a_addr_start ({loop_requesting_ex_id, 13'h0}),	// @[LoopMatmul.scala:916:25, :952:34, :954:24]
    .io_req_bits_b_addr_end   (loop_requesting_ex_id ? 15'h4000 : 15'h2000),	// @[LoopMatmul.scala:952:34, :954:24, :1059:20]
    .io_req_bits_c_addr_start (ex_c_addr_start),	// @[LoopMatmul.scala:911:32]
    .io_req_bits_loop_id      (loop_requesting_ex_id),	// @[LoopMatmul.scala:952:34]
    .io_cmd_ready             (_arb_io_in_1_ready),	// @[LoopMatmul.scala:800:19]
    .io_ld_ka                 (_ldA_io_k),	// @[LoopMatmul.scala:773:19]
    .io_ld_kb                 (_ldB_io_k),	// @[LoopMatmul.scala:774:19]
    .io_ld_j                  (_ldB_io_j),	// @[LoopMatmul.scala:774:19]
    .io_ld_i                  (_ldA_io_i),	// @[LoopMatmul.scala:773:19]
    .io_lda_completed         (_ldA_io_loop_id != _ex_io_loop_id | _ldA_io_idle),	// @[LoopMatmul.scala:773:19, :776:18, :843:{42,61}]
    .io_ldb_completed         (_ldB_io_loop_id != _ex_io_loop_id | _ldB_io_idle),	// @[LoopMatmul.scala:774:19, :776:18, :844:{42,61}]
    .io_ldd_completed         (_ldD_io_loop_id != _ex_io_loop_id | _ldD_io_idle),	// @[LoopMatmul.scala:775:19, :776:18, :845:{42,61}]
    .io_rob_overloaded        (ex_utilization[4]),	// @[LoopMatmul.scala:810:31, :838:42]
    .io_req_ready             (_ex_io_req_ready),
    .io_cmd_valid             (_ex_io_cmd_valid),
    .io_cmd_bits_inst_funct   (_ex_io_cmd_bits_inst_funct),
    .io_cmd_bits_rs1          (_ex_io_cmd_bits_rs1),
    .io_cmd_bits_rs2          (_ex_io_cmd_bits_rs2),
    .io_k                     (_ex_io_k),
    .io_j                     (_ex_io_j),
    .io_i                     (_ex_io_i),
    .io_idle                  (_ex_io_idle),
    .io_loop_id               (_ex_io_loop_id)
  );
  LoopMatmulStC stC (	// @[LoopMatmul.scala:777:19]
    .clock                   (clock),
    .reset                   (reset),
    .io_req_valid            (_stC_io_req_valid_T_2),	// @[LoopMatmul.scala:1017:87]
    .io_req_bits_max_k       (loop_requesting_st_id ? loops_1_max_k : loops_0_max_k),	// @[LoopMatmul.scala:761:18, :1003:34, :1005:25]
    .io_req_bits_max_j       (loop_requesting_st_id ? loops_1_max_j : loops_0_max_j),	// @[LoopMatmul.scala:761:18, :1003:34, :1005:25]
    .io_req_bits_max_i       (loop_requesting_st_id ? loops_1_max_i : loops_0_max_i),	// @[LoopMatmul.scala:761:18, :1003:34, :1005:25]
    .io_req_bits_pad_j       (loop_requesting_st_id ? loops_1_pad_j[3:0] : loops_0_pad_j[3:0]),	// @[LoopMatmul.scala:761:18, :1003:34, :1005:25]
    .io_req_bits_pad_i       (loop_requesting_st_id ? loops_1_pad_i[3:0] : loops_0_pad_i[3:0]),	// @[LoopMatmul.scala:761:18, :1003:34, :1005:25]
    .io_req_bits_dram_addr   (_GEN_0),	// @[LoopMatmul.scala:1005:25]
    .io_req_bits_dram_stride (loop_requesting_st_id ? loops_1_c_dram_stride : loops_0_c_dram_stride),	// @[LoopMatmul.scala:761:18, :1003:34, :1005:25]
    .io_req_bits_full_c      (loop_requesting_st_id ? loops_1_full_c : loops_0_full_c),	// @[LoopMatmul.scala:761:18, :1003:34, :1005:25]
    .io_req_bits_act         (loop_requesting_st_id ? loops_1_act : loops_0_act),	// @[LoopMatmul.scala:761:18, :1003:34, :1005:25]
    .io_req_bits_addr_start  (st_c_addr_start),	// @[LoopMatmul.scala:912:32]
    .io_req_bits_loop_id     (loop_requesting_st_id),	// @[LoopMatmul.scala:1003:34]
    .io_cmd_ready            (_arb_io_in_0_ready),	// @[LoopMatmul.scala:800:19]
    .io_ex_k                 (_ex_io_k),	// @[LoopMatmul.scala:776:18]
    .io_ex_j                 (_ex_io_j),	// @[LoopMatmul.scala:776:18]
    .io_ex_i                 (_ex_io_i),	// @[LoopMatmul.scala:776:18]
    .io_ex_completed         (_ex_io_loop_id != _stC_io_loop_id | _ex_io_idle),	// @[LoopMatmul.scala:776:18, :777:19, :851:{41,61}]
    .io_rob_overloaded       (st_utilization[2]),	// @[LoopMatmul.scala:809:31, :840:43]
    .io_req_ready            (_stC_io_req_ready),
    .io_cmd_valid            (_stC_io_cmd_valid),
    .io_cmd_bits_inst_funct  (_stC_io_cmd_bits_inst_funct),
    .io_cmd_bits_rs1         (_stC_io_cmd_bits_rs1),
    .io_cmd_bits_rs2         (_stC_io_cmd_bits_rs2),
    .io_idle                 (_stC_io_idle),
    .io_loop_id              (_stC_io_loop_id)
  );
  Queue_91 cmd (	// @[Decoupled.scala:375:21]
    .clock                          (clock),
    .reset                          (reset),
    .io_enq_valid                   (io_in_valid),
    .io_enq_bits_cmd_inst_funct     (io_in_bits_cmd_inst_funct),
    .io_enq_bits_cmd_inst_rs2       (io_in_bits_cmd_inst_rs2),
    .io_enq_bits_cmd_inst_rs1       (io_in_bits_cmd_inst_rs1),
    .io_enq_bits_cmd_inst_xd        (io_in_bits_cmd_inst_xd),
    .io_enq_bits_cmd_inst_xs1       (io_in_bits_cmd_inst_xs1),
    .io_enq_bits_cmd_inst_xs2       (io_in_bits_cmd_inst_xs2),
    .io_enq_bits_cmd_inst_rd        (io_in_bits_cmd_inst_rd),
    .io_enq_bits_cmd_inst_opcode    (io_in_bits_cmd_inst_opcode),
    .io_enq_bits_cmd_rs1            (io_in_bits_cmd_rs1),
    .io_enq_bits_cmd_rs2            (io_in_bits_cmd_rs2),
    .io_enq_bits_cmd_status_debug   (io_in_bits_cmd_status_debug),
    .io_enq_bits_cmd_status_cease   (io_in_bits_cmd_status_cease),
    .io_enq_bits_cmd_status_wfi     (io_in_bits_cmd_status_wfi),
    .io_enq_bits_cmd_status_isa     (io_in_bits_cmd_status_isa),
    .io_enq_bits_cmd_status_dprv    (io_in_bits_cmd_status_dprv),
    .io_enq_bits_cmd_status_dv      (io_in_bits_cmd_status_dv),
    .io_enq_bits_cmd_status_prv     (io_in_bits_cmd_status_prv),
    .io_enq_bits_cmd_status_v       (io_in_bits_cmd_status_v),
    .io_enq_bits_cmd_status_sd      (io_in_bits_cmd_status_sd),
    .io_enq_bits_cmd_status_zero2   (io_in_bits_cmd_status_zero2),
    .io_enq_bits_cmd_status_mpv     (io_in_bits_cmd_status_mpv),
    .io_enq_bits_cmd_status_gva     (io_in_bits_cmd_status_gva),
    .io_enq_bits_cmd_status_mbe     (io_in_bits_cmd_status_mbe),
    .io_enq_bits_cmd_status_sbe     (io_in_bits_cmd_status_sbe),
    .io_enq_bits_cmd_status_sxl     (io_in_bits_cmd_status_sxl),
    .io_enq_bits_cmd_status_uxl     (io_in_bits_cmd_status_uxl),
    .io_enq_bits_cmd_status_sd_rv32 (io_in_bits_cmd_status_sd_rv32),
    .io_enq_bits_cmd_status_zero1   (io_in_bits_cmd_status_zero1),
    .io_enq_bits_cmd_status_tsr     (io_in_bits_cmd_status_tsr),
    .io_enq_bits_cmd_status_tw      (io_in_bits_cmd_status_tw),
    .io_enq_bits_cmd_status_tvm     (io_in_bits_cmd_status_tvm),
    .io_enq_bits_cmd_status_mxr     (io_in_bits_cmd_status_mxr),
    .io_enq_bits_cmd_status_sum     (io_in_bits_cmd_status_sum),
    .io_enq_bits_cmd_status_mprv    (io_in_bits_cmd_status_mprv),
    .io_enq_bits_cmd_status_xs      (io_in_bits_cmd_status_xs),
    .io_enq_bits_cmd_status_fs      (io_in_bits_cmd_status_fs),
    .io_enq_bits_cmd_status_mpp     (io_in_bits_cmd_status_mpp),
    .io_enq_bits_cmd_status_vs      (io_in_bits_cmd_status_vs),
    .io_enq_bits_cmd_status_spp     (io_in_bits_cmd_status_spp),
    .io_enq_bits_cmd_status_mpie    (io_in_bits_cmd_status_mpie),
    .io_enq_bits_cmd_status_ube     (io_in_bits_cmd_status_ube),
    .io_enq_bits_cmd_status_spie    (io_in_bits_cmd_status_spie),
    .io_enq_bits_cmd_status_upie    (io_in_bits_cmd_status_upie),
    .io_enq_bits_cmd_status_mie     (io_in_bits_cmd_status_mie),
    .io_enq_bits_cmd_status_hie     (io_in_bits_cmd_status_hie),
    .io_enq_bits_cmd_status_sie     (io_in_bits_cmd_status_sie),
    .io_enq_bits_cmd_status_uie     (io_in_bits_cmd_status_uie),
    .io_enq_bits_rob_id_valid       (1'h0),
    .io_enq_bits_rob_id_bits        (6'h0),
    .io_enq_bits_from_matmul_fsm    (io_in_bits_from_matmul_fsm),
    .io_enq_bits_from_conv_fsm      (io_in_bits_from_conv_fsm),
    .io_deq_ready                   (is_loop_cmd ? ~_GEN : ~loop_configured & io_out_ready),	// @[LoopMatmul.scala:767:58, :823:37, :832:{19,33,68,85}]
    .io_enq_ready                   (io_in_ready),
    .io_deq_valid                   (_cmd_io_deq_valid),
    .io_deq_bits_cmd_inst_funct     (_cmd_io_deq_bits_cmd_inst_funct),
    .io_deq_bits_cmd_inst_rs2       (_cmd_io_deq_bits_cmd_inst_rs2),
    .io_deq_bits_cmd_inst_rs1       (_cmd_io_deq_bits_cmd_inst_rs1),
    .io_deq_bits_cmd_inst_xd        (_cmd_io_deq_bits_cmd_inst_xd),
    .io_deq_bits_cmd_inst_xs1       (_cmd_io_deq_bits_cmd_inst_xs1),
    .io_deq_bits_cmd_inst_xs2       (_cmd_io_deq_bits_cmd_inst_xs2),
    .io_deq_bits_cmd_inst_rd        (_cmd_io_deq_bits_cmd_inst_rd),
    .io_deq_bits_cmd_inst_opcode    (_cmd_io_deq_bits_cmd_inst_opcode),
    .io_deq_bits_cmd_rs1            (_cmd_io_deq_bits_cmd_rs1),
    .io_deq_bits_cmd_rs2            (_cmd_io_deq_bits_cmd_rs2),
    .io_deq_bits_cmd_status_debug   (io_out_bits_cmd_status_debug),
    .io_deq_bits_cmd_status_cease   (io_out_bits_cmd_status_cease),
    .io_deq_bits_cmd_status_wfi     (io_out_bits_cmd_status_wfi),
    .io_deq_bits_cmd_status_isa     (io_out_bits_cmd_status_isa),
    .io_deq_bits_cmd_status_dprv    (io_out_bits_cmd_status_dprv),
    .io_deq_bits_cmd_status_dv      (io_out_bits_cmd_status_dv),
    .io_deq_bits_cmd_status_prv     (io_out_bits_cmd_status_prv),
    .io_deq_bits_cmd_status_v       (io_out_bits_cmd_status_v),
    .io_deq_bits_cmd_status_sd      (io_out_bits_cmd_status_sd),
    .io_deq_bits_cmd_status_zero2   (io_out_bits_cmd_status_zero2),
    .io_deq_bits_cmd_status_mpv     (io_out_bits_cmd_status_mpv),
    .io_deq_bits_cmd_status_gva     (io_out_bits_cmd_status_gva),
    .io_deq_bits_cmd_status_mbe     (io_out_bits_cmd_status_mbe),
    .io_deq_bits_cmd_status_sbe     (io_out_bits_cmd_status_sbe),
    .io_deq_bits_cmd_status_sxl     (io_out_bits_cmd_status_sxl),
    .io_deq_bits_cmd_status_uxl     (io_out_bits_cmd_status_uxl),
    .io_deq_bits_cmd_status_sd_rv32 (io_out_bits_cmd_status_sd_rv32),
    .io_deq_bits_cmd_status_zero1   (io_out_bits_cmd_status_zero1),
    .io_deq_bits_cmd_status_tsr     (io_out_bits_cmd_status_tsr),
    .io_deq_bits_cmd_status_tw      (io_out_bits_cmd_status_tw),
    .io_deq_bits_cmd_status_tvm     (io_out_bits_cmd_status_tvm),
    .io_deq_bits_cmd_status_mxr     (io_out_bits_cmd_status_mxr),
    .io_deq_bits_cmd_status_sum     (io_out_bits_cmd_status_sum),
    .io_deq_bits_cmd_status_mprv    (io_out_bits_cmd_status_mprv),
    .io_deq_bits_cmd_status_xs      (io_out_bits_cmd_status_xs),
    .io_deq_bits_cmd_status_fs      (io_out_bits_cmd_status_fs),
    .io_deq_bits_cmd_status_mpp     (io_out_bits_cmd_status_mpp),
    .io_deq_bits_cmd_status_vs      (io_out_bits_cmd_status_vs),
    .io_deq_bits_cmd_status_spp     (io_out_bits_cmd_status_spp),
    .io_deq_bits_cmd_status_mpie    (io_out_bits_cmd_status_mpie),
    .io_deq_bits_cmd_status_ube     (io_out_bits_cmd_status_ube),
    .io_deq_bits_cmd_status_spie    (io_out_bits_cmd_status_spie),
    .io_deq_bits_cmd_status_upie    (io_out_bits_cmd_status_upie),
    .io_deq_bits_cmd_status_mie     (io_out_bits_cmd_status_mie),
    .io_deq_bits_cmd_status_hie     (io_out_bits_cmd_status_hie),
    .io_deq_bits_cmd_status_sie     (io_out_bits_cmd_status_sie),
    .io_deq_bits_cmd_status_uie     (io_out_bits_cmd_status_uie),
    .io_deq_bits_rob_id_valid       (_cmd_io_deq_bits_rob_id_valid),
    .io_deq_bits_rob_id_bits        (_cmd_io_deq_bits_rob_id_bits),
    .io_deq_bits_from_matmul_fsm    (_cmd_io_deq_bits_from_matmul_fsm),
    .io_deq_bits_from_conv_fsm      (_cmd_io_deq_bits_from_conv_fsm)
  );
  WeightedArbiter ldab_arb (	// @[LoopMatmul.scala:785:24]
    .clock                  (clock),
    .reset                  (reset),
    .io_inA_valid           (_ldA_io_cmd_valid),	// @[LoopMatmul.scala:773:19]
    .io_inA_bits_rs1        (_ldA_io_cmd_bits_rs1),	// @[LoopMatmul.scala:773:19]
    .io_inA_bits_rs2        (_ldA_io_cmd_bits_rs2),	// @[LoopMatmul.scala:773:19]
    .io_inB_valid           (_ldB_io_cmd_valid),	// @[LoopMatmul.scala:774:19]
    .io_inB_bits_rs1        (_ldB_io_cmd_bits_rs1),	// @[LoopMatmul.scala:774:19]
    .io_inB_bits_rs2        (_ldB_io_cmd_bits_rs2),	// @[LoopMatmul.scala:774:19]
    .io_forceA              (_ldab_arb_io_forceB_T & _ldA_io_loop_id == head_loop_id),	// @[LoopMatmul.scala:762:25, :773:19, :788:46, :789:{48,66}]
    .io_forceB              (_ldab_arb_io_forceB_T & _ldB_io_loop_id == head_loop_id),	// @[LoopMatmul.scala:762:25, :774:19, :788:46, :790:{48,66}]
    .io_out_ready           (_arb_io_in_3_ready),	// @[LoopMatmul.scala:800:19]
    .io_inA_idle            (_ldA_io_idle),	// @[LoopMatmul.scala:773:19]
    .io_inB_idle            (_ldB_io_idle),	// @[LoopMatmul.scala:774:19]
    .io_inA_k               (_ldA_io_k),	// @[LoopMatmul.scala:773:19]
    .io_inB_k               (_ldB_io_k),	// @[LoopMatmul.scala:774:19]
    .io_inB_j               (_ldB_io_j),	// @[LoopMatmul.scala:774:19]
    .io_inA_ready           (_ldab_arb_io_inA_ready),
    .io_inB_ready           (_ldab_arb_io_inB_ready),
    .io_out_valid           (_ldab_arb_io_out_valid),
    .io_out_bits_inst_funct (_ldab_arb_io_out_bits_inst_funct),
    .io_out_bits_rs1        (_ldab_arb_io_out_bits_rs1),
    .io_out_bits_rs2        (_ldab_arb_io_out_bits_rs2)
  );
  Arbiter_3 arb (	// @[LoopMatmul.scala:800:19]
    .io_in_0_valid           (_stC_io_cmd_valid),	// @[LoopMatmul.scala:777:19]
    .io_in_0_bits_inst_funct (_stC_io_cmd_bits_inst_funct),	// @[LoopMatmul.scala:777:19]
    .io_in_0_bits_rs1        (_stC_io_cmd_bits_rs1),	// @[LoopMatmul.scala:777:19]
    .io_in_0_bits_rs2        (_stC_io_cmd_bits_rs2),	// @[LoopMatmul.scala:777:19]
    .io_in_1_valid           (_ex_io_cmd_valid),	// @[LoopMatmul.scala:776:18]
    .io_in_1_bits_inst_funct (_ex_io_cmd_bits_inst_funct),	// @[LoopMatmul.scala:776:18]
    .io_in_1_bits_rs1        (_ex_io_cmd_bits_rs1),	// @[LoopMatmul.scala:776:18]
    .io_in_1_bits_rs2        (_ex_io_cmd_bits_rs2),	// @[LoopMatmul.scala:776:18]
    .io_in_2_valid           (_ldD_io_cmd_valid),	// @[LoopMatmul.scala:775:19]
    .io_in_2_bits_rs1        (_ldD_io_cmd_bits_rs1),	// @[LoopMatmul.scala:775:19]
    .io_in_2_bits_rs2        (_ldD_io_cmd_bits_rs2),	// @[LoopMatmul.scala:775:19]
    .io_in_3_valid           (_ldab_arb_io_out_valid),	// @[LoopMatmul.scala:785:24]
    .io_in_3_bits_inst_funct (_ldab_arb_io_out_bits_inst_funct),	// @[LoopMatmul.scala:785:24]
    .io_in_3_bits_rs1        (_ldab_arb_io_out_bits_rs1),	// @[LoopMatmul.scala:785:24]
    .io_in_3_bits_rs2        (_ldab_arb_io_out_bits_rs2),	// @[LoopMatmul.scala:785:24]
    .io_out_ready            (io_out_ready),
    .io_in_0_ready           (_arb_io_in_0_ready),
    .io_in_1_ready           (_arb_io_in_1_ready),
    .io_in_2_ready           (_arb_io_in_2_ready),
    .io_in_3_ready           (_arb_io_in_3_ready),
    .io_out_valid            (_arb_io_out_valid),
    .io_out_bits_inst_funct  (_arb_io_out_bits_inst_funct),
    .io_out_bits_rs1         (_arb_io_out_bits_rs1),
    .io_out_bits_rs2         (_arb_io_out_bits_rs2)
  );
  assign io_out_valid = loop_configured ? _arb_io_out_valid : _cmd_io_deq_valid & ~is_loop_config_cmd & ~is_loop_run_cmd;	// @[Decoupled.scala:375:21, LoopMatmul.scala:767:58, :800:19, :821:49, :822:77, :830:{22,73,93,96}]
  assign io_out_bits_cmd_inst_funct = loop_configured ? _arb_io_out_bits_inst_funct : _cmd_io_deq_bits_cmd_inst_funct;	// @[Decoupled.scala:375:21, LoopMatmul.scala:767:58, :800:19, :825:25]
  assign io_out_bits_cmd_inst_rs2 = loop_configured ? 5'h0 : _cmd_io_deq_bits_cmd_inst_rs2;	// @[Decoupled.scala:375:21, LoopMatmul.scala:767:58, :800:19, :825:25]
  assign io_out_bits_cmd_inst_rs1 = loop_configured ? 5'h0 : _cmd_io_deq_bits_cmd_inst_rs1;	// @[Decoupled.scala:375:21, LoopMatmul.scala:767:58, :800:19, :825:25]
  assign io_out_bits_cmd_inst_xd = ~loop_configured & _cmd_io_deq_bits_cmd_inst_xd;	// @[Decoupled.scala:375:21, LoopMatmul.scala:767:58, :825:25]
  assign io_out_bits_cmd_inst_xs1 = ~loop_configured & _cmd_io_deq_bits_cmd_inst_xs1;	// @[Decoupled.scala:375:21, LoopMatmul.scala:767:58, :825:25]
  assign io_out_bits_cmd_inst_xs2 = ~loop_configured & _cmd_io_deq_bits_cmd_inst_xs2;	// @[Decoupled.scala:375:21, LoopMatmul.scala:767:58, :825:25]
  assign io_out_bits_cmd_inst_rd = loop_configured ? 5'h0 : _cmd_io_deq_bits_cmd_inst_rd;	// @[Decoupled.scala:375:21, LoopMatmul.scala:767:58, :800:19, :825:25]
  assign io_out_bits_cmd_inst_opcode = loop_configured ? 7'h0 : _cmd_io_deq_bits_cmd_inst_opcode;	// @[Decoupled.scala:375:21, LoopMatmul.scala:767:58, :800:19, :825:25]
  assign io_out_bits_cmd_rs1 = loop_configured ? _arb_io_out_bits_rs1 : _cmd_io_deq_bits_cmd_rs1;	// @[Decoupled.scala:375:21, LoopMatmul.scala:767:58, :800:19, :825:25]
  assign io_out_bits_cmd_rs2 = loop_configured ? _arb_io_out_bits_rs2 : _cmd_io_deq_bits_cmd_rs2;	// @[Decoupled.scala:375:21, LoopMatmul.scala:767:58, :800:19, :825:25]
  assign io_out_bits_from_matmul_fsm = loop_configured | _cmd_io_deq_bits_from_matmul_fsm;	// @[Decoupled.scala:375:21, LoopMatmul.scala:767:58, :828:37]
  assign io_out_bits_from_conv_fsm = ~loop_configured & _cmd_io_deq_bits_from_conv_fsm;	// @[Decoupled.scala:375:21, LoopMatmul.scala:767:58, :825:25, :829:35]
  assign io_busy = _cmd_io_deq_valid | loop_configured;	// @[Decoupled.scala:375:21, LoopMatmul.scala:767:58, :782:24]
endmodule

