Netlist_File: GEMM_DSP0315.net Netlist_ID: SHA256:2d2f8c396fcd0c7dea4bfa72f4bb2fa9825b7742ebde172ee7ac6ec79be909b9
Array size: 70 x 117 logic blocks

#block name	x	y	subblk	block number
#----------	--	--	------	------------
grp_matrix_multiply_full_fu_8390.tmp112_reg_16277[0]	30	46	0	#0
grp_matrix_multiply_full_fu_8390.tmp23_reg_15942[0]	30	101	0	#1
grp_matrix_multiply_full_fu_8390.tmp201_reg_16477[0]	41	41	0	#2
grp_matrix_multiply_full_fu_8390.tmp208_reg_16497[0]	63	61	0	#3
grp_matrix_multiply_full_fu_8390.tmp216_reg_16517[0]	41	66	0	#4
grp_matrix_multiply_full_fu_8390.tmp30_reg_15952[0]	19	71	0	#5
grp_matrix_multiply_full_fu_8390.tmp238_reg_16567[0]	52	81	0	#6
grp_matrix_multiply_full_fu_8390.tmp239_reg_16572[0]	30	56	0	#7
grp_matrix_multiply_full_fu_8390.tmp246_reg_16582[0]	41	11	0	#8
grp_matrix_multiply_full_fu_8390.tmp247_reg_16587[0]	19	21	0	#9
grp_matrix_multiply_full_fu_8390.tmp250_reg_16592[0]	52	26	0	#10
grp_matrix_multiply_full_fu_8390.tmp253_reg_16602[0]	52	16	0	#11
grp_matrix_multiply_full_fu_8390.tmp39_reg_15962[0]	52	66	0	#12
grp_matrix_multiply_full_fu_8390.tmp53_reg_15967[0]	41	96	0	#13
grp_matrix_multiply_full_fu_8390.tmp243_reg_16047[0]	19	76	0	#14
grp_matrix_multiply_full_fu_8390.tmp32_reg_16092[0]	63	51	0	#15
grp_matrix_multiply_full_fu_8390.tmp73_reg_16177[0]	52	51	0	#16
grp_matrix_multiply_full_fu_8390.tmp86_reg_16212[0]	30	61	0	#17
grp_matrix_multiply_full_fu_8390.tmp105_reg_16257[0]	41	46	0	#18
grp_matrix_multiply_full_fu_8390.tmp109_reg_16267[0]	19	46	0	#19
grp_matrix_multiply_full_fu_8390.tmp111_reg_16272[0]	41	61	0	#20
grp_matrix_multiply_full_fu_8390.tmp137_reg_16327[0]	8	31	0	#21
grp_matrix_multiply_full_fu_8390.tmp138_reg_16332[0]	19	51	0	#22
grp_matrix_multiply_full_fu_8390.tmp141_reg_16337[0]	19	36	0	#23
grp_matrix_multiply_full_fu_8390.tmp172_reg_16412[0]	52	76	0	#24
grp_matrix_multiply_full_fu_8390.tmp183_reg_16437[0]	52	61	0	#25
grp_matrix_multiply_full_fu_8390.tmp7_reg_15897[0]	41	86	0	#26
grp_matrix_multiply_full_fu_8390.tmp188_reg_16452[0]	41	36	0	#27
grp_matrix_multiply_full_fu_8390.tmp190_reg_16457[0]	41	31	0	#28
grp_matrix_multiply_full_fu_8390.tmp191_reg_16462[0]	19	16	0	#29
grp_matrix_multiply_full_fu_8390.tmp200_reg_16472[0]	63	21	0	#30
grp_matrix_multiply_full_fu_8390.tmp204_reg_16482[0]	30	16	0	#31
grp_matrix_multiply_full_fu_8390.tmp205_reg_16487[0]	30	66	0	#32
grp_matrix_multiply_full_fu_8390.tmp207_reg_16492[0]	30	51	0	#33
grp_matrix_multiply_full_fu_8390.tmp212_reg_16502[0]	63	81	0	#34
grp_matrix_multiply_full_fu_8390.tmp29_reg_15947[0]	30	81	0	#35
grp_matrix_multiply_full_fu_8390.tmp213_reg_16507[0]	30	41	0	#36
grp_matrix_multiply_full_fu_8390.tmp215_reg_16512[0]	8	61	0	#37
grp_matrix_multiply_full_fu_8390.tmp220_reg_16527[0]	41	76	0	#38
grp_matrix_multiply_full_fu_8390.tmp222_reg_16532[0]	19	26	0	#39
grp_matrix_multiply_full_fu_8390.tmp223_reg_16537[0]	41	56	0	#40
grp_matrix_multiply_full_fu_8390.tmp231_reg_16547[0]	63	46	0	#41
grp_matrix_multiply_full_fu_8390.tmp232_reg_16552[0]	30	86	0	#42
grp_matrix_multiply_full_fu_8390.tmp235_reg_16557[0]	30	91	0	#43
grp_matrix_multiply_full_fu_8390.tmp236_reg_16562[0]	41	91	0	#44
grp_matrix_multiply_full_fu_8390.tmp54_reg_15972[0]	30	76	0	#45
grp_matrix_multiply_full_fu_8390.tmp70_reg_15977[0]	19	91	0	#46
grp_matrix_multiply_full_fu_8390.tmp101_reg_15987[0]	19	86	0	#47
grp_matrix_multiply_full_fu_8390.tmp102_reg_15992[0]	30	71	0	#48
grp_matrix_multiply_full_fu_8390.tmp134_reg_15997[0]	19	101	0	#49
grp_matrix_multiply_full_fu_8390.tmp135_reg_16002[0]	8	91	0	#50
grp_matrix_multiply_full_fu_8390.tmp165_reg_16007[0]	30	96	0	#51
grp_matrix_multiply_full_fu_8390.tmp25_reg_16077[0]	41	71	0	#52
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0]	41	26	0	#53
grp_matrix_multiply_full_fu_8390.tmp45_reg_16117[0]	52	71	0	#54
grp_matrix_multiply_full_fu_8390.tmp48_reg_16127[0]	41	51	0	#55
grp_matrix_multiply_full_fu_8390.tmp56_reg_16142[0]	8	41	0	#56
grp_matrix_multiply_full_fu_8390.tmp60_reg_16152[0]	52	41	0	#57
grp_matrix_multiply_full_fu_8390.tmp63_reg_16162[0]	30	26	0	#58
grp_matrix_multiply_full_fu_8390.tmp77_reg_16187[0]	30	36	0	#59
grp_matrix_multiply_full_fu_8390.tmp80_reg_16197[0]	52	46	0	#60
grp_matrix_multiply_full_fu_8390.tmp219_reg_16522[0]	30	31	0	#61
grp_matrix_multiply_full_fu_8390.tmp38_reg_15957[0]	52	86	0	#62
grp_matrix_multiply_full_fu_8390.tmp71_reg_15982[0]	41	81	0	#63
grp_matrix_multiply_full_fu_8390.tmp_16_reg_16707[0]	41	16	0	#64
$abc$124596$auto$rtlil.cc:2159:Eq$34100	45	13	0	#65
$abc$124596$auto$rtlil.cc:2159:Eq$34061	46	13	0	#66
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0]	46	26	0	#67
$abc$124596$auto$rtlil.cc:2159:Eq$34126	45	12	0	#68
$techmap120293$auto$alumacc.cc:485:replace_alu$33405.slice[3].carry4_full.CO[0]	45	14	0	#69
$techmap120290$auto$alumacc.cc:485:replace_alu$33405.slice[0].carry4_1st_full.CO[0]	45	17	0	#70
$techmap120291$auto$alumacc.cc:485:replace_alu$33405.slice[1].carry4_full.CO[0]	45	16	0	#71
$techmap120292$auto$alumacc.cc:485:replace_alu$33405.slice[2].carry4_full.CO[0]	45	15	0	#72
$auto$memory_bram.cc:1032:replace_memory$34321.B[0]	55	6	0	#73
$auto$memory_bram.cc:1032:replace_memory$34321.B[4]	55	11	0	#74
$auto$memory_bram.cc:1032:replace_memory$34321.B[40]	66	11	0	#75
$auto$memory_bram.cc:1032:replace_memory$34321.B[44]	66	1	0	#76
$auto$memory_bram.cc:1032:replace_memory$34321.A[0]	66	6	0	#77
$auto$memory_bram.cc:1032:replace_memory$34321.B[8]	55	1	0	#78
$auto$memory_bram.cc:1032:replace_memory$34321.B[12]	49	11	0	#79
$auto$memory_bram.cc:1032:replace_memory$34320.B[0]	49	6	0	#80
$auto$memory_bram.cc:1032:replace_memory$34320.B[4]	44	11	0	#81
$auto$memory_bram.cc:1032:replace_memory$34320.B[40]	60	11	0	#82
$auto$memory_bram.cc:1032:replace_memory$34320.B[44]	60	1	0	#83
$auto$memory_bram.cc:1032:replace_memory$34320.A[0]	60	6	0	#84
$auto$memory_bram.cc:1032:replace_memory$34320.B[8]	49	1	0	#85
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y	46	23	0	#86
$techmap120562$auto$alumacc.cc:485:replace_alu$33411.slice[1].carry4_full.CO[0]	46	25	0	#87
a_i_0_V_U.matrix_multiply_tdEe_ram_U.q0[0]	22	91	0	#88
a_i_11_V_U.matrix_multiply_tdEe_ram_U.q0[0]	22	96	0	#89
a_i_129_V_U.matrix_multiply_tdEe_ram_U.q0[0]	16	101	0	#90
a_i_131_V_U.matrix_multiply_tdEe_ram_U.q0[0]	27	96	0	#91
a_i_13_V_U.matrix_multiply_tdEe_ram_U.q0[0]	22	101	0	#92
a_i_15_V_U.matrix_multiply_tdEe_ram_U.q0[0]	11	86	0	#93
a_i_161_V_U.matrix_multiply_tdEe_ram_U.q0[0]	33	96	0	#94
a_i_163_V_U.matrix_multiply_tdEe_ram_U.q0[0]	22	81	0	#95
a_i_177_V_U.matrix_multiply_tdEe_ram_U.q0[0]	38	96	0	#96
a_i_179_V_U.matrix_multiply_tdEe_ram_U.q0[0]	11	96	0	#97
a_i_17_V_U.matrix_multiply_tdEe_ram_U.q0[0]	49	76	0	#98
a_i_193_V_U.matrix_multiply_tdEe_ram_U.q0[0]	11	101	0	#99
a_i_195_V_U.matrix_multiply_tdEe_ram_U.q0[0]	27	76	0	#100
a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0]	27	101	0	#101
a_i_225_V_U.matrix_multiply_tdEe_ram_U.q0[0]	11	81	0	#102
a_i_227_V_U.matrix_multiply_tdEe_ram_U.q0[0]	11	76	0	#103
$techmap120461$auto$maccmap.cc:240:synth$55889.slice[0].carry4_1st_full.CO[0]	21	61	0	#104
$techmap120467$auto$maccmap.cc:240:synth$55955.slice[0].carry4_1st_full.CO[0]	47	49	0	#105
$techmap120524$auto$maccmap.cc:240:synth$56741.slice[0].carry4_1st_full.CO[0]	42	53	0	#106
$techmap120152$auto$maccmap.cc:240:synth$52791.slice[0].carry4_1st_full.CO[0]	43	45	0	#107
$techmap120232$auto$maccmap.cc:240:synth$53934.slice[0].carry4_1st_full.CO[0]	39	77	0	#108
$techmap120283$auto$maccmap.cc:240:synth$54339.slice[0].carry4_1st_full.CO[0]	39	55	0	#109
$techmap120358$auto$maccmap.cc:240:synth$54767.slice[0].carry4_1st_full.CO[0]	35	62	0	#110
$techmap120364$auto$maccmap.cc:240:synth$54833.slice[0].carry4_1st_full.CO[0]	21	66	0	#111
$techmap120382$auto$maccmap.cc:240:synth$55283.slice[0].carry4_1st_full.CO[0]	45	94	0	#112
$techmap120403$auto$maccmap.cc:240:synth$55484.slice[0].carry4_1st_full.CO[0]	26	32	0	#113
$techmap120153$auto$maccmap.cc:240:synth$52791.slice[1].carry4_full.CO[0]	43	44	0	#114
$techmap120233$auto$maccmap.cc:240:synth$53934.slice[1].carry4_full.CO[0]	39	76	0	#115
$techmap120284$auto$maccmap.cc:240:synth$54339.slice[1].carry4_full.CO[0]	39	54	0	#116
$techmap120359$auto$maccmap.cc:240:synth$54767.slice[1].carry4_full.CO[0]	35	61	0	#117
$techmap120365$auto$maccmap.cc:240:synth$54833.slice[1].carry4_full.CO[0]	21	65	0	#118
$techmap120383$auto$maccmap.cc:240:synth$55283.slice[1].carry4_full.CO[0]	45	93	0	#119
$techmap120404$auto$maccmap.cc:240:synth$55484.slice[1].carry4_full.CO[0]	26	31	0	#120
$techmap120462$auto$maccmap.cc:240:synth$55889.slice[1].carry4_full.CO[0]	21	60	0	#121
$techmap120468$auto$maccmap.cc:240:synth$55955.slice[1].carry4_full.CO[0]	47	48	0	#122
$techmap120525$auto$maccmap.cc:240:synth$56741.slice[1].carry4_full.CO[0]	42	52	0	#123
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3]	45	24	0	#124
grp_matrix_multiply_full_fu_8390.tmp240_reg_16702[6]	37	61	0	#125
$techmap120260$auto$maccmap.cc:240:synth$54078.slice[1].carry4_full.CO[0]	36	61	0	#126
grp_matrix_multiply_full_fu_8390.tmp177_reg_16677[6]	35	65	0	#127
$techmap120580$auto$maccmap.cc:240:synth$53164.slice[1].carry4_full.CO[0]	35	66	0	#128
$techmap120410$auto$maccmap.cc:240:synth$55496.slice[1].carry4_full.CO[0]	35	42	0	#129
$techmap120413$auto$maccmap.cc:240:synth$55508.slice[1].carry4_full.CO[0]	35	54	0	#130
grp_matrix_multiply_full_fu_8390.tmp50_reg_16622[6]	34	44	0	#131
$techmap120105$auto$maccmap.cc:240:synth$52174.slice[1].carry4_full.CO[0]	36	42	0	#132
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[2]	46	27	0	#133
$techmap120425$auto$maccmap.cc:240:synth$55127.slice[1].carry4_full.CO[0]	37	59	0	#134
$techmap120424$auto$maccmap.cc:240:synth$55127.slice[0].carry4_1st_full.CO[0]	37	60	0	#135
grp_matrix_multiply_full_fu_8390.tmp194_reg_16682[4]	37	62	0	#136
$techmap120209$auto$maccmap.cc:240:synth$53741.slice[1].carry4_full.CO[0]	36	65	0	#137
$techmap120208$auto$maccmap.cc:240:synth$53741.slice[0].carry4_1st_full.CO[0]	36	66	0	#138
grp_matrix_multiply_full_fu_8390.tmp131_reg_16657[4]	34	66	0	#139
grp_matrix_multiply_full_fu_8390.tmp98_reg_16642[4]	35	44	0	#140
$techmap120102$auto$maccmap.cc:240:synth$56948.slice[1].carry4_full.CO[0]	25	50	0	#141
grp_matrix_multiply_full_fu_8390.tmp50_reg_16622[4]	34	45	0	#142
$techmap120564$auto$alumacc.cc:485:replace_alu$33414.slice[0].carry4_1st_full.CO[0]	47	27	0	#143
$abc$124596$new_n14298_	25	52	0	#144
$techmap120101$auto$maccmap.cc:240:synth$56948.slice[0].carry4_1st_full.CO[0]	25	51	0	#145
$abc$124596$new_n11100_	20	61	0	#146
$abc$124596$new_n11218_	48	49	0	#147
$abc$124596$new_n12227_	43	53	0	#148
$abc$124596$new_n15280_	42	45	0	#149
$abc$124596$new_n16659_	40	77	0	#150
$abc$124596$new_n17519_	40	55	0	#151
$abc$124596$new_n18059_	34	62	0	#152
$abc$124596$new_n18177_	20	66	0	#153
$abc$124596$new_n18445_	46	94	0	#154
$abc$124596$new_n18701_	25	32	0	#155
grp_matrix_multiply_full_fu_8390.tmp3_reg_16612[7]	34	54	0	#156
grp_matrix_multiply_full_fu_8390.tmp3_reg_16612[6]	34	42	0	#157
$techmap120563$auto$alumacc.cc:485:replace_alu$33411.slice[2].carry4_part.CO[0]	46	24	0	#158
$techmap120132$auto$maccmap.cc:240:synth$52672.slice[1].carry4_full.CO[0]	35	47	0	#159
$techmap120552$auto$alumacc.cc:485:replace_alu$33435.slice[0].carry4_1st_full.CO[0]	24	52	0	#160
$abc$124596$new_n14306_	26	52	0	#161
$abc$124596$new_n11103_	20	60	0	#162
$abc$124596$new_n11221_	48	48	0	#163
$abc$124596$new_n15283_	42	44	0	#164
$abc$124596$new_n16662_	40	76	0	#165
$abc$124596$new_n17522_	40	54	0	#166
$abc$124596$new_n18062_	34	61	0	#167
$abc$124596$new_n18180_	20	65	0	#168
$abc$124596$new_n18448_	45	92	0	#169
$abc$124596$new_n18704_	25	31	0	#170
$techmap120059$auto$maccmap.cc:240:synth$51935.slice[0].carry4_1st_full.CO[0]	31	47	0	#171
$techmap120060$auto$maccmap.cc:240:synth$51935.slice[1].carry4_full.CO[0]	31	46	0	#172
grp_matrix_multiply_full_fu_8390.tmp240_reg_16702[0]	37	63	0	#173
$techmap120533$auto$alumacc.cc:485:replace_alu$33432.slice[0].carry4_1st_full.CO[0]	34	64	0	#174
grp_matrix_multiply_full_fu_8390.tmp177_reg_16677[0]	34	67	0	#175
$techmap120355$auto$alumacc.cc:485:replace_alu$33417.slice[0].carry4_1st_full.CO[0]	21	68	0	#176
grp_matrix_multiply_full_fu_8390.tmp98_reg_16642[0]	36	46	0	#177
grp_matrix_multiply_full_fu_8390.tmp67_reg_16627[0]	36	45	0	#178
grp_matrix_multiply_full_fu_8390.tmp50_reg_16622[0]	35	46	0	#179
grp_matrix_multiply_full_fu_8390.tmp35_reg_16617[0]	35	45	0	#180
$auto$maccmap.cc:240:synth$55496.S[2]	34	43	0	#181
$auto$maccmap.cc:240:synth$55508.S[2]	34	55	0	#182
$techmap120452$auto$maccmap.cc:240:synth$54980.slice[0].carry4_1st_full.CO[0]	37	69	0	#183
$techmap120597$auto$maccmap.cc:240:synth$53063.slice[0].carry4_1st_full.CO[0]	36	58	0	#184
$techmap120086$auto$maccmap.cc:240:synth$51841.slice[0].carry4_1st_full.CO[0]	42	88	0	#185
$auto$maccmap.cc:240:synth$52174.S[2]	37	43	0	#186
$techmap120137$auto$maccmap.cc:240:synth$52684.slice[0].carry4_1st_full.CO[0]	37	45	0	#187
$techmap120087$auto$maccmap.cc:240:synth$51841.slice[1].carry4_full.CO[0]	42	87	0	#188
$techmap120104$auto$maccmap.cc:240:synth$52174.slice[0].carry4_1st_full.CO[0]	36	43	0	#189
$techmap120138$auto$maccmap.cc:240:synth$52684.slice[1].carry4_full.CO[0]	37	44	0	#190
$techmap120598$auto$maccmap.cc:240:synth$53063.slice[1].carry4_full.CO[0]	36	57	0	#191
$techmap120453$auto$maccmap.cc:240:synth$54980.slice[1].carry4_full.CO[0]	37	68	0	#192
$techmap120409$auto$maccmap.cc:240:synth$55496.slice[0].carry4_1st_full.CO[0]	35	43	0	#193
$techmap120412$auto$maccmap.cc:240:synth$55508.slice[0].carry4_1st_full.CO[0]	35	55	0	#194
$techmap120343$auto$alumacc.cc:485:replace_alu$33450.slice[0].carry4_1st_full.CO[0]	37	53	0	#195
$abc$124596$new_n12220_	43	52	0	#196
$techmap120406$auto$alumacc.cc:485:replace_alu$33456.slice[0].carry4_1st_full.CO[0]	32	77	0	#197
$techmap120348$auto$alumacc.cc:485:replace_alu$33426.slice[0].carry4_1st_full.CO[0]	39	75	0	#198
$techmap120544$auto$alumacc.cc:485:replace_alu$33423.slice[0].carry4_1st_full.CO[0]	39	69	0	#199
$techmap120319$auto$alumacc.cc:485:replace_alu$33390.slice[0].carry4_1st_full.CO[0]	20	68	0	#200
$techmap120325$auto$alumacc.cc:485:replace_alu$33438.slice[0].carry4_1st_full.CO[0]	31	88	0	#201
$techmap120535$auto$alumacc.cc:485:replace_alu$33441.slice[0].carry4_1st_full.CO[0]	26	34	0	#202
$abc$124596$new_n14352_	25	53	0	#203
$techmap120371$auto$alumacc.cc:485:replace_alu$33444.slice[1].carry4_full.CO[0]	24	53	0	#204
$abc$124596$new_n14381_	25	54	0	#205
grp_matrix_multiply_full_fu_8390.tmp240_reg_16702[1]	36	68	0	#206
grp_matrix_multiply_full_fu_8390.tmp225_reg_16697[1]	36	60	0	#207
grp_matrix_multiply_full_fu_8390.tmp177_reg_16677[1]	37	66	0	#208
grp_matrix_multiply_full_fu_8390.tmp162_reg_16672[1]	36	41	0	#209
grp_matrix_multiply_full_fu_8390.tmp98_reg_16642[1]	48	47	0	#210
grp_matrix_multiply_full_fu_8390.tmp67_reg_16627[1]	26	51	0	#211
$techmap120093$auto$maccmap.cc:240:synth$52299.slice[1].carry4_full.CO[0]	36	54	0	#212
grp_matrix_multiply_full_fu_8390.tmp217_reg_16692[7]	36	59	0	#213
grp_matrix_multiply_full_fu_8390.tmp154_reg_16667[7]	37	65	0	#214
$techmap120352$auto$maccmap.cc:240:synth$54746.slice[0].carry4_1st_full.CO[0]	51	42	0	#215
$techmap120595$auto$maccmap.cc:240:synth$53295.slice[1].carry4_full.CO[0]	20	36	0	#216
$abc$124596$new_n14343_	26	53	0	#217
$techmap120401$auto$maccmap.cc:240:synth$55217.slice[1].carry4_full.CO[0]	10	78	0	#218
$techmap120416$auto$maccmap.cc:240:synth$55172.slice[1].carry4_full.CO[0]	26	80	0	#219
$abc$124596$new_n10367_	25	79	0	#220
$techmap120428$auto$maccmap.cc:240:synth$55115.slice[1].carry4_full.CO[0]	62	61	0	#221
$abc$124596$new_n10556_	61	62	0	#222
$techmap120438$auto$maccmap.cc:240:synth$55070.slice[1].carry4_full.CO[0]	31	56	0	#223
$abc$124596$new_n10698_	32	55	0	#224
$techmap120444$auto$maccmap.cc:240:synth$55025.slice[1].carry4_full.CO[0]	64	51	0	#225
$abc$124596$new_n10799_	65	51	0	#226
$techmap120057$auto$maccmap.cc:240:synth$57091.slice[1].carry4_full.CO[0]	18	76	0	#227
$abc$124596$new_n13576_	17	76	0	#228
$techmap120069$auto$maccmap.cc:240:synth$57144.slice[1].carry4_full.CO[0]	48	60	0	#229
$abc$124596$new_n13772_	47	61	0	#230
$techmap120075$auto$maccmap.cc:240:synth$57038.slice[1].carry4_full.CO[0]	20	21	0	#231
$abc$124596$new_n13872_	21	22	0	#232
$techmap120081$auto$maccmap.cc:240:synth$51829.slice[1].carry4_full.CO[0]	42	61	0	#233
$techmap120090$auto$maccmap.cc:240:synth$56993.slice[1].carry4_full.CO[0]	29	56	0	#234
$abc$124596$new_n14105_	28	57	0	#235
$abc$124596$new_n14660_	26	59	0	#236
$techmap120147$auto$maccmap.cc:240:synth$51375.slice[1].carry4_full.CO[0]	23	21	0	#237
$abc$124596$new_n15171_	24	21	0	#238
$techmap120159$auto$maccmap.cc:240:synth$51322.slice[1].carry4_full.CO[0]	53	26	0	#239
$abc$124596$new_n15386_	54	26	0	#240
$techmap120168$auto$maccmap.cc:240:synth$51277.slice[1].carry4_full.CO[0]	50	85	0	#241
$abc$124596$new_n15549_	51	86	0	#242
$techmap120182$auto$maccmap.cc:240:synth$51204.slice[1].carry4_full.CO[0]	42	41	0	#243
$abc$124596$new_n15802_	43	41	0	#244
$techmap120188$auto$maccmap.cc:240:synth$51155.slice[1].carry4_full.CO[0]	31	101	0	#245
$techmap120212$auto$maccmap.cc:240:synth$51483.slice[1].carry4_full.CO[0]	40	96	0	#246
$abc$124596$new_n16291_	39	96	0	#247
$techmap120218$auto$maccmap.cc:240:synth$51426.slice[1].carry4_full.CO[0]	42	66	0	#248
$abc$124596$new_n16394_	43	67	0	#249
$techmap120242$auto$maccmap.cc:240:synth$50928.slice[1].carry4_full.CO[0]	48	13	0	#250
$techmap120254$auto$maccmap.cc:240:synth$50720.slice[1].carry4_full.CO[0]	53	54	0	#251
$abc$124596$new_n17020_	54	55	0	#252
$techmap120263$auto$maccmap.cc:240:synth$35262.slice[1].carry4_full.CO[0]	57	62	0	#253
$abc$124596$new_n17163_	58	63	0	#254
$techmap120266$auto$maccmap.cc:240:synth$50461.slice[1].carry4_full.CO[0]	42	96	0	#255
$abc$124596$new_n17209_	43	96	0	#256
$techmap120269$auto$maccmap.cc:240:synth$35219.slice[1].carry4_full.CO[0]	18	46	0	#257
$techmap120272$auto$maccmap.cc:240:synth$35176.slice[1].carry4_full.CO[0]	29	61	0	#258
$techmap120275$auto$maccmap.cc:240:synth$35133.slice[1].carry4_full.CO[0]	51	66	0	#259
$abc$124596$new_n17359_	50	68	0	#260
$techmap120278$auto$maccmap.cc:240:synth$35090.slice[1].carry4_full.CO[0]	9	31	0	#261
$abc$124596$new_n17411_	10	31	0	#262
$techmap120281$auto$maccmap.cc:240:synth$35042.slice[1].carry4_full.CO[0]	54	50	0	#263
$abc$124596$new_n17463_	53	50	0	#264
$techmap120377$auto$maccmap.cc:240:synth$55328.slice[1].carry4_full.CO[0]	53	16	0	#265
$abc$124596$new_n18335_	54	18	0	#266
$techmap120389$auto$maccmap.cc:240:synth$55262.slice[1].carry4_full.CO[0]	51	51	0	#267
$abc$124596$new_n18500_	50	51	0	#268
$abc$124596$new_n18653_	9	79	0	#269
$techmap120120$auto$maccmap.cc:240:synth$52430.slice[1].carry4_full.CO[0]	26	57	0	#270
$techmap120419$auto$maccmap.cc:240:synth$55553.slice[1].carry4_full.CO[0]	34	81	0	#271
$techmap120422$auto$maccmap.cc:240:synth$55598.slice[1].carry4_full.CO[0]	62	46	0	#272
$abc$124596$new_n10463_	61	45	0	#273
$techmap120431$auto$maccmap.cc:240:synth$55643.slice[1].carry4_full.CO[0]	40	56	0	#274
$abc$124596$new_n10595_	39	57	0	#275
$techmap120435$auto$maccmap.cc:240:synth$55688.slice[1].carry4_full.CO[0]	53	81	0	#276
$abc$124596$new_n10657_	54	80	0	#277
$techmap120441$auto$maccmap.cc:240:synth$55733.slice[1].carry4_full.CO[0]	48	57	0	#278
$auto$maccmap.cc:240:synth$55778.S[4]	32	42	0	#279
$techmap120450$auto$maccmap.cc:240:synth$55823.slice[1].carry4_full.CO[0]	29	101	0	#280
$techmap120456$auto$maccmap.cc:240:synth$54968.slice[1].carry4_full.CO[0]	29	73	0	#281
$techmap120459$auto$maccmap.cc:240:synth$55868.slice[1].carry4_full.CO[0]	40	91	0	#282
$abc$124596$new_n11049_	39	90	0	#283
$techmap120465$auto$maccmap.cc:240:synth$55934.slice[1].carry4_full.CO[0]	64	21	0	#284
$abc$124596$new_n11166_	65	21	0	#285
$auto$maccmap.cc:240:synth$56000.S[4]	43	36	0	#286
$techmap120474$auto$maccmap.cc:240:synth$56045.slice[1].carry4_full.CO[0]	20	101	0	#287
$abc$124596$new_n11336_	21	101	0	#288
$techmap120477$auto$maccmap.cc:240:synth$56090.slice[1].carry4_full.CO[0]	15	35	0	#289
$abc$124596$new_n11390_	14	36	0	#290
$techmap120480$auto$maccmap.cc:240:synth$56135.slice[1].carry4_full.CO[0]	34	28	0	#291
$techmap120483$auto$maccmap.cc:240:synth$56180.slice[1].carry4_full.CO[0]	20	16	0	#292
$abc$124596$new_n11493_	21	17	0	#293
$techmap120486$auto$maccmap.cc:240:synth$56225.slice[1].carry4_full.CO[0]	13	39	0	#294
$abc$124596$new_n11545_	14	38	0	#295
$techmap120489$auto$maccmap.cc:240:synth$56270.slice[1].carry4_full.CO[0]	20	78	0	#296
$techmap120492$auto$maccmap.cc:240:synth$56315.slice[1].carry4_full.CO[0]	20	26	0	#297
$abc$124596$new_n11649_	21	27	0	#298
$auto$maccmap.cc:240:synth$56360.S[4]	61	82	0	#299
$techmap120498$auto$maccmap.cc:240:synth$56405.slice[1].carry4_full.CO[0]	24	57	0	#300
$abc$124596$new_n11755_	23	56	0	#301
$techmap120501$auto$maccmap.cc:240:synth$48398.slice[1].carry4_full.CO[0]	42	31	0	#302
$abc$124596$new_n11800_	43	32	0	#303
$auto$maccmap.cc:240:synth$56450.S[4]	32	62	0	#304
$techmap120507$auto$maccmap.cc:240:synth$56495.slice[1].carry4_full.CO[0]	18	51	0	#305
$abc$124596$new_n11904_	18	53	0	#306
$techmap120510$auto$maccmap.cc:240:synth$56540.slice[1].carry4_full.CO[0]	12	94	0	#307
$abc$124596$new_n11957_	13	93	0	#308
$auto$maccmap.cc:240:synth$56585.S[4]	36	92	0	#309
$techmap120516$auto$maccmap.cc:240:synth$56630.slice[1].carry4_full.CO[0]	29	66	0	#310
$abc$124596$new_n12070_	28	67	0	#311
$techmap120519$auto$maccmap.cc:240:synth$56675.slice[1].carry4_full.CO[0]	24	75	0	#312
$abc$124596$new_n12113_	23	74	0	#313
$techmap120522$auto$maccmap.cc:240:synth$56720.slice[1].carry4_full.CO[0]	18	86	0	#314
$abc$124596$new_n12164_	17	85	0	#315
$techmap120528$auto$maccmap.cc:240:synth$56786.slice[1].carry4_full.CO[0]	7	61	0	#316
$techmap120531$auto$maccmap.cc:240:synth$56831.slice[1].carry4_full.CO[0]	14	71	0	#317
$abc$124596$new_n12334_	13	72	0	#318
$techmap120568$auto$maccmap.cc:240:synth$53106.slice[1].carry4_full.CO[0]	20	86	0	#319
$abc$124596$new_n12399_	20	93	0	#320
$techmap120574$auto$maccmap.cc:240:synth$53151.slice[1].carry4_full.CO[0]	47	84	0	#321
$techmap120577$auto$maccmap.cc:240:synth$52965.slice[1].carry4_full.CO[0]	29	86	0	#322
$abc$124596$new_n12553_	28	88	0	#323
$auto$maccmap.cc:240:synth$53207.S[4]	43	47	0	#324
$techmap120586$auto$maccmap.cc:240:synth$53008.slice[1].carry4_full.CO[0]	53	71	0	#325
$abc$124596$new_n12715_	54	71	0	#326
$techmap120589$auto$maccmap.cc:240:synth$53252.slice[1].carry4_full.CO[0]	31	51	0	#327
$techmap120592$auto$maccmap.cc:240:synth$53053.slice[1].carry4_full.CO[0]	40	66	0	#328
$abc$124596$new_n12814_	39	66	0	#329
$techmap120594$auto$maccmap.cc:240:synth$53295.slice[0].carry4_1st_full.CO[0]	20	37	0	#330
$techmap120176$auto$maccmap.cc:240:synth$56876.slice[1].carry4_full.CO[0]	42	76	0	#331
$techmap120054$auto$maccmap.cc:240:synth$53338.slice[1].carry4_full.CO[0]	26	75	0	#332
$abc$124596$new_n13526_	25	76	0	#333
$techmap120063$auto$maccmap.cc:240:synth$52089.slice[1].carry4_full.CO[0]	48	29	0	#334
$abc$124596$new_n13681_	47	29	0	#335
$techmap120108$auto$maccmap.cc:240:synth$51988.slice[1].carry4_full.CO[0]	18	101	0	#336
$abc$124596$new_n14444_	17	100	0	#337
$techmap120114$auto$maccmap.cc:240:synth$52604.slice[1].carry4_full.CO[0]	31	96	0	#338
$abc$124596$new_n14553_	32	96	0	#339
$techmap120117$auto$maccmap.cc:240:synth$52516.slice[1].carry4_full.CO[0]	10	88	0	#340
$abc$124596$new_n14609_	9	88	0	#341
$techmap120126$auto$maccmap.cc:240:synth$52647.slice[1].carry4_full.CO[0]	45	71	0	#342
$abc$124596$new_n14771_	46	70	0	#343
$techmap120129$auto$maccmap.cc:240:synth$52342.slice[1].carry4_full.CO[0]	61	105	0	#344
$abc$124596$new_n14823_	62	106	0	#345
$techmap120135$auto$maccmap.cc:240:synth$52385.slice[1].carry4_full.CO[0]	18	80	0	#346
$abc$124596$new_n14987_	17	80	0	#347
$techmap120141$auto$maccmap.cc:240:synth$52727.slice[1].carry4_full.CO[0]	37	98	0	#348
$abc$124596$new_n15076_	36	100	0	#349
$auto$maccmap.cc:240:synth$52770.S[4]	65	81	0	#350
$techmap120150$auto$maccmap.cc:240:synth$53381.slice[1].carry4_full.CO[0]	29	71	0	#351
$abc$124596$new_n15219_	25	81	0	#352
$abc$124596$new_n15332_	42	58	0	#353
$techmap120162$auto$maccmap.cc:240:synth$53426.slice[1].carry4_full.CO[0]	34	50	0	#354
$abc$124596$new_n15444_	35	49	0	#355
$techmap120165$auto$maccmap.cc:240:synth$52834.slice[1].carry4_full.CO[0]	40	86	0	#356
$abc$124596$new_n15494_	39	87	0	#357
$auto$maccmap.cc:240:synth$53469.S[4]	47	91	0	#358
$techmap120174$auto$maccmap.cc:240:synth$52877.slice[1].carry4_full.CO[0]	29	96	0	#359
$abc$124596$new_n15657_	28	96	0	#360
$techmap120179$auto$maccmap.cc:240:synth$53512.slice[1].carry4_full.CO[0]	45	81	0	#361
$abc$124596$new_n15755_	46	82	0	#362
$techmap120185$auto$maccmap.cc:240:synth$53555.slice[1].carry4_full.CO[0]	26	85	0	#363
$abc$124596$new_n15860_	25	84	0	#364
$techmap120191$auto$maccmap.cc:240:synth$53600.slice[1].carry4_full.CO[0]	40	41	0	#365
$abc$124596$new_n15954_	39	42	0	#366
$techmap120194$auto$maccmap.cc:240:synth$53643.slice[1].carry4_full.CO[0]	20	46	0	#367
$auto$maccmap.cc:240:synth$53686.S[4]	32	91	0	#368
$techmap120203$auto$maccmap.cc:240:synth$53729.slice[1].carry4_full.CO[0]	29	41	0	#369
$abc$124596$new_n16168_	29	43	0	#370
$techmap120215$auto$maccmap.cc:240:synth$53784.slice[1].carry4_full.CO[0]	40	61	0	#371
$abc$124596$new_n16341_	39	62	0	#372
$techmap120221$auto$maccmap.cc:240:synth$53827.slice[1].carry4_full.CO[0]	17	35	0	#373
$abc$124596$new_n16442_	18	34	0	#374
$auto$maccmap.cc:240:synth$53872.S[4]	32	67	0	#375
$techmap120230$auto$maccmap.cc:240:synth$53915.slice[1].carry4_full.CO[0]	51	61	0	#376
$abc$124596$new_n16595_	50	62	0	#377
$techmap120239$auto$maccmap.cc:240:synth$53977.slice[1].carry4_full.CO[0]	42	26	0	#378
$abc$124596$new_n16757_	43	27	0	#379
$techmap120248$auto$maccmap.cc:240:synth$54022.slice[1].carry4_full.CO[0]	40	51	0	#380
$abc$124596$new_n16920_	39	50	0	#381
$techmap120251$auto$maccmap.cc:240:synth$35305.slice[1].carry4_full.CO[0]	58	33	0	#382
$abc$124596$new_n16969_	58	32	0	#383
$techmap120257$auto$maccmap.cc:240:synth$54065.slice[1].carry4_full.CO[0]	29	36	0	#384
$abc$124596$new_n17062_	28	36	0	#385
$techmap120305$auto$maccmap.cc:240:synth$54384.slice[1].carry4_full.CO[0]	58	44	0	#386
$abc$124596$new_n17576_	59	45	0	#387
$techmap120323$auto$maccmap.cc:240:synth$54431.slice[1].carry4_full.CO[0]	18	91	0	#388
$abc$124596$new_n17640_	17	92	0	#389
$techmap120329$auto$maccmap.cc:240:synth$54476.slice[1].carry4_full.CO[0]	45	50	0	#390
$abc$124596$new_n17694_	46	51	0	#391
$auto$maccmap.cc:240:synth$54521.S[4]	21	91	0	#392
$techmap120335$auto$maccmap.cc:240:synth$54566.slice[1].carry4_full.CO[0]	18	21	0	#393
$abc$124596$new_n17798_	17	21	0	#394
$techmap120338$auto$maccmap.cc:240:synth$54611.slice[1].carry4_full.CO[0]	7	41	0	#395
$abc$124596$new_n17839_	6	42	0	#396
$techmap120341$auto$maccmap.cc:240:synth$54656.slice[1].carry4_full.CO[0]	29	26	0	#397
$abc$124596$new_n17894_	28	28	0	#398
$techmap120347$auto$maccmap.cc:240:synth$54701.slice[1].carry4_full.CO[0]	40	11	0	#399
$techmap120353$auto$maccmap.cc:240:synth$54746.slice[1].carry4_full.CO[0]	51	41	0	#400
$abc$124596$new_n18007_	50	41	0	#401
$techmap120362$auto$maccmap.cc:240:synth$54812.slice[1].carry4_full.CO[0]	25	64	0	#402
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0]	40	26	0	#403
$auto$maccmap.cc:240:synth$54923.S[4]	31	78	0	#404
$techmap120380$auto$maccmap.cc:240:synth$55373.slice[1].carry4_full.CO[0]	10	44	0	#405
$abc$124596$new_n18395_	9	45	0	#406
$techmap120392$auto$maccmap.cc:240:synth$55418.slice[1].carry4_full.CO[0]	29	83	0	#407
$abc$124596$new_n18558_	28	85	0	#408
$auto$maccmap.cc:240:synth$55463.S[4]	29	18	0	#409
$techmap120144$auto$maccmap.cc:240:synth$52770.slice[1].carry4_full.CO[0]	64	81	0	#410
$techmap120583$auto$maccmap.cc:240:synth$53207.slice[1].carry4_full.CO[0]	42	46	0	#411
$techmap120171$auto$maccmap.cc:240:synth$53469.slice[1].carry4_full.CO[0]	48	90	0	#412
$techmap120200$auto$maccmap.cc:240:synth$53686.slice[1].carry4_full.CO[0]	31	91	0	#413
$techmap120224$auto$maccmap.cc:240:synth$53872.slice[1].carry4_full.CO[0]	31	66	0	#414
$techmap120332$auto$maccmap.cc:240:synth$54521.slice[1].carry4_full.CO[0]	20	91	0	#415
$techmap120374$auto$maccmap.cc:240:synth$54923.slice[1].carry4_full.CO[0]	31	76	0	#416
$techmap120398$auto$maccmap.cc:240:synth$55463.slice[1].carry4_full.CO[0]	29	16	0	#417
$techmap120447$auto$maccmap.cc:240:synth$55778.slice[1].carry4_full.CO[0]	31	41	0	#418
$techmap120471$auto$maccmap.cc:240:synth$56000.slice[1].carry4_full.CO[0]	42	36	0	#419
$techmap120495$auto$maccmap.cc:240:synth$56360.slice[1].carry4_full.CO[0]	62	81	0	#420
$techmap120504$auto$maccmap.cc:240:synth$56450.slice[1].carry4_full.CO[0]	31	61	0	#421
$techmap120513$auto$maccmap.cc:240:synth$56585.slice[1].carry4_full.CO[0]	37	91	0	#422
$techmap120156$auto$maccmap.cc:240:synth$56921.slice[1].carry4_full.CO[0]	42	56	0	#423
grp_matrix_multiply_full_fu_8390.tmp210_reg_16687[6]	37	67	0	#424
grp_matrix_multiply_full_fu_8390.tmp147_reg_16662[6]	35	57	0	#425
$techmap120134$auto$maccmap.cc:240:synth$52385.slice[0].carry4_1st_full.CO[0]	18	81	0	#426
$techmap120119$auto$maccmap.cc:240:synth$52430.slice[0].carry4_1st_full.CO[0]	26	58	0	#427
$techmap120386$auto$alumacc.cc:485:replace_alu$33429.slice[1].carry4_full.CO[0]	29	68	0	#428
grp_matrix_multiply_full_fu_8390.tmp217_reg_16692[4]	40	74	0	#429
grp_matrix_multiply_full_fu_8390.tmp154_reg_16667[4]	24	64	0	#430
grp_matrix_multiply_full_fu_8390.tmp114_reg_16647[4]	36	44	0	#431
$abc$124596$new_n14828_	62	105	0	#432
$auto$maccmap.cc:240:synth$50928.DI[5]	47	13	0	#433
$abc$124596$new_n14073_	42	86	0	#434
$auto$maccmap.cc:114:fulladd$55213.Y[3]	9	78	0	#435
$auto$maccmap.cc:114:fulladd$55552.Y[3]	35	81	0	#436
$auto$maccmap.cc:114:fulladd$55168.Y[3]	25	80	0	#437
$auto$maccmap.cc:114:fulladd$55597.Y[3]	61	46	0	#438
$auto$maccmap.cc:114:fulladd$55111.Y[3]	61	61	0	#439
$auto$maccmap.cc:114:fulladd$55642.Y[3]	39	56	0	#440
$auto$maccmap.cc:114:fulladd$55687.Y[3]	53	80	0	#441
$auto$maccmap.cc:114:fulladd$55066.Y[3]	32	56	0	#442
$auto$maccmap.cc:114:fulladd$55732.Y[3]	47	58	0	#443
$auto$maccmap.cc:114:fulladd$55021.Y[3]	65	50	0	#444
$auto$maccmap.cc:114:fulladd$55822.Y[3]	28	101	0	#445
$auto$maccmap.cc:114:fulladd$54967.Y[3]	28	74	0	#446
$auto$maccmap.cc:114:fulladd$55867.Y[3]	39	91	0	#447
$auto$maccmap.cc:114:fulladd$55933.Y[3]	64	20	0	#448
$techmap120473$auto$maccmap.cc:240:synth$56045.slice[0].carry4_1st_full.CO[0]	20	102	0	#449
$auto$maccmap.cc:114:fulladd$56089.Y[3]	14	35	0	#450
$auto$maccmap.cc:114:fulladd$56134.Y[3]	35	27	0	#451
$auto$maccmap.cc:114:fulladd$56179.Y[3]	21	16	0	#452
$auto$maccmap.cc:114:fulladd$56224.Y[3]	13	38	0	#453
$auto$maccmap.cc:114:fulladd$56269.Y[3]	21	79	0	#454
$auto$maccmap.cc:114:fulladd$56314.Y[3]	20	28	0	#455
$auto$maccmap.cc:114:fulladd$56404.Y[3]	23	57	0	#456
$techmap120500$auto$maccmap.cc:240:synth$48398.slice[0].carry4_1st_full.CO[0]	42	32	0	#457
$auto$maccmap.cc:114:fulladd$56494.Y[3]	17	52	0	#458
$auto$maccmap.cc:114:fulladd$56539.Y[3]	13	94	0	#459
$auto$maccmap.cc:114:fulladd$56629.Y[3]	28	66	0	#460
$auto$maccmap.cc:114:fulladd$56674.Y[3]	23	75	0	#461
$auto$maccmap.cc:114:fulladd$56719.Y[3]	17	86	0	#462
$auto$maccmap.cc:114:fulladd$56785.Y[3]	6	62	0	#463
$auto$maccmap.cc:114:fulladd$56830.Y[3]	13	71	0	#464
$auto$maccmap.cc:114:fulladd$53105.Y[3]	20	94	0	#465
$auto$maccmap.cc:114:fulladd$53150.Y[3]	47	83	0	#466
$auto$maccmap.cc:114:fulladd$52964.Y[3]	29	89	0	#467
$techmap120585$auto$maccmap.cc:240:synth$53008.slice[0].carry4_1st_full.CO[0]	53	72	0	#468
$auto$maccmap.cc:114:fulladd$53251.Y[3]	32	52	0	#469
$auto$maccmap.cc:114:fulladd$53052.Y[3]	40	68	0	#470
$auto$maccmap.cc:114:fulladd$56875.Y[3]	43	76	0	#471
$auto$maccmap.cc:114:fulladd$53337.Y[3]	25	75	0	#472
$auto$maccmap.cc:114:fulladd$57087.Y[3]	18	75	0	#473
$auto$maccmap.cc:114:fulladd$57140.Y[3]	47	62	0	#474
$auto$maccmap.cc:114:fulladd$56989.Y[3]	28	56	0	#475
$techmap120107$auto$maccmap.cc:240:synth$51988.slice[0].carry4_1st_full.CO[0]	18	102	0	#476
$auto$maccmap.cc:114:fulladd$52603.Y[3]	31	95	0	#477
$auto$maccmap.cc:114:fulladd$52646.Y[3]	46	71	0	#478
$techmap120140$auto$maccmap.cc:240:synth$52727.slice[0].carry4_1st_full.CO[0]	37	99	0	#479
$techmap120146$auto$maccmap.cc:240:synth$51375.slice[0].carry4_1st_full.CO[0]	23	22	0	#480
$auto$maccmap.cc:114:fulladd$53380.Y[3]	25	82	0	#481
$techmap120158$auto$maccmap.cc:240:synth$51322.slice[0].carry4_1st_full.CO[0]	53	27	0	#482
$auto$maccmap.cc:114:fulladd$53425.Y[3]	35	50	0	#483
$auto$maccmap.cc:114:fulladd$52833.Y[3]	40	85	0	#484
$auto$maccmap.cc:114:fulladd$52876.Y[3]	28	97	0	#485
$auto$maccmap.cc:114:fulladd$53511.Y[3]	46	81	0	#486
$techmap120184$auto$maccmap.cc:240:synth$53555.slice[0].carry4_1st_full.CO[0]	26	86	0	#487
$techmap120190$auto$maccmap.cc:240:synth$53600.slice[0].carry4_1st_full.CO[0]	40	42	0	#488
$techmap120193$auto$maccmap.cc:240:synth$53643.slice[0].carry4_1st_full.CO[0]	20	47	0	#489
$auto$maccmap.cc:114:fulladd$53728.Y[3]	28	42	0	#490
$techmap120214$auto$maccmap.cc:240:synth$53784.slice[0].carry4_1st_full.CO[0]	40	62	0	#491
$auto$maccmap.cc:114:fulladd$51422.Y[3]	42	68	0	#492
$techmap120220$auto$maccmap.cc:240:synth$53827.slice[0].carry4_1st_full.CO[0]	17	36	0	#493
$techmap120229$auto$maccmap.cc:240:synth$53915.slice[0].carry4_1st_full.CO[0]	51	62	0	#494
$auto$maccmap.cc:114:fulladd$53976.Y[3]	42	28	0	#495
$techmap120247$auto$maccmap.cc:240:synth$54022.slice[0].carry4_1st_full.CO[0]	40	52	0	#496
$auto$maccmap.cc:114:fulladd$50716.Y[3]	54	56	0	#497
$techmap120256$auto$maccmap.cc:240:synth$54065.slice[0].carry4_1st_full.CO[0]	29	37	0	#498
$auto$maccmap.cc:114:fulladd$35258.Y[3]	58	64	0	#499
$auto$maccmap.cc:114:fulladd$50457.Y[3]	42	95	0	#500
$auto$maccmap.cc:114:fulladd$35215.Y[3]	17	47	0	#501
$techmap120274$auto$maccmap.cc:240:synth$35133.slice[0].carry4_1st_full.CO[0]	51	67	0	#502
$auto$maccmap.cc:114:fulladd$54383.Y[3]	59	44	0	#503
$techmap120322$auto$maccmap.cc:240:synth$54431.slice[0].carry4_1st_full.CO[0]	18	92	0	#504
$auto$maccmap.cc:114:fulladd$54475.Y[3]	46	52	0	#505
$techmap120334$auto$maccmap.cc:240:synth$54566.slice[0].carry4_1st_full.CO[0]	18	22	0	#506
$auto$maccmap.cc:114:fulladd$54610.Y[3]	6	41	0	#507
$techmap120340$auto$maccmap.cc:240:synth$54656.slice[0].carry4_1st_full.CO[0]	29	27	0	#508
$auto$maccmap.cc:114:fulladd$54700.Y[3]	39	11	0	#509
$auto$maccmap.cc:114:fulladd$54811.Y[3]	26	64	0	#510
$auto$maccmap.cc:114:fulladd$54877.Y[3]	39	27	0	#511
$auto$maccmap.cc:114:fulladd$55324.Y[3]	53	18	0	#512
$auto$maccmap.cc:114:fulladd$55372.Y[3]	9	44	0	#513
$auto$maccmap.cc:114:fulladd$55258.Y[3]	50	52	0	#514
$techmap120391$auto$maccmap.cc:240:synth$55418.slice[0].carry4_1st_full.CO[0]	29	84	0	#515
$techmap120280$auto$maccmap.cc:240:synth$35042.slice[0].carry4_1st_full.CO[0]	54	51	0	#516
$techmap120277$auto$maccmap.cc:240:synth$35090.slice[0].carry4_1st_full.CO[0]	9	32	0	#517
$techmap120268$auto$maccmap.cc:240:synth$35219.slice[0].carry4_1st_full.CO[0]	18	47	0	#518
$techmap120262$auto$maccmap.cc:240:synth$35262.slice[0].carry4_1st_full.CO[0]	57	63	0	#519
$techmap120265$auto$maccmap.cc:240:synth$50461.slice[0].carry4_1st_full.CO[0]	42	97	0	#520
$techmap120253$auto$maccmap.cc:240:synth$50720.slice[0].carry4_1st_full.CO[0]	53	55	0	#521
$techmap120181$auto$maccmap.cc:240:synth$51204.slice[0].carry4_1st_full.CO[0]	42	42	0	#522
$techmap120167$auto$maccmap.cc:240:synth$51277.slice[0].carry4_1st_full.CO[0]	50	86	0	#523
$techmap120217$auto$maccmap.cc:240:synth$51426.slice[0].carry4_1st_full.CO[0]	42	67	0	#524
$techmap120128$auto$maccmap.cc:240:synth$52342.slice[0].carry4_1st_full.CO[0]	61	106	0	#525
$techmap120113$auto$maccmap.cc:240:synth$52604.slice[0].carry4_1st_full.CO[0]	31	97	0	#526
$techmap120125$auto$maccmap.cc:240:synth$52647.slice[0].carry4_1st_full.CO[0]	45	72	0	#527
$techmap120143$auto$maccmap.cc:240:synth$52770.slice[0].carry4_1st_full.CO[0]	64	82	0	#528
$techmap120164$auto$maccmap.cc:240:synth$52834.slice[0].carry4_1st_full.CO[0]	40	87	0	#529
$techmap120173$auto$maccmap.cc:240:synth$52877.slice[0].carry4_1st_full.CO[0]	29	97	0	#530
$techmap120576$auto$maccmap.cc:240:synth$52965.slice[0].carry4_1st_full.CO[0]	29	87	0	#531
$techmap120591$auto$maccmap.cc:240:synth$53053.slice[0].carry4_1st_full.CO[0]	40	67	0	#532
$techmap120567$auto$maccmap.cc:240:synth$53106.slice[0].carry4_1st_full.CO[0]	20	87	0	#533
$techmap120573$auto$maccmap.cc:240:synth$53151.slice[0].carry4_1st_full.CO[0]	47	85	0	#534
$techmap120582$auto$maccmap.cc:240:synth$53207.slice[0].carry4_1st_full.CO[0]	42	47	0	#535
$techmap120588$auto$maccmap.cc:240:synth$53252.slice[0].carry4_1st_full.CO[0]	31	52	0	#536
$techmap120053$auto$maccmap.cc:240:synth$53338.slice[0].carry4_1st_full.CO[0]	26	76	0	#537
$techmap120149$auto$maccmap.cc:240:synth$53381.slice[0].carry4_1st_full.CO[0]	29	72	0	#538
$techmap120161$auto$maccmap.cc:240:synth$53426.slice[0].carry4_1st_full.CO[0]	34	51	0	#539
$techmap120170$auto$maccmap.cc:240:synth$53469.slice[0].carry4_1st_full.CO[0]	48	91	0	#540
$techmap120178$auto$maccmap.cc:240:synth$53512.slice[0].carry4_1st_full.CO[0]	45	82	0	#541
$techmap120199$auto$maccmap.cc:240:synth$53686.slice[0].carry4_1st_full.CO[0]	31	92	0	#542
$techmap120202$auto$maccmap.cc:240:synth$53729.slice[0].carry4_1st_full.CO[0]	29	42	0	#543
$techmap120223$auto$maccmap.cc:240:synth$53872.slice[0].carry4_1st_full.CO[0]	31	67	0	#544
$techmap120238$auto$maccmap.cc:240:synth$53977.slice[0].carry4_1st_full.CO[0]	42	27	0	#545
$techmap120304$auto$maccmap.cc:240:synth$54384.slice[0].carry4_1st_full.CO[0]	58	45	0	#546
$techmap120328$auto$maccmap.cc:240:synth$54476.slice[0].carry4_1st_full.CO[0]	45	51	0	#547
$techmap120331$auto$maccmap.cc:240:synth$54521.slice[0].carry4_1st_full.CO[0]	20	92	0	#548
$techmap120337$auto$maccmap.cc:240:synth$54611.slice[0].carry4_1st_full.CO[0]	7	42	0	#549
$techmap120346$auto$maccmap.cc:240:synth$54701.slice[0].carry4_1st_full.CO[0]	40	12	0	#550
$techmap120361$auto$maccmap.cc:240:synth$54812.slice[0].carry4_1st_full.CO[0]	25	65	0	#551
$techmap120367$auto$maccmap.cc:240:synth$54878.slice[0].carry4_1st_full.CO[0]	40	27	0	#552
$techmap120373$auto$maccmap.cc:240:synth$54923.slice[0].carry4_1st_full.CO[0]	31	77	0	#553
$techmap120455$auto$maccmap.cc:240:synth$54968.slice[0].carry4_1st_full.CO[0]	29	74	0	#554
$techmap120443$auto$maccmap.cc:240:synth$55025.slice[0].carry4_1st_full.CO[0]	64	52	0	#555
$techmap120437$auto$maccmap.cc:240:synth$55070.slice[0].carry4_1st_full.CO[0]	31	57	0	#556
$techmap120427$auto$maccmap.cc:240:synth$55115.slice[0].carry4_1st_full.CO[0]	62	62	0	#557
$techmap120415$auto$maccmap.cc:240:synth$55172.slice[0].carry4_1st_full.CO[0]	26	81	0	#558
$techmap120400$auto$maccmap.cc:240:synth$55217.slice[0].carry4_1st_full.CO[0]	10	79	0	#559
$techmap120388$auto$maccmap.cc:240:synth$55262.slice[0].carry4_1st_full.CO[0]	51	52	0	#560
$techmap120376$auto$maccmap.cc:240:synth$55328.slice[0].carry4_1st_full.CO[0]	53	17	0	#561
$techmap120379$auto$maccmap.cc:240:synth$55373.slice[0].carry4_1st_full.CO[0]	10	45	0	#562
$techmap120397$auto$maccmap.cc:240:synth$55463.slice[0].carry4_1st_full.CO[0]	29	17	0	#563
$techmap120418$auto$maccmap.cc:240:synth$55553.slice[0].carry4_1st_full.CO[0]	34	82	0	#564
$techmap120421$auto$maccmap.cc:240:synth$55598.slice[0].carry4_1st_full.CO[0]	62	47	0	#565
$techmap120430$auto$maccmap.cc:240:synth$55643.slice[0].carry4_1st_full.CO[0]	40	57	0	#566
$techmap120434$auto$maccmap.cc:240:synth$55688.slice[0].carry4_1st_full.CO[0]	53	82	0	#567
$techmap120440$auto$maccmap.cc:240:synth$55733.slice[0].carry4_1st_full.CO[0]	48	58	0	#568
$techmap120446$auto$maccmap.cc:240:synth$55778.slice[0].carry4_1st_full.CO[0]	31	42	0	#569
$techmap120449$auto$maccmap.cc:240:synth$55823.slice[0].carry4_1st_full.CO[0]	29	102	0	#570
$techmap120458$auto$maccmap.cc:240:synth$55868.slice[0].carry4_1st_full.CO[0]	40	92	0	#571
$techmap120464$auto$maccmap.cc:240:synth$55934.slice[0].carry4_1st_full.CO[0]	64	22	0	#572
$techmap120470$auto$maccmap.cc:240:synth$56000.slice[0].carry4_1st_full.CO[0]	42	37	0	#573
$techmap120476$auto$maccmap.cc:240:synth$56090.slice[0].carry4_1st_full.CO[0]	15	36	0	#574
$techmap120479$auto$maccmap.cc:240:synth$56135.slice[0].carry4_1st_full.CO[0]	34	29	0	#575
$techmap120482$auto$maccmap.cc:240:synth$56180.slice[0].carry4_1st_full.CO[0]	20	17	0	#576
$techmap120485$auto$maccmap.cc:240:synth$56225.slice[0].carry4_1st_full.CO[0]	13	40	0	#577
$techmap120488$auto$maccmap.cc:240:synth$56270.slice[0].carry4_1st_full.CO[0]	20	79	0	#578
$techmap120491$auto$maccmap.cc:240:synth$56315.slice[0].carry4_1st_full.CO[0]	20	27	0	#579
$techmap120494$auto$maccmap.cc:240:synth$56360.slice[0].carry4_1st_full.CO[0]	62	82	0	#580
$techmap120497$auto$maccmap.cc:240:synth$56405.slice[0].carry4_1st_full.CO[0]	24	58	0	#581
$techmap120503$auto$maccmap.cc:240:synth$56450.slice[0].carry4_1st_full.CO[0]	31	62	0	#582
$techmap120506$auto$maccmap.cc:240:synth$56495.slice[0].carry4_1st_full.CO[0]	18	52	0	#583
$techmap120509$auto$maccmap.cc:240:synth$56540.slice[0].carry4_1st_full.CO[0]	12	95	0	#584
$techmap120512$auto$maccmap.cc:240:synth$56585.slice[0].carry4_1st_full.CO[0]	37	92	0	#585
$techmap120515$auto$maccmap.cc:240:synth$56630.slice[0].carry4_1st_full.CO[0]	29	67	0	#586
$techmap120518$auto$maccmap.cc:240:synth$56675.slice[0].carry4_1st_full.CO[0]	24	76	0	#587
$techmap120521$auto$maccmap.cc:240:synth$56720.slice[0].carry4_1st_full.CO[0]	18	87	0	#588
$techmap120527$auto$maccmap.cc:240:synth$56786.slice[0].carry4_1st_full.CO[0]	7	62	0	#589
$techmap120530$auto$maccmap.cc:240:synth$56831.slice[0].carry4_1st_full.CO[0]	14	72	0	#590
$techmap120052$auto$maccmap.cc:240:synth$56876.slice[0].carry4_1st_full.CO[0]	42	77	0	#591
$techmap120155$auto$maccmap.cc:240:synth$56921.slice[0].carry4_1st_full.CO[0]	42	57	0	#592
$techmap120089$auto$maccmap.cc:240:synth$56993.slice[0].carry4_1st_full.CO[0]	29	57	0	#593
$techmap120074$auto$maccmap.cc:240:synth$57038.slice[0].carry4_1st_full.CO[0]	20	22	0	#594
$techmap120056$auto$maccmap.cc:240:synth$57091.slice[0].carry4_1st_full.CO[0]	18	77	0	#595
$techmap120068$auto$maccmap.cc:240:synth$57144.slice[0].carry4_1st_full.CO[0]	48	61	0	#596
$abc$124596$new_n11127_	20	59	0	#597
$abc$124596$new_n11135_	20	58	0	#598
$abc$124596$new_n11248_	47	47	0	#599
$abc$124596$new_n12268_	42	51	0	#600
$abc$124596$new_n15307_	42	43	0	#601
$abc$124596$new_n15315_	43	43	0	#602
$abc$124596$new_n16686_	40	75	0	#603
$abc$124596$new_n17546_	40	53	0	#604
$abc$124596$new_n17554_	39	53	0	#605
$abc$124596$new_n18086_	34	60	0	#606
$abc$124596$new_n18094_	34	59	0	#607
$abc$124596$new_n18205_	23	64	0	#608
$techmap120096$auto$maccmap.cc:240:synth$51884.slice[1].carry4_full.CO[0]	23	65	0	#609
$abc$124596$new_n18472_	42	92	0	#610
$abc$124596$new_n18480_	42	93	0	#611
$abc$124596$new_n18728_	26	30	0	#612
$abc$124596$new_n18736_	29	30	0	#613
$abc$124596$new_n12244_	43	51	0	#614
$abc$124596$new_n10386_	26	79	0	#615
$abc$124596$new_n10424_	34	80	0	#616
$abc$124596$new_n10486_	62	45	0	#617
$abc$124596$new_n10670_	54	81	0	#618
$abc$124596$new_n10769_	47	57	0	#619
$abc$124596$new_n10919_	29	100	0	#620
$abc$124596$new_n11010_	28	73	0	#621
$abc$124596$new_n11179_	65	20	0	#622
$abc$124596$new_n11289_	42	35	0	#623
$abc$124596$new_n11350_	21	100	0	#624
$abc$124596$new_n11454_	34	27	0	#625
$abc$124596$new_n11558_	14	39	0	#626
$abc$124596$new_n11610_	18	78	0	#627
$abc$124596$new_n11662_	21	28	0	#628
$abc$124596$new_n11663_	21	26	0	#629
$abc$124596$new_n11768_	24	56	0	#630
$abc$124596$new_n11823_	43	31	0	#631
$abc$124596$new_n11824_	42	30	0	#632
$abc$124596$new_n11927_	17	53	0	#633
$abc$124596$new_n11928_	18	54	0	#634
$abc$124596$new_n12027_	36	93	0	#635
$abc$124596$new_n12037_	36	91	0	#636
$abc$124596$new_n12084_	28	65	0	#637
$abc$124596$new_n12136_	24	74	0	#638
$abc$124596$new_n12304_	7	60	0	#639
$abc$124596$new_n12358_	13	70	0	#640
$abc$124596$new_n12445_	32	30	0	#641
$techmap120571$auto$maccmap.cc:240:synth$52922.slice[1].carry4_full.CO[0]	31	31	0	#642
$abc$124596$new_n12467_	32	31	0	#643
$abc$124596$new_n12512_	48	84	0	#644
$abc$124596$new_n12522_	48	85	0	#645
$abc$124596$new_n12576_	29	88	0	#646
$abc$124596$new_n12577_	28	87	0	#647
$abc$124596$new_n12682_	43	46	0	#648
$abc$124596$new_n12728_	54	70	0	#649
$abc$124596$new_n12729_	54	72	0	#650
$abc$124596$new_n12784_	32	51	0	#651
$abc$124596$new_n12785_	31	50	0	#652
$abc$124596$new_n12837_	39	67	0	#653
$abc$124596$new_n12838_	39	65	0	#654
$abc$124596$new_n12870_	21	38	0	#655
$abc$124596$new_n12871_	21	37	0	#656
$abc$124596$new_n12905_	21	39	0	#657
$auto$maccmap.cc:114:fulladd$51773.A[0]	17	26	0	#658
$abc$124596$new_n13540_	26	74	0	#659
$abc$124596$new_n13595_	17	75	0	#660
$techmap120066$auto$maccmap.cc:240:synth$52217.slice[1].carry4_full.CO[0]	40	81	0	#661
$abc$124596$new_n13826_	31	35	0	#662
$abc$124596$new_n13833_	31	34	0	#663
$abc$124596$new_n13944_	17	27	0	#664
$abc$124596$new_n13947_	17	25	0	#665
$abc$124596$new_n14020_	28	31	0	#666
$abc$124596$new_n14027_	28	32	0	#667
$abc$124596$new_n14042_	29	33	0	#668
$abc$124596$new_n14189_	24	65	0	#669
$abc$124596$new_n14213_	24	67	0	#670
$techmap120099$auto$maccmap.cc:240:synth$52138.slice[1].carry4_full.CO[0]	29	104	0	#671
$techmap120098$auto$maccmap.cc:240:synth$52138.slice[0].carry4_1st_full.CO[0]	29	105	0	#672
$abc$124596$new_n14246_	28	104	0	#673
$abc$124596$new_n14254_	29	103	0	#674
$abc$124596$new_n14262_	28	103	0	#675
$abc$124596$new_n14458_	17	101	0	#676
$abc$124596$new_n14484_	36	82	0	#677
$abc$124596$new_n14492_	36	83	0	#678
$abc$124596$new_n14497_	36	81	0	#679
$abc$124596$new_n14619_	9	89	0	#680
$abc$124596$new_n14711_	24	61	0	#681
$techmap120123$auto$maccmap.cc:240:synth$52473.slice[1].carry4_full.CO[0]	25	61	0	#682
$abc$124596$new_n14726_	24	60	0	#683
$abc$124596$new_n14784_	45	70	0	#684
$abc$124596$new_n14839_	62	107	0	#685
$abc$124596$new_n15089_	36	99	0	#686
$abc$124596$new_n15090_	36	98	0	#687
$abc$124596$new_n15149_	64	80	0	#688
$abc$124596$new_n15194_	23	20	0	#689
$abc$124596$new_n15409_	54	28	0	#690
$abc$124596$new_n15571_	50	87	0	#691
$abc$124596$new_n15719_	43	75	0	#692
$abc$124596$new_n15824_	43	39	0	#693
$abc$124596$new_n15873_	25	85	0	#694
$abc$124596$new_n15874_	26	84	0	#695
$abc$124596$new_n15923_	32	101	0	#696
$abc$124596$new_n15929_	32	100	0	#697
$abc$124596$new_n16021_	21	46	0	#698
$abc$124596$new_n16068_	50	77	0	#699
$abc$124596$new_n16092_	50	75	0	#700
$abc$124596$new_n16132_	31	90	0	#701
$abc$124596$new_n16181_	28	43	0	#702
$abc$124596$new_n16182_	29	44	0	#703
$techmap120206$auto$maccmap.cc:240:synth$51530.slice[1].carry4_full.CO[0]	42	81	0	#704
$abc$124596$new_n16312_	39	97	0	#705
$abc$124596$new_n16465_	18	35	0	#706
$abc$124596$new_n16466_	17	34	0	#707
$abc$124596$new_n16550_	36	48	0	#708
$abc$124596$new_n16618_	50	63	0	#709
$abc$124596$new_n16619_	51	63	0	#710
$techmap120236$auto$maccmap.cc:240:synth$35348.slice[1].carry4_full.CO[0]	40	36	0	#711
$abc$124596$new_n16780_	43	28	0	#712
$abc$124596$new_n16781_	43	26	0	#713
$auto$maccmap.cc:240:synth$50928.DI[6]	47	14	0	#714
$abc$124596$new_n16863_	32	81	0	#715
$techmap120245$auto$maccmap.cc:240:synth$50767.slice[1].carry4_full.CO[0]	31	81	0	#716
$abc$124596$new_n16933_	39	51	0	#717
$abc$124596$new_n16934_	40	50	0	#718
$abc$124596$new_n16977_	57	32	0	#719
$abc$124596$new_n17035_	54	54	0	#720
$abc$124596$new_n17095_	29	35	0	#721
$abc$124596$new_n17236_	43	97	0	#722
$abc$124596$new_n17332_	28	62	0	#723
$abc$124596$new_n17381_	51	68	0	#724
$abc$124596$new_n17436_	9	30	0	#725
$abc$124596$new_n17485_	54	49	0	#726
$abc$124596$new_n17600_	59	43	0	#727
$abc$124596$new_n17646_	17	93	0	#728
$abc$124596$new_n17707_	46	50	0	#729
$abc$124596$new_n17752_	21	92	0	#730
$auto$maccmap.cc:240:synth$54566.DI[7]	17	22	0	#731
$abc$124596$new_n17862_	6	43	0	#732
$abc$124596$new_n17917_	28	27	0	#733
$abc$124596$new_n17967_	39	12	0	#734
$abc$124596$new_n18020_	50	42	0	#735
$abc$124596$new_n18021_	51	40	0	#736
$abc$124596$new_n18137_	25	63	0	#737
$abc$124596$new_n18301_	32	78	0	#738
$abc$124596$new_n18408_	10	43	0	#739
$abc$124596$new_n18564_	29	85	0	#740
$abc$124596$new_n18627_	28	18	0	#741
$techmap120227$auto$maccmap.cc:240:synth$51007.slice[1].carry4_full.CO[0]	36	49	0	#742
$techmap120197$auto$maccmap.cc:240:synth$51065.slice[1].carry4_full.CO[0]	51	76	0	#743
$techmap120072$auto$maccmap.cc:240:synth$51743.slice[1].carry4_full.CO[0]	31	36	0	#744
$techmap120078$auto$maccmap.cc:240:synth$51786.slice[1].carry4_full.CO[0]	18	26	0	#745
$techmap120084$auto$maccmap.cc:240:synth$52276.slice[1].carry4_full.CO[0]	29	31	0	#746
$techmap120111$auto$maccmap.cc:240:synth$52561.slice[1].carry4_full.CO[0]	53	86	0	#747
$abc$124596$new_n10706_	31	55	0	#748
$abc$124596$new_n10807_	64	50	0	#749
$abc$124596$new_n13780_	47	60	0	#750
$abc$124596$new_n13968_	43	61	0	#751
$abc$124596$new_n13982_	43	63	0	#752
$abc$124596$new_n14113_	29	55	0	#753
$abc$124596$new_n15179_	24	22	0	#754
$abc$124596$new_n15394_	54	27	0	#755
$abc$124596$new_n15803_	43	40	0	#756
$abc$124596$new_n15918_	31	100	0	#757
$techmap120211$auto$maccmap.cc:240:synth$51483.slice[0].carry4_1st_full.CO[0]	40	97	0	#758
$abc$124596$new_n16402_	43	68	0	#759
$abc$124596$new_n16716_	39	36	0	#760
$abc$124596$new_n16721_	40	35	0	#761
$abc$124596$new_n17171_	58	62	0	#762
$abc$124596$new_n17311_	28	63	0	#763
$abc$124596$new_n18343_	54	17	0	#764
$abc$124596$new_n18508_	51	50	0	#765
$abc$124596$new_n11330_	21	102	0	#766
$abc$124596$new_n11967_	12	93	0	#767
$abc$124596$new_n12174_	18	85	0	#768
$abc$124596$new_n13622_	32	47	0	#769
$abc$124596$new_n13673_	47	30	0	#770
$abc$124596$new_n14438_	18	100	0	#771
$abc$124596$new_n14547_	32	95	0	#772
$abc$124596$new_n14602_	10	87	0	#773
$auto$maccmap.cc:240:synth$52430.S[4]	25	58	0	#774
$abc$124596$new_n15229_	24	81	0	#775
$abc$124596$new_n15438_	34	49	0	#776
$abc$124596$new_n15651_	28	95	0	#777
$abc$124596$new_n15707_	42	75	0	#778
$abc$124596$new_n15964_	39	41	0	#779
$abc$124596$new_n16210_	42	84	0	#780
$abc$124596$new_n16351_	39	61	0	#781
$abc$124596$new_n16605_	50	61	0	#782
$abc$124596$new_n16962_	57	33	0	#783
$abc$124596$new_n17072_	28	37	0	#784
$abc$124596$new_n17634_	17	91	0	#785
$abc$124596$new_n17739_	21	90	0	#786
$abc$124596$new_n17792_	17	23	0	#787
$abc$124596$new_n18552_	28	84	0	#788
$abc$124596$new_n12927_	37	58	0	#789
$techmap120542$auto$alumacc.cc:485:replace_alu$33420.slice[0].carry4_1st_full.CO[0]	40	95	0	#790
$techmap120259$auto$maccmap.cc:240:synth$54078.slice[0].carry4_1st_full.CO[0]	36	62	0	#791
grp_matrix_multiply_full_fu_8390.tmp210_reg_16687[0]	46	47	0	#792
$abc$124596$new_n13683_	47	28	0	#793
$techmap120187$auto$maccmap.cc:240:synth$51155.slice[0].carry4_1st_full.CO[0]	31	102	0	#794
$techmap120077$auto$maccmap.cc:240:synth$51786.slice[0].carry4_1st_full.CO[0]	18	27	0	#795
$techmap120062$auto$maccmap.cc:240:synth$52089.slice[0].carry4_1st_full.CO[0]	48	30	0	#796
$abc$124596$new_n16059_	50	76	0	#797
$techmap120316$auto$alumacc.cc:485:replace_alu$33453.slice[0].carry4_1st_full.CO[0]	43	55	0	#798
$techmap120385$auto$alumacc.cc:485:replace_alu$33429.slice[0].carry4_1st_full.CO[0]	29	69	0	#799
$techmap120370$auto$alumacc.cc:485:replace_alu$33444.slice[0].carry4_1st_full.CO[0]	24	54	0	#800
$techmap120320$auto$alumacc.cc:485:replace_alu$33390.slice[1].carry4_full.CO[0]	20	67	0	#801
$techmap120356$auto$alumacc.cc:485:replace_alu$33417.slice[1].carry4_full.CO[0]	21	67	0	#802
$techmap120543$auto$alumacc.cc:485:replace_alu$33420.slice[1].carry4_full.CO[0]	40	94	0	#803
$techmap120545$auto$alumacc.cc:485:replace_alu$33423.slice[1].carry4_full.CO[0]	39	68	0	#804
$techmap120349$auto$alumacc.cc:485:replace_alu$33426.slice[1].carry4_full.CO[0]	39	74	0	#805
$techmap120534$auto$alumacc.cc:485:replace_alu$33432.slice[1].carry4_full.CO[0]	34	63	0	#806
$techmap120553$auto$alumacc.cc:485:replace_alu$33435.slice[1].carry4_full.CO[0]	24	51	0	#807
$techmap120326$auto$alumacc.cc:485:replace_alu$33438.slice[1].carry4_full.CO[0]	31	87	0	#808
$techmap120536$auto$alumacc.cc:485:replace_alu$33441.slice[1].carry4_full.CO[0]	26	33	0	#809
$techmap120344$auto$alumacc.cc:485:replace_alu$33450.slice[1].carry4_full.CO[0]	37	52	0	#810
$techmap120317$auto$alumacc.cc:485:replace_alu$33453.slice[1].carry4_full.CO[0]	43	54	0	#811
$techmap120407$auto$alumacc.cc:485:replace_alu$33456.slice[1].carry4_full.CO[0]	32	76	0	#812
$abc$124596$new_n11114_	21	59	0	#813
$techmap120122$auto$maccmap.cc:240:synth$52473.slice[0].carry4_1st_full.CO[0]	25	62	0	#814
$abc$124596$new_n18459_	45	95	0	#815
$auto$maccmap.cc:114:fulladd$52515.Y[3]	9	87	0	#816
$techmap120250$auto$maccmap.cc:240:synth$35305.slice[0].carry4_1st_full.CO[0]	58	34	0	#817
$techmap120235$auto$maccmap.cc:240:synth$35348.slice[0].carry4_1st_full.CO[0]	40	37	0	#818
$techmap120241$auto$maccmap.cc:240:synth$50928.slice[0].carry4_1st_full.CO[0]	48	14	0	#819
$techmap120205$auto$maccmap.cc:240:synth$51530.slice[0].carry4_1st_full.CO[0]	42	82	0	#820
$techmap120080$auto$maccmap.cc:240:synth$51829.slice[0].carry4_1st_full.CO[0]	42	62	0	#821
$techmap120095$auto$maccmap.cc:240:synth$51884.slice[0].carry4_1st_full.CO[0]	23	66	0	#822
$techmap120116$auto$maccmap.cc:240:synth$52516.slice[0].carry4_1st_full.CO[0]	10	89	0	#823
grp_matrix_multiply_full_fu_8390.tmp121_reg_16652[3]	35	59	0	#824
$abc$124596$new_n13725_	39	82	0	#825
grp_matrix_multiply_full_fu_8390.tmp16_reg_16067[7]	28	30	0	#826
$techmap120131$auto$maccmap.cc:240:synth$52672.slice[0].carry4_1st_full.CO[0]	35	48	0	#827
$techmap120579$auto$maccmap.cc:240:synth$53164.slice[0].carry4_1st_full.CO[0]	35	67	0	#828
$auto$maccmap.cc:240:synth$55778.DI[5]	31	40	0	#829
$auto$maccmap.cc:240:synth$56000.DI[5]	43	37	0	#830
$auto$maccmap.cc:240:synth$56135.DI[5]	35	28	0	#831
$auto$maccmap.cc:240:synth$56225.DI[5]	14	40	0	#832
$auto$maccmap.cc:240:synth$56360.DI[5]	61	81	0	#833
$auto$maccmap.cc:240:synth$56450.DI[5]	32	63	0	#834
$auto$maccmap.cc:240:synth$56630.DI[5]	29	65	0	#835
$auto$maccmap.cc:240:synth$56786.DI[5]	6	61	0	#836
$auto$maccmap.cc:240:synth$56831.DI[5]	14	70	0	#837
$auto$maccmap.cc:240:synth$53106.DI[5]	21	93	0	#838
$auto$maccmap.cc:240:synth$52922.DI[5]	31	30	0	#839
$auto$maccmap.cc:240:synth$53207.DI[5]	43	48	0	#840
$auto$maccmap.cc:240:synth$53252.DI[5]	31	53	0	#841
$auto$maccmap.cc:240:synth$52727.DI[5]	37	100	0	#842
$auto$maccmap.cc:240:synth$52770.DI[5]	65	80	0	#843
$auto$maccmap.cc:240:synth$56921.DI[5]	43	56	0	#844
$auto$maccmap.cc:240:synth$52834.DI[5]	28	86	0	#845
$auto$maccmap.cc:240:synth$53469.DI[5]	47	92	0	#846
$auto$maccmap.cc:240:synth$53643.DI[5]	20	45	0	#847
$auto$maccmap.cc:240:synth$53686.DI[5]	32	90	0	#848
$auto$maccmap.cc:240:synth$53784.DI[5]	40	60	0	#849
$auto$maccmap.cc:240:synth$53872.DI[5]	32	66	0	#850
$auto$maccmap.cc:240:synth$54384.DI[5]	62	50	0	#851
$auto$maccmap.cc:240:synth$54476.DI[5]	47	51	0	#852
$auto$maccmap.cc:240:synth$54656.DI[5]	29	28	0	#853
$auto$maccmap.cc:240:synth$54701.DI[5]	39	13	0	#854
$auto$maccmap.cc:240:synth$54812.DI[5]	26	63	0	#855
$auto$maccmap.cc:240:synth$54878.DI[5]	39	26	0	#856
$auto$maccmap.cc:240:synth$55463.DI[5]	28	17	0	#857
$abc$124596$new_n10383_	35	82	0	#858
$abc$124596$new_n10441_	35	79	0	#859
$abc$124596$new_n10608_	39	58	0	#860
$abc$124596$new_n10860_	32	41	0	#861
$abc$124596$new_n11000_	28	72	0	#862
$abc$124596$new_n11002_	29	75	0	#863
$abc$124596$new_n11052_	40	90	0	#864
$abc$124596$new_n11393_	14	34	0	#865
$abc$124596$new_n11511_	20	15	0	#866
$abc$124596$new_n11600_	21	78	0	#867
$abc$124596$new_n11615_	18	79	0	#868
$abc$124596$new_n11706_	61	83	0	#869
$abc$124596$new_n11865_	31	63	0	#870
$abc$124596$new_n11997_	13	92	0	#871
$abc$124596$new_n12024_	37	93	0	#872
$techmap120570$auto$maccmap.cc:240:synth$52922.slice[0].carry4_1st_full.CO[0]	31	32	0	#873
$abc$124596$new_n12482_	32	32	0	#874
$abc$124596$new_n12535_	48	83	0	#875
$abc$124596$new_n12886_	20	38	0	#876
$abc$124596$new_n13544_	25	74	0	#877
$abc$124596$new_n13631_	32	45	0	#878
$abc$124596$new_n13651_	32	46	0	#879
$abc$124596$new_n13659_	32	48	0	#880
$abc$124596$new_n13687_	48	28	0	#881
$abc$124596$new_n13738_	39	81	0	#882
$abc$124596$new_n13747_	40	80	0	#883
$abc$124596$new_n13751_	39	83	0	#884
$abc$124596$new_n13761_	32	82	0	#885
$abc$124596$new_n13828_	32	35	0	#886
$techmap120071$auto$maccmap.cc:240:synth$51743.slice[0].carry4_1st_full.CO[0]	31	37	0	#887
$abc$124596$new_n13859_	32	36	0	#888
$abc$124596$new_n13895_	21	21	0	#889
$abc$124596$new_n13991_	43	62	0	#890
$auto$maccmap.cc:240:synth$51829.DI[6]	43	60	0	#891
$abc$124596$new_n14190_	24	66	0	#892
$abc$124596$new_n14207_	23	67	0	#893
$abc$124596$new_n14282_	28	102	0	#894
$abc$124596$new_n14571_	32	97	0	#895
$abc$124596$new_n14678_	25	57	0	#896
$abc$124596$new_n14690_	26	56	0	#897
$abc$124596$new_n14739_	25	60	0	#898
$abc$124596$new_n15002_	17	81	0	#899
$abc$124596$new_n15351_	43	57	0	#900
$abc$124596$new_n15512_	39	85	0	#901
$abc$124596$new_n15568_	51	87	0	#902
$abc$124596$new_n15572_	51	85	0	#903
$abc$124596$new_n15610_	48	92	0	#904
$abc$124596$new_n15758_	46	83	0	#905
$abc$124596$new_n15886_	25	86	0	#906
$abc$124596$new_n15967_	39	43	0	#907
$abc$124596$new_n15978_	40	43	0	#908
$abc$124596$new_n16063_	50	78	0	#909
$abc$124596$new_n16226_	42	83	0	#910
$abc$124596$new_n16229_	40	84	0	#911
$abc$124596$new_n16230_	42	85	0	#912
$abc$124596$new_n16322_	39	95	0	#913
$abc$124596$new_n16354_	40	63	0	#914
$abc$124596$new_n16509_	32	65	0	#915
$abc$124596$new_n16552_	37	49	0	#916
$abc$124596$new_n16576_	37	48	0	#917
$techmap120244$auto$maccmap.cc:240:synth$50767.slice[0].carry4_1st_full.CO[0]	31	82	0	#918
$abc$124596$new_n16872_	31	80	0	#919
$abc$124596$new_n16896_	17	84	0	#920
$abc$124596$new_n16992_	58	31	0	#921
$abc$124596$new_n17040_	53	56	0	#922
$abc$124596$new_n17193_	59	62	0	#923
$abc$124596$new_n17275_	17	45	0	#924
$abc$124596$new_n17277_	17	46	0	#925
$abc$124596$new_n17434_	10	30	0	#926
$abc$124596$new_n17482_	53	49	0	#927
$abc$124596$new_n17486_	53	51	0	#928
$abc$124596$new_n17801_	18	23	0	#929
$abc$124596$new_n17875_	7	40	0	#930
$abc$124596$new_n18298_	32	80	0	#931
$abc$124596$new_n18533_	50	50	0	#932
$abc$124596$new_n18613_	29	23	0	#933
grp_matrix_multiply_full_fu_8390.tmp192_reg_16722[7]	36	64	0	#934
$techmap120092$auto$maccmap.cc:240:synth$52299.slice[0].carry4_1st_full.CO[0]	36	55	0	#935
$techmap120083$auto$maccmap.cc:240:synth$52276.slice[0].carry4_1st_full.CO[0]	29	32	0	#936
$techmap120110$auto$maccmap.cc:240:synth$52561.slice[0].carry4_1st_full.CO[0]	53	87	0	#937
$abc$124596$new_n11313_	43	35	0	#938
$abc$124596$new_n16850_	47	12	0	#939
$abc$124596$new_n17324_	28	61	0	#940
$abc$124596$new_n18037_	50	40	0	#941
$abc$124596$new_n14721_	29	49	0	#942
$abc$124596$new_n17321_	29	63	0	#943
$abc$124596$new_n17364_	50	67	0	#944
$abc$124596$new_n17416_	10	32	0	#945
$abc$124596$new_n18661_	9	80	0	#946
$abc$124596$new_n18662_	10	77	0	#947
grp_matrix_multiply_full_fu_8390.tmp192_reg_16722[6]	37	47	0	#948
grp_matrix_multiply_full_fu_8390.tmp1_reg_16712[4]	36	67	0	#949
grp_matrix_multiply_full_fu_8390.tmp192_reg_16722[4]	35	63	0	#950
$abc$124596$new_n12880_	40	49	0	#951
$abc$124596$new_n14019_	28	33	0	#952
$abc$124596$new_n17065_	29	38	0	#953
$abc$124596$new_n9066_	42	25	0	#954
$abc$124596$flatten\b_i_0_V_U.\matrix_multiply_telP_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_telP.v:33$3184_EN[7:0]$3188[7]	40	39	0	#955
$abc$124596$flatten\b_i_1_V_U.\matrix_multiply_telP_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_telP.v:33$3184_EN[7:0]$3188[7]	37	72	0	#956
$abc$124596$flatten\b_i_2_V_U.\matrix_multiply_telP_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_telP.v:33$3184_EN[7:0]$3188[7]	36	73	0	#957
$abc$124596$flatten\b_i_4_V_U.\matrix_multiply_telP_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_telP.v:33$3184_EN[7:0]$3188[7]	32	64	0	#958
$abc$124596$flatten\b_i_16_V_U.\matrix_multiply_telP_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_telP.v:33$3184_EN[7:0]$3188[7]	40	40	0	#959
$abc$124596$flatten\b_i_17_V_U.\matrix_multiply_telP_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_telP.v:33$3184_EN[7:0]$3188[7]	42	19	0	#960
$abc$124596$flatten\b_i_18_V_U.\matrix_multiply_telP_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_telP.v:33$3184_EN[7:0]$3188[7]	45	67	0	#961
$abc$124596$flatten\b_i_19_V_U.\matrix_multiply_telP_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_telP.v:33$3184_EN[7:0]$3188[7]	34	46	0	#962
$abc$124596$flatten\b_i_20_V_U.\matrix_multiply_telP_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_telP.v:33$3184_EN[7:0]$3188[7]	32	44	0	#963
$abc$124596$flatten\b_i_21_V_U.\matrix_multiply_telP_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_telP.v:33$3184_EN[7:0]$3188[7]	32	54	0	#964
$abc$124596$flatten\b_i_22_V_U.\matrix_multiply_telP_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_telP.v:33$3184_EN[7:0]$3188[7]	34	68	0	#965
$abc$124596$flatten\b_i_32_V_U.\matrix_multiply_telP_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_telP.v:33$3184_EN[7:0]$3188[7]	45	45	0	#966
$abc$124596$flatten\b_i_33_V_U.\matrix_multiply_telP_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_telP.v:33$3184_EN[7:0]$3188[7]	42	60	0	#967
$abc$124596$flatten\b_i_35_V_U.\matrix_multiply_telP_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_telP.v:33$3184_EN[7:0]$3188[7]	37	73	0	#968
$abc$124596$flatten\b_i_36_V_U.\matrix_multiply_telP_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_telP.v:33$3184_EN[7:0]$3188[7]	40	46	0	#969
$abc$124596$flatten\b_i_48_V_U.\matrix_multiply_telP_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_telP.v:33$3184_EN[7:0]$3188[7]	32	72	0	#970
$abc$124596$flatten\b_i_49_V_U.\matrix_multiply_telP_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_telP.v:33$3184_EN[7:0]$3188[7]	32	59	0	#971
$abc$124596$flatten\b_i_50_V_U.\matrix_multiply_telP_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_telP.v:33$3184_EN[7:0]$3188[7]	32	73	0	#972
$abc$124596$flatten\b_i_52_V_U.\matrix_multiply_telP_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_telP.v:33$3184_EN[7:0]$3188[7]	45	39	0	#973
$abc$124596$flatten\b_i_65_V_U.\matrix_multiply_telP_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_telP.v:33$3184_EN[7:0]$3188[7]	43	72	0	#974
$abc$124596$flatten\b_i_68_V_U.\matrix_multiply_telP_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_telP.v:33$3184_EN[7:0]$3188[7]	42	54	0	#975
$abc$124596$flatten\b_i_80_V_U.\matrix_multiply_telP_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_telP.v:33$3184_EN[7:0]$3188[7]	31	54	0	#976
$abc$124596$flatten\b_i_81_V_U.\matrix_multiply_telP_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_telP.v:33$3184_EN[7:0]$3188[7]	31	72	0	#977
$abc$124596$flatten\b_i_83_V_U.\matrix_multiply_telP_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_telP.v:33$3184_EN[7:0]$3188[7]	34	58	0	#978
$abc$124596$flatten\b_i_84_V_U.\matrix_multiply_telP_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_telP.v:33$3184_EN[7:0]$3188[7]	31	48	0	#979
$abc$124596$flatten\b_i_85_V_U.\matrix_multiply_telP_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_telP.v:33$3184_EN[7:0]$3188[7]	36	51	0	#980
$abc$124596$flatten\b_i_144_V_U.\matrix_multiply_telP_ram_U.$0$memwr$\ram$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_telP.v:33$3184_EN[7:0]$3188[7]	42	72	0	#981
b_i_0_V_U.matrix_multiply_telP_ram_U.q0[0]	22	111	0	#982
b_i_100_V_U.matrix_multiply_telP_ram_U.q0[0]	60	81	0	#983
b_i_101_V_U.matrix_multiply_telP_ram_U.q0[0]	60	101	0	#984
b_i_102_V_U.matrix_multiply_telP_ram_U.q0[0]	44	46	0	#985
b_i_103_V_U.matrix_multiply_telP_ram_U.q0[0]	60	61	0	#986
b_i_112_V_U.matrix_multiply_telP_ram_U.q0[0]	55	41	0	#987
b_i_113_V_U.matrix_multiply_telP_ram_U.q0[0]	66	31	0	#988
b_i_114_V_U.matrix_multiply_telP_ram_U.q0[0]	44	36	0	#989
b_i_115_V_U.matrix_multiply_telP_ram_U.q0[0]	44	16	0	#990
b_i_116_V_U.matrix_multiply_telP_ram_U.q0[0]	27	36	0	#991
b_i_117_V_U.matrix_multiply_telP_ram_U.q0[0]	16	26	0	#992
b_i_118_V_U.matrix_multiply_telP_ram_U.q0[0]	38	26	0	#993
b_i_119_V_U.matrix_multiply_telP_ram_U.q0[0]	44	1	0	#994
b_i_128_V_U.matrix_multiply_telP_ram_U.q0[0]	5	111	0	#995
b_i_129_V_U.matrix_multiply_telP_ram_U.q0[0]	16	106	0	#996
b_i_130_V_U.matrix_multiply_telP_ram_U.q0[0]	5	91	0	#997
b_i_131_V_U.matrix_multiply_telP_ram_U.q0[0]	27	111	0	#998
b_i_132_V_U.matrix_multiply_telP_ram_U.q0[0]	5	31	0	#999
b_i_133_V_U.matrix_multiply_telP_ram_U.q0[0]	5	21	0	#1000
b_i_134_V_U.matrix_multiply_telP_ram_U.q0[0]	11	51	0	#1001
b_i_135_V_U.matrix_multiply_telP_ram_U.q0[0]	22	6	0	#1002
b_i_144_V_U.matrix_multiply_telP_ram_U.q0[0]	33	66	0	#1003
b_i_145_V_U.matrix_multiply_telP_ram_U.q0[0]	38	61	0	#1004
b_i_146_V_U.matrix_multiply_telP_ram_U.q0[0]	60	76	0	#1005
b_i_147_V_U.matrix_multiply_telP_ram_U.q0[0]	49	111	0	#1006
b_i_148_V_U.matrix_multiply_telP_ram_U.q0[0]	33	51	0	#1007
b_i_149_V_U.matrix_multiply_telP_ram_U.q0[0]	55	51	0	#1008
b_i_150_V_U.matrix_multiply_telP_ram_U.q0[0]	38	21	0	#1009
b_i_151_V_U.matrix_multiply_telP_ram_U.q0[0]	44	21	0	#1010
b_i_160_V_U.matrix_multiply_telP_ram_U.q0[0]	33	101	0	#1011
b_i_161_V_U.matrix_multiply_telP_ram_U.q0[0]	38	111	0	#1012
b_i_162_V_U.matrix_multiply_telP_ram_U.q0[0]	55	96	0	#1013
b_i_163_V_U.matrix_multiply_telP_ram_U.q0[0]	38	101	0	#1014
b_i_164_V_U.matrix_multiply_telP_ram_U.q0[0]	5	61	0	#1015
b_i_165_V_U.matrix_multiply_telP_ram_U.q0[0]	5	86	0	#1016
b_i_166_V_U.matrix_multiply_telP_ram_U.q0[0]	33	91	0	#1017
b_i_167_V_U.matrix_multiply_telP_ram_U.q0[0]	49	106	0	#1018
b_i_16_V_U.matrix_multiply_telP_ram_U.q0[0]	11	71	0	#1019
b_i_177_V_U.matrix_multiply_telP_ram_U.q0[0]	11	91	0	#1020
b_i_179_V_U.matrix_multiply_telP_ram_U.q0[0]	11	106	0	#1021
b_i_17_V_U.matrix_multiply_telP_ram_U.q0[0]	16	81	0	#1022
b_i_180_V_U.matrix_multiply_telP_ram_U.q0[0]	55	61	0	#1023
b_i_181_V_U.matrix_multiply_telP_ram_U.q0[0]	55	106	0	#1024
b_i_182_V_U.matrix_multiply_telP_ram_U.q0[0]	66	41	0	#1025
b_i_183_V_U.matrix_multiply_telP_ram_U.q0[0]	66	36	0	#1026
b_i_18_V_U.matrix_multiply_telP_ram_U.q0[0]	33	111	0	#1027
b_i_193_V_U.matrix_multiply_telP_ram_U.q0[0]	38	106	0	#1028
b_i_194_V_U.matrix_multiply_telP_ram_U.q0[0]	27	71	0	#1029
b_i_195_V_U.matrix_multiply_telP_ram_U.q0[0]	38	91	0	#1030
b_i_196_V_U.matrix_multiply_telP_ram_U.q0[0]	60	21	0	#1031
b_i_197_V_U.matrix_multiply_telP_ram_U.q0[0]	60	56	0	#1032
b_i_198_V_U.matrix_multiply_telP_ram_U.q0[0]	38	41	0	#1033
b_i_199_V_U.matrix_multiply_telP_ram_U.q0[0]	49	36	0	#1034
b_i_19_V_U.matrix_multiply_telP_ram_U.q0[0]	44	106	0	#1035
b_i_1_V_U.matrix_multiply_telP_ram_U.q0[0]	44	86	0	#1036
b_i_208_V_U.matrix_multiply_telP_ram_U.q0[0]	66	91	0	#1037
b_i_209_V_U.matrix_multiply_telP_ram_U.q0[0]	66	81	0	#1038
b_i_20_V_U.matrix_multiply_telP_ram_U.q0[0]	44	71	0	#1039
b_i_210_V_U.matrix_multiply_telP_ram_U.q0[0]	22	41	0	#1040
b_i_211_V_U.matrix_multiply_telP_ram_U.q0[0]	60	71	0	#1041
b_i_213_V_U.matrix_multiply_telP_ram_U.q0[0]	5	66	0	#1042
b_i_224_V_U.matrix_multiply_telP_ram_U.q0[0]	16	86	0	#1043
b_i_225_V_U.matrix_multiply_telP_ram_U.q0[0]	11	111	0	#1044
b_i_226_V_U.matrix_multiply_telP_ram_U.q0[0]	33	76	0	#1045
b_i_227_V_U.matrix_multiply_telP_ram_U.q0[0]	22	76	0	#1046
b_i_230_V_U.matrix_multiply_telP_ram_U.q0[0]	33	86	0	#1047
b_i_231_V_U.matrix_multiply_telP_ram_U.q0[0]	11	46	0	#1048
b_i_23_V_U.matrix_multiply_telP_ram_U.q0[0]	49	86	0	#1049
b_i_240_V_U.matrix_multiply_telP_ram_U.q0[0]	5	76	0	#1050
b_i_241_V_U.matrix_multiply_telP_ram_U.q0[0]	16	111	0	#1051
b_i_242_V_U.matrix_multiply_telP_ram_U.q0[0]	27	81	0	#1052
b_i_243_V_U.matrix_multiply_telP_ram_U.q0[0]	44	111	0	#1053
b_i_244_V_U.matrix_multiply_telP_ram_U.q0[0]	38	16	0	#1054
b_i_245_V_U.matrix_multiply_telP_ram_U.q0[0]	60	91	0	#1055
b_i_246_V_U.matrix_multiply_telP_ram_U.q0[0]	11	16	0	#1056
b_i_247_V_U.matrix_multiply_telP_ram_U.q0[0]	11	6	0	#1057
b_i_2_V_U.matrix_multiply_telP_ram_U.q0[0]	44	81	0	#1058
b_i_34_V_U.matrix_multiply_telP_ram_U.q0[0]	60	66	0	#1059
b_i_37_V_U.matrix_multiply_telP_ram_U.q0[0]	49	16	0	#1060
b_i_38_V_U.matrix_multiply_telP_ram_U.q0[0]	44	66	0	#1061
b_i_39_V_U.matrix_multiply_telP_ram_U.q0[0]	49	66	0	#1062
b_i_4_V_U.matrix_multiply_telP_ram_U.q0[0]	5	101	0	#1063
b_i_52_V_U.matrix_multiply_telP_ram_U.q0[0]	5	36	0	#1064
b_i_69_V_U.matrix_multiply_telP_ram_U.q0[0]	49	46	0	#1065
b_i_80_V_U.matrix_multiply_telP_ram_U.q0[0]	27	61	0	#1066
b_i_81_V_U.matrix_multiply_telP_ram_U.q0[0]	33	16	0	#1067
b_i_83_V_U.matrix_multiply_telP_ram_U.q0[0]	38	56	0	#1068
b_i_85_V_U.matrix_multiply_telP_ram_U.q0[0]	60	41	0	#1069
b_i_86_V_U.matrix_multiply_telP_ram_U.q0[0]	16	46	0	#1070
$techmap120226$auto$maccmap.cc:240:synth$51007.slice[0].carry4_1st_full.CO[0]	36	50	0	#1071
$techmap120271$auto$maccmap.cc:240:synth$35176.slice[0].carry4_1st_full.CO[0]	29	62	0	#1072
$techmap120196$auto$maccmap.cc:240:synth$51065.slice[0].carry4_1st_full.CO[0]	51	77	0	#1073
$techmap120065$auto$maccmap.cc:240:synth$52217.slice[0].carry4_1st_full.CO[0]	40	82	0	#1074
$abc$124596$new_n10411_	34	79	0	#1075
$abc$124596$new_n10570_	59	61	0	#1076
$abc$124596$new_n10685_	53	79	0	#1077
$abc$124596$new_n10773_	47	59	0	#1078
$abc$124596$new_n10775_	48	59	0	#1079
$abc$124596$new_n10875_	34	52	0	#1080
$abc$124596$new_n10928_	28	100	0	#1081
$abc$124596$new_n11068_	39	92	0	#1082
$abc$124596$new_n11186_	65	22	0	#1083
$abc$124596$new_n11775_	25	56	0	#1084
$abc$124596$new_n11840_	43	30	0	#1085
$abc$124596$new_n12193_	17	87	0	#1086
$abc$124596$new_n12416_	21	94	0	#1087
$abc$124596$new_n12742_	53	70	0	#1088
$abc$124596$new_n13602_	17	77	0	#1089
$abc$124596$new_n13792_	48	62	0	#1090
$abc$124596$new_n14126_	28	55	0	#1091
$abc$124596$new_n14469_	17	99	0	#1092
$abc$124596$new_n14513_	35	80	0	#1093
$abc$124596$new_n14740_	24	62	0	#1094
$abc$124596$new_n14792_	46	72	0	#1095
$abc$124596$new_n15014_	17	79	0	#1096
$abc$124596$new_n15192_	24	20	0	#1097
$abc$124596$new_n15246_	24	82	0	#1098
$abc$124596$new_n15407_	54	25	0	#1099
$abc$124596$new_n15472_	35	51	0	#1100
$abc$124596$new_n15511_	39	86	0	#1101
$abc$124596$new_n15683_	29	95	0	#1102
$abc$124596$new_n15837_	42	40	0	#1103
$auto$maccmap.cc:240:synth$51155.DI[6]	32	102	0	#1104
$abc$124596$new_n16033_	21	45	0	#1105
$abc$124596$new_n16428_	43	69	0	#1106
$abc$124596$new_n16471_	18	33	0	#1107
$abc$124596$new_n16730_	39	35	0	#1108
$abc$124596$new_n16832_	48	12	0	#1109
$abc$124596$new_n16950_	39	49	0	#1110
$abc$124596$new_n17243_	39	94	0	#1111
$abc$124596$new_n17293_	18	45	0	#1112
$abc$124596$new_n17658_	18	93	0	#1113
$abc$124596$new_n18143_	26	65	0	#1114
$abc$124596$new_n18369_	53	19	0	#1115
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$28591	40	72	0	#1116
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$28616	36	72	0	#1117
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$28681	31	45	0	#1118
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$28696	31	39	0	#1119
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$28711	34	53	0	#1120
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$28856	32	57	0	#1121
$techmap120286$auto$alumacc.cc:485:replace_alu$33402.slice[0].carry4_1st_full.CO[0]	42	18	0	#1122
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$29366	46	20	0	#1123
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30256	39	39	0	#1124
$abc$124596$new_n9490_	39	45	0	#1125
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30261	39	40	0	#1126
$abc$124596$new_n9506_	46	22	0	#1127
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30266	37	71	0	#1128
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30271	37	70	0	#1129
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30281	50	35	0	#1130
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30286	37	40	0	#1131
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30291	32	69	0	#1132
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30296	39	38	0	#1133
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30301	23	35	0	#1134
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30346	45	40	0	#1135
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30356	23	44	0	#1136
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30371	23	38	0	#1137
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30376	26	67	0	#1138
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30391	43	50	0	#1139
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30396	46	77	0	#1140
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30401	46	68	0	#1141
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30406	36	39	0	#1142
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30411	23	77	0	#1143
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30421	23	73	0	#1144
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30441	34	72	0	#1145
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30446	36	71	0	#1146
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30456	26	77	0	#1147
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30466	36	70	0	#1148
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30476	28	71	0	#1149
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30481	37	64	0	#1150
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30486	23	59	0	#1151
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30491	35	38	0	#1152
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30536	37	77	0	#1153
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30541	40	38	0	#1154
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30546	45	56	0	#1155
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30551	23	43	0	#1156
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30601	28	41	0	#1157
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30611	37	74	0	#1158
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30621	36	40	0	#1159
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30726	48	77	0	#1160
a_i_100_V_U.matrix_multiply_tdEe_ram_U.q0[0]	55	76	0	#1161
a_i_102_V_U.matrix_multiply_tdEe_ram_U.q0[0]	38	46	0	#1162
a_i_104_V_U.matrix_multiply_tdEe_ram_U.q0[0]	49	61	0	#1163
a_i_105_V_U.matrix_multiply_tdEe_ram_U.q0[0]	22	66	0	#1164
a_i_106_V_U.matrix_multiply_tdEe_ram_U.q0[0]	16	41	0	#1165
a_i_107_V_U.matrix_multiply_tdEe_ram_U.q0[0]	16	56	0	#1166
a_i_108_V_U.matrix_multiply_tdEe_ram_U.q0[0]	44	61	0	#1167
a_i_109_V_U.matrix_multiply_tdEe_ram_U.q0[0]	49	26	0	#1168
a_i_10_V_U.matrix_multiply_tdEe_ram_U.q0[0]	44	101	0	#1169
a_i_110_V_U.matrix_multiply_tdEe_ram_U.q0[0]	22	46	0	#1170
a_i_111_V_U.matrix_multiply_tdEe_ram_U.q0[0]	27	46	0	#1171
a_i_112_V_U.matrix_multiply_tdEe_ram_U.q0[0]	55	46	0	#1172
a_i_113_V_U.matrix_multiply_tdEe_ram_U.q0[0]	22	51	0	#1173
a_i_114_V_U.matrix_multiply_tdEe_ram_U.q0[0]	38	36	0	#1174
a_i_115_V_U.matrix_multiply_tdEe_ram_U.q0[0]	38	6	0	#1175
a_i_116_V_U.matrix_multiply_tdEe_ram_U.q0[0]	33	36	0	#1176
a_i_117_V_U.matrix_multiply_tdEe_ram_U.q0[0]	60	31	0	#1177
a_i_118_V_U.matrix_multiply_tdEe_ram_U.q0[0]	44	31	0	#1178
a_i_119_V_U.matrix_multiply_tdEe_ram_U.q0[0]	49	31	0	#1179
a_i_120_V_U.matrix_multiply_tdEe_ram_U.q0[0]	22	21	0	#1180
a_i_121_V_U.matrix_multiply_tdEe_ram_U.q0[0]	38	86	0	#1181
a_i_122_V_U.matrix_multiply_tdEe_ram_U.q0[0]	16	16	0	#1182
a_i_123_V_U.matrix_multiply_tdEe_ram_U.q0[0]	60	26	0	#1183
a_i_124_V_U.matrix_multiply_tdEe_ram_U.q0[0]	55	36	0	#1184
a_i_125_V_U.matrix_multiply_tdEe_ram_U.q0[0]	5	16	0	#1185
a_i_126_V_U.matrix_multiply_tdEe_ram_U.q0[0]	66	21	0	#1186
a_i_127_V_U.matrix_multiply_tdEe_ram_U.q0[0]	66	26	0	#1187
a_i_128_V_U.matrix_multiply_tdEe_ram_U.q0[0]	5	106	0	#1188
a_i_12_V_U.matrix_multiply_tdEe_ram_U.q0[0]	27	106	0	#1189
a_i_130_V_U.matrix_multiply_tdEe_ram_U.q0[0]	5	96	0	#1190
a_i_132_V_U.matrix_multiply_tdEe_ram_U.q0[0]	11	26	0	#1191
a_i_133_V_U.matrix_multiply_tdEe_ram_U.q0[0]	5	26	0	#1192
a_i_134_V_U.matrix_multiply_tdEe_ram_U.q0[0]	16	51	0	#1193
a_i_135_V_U.matrix_multiply_tdEe_ram_U.q0[0]	27	11	0	#1194
a_i_136_V_U.matrix_multiply_tdEe_ram_U.q0[0]	16	36	0	#1195
a_i_137_V_U.matrix_multiply_tdEe_ram_U.q0[0]	11	66	0	#1196
a_i_138_V_U.matrix_multiply_tdEe_ram_U.q0[0]	11	41	0	#1197
a_i_139_V_U.matrix_multiply_tdEe_ram_U.q0[0]	5	41	0	#1198
a_i_140_V_U.matrix_multiply_tdEe_ram_U.q0[0]	27	16	0	#1199
a_i_141_V_U.matrix_multiply_tdEe_ram_U.q0[0]	38	71	0	#1200
a_i_142_V_U.matrix_multiply_tdEe_ram_U.q0[0]	38	51	0	#1201
a_i_143_V_U.matrix_multiply_tdEe_ram_U.q0[0]	33	46	0	#1202
a_i_144_V_U.matrix_multiply_tdEe_ram_U.q0[0]	27	66	0	#1203
a_i_145_V_U.matrix_multiply_tdEe_ram_U.q0[0]	16	61	0	#1204
a_i_146_V_U.matrix_multiply_tdEe_ram_U.q0[0]	55	71	0	#1205
a_i_147_V_U.matrix_multiply_tdEe_ram_U.q0[0]	49	96	0	#1206
a_i_149_V_U.matrix_multiply_tdEe_ram_U.q0[0]	33	106	0	#1207
a_i_14_V_U.matrix_multiply_tdEe_ram_U.q0[0]	55	66	0	#1208
a_i_150_V_U.matrix_multiply_tdEe_ram_U.q0[0]	44	26	0	#1209
a_i_152_V_U.matrix_multiply_tdEe_ram_U.q0[0]	66	86	0	#1210
a_i_153_V_U.matrix_multiply_tdEe_ram_U.q0[0]	66	101	0	#1211
a_i_154_V_U.matrix_multiply_tdEe_ram_U.q0[0]	49	71	0	#1212
a_i_155_V_U.matrix_multiply_tdEe_ram_U.q0[0]	55	101	0	#1213
a_i_156_V_U.matrix_multiply_tdEe_ram_U.q0[0]	27	41	0	#1214
a_i_158_V_U.matrix_multiply_tdEe_ram_U.q0[0]	49	91	0	#1215
a_i_159_V_U.matrix_multiply_tdEe_ram_U.q0[0]	66	71	0	#1216
a_i_162_V_U.matrix_multiply_tdEe_ram_U.q0[0]	55	91	0	#1217
a_i_164_V_U.matrix_multiply_tdEe_ram_U.q0[0]	11	61	0	#1218
a_i_165_V_U.matrix_multiply_tdEe_ram_U.q0[0]	5	81	0	#1219
a_i_166_V_U.matrix_multiply_tdEe_ram_U.q0[0]	27	91	0	#1220
a_i_167_V_U.matrix_multiply_tdEe_ram_U.q0[0]	38	76	0	#1221
a_i_169_V_U.matrix_multiply_tdEe_ram_U.q0[0]	60	36	0	#1222
a_i_16_V_U.matrix_multiply_tdEe_ram_U.q0[0]	16	71	0	#1223
a_i_171_V_U.matrix_multiply_tdEe_ram_U.q0[0]	60	106	0	#1224
a_i_172_V_U.matrix_multiply_tdEe_ram_U.q0[0]	27	86	0	#1225
a_i_173_V_U.matrix_multiply_tdEe_ram_U.q0[0]	60	96	0	#1226
a_i_174_V_U.matrix_multiply_tdEe_ram_U.q0[0]	11	21	0	#1227
a_i_175_V_U.matrix_multiply_tdEe_ram_U.q0[0]	49	21	0	#1228
a_i_182_V_U.matrix_multiply_tdEe_ram_U.q0[0]	66	46	0	#1229
a_i_184_V_U.matrix_multiply_tdEe_ram_U.q0[0]	44	56	0	#1230
a_i_185_V_U.matrix_multiply_tdEe_ram_U.q0[0]	27	56	0	#1231
a_i_187_V_U.matrix_multiply_tdEe_ram_U.q0[0]	44	41	0	#1232
a_i_189_V_U.matrix_multiply_tdEe_ram_U.q0[0]	11	11	0	#1233
a_i_191_V_U.matrix_multiply_tdEe_ram_U.q0[0]	22	11	0	#1234
a_i_197_V_U.matrix_multiply_tdEe_ram_U.q0[0]	49	51	0	#1235
a_i_1_V_U.matrix_multiply_tdEe_ram_U.q0[0]	44	96	0	#1236
a_i_200_V_U.matrix_multiply_tdEe_ram_U.q0[0]	33	11	0	#1237
a_i_201_V_U.matrix_multiply_tdEe_ram_U.q0[0]	27	6	0	#1238
a_i_206_V_U.matrix_multiply_tdEe_ram_U.q0[0]	66	66	0	#1239
a_i_207_V_U.matrix_multiply_tdEe_ram_U.q0[0]	33	71	0	#1240
a_i_209_V_U.matrix_multiply_tdEe_ram_U.q0[0]	66	96	0	#1241
a_i_215_V_U.matrix_multiply_tdEe_ram_U.q0[0]	38	66	0	#1242
a_i_216_V_U.matrix_multiply_tdEe_ram_U.q0[0]	27	26	0	#1243
a_i_217_V_U.matrix_multiply_tdEe_ram_U.q0[0]	38	31	0	#1244
a_i_218_V_U.matrix_multiply_tdEe_ram_U.q0[0]	44	76	0	#1245
a_i_219_V_U.matrix_multiply_tdEe_ram_U.q0[0]	11	36	0	#1246
a_i_220_V_U.matrix_multiply_tdEe_ram_U.q0[0]	16	21	0	#1247
a_i_222_V_U.matrix_multiply_tdEe_ram_U.q0[0]	38	11	0	#1248
a_i_226_V_U.matrix_multiply_tdEe_ram_U.q0[0]	22	71	0	#1249
a_i_229_V_U.matrix_multiply_tdEe_ram_U.q0[0]	49	81	0	#1250
a_i_22_V_U.matrix_multiply_tdEe_ram_U.q0[0]	49	41	0	#1251
a_i_231_V_U.matrix_multiply_tdEe_ram_U.q0[0]	33	21	0	#1252
a_i_233_V_U.matrix_multiply_tdEe_ram_U.q0[0]	22	61	0	#1253
a_i_234_V_U.matrix_multiply_tdEe_ram_U.q0[0]	44	91	0	#1254
a_i_235_V_U.matrix_multiply_tdEe_ram_U.q0[0]	22	36	0	#1255
a_i_236_V_U.matrix_multiply_tdEe_ram_U.q0[0]	55	86	0	#1256
a_i_237_V_U.matrix_multiply_tdEe_ram_U.q0[0]	22	56	0	#1257
a_i_239_V_U.matrix_multiply_tdEe_ram_U.q0[0]	27	51	0	#1258
a_i_23_V_U.matrix_multiply_tdEe_ram_U.q0[0]	44	6	0	#1259
a_i_240_V_U.matrix_multiply_tdEe_ram_U.q0[0]	16	76	0	#1260
a_i_242_V_U.matrix_multiply_tdEe_ram_U.q0[0]	33	81	0	#1261
a_i_245_V_U.matrix_multiply_tdEe_ram_U.q0[0]	55	31	0	#1262
a_i_246_V_U.matrix_multiply_tdEe_ram_U.q0[0]	16	11	0	#1263
a_i_248_V_U.matrix_multiply_tdEe_ram_U.q0[0]	55	26	0	#1264
a_i_250_V_U.matrix_multiply_tdEe_ram_U.q0[0]	27	31	0	#1265
a_i_251_V_U.matrix_multiply_tdEe_ram_U.q0[0]	33	6	0	#1266
a_i_252_V_U.matrix_multiply_tdEe_ram_U.q0[0]	55	16	0	#1267
a_i_255_V_U.matrix_multiply_tdEe_ram_U.q0[0]	5	46	0	#1268
a_i_28_V_U.matrix_multiply_tdEe_ram_U.q0[0]	60	51	0	#1269
a_i_29_V_U.matrix_multiply_tdEe_ram_U.q0[0]	66	51	0	#1270
a_i_2_V_U.matrix_multiply_tdEe_ram_U.q0[0]	38	81	0	#1271
a_i_30_V_U.matrix_multiply_tdEe_ram_U.q0[0]	66	61	0	#1272
a_i_41_V_U.matrix_multiply_tdEe_ram_U.q0[0]	16	66	0	#1273
a_i_42_V_U.matrix_multiply_tdEe_ram_U.q0[0]	55	81	0	#1274
a_i_44_V_U.matrix_multiply_tdEe_ram_U.q0[0]	44	51	0	#1275
a_i_48_V_U.matrix_multiply_tdEe_ram_U.q0[0]	49	101	0	#1276
a_i_4_V_U.matrix_multiply_tdEe_ram_U.q0[0]	16	91	0	#1277
a_i_55_V_U.matrix_multiply_tdEe_ram_U.q0[0]	16	6	0	#1278
a_i_56_V_U.matrix_multiply_tdEe_ram_U.q0[0]	33	41	0	#1279
a_i_70_V_U.matrix_multiply_tdEe_ram_U.q0[0]	60	16	0	#1280
a_i_79_V_U.matrix_multiply_tdEe_ram_U.q0[0]	33	26	0	#1281
a_i_91_V_U.matrix_multiply_tdEe_ram_U.q0[0]	16	31	0	#1282
b_i_105_V_U.matrix_multiply_telP_ram_U.q0[0]	5	56	0	#1283
b_i_107_V_U.matrix_multiply_telP_ram_U.q0[0]	16	96	0	#1284
b_i_108_V_U.matrix_multiply_telP_ram_U.q0[0]	11	31	0	#1285
b_i_109_V_U.matrix_multiply_telP_ram_U.q0[0]	5	71	0	#1286
b_i_110_V_U.matrix_multiply_telP_ram_U.q0[0]	27	21	0	#1287
b_i_111_V_U.matrix_multiply_telP_ram_U.q0[0]	66	16	0	#1288
b_i_120_V_U.matrix_multiply_telP_ram_U.q0[0]	22	26	0	#1289
b_i_121_V_U.matrix_multiply_telP_ram_U.q0[0]	22	86	0	#1290
b_i_122_V_U.matrix_multiply_telP_ram_U.q0[0]	22	16	0	#1291
b_i_13_V_U.matrix_multiply_telP_ram_U.q0[0]	22	106	0	#1292
b_i_141_V_U.matrix_multiply_telP_ram_U.q0[0]	60	46	0	#1293
b_i_155_V_U.matrix_multiply_telP_ram_U.q0[0]	55	111	0	#1294
b_i_157_V_U.matrix_multiply_telP_ram_U.q0[0]	27	1	0	#1295
b_i_170_V_U.matrix_multiply_telP_ram_U.q0[0]	60	86	0	#1296
b_i_175_V_U.matrix_multiply_telP_ram_U.q0[0]	5	51	0	#1297
b_i_185_V_U.matrix_multiply_telP_ram_U.q0[0]	49	56	0	#1298
b_i_189_V_U.matrix_multiply_telP_ram_U.q0[0]	5	11	0	#1299
b_i_203_V_U.matrix_multiply_telP_ram_U.q0[0]	22	31	0	#1300
b_i_217_V_U.matrix_multiply_telP_ram_U.q0[0]	33	31	0	#1301
b_i_219_V_U.matrix_multiply_telP_ram_U.q0[0]	55	21	0	#1302
b_i_221_V_U.matrix_multiply_telP_ram_U.q0[0]	22	1	0	#1303
b_i_223_V_U.matrix_multiply_telP_ram_U.q0[0]	11	56	0	#1304
b_i_233_V_U.matrix_multiply_telP_ram_U.q0[0]	33	61	0	#1305
b_i_237_V_U.matrix_multiply_telP_ram_U.q0[0]	16	1	0	#1306
b_i_238_V_U.matrix_multiply_telP_ram_U.q0[0]	33	56	0	#1307
b_i_248_V_U.matrix_multiply_telP_ram_U.q0[0]	55	56	0	#1308
b_i_253_V_U.matrix_multiply_telP_ram_U.q0[0]	33	1	0	#1309
b_i_28_V_U.matrix_multiply_telP_ram_U.q0[0]	66	56	0	#1310
b_i_41_V_U.matrix_multiply_telP_ram_U.q0[0]	66	76	0	#1311
b_i_57_V_U.matrix_multiply_telP_ram_U.q0[0]	38	1	0	#1312
$abc$124596$new_n14817_	61	107	0	#1313
$abc$124596$new_n10500_	61	44	0	#1314
$abc$124596$new_n10628_	40	58	0	#1315
$abc$124596$new_n11471_	35	29	0	#1316
$abc$124596$new_n11520_	21	15	0	#1317
$abc$124596$new_n12697_	42	48	0	#1318
$abc$124596$new_n13956_	18	25	0	#1319
$abc$124596$new_n15161_	64	79	0	#1320
$abc$124596$new_n15376_	43	58	0	#1321
$abc$124596$new_n15730_	42	74	0	#1322
$abc$124596$new_n16037_	21	47	0	#1323
$abc$124596$new_n16138_	31	89	0	#1324
$abc$124596$new_n16536_	31	65	0	#1325
$abc$124596$new_n17617_	59	46	0	#1326
grp_matrix_multiply_full_fu_8390.tmp192_reg_16722[0]	35	60	0	#1327
grp_matrix_multiply_full_fu_8390.tmp192_reg_16722[1]	35	64	0	#1328
$abc$124596$new_n16726_	39	37	0	#1329
$techmap120555$auto$alumacc.cc:485:replace_alu$33378.slice[0].carry4_1st_full.CO[0]	45	23	0	#1330
$techmap120297$auto$alumacc.cc:485:replace_alu$33408.slice[0].carry4_1st_full.CO[0]	47	23	0	#1331
$techmap120556$auto$alumacc.cc:485:replace_alu$33378.slice[1].carry4_full.CO[0]	45	22	0	#1332
$techmap120540$auto$alumacc.cc:485:replace_alu$33447.slice[1].carry4_full.CO[0]	45	20	0	#1333
$techmap120298$auto$alumacc.cc:485:replace_alu$33408.slice[1].carry4_full.CO[0]	47	22	0	#1334
$techmap120299$auto$alumacc.cc:485:replace_alu$33408.slice[2].carry4_full.CO[0]	47	21	0	#1335
$techmap120300$auto$alumacc.cc:485:replace_alu$33408.slice[3].carry4_full.CO[0]	47	20	0	#1336
grp_matrix_multiply_full_fu_8390.indvar_flatten_reg_7737[8]	46	19	0	#1337
grp_matrix_multiply_full_fu_8390.indvar_flatten_reg_7737[11]	47	19	0	#1338
$auto$maccmap.cc:240:synth$57038.S[6]	21	23	0	#1339
out:B_V_address0[13]	39	0	4	#1340
$techmap120287$auto$alumacc.cc:485:replace_alu$33402.slice[1].carry4_full.CO[0]	42	17	0	#1341
$techmap120288$auto$alumacc.cc:485:replace_alu$33402.slice[2].carry4_full.CO[0]	42	16	0	#1342
$techmap120289$auto$alumacc.cc:485:replace_alu$33402.slice[3].carry4_full.CO[0]	42	15	0	#1343
out:B_V_address0[15]	41	0	0	#1344
grp_matrix_multiply_full_fu_8390.tmp16_reg_16067[0]	24	50	0	#1345
tmp_20_cast_reg_12736[13]	46	15	0	#1346
$abc$124596$new_n12150_	23	76	0	#1347
$abc$124596$new_n15778_	45	83	0	#1348
$abc$124596$new_n15940_	32	99	0	#1349
$abc$124596$new_n17390_	48	82	0	#1350
$abc$124596$new_n18424_	10	46	0	#1351
$abc$124596$new_n18583_	28	83	0	#1352
out:B_V_address0[14]	41	0	2	#1353
grp_matrix_multiply_full_fu_8390.tmp13_reg_16062[1]	26	54	0	#1354
out:B_V_address0[12]	42	0	7	#1355
out:B_V_address0[9]	40	0	1	#1356
out:B_V_address0[11]	42	0	3	#1357
$abc$124596$new_n11025_	28	75	0	#1358
$abc$124596$new_n11418_	15	34	0	#1359
$abc$124596$new_n11731_	61	80	0	#1360
$abc$124596$new_n12318_	6	60	0	#1361
$abc$124596$new_n14998_	17	78	0	#1362
$techmap120395$auto$alumacc.cc:485:replace_alu$33384.slice[1].carry4_full.CO[0]	46	16	0	#1363
$techmap120537$auto$alumacc.cc:485:replace_alu$33393.slice[0].carry4_1st_full.CO[0]	47	17	0	#1364
$techmap120310$auto$alumacc.cc:485:replace_alu$33396.slice[0].carry4_1st_full.CO[0]	40	16	0	#1365
$techmap120538$auto$alumacc.cc:485:replace_alu$33393.slice[1].carry4_full.CO[0]	47	16	0	#1366
$techmap120559$auto$alumacc.cc:485:replace_alu$33381.slice[1].carry4_full.CO[0]	43	17	0	#1367
$techmap120558$auto$alumacc.cc:485:replace_alu$33381.slice[0].carry4_1st_full.CO[0]	43	18	0	#1368
c2_reg_8344[6]	43	19	0	#1369
$techmap120296$auto$alumacc.cc:485:replace_alu$33399.slice[0].carry4_1st_full.CO[0]	43	16	0	#1370
$techmap120394$auto$alumacc.cc:485:replace_alu$33384.slice[0].carry4_1st_full.CO[0]	46	17	0	#1371
$techmap120539$auto$alumacc.cc:485:replace_alu$33447.slice[0].carry4_1st_full.CO[0]	45	21	0	#1372
c3_reg_8379[4]	46	14	0	#1373
$techmap120549$auto$alumacc.cc:485:replace_alu$33447.slice[3].carry4_part.CO[0]	45	18	0	#1374
$techmap120541$auto$alumacc.cc:485:replace_alu$33447.slice[2].carry4_full.CO[0]	45	19	0	#1375
phi_mul1_reg_8367[3]	48	18	0	#1376
$techmap120548$auto$alumacc.cc:485:replace_alu$33393.slice[2].carry4_part.CO[0]	47	15	0	#1377
phi_mul1_reg_8367[7]	46	18	0	#1378
phi_mul1_reg_8367[10]	48	15	0	#1379
phi_mul1_reg_8367[11]	48	16	0	#1380
phi_mul1_reg_8367[14]	48	17	0	#1381
phi_mul1_reg_8367[15]	47	18	0	#1382
$techmap120313$auto$alumacc.cc:485:replace_alu$33399.slice[1].carry4_full.CO[0]	43	15	0	#1383
$techmap120314$auto$alumacc.cc:485:replace_alu$33399.slice[2].carry4_full.CO[0]	43	14	0	#1384
$techmap120315$auto$alumacc.cc:485:replace_alu$33399.slice[3].carry4_part.CO[0]	43	13	0	#1385
c_i_V_U.matrix_multiply_titb_ram_U.q0[0]	56	8	0	#1386
out:B_V_address0[10]	39	0	5	#1387
grp_matrix_multiply_full_fu_8390.Row_assign_reg_7748[4]	47	25	0	#1388
out:B_V_address0[8]	41	0	5	#1389
out:B_V_address0[5]	42	0	4	#1390
out:A_V_address0[13]	47	0	0	#1391
$techmap120565$auto$alumacc.cc:485:replace_alu$33414.slice[1].carry4_full.CO[0]	47	26	0	#1392
out:B_V_address0[7]	41	0	7	#1393
out:A_V_address0[15]	47	0	3	#1394
grp_matrix_multiply_full_fu_8390.tmp_s_reg_9904[0]	46	21	0	#1395
$techmap120301$auto$alumacc.cc:485:replace_alu$33387.slice[0].carry4_1st_full.CO[0]	45	27	0	#1396
$techmap120302$auto$alumacc.cc:485:replace_alu$33387.slice[1].carry4_full.CO[0]	45	26	0	#1397
$techmap120303$auto$alumacc.cc:485:replace_alu$33387.slice[2].carry4_part.CO[0]	45	25	0	#1398
$techmap120311$auto$alumacc.cc:485:replace_alu$33396.slice[1].carry4_full.CO[0]	40	15	0	#1399
$techmap120312$auto$alumacc.cc:485:replace_alu$33396.slice[2].carry4_part.CO[0]	40	14	0	#1400
$techmap120307$auto$alumacc.cc:485:replace_alu$33459.slice[0].carry4_1st_full.CO[0]	43	25	0	#1401
$techmap120308$auto$alumacc.cc:485:replace_alu$33459.slice[1].carry4_full.CO[0]	43	24	0	#1402
$techmap120309$auto$alumacc.cc:485:replace_alu$33459.slice[2].carry4_part.CO[0]	43	23	0	#1403
$abc$124596$new_n13903_	20	23	0	#1404
out:B_V_address0[6]	40	0	3	#1405
out:B_V_address0[4]	40	0	0	#1406
out:A_V_address0[14]	47	0	7	#1407
c_i_V_U.matrix_multiply_titb_ram_U.q0[6]	54	9	0	#1408
c_i_V_U.matrix_multiply_titb_ram_U.q0[3]	56	9	0	#1409
out:A_V_address0[12]	47	0	4	#1410
c_i_V_U.matrix_multiply_titb_ram_U.q0[4]	50	9	0	#1411
$abc$124596$new_n10267_	56	10	0	#1412
out:B_V_address0[3]	42	0	6	#1413
out:A_V_address0[11]	69	28	1	#1414
out:B_V_address0[2]	40	0	7	#1415
c_2_reg_11165[3]	42	14	0	#1416
$abc$124596$auto$rtlil.cc:2121:Not$32052	40	98	0	#1417
out:B_V_address0[0]	42	0	1	#1418
out:A_V_address0[10]	47	0	5	#1419
out:A_V_address0[8]	47	0	6	#1420
c_i_V_U.matrix_multiply_titb_ram_U.q0[1]	56	11	0	#1421
out:B_V_address0[1]	42	0	5	#1422
out:A_V_address0[9]	48	0	4	#1423
out:ap_done	38	0	4	#1424
out:ap_ready	38	0	1	#1425
grp_matrix_multiply_full_fu_8390.B_255_V_load_reg_14452[5]	26	62	0	#1426
grp_matrix_multiply_full_fu_8390.B_255_V_load_reg_14452[7]	17	48	0	#1427
grp_matrix_multiply_full_fu_8390.A_255_V_load_reg_14447[4]	32	49	0	#1428
grp_matrix_multiply_full_fu_8390.A_253_V_load_reg_14427[4]	39	34	0	#1429
grp_matrix_multiply_full_fu_8390.A_253_V_load_reg_14427[5]	40	32	0	#1430
grp_matrix_multiply_full_fu_8390.A_253_V_load_reg_14427[6]	37	28	0	#1431
grp_matrix_multiply_full_fu_8390.B_251_V_load_reg_14412[6]	31	29	0	#1432
grp_matrix_multiply_full_fu_8390.A_251_V_load_reg_14407[5]	25	22	0	#1433
grp_matrix_multiply_full_fu_8390.B_249_V_load_reg_14392[7]	13	44	0	#1434
grp_matrix_multiply_full_fu_8390.A_249_V_load_reg_14387[2]	37	51	0	#1435
grp_matrix_multiply_full_fu_8390.A_249_V_load_reg_14387[6]	50	60	0	#1436
grp_matrix_multiply_full_fu_8390.B_245_V_load_reg_14352[6]	51	56	0	#1437
grp_matrix_multiply_full_fu_8390.A_245_V_load_reg_14347[4]	54	82	0	#1438
grp_matrix_multiply_full_fu_8390.A_245_V_load_reg_14347[7]	39	71	0	#1439
grp_matrix_multiply_full_fu_8390.B_239_V_load_reg_14302[7]	29	64	0	#1440
grp_matrix_multiply_full_fu_8390.A_239_V_load_reg_14297[3]	28	58	0	#1441
grp_matrix_multiply_full_fu_8390.B_237_V_load_reg_14282[6]	50	46	0	#1442
grp_matrix_multiply_full_fu_8390.A_237_V_load_reg_14277[6]	26	39	0	#1443
grp_matrix_multiply_full_fu_8390.B_235_V_load_reg_14262[5]	31	33	0	#1444
grp_matrix_multiply_full_fu_8390.B_235_V_load_reg_14262[6]	42	38	0	#1445
grp_matrix_multiply_full_fu_8390.A_235_V_load_reg_14257[7]	28	53	0	#1446
grp_matrix_multiply_full_fu_8390.B_233_V_load_reg_14242[4]	34	65	0	#1447
grp_matrix_multiply_full_fu_8390.A_233_V_load_reg_14237[4]	50	81	0	#1448
grp_matrix_multiply_full_fu_8390.A_233_V_load_reg_14237[5]	23	63	0	#1449
grp_matrix_multiply_full_fu_8390.B_231_V_load_reg_14222[5]	21	44	0	#1450
grp_matrix_multiply_full_fu_8390.B_231_V_load_reg_14222[6]	42	59	0	#1451
grp_matrix_multiply_full_fu_8390.A_231_V_load_reg_14217[6]	35	40	0	#1452
grp_matrix_multiply_full_fu_8390.B_229_V_load_reg_14202[7]	42	65	0	#1453
grp_matrix_multiply_full_fu_8390.A_229_V_load_reg_14197[5]	45	84	0	#1454
grp_matrix_multiply_full_fu_8390.B_223_V_load_reg_14152[6]	28	54	0	#1455
grp_matrix_multiply_full_fu_8390.A_223_V_load_reg_14147[7]	37	39	0	#1456
grp_matrix_multiply_full_fu_8390.B_221_V_load_reg_14132[7]	20	43	0	#1457
grp_matrix_multiply_full_fu_8390.A_221_V_load_reg_14127[5]	20	44	0	#1458
grp_matrix_multiply_full_fu_8390.B_219_V_load_reg_14112[7]	45	44	0	#1459
grp_matrix_multiply_full_fu_8390.A_219_V_load_reg_14107[5]	21	43	0	#1460
grp_matrix_multiply_full_fu_8390.B_217_V_load_reg_14092[4]	28	38	0	#1461
grp_matrix_multiply_full_fu_8390.A_217_V_load_reg_14087[7]	23	53	0	#1462
grp_matrix_multiply_full_fu_8390.A_215_V_load_reg_14067[4]	36	69	0	#1463
grp_matrix_multiply_full_fu_8390.A_215_V_load_reg_14067[5]	35	69	0	#1464
grp_matrix_multiply_full_fu_8390.B_213_V_load_reg_14052[6]	7	63	0	#1465
grp_matrix_multiply_full_fu_8390.B_211_V_load_reg_14032[6]	50	55	0	#1466
grp_matrix_multiply_full_fu_8390.B_211_V_load_reg_14032[7]	50	71	0	#1467
grp_matrix_multiply_full_fu_8390.B_209_V_load_reg_14012[6]	62	83	0	#1468
grp_matrix_multiply_full_fu_8390.A_209_V_load_reg_14007[6]	59	82	0	#1469
grp_matrix_multiply_full_fu_8390.B_207_V_load_reg_13992[6]	29	52	0	#1470
grp_matrix_multiply_full_fu_8390.A_207_V_load_reg_13987[6]	32	61	0	#1471
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[5]	23	69	0	#1472
grp_matrix_multiply_full_fu_8390.B_205_V_load_reg_13972[7]	25	72	0	#1473
grp_matrix_multiply_full_fu_8390.A_205_V_load_reg_13967[4]	24	73	0	#1474
grp_matrix_multiply_full_fu_8390.B_203_V_load_reg_13952[4]	26	66	0	#1475
grp_matrix_multiply_full_fu_8390.A_203_V_load_reg_13947[4]	28	68	0	#1476
grp_matrix_multiply_full_fu_8390.B_201_V_load_reg_13932[4]	28	19	0	#1477
grp_matrix_multiply_full_fu_8390.A_201_V_load_reg_13927[4]	29	19	0	#1478
grp_matrix_multiply_full_fu_8390.B_199_V_load_reg_13912[1]	42	39	0	#1479
grp_matrix_multiply_full_fu_8390.B_199_V_load_reg_13912[6]	46	38	0	#1480
grp_matrix_multiply_full_fu_8390.B_197_V_load_reg_13892[4]	46	59	0	#1481
grp_matrix_multiply_full_fu_8390.B_197_V_load_reg_13892[6]	46	57	0	#1482
grp_matrix_multiply_full_fu_8390.B_191_V_load_reg_13842[5]	20	18	0	#1483
grp_matrix_multiply_full_fu_8390.B_191_V_load_reg_13842[6]	24	15	0	#1484
grp_matrix_multiply_full_fu_8390.A_191_V_load_reg_13837[7]	26	38	0	#1485
grp_matrix_multiply_full_fu_8390.B_189_V_load_reg_13822[4]	13	37	0	#1486
grp_matrix_multiply_full_fu_8390.B_189_V_load_reg_13822[5]	15	39	0	#1487
grp_matrix_multiply_full_fu_8390.B_187_V_load_reg_13802[4]	43	38	0	#1488
grp_matrix_multiply_full_fu_8390.B_187_V_load_reg_13802[5]	43	77	0	#1489
grp_matrix_multiply_full_fu_8390.A_185_V_load_reg_13777[4]	40	59	0	#1490
grp_matrix_multiply_full_fu_8390.A_185_V_load_reg_13777[6]	50	57	0	#1491
grp_matrix_multiply_full_fu_8390.B_183_V_load_reg_13762[5]	62	44	0	#1492
grp_matrix_multiply_full_fu_8390.B_183_V_load_reg_13762[6]	61	43	0	#1493
grp_matrix_multiply_full_fu_8390.B_181_V_load_reg_13742[2]	50	84	0	#1494
grp_matrix_multiply_full_fu_8390.B_175_V_load_reg_13692[4]	18	55	0	#1495
grp_matrix_multiply_full_fu_8390.A_175_V_load_reg_13687[5]	28	64	0	#1496
grp_matrix_multiply_full_fu_8390.B_173_V_load_reg_13672[5]	28	89	0	#1497
grp_matrix_multiply_full_fu_8390.B_173_V_load_reg_13672[6]	26	83	0	#1498
grp_matrix_multiply_full_fu_8390.B_171_V_load_reg_13652[7]	61	108	0	#1499
grp_matrix_multiply_full_fu_8390.A_171_V_load_reg_13647[4]	62	104	0	#1500
grp_matrix_multiply_full_fu_8390.B_169_V_load_reg_13632[6]	25	59	0	#1501
grp_matrix_multiply_full_fu_8390.B_169_V_load_reg_13632[7]	26	55	0	#1502
grp_matrix_multiply_full_fu_8390.B_167_V_load_reg_13612[5]	29	70	0	#1503
grp_matrix_multiply_full_fu_8390.B_167_V_load_reg_13612[6]	39	70	0	#1504
grp_matrix_multiply_full_fu_8390.B_165_V_load_reg_13592[5]	10	90	0	#1505
grp_matrix_multiply_full_fu_8390.A_165_V_load_reg_13587[5]	39	72	0	#1506
grp_matrix_multiply_full_fu_8390.B_159_V_load_reg_13542[5]	47	71	0	#1507
grp_matrix_multiply_full_fu_8390.A_159_V_load_reg_13537[4]	59	75	0	#1508
grp_matrix_multiply_full_fu_8390.B_157_V_load_reg_13522[4]	28	44	0	#1509
grp_matrix_multiply_full_fu_8390.A_157_V_load_reg_13517[7]	50	83	0	#1510
grp_matrix_multiply_full_fu_8390.B_155_V_load_reg_13502[5]	54	98	0	#1511
grp_matrix_multiply_full_fu_8390.A_155_V_load_reg_13497[6]	54	101	0	#1512
grp_matrix_multiply_full_fu_8390.B_153_V_load_reg_13482[2]	65	82	0	#1513
grp_matrix_multiply_full_fu_8390.A_153_V_load_reg_13477[4]	64	83	0	#1514
grp_matrix_multiply_full_fu_8390.B_151_V_load_reg_13462[4]	43	33	0	#1515
grp_matrix_multiply_full_fu_8390.B_149_V_load_reg_13442[7]	51	49	0	#1516
grp_matrix_multiply_full_fu_8390.A_149_V_load_reg_13437[5]	39	63	0	#1517
grp_matrix_multiply_full_fu_8390.B_147_V_load_reg_13422[6]	50	92	0	#1518
grp_matrix_multiply_full_fu_8390.A_147_V_load_reg_13417[4]	48	93	0	#1519
grp_matrix_multiply_full_fu_8390.A_147_V_load_reg_13417[5]	48	64	0	#1520
grp_matrix_multiply_full_fu_8390.B_145_V_load_reg_13402[6]	32	60	0	#1521
grp_matrix_multiply_full_fu_8390.A_145_V_load_reg_13397[4]	29	51	0	#1522
grp_matrix_multiply_full_fu_8390.B_143_V_load_reg_13382[4]	39	52	0	#1523
grp_matrix_multiply_full_fu_8390.A_143_V_load_reg_13377[7]	13	49	0	#1524
grp_matrix_multiply_full_fu_8390.B_141_V_load_reg_13362[4]	47	50	0	#1525
grp_matrix_multiply_full_fu_8390.A_141_V_load_reg_13357[6]	32	50	0	#1526
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[5]	7	43	0	#1527
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[6]	6	44	0	#1528
grp_matrix_multiply_full_fu_8390.B_137_V_load_reg_13322[7]	9	67	0	#1529
grp_matrix_multiply_full_fu_8390.A_137_V_load_reg_13317[4]	9	74	0	#1530
grp_matrix_multiply_full_fu_8390.B_135_V_load_reg_13302[1]	25	21	0	#1531
grp_matrix_multiply_full_fu_8390.A_135_V_load_reg_13297[6]	25	20	0	#1532
grp_matrix_multiply_full_fu_8390.B_133_V_load_reg_13282[6]	10	25	0	#1533
grp_matrix_multiply_full_fu_8390.A_133_V_load_reg_13277[6]	10	29	0	#1534
grp_matrix_multiply_full_fu_8390.B_127_V_load_reg_13232[5]	64	19	0	#1535
grp_matrix_multiply_full_fu_8390.B_127_V_load_reg_13232[7]	64	23	0	#1536
grp_matrix_multiply_full_fu_8390.B_125_V_load_reg_13212[5]	13	35	0	#1537
grp_matrix_multiply_full_fu_8390.A_125_V_load_reg_13207[4]	13	34	0	#1538
grp_matrix_multiply_full_fu_8390.A_123_V_load_reg_13187[4]	36	29	0	#1539
grp_matrix_multiply_full_fu_8390.A_123_V_load_reg_13187[5]	36	28	0	#1540
grp_matrix_multiply_full_fu_8390.B_121_V_load_reg_13172[4]	37	46	0	#1541
grp_matrix_multiply_full_fu_8390.A_121_V_load_reg_13167[7]	37	78	0	#1542
grp_matrix_multiply_full_fu_8390.B_119_V_load_reg_13152[4]	42	29	0	#1543
grp_matrix_multiply_full_fu_8390.A_119_V_load_reg_13147[4]	45	31	0	#1544
grp_matrix_multiply_full_fu_8390.B_117_V_load_reg_13132[6]	32	29	0	#1545
grp_matrix_multiply_full_fu_8390.A_117_V_load_reg_13127[0]	32	34	0	#1546
grp_matrix_multiply_full_fu_8390.B_115_V_load_reg_13112[7]	37	42	0	#1547
grp_matrix_multiply_full_fu_8390.A_115_V_load_reg_13107[1]	40	34	0	#1548
grp_matrix_multiply_full_fu_8390.B_113_V_load_reg_13092[2]	36	47	0	#1549
grp_matrix_multiply_full_fu_8390.A_113_V_load_reg_13087[4]	37	50	0	#1550
grp_matrix_multiply_full_fu_8390.A_113_V_load_reg_13087[5]	34	48	0	#1551
grp_matrix_multiply_full_fu_8390.B_111_V_load_reg_13072[5]	32	40	0	#1552
grp_matrix_multiply_full_fu_8390.A_111_V_load_reg_13067[4]	32	53	0	#1553
grp_matrix_multiply_full_fu_8390.A_109_V_load_reg_13047[6]	43	49	0	#1554
grp_matrix_multiply_full_fu_8390.B_107_V_load_reg_13032[6]	17	54	0	#1555
grp_matrix_multiply_full_fu_8390.A_107_V_load_reg_13027[4]	18	48	0	#1556
grp_matrix_multiply_full_fu_8390.B_105_V_load_reg_13012[6]	23	62	0	#1557
grp_matrix_multiply_full_fu_8390.A_105_V_load_reg_13007[1]	23	68	0	#1558
grp_matrix_multiply_full_fu_8390.A_105_V_load_reg_13007[4]	25	67	0	#1559
grp_matrix_multiply_full_fu_8390.B_103_V_load_reg_12992[6]	59	63	0	#1560
grp_matrix_multiply_full_fu_8390.B_101_V_load_reg_12972[1]	51	75	0	#1561
grp_matrix_multiply_full_fu_8390.B_101_V_load_reg_12972[5]	50	88	0	#1562
grp_matrix_multiply_full_fu_8390.B_95_V_load_reg_12922[6]	36	80	0	#1563
grp_matrix_multiply_full_fu_8390.A_95_V_load_reg_12917[5]	21	48	0	#1564
grp_matrix_multiply_full_fu_8390.A_95_V_load_reg_12917[6]	20	51	0	#1565
grp_matrix_multiply_full_fu_8390.B_93_V_load_reg_12902[4]	48	56	0	#1566
grp_matrix_multiply_full_fu_8390.B_93_V_load_reg_12902[6]	48	63	0	#1567
grp_matrix_multiply_full_fu_8390.B_91_V_load_reg_12882[4]	18	36	0	#1568
grp_matrix_multiply_full_fu_8390.A_91_V_load_reg_12877[6]	17	33	0	#1569
grp_matrix_multiply_full_fu_8390.B_89_V_load_reg_12862[7]	40	69	0	#1570
grp_matrix_multiply_full_fu_8390.A_87_V_load_reg_12837[2]	35	41	0	#1571
grp_matrix_multiply_full_fu_8390.A_87_V_load_reg_12837[6]	37	41	0	#1572
grp_matrix_multiply_full_fu_8390.B_85_V_load_reg_12822[4]	45	46	0	#1573
grp_matrix_multiply_full_fu_8390.A_85_V_load_reg_12817[5]	42	49	0	#1574
grp_matrix_multiply_full_fu_8390.B_83_V_load_reg_12802[1]	29	60	0	#1575
grp_matrix_multiply_full_fu_8390.B_83_V_load_reg_12802[6]	28	60	0	#1576
grp_matrix_multiply_full_fu_8390.B_81_V_load_reg_12782[4]	29	53	0	#1577
grp_matrix_multiply_full_fu_8390.B_81_V_load_reg_12782[6]	31	68	0	#1578
grp_matrix_multiply_full_fu_8390.A_81_V_load_reg_12777[5]	31	49	0	#1579
grp_matrix_multiply_full_fu_8390.B_79_V_load_reg_12762[4]	46	30	0	#1580
grp_matrix_multiply_full_fu_8390.A_79_V_load_reg_12757[6]	43	42	0	#1581
grp_matrix_multiply_full_fu_8390.B_77_V_load_reg_12742[6]	37	57	0	#1582
grp_matrix_multiply_full_fu_8390.A_77_V_load_reg_12737[6]	61	79	0	#1583
grp_matrix_multiply_full_fu_8390.B_75_V_load_reg_12722[5]	37	35	0	#1584
grp_matrix_multiply_full_fu_8390.B_75_V_load_reg_12722[7]	23	31	0	#1585
grp_matrix_multiply_full_fu_8390.B_73_V_load_reg_12702[5]	28	35	0	#1586
grp_matrix_multiply_full_fu_8390.B_73_V_load_reg_12702[6]	29	40	0	#1587
grp_matrix_multiply_full_fu_8390.B_71_V_load_reg_12682[6]	46	12	0	#1588
grp_matrix_multiply_full_fu_8390.A_71_V_load_reg_12677[5]	32	43	0	#1589
grp_matrix_multiply_full_fu_8390.B_69_V_load_reg_12662[7]	50	49	0	#1590
grp_matrix_multiply_full_fu_8390.B_63_V_load_reg_12612[7]	59	71	0	#1591
grp_matrix_multiply_full_fu_8390.A_63_V_load_reg_12607[4]	58	43	0	#1592
grp_matrix_multiply_full_fu_8390.B_61_V_load_reg_12592[4]	34	56	0	#1593
grp_matrix_multiply_full_fu_8390.B_61_V_load_reg_12592[5]	32	68	0	#1594
grp_matrix_multiply_full_fu_8390.A_61_V_load_reg_12587[6]	29	29	0	#1595
grp_matrix_multiply_full_fu_8390.B_59_V_load_reg_12572[7]	17	24	0	#1596
grp_matrix_multiply_full_fu_8390.A_59_V_load_reg_12567[4]	17	20	0	#1597
grp_matrix_multiply_full_fu_8390.B_57_V_load_reg_12552[4]	50	39	0	#1598
grp_matrix_multiply_full_fu_8390.B_57_V_load_reg_12552[6]	39	33	0	#1599
grp_matrix_multiply_full_fu_8390.A_57_V_load_reg_12547[6]	51	39	0	#1600
grp_matrix_multiply_full_fu_8390.B_55_V_load_reg_12532[5]	36	12	0	#1601
grp_matrix_multiply_full_fu_8390.A_55_V_load_reg_12527[4]	40	13	0	#1602
grp_matrix_multiply_full_fu_8390.A_55_V_load_reg_12527[7]	24	63	0	#1603
grp_matrix_multiply_full_fu_8390.B_53_V_load_reg_12512[5]	25	66	0	#1604
grp_matrix_multiply_full_fu_8390.A_53_V_load_reg_12507[7]	37	27	0	#1605
grp_matrix_multiply_full_fu_8390.B_47_V_load_reg_12462[5]	29	54	0	#1606
grp_matrix_multiply_full_fu_8390.B_47_V_load_reg_12462[6]	32	33	0	#1607
grp_matrix_multiply_full_fu_8390.A_47_V_load_reg_12457[5]	31	28	0	#1608
grp_matrix_multiply_full_fu_8390.A_47_V_load_reg_12457[7]	29	39	0	#1609
grp_matrix_multiply_full_fu_8390.B_45_V_load_reg_12442[4]	42	50	0	#1610
grp_matrix_multiply_full_fu_8390.A_45_V_load_reg_12437[4]	12	70	0	#1611
grp_matrix_multiply_full_fu_8390.B_43_V_load_reg_12422[7]	53	78	0	#1612
grp_matrix_multiply_full_fu_8390.A_43_V_load_reg_12417[4]	54	48	0	#1613
grp_matrix_multiply_full_fu_8390.B_41_V_load_reg_12402[4]	54	77	0	#1614
grp_matrix_multiply_full_fu_8390.A_41_V_load_reg_12397[6]	40	65	0	#1615
grp_matrix_multiply_full_fu_8390.B_37_V_load_reg_12362[6]	40	28	0	#1616
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[5]	46	36	0	#1617
grp_matrix_multiply_full_fu_8390.B_31_V_load_reg_12312[6]	59	33	0	#1618
grp_matrix_multiply_full_fu_8390.A_31_V_load_reg_12307[4]	34	41	0	#1619
grp_matrix_multiply_full_fu_8390.A_31_V_load_reg_12307[6]	48	51	0	#1620
grp_matrix_multiply_full_fu_8390.B_29_V_load_reg_12292[6]	65	52	0	#1621
grp_matrix_multiply_full_fu_8390.A_29_V_load_reg_12287[4]	62	51	0	#1622
grp_matrix_multiply_full_fu_8390.A_23_V_load_reg_12237[5]	42	24	0	#1623
grp_matrix_multiply_full_fu_8390.B_21_V_load_reg_12222[5]	23	58	0	#1624
grp_matrix_multiply_full_fu_8390.A_21_V_load_reg_12217[7]	45	52	0	#1625
$abc$124596$auto$rtlil.cc:2281:NotGate$124211	42	55	0	#1626
out:ap_idle	43	0	5	#1627
B_V_load_reg_11175[0]	42	11	0	#1628
A_V_load_reg_10885[0]	43	8	0	#1629
grp_matrix_multiply_full_fu_8390.tmp_mid2_reg_9676_pp0_iter1_reg[4]	46	28	0	#1630
out:A_V_address0[0]	39	0	2	#1631
out:A_V_address0[1]	39	0	1	#1632
out:A_V_address0[2]	45	0	3	#1633
out:A_V_address0[3]	39	0	7	#1634
out:A_V_address0[4]	39	0	0	#1635
out:A_V_address0[5]	69	33	7	#1636
out:A_V_address0[6]	39	0	3	#1637
out:A_V_address0[7]	69	44	5	#1638
out:A_V_ce0	44	0	1	#1639
out:B_V_ce0	47	0	1	#1640
out:C_V_address0[0]	46	0	3	#1641
out:C_V_address0[1]	45	0	6	#1642
out:C_V_address0[2]	46	0	5	#1643
out:C_V_address0[3]	46	0	6	#1644
out:C_V_address0[4]	45	0	0	#1645
out:C_V_address0[5]	48	0	3	#1646
out:C_V_address0[6]	47	0	2	#1647
out:C_V_address0[7]	46	0	4	#1648
out:C_V_address0[8]	69	16	1	#1649
out:C_V_address0[9]	45	0	2	#1650
out:C_V_address0[10]	46	0	0	#1651
out:C_V_address0[11]	45	0	1	#1652
out:C_V_address0[12]	45	0	7	#1653
out:C_V_address0[13]	46	0	1	#1654
out:C_V_address0[14]	46	0	7	#1655
out:C_V_address0[15]	46	0	2	#1656
out:C_V_ce0	48	0	1	#1657
out:C_V_we0	48	0	0	#1658
out:C_V_d0[0]	56	0	1	#1659
out:C_V_d0[1]	56	0	2	#1660
out:C_V_d0[2]	56	0	4	#1661
out:C_V_d0[3]	44	0	3	#1662
out:C_V_d0[4]	43	0	1	#1663
out:C_V_d0[5]	43	0	3	#1664
out:C_V_d0[6]	44	0	2	#1665
out:C_V_d0[7]	43	0	2	#1666
ap_clk		7	0	4	#1667
ap_rst		45	0	4	#1668
ap_start	44	0	4	#1669
A_V_q0[0]	41	0	1	#1670
A_V_q0[1]	43	0	6	#1671
A_V_q0[2]	43	0	7	#1672
A_V_q0[3]	39	0	6	#1673
A_V_q0[4]	43	0	4	#1674
A_V_q0[5]	44	0	5	#1675
A_V_q0[6]	42	0	0	#1676
A_V_q0[7]	43	0	0	#1677
B_V_q0[0]	40	0	4	#1678
B_V_q0[1]	41	0	4	#1679
B_V_q0[2]	40	0	5	#1680
B_V_q0[3]	40	0	2	#1681
B_V_q0[4]	41	0	6	#1682
B_V_q0[5]	41	0	3	#1683
B_V_q0[6]	42	0	2	#1684
B_V_q0[7]	40	0	6	#1685
