verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/3cb1/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" \
"../../../bd/design_1/ipshared/b425/hdl/AXI_PerfectTranslator_v1_0_M00_AXI.v" \
"../../../bd/design_1/ipshared/b425/hdl/AXI_PerfectTranslator_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/b425/hdl/AXI_PerfectTranslator_v1_0.v" \
"../../../bd/design_1/ip/design_1_AXI_PerfectTranslator_0_0/sim/design_1_AXI_PerfectTranslator_0_0.v" \

sv xil_defaultlib --include "/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/3cb1/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" \
"../../../bd/design_1/ipshared/5a55/hdl/ConfigurationPort.sv" \
"../../../bd/design_1/ipshared/5a55/hdl/HPSPBRAM.sv" \
"../../../bd/design_1/ipshared/5a55/hdl/queue.sv" \

verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/3cb1/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" \
"../../../bd/design_1/ipshared/5a55/hdl/backstabber_v1_0.v" \
"../../../bd/design_1/ip/design_1_backstabber_0_0/sim/design_1_backstabber_0_0.v" \

sv xil_defaultlib --include "/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/3cb1/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" \
"../../../bd/design_1/ipshared/4765/hdl/config_port.sv" \

verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/3cb1/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" \
"../../../bd/design_1/ipshared/4765/hdl/byte_writer_v1_0.v" \
"../../../bd/design_1/ip/design_1_byte_writer_0_0/sim/design_1_byte_writer_0_0.v" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_48ac_one_0.v" \

sv xil_defaultlib --include "/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/3cb1/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_48ac_arsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_48ac_rsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_48ac_awsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_48ac_wsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_48ac_bsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_48ac_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_48ac_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_48ac_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_48ac_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_48ac_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_48ac_srn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_48ac_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_48ac_swn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_48ac_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_48ac_s01mmu_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_48ac_s01tr_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_48ac_s01sic_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_48ac_s01a2s_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_48ac_sarn_1.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_48ac_srn_1.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_48ac_sawn_1.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_48ac_swn_1.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_48ac_sbn_1.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_48ac_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_48ac_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_48ac_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_48ac_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_48ac_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_48ac_m00bn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_48ac_m00e_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_48ac_m01s2a_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_48ac_m01arn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_48ac_m01rn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_48ac_m01awn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_48ac_m01wn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_48ac_m01bn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_48ac_m01e_0.sv" \

verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/3cb1/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/sim/bd_48ac.v" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/sim/design_1_smartconnect_0_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.v" \
"../../../bd/design_1/ip/design_1_vio_0_0/sim/design_1_vio_0_0.v" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
