lib_name: bag_serdes_ec
cell_name: clkamp_tb_pss
pins: [  ]
instances:
  IBIAS:
    lib_name: analogLib
    cell_name: idc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "ibias"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  I1:
    lib_name: analogLib
    cell_name: gnd
    instpins:
      gnd!:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  VINDC:
    lib_name: analogLib
    cell_name: vdc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "vindc"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  VGND:
    lib_name: analogLib
    cell_name: vdc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  VSUP:
    lib_name: analogLib
    cell_name: vdc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  VIN:
    lib_name: analogLib
    cell_name: vpwlf
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "vin_norm"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  CLOAD:
    lib_name: analogLib
    cell_name: cap
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "vout"
        num_bits: 1
  VCK:
    lib_name: analogLib
    cell_name: vpulse
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "clk"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  XDUT:
    lib_name: bag_serdes_ec
    cell_name: clkamp_model
    instpins:
      clk:
        direction: input
        net_name: "clk"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      vout:
        direction: output
        net_name: "vout"
        num_bits: 1
      vin:
        direction: input
        net_name: "vin"
        num_bits: 1
      ibias:
        direction: input
        net_name: "ibias"
        num_bits: 1
  EIN:
    lib_name: analogLib
    cell_name: vcvs
    instpins:
      NC+:
        direction: inputOutput
        net_name: "vin_norm"
        num_bits: 1
      NC-:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "vin"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "vindc"
        num_bits: 1
