m255
K3
13
cModel Technology
Z0 dC:\altera\13.0sp1
vALU
Z1 !s100 :D^^[5VhX^DzB2>aMZi@Z1
Z2 I4?i^CQC9jZ65nVXgKi@512
Z3 VI_gDSYLPzgYPYa2EVEJgX1
Z4 dD:\Users\arman\Documents\Uni\Bachelor\Term8\Computer Architecture Lab\Arm-Architecture\Modelsim
Z5 w1664534309
Z6 8D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v
Z7 FD:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v
L0 1
Z8 OV;L;10.1d;51
r1
31
Z9 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v|
Z10 o-work work -O0
Z11 n@a@l@u
Z12 !s108 1683627868.230000
Z13 !s107 D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v|
!i10b 1
!s85 0
!s101 -O0
vARM
Z14 !s100 afS6ToO[kF0YhTZ=3cjZE3
Z15 Iai6Pb7ke8G[NJfQPImd@23
Z16 VM90=m;Lkg5HK[]]o4ih071
R4
Z17 w1664534811
Z18 8D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v
Z19 FD:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v
L0 48
R8
r1
31
Z20 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v|
R10
Z21 n@a@r@m
Z22 !s108 1683627868.536000
Z23 !s107 D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v|
!i10b 1
!s85 0
!s101 -O0
vARM_cpu
Z24 !s100 YRg<a?@J^29fnFzBjPFIS2
Z25 I4iVW7dfJoV8@?YAI_OgDV2
Z26 VXPg3m[9?`MlngcQYSBIY^2
R4
Z27 w1664537730
Z28 8D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v
Z29 FD:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v
L0 1
R8
r1
31
Z30 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v|
R10
Z31 n@a@r@m_cpu
Z32 !s108 1683627868.653000
Z33 !s107 D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v|
!i10b 1
!s85 0
!s101 -O0
vARM_Testbench
Z34 ILlPCAG4B5J[6g@QX5?5PL0
Z35 Vh6AgfG??JXWa<IUFolSfO1
R4
Z36 w1683627860
Z37 8D:\Users\arman\Documents\Uni\Bachelor\Term8\Computer Architecture Lab\Arm-Architecture\Codes\ARM_Testbench.v
Z38 FD:\Users\arman\Documents\Uni\Bachelor\Term8\Computer Architecture Lab\Arm-Architecture\Codes\ARM_Testbench.v
L0 2
R8
r1
31
R10
Z39 n@a@r@m_@testbench
Z40 !s100 geWBgW:9d_0;5:3OJhd6_3
Z41 !s108 1683627868.770000
Z42 !s107 D:\Users\arman\Documents\Uni\Bachelor\Term8\Computer Architecture Lab\Arm-Architecture\Codes\ARM_Testbench.v|
Z43 !s90 -reportprogress|300|-work|work|D:\Users\arman\Documents\Uni\Bachelor\Term8\Computer Architecture Lab\Arm-Architecture\Codes\ARM_Testbench.v|
!i10b 1
!s85 0
!s101 -O0
vConditionCheck
Z44 !s100 GiKgXXX=bT=?;fVT]b?R70
Z45 I4[Gj2I;>L:@jcC[3ihl3]2
Z46 VG0EXHzk^cbH_AMRlQPDR42
R4
R5
Z47 8D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ConditionCheck.v
Z48 FD:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ConditionCheck.v
L0 1
R8
r1
31
Z49 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ConditionCheck.v|
R10
Z50 n@condition@check
Z51 !s108 1683627868.909000
Z52 !s107 D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ConditionCheck.v|
!i10b 1
!s85 0
!s101 -O0
vControlUnit
Z53 !s100 Pk4=in>eD4jP;HXU1Ze433
Z54 IP;Ah_TeM2^4o>lc9=DW3O1
Z55 VO58Lzi;;[h>f;Y_UXMnKD2
R4
R27
Z56 8D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ControlUnit.v
Z57 FD:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ControlUnit.v
L0 1
R8
r1
31
Z58 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ControlUnit.v|
R10
Z59 n@control@unit
Z60 !s108 1683627869.024000
Z61 !s107 D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ControlUnit.v|
!i10b 1
!s85 0
!s101 -O0
vEXE_Stage
Z62 !s100 53HNo183<b1N<z`^gKJR>2
Z63 IWFInjbY4Y0R5T1o_:2_?90
Z64 VJ4<5B]36A^@;U9WGzVNS=2
R4
R27
Z65 8D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v
Z66 FD:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v
L0 1
R8
r1
31
Z67 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v|
R10
Z68 n@e@x@e_@stage
Z69 !s108 1683627869.139000
Z70 !s107 D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v|
!i10b 1
!s85 0
!s101 -O0
vEXE_Stage_Reg
Z71 !s100 _1LFBPXni[GbMR4P3;XU_3
Z72 IkT^^i2ZeQQ_?=`3]n=9Z:1
Z73 VU>EgFe_8IT<2?KkQUJnJP1
R4
R5
Z74 8D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage_Reg.v
Z75 FD:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage_Reg.v
L0 1
R8
r1
31
Z76 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage_Reg.v|
R10
Z77 n@e@x@e_@stage_@reg
Z78 !s108 1683627869.256000
Z79 !s107 D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage_Reg.v|
!i10b 1
!s85 0
!s101 -O0
vForwarding_Unit
Z80 !s100 nCZ@11>V7gDj[Nf]9RJZl0
Z81 ITa?PB5LjXDXB8c?3BbVH<1
Z82 VMmbLjMUzOGN38XFE8ZgDJ0
R4
R5
Z83 8D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Fowarding_Unit.v
Z84 FD:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Fowarding_Unit.v
L0 1
R8
r1
31
Z85 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Fowarding_Unit.v|
R10
Z86 n@forwarding_@unit
Z87 !s108 1683627869.373000
Z88 !s107 D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Fowarding_Unit.v|
!i10b 1
!s85 0
!s101 -O0
vHazard_Detection_Unit
Z89 !s100 [m[09fjoonY``GbMe1[Ei3
Z90 IC6:AkPD0`kS4^iGB@4Z`O2
Z91 Vzle91gV[o3d@ZJ>T`@>Ka1
R4
R5
Z92 8D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit.v
Z93 FD:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit.v
L0 1
R8
r1
31
Z94 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit.v|
R10
Z95 n@hazard_@detection_@unit
Z96 !s108 1683627869.486000
Z97 !s107 D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit.v|
!i10b 1
!s85 0
!s101 -O0
vHazard_Detection_Unit2
Z98 !s100 oCEMfTZA<n=VfJg@5l10;0
Z99 I;AojFbQ4@aMLzIRfCc:^K1
Z100 V3OH8>L0=d>08RDSRE8[W01
R4
R5
Z101 8D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit2.v
Z102 FD:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit2.v
L0 1
R8
r1
31
Z103 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit2.v|
R10
Z104 n@hazard_@detection_@unit2
Z105 !s108 1683627869.608000
Z106 !s107 D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit2.v|
!i10b 1
!s85 0
!s101 -O0
vID_Stage
Z107 !s100 @P^iBFadCUQiHR6UMQ^I33
Z108 IjjdSmUeoF[ZgBh;L[9EJR0
Z109 VNUzho6Icia7eB=3]AKTIg0
R4
R27
Z110 8D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v
Z111 FD:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v
L0 1
R8
r1
31
Z112 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v|
R10
Z113 n@i@d_@stage
Z114 !s108 1683627869.719000
Z115 !s107 D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v|
!i10b 1
!s85 0
!s101 -O0
vID_Stage_Reg
Z116 !s100 SHmeFC=YczJ``g;lA>EjP3
Z117 IoT1`^aD^eoI`MgOPdFeT;1
Z118 V0aGRNlR[:d180049mzGLE2
R4
R27
Z119 8D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage_Reg.v
Z120 FD:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage_Reg.v
L0 1
R8
r1
31
Z121 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage_Reg.v|
R10
Z122 n@i@d_@stage_@reg
Z123 !s108 1683627869.837000
Z124 !s107 D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage_Reg.v|
!i10b 1
!s85 0
!s101 -O0
vIF_Stage
Z125 !s100 aX5LiV^SJh`<NL?EAk21R0
Z126 IX4QXR4h:2?nfh`ng0m`FI1
Z127 VCNhX:IY17]AEC8H2hL7TQ0
R4
R5
Z128 8D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v
Z129 FD:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v
L0 1
R8
r1
31
Z130 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v|
R10
Z131 n@i@f_@stage
Z132 !s108 1683627870.021000
Z133 !s107 D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v|
!i10b 1
!s85 0
!s101 -O0
vIF_Stage_Reg
Z134 !s100 :;LWA:BMei:G217og1A?B3
Z135 I^PLa94=h^EVU@Xl7D7=:c3
Z136 V?<R3VBk[>A:7D_bH?JOH]1
R4
R5
Z137 8D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage_Reg.v
Z138 FD:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage_Reg.v
L0 1
R8
r1
31
Z139 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage_Reg.v|
R10
Z140 n@i@f_@stage_@reg
Z141 !s108 1683627870.139000
Z142 !s107 D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage_Reg.v|
!i10b 1
!s85 0
!s101 -O0
vInstMemory
Z143 !s100 :KhT7^K8TZoX:zzSdUD`L2
Z144 IHgl=Dfo6glJRm63EO;=@60
Z145 VAD?<[gIeDM9G=Xj:aVTX30
R4
R27
Z146 8D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v
Z147 FD:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v
L0 1
R8
r1
31
Z148 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v|
R10
Z149 n@inst@memory
Z150 !s108 1683627870.255000
Z151 !s107 D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v|
!i10b 1
!s85 0
!s101 -O0
vMEM_Stage_Reg
Z152 !s100 ?]k=PUb`BIQBg[]lZaFnD1
Z153 Ii33>c[n4hbe?F:zo`dA@i1
Z154 V?znfL2C=J;?TLSAl2UCfU0
R4
R5
Z155 8D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/MEM_Stage_Reg.v
Z156 FD:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/MEM_Stage_Reg.v
L0 1
R8
r1
31
Z157 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/MEM_Stage_Reg.v|
R10
Z158 n@m@e@m_@stage_@reg
Z159 !s108 1683627870.369000
Z160 !s107 D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/MEM_Stage_Reg.v|
!i10b 1
!s85 0
!s101 -O0
vMemory
Z161 !s100 8<A<dg9n@YXZ3JdH>NaEY2
Z162 Ia@O?>gA:fcRL<[?Y]SU:63
Z163 V^]cY`Q9>jgBYN_oHQ4]jE3
R4
R17
Z164 8D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Memory.v
Z165 FD:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Memory.v
L0 1
R8
r1
31
Z166 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Memory.v|
R10
Z167 n@memory
Z168 !s108 1683627870.488000
Z169 !s107 D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Memory.v|
!i10b 1
!s85 0
!s101 -O0
vMux2to1
Z170 !s100 F3K8;E>1nK3;>2S<lc4V20
Z171 IGdj[j91626U;KGFkM>KdJ0
Z172 VNMBP<i<fd^d>0RhlVPX;k0
R4
R5
Z173 8D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux2to1.v
Z174 FD:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux2to1.v
L0 1
R8
r1
31
Z175 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux2to1.v|
R10
Z176 n@mux2to1
Z177 !s108 1683627870.603000
Z178 !s107 D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux2to1.v|
!i10b 1
!s85 0
!s101 -O0
vMux4to1
Z179 !s100 b8KiI;IG3TWePNEj32_9e2
Z180 I_5Fn:OPib[cXoVCEYV<GF2
Z181 VJBI@]56nRoJcDmn^j3PI92
R4
R5
Z182 8D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux4to1.v
Z183 FD:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux4to1.v
L0 1
R8
r1
31
Z184 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux4to1.v|
R10
Z185 n@mux4to1
Z186 !s108 1683627870.767000
Z187 !s107 D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux4to1.v|
!i10b 1
!s85 0
!s101 -O0
vRegister
Z188 !s100 =>fT@0DX5o1EilEYMYNJL0
Z189 IIC58o14F>RG82dFSBP3Jh0
Z190 V6S?o21@CaSH]?KZVJI:WT0
R4
R5
Z191 8D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Register.v
Z192 FD:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Register.v
L0 1
R8
r1
31
Z193 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Register.v|
R10
Z194 n@register
Z195 !s108 1683627870.906000
Z196 !s107 D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Register.v|
!i10b 1
!s85 0
!s101 -O0
vRegisterFile
Z197 !s100 ]QTkfE4<T`G2=DZGg<IZe2
Z198 IVRANOjSQhiO2LbJGgDa[N3
Z199 VG>h4WmJh5Z[6GD=[VF2z;0
R4
R5
Z200 8D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/RegisterFile.v
Z201 FD:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/RegisterFile.v
L0 1
R8
r1
31
Z202 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/RegisterFile.v|
R10
Z203 n@register@file
Z204 !s108 1683627871.072000
Z205 !s107 D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/RegisterFile.v|
!i10b 1
!s85 0
!s101 -O0
vStatus_Reg
Z206 !s100 DU13JEUhCLB1lf[K74gWG3
Z207 I_Qf=kcQAa8A[i<c4mPDTP2
Z208 V=1P7Hg1KD[DLSQW>716DB2
R4
R5
Z209 8D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Status_Reg.v
Z210 FD:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Status_Reg.v
L0 1
R8
r1
31
Z211 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Status_Reg.v|
R10
Z212 n@status_@reg
Z213 !s108 1683627871.222000
Z214 !s107 D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Status_Reg.v|
!i10b 1
!s85 0
!s101 -O0
vVal2_Generator
Z215 !s100 ac8@?2H8kENf`c1VDU1:Y1
Z216 IF@=A6H`4F6]z?RoQ4EFnT0
Z217 Vb38l:9`nNa`jNZZHkoZ3f2
R4
R5
Z218 8D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v
Z219 FD:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v
L0 1
R8
r1
31
Z220 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v|
R10
Z221 n@val2_@generator
!i10b 1
!s85 0
Z222 !s108 1683627871.434000
Z223 !s107 D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v|
!s101 -O0
vWB_Stage
!i10b 1
Z224 !s100 7lXAAF?@Z>=L?eYgMJZmB3
Z225 Io42Bcj7mN2?YF7Ng9Th1i0
Z226 V8Hj1jo2S`dAK^`GNidXch1
R4
R5
Z227 8D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/WB_Stage.v
Z228 FD:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/WB_Stage.v
L0 1
R8
r1
!s85 0
31
!s108 1683627871.564000
!s107 D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/WB_Stage.v|
Z229 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Bachelor/Term8/Computer Architecture Lab/Arm-Architecture/Codes/WB_Stage.v|
!s101 -O0
R10
Z230 n@w@b_@stage
