Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 24017a7cff894c918fa9a9ce26e79903 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_TB_behav xil_defaultlib.top_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index 0 into artyJD is out of bounds [/home/chris/VivadoProjects/Arty_Comm_1/Arty_Comm_1.srcs/sim_1/new/top_TB.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.button_debouncer
Compiling module xil_defaultlib.arty_top(DEBUG_MODE=1)
Compiling module xil_defaultlib.mojo_top(DEBUG_MODE=1)
Compiling module xil_defaultlib.top_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_TB_behav
