Analysis & Synthesis report for TOP_LEVEL
Tue Nov 29 12:07:17 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Parameter Settings for User Entity Instance: INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC
 18. Parameter Settings for User Entity Instance: DATA_REGISTER:IF_ID_2
 19. Parameter Settings for User Entity Instance: DATA_REGISTER:IF_ID_3
 20. Parameter Settings for User Entity Instance: DATA_REGISTER:ID_RR_2
 21. Parameter Settings for User Entity Instance: DATA_REGISTER:ID_RR_3
 22. Parameter Settings for User Entity Instance: DATA_REGISTER:ID_RR_4
 23. Parameter Settings for User Entity Instance: DATA_REGISTER:ID_RR_5
 24. Parameter Settings for User Entity Instance: DATA_REGISTER:ID_RR_6
 25. Parameter Settings for User Entity Instance: DATA_REGISTER:ID_RR_7
 26. Parameter Settings for User Entity Instance: DATA_REGISTER:RR_EX_2
 27. Parameter Settings for User Entity Instance: DATA_REGISTER:RR_EX_3
 28. Parameter Settings for User Entity Instance: DATA_REGISTER:RR_EX_4
 29. Parameter Settings for User Entity Instance: DATA_REGISTER:RR_EX_5
 30. Parameter Settings for User Entity Instance: DATA_REGISTER:RR_EX_6
 31. Parameter Settings for User Entity Instance: DATA_REGISTER:RR_EX_7
 32. Parameter Settings for User Entity Instance: DATA_REGISTER:RR_EX_8
 33. Parameter Settings for User Entity Instance: DATA_REGISTER:EX_MA_2
 34. Parameter Settings for User Entity Instance: DATA_REGISTER:EX_MA_3
 35. Parameter Settings for User Entity Instance: DATA_REGISTER:EX_MA_4
 36. Parameter Settings for User Entity Instance: DATA_REGISTER:EX_MA_5
 37. Parameter Settings for User Entity Instance: DATA_REGISTER:EX_MA_6
 38. Parameter Settings for User Entity Instance: DATA_REGISTER:EX_MA_7
 39. Parameter Settings for User Entity Instance: DATA_REGISTER:EX_MA_8
 40. Parameter Settings for User Entity Instance: DATA_REGISTER:EX_MA_9
 41. Parameter Settings for User Entity Instance: DATA_REGISTER:EX_MA_10
 42. Parameter Settings for User Entity Instance: DATA_REGISTER:EX_MA_11
 43. Parameter Settings for User Entity Instance: DATA_REGISTER:MA_WB_2
 44. Parameter Settings for User Entity Instance: DATA_REGISTER:MA_WB_3
 45. Parameter Settings for User Entity Instance: DATA_REGISTER:MA_WB_4
 46. Parameter Settings for User Entity Instance: DATA_REGISTER:MA_WB_5
 47. Parameter Settings for User Entity Instance: DATA_REGISTER:MA_WB_6
 48. Parameter Settings for User Entity Instance: DATA_REGISTER:MA_WB_7
 49. Parameter Settings for User Entity Instance: WRITE_BACK_STAGE:WB_Stage|DATA_REGISTER:Z_FLAG
 50. Parameter Settings for User Entity Instance: WRITE_BACK_STAGE:WB_Stage|DATA_REGISTER:C_FLAG
 51. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 52. Port Connectivity Checks: "DATA_REGISTER:MA_WB_7"
 53. Port Connectivity Checks: "DATA_REGISTER:MA_WB_6"
 54. Port Connectivity Checks: "DATA_REGISTER:MA_WB_5"
 55. Port Connectivity Checks: "DATA_REGISTER:MA_WB_4"
 56. Port Connectivity Checks: "DATA_REGISTER:MA_WB_3"
 57. Port Connectivity Checks: "DATA_REGISTER:MA_WB_2"
 58. Port Connectivity Checks: "DATA_REGISTER_16:MA_WB_1"
 59. Port Connectivity Checks: "DATA_REGISTER:EX_MA_11"
 60. Port Connectivity Checks: "DATA_REGISTER:EX_MA_10"
 61. Port Connectivity Checks: "DATA_REGISTER:EX_MA_9"
 62. Port Connectivity Checks: "DATA_REGISTER:EX_MA_8"
 63. Port Connectivity Checks: "DATA_REGISTER:EX_MA_7"
 64. Port Connectivity Checks: "DATA_REGISTER:EX_MA_6"
 65. Port Connectivity Checks: "DATA_REGISTER:EX_MA_5"
 66. Port Connectivity Checks: "DATA_REGISTER:EX_MA_4"
 67. Port Connectivity Checks: "DATA_REGISTER:EX_MA_3"
 68. Port Connectivity Checks: "DATA_REGISTER:EX_MA_2"
 69. Port Connectivity Checks: "DATA_REGISTER_16:EX_MA_1"
 70. Port Connectivity Checks: "EXECUTION_STAGE:EX_Stage|ALU:ALU_1|ADDER_16:ADD1"
 71. Port Connectivity Checks: "DATA_REGISTER:RR_EX_8"
 72. Port Connectivity Checks: "DATA_REGISTER:RR_EX_7"
 73. Port Connectivity Checks: "DATA_REGISTER:RR_EX_6"
 74. Port Connectivity Checks: "DATA_REGISTER:RR_EX_5"
 75. Port Connectivity Checks: "DATA_REGISTER:RR_EX_4"
 76. Port Connectivity Checks: "DATA_REGISTER:RR_EX_3"
 77. Port Connectivity Checks: "DATA_REGISTER:RR_EX_2"
 78. Port Connectivity Checks: "DATA_REGISTER_16:RR_EX_1"
 79. Port Connectivity Checks: "REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|MUX_16_8:M2"
 80. Port Connectivity Checks: "REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|MUX_16_8:M1"
 81. Port Connectivity Checks: "INSTRUCTION_DECODE_STAGE:ID_Stage|ADDER_16:ADDER2"
 82. Port Connectivity Checks: "INSTRUCTION_FETCH_STAGE:IF_Stage|ADDER_16:ADDER1"
 83. SignalTap II Logic Analyzer Settings
 84. Post-Synthesis Netlist Statistics for Top Partition
 85. Elapsed Time Per Partition
 86. Connections to In-System Debugging Instance "auto_signaltap_0"
 87. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 29 12:07:17 2016       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; TOP_LEVEL                                   ;
; Top-level Entity Name              ; TOP_LEVEL                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 7,261                                       ;
;     Total combinational functions  ; 3,850                                       ;
;     Dedicated logic registers      ; 4,404                                       ;
; Total registers                    ; 4404                                        ;
; Total pins                         ; 18                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 60,928                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; TOP_LEVEL          ; TOP_LEVEL          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                           ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------+
; WRITE_BACK_STAGE.vhd                                               ; yes             ; User VHDL File                               ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/WRITE_BACK_STAGE.vhd                                               ;             ;
; TOP_LEVEL.vhd                                                      ; yes             ; User VHDL File                               ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/TOP_LEVEL.vhd                                                      ;             ;
; SET_POS_ZERO.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/SET_POS_ZERO.vhd                                                   ;             ;
; SE9.vhd                                                            ; yes             ; User VHDL File                               ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/SE9.vhd                                                            ;             ;
; SE6.vhd                                                            ; yes             ; User VHDL File                               ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/SE6.vhd                                                            ;             ;
; REGISTER_READ_STAGE.vhd                                            ; yes             ; User VHDL File                               ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/REGISTER_READ_STAGE.vhd                                            ;             ;
; REGISTER_FILE.vhd                                                  ; yes             ; User VHDL File                               ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/REGISTER_FILE.vhd                                                  ;             ;
; PROGRAM_MEMORY.vhd                                                 ; yes             ; User VHDL File                               ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/PROGRAM_MEMORY.vhd                                                 ;             ;
; PRIORITY_ENCODER.vhd                                               ; yes             ; User VHDL File                               ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/PRIORITY_ENCODER.vhd                                               ;             ;
; MUX_16_8.vhd                                                       ; yes             ; User VHDL File                               ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/MUX_16_8.vhd                                                       ;             ;
; MEMORY_ACCESS_STAGE.vhd                                            ; yes             ; User VHDL File                               ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/MEMORY_ACCESS_STAGE.vhd                                            ;             ;
; LH9.vhd                                                            ; yes             ; User VHDL File                               ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/LH9.vhd                                                            ;             ;
; INSTRUCTION_FETCH_STAGE.vhd                                        ; yes             ; User VHDL File                               ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/INSTRUCTION_FETCH_STAGE.vhd                                        ;             ;
; INSTRUCTION_DECODE_STAGE.vhd                                       ; yes             ; User VHDL File                               ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/INSTRUCTION_DECODE_STAGE.vhd                                       ;             ;
; General_Components.vhd                                             ; yes             ; User VHDL File                               ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/General_Components.vhd                                             ;             ;
; FULL_ADDER.vhd                                                     ; yes             ; User VHDL File                               ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/FULL_ADDER.vhd                                                     ;             ;
; EXECUTION_STAGE.vhd                                                ; yes             ; User VHDL File                               ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/EXECUTION_STAGE.vhd                                                ;             ;
; DATA_REGISTER_16.vhd                                               ; yes             ; User VHDL File                               ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_REGISTER_16.vhd                                               ;             ;
; DATA_REGISTER.vhd                                                  ; yes             ; User VHDL File                               ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_REGISTER.vhd                                                  ;             ;
; DATA_MEMORY.vhd                                                    ; yes             ; User VHDL File                               ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd                                                    ;             ;
; ALU_Components.vhd                                                 ; yes             ; User VHDL File                               ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/ALU_Components.vhd                                                 ;             ;
; ALU.vhd                                                            ; yes             ; User VHDL File                               ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/ALU.vhd                                                            ;             ;
; ADDER_16.vhd                                                       ; yes             ; User VHDL File                               ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/ADDER_16.vhd                                                       ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                  ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                             ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                   ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_constant.inc                                                   ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/dffeea.inc                                                         ;             ;
; aglobal160.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                                                     ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                      ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                       ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                             ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                                     ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                              ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                                        ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                                     ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                      ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                                                         ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                                                         ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                                                       ;             ;
; db/altsyncram_q124.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/altsyncram_q124.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.tdf                                                       ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/others/maxplus2/memmodes.inc                                                     ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_hdffe.inc                                                        ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.inc                                                     ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                        ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/muxlut.inc                                                         ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/bypassff.inc                                                       ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altshift.inc                                                       ;             ;
; db/mux_0tc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/mux_0tc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                     ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/declut.inc                                                         ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_compare.inc                                                    ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                    ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                    ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cmpconst.inc                                                       ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.inc                                                    ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                            ;             ;
; db/cntr_6ii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/cntr_6ii.tdf                                                    ;             ;
; db/cmpr_tgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/cmpr_tgc.tdf                                                    ;             ;
; db/cntr_h6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/cntr_h6j.tdf                                                    ;             ;
; db/cntr_jgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/cntr_jgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                  ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_hub.vhd                                                        ; altera_sld  ;
; db/ip/slde81458d1/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/ip/slde81458d1/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                   ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 7,261     ;
;                                             ;           ;
; Total combinational functions               ; 3850      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 2735      ;
;     -- 3 input functions                    ; 587       ;
;     -- <=2 input functions                  ; 528       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 3765      ;
;     -- arithmetic mode                      ; 85        ;
;                                             ;           ;
; Total registers                             ; 4404      ;
;     -- Dedicated logic registers            ; 4404      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 18        ;
; Total memory bits                           ; 60928     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 3766      ;
; Total fan-out                               ; 29027     ;
; Average fan-out                             ; 3.45      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |TOP_LEVEL                                                                                                                              ; 3850 (78)         ; 4404 (0)     ; 60928       ; 0            ; 0       ; 0         ; 18   ; 0            ; |TOP_LEVEL                                                                                                                                                                                                                                                                                                                                            ; TOP_LEVEL                         ; work         ;
;    |DATA_REGISTER:EX_MA_10|                                                                                                             ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DATA_REGISTER:EX_MA_10                                                                                                                                                                                                                                                                                                                     ; DATA_REGISTER                     ; work         ;
;    |DATA_REGISTER:EX_MA_11|                                                                                                             ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DATA_REGISTER:EX_MA_11                                                                                                                                                                                                                                                                                                                     ; DATA_REGISTER                     ; work         ;
;    |DATA_REGISTER:EX_MA_2|                                                                                                              ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DATA_REGISTER:EX_MA_2                                                                                                                                                                                                                                                                                                                      ; DATA_REGISTER                     ; work         ;
;    |DATA_REGISTER:EX_MA_3|                                                                                                              ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DATA_REGISTER:EX_MA_3                                                                                                                                                                                                                                                                                                                      ; DATA_REGISTER                     ; work         ;
;    |DATA_REGISTER:EX_MA_4|                                                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DATA_REGISTER:EX_MA_4                                                                                                                                                                                                                                                                                                                      ; DATA_REGISTER                     ; work         ;
;    |DATA_REGISTER:EX_MA_5|                                                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DATA_REGISTER:EX_MA_5                                                                                                                                                                                                                                                                                                                      ; DATA_REGISTER                     ; work         ;
;    |DATA_REGISTER:EX_MA_6|                                                                                                              ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DATA_REGISTER:EX_MA_6                                                                                                                                                                                                                                                                                                                      ; DATA_REGISTER                     ; work         ;
;    |DATA_REGISTER:EX_MA_7|                                                                                                              ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DATA_REGISTER:EX_MA_7                                                                                                                                                                                                                                                                                                                      ; DATA_REGISTER                     ; work         ;
;    |DATA_REGISTER:EX_MA_9|                                                                                                              ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DATA_REGISTER:EX_MA_9                                                                                                                                                                                                                                                                                                                      ; DATA_REGISTER                     ; work         ;
;    |DATA_REGISTER:ID_RR_2|                                                                                                              ; 34 (34)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DATA_REGISTER:ID_RR_2                                                                                                                                                                                                                                                                                                                      ; DATA_REGISTER                     ; work         ;
;    |DATA_REGISTER:ID_RR_3|                                                                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DATA_REGISTER:ID_RR_3                                                                                                                                                                                                                                                                                                                      ; DATA_REGISTER                     ; work         ;
;    |DATA_REGISTER:ID_RR_4|                                                                                                              ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DATA_REGISTER:ID_RR_4                                                                                                                                                                                                                                                                                                                      ; DATA_REGISTER                     ; work         ;
;    |DATA_REGISTER:ID_RR_5|                                                                                                              ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DATA_REGISTER:ID_RR_5                                                                                                                                                                                                                                                                                                                      ; DATA_REGISTER                     ; work         ;
;    |DATA_REGISTER:ID_RR_6|                                                                                                              ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DATA_REGISTER:ID_RR_6                                                                                                                                                                                                                                                                                                                      ; DATA_REGISTER                     ; work         ;
;    |DATA_REGISTER:ID_RR_7|                                                                                                              ; 17 (17)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DATA_REGISTER:ID_RR_7                                                                                                                                                                                                                                                                                                                      ; DATA_REGISTER                     ; work         ;
;    |DATA_REGISTER:IF_ID_2|                                                                                                              ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DATA_REGISTER:IF_ID_2                                                                                                                                                                                                                                                                                                                      ; DATA_REGISTER                     ; work         ;
;    |DATA_REGISTER:IF_ID_3|                                                                                                              ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DATA_REGISTER:IF_ID_3                                                                                                                                                                                                                                                                                                                      ; DATA_REGISTER                     ; work         ;
;    |DATA_REGISTER:MA_WB_2|                                                                                                              ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DATA_REGISTER:MA_WB_2                                                                                                                                                                                                                                                                                                                      ; DATA_REGISTER                     ; work         ;
;    |DATA_REGISTER:MA_WB_3|                                                                                                              ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DATA_REGISTER:MA_WB_3                                                                                                                                                                                                                                                                                                                      ; DATA_REGISTER                     ; work         ;
;    |DATA_REGISTER:MA_WB_4|                                                                                                              ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DATA_REGISTER:MA_WB_4                                                                                                                                                                                                                                                                                                                      ; DATA_REGISTER                     ; work         ;
;    |DATA_REGISTER:MA_WB_5|                                                                                                              ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DATA_REGISTER:MA_WB_5                                                                                                                                                                                                                                                                                                                      ; DATA_REGISTER                     ; work         ;
;    |DATA_REGISTER:MA_WB_6|                                                                                                              ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DATA_REGISTER:MA_WB_6                                                                                                                                                                                                                                                                                                                      ; DATA_REGISTER                     ; work         ;
;    |DATA_REGISTER:MA_WB_7|                                                                                                              ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DATA_REGISTER:MA_WB_7                                                                                                                                                                                                                                                                                                                      ; DATA_REGISTER                     ; work         ;
;    |DATA_REGISTER:RR_EX_2|                                                                                                              ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DATA_REGISTER:RR_EX_2                                                                                                                                                                                                                                                                                                                      ; DATA_REGISTER                     ; work         ;
;    |DATA_REGISTER:RR_EX_3|                                                                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DATA_REGISTER:RR_EX_3                                                                                                                                                                                                                                                                                                                      ; DATA_REGISTER                     ; work         ;
;    |DATA_REGISTER:RR_EX_4|                                                                                                              ; 213 (213)         ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DATA_REGISTER:RR_EX_4                                                                                                                                                                                                                                                                                                                      ; DATA_REGISTER                     ; work         ;
;    |DATA_REGISTER:RR_EX_5|                                                                                                              ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DATA_REGISTER:RR_EX_5                                                                                                                                                                                                                                                                                                                      ; DATA_REGISTER                     ; work         ;
;    |DATA_REGISTER:RR_EX_6|                                                                                                              ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DATA_REGISTER:RR_EX_6                                                                                                                                                                                                                                                                                                                      ; DATA_REGISTER                     ; work         ;
;    |DATA_REGISTER:RR_EX_7|                                                                                                              ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DATA_REGISTER:RR_EX_7                                                                                                                                                                                                                                                                                                                      ; DATA_REGISTER                     ; work         ;
;    |DATA_REGISTER:RR_EX_8|                                                                                                              ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DATA_REGISTER:RR_EX_8                                                                                                                                                                                                                                                                                                                      ; DATA_REGISTER                     ; work         ;
;    |DATA_REGISTER_16:EX_MA_1|                                                                                                           ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DATA_REGISTER_16:EX_MA_1                                                                                                                                                                                                                                                                                                                   ; DATA_REGISTER_16                  ; work         ;
;    |DATA_REGISTER_16:ID_RR_1|                                                                                                           ; 17 (17)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DATA_REGISTER_16:ID_RR_1                                                                                                                                                                                                                                                                                                                   ; DATA_REGISTER_16                  ; work         ;
;    |DATA_REGISTER_16:IF_ID_1|                                                                                                           ; 66 (66)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DATA_REGISTER_16:IF_ID_1                                                                                                                                                                                                                                                                                                                   ; DATA_REGISTER_16                  ; work         ;
;    |DATA_REGISTER_16:MA_WB_1|                                                                                                           ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DATA_REGISTER_16:MA_WB_1                                                                                                                                                                                                                                                                                                                   ; DATA_REGISTER_16                  ; work         ;
;    |DATA_REGISTER_16:RR_EX_1|                                                                                                           ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|DATA_REGISTER_16:RR_EX_1                                                                                                                                                                                                                                                                                                                   ; DATA_REGISTER_16                  ; work         ;
;    |EXECUTION_STAGE:EX_Stage|                                                                                                           ; 110 (57)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|EXECUTION_STAGE:EX_Stage                                                                                                                                                                                                                                                                                                                   ; EXECUTION_STAGE                   ; work         ;
;       |ALU:ALU_1|                                                                                                                       ; 53 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|EXECUTION_STAGE:EX_Stage|ALU:ALU_1                                                                                                                                                                                                                                                                                                         ; ALU                               ; work         ;
;          |ADDER_16:ADD1|                                                                                                                ; 26 (1)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|EXECUTION_STAGE:EX_Stage|ALU:ALU_1|ADDER_16:ADD1                                                                                                                                                                                                                                                                                           ; ADDER_16                          ; work         ;
;             |FULL_ADDER:FA10|                                                                                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|EXECUTION_STAGE:EX_Stage|ALU:ALU_1|ADDER_16:ADD1|FULL_ADDER:FA10                                                                                                                                                                                                                                                                           ; FULL_ADDER                        ; work         ;
;             |FULL_ADDER:FA11|                                                                                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|EXECUTION_STAGE:EX_Stage|ALU:ALU_1|ADDER_16:ADD1|FULL_ADDER:FA11                                                                                                                                                                                                                                                                           ; FULL_ADDER                        ; work         ;
;             |FULL_ADDER:FA12|                                                                                                           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|EXECUTION_STAGE:EX_Stage|ALU:ALU_1|ADDER_16:ADD1|FULL_ADDER:FA12                                                                                                                                                                                                                                                                           ; FULL_ADDER                        ; work         ;
;             |FULL_ADDER:FA13|                                                                                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|EXECUTION_STAGE:EX_Stage|ALU:ALU_1|ADDER_16:ADD1|FULL_ADDER:FA13                                                                                                                                                                                                                                                                           ; FULL_ADDER                        ; work         ;
;             |FULL_ADDER:FA14|                                                                                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|EXECUTION_STAGE:EX_Stage|ALU:ALU_1|ADDER_16:ADD1|FULL_ADDER:FA14                                                                                                                                                                                                                                                                           ; FULL_ADDER                        ; work         ;
;             |FULL_ADDER:FA15|                                                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|EXECUTION_STAGE:EX_Stage|ALU:ALU_1|ADDER_16:ADD1|FULL_ADDER:FA15                                                                                                                                                                                                                                                                           ; FULL_ADDER                        ; work         ;
;             |FULL_ADDER:FA16|                                                                                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|EXECUTION_STAGE:EX_Stage|ALU:ALU_1|ADDER_16:ADD1|FULL_ADDER:FA16                                                                                                                                                                                                                                                                           ; FULL_ADDER                        ; work         ;
;             |FULL_ADDER:FA2|                                                                                                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|EXECUTION_STAGE:EX_Stage|ALU:ALU_1|ADDER_16:ADD1|FULL_ADDER:FA2                                                                                                                                                                                                                                                                            ; FULL_ADDER                        ; work         ;
;             |FULL_ADDER:FA4|                                                                                                            ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|EXECUTION_STAGE:EX_Stage|ALU:ALU_1|ADDER_16:ADD1|FULL_ADDER:FA4                                                                                                                                                                                                                                                                            ; FULL_ADDER                        ; work         ;
;             |FULL_ADDER:FA5|                                                                                                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|EXECUTION_STAGE:EX_Stage|ALU:ALU_1|ADDER_16:ADD1|FULL_ADDER:FA5                                                                                                                                                                                                                                                                            ; FULL_ADDER                        ; work         ;
;             |FULL_ADDER:FA6|                                                                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|EXECUTION_STAGE:EX_Stage|ALU:ALU_1|ADDER_16:ADD1|FULL_ADDER:FA6                                                                                                                                                                                                                                                                            ; FULL_ADDER                        ; work         ;
;             |FULL_ADDER:FA7|                                                                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|EXECUTION_STAGE:EX_Stage|ALU:ALU_1|ADDER_16:ADD1|FULL_ADDER:FA7                                                                                                                                                                                                                                                                            ; FULL_ADDER                        ; work         ;
;             |FULL_ADDER:FA8|                                                                                                            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|EXECUTION_STAGE:EX_Stage|ALU:ALU_1|ADDER_16:ADD1|FULL_ADDER:FA8                                                                                                                                                                                                                                                                            ; FULL_ADDER                        ; work         ;
;             |FULL_ADDER:FA9|                                                                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|EXECUTION_STAGE:EX_Stage|ALU:ALU_1|ADDER_16:ADD1|FULL_ADDER:FA9                                                                                                                                                                                                                                                                            ; FULL_ADDER                        ; work         ;
;    |INSTRUCTION_DECODE_STAGE:ID_Stage|                                                                                                  ; 36 (6)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|INSTRUCTION_DECODE_STAGE:ID_Stage                                                                                                                                                                                                                                                                                                          ; INSTRUCTION_DECODE_STAGE          ; work         ;
;       |ADDER_16:ADDER2|                                                                                                                 ; 24 (1)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|INSTRUCTION_DECODE_STAGE:ID_Stage|ADDER_16:ADDER2                                                                                                                                                                                                                                                                                          ; ADDER_16                          ; work         ;
;          |FULL_ADDER:FA10|                                                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|INSTRUCTION_DECODE_STAGE:ID_Stage|ADDER_16:ADDER2|FULL_ADDER:FA10                                                                                                                                                                                                                                                                          ; FULL_ADDER                        ; work         ;
;          |FULL_ADDER:FA11|                                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|INSTRUCTION_DECODE_STAGE:ID_Stage|ADDER_16:ADDER2|FULL_ADDER:FA11                                                                                                                                                                                                                                                                          ; FULL_ADDER                        ; work         ;
;          |FULL_ADDER:FA12|                                                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|INSTRUCTION_DECODE_STAGE:ID_Stage|ADDER_16:ADDER2|FULL_ADDER:FA12                                                                                                                                                                                                                                                                          ; FULL_ADDER                        ; work         ;
;          |FULL_ADDER:FA14|                                                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|INSTRUCTION_DECODE_STAGE:ID_Stage|ADDER_16:ADDER2|FULL_ADDER:FA14                                                                                                                                                                                                                                                                          ; FULL_ADDER                        ; work         ;
;          |FULL_ADDER:FA15|                                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|INSTRUCTION_DECODE_STAGE:ID_Stage|ADDER_16:ADDER2|FULL_ADDER:FA15                                                                                                                                                                                                                                                                          ; FULL_ADDER                        ; work         ;
;          |FULL_ADDER:FA1|                                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|INSTRUCTION_DECODE_STAGE:ID_Stage|ADDER_16:ADDER2|FULL_ADDER:FA1                                                                                                                                                                                                                                                                           ; FULL_ADDER                        ; work         ;
;          |FULL_ADDER:FA2|                                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|INSTRUCTION_DECODE_STAGE:ID_Stage|ADDER_16:ADDER2|FULL_ADDER:FA2                                                                                                                                                                                                                                                                           ; FULL_ADDER                        ; work         ;
;          |FULL_ADDER:FA3|                                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|INSTRUCTION_DECODE_STAGE:ID_Stage|ADDER_16:ADDER2|FULL_ADDER:FA3                                                                                                                                                                                                                                                                           ; FULL_ADDER                        ; work         ;
;          |FULL_ADDER:FA4|                                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|INSTRUCTION_DECODE_STAGE:ID_Stage|ADDER_16:ADDER2|FULL_ADDER:FA4                                                                                                                                                                                                                                                                           ; FULL_ADDER                        ; work         ;
;          |FULL_ADDER:FA5|                                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|INSTRUCTION_DECODE_STAGE:ID_Stage|ADDER_16:ADDER2|FULL_ADDER:FA5                                                                                                                                                                                                                                                                           ; FULL_ADDER                        ; work         ;
;          |FULL_ADDER:FA6|                                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|INSTRUCTION_DECODE_STAGE:ID_Stage|ADDER_16:ADDER2|FULL_ADDER:FA6                                                                                                                                                                                                                                                                           ; FULL_ADDER                        ; work         ;
;          |FULL_ADDER:FA7|                                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|INSTRUCTION_DECODE_STAGE:ID_Stage|ADDER_16:ADDER2|FULL_ADDER:FA7                                                                                                                                                                                                                                                                           ; FULL_ADDER                        ; work         ;
;          |FULL_ADDER:FA8|                                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|INSTRUCTION_DECODE_STAGE:ID_Stage|ADDER_16:ADDER2|FULL_ADDER:FA8                                                                                                                                                                                                                                                                           ; FULL_ADDER                        ; work         ;
;          |FULL_ADDER:FA9|                                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|INSTRUCTION_DECODE_STAGE:ID_Stage|ADDER_16:ADDER2|FULL_ADDER:FA9                                                                                                                                                                                                                                                                           ; FULL_ADDER                        ; work         ;
;       |PRIORITY_ENCODER:PRI_EN|                                                                                                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|INSTRUCTION_DECODE_STAGE:ID_Stage|PRIORITY_ENCODER:PRI_EN                                                                                                                                                                                                                                                                                  ; PRIORITY_ENCODER                  ; work         ;
;    |INSTRUCTION_FETCH_STAGE:IF_Stage|                                                                                                   ; 158 (4)           ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|INSTRUCTION_FETCH_STAGE:IF_Stage                                                                                                                                                                                                                                                                                                           ; INSTRUCTION_FETCH_STAGE           ; work         ;
;       |ADDER_16:ADDER1|                                                                                                                 ; 17 (1)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|INSTRUCTION_FETCH_STAGE:IF_Stage|ADDER_16:ADDER1                                                                                                                                                                                                                                                                                           ; ADDER_16                          ; work         ;
;          |FULL_ADDER:FA10|                                                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|INSTRUCTION_FETCH_STAGE:IF_Stage|ADDER_16:ADDER1|FULL_ADDER:FA10                                                                                                                                                                                                                                                                           ; FULL_ADDER                        ; work         ;
;          |FULL_ADDER:FA11|                                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|INSTRUCTION_FETCH_STAGE:IF_Stage|ADDER_16:ADDER1|FULL_ADDER:FA11                                                                                                                                                                                                                                                                           ; FULL_ADDER                        ; work         ;
;          |FULL_ADDER:FA12|                                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|INSTRUCTION_FETCH_STAGE:IF_Stage|ADDER_16:ADDER1|FULL_ADDER:FA12                                                                                                                                                                                                                                                                           ; FULL_ADDER                        ; work         ;
;          |FULL_ADDER:FA13|                                                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|INSTRUCTION_FETCH_STAGE:IF_Stage|ADDER_16:ADDER1|FULL_ADDER:FA13                                                                                                                                                                                                                                                                           ; FULL_ADDER                        ; work         ;
;          |FULL_ADDER:FA14|                                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|INSTRUCTION_FETCH_STAGE:IF_Stage|ADDER_16:ADDER1|FULL_ADDER:FA14                                                                                                                                                                                                                                                                           ; FULL_ADDER                        ; work         ;
;          |FULL_ADDER:FA15|                                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|INSTRUCTION_FETCH_STAGE:IF_Stage|ADDER_16:ADDER1|FULL_ADDER:FA15                                                                                                                                                                                                                                                                           ; FULL_ADDER                        ; work         ;
;          |FULL_ADDER:FA2|                                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|INSTRUCTION_FETCH_STAGE:IF_Stage|ADDER_16:ADDER1|FULL_ADDER:FA2                                                                                                                                                                                                                                                                            ; FULL_ADDER                        ; work         ;
;          |FULL_ADDER:FA4|                                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|INSTRUCTION_FETCH_STAGE:IF_Stage|ADDER_16:ADDER1|FULL_ADDER:FA4                                                                                                                                                                                                                                                                            ; FULL_ADDER                        ; work         ;
;          |FULL_ADDER:FA6|                                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|INSTRUCTION_FETCH_STAGE:IF_Stage|ADDER_16:ADDER1|FULL_ADDER:FA6                                                                                                                                                                                                                                                                            ; FULL_ADDER                        ; work         ;
;          |FULL_ADDER:FA7|                                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|INSTRUCTION_FETCH_STAGE:IF_Stage|ADDER_16:ADDER1|FULL_ADDER:FA7                                                                                                                                                                                                                                                                            ; FULL_ADDER                        ; work         ;
;          |FULL_ADDER:FA8|                                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|INSTRUCTION_FETCH_STAGE:IF_Stage|ADDER_16:ADDER1|FULL_ADDER:FA8                                                                                                                                                                                                                                                                            ; FULL_ADDER                        ; work         ;
;          |FULL_ADDER:FA9|                                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|INSTRUCTION_FETCH_STAGE:IF_Stage|ADDER_16:ADDER1|FULL_ADDER:FA9                                                                                                                                                                                                                                                                            ; FULL_ADDER                        ; work         ;
;       |DATA_REGISTER:PC|                                                                                                                ; 93 (93)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC                                                                                                                                                                                                                                                                                          ; DATA_REGISTER                     ; work         ;
;       |PROGRAM_MEMORY:PROGRAM_MEM|                                                                                                      ; 44 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|INSTRUCTION_FETCH_STAGE:IF_Stage|PROGRAM_MEMORY:PROGRAM_MEM                                                                                                                                                                                                                                                                                ; PROGRAM_MEMORY                    ; work         ;
;    |MEMORY_ACCESS_STAGE:MA_Stage|                                                                                                       ; 1571 (6)          ; 2048 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage                                                                                                                                                                                                                                                                                                               ; MEMORY_ACCESS_STAGE               ; work         ;
;       |DATA_MEMORY:DATA_MEM|                                                                                                            ; 1565 (1565)       ; 2048 (2048)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM                                                                                                                                                                                                                                                                                          ; DATA_MEMORY                       ; work         ;
;    |REGISTER_READ_STAGE:RR_Stage|                                                                                                       ; 339 (311)         ; 112 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|REGISTER_READ_STAGE:RR_Stage                                                                                                                                                                                                                                                                                                               ; REGISTER_READ_STAGE               ; work         ;
;       |REGISTER_FILE:REG_FILE|                                                                                                          ; 28 (26)           ; 112 (112)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE                                                                                                                                                                                                                                                                                        ; REGISTER_FILE                     ; work         ;
;          |MUX_16_8:M1|                                                                                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|MUX_16_8:M1                                                                                                                                                                                                                                                                            ; MUX_16_8                          ; work         ;
;          |MUX_16_8:M2|                                                                                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|MUX_16_8:M2                                                                                                                                                                                                                                                                            ; MUX_16_8                          ; work         ;
;    |WRITE_BACK_STAGE:WB_Stage|                                                                                                          ; 46 (38)           ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|WRITE_BACK_STAGE:WB_Stage                                                                                                                                                                                                                                                                                                                  ; WRITE_BACK_STAGE                  ; work         ;
;       |DATA_REGISTER:C_FLAG|                                                                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|WRITE_BACK_STAGE:WB_Stage|DATA_REGISTER:C_FLAG                                                                                                                                                                                                                                                                                             ; DATA_REGISTER                     ; work         ;
;       |DATA_REGISTER:Z_FLAG|                                                                                                            ; 7 (7)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|WRITE_BACK_STAGE:WB_Stage|DATA_REGISTER:Z_FLAG                                                                                                                                                                                                                                                                                             ; DATA_REGISTER                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 128 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 127 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 127 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 127 (1)           ; 90 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 126 (0)           ; 85 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 126 (87)          ; 85 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 722 (2)           ; 1741 (238)   ; 60928       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 720 (0)           ; 1503 (0)     ; 60928       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 720 (88)          ; 1503 (554)   ; 60928       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 21 (0)            ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_0tc:auto_generated|                                                                                              ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_0tc:auto_generated                                                                                                                              ; mux_0tc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 60928       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_q124:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 60928       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q124:auto_generated                                                                                                                                                 ; altsyncram_q124                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 74 (74)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 280 (1)           ; 611 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 238 (0)           ; 595 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)             ; 357 (357)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 238 (0)           ; 238 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 41 (41)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 196 (11)          ; 179 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_6ii:auto_generated|                                                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_6ii:auto_generated                                                             ; cntr_6ii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_h6j:auto_generated|                                                                                             ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated                                                                                      ; cntr_h6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_jgi:auto_generated|                                                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_jgi:auto_generated                                                                            ; cntr_jgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 119 (119)         ; 119 (119)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 119          ; 512          ; 119          ; 60928 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_LEVEL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_LEVEL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_LEVEL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_LEVEL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_LEVEL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                 ;
+------------------------------------------------------------+-------------------------------+------------------------+
; Latch Name                                                 ; Latch Enable Signal           ; Free of Timing Hazards ;
+------------------------------------------------------------+-------------------------------+------------------------+
; MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|Dout[0]  ; DATA_REGISTER:EX_MA_2|Dout[5] ; yes                    ;
; MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|Dout[1]  ; DATA_REGISTER:EX_MA_2|Dout[5] ; yes                    ;
; MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|Dout[2]  ; DATA_REGISTER:EX_MA_2|Dout[5] ; yes                    ;
; MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|Dout[3]  ; DATA_REGISTER:EX_MA_2|Dout[5] ; yes                    ;
; MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|Dout[4]  ; DATA_REGISTER:EX_MA_2|Dout[5] ; yes                    ;
; MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|Dout[5]  ; DATA_REGISTER:EX_MA_2|Dout[5] ; yes                    ;
; MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|Dout[6]  ; DATA_REGISTER:EX_MA_2|Dout[5] ; yes                    ;
; MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|Dout[7]  ; DATA_REGISTER:EX_MA_2|Dout[5] ; yes                    ;
; MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|Dout[8]  ; DATA_REGISTER:EX_MA_2|Dout[5] ; yes                    ;
; MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|Dout[9]  ; DATA_REGISTER:EX_MA_2|Dout[5] ; yes                    ;
; MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|Dout[10] ; DATA_REGISTER:EX_MA_2|Dout[5] ; yes                    ;
; MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|Dout[11] ; DATA_REGISTER:EX_MA_2|Dout[5] ; yes                    ;
; MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|Dout[12] ; DATA_REGISTER:EX_MA_2|Dout[5] ; yes                    ;
; MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|Dout[13] ; DATA_REGISTER:EX_MA_2|Dout[5] ; yes                    ;
; MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|Dout[14] ; DATA_REGISTER:EX_MA_2|Dout[5] ; yes                    ;
; MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|Dout[15] ; DATA_REGISTER:EX_MA_2|Dout[5] ; yes                    ;
; Number of user-specified and inferred latches = 16         ;                               ;                        ;
+------------------------------------------------------------+-------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+-----------------------------------------+--------------------------------------------+
; Register name                           ; Reason for Removal                         ;
+-----------------------------------------+--------------------------------------------+
; DATA_REGISTER:EX_MA_8|Dout[0]           ; Merged with DATA_REGISTER:EX_MA_3|Dout[0]  ;
; DATA_REGISTER:RR_EX_2|Dout[15]          ; Merged with DATA_REGISTER:RR_EX_2|Dout[12] ;
; DATA_REGISTER:RR_EX_6|Dout[7]           ; Merged with DATA_REGISTER:RR_EX_3|Dout[0]  ;
; DATA_REGISTER:RR_EX_2|Dout[8]           ; Merged with DATA_REGISTER:RR_EX_2|Dout[14] ;
; DATA_REGISTER:EX_MA_8|Dout[1]           ; Merged with DATA_REGISTER:EX_MA_3|Dout[1]  ;
; DATA_REGISTER:RR_EX_6|Dout[8]           ; Merged with DATA_REGISTER:RR_EX_3|Dout[1]  ;
; DATA_REGISTER:EX_MA_8|Dout[2]           ; Merged with DATA_REGISTER:EX_MA_3|Dout[2]  ;
; DATA_REGISTER:RR_EX_6|Dout[9]           ; Merged with DATA_REGISTER:RR_EX_3|Dout[2]  ;
; DATA_REGISTER:EX_MA_8|Dout[3]           ; Merged with DATA_REGISTER:EX_MA_3|Dout[3]  ;
; DATA_REGISTER:RR_EX_6|Dout[10]          ; Merged with DATA_REGISTER:RR_EX_3|Dout[3]  ;
; DATA_REGISTER:EX_MA_8|Dout[4]           ; Merged with DATA_REGISTER:EX_MA_3|Dout[4]  ;
; DATA_REGISTER:RR_EX_6|Dout[11]          ; Merged with DATA_REGISTER:RR_EX_3|Dout[4]  ;
; DATA_REGISTER:EX_MA_8|Dout[5]           ; Merged with DATA_REGISTER:EX_MA_3|Dout[5]  ;
; DATA_REGISTER:RR_EX_3|Dout[5..9,11..15] ; Merged with DATA_REGISTER:RR_EX_3|Dout[10] ;
; DATA_REGISTER:RR_EX_6|Dout[12]          ; Merged with DATA_REGISTER:RR_EX_3|Dout[10] ;
; DATA_REGISTER:EX_MA_8|Dout[6]           ; Merged with DATA_REGISTER:EX_MA_3|Dout[6]  ;
; DATA_REGISTER:EX_MA_8|Dout[7]           ; Merged with DATA_REGISTER:EX_MA_3|Dout[7]  ;
; DATA_REGISTER:EX_MA_8|Dout[8]           ; Merged with DATA_REGISTER:EX_MA_3|Dout[8]  ;
; DATA_REGISTER:EX_MA_8|Dout[9]           ; Merged with DATA_REGISTER:EX_MA_3|Dout[9]  ;
; DATA_REGISTER:EX_MA_8|Dout[10]          ; Merged with DATA_REGISTER:EX_MA_3|Dout[10] ;
; DATA_REGISTER:EX_MA_8|Dout[11]          ; Merged with DATA_REGISTER:EX_MA_3|Dout[11] ;
; DATA_REGISTER:EX_MA_8|Dout[12]          ; Merged with DATA_REGISTER:EX_MA_3|Dout[12] ;
; DATA_REGISTER:EX_MA_8|Dout[13]          ; Merged with DATA_REGISTER:EX_MA_3|Dout[13] ;
; DATA_REGISTER:EX_MA_8|Dout[14]          ; Merged with DATA_REGISTER:EX_MA_3|Dout[14] ;
; DATA_REGISTER:EX_MA_8|Dout[15]          ; Merged with DATA_REGISTER:EX_MA_3|Dout[15] ;
; DATA_REGISTER:MA_WB_5|Dout[1..6]        ; Merged with DATA_REGISTER:MA_WB_5|Dout[0]  ;
; DATA_REGISTER:ID_RR_2|Dout[15]          ; Merged with DATA_REGISTER:ID_RR_2|Dout[12] ;
; DATA_REGISTER:ID_RR_5|Dout[7]           ; Merged with DATA_REGISTER:ID_RR_3|Dout[0]  ;
; DATA_REGISTER:EX_MA_9|Dout[1..6]        ; Merged with DATA_REGISTER:EX_MA_9|Dout[0]  ;
; DATA_REGISTER:RR_EX_6|Dout[1..6]        ; Merged with DATA_REGISTER:RR_EX_6|Dout[0]  ;
; DATA_REGISTER:ID_RR_2|Dout[8]           ; Merged with DATA_REGISTER:ID_RR_2|Dout[14] ;
; DATA_REGISTER:ID_RR_5|Dout[8]           ; Merged with DATA_REGISTER:ID_RR_3|Dout[1]  ;
; DATA_REGISTER:ID_RR_5|Dout[9]           ; Merged with DATA_REGISTER:ID_RR_3|Dout[2]  ;
; DATA_REGISTER:ID_RR_5|Dout[10]          ; Merged with DATA_REGISTER:ID_RR_3|Dout[3]  ;
; DATA_REGISTER:ID_RR_5|Dout[11]          ; Merged with DATA_REGISTER:ID_RR_3|Dout[4]  ;
; DATA_REGISTER:ID_RR_3|Dout[5..9,11..15] ; Merged with DATA_REGISTER:ID_RR_3|Dout[10] ;
; DATA_REGISTER:ID_RR_5|Dout[12]          ; Merged with DATA_REGISTER:ID_RR_3|Dout[10] ;
; DATA_REGISTER:ID_RR_5|Dout[1..6]        ; Merged with DATA_REGISTER:ID_RR_5|Dout[0]  ;
; DATA_REGISTER:ID_RR_5|Dout[0]           ; Stuck at GND due to stuck port data_in     ;
; DATA_REGISTER:ID_RR_2|Dout[12]          ; Stuck at GND due to stuck port data_in     ;
; DATA_REGISTER:RR_EX_6|Dout[0]           ; Stuck at GND due to stuck port data_in     ;
; DATA_REGISTER:RR_EX_2|Dout[12]          ; Stuck at GND due to stuck port data_in     ;
; DATA_REGISTER:EX_MA_9|Dout[0]           ; Stuck at GND due to stuck port data_in     ;
; DATA_REGISTER:MA_WB_5|Dout[0]           ; Stuck at GND due to stuck port data_in     ;
; Total Number of Removed Registers = 82  ;                                            ;
+-----------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                         ;
+--------------------------------+---------------------------+----------------------------------------+
; Register name                  ; Reason for Removal        ; Registers Removed due to This Register ;
+--------------------------------+---------------------------+----------------------------------------+
; DATA_REGISTER:ID_RR_5|Dout[0]  ; Stuck at GND              ; DATA_REGISTER:RR_EX_6|Dout[0]          ;
;                                ; due to stuck port data_in ;                                        ;
; DATA_REGISTER:ID_RR_2|Dout[12] ; Stuck at GND              ; DATA_REGISTER:RR_EX_2|Dout[12]         ;
;                                ; due to stuck port data_in ;                                        ;
+--------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4404  ;
; Number of registers using Synchronous Clear  ; 61    ;
; Number of registers using Synchronous Load   ; 68    ;
; Number of registers using Asynchronous Clear ; 622   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2926  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[1][0]                                                                                                                                                                                                                                                              ; 1       ;
; MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[1][1]                                                                                                                                                                                                                                                              ; 1       ;
; MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[1][2]                                                                                                                                                                                                                                                              ; 1       ;
; MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[1][3]                                                                                                                                                                                                                                                              ; 1       ;
; MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[1][4]                                                                                                                                                                                                                                                              ; 1       ;
; MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[1][5]                                                                                                                                                                                                                                                              ; 1       ;
; MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[1][6]                                                                                                                                                                                                                                                              ; 1       ;
; MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[1][9]                                                                                                                                                                                                                                                              ; 1       ;
; MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[1][12]                                                                                                                                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 21                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TOP_LEVEL|DATA_REGISTER_16:IF_ID_1|Dout[8]                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TOP_LEVEL|DATA_REGISTER:ID_RR_2|Dout[5]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|REG_16X8[0][0]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|REG_16X8[1][10]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|REG_16X8[2][12]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|REG_16X8[3][8]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|REG_16X8[4][13]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|REG_16X8[5][13]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|REG_16X8[6][8]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[0][9]    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[1][15]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[2][11]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[3][9]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[4][4]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[5][14]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[6][2]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[7][7]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[8][4]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[9][4]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[10][0]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[11][12]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[12][3]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[13][3]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[14][4]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[15][8]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[16][9]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[17][6]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[18][12]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[19][1]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[20][14]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[21][6]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[22][5]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[23][12]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[24][12]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[25][11]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[26][12]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[27][1]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[28][15]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[29][7]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[30][5]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[31][4]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[32][5]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[33][15]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[34][3]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[35][2]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[36][11]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[37][14]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[38][2]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[39][10]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[40][14]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[41][14]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[42][14]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[43][14]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[44][4]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[45][4]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[46][14]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[47][14]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[48][14]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[49][14]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[50][14]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[51][14]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[52][14]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[53][13]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[54][14]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[55][8]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[56][3]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[57][11]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[58][0]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[59][15]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[60][6]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[61][3]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[62][9]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[63][14]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[64][6]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[65][6]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[66][4]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[67][6]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[68][13]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[69][11]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[70][11]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[71][2]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[72][4]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[73][0]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[74][0]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[75][0]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[76][0]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[77][0]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[78][0]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[79][9]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[80][15]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[81][15]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[82][3]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[83][12]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[84][15]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[85][15]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[86][9]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[87][7]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[88][7]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[89][2]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[90][7]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[91][15]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[92][2]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[93][2]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[94][2]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[95][2]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[96][10]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[97][13]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[98][5]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[99][3]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[100][12] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[101][9]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[102][7]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[103][10] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[104][9]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[105][8]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[106][7]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[107][0]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[108][5]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[109][9]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[110][7]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[111][1]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[112][1]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[113][10] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[114][1]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[115][5]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[116][5]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[117][1]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[118][6]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[119][1]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[120][13] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[121][11] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[122][13] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[123][12] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[124][12] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[125][7]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[126][4]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[127][5]  ;
; 3:1                ; 76 bits   ; 152 LEs       ; 76 LEs               ; 76 LEs                 ; Yes        ; |TOP_LEVEL|DATA_REGISTER:ID_RR_7|Dout[5]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_LEVEL|DATA_REGISTER_16:ID_RR_1|Dout[0]                                      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |TOP_LEVEL|DATA_REGISTER:ID_RR_2|Dout[13]                                        ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |TOP_LEVEL|DATA_REGISTER_16:IF_ID_1|Dout[9]                                      ;
; 10:1               ; 7 bits    ; 42 LEs        ; 35 LEs               ; 7 LEs                  ; Yes        ; |TOP_LEVEL|INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[4]             ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |TOP_LEVEL|INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[12]            ;
; 31:1               ; 3 bits    ; 60 LEs        ; 39 LEs               ; 21 LEs                 ; Yes        ; |TOP_LEVEL|DATA_REGISTER:ID_RR_2|Dout[6]                                         ;
; 21:1               ; 7 bits    ; 98 LEs        ; 77 LEs               ; 21 LEs                 ; Yes        ; |TOP_LEVEL|DATA_REGISTER:RR_EX_4|Dout[4]                                         ;
; 21:1               ; 9 bits    ; 126 LEs       ; 117 LEs              ; 9 LEs                  ; Yes        ; |TOP_LEVEL|DATA_REGISTER:RR_EX_4|Dout[15]                                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|MEM_16X128[1][0]    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |TOP_LEVEL|EXECUTION_STAGE:EX_Stage|L4_9[0]                                      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |TOP_LEVEL|EXECUTION_STAGE:EX_Stage|L4_9[15]                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |TOP_LEVEL|WRITE_BACK_STAGE:WB_Stage|L6_7[1]                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |TOP_LEVEL|WRITE_BACK_STAGE:WB_Stage|L6_8[4]                                     ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |TOP_LEVEL|WRITE_BACK_STAGE:WB_Stage|L6_8[10]                                    ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |TOP_LEVEL|EXECUTION_STAGE:EX_Stage|L4_10[9]                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |TOP_LEVEL|MUX1_Sel[2]                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TOP_LEVEL|INSTRUCTION_DECODE_STAGE:ID_Stage|PRIORITY_ENCODER:PRI_EN|Y[2]        ;
; 128:1              ; 16 bits   ; 1360 LEs      ; 1360 LEs             ; 0 LEs                  ; No         ; |TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|Mux2                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP_LEVEL|REGISTER_READ_STAGE:RR_Stage|M5_Sel[2]                                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP_LEVEL|REGISTER_READ_STAGE:RR_Stage|M6_Sel[0]                                ;
; 20:1               ; 7 bits    ; 91 LEs        ; 77 LEs               ; 14 LEs                 ; No         ; |TOP_LEVEL|REGISTER_READ_STAGE:RR_Stage|L3_11[6]                                 ;
; 20:1               ; 9 bits    ; 117 LEs       ; 108 LEs              ; 9 LEs                  ; No         ; |TOP_LEVEL|REGISTER_READ_STAGE:RR_Stage|L3_11[15]                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_REGISTER:IF_ID_2 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; data_width     ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_REGISTER:IF_ID_3 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; data_width     ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_REGISTER:ID_RR_2 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; data_width     ; 17    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_REGISTER:ID_RR_3 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; data_width     ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_REGISTER:ID_RR_4 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; data_width     ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_REGISTER:ID_RR_5 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; data_width     ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_REGISTER:ID_RR_6 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; data_width     ; 3     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_REGISTER:ID_RR_7 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; data_width     ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_REGISTER:RR_EX_2 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; data_width     ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_REGISTER:RR_EX_3 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; data_width     ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_REGISTER:RR_EX_4 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; data_width     ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_REGISTER:RR_EX_5 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; data_width     ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_REGISTER:RR_EX_6 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; data_width     ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_REGISTER:RR_EX_7 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; data_width     ; 3     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_REGISTER:RR_EX_8 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; data_width     ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_REGISTER:EX_MA_2 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; data_width     ; 9     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_REGISTER:EX_MA_3 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; data_width     ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_REGISTER:EX_MA_4 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; data_width     ; 1     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_REGISTER:EX_MA_5 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; data_width     ; 1     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_REGISTER:EX_MA_6 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; data_width     ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_REGISTER:EX_MA_7 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; data_width     ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_REGISTER:EX_MA_8 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; data_width     ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_REGISTER:EX_MA_9 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; data_width     ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_REGISTER:EX_MA_10 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; data_width     ; 3     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_REGISTER:EX_MA_11 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; data_width     ; 16    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_REGISTER:MA_WB_2 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; data_width     ; 5     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_REGISTER:MA_WB_3 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; data_width     ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_REGISTER:MA_WB_4 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; data_width     ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_REGISTER:MA_WB_5 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; data_width     ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_REGISTER:MA_WB_6 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; data_width     ; 3     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_REGISTER:MA_WB_7 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; data_width     ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WRITE_BACK_STAGE:WB_Stage|DATA_REGISTER:Z_FLAG ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; data_width     ; 1     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WRITE_BACK_STAGE:WB_Stage|DATA_REGISTER:C_FLAG ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; data_width     ; 1     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                        ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_data_bits                                   ; 119                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_bits                                ; 119                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_sample_depth                                ; 512                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_inversion_mask_length                       ; 380                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_storage_qualifier_bits                      ; 119                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------+
; Port Connectivity Checks: "DATA_REGISTER:MA_WB_7" ;
+--------+-------+----------+-----------------------+
; Port   ; Type  ; Severity ; Details               ;
+--------+-------+----------+-----------------------+
; enable ; Input ; Info     ; Stuck at VCC          ;
+--------+-------+----------+-----------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "DATA_REGISTER:MA_WB_6" ;
+--------+-------+----------+-----------------------+
; Port   ; Type  ; Severity ; Details               ;
+--------+-------+----------+-----------------------+
; enable ; Input ; Info     ; Stuck at VCC          ;
+--------+-------+----------+-----------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "DATA_REGISTER:MA_WB_5" ;
+--------+-------+----------+-----------------------+
; Port   ; Type  ; Severity ; Details               ;
+--------+-------+----------+-----------------------+
; enable ; Input ; Info     ; Stuck at VCC          ;
+--------+-------+----------+-----------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "DATA_REGISTER:MA_WB_4" ;
+--------+-------+----------+-----------------------+
; Port   ; Type  ; Severity ; Details               ;
+--------+-------+----------+-----------------------+
; enable ; Input ; Info     ; Stuck at VCC          ;
+--------+-------+----------+-----------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "DATA_REGISTER:MA_WB_3" ;
+--------+-------+----------+-----------------------+
; Port   ; Type  ; Severity ; Details               ;
+--------+-------+----------+-----------------------+
; enable ; Input ; Info     ; Stuck at VCC          ;
+--------+-------+----------+-----------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "DATA_REGISTER:MA_WB_2" ;
+--------+-------+----------+-----------------------+
; Port   ; Type  ; Severity ; Details               ;
+--------+-------+----------+-----------------------+
; enable ; Input ; Info     ; Stuck at VCC          ;
+--------+-------+----------+-----------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "DATA_REGISTER_16:MA_WB_1" ;
+--------+-------+----------+--------------------------+
; Port   ; Type  ; Severity ; Details                  ;
+--------+-------+----------+--------------------------+
; enable ; Input ; Info     ; Stuck at VCC             ;
+--------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "DATA_REGISTER:EX_MA_11" ;
+--------+-------+----------+------------------------+
; Port   ; Type  ; Severity ; Details                ;
+--------+-------+----------+------------------------+
; enable ; Input ; Info     ; Stuck at VCC           ;
+--------+-------+----------+------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "DATA_REGISTER:EX_MA_10" ;
+--------+-------+----------+------------------------+
; Port   ; Type  ; Severity ; Details                ;
+--------+-------+----------+------------------------+
; enable ; Input ; Info     ; Stuck at VCC           ;
+--------+-------+----------+------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "DATA_REGISTER:EX_MA_9" ;
+--------+-------+----------+-----------------------+
; Port   ; Type  ; Severity ; Details               ;
+--------+-------+----------+-----------------------+
; enable ; Input ; Info     ; Stuck at VCC          ;
+--------+-------+----------+-----------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "DATA_REGISTER:EX_MA_8" ;
+--------+-------+----------+-----------------------+
; Port   ; Type  ; Severity ; Details               ;
+--------+-------+----------+-----------------------+
; enable ; Input ; Info     ; Stuck at VCC          ;
+--------+-------+----------+-----------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "DATA_REGISTER:EX_MA_7" ;
+--------+-------+----------+-----------------------+
; Port   ; Type  ; Severity ; Details               ;
+--------+-------+----------+-----------------------+
; enable ; Input ; Info     ; Stuck at VCC          ;
+--------+-------+----------+-----------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "DATA_REGISTER:EX_MA_6" ;
+--------+-------+----------+-----------------------+
; Port   ; Type  ; Severity ; Details               ;
+--------+-------+----------+-----------------------+
; enable ; Input ; Info     ; Stuck at VCC          ;
+--------+-------+----------+-----------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "DATA_REGISTER:EX_MA_5" ;
+--------+-------+----------+-----------------------+
; Port   ; Type  ; Severity ; Details               ;
+--------+-------+----------+-----------------------+
; enable ; Input ; Info     ; Stuck at VCC          ;
+--------+-------+----------+-----------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "DATA_REGISTER:EX_MA_4" ;
+--------+-------+----------+-----------------------+
; Port   ; Type  ; Severity ; Details               ;
+--------+-------+----------+-----------------------+
; enable ; Input ; Info     ; Stuck at VCC          ;
+--------+-------+----------+-----------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "DATA_REGISTER:EX_MA_3" ;
+--------+-------+----------+-----------------------+
; Port   ; Type  ; Severity ; Details               ;
+--------+-------+----------+-----------------------+
; enable ; Input ; Info     ; Stuck at VCC          ;
+--------+-------+----------+-----------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "DATA_REGISTER:EX_MA_2" ;
+--------+-------+----------+-----------------------+
; Port   ; Type  ; Severity ; Details               ;
+--------+-------+----------+-----------------------+
; enable ; Input ; Info     ; Stuck at VCC          ;
+--------+-------+----------+-----------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "DATA_REGISTER_16:EX_MA_1" ;
+--------+-------+----------+--------------------------+
; Port   ; Type  ; Severity ; Details                  ;
+--------+-------+----------+--------------------------+
; enable ; Input ; Info     ; Stuck at VCC             ;
+--------+-------+----------+--------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "EXECUTION_STAGE:EX_Stage|ALU:ALU_1|ADDER_16:ADD1" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                       ;
+------+-------+----------+----------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "DATA_REGISTER:RR_EX_8" ;
+--------+-------+----------+-----------------------+
; Port   ; Type  ; Severity ; Details               ;
+--------+-------+----------+-----------------------+
; enable ; Input ; Info     ; Stuck at VCC          ;
+--------+-------+----------+-----------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "DATA_REGISTER:RR_EX_7" ;
+--------+-------+----------+-----------------------+
; Port   ; Type  ; Severity ; Details               ;
+--------+-------+----------+-----------------------+
; enable ; Input ; Info     ; Stuck at VCC          ;
+--------+-------+----------+-----------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "DATA_REGISTER:RR_EX_6" ;
+--------+-------+----------+-----------------------+
; Port   ; Type  ; Severity ; Details               ;
+--------+-------+----------+-----------------------+
; enable ; Input ; Info     ; Stuck at VCC          ;
+--------+-------+----------+-----------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "DATA_REGISTER:RR_EX_5" ;
+--------+-------+----------+-----------------------+
; Port   ; Type  ; Severity ; Details               ;
+--------+-------+----------+-----------------------+
; enable ; Input ; Info     ; Stuck at VCC          ;
+--------+-------+----------+-----------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "DATA_REGISTER:RR_EX_4" ;
+--------+-------+----------+-----------------------+
; Port   ; Type  ; Severity ; Details               ;
+--------+-------+----------+-----------------------+
; enable ; Input ; Info     ; Stuck at VCC          ;
+--------+-------+----------+-----------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "DATA_REGISTER:RR_EX_3" ;
+--------+-------+----------+-----------------------+
; Port   ; Type  ; Severity ; Details               ;
+--------+-------+----------+-----------------------+
; enable ; Input ; Info     ; Stuck at VCC          ;
+--------+-------+----------+-----------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "DATA_REGISTER:RR_EX_2" ;
+--------+-------+----------+-----------------------+
; Port   ; Type  ; Severity ; Details               ;
+--------+-------+----------+-----------------------+
; enable ; Input ; Info     ; Stuck at VCC          ;
+--------+-------+----------+-----------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "DATA_REGISTER_16:RR_EX_1" ;
+--------+-------+----------+--------------------------+
; Port   ; Type  ; Severity ; Details                  ;
+--------+-------+----------+--------------------------+
; enable ; Input ; Info     ; Stuck at VCC             ;
+--------+-------+----------+--------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|MUX_16_8:M2" ;
+------+-------+----------+-------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                           ;
+------+-------+----------+-------------------------------------------------------------------+
; x7   ; Input ; Info     ; Stuck at GND                                                      ;
+------+-------+----------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|MUX_16_8:M1" ;
+------+-------+----------+-------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                           ;
+------+-------+----------+-------------------------------------------------------------------+
; x7   ; Input ; Info     ; Stuck at GND                                                      ;
+------+-------+----------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "INSTRUCTION_DECODE_STAGE:ID_Stage|ADDER_16:ADDER2"                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "INSTRUCTION_FETCH_STAGE:IF_Stage|ADDER_16:ADDER1"                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[15..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cin      ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 119                 ; 119              ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 136                         ;
; cycloneiii_ff         ; 2573                        ;
;     ENA               ; 2269                        ;
;     ENA SCLR          ; 8                           ;
;     SCLR              ; 5                           ;
;     plain             ; 291                         ;
; cycloneiii_lcell_comb ; 3000                        ;
;     normal            ; 3000                        ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 351                         ;
;         3 data inputs ; 340                         ;
;         4 data inputs ; 2300                        ;
;                       ;                             ;
; Max LUT depth         ; 20.00                       ;
; Average LUT depth     ; 7.33                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:38     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                        ;
+---------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------+---------+
; Name                                                          ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                          ; Details ;
+---------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------+---------+
; EXECUTION_STAGE:EX_Stage|L4_1[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:RR_EX_1|Dout[0]                           ; N/A     ;
; EXECUTION_STAGE:EX_Stage|L4_1[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:RR_EX_1|Dout[0]                           ; N/A     ;
; EXECUTION_STAGE:EX_Stage|L4_1[10]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:RR_EX_1|Dout[10]                          ; N/A     ;
; EXECUTION_STAGE:EX_Stage|L4_1[10]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:RR_EX_1|Dout[10]                          ; N/A     ;
; EXECUTION_STAGE:EX_Stage|L4_1[11]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:RR_EX_1|Dout[11]                          ; N/A     ;
; EXECUTION_STAGE:EX_Stage|L4_1[11]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:RR_EX_1|Dout[11]                          ; N/A     ;
; EXECUTION_STAGE:EX_Stage|L4_1[12]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:RR_EX_1|Dout[12]                          ; N/A     ;
; EXECUTION_STAGE:EX_Stage|L4_1[12]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:RR_EX_1|Dout[12]                          ; N/A     ;
; EXECUTION_STAGE:EX_Stage|L4_1[13]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:RR_EX_1|Dout[13]                          ; N/A     ;
; EXECUTION_STAGE:EX_Stage|L4_1[13]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:RR_EX_1|Dout[13]                          ; N/A     ;
; EXECUTION_STAGE:EX_Stage|L4_1[14]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:RR_EX_1|Dout[14]                          ; N/A     ;
; EXECUTION_STAGE:EX_Stage|L4_1[14]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:RR_EX_1|Dout[14]                          ; N/A     ;
; EXECUTION_STAGE:EX_Stage|L4_1[15]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:RR_EX_1|Dout[15]                          ; N/A     ;
; EXECUTION_STAGE:EX_Stage|L4_1[15]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:RR_EX_1|Dout[15]                          ; N/A     ;
; EXECUTION_STAGE:EX_Stage|L4_1[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:RR_EX_1|Dout[1]                           ; N/A     ;
; EXECUTION_STAGE:EX_Stage|L4_1[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:RR_EX_1|Dout[1]                           ; N/A     ;
; EXECUTION_STAGE:EX_Stage|L4_1[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:RR_EX_1|Dout[2]                           ; N/A     ;
; EXECUTION_STAGE:EX_Stage|L4_1[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:RR_EX_1|Dout[2]                           ; N/A     ;
; EXECUTION_STAGE:EX_Stage|L4_1[3]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:RR_EX_1|Dout[3]                           ; N/A     ;
; EXECUTION_STAGE:EX_Stage|L4_1[3]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:RR_EX_1|Dout[3]                           ; N/A     ;
; EXECUTION_STAGE:EX_Stage|L4_1[4]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:RR_EX_1|Dout[4]                           ; N/A     ;
; EXECUTION_STAGE:EX_Stage|L4_1[4]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:RR_EX_1|Dout[4]                           ; N/A     ;
; EXECUTION_STAGE:EX_Stage|L4_1[5]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:RR_EX_1|Dout[5]                           ; N/A     ;
; EXECUTION_STAGE:EX_Stage|L4_1[5]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:RR_EX_1|Dout[5]                           ; N/A     ;
; EXECUTION_STAGE:EX_Stage|L4_1[6]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:RR_EX_1|Dout[6]                           ; N/A     ;
; EXECUTION_STAGE:EX_Stage|L4_1[6]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:RR_EX_1|Dout[6]                           ; N/A     ;
; EXECUTION_STAGE:EX_Stage|L4_1[7]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:RR_EX_1|Dout[7]                           ; N/A     ;
; EXECUTION_STAGE:EX_Stage|L4_1[7]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:RR_EX_1|Dout[7]                           ; N/A     ;
; EXECUTION_STAGE:EX_Stage|L4_1[8]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:RR_EX_1|Dout[8]                           ; N/A     ;
; EXECUTION_STAGE:EX_Stage|L4_1[8]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:RR_EX_1|Dout[8]                           ; N/A     ;
; EXECUTION_STAGE:EX_Stage|L4_1[9]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:RR_EX_1|Dout[9]                           ; N/A     ;
; EXECUTION_STAGE:EX_Stage|L4_1[9]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:RR_EX_1|Dout[9]                           ; N/A     ;
; INSTRUCTION_DECODE_STAGE:ID_Stage|L2_1[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:IF_ID_1|Dout[0]                           ; N/A     ;
; INSTRUCTION_DECODE_STAGE:ID_Stage|L2_1[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:IF_ID_1|Dout[0]                           ; N/A     ;
; INSTRUCTION_DECODE_STAGE:ID_Stage|L2_1[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:IF_ID_1|Dout[10]                          ; N/A     ;
; INSTRUCTION_DECODE_STAGE:ID_Stage|L2_1[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:IF_ID_1|Dout[10]                          ; N/A     ;
; INSTRUCTION_DECODE_STAGE:ID_Stage|L2_1[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:IF_ID_1|Dout[11]                          ; N/A     ;
; INSTRUCTION_DECODE_STAGE:ID_Stage|L2_1[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:IF_ID_1|Dout[11]                          ; N/A     ;
; INSTRUCTION_DECODE_STAGE:ID_Stage|L2_1[12]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:IF_ID_1|Dout[12]                          ; N/A     ;
; INSTRUCTION_DECODE_STAGE:ID_Stage|L2_1[12]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:IF_ID_1|Dout[12]                          ; N/A     ;
; INSTRUCTION_DECODE_STAGE:ID_Stage|L2_1[13]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:IF_ID_1|Dout[13]                          ; N/A     ;
; INSTRUCTION_DECODE_STAGE:ID_Stage|L2_1[13]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:IF_ID_1|Dout[13]                          ; N/A     ;
; INSTRUCTION_DECODE_STAGE:ID_Stage|L2_1[14]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:IF_ID_1|Dout[14]                          ; N/A     ;
; INSTRUCTION_DECODE_STAGE:ID_Stage|L2_1[14]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:IF_ID_1|Dout[14]                          ; N/A     ;
; INSTRUCTION_DECODE_STAGE:ID_Stage|L2_1[15]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:IF_ID_1|Dout[15]                          ; N/A     ;
; INSTRUCTION_DECODE_STAGE:ID_Stage|L2_1[15]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:IF_ID_1|Dout[15]                          ; N/A     ;
; INSTRUCTION_DECODE_STAGE:ID_Stage|L2_1[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:IF_ID_1|Dout[1]                           ; N/A     ;
; INSTRUCTION_DECODE_STAGE:ID_Stage|L2_1[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:IF_ID_1|Dout[1]                           ; N/A     ;
; INSTRUCTION_DECODE_STAGE:ID_Stage|L2_1[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:IF_ID_1|Dout[2]                           ; N/A     ;
; INSTRUCTION_DECODE_STAGE:ID_Stage|L2_1[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:IF_ID_1|Dout[2]                           ; N/A     ;
; INSTRUCTION_DECODE_STAGE:ID_Stage|L2_1[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:IF_ID_1|Dout[3]                           ; N/A     ;
; INSTRUCTION_DECODE_STAGE:ID_Stage|L2_1[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:IF_ID_1|Dout[3]                           ; N/A     ;
; INSTRUCTION_DECODE_STAGE:ID_Stage|L2_1[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:IF_ID_1|Dout[4]                           ; N/A     ;
; INSTRUCTION_DECODE_STAGE:ID_Stage|L2_1[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:IF_ID_1|Dout[4]                           ; N/A     ;
; INSTRUCTION_DECODE_STAGE:ID_Stage|L2_1[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:IF_ID_1|Dout[5]                           ; N/A     ;
; INSTRUCTION_DECODE_STAGE:ID_Stage|L2_1[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:IF_ID_1|Dout[5]                           ; N/A     ;
; INSTRUCTION_DECODE_STAGE:ID_Stage|L2_1[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:IF_ID_1|Dout[6]                           ; N/A     ;
; INSTRUCTION_DECODE_STAGE:ID_Stage|L2_1[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:IF_ID_1|Dout[6]                           ; N/A     ;
; INSTRUCTION_DECODE_STAGE:ID_Stage|L2_1[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:IF_ID_1|Dout[7]                           ; N/A     ;
; INSTRUCTION_DECODE_STAGE:ID_Stage|L2_1[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:IF_ID_1|Dout[7]                           ; N/A     ;
; INSTRUCTION_DECODE_STAGE:ID_Stage|L2_1[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:IF_ID_1|Dout[8]                           ; N/A     ;
; INSTRUCTION_DECODE_STAGE:ID_Stage|L2_1[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:IF_ID_1|Dout[8]                           ; N/A     ;
; INSTRUCTION_DECODE_STAGE:ID_Stage|L2_1[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:IF_ID_1|Dout[9]                           ; N/A     ;
; INSTRUCTION_DECODE_STAGE:ID_Stage|L2_1[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:IF_ID_1|Dout[9]                           ; N/A     ;
; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[0]  ; N/A     ;
; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[0]  ; N/A     ;
; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[10] ; N/A     ;
; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[10] ; N/A     ;
; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[11] ; N/A     ;
; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[11] ; N/A     ;
; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[12] ; N/A     ;
; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[12] ; N/A     ;
; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[13] ; N/A     ;
; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[13] ; N/A     ;
; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[14] ; N/A     ;
; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[14] ; N/A     ;
; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[15] ; N/A     ;
; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[15] ; N/A     ;
; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[1]  ; N/A     ;
; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[1]  ; N/A     ;
; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[2]  ; N/A     ;
; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[2]  ; N/A     ;
; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[3]  ; N/A     ;
; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[3]  ; N/A     ;
; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[4]  ; N/A     ;
; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[4]  ; N/A     ;
; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[5]  ; N/A     ;
; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[5]  ; N/A     ;
; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[6]  ; N/A     ;
; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[6]  ; N/A     ;
; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[7]  ; N/A     ;
; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[7]  ; N/A     ;
; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[8]  ; N/A     ;
; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[8]  ; N/A     ;
; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[9]  ; N/A     ;
; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC|Dout[9]  ; N/A     ;
; MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|mem_read    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER:EX_MA_2|Dout[5]                              ; N/A     ;
; MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|mem_read    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER:EX_MA_2|Dout[5]                              ; N/A     ;
; MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|mem_write   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER:EX_MA_2|Dout[6]                              ; N/A     ;
; MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM|mem_write   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER:EX_MA_2|Dout[6]                              ; N/A     ;
; MEMORY_ACCESS_STAGE:MA_Stage|L5_1[0]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:EX_MA_1|Dout[0]                           ; N/A     ;
; MEMORY_ACCESS_STAGE:MA_Stage|L5_1[0]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:EX_MA_1|Dout[0]                           ; N/A     ;
; MEMORY_ACCESS_STAGE:MA_Stage|L5_1[10]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:EX_MA_1|Dout[10]                          ; N/A     ;
; MEMORY_ACCESS_STAGE:MA_Stage|L5_1[10]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:EX_MA_1|Dout[10]                          ; N/A     ;
; MEMORY_ACCESS_STAGE:MA_Stage|L5_1[11]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:EX_MA_1|Dout[11]                          ; N/A     ;
; MEMORY_ACCESS_STAGE:MA_Stage|L5_1[11]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:EX_MA_1|Dout[11]                          ; N/A     ;
; MEMORY_ACCESS_STAGE:MA_Stage|L5_1[12]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:EX_MA_1|Dout[12]                          ; N/A     ;
; MEMORY_ACCESS_STAGE:MA_Stage|L5_1[12]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:EX_MA_1|Dout[12]                          ; N/A     ;
; MEMORY_ACCESS_STAGE:MA_Stage|L5_1[13]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:EX_MA_1|Dout[13]                          ; N/A     ;
; MEMORY_ACCESS_STAGE:MA_Stage|L5_1[13]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:EX_MA_1|Dout[13]                          ; N/A     ;
; MEMORY_ACCESS_STAGE:MA_Stage|L5_1[14]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:EX_MA_1|Dout[14]                          ; N/A     ;
; MEMORY_ACCESS_STAGE:MA_Stage|L5_1[14]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:EX_MA_1|Dout[14]                          ; N/A     ;
; MEMORY_ACCESS_STAGE:MA_Stage|L5_1[15]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:EX_MA_1|Dout[15]                          ; N/A     ;
; MEMORY_ACCESS_STAGE:MA_Stage|L5_1[15]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:EX_MA_1|Dout[15]                          ; N/A     ;
; MEMORY_ACCESS_STAGE:MA_Stage|L5_1[1]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:EX_MA_1|Dout[1]                           ; N/A     ;
; MEMORY_ACCESS_STAGE:MA_Stage|L5_1[1]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:EX_MA_1|Dout[1]                           ; N/A     ;
; MEMORY_ACCESS_STAGE:MA_Stage|L5_1[2]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:EX_MA_1|Dout[2]                           ; N/A     ;
; MEMORY_ACCESS_STAGE:MA_Stage|L5_1[2]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:EX_MA_1|Dout[2]                           ; N/A     ;
; MEMORY_ACCESS_STAGE:MA_Stage|L5_1[3]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:EX_MA_1|Dout[3]                           ; N/A     ;
; MEMORY_ACCESS_STAGE:MA_Stage|L5_1[3]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:EX_MA_1|Dout[3]                           ; N/A     ;
; MEMORY_ACCESS_STAGE:MA_Stage|L5_1[4]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:EX_MA_1|Dout[4]                           ; N/A     ;
; MEMORY_ACCESS_STAGE:MA_Stage|L5_1[4]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:EX_MA_1|Dout[4]                           ; N/A     ;
; MEMORY_ACCESS_STAGE:MA_Stage|L5_1[5]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:EX_MA_1|Dout[5]                           ; N/A     ;
; MEMORY_ACCESS_STAGE:MA_Stage|L5_1[5]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:EX_MA_1|Dout[5]                           ; N/A     ;
; MEMORY_ACCESS_STAGE:MA_Stage|L5_1[6]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:EX_MA_1|Dout[6]                           ; N/A     ;
; MEMORY_ACCESS_STAGE:MA_Stage|L5_1[6]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:EX_MA_1|Dout[6]                           ; N/A     ;
; MEMORY_ACCESS_STAGE:MA_Stage|L5_1[7]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:EX_MA_1|Dout[7]                           ; N/A     ;
; MEMORY_ACCESS_STAGE:MA_Stage|L5_1[7]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:EX_MA_1|Dout[7]                           ; N/A     ;
; MEMORY_ACCESS_STAGE:MA_Stage|L5_1[8]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:EX_MA_1|Dout[8]                           ; N/A     ;
; MEMORY_ACCESS_STAGE:MA_Stage|L5_1[8]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:EX_MA_1|Dout[8]                           ; N/A     ;
; MEMORY_ACCESS_STAGE:MA_Stage|L5_1[9]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:EX_MA_1|Dout[9]                           ; N/A     ;
; MEMORY_ACCESS_STAGE:MA_Stage|L5_1[9]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:EX_MA_1|Dout[9]                           ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|L3_1[0]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:ID_RR_1|Dout[0]                           ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|L3_1[0]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:ID_RR_1|Dout[0]                           ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|L3_1[10]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:ID_RR_1|Dout[10]                          ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|L3_1[10]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:ID_RR_1|Dout[10]                          ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|L3_1[11]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:ID_RR_1|Dout[11]                          ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|L3_1[11]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:ID_RR_1|Dout[11]                          ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|L3_1[12]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:ID_RR_1|Dout[12]                          ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|L3_1[12]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:ID_RR_1|Dout[12]                          ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|L3_1[13]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:ID_RR_1|Dout[13]                          ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|L3_1[13]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:ID_RR_1|Dout[13]                          ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|L3_1[14]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:ID_RR_1|Dout[14]                          ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|L3_1[14]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:ID_RR_1|Dout[14]                          ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|L3_1[15]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:ID_RR_1|Dout[15]                          ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|L3_1[15]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:ID_RR_1|Dout[15]                          ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|L3_1[1]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:ID_RR_1|Dout[1]                           ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|L3_1[1]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:ID_RR_1|Dout[1]                           ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|L3_1[2]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:ID_RR_1|Dout[2]                           ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|L3_1[2]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:ID_RR_1|Dout[2]                           ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|L3_1[3]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:ID_RR_1|Dout[3]                           ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|L3_1[3]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:ID_RR_1|Dout[3]                           ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|L3_1[4]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:ID_RR_1|Dout[4]                           ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|L3_1[4]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:ID_RR_1|Dout[4]                           ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|L3_1[5]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:ID_RR_1|Dout[5]                           ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|L3_1[5]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:ID_RR_1|Dout[5]                           ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|L3_1[6]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:ID_RR_1|Dout[6]                           ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|L3_1[6]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:ID_RR_1|Dout[6]                           ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|L3_1[7]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:ID_RR_1|Dout[7]                           ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|L3_1[7]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:ID_RR_1|Dout[7]                           ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|L3_1[8]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:ID_RR_1|Dout[8]                           ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|L3_1[8]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:ID_RR_1|Dout[8]                           ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|L3_1[9]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:ID_RR_1|Dout[9]                           ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|L3_1[9]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:ID_RR_1|Dout[9]                           ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|A3[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_7[0]~1                        ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|A3[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_7[0]~1                        ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|A3[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_7[1]~3                        ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|A3[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_7[1]~3                        ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|A3[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_7[2]~5                        ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|A3[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_7[2]~5                        ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|D3[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_8[0]~1                        ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|D3[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_8[0]~1                        ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|D3[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_8[10]~3                       ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|D3[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_8[10]~3                       ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|D3[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_8[11]~5                       ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|D3[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_8[11]~5                       ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|D3[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_8[12]~7                       ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|D3[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_8[12]~7                       ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|D3[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_8[13]~9                       ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|D3[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_8[13]~9                       ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|D3[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_8[14]~11                      ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|D3[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_8[14]~11                      ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|D3[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_8[15]~13                      ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|D3[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_8[15]~13                      ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|D3[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_8[1]~15                       ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|D3[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_8[1]~15                       ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|D3[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_8[2]~17                       ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|D3[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_8[2]~17                       ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|D3[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_8[3]~19                       ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|D3[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_8[3]~19                       ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|D3[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_8[4]~21                       ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|D3[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_8[4]~21                       ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|D3[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_8[5]~23                       ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|D3[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_8[5]~23                       ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|D3[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_8[6]~25                       ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|D3[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_8[6]~25                       ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|D3[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_8[7]~27                       ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|D3[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_8[7]~27                       ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|D3[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_8[8]~29                       ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|D3[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_8[8]~29                       ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|D3[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_8[9]~31                       ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|D3[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WRITE_BACK_STAGE:WB_Stage|L6_8[9]~31                       ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|reg_write ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER:MA_WB_2|Dout[4]                              ; N/A     ;
; REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|reg_write ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER:MA_WB_2|Dout[4]                              ; N/A     ;
; WRITE_BACK_STAGE:WB_Stage|L6_1[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:MA_WB_1|Dout[0]                           ; N/A     ;
; WRITE_BACK_STAGE:WB_Stage|L6_1[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:MA_WB_1|Dout[0]                           ; N/A     ;
; WRITE_BACK_STAGE:WB_Stage|L6_1[10]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:MA_WB_1|Dout[10]                          ; N/A     ;
; WRITE_BACK_STAGE:WB_Stage|L6_1[10]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:MA_WB_1|Dout[10]                          ; N/A     ;
; WRITE_BACK_STAGE:WB_Stage|L6_1[11]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:MA_WB_1|Dout[11]                          ; N/A     ;
; WRITE_BACK_STAGE:WB_Stage|L6_1[11]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:MA_WB_1|Dout[11]                          ; N/A     ;
; WRITE_BACK_STAGE:WB_Stage|L6_1[12]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:MA_WB_1|Dout[12]                          ; N/A     ;
; WRITE_BACK_STAGE:WB_Stage|L6_1[12]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:MA_WB_1|Dout[12]                          ; N/A     ;
; WRITE_BACK_STAGE:WB_Stage|L6_1[13]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:MA_WB_1|Dout[13]                          ; N/A     ;
; WRITE_BACK_STAGE:WB_Stage|L6_1[13]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:MA_WB_1|Dout[13]                          ; N/A     ;
; WRITE_BACK_STAGE:WB_Stage|L6_1[14]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:MA_WB_1|Dout[14]                          ; N/A     ;
; WRITE_BACK_STAGE:WB_Stage|L6_1[14]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:MA_WB_1|Dout[14]                          ; N/A     ;
; WRITE_BACK_STAGE:WB_Stage|L6_1[15]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:MA_WB_1|Dout[15]                          ; N/A     ;
; WRITE_BACK_STAGE:WB_Stage|L6_1[15]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:MA_WB_1|Dout[15]                          ; N/A     ;
; WRITE_BACK_STAGE:WB_Stage|L6_1[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:MA_WB_1|Dout[1]                           ; N/A     ;
; WRITE_BACK_STAGE:WB_Stage|L6_1[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:MA_WB_1|Dout[1]                           ; N/A     ;
; WRITE_BACK_STAGE:WB_Stage|L6_1[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:MA_WB_1|Dout[2]                           ; N/A     ;
; WRITE_BACK_STAGE:WB_Stage|L6_1[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:MA_WB_1|Dout[2]                           ; N/A     ;
; WRITE_BACK_STAGE:WB_Stage|L6_1[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:MA_WB_1|Dout[3]                           ; N/A     ;
; WRITE_BACK_STAGE:WB_Stage|L6_1[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:MA_WB_1|Dout[3]                           ; N/A     ;
; WRITE_BACK_STAGE:WB_Stage|L6_1[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:MA_WB_1|Dout[4]                           ; N/A     ;
; WRITE_BACK_STAGE:WB_Stage|L6_1[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:MA_WB_1|Dout[4]                           ; N/A     ;
; WRITE_BACK_STAGE:WB_Stage|L6_1[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:MA_WB_1|Dout[5]                           ; N/A     ;
; WRITE_BACK_STAGE:WB_Stage|L6_1[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:MA_WB_1|Dout[5]                           ; N/A     ;
; WRITE_BACK_STAGE:WB_Stage|L6_1[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:MA_WB_1|Dout[6]                           ; N/A     ;
; WRITE_BACK_STAGE:WB_Stage|L6_1[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:MA_WB_1|Dout[6]                           ; N/A     ;
; WRITE_BACK_STAGE:WB_Stage|L6_1[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:MA_WB_1|Dout[7]                           ; N/A     ;
; WRITE_BACK_STAGE:WB_Stage|L6_1[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:MA_WB_1|Dout[7]                           ; N/A     ;
; WRITE_BACK_STAGE:WB_Stage|L6_1[8]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:MA_WB_1|Dout[8]                           ; N/A     ;
; WRITE_BACK_STAGE:WB_Stage|L6_1[8]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:MA_WB_1|Dout[8]                           ; N/A     ;
; WRITE_BACK_STAGE:WB_Stage|L6_1[9]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:MA_WB_1|Dout[9]                           ; N/A     ;
; WRITE_BACK_STAGE:WB_Stage|L6_1[9]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_REGISTER_16:MA_WB_1|Dout[9]                           ; N/A     ;
; clk                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                                        ; N/A     ;
; reset                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset                                                      ; N/A     ;
; reset                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset                                                      ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
+---------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Nov 29 12:05:04 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TOP_LEVEL -c TOP_LEVEL
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file write_back_stage.vhd
    Info (12022): Found design unit 1: WRITE_BACK_STAGE-Struct File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/WRITE_BACK_STAGE.vhd Line: 36
    Info (12023): Found entity 1: WRITE_BACK_STAGE File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/WRITE_BACK_STAGE.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file top_level.vhd
    Info (12022): Found design unit 1: TOP_LEVEL-Struct File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/TOP_LEVEL.vhd Line: 18
    Info (12023): Found entity 1: TOP_LEVEL File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/TOP_LEVEL.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file testbench_top_level.vhd
    Info (12022): Found design unit 1: Testbench_TOP_LEVEL-Behave File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/Testbench_TOP_LEVEL.vhd Line: 10
    Info (12023): Found entity 1: Testbench_TOP_LEVEL File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/Testbench_TOP_LEVEL.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file set_pos_zero.vhd
    Info (12022): Found design unit 1: SET_POS_ZERO-Struct File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/SET_POS_ZERO.vhd Line: 13
    Info (12023): Found entity 1: SET_POS_ZERO File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/SET_POS_ZERO.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file se9.vhd
    Info (12022): Found design unit 1: SE9-Struct File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/SE9.vhd Line: 12
    Info (12023): Found entity 1: SE9 File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/SE9.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file se6.vhd
    Info (12022): Found design unit 1: SE6-Struct File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/SE6.vhd Line: 12
    Info (12023): Found entity 1: SE6 File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/SE6.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file register_read_stage.vhd
    Info (12022): Found design unit 1: REGISTER_READ_STAGE-Struct File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/REGISTER_READ_STAGE.vhd Line: 52
    Info (12023): Found entity 1: REGISTER_READ_STAGE File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/REGISTER_READ_STAGE.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file register_file.vhd
    Info (12022): Found design unit 1: REGISTER_FILE-Behave File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/REGISTER_FILE.vhd Line: 24
    Info (12023): Found entity 1: REGISTER_FILE File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/REGISTER_FILE.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file program_memory.vhd
    Info (12022): Found design unit 1: PROGRAM_MEMORY-Behave File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/PROGRAM_MEMORY.vhd Line: 17
    Info (12023): Found entity 1: PROGRAM_MEMORY File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/PROGRAM_MEMORY.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file priority_encoder.vhd
    Info (12022): Found design unit 1: PRIORITY_ENCODER-Struct File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/PRIORITY_ENCODER.vhd Line: 13
    Info (12023): Found entity 1: PRIORITY_ENCODER File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/PRIORITY_ENCODER.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux_16_8.vhd
    Info (12022): Found design unit 1: MUX_16_8-Struct File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/MUX_16_8.vhd Line: 13
    Info (12023): Found entity 1: MUX_16_8 File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/MUX_16_8.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memory_access_stage.vhd
    Info (12022): Found design unit 1: MEMORY_ACCESS_STAGE-Struct File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/MEMORY_ACCESS_STAGE.vhd Line: 32
    Info (12023): Found entity 1: MEMORY_ACCESS_STAGE File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/MEMORY_ACCESS_STAGE.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file lh9.vhd
    Info (12022): Found design unit 1: LH9-Struct File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/LH9.vhd Line: 12
    Info (12023): Found entity 1: LH9 File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/LH9.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file instruction_fetch_stage.vhd
    Info (12022): Found design unit 1: INSTRUCTION_FETCH_STAGE-Struct File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/INSTRUCTION_FETCH_STAGE.vhd Line: 39
    Info (12023): Found entity 1: INSTRUCTION_FETCH_STAGE File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/INSTRUCTION_FETCH_STAGE.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file instruction_decode_stage.vhd
    Info (12022): Found design unit 1: INSTRUCTION_DECODE_STAGE-Struct File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/INSTRUCTION_DECODE_STAGE.vhd Line: 27
    Info (12023): Found entity 1: INSTRUCTION_DECODE_STAGE File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/INSTRUCTION_DECODE_STAGE.vhd Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file general_components.vhd
    Info (12022): Found design unit 1: General_Components File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/General_Components.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file full_adder.vhd
    Info (12022): Found design unit 1: FULL_ADDER-Struct File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/FULL_ADDER.vhd Line: 16
    Info (12023): Found entity 1: FULL_ADDER File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/FULL_ADDER.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file execution_stage.vhd
    Info (12022): Found design unit 1: EXECUTION_STAGE-Struct File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/EXECUTION_STAGE.vhd Line: 28
    Info (12023): Found entity 1: EXECUTION_STAGE File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/EXECUTION_STAGE.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file data_register_16.vhd
    Info (12022): Found design unit 1: DATA_REGISTER_16-Behave File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_REGISTER_16.vhd Line: 18
    Info (12023): Found entity 1: DATA_REGISTER_16 File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_REGISTER_16.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file data_register.vhd
    Info (12022): Found design unit 1: DATA_REGISTER-Behave File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_REGISTER.vhd Line: 21
    Info (12023): Found entity 1: DATA_REGISTER File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_REGISTER.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file data_memory.vhd
    Info (12022): Found design unit 1: DATA_MEMORY-Behave File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd Line: 23
    Info (12023): Found entity 1: DATA_MEMORY File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file alu_components.vhd
    Info (12022): Found design unit 1: ALU_Components File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/ALU_Components.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-Struct File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/ALU.vhd Line: 22
    Info (12023): Found entity 1: ALU File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/ALU.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file adder_16.vhd
    Info (12022): Found design unit 1: ADDER_16-Struct File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/ADDER_16.vhd Line: 20
    Info (12023): Found entity 1: ADDER_16 File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/ADDER_16.vhd Line: 7
Info (12127): Elaborating entity "TOP_LEVEL" for the top level hierarchy
Info (12128): Elaborating entity "INSTRUCTION_FETCH_STAGE" for hierarchy "INSTRUCTION_FETCH_STAGE:IF_Stage" File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/TOP_LEVEL.vhd Line: 193
Warning (10036): Verilog HDL or VHDL warning at INSTRUCTION_FETCH_STAGE.vhd(41): object "T1" assigned a value but never read File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/INSTRUCTION_FETCH_STAGE.vhd Line: 41
Info (12128): Elaborating entity "ADDER_16" for hierarchy "INSTRUCTION_FETCH_STAGE:IF_Stage|ADDER_16:ADDER1" File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/INSTRUCTION_FETCH_STAGE.vhd Line: 61
Info (12128): Elaborating entity "FULL_ADDER" for hierarchy "INSTRUCTION_FETCH_STAGE:IF_Stage|ADDER_16:ADDER1|FULL_ADDER:FA1" File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/ADDER_16.vhd Line: 26
Info (12128): Elaborating entity "PROGRAM_MEMORY" for hierarchy "INSTRUCTION_FETCH_STAGE:IF_Stage|PROGRAM_MEMORY:PROGRAM_MEM" File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/INSTRUCTION_FETCH_STAGE.vhd Line: 71
Warning (10492): VHDL Process Statement warning at PROGRAM_MEMORY.vhd(73): signal "MEM_16X128" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/PROGRAM_MEMORY.vhd Line: 73
Info (12128): Elaborating entity "DATA_REGISTER" for hierarchy "INSTRUCTION_FETCH_STAGE:IF_Stage|DATA_REGISTER:PC" File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/INSTRUCTION_FETCH_STAGE.vhd Line: 73
Info (12128): Elaborating entity "DATA_REGISTER_16" for hierarchy "DATA_REGISTER_16:IF_ID_1" File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/TOP_LEVEL.vhd Line: 238
Info (12128): Elaborating entity "INSTRUCTION_DECODE_STAGE" for hierarchy "INSTRUCTION_DECODE_STAGE:ID_Stage" File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/TOP_LEVEL.vhd Line: 246
Warning (10036): Verilog HDL or VHDL warning at INSTRUCTION_DECODE_STAGE.vhd(29): object "Cout" assigned a value but never read File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/INSTRUCTION_DECODE_STAGE.vhd Line: 29
Info (12128): Elaborating entity "SE6" for hierarchy "INSTRUCTION_DECODE_STAGE:ID_Stage|SE6:SIGN_EXTENDER_6" File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/INSTRUCTION_DECODE_STAGE.vhd Line: 37
Info (12128): Elaborating entity "SE9" for hierarchy "INSTRUCTION_DECODE_STAGE:ID_Stage|SE9:SIGN_EXTENDER_9" File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/INSTRUCTION_DECODE_STAGE.vhd Line: 38
Info (12128): Elaborating entity "LH9" for hierarchy "INSTRUCTION_DECODE_STAGE:ID_Stage|LH9:LHI_EXTENDER_9" File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/INSTRUCTION_DECODE_STAGE.vhd Line: 39
Info (12128): Elaborating entity "PRIORITY_ENCODER" for hierarchy "INSTRUCTION_DECODE_STAGE:ID_Stage|PRIORITY_ENCODER:PRI_EN" File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/INSTRUCTION_DECODE_STAGE.vhd Line: 42
Info (12128): Elaborating entity "SET_POS_ZERO" for hierarchy "INSTRUCTION_DECODE_STAGE:ID_Stage|SET_POS_ZERO:SPZ" File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/INSTRUCTION_DECODE_STAGE.vhd Line: 44
Info (12128): Elaborating entity "DATA_REGISTER" for hierarchy "DATA_REGISTER:ID_RR_2" File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/TOP_LEVEL.vhd Line: 271
Info (12128): Elaborating entity "DATA_REGISTER" for hierarchy "DATA_REGISTER:ID_RR_6" File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/TOP_LEVEL.vhd Line: 283
Info (12128): Elaborating entity "REGISTER_READ_STAGE" for hierarchy "REGISTER_READ_STAGE:RR_Stage" File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/TOP_LEVEL.vhd Line: 291
Info (12128): Elaborating entity "REGISTER_FILE" for hierarchy "REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE" File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/REGISTER_READ_STAGE.vhd Line: 66
Warning (10540): VHDL Signal Declaration warning at REGISTER_FILE.vhd(26): used explicit default value for signal "GND" because signal was never assigned a value File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/REGISTER_FILE.vhd Line: 26
Info (12128): Elaborating entity "MUX_16_8" for hierarchy "REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE|MUX_16_8:M1" File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/REGISTER_FILE.vhd Line: 30
Info (12128): Elaborating entity "EXECUTION_STAGE" for hierarchy "EXECUTION_STAGE:EX_Stage" File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/TOP_LEVEL.vhd Line: 372
Info (12128): Elaborating entity "ALU" for hierarchy "EXECUTION_STAGE:EX_Stage|ALU:ALU_1" File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/EXECUTION_STAGE.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at ALU.vhd(27): used explicit default value for signal "GND" because signal was never assigned a value File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/ALU.vhd Line: 27
Info (12128): Elaborating entity "DATA_REGISTER" for hierarchy "DATA_REGISTER:EX_MA_2" File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/TOP_LEVEL.vhd Line: 394
Info (12128): Elaborating entity "DATA_REGISTER" for hierarchy "DATA_REGISTER:EX_MA_4" File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/TOP_LEVEL.vhd Line: 400
Info (12128): Elaborating entity "MEMORY_ACCESS_STAGE" for hierarchy "MEMORY_ACCESS_STAGE:MA_Stage" File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/TOP_LEVEL.vhd Line: 427
Info (12128): Elaborating entity "DATA_MEMORY" for hierarchy "MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM" File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/MEMORY_ACCESS_STAGE.vhd Line: 45
Warning (10492): VHDL Process Statement warning at DATA_MEMORY.vhd(38): signal "MEM_16X128" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd Line: 38
Warning (10631): VHDL Process Statement warning at DATA_MEMORY.vhd(33): inferring latch(es) for signal or variable "Dout", which holds its previous value in one or more paths through the process File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd Line: 33
Info (10041): Inferred latch for "Dout[0]" at DATA_MEMORY.vhd(33) File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd Line: 33
Info (10041): Inferred latch for "Dout[1]" at DATA_MEMORY.vhd(33) File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd Line: 33
Info (10041): Inferred latch for "Dout[2]" at DATA_MEMORY.vhd(33) File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd Line: 33
Info (10041): Inferred latch for "Dout[3]" at DATA_MEMORY.vhd(33) File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd Line: 33
Info (10041): Inferred latch for "Dout[4]" at DATA_MEMORY.vhd(33) File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd Line: 33
Info (10041): Inferred latch for "Dout[5]" at DATA_MEMORY.vhd(33) File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd Line: 33
Info (10041): Inferred latch for "Dout[6]" at DATA_MEMORY.vhd(33) File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd Line: 33
Info (10041): Inferred latch for "Dout[7]" at DATA_MEMORY.vhd(33) File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd Line: 33
Info (10041): Inferred latch for "Dout[8]" at DATA_MEMORY.vhd(33) File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd Line: 33
Info (10041): Inferred latch for "Dout[9]" at DATA_MEMORY.vhd(33) File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd Line: 33
Info (10041): Inferred latch for "Dout[10]" at DATA_MEMORY.vhd(33) File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd Line: 33
Info (10041): Inferred latch for "Dout[11]" at DATA_MEMORY.vhd(33) File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd Line: 33
Info (10041): Inferred latch for "Dout[12]" at DATA_MEMORY.vhd(33) File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd Line: 33
Info (10041): Inferred latch for "Dout[13]" at DATA_MEMORY.vhd(33) File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd Line: 33
Info (10041): Inferred latch for "Dout[14]" at DATA_MEMORY.vhd(33) File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd Line: 33
Info (10041): Inferred latch for "Dout[15]" at DATA_MEMORY.vhd(33) File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd Line: 33
Info (12128): Elaborating entity "DATA_REGISTER" for hierarchy "DATA_REGISTER:MA_WB_2" File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/TOP_LEVEL.vhd Line: 458
Info (12128): Elaborating entity "WRITE_BACK_STAGE" for hierarchy "WRITE_BACK_STAGE:WB_Stage" File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/TOP_LEVEL.vhd Line: 476
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q124.tdf
    Info (12023): Found entity 1: altsyncram_q124 File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/altsyncram_q124.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0tc.tdf
    Info (12023): Found entity 1: mux_0tc File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/mux_0tc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6ii.tdf
    Info (12023): Found entity 1: cntr_6ii File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/cntr_6ii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/cmpr_tgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h6j.tdf
    Info (12023): Found entity 1: cntr_h6j File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/cntr_h6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf
    Info (12023): Found entity 1: cntr_jgi File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/cntr_jgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.11.29.12:06:10 Progress: Loading slde81458d1/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde81458d1/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/ip/slde81458d1/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 93
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 271 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7478 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 7336 logic cells
    Info (21064): Implemented 119 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 930 megabytes
    Info: Processing ended: Tue Nov 29 12:07:17 2016
    Info: Elapsed time: 00:02:13
    Info: Total CPU time (on all processors): 00:03:15


