INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.sim/sim_4/synth/func/xsim/system_controller_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriver
INFO: [VRFC 10-311] analyzing module baud_controller
INFO: [VRFC 10-311] analyzing module baud_controller_0
INFO: [VRFC 10-311] analyzing module digit_driver_module
INFO: [VRFC 10-311] analyzing module receive_module
INFO: [VRFC 10-311] analyzing module receiver_baud
INFO: [VRFC 10-311] analyzing module sync_reset_module
INFO: [VRFC 10-311] analyzing module system_controller
INFO: [VRFC 10-311] analyzing module transmit_module
INFO: [VRFC 10-311] analyzing module transmitter_WR_module
INFO: [VRFC 10-311] analyzing module trasmitter_baud
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-311] analyzing module uart_system
INFO: [VRFC 10-311] analyzing module uart_transceiver
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sim_4/new/system_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_controller_tb
