# Read the SystemVerilog design files
read_verilog -sv sr_latch.sv

# Elaborate the design and specify the top module
hierarchy -top SR_Latch

# Perform generic synthesis optimizations
synth -top SR_Latch

# Clean up and optimize further
clean

# Write the synthesized Verilog netlist
write_verilog sr_latch_synth.sv
