strict digraph "compose( ,  )" {
	node [label="\N"];
	"44:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f37da9a0450>",
		fillcolor=turquoise,
		label="44:BL
q[0] <= 1;
q[1] <= 0;
q[2] <= 0;
q[3] <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37da926150>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f37da926550>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37da9a07d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f37da9a0e50>]",
		style=filled,
		typ=Block];
	"Leaf_14:AL"	[def_var="['q']",
		label="Leaf_14:AL"];
	"44:BL" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"15:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f37da9b50d0>",
		fillcolor=turquoise,
		label="15:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"17:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37da923110>",
		fillcolor=springgreen,
		label="17:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"15:BL" -> "17:IF"	[cond="[]",
		lineno=None];
	"14:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f37da9b5790>",
		clk_sens=True,
		fillcolor=gold,
		label="14:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['q', 'reset', 'slowena']"];
	"14:AL" -> "15:BL"	[cond="[]",
		lineno=None];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f37da9b5410>",
		fillcolor=turquoise,
		label="18:BL
q <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37da8d6bd0>]",
		style=filled,
		typ=Block];
	"18:BL" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"41:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f37da931450>",
		fillcolor=turquoise,
		label="41:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"43:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37da93dd10>",
		fillcolor=springgreen,
		label="43:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"41:BL" -> "43:IF"	[cond="[]",
		lineno=None];
	"30:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37da931390>",
		fillcolor=springgreen,
		label="30:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"30:IF" -> "41:BL"	[cond="['q']",
		label="!((q == 9))",
		lineno=30];
	"31:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f37da8ce290>",
		fillcolor=turquoise,
		label="31:BL
q <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37da931550>]",
		style=filled,
		typ=Block];
	"30:IF" -> "31:BL"	[cond="['q']",
		label="(q == 9)",
		lineno=30];
	"31:BL" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"17:IF" -> "18:BL"	[cond="['reset']",
		label=reset,
		lineno=17];
	"27:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37da93d610>",
		fillcolor=springgreen,
		label="27:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:IF" -> "27:IF"	[cond="['reset']",
		label="!(reset)",
		lineno=17];
	"43:IF" -> "44:BL"	[cond="['q']",
		label="(~q[0])",
		lineno=43];
	"28:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f37da9234d0>",
		fillcolor=turquoise,
		label="28:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"27:IF" -> "28:BL"	[cond="['slowena']",
		label=slowena,
		lineno=27];
	"Leaf_14:AL" -> "14:AL";
	"28:BL" -> "30:IF"	[cond="[]",
		lineno=None];
}
