// Seed: 1265185448
module module_0 (
    output tri id_0,
    input wand id_1,
    input supply0 id_2,
    input tri1 id_3
);
  assign id_0 = id_3;
  wire id_5;
  wire id_6;
  nand (id_0, id_1, id_2, id_3, id_5, id_6);
  module_2();
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    input wor id_2,
    input supply1 id_3,
    input wor id_4,
    input wor id_5
);
  assign id_1 = id_2;
  module_0(
      id_1, id_0, id_2, id_3
  );
endmodule
module module_2 ();
  wire id_1;
  module_3(
      id_1, id_1, id_1
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  id_4(
      .id_0(1), .id_1(1'd0), .id_2(id_2 - 1)
  );
  assign id_2 = id_2;
endmodule
