#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon Sep 27 18:10:26 2021
# Process ID: 9228
# Log file: E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/vivado.log
# Journal file: E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_A.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 658.906 ; gain = 130.004
update_compile_order -fileset sources_1
close [ open E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_A.v w ]
add_files E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_A.v
WARNING: [filemgmt 56-12] File 'E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_A.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_A.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_A.v:1]
[Mon Sep 27 18:13:46 2021] Launched synth_1...
Run output will be captured here: E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_A.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_A.v:1]
[Mon Sep 27 18:15:29 2021] Launched synth_1...
Run output will be captured here: E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: decoder_A
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:32 ; elapsed = 00:06:13 . Memory (MB): peak = 727.625 ; gain = 569.039
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'decoder_A' [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_A.v:23]
INFO: [Synth 8-256] done synthesizing module 'decoder_A' (1#1) [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_A.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:33 ; elapsed = 00:06:15 . Memory (MB): peak = 751.664 ; gain = 593.078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:33 ; elapsed = 00:06:15 . Memory (MB): peak = 751.664 ; gain = 593.078
---------------------------------------------------------------------------------
Loading clock regions from E:/vivado/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from E:/vivado/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from E:/vivado/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from E:/vivado/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from E:/vivado/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from E:/vivado/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from E:/vivado/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:54 ; elapsed = 00:06:36 . Memory (MB): peak = 1082.582 ; gain = 923.996
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1082.582 ; gain = 379.848
close_design
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'decoder_A' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.sim/sim_1/behav'
"xvlog -m64 -prj decoder_A_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_A
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto ace1d4d100474df093b0867723a86515 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decoder_A_behav xil_defaultlib.decoder_A xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_A
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot decoder_A_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.sim/sim_1/behav/xsim.dir/decoder_A_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3318267421 -regid "210995377_0_0_247" -xml E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.sim/si..."
    (file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.sim/sim_1/behav/xsim.dir/decoder_A_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 27 18:21:32 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1100.598 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "decoder_A_behav -key {Behavioral:sim_1:Functional:decoder_A} -tclbatch {decoder_A.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source decoder_A.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decoder_A_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 1100.598 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/decoder_A/E} -radix bin {1 0ns}
add_force {/decoder_A/A} -radix bin {0 0ns}
add_force {/decoder_A/B} -radix bin {0 0ns}
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/decoder_A/E} -radix bin {1 0ns}
force4
add_force {/decoder_A/A} -radix bin {0 0ns}
force5
add_force {/decoder_A/B} -radix bin {0 0ns}
force6
run 10 ns
add_force {/decoder_A/E} -radix bin {1 0ns}
force7
add_force {/decoder_A/A} -radix bin {0 0ns}
force8
add_force {/decoder_A/B} -radix bin {1 0ns}
force9
run 10 ns
add_force {/decoder_A/E} -radix bin {1 0ns}
force10
add_force {/decoder_A/A} -radix bin {1 0ns}
force11
add_force {/decoder_A/B} -radix bin {0 0ns}
force12
run 10 ns
add_force {/decoder_A/E} -radix bin {1 0ns}
force13
add_force {/decoder_A/A} -radix bin {1 0ns}
force14
add_force {/decoder_A/B} -radix bin {1 0ns}
force15
run 10 ns
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: decoder_A
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:37 ; elapsed = 00:16:36 . Memory (MB): peak = 1100.598 ; gain = 942.012
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'decoder_A' [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_A.v:23]
INFO: [Synth 8-256] done synthesizing module 'decoder_A' (1#1) [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_A.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:38 ; elapsed = 00:16:38 . Memory (MB): peak = 1100.598 ; gain = 942.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:38 ; elapsed = 00:16:38 . Memory (MB): peak = 1100.598 ; gain = 942.012
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:50 ; elapsed = 00:16:50 . Memory (MB): peak = 1109.281 ; gain = 950.695
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1109.281 ; gain = 8.684
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1115.660 ; gain = 0.000
close [ open E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_B.v w ]
add_files E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_B.v
update_compile_order -fileset sources_1
set_property top decoder_B [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top decoder_B [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_A.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_A.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_B.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_B.v:1]
[Mon Sep 27 18:44:15 2021] Launched synth_1...
Run output will be captured here: E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: decoder_B
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:36 ; elapsed = 00:50:48 . Memory (MB): peak = 1115.660 ; gain = 957.074
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'decoder_B' [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_B.v:23]
INFO: [Synth 8-638] synthesizing module 'decoder_A' [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_A.v:23]
INFO: [Synth 8-256] done synthesizing module 'decoder_A' (1#1) [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_A.v:23]
WARNING: [Synth 8-3848] Net C in module/entity decoder_B does not have driver. [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_B.v:39]
INFO: [Synth 8-256] done synthesizing module 'decoder_B' (2#1) [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_B.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:38 ; elapsed = 00:50:50 . Memory (MB): peak = 1115.660 ; gain = 957.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:38 ; elapsed = 00:50:50 . Memory (MB): peak = 1115.660 ; gain = 957.074
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:03:54 ; elapsed = 00:51:05 . Memory (MB): peak = 1126.523 ; gain = 967.938
6 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1126.523 ; gain = 10.863
close_design
close [ open E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_C.v w ]
add_files E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_C.v
update_compile_order -fileset sources_1
set_property top decoder_C [current_fileset]
update_compile_order -fileset sources_1
set_property top decoder_C [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_A.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_A.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_B.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_B.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_C.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_C.v:1]
[Mon Sep 27 19:07:27 2021] Launched synth_1...
Run output will be captured here: E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_A.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_A.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_B.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_B.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_C.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_C.v:1]
[Mon Sep 27 19:12:11 2021] Launched synth_1...
Run output will be captured here: E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_A.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_A.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_B.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_B.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_C.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_C.v:1]
[Mon Sep 27 19:24:38 2021] Launched synth_1...
Run output will be captured here: E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: decoder_C
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:42 ; elapsed = 01:15:11 . Memory (MB): peak = 1126.523 ; gain = 967.938
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'decoder_C' [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_C.v:23]
INFO: [Synth 8-256] done synthesizing module 'decoder_C' (1#1) [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_C.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:43 ; elapsed = 01:15:13 . Memory (MB): peak = 1126.523 ; gain = 967.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:43 ; elapsed = 01:15:13 . Memory (MB): peak = 1126.523 ; gain = 967.938
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:04:56 ; elapsed = 01:15:26 . Memory (MB): peak = 1144.051 ; gain = 985.465
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1144.051 ; gain = 17.527
close_design
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'decoder_C' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.sim/sim_1/behav'
"xvlog -m64 -prj decoder_C_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_C
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto ace1d4d100474df093b0867723a86515 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decoder_C_behav xil_defaultlib.decoder_C xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_C
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot decoder_C_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.sim/sim_1/behav/xsim.dir/decoder_C_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 520766500 -regid "210995377_0_0_247" -xml E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.sim/sim..."
    (file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.sim/sim_1/behav/xsim.dir/decoder_C_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 27 19:28:11 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1147.313 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "decoder_C_behav -key {Behavioral:sim_1:Functional:decoder_C} -tclbatch {decoder_C.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source decoder_C.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decoder_C_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 1147.313 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/decoder_C/x} -radix bin {000 0ns}
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/decoder_C/x} -radix bin {000 0ns}
force17
run 10 ns
add_force {/decoder_C/x} -radix bin {001 0ns}
force18
run 10 ns
add_force {/decoder_C/x} -radix bin {010 0ns}
force19
run 10 ns
add_force {/decoder_C/x} -radix bin {011 0ns}
force20
run 10 ns
add_force {/decoder_C/x} -radix bin {100 0ns}
force21
run 10 ns
add_force {/decoder_C/x} -radix bin {101 0ns}
force22
run 10 ns
add_force {/decoder_C/x} -radix bin {110 0ns}
force23
run 10 ns
add_force {/decoder_C/x} -radix bin {111 0ns}
force24
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1147.313 ; gain = 0.000
close [ open E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_D.v w ]
add_files E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_D.v
update_compile_order -fileset sources_1
set_property top decoder_D [current_fileset]
update_compile_order -fileset sources_1
set_property top decoder_D [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_A.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_A.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_B.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_B.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_C.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_C.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_D.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_D.v:1]
[Mon Sep 27 19:38:32 2021] Launched synth_1...
Run output will be captured here: E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: decoder_D
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:05:43 ; elapsed = 01:30:46 . Memory (MB): peak = 1147.313 ; gain = 988.727
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'decoder_D' [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_D.v:23]
INFO: [Synth 8-256] done synthesizing module 'decoder_D' (1#1) [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_D.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:44 ; elapsed = 01:30:48 . Memory (MB): peak = 1147.313 ; gain = 988.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:44 ; elapsed = 01:30:48 . Memory (MB): peak = 1147.313 ; gain = 988.727
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:05:56 ; elapsed = 01:31:00 . Memory (MB): peak = 1147.313 ; gain = 988.727
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1147.313 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'decoder_D' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.sim/sim_1/behav'
"xvlog -m64 -prj decoder_D_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_D
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto ace1d4d100474df093b0867723a86515 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decoder_D_behav xil_defaultlib.decoder_D xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_D
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot decoder_D_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.sim/sim_1/behav/xsim.dir/decoder_D_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3936708029 -regid "210995377_0_0_247" -xml E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.sim/si..."
    (file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.sim/sim_1/behav/xsim.dir/decoder_D_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 27 19:42:09 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1147.313 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "decoder_D_behav -key {Behavioral:sim_1:Functional:decoder_D} -tclbatch {decoder_D.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source decoder_D.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decoder_D_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1147.313 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/decoder_D/A} -radix bin {1 0ns}
add_force {/decoder_D/A} -radix bin {0 0ns}
add_force {/decoder_D/B} -radix bin {0 0ns}
add_force {/decoder_D/C} -radix bin {0 0ns}
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/decoder_D/A} -radix bin {0 0ns}
force29
add_force {/decoder_D/B} -radix bin {0 0ns}
force30
add_force {/decoder_D/C} -radix bin {0 0ns}
force31
run 10 ns
add_force {/decoder_D/A} -radix bin {0 0ns}
force32
add_force {/decoder_D/B} -radix bin {0 0ns}
force33
add_force {/decoder_D/C} -radix bin {1 0ns}
force34
run 10 ns
add_force {/decoder_D/A} -radix bin {0 0ns}
force35
add_force {/decoder_D/B} -radix bin {1 0ns}
force36
add_force {/decoder_D/C} -radix bin {0 0ns}
force37
run 10 ns
add_force {/decoder_D/A} -radix bin {0 0ns}
force38
add_force {/decoder_D/B} -radix bin {1 0ns}
force39
add_force {/decoder_D/C} -radix bin {1 0ns}
force40
run 10 ns
add_force {/decoder_D/A} -radix bin {1 0ns}
force41
add_force {/decoder_D/B} -radix bin {0 0ns}
force42
add_force {/decoder_D/C} -radix bin {0 0ns}
force43
run 10 ns
add_force {/decoder_D/A} -radix bin {1 0ns}
force44
add_force {/decoder_D/B} -radix bin {0 0ns}
force45
add_force {/decoder_D/C} -radix bin {1 0ns}
force46
run 10 ns
add_force {/decoder_D/A} -radix bin {1 0ns}
force47
add_force {/decoder_D/B} -radix bin {1 0ns}
force48
add_force {/decoder_D/C} -radix bin {0 0ns}
force49
run 10 ns
add_force {/decoder_D/A} -radix bin {1 0ns}
force50
add_force {/decoder_D/B} -radix bin {1 0ns}
force51
add_force {/decoder_D/C} -radix bin {1 0ns}
force52
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1147.313 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_A.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_A.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_B.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_B.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_C.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_C.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_D.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_D.v:1]
[Mon Sep 27 19:46:52 2021] Launched synth_1...
Run output will be captured here: E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.runs/synth_1/runme.log
close_design
launch_runs impl_1
[Mon Sep 27 19:47:45 2021] Launched impl_1...
Run output will be captured here: E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: decoder_D
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:35 ; elapsed = 01:37:26 . Memory (MB): peak = 1147.313 ; gain = 988.727
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'decoder_D' [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_D.v:23]
INFO: [Synth 8-256] done synthesizing module 'decoder_D' (1#1) [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_D.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:36 ; elapsed = 01:37:28 . Memory (MB): peak = 1147.313 ; gain = 988.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:36 ; elapsed = 01:37:28 . Memory (MB): peak = 1147.313 ; gain = 988.727
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:06:50 ; elapsed = 01:37:42 . Memory (MB): peak = 1147.313 ; gain = 988.727
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1147.313 ; gain = 0.000
close_design
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'decoder_D' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.sim/sim_1/behav'
"xvlog -m64 -prj decoder_D_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_D
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto ace1d4d100474df093b0867723a86515 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decoder_D_behav xil_defaultlib.decoder_D xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_D
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot decoder_D_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.sim/sim_1/behav/xsim.dir/decoder_D_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3497853042 -regid "210995377_0_0_247" -xml E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.sim/si..."
    (file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.sim/sim_1/behav/xsim.dir/decoder_D_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 27 19:49:35 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:06 . Memory (MB): peak = 1147.313 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "decoder_D_behav -key {Behavioral:sim_1:Functional:decoder_D} -tclbatch {decoder_D.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source decoder_D.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decoder_D_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:01:15 . Memory (MB): peak = 1147.313 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/decoder_D/A} -radix bin {0 0ns}
force53
add_force {/decoder_D/B} -radix bin {0 0ns}
force54
add_force {/decoder_D/C} -radix bin {0 0ns}
force55
run 10 ns
add_force {/decoder_D/A} -radix bin {0 0ns}
force56
add_force {/decoder_D/B} -radix bin {0 0ns}
force57
add_force {/decoder_D/C} -radix bin {1 0ns}
force58
run 10 ns
add_force {/decoder_D/A} -radix bin {0 0ns}
force59
add_force {/decoder_D/B} -radix bin {1 0ns}
force60
add_force {/decoder_D/C} -radix bin {0 0ns}
force61
run 10 ns
add_force {/decoder_D/A} -radix bin {0 0ns}
force62
add_force {/decoder_D/B} -radix bin {1 0ns}
force63
add_force {/decoder_D/C} -radix bin {1 0ns}
force64
run 10 ns
add_force {/decoder_D/A} -radix bin {1 0ns}
force65
add_force {/decoder_D/B} -radix bin {0 0ns}
force66
add_force {/decoder_D/C} -radix bin {0 0ns}
force67
run 10 ns
add_force {/decoder_D/A} -radix bin {1 0ns}
force68
add_force {/decoder_D/B} -radix bin {0 0ns}
force69
add_force {/decoder_D/C} -radix bin {1 0ns}
force70
run 10 ns
add_force {/decoder_D/A} -radix bin {1 0ns}
force71
add_force {/decoder_D/B} -radix bin {1 0ns}
force72
add_force {/decoder_D/C} -radix bin {0 0ns}
force73
run 10 ns
add_force {/decoder_D/A} -radix bin {1 0ns}
force74
add_force {/decoder_D/B} -radix bin {1 0ns}
force75
add_force {/decoder_D/C} -radix bin {1 0ns}
force76
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1147.313 ; gain = 0.000
close [ open E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_E.v w ]
add_files E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_E.v
update_compile_order -fileset sources_1
set_property top decoder_E [current_fileset]
update_compile_order -fileset sources_1
set_property top decoder_E [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_A.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_A.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_B.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_B.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_C.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_C.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_D.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_D.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_E.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_E.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_E.v:36]
CRITICAL WARNING: [filemgmt 20-742] The top module "decoder_E" specified for this project can not be validated. The current project is using automatic hierarchy update mode, and hence a new suitable replacement top will be automatically selected. If this is not desired, please change the hierarchy update mode to one of the manual compile order modes first, and then set top to any desired value.
Resolution: To switch to manual update order go to the Sources view, right-click on any node in the hierarchy and in the context menu select: 'Hierarchy Update' option 'No Update' or run the following Tcl Command: set_property source_mgmt_mode None [current_project] (which is the Manual Compile Order mode).
[Mon Sep 27 19:59:47 2021] Launched synth_1...
Run output will be captured here: E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_E.v
add_files -norecurse E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_E.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_A.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_A.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_B.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_B.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_C.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_C.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_D.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_D.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_E.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_E.v:1]
[Mon Sep 27 20:02:14 2021] Launched synth_1...
Run output will be captured here: E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_A.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_A.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_B.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_B.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_C.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_C.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_D.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_D.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_E.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder_E.v:1]
[Mon Sep 27 20:07:42 2021] Launched synth_1...
Run output will be captured here: E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/decoder/decoder.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 27 20:10:53 2021...
