// Seed: 2639818398
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_5;
  wire id_6;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output supply0 id_1,
    output wand id_2,
    input supply0 id_3
);
  logic id_5 = -1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  parameter id_6 = -1'b0;
endmodule
module module_2 #(
    parameter id_6 = 32'd20
) (
    input supply1 id_0,
    input wand id_1,
    input wor id_2,
    output tri id_3,
    input uwire id_4
);
  parameter id_6 = -1;
  wire [id_6 : 1] id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
  logic id_8 = id_4;
endmodule
