In archive libpi.a:

gpio.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <gpio_set_output>:
   0:	e350002f 	cmp	r0, #47	@ 0x2f
   4:	1350001f 	cmpne	r0, #31
   8:	812fff1e 	bxhi	lr
   c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
  10:	e1a04000 	mov	r4, r0
  14:	e59f5040 	ldr	r5, [pc, #64]	@ 5c <gpio_set_output+0x5c>
  18:	e0853095 	umull	r3, r5, r5, r0
  1c:	e1a051a5 	lsr	r5, r5, #3
  20:	e1a06105 	lsl	r6, r5, #2
  24:	e2867202 	add	r7, r6, #536870912	@ 0x20000000
  28:	e2877602 	add	r7, r7, #2097152	@ 0x200000
  2c:	e1a00007 	mov	r0, r7
  30:	ebfffffe 	bl	0 <get32>
  34:	e0866005 	add	r6, r6, r5
  38:	e0444086 	sub	r4, r4, r6, lsl #1
  3c:	e0844084 	add	r4, r4, r4, lsl #1
  40:	e3a03007 	mov	r3, #7
  44:	e1c00413 	bic	r0, r0, r3, lsl r4
  48:	e3a01001 	mov	r1, #1
  4c:	e1801411 	orr	r1, r0, r1, lsl r4
  50:	e1a00007 	mov	r0, r7
  54:	ebfffffe 	bl	0 <put32>
  58:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
  5c:	cccccccd 	stclgt	12, cr12, [ip], {205}	@ 0xcd

00000060 <gpio_set_on>:
  60:	e350002f 	cmp	r0, #47	@ 0x2f
  64:	1350001f 	cmpne	r0, #31
  68:	812fff1e 	bxhi	lr
  6c:	e92d4010 	push	{r4, lr}
  70:	e1a022a0 	lsr	r2, r0, #5
  74:	e200001f 	and	r0, r0, #31
  78:	e3a01001 	mov	r1, #1
  7c:	e1a01011 	lsl	r1, r1, r0
  80:	e59f0008 	ldr	r0, [pc, #8]	@ 90 <gpio_set_on+0x30>
  84:	e0800102 	add	r0, r0, r2, lsl #2
  88:	ebfffffe 	bl	0 <put32>
  8c:	e8bd8010 	pop	{r4, pc}
  90:	2020001c 	eorcs	r0, r0, ip, lsl r0

00000094 <gpio_set_off>:
  94:	e350002f 	cmp	r0, #47	@ 0x2f
  98:	1350001f 	cmpne	r0, #31
  9c:	812fff1e 	bxhi	lr
  a0:	e92d4010 	push	{r4, lr}
  a4:	e1a022a0 	lsr	r2, r0, #5
  a8:	e200001f 	and	r0, r0, #31
  ac:	e3a01001 	mov	r1, #1
  b0:	e1a01011 	lsl	r1, r1, r0
  b4:	e59f0008 	ldr	r0, [pc, #8]	@ c4 <gpio_set_off+0x30>
  b8:	e0800102 	add	r0, r0, r2, lsl #2
  bc:	ebfffffe 	bl	0 <put32>
  c0:	e8bd8010 	pop	{r4, pc}
  c4:	20200028 	eorcs	r0, r0, r8, lsr #32

000000c8 <gpio_write>:
  c8:	e92d4010 	push	{r4, lr}
  cc:	e3510000 	cmp	r1, #0
  d0:	0a000001 	beq	dc <gpio_write+0x14>
  d4:	ebfffffe 	bl	60 <gpio_set_on>
  d8:	e8bd8010 	pop	{r4, pc}
  dc:	ebfffffe 	bl	94 <gpio_set_off>
  e0:	e8bd8010 	pop	{r4, pc}

000000e4 <gpio_set_input>:
  e4:	e350002f 	cmp	r0, #47	@ 0x2f
  e8:	1350001f 	cmpne	r0, #31
  ec:	812fff1e 	bxhi	lr
  f0:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
  f4:	e1a04000 	mov	r4, r0
  f8:	e59f5038 	ldr	r5, [pc, #56]	@ 138 <gpio_set_input+0x54>
  fc:	e0853095 	umull	r3, r5, r5, r0
 100:	e1a051a5 	lsr	r5, r5, #3
 104:	e1a06105 	lsl	r6, r5, #2
 108:	e2867202 	add	r7, r6, #536870912	@ 0x20000000
 10c:	e2877602 	add	r7, r7, #2097152	@ 0x200000
 110:	e1a00007 	mov	r0, r7
 114:	ebfffffe 	bl	0 <get32>
 118:	e0866005 	add	r6, r6, r5
 11c:	e0444086 	sub	r4, r4, r6, lsl #1
 120:	e0844084 	add	r4, r4, r4, lsl #1
 124:	e3a01007 	mov	r1, #7
 128:	e1c01411 	bic	r1, r0, r1, lsl r4
 12c:	e1a00007 	mov	r0, r7
 130:	ebfffffe 	bl	0 <put32>
 134:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 138:	cccccccd 	stclgt	12, cr12, [ip], {205}	@ 0xcd

0000013c <gpio_read>:
 13c:	e350002f 	cmp	r0, #47	@ 0x2f
 140:	1350001f 	cmpne	r0, #31
 144:	8a00000a 	bhi	174 <gpio_read+0x38>
 148:	e92d4010 	push	{r4, lr}
 14c:	e1a04000 	mov	r4, r0
 150:	e1a002a0 	lsr	r0, r0, #5
 154:	e59f3020 	ldr	r3, [pc, #32]	@ 17c <gpio_read+0x40>
 158:	e0830100 	add	r0, r3, r0, lsl #2
 15c:	ebfffffe 	bl	0 <get32>
 160:	e204401f 	and	r4, r4, #31
 164:	e3a03001 	mov	r3, #1
 168:	e0000413 	and	r0, r0, r3, lsl r4
 16c:	e1a00430 	lsr	r0, r0, r4
 170:	e8bd8010 	pop	{r4, pc}
 174:	e3e00000 	mvn	r0, #0
 178:	e12fff1e 	bx	lr
 17c:	20200034 	eorcs	r0, r0, r4, lsr r0

00000180 <gpio_set_function>:
 180:	e350002f 	cmp	r0, #47	@ 0x2f
 184:	1350001f 	cmpne	r0, #31
 188:	812fff1e 	bxhi	lr
 18c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 190:	e1a04000 	mov	r4, r0
 194:	e1a06001 	mov	r6, r1
 198:	e3510007 	cmp	r1, #7
 19c:	88bd81f0 	pophi	{r4, r5, r6, r7, r8, pc}
 1a0:	e59f503c 	ldr	r5, [pc, #60]	@ 1e4 <gpio_set_function+0x64>
 1a4:	e0853095 	umull	r3, r5, r5, r0
 1a8:	e1a051a5 	lsr	r5, r5, #3
 1ac:	e1a08105 	lsl	r8, r5, #2
 1b0:	e2887202 	add	r7, r8, #536870912	@ 0x20000000
 1b4:	e2877602 	add	r7, r7, #2097152	@ 0x200000
 1b8:	e1a00007 	mov	r0, r7
 1bc:	ebfffffe 	bl	0 <get32>
 1c0:	e0888005 	add	r8, r8, r5
 1c4:	e0444088 	sub	r4, r4, r8, lsl #1
 1c8:	e0844084 	add	r4, r4, r4, lsl #1
 1cc:	e3a03007 	mov	r3, #7
 1d0:	e1c01413 	bic	r1, r0, r3, lsl r4
 1d4:	e1811416 	orr	r1, r1, r6, lsl r4
 1d8:	e1a00007 	mov	r0, r7
 1dc:	ebfffffe 	bl	0 <put32>
 1e0:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 1e4:	cccccccd 	stclgt	12, cr12, [ip], {205}	@ 0xcd

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000003af 	andeq	r0, r0, pc, lsr #7
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00015e0d 	andeq	r5, r1, sp, lsl #28
  10:	023d0c00 	eorseq	r0, sp, #0, 24
  14:	00460000 	subeq	r0, r6, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	01e80000 	mvneq	r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	08020000 	stmdaeq	r2, {}	@ <UNPREDICTABLE>
  28:	00013d07 	andeq	r3, r1, r7, lsl #26
  2c:	07040200 	streq	r0, [r4, -r0, lsl #4]
  30:	00000130 	andeq	r0, r0, r0, lsr r1
  34:	6905040e 	stmdbvs	r5, {r1, r2, r3, sl}
  38:	0200746e 	andeq	r7, r0, #1845493760	@ 0x6e000000
  3c:	02480601 	subeq	r0, r8, #1048576	@ 0x100000
  40:	02020000 	andeq	r0, r2, #0
  44:	00022a05 	andeq	r2, r2, r5, lsl #20
  48:	05040200 	streq	r0, [r4, #-512]	@ 0xfffffe00
  4c:	00000234 	andeq	r0, r0, r4, lsr r2
  50:	fe050802 	vcmla.f16	d0, d5, d2[0], #0
  54:	02000001 	andeq	r0, r0, #1
  58:	00b00801 	adcseq	r0, r0, r1, lsl #16
  5c:	02020000 	andeq	r0, r2, #0
  60:	0000df07 	andeq	sp, r0, r7, lsl #30
  64:	07040200 	streq	r0, [r4, -r0, lsl #4]
  68:	000000cd 	andeq	r0, r0, sp, asr #1
  6c:	1b080102 	blne	20047c <gpio_set_function+0x2002fc>
  70:	0b000002 	bleq	80 <.debug_info+0x80>
  74:	00005701 	andeq	r5, r0, r1, lsl #14
  78:	0e0c0200 	cdpeq	2, 0, cr0, cr12, cr0, {0}
  7c:	000000b1 	strheq	r0, [r0], -r1
  80:	00025403 	andeq	r5, r2, r3, lsl #8
  84:	25030000 	strcs	r0, [r3, #-0]
  88:	01000000 	mrseq	r0, (UNDEF: 0)
  8c:	00007403 	andeq	r7, r0, r3, lsl #8
  90:	83030400 	movwhi	r0, #13312	@ 0x3400
  94:	05000000 	streq	r0, [r0, #-0]
  98:	00009203 	andeq	r9, r0, r3, lsl #4
  9c:	a1030600 	tstge	r3, r0, lsl #12
  a0:	07000000 	streq	r0, [r0, -r0]
  a4:	00020c03 	andeq	r0, r2, r3, lsl #24
  a8:	be030300 	cdplt	3, 0, cr0, cr3, cr0, {0}
  ac:	02000000 	andeq	r0, r0, #0
  b0:	01240f00 			@ <UNDEFINED> instruction: 0x01240f00
  b4:	15020000 	strne	r0, [r2, #-0]
  b8:	00007303 	andeq	r7, r0, r3, lsl #6
  bc:	2d040b00 	vstrcs	d0, [r4, #-0]
  c0:	01000000 	mrseq	r0, (UNDEF: 0)
  c4:	00ef060d 	rsceq	r0, pc, sp, lsl #12
  c8:	20070000 	andcs	r0, r7, r0
  cc:	00000002 	andeq	r0, r0, r2
  d0:	07202000 	streq	r2, [r0, -r0]!
  d4:	0000000a 	andeq	r0, r0, sl
  d8:	2020001c 	eorcs	r0, r0, ip, lsl r0
  dc:	00000007 	andeq	r0, r0, r7
  e0:	20002800 	andcs	r2, r0, r0, lsl #16
  e4:	01540720 	cmpeq	r4, r0, lsr #14
  e8:	00340000 	eorseq	r0, r4, r0
  ec:	10002020 	andne	r2, r0, r0, lsr #32
  f0:	00000036 	andeq	r0, r0, r6, lsr r0
  f4:	0606a203 	streq	sl, [r6], -r3, lsl #4
  f8:	09000001 	stmdbeq	r0, {r0}
  fc:	00000106 	andeq	r0, r0, r6, lsl #2
 100:	00002d09 	andeq	r2, r0, r9, lsl #26
 104:	0b0c0000 	bleq	30010c <gpio_set_function+0x2fff8c>
 108:	11000001 	tstne	r0, r1
 10c:	00010e12 	andeq	r0, r1, r2, lsl lr
 110:	0aa60300 	beq	fe980d18 <gpio_set_function+0xfe980b98>
 114:	0000002d 	andeq	r0, r0, sp, lsr #32
 118:	00000122 	andeq	r0, r0, r2, lsr #2
 11c:	00012209 	andeq	r2, r1, r9, lsl #4
 120:	280c0000 	stmdacs	ip, {}	@ <UNPREDICTABLE>
 124:	13000001 	movwne	r0, #1
 128:	00012714 	andeq	r2, r1, r4, lsl r7
 12c:	02640600 	rsbeq	r0, r4, #0, 12
 130:	804f0000 	subhi	r0, pc, r0
 134:	68000001 	stmdavs	r0, {r0}
 138:	01000000 	mrseq	r0, (UNDEF: 0)
 13c:	00019f9c 	muleq	r1, ip, pc	@ <UNPREDICTABLE>
 140:	69700400 	ldmdbvs	r0!, {sl}^
 144:	214f006e 	cmpcs	pc, lr, rrx
 148:	0000002d 	andeq	r0, r0, sp, lsr #32
 14c:	00000012 	andeq	r0, r0, r2, lsl r0
 150:	0000000c 	andeq	r0, r0, ip
 154:	00027615 	andeq	r7, r2, r5, lsl r6
 158:	324f0100 	subcc	r0, pc, #0, 2
 15c:	000000b1 	strheq	r0, [r0], -r1
 160:	00000035 	andeq	r0, r0, r5, lsr r0
 164:	00000031 	andeq	r0, r0, r1, lsr r0
 168:	00001f0a 	andeq	r1, r0, sl, lsl #30
 16c:	002d5400 	eoreq	r5, sp, r0, lsl #8
 170:	004c0000 	subeq	r0, ip, r0
 174:	00440000 	subeq	r0, r4, r0
 178:	c0080000 	andgt	r0, r8, r0
 17c:	0c000001 	stceq	0, cr0, [r0], {1}
 180:	8e000001 	cdphi	0, 0, cr0, cr0, cr1, {0}
 184:	01000001 	tsteq	r0, r1
 188:	77025001 	strvc	r5, [r2, -r1]
 18c:	e0050000 	and	r0, r5, r0
 190:	ef000001 	svc	0x00000001
 194:	01000000 	mrseq	r0, (UNDEF: 0)
 198:	77025001 	strvc	r5, [r2, -r1]
 19c:	16000000 	strne	r0, [r0], -r0
 1a0:	0000003c 	andeq	r0, r0, ip, lsr r0
 1a4:	34054901 	strcc	r4, [r5], #-2305	@ 0xfffff6ff
 1a8:	3c000000 	stccc	0, cr0, [r0], {-0}
 1ac:	44000001 	strmi	r0, [r0], #-1
 1b0:	01000000 	mrseq	r0, (UNDEF: 0)
 1b4:	0001e79c 	muleq	r1, ip, r7
 1b8:	69700400 	ldmdbvs	r0!, {sl}^
 1bc:	1849006e 	stmdane	r9, {r1, r2, r3, r5, r6}^
 1c0:	0000002d 	andeq	r0, r0, sp, lsr #32
 1c4:	0000007b 	andeq	r0, r0, fp, ror r0
 1c8:	00000071 	andeq	r0, r0, r1, ror r0
 1cc:	00016005 	andeq	r6, r1, r5
 1d0:	00010c00 	andeq	r0, r1, r0, lsl #24
 1d4:	50010100 	andpl	r0, r1, r0, lsl #2
 1d8:	3500740c 	strcc	r7, [r0, #-1036]	@ 0xfffffbf4
 1dc:	23243225 			@ <UNDEFINED> instruction: 0x23243225
 1e0:	818080b4 	strhhi	r8, [r0, r4]
 1e4:	06000002 	streq	r0, [r0], -r2
 1e8:	000000f2 	strdeq	r0, [r0], -r2
 1ec:	0000e440 	andeq	lr, r0, r0, asr #8
 1f0:	00005800 	andeq	r5, r0, r0, lsl #16
 1f4:	459c0100 	ldrmi	r0, [ip, #256]	@ 0x100
 1f8:	04000002 	streq	r0, [r0], #-2
 1fc:	006e6970 	rsbeq	r6, lr, r0, ror r9
 200:	002d1e40 	eoreq	r1, sp, r0, asr #28
 204:	00b70000 	adcseq	r0, r7, r0
 208:	00b10000 	adcseq	r0, r1, r0
 20c:	1f0a0000 	svcne	0x000a0000
 210:	43000000 	movwmi	r0, #0
 214:	0000002d 	andeq	r0, r0, sp, lsr #32
 218:	000000dc 	ldrdeq	r0, [r0], -ip
 21c:	000000d6 	ldrdeq	r0, [r0], -r6
 220:	00011808 	andeq	r1, r1, r8, lsl #16
 224:	00010c00 	andeq	r0, r1, r0, lsl #24
 228:	00023400 	andeq	r3, r2, r0, lsl #8
 22c:	50010100 	andpl	r0, r1, r0, lsl #2
 230:	00007702 	andeq	r7, r0, r2, lsl #14
 234:	00013405 	andeq	r3, r1, r5, lsl #8
 238:	0000ef00 	andeq	lr, r0, r0, lsl #30
 23c:	50010100 	andpl	r0, r1, r0, lsl #2
 240:	00007702 	andeq	r7, r0, r2, lsl #14
 244:	00140600 	andseq	r0, r4, r0, lsl #12
 248:	c8340000 	ldmdagt	r4!, {}	@ <UNPREDICTABLE>
 24c:	1c000000 	stcne	0, cr0, [r0], {-0}
 250:	01000000 	mrseq	r0, (UNDEF: 0)
 254:	0002a29c 	muleq	r2, ip, r2
 258:	69700400 	ldmdbvs	r0!, {sl}^
 25c:	1a34006e 	bne	d0041c <gpio_set_function+0xd0029c>
 260:	0000002d 	andeq	r0, r0, sp, lsr #32
 264:	00000102 	andeq	r0, r0, r2, lsl #2
 268:	000000fa 	strdeq	r0, [r0], -sl
 26c:	34007604 	strcc	r7, [r0], #-1540	@ 0xfffff9fc
 270:	00002d28 	andeq	r2, r0, r8, lsr #26
 274:	00013900 	andeq	r3, r1, r0, lsl #18
 278:	00013100 	andeq	r3, r1, r0, lsl #2
 27c:	00d80800 	sbcseq	r0, r8, r0, lsl #16
 280:	02fc0000 	rscseq	r0, ip, #0
 284:	02980000 	addseq	r0, r8, #0
 288:	01010000 	mrseq	r0, (UNDEF: 1)
 28c:	03a30950 			@ <UNDEFINED> instruction: 0x03a30950
 290:	a82600a5 	stmdage	r6!, {r0, r2, r5, r7}
 294:	0000a82d 	andeq	sl, r0, sp, lsr #16
 298:	0000e017 	andeq	lr, r0, r7, lsl r0
 29c:	0002a200 	andeq	sl, r2, r0, lsl #4
 2a0:	01060000 	mrseq	r0, (UNDEF: 6)
 2a4:	2d000001 	stccs	0, cr0, [r0, #-4]
 2a8:	00000094 	muleq	r0, r4, r0
 2ac:	00000034 	andeq	r0, r0, r4, lsr r0
 2b0:	02fc9c01 	rscseq	r9, ip, #256	@ 0x100
 2b4:	70040000 	andvc	r0, r4, r0
 2b8:	2d006e69 	stccs	14, cr6, [r0, #-420]	@ 0xfffffe5c
 2bc:	00002d1c 	andeq	r2, r0, ip, lsl sp
 2c0:	00016c00 	andeq	r6, r1, r0, lsl #24
 2c4:	00016800 	andeq	r6, r1, r0, lsl #16
 2c8:	00c00500 	sbceq	r0, r0, r0, lsl #10
 2cc:	00ef0000 	rsceq	r0, pc, r0
 2d0:	01010000 	mrseq	r0, (UNDEF: 1)
 2d4:	03a31350 			@ <UNDEFINED> instruction: 0x03a31350
 2d8:	a82600a5 	stmdage	r6!, {r0, r2, r5, r7}
 2dc:	3500a82d 	strcc	sl, [r0, #-2093]	@ 0xfffff7d3
 2e0:	23243225 			@ <UNDEFINED> instruction: 0x23243225
 2e4:	818080a8 	orrhi	r8, r0, r8, lsr #1
 2e8:	51010102 	tstpl	r1, r2, lsl #2
 2ec:	03a3310d 			@ <UNDEFINED> instruction: 0x03a3310d
 2f0:	a82600a5 	stmdage	r6!, {r0, r2, r5, r7}
 2f4:	4f00a82d 	svcmi	0x0000a82d
 2f8:	0000241a 	andeq	r2, r0, sl, lsl r4
 2fc:	00027f06 	andeq	r7, r2, r6, lsl #30
 300:	00602600 	rsbeq	r2, r0, r0, lsl #12
 304:	00340000 	eorseq	r0, r4, r0
 308:	9c010000 	stcls	0, cr0, [r1], {-0}
 30c:	00000356 	andeq	r0, r0, r6, asr r3
 310:	6e697004 	cdpvs	0, 6, cr7, cr9, cr4, {0}
 314:	2d1b2600 	ldccs	6, cr2, [fp, #-0]
 318:	88000000 	stmdahi	r0, {}	@ <UNPREDICTABLE>
 31c:	84000001 	strhi	r0, [r0], #-1
 320:	05000001 	streq	r0, [r0, #-1]
 324:	0000008c 	andeq	r0, r0, ip, lsl #1
 328:	000000ef 	andeq	r0, r0, pc, ror #1
 32c:	13500101 	cmpne	r0, #1073741824	@ 0x40000000
 330:	00a503a3 	adceq	r0, r5, r3, lsr #7
 334:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
 338:	32253500 	eorcc	r3, r5, #0, 10
 33c:	809c2324 	addshi	r2, ip, r4, lsr #6
 340:	01028180 	smlabbeq	r2, r0, r1, r8
 344:	310d5101 	tstcc	sp, r1, lsl #2
 348:	00a503a3 	adceq	r0, r5, r3, lsr #7
 34c:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
 350:	241a4f00 	ldrcs	r4, [sl], #-3840	@ 0xfffff100
 354:	14180000 	ldrne	r0, [r8], #-0
 358:	01000001 	tsteq	r0, r1
 35c:	0000061c 	andeq	r0, r0, ip, lsl r6
 360:	00600000 	rsbeq	r0, r0, r0
 364:	9c010000 	stcls	0, cr0, [r1], {-0}
 368:	6e697004 	cdpvs	0, 6, cr7, cr9, cr4, {0}
 36c:	2d1f1c00 	ldccs	12, cr1, [pc, #-0]	@ 374 <.debug_info+0x374>
 370:	a3000000 	movwge	r0, #0
 374:	9d000001 	stcls	0, cr0, [r0, #-4]
 378:	0a000001 	beq	384 <.debug_info+0x384>
 37c:	0000001f 	andeq	r0, r0, pc, lsl r0
 380:	00002d1f 	andeq	r2, r0, pc, lsl sp
 384:	0001c200 	andeq	ip, r1, r0, lsl #4
 388:	0001bc00 	andeq	fp, r1, r0, lsl #24
 38c:	00340800 	eorseq	r0, r4, r0, lsl #16
 390:	010c0000 	mrseq	r0, (UNDEF: 12)
 394:	03a10000 			@ <UNDEFINED> instruction: 0x03a10000
 398:	01010000 	mrseq	r0, (UNDEF: 1)
 39c:	00770250 	rsbseq	r0, r7, r0, asr r2
 3a0:	00580500 	subseq	r0, r8, r0, lsl #10
 3a4:	00ef0000 	rsceq	r0, pc, r0
 3a8:	01010000 	mrseq	r0, (UNDEF: 1)
 3ac:	00770250 	rsbseq	r0, r7, r0, asr r2
 3b0:	Address 0x3b0 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	02004901 	andeq	r4, r0, #16384	@ 0x4000
   4:	00187e18 	andseq	r7, r8, r8, lsl lr
   8:	00240200 	eoreq	r0, r4, r0, lsl #4
   c:	0b3e0b0b 	bleq	f82c40 <gpio_set_function+0xf82ac0>
  10:	00000e03 	andeq	r0, r0, r3, lsl #28
  14:	03002803 	movweq	r2, #2051	@ 0x803
  18:	000b1c0e 	andeq	r1, fp, lr, lsl #24
  1c:	00050400 	andeq	r0, r5, r0, lsl #8
  20:	213a0803 	teqcs	sl, r3, lsl #16
  24:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  28:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  2c:	1742b717 	smlaldne	fp, r2, r7, r7
  30:	48050000 	stmdami	r5, {}	@ <UNPREDICTABLE>
  34:	7f017d01 	svcvc	0x00017d01
  38:	06000013 			@ <UNDEFINED> instruction: 0x06000013
  3c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  40:	213a0e03 	teqcs	sl, r3, lsl #28
  44:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  48:	19270621 	stmdbne	r7!, {r0, r5, r9, sl}
  4c:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  50:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  54:	00001301 	andeq	r1, r0, r1, lsl #6
  58:	03002807 	movweq	r2, #2055	@ 0x807
  5c:	00061c0e 	andeq	r1, r6, lr, lsl #24
  60:	01480800 	cmpeq	r8, r0, lsl #16
  64:	137f017d 	cmnne	pc, #1073741855	@ 0x4000001f
  68:	00001301 	andeq	r1, r0, r1, lsl #6
  6c:	49000509 	stmdbmi	r0, {r0, r3, r8, sl}
  70:	0a000013 	beq	c4 <.debug_abbrev+0xc4>
  74:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  78:	3b01213a 	blcc	48568 <gpio_set_function+0x483e8>
  7c:	0e21390b 	vmuleq.f16	s6, s2, s22	@ <UNPREDICTABLE>
  80:	17021349 	strne	r1, [r2, -r9, asr #6]
  84:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
  88:	01040b00 	tsteq	r4, r0, lsl #22
  8c:	0b07213e 	bleq	1c858c <gpio_set_function+0x1c840c>
  90:	3a13490b 	bcc	4d24c4 <gpio_set_function+0x4d2344>
  94:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  98:	0013010b 	andseq	r0, r3, fp, lsl #2
  9c:	000f0c00 	andeq	r0, pc, r0, lsl #24
  a0:	4904210b 	stmdbmi	r4, {r0, r1, r3, r8, sp}
  a4:	0d000013 	stceq	0, cr0, [r0, #-76]	@ 0xffffffb4
  a8:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  ac:	0e030b13 	vmoveq.32	d3[0], r0
  b0:	01110e1b 	tsteq	r1, fp, lsl lr
  b4:	17100612 			@ <UNDEFINED> instruction: 0x17100612
  b8:	240e0000 	strcs	r0, [lr], #-0
  bc:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  c0:	0008030b 	andeq	r0, r8, fp, lsl #6
  c4:	00160f00 	andseq	r0, r6, r0, lsl #30
  c8:	0b3a0e03 	bleq	e838dc <gpio_set_function+0xe8375c>
  cc:	0b390b3b 	bleq	e42dc0 <gpio_set_function+0xe42c40>
  d0:	00001349 	andeq	r1, r0, r9, asr #6
  d4:	3f012e10 	svccc	0x00012e10
  d8:	3a0e0319 	bcc	380d44 <gpio_set_function+0x380bc4>
  dc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  e0:	3c19270b 	ldccc	7, cr2, [r9], {11}
  e4:	00130119 	andseq	r0, r3, r9, lsl r1
  e8:	00351100 	eorseq	r1, r5, r0, lsl #2
  ec:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
  f0:	03193f01 	tsteq	r9, #1, 30
  f4:	3b0b3a0e 	blcc	2ce934 <gpio_set_function+0x2ce7b4>
  f8:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  fc:	3c134919 			@ <UNDEFINED> instruction: 0x3c134919
 100:	00130119 	andseq	r0, r3, r9, lsl r1
 104:	00261300 	eoreq	r1, r6, r0, lsl #6
 108:	35140000 	ldrcc	r0, [r4, #-0]
 10c:	00134900 	andseq	r4, r3, r0, lsl #18
 110:	00051500 	andeq	r1, r5, r0, lsl #10
 114:	0b3a0e03 	bleq	e83928 <gpio_set_function+0xe837a8>
 118:	0b390b3b 	bleq	e42e0c <gpio_set_function+0xe42c8c>
 11c:	17021349 	strne	r1, [r2, -r9, asr #6]
 120:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
 124:	012e1600 			@ <UNDEFINED> instruction: 0x012e1600
 128:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
 12c:	0b3b0b3a 	bleq	ec2e1c <gpio_set_function+0xec2c9c>
 130:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 134:	01111349 	tsteq	r1, r9, asr #6
 138:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 13c:	1301197a 	movwne	r1, #6522	@ 0x197a
 140:	48170000 	ldmdami	r7, {}	@ <UNPREDICTABLE>
 144:	7f017d00 	svcvc	0x00017d00
 148:	18000013 	stmdane	r0, {r0, r1, r4}
 14c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
 150:	0b3a0e03 	bleq	e83964 <gpio_set_function+0xe837e4>
 154:	0b390b3b 	bleq	e42e48 <gpio_set_function+0xe42cc8>
 158:	01111927 	tsteq	r1, r7, lsr #18
 15c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 160:	0000197a 	andeq	r1, r0, sl, ror r9
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	000001d5 	ldrdeq	r0, [r0], -r5
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	80040000 	andhi	r0, r4, r0
  14:	0103bc03 	tsteq	r3, r3, lsl #24
  18:	03bc0450 			@ <UNDEFINED> instruction: 0x03bc0450
  1c:	540103c8 	strpl	r0, [r1], #-968	@ 0xfffffc38
  20:	e803c804 	stmda	r3, {r2, fp, lr, pc}
  24:	03a30a03 			@ <UNDEFINED> instruction: 0x03a30a03
  28:	a82600a5 	stmdage	r6!, {r0, r2, r5, r7}
  2c:	9f00a82d 	svcls	0x0000a82d
  30:	00000000 	andeq	r0, r0, r0
  34:	03800400 	orreq	r0, r0, #0, 8
  38:	510103bf 			@ <UNDEFINED> instruction: 0x510103bf
  3c:	e803bf04 	stmda	r3, {r2, r8, r9, sl, fp, ip, sp, pc}
  40:	00560103 	subseq	r0, r6, r3, lsl #2
  44:	01000000 	mrseq	r0, (UNDEF: 0)
  48:	00000001 	andeq	r0, r0, r1
  4c:	d403c004 	strle	ip, [r3], #-4
  50:	04500103 	ldrbeq	r0, [r0], #-259	@ 0xfffffefd
  54:	03d403d4 	bicseq	r0, r4, #212, 6	@ 0x50000003
  58:	d4045101 	strle	r5, [r4], #-257	@ 0xfffffeff
  5c:	0903d803 	stmdbeq	r3, {r0, r1, fp, ip, lr, pc}
  60:	00740076 	rsbseq	r0, r4, r6, ror r0
  64:	21007124 	tstcs	r0, r4, lsr #2
  68:	03d8049f 	bicseq	r0, r8, #-1627389952	@ 0x9f000000
  6c:	510103df 	ldrdpl	r0, [r1, -pc]
	...
  78:	04000000 	streq	r0, [r0], #-0
  7c:	02d402bc 	sbcseq	r0, r4, #188, 4	@ 0xc000000b
  80:	d4045001 	strle	r5, [r4], #-1
  84:	0102e402 	tsteq	r2, r2, lsl #8
  88:	02e40454 	rsceq	r0, r4, #84, 8	@ 0x54000000
  8c:	a30a02f4 	movwge	r0, #41716	@ 0xa2f4
  90:	2600a503 	strcs	sl, [r0], -r3, lsl #10
  94:	00a82da8 	adceq	r2, r8, r8, lsr #27
  98:	02f4049f 	rscseq	r0, r4, #-1627389952	@ 0x9f000000
  9c:	500102f8 	strdpl	r0, [r1], -r8
  a0:	8002f804 	andhi	pc, r2, r4, lsl #16
  a4:	03a30a03 			@ <UNDEFINED> instruction: 0x03a30a03
  a8:	a82600a5 	stmdage	r6!, {r0, r2, r5, r7}
  ac:	9f00a82d 	svcls	0x0000a82d
  b0:	00000000 	andeq	r0, r0, r0
  b4:	04000000 	streq	r0, [r0], #-0
  b8:	029401e4 	addseq	r0, r4, #228, 2	@ 0x39
  bc:	94045001 	strls	r5, [r4], #-1
  c0:	0102a002 	tsteq	r2, r2
  c4:	02a00454 	adceq	r0, r0, #84, 8	@ 0x54000000
  c8:	a30a02bc 	movwge	r0, #41660	@ 0xa2bc
  cc:	2600a503 	strcs	sl, [r0], -r3, lsl #10
  d0:	00a82da8 	adceq	r2, r8, r8, lsr #27
  d4:	0000009f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
  d8:	00000000 	andeq	r0, r0, r0
  dc:	a4029804 	strge	r9, [r2], #-2052	@ 0xfffff7fc
  e0:	04500102 	ldrbeq	r0, [r0], #-258	@ 0xfffffefe
  e4:	02ac02a4 	adceq	r0, ip, #164, 4	@ 0x4000000a
  e8:	00743709 	rsbseq	r3, r4, r9, lsl #14
  ec:	00702024 	rsbseq	r2, r0, r4, lsr #32
  f0:	ac049f1a 	stcge	15, cr9, [r4], {26}
  f4:	0102b302 	tsteq	r2, r2, lsl #6
  f8:	00000051 	andeq	r0, r0, r1, asr r0
  fc:	00000000 	andeq	r0, r0, r0
 100:	c8040000 	stmdagt	r4, {}	@ <UNPREDICTABLE>
 104:	0101d701 	tsteq	r1, r1, lsl #14
 108:	01d70450 	bicseq	r0, r7, r0, asr r4
 10c:	a30a01dc 	movwge	r0, #41436	@ 0xa1dc
 110:	2600a503 	strcs	sl, [r0], -r3, lsl #10
 114:	00a82da8 	adceq	r2, r8, r8, lsr #27
 118:	01dc049f 			@ <UNDEFINED> instruction: 0x01dc049f
 11c:	500101df 	ldrdpl	r0, [r1], -pc	@ <UNPREDICTABLE>
 120:	e401df04 	str	sp, [r1], #-3844	@ 0xfffff0fc
 124:	03a30a01 			@ <UNDEFINED> instruction: 0x03a30a01
 128:	a82600a5 	stmdage	r6!, {r0, r2, r5, r7}
 12c:	9f00a82d 	svcls	0x0000a82d
	...
 138:	01c80400 	biceq	r0, r8, r0, lsl #8
 13c:	510101d7 	ldrdpl	r0, [r1, -r7]
 140:	dc01d704 	stcle	7, cr13, [r1], {4}
 144:	03a30a01 			@ <UNDEFINED> instruction: 0x03a30a01
 148:	a82601a5 	stmdage	r6!, {r0, r2, r5, r7, r8}
 14c:	9f00a82d 	svcls	0x0000a82d
 150:	df01dc04 	svcle	0x0001dc04
 154:	04510101 	ldrbeq	r0, [r1], #-257	@ 0xfffffeff
 158:	01e401df 	ldrdeq	r0, [r4, #31]!
 15c:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
 160:	2da82601 	stccs	6, cr2, [r8, #4]!
 164:	009f00a8 	addseq	r0, pc, r8, lsr #1
 168:	00000000 	andeq	r0, r0, r0
 16c:	ac019404 	stcge	4, cr9, [r1], {4}
 170:	04500101 	ldrbeq	r0, [r0], #-257	@ 0xfffffeff
 174:	01c801ac 	biceq	r0, r8, ip, lsr #3
 178:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
 17c:	2da82600 	stccs	6, cr2, [r8]
 180:	009f00a8 	addseq	r0, pc, r8, lsr #1
 184:	00000000 	andeq	r0, r0, r0
 188:	01786004 	cmneq	r8, r4
 18c:	94780450 	ldrbtls	r0, [r8], #-1104	@ 0xfffffbb0
 190:	03a30a01 			@ <UNDEFINED> instruction: 0x03a30a01
 194:	a82600a5 	stmdage	r6!, {r0, r2, r5, r7}
 198:	9f00a82d 	svcls	0x0000a82d
 19c:	00000000 	andeq	r0, r0, r0
 1a0:	04000000 	streq	r0, [r0], #-0
 1a4:	50013000 	andpl	r3, r1, r0
 1a8:	013c3004 	teqeq	ip, r4
 1ac:	603c0454 	eorsvs	r0, ip, r4, asr r4
 1b0:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
 1b4:	2da82600 	stccs	6, cr2, [r8]
 1b8:	009f00a8 	addseq	r0, pc, r8, lsr #1
 1bc:	00010100 	andeq	r0, r1, r0, lsl #2
 1c0:	34040000 	strcc	r0, [r4], #-0
 1c4:	04500148 	ldrbeq	r0, [r0], #-328	@ 0xfffffeb8
 1c8:	31085048 	tstcc	r8, r8, asr #32
 1cc:	70240074 	eorvc	r0, r4, r4, ror r0
 1d0:	049f2100 	ldreq	r2, [pc], #256	@ 1d8 <.debug_loclists+0x1d8>
 1d4:	51015750 	tstpl	r1, r0, asr r7
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000001e8 	andeq	r0, r0, r8, ror #3
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001b0 			@ <UNDEFINED> instruction: 0x000001b0
   4:	006b0003 	rsbeq	r0, fp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	73010000 	movwvc	r0, #4096	@ 0x1000
  1c:	2f006372 	svccs	0x00006372
  20:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
  24:	6a72612f 	bvs	1c984e8 <gpio_set_function+0x1c98368>
  28:	2f6b6976 	svccs	0x006b6976
  2c:	676f7250 			@ <UNDEFINED> instruction: 0x676f7250
  30:	6d6d6172 	stclvs	1, cr6, [sp, #-456]!	@ 0xfffffe38
  34:	2f676e69 	svccs	0x00676e69
  38:	73632f63 	cmnvc	r3, #396	@ 0x18c
  3c:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  40:	7734322d 	ldrvc	r3, [r4, -sp, lsr #4]!
  44:	2f2f6e69 	svccs	0x002f6e69
  48:	7062696c 	rsbvc	r6, r2, ip, ror #18
  4c:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  50:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  54:	67000065 	strvs	r0, [r0, -r5, rrx]
  58:	2e6f6970 			@ <UNDEFINED> instruction: 0x2e6f6970
  5c:	00010063 	andeq	r0, r1, r3, rrx
  60:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  64:	00682e6f 	rsbeq	r2, r8, pc, ror #28
  68:	72000002 	andvc	r0, r0, #2
  6c:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  70:	00000200 	andeq	r0, r0, r0, lsl #4
  74:	00240500 	eoreq	r0, r4, r0, lsl #10
  78:	00000205 	andeq	r0, r0, r5, lsl #4
  7c:	1b030000 	blne	c0084 <gpio_set_function+0xbff04>
  80:	13050501 	movwne	r0, #21761	@ 0x5501
  84:	01060705 	tsteq	r6, r5, lsl #14
  88:	05652405 	strbeq	r2, [r5, #-1029]!	@ 0xfffffbfb
  8c:	054d0605 	strbeq	r0, [sp, #-1541]	@ 0xfffff9fb
  90:	0501063a 	streq	r0, [r1, #-1594]	@ 0xfffff9c6
  94:	16056633 			@ <UNDEFINED> instruction: 0x16056633
  98:	05052e66 	streq	r2, [r5, #-3686]	@ 0xfffff19a
  9c:	1d052f06 	stcne	15, cr2, [r5, #-24]	@ 0xffffffe8
  a0:	23050106 	movwcs	r0, #20742	@ 0x5106
  a4:	2e0b054a 	cdpcs	5, 0, cr0, cr11, cr10, {2}
  a8:	4b060505 	blmi	1814c4 <gpio_set_function+0x181344>
  ac:	054a0613 	strbeq	r0, [sl, #-1555]	@ 0xfffff9ed
  b0:	20054b01 	andcs	r4, r5, r1, lsl #22
  b4:	05054d06 	streq	r4, [r5, #-3334]	@ 0xfffff2fa
  b8:	06070513 			@ <UNDEFINED> instruction: 0x06070513
  bc:	65200501 	strvs	r0, [r0, #-1281]!	@ 0xfffffaff
  c0:	31060505 	tstcc	r6, r5, lsl #10
  c4:	01062905 	tsteq	r6, r5, lsl #18
  c8:	052e3a05 	streq	r3, [lr, #-2565]!	@ 0xfffff5fb
  cc:	01052e05 	tsteq	r5, r5, lsl #28
  d0:	0621059f 			@ <UNDEFINED> instruction: 0x0621059f
  d4:	1305054d 	movwne	r0, #21837	@ 0x554d
  d8:	01060705 	tsteq	r6, r5, lsl #14
  dc:	05652105 	strbeq	r2, [r5, #-261]!	@ 0xfffffefb
  e0:	05310604 	ldreq	r0, [r1, #-1540]!	@ 0xfffff9fc
  e4:	05010628 	streq	r0, [r1, #-1576]	@ 0xfffff9d8
  e8:	04052e39 	streq	r2, [r5], #-3641	@ 0xfffff1c7
  ec:	9f01052e 	svcls	0x0001052e
  f0:	4d062b05 	vstrmi	d2, [r6, #-20]	@ 0xffffffec
  f4:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
  f8:	07052f06 	streq	r2, [r5, -r6, lsl #30]
  fc:	09050106 	stmdbeq	r5, {r1, r2, r8}
 100:	2e064b06 	vmlacs.f64	d4, d6, d6
 104:	01053006 	tsteq	r5, r6
 108:	23052f06 	movwcs	r2, #24326	@ 0x5f06
 10c:	05053506 	streq	r3, [r5, #-1286]	@ 0xfffffafa
 110:	06070513 			@ <UNDEFINED> instruction: 0x06070513
 114:	65230501 	strvs	r0, [r3, #-1281]!	@ 0xfffffaff
 118:	4d060505 	stcmi	5, cr0, [r6, #-20]	@ 0xffffffec
 11c:	01063a05 	tsteq	r6, r5, lsl #20
 120:	05663305 	strbeq	r3, [r6, #-773]!	@ 0xfffffcfb
 124:	052e6616 	streq	r6, [lr, #-1558]!	@ 0xfffff9ea
 128:	052f0605 	streq	r0, [pc, #-1541]!	@ fffffb2b <gpio_set_function+0xfffff9ab>
 12c:	0501061d 	streq	r0, [r1, #-1565]	@ 0xfffff9e3
 130:	05054a23 	streq	r4, [r5, #-2595]	@ 0xfffff5dd
 134:	4a062f06 	bmi	18bd54 <gpio_set_function+0x18bbd4>
 138:	054b0105 	strbeq	r0, [fp, #-261]	@ 0xfffffefb
 13c:	054d061d 	strbeq	r0, [sp, #-1565]	@ 0xfffff9e3
 140:	07051305 	streq	r1, [r5, -r5, lsl #6]
 144:	1d050106 	stcne	1, cr0, [r5, #-24]	@ 0xffffffe8
 148:	06050565 	streq	r0, [r5], -r5, ror #10
 14c:	0631054d 	ldrteq	r0, [r1], -sp, asr #10
 150:	2e0d0501 	cdpcs	5, 0, cr0, cr13, cr1, {0}
 154:	02004505 	andeq	r4, r0, #20971520	@ 0x1400000
 158:	05660104 	strbeq	r0, [r6, #-260]!	@ 0xfffffefc
 15c:	04020038 	streq	r0, [r2], #-56	@ 0xffffffc8
 160:	4d052e01 	stcmi	14, cr2, [r5, #-4]
 164:	01040200 	mrseq	r0, R12_usr
 168:	2f01054a 	svccs	0x0001054a
 16c:	052c1005 	streq	r1, [ip, #-5]!
 170:	3c053001 	stccc	0, cr3, [r5], {1}
 174:	05054c06 	streq	r4, [r5, #-3078]	@ 0xfffff3fa
 178:	06070513 			@ <UNDEFINED> instruction: 0x06070513
 17c:	653c0501 	ldrvs	r0, [ip, #-1281]!	@ 0xfffffaff
 180:	69060505 	stmdbvs	r6, {r0, r2, r8, sl}
 184:	01060705 	tsteq	r6, r5, lsl #14
 188:	4c060505 	stcmi	5, cr0, [r6], {5}
 18c:	01063a05 	tsteq	r6, r5, lsl #20
 190:	05663305 	strbeq	r3, [r6, #-773]!	@ 0xfffffcfb
 194:	052e6616 	streq	r6, [lr, #-1558]!	@ 0xfffff9ea
 198:	052f0605 	streq	r0, [pc, #-1541]!	@ fffffb9b <gpio_set_function+0xfffffa1b>
 19c:	0501061d 	streq	r0, [r1, #-1565]	@ 0xfffff9e3
 1a0:	0b054a23 	bleq	152a34 <gpio_set_function+0x1528b4>
 1a4:	0605052e 	streq	r0, [r5], -lr, lsr #10
 1a8:	2e06134b 	cdpcs	3, 0, cr1, cr6, cr11, {2}
 1ac:	024b0105 	subeq	r0, fp, #1073741825	@ 0x40000001
 1b0:	01010004 	tsteq	r1, r4

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6f697067 	svcvs	0x00697067
   4:	726c635f 	rsbvc	r6, ip, #2080374785	@ 0x7c000001
   8:	70670030 	rsbvc	r0, r7, r0, lsr r0
   c:	735f6f69 	cmpvc	pc, #420	@ 0x1a4
  10:	00307465 	eorseq	r7, r0, r5, ror #8
  14:	6f697067 	svcvs	0x00697067
  18:	6972775f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
  1c:	76006574 			@ <UNDEFINED> instruction: 0x76006574
  20:	65756c61 	ldrbvs	r6, [r5, #-3169]!	@ 0xfffff39f
  24:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  28:	55465f4f 	strbpl	r5, [r6, #-3919]	@ 0xfffff0b1
  2c:	4f5f434e 	svcmi	0x005f434e
  30:	55505455 	ldrbpl	r5, [r0, #-1109]	@ 0xfffffbab
  34:	75700054 	ldrbvc	r0, [r0, #-84]!	@ 0xffffffac
  38:	00323374 	eorseq	r3, r2, r4, ror r3
  3c:	6f697067 	svcvs	0x00697067
  40:	6165725f 	cmnvs	r5, pc, asr r2
  44:	682f0064 	stmdavs	pc!, {r2, r5, r6}	@ <UNPREDICTABLE>
  48:	2f656d6f 	svccs	0x00656d6f
  4c:	766a7261 	strbtvc	r7, [sl], -r1, ror #4
  50:	502f6b69 	eorpl	r6, pc, r9, ror #22
  54:	72676f72 	rsbvc	r6, r7, #456	@ 0x1c8
  58:	696d6d61 	stmdbvs	sp!, {r0, r5, r6, r8, sl, fp, sp, lr}^
  5c:	632f676e 			@ <UNDEFINED> instruction: 0x632f676e
  60:	3173632f 	cmncc	r3, pc, lsr #6
  64:	2d653034 	stclcs	0, cr3, [r5, #-208]!	@ 0xffffff30
  68:	69773432 	ldmdbvs	r7!, {r1, r4, r5, sl, ip, sp}^
  6c:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
  70:	00697062 	rsbeq	r7, r9, r2, rrx
  74:	4f495047 	svcmi	0x00495047
  78:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  7c:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
  80:	47003054 	smlsdmi	r0, r4, r0, r3
  84:	5f4f4950 	svcpl	0x004f4950
  88:	434e5546 	movtmi	r5, #58694	@ 0xe546
  8c:	544c415f 	strbpl	r4, [ip], #-351	@ 0xfffffea1
  90:	50470031 	subpl	r0, r7, r1, lsr r0
  94:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  98:	5f434e55 	svcpl	0x00434e55
  9c:	32544c41 	subscc	r4, r4, #16640	@ 0x4100
  a0:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  a4:	55465f4f 	strbpl	r5, [r6, #-3919]	@ 0xfffff0b1
  a8:	415f434e 	cmpmi	pc, lr, asr #6
  ac:	0033544c 	eorseq	r5, r3, ip, asr #8
  b0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  b4:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  b8:	61686320 	cmnvs	r8, r0, lsr #6
  bc:	50470072 	subpl	r0, r7, r2, ror r0
  c0:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  c4:	5f434e55 	svcpl	0x00434e55
  c8:	35544c41 	ldrbcc	r4, [r4, #-3137]	@ 0xfffff3bf
  cc:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  d0:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  d4:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  d8:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  dc:	7300746e 	movwvc	r7, #1134	@ 0x46e
  e0:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
  e4:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  e8:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  ec:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  f0:	70670074 	rsbvc	r0, r7, r4, ror r0
  f4:	735f6f69 	cmpvc	pc, #420	@ 0x1a4
  f8:	695f7465 	ldmdbvs	pc, {r0, r2, r5, r6, sl, ip, sp, lr}^	@ <UNPREDICTABLE>
  fc:	7475706e 	ldrbtvc	r7, [r5], #-110	@ 0xffffff92
 100:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 104:	65735f6f 	ldrbvs	r5, [r3, #-3951]!	@ 0xfffff091
 108:	666f5f74 	uqsub16vs	r5, pc, r4	@ <UNPREDICTABLE>
 10c:	65670066 	strbvs	r0, [r7, #-102]!	@ 0xffffff9a
 110:	00323374 	eorseq	r3, r2, r4, ror r3
 114:	6f697067 	svcvs	0x00697067
 118:	7465735f 	strbtvc	r7, [r5], #-863	@ 0xfffffca1
 11c:	74756f5f 	ldrbtvc	r6, [r5], #-3935	@ 0xfffff0a1
 120:	00747570 	rsbseq	r7, r4, r0, ror r5
 124:	6f697067 	svcvs	0x00697067
 128:	6e75665f 	mrcvs	6, 3, r6, cr5, cr15, {2}
 12c:	00745f63 	rsbseq	r5, r4, r3, ror #30
 130:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 134:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 138:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 13c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 140:	6f6c2067 	svcvs	0x006c2067
 144:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
 148:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 14c:	2064656e 	rsbcs	r6, r4, lr, ror #10
 150:	00746e69 	rsbseq	r6, r4, r9, ror #28
 154:	6f697067 	svcvs	0x00697067
 158:	76656c5f 			@ <UNDEFINED> instruction: 0x76656c5f
 15c:	4e470030 	mcrmi	0, 2, r0, cr7, cr0, {1}
 160:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 164:	34312039 	ldrtcc	r2, [r1], #-57	@ 0xffffffc7
 168:	302e312e 	eorcc	r3, lr, lr, lsr #2
 16c:	636d2d20 	cmnvs	sp, #32, 26	@ 0x800
 170:	613d7570 	teqvs	sp, r0, ror r5
 174:	31316d72 	teqcc	r1, r2, ror sp
 178:	7a6a3637 	bvc	1a8da5c <gpio_set_function+0x1a8d8dc>
 17c:	20732d66 	rsbscs	r2, r3, r6, ror #26
 180:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	@ 0xfffff2d3
 184:	613d656e 	teqvs	sp, lr, ror #10
 188:	31316d72 	teqcc	r1, r2, ror sp
 18c:	7a6a3637 	bvc	1a8da70 <gpio_set_function+0x1a8d8f0>
 190:	20732d66 	rsbscs	r2, r3, r6, ror #26
 194:	6f6e6d2d 	svcvs	0x006e6d2d
 198:	616e752d 	cmnvs	lr, sp, lsr #10
 19c:	6e67696c 	vnmulvs.f16	s13, s14, s25	@ <UNPREDICTABLE>
 1a0:	612d6465 			@ <UNDEFINED> instruction: 0x612d6465
 1a4:	73656363 	cmnvc	r5, #-1946157055	@ 0x8c000001
 1a8:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
 1ac:	733d7074 	teqvc	sp, #116	@ 0x74
 1b0:	2074666f 	rsbscs	r6, r4, pc, ror #12
 1b4:	6c666d2d 	stclvs	13, cr6, [r6], #-180	@ 0xffffff4c
 1b8:	2d74616f 	ldclcs	1, cr6, [r4, #-444]!	@ 0xfffffe44
 1bc:	3d696261 	stclcc	2, cr6, [r9, #-388]!	@ 0xfffffe7c
 1c0:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
 1c4:	616d2d20 	cmnvs	sp, r0, lsr #26
 1c8:	2d206d72 	stccs	13, cr6, [r0, #-456]!	@ 0xfffffe38
 1cc:	6372616d 	cmnvs	r2, #1073741851	@ 0x4000001b
 1d0:	72613d68 	rsbvc	r3, r1, #104, 26	@ 0x1a00
 1d4:	6b36766d 	blvs	d9db90 <gpio_set_function+0xd9da10>
 1d8:	672d207a 			@ <UNDEFINED> instruction: 0x672d207a
 1dc:	20626467 	rsbcs	r6, r2, r7, ror #8
 1e0:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 1e4:	6474732d 	ldrbtvs	r7, [r4], #-813	@ 0xfffffcd3
 1e8:	756e673d 	strbvc	r6, [lr, #-1853]!	@ 0xfffff8c3
 1ec:	2d203939 			@ <UNDEFINED> instruction: 0x2d203939
 1f0:	65726666 	ldrbvs	r6, [r2, #-1638]!	@ 0xfffff99a
 1f4:	61747365 	cmnvs	r4, r5, ror #6
 1f8:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 1fc:	6f6c0067 	svcvs	0x006c0067
 200:	6c20676e 	stcvs	7, cr6, [r0], #-440	@ 0xfffffe48
 204:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 208:	00746e69 	rsbseq	r6, r4, r9, ror #28
 20c:	4f495047 	svcmi	0x00495047
 210:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 214:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
 218:	63003454 	movwvs	r3, #1108	@ 0x454
 21c:	00726168 	rsbseq	r6, r2, r8, ror #2
 220:	4f495047 	svcmi	0x00495047
 224:	5341425f 	movtpl	r4, #4703	@ 0x125f
 228:	68730045 	ldmdavs	r3!, {r0, r2, r6}^
 22c:	2074726f 	rsbscs	r7, r4, pc, ror #4
 230:	00746e69 	rsbseq	r6, r4, r9, ror #28
 234:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 238:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 23c:	63727300 	cmnvs	r2, #0, 6
 240:	6970672f 	ldmdbvs	r0!, {r0, r1, r2, r3, r5, r8, r9, sl, sp, lr}^
 244:	00632e6f 	rsbeq	r2, r3, pc, ror #28
 248:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 24c:	63206465 			@ <UNDEFINED> instruction: 0x63206465
 250:	00726168 	rsbseq	r6, r2, r8, ror #2
 254:	4f495047 	svcmi	0x00495047
 258:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 25c:	4e495f43 	cdpmi	15, 4, cr5, cr9, cr3, {2}
 260:	00545550 	subseq	r5, r4, r0, asr r5
 264:	6f697067 	svcvs	0x00697067
 268:	7465735f 	strbtvc	r7, [r5], #-863	@ 0xfffffca1
 26c:	6e75665f 	mrcvs	6, 3, r6, cr5, cr15, {2}
 270:	6f697463 	svcvs	0x00697463
 274:	7566006e 	strbvc	r0, [r6, #-110]!	@ 0xffffff92
 278:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
 27c:	67006e6f 	strvs	r6, [r0, -pc, ror #28]
 280:	5f6f6970 	svcpl	0x006f6970
 284:	5f746573 	svcpl	0x00746573
 288:	Address 0x288 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  1c:	00000060 	andeq	r0, r0, r0, rrx
  20:	84180e48 	ldrhi	r0, [r8], #-3656	@ 0xfffff1b8
  24:	86058506 	strhi	r8, [r5], -r6, lsl #10
  28:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
  2c:	00018e02 	andeq	r8, r1, r2, lsl #28
  30:	00000014 	andeq	r0, r0, r4, lsl r0
  34:	00000000 	andeq	r0, r0, r0
  38:	00000060 	andeq	r0, r0, r0, rrx
  3c:	00000034 	andeq	r0, r0, r4, lsr r0
  40:	84080e48 	strhi	r0, [r8], #-3656	@ 0xfffff1b8
  44:	00018e02 	andeq	r8, r1, r2, lsl #28
  48:	00000014 	andeq	r0, r0, r4, lsl r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	00000094 	muleq	r0, r4, r0
  54:	00000034 	andeq	r0, r0, r4, lsr r0
  58:	84080e48 	strhi	r0, [r8], #-3656	@ 0xfffff1b8
  5c:	00018e02 	andeq	r8, r1, r2, lsl #28
  60:	00000014 	andeq	r0, r0, r4, lsl r0
  64:	00000000 	andeq	r0, r0, r0
  68:	000000c8 	andeq	r0, r0, r8, asr #1
  6c:	0000001c 	andeq	r0, r0, ip, lsl r0
  70:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  74:	00018e02 	andeq	r8, r1, r2, lsl #28
  78:	0000001c 	andeq	r0, r0, ip, lsl r0
  7c:	00000000 	andeq	r0, r0, r0
  80:	000000e4 	andeq	r0, r0, r4, ror #1
  84:	00000058 	andeq	r0, r0, r8, asr r0
  88:	84180e48 	ldrhi	r0, [r8], #-3656	@ 0xfffff1b8
  8c:	86058506 	strhi	r8, [r5], -r6, lsl #10
  90:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
  94:	00018e02 	andeq	r8, r1, r2, lsl #28
  98:	00000018 	andeq	r0, r0, r8, lsl r0
  9c:	00000000 	andeq	r0, r0, r0
  a0:	0000013c 	andeq	r0, r0, ip, lsr r1
  a4:	00000044 	andeq	r0, r0, r4, asr #32
  a8:	84080e48 	strhi	r0, [r8], #-3656	@ 0xfffff1b8
  ac:	54018e02 	strpl	r8, [r1], #-3586	@ 0xfffff1fe
  b0:	cec4000e 	cdpgt	0, 12, cr0, cr4, cr14, {0}
  b4:	0000001c 	andeq	r0, r0, ip, lsl r0
  b8:	00000000 	andeq	r0, r0, r0
  bc:	00000180 	andeq	r0, r0, r0, lsl #3
  c0:	00000068 	andeq	r0, r0, r8, rrx
  c4:	84180e48 	ldrhi	r0, [r8], #-3656	@ 0xfffff1b8
  c8:	86058506 	strhi	r8, [r5], -r6, lsl #10
  cc:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
  d0:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <gpio_set_function+0x12cd6ac>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <gpio_set_function+0x462b0>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


uart.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <uart_init>:
   0:	e92d4010 	push	{r4, lr}
   4:	ebfffffe 	bl	0 <dev_barrier>
   8:	e3a01002 	mov	r1, #2
   c:	e3a0000e 	mov	r0, #14
  10:	ebfffffe 	bl	0 <gpio_set_function>
  14:	e3a01002 	mov	r1, #2
  18:	e3a0000f 	mov	r0, #15
  1c:	ebfffffe 	bl	0 <gpio_set_function>
  20:	e3a0000e 	mov	r0, #14
  24:	ebfffffe 	bl	0 <gpio_set_on>
  28:	ebfffffe 	bl	0 <dev_barrier>
  2c:	e59f4064 	ldr	r4, [pc, #100]	@ 98 <uart_init+0x98>
  30:	e1a00004 	mov	r0, r4
  34:	ebfffffe 	bl	0 <GET32>
  38:	e3801001 	orr	r1, r0, #1
  3c:	e1a00004 	mov	r0, r4
  40:	ebfffffe 	bl	0 <PUT32>
  44:	e284405c 	add	r4, r4, #92	@ 0x5c
  48:	e3a01000 	mov	r1, #0
  4c:	e1a00004 	mov	r0, r4
  50:	ebfffffe 	bl	0 <PUT32>
  54:	e3a01006 	mov	r1, #6
  58:	e59f003c 	ldr	r0, [pc, #60]	@ 9c <uart_init+0x9c>
  5c:	ebfffffe 	bl	0 <PUT32>
  60:	e3a01000 	mov	r1, #0
  64:	e59f0034 	ldr	r0, [pc, #52]	@ a0 <uart_init+0xa0>
  68:	ebfffffe 	bl	0 <PUT32>
  6c:	e3a01003 	mov	r1, #3
  70:	e59f002c 	ldr	r0, [pc, #44]	@ a4 <uart_init+0xa4>
  74:	ebfffffe 	bl	0 <PUT32>
  78:	e59f1028 	ldr	r1, [pc, #40]	@ a8 <uart_init+0xa8>
  7c:	e59f0028 	ldr	r0, [pc, #40]	@ ac <uart_init+0xac>
  80:	ebfffffe 	bl	0 <PUT32>
  84:	e3a01003 	mov	r1, #3
  88:	e1a00004 	mov	r0, r4
  8c:	ebfffffe 	bl	0 <PUT32>
  90:	ebfffffe 	bl	0 <dev_barrier>
  94:	e8bd8010 	pop	{r4, pc}
  98:	20215004 	eorcs	r5, r1, r4
  9c:	20215048 	eorcs	r5, r1, r8, asr #32
  a0:	20215044 	eorcs	r5, r1, r4, asr #32
  a4:	2021504c 	eorcs	r5, r1, ip, asr #32
  a8:	0000010f 	andeq	r0, r0, pc, lsl #2
  ac:	20215068 	eorcs	r5, r1, r8, rrx

000000b0 <uart_can_put8>:
  b0:	e92d4010 	push	{r4, lr}
  b4:	e59f0008 	ldr	r0, [pc, #8]	@ c4 <uart_can_put8+0x14>
  b8:	ebfffffe 	bl	0 <GET32>
  bc:	e2000002 	and	r0, r0, #2
  c0:	e8bd8010 	pop	{r4, pc}
  c4:	20215064 	eorcs	r5, r1, r4, rrx

000000c8 <uart_put8>:
  c8:	e92d4010 	push	{r4, lr}
  cc:	e1a04000 	mov	r4, r0
  d0:	ebfffffe 	bl	b0 <uart_can_put8>
  d4:	e3500000 	cmp	r0, #0
  d8:	0afffffc 	beq	d0 <uart_put8+0x8>
  dc:	e1a01004 	mov	r1, r4
  e0:	e59f0008 	ldr	r0, [pc, #8]	@ f0 <uart_put8+0x28>
  e4:	ebfffffe 	bl	0 <PUT32>
  e8:	e3a00000 	mov	r0, #0
  ec:	e8bd8010 	pop	{r4, pc}
  f0:	20215040 	eorcs	r5, r1, r0, asr #32

000000f4 <uart_has_data>:
  f4:	e92d4010 	push	{r4, lr}
  f8:	e59f0008 	ldr	r0, [pc, #8]	@ 108 <uart_has_data+0x14>
  fc:	ebfffffe 	bl	0 <GET32>
 100:	e2000001 	and	r0, r0, #1
 104:	e8bd8010 	pop	{r4, pc}
 108:	20215064 	eorcs	r5, r1, r4, rrx

0000010c <uart_get8>:
 10c:	e92d4010 	push	{r4, lr}
 110:	ebfffffe 	bl	0 <dev_barrier>
 114:	ebfffffe 	bl	f4 <uart_has_data>
 118:	e3500000 	cmp	r0, #0
 11c:	0afffffc 	beq	114 <uart_get8+0x8>
 120:	e59f0008 	ldr	r0, [pc, #8]	@ 130 <uart_get8+0x24>
 124:	ebfffffe 	bl	0 <GET32>
 128:	e6ef0070 	uxtb	r0, r0
 12c:	e8bd8010 	pop	{r4, pc}
 130:	20215040 	eorcs	r5, r1, r0, asr #32

00000134 <uart_get8_async>:
 134:	e92d4010 	push	{r4, lr}
 138:	ebfffffe 	bl	f4 <uart_has_data>
 13c:	e3500000 	cmp	r0, #0
 140:	0a000001 	beq	14c <uart_get8_async+0x18>
 144:	ebfffffe 	bl	10c <uart_get8>
 148:	e8bd8010 	pop	{r4, pc}
 14c:	e3e00000 	mvn	r0, #0
 150:	e8bd8010 	pop	{r4, pc}

00000154 <uart_tx_is_empty>:
 154:	e92d4010 	push	{r4, lr}
 158:	e59f0008 	ldr	r0, [pc, #8]	@ 168 <uart_tx_is_empty+0x14>
 15c:	ebfffffe 	bl	0 <GET32>
 160:	e2000040 	and	r0, r0, #64	@ 0x40
 164:	e8bd8010 	pop	{r4, pc}
 168:	20215054 	eorcs	r5, r1, r4, asr r0

0000016c <uart_flush_tx>:
 16c:	e92d4010 	push	{r4, lr}
 170:	ebfffffe 	bl	154 <uart_tx_is_empty>
 174:	e3500000 	cmp	r0, #0
 178:	0afffffc 	beq	170 <uart_flush_tx+0x4>
 17c:	e8bd8010 	pop	{r4, pc}

00000180 <uart_disable>:
 180:	e92d4010 	push	{r4, lr}
 184:	ebfffffe 	bl	0 <dev_barrier>
 188:	ebfffffe 	bl	16c <uart_flush_tx>
 18c:	e59f4018 	ldr	r4, [pc, #24]	@ 1ac <uart_disable+0x2c>
 190:	e1a00004 	mov	r0, r4
 194:	ebfffffe 	bl	0 <GET32>
 198:	e3c01001 	bic	r1, r0, #1
 19c:	e1a00004 	mov	r0, r4
 1a0:	ebfffffe 	bl	0 <PUT32>
 1a4:	ebfffffe 	bl	0 <dev_barrier>
 1a8:	e8bd8010 	pop	{r4, pc}
 1ac:	20215004 	eorcs	r5, r1, r4

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000046d 	andeq	r0, r0, sp, ror #8
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0001cb0e 	andeq	ip, r1, lr, lsl #22
  10:	03070c00 	movweq	r0, #31744	@ 0x7c00
  14:	00840000 	addeq	r0, r4, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	01b00000 	movseq	r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	040f0000 	streq	r0, [pc], #-0	@ 2c <.debug_info+0x2c>
  28:	746e6905 	strbtvc	r6, [lr], #-2309	@ 0xfffff6fb
  2c:	07040400 	streq	r0, [r4, -r0, lsl #8]
  30:	00000164 	andeq	r0, r0, r4, ror #2
  34:	dc060104 	stcle	1, cr0, [r6], {4}
  38:	04000002 	streq	r0, [r0], #-2
  3c:	02940502 	addseq	r0, r4, #8388608	@ 0x800000
  40:	04040000 	streq	r0, [r4], #-0
  44:	0002b605 	andeq	fp, r2, r5, lsl #12
  48:	05080400 	streq	r0, [r8, #-1024]	@ 0xfffffc00
  4c:	0000026b 	andeq	r0, r0, fp, ror #4
  50:	0001880b 	andeq	r8, r1, fp, lsl #16
  54:	182e0200 	stmdane	lr!, {r9}
  58:	0000005c 	andeq	r0, r0, ip, asr r0
  5c:	e9080104 	stmdb	r8, {r2, r8}
  60:	04000000 	streq	r0, [r0], #-0
  64:	01270702 			@ <UNDEFINED> instruction: 0x01270702
  68:	04040000 	streq	r0, [r4], #-0
  6c:	00011507 	andeq	r1, r1, r7, lsl #10
  70:	07080400 	streq	r0, [r8, -r0, lsl #8]
  74:	00000171 	andeq	r0, r0, r1, ror r1
  78:	88080104 	stmdahi	r8, {r2, r8}
  7c:	0c000002 	stceq	0, cr0, [r0], {2}
  80:	00005c01 	andeq	r5, r0, r1, lsl #24
  84:	0e0c0300 	cdpeq	3, 0, cr0, cr12, cr0, {0}
  88:	000000bd 	strheq	r0, [r0], -sp
  8c:	0002e806 	andeq	lr, r2, r6, lsl #16
  90:	4f060000 	svcmi	0x00060000
  94:	01000000 	mrseq	r0, (UNDEF: 0)
  98:	00001806 	andeq	r1, r0, r6, lsl #16
  9c:	bc060400 	stclt	4, cr0, [r6], {-0}
  a0:	05000000 	streq	r0, [r0, #-0]
  a4:	0000cb06 	andeq	ip, r0, r6, lsl #22
  a8:	da060600 	ble	1818b0 <uart_disable+0x181730>
  ac:	07000000 	streq	r0, [r0, -r0]
  b0:	00027906 	andeq	r7, r2, r6, lsl #18
  b4:	f7060300 			@ <UNDEFINED> instruction: 0xf7060300
  b8:	02000000 	andeq	r0, r0, #0
  bc:	00370b00 	eorseq	r0, r7, r0, lsl #22
  c0:	15030000 	strne	r0, [r3, #-0]
  c4:	00007f03 	andeq	r7, r0, r3, lsl #30
  c8:	2d040c00 	stccs	12, cr0, [r4, #-0]
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	01280614 			@ <UNDEFINED> instruction: 0x01280614
  d4:	8d050000 	stchi	0, cr0, [r5, #-0]
  d8:	04000002 	streq	r0, [r0], #-2
  dc:	05202150 	streq	r2, [r0, #-336]!	@ 0xfffffeb0
  e0:	00000000 	andeq	r0, r0, r0
  e4:	20215040 	eorcs	r5, r1, r0, asr #32
  e8:	00010605 	andeq	r0, r1, r5, lsl #12
  ec:	21504400 	cmpcs	r0, r0, lsl #8
  f0:	013a0520 	teqeq	sl, r0, lsr #10
  f4:	50480000 	subpl	r0, r8, r0
  f8:	cd052021 	stcgt	0, cr2, [r5, #-132]	@ 0xffffff7c
  fc:	4c000002 	stcmi	0, cr0, [r0], {2}
 100:	05202150 	streq	r2, [r0, #-336]!	@ 0xfffffeb0
 104:	000002f8 	strdeq	r0, [r0], -r8
 108:	20215054 	eorcs	r5, r1, r4, asr r0
 10c:	00002705 	andeq	r2, r0, r5, lsl #14
 110:	21506000 	cmpcs	r0, r0
 114:	01a00520 	lsreq	r0, r0, #10
 118:	50640000 	rsbpl	r0, r4, r0
 11c:	90052021 	andls	r2, r5, r1, lsr #32
 120:	68000001 	stmdavs	r0, {r0}
 124:	00202150 	eoreq	r2, r0, r0, asr r1
 128:	0002b00a 	andeq	fp, r2, sl
 12c:	3ea10400 	cdpcc	4, 10, cr0, cr1, cr0, {0}
 130:	07000001 	streq	r0, [r0, -r1]
 134:	0000002d 	andeq	r0, r0, sp, lsr #32
 138:	00002d07 	andeq	r2, r0, r7, lsl #26
 13c:	7e100000 	cdpvc	0, 1, cr0, cr0, cr0, {0}
 140:	04000000 	streq	r0, [r0], #-0
 144:	002d0aa5 	eoreq	r0, sp, r5, lsr #21
 148:	01540000 	cmpeq	r4, r0
 14c:	2d070000 	stccs	0, cr0, [r7, #-0]
 150:	00000000 	andeq	r0, r0, r0
 154:	0003120a 	andeq	r1, r3, sl, lsl #4
 158:	65270300 	strvs	r0, [r7, #-768]!	@ 0xfffffd00
 15c:	07000001 	streq	r0, [r0, -r1]
 160:	0000002d 	andeq	r0, r0, sp, lsr #32
 164:	029e0a00 	addseq	r0, lr, #0, 20
 168:	19030000 	stmdbne	r3, {}	@ <UNPREDICTABLE>
 16c:	0000017b 	andeq	r0, r0, fp, ror r1
 170:	00002d07 	andeq	r2, r0, r7, lsl #26
 174:	00bd0700 	adcseq	r0, sp, r0, lsl #14
 178:	11000000 	mrsne	r0, (UNDEF: 0)
 17c:	00000043 	andeq	r0, r0, r3, asr #32
 180:	0d068104 	stceq	1, cr8, [r6, #-16]
 184:	000002bf 			@ <UNDEFINED> instruction: 0x000002bf
 188:	00016c76 	andeq	r6, r1, r6, ror ip
 18c:	00001400 	andeq	r1, r0, r0, lsl #8
 190:	a19c0100 	orrsge	r0, ip, r0, lsl #2
 194:	03000001 	movweq	r0, #1
 198:	00000174 	andeq	r0, r0, r4, ror r1
 19c:	000001a1 	andeq	r0, r0, r1, lsr #3
 1a0:	01530800 	cmpeq	r3, r0, lsl #16
 1a4:	26700000 	ldrbtcs	r0, [r0], -r0
 1a8:	54000000 	strpl	r0, [r0], #-0
 1ac:	18000001 	stmdane	r0, {r0}
 1b0:	01000000 	mrseq	r0, (UNDEF: 0)
 1b4:	0001cd9c 	muleq	r1, ip, sp
 1b8:	01600900 	cmneq	r0, r0, lsl #18
 1bc:	013e0000 	teqeq	lr, r0
 1c0:	01010000 	mrseq	r0, (UNDEF: 1)
 1c4:	540c0550 	strpl	r0, [ip], #-1360	@ 0xfffffab0
 1c8:	00202150 	eoreq	r2, r0, r0, asr r1
 1cc:	00600800 	rsbeq	r0, r0, r0, lsl #16
 1d0:	26690000 	strbtcs	r0, [r9], -r0
 1d4:	34000000 	strcc	r0, [r0], #-0
 1d8:	20000001 	andcs	r0, r0, r1
 1dc:	01000000 	mrseq	r0, (UNDEF: 0)
 1e0:	0001f89c 	muleq	r1, ip, r8
 1e4:	013c0300 	teqeq	ip, r0, lsl #6
 1e8:	01f80000 	mvnseq	r0, r0
 1ec:	48030000 	stmdami	r3, {}	@ <UNPREDICTABLE>
 1f0:	9d000001 	stcls	0, cr0, [r0, #-4]
 1f4:	00000002 	andeq	r0, r0, r2
 1f8:	0001bd08 	andeq	fp, r1, r8, lsl #26
 1fc:	00266400 	eoreq	r6, r6, r0, lsl #8
 200:	00f40000 	rscseq	r0, r4, r0
 204:	00180000 	andseq	r0, r8, r0
 208:	9c010000 	stcls	0, cr0, [r1], {-0}
 20c:	00000224 	andeq	r0, r0, r4, lsr #4
 210:	00010009 	andeq	r0, r1, r9
 214:	00013e00 	andeq	r3, r1, r0, lsl #28
 218:	50010100 	andpl	r0, r1, r0, lsl #2
 21c:	50640c05 	rsbpl	r0, r4, r5, lsl #24
 220:	00002021 	andeq	r2, r0, r1, lsr #32
 224:	00014908 	andeq	r4, r1, r8, lsl #18
 228:	00265a00 	eoreq	r5, r6, r0, lsl #20
 22c:	00c80000 	sbceq	r0, r8, r0
 230:	002c0000 	eoreq	r0, ip, r0
 234:	9c010000 	stcls	0, cr0, [r1], {-0}
 238:	00000271 	andeq	r0, r0, r1, ror r2
 23c:	01006312 	tsteq	r0, r2, lsl r3
 240:	0050175a 	subseq	r1, r0, sl, asr r7
 244:	00100000 	andseq	r0, r0, r0
 248:	000c0000 	andeq	r0, ip, r0
 24c:	d4030000 	strle	r0, [r3], #-0
 250:	71000000 	mrsvc	r0, (UNDEF: 0)
 254:	09000002 	stmdbeq	r0, {r1}
 258:	000000e8 	andeq	r0, r0, r8, ror #1
 25c:	00000128 	andeq	r0, r0, r8, lsr #2
 260:	05500101 	ldrbeq	r0, [r0, #-257]	@ 0xfffffeff
 264:	2150400c 	cmpcs	r0, ip
 268:	51010120 	tstpl	r1, r0, lsr #2
 26c:	00007402 	andeq	r7, r0, r2, lsl #8
 270:	00700800 	rsbseq	r0, r0, r0, lsl #16
 274:	26530000 	ldrbcs	r0, [r3], -r0
 278:	b0000000 	andlt	r0, r0, r0
 27c:	18000000 	stmdane	r0, {}	@ <UNPREDICTABLE>
 280:	01000000 	mrseq	r0, (UNDEF: 0)
 284:	00029d9c 	muleq	r2, ip, sp
 288:	00bc0900 	adcseq	r0, ip, r0, lsl #18
 28c:	013e0000 	teqeq	lr, r0
 290:	01010000 	mrseq	r0, (UNDEF: 1)
 294:	640c0550 	strvs	r0, [ip], #-1360	@ 0xfffffab0
 298:	00202150 	eoreq	r2, r0, r0, asr r1
 29c:	000e0800 	andeq	r0, lr, r0, lsl #16
 2a0:	264b0000 	strbcs	r0, [fp], -r0
 2a4:	0c000000 	stceq	0, cr0, [r0], {-0}
 2a8:	28000001 	stmdacs	r0, {r0}
 2ac:	01000000 	mrseq	r0, (UNDEF: 0)
 2b0:	0002db9c 	muleq	r2, ip, fp
 2b4:	01140300 	tsteq	r4, r0, lsl #6
 2b8:	017b0000 	cmneq	fp, r0
 2bc:	18030000 	stmdane	r3, {}	@ <UNPREDICTABLE>
 2c0:	f8000001 			@ <UNDEFINED> instruction: 0xf8000001
 2c4:	09000001 	stmdbeq	r0, {r0}
 2c8:	00000128 	andeq	r0, r0, r8, lsr #2
 2cc:	0000013e 	andeq	r0, r0, lr, lsr r1
 2d0:	05500101 	ldrbeq	r0, [r0, #-257]	@ 0xfffffeff
 2d4:	2150400c 	cmpcs	r0, ip
 2d8:	0d000020 	stceq	0, cr0, [r0, #-128]	@ 0xffffff80
 2dc:	000001b0 			@ <UNDEFINED> instruction: 0x000001b0
 2e0:	00018041 	andeq	r8, r1, r1, asr #32
 2e4:	00003000 	andeq	r3, r0, r0
 2e8:	339c0100 	orrscc	r0, ip, #0, 2
 2ec:	03000003 	movweq	r0, #3
 2f0:	00000188 	andeq	r0, r0, r8, lsl #3
 2f4:	0000017b 	andeq	r0, r0, fp, ror r1
 2f8:	00018c03 	andeq	r8, r1, r3, lsl #24
 2fc:	00018300 	andeq	r8, r1, r0, lsl #6
 300:	01980200 	orrseq	r0, r8, r0, lsl #4
 304:	013e0000 	teqeq	lr, r0
 308:	03150000 	tsteq	r5, #0
 30c:	01010000 	mrseq	r0, (UNDEF: 1)
 310:	00740250 	rsbseq	r0, r4, r0, asr r2
 314:	01a40200 			@ <UNDEFINED> instruction: 0x01a40200
 318:	01280000 			@ <UNDEFINED> instruction: 0x01280000
 31c:	03290000 			@ <UNDEFINED> instruction: 0x03290000
 320:	01010000 	mrseq	r0, (UNDEF: 1)
 324:	00740250 	rsbseq	r0, r4, r0, asr r2
 328:	01a80300 			@ <UNDEFINED> instruction: 0x01a80300
 32c:	017b0000 	cmneq	fp, r0
 330:	13000000 	movwne	r0, #0
 334:	000000b2 	strheq	r0, [r0], -r2
 338:	00062a01 	andeq	r2, r6, r1, lsl #20
 33c:	b0000000 	andlt	r0, r0, r0
 340:	01000000 	mrseq	r0, (UNDEF: 0)
 344:	0008039c 	muleq	r8, ip, r3
 348:	017b0000 	cmneq	fp, r0
 34c:	14020000 	strne	r0, [r2], #-0
 350:	65000000 	strvs	r0, [r0, #-0]
 354:	66000001 	strvs	r0, [r0], -r1
 358:	01000003 	tsteq	r0, r3
 35c:	3e015001 	cdpcc	0, 0, cr5, cr1, cr1, {0}
 360:	01510101 	cmpeq	r1, r1, lsl #2
 364:	20020032 	andcs	r0, r2, r2, lsr r0
 368:	65000000 	strvs	r0, [r0, #-0]
 36c:	7e000001 	cdpvc	0, 0, cr0, cr0, cr1, {0}
 370:	01000003 	tsteq	r0, r3
 374:	3f015001 	svccc	0x00015001
 378:	01510101 	cmpeq	r1, r1, lsl #2
 37c:	28020032 	stmdacs	r2, {r1, r4, r5}
 380:	54000000 	strpl	r0, [r0], #-0
 384:	91000001 	tstls	r0, r1
 388:	01000003 	tsteq	r0, r3
 38c:	3e015001 	cdpcc	0, 0, cr5, cr1, cr1, {0}
 390:	002c0300 	eoreq	r0, ip, r0, lsl #6
 394:	017b0000 	cmneq	fp, r0
 398:	38020000 	stmdacc	r2, {}	@ <UNPREDICTABLE>
 39c:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
 3a0:	ae000001 	cdpge	0, 0, cr0, cr0, cr1, {0}
 3a4:	01000003 	tsteq	r0, r3
 3a8:	74025001 	strvc	r5, [r2], #-1
 3ac:	44020000 	strmi	r0, [r2], #-0
 3b0:	28000000 	stmdacs	r0, {}	@ <UNPREDICTABLE>
 3b4:	c2000001 	andgt	r0, r0, #1
 3b8:	01000003 	tsteq	r0, r3
 3bc:	74025001 	strvc	r5, [r2], #-1
 3c0:	54020000 	strpl	r0, [r2], #-0
 3c4:	28000000 	stmdacs	r0, {}	@ <UNPREDICTABLE>
 3c8:	db000001 	blle	3d4 <.debug_info+0x3d4>
 3cc:	01000003 	tsteq	r0, r3
 3d0:	74025001 	strvc	r5, [r2], #-1
 3d4:	51010100 	mrspl	r0, (UNDEF: 17)
 3d8:	02003001 	andeq	r3, r0, #1
 3dc:	00000060 	andeq	r0, r0, r0, rrx
 3e0:	00000128 	andeq	r0, r0, r8, lsr #2
 3e4:	000003f7 	strdeq	r0, [r0], -r7
 3e8:	05500101 	ldrbeq	r0, [r0, #-257]	@ 0xfffffeff
 3ec:	2150480c 	cmpcs	r0, ip, lsl #16
 3f0:	51010120 	tstpl	r1, r0, lsr #2
 3f4:	02003601 	andeq	r3, r0, #1048576	@ 0x100000
 3f8:	0000006c 	andeq	r0, r0, ip, rrx
 3fc:	00000128 	andeq	r0, r0, r8, lsr #2
 400:	00000413 	andeq	r0, r0, r3, lsl r4
 404:	05500101 	ldrbeq	r0, [r0, #-257]	@ 0xfffffeff
 408:	2150440c 	cmpcs	r0, ip, lsl #8
 40c:	51010120 	tstpl	r1, r0, lsr #2
 410:	02003001 	andeq	r3, r0, #1
 414:	00000078 	andeq	r0, r0, r8, ror r0
 418:	00000128 	andeq	r0, r0, r8, lsr #2
 41c:	0000042f 	andeq	r0, r0, pc, lsr #8
 420:	05500101 	ldrbeq	r0, [r0, #-257]	@ 0xfffffeff
 424:	21504c0c 	cmpcs	r0, ip, lsl #24
 428:	51010120 	tstpl	r1, r0, lsr #2
 42c:	02003301 	andeq	r3, r0, #67108864	@ 0x4000000
 430:	00000084 	andeq	r0, r0, r4, lsl #1
 434:	00000128 	andeq	r0, r0, r8, lsr #2
 438:	0000044d 	andeq	r0, r0, sp, asr #8
 43c:	05500101 	ldrbeq	r0, [r0, #-257]	@ 0xfffffeff
 440:	2150680c 	cmpcs	r0, ip, lsl #16
 444:	51010120 	tstpl	r1, r0, lsr #2
 448:	010f0a03 	tsteq	pc, r3, lsl #20
 44c:	00900200 	addseq	r0, r0, r0, lsl #4
 450:	01280000 			@ <UNDEFINED> instruction: 0x01280000
 454:	04660000 	strbteq	r0, [r6], #-0
 458:	01010000 	mrseq	r0, (UNDEF: 1)
 45c:	00740250 	rsbseq	r0, r4, r0, asr r2
 460:	01510101 	cmpeq	r1, r1, lsl #2
 464:	94030033 	strls	r0, [r3], #-51	@ 0xffffffcd
 468:	7b000000 	blvc	470 <.debug_info+0x470>
 46c:	00000001 	andeq	r0, r0, r1
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	02004901 	andeq	r4, r0, #16384	@ 0x4000
   4:	00187e18 	andseq	r7, r8, r8, lsl lr
   8:	01480200 	mrseq	r0, (UNDEF: 104)
   c:	137f017d 	cmnne	pc, #1073741855	@ 0x4000001f
  10:	00001301 	andeq	r1, r0, r1, lsl #6
  14:	7d004803 	stcvc	8, cr4, [r0, #-12]
  18:	00137f01 	andseq	r7, r3, r1, lsl #30
  1c:	00240400 	eoreq	r0, r4, r0, lsl #8
  20:	0b3e0b0b 	bleq	f82c54 <uart_disable+0xf82ad4>
  24:	00000e03 	andeq	r0, r0, r3, lsl #28
  28:	03002805 	movweq	r2, #2053	@ 0x805
  2c:	00061c0e 	andeq	r1, r6, lr, lsl #24
  30:	00280600 	eoreq	r0, r8, r0, lsl #12
  34:	0b1c0e03 	bleq	703848 <uart_disable+0x7036c8>
  38:	05070000 	streq	r0, [r7, #-0]
  3c:	00134900 	andseq	r4, r3, r0, lsl #18
  40:	012e0800 			@ <UNDEFINED> instruction: 0x012e0800
  44:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  48:	3b01213a 	blcc	48538 <uart_disable+0x483b8>
  4c:	0521390b 	streq	r3, [r1, #-2315]!	@ 0xfffff6f5
  50:	13491927 	movtne	r1, #39207	@ 0x9927
  54:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  58:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  5c:	00001301 	andeq	r1, r0, r1, lsl #6
  60:	7d014809 	stcvc	8, cr4, [r1, #-36]	@ 0xffffffdc
  64:	00137f01 	andseq	r7, r3, r1, lsl #30
  68:	012e0a00 			@ <UNDEFINED> instruction: 0x012e0a00
  6c:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  70:	0b3b0b3a 	bleq	ec2d60 <uart_disable+0xec2be0>
  74:	27062139 	smladxcs	r6, r9, r1, r2
  78:	01193c19 	tsteq	r9, r9, lsl ip
  7c:	0b000013 	bleq	d0 <.debug_abbrev+0xd0>
  80:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  84:	0b3b0b3a 	bleq	ec2d74 <uart_disable+0xec2bf4>
  88:	13490b39 	movtne	r0, #39737	@ 0x9b39
  8c:	040c0000 	streq	r0, [ip], #-0
  90:	07213e01 	streq	r3, [r1, -r1, lsl #28]!
  94:	13490b0b 	movtne	r0, #39691	@ 0x9b0b
  98:	0b3b0b3a 	bleq	ec2d88 <uart_disable+0xec2c08>
  9c:	13010b39 	movwne	r0, #6969	@ 0x1b39
  a0:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
  a4:	03193f01 	tsteq	r9, #1, 30
  a8:	01213a0e 			@ <UNDEFINED> instruction: 0x01213a0e
  ac:	21390b3b 	teqcs	r9, fp, lsr fp
  b0:	11192706 	tstne	r9, r6, lsl #14
  b4:	40061201 	andmi	r1, r6, r1, lsl #4
  b8:	01197a18 	tsteq	r9, r8, lsl sl
  bc:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
  c0:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  c4:	0e030b13 	vmoveq.32	d3[0], r0
  c8:	01110e1b 	tsteq	r1, fp, lsl lr
  cc:	17100612 			@ <UNDEFINED> instruction: 0x17100612
  d0:	240f0000 	strcs	r0, [pc], #-0	@ d8 <.debug_abbrev+0xd8>
  d4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  d8:	0008030b 	andeq	r0, r8, fp, lsl #6
  dc:	012e1000 			@ <UNDEFINED> instruction: 0x012e1000
  e0:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  e4:	0b3b0b3a 	bleq	ec2dd4 <uart_disable+0xec2c54>
  e8:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  ec:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
  f0:	00001301 	andeq	r1, r0, r1, lsl #6
  f4:	3f002e11 	svccc	0x00002e11
  f8:	3a0e0319 	bcc	380d64 <uart_disable+0x380be4>
  fc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 100:	3c19270b 	ldccc	7, cr2, [r9], {11}
 104:	12000019 	andne	r0, r0, #25
 108:	08030005 	stmdaeq	r3, {r0, r2}
 10c:	0b3b0b3a 	bleq	ec2dfc <uart_disable+0xec2c7c>
 110:	13490b39 	movtne	r0, #39737	@ 0x9b39
 114:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
 118:	13000017 	movwne	r0, #23
 11c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
 120:	0b3a0e03 	bleq	e83934 <uart_disable+0xe837b4>
 124:	0b390b3b 	bleq	e42e18 <uart_disable+0xe42c98>
 128:	01111927 	tsteq	r1, r7, lsr #18
 12c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 130:	0000197a 	andeq	r1, r0, sl, ror r9
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	0000001b 	andeq	r0, r0, fp, lsl r0
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	00010100 	andeq	r0, r1, r0, lsl #2
  10:	d001c804 	andle	ip, r1, r4, lsl #16
  14:	04500101 	ldrbeq	r0, [r0], #-257	@ 0xfffffeff
  18:	01f401d0 	ldrsbeq	r0, [r4, #16]!
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000001b0 			@ <UNDEFINED> instruction: 0x000001b0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001a9 	andeq	r0, r0, r9, lsr #3
   4:	00a50003 	adceq	r0, r5, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	73010000 	movwvc	r0, #4096	@ 0x1000
  1c:	2f006372 	svccs	0x00006372
  20:	2f727375 	svccs	0x00727375
  24:	2f62696c 	svccs	0x0062696c
  28:	2f636367 	svccs	0x00636367
  2c:	2d6d7261 	stclcs	2, cr7, [sp, #-388]!	@ 0xfffffe7c
  30:	656e6f6e 	strbvs	r6, [lr, #-3950]!	@ 0xfffff092
  34:	6261652d 	rsbvs	r6, r1, #188743680	@ 0xb400000
  38:	34312f69 	ldrtcc	r2, [r1], #-3945	@ 0xfffff097
  3c:	302e312e 	eorcc	r3, lr, lr, lsr #2
  40:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  44:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  48:	6f682f00 	svcvs	0x00682f00
  4c:	612f656d 			@ <UNDEFINED> instruction: 0x612f656d
  50:	69766a72 	ldmdbvs	r6!, {r1, r4, r5, r6, r9, fp, sp, lr}^
  54:	72502f6b 	subsvc	r2, r0, #428	@ 0x1ac
  58:	6172676f 	cmnvs	r2, pc, ror #14
  5c:	6e696d6d 	cdpvs	13, 6, cr6, cr9, cr13, {3}
  60:	2f632f67 	svccs	0x00632f67
  64:	34317363 	ldrtcc	r7, [r1], #-867	@ 0xfffffc9d
  68:	322d6530 	eorcc	r6, sp, #48, 10	@ 0xc000000
  6c:	6e697734 	mcrvs	7, 3, r7, cr9, cr4, {1}
  70:	696c2f2f 	stmdbvs	ip!, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}^
  74:	2f697062 	svccs	0x00697062
  78:	6c636e69 	stclvs	14, cr6, [r3], #-420	@ 0xfffffe5c
  7c:	00656475 	rsbeq	r6, r5, r5, ror r4
  80:	72617500 	rsbvc	r7, r1, #0, 10
  84:	00632e74 	rsbeq	r2, r3, r4, ror lr
  88:	73000001 	movwvc	r0, #1
  8c:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
  90:	63672d74 	cmnvs	r7, #116, 26	@ 0x1d00
  94:	00682e63 	rsbeq	r2, r8, r3, ror #28
  98:	67000002 	strvs	r0, [r0, -r2]
  9c:	2e6f6970 			@ <UNDEFINED> instruction: 0x2e6f6970
  a0:	00030068 	andeq	r0, r3, r8, rrx
  a4:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  a8:	0300682e 	movweq	r6, #2094	@ 0x82e
  ac:	05000000 	streq	r0, [r0, #-0]
  b0:	02050016 	andeq	r0, r5, #22
  b4:	00000000 	andeq	r0, r0, r0
  b8:	05012903 	streq	r2, [r1, #-2307]	@ 0xfffff6fd
  bc:	672f2f05 	strvs	r2, [pc, -r5, lsl #30]!
  c0:	002f4b67 	eoreq	r4, pc, r7, ror #22
  c4:	06010402 	streq	r0, [r1], -r2, lsl #8
  c8:	85680666 	strbhi	r0, [r8, #-1638]!	@ 0xfffff99a
  cc:	68676868 	stmdavs	r7!, {r3, r5, r6, fp, sp, lr}^
  d0:	06010567 	streq	r0, [r1], -r7, ror #10
  d4:	0619052f 	ldreq	r0, [r9], -pc, lsr #10
  d8:	05d61503 	ldrbeq	r1, [r6, #1283]	@ 0x503
  dc:	0c052f05 	stceq	15, cr2, [r5], {5}
  e0:	01050106 	tsteq	r5, r6, lsl #2
  e4:	061a054b 	ldreq	r0, [sl], -fp, asr #10
  e8:	0501066b 	streq	r0, [r1, #-1643]	@ 0xfffff995
  ec:	054b0605 	strbeq	r0, [fp, #-1541]	@ 0xfffff9fb
  f0:	0402000c 	streq	r0, [r2], #-12
  f4:	0d050101 	stceq	1, cr0, [r5, #-4]
  f8:	01040200 	mrseq	r0, R12_usr
  fc:	0c050106 	stceq	1, cr0, [r5], {6}
 100:	01040200 	mrseq	r0, R12_usr
 104:	0605052e 	streq	r0, [r5], -lr, lsr #10
 108:	0105674c 	tsteq	r5, ip, asr #14
 10c:	19051306 	stmdbne	r5, {r1, r2, r8, r9, ip}
 110:	05056b06 	streq	r6, [r5, #-2822]	@ 0xfffff4fa
 114:	060c052f 	streq	r0, [ip], -pc, lsr #10
 118:	4b010501 	blmi	41524 <uart_disable+0x413a4>
 11c:	03061505 	movweq	r1, #25861	@ 0x6505
 120:	05056665 	streq	r6, [r5, #-1637]	@ 0xfffff99b
 124:	0b052f2f 	bleq	14bde8 <uart_disable+0x14bc68>
 128:	01040200 	mrseq	r0, R12_usr
 12c:	000c0501 	andeq	r0, ip, r1, lsl #10
 130:	06010402 	streq	r0, [r1], -r2, lsl #8
 134:	000b0501 	andeq	r0, fp, r1, lsl #10
 138:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 13c:	4c060505 	stcmi	5, cr0, [r6], {5}
 140:	01060c05 	tsteq	r6, r5, lsl #24
 144:	054b0105 	strbeq	r0, [fp, #-261]	@ 0xfffffefb
 148:	1903061b 	stmdbne	r3, {r0, r1, r3, r4, r9, sl}
 14c:	2f050566 	svccs	0x00050566
 150:	01060905 	tsteq	r6, r5, lsl #18
 154:	02000705 	andeq	r0, r0, #1310720	@ 0x140000
 158:	052e0104 	streq	r0, [lr, #-260]!	@ 0xfffffefc
 15c:	054c0605 	strbeq	r0, [ip, #-1541]	@ 0xfffff9fb
 160:	0501060c 	streq	r0, [r1, #-1548]	@ 0xfffff9f4
 164:	01054910 	tsteq	r5, r0, lsl r9
 168:	061c0530 			@ <UNDEFINED> instruction: 0x061c0530
 16c:	2f050531 	svccs	0x00050531
 170:	01060c05 	tsteq	r6, r5, lsl #24
 174:	054b0105 	strbeq	r0, [fp, #-261]	@ 0xfffffefb
 178:	056a061a 	strbeq	r0, [sl, #-1562]!	@ 0xfffff9e6
 17c:	0402000b 	streq	r0, [r2], #-11
 180:	0c052f01 	stceq	15, cr2, [r5], {1}
 184:	01040200 	mrseq	r0, R12_usr
 188:	0b050106 	bleq	1405a8 <uart_disable+0x140428>
 18c:	01040200 	mrseq	r0, R12_usr
 190:	0619052e 	ldreq	r0, [r9], -lr, lsr #10
 194:	05664a03 	strbeq	r4, [r6, #-2563]!	@ 0xfffff5fd
 198:	2f2f2f05 	svccs	0x002f2f05
 19c:	01040200 	mrseq	r0, R12_usr
 1a0:	67066606 	strvs	r6, [r6, -r6, lsl #12]
 1a4:	2f060105 	svccs	0x00060105
 1a8:	01000402 	tsteq	r0, r2, lsl #8
 1ac:	Address 0x1ac is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f585541 	svcpl	0x00585541
   4:	495f554d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, sl, ip, lr}^	@ <UNPREDICTABLE>
   8:	45525f4f 	ldrbmi	r5, [r2, #-3919]	@ 0xfffff0b1
   c:	61750047 	cmnvs	r5, r7, asr #32
  10:	675f7472 			@ <UNDEFINED> instruction: 0x675f7472
  14:	00387465 	eorseq	r7, r8, r5, ror #8
  18:	4f495047 	svcmi	0x00495047
  1c:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  20:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
  24:	41003054 	qaddmi	r3, r4, r0
  28:	4d5f5855 	ldclmi	8, cr5, [pc, #-340]	@ fffffedc <uart_disable+0xfffffd5c>
  2c:	4e435f55 	mcrmi	15, 2, r5, cr3, cr5, {2}
  30:	525f4c54 	subspl	r4, pc, #84, 24	@ 0x5400
  34:	67004745 	strvs	r4, [r0, -r5, asr #14]
  38:	5f6f6970 	svcpl	0x006f6970
  3c:	636e7566 	cmnvs	lr, #427819008	@ 0x19800000
  40:	6400745f 	strvs	r7, [r0], #-1119	@ 0xfffffba1
  44:	625f7665 	subsvs	r7, pc, #105906176	@ 0x6500000
  48:	69727261 	ldmdbvs	r2!, {r0, r5, r6, r9, ip, sp, lr}^
  4c:	47007265 	strmi	r7, [r0, -r5, ror #4]
  50:	5f4f4950 	svcpl	0x004f4950
  54:	434e5546 	movtmi	r5, #58694	@ 0xe546
  58:	54554f5f 	ldrbpl	r4, [r5], #-3935	@ 0xfffff0a1
  5c:	00545550 	subseq	r5, r4, r0, asr r5
  60:	74726175 	ldrbtvc	r6, [r2], #-373	@ 0xfffffe8b
  64:	7465675f 	strbtvc	r6, [r5], #-1887	@ 0xfffff8a1
  68:	73615f38 	cmnvc	r1, #56, 30	@ 0xe0
  6c:	00636e79 	rsbeq	r6, r3, r9, ror lr
  70:	74726175 	ldrbtvc	r6, [r2], #-373	@ 0xfffffe8b
  74:	6e61635f 	mcrvs	3, 3, r6, cr1, cr15, {2}
  78:	7475705f 	ldrbtvc	r7, [r5], #-95	@ 0xffffffa1
  7c:	45470038 	strbmi	r0, [r7, #-56]	@ 0xffffffc8
  80:	00323354 	eorseq	r3, r2, r4, asr r3
  84:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	@ ffffffd0 <uart_disable+0xfffffe50>
  88:	72612f65 	rsbvc	r2, r1, #404	@ 0x194
  8c:	6b69766a 	blvs	1a5da3c <uart_disable+0x1a5d8bc>
  90:	6f72502f 	svcvs	0x0072502f
  94:	6d617267 	stclvs	2, cr7, [r1, #-412]!	@ 0xfffffe64
  98:	676e696d 	strbvs	r6, [lr, -sp, ror #18]!
  9c:	632f632f 			@ <UNDEFINED> instruction: 0x632f632f
  a0:	30343173 	eorscc	r3, r4, r3, ror r1
  a4:	34322d65 	ldrtcc	r2, [r2], #-3429	@ 0xfffff29b
  a8:	2f6e6977 	svccs	0x006e6977
  ac:	7062696c 	rsbvc	r6, r2, ip, ror #18
  b0:	61750069 	cmnvs	r5, r9, rrx
  b4:	695f7472 	ldmdbvs	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	@ <UNPREDICTABLE>
  b8:	0074696e 	rsbseq	r6, r4, lr, ror #18
  bc:	4f495047 	svcmi	0x00495047
  c0:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  c4:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
  c8:	47003154 	smlsdmi	r0, r4, r1, r3
  cc:	5f4f4950 	svcpl	0x004f4950
  d0:	434e5546 	movtmi	r5, #58694	@ 0xe546
  d4:	544c415f 	strbpl	r4, [ip], #-351	@ 0xfffffea1
  d8:	50470032 	subpl	r0, r7, r2, lsr r0
  dc:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  e0:	5f434e55 	svcpl	0x00434e55
  e4:	33544c41 	cmpcc	r4, #16640	@ 0x4100
  e8:	736e7500 	cmnvc	lr, #0, 10
  ec:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  f0:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  f4:	47007261 	strmi	r7, [r0, -r1, ror #4]
  f8:	5f4f4950 	svcpl	0x004f4950
  fc:	434e5546 	movtmi	r5, #58694	@ 0xe546
 100:	544c415f 	strbpl	r4, [ip], #-351	@ 0xfffffea1
 104:	55410035 	strbpl	r0, [r1, #-53]	@ 0xffffffcb
 108:	554d5f58 	strbpl	r5, [sp, #-3928]	@ 0xfffff0a8
 10c:	5245495f 	subpl	r4, r5, #1556480	@ 0x17c000
 110:	4745525f 	smlsldmi	r5, r5, pc, r2	@ <UNPREDICTABLE>
 114:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 118:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 11c:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 120:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 124:	7300746e 	movwvc	r7, #1134	@ 0x46e
 128:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
 12c:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
 130:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 134:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 138:	55410074 	strbpl	r0, [r1, #-116]	@ 0xffffff8c
 13c:	554d5f58 	strbpl	r5, [sp, #-3928]	@ 0xfffff0a8
 140:	5249495f 	subpl	r4, r9, #1556480	@ 0x17c000
 144:	4745525f 	smlsldmi	r5, r5, pc, r2	@ <UNPREDICTABLE>
 148:	72617500 	rsbvc	r7, r1, #0, 10
 14c:	75705f74 	ldrbvc	r5, [r0, #-3956]!	@ 0xfffff08c
 150:	75003874 	strvc	r3, [r0, #-2164]	@ 0xfffff78c
 154:	5f747261 	svcpl	0x00747261
 158:	695f7874 	ldmdbvs	pc, {r2, r4, r5, r6, fp, ip, sp, lr}^	@ <UNPREDICTABLE>
 15c:	6d655f73 	stclvs	15, cr5, [r5, #-460]!	@ 0xfffffe34
 160:	00797470 	rsbseq	r7, r9, r0, ror r4
 164:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 168:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 16c:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 170:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 174:	6f6c2067 	svcvs	0x006c2067
 178:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
 17c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 180:	2064656e 	rsbcs	r6, r4, lr, ror #10
 184:	00746e69 	rsbseq	r6, r4, r9, ror #28
 188:	746e6975 	strbtvc	r6, [lr], #-2421	@ 0xfffff68b
 18c:	00745f38 	rsbseq	r5, r4, r8, lsr pc
 190:	5f585541 	svcpl	0x00585541
 194:	425f554d 	subsmi	r5, pc, #322961408	@ 0x13400000
 198:	5f445541 	svcpl	0x00445541
 19c:	00474552 	subeq	r4, r7, r2, asr r5
 1a0:	5f585541 	svcpl	0x00585541
 1a4:	535f554d 	cmppl	pc, #322961408	@ 0x13400000
 1a8:	5f544154 	svcpl	0x00544154
 1ac:	00474552 	subeq	r4, r7, r2, asr r5
 1b0:	74726175 	ldrbtvc	r6, [r2], #-373	@ 0xfffffe8b
 1b4:	7369645f 	cmnvc	r9, #1593835520	@ 0x5f000000
 1b8:	656c6261 	strbvs	r6, [ip, #-609]!	@ 0xfffffd9f
 1bc:	72617500 	rsbvc	r7, r1, #0, 10
 1c0:	61685f74 	smcvs	34292	@ 0x85f4
 1c4:	61645f73 	smcvs	17907	@ 0x45f3
 1c8:	47006174 	smlsdxmi	r0, r4, r1, r6
 1cc:	4320554e 			@ <UNDEFINED> instruction: 0x4320554e
 1d0:	31203939 			@ <UNDEFINED> instruction: 0x31203939
 1d4:	2e312e34 	mrccs	14, 1, r2, cr1, cr4, {1}
 1d8:	6d2d2030 	stcvs	0, cr2, [sp, #-192]!	@ 0xffffff40
 1dc:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	@ 0xfffffe74
 1e0:	316d7261 	cmncc	sp, r1, ror #4
 1e4:	6a363731 	bvs	d8deb0 <uart_disable+0xd8dd30>
 1e8:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
 1ec:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
 1f0:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	@ 0xfffffe2c
 1f4:	316d7261 	cmncc	sp, r1, ror #4
 1f8:	6a363731 	bvs	d8dec4 <uart_disable+0xd8dd44>
 1fc:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
 200:	6e6d2d20 	cdpvs	13, 6, cr2, cr13, cr0, {1}
 204:	6e752d6f 	cdpvs	13, 7, cr2, cr5, cr15, {3}
 208:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
 20c:	2d64656e 	stclcs	5, cr6, [r4, #-440]!	@ 0xfffffe48
 210:	65636361 	strbvs	r6, [r3, #-865]!	@ 0xfffffc9f
 214:	2d207373 	stccs	3, cr7, [r0, #-460]!	@ 0xfffffe34
 218:	3d70746d 	ldclcc	4, cr7, [r0, #-436]!	@ 0xfffffe4c
 21c:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
 220:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 224:	74616f6c 	strbtvc	r6, [r1], #-3948	@ 0xfffff094
 228:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 22c:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
 230:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
 234:	206d7261 	rsbcs	r7, sp, r1, ror #4
 238:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
 23c:	613d6863 	teqvs	sp, r3, ror #16
 240:	36766d72 			@ <UNDEFINED> instruction: 0x36766d72
 244:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 248:	62646767 	rsbvs	r6, r4, #27000832	@ 0x19c0000
 24c:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 250:	74732d20 	ldrbtvc	r2, [r3], #-3360	@ 0xfffff2e0
 254:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 258:	20393975 	eorscs	r3, r9, r5, ror r9
 25c:	7266662d 	rsbvc	r6, r6, #47185920	@ 0x2d00000
 260:	74736565 	ldrbtvc	r6, [r3], #-1381	@ 0xfffffa9b
 264:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 268:	6c00676e 	stcvs	7, cr6, [r0], {110}	@ 0x6e
 26c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 270:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 274:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 278:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 27c:	55465f4f 	strbpl	r5, [r6, #-3919]	@ 0xfffff0b1
 280:	415f434e 	cmpmi	pc, lr, asr #6
 284:	0034544c 	eorseq	r5, r4, ip, asr #8
 288:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
 28c:	58554100 	ldmdapl	r5, {r8, lr}^
 290:	00424e45 	subeq	r4, r2, r5, asr #28
 294:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
 298:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 29c:	70670074 	rsbvc	r0, r7, r4, ror r0
 2a0:	735f6f69 	cmpvc	pc, #420	@ 0x1a4
 2a4:	665f7465 	ldrbvs	r7, [pc], -r5, ror #8
 2a8:	74636e75 	strbtvc	r6, [r3], #-3701	@ 0xfffff18b
 2ac:	006e6f69 	rsbeq	r6, lr, r9, ror #30
 2b0:	33545550 	cmpcc	r4, #80, 10	@ 0x14000000
 2b4:	6f6c0032 	svcvs	0x006c0032
 2b8:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 2bc:	7500746e 	strvc	r7, [r0, #-1134]	@ 0xfffffb92
 2c0:	5f747261 	svcpl	0x00747261
 2c4:	73756c66 	cmnvc	r5, #26112	@ 0x6600
 2c8:	78745f68 	ldmdavc	r4!, {r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 2cc:	58554100 	ldmdapl	r5, {r8, lr}^
 2d0:	5f554d5f 	svcpl	0x00554d5f
 2d4:	5f52434c 	svcpl	0x0052434c
 2d8:	00474552 	subeq	r4, r7, r2, asr r5
 2dc:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 2e0:	63206465 			@ <UNDEFINED> instruction: 0x63206465
 2e4:	00726168 	rsbseq	r6, r2, r8, ror #2
 2e8:	4f495047 	svcmi	0x00495047
 2ec:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 2f0:	4e495f43 	cdpmi	15, 4, cr5, cr9, cr3, {2}
 2f4:	00545550 	subseq	r5, r4, r0, asr r5
 2f8:	5f585541 	svcpl	0x00585541
 2fc:	4c5f554d 	mrrcmi	5, 4, r5, pc, cr13	@ <UNPREDICTABLE>
 300:	525f5253 	subspl	r5, pc, #805306373	@ 0x30000005
 304:	73004745 	movwvc	r4, #1861	@ 0x745
 308:	752f6372 	strvc	r6, [pc, #-882]!	@ ffffff9e <uart_disable+0xfffffe1e>
 30c:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
 310:	70670063 	rsbvc	r0, r7, r3, rrx
 314:	735f6f69 	cmpvc	pc, #420	@ 0x1a4
 318:	6f5f7465 	svcvs	0x005f7465
 31c:	Address 0x31c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	000000b0 	strheq	r0, [r0], -r0	@ <UNPREDICTABLE>
  20:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28
  28:	00000014 	andeq	r0, r0, r4, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	000000b0 	strheq	r0, [r0], -r0	@ <UNPREDICTABLE>
  34:	00000018 	andeq	r0, r0, r8, lsl r0
  38:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  3c:	00018e02 	andeq	r8, r1, r2, lsl #28
  40:	00000014 	andeq	r0, r0, r4, lsl r0
  44:	00000000 	andeq	r0, r0, r0
  48:	000000c8 	andeq	r0, r0, r8, asr #1
  4c:	0000002c 	andeq	r0, r0, ip, lsr #32
  50:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  54:	00018e02 	andeq	r8, r1, r2, lsl #28
  58:	00000014 	andeq	r0, r0, r4, lsl r0
  5c:	00000000 	andeq	r0, r0, r0
  60:	000000f4 	strdeq	r0, [r0], -r4
  64:	00000018 	andeq	r0, r0, r8, lsl r0
  68:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  6c:	00018e02 	andeq	r8, r1, r2, lsl #28
  70:	00000014 	andeq	r0, r0, r4, lsl r0
  74:	00000000 	andeq	r0, r0, r0
  78:	0000010c 	andeq	r0, r0, ip, lsl #2
  7c:	00000028 	andeq	r0, r0, r8, lsr #32
  80:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  84:	00018e02 	andeq	r8, r1, r2, lsl #28
  88:	00000014 	andeq	r0, r0, r4, lsl r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	00000134 	andeq	r0, r0, r4, lsr r1
  94:	00000020 	andeq	r0, r0, r0, lsr #32
  98:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  9c:	00018e02 	andeq	r8, r1, r2, lsl #28
  a0:	00000014 	andeq	r0, r0, r4, lsl r0
  a4:	00000000 	andeq	r0, r0, r0
  a8:	00000154 	andeq	r0, r0, r4, asr r1
  ac:	00000018 	andeq	r0, r0, r8, lsl r0
  b0:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  b4:	00018e02 	andeq	r8, r1, r2, lsl #28
  b8:	00000014 	andeq	r0, r0, r4, lsl r0
  bc:	00000000 	andeq	r0, r0, r0
  c0:	0000016c 	andeq	r0, r0, ip, ror #2
  c4:	00000014 	andeq	r0, r0, r4, lsl r0
  c8:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  cc:	00018e02 	andeq	r8, r1, r2, lsl #28
  d0:	00000014 	andeq	r0, r0, r4, lsl r0
  d4:	00000000 	andeq	r0, r0, r0
  d8:	00000180 	andeq	r0, r0, r0, lsl #3
  dc:	00000030 	andeq	r0, r0, r0, lsr r0
  e0:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  e4:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <uart_disable+0x12cd6ac>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <uart_disable+0x462b0>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


i2c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <i2c_write>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e24dd008 	sub	sp, sp, #8
   8:	e1a06000 	mov	r6, r0
   c:	e1a05001 	mov	r5, r1
  10:	e1a04002 	mov	r4, r2
  14:	ebfffffe 	bl	0 <dev_barrier>
  18:	e59f30f8 	ldr	r3, [pc, #248]	@ 118 <i2c_write+0x118>
  1c:	e5933004 	ldr	r3, [r3, #4]
  20:	e3130001 	tst	r3, #1
  24:	1afffffb 	bne	18 <i2c_write+0x18>
  28:	e1b033a6 	lsrs	r3, r6, #7
  2c:	1a000009 	bne	58 <i2c_write+0x58>
  30:	e59f30e0 	ldr	r3, [pc, #224]	@ 118 <i2c_write+0x118>
  34:	e583600c 	str	r6, [r3, #12]
  38:	e1b03824 	lsrs	r3, r4, #16
  3c:	1a00000d 	bne	78 <i2c_write+0x78>
  40:	e59f30d0 	ldr	r3, [pc, #208]	@ 118 <i2c_write+0x118>
  44:	e5834008 	str	r4, [r3, #8]
  48:	e59f20cc 	ldr	r2, [pc, #204]	@ 11c <i2c_write+0x11c>
  4c:	e5832000 	str	r2, [r3]
  50:	e3a00000 	mov	r0, #0
  54:	ea000017 	b	b8 <i2c_write+0xb8>
  58:	e59f30c0 	ldr	r3, [pc, #192]	@ 120 <i2c_write+0x120>
  5c:	e58d3000 	str	r3, [sp]
  60:	e3a0303d 	mov	r3, #61	@ 0x3d
  64:	e59f20b8 	ldr	r2, [pc, #184]	@ 124 <i2c_write+0x124>
  68:	e59f10b8 	ldr	r1, [pc, #184]	@ 128 <i2c_write+0x128>
  6c:	e59f00b8 	ldr	r0, [pc, #184]	@ 12c <i2c_write+0x12c>
  70:	ebfffffe 	bl	0 <printk>
  74:	ebfffffe 	bl	0 <clean_reboot>
  78:	e59f30b0 	ldr	r3, [pc, #176]	@ 130 <i2c_write+0x130>
  7c:	e58d3000 	str	r3, [sp]
  80:	e3a0303f 	mov	r3, #63	@ 0x3f
  84:	e59f2098 	ldr	r2, [pc, #152]	@ 124 <i2c_write+0x124>
  88:	e59f1098 	ldr	r1, [pc, #152]	@ 128 <i2c_write+0x128>
  8c:	e59f0098 	ldr	r0, [pc, #152]	@ 12c <i2c_write+0x12c>
  90:	ebfffffe 	bl	0 <printk>
  94:	ebfffffe 	bl	0 <clean_reboot>
  98:	e59f3078 	ldr	r3, [pc, #120]	@ 118 <i2c_write+0x118>
  9c:	e5933004 	ldr	r3, [r3, #4]
  a0:	e3130010 	tst	r3, #16
  a4:	0afffffb 	beq	98 <i2c_write+0x98>
  a8:	e7d52002 	ldrb	r2, [r5, r2]
  ac:	e59f3064 	ldr	r3, [pc, #100]	@ 118 <i2c_write+0x118>
  b0:	e5832010 	str	r2, [r3, #16]
  b4:	e2800001 	add	r0, r0, #1
  b8:	e1a02000 	mov	r2, r0
  bc:	e1500004 	cmp	r0, r4
  c0:	3afffff4 	bcc	98 <i2c_write+0x98>
  c4:	e59f304c 	ldr	r3, [pc, #76]	@ 118 <i2c_write+0x118>
  c8:	e5933004 	ldr	r3, [r3, #4]
  cc:	e3130002 	tst	r3, #2
  d0:	0afffffb 	beq	c4 <i2c_write+0xc4>
  d4:	e59f303c 	ldr	r3, [pc, #60]	@ 118 <i2c_write+0x118>
  d8:	e3a02002 	mov	r2, #2
  dc:	e5832004 	str	r2, [r3, #4]
  e0:	e5933004 	ldr	r3, [r3, #4]
  e4:	e3130001 	tst	r3, #1
  e8:	1a000002 	bne	f8 <i2c_write+0xf8>
  ec:	e1a00004 	mov	r0, r4
  f0:	e28dd008 	add	sp, sp, #8
  f4:	e8bd8070 	pop	{r4, r5, r6, pc}
  f8:	e59f3034 	ldr	r3, [pc, #52]	@ 134 <i2c_write+0x134>
  fc:	e58d3000 	str	r3, [sp]
 100:	e3a0304c 	mov	r3, #76	@ 0x4c
 104:	e59f2018 	ldr	r2, [pc, #24]	@ 124 <i2c_write+0x124>
 108:	e59f1018 	ldr	r1, [pc, #24]	@ 128 <i2c_write+0x128>
 10c:	e59f0018 	ldr	r0, [pc, #24]	@ 12c <i2c_write+0x12c>
 110:	ebfffffe 	bl	0 <printk>
 114:	ebfffffe 	bl	0 <clean_reboot>
 118:	20804000 	addcs	r4, r0, r0
 11c:	00008080 	andeq	r8, r0, r0, lsl #1
 120:	0000003c 	andeq	r0, r0, ip, lsr r0
	...
 12c:	0000000c 	andeq	r0, r0, ip
 130:	00000050 	andeq	r0, r0, r0, asr r0
 134:	00000068 	andeq	r0, r0, r8, rrx

00000138 <i2c_read>:
 138:	e92d4070 	push	{r4, r5, r6, lr}
 13c:	e24dd008 	sub	sp, sp, #8
 140:	e1a06000 	mov	r6, r0
 144:	e1a05001 	mov	r5, r1
 148:	e1a04002 	mov	r4, r2
 14c:	ebfffffe 	bl	0 <dev_barrier>
 150:	e59f30f8 	ldr	r3, [pc, #248]	@ 250 <i2c_read+0x118>
 154:	e5933004 	ldr	r3, [r3, #4]
 158:	e3130001 	tst	r3, #1
 15c:	1afffffb 	bne	150 <i2c_read+0x18>
 160:	e1b033a6 	lsrs	r3, r6, #7
 164:	1a000009 	bne	190 <i2c_read+0x58>
 168:	e59f30e0 	ldr	r3, [pc, #224]	@ 250 <i2c_read+0x118>
 16c:	e583600c 	str	r6, [r3, #12]
 170:	e1b03824 	lsrs	r3, r4, #16
 174:	1a00000d 	bne	1b0 <i2c_read+0x78>
 178:	e59f30d0 	ldr	r3, [pc, #208]	@ 250 <i2c_read+0x118>
 17c:	e5834008 	str	r4, [r3, #8]
 180:	e59f20cc 	ldr	r2, [pc, #204]	@ 254 <i2c_read+0x11c>
 184:	e5832000 	str	r2, [r3]
 188:	e3a00000 	mov	r0, #0
 18c:	ea000017 	b	1f0 <i2c_read+0xb8>
 190:	e59f30c0 	ldr	r3, [pc, #192]	@ 258 <i2c_read+0x120>
 194:	e58d3000 	str	r3, [sp]
 198:	e3a03055 	mov	r3, #85	@ 0x55
 19c:	e59f20b8 	ldr	r2, [pc, #184]	@ 25c <i2c_read+0x124>
 1a0:	e59f10b8 	ldr	r1, [pc, #184]	@ 260 <i2c_read+0x128>
 1a4:	e59f00b8 	ldr	r0, [pc, #184]	@ 264 <i2c_read+0x12c>
 1a8:	ebfffffe 	bl	0 <printk>
 1ac:	ebfffffe 	bl	0 <clean_reboot>
 1b0:	e59f30b0 	ldr	r3, [pc, #176]	@ 268 <i2c_read+0x130>
 1b4:	e58d3000 	str	r3, [sp]
 1b8:	e3a03057 	mov	r3, #87	@ 0x57
 1bc:	e59f2098 	ldr	r2, [pc, #152]	@ 25c <i2c_read+0x124>
 1c0:	e59f1098 	ldr	r1, [pc, #152]	@ 260 <i2c_read+0x128>
 1c4:	e59f0098 	ldr	r0, [pc, #152]	@ 264 <i2c_read+0x12c>
 1c8:	ebfffffe 	bl	0 <printk>
 1cc:	ebfffffe 	bl	0 <clean_reboot>
 1d0:	e59f3078 	ldr	r3, [pc, #120]	@ 250 <i2c_read+0x118>
 1d4:	e5933004 	ldr	r3, [r3, #4]
 1d8:	e3130020 	tst	r3, #32
 1dc:	0afffffb 	beq	1d0 <i2c_read+0x98>
 1e0:	e59f3068 	ldr	r3, [pc, #104]	@ 250 <i2c_read+0x118>
 1e4:	e5933010 	ldr	r3, [r3, #16]
 1e8:	e7c53002 	strb	r3, [r5, r2]
 1ec:	e2800001 	add	r0, r0, #1
 1f0:	e1a02000 	mov	r2, r0
 1f4:	e1500004 	cmp	r0, r4
 1f8:	3afffff4 	bcc	1d0 <i2c_read+0x98>
 1fc:	e59f304c 	ldr	r3, [pc, #76]	@ 250 <i2c_read+0x118>
 200:	e5933004 	ldr	r3, [r3, #4]
 204:	e3130002 	tst	r3, #2
 208:	0afffffb 	beq	1fc <i2c_read+0xc4>
 20c:	e59f303c 	ldr	r3, [pc, #60]	@ 250 <i2c_read+0x118>
 210:	e3a02002 	mov	r2, #2
 214:	e5832004 	str	r2, [r3, #4]
 218:	e5933004 	ldr	r3, [r3, #4]
 21c:	e3130001 	tst	r3, #1
 220:	1a000002 	bne	230 <i2c_read+0xf8>
 224:	e1a00004 	mov	r0, r4
 228:	e28dd008 	add	sp, sp, #8
 22c:	e8bd8070 	pop	{r4, r5, r6, pc}
 230:	e59f3034 	ldr	r3, [pc, #52]	@ 26c <i2c_read+0x134>
 234:	e58d3000 	str	r3, [sp]
 238:	e3a03063 	mov	r3, #99	@ 0x63
 23c:	e59f2018 	ldr	r2, [pc, #24]	@ 25c <i2c_read+0x124>
 240:	e59f1018 	ldr	r1, [pc, #24]	@ 260 <i2c_read+0x128>
 244:	e59f0018 	ldr	r0, [pc, #24]	@ 264 <i2c_read+0x12c>
 248:	ebfffffe 	bl	0 <printk>
 24c:	ebfffffe 	bl	0 <clean_reboot>
 250:	20804000 	addcs	r4, r0, r0
 254:	00008091 	muleq	r0, r1, r0
 258:	0000003c 	andeq	r0, r0, ip, lsr r0
 25c:	0000000c 	andeq	r0, r0, ip
 260:	00000000 	andeq	r0, r0, r0
 264:	0000000c 	andeq	r0, r0, ip
 268:	00000050 	andeq	r0, r0, r0, asr r0
 26c:	00000068 	andeq	r0, r0, r8, rrx

00000270 <i2c_init>:
 270:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
 274:	e24dd00c 	sub	sp, sp, #12
 278:	ebfffffe 	bl	0 <dev_barrier>
 27c:	e3a01004 	mov	r1, #4
 280:	e3a00002 	mov	r0, #2
 284:	ebfffffe 	bl	0 <gpio_set_function>
 288:	e3a01004 	mov	r1, #4
 28c:	e3a00003 	mov	r0, #3
 290:	ebfffffe 	bl	0 <gpio_set_function>
 294:	ebfffffe 	bl	0 <dev_barrier>
 298:	e59f3060 	ldr	r3, [pc, #96]	@ 300 <i2c_init+0x90>
 29c:	e3a02902 	mov	r2, #32768	@ 0x8000
 2a0:	e5832000 	str	r2, [r3]
 2a4:	e59f2058 	ldr	r2, [pc, #88]	@ 304 <i2c_init+0x94>
 2a8:	e5832004 	str	r2, [r3, #4]
 2ac:	e59f2054 	ldr	r2, [pc, #84]	@ 308 <i2c_init+0x98>
 2b0:	e5832000 	str	r2, [r3]
 2b4:	e2422001 	sub	r2, r2, #1
 2b8:	e5832000 	str	r2, [r3]
 2bc:	e5933004 	ldr	r3, [r3, #4]
 2c0:	e3130001 	tst	r3, #1
 2c4:	1a000005 	bne	2e0 <i2c_init+0x70>
 2c8:	e59f3030 	ldr	r3, [pc, #48]	@ 300 <i2c_init+0x90>
 2cc:	e5933004 	ldr	r3, [r3, #4]
 2d0:	e3130040 	tst	r3, #64	@ 0x40
 2d4:	0a000001 	beq	2e0 <i2c_init+0x70>
 2d8:	e28dd00c 	add	sp, sp, #12
 2dc:	e49df004 	pop	{pc}		@ (ldr pc, [sp], #4)
 2e0:	e59f3024 	ldr	r3, [pc, #36]	@ 30c <i2c_init+0x9c>
 2e4:	e58d3000 	str	r3, [sp]
 2e8:	e3a03070 	mov	r3, #112	@ 0x70
 2ec:	e59f201c 	ldr	r2, [pc, #28]	@ 310 <i2c_init+0xa0>
 2f0:	e59f101c 	ldr	r1, [pc, #28]	@ 314 <i2c_init+0xa4>
 2f4:	e59f001c 	ldr	r0, [pc, #28]	@ 318 <i2c_init+0xa8>
 2f8:	ebfffffe 	bl	0 <printk>
 2fc:	ebfffffe 	bl	0 <clean_reboot>
 300:	20804000 	addcs	r4, r0, r0
 304:	00000302 	andeq	r0, r0, r2, lsl #6
 308:	00008011 	andeq	r8, r0, r1, lsl r0
 30c:	00000080 	andeq	r0, r0, r0, lsl #1
 310:	00000018 	andeq	r0, r0, r8, lsl r0
 314:	00000000 	andeq	r0, r0, r0
 318:	0000000c 	andeq	r0, r0, ip

0000031c <i2c_init_clk_div>:
 31c:	e92d4010 	push	{r4, lr}
 320:	e24dd008 	sub	sp, sp, #8
 324:	e1a04000 	mov	r4, r0
 328:	ebfffffe 	bl	270 <i2c_init>
 32c:	e1b03824 	lsrs	r3, r4, #16
 330:	1a000003 	bne	344 <i2c_init_clk_div+0x28>
 334:	e59f3028 	ldr	r3, [pc, #40]	@ 364 <i2c_init_clk_div+0x48>
 338:	e5834014 	str	r4, [r3, #20]
 33c:	e28dd008 	add	sp, sp, #8
 340:	e8bd8010 	pop	{r4, pc}
 344:	e59f301c 	ldr	r3, [pc, #28]	@ 368 <i2c_init_clk_div+0x4c>
 348:	e58d3000 	str	r3, [sp]
 34c:	e3a03076 	mov	r3, #118	@ 0x76
 350:	e59f2014 	ldr	r2, [pc, #20]	@ 36c <i2c_init_clk_div+0x50>
 354:	e59f1014 	ldr	r1, [pc, #20]	@ 370 <i2c_init_clk_div+0x54>
 358:	e59f0014 	ldr	r0, [pc, #20]	@ 374 <i2c_init_clk_div+0x58>
 35c:	ebfffffe 	bl	0 <printk>
 360:	ebfffffe 	bl	0 <clean_reboot>
 364:	20804000 	addcs	r4, r0, r0
 368:	000000b4 	strheq	r0, [r0], -r4
 36c:	00000024 	andeq	r0, r0, r4, lsr #32
 370:	00000000 	andeq	r0, r0, r0
 374:	0000000c 	andeq	r0, r0, ip

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	2f637273 	svccs	0x00637273
   4:	2e633269 	cdpcs	2, 6, cr3, cr3, cr9, {3}
   8:	00000063 	andeq	r0, r0, r3, rrx
   c:	253a7325 	ldrcs	r7, [sl, #-805]!	@ 0xfffffcdb
  10:	64253a73 	strtvs	r3, [r5], #-2675	@ 0xfffff58d
  14:	4245443a 	submi	r4, r5, #973078528	@ 0x3a000000
  18:	453a4755 	ldrmi	r4, [sl, #-1877]!	@ 0xfffff8ab
  1c:	524f5252 	subpl	r5, pc, #536870917	@ 0x20000005
  20:	7341203a 	movtvc	r2, #4154	@ 0x103a
  24:	74726573 	ldrbtvc	r6, [r2], #-1395	@ 0xfffffa8d
  28:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  2c:	60732560 	rsbsvs	r2, r3, r0, ror #10
  30:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
  34:	2e64656c 	cdpcs	5, 6, cr6, cr4, cr12, {3}
  38:	0000000a 	andeq	r0, r0, sl
  3c:	64612828 	strbtvs	r2, [r1], #-2088	@ 0xfffff7d8
  40:	20297264 	eorcs	r7, r9, r4, ror #4
  44:	37203e3e 			@ <UNDEFINED> instruction: 0x37203e3e
  48:	3d3d2029 	ldccc	0, cr2, [sp, #-164]!	@ 0xffffff5c
  4c:	00003020 	andeq	r3, r0, r0, lsr #32
  50:	626e2828 	rsbvs	r2, lr, #40, 16	@ 0x280000
  54:	73657479 	cmnvc	r5, #2030043136	@ 0x79000000
  58:	3e3e2029 	cdpcc	0, 3, cr2, cr14, cr9, {1}
  5c:	29363120 	ldmdbcs	r6!, {r5, r8, ip, sp}
  60:	203d3d20 	eorscs	r3, sp, r0, lsr #26
  64:	00000030 	andeq	r0, r0, r0, lsr r0
  68:	32692821 	rsbcc	r2, r9, #2162688	@ 0x210000
  6c:	733e2d63 	teqvc	lr, #6336	@ 0x18c0
  70:	75746174 	ldrbvc	r6, [r4, #-372]!	@ 0xfffffe8c
  74:	20262073 	eorcs	r2, r6, r3, ror r0
  78:	303c3c31 	eorscc	r3, ip, r1, lsr ip
  7c:	00000029 	andeq	r0, r0, r9, lsr #32
  80:	32692821 	rsbcc	r2, r9, #2162688	@ 0x210000
  84:	733e2d63 	teqvc	lr, #6336	@ 0x18c0
  88:	75746174 	ldrbvc	r6, [r4, #-372]!	@ 0xfffffe8c
  8c:	20262073 	eorcs	r2, r6, r3, ror r0
  90:	3c203128 	stccc	1, cr3, [r0], #-160	@ 0xffffff60
  94:	2930203c 	ldmdbcs	r0!, {r2, r3, r4, r5, sp}
  98:	26262029 	strtcs	r2, [r6], -r9, lsr #32
  9c:	63326920 	teqvs	r2, #32, 18	@ 0x80000
  a0:	74733e2d 	ldrbtvc	r3, [r3], #-3629	@ 0xfffff1d3
  a4:	73757461 	cmnvc	r5, #1627389952	@ 0x61000000
  a8:	28202620 	stmdacs	r0!, {r5, r9, sl, sp}
  ac:	3c3c2031 	ldccc	0, cr2, [ip], #-196	@ 0xffffff3c
  b0:	00293620 	eoreq	r3, r9, r0, lsr #12
  b4:	6c632828 	stclvs	8, cr2, [r3], #-160	@ 0xffffff60
  b8:	69645f6b 	stmdbvs	r4!, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
  bc:	3e202976 			@ <UNDEFINED> instruction: 0x3e202976
  c0:	3631203e 			@ <UNDEFINED> instruction: 0x3631203e
  c4:	3d3d2029 	ldccc	0, cr2, [sp, #-164]!	@ 0xffffff5c
  c8:	Address 0xc8 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.3>:
   0:	5f633269 	svcpl	0x00633269
   4:	74697277 	strbtvc	r7, [r9], #-631	@ 0xfffffd89
   8:	00000065 	andeq	r0, r0, r5, rrx

0000000c <__FUNCTION__.2>:
   c:	5f633269 	svcpl	0x00633269
  10:	64616572 	strbtvs	r6, [r1], #-1394	@ 0xfffffa8e
  14:	00000000 	andeq	r0, r0, r0

00000018 <__FUNCTION__.1>:
  18:	5f633269 	svcpl	0x00633269
  1c:	74696e69 	strbtvc	r6, [r9], #-3689	@ 0xfffff197
  20:	00000000 	andeq	r0, r0, r0

00000024 <__FUNCTION__.0>:
  24:	5f633269 	svcpl	0x00633269
  28:	74696e69 	strbtvc	r6, [r9], #-3689	@ 0xfffff197
  2c:	6b6c635f 	blvs	1b18db0 <i2c_init_clk_div+0x1b18a94>
  30:	7669645f 			@ <UNDEFINED> instruction: 0x7669645f
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000005a9 	andeq	r0, r0, r9, lsr #11
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00019e13 	andeq	r9, r1, r3, lsl lr
  10:	00000c00 	andeq	r0, r0, r0, lsl #24
  14:	00640000 	rsbeq	r0, r4, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	03780000 	cmneq	r8, #0
  20:	00000000 	andeq	r0, r0, r0
  24:	04140000 	ldreq	r0, [r4], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	@ 0xfffff6fb
  2c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  30:	0000014a 	andeq	r0, r0, sl, asr #2
  34:	a1060103 	tstge	r6, r3, lsl #2
  38:	03000002 	movweq	r0, #2
  3c:	02600502 	rsbeq	r0, r0, #8388608	@ 0x800000
  40:	04030000 	streq	r0, [r3], #-0
  44:	00028c05 	andeq	r8, r2, r5, lsl #24
  48:	05080300 	streq	r0, [r8, #-768]	@ 0xfffffd00
  4c:	0000023e 	andeq	r0, r0, lr, lsr r2
  50:	00005708 	andeq	r5, r0, r8, lsl #14
  54:	182e0200 	stmdane	lr!, {r9}
  58:	0000005c 	andeq	r0, r0, ip, asr r0
  5c:	ba080103 	blt	200470 <i2c_init_clk_div+0x200154>
  60:	03000000 	movweq	r0, #0
  64:	00440702 	subeq	r0, r4, r2, lsl #14
  68:	03080000 	movweq	r0, #32768	@ 0x8000
  6c:	02000001 	andeq	r0, r0, #1
  70:	00761934 	rsbseq	r1, r6, r4, lsr r9
  74:	04030000 	streq	r0, [r3], #-0
  78:	0000e407 	andeq	lr, r0, r7, lsl #8
  7c:	07080300 	streq	r0, [r8, -r0, lsl #6]
  80:	00000157 	andeq	r0, r0, r7, asr r1
  84:	5b080103 	blpl	200498 <i2c_init_clk_div+0x20017c>
  88:	09000002 	stmdbeq	r0, {r1}
  8c:	00000084 	andeq	r0, r0, r4, lsl #1
  90:	00008b0b 	andeq	r8, r0, fp, lsl #22
  94:	01071500 	tsteq	r7, r0, lsl #10
  98:	0000005c 	andeq	r0, r0, ip, asr r0
  9c:	d40e0c03 	strle	r0, [lr], #-3075	@ 0xfffff3fd
  a0:	05000000 	streq	r0, [r0, #-0]
  a4:	000002ad 	andeq	r0, r0, sp, lsr #5
  a8:	00330500 	eorseq	r0, r3, r0, lsl #10
  ac:	05010000 	streq	r0, [r1, #-0]
  b0:	00000180 	andeq	r0, r0, r0, lsl #3
  b4:	018f0504 	orreq	r0, pc, r4, lsl #10
  b8:	05050000 	streq	r0, [r5, #-0]
  bc:	0000009c 	muleq	r0, ip, r0
  c0:	00ab0506 	adceq	r0, fp, r6, lsl #10
  c4:	05070000 	streq	r0, [r7, #-0]
  c8:	0000024c 	andeq	r0, r0, ip, asr #4
  cc:	00c80503 	sbceq	r0, r8, r3, lsl #10
  d0:	00020000 	andeq	r0, r2, r0
  d4:	00001b08 	andeq	r1, r0, r8, lsl #22
  d8:	03150300 	tsteq	r5, #0, 6
  dc:	00000095 	muleq	r0, r5, r0
  e0:	0d012016 	stceq	0, cr2, [r1, #-88]	@ 0xffffffa8
  e4:	00014a09 	andeq	r4, r1, r9, lsl #20
  e8:	00fb0600 	rscseq	r0, fp, r0, lsl #12
  ec:	0b0e0000 	bleq	3800f4 <i2c_init_clk_div+0x37fdd8>
  f0:	0000006a 	andeq	r0, r0, sl, rrx
  f4:	000a0600 	andeq	r0, sl, r0, lsl #12
  f8:	0b0f0000 	bleq	3c0100 <i2c_init_clk_div+0x3bfde4>
  fc:	0000006a 	andeq	r0, r0, sl, rrx
 100:	00970604 	addseq	r0, r7, r4, lsl #12
 104:	0b120000 	bleq	48010c <i2c_init_clk_div+0x47fdf0>
 108:	0000006a 	andeq	r0, r0, sl, rrx
 10c:	02830608 	addeq	r0, r3, #8, 12	@ 0x800000
 110:	0c1c0000 	ldceq	0, cr0, [ip], {-0}
 114:	0000006a 	andeq	r0, r0, sl, rrx
 118:	005f060c 	subseq	r0, pc, ip, lsl #12
 11c:	0b1e0000 	bleq	780124 <i2c_init_clk_div+0x77fe08>
 120:	0000006a 	andeq	r0, r0, sl, rrx
 124:	00110610 	andseq	r0, r1, r0, lsl r6
 128:	0b200000 	bleq	800130 <i2c_init_clk_div+0x7ffe14>
 12c:	0000006a 	andeq	r0, r0, sl, rrx
 130:	02950614 	addseq	r0, r5, #20, 12	@ 0x1400000
 134:	0b220000 	bleq	88013c <i2c_init_clk_div+0x87fe20>
 138:	0000006a 	andeq	r0, r0, sl, rrx
 13c:	010c0618 	tsteq	ip, r8, lsl r6
 140:	0b230000 	bleq	8c0148 <i2c_init_clk_div+0x8bfe2c>
 144:	0000006a 	andeq	r0, r0, sl, rrx
 148:	6e08001c 	mcrvs	0, 0, r0, cr8, cr12, {0}
 14c:	01000001 	tsteq	r0, r1
 150:	00e00324 	rsceq	r0, r0, r4, lsr #6
 154:	4a170000 	bmi	5c015c <i2c_init_clk_div+0x5bfe40>
 158:	18000001 	stmdane	r0, {r0}
 15c:	00633269 	rsbeq	r3, r3, r9, ror #4
 160:	671c3601 	ldrvs	r3, [ip, -r1, lsl #12]
 164:	0b000001 	bleq	170 <.debug_info+0x170>
 168:	00000156 	andeq	r0, r0, r6, asr r1
 16c:	0002bd19 	andeq	fp, r2, r9, lsl sp
 170:	06190300 	ldreq	r0, [r9], -r0, lsl #6
 174:	00000183 	andeq	r0, r0, r3, lsl #3
 178:	00002d0c 	andeq	r2, r0, ip, lsl #26
 17c:	00d40c00 	sbcseq	r0, r4, r0, lsl #24
 180:	1a000000 	bne	188 <.debug_info+0x188>
 184:	000000d7 	ldrdeq	r0, [r0], -r7
 188:	1b067304 	blne	19cda0 <i2c_init_clk_div+0x19ca84>
 18c:	0000026a 	andeq	r0, r0, sl, ror #4
 190:	26052e04 	strcs	r2, [r5], -r4, lsl #28
 194:	a2000000 	andge	r0, r0, #0
 198:	0c000001 	stceq	0, cr0, [r0], {1}
 19c:	00000090 	muleq	r0, r0, r0
 1a0:	271d001c 			@ <UNDEFINED> instruction: 0x271d001c
 1a4:	04000000 	streq	r0, [r0], #-0
 1a8:	390f0681 	stmdbcc	pc, {r0, r7, r9, sl}	@ <UNPREDICTABLE>
 1ac:	74000001 	strvc	r0, [r0], #-1
 1b0:	0000031c 	andeq	r0, r0, ip, lsl r3
 1b4:	0000005c 	andeq	r0, r0, ip, asr r0
 1b8:	022c9c01 	eoreq	r9, ip, #256	@ 0x100
 1bc:	78070000 	stmdavc	r7, {}	@ <UNPREDICTABLE>
 1c0:	74000001 	strvc	r0, [r0], #-1
 1c4:	00002d20 	andeq	r2, r0, r0, lsr #26
 1c8:	00001000 	andeq	r1, r0, r0
 1cc:	00000c00 	andeq	r0, r0, r0, lsl #24
 1d0:	012c0a00 			@ <UNDEFINED> instruction: 0x012c0a00
 1d4:	023c0000 	eorseq	r0, ip, #0
 1d8:	03050000 	movweq	r0, #20480	@ 0x5000
 1dc:	00000024 	andeq	r0, r0, r4, lsr #32
 1e0:	00032c02 	andeq	r2, r3, r2, lsl #24
 1e4:	00024100 	andeq	r4, r2, r0, lsl #2
 1e8:	03600400 	cmneq	r0, #0, 8
 1ec:	018b0000 	orreq	r0, fp, r0
 1f0:	02220000 	eoreq	r0, r2, #0
 1f4:	01010000 	mrseq	r0, (UNDEF: 1)
 1f8:	0c030550 	stceq	5, cr0, [r3], {80}	@ 0x50
 1fc:	01000000 	mrseq	r0, (UNDEF: 0)
 200:	03055101 	movweq	r5, #20737	@ 0x5101
 204:	00000000 	andeq	r0, r0, r0
 208:	05520101 	ldrbeq	r0, [r2, #-257]	@ 0xfffffeff
 20c:	00002403 	andeq	r2, r0, r3, lsl #8
 210:	53010100 	movwpl	r0, #4352	@ 0x1100
 214:	01760802 	cmneq	r6, r2, lsl #16
 218:	05007d02 	streq	r7, [r0, #-3330]	@ 0xfffff2fe
 21c:	0000b403 	andeq	fp, r0, r3, lsl #8
 220:	64020000 	strvs	r0, [r2], #-0
 224:	83000003 	movwhi	r0, #3
 228:	00000001 	andeq	r0, r0, r1
 22c:	00008b0d 	andeq	r8, r0, sp, lsl #22
 230:	00023c00 	andeq	r3, r2, r0, lsl #24
 234:	002d0e00 	eoreq	r0, sp, r0, lsl #28
 238:	00100000 	andseq	r0, r0, r0
 23c:	00022c09 	andeq	r2, r2, r9, lsl #24
 240:	02710f00 	rsbseq	r0, r1, #0, 30
 244:	70670000 	rsbvc	r0, r7, r0
 248:	ac000002 	stcge	0, cr0, [r0], {2}
 24c:	01000000 	mrseq	r0, (UNDEF: 0)
 250:	0002e99c 	muleq	r2, ip, r9
 254:	012c0a00 			@ <UNDEFINED> instruction: 0x012c0a00
 258:	02f90000 	rscseq	r0, r9, #0
 25c:	03050000 	movweq	r0, #20480	@ 0x5000
 260:	00000018 	andeq	r0, r0, r8, lsl r0
 264:	00027c02 	andeq	r7, r2, r2, lsl #24
 268:	0001a200 	andeq	sl, r1, r0, lsl #4
 26c:	02880400 	addeq	r0, r8, #0, 8
 270:	016c0000 	cmneq	ip, r0
 274:	02850000 	addeq	r0, r5, #0
 278:	01010000 	mrseq	r0, (UNDEF: 1)
 27c:	01320150 	teqeq	r2, r0, asr r1
 280:	34015101 	strcc	r5, [r1], #-257	@ 0xfffffeff
 284:	02940400 	addseq	r0, r4, #0, 8
 288:	016c0000 	cmneq	ip, r0
 28c:	029d0000 	addseq	r0, sp, #0
 290:	01010000 	mrseq	r0, (UNDEF: 1)
 294:	01330150 	teqeq	r3, r0, asr r1
 298:	34015101 	strcc	r5, [r1], #-257	@ 0xfffffeff
 29c:	02980200 	addseq	r0, r8, #0, 4
 2a0:	01a20000 			@ <UNDEFINED> instruction: 0x01a20000
 2a4:	fc040000 	stc2	0, cr0, [r4], {-0}
 2a8:	8b000002 	blhi	2b8 <.debug_info+0x2b8>
 2ac:	df000001 	svcle	0x00000001
 2b0:	01000002 	tsteq	r0, r2
 2b4:	03055001 	movweq	r5, #20481	@ 0x5001
 2b8:	0000000c 	andeq	r0, r0, ip
 2bc:	05510101 	ldrbeq	r0, [r1, #-257]	@ 0xfffffeff
 2c0:	00000003 	andeq	r0, r0, r3
 2c4:	52010100 	andpl	r0, r1, #0, 2
 2c8:	00180305 	andseq	r0, r8, r5, lsl #6
 2cc:	01010000 	mrseq	r0, (UNDEF: 1)
 2d0:	70080253 	andvc	r0, r8, r3, asr r2
 2d4:	007d0201 	rsbseq	r0, sp, r1, lsl #4
 2d8:	00800305 	addeq	r0, r0, r5, lsl #6
 2dc:	02000000 	andeq	r0, r0, #0
 2e0:	00000300 	andeq	r0, r0, r0, lsl #6
 2e4:	00000183 	andeq	r0, r0, r3, lsl #3
 2e8:	008b0d00 	addeq	r0, fp, r0, lsl #26
 2ec:	02f90000 	rscseq	r0, r9, #0
 2f0:	2d0e0000 	stccs	0, cr0, [lr, #-0]
 2f4:	08000000 	stmdaeq	r0, {}	@ <UNPREDICTABLE>
 2f8:	02e90900 	rsceq	r0, r9, #0, 18
 2fc:	7a100000 	bvc	400304 <i2c_init_clk_div+0x3fffe8>
 300:	51000002 	tstpl	r0, r2
 304:	00000026 	andeq	r0, r0, r6, lsr #32
 308:	00000138 	andeq	r0, r0, r8, lsr r1
 30c:	00000138 	andeq	r0, r0, r8, lsr r1
 310:	04489c01 	strbeq	r9, [r8], #-3073	@ 0xfffff3ff
 314:	f6070000 			@ <UNDEFINED> instruction: 0xf6070000
 318:	51000000 	mrspl	r0, (UNDEF: 0)
 31c:	00002d17 	andeq	r2, r0, r7, lsl sp
 320:	00002300 	andeq	r2, r0, r0, lsl #6
 324:	00001f00 	andeq	r1, r0, r0, lsl #30
 328:	00920700 	addseq	r0, r2, r0, lsl #14
 32c:	25510000 	ldrbcs	r0, [r1, #-0]
 330:	00000448 	andeq	r0, r0, r8, asr #8
 334:	00000036 	andeq	r0, r0, r6, lsr r0
 338:	00000032 	andeq	r0, r0, r2, lsr r0
 33c:	0002cf07 	andeq	ip, r2, r7, lsl #30
 340:	2d365100 	ldccs	1, cr5, [r6, #-0]
 344:	49000000 	stmdbmi	r0, {}	@ <UNPREDICTABLE>
 348:	45000000 	strmi	r0, [r0, #-0]
 34c:	0a000000 	beq	354 <.debug_info+0x354>
 350:	0000012c 	andeq	r0, r0, ip, lsr #2
 354:	000002f9 	strdeq	r0, [r0], -r9
 358:	000c0305 	andeq	r0, ip, r5, lsl #6
 35c:	15110000 	ldrne	r0, [r1, #-0]
 360:	78000000 	stmdavc	r0, {}	@ <UNPREDICTABLE>
 364:	12000003 	andne	r0, r0, #3
 368:	265b0069 	ldrbcs	r0, [fp], -r9, rrx
 36c:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
 370:	58000000 	stmdapl	r0, {}	@ <UNPREDICTABLE>
 374:	00000000 	andeq	r0, r0, r0
 378:	00015002 	andeq	r5, r1, r2
 37c:	0001a200 	andeq	sl, r1, r0, lsl #4
 380:	01ac0400 			@ <UNDEFINED> instruction: 0x01ac0400
 384:	018b0000 	orreq	r0, fp, r0
 388:	03ba0000 			@ <UNDEFINED> instruction: 0x03ba0000
 38c:	01010000 	mrseq	r0, (UNDEF: 1)
 390:	0c030550 	stceq	5, cr0, [r3], {80}	@ 0x50
 394:	01000000 	mrseq	r0, (UNDEF: 0)
 398:	03055101 	movweq	r5, #20737	@ 0x5101
 39c:	00000000 	andeq	r0, r0, r0
 3a0:	05520101 	ldrbeq	r0, [r2, #-257]	@ 0xfffffeff
 3a4:	00000c03 	andeq	r0, r0, r3, lsl #24
 3a8:	53010100 	movwpl	r0, #4352	@ 0x1100
 3ac:	01550802 	cmpeq	r5, r2, lsl #16
 3b0:	05007d02 	streq	r7, [r0, #-3330]	@ 0xfffff2fe
 3b4:	00003c03 	andeq	r3, r0, r3, lsl #24
 3b8:	b0020000 	andlt	r0, r2, r0
 3bc:	83000001 	movwhi	r0, #1
 3c0:	04000001 	streq	r0, [r0], #-1
 3c4:	000001cc 	andeq	r0, r0, ip, asr #3
 3c8:	0000018b 	andeq	r0, r0, fp, lsl #3
 3cc:	000003fc 	strdeq	r0, [r0], -ip
 3d0:	05500101 	ldrbeq	r0, [r0, #-257]	@ 0xfffffeff
 3d4:	00000c03 	andeq	r0, r0, r3, lsl #24
 3d8:	51010100 	mrspl	r0, (UNDEF: 17)
 3dc:	00000305 	andeq	r0, r0, r5, lsl #6
 3e0:	01010000 	mrseq	r0, (UNDEF: 1)
 3e4:	0c030552 	stceq	5, cr0, [r3], {82}	@ 0x52
 3e8:	01000000 	mrseq	r0, (UNDEF: 0)
 3ec:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 3f0:	7d020157 	stcvc	1, cr0, [r2, #-348]	@ 0xfffffea4
 3f4:	50030500 	andpl	r0, r3, r0, lsl #10
 3f8:	00000000 	andeq	r0, r0, r0
 3fc:	0001d002 	andeq	sp, r1, r2
 400:	00018300 	andeq	r8, r1, r0, lsl #6
 404:	024c0400 	subeq	r0, ip, #0, 8
 408:	018b0000 	orreq	r0, fp, r0
 40c:	043e0000 	ldrteq	r0, [lr], #-0
 410:	01010000 	mrseq	r0, (UNDEF: 1)
 414:	0c030550 	stceq	5, cr0, [r3], {80}	@ 0x50
 418:	01000000 	mrseq	r0, (UNDEF: 0)
 41c:	03055101 	movweq	r5, #20737	@ 0x5101
 420:	00000000 	andeq	r0, r0, r0
 424:	05520101 	ldrbeq	r0, [r2, #-257]	@ 0xfffffeff
 428:	00000c03 	andeq	r0, r0, r3, lsl #24
 42c:	53010100 	movwpl	r0, #4352	@ 0x1100
 430:	01630802 	cmneq	r3, r2, lsl #16
 434:	05007d02 	streq	r7, [r0, #-3330]	@ 0xfffff2fe
 438:	00006803 	andeq	r6, r0, r3, lsl #16
 43c:	50020000 	andpl	r0, r2, r0
 440:	83000002 	movwhi	r0, #2
 444:	00000001 	andeq	r0, r0, r1
 448:	0000500b 	andeq	r5, r0, fp
 44c:	01221000 			@ <UNDEFINED> instruction: 0x01221000
 450:	26390000 	ldrtcs	r0, [r9], -r0
 454:	00000000 	andeq	r0, r0, r0
 458:	38000000 	stmdacc	r0, {}	@ <UNPREDICTABLE>
 45c:	01000001 	tsteq	r0, r1
 460:	0005979c 	muleq	r5, ip, r7
 464:	00f60700 	rscseq	r0, r6, r0, lsl #14
 468:	18390000 	ldmdane	r9!, {}	@ <UNPREDICTABLE>
 46c:	0000002d 	andeq	r0, r0, sp, lsr #32
 470:	00000079 	andeq	r0, r0, r9, ror r0
 474:	00000075 	andeq	r0, r0, r5, ror r0
 478:	00009207 	andeq	r9, r0, r7, lsl #4
 47c:	48263900 	stmdami	r6!, {r8, fp, ip, sp}
 480:	89000004 	stmdbhi	r0, {r2}
 484:	85000000 	strhi	r0, [r0, #-0]
 488:	07000000 	streq	r0, [r0, -r0]
 48c:	000002cf 	andeq	r0, r0, pc, asr #5
 490:	002d3739 	eoreq	r3, sp, r9, lsr r7
 494:	00990000 	addseq	r0, r9, r0
 498:	00950000 	addseq	r0, r5, r0
 49c:	2c0a0000 	stccs	0, cr0, [sl], {-0}
 4a0:	a7000001 	strge	r0, [r0, -r1]
 4a4:	05000005 	streq	r0, [r0, #-5]
 4a8:	00000003 	andeq	r0, r0, r3
 4ac:	000c1100 	andeq	r1, ip, r0, lsl #2
 4b0:	04c70000 	strbeq	r0, [r7], #0
 4b4:	69120000 	ldmdbvs	r2, {}	@ <UNPREDICTABLE>
 4b8:	00264300 	eoreq	r4, r6, r0, lsl #6
 4bc:	00ab0000 	adceq	r0, fp, r0
 4c0:	00a50000 	adceq	r0, r5, r0
 4c4:	02000000 	andeq	r0, r0, #0
 4c8:	00000018 	andeq	r0, r0, r8, lsl r0
 4cc:	000001a2 	andeq	r0, r0, r2, lsr #3
 4d0:	00007404 	andeq	r7, r0, r4, lsl #8
 4d4:	00018b00 	andeq	r8, r1, r0, lsl #22
 4d8:	00050900 	andeq	r0, r5, r0, lsl #18
 4dc:	50010100 	andpl	r0, r1, r0, lsl #2
 4e0:	000c0305 	andeq	r0, ip, r5, lsl #6
 4e4:	01010000 	mrseq	r0, (UNDEF: 1)
 4e8:	00030551 	andeq	r0, r3, r1, asr r5
 4ec:	01000000 	mrseq	r0, (UNDEF: 0)
 4f0:	03055201 	movweq	r5, #20993	@ 0x5201
 4f4:	00000000 	andeq	r0, r0, r0
 4f8:	02530101 	subseq	r0, r3, #1073741824	@ 0x40000000
 4fc:	02013d08 	andeq	r3, r1, #8, 26	@ 0x200
 500:	0305007d 	movweq	r0, #20605	@ 0x507d
 504:	0000003c 	andeq	r0, r0, ip, lsr r0
 508:	00780200 	rsbseq	r0, r8, r0, lsl #4
 50c:	01830000 	orreq	r0, r3, r0
 510:	94040000 	strls	r0, [r4], #-0
 514:	8b000000 	blhi	51c <.debug_info+0x51c>
 518:	4b000001 	blmi	524 <.debug_info+0x524>
 51c:	01000005 	tsteq	r0, r5
 520:	03055001 	movweq	r5, #20481	@ 0x5001
 524:	0000000c 	andeq	r0, r0, ip
 528:	05510101 	ldrbeq	r0, [r1, #-257]	@ 0xfffffeff
 52c:	00000003 	andeq	r0, r0, r3
 530:	52010100 	andpl	r0, r1, #0, 2
 534:	00000305 	andeq	r0, r0, r5, lsl #6
 538:	01010000 	mrseq	r0, (UNDEF: 1)
 53c:	3f080253 	svccc	0x00080253
 540:	007d0201 	rsbseq	r0, sp, r1, lsl #4
 544:	00500305 	subseq	r0, r0, r5, lsl #6
 548:	02000000 	andeq	r0, r0, #0
 54c:	00000098 	muleq	r0, r8, r0
 550:	00000183 	andeq	r0, r0, r3, lsl #3
 554:	00011404 	andeq	r1, r1, r4, lsl #8
 558:	00018b00 	andeq	r8, r1, r0, lsl #22
 55c:	00058d00 	andeq	r8, r5, r0, lsl #26
 560:	50010100 	andpl	r0, r1, r0, lsl #2
 564:	000c0305 	andeq	r0, ip, r5, lsl #6
 568:	01010000 	mrseq	r0, (UNDEF: 1)
 56c:	00030551 	andeq	r0, r3, r1, asr r5
 570:	01000000 	mrseq	r0, (UNDEF: 0)
 574:	03055201 	movweq	r5, #20993	@ 0x5201
 578:	00000000 	andeq	r0, r0, r0
 57c:	02530101 	subseq	r0, r3, #1073741824	@ 0x40000000
 580:	02014c08 	andeq	r4, r1, #8, 24	@ 0x800
 584:	0305007d 	movweq	r0, #20605	@ 0x507d
 588:	00000068 	andeq	r0, r0, r8, rrx
 58c:	01180200 	tsteq	r8, r0, lsl #4
 590:	01830000 	orreq	r0, r3, r0
 594:	0d000000 	stceq	0, cr0, [r0, #-0]
 598:	0000008b 	andeq	r0, r0, fp, lsl #1
 59c:	000005a7 	andeq	r0, r0, r7, lsr #11
 5a0:	00002d0e 	andeq	r2, r0, lr, lsl #26
 5a4:	09000900 	stmdbeq	r0, {r8, fp}
 5a8:	00000597 	muleq	r0, r7, r5
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	02004901 	andeq	r4, r0, #16384	@ 0x4000
   4:	00187e18 	andseq	r7, r8, r8, lsl lr
   8:	00480200 	subeq	r0, r8, r0, lsl #4
   c:	137f017d 	cmnne	pc, #1073741855	@ 0x4000001f
  10:	24030000 	strcs	r0, [r3], #-0
  14:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  18:	000e030b 	andeq	r0, lr, fp, lsl #6
  1c:	01480400 	cmpeq	r8, r0, lsl #8
  20:	137f017d 	cmnne	pc, #1073741855	@ 0x4000001f
  24:	00001301 	andeq	r1, r0, r1, lsl #6
  28:	03002805 	movweq	r2, #2053	@ 0x805
  2c:	000b1c0e 	andeq	r1, fp, lr, lsl #24
  30:	000d0600 	andeq	r0, sp, r0, lsl #12
  34:	213a0e03 	teqcs	sl, r3, lsl #28
  38:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  3c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
  40:	0700000b 	streq	r0, [r0, -fp]
  44:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
  48:	3b01213a 	blcc	48538 <i2c_init_clk_div+0x4821c>
  4c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  50:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
  54:	00001742 	andeq	r1, r0, r2, asr #14
  58:	03001608 	movweq	r1, #1544	@ 0x608
  5c:	3b0b3a0e 	blcc	2ce89c <i2c_init_clk_div+0x2ce580>
  60:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  64:	09000013 	stmdbeq	r0, {r0, r1, r4}
  68:	13490026 	movtne	r0, #36902	@ 0x9026
  6c:	340a0000 	strcc	r0, [sl], #-0
  70:	490e0300 	stmdbmi	lr, {r8, r9}
  74:	02193413 	andseq	r3, r9, #318767104	@ 0x13000000
  78:	0b000018 	bleq	e0 <.debug_abbrev+0xe0>
  7c:	210b000f 	tstcs	fp, pc
  80:	00134904 	andseq	r4, r3, r4, lsl #18
  84:	00050c00 	andeq	r0, r5, r0, lsl #24
  88:	00001349 	andeq	r1, r0, r9, asr #6
  8c:	4901010d 	stmdbmi	r1, {r0, r2, r3, r8}
  90:	00130113 	andseq	r0, r3, r3, lsl r1
  94:	00210e00 	eoreq	r0, r1, r0, lsl #28
  98:	0b2f1349 	bleq	bc4dc4 <i2c_init_clk_div+0xbc4aa8>
  9c:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
  a0:	03193f01 	tsteq	r9, #1, 30
  a4:	01213a0e 			@ <UNDEFINED> instruction: 0x01213a0e
  a8:	21390b3b 	teqcs	r9, fp, lsr fp
  ac:	11192706 	tstne	r9, r6, lsl #14
  b0:	40061201 	andmi	r1, r6, r1, lsl #4
  b4:	01197a18 	tsteq	r9, r8, lsl sl
  b8:	10000013 	andne	r0, r0, r3, lsl r0
  bc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  c0:	213a0e03 	teqcs	sl, r3, lsl #28
  c4:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  c8:	19270521 	stmdbne	r7!, {r0, r5, r8, sl}
  cc:	01111349 	tsteq	r1, r9, asr #6
  d0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  d4:	1301197a 	movwne	r1, #6522	@ 0x197a
  d8:	0b110000 	bleq	4400e0 <i2c_init_clk_div+0x43fdc4>
  dc:	01175501 	tsteq	r7, r1, lsl #10
  e0:	12000013 	andne	r0, r0, #19
  e4:	08030034 	stmdaeq	r3, {r2, r4, r5}
  e8:	3b01213a 	blcc	485d8 <i2c_init_clk_div+0x482bc>
  ec:	0a21390b 	beq	84e520 <i2c_init_clk_div+0x84e204>
  f0:	17021349 	strne	r1, [r2, -r9, asr #6]
  f4:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
  f8:	01111300 	tsteq	r1, r0, lsl #6
  fc:	0b130e25 	bleq	4c3998 <i2c_init_clk_div+0x4c367c>
 100:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
 104:	06120111 			@ <UNDEFINED> instruction: 0x06120111
 108:	00001710 	andeq	r1, r0, r0, lsl r7
 10c:	0b002414 	bleq	9164 <i2c_init_clk_div+0x8e48>
 110:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
 114:	15000008 	strne	r0, [r0, #-8]
 118:	0b3e0104 	bleq	f80530 <i2c_init_clk_div+0xf80214>
 11c:	13490b0b 	movtne	r0, #39691	@ 0x9b0b
 120:	0b3b0b3a 	bleq	ec2e10 <i2c_init_clk_div+0xec2af4>
 124:	13010b39 	movwne	r0, #6969	@ 0x1b39
 128:	13160000 	tstne	r6, #0
 12c:	3a0b0b01 	bcc	2c2d38 <i2c_init_clk_div+0x2c2a1c>
 130:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 134:	0013010b 	andseq	r0, r3, fp, lsl #2
 138:	00351700 	eorseq	r1, r5, r0, lsl #14
 13c:	00001349 	andeq	r1, r0, r9, asr #6
 140:	03003418 	movweq	r3, #1048	@ 0x418
 144:	3b0b3a08 	blcc	2ce96c <i2c_init_clk_div+0x2ce650>
 148:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 14c:	19000013 	stmdbne	r0, {r0, r1, r4}
 150:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
 154:	0b3a0e03 	bleq	e83968 <i2c_init_clk_div+0xe8364c>
 158:	0b390b3b 	bleq	e42e4c <i2c_init_clk_div+0xe42b30>
 15c:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
 160:	00001301 	andeq	r1, r0, r1, lsl #6
 164:	3f002e1a 	svccc	0x00002e1a
 168:	3a0e0319 	bcc	380dd4 <i2c_init_clk_div+0x380ab8>
 16c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 170:	8719270b 	ldrhi	r2, [r9, -fp, lsl #14]
 174:	193c1901 	ldmdbne	ip!, {r0, r8, fp, ip}
 178:	2e1b0000 	cdpcs	0, 1, cr0, cr11, cr0, {0}
 17c:	03193f01 	tsteq	r9, #1, 30
 180:	3b0b3a0e 	blcc	2ce9c0 <i2c_init_clk_div+0x2ce6a4>
 184:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 188:	3c134919 			@ <UNDEFINED> instruction: 0x3c134919
 18c:	00130119 	andseq	r0, r3, r9, lsl r1
 190:	00181c00 	andseq	r1, r8, r0, lsl #24
 194:	2e1d0000 	cdpcs	0, 1, cr0, cr13, cr0, {0}
 198:	03193f00 	tsteq	r9, #0, 30
 19c:	3b0b3a0e 	blcc	2ce9dc <i2c_init_clk_div+0x2ce6c0>
 1a0:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 1a4:	00193c19 	andseq	r3, r9, r9, lsl ip
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	000000bc 	strheq	r0, [r0], -ip
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	ab069c04 	blge	1a7028 <i2c_init_clk_div+0x1a6d0c>
  14:	04500106 	ldrbeq	r0, [r0], #-262	@ 0xfffffefa
  18:	06f806ab 	ldrbteq	r0, [r8], fp, lsr #13
  1c:	00005401 	andeq	r5, r0, r1, lsl #8
  20:	04000000 	streq	r0, [r0], #-0
  24:	02cf02b8 	sbceq	r0, pc, #184, 4	@ 0x8000000b
  28:	cf045001 	svcgt	0x00045001
  2c:	0104f002 	tsteq	r4, r2	@ <UNPREDICTABLE>
  30:	00000056 	andeq	r0, r0, r6, asr r0
  34:	b8040000 	stmdalt	r4, {}	@ <UNPREDICTABLE>
  38:	0102cf02 	tsteq	r2, r2, lsl #30
  3c:	02cf0451 	sbceq	r0, pc, #1358954496	@ 0x51000000
  40:	550104f0 	strpl	r0, [r1, #-1264]	@ 0xfffffb10
  44:	00000000 	andeq	r0, r0, r0
  48:	02b80400 	adcseq	r0, r8, #0, 8
  4c:	520102cf 	andpl	r0, r1, #-268435444	@ 0xf000000c
  50:	f002cf04 			@ <UNDEFINED> instruction: 0xf002cf04
  54:	00540104 	subseq	r0, r4, r4, lsl #2
  58:	00000002 	andeq	r0, r0, r2
  5c:	88040000 	stmdahi	r4, {}	@ <UNPREDICTABLE>
  60:	02039003 	andeq	r9, r3, #3
  64:	d0049f30 	andle	r9, r4, r0, lsr pc
  68:	0104a803 	tsteq	r4, r3, lsl #16
  6c:	04b00450 	ldrteq	r0, [r0], #1104	@ 0x450
  70:	500104c8 	andpl	r0, r1, r8, asr #9
  74:	00000000 	andeq	r0, r0, r0
  78:	17000400 	strne	r0, [r0, -r0, lsl #8]
  7c:	17045001 	strne	r5, [r4, -r1]
  80:	560102b8 			@ <UNDEFINED> instruction: 0x560102b8
  84:	00000000 	andeq	r0, r0, r0
  88:	17000400 	strne	r0, [r0, -r0, lsl #8]
  8c:	17045101 	strne	r5, [r4, -r1, lsl #2]
  90:	550102b8 	strpl	r0, [r1, #-696]	@ 0xfffffd48
  94:	00000000 	andeq	r0, r0, r0
  98:	17000400 	strne	r0, [r0, -r0, lsl #8]
  9c:	17045201 	strne	r5, [r4, -r1, lsl #4]
  a0:	540102b8 	strpl	r0, [r1], #-696	@ 0xfffffd48
  a4:	00000200 	andeq	r0, r0, r0, lsl #4
  a8:	04000000 	streq	r0, [r0], #-0
  ac:	30025850 	andcc	r5, r2, r0, asr r8
  b0:	0198049f 			@ <UNDEFINED> instruction: 0x0198049f
  b4:	500101f0 	strdpl	r0, [r1], -r0	@ <UNPREDICTABLE>
  b8:	9001f804 	andls	pc, r1, r4, lsl #16
  bc:	00500102 	subseq	r0, r0, r2, lsl #2

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000378 	andeq	r0, r0, r8, ror r3
	...

Disassembly of section .debug_rnglists:

00000000 <.debug_rnglists>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	04585004 	ldrbeq	r5, [r8], #-4
  10:	01c40198 			@ <UNDEFINED> instruction: 0x01c40198
  14:	03880400 	orreq	r0, r8, #0, 8
  18:	d0040390 	mulle	r4, r0, r3
  1c:	0003fc03 	andeq	pc, r3, r3, lsl #24

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000002de 	ldrdeq	r0, [r0], -lr
   4:	00a40003 	adceq	r0, r4, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	73010000 	movwvc	r0, #4096	@ 0x1000
  1c:	2f006372 	svccs	0x00006372
  20:	2f727375 	svccs	0x00727375
  24:	2f62696c 	svccs	0x0062696c
  28:	2f636367 	svccs	0x00636367
  2c:	2d6d7261 	stclcs	2, cr7, [sp, #-388]!	@ 0xfffffe7c
  30:	656e6f6e 	strbvs	r6, [lr, #-3950]!	@ 0xfffff092
  34:	6261652d 	rsbvs	r6, r1, #188743680	@ 0xb400000
  38:	34312f69 	ldrtcc	r2, [r1], #-3945	@ 0xfffff097
  3c:	302e312e 	eorcc	r3, lr, lr, lsr #2
  40:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  44:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  48:	6f682f00 	svcvs	0x00682f00
  4c:	612f656d 			@ <UNDEFINED> instruction: 0x612f656d
  50:	69766a72 	ldmdbvs	r6!, {r1, r4, r5, r6, r9, fp, sp, lr}^
  54:	72502f6b 	subsvc	r2, r0, #428	@ 0x1ac
  58:	6172676f 	cmnvs	r2, pc, ror #14
  5c:	6e696d6d 	cdpvs	13, 6, cr6, cr9, cr13, {3}
  60:	2f632f67 	svccs	0x00632f67
  64:	34317363 	ldrtcc	r7, [r1], #-867	@ 0xfffffc9d
  68:	322d6530 	eorcc	r6, sp, #48, 10	@ 0xc000000
  6c:	6e697734 	mcrvs	7, 3, r7, cr9, cr4, {1}
  70:	696c2f2f 	stmdbvs	ip!, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}^
  74:	2f697062 	svccs	0x00697062
  78:	6c636e69 	stclvs	14, cr6, [r3], #-420	@ 0xfffffe5c
  7c:	00656475 	rsbeq	r6, r5, r5, ror r4
  80:	63326900 	teqvs	r2, #0, 18
  84:	0100632e 	tsteq	r0, lr, lsr #6
  88:	74730000 	ldrbtvc	r0, [r3], #-0
  8c:	746e6964 	strbtvc	r6, [lr], #-2404	@ 0xfffff69c
  90:	6363672d 	cmnvs	r3, #11796480	@ 0xb40000
  94:	0200682e 	andeq	r6, r0, #3014656	@ 0x2e0000
  98:	70670000 	rsbvc	r0, r7, r0
  9c:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
  a0:	00000300 	andeq	r0, r0, r0, lsl #6
  a4:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  a8:	00030068 	andeq	r0, r3, r8, rrx
  ac:	3f050000 	svccc	0x00050000
  b0:	00020500 	andeq	r0, r2, r0, lsl #10
  b4:	03000000 	movweq	r0, #0
  b8:	01060138 	tsteq	r6, r8, lsr r1
  bc:	9f060205 	svcls	0x00060205
  c0:	0009052f 	andeq	r0, r9, pc, lsr #10
  c4:	01010402 	tsteq	r1, r2, lsl #8
  c8:	02000c05 	andeq	r0, r0, #1280	@ 0x500
  cc:	01060104 	tsteq	r6, r4, lsl #2
  d0:	02000905 	andeq	r0, r0, #81920	@ 0x14000
  d4:	054a0104 	strbeq	r0, [sl, #-260]	@ 0xfffffefc
  d8:	014c0602 	cmpeq	ip, r2, lsl #12
  dc:	02040200 	andeq	r0, r4, #0, 4
  e0:	1305054a 	movwne	r0, #21834	@ 0x554a
  e4:	01061305 	tsteq	r6, r5, lsl #6
  e8:	4b060205 	blmi	180904 <i2c_init_clk_div+0x1805e8>
  ec:	04020001 	streq	r0, [r2], #-1
  f0:	05134a02 	ldreq	r4, [r3, #-2562]	@ 0xfffff5fe
  f4:	0501060c 	streq	r0, [r1, #-1548]	@ 0xfffff9f4
  f8:	054c0602 	strbeq	r0, [ip, #-1538]	@ 0xfffff9fe
  fc:	0501060f 	streq	r0, [r1, #-1551]	@ 0xfffff9f1
 100:	054b0602 	strbeq	r0, [fp, #-1538]	@ 0xfffff9fe
 104:	0a050106 	beq	140524 <i2c_init_clk_div+0x140208>
 108:	02050106 	andeq	r0, r5, #-2147483647	@ 0x80000001
 10c:	02002e2e 	andeq	r2, r0, #736	@ 0x2e0
 110:	03060104 	movweq	r0, #24836	@ 0x6104
 114:	0200017a 	andeq	r0, r0, #-2147483618	@ 0x8000001e
 118:	00d60104 	sbcseq	r0, r6, r4, lsl #2
 11c:	30010402 	andcc	r0, r1, r2, lsl #8
 120:	01040200 	mrseq	r0, R12_usr
 124:	000a05d6 	ldrdeq	r0, [sl], -r6
 128:	33010402 	movwcc	r0, #5122	@ 0x1402
 12c:	02000f05 	andeq	r0, r0, #5, 30
 130:	01060104 	tsteq	r6, r4, lsl #2
 134:	02000a05 	andeq	r0, r0, #20480	@ 0x5000
 138:	054a0104 	strbeq	r0, [sl, #-260]	@ 0xfffffefc
 13c:	054c0603 	strbeq	r0, [ip, #-1539]	@ 0xfffff9fd
 140:	05010613 	streq	r0, [r1, #-1555]	@ 0xfffff9ed
 144:	1e052e0d 	cdpne	14, 0, cr2, cr5, cr13, {0}
 148:	02040200 	andeq	r0, r4, #0, 4
 14c:	13054706 	movwne	r4, #22278	@ 0x5706
 150:	01040200 	mrseq	r0, R12_usr
 154:	0009052e 	andeq	r0, r9, lr, lsr #10
 158:	6c010402 	stcvs	4, cr0, [r1], {2}
 15c:	02000e05 	andeq	r0, r0, #5, 28	@ 0x50
 160:	01060104 	tsteq	r6, r4, lsl #2
 164:	02000905 	andeq	r0, r0, #81920	@ 0x14000
 168:	054a0104 	strbeq	r0, [sl, #-260]	@ 0xfffffefc
 16c:	054c0602 	strbeq	r0, [ip, #-1538]	@ 0xfffff9fe
 170:	0501060e 	streq	r0, [r1, #-1550]	@ 0xfffff9f2
 174:	01670602 	cmneq	r7, r2, lsl #12
 178:	02040200 	andeq	r0, r4, #0, 4
 17c:	01051366 	tsteq	r5, r6, ror #6
 180:	052e1306 	streq	r1, [lr, #-774]!	@ 0xfffffcfa
 184:	04020002 	streq	r0, [r2], #-2
 188:	00480601 	subeq	r0, r8, r1, lsl #12
 18c:	06010402 	streq	r0, [r1], -r2, lsl #8
 190:	040200ba 	streq	r0, [r2], #-186	@ 0xffffff46
 194:	052e0601 	streq	r0, [lr, #-1537]!	@ 0xfffff9ff
 198:	0625083e 			@ <UNDEFINED> instruction: 0x0625083e
 19c:	06020501 	streq	r0, [r2], -r1, lsl #10
 1a0:	09052f9f 	stmdbeq	r5, {r0, r1, r2, r3, r4, r7, r8, r9, sl, fp, sp}
 1a4:	01040200 	mrseq	r0, R12_usr
 1a8:	000c0501 	andeq	r0, ip, r1, lsl #10
 1ac:	06010402 	streq	r0, [r1], -r2, lsl #8
 1b0:	00090501 	andeq	r0, r9, r1, lsl #10
 1b4:	4a010402 	bmi	411c4 <i2c_init_clk_div+0x40ea8>
 1b8:	4c060205 	stcmi	2, cr0, [r6], {5}
 1bc:	04020001 	streq	r0, [r2], #-1
 1c0:	05134a02 	ldreq	r4, [r3, #-2562]	@ 0xfffff5fe
 1c4:	05010610 	streq	r0, [r1, #-1552]	@ 0xfffff9f0
 1c8:	014b0602 	cmpeq	fp, r2, lsl #12
 1cc:	02040200 	andeq	r0, r4, #0, 4
 1d0:	0c05134a 	stceq	3, cr1, [r5], {74}	@ 0x4a
 1d4:	02050106 	andeq	r0, r5, #-2147483647	@ 0x80000001
 1d8:	0f054b06 	svceq	0x00054b06
 1dc:	02050106 	andeq	r0, r5, #-2147483647	@ 0x80000001
 1e0:	06054c06 	streq	r4, [r5], -r6, lsl #24
 1e4:	060a0501 	streq	r0, [sl], -r1, lsl #10
 1e8:	2e020501 	cdpcs	5, 0, cr0, cr2, cr1, {0}
 1ec:	0402002e 	streq	r0, [r2], #-46	@ 0xffffffd2
 1f0:	7a030601 	bvc	c19fc <i2c_init_clk_div+0xc16e0>
 1f4:	04020001 	streq	r0, [r2], #-1
 1f8:	0200d601 	andeq	sp, r0, #1048576	@ 0x100000
 1fc:	00300104 	eorseq	r0, r0, r4, lsl #2
 200:	d6010402 	strle	r0, [r1], -r2, lsl #8
 204:	02000a05 	andeq	r0, r0, #20480	@ 0x5000
 208:	05330104 	ldreq	r0, [r3, #-260]!	@ 0xfffffefc
 20c:	0402000f 	streq	r0, [r2], #-15
 210:	05010601 	streq	r0, [r1, #-1537]	@ 0xfffff9ff
 214:	0402000a 	streq	r0, [r2], #-10
 218:	03054a01 	movweq	r4, #23041	@ 0x5a01
 21c:	10054c06 	andne	r4, r5, r6, lsl #24
 220:	0b050106 	bleq	140640 <i2c_init_clk_div+0x140324>
 224:	001e054a 	andseq	r0, lr, sl, asr #10
 228:	06020402 	streq	r0, [r2], -r2, lsl #8
 22c:	0013052b 	andseq	r0, r3, fp, lsr #10
 230:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 234:	02000905 	andeq	r0, r0, #81920	@ 0x14000
 238:	056b0104 	strbeq	r0, [fp, #-260]!	@ 0xfffffefc
 23c:	0402000e 	streq	r0, [r2], #-14
 240:	05010601 	streq	r0, [r1, #-1537]	@ 0xfffff9ff
 244:	04020009 	streq	r0, [r2], #-9
 248:	02054a01 	andeq	r4, r5, #4096	@ 0x1000
 24c:	0e054c06 	cdpeq	12, 0, cr4, cr5, cr6, {0}
 250:	02050106 	andeq	r0, r5, #-2147483647	@ 0x80000001
 254:	00016706 	andeq	r6, r1, r6, lsl #14
 258:	66020402 	strvs	r0, [r2], -r2, lsl #8
 25c:	06010513 			@ <UNDEFINED> instruction: 0x06010513
 260:	02052e13 	andeq	r2, r5, #304	@ 0x130
 264:	01040200 	mrseq	r0, R12_usr
 268:	02004806 	andeq	r4, r0, #393216	@ 0x60000
 26c:	ba060104 	blt	180684 <i2c_init_clk_div+0x180368>
 270:	01040200 	mrseq	r0, R12_usr
 274:	15052e06 	strne	r2, [r5, #-3590]	@ 0xfffff1fa
 278:	02052408 	andeq	r2, r5, #8, 8	@ 0x8000000
 27c:	67672f4b 	strbvs	r2, [r7, -fp, asr #30]!
 280:	060f052f 	streq	r0, [pc], -pc, lsr #10
 284:	06020501 	streq	r0, [r2], -r1, lsl #10
 288:	060e0567 	streq	r0, [lr], -r7, ror #10
 28c:	06020501 	streq	r0, [r2], -r1, lsl #10
 290:	060f054b 	streq	r0, [pc], -fp, asr #10
 294:	06020501 	streq	r0, [r2], -r1, lsl #10
 298:	060f054b 	streq	r0, [pc], -fp, asr #10
 29c:	06020501 	streq	r0, [r2], -r1, lsl #10
 2a0:	0200014b 	andeq	r0, r0, #-1073741806	@ 0xc0000012
 2a4:	66060104 	strvs	r0, [r6], -r4, lsl #2
 2a8:	05830105 	streq	r0, [r3, #261]	@ 0x105
 2ac:	04020002 	streq	r0, [r2], #-2
 2b0:	00490607 	subeq	r0, r9, r7, lsl #12
 2b4:	d6010402 	strle	r0, [r1], -r2, lsl #8
 2b8:	06f62905 	ldrbteq	r2, [r6], r5, lsl #18
 2bc:	06020501 	streq	r0, [r2], -r1, lsl #10
 2c0:	00012f67 	andeq	r2, r1, r7, ror #30
 2c4:	4a020402 	bmi	812d4 <i2c_init_clk_div+0x80fb8>
 2c8:	06110513 			@ <UNDEFINED> instruction: 0x06110513
 2cc:	4b010501 	blmi	416d8 <i2c_init_clk_div+0x413bc>
 2d0:	02000205 	andeq	r0, r0, #1342177280	@ 0x50000000
 2d4:	48060104 	stmdami	r6, {r2, r8}
 2d8:	01040200 	mrseq	r0, R12_usr
 2dc:	000c02d6 	ldrdeq	r0, [ip], -r6
 2e0:	Address 0x2e0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	2f637273 	svccs	0x00637273
   4:	2e633269 	cdpcs	2, 6, cr3, cr3, cr9, {3}
   8:	74730063 	ldrbtvc	r0, [r3], #-99	@ 0xffffff9d
   c:	73757461 	cmnvc	r5, #1627389952	@ 0x61000000
  10:	6f6c6300 	svcvs	0x006c6300
  14:	645f6b63 	ldrbvs	r6, [pc], #-2915	@ 1c <.debug_str+0x1c>
  18:	67007669 	strvs	r7, [r0, -r9, ror #12]
  1c:	5f6f6970 	svcpl	0x006f6970
  20:	636e7566 	cmnvs	lr, #427819008	@ 0x19800000
  24:	6400745f 	strvs	r7, [r0], #-1119	@ 0xfffffba1
  28:	625f7665 	subsvs	r7, pc, #105906176	@ 0x6500000
  2c:	69727261 	ldmdbvs	r2!, {r0, r5, r6, r9, ip, sp, lr}^
  30:	47007265 	strmi	r7, [r0, -r5, ror #4]
  34:	5f4f4950 	svcpl	0x004f4950
  38:	434e5546 	movtmi	r5, #58694	@ 0xe546
  3c:	54554f5f 	ldrbpl	r4, [r5], #-3935	@ 0xfffff0a1
  40:	00545550 	subseq	r5, r4, r0, asr r5
  44:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
  48:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  4c:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  50:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  54:	7500746e 	strvc	r7, [r0, #-1134]	@ 0xfffffb92
  58:	38746e69 	ldmdacc	r4!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
  5c:	6600745f 			@ <UNDEFINED> instruction: 0x6600745f
  60:	006f6669 	rsbeq	r6, pc, r9, ror #12
  64:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	@ ffffffb0 <i2c_init_clk_div+0xfffffc94>
  68:	72612f65 	rsbvc	r2, r1, #404	@ 0x194
  6c:	6b69766a 	blvs	1a5da1c <i2c_init_clk_div+0x1a5d700>
  70:	6f72502f 	svcvs	0x0072502f
  74:	6d617267 	stclvs	2, cr7, [r1, #-412]!	@ 0xfffffe64
  78:	676e696d 	strbvs	r6, [lr, -sp, ror #18]!
  7c:	632f632f 			@ <UNDEFINED> instruction: 0x632f632f
  80:	30343173 	eorscc	r3, r4, r3, ror r1
  84:	34322d65 	ldrtcc	r2, [r2], #-3429	@ 0xfffff29b
  88:	2f6e6977 	svccs	0x006e6977
  8c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  90:	61640069 	cmnvs	r4, r9, rrx
  94:	64006174 	strvs	r6, [r0], #-372	@ 0xfffffe8c
  98:	006e656c 	rsbeq	r6, lr, ip, ror #10
  9c:	4f495047 	svcmi	0x00495047
  a0:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  a4:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
  a8:	47003254 	smlsdmi	r0, r4, r2, r3
  ac:	5f4f4950 	svcpl	0x004f4950
  b0:	434e5546 	movtmi	r5, #58694	@ 0xe546
  b4:	544c415f 	strbpl	r4, [ip], #-351	@ 0xfffffea1
  b8:	6e750033 	mrcvs	0, 3, r0, cr5, cr3, {1}
  bc:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  c0:	63206465 			@ <UNDEFINED> instruction: 0x63206465
  c4:	00726168 	rsbseq	r6, r2, r8, ror #2
  c8:	4f495047 	svcmi	0x00495047
  cc:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  d0:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
  d4:	63003554 	movwvs	r3, #1364	@ 0x554
  d8:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  dc:	6265725f 	rsbvs	r7, r5, #-268435451	@ 0xf0000005
  e0:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  e4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  e8:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  ec:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  f0:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  f4:	64610074 	strbtvs	r0, [r1], #-116	@ 0xffffff8c
  f8:	63007264 	movwvs	r7, #612	@ 0x264
  fc:	72746e6f 	rsbsvc	r6, r4, #1776	@ 0x6f0
 100:	75006c6f 	strvc	r6, [r0, #-3183]	@ 0xfffff391
 104:	33746e69 	cmncc	r4, #1680	@ 0x690
 108:	00745f32 	rsbseq	r5, r4, r2, lsr pc
 10c:	636f6c63 	cmnvs	pc, #25344	@ 0x6300
 110:	74735f6b 	ldrbtvc	r5, [r3], #-3947	@ 0xfffff095
 114:	63746572 	cmnvs	r4, #478150656	@ 0x1c800000
 118:	69745f68 	ldmdbvs	r4!, {r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 11c:	756f656d 	strbvc	r6, [pc, #-1389]!	@ fffffbb7 <i2c_init_clk_div+0xfffff89b>
 120:	32690074 	rsbcc	r0, r9, #116	@ 0x74
 124:	72775f63 	rsbsvc	r5, r7, #396	@ 0x18c
 128:	00657469 	rsbeq	r7, r5, r9, ror #8
 12c:	55465f5f 	strbpl	r5, [r6, #-3935]	@ 0xfffff0a1
 130:	4954434e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, r9, lr}^
 134:	5f5f4e4f 	svcpl	0x005f4e4f
 138:	63326900 	teqvs	r2, #0, 18
 13c:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
 140:	6c635f74 	stclvs	15, cr5, [r3], #-464	@ 0xfffffe30
 144:	69645f6b 	stmdbvs	r4!, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 148:	6e750076 	mrcvs	0, 3, r0, cr5, cr6, {3}
 14c:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 150:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 154:	6c00746e 	stcvs	4, cr7, [r0], {110}	@ 0x6e
 158:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 15c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 160:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
 164:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 168:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 16c:	50520074 	subspl	r0, r2, r4, ror r0
 170:	32695f49 	rsbcc	r5, r9, #292	@ 0x124
 174:	00745f63 	rsbseq	r5, r4, r3, ror #30
 178:	5f6b6c63 	svcpl	0x006b6c63
 17c:	00766964 	rsbseq	r6, r6, r4, ror #18
 180:	4f495047 	svcmi	0x00495047
 184:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 188:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
 18c:	47003054 	smlsdmi	r0, r4, r0, r3
 190:	5f4f4950 	svcpl	0x004f4950
 194:	434e5546 	movtmi	r5, #58694	@ 0xe546
 198:	544c415f 	strbpl	r4, [ip], #-351	@ 0xfffffea1
 19c:	4e470031 	mcrmi	0, 2, r0, cr7, cr1, {1}
 1a0:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 1a4:	34312039 	ldrtcc	r2, [r1], #-57	@ 0xffffffc7
 1a8:	302e312e 	eorcc	r3, lr, lr, lsr #2
 1ac:	636d2d20 	cmnvs	sp, #32, 26	@ 0x800
 1b0:	613d7570 	teqvs	sp, r0, ror r5
 1b4:	31316d72 	teqcc	r1, r2, ror sp
 1b8:	7a6a3637 	bvc	1a8da9c <i2c_init_clk_div+0x1a8d780>
 1bc:	20732d66 	rsbscs	r2, r3, r6, ror #26
 1c0:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	@ 0xfffff2d3
 1c4:	613d656e 	teqvs	sp, lr, ror #10
 1c8:	31316d72 	teqcc	r1, r2, ror sp
 1cc:	7a6a3637 	bvc	1a8dab0 <i2c_init_clk_div+0x1a8d794>
 1d0:	20732d66 	rsbscs	r2, r3, r6, ror #26
 1d4:	6f6e6d2d 	svcvs	0x006e6d2d
 1d8:	616e752d 	cmnvs	lr, sp, lsr #10
 1dc:	6e67696c 	vnmulvs.f16	s13, s14, s25	@ <UNPREDICTABLE>
 1e0:	612d6465 			@ <UNDEFINED> instruction: 0x612d6465
 1e4:	73656363 	cmnvc	r5, #-1946157055	@ 0x8c000001
 1e8:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
 1ec:	733d7074 	teqvc	sp, #116	@ 0x74
 1f0:	2074666f 	rsbscs	r6, r4, pc, ror #12
 1f4:	6c666d2d 	stclvs	13, cr6, [r6], #-180	@ 0xffffff4c
 1f8:	2d74616f 	ldclcs	1, cr6, [r4, #-444]!	@ 0xfffffe44
 1fc:	3d696261 	stclcc	2, cr6, [r9, #-388]!	@ 0xfffffe7c
 200:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
 204:	616d2d20 	cmnvs	sp, r0, lsr #26
 208:	2d206d72 	stccs	13, cr6, [r0, #-456]!	@ 0xfffffe38
 20c:	6372616d 	cmnvs	r2, #1073741851	@ 0x4000001b
 210:	72613d68 	rsbvc	r3, r1, #104, 26	@ 0x1a00
 214:	6b36766d 	blvs	d9dbd0 <i2c_init_clk_div+0xd9d8b4>
 218:	672d207a 			@ <UNDEFINED> instruction: 0x672d207a
 21c:	20626467 	rsbcs	r6, r2, r7, ror #8
 220:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 224:	6474732d 	ldrbtvs	r7, [r4], #-813	@ 0xfffffcd3
 228:	756e673d 	strbvc	r6, [lr, #-1853]!	@ 0xfffff8c3
 22c:	2d203939 			@ <UNDEFINED> instruction: 0x2d203939
 230:	65726666 	ldrbvs	r6, [r2, #-1638]!	@ 0xfffff99a
 234:	61747365 	cmnvs	r4, r5, ror #6
 238:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 23c:	6f6c0067 	svcvs	0x006c0067
 240:	6c20676e 	stcvs	7, cr6, [r0], #-440	@ 0xfffffe48
 244:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 248:	00746e69 	rsbseq	r6, r4, r9, ror #28
 24c:	4f495047 	svcmi	0x00495047
 250:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 254:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
 258:	63003454 	movwvs	r3, #1108	@ 0x454
 25c:	00726168 	rsbseq	r6, r2, r8, ror #2
 260:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
 264:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 268:	72700074 	rsbsvc	r0, r0, #116	@ 0x74
 26c:	6b746e69 	blvs	1d1bc18 <i2c_init_clk_div+0x1d1b8fc>
 270:	63326900 	teqvs	r2, #0, 18
 274:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
 278:	32690074 	rsbcc	r0, r9, #116	@ 0x74
 27c:	65725f63 	ldrbvs	r5, [r2, #-3939]!	@ 0xfffff09d
 280:	64006461 	strvs	r6, [r0], #-1121	@ 0xfffffb9f
 284:	615f7665 	cmpvs	pc, r5, ror #12
 288:	00726464 	rsbseq	r6, r2, r4, ror #8
 28c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 290:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 294:	6f6c6300 	svcvs	0x006c6300
 298:	645f6b63 	ldrbvs	r6, [pc], #-2915	@ 2a0 <.debug_str+0x2a0>
 29c:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
 2a0:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 2a4:	2064656e 	rsbcs	r6, r4, lr, ror #10
 2a8:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
 2ac:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 2b0:	55465f4f 	strbpl	r5, [r6, #-3919]	@ 0xfffff0b1
 2b4:	495f434e 	ldmdbmi	pc, {r1, r2, r3, r6, r8, r9, lr}^	@ <UNPREDICTABLE>
 2b8:	5455504e 	ldrbpl	r5, [r5], #-78	@ 0xffffffb2
 2bc:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 2c0:	65735f6f 	ldrbvs	r5, [r3, #-3951]!	@ 0xfffff091
 2c4:	75665f74 	strbvc	r5, [r6, #-3956]!	@ 0xfffff08c
 2c8:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
 2cc:	6e006e6f 	cdpvs	14, 0, cr6, cr0, cr15, {3}
 2d0:	65747962 	ldrbvs	r7, [r4, #-2402]!	@ 0xfffff69e
 2d4:	Address 0x2d4 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000024 	andeq	r0, r0, r4, lsr #32
	...
  1c:	00000138 	andeq	r0, r0, r8, lsr r1
  20:	84100e42 	ldrhi	r0, [r0], #-3650	@ 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	42018e02 	andmi	r8, r1, #2, 28
  2c:	7602180e 	strvc	r1, [r2], -lr, lsl #16
  30:	42100e0a 	andsmi	r0, r0, #10, 28	@ 0xa0
  34:	0000000b 	andeq	r0, r0, fp
  38:	00000024 	andeq	r0, r0, r4, lsr #32
  3c:	00000000 	andeq	r0, r0, r0
  40:	00000138 	andeq	r0, r0, r8, lsr r1
  44:	00000138 	andeq	r0, r0, r8, lsr r1
  48:	84100e42 	ldrhi	r0, [r0], #-3650	@ 0xfffff1be
  4c:	86038504 	strhi	r8, [r3], -r4, lsl #10
  50:	42018e02 	andmi	r8, r1, #2, 28
  54:	7602180e 	strvc	r1, [r2], -lr, lsl #16
  58:	42100e0a 	andsmi	r0, r0, #10, 28	@ 0xa0
  5c:	0000000b 	andeq	r0, r0, fp
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	00000000 	andeq	r0, r0, r0
  68:	00000270 	andeq	r0, r0, r0, ror r2
  6c:	000000ac 	andeq	r0, r0, ip, lsr #1
  70:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  74:	100e4201 	andne	r4, lr, r1, lsl #4
  78:	040e0a72 	streq	r0, [lr], #-2674	@ 0xfffff58e
  7c:	00000b42 	andeq	r0, r0, r2, asr #22
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	00000000 	andeq	r0, r0, r0
  88:	0000031c 	andeq	r0, r0, ip, lsl r3
  8c:	0000005c 	andeq	r0, r0, ip, asr r0
  90:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  94:	42018e02 	andmi	r8, r1, #2, 28
  98:	0a4e100e 	beq	13840d8 <i2c_init_clk_div+0x1383dbc>
  9c:	0b42080e 	bleq	10820dc <i2c_init_clk_div+0x1081dc0>

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <i2c_init_clk_div+0x12cd510>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <i2c_init_clk_div+0x46114>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


crc.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <our_crc32_inc>:
   0:	e1e02002 	mvn	r2, r2
   4:	ea000006 	b	24 <our_crc32_inc+0x24>
   8:	e4d03001 	ldrb	r3, [r0], #1
   c:	e0233002 	eor	r3, r3, r2
  10:	e6ef3073 	uxtb	r3, r3
  14:	e59f101c 	ldr	r1, [pc, #28]	@ 38 <our_crc32_inc+0x38>
  18:	e7913103 	ldr	r3, [r1, r3, lsl #2]
  1c:	e0232422 	eor	r2, r3, r2, lsr #8
  20:	e1a0100c 	mov	r1, ip
  24:	e241c001 	sub	ip, r1, #1
  28:	e3510000 	cmp	r1, #0
  2c:	1afffff5 	bne	8 <our_crc32_inc+0x8>
  30:	e1e00002 	mvn	r0, r2
  34:	e12fff1e 	bx	lr
  38:	00000000 	andeq	r0, r0, r0

0000003c <our_crc32>:
  3c:	e92d4010 	push	{r4, lr}
  40:	e3a02000 	mov	r2, #0
  44:	ebfffffe 	bl	0 <our_crc32_inc>
  48:	e8bd8010 	pop	{r4, pc}

Disassembly of section .rodata:

00000000 <crc32_tab>:
   0:	00000000 	andeq	r0, r0, r0
   4:	77073096 			@ <UNDEFINED> instruction: 0x77073096
   8:	ee0e612c 	cdp	1, 0, cr6, cr14, cr12, {1}
   c:	990951ba 	stmdbls	r9, {r1, r3, r4, r5, r7, r8, ip, lr}
  10:	076dc419 			@ <UNDEFINED> instruction: 0x076dc419
  14:	706af48f 	rsbvc	pc, sl, pc, lsl #9
  18:	e963a535 	stmdb	r3!, {r0, r2, r4, r5, r8, sl, sp, pc}^
  1c:	9e6495a3 	cdpls	5, 6, cr9, cr4, cr3, {5}
  20:	0edb8832 	mrceq	8, 6, r8, cr11, cr2, {1}
  24:	79dcb8a4 	ldmibvc	ip, {r2, r5, r7, fp, ip, sp, pc}^
  28:	e0d5e91e 	sbcs	lr, r5, lr, lsl r9
  2c:	97d2d988 	ldrbls	sp, [r2, r8, lsl #19]
  30:	09b64c2b 	ldmibeq	r6!, {r0, r1, r3, r5, sl, fp, lr}
  34:	7eb17cbd 	mrcvc	12, 5, r7, cr1, cr13, {5}
  38:	e7b82d07 	ldr	r2, [r8, r7, lsl #26]!
  3c:	90bf1d91 	umlalsls	r1, pc, r1, sp	@ <UNPREDICTABLE>
  40:	1db71064 	ldcne	0, cr1, [r7, #400]!	@ 0x190
  44:	6ab020f2 	bvs	fec08414 <our_crc32+0xfec083d8>
  48:	f3b97148 	vceq.i32	<illegal reg q3.5>, q4, #0
  4c:	84be41de 	ldrthi	r4, [lr], #478	@ 0x1de
  50:	1adad47d 	bne	ff6b524c <our_crc32+0xff6b5210>
  54:	6ddde4eb 	ldclvs	4, cr14, [sp, #940]	@ 0x3ac
  58:	f4d4b551 			@ <UNDEFINED> instruction: 0xf4d4b551
  5c:	83d385c7 	bicshi	r8, r3, #834666496	@ 0x31c00000
  60:	136c9856 	cmnne	ip, #5636096	@ 0x560000
  64:	646ba8c0 	strbtvs	sl, [fp], #-2240	@ 0xfffff740
  68:	fd62f97a 	stc2l	9, cr15, [r2, #-244]!	@ 0xffffff0c	@ <UNPREDICTABLE>
  6c:	8a65c9ec 	bhi	1972824 <our_crc32+0x19727e8>
  70:	14015c4f 	strne	r5, [r1], #-3151	@ 0xfffff3b1
  74:	63066cd9 	movwvs	r6, #27865	@ 0x6cd9
  78:	fa0f3d63 	blx	3cf60c <our_crc32+0x3cf5d0>
  7c:	8d080df5 	stchi	13, cr0, [r8, #-980]	@ 0xfffffc2c
  80:	3b6e20c8 	blcc	1b883a8 <our_crc32+0x1b8836c>
  84:	4c69105e 	stclmi	0, cr1, [r9], #-376	@ 0xfffffe88
  88:	d56041e4 	strble	r4, [r0, #-484]!	@ 0xfffffe1c
  8c:	a2677172 	rsbge	r7, r7, #-2147483620	@ 0x8000001c
  90:	3c03e4d1 	stccc	4, cr14, [r3], {209}	@ 0xd1
  94:	4b04d447 	blmi	1351b8 <our_crc32+0x13517c>
  98:	d20d85fd 	andle	r8, sp, #1061158912	@ 0x3f400000
  9c:	a50ab56b 	strge	fp, [sl, #-1387]	@ 0xfffffa95
  a0:	35b5a8fa 	ldrcc	sl, [r5, #2298]!	@ 0x8fa
  a4:	42b2986c 	adcsmi	r9, r2, #108, 16	@ 0x6c0000
  a8:	dbbbc9d6 	blle	feef2808 <our_crc32+0xfeef27cc>
  ac:	acbcf940 			@ <UNDEFINED> instruction: 0xacbcf940
  b0:	32d86ce3 	sbcscc	r6, r8, #58112	@ 0xe300
  b4:	45df5c75 	ldrbmi	r5, [pc, #3189]	@ d31 <our_crc32+0xcf5>
  b8:	dcd60dcf 	ldclle	13, cr0, [r6], {207}	@ 0xcf
  bc:	abd13d59 	blge	ff44f628 <our_crc32+0xff44f5ec>
  c0:	26d930ac 	ldrbcs	r3, [r9], ip, lsr #1
  c4:	51de003a 	bicspl	r0, lr, sl, lsr r0
  c8:	c8d75180 	ldmgt	r7, {r7, r8, ip, lr}^
  cc:	bfd06116 	svclt	0x00d06116
  d0:	21b4f4b5 			@ <UNDEFINED> instruction: 0x21b4f4b5
  d4:	56b3c423 	ldrtpl	ip, [r3], r3, lsr #8
  d8:	cfba9599 	svcgt	0x00ba9599
  dc:	b8bda50f 	poplt	{r0, r1, r2, r3, r8, sl, sp, pc}
  e0:	2802b89e 	stmdacs	r2, {r1, r2, r3, r4, r7, fp, ip, sp, pc}
  e4:	5f058808 	svcpl	0x00058808
  e8:	c60cd9b2 			@ <UNDEFINED> instruction: 0xc60cd9b2
  ec:	b10be924 	tstlt	fp, r4, lsr #18
  f0:	2f6f7c87 	svccs	0x006f7c87
  f4:	58684c11 	stmdapl	r8!, {r0, r4, sl, fp, lr}^
  f8:	c1611dab 	cmngt	r1, fp, lsr #27
  fc:	b6662d3d 			@ <UNDEFINED> instruction: 0xb6662d3d
 100:	76dc4190 			@ <UNDEFINED> instruction: 0x76dc4190
 104:	01db7106 	bicseq	r7, fp, r6, lsl #2
 108:	98d220bc 	ldmls	r2, {r2, r3, r4, r5, r7, sp}^
 10c:	efd5102a 	svc	0x00d5102a
 110:	71b18589 			@ <UNDEFINED> instruction: 0x71b18589
 114:	06b6b51f 	ssateq	fp, #23, pc, lsl #10	@ <UNPREDICTABLE>
 118:	9fbfe4a5 	svcls	0x00bfe4a5
 11c:	e8b8d433 	ldm	r8!, {r0, r1, r4, r5, sl, ip, lr, pc}
 120:	7807c9a2 	stmdavc	r7, {r1, r5, r7, r8, fp, lr, pc}
 124:	0f00f934 	svceq	0x0000f934
 128:	9609a88e 	strls	sl, [r9], -lr, lsl #17
 12c:	e10e9818 	tst	lr, r8, lsl r8
 130:	7f6a0dbb 	svcvc	0x006a0dbb
 134:	086d3d2d 	stmdaeq	sp!, {r0, r2, r3, r5, r8, sl, fp, ip, sp}^
 138:	91646c97 			@ <UNDEFINED> instruction: 0x91646c97
 13c:	e6635c01 	strbt	r5, [r3], -r1, lsl #24
 140:	6b6b51f4 	blvs	1ad4918 <our_crc32+0x1ad48dc>
 144:	1c6c6162 	stclne	1, cr6, [ip], #-392	@ 0xfffffe78
 148:	856530d8 	strbhi	r3, [r5, #-216]!	@ 0xffffff28
 14c:	f262004e 	vhadd.s32	q8, q1, q7
 150:	6c0695ed 	stcvs	5, cr9, [r6], {237}	@ 0xed
 154:	1b01a57b 	blne	69748 <our_crc32+0x6970c>
 158:	8208f4c1 	andhi	pc, r8, #-1056964608	@ 0xc1000000
 15c:	f50fc457 			@ <UNDEFINED> instruction: 0xf50fc457
 160:	65b0d9c6 	ldrvs	sp, [r0, #2502]!	@ 0x9c6
 164:	12b7e950 	adcsne	lr, r7, #80, 18	@ 0x140000
 168:	8bbeb8ea 	blhi	fefae518 <our_crc32+0xfefae4dc>
 16c:	fcb9887c 	ldc2	8, cr8, [r9], #496	@ 0x1f0
 170:	62dd1ddf 	sbcsvs	r1, sp, #14272	@ 0x37c0
 174:	15da2d49 	ldrbne	r2, [sl, #3401]	@ 0xd49
 178:	8cd37cf3 	ldclhi	12, cr7, [r3], {243}	@ 0xf3
 17c:	fbd44c65 	blx	ff51331a <our_crc32+0xff5132de>
 180:	4db26158 	ldcmi	1, cr6, [r2, #352]!	@ 0x160
 184:	3ab551ce 	bcc	fed548c4 <our_crc32+0xfed54888>
 188:	a3bc0074 			@ <UNDEFINED> instruction: 0xa3bc0074
 18c:	d4bb30e2 	ldrtle	r3, [fp], #226	@ 0xe2
 190:	4adfa541 	bmi	ff7e969c <our_crc32+0xff7e9660>
 194:	3dd895d7 	ldclcc	5, cr9, [r8, #860]	@ 0x35c
 198:	a4d1c46d 	ldrbge	ip, [r1], #1133	@ 0x46d
 19c:	d3d6f4fb 	bicsle	pc, r6, #-83886080	@ 0xfb000000
 1a0:	4369e96a 	cmnmi	r9, #1736704	@ 0x1a8000
 1a4:	346ed9fc 	strbtcc	sp, [lr], #-2556	@ 0xfffff604
 1a8:	ad678846 	stclge	8, cr8, [r7, #-280]!	@ 0xfffffee8
 1ac:	da60b8d0 	ble	182e4f4 <our_crc32+0x182e4b8>
 1b0:	44042d73 	strmi	r2, [r4], #-3443	@ 0xfffff28d
 1b4:	33031de5 	movwcc	r1, #15845	@ 0x3de5
 1b8:	aa0a4c5f 	bge	29333c <our_crc32+0x293300>
 1bc:	dd0d7cc9 	stcle	12, cr7, [sp, #-804]	@ 0xfffffcdc
 1c0:	5005713c 	andpl	r7, r5, ip, lsr r1
 1c4:	270241aa 	strcs	r4, [r2, -sl, lsr #3]
 1c8:	be0b1010 	mcrlt	0, 0, r1, cr11, cr0, {0}
 1cc:	c90c2086 	stmdbgt	ip, {r1, r2, r7, sp}
 1d0:	5768b525 	strbpl	fp, [r8, -r5, lsr #10]!
 1d4:	206f85b3 	strhtcs	r8, [pc], #-83
 1d8:	b966d409 	stmdblt	r6!, {r0, r3, sl, ip, lr, pc}^
 1dc:	ce61e49f 	mcrgt	4, 3, lr, cr1, cr15, {4}
 1e0:	5edef90e 	vfnmspl.f16	s31, s28, s28	@ <UNPREDICTABLE>
 1e4:	29d9c998 	ldmibcs	r9, {r3, r4, r7, r8, fp, lr, pc}^
 1e8:	b0d09822 	sbcslt	r9, r0, r2, lsr #16
 1ec:	c7d7a8b4 			@ <UNDEFINED> instruction: 0xc7d7a8b4
 1f0:	59b33d17 	ldmibpl	r3!, {r0, r1, r2, r4, r8, sl, fp, ip, sp}
 1f4:	2eb40d81 	cdpcs	13, 11, cr0, cr4, cr1, {4}
 1f8:	b7bd5c3b 			@ <UNDEFINED> instruction: 0xb7bd5c3b
 1fc:	c0ba6cad 	adcsgt	r6, sl, sp, lsr #25
 200:	edb88320 	ldc	3, cr8, [r8, #128]!	@ 0x80
 204:	9abfb3b6 	bls	fefed0e4 <our_crc32+0xfefed0a8>
 208:	03b6e20c 			@ <UNDEFINED> instruction: 0x03b6e20c
 20c:	74b1d29a 	ldrtvc	sp, [r1], #666	@ 0x29a
 210:	ead54739 	b	ff551efc <our_crc32+0xff551ec0>
 214:	9dd277af 	ldclls	7, cr7, [r2, #700]	@ 0x2bc
 218:	04db2615 	ldrbeq	r2, [fp], #1557	@ 0x615
 21c:	73dc1683 	bicsvc	r1, ip, #137363456	@ 0x8300000
 220:	e3630b12 	cmn	r3, #18432	@ 0x4800
 224:	94643b84 	strbtls	r3, [r4], #-2948	@ 0xfffff47c
 228:	0d6d6a3e 	vpusheq	{s13-s74}
 22c:	7a6a5aa8 	bvc	1a96cd4 <our_crc32+0x1a96c98>
 230:	e40ecf0b 	str	ip, [lr], #-3851	@ 0xfffff0f5
 234:	9309ff9d 	movwls	pc, #40861	@ 0x9f9d	@ <UNPREDICTABLE>
 238:	0a00ae27 	beq	2badc <our_crc32+0x2baa0>
 23c:	7d079eb1 	stcvc	14, cr9, [r7, #-708]	@ 0xfffffd3c
 240:	f00f9344 			@ <UNDEFINED> instruction: 0xf00f9344
 244:	8708a3d2 			@ <UNDEFINED> instruction: 0x8708a3d2
 248:	1e01f268 	cdpne	2, 0, cr15, cr1, cr8, {3}
 24c:	6906c2fe 	stmdbvs	r6, {r1, r2, r3, r4, r5, r6, r7, r9, lr, pc}
 250:	f762575d 			@ <UNDEFINED> instruction: 0xf762575d
 254:	806567cb 	rsbhi	r6, r5, fp, asr #15
 258:	196c3671 	stmdbne	ip!, {r0, r4, r5, r6, r9, sl, ip, sp}^
 25c:	6e6b06e7 	cdpvs	6, 6, cr0, cr11, cr7, {7}
 260:	fed41b76 	mrc2	11, 6, r1, cr4, cr6, {3}	@ <UNPREDICTABLE>
 264:	89d32be0 	ldmibhi	r3, {r5, r6, r7, r8, r9, fp, sp}^
 268:	10da7a5a 	sbcsne	r7, sl, sl, asr sl
 26c:	67dd4acc 	ldrbvs	r4, [sp, ip, asr #21]
 270:	f9b9df6f 			@ <UNDEFINED> instruction: 0xf9b9df6f
 274:	8ebeeff9 	mrchi	15, 5, lr, cr14, cr9, {7}
 278:	17b7be43 	ldrne	fp, [r7, r3, asr #28]!
 27c:	60b08ed5 	ldrsbtvs	r8, [r0], r5
 280:	d6d6a3e8 	ldrble	sl, [r6], r8, ror #7
 284:	a1d1937e 	bicsge	r9, r1, lr, ror r3
 288:	38d8c2c4 	ldmcc	r8, {r2, r6, r7, r9, lr, pc}^
 28c:	4fdff252 	svcmi	0x00dff252
 290:	d1bb67f1 			@ <UNDEFINED> instruction: 0xd1bb67f1
 294:	a6bc5767 	ldrtge	r5, [ip], r7, ror #14
 298:	3fb506dd 	svccc	0x00b506dd
 29c:	48b2364b 	ldmmi	r2!, {r0, r1, r3, r6, r9, sl, ip, sp}
 2a0:	d80d2bda 	stmdale	sp, {r1, r3, r4, r6, r7, r8, r9, fp, sp}
 2a4:	af0a1b4c 	svcge	0x000a1b4c
 2a8:	36034af6 			@ <UNDEFINED> instruction: 0x36034af6
 2ac:	41047a60 	tstmi	r4, r0, ror #20
 2b0:	df60efc3 	svcle	0x0060efc3
 2b4:	a867df55 	stmdage	r7!, {r0, r2, r4, r6, r8, r9, sl, fp, ip, lr, pc}^
 2b8:	316e8eef 	cmncc	lr, pc, ror #29
 2bc:	4669be79 			@ <UNDEFINED> instruction: 0x4669be79
 2c0:	cb61b38c 	blgt	186d0f8 <our_crc32+0x186d0bc>
 2c4:	bc66831a 	stcllt	3, cr8, [r6], #-104	@ 0xffffff98
 2c8:	256fd2a0 	strbcs	sp, [pc, #-672]!	@ 30 <crc32_tab+0x30>
 2cc:	5268e236 	rsbpl	lr, r8, #1610612739	@ 0x60000003
 2d0:	cc0c7795 	stcgt	7, cr7, [ip], {149}	@ 0x95
 2d4:	bb0b4703 	bllt	2d1ee8 <our_crc32+0x2d1eac>
 2d8:	220216b9 	andcs	r1, r2, #193986560	@ 0xb900000
 2dc:	5505262f 	strpl	r2, [r5, #-1583]	@ 0xfffff9d1
 2e0:	c5ba3bbe 	ldrgt	r3, [sl, #3006]!	@ 0xbbe
 2e4:	b2bd0b28 	adcslt	r0, sp, #40, 22	@ 0xa000
 2e8:	2bb45a92 	blcs	fed16d38 <our_crc32+0xfed16cfc>
 2ec:	5cb36a04 	vldmiapl	r3!, {s12-s15}
 2f0:	c2d7ffa7 	sbcsgt	pc, r7, #668	@ 0x29c
 2f4:	b5d0cf31 	ldrblt	ip, [r0, #3889]	@ 0xf31
 2f8:	2cd99e8b 	ldclcs	14, cr9, [r9], {139}	@ 0x8b
 2fc:	5bdeae1d 	blpl	ff7abb78 <our_crc32+0xff7abb3c>
 300:	9b64c2b0 	blls	1930dc8 <our_crc32+0x1930d8c>
 304:	ec63f226 	stcl	2, cr15, [r3], #-152	@ 0xffffff68
 308:	756aa39c 	strbvc	sl, [sl, #-924]!	@ 0xfffffc64
 30c:	026d930a 	rsbeq	r9, sp, #671088640	@ 0x28000000
 310:	9c0906a9 	stcls	6, cr0, [r9], {169}	@ 0xa9
 314:	eb0e363f 	bl	38dc18 <our_crc32+0x38dbdc>
 318:	72076785 	andvc	r6, r7, #34865152	@ 0x2140000
 31c:	05005713 	streq	r5, [r0, #-1811]	@ 0xfffff8ed
 320:	95bf4a82 	ldrls	r4, [pc, #2690]!	@ daa <our_crc32+0xd6e>
 324:	e2b87a14 	adcs	r7, r8, #20, 20	@ 0x14000
 328:	7bb12bae 	blvc	fec4b1e8 <our_crc32+0xfec4b1ac>
 32c:	0cb61b38 	vldmiaeq	r6!, {d1-d28}
 330:	92d28e9b 	sbcsls	r8, r2, #2480	@ 0x9b0
 334:	e5d5be0d 	ldrb	fp, [r5, #3597]	@ 0xe0d
 338:	7cdcefb7 	ldclvc	15, cr14, [ip], {183}	@ 0xb7
 33c:	0bdbdf21 	bleq	ff6f7fc8 <our_crc32+0xff6f7f8c>
 340:	86d3d2d4 			@ <UNDEFINED> instruction: 0x86d3d2d4
 344:	f1d4e242 			@ <UNDEFINED> instruction: 0xf1d4e242
 348:	68ddb3f8 	ldmvs	sp, {r3, r4, r5, r6, r7, r8, r9, ip, sp, pc}^
 34c:	1fda836e 	svcne	0x00da836e
 350:	81be16cd 			@ <UNDEFINED> instruction: 0x81be16cd
 354:	f6b9265b 			@ <UNDEFINED> instruction: 0xf6b9265b
 358:	6fb077e1 	svcvs	0x00b077e1
 35c:	18b74777 	ldmne	r7!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, lr}
 360:	88085ae6 	stmdahi	r8, {r1, r2, r5, r6, r7, r9, fp, ip, lr}
 364:	ff0f6a70 			@ <UNDEFINED> instruction: 0xff0f6a70
 368:	66063bca 	strvs	r3, [r6], -sl, asr #23
 36c:	11010b5c 	tstne	r1, ip, asr fp
 370:	8f659eff 	svchi	0x00659eff
 374:	f862ae69 			@ <UNDEFINED> instruction: 0xf862ae69
 378:	616bffd3 	ldrdvs	pc, [fp, #-243]!	@ 0xffffff0d
 37c:	166ccf45 	strbtne	ip, [ip], -r5, asr #30
 380:	a00ae278 	andge	lr, sl, r8, ror r2
 384:	d70dd2ee 	strle	sp, [sp, -lr, ror #5]
 388:	4e048354 	mcrmi	3, 0, r8, cr4, cr4, {2}
 38c:	3903b3c2 	stmdbcc	r3, {r1, r6, r7, r8, r9, ip, sp, pc}
 390:	a7672661 	strbge	r2, [r7, -r1, ror #12]!
 394:	d06016f7 	strdle	r1, [r0], #-103	@ 0xffffff99	@ <UNPREDICTABLE>
 398:	4969474d 	stmdbmi	r9!, {r0, r2, r3, r6, r8, r9, sl, lr}^
 39c:	3e6e77db 	mcrcc	7, 3, r7, cr14, cr11, {6}
 3a0:	aed16a4a 	vfnmage.f32	s13, s2, s20
 3a4:	d9d65adc 	ldmible	r6, {r2, r3, r4, r6, r7, r9, fp, ip, lr}^
 3a8:	40df0b66 	sbcsmi	r0, pc, r6, ror #22
 3ac:	37d83bf0 			@ <UNDEFINED> instruction: 0x37d83bf0
 3b0:	a9bcae53 	ldmibge	ip!, {r0, r1, r4, r6, r9, sl, fp, sp, pc}
 3b4:	debb9ec5 	cdple	14, 11, cr9, cr11, cr5, {6}
 3b8:	47b2cf7f 			@ <UNDEFINED> instruction: 0x47b2cf7f
 3bc:	30b5ffe9 	adcscc	pc, r5, r9, ror #31
 3c0:	bdbdf21c 	ldclt	2, cr15, [sp, #112]!	@ 0x70
 3c4:	cabac28a 	bgt	feeb0df4 <our_crc32+0xfeeb0db8>
 3c8:	53b39330 			@ <UNDEFINED> instruction: 0x53b39330
 3cc:	24b4a3a6 	ldrtcs	sl, [r4], #934	@ 0x3a6
 3d0:	bad03605 	blt	ff40dbec <our_crc32+0xff40dbb0>
 3d4:	cdd70693 	ldclgt	6, cr0, [r7, #588]	@ 0x24c
 3d8:	54de5729 	ldrbpl	r5, [lr], #1833	@ 0x729
 3dc:	23d967bf 	bicscs	r6, r9, #50069504	@ 0x2fc0000
 3e0:	b3667a2e 	cmnlt	r6, #188416	@ 0x2e000
 3e4:	c4614ab8 	strbtgt	r4, [r1], #-2744	@ 0xfffff548
 3e8:	5d681b02 	vstmdbpl	r8!, {d17}
 3ec:	2a6f2b94 	bcs	1bcb244 <our_crc32+0x1bcb208>
 3f0:	b40bbe37 	strlt	fp, [fp], #-3639	@ 0xfffff1c9
 3f4:	c30c8ea1 	movwgt	r8, #52897	@ 0xcea1
 3f8:	5a05df1b 	bpl	17806c <our_crc32+0x178030>
 3fc:	2d02ef8d 	stccs	15, cr14, [r2, #-564]	@ 0xfffffdcc

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000017d 	andeq	r0, r0, sp, ror r1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000a408 	andeq	sl, r0, r8, lsl #8
  10:	006b0c00 	rsbeq	r0, fp, r0, lsl #24
  14:	000a0000 	andeq	r0, sl, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	004c0000 	subeq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  28:	00008507 	andeq	r8, r0, r7, lsl #10
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	00000078 	andeq	r0, r0, r8, ror r0
  34:	86060101 	strhi	r0, [r6], -r1, lsl #2
  38:	01000001 	tsteq	r0, r1
  3c:	016a0502 	cmneq	sl, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00017d05 	andeq	r7, r1, r5, lsl #26
  48:	05080100 	streq	r0, [r8, #-256]	@ 0xffffff00
  4c:	00000144 	andeq	r0, r0, r4, asr #2
  50:	00009c04 	andeq	r9, r0, r4, lsl #24
  54:	60182e00 	andsvs	r2, r8, r0, lsl #28
  58:	09000000 	stmdbeq	r0, {}	@ <UNPREDICTABLE>
  5c:	00000050 	andeq	r0, r0, r0, asr r0
  60:	38080101 	stmdacc	r8, {r0, r8}
  64:	01000000 	mrseq	r0, (UNDEF: 0)
  68:	00580702 	subseq	r0, r8, r2, lsl #14
  6c:	74040000 	strvc	r0, [r4], #-0
  70:	34000001 	strcc	r0, [r0], #-1
  74:	00007919 	andeq	r7, r0, r9, lsl r9
  78:	07040100 	streq	r0, [r4, -r0, lsl #2]
  7c:	00000046 	andeq	r0, r0, r6, asr #32
  80:	6905040a 	stmdbvs	r5, {r1, r3, sl}
  84:	0b00746e 	bleq	1d244 <our_crc32+0x1d208>
  88:	0000006e 	andeq	r0, r0, lr, rrx
  8c:	00000097 	muleq	r0, r7, r0
  90:	00002d0c 	andeq	r2, r0, ip, lsl #26
  94:	0d00ff00 	stceq	15, cr15, [r0, #-0]
  98:	00000000 	andeq	r0, r0, r0
  9c:	87110801 	ldrhi	r0, [r1, -r1, lsl #16]
  a0:	05000000 	streq	r0, [r0, #-0]
  a4:	00000003 	andeq	r0, r0, r3
  a8:	01520500 	cmpeq	r2, r0, lsl #10
  ac:	6e3f0000 	cdpvs	0, 3, cr0, cr15, cr0, {0}
  b0:	3c000000 	stccc	0, cr0, [r0], {-0}
  b4:	10000000 	andne	r0, r0, r0
  b8:	01000000 	mrseq	r0, (UNDEF: 0)
  bc:	0001119c 	muleq	r1, ip, r1
  c0:	75620200 	strbvc	r0, [r2, #-512]!	@ 0xfffffe00
  c4:	203f0066 	eorscs	r0, pc, r6, rrx
  c8:	00000111 	andeq	r0, r0, r1, lsl r1
  cc:	00000010 	andeq	r0, r0, r0, lsl r0
  d0:	0000000c 	andeq	r0, r0, ip
  d4:	00019206 	andeq	r9, r1, r6, lsl #4
  d8:	2d2e3f00 	stccs	15, cr3, [lr, #-0]
  dc:	28000000 	stmdacs	r0, {}	@ <UNPREDICTABLE>
  e0:	24000000 	strcs	r0, [r0], #-0
  e4:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
  e8:	00000048 	andeq	r0, r0, r8, asr #32
  ec:	00000117 	andeq	r0, r0, r7, lsl r1
  f0:	09500103 	ldmdbeq	r0, {r0, r1, r8}^
  f4:	00a503a3 	adceq	r0, r5, r3, lsr #7
  f8:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
  fc:	51010300 	mrspl	r0, SP_irq
 100:	a503a309 	strge	sl, [r3, #-777]	@ 0xfffffcf7
 104:	2da82601 	stccs	6, cr2, [r8, #4]!
 108:	010300a8 	smlatbeq	r3, r8, r0, r0
 10c:	00300152 	eorseq	r0, r0, r2, asr r1
 110:	01160700 	tsteq	r6, r0, lsl #14
 114:	050f0000 	streq	r0, [pc, #-0]	@ 11c <.debug_info+0x11c>
 118:	0000015c 	andeq	r0, r0, ip, asr r1
 11c:	00006e36 	andeq	r6, r0, r6, lsr lr
 120:	00000000 	andeq	r0, r0, r0
 124:	00003c00 	andeq	r3, r0, r0, lsl #24
 128:	7b9c0100 	blvc	fe700530 <our_crc32+0xfe7004f4>
 12c:	02000001 	andeq	r0, r0, #1
 130:	00667562 	rsbeq	r7, r6, r2, ror #10
 134:	01112436 	tsteq	r1, r6, lsr r4
 138:	00400000 	subeq	r0, r0, r0
 13c:	003c0000 	eorseq	r0, ip, r0
 140:	92060000 	andls	r0, r6, #0
 144:	36000001 	strcc	r0, [r0], -r1
 148:	00002d32 	andeq	r2, r0, r2, lsr sp
 14c:	00005c00 	andeq	r5, r0, r0, lsl #24
 150:	00005400 	andeq	r5, r0, r0, lsl #8
 154:	72630200 	rsbvc	r0, r3, #0, 4
 158:	41360063 	teqmi	r6, r3, rrx
 15c:	0000006e 	andeq	r0, r0, lr, rrx
 160:	00000075 	andeq	r0, r0, r5, ror r0
 164:	00000071 	andeq	r0, r0, r1, ror r0
 168:	01007010 	tsteq	r0, r0, lsl r0
 16c:	017b1437 	cmneq	fp, r7, lsr r4
 170:	00860000 	addeq	r0, r6, r0
 174:	00800000 	addeq	r0, r0, r0
 178:	07000000 	streq	r0, [r0, -r0]
 17c:	0000005b 	andeq	r0, r0, fp, asr r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <our_crc32+0x8fd0>
   4:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	08030005 	stmdaeq	r3, {r0, r2}
  10:	3b01213a 	blcc	48500 <our_crc32+0x484c4>
  14:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  18:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
  1c:	00001742 	andeq	r1, r0, r2, asr #14
  20:	02004903 	andeq	r4, r0, #49152	@ 0xc000
  24:	00187e18 	andseq	r7, r8, r8, lsl lr
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	213a0e03 	teqcs	sl, r3, lsl #28
  30:	390b3b02 	stmdbcc	fp, {r1, r8, r9, fp, ip, sp}
  34:	0013490b 	andseq	r4, r3, fp, lsl #18
  38:	012e0500 			@ <UNDEFINED> instruction: 0x012e0500
  3c:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  40:	3b01213a 	blcc	48530 <our_crc32+0x484f4>
  44:	0a21390b 	beq	84e478 <our_crc32+0x84e43c>
  48:	13491927 	movtne	r1, #39207	@ 0x9927
  4c:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  50:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  54:	00001301 	andeq	r1, r0, r1, lsl #6
  58:	03000506 	movweq	r0, #1286	@ 0x506
  5c:	01213a0e 			@ <UNDEFINED> instruction: 0x01213a0e
  60:	0b390b3b 	bleq	e42d54 <our_crc32+0xe42d18>
  64:	17021349 	strne	r1, [r2, -r9, asr #6]
  68:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
  6c:	000f0700 	andeq	r0, pc, r0, lsl #14
  70:	4904210b 	stmdbmi	r4, {r0, r1, r3, r8, sp}
  74:	08000013 	stmdaeq	r0, {r0, r1, r4}
  78:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  7c:	0e030b13 	vmoveq.32	d3[0], r0
  80:	01110e1b 	tsteq	r1, fp, lsl lr
  84:	17100612 			@ <UNDEFINED> instruction: 0x17100612
  88:	26090000 	strcs	r0, [r9], -r0
  8c:	00134900 	andseq	r4, r3, r0, lsl #18
  90:	00240a00 	eoreq	r0, r4, r0, lsl #20
  94:	0b3e0b0b 	bleq	f82cc8 <our_crc32+0xf82c8c>
  98:	00000803 	andeq	r0, r0, r3, lsl #16
  9c:	4901010b 	stmdbmi	r1, {r0, r1, r3, r8}
  a0:	00130113 	andseq	r0, r3, r3, lsl r1
  a4:	00210c00 	eoreq	r0, r1, r0, lsl #24
  a8:	0b2f1349 	bleq	bc4dd4 <our_crc32+0xbc4d98>
  ac:	340d0000 	strcc	r0, [sp], #-0
  b0:	3a0e0300 	bcc	380cb8 <our_crc32+0x380c7c>
  b4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  b8:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  bc:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
  c0:	017d0148 	cmneq	sp, r8, asr #2
  c4:	0000137f 	andeq	r1, r0, pc, ror r3
  c8:	0000260f 	andeq	r2, r0, pc, lsl #12
  cc:	00341000 	eorseq	r1, r4, r0
  d0:	0b3a0803 	bleq	e820e4 <our_crc32+0xe820a8>
  d4:	0b390b3b 	bleq	e42dc8 <our_crc32+0xe42d8c>
  d8:	17021349 	strne	r1, [r2, -r9, asr #6]
  dc:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000094 	muleq	r0, r4, r0
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	01473c04 	cmpeq	r7, r4, lsl #24
  14:	4c470450 	mcrrmi	4, 5, r0, r7, cr0
  18:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  1c:	2da82600 	stccs	6, cr2, [r8]
  20:	009f00a8 	addseq	r0, pc, r8, lsr #1
  24:	00000000 	andeq	r0, r0, r0
  28:	01473c04 	cmpeq	r7, r4, lsl #24
  2c:	4c470451 	mcrrmi	4, 5, r0, r7, cr1
  30:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  34:	2da82601 	stccs	6, cr2, [r8, #4]!
  38:	009f00a8 	addseq	r0, pc, r8, lsr #1
  3c:	00000000 	andeq	r0, r0, r0
  40:	01080004 	tsteq	r8, r4
  44:	3c080450 	stccc	4, cr0, [r8], {80}	@ 0x50
  48:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  4c:	2da82600 	stccs	6, cr2, [r8]
  50:	009f00a8 	addseq	r0, pc, r8, lsr #1
	...
  5c:	01080004 	tsteq	r8, r4
  60:	24080451 	strcs	r0, [r8], #-1105	@ 0xfffffbaf
  64:	24045c01 	strcs	r5, [r4], #-3073	@ 0xfffff3ff
  68:	04510128 	ldrbeq	r0, [r1], #-296	@ 0xfffffed8
  6c:	5c013c28 	stcpl	12, cr3, [r1], {40}	@ 0x28
  70:	00000000 	andeq	r0, r0, r0
  74:	04000400 	streq	r0, [r0], #-1024	@ 0xfffffc00
  78:	04045201 	streq	r5, [r4], #-513	@ 0xfffffdff
  7c:	0052013c 	subseq	r0, r2, ip, lsr r1
  80:	00010102 	andeq	r0, r1, r2, lsl #2
  84:	00040000 	andeq	r0, r4, r0
  88:	04500108 	ldrbeq	r0, [r0], #-264	@ 0xfffffef8
  8c:	70030c08 	andvc	r0, r3, r8, lsl #24
  90:	0c049f01 	stceq	15, cr9, [r4], {1}
  94:	00500134 	subseq	r0, r0, r4, lsr r1

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000004c 	andeq	r0, r0, ip, asr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000c0 	andeq	r0, r0, r0, asr #1
   4:	005d0003 	subseq	r0, sp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	@ ffffffc5 <our_crc32+0xffffff89>
  24:	6c2f7273 	stcvs	2, cr7, [pc], #-460	@ fffffe60 <our_crc32+0xfffffe24>
  28:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  2c:	612f6363 			@ <UNDEFINED> instruction: 0x612f6363
  30:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  34:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  38:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  3c:	2e34312f 	cdpcs	1, 3, cr3, cr4, cr15, {1}
  40:	2f302e31 	svccs	0x00302e31
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	@ 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	63726300 	cmnvs	r2, #0, 6
  50:	0100632e 	tsteq	r0, lr, lsr #6
  54:	74730000 	ldrbtvc	r0, [r3], #-0
  58:	746e6964 	strbtvc	r6, [lr], #-2404	@ 0xfffff69c
  5c:	6363672d 	cmnvs	r3, #11796480	@ 0xb40000
  60:	0200682e 	andeq	r6, r0, #3014656	@ 0x2e0000
  64:	05000000 	streq	r0, [r0, #-0]
  68:	02050046 	andeq	r0, r5, #70	@ 0x46
  6c:	00000000 	andeq	r0, r0, r0
  70:	05013503 	streq	r3, [r1, #-1283]	@ 0xfffffafd
  74:	05141305 	ldreq	r1, [r4, #-773]	@ 0xfffffcfb
  78:	05010609 	streq	r0, [r1, #-1545]	@ 0xfffff9f7
  7c:	052f0605 	streq	r0, [pc, #-1541]!	@ fffffa7f <our_crc32+0xfffffa43>
  80:	0501060b 	streq	r0, [r1, #-1547]	@ 0xfffff9f5
  84:	052f0609 	streq	r0, [pc, #-1545]!	@ fffffa83 <our_crc32+0xfffffa47>
  88:	05010620 	streq	r0, [r1, #-1568]	@ 0xfffff9e0
  8c:	26052e1e 			@ <UNDEFINED> instruction: 0x26052e1e
  90:	2e18052e 	cdpcs	5, 1, cr0, cr8, cr14, {1}
  94:	054a0d05 	strbeq	r0, [sl, #-3333]	@ 0xfffff2fb
  98:	0c052d10 	stceq	13, cr2, [r5], {16}
  9c:	10052e06 	andne	r2, r5, r6, lsl #28
  a0:	0c050106 	stceq	1, cr0, [r5], {6}
  a4:	0605052e 	streq	r0, [r5], -lr, lsr #10
  a8:	0601054c 	streq	r0, [r1], -ip, asr #10
  ac:	34052e13 	strcc	r2, [r5], #-3603	@ 0xfffff1ed
  b0:	01064c06 	tsteq	r6, r6, lsl #24
  b4:	2f060505 	svccs	0x00060505
  b8:	01060c05 	tsteq	r6, r5, lsl #24
  bc:	024b0105 	subeq	r0, fp, #1073741825	@ 0x40000001
  c0:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	33637263 	cmncc	r3, #805306374	@ 0x30000006
   4:	61745f32 	cmnvs	r4, r2, lsr pc
   8:	682f0062 	stmdavs	pc!, {r1, r5, r6}	@ <UNPREDICTABLE>
   c:	2f656d6f 	svccs	0x00656d6f
  10:	766a7261 	strbtvc	r7, [sl], -r1, ror #4
  14:	502f6b69 	eorpl	r6, pc, r9, ror #22
  18:	72676f72 	rsbvc	r6, r7, #456	@ 0x1c8
  1c:	696d6d61 	stmdbvs	sp!, {r0, r5, r6, r8, sl, fp, sp, lr}^
  20:	632f676e 			@ <UNDEFINED> instruction: 0x632f676e
  24:	3173632f 	cmncc	r3, pc, lsr #6
  28:	2d653034 	stclcs	0, cr3, [r5, #-208]!	@ 0xffffff30
  2c:	69773432 	ldmdbvs	r7!, {r1, r4, r5, sl, ip, sp}^
  30:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
  34:	00697062 	rsbeq	r7, r9, r2, rrx
  38:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  3c:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  40:	61686320 	cmnvs	r8, r0, lsr #6
  44:	6f6c0072 	svcvs	0x006c0072
  48:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  4c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  50:	2064656e 	rsbcs	r6, r4, lr, ror #10
  54:	00746e69 	rsbseq	r6, r4, r9, ror #28
  58:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
  5c:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  60:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  64:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  68:	2e00746e 	cdpcs	4, 0, cr7, cr0, cr14, {3}
  6c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  70:	72632f63 	rsbvc	r2, r3, #396	@ 0x18c
  74:	00632e63 	rsbeq	r2, r3, r3, ror #28
  78:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  7c:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  80:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  84:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  88:	6f6c2067 	svcvs	0x006c2067
  8c:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  90:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  94:	2064656e 	rsbcs	r6, r4, lr, ror #10
  98:	00746e69 	rsbseq	r6, r4, r9, ror #28
  9c:	746e6975 	strbtvc	r6, [lr], #-2421	@ 0xfffff68b
  a0:	00745f38 	rsbseq	r5, r4, r8, lsr pc
  a4:	20554e47 	subscs	r4, r5, r7, asr #28
  a8:	20393943 	eorscs	r3, r9, r3, asr #18
  ac:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  b0:	2d20302e 	stccs	0, cr3, [r0, #-184]!	@ 0xffffff48
  b4:	7570636d 	ldrbvc	r6, [r0, #-877]!	@ 0xfffffc93
  b8:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  bc:	36373131 			@ <UNDEFINED> instruction: 0x36373131
  c0:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  c4:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  c8:	656e7574 	strbvs	r7, [lr, #-1396]!	@ 0xfffffa8c
  cc:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  d0:	36373131 			@ <UNDEFINED> instruction: 0x36373131
  d4:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  d8:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  dc:	752d6f6e 	strvc	r6, [sp, #-3950]!	@ 0xfffff092
  e0:	696c616e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, sp, lr}^
  e4:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  e8:	6363612d 	cmnvs	r3, #1073741835	@ 0x4000000b
  ec:	20737365 	rsbscs	r7, r3, r5, ror #6
  f0:	70746d2d 	rsbsvc	r6, r4, sp, lsr #26
  f4:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
  f8:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
  fc:	616f6c66 	cmnvs	pc, r6, ror #24
 100:	62612d74 	rsbvs	r2, r1, #116, 26	@ 0x1d00
 104:	6f733d69 	svcvs	0x00733d69
 108:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
 10c:	6d72616d 	ldclvs	1, cr6, [r2, #-436]!	@ 0xfffffe4c
 110:	616d2d20 	cmnvs	sp, r0, lsr #26
 114:	3d686372 	stclcc	3, cr6, [r8, #-456]!	@ 0xfffffe38
 118:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 11c:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 120:	6467672d 	strbtvs	r6, [r7], #-1837	@ 0xfffff8d3
 124:	4f2d2062 	svcmi	0x002d2062
 128:	732d2067 			@ <UNDEFINED> instruction: 0x732d2067
 12c:	673d6474 			@ <UNDEFINED> instruction: 0x673d6474
 130:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 134:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 138:	73656572 	cmnvc	r5, #478150656	@ 0x1c800000
 13c:	646e6174 	strbtvs	r6, [lr], #-372	@ 0xfffffe8c
 140:	00676e69 	rsbeq	r6, r7, r9, ror #28
 144:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 148:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 14c:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 150:	756f0074 	strbvc	r0, [pc, #-116]!	@ e4 <.debug_str+0xe4>
 154:	72635f72 	rsbvc	r5, r3, #456	@ 0x1c8
 158:	00323363 	eorseq	r3, r2, r3, ror #6
 15c:	5f72756f 	svcpl	0x0072756f
 160:	33637263 	cmncc	r3, #805306374	@ 0x30000006
 164:	6e695f32 	mcrvs	15, 3, r5, cr9, cr2, {1}
 168:	68730063 	ldmdavs	r3!, {r0, r1, r5, r6}^
 16c:	2074726f 	rsbscs	r7, r4, pc, ror #4
 170:	00746e69 	rsbseq	r6, r4, r9, ror #28
 174:	746e6975 	strbtvc	r6, [lr], #-2421	@ 0xfffff68b
 178:	745f3233 	ldrbvc	r3, [pc], #-563	@ 180 <.debug_str+0x180>
 17c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 180:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 184:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 188:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 18c:	61686320 	cmnvs	r8, r0, lsr #6
 190:	69730072 	ldmdbvs	r3!, {r1, r4, r5, r6}^
 194:	Address 0x194 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	00000014 	andeq	r0, r0, r4, lsl r0
  24:	00000000 	andeq	r0, r0, r0
  28:	0000003c 	andeq	r0, r0, ip, lsr r0
  2c:	00000010 	andeq	r0, r0, r0, lsl r0
  30:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  34:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <our_crc32+0x12cd7f0>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <our_crc32+0x463f4>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


memcmp.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memcmp>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e3a03000 	mov	r3, #0
   c:	ea000000 	b	14 <memcmp+0x14>
  10:	e2833001 	add	r3, r3, #1
  14:	e1530002 	cmp	r3, r2
  18:	2a000004 	bcs	30 <memcmp+0x30>
  1c:	e7d4c003 	ldrb	ip, [r4, r3]
  20:	e7d1e003 	ldrb	lr, [r1, r3]
  24:	e05c000e 	subs	r0, ip, lr
  28:	0afffff8 	beq	10 <memcmp+0x10>
  2c:	e8bd8010 	pop	{r4, pc}
  30:	e3a00000 	mov	r0, #0
  34:	e8bd8010 	pop	{r4, pc}

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000131 	andeq	r0, r0, r1, lsr r1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00005305 	andeq	r5, r0, r5, lsl #6
  10:	016c0c00 	cmneq	ip, r0, lsl #24
  14:	01270000 			@ <UNDEFINED> instruction: 0x01270000
  18:	00000000 	andeq	r0, r0, r0
  1c:	00380000 	eorseq	r0, r8, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04060000 	streq	r0, [r6], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	@ 0xfffff6fb
  2c:	000e0700 	andeq	r0, lr, r0, lsl #14
  30:	d6020000 	strle	r0, [r2], -r0
  34:	00003917 	andeq	r3, r0, r7, lsl r9
  38:	07040100 	streq	r0, [r4, -r0, lsl #2]
  3c:	0000015f 	andeq	r0, r0, pc, asr r1
  40:	1b060101 	blne	18044c <memcmp+0x18044c>
  44:	01000001 	tsteq	r0, r1
  48:	01550502 	cmpeq	r5, r2, lsl #10
  4c:	04010000 	streq	r0, [r1], #-0
  50:	0000f805 	andeq	pc, r0, r5, lsl #16
  54:	05080100 	streq	r0, [r8, #-256]	@ 0xffffff00
  58:	00000000 	andeq	r0, r0, r0
  5c:	15080101 	strne	r0, [r8, #-257]	@ 0xfffffeff
  60:	08000000 	stmdaeq	r0, {}	@ <UNPREDICTABLE>
  64:	0000005c 	andeq	r0, r0, ip, asr r0
  68:	08070201 	stmdaeq	r7, {r0, r9}
  6c:	01000001 	tsteq	r0, r1
  70:	002a0704 	eoreq	r0, sl, r4, lsl #14
  74:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  78:	00003c07 	andeq	r3, r0, r7, lsl #24
  7c:	08010100 	stmdaeq	r1, {r8}
  80:	000000f3 	strdeq	r0, [r0], -r3
  84:	00002309 	andeq	r2, r0, r9, lsl #6
  88:	071e0300 	ldreq	r0, [lr, -r0, lsl #6]
  8c:	00000026 	andeq	r0, r0, r6, lsr #32
  90:	00000000 	andeq	r0, r0, r0
  94:	00000038 	andeq	r0, r0, r8, lsr r0
  98:	01299c01 			@ <UNDEFINED> instruction: 0x01299c01
  9c:	5f0a0000 	svcpl	0x000a0000
  a0:	01003173 	tsteq	r0, r3, ror r1
  a4:	01291803 			@ <UNDEFINED> instruction: 0x01291803
  a8:	00100000 	andseq	r0, r0, r0
  ac:	000c0000 	andeq	r0, ip, r0
  b0:	5f0b0000 	svcpl	0x000b0000
  b4:	01003273 	tsteq	r0, r3, ror r2
  b8:	01292903 			@ <UNDEFINED> instruction: 0x01292903
  bc:	51010000 	mrspl	r0, (UNDEF: 1)
  c0:	0001010c 	andeq	r0, r1, ip, lsl #2
  c4:	35030100 	strcc	r0, [r3, #-256]	@ 0xffffff00
  c8:	0000002d 	andeq	r0, r0, sp, lsr #32
  cc:	73025201 	movwvc	r5, #8705	@ 0x2201
  d0:	1a040031 	bne	10019c <memcmp+0x10019c>
  d4:	0000012f 	andeq	r0, r0, pc, lsr #2
  d8:	0000001f 	andeq	r0, r0, pc, lsl r0
  dc:	0000001b 	andeq	r0, r0, fp, lsl r0
  e0:	00327302 	eorseq	r7, r2, r2, lsl #6
  e4:	012f2504 			@ <UNDEFINED> instruction: 0x012f2504
  e8:	002c0000 	eoreq	r0, ip, r0
  ec:	002a0000 	eoreq	r0, sl, r0
  f0:	08030000 	stmdaeq	r3, {}	@ <UNPREDICTABLE>
  f4:	28000000 	stmdacs	r0, {}	@ <UNPREDICTABLE>
  f8:	02000000 	andeq	r0, r0, #0
  fc:	0d060069 	stceq	0, cr0, [r6, #-420]	@ 0xfffffe5c
 100:	00000026 	andeq	r0, r0, r6, lsr #32
 104:	00000036 	andeq	r0, r0, r6, lsr r0
 108:	00000032 	andeq	r0, r0, r2, lsr r0
 10c:	00001c03 	andeq	r1, r0, r3, lsl #24
 110:	00001400 	andeq	r1, r0, r0, lsl #8
 114:	00760200 	rsbseq	r0, r6, r0, lsl #4
 118:	00260d07 	eoreq	r0, r6, r7, lsl #26
 11c:	00480000 	subeq	r0, r8, r0
 120:	00420000 	subeq	r0, r2, r0
 124:	00000000 	andeq	r0, r0, r0
 128:	012e0400 			@ <UNDEFINED> instruction: 0x012e0400
 12c:	040d0000 	streq	r0, [sp], #-0
 130:	00000063 	andeq	r0, r0, r3, rrx
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <memcmp+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	08030034 	stmdaeq	r3, {r2, r4, r5}
  10:	3b01213a 	blcc	48500 <memcmp+0x48500>
  14:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  18:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
  1c:	00001742 	andeq	r1, r0, r2, asr #14
  20:	11010b03 	tstne	r1, r3, lsl #22
  24:	00061201 	andeq	r1, r6, r1, lsl #4
  28:	000f0400 	andeq	r0, pc, r0, lsl #8
  2c:	4904210b 	stmdbmi	r4, {r0, r1, r3, r8, sp}
  30:	05000013 	streq	r0, [r0, #-19]	@ 0xffffffed
  34:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  38:	0e030b13 	vmoveq.32	d3[0], r0
  3c:	01110e1b 	tsteq	r1, fp, lsl lr
  40:	17100612 			@ <UNDEFINED> instruction: 0x17100612
  44:	24060000 	strcs	r0, [r6], #-0
  48:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  4c:	0008030b 	andeq	r0, r8, fp, lsl #6
  50:	00160700 	andseq	r0, r6, r0, lsl #14
  54:	0b3a0e03 	bleq	e83868 <memcmp+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <memcmp+0xe42d4c>
  5c:	00001349 	andeq	r1, r0, r9, asr #6
  60:	49002608 	stmdbmi	r0, {r3, r9, sl, sp}
  64:	09000013 	stmdbeq	r0, {r0, r1, r4}
  68:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  6c:	0b3a0e03 	bleq	e83880 <memcmp+0xe83880>
  70:	0b390b3b 	bleq	e42d64 <memcmp+0xe42d64>
  74:	13491927 	movtne	r1, #39207	@ 0x9927
  78:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  7c:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  80:	00001301 	andeq	r1, r0, r1, lsl #6
  84:	0300050a 	movweq	r0, #1290	@ 0x50a
  88:	3b0b3a08 	blcc	2ce8b0 <memcmp+0x2ce8b0>
  8c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  90:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
  94:	00001742 	andeq	r1, r0, r2, asr #14
  98:	0300050b 	movweq	r0, #1291	@ 0x50b
  9c:	3b0b3a08 	blcc	2ce8c4 <memcmp+0x2ce8c4>
  a0:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  a4:	00180213 	andseq	r0, r8, r3, lsl r2
  a8:	00050c00 	andeq	r0, r5, r0, lsl #24
  ac:	0b3a0e03 	bleq	e838c0 <memcmp+0xe838c0>
  b0:	0b390b3b 	bleq	e42da4 <memcmp+0xe42da4>
  b4:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  b8:	260d0000 	strcs	r0, [sp], -r0
  bc:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000059 	andeq	r0, r0, r9, asr r0
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	01100004 	tsteq	r0, r4
  14:	38100450 	ldmdacc	r0, {r4, r6, sl}
  18:	01005401 	tsteq	r0, r1, lsl #8
  1c:	04000000 	streq	r0, [r0], #-0
  20:	50011008 	andpl	r1, r1, r8
  24:	01381004 	teqeq	r8, r4
  28:	00010054 	andeq	r0, r1, r4, asr r0
  2c:	01380804 	teqeq	r8, r4, lsl #16
  30:	00030051 	andeq	r0, r3, r1, asr r0
  34:	08040000 	stmdaeq	r4, {}	@ <UNPREDICTABLE>
  38:	9f300210 	svcls	0x00300210
  3c:	01381004 	teqeq	r8, r4
  40:	00000053 	andeq	r0, r0, r3, asr r0
  44:	00000000 	andeq	r0, r0, r0
  48:	01141004 	tsteq	r4, r4
  4c:	28240450 	stmdacs	r4!, {r4, r6, sl}
  50:	7e007c06 	cdpvc	12, 0, cr7, cr0, cr6, {0}
  54:	049f1c00 	ldreq	r1, [pc], #3072	@ 5c <.debug_loclists+0x5c>
  58:	50013028 	andpl	r3, r1, r8, lsr #32
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000038 	andeq	r0, r0, r8, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000d2 	ldrdeq	r0, [r0], -r2
   4:	00830003 	addeq	r0, r3, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	@ ffffffc5 <memcmp+0xffffffc5>
  24:	6c2f7273 	stcvs	2, cr7, [pc], #-460	@ fffffe60 <memcmp+0xfffffe60>
  28:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  2c:	612f6363 			@ <UNDEFINED> instruction: 0x612f6363
  30:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  34:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  38:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  3c:	2e34312f 	cdpcs	1, 3, cr3, cr4, cr15, {1}
  40:	2f302e31 	svccs	0x00302e31
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	@ 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	7273752f 	rsbsvc	r7, r3, #197132288	@ 0xbc00000
  50:	6d72612f 	ldclvs	1, cr6, [r2, #-188]!	@ 0xffffff44
  54:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  58:	61652d65 	cmnvs	r5, r5, ror #26
  5c:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	@ <UNPREDICTABLE>
  60:	756c636e 	strbvc	r6, [ip, #-878]!	@ 0xfffffc92
  64:	00006564 	andeq	r6, r0, r4, ror #10
  68:	636d656d 	cmnvs	sp, #457179136	@ 0x1b400000
  6c:	632e706d 			@ <UNDEFINED> instruction: 0x632e706d
  70:	00000100 	andeq	r0, r0, r0, lsl #2
  74:	64647473 	strbtvs	r7, [r4], #-1139	@ 0xfffffb8d
  78:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
  7c:	00000200 	andeq	r0, r0, r0, lsl #4
  80:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
  84:	682e676e 	stmdavs	lr!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  88:	00000300 	andeq	r0, r0, r0, lsl #6
  8c:	003d0500 	eorseq	r0, sp, r0, lsl #10
  90:	00000205 	andeq	r0, r0, r5, lsl #4
  94:	06140000 	ldreq	r0, [r4], -r0
  98:	06050501 	streq	r0, [r5], -r1, lsl #10
  9c:	0905144b 	stmdbeq	r5, {r0, r1, r3, r6, sl, ip}
  a0:	060d0501 	streq	r0, [sp], -r1, lsl #10
  a4:	2e050501 	cdpcs	5, 0, cr0, cr5, cr1, {0}
  a8:	02002105 	andeq	r2, r0, #1073741825	@ 0x40000001
  ac:	2e060204 	cdpcs	2, 0, cr0, cr6, cr4, {0}
  b0:	02001605 	andeq	r1, r0, #5242880	@ 0x500000
  b4:	052e0104 	streq	r0, [lr, #-260]!	@ 0xfffffefc
  b8:	13054b09 	movwne	r4, #23305	@ 0x5b09
  bc:	1b050106 	blne	1404dc <memcmp+0x1404dc>
  c0:	0609052e 	streq	r0, [r9], -lr, lsr #10
  c4:	060b052f 	streq	r0, [fp], -pc, lsr #10
  c8:	054a2e01 	strbeq	r2, [sl, #-3585]	@ 0xfffff1ff
  cc:	0105150c 	tsteq	r5, ip, lsl #10
  d0:	0002022f 	andeq	r0, r2, pc, lsr #4
  d4:	Address 0xd4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  10:	745f657a 	ldrbvc	r6, [pc], #-1402	@ 18 <.debug_str+0x18>
  14:	736e7500 	cmnvc	lr, #0, 10
  18:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  1c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  20:	6d007261 	stcvs	2, cr7, [r0, #-388]	@ 0xfffffe7c
  24:	6d636d65 	stclvs	13, cr6, [r3, #-404]!	@ 0xfffffe6c
  28:	6f6c0070 	svcvs	0x006c0070
  2c:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  30:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  34:	2064656e 	rsbcs	r6, r4, lr, ror #10
  38:	00746e69 	rsbseq	r6, r4, r9, ror #28
  3c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  40:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  44:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  48:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  4c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  50:	4700746e 	strmi	r7, [r0, -lr, ror #8]
  54:	4320554e 			@ <UNDEFINED> instruction: 0x4320554e
  58:	31203939 			@ <UNDEFINED> instruction: 0x31203939
  5c:	2e312e34 	mrccs	14, 1, r2, cr1, cr4, {1}
  60:	6d2d2030 	stcvs	0, cr2, [sp, #-192]!	@ 0xffffff40
  64:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	@ 0xfffffe74
  68:	316d7261 	cmncc	sp, r1, ror #4
  6c:	6a363731 	bvs	d8dd38 <memcmp+0xd8dd38>
  70:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
  74:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
  78:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	@ 0xfffffe2c
  7c:	316d7261 	cmncc	sp, r1, ror #4
  80:	6a363731 	bvs	d8dd4c <memcmp+0xd8dd4c>
  84:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
  88:	6e6d2d20 	cdpvs	13, 6, cr2, cr13, cr0, {1}
  8c:	6e752d6f 	cdpvs	13, 7, cr2, cr5, cr15, {3}
  90:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  94:	2d64656e 	stclcs	5, cr6, [r4, #-440]!	@ 0xfffffe48
  98:	65636361 	strbvs	r6, [r3, #-865]!	@ 0xfffffc9f
  9c:	2d207373 	stccs	3, cr7, [r0, #-460]!	@ 0xfffffe34
  a0:	3d70746d 	ldclcc	4, cr7, [r0, #-436]!	@ 0xfffffe4c
  a4:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
  a8:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  ac:	74616f6c 	strbtvc	r6, [r1], #-3948	@ 0xfffff094
  b0:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  b4:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
  b8:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
  bc:	206d7261 	rsbcs	r7, sp, r1, ror #4
  c0:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
  c4:	613d6863 	teqvs	sp, r3, ror #16
  c8:	36766d72 			@ <UNDEFINED> instruction: 0x36766d72
  cc:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
  d0:	62646767 	rsbvs	r6, r4, #27000832	@ 0x19c0000
  d4:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
  d8:	74732d20 	ldrbtvc	r2, [r3], #-3360	@ 0xfffff2e0
  dc:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
  e0:	20393975 	eorscs	r3, r9, r5, ror r9
  e4:	7266662d 	rsbvc	r6, r6, #47185920	@ 0x2d00000
  e8:	74736565 	ldrbtvc	r6, [r3], #-1381	@ 0xfffffa9b
  ec:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  f0:	6300676e 	movwvs	r6, #1902	@ 0x76e
  f4:	00726168 	rsbseq	r6, r2, r8, ror #2
  f8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  fc:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 100:	79626e00 	stmdbvc	r2!, {r9, sl, fp, sp, lr}^
 104:	00736574 	rsbseq	r6, r3, r4, ror r5
 108:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
 10c:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
 110:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 114:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 118:	7300746e 	movwvc	r7, #1134	@ 0x46e
 11c:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 120:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 124:	2f007261 	svccs	0x00007261
 128:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
 12c:	6a72612f 	bvs	1c985f0 <memcmp+0x1c985f0>
 130:	2f6b6976 	svccs	0x006b6976
 134:	676f7250 			@ <UNDEFINED> instruction: 0x676f7250
 138:	6d6d6172 	stclvs	1, cr6, [sp, #-456]!	@ 0xfffffe38
 13c:	2f676e69 	svccs	0x00676e69
 140:	73632f63 	cmnvc	r3, #396	@ 0x18c
 144:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
 148:	7734322d 	ldrvc	r3, [r4, -sp, lsr #4]!
 14c:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	@ ffffffb0 <memcmp+0xffffffb0>
 150:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 154:	6f687300 	svcvs	0x00687300
 158:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 15c:	7500746e 	strvc	r7, [r0, #-1134]	@ 0xfffffb92
 160:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 164:	2064656e 	rsbcs	r6, r4, lr, ror #10
 168:	00746e69 	rsbseq	r6, r4, r9, ror #28
 16c:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
 170:	6d2f6362 	stcvs	3, cr6, [pc, #-392]!	@ fffffff0 <memcmp+0xfffffff0>
 174:	6d636d65 	stclvs	13, cr6, [r3, #-404]!	@ 0xfffffe6c
 178:	00632e70 	rsbeq	r2, r3, r0, ror lr

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000038 	andeq	r0, r0, r8, lsr r0
  20:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memcmp+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memcmp+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


memcpy.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memcpy>:
   0:	e3100007 	tst	r0, #7
   4:	1a00000f 	bne	48 <memcpy+0x48>
   8:	e3110007 	tst	r1, #7
   c:	1a00000d 	bne	48 <memcpy+0x48>
  10:	e2123007 	ands	r3, r2, #7
  14:	1a00000b 	bne	48 <memcpy+0x48>
  18:	e1a021a2 	lsr	r2, r2, #3
  1c:	e1530002 	cmp	r3, r2
  20:	212fff1e 	bxcs	lr
  24:	e92d0030 	push	{r4, r5}
  28:	e1a0c183 	lsl	ip, r3, #3
  2c:	e18140dc 	ldrd	r4, [r1, ip]
  30:	e18040fc 	strd	r4, [r0, ip]
  34:	e2833001 	add	r3, r3, #1
  38:	e1530002 	cmp	r3, r2
  3c:	3afffff9 	bcc	28 <memcpy+0x28>
  40:	e8bd0030 	pop	{r4, r5}
  44:	e12fff1e 	bx	lr
  48:	e2103003 	ands	r3, r0, #3
  4c:	1a000011 	bne	98 <memcpy+0x98>
  50:	e211c003 	ands	ip, r1, #3
  54:	1a00000c 	bne	8c <memcpy+0x8c>
  58:	e2123003 	ands	r3, r2, #3
  5c:	1a00000f 	bne	a0 <memcpy+0xa0>
  60:	e1a02122 	lsr	r2, r2, #2
  64:	ea000002 	b	74 <memcpy+0x74>
  68:	e791c103 	ldr	ip, [r1, r3, lsl #2]
  6c:	e780c103 	str	ip, [r0, r3, lsl #2]
  70:	e2833001 	add	r3, r3, #1
  74:	e1530002 	cmp	r3, r2
  78:	3afffffa 	bcc	68 <memcpy+0x68>
  7c:	e12fff1e 	bx	lr
  80:	e7d1c003 	ldrb	ip, [r1, r3]
  84:	e7c0c003 	strb	ip, [r0, r3]
  88:	e2833001 	add	r3, r3, #1
  8c:	e1530002 	cmp	r3, r2
  90:	3afffffa 	bcc	80 <memcpy+0x80>
  94:	e12fff1e 	bx	lr
  98:	e3a03000 	mov	r3, #0
  9c:	eafffffa 	b	8c <memcpy+0x8c>
  a0:	e1a0300c 	mov	r3, ip
  a4:	eafffff8 	b	8c <memcpy+0x8c>

000000a8 <memcpy_end>:
  a8:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000209 	andeq	r0, r0, r9, lsl #4
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00005209 	andeq	r5, r0, r9, lsl #4
  10:	017c0c00 	cmneq	ip, r0, lsl #24
  14:	01440000 	mrseq	r0, (UNDEF: 68)
  18:	00000000 	andeq	r0, r0, r0
  1c:	00ac0000 	adceq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  28:	00003207 	andeq	r3, r0, r7, lsl #4
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000018c 	andeq	r0, r0, ip, lsl #3
  34:	6905040a 	stmdbvs	r5, {r1, r3, sl}
  38:	0400746e 	streq	r7, [r0], #-1134	@ 0xfffffb92
  3c:	0000000e 	andeq	r0, r0, lr
  40:	2d17d602 	ldccs	6, cr13, [r7, #-8]
  44:	01000000 	mrseq	r0, (UNDEF: 0)
  48:	01380601 	teqeq	r8, r1, lsl #12
  4c:	02010000 	andeq	r0, r1, #0
  50:	00017205 	andeq	r7, r1, r5, lsl #4
  54:	05040100 	streq	r0, [r4, #-256]	@ 0xffffff00
  58:	0000010e 	andeq	r0, r0, lr, lsl #2
  5c:	00050801 	andeq	r0, r5, r1, lsl #16
  60:	01000000 	mrseq	r0, (UNDEF: 0)
  64:	00f20801 	rscseq	r0, r2, r1, lsl #16
  68:	63050000 	movwvs	r0, #20480	@ 0x5000
  6c:	01000000 	mrseq	r0, (UNDEF: 0)
  70:	01250702 			@ <UNDEFINED> instruction: 0x01250702
  74:	05040000 	streq	r0, [r4, #-0]
  78:	03000001 	movweq	r0, #1
  7c:	00871934 	addeq	r1, r7, r4, lsr r9
  80:	76050000 	strvc	r0, [r5], -r0
  84:	01000000 	mrseq	r0, (UNDEF: 0)
  88:	00150704 	andseq	r0, r5, r4, lsl #14
  8c:	49040000 	stmdbmi	r4, {}	@ <UNPREDICTABLE>
  90:	03000000 	movweq	r0, #0
  94:	00261937 	eoreq	r1, r6, r7, lsr r9
  98:	8e050000 	cdphi	0, 0, cr0, cr5, cr0, {0}
  9c:	0b000000 	bleq	a4 <.debug_info+0xa4>
  a0:	00630304 	rsbeq	r0, r3, r4, lsl #6
  a4:	01010000 	mrseq	r0, (UNDEF: 1)
  a8:	00010008 	andeq	r0, r1, r8
  ac:	00270c00 	eoreq	r0, r7, r0, lsl #24
  b0:	29010000 	stmdbcs	r1, {}	@ <UNPREDICTABLE>
  b4:	0000a806 	andeq	sl, r0, r6, lsl #16
  b8:	00000400 	andeq	r0, r0, r0, lsl #8
  bc:	0d9c0100 	ldceq	1, cr0, [ip]
  c0:	0000011e 	andeq	r0, r0, lr, lsl r1
  c4:	9f091f04 	svcls	0x00091f04
  c8:	00000000 	andeq	r0, r0, r0
  cc:	a8000000 	stmdage	r0, {}	@ <UNPREDICTABLE>
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	0001ed9c 	muleq	r1, ip, sp
  d8:	73640700 	cmnvc	r4, #0, 14
  dc:	9f140074 	svcls	0x00140074
  e0:	01000000 	mrseq	r0, (UNDEF: 0)
  e4:	72730750 	rsbsvc	r0, r3, #80, 14	@ 0x1400000
  e8:	ed250063 	stc	0, cr0, [r5, #-396]!	@ 0xfffffe74
  ec:	01000001 	tsteq	r0, r1
  f0:	01170e51 	tsteq	r7, r1, asr lr
  f4:	07010000 	streq	r0, [r1, -r0]
  f8:	00003b31 	andeq	r3, r0, r1, lsr fp
  fc:	00001600 	andeq	r1, r0, r0, lsl #12
 100:	00000c00 	andeq	r0, r0, r0, lsl #24
 104:	000c0f00 	andeq	r0, ip, r0, lsl #30
 108:	01590000 	cmpeq	r9, r0
 10c:	64020000 	strvs	r0, [r2], #-0
 110:	f3130a00 	vpmax.u16	d0, d3, d0
 114:	47000001 	strmi	r0, [r0, -r1]
 118:	45000000 	strmi	r0, [r0, #-0]
 11c:	02000000 	andeq	r0, r0, #0
 120:	190b0073 	stmdbne	fp, {r0, r1, r4, r5, r6}
 124:	000001f8 	strdeq	r0, [r0], -r8
 128:	0000004f 	andeq	r0, r0, pc, asr #32
 12c:	0000004d 	andeq	r0, r0, sp, asr #32
 130:	0c006e02 	stceq	14, cr6, [r0], {2}
 134:	00002d12 	andeq	r2, r0, r2, lsl sp
 138:	00005700 	andeq	r5, r0, r0, lsl #14
 13c:	00005500 	andeq	r5, r0, r0, lsl #10
 140:	00131000 	andseq	r1, r3, r0
 144:	69020000 	stmdbvs	r2, {}	@ <UNPREDICTABLE>
 148:	2d160e00 	ldccs	14, cr0, [r6, #-0]
 14c:	5f000000 	svcpl	0x00000000
 150:	5d000000 	stcpl	0, cr0, [r0, #-0]
 154:	00000000 	andeq	r0, r0, r0
 158:	00601100 	rsbeq	r1, r0, r0, lsl #2
 15c:	00200000 	eoreq	r0, r0, r0
 160:	01b50000 			@ <UNDEFINED> instruction: 0x01b50000
 164:	6e020000 	cdpvs	0, 0, cr0, cr2, cr0, {0}
 168:	76121700 	ldrvc	r1, [r2], -r0, lsl #14
 16c:	67000000 	strvs	r0, [r0, -r0]
 170:	65000000 	strvs	r0, [r0, #-0]
 174:	02000000 	andeq	r0, r0, #0
 178:	13180064 	tstne	r8, #100	@ 0x64
 17c:	000001fd 	strdeq	r0, [r0], -sp
 180:	00000070 	andeq	r0, r0, r0, ror r0
 184:	0000006e 	andeq	r0, r0, lr, rrx
 188:	19007302 	stmdbne	r0, {r1, r8, r9, ip, sp, lr}
 18c:	00020219 	andeq	r0, r2, r9, lsl r2
 190:	00007900 	andeq	r7, r0, r0, lsl #18
 194:	00007700 	andeq	r7, r0, r0, lsl #14
 198:	00640600 	rsbeq	r0, r4, r0, lsl #12
 19c:	001c0000 	andseq	r0, ip, r0
 1a0:	69020000 	stmdbvs	r2, {}	@ <UNPREDICTABLE>
 1a4:	76161b00 	ldrvc	r1, [r6], -r0, lsl #22
 1a8:	84000000 	strhi	r0, [r0], #-0
 1ac:	80000000 	andhi	r0, r0, r0
 1b0:	00000000 	andeq	r0, r0, r0
 1b4:	00800600 	addeq	r0, r0, r0, lsl #12
 1b8:	00180000 	andseq	r0, r8, r0
 1bc:	64080000 	strvs	r0, [r8], #-0
 1c0:	a1182000 	tstge	r8, r0
 1c4:	08000000 	stmdaeq	r0, {}	@ <UNPREDICTABLE>
 1c8:	1e210073 	mcrne	0, 1, r0, cr1, cr3, {3}
 1cc:	00000207 	andeq	r0, r0, r7, lsl #4
 1d0:	00008006 	andeq	r8, r0, r6
 1d4:	00001800 	andeq	r1, r0, r0, lsl #16
 1d8:	00690200 	rsbeq	r0, r9, r0, lsl #4
 1dc:	002d1622 	eoreq	r1, sp, r2, lsr #12
 1e0:	00930000 	addseq	r0, r3, r0
 1e4:	00910000 	addseq	r0, r1, r0
 1e8:	00000000 	andeq	r0, r0, r0
 1ec:	01f20300 	mvnseq	r0, r0, lsl #6
 1f0:	03120000 	tsteq	r2, #0
 1f4:	0000008e 	andeq	r0, r0, lr, lsl #1
 1f8:	00009a03 	andeq	r9, r0, r3, lsl #20
 1fc:	00760300 	rsbseq	r0, r6, r0, lsl #6
 200:	82030000 	andhi	r0, r3, #0
 204:	03000000 	movweq	r0, #0
 208:	0000006a 	andeq	r0, r0, sl, rrx
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <memcpy_end+0x8f64>
   4:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	08030034 	stmdaeq	r3, {r2, r4, r5}
  10:	3b01213a 	blcc	48500 <memcpy_end+0x48458>
  14:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  18:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
  1c:	00001742 	andeq	r1, r0, r2, asr #14
  20:	0b000f03 	bleq	3c34 <memcpy_end+0x3b8c>
  24:	13490421 	movtne	r0, #37921	@ 0x9421
  28:	16040000 	strne	r0, [r4], -r0
  2c:	3a0e0300 	bcc	380c34 <memcpy_end+0x380b8c>
  30:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  34:	0013490b 	andseq	r4, r3, fp, lsl #18
  38:	00260500 	eoreq	r0, r6, r0, lsl #10
  3c:	00001349 	andeq	r1, r0, r9, asr #6
  40:	11010b06 	tstne	r1, r6, lsl #22
  44:	00061201 	andeq	r1, r6, r1, lsl #4
  48:	00050700 	andeq	r0, r5, r0, lsl #14
  4c:	213a0803 	teqcs	sl, r3, lsl #16
  50:	07213b01 	streq	r3, [r1, -r1, lsl #22]!
  54:	13490b39 	movtne	r0, #39737	@ 0x9b39
  58:	00001802 	andeq	r1, r0, r2, lsl #16
  5c:	03003408 	movweq	r3, #1032	@ 0x408
  60:	01213a08 			@ <UNDEFINED> instruction: 0x01213a08
  64:	0b390b3b 	bleq	e42d58 <memcpy_end+0xe42cb0>
  68:	00001349 	andeq	r1, r0, r9, asr #6
  6c:	25011109 	strcs	r1, [r1, #-265]	@ 0xfffffef7
  70:	030b130e 	movweq	r1, #45838	@ 0xb30e
  74:	110e1b0e 	tstne	lr, lr, lsl #22
  78:	10061201 	andne	r1, r6, r1, lsl #4
  7c:	0a000017 	beq	e0 <.debug_abbrev+0xe0>
  80:	0b0b0024 	bleq	2c0118 <memcpy_end+0x2c0070>
  84:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  88:	0f0b0000 	svceq	0x000b0000
  8c:	000b0b00 	andeq	r0, fp, r0, lsl #22
  90:	002e0c00 	eoreq	r0, lr, r0, lsl #24
  94:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  98:	0b3b0b3a 	bleq	ec2d88 <memcpy_end+0xec2ce0>
  9c:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  a0:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  a4:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  a8:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
  ac:	03193f01 	tsteq	r9, #1, 30
  b0:	3b0b3a0e 	blcc	2ce8f0 <memcpy_end+0x2ce848>
  b4:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  b8:	11134919 	tstne	r3, r9, lsl r9
  bc:	40061201 	andmi	r1, r6, r1, lsl #4
  c0:	01197a18 	tsteq	r9, r8, lsl sl
  c4:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
  c8:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
  cc:	0b3b0b3a 	bleq	ec2dbc <memcpy_end+0xec2d14>
  d0:	13490b39 	movtne	r0, #39737	@ 0x9b39
  d4:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
  d8:	0f000017 	svceq	0x00000017
  dc:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
  e0:	00001301 	andeq	r1, r0, r1, lsl #6
  e4:	55010b10 	strpl	r0, [r1, #-2832]	@ 0xfffff4f0
  e8:	11000017 	tstne	r0, r7, lsl r0
  ec:	0111010b 	tsteq	r1, fp, lsl #2
  f0:	13010612 	movwne	r0, #5650	@ 0x1612
  f4:	26120000 	ldrcs	r0, [r2], -r0
  f8:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000097 	muleq	r0, r7, r0
   4:	00040005 	andeq	r0, r4, r5
	...
  14:	00040000 	andeq	r0, r4, r0
  18:	0452011c 	ldrbeq	r0, [r2], #-284	@ 0xfffffee4
  1c:	a30a481c 	movwge	r4, #43036	@ 0xa81c
  20:	2602a503 	strcs	sl, [r2], -r3, lsl #10
  24:	00a82da8 	adceq	r2, r8, r8, lsr #27
  28:	6448049f 	strbvs	r0, [r8], #-1183	@ 0xfffffb61
  2c:	64045201 	strvs	r5, [r4], #-513	@ 0xfffffdff
  30:	a30a0180 	movwge	r0, #41344	@ 0xa180
  34:	2602a503 	strcs	sl, [r2], -r3, lsl #10
  38:	00a82da8 	adceq	r2, r8, r8, lsr #27
  3c:	0180049f 			@ <UNDEFINED> instruction: 0x0180049f
  40:	520101a8 	andpl	r0, r1, #168, 2	@ 0x2a
  44:	04000100 	streq	r0, [r0], #-256	@ 0xffffff00
  48:	50014818 	andpl	r4, r1, r8, lsl r8
  4c:	04000200 	streq	r0, [r0], #-512	@ 0xfffffe00
  50:	51014818 	tstpl	r1, r8, lsl r8
  54:	04000000 	streq	r0, [r0], #-0
  58:	5201481c 	andpl	r4, r1, #28, 16	@ 0x1c0000
  5c:	04000200 	streq	r0, [r0], #-512	@ 0xfffffe00
  60:	5301481c 	movwpl	r4, #6172	@ 0x181c
  64:	04000000 	streq	r0, [r0], #-0
  68:	01018064 	tsteq	r1, r4, rrx
  6c:	00010052 	andeq	r0, r1, r2, asr r0
  70:	01806404 	orreq	r6, r0, r4, lsl #8
  74:	02005001 	andeq	r5, r0, #1
  78:	80640400 	rsbhi	r0, r4, r0, lsl #8
  7c:	00510101 	subseq	r0, r1, r1, lsl #2
  80:	00000004 	andeq	r0, r0, r4
  84:	02686404 	rsbeq	r6, r8, #4, 8	@ 0x4000000
  88:	68049f30 	stmdavs	r4, {r4, r5, r8, r9, sl, fp, ip, pc}
  8c:	53010180 	movwpl	r0, #4480	@ 0x1180
  90:	04000000 	streq	r0, [r0], #-0
  94:	01980180 	orrseq	r0, r8, r0, lsl #3
  98:	Address 0x98 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000000ac 	andeq	r0, r0, ip, lsr #1
	...

Disassembly of section .debug_rnglists:

00000000 <.debug_rnglists>:
   0:	00000016 	andeq	r0, r0, r6, lsl r0
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	04241804 	strteq	r1, [r4], #-2052	@ 0xfffff7fc
  10:	04004028 	streq	r4, [r0], #-40	@ 0xffffffd8
  14:	2804241c 	stmdacs	r4, {r2, r3, r4, sl, sp}
  18:	Address 0x18 is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000177 	andeq	r0, r0, r7, ror r1
   4:	00930003 	addseq	r0, r3, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	@ ffffffc5 <memcpy_end+0xffffff1d>
  24:	6c2f7273 	stcvs	2, cr7, [pc], #-460	@ fffffe60 <memcpy_end+0xfffffdb8>
  28:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  2c:	612f6363 			@ <UNDEFINED> instruction: 0x612f6363
  30:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  34:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  38:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  3c:	2e34312f 	cdpcs	1, 3, cr3, cr4, cr15, {1}
  40:	2f302e31 	svccs	0x00302e31
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	@ 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	7273752f 	rsbsvc	r7, r3, #197132288	@ 0xbc00000
  50:	6d72612f 	ldclvs	1, cr6, [r2, #-188]!	@ 0xffffff44
  54:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  58:	61652d65 	cmnvs	r5, r5, ror #26
  5c:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	@ <UNPREDICTABLE>
  60:	756c636e 	strbvc	r6, [ip, #-878]!	@ 0xfffffc92
  64:	00006564 	andeq	r6, r0, r4, ror #10
  68:	636d656d 	cmnvs	sp, #457179136	@ 0x1b400000
  6c:	632e7970 			@ <UNDEFINED> instruction: 0x632e7970
  70:	00000100 	andeq	r0, r0, r0, lsl #2
  74:	64647473 	strbtvs	r7, [r4], #-1139	@ 0xfffffb8d
  78:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
  7c:	00000200 	andeq	r0, r0, r0, lsl #4
  80:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
  84:	672d746e 	strvs	r7, [sp, -lr, ror #8]!
  88:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
  8c:	00000200 	andeq	r0, r0, r0, lsl #4
  90:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
  94:	682e676e 	stmdavs	lr!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  98:	00000300 	andeq	r0, r0, r0, lsl #6
  9c:	00390500 	eorseq	r0, r9, r0, lsl #10
  a0:	00000205 	andeq	r0, r0, r5, lsl #4
  a4:	05180000 	ldreq	r0, [r8, #-0]
  a8:	07051405 	streq	r1, [r5, -r5, lsl #8]
  ac:	16050106 	strne	r0, [r5], -r6, lsl #2
  b0:	01040200 	mrseq	r0, R12_usr
  b4:	0027054a 	eoreq	r0, r7, sl, asr #10
  b8:	4a020402 	bmi	810c8 <memcpy_end+0x81020>
  bc:	4b060905 	blmi	1824d8 <memcpy_end+0x182430>
  c0:	12051313 	andne	r1, r5, #1275068416	@ 0x4c000000
  c4:	09050106 	stmdbeq	r5, {r1, r2, r8}
  c8:	0d053006 	stceq	0, cr3, [r5, #-24]	@ 0xffffffe8
  cc:	001f0501 	andseq	r0, pc, r1, lsl #10
  d0:	01010402 	tsteq	r1, r2, lsl #8
  d4:	03063905 	movweq	r3, #26885	@ 0x6905
  d8:	0d054a79 	vstreq	s8, [r5, #-484]	@ 0xfffffe1c
  dc:	15053606 	strne	r3, [r5, #-1542]	@ 0xfffff9fa
  e0:	12050106 	andne	r0, r5, #-2147483647	@ 0x80000001
  e4:	0025052e 	eoreq	r0, r5, lr, lsr #10
  e8:	06030402 	streq	r0, [r3], -r2, lsl #8
  ec:	001f0549 	andseq	r0, pc, r9, asr #10
  f0:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
  f4:	17030505 	strne	r0, [r3, -r5, lsl #10]
  f8:	0601054a 	streq	r0, [r1], -sl, asr #10
  fc:	060c0513 			@ <UNDEFINED> instruction: 0x060c0513
 100:	054a7003 	strbeq	r7, [sl, #-3]
 104:	0501060e 	streq	r0, [r1, #-1550]	@ 0xfffff9f2
 108:	0402001d 	streq	r0, [r2], #-29	@ 0xffffffe3
 10c:	2e054a01 	vmlacs.f32	s8, s10, s2
 110:	02040200 	andeq	r0, r4, #0, 4
 114:	0609054a 	streq	r0, [r9], -sl, asr #10
 118:	0612054b 	ldreq	r0, [r2], -fp, asr #10
 11c:	06090501 	streq	r0, [r9], -r1, lsl #10
 120:	0514132f 	ldreq	r1, [r4, #-815]	@ 0xfffffcd1
 124:	0905010d 	stmdbeq	r5, {r0, r2, r3, r8}
 128:	0d050106 	stceq	1, cr0, [r5, #-24]	@ 0xffffffe8
 12c:	15052f06 	strne	r2, [r5, #-3846]	@ 0xfffff0fa
 130:	12050106 	andne	r0, r5, #-2147483647	@ 0x80000001
 134:	0025052e 	eoreq	r0, r5, lr, lsr #10
 138:	06030402 	streq	r0, [r3], -r2, lsl #8
 13c:	001f052d 	andseq	r0, pc, sp, lsr #10
 140:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 144:	01040200 	mrseq	r0, R12_usr
 148:	0d056606 	stceq	6, cr6, [r5, #-24]	@ 0xffffffe8
 14c:	15051a06 	strne	r1, [r5, #-2566]	@ 0xfffff5fa
 150:	12050106 	andne	r0, r5, #-2147483647	@ 0x80000001
 154:	002a052e 	eoreq	r0, sl, lr, lsr #10
 158:	06030402 	streq	r0, [r3], -r2, lsl #8
 15c:	001f052d 	andseq	r0, pc, sp, lsr #10
 160:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 164:	01040200 	mrseq	r0, R12_usr
 168:	02006606 	andeq	r6, r0, #6291456	@ 0x600000
 16c:	054a0104 	strbeq	r0, [sl, #-260]	@ 0xfffffefc
 170:	05510617 	ldrbeq	r0, [r1, #-1559]	@ 0xfffff9e9
 174:	02020119 	andeq	r0, r2, #1073741830	@ 0x40000006
 178:	Address 0x178 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  10:	745f657a 	ldrbvc	r6, [pc], #-1402	@ 18 <.debug_str+0x18>
  14:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  18:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  1c:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  20:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  24:	6d00746e 	stcvs	4, cr7, [r0, #-440]	@ 0xfffffe48
  28:	70636d65 	rsbvc	r6, r3, r5, ror #26
  2c:	6e655f79 	mcrvs	15, 3, r5, cr5, cr9, {3}
  30:	6f6c0064 	svcvs	0x006c0064
  34:	6c20676e 	stcvs	7, cr6, [r0], #-440	@ 0xfffffe48
  38:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  3c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  40:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  44:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  48:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
  4c:	5f343674 	svcpl	0x00343674
  50:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
  54:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  58:	34312039 	ldrtcc	r2, [r1], #-57	@ 0xffffffc7
  5c:	302e312e 	eorcc	r3, lr, lr, lsr #2
  60:	636d2d20 	cmnvs	sp, #32, 26	@ 0x800
  64:	613d7570 	teqvs	sp, r0, ror r5
  68:	31316d72 	teqcc	r1, r2, ror sp
  6c:	7a6a3637 	bvc	1a8d950 <memcpy_end+0x1a8d8a8>
  70:	20732d66 	rsbscs	r2, r3, r6, ror #26
  74:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	@ 0xfffff2d3
  78:	613d656e 	teqvs	sp, lr, ror #10
  7c:	31316d72 	teqcc	r1, r2, ror sp
  80:	7a6a3637 	bvc	1a8d964 <memcpy_end+0x1a8d8bc>
  84:	20732d66 	rsbscs	r2, r3, r6, ror #26
  88:	6f6e6d2d 	svcvs	0x006e6d2d
  8c:	616e752d 	cmnvs	lr, sp, lsr #10
  90:	6e67696c 	vnmulvs.f16	s13, s14, s25	@ <UNPREDICTABLE>
  94:	612d6465 			@ <UNDEFINED> instruction: 0x612d6465
  98:	73656363 	cmnvc	r5, #-1946157055	@ 0x8c000001
  9c:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  a0:	733d7074 	teqvc	sp, #116	@ 0x74
  a4:	2074666f 	rsbscs	r6, r4, pc, ror #12
  a8:	6c666d2d 	stclvs	13, cr6, [r6], #-180	@ 0xffffff4c
  ac:	2d74616f 	ldclcs	1, cr6, [r4, #-444]!	@ 0xfffffe44
  b0:	3d696261 	stclcc	2, cr6, [r9, #-388]!	@ 0xfffffe7c
  b4:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
  b8:	616d2d20 	cmnvs	sp, r0, lsr #26
  bc:	2d206d72 	stccs	13, cr6, [r0, #-456]!	@ 0xfffffe38
  c0:	6372616d 	cmnvs	r2, #1073741851	@ 0x4000001b
  c4:	72613d68 	rsbvc	r3, r1, #104, 26	@ 0x1a00
  c8:	6b36766d 	blvs	d9da84 <memcpy_end+0xd9d9dc>
  cc:	672d207a 			@ <UNDEFINED> instruction: 0x672d207a
  d0:	20626467 	rsbcs	r6, r2, r7, ror #8
  d4:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
  d8:	6474732d 	ldrbtvs	r7, [r4], #-813	@ 0xfffffcd3
  dc:	756e673d 	strbvc	r6, [lr, #-1853]!	@ 0xfffff8c3
  e0:	2d203939 			@ <UNDEFINED> instruction: 0x2d203939
  e4:	65726666 	ldrbvs	r6, [r2, #-1638]!	@ 0xfffff99a
  e8:	61747365 	cmnvs	r4, r5, ror #6
  ec:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
  f0:	6e750067 	cdpvs	0, 7, cr0, cr5, cr7, {3}
  f4:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  f8:	63206465 			@ <UNDEFINED> instruction: 0x63206465
  fc:	00726168 	rsbseq	r6, r2, r8, ror #2
 100:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
 104:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
 108:	5f323374 	svcpl	0x00323374
 10c:	6f6c0074 	svcvs	0x006c0074
 110:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 114:	6e00746e 	cdpvs	4, 0, cr7, cr0, cr14, {3}
 118:	65747962 	ldrbvs	r7, [r4, #-2402]!	@ 0xfffff69e
 11c:	656d0073 	strbvs	r0, [sp, #-115]!	@ 0xffffff8d
 120:	7970636d 	ldmdbvc	r0!, {r0, r2, r3, r5, r6, r8, r9, sp, lr}^
 124:	6f687300 	svcvs	0x00687300
 128:	75207472 	strvc	r7, [r0, #-1138]!	@ 0xfffffb8e
 12c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 130:	2064656e 	rsbcs	r6, r4, lr, ror #10
 134:	00746e69 	rsbseq	r6, r4, r9, ror #28
 138:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 13c:	63206465 			@ <UNDEFINED> instruction: 0x63206465
 140:	00726168 	rsbseq	r6, r2, r8, ror #2
 144:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	@ 90 <.debug_str+0x90>
 148:	72612f65 	rsbvc	r2, r1, #404	@ 0x194
 14c:	6b69766a 	blvs	1a5dafc <memcpy_end+0x1a5da54>
 150:	6f72502f 	svcvs	0x0072502f
 154:	6d617267 	stclvs	2, cr7, [r1, #-412]!	@ 0xfffffe64
 158:	676e696d 	strbvs	r6, [lr, -sp, ror #18]!
 15c:	632f632f 			@ <UNDEFINED> instruction: 0x632f632f
 160:	30343173 	eorscc	r3, r4, r3, ror r1
 164:	34322d65 	ldrtcc	r2, [r2], #-3429	@ 0xfffff29b
 168:	2f6e6977 	svccs	0x006e6977
 16c:	7062696c 	rsbvc	r6, r2, ip, ror #18
 170:	68730069 	ldmdavs	r3!, {r0, r3, r5, r6}^
 174:	2074726f 	rsbscs	r7, r4, pc, ror #4
 178:	00746e69 	rsbseq	r6, r4, r9, ror #28
 17c:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
 180:	6d2f6362 	stcvs	3, cr6, [pc, #-392]!	@ 0 <.debug_str>
 184:	70636d65 	rsbvc	r6, r3, r5, ror #26
 188:	00632e79 	rsbeq	r2, r3, r9, ror lr
 18c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 190:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 194:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	000000a8 	andeq	r0, r0, r8, lsr #1
  20:	84080e54 	strhi	r0, [r8], #-3668	@ 0xfffff1ac
  24:	4e018502 	cdpmi	5, 0, cr8, cr1, cr2, {0}
  28:	000ec4c5 	andeq	ip, lr, r5, asr #9
  2c:	0000000c 	andeq	r0, r0, ip
  30:	00000000 	andeq	r0, r0, r0
  34:	000000a8 	andeq	r0, r0, r8, lsr #1
  38:	00000004 	andeq	r0, r0, r4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memcpy_end+0x12cd784>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memcpy_end+0x46388>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


memiszero.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memiszero>:
   0:	e3a03000 	mov	r3, #0
   4:	ea000000 	b	c <memiszero+0xc>
   8:	e2833001 	add	r3, r3, #1
   c:	e1530001 	cmp	r3, r1
  10:	2a000004 	bcs	28 <memiszero+0x28>
  14:	e7d02003 	ldrb	r2, [r0, r3]
  18:	e3520000 	cmp	r2, #0
  1c:	0afffff9 	beq	8 <memiszero+0x8>
  20:	e3a00000 	mov	r0, #0
  24:	e12fff1e 	bx	lr
  28:	e3a00001 	mov	r0, #1
  2c:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000e2 	andeq	r0, r0, r2, ror #1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00004e04 	andeq	r4, r0, r4, lsl #28
  10:	010a0c00 	tsteq	sl, r0, lsl #24
  14:	013c0000 	teqeq	ip, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00300000 	eorseq	r0, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  28:	00003707 	andeq	r3, r0, r7, lsl #14
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	69050405 	stmdbvs	r5, {r0, r2, sl}
  38:	0100746e 	tsteq	r0, lr, ror #8
  3c:	01300601 	teqeq	r0, r1, lsl #12
  40:	02010000 	andeq	r0, r1, #0
  44:	00016a05 	andeq	r6, r1, r5, lsl #20
  48:	05040100 	streq	r0, [r4, #-256]	@ 0xffffff00
  4c:	00000101 	andeq	r0, r0, r1, lsl #2
  50:	00050801 	andeq	r0, r5, r1, lsl #16
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00ee0801 	rsceq	r0, lr, r1, lsl #16
  5c:	02010000 	andeq	r0, r1, #0
  60:	00011d07 	andeq	r1, r1, r7, lsl #26
  64:	07040100 	streq	r0, [r4, -r0, lsl #2]
  68:	00000025 	andeq	r0, r0, r5, lsr #32
  6c:	fc080101 	stc2	1, cr0, [r8], {1}
  70:	06000000 	streq	r0, [r0], -r0
  74:	0000006c 	andeq	r0, r0, ip, rrx
  78:	00007302 	andeq	r7, r0, r2, lsl #6
  7c:	001b0700 	andseq	r0, fp, r0, lsl #14
  80:	03010000 	movweq	r0, #4096	@ 0x1000
  84:	00003405 	andeq	r3, r0, r5, lsl #8
  88:	00000000 	andeq	r0, r0, r0
  8c:	00003000 	andeq	r3, r0, r0
  90:	df9c0100 	svcle	0x009c0100
  94:	08000000 	stmdaeq	r0, {}	@ <UNPREDICTABLE>
  98:	0100705f 	qaddeq	r7, pc, r0	@ <UNPREDICTABLE>
  9c:	00df1b03 	sbcseq	r1, pc, r3, lsl #22
  a0:	00140000 	andseq	r0, r4, r0
  a4:	000c0000 	andeq	r0, ip, r0
  a8:	6e090000 	cdpvs	0, 0, cr0, cr9, cr0, {0}
  ac:	28030100 	stmdacs	r3, {r8}
  b0:	0000002d 	andeq	r0, r0, sp, lsr #32
  b4:	70035101 	andvc	r5, r3, r1, lsl #2
  b8:	78110400 	ldmdavc	r1, {sl}
  bc:	43000000 	movwmi	r0, #0
  c0:	3b000000 	blcc	c8 <.debug_info+0xc8>
  c4:	0a000000 	beq	cc <.debug_info+0xcc>
  c8:	0000000c 	andeq	r0, r0, ip
  cc:	05006903 	streq	r6, [r0, #-2307]	@ 0xfffff6fd
  d0:	0000340d 	andeq	r3, r0, sp, lsl #8
  d4:	00006e00 	andeq	r6, r0, r0, lsl #28
  d8:	00006a00 	andeq	r6, r0, r0, lsl #20
  dc:	02000000 	andeq	r0, r0, #0
  e0:	000000e4 	andeq	r0, r0, r4, ror #1
  e4:	Address 0xe4 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <memiszero+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	210b000f 	tstcs	fp, pc
  10:	00134904 	andseq	r4, r3, r4, lsl #18
  14:	00340300 	eorseq	r0, r4, r0, lsl #6
  18:	213a0803 	teqcs	sl, r3, lsl #16
  1c:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  20:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  24:	1742b717 	smlaldne	fp, r2, r7, r7
  28:	11040000 	mrsne	r0, (UNDEF: 4)
  2c:	130e2501 	movwne	r2, #58625	@ 0xe501
  30:	1b0e030b 	blne	380c64 <memiszero+0x380c64>
  34:	1201110e 	andne	r1, r1, #-2147483645	@ 0x80000003
  38:	00171006 	andseq	r1, r7, r6
  3c:	00240500 	eoreq	r0, r4, r0, lsl #10
  40:	0b3e0b0b 	bleq	f82c74 <memiszero+0xf82c74>
  44:	00000803 	andeq	r0, r0, r3, lsl #16
  48:	49002606 	stmdbmi	r0, {r1, r2, r9, sl, sp}
  4c:	07000013 	smladeq	r0, r3, r0, r0
  50:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  54:	0b3a0e03 	bleq	e83868 <memiszero+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <memiszero+0xe42d4c>
  5c:	13491927 	movtne	r1, #39207	@ 0x9927
  60:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  64:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  68:	00001301 	andeq	r1, r0, r1, lsl #6
  6c:	03000508 	movweq	r0, #1288	@ 0x508
  70:	3b0b3a08 	blcc	2ce898 <memiszero+0x2ce898>
  74:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  78:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
  7c:	00001742 	andeq	r1, r0, r2, asr #14
  80:	03000509 	movweq	r0, #1289	@ 0x509
  84:	3b0b3a08 	blcc	2ce8ac <memiszero+0x2ce8ac>
  88:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  8c:	00180213 	andseq	r0, r8, r3, lsl r2
  90:	010b0a00 	tsteq	fp, r0, lsl #20
  94:	00001755 	andeq	r1, r0, r5, asr r7
  98:	0000260b 	andeq	r2, r0, fp, lsl #12
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000076 	andeq	r0, r0, r6, ror r0
   4:	00040005 	andeq	r0, r4, r5
	...
  14:	01240004 			@ <UNDEFINED> instruction: 0x01240004
  18:	28240450 	stmdacs	r4!, {r4, r6, sl}
  1c:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  20:	2da82600 	stccs	6, cr2, [r8]
  24:	049f00a8 	ldreq	r0, [pc], #168	@ 2c <.debug_loclists+0x2c>
  28:	50012c28 	andpl	r2, r1, r8, lsr #24
  2c:	0a302c04 	beq	c0b044 <memiszero+0xc0b044>
  30:	00a503a3 	adceq	r0, r5, r3, lsr #7
  34:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
  38:	02009f00 	andeq	r9, r0, #0, 30
  3c:	00000000 	andeq	r0, r0, r0
  40:	04000000 	streq	r0, [r0], #-0
  44:	50012400 	andpl	r2, r1, r0, lsl #8
  48:	0a282404 	beq	a09060 <memiszero+0xa09060>
  4c:	00a503a3 	adceq	r0, r5, r3, lsr #7
  50:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
  54:	28049f00 	stmdacs	r4, {r8, r9, sl, fp, ip, pc}
  58:	0450012c 	ldrbeq	r0, [r0], #-300	@ 0xfffffed4
  5c:	a30a302c 	movwge	r3, #41004	@ 0xa02c
  60:	2600a503 	strcs	sl, [r0], -r3, lsl #10
  64:	00a82da8 	adceq	r2, r8, r8, lsr #27
  68:	0004009f 	muleq	r4, pc, r0	@ <UNPREDICTABLE>
  6c:	00040000 	andeq	r0, r4, r0
  70:	9f300208 	svcls	0x00300208
  74:	01300804 	teqeq	r0, r4, lsl #16
  78:	Address 0x78 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000030 	andeq	r0, r0, r0, lsr r0
	...

Disassembly of section .debug_rnglists:

00000000 <.debug_rnglists>:
   0:	0000000f 	andeq	r0, r0, pc
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	04240004 	strteq	r0, [r4], #-4
  10:	Address 0x10 is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000070 	andeq	r0, r0, r0, ror r0
   4:	00290003 	eoreq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	6d000063 	stcvs	0, cr0, [r0, #-396]	@ 0xfffffe74
  24:	73696d65 	cmnvc	r9, #6464	@ 0x1940
  28:	6f72657a 	svcvs	0x0072657a
  2c:	0100632e 	tsteq	r0, lr, lsr #6
  30:	05000000 	streq	r0, [r0, #-0]
  34:	0205002b 	andeq	r0, r5, #43	@ 0x2b
  38:	00000000 	andeq	r0, r0, r0
  3c:	13050514 	movwne	r0, #21780	@ 0x5514
  40:	01090513 	tsteq	r9, r3, lsl r5
  44:	01060d05 	tsteq	r6, r5, lsl #26
  48:	052e0505 	streq	r0, [lr, #-1285]!	@ 0xfffffafb
  4c:	0402001c 	streq	r0, [r2], #-28	@ 0xffffffe4
  50:	052e0602 	streq	r0, [lr, #-1538]!	@ 0xfffff9fe
  54:	04020016 	streq	r0, [r2], #-22	@ 0xffffffea
  58:	09052e01 	stmdbeq	r5, {r0, r9, sl, fp, sp}
  5c:	060d054b 	streq	r0, [sp], -fp, asr #10
  60:	2e0b0501 	cdpcs	5, 0, cr0, cr11, cr1, {0}
  64:	2e4b1405 	cdpcs	4, 4, cr1, cr11, cr5, {0}
  68:	05140105 	ldreq	r0, [r4, #-261]	@ 0xfffffefb
  6c:	022e2d0c 	eoreq	r2, lr, #12, 26	@ 0x300
  70:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	6d00746e 	stcvs	4, cr7, [r0, #-440]	@ 0xfffffe48
  1c:	73696d65 	cmnvc	r9, #6464	@ 0x1940
  20:	6f72657a 	svcvs	0x0072657a
  24:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  28:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  2c:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  30:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  34:	6c00746e 	stcvs	4, cr7, [r0], {110}	@ 0x6e
  38:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  3c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  40:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  44:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  48:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  4c:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
  50:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  54:	34312039 	ldrtcc	r2, [r1], #-57	@ 0xffffffc7
  58:	302e312e 	eorcc	r3, lr, lr, lsr #2
  5c:	636d2d20 	cmnvs	sp, #32, 26	@ 0x800
  60:	613d7570 	teqvs	sp, r0, ror r5
  64:	31316d72 	teqcc	r1, r2, ror sp
  68:	7a6a3637 	bvc	1a8d94c <memiszero+0x1a8d94c>
  6c:	20732d66 	rsbscs	r2, r3, r6, ror #26
  70:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	@ 0xfffff2d3
  74:	613d656e 	teqvs	sp, lr, ror #10
  78:	31316d72 	teqcc	r1, r2, ror sp
  7c:	7a6a3637 	bvc	1a8d960 <memiszero+0x1a8d960>
  80:	20732d66 	rsbscs	r2, r3, r6, ror #26
  84:	6f6e6d2d 	svcvs	0x006e6d2d
  88:	616e752d 	cmnvs	lr, sp, lsr #10
  8c:	6e67696c 	vnmulvs.f16	s13, s14, s25	@ <UNPREDICTABLE>
  90:	612d6465 			@ <UNDEFINED> instruction: 0x612d6465
  94:	73656363 	cmnvc	r5, #-1946157055	@ 0x8c000001
  98:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  9c:	733d7074 	teqvc	sp, #116	@ 0x74
  a0:	2074666f 	rsbscs	r6, r4, pc, ror #12
  a4:	6c666d2d 	stclvs	13, cr6, [r6], #-180	@ 0xffffff4c
  a8:	2d74616f 	ldclcs	1, cr6, [r4, #-444]!	@ 0xfffffe44
  ac:	3d696261 	stclcc	2, cr6, [r9, #-388]!	@ 0xfffffe7c
  b0:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
  b4:	616d2d20 	cmnvs	sp, r0, lsr #26
  b8:	2d206d72 	stccs	13, cr6, [r0, #-456]!	@ 0xfffffe38
  bc:	6372616d 	cmnvs	r2, #1073741851	@ 0x4000001b
  c0:	72613d68 	rsbvc	r3, r1, #104, 26	@ 0x1a00
  c4:	6b36766d 	blvs	d9da80 <memiszero+0xd9da80>
  c8:	672d207a 			@ <UNDEFINED> instruction: 0x672d207a
  cc:	20626467 	rsbcs	r6, r2, r7, ror #8
  d0:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
  d4:	6474732d 	ldrbtvs	r7, [r4], #-813	@ 0xfffffcd3
  d8:	756e673d 	strbvc	r6, [lr, #-1853]!	@ 0xfffff8c3
  dc:	2d203939 			@ <UNDEFINED> instruction: 0x2d203939
  e0:	65726666 	ldrbvs	r6, [r2, #-1638]!	@ 0xfffff99a
  e4:	61747365 	cmnvs	r4, r5, ror #6
  e8:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
  ec:	6e750067 	cdpvs	0, 7, cr0, cr5, cr7, {3}
  f0:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  f4:	63206465 			@ <UNDEFINED> instruction: 0x63206465
  f8:	00726168 	rsbseq	r6, r2, r8, ror #2
  fc:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
 100:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 104:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 108:	2f2e0074 	svccs	0x002e0074
 10c:	6362696c 	cmnvs	r2, #108, 18	@ 0x1b0000
 110:	6d656d2f 	stclvs	13, cr6, [r5, #-188]!	@ 0xffffff44
 114:	657a7369 	ldrbvs	r7, [sl, #-873]!	@ 0xfffffc97
 118:	632e6f72 			@ <UNDEFINED> instruction: 0x632e6f72
 11c:	6f687300 	svcvs	0x00687300
 120:	75207472 	strvc	r7, [r0, #-1138]!	@ 0xfffffb8e
 124:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 128:	2064656e 	rsbcs	r6, r4, lr, ror #10
 12c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 130:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 134:	63206465 			@ <UNDEFINED> instruction: 0x63206465
 138:	00726168 	rsbseq	r6, r2, r8, ror #2
 13c:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	@ 88 <.debug_str+0x88>
 140:	72612f65 	rsbvc	r2, r1, #404	@ 0x194
 144:	6b69766a 	blvs	1a5daf4 <memiszero+0x1a5daf4>
 148:	6f72502f 	svcvs	0x0072502f
 14c:	6d617267 	stclvs	2, cr7, [r1, #-412]!	@ 0xfffffe64
 150:	676e696d 	strbvs	r6, [lr, -sp, ror #18]!
 154:	632f632f 			@ <UNDEFINED> instruction: 0x632f632f
 158:	30343173 	eorscc	r3, r4, r3, ror r1
 15c:	34322d65 	ldrtcc	r2, [r2], #-3429	@ 0xfffff29b
 160:	2f6e6977 	svccs	0x006e6977
 164:	7062696c 	rsbvc	r6, r2, ip, ror #18
 168:	68730069 	ldmdavs	r3!, {r0, r3, r5, r6}^
 16c:	2074726f 	rsbscs	r7, r4, pc, ror #4
 170:	00746e69 	rsbseq	r6, r4, r9, ror #28

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000030 	andeq	r0, r0, r0, lsr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memiszero+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memiszero+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


memmove.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memmove>:
   0:	e1500001 	cmp	r0, r1
   4:	012fff1e 	bxeq	lr
   8:	3a00000a 	bcc	38 <memmove+0x38>
   c:	e242c001 	sub	ip, r2, #1
  10:	e080300c 	add	r3, r0, ip
  14:	e081100c 	add	r1, r1, ip
  18:	ea00000b 	b	4c <memmove+0x4c>
  1c:	e4d12001 	ldrb	r2, [r1], #1
  20:	e4c32001 	strb	r2, [r3], #1
  24:	e1a0200c 	mov	r2, ip
  28:	e242c001 	sub	ip, r2, #1
  2c:	e3520000 	cmp	r2, #0
  30:	1afffff9 	bne	1c <memmove+0x1c>
  34:	e12fff1e 	bx	lr
  38:	e1a03000 	mov	r3, r0
  3c:	eafffff9 	b	28 <memmove+0x28>
  40:	e4512001 	ldrb	r2, [r1], #-1
  44:	e4432001 	strb	r2, [r3], #-1
  48:	e1a0200c 	mov	r2, ip
  4c:	e242c001 	sub	ip, r2, #1
  50:	e3520000 	cmp	r2, #0
  54:	1afffff9 	bne	40 <memmove+0x40>
  58:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000106 	andeq	r0, r0, r6, lsl #2
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00005704 	andeq	r5, r0, r4, lsl #14
  10:	001d0c00 	andseq	r0, sp, r0, lsl #24
  14:	01380000 	teqeq	r8, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	005c0000 	subseq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  28:	00004007 	andeq	r4, r0, r7
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	00000170 	andeq	r0, r0, r0, ror r1
  34:	69050405 	stmdbvs	r5, {r0, r2, sl}
  38:	0600746e 	streq	r7, [r0], -lr, ror #8
  3c:	00000016 	andeq	r0, r0, r6, lsl r0
  40:	2d17d602 	ldccs	6, cr13, [r7, #-8]
  44:	01000000 	mrseq	r0, (UNDEF: 0)
  48:	012c0601 			@ <UNDEFINED> instruction: 0x012c0601
  4c:	02010000 	andeq	r0, r1, #0
  50:	00016605 	andeq	r6, r1, r5, lsl #12
  54:	05040100 	streq	r0, [r4, #-256]	@ 0xffffff00
  58:	00000110 	andeq	r0, r0, r0, lsl r1
  5c:	00050801 	andeq	r0, r5, r1, lsl #16
  60:	01000000 	mrseq	r0, (UNDEF: 0)
  64:	00f70801 	rscseq	r0, r7, r1, lsl #16
  68:	02010000 	andeq	r0, r1, #0
  6c:	00011907 	andeq	r1, r1, r7, lsl #18
  70:	07040100 	streq	r0, [r4, -r0, lsl #2]
  74:	0000002e 	andeq	r0, r0, lr, lsr #32
  78:	7f020407 	svcvc	0x00020407
  7c:	01000000 	mrseq	r0, (UNDEF: 0)
  80:	01050801 	tsteq	r5, r1, lsl #16
  84:	7f080000 	svcvc	0x00080000
  88:	02000000 	andeq	r0, r0, #0
  8c:	00000086 	andeq	r0, r0, r6, lsl #1
  90:	00000e09 	andeq	r0, r0, r9, lsl #28
  94:	09200300 	stmdbeq	r0!, {r8, r9}
  98:	00000078 	andeq	r0, r0, r8, ror r0
  9c:	00000000 	andeq	r0, r0, r0
  a0:	0000005c 	andeq	r0, r0, ip, asr r0
  a4:	01039c01 	tsteq	r3, r1, lsl #24
  a8:	640a0000 	strvs	r0, [sl], #-0
  ac:	01007473 	tsteq	r0, r3, ror r4
  b0:	00781503 	rsbseq	r1, r8, r3, lsl #10
  b4:	50010000 	andpl	r0, r1, r0
  b8:	6372730b 	cmnvs	r2, #738197504	@ 0x2c000000
  bc:	26030100 	strcs	r0, [r3], -r0, lsl #2
  c0:	00000103 	andeq	r0, r0, r3, lsl #2
  c4:	00000014 	andeq	r0, r0, r4, lsl r0
  c8:	0000000c 	andeq	r0, r0, ip
  cc:	00010a0c 	andeq	r0, r1, ip, lsl #20
  d0:	32030100 	andcc	r0, r3, #0, 2
  d4:	0000003b 	andeq	r0, r0, fp, lsr r0
  d8:	0000004b 	andeq	r0, r0, fp, asr #32
  dc:	0000003b 	andeq	r0, r0, fp, lsr r0
  e0:	04006103 	streq	r6, [r0], #-259	@ 0xfffffefd
  e4:	00007a09 	andeq	r7, r0, r9, lsl #20
  e8:	00008400 	andeq	r8, r0, r0, lsl #8
  ec:	00007400 	andeq	r7, r0, r0, lsl #8
  f0:	00620300 	rsbeq	r0, r2, r0, lsl #6
  f4:	008b0f05 	addeq	r0, fp, r5, lsl #30
  f8:	00bb0000 	adcseq	r0, fp, r0
  fc:	00b10000 	adcseq	r0, r1, r0
 100:	02000000 	andeq	r0, r0, #0
 104:	00000108 	andeq	r0, r0, r8, lsl #2
 108:	Address 0x108 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <memmove+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	210b000f 	tstcs	fp, pc
  10:	00134904 	andseq	r4, r3, r4, lsl #18
  14:	00340300 	eorseq	r0, r4, r0, lsl #6
  18:	213a0803 	teqcs	sl, r3, lsl #16
  1c:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  20:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  24:	1742b717 	smlaldne	fp, r2, r7, r7
  28:	11040000 	mrsne	r0, (UNDEF: 4)
  2c:	130e2501 	movwne	r2, #58625	@ 0xe501
  30:	1b0e030b 	blne	380c64 <memmove+0x380c64>
  34:	1201110e 	andne	r1, r1, #-2147483645	@ 0x80000003
  38:	00171006 	andseq	r1, r7, r6
  3c:	00240500 	eoreq	r0, r4, r0, lsl #10
  40:	0b3e0b0b 	bleq	f82c74 <memmove+0xf82c74>
  44:	00000803 	andeq	r0, r0, r3, lsl #16
  48:	03001606 	movweq	r1, #1542	@ 0x606
  4c:	3b0b3a0e 	blcc	2ce88c <memmove+0x2ce88c>
  50:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  54:	07000013 	smladeq	r0, r3, r0, r0
  58:	0b0b000f 	bleq	2c009c <memmove+0x2c009c>
  5c:	26080000 	strcs	r0, [r8], -r0
  60:	00134900 	andseq	r4, r3, r0, lsl #18
  64:	012e0900 			@ <UNDEFINED> instruction: 0x012e0900
  68:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  6c:	0b3b0b3a 	bleq	ec2d5c <memmove+0xec2d5c>
  70:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  74:	01111349 	tsteq	r1, r9, asr #6
  78:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  7c:	1301197a 	movwne	r1, #6522	@ 0x197a
  80:	050a0000 	streq	r0, [sl, #-0]
  84:	3a080300 	bcc	200c8c <memmove+0x200c8c>
  88:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  8c:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  90:	0b000018 	bleq	f8 <memmove+0xf8>
  94:	08030005 	stmdaeq	r3, {r0, r2}
  98:	0b3b0b3a 	bleq	ec2d88 <memmove+0xec2d88>
  9c:	13490b39 	movtne	r0, #39737	@ 0x9b39
  a0:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
  a4:	0c000017 	stceq	0, cr0, [r0], {23}
  a8:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
  ac:	0b3b0b3a 	bleq	ec2d9c <memmove+0xec2d9c>
  b0:	13490b39 	movtne	r0, #39737	@ 0x9b39
  b4:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
  b8:	0d000017 	stceq	0, cr0, [r0, #-92]	@ 0xffffffa4
  bc:	00000026 	andeq	r0, r0, r6, lsr #32
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	000000d5 	ldrdeq	r0, [r0], -r5
   4:	00040005 	andeq	r0, r4, r5
	...
  14:	01180004 	tsteq	r8, r4
  18:	38180451 	ldmdacc	r8, {r0, r4, r6, sl}
  1c:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  20:	2da82601 	stccs	6, cr2, [r8, #4]!
  24:	049f00a8 	ldreq	r0, [pc], #168	@ 2c <.debug_loclists+0x2c>
  28:	51014038 	tstpl	r1, r8, lsr r0
  2c:	0a5c4004 	beq	1710044 <memmove+0x1710044>
  30:	01a503a3 			@ <UNDEFINED> instruction: 0x01a503a3
  34:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
  38:	00009f00 	andeq	r9, r0, r0, lsl #30
	...
  48:	04000000 	streq	r0, [r0], #-0
  4c:	52011c00 	andpl	r1, r1, #0, 24
  50:	01281c04 			@ <UNDEFINED> instruction: 0x01281c04
  54:	2c28045c 	stccs	4, cr0, [r8], #-368	@ 0xfffffe90
  58:	2c045201 	stccs	2, cr5, [r4], {1}
  5c:	045c0138 	ldrbeq	r0, [ip], #-312	@ 0xfffffec8
  60:	52014038 	andpl	r4, r1, #56	@ 0x38
  64:	014c4004 	cmpeq	ip, r4
  68:	504c045c 	subpl	r0, ip, ip, asr r4
  6c:	50045201 	andpl	r5, r4, r1, lsl #4
  70:	005c015c 	subseq	r0, ip, ip, asr r1
  74:	01000002 	tsteq	r0, r2
  78:	00000001 	andeq	r0, r0, r1
  7c:	01000000 	mrseq	r0, (UNDEF: 0)
  80:	00000001 	andeq	r0, r0, r1
  84:	01140004 	tsteq	r4, r4
  88:	1c140450 	ldcne	4, cr0, [r4], {80}	@ 0x50
  8c:	1c045301 	stcne	3, cr5, [r4], {1}
  90:	01730324 	cmneq	r3, r4, lsr #6
  94:	3824049f 	stmdacc	r4!, {r0, r1, r2, r3, r4, r7, sl}
  98:	38045301 	stmdacc	r4, {r0, r8, r9, ip, lr}
  9c:	04500140 	ldrbeq	r0, [r0], #-320	@ 0xfffffec0
  a0:	53014040 	movwpl	r4, #4160	@ 0x1040
  a4:	03484004 	movteq	r4, #32772	@ 0x8004
  a8:	049f7f73 	ldreq	r7, [pc], #3955	@ b0 <.debug_loclists+0xb0>
  ac:	53015c48 	movwpl	r5, #7240	@ 0x1c48
  b0:	01010300 	mrseq	r0, SP_irq
  b4:	01010000 	mrseq	r0, (UNDEF: 1)
  b8:	04000000 	streq	r0, [r0], #-0
  bc:	51011c00 	tstpl	r1, r0, lsl #24
  c0:	03201c04 			@ <UNDEFINED> instruction: 0x03201c04
  c4:	049f0171 	ldreq	r0, [pc], #369	@ cc <.debug_loclists+0xcc>
  c8:	51014020 	tstpl	r1, r0, lsr #32
  cc:	03444004 	movteq	r4, #16388	@ 0x4004
  d0:	049f7f71 	ldreq	r7, [pc], #3953	@ d8 <.debug_loclists+0xd8>
  d4:	51015c44 	tstpl	r1, r4, asr #24
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000005c 	andeq	r0, r0, ip, asr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000013d 	andeq	r0, r0, sp, lsr r1
   4:	00840003 	addeq	r0, r4, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	@ ffffffc5 <memmove+0xffffffc5>
  24:	6c2f7273 	stcvs	2, cr7, [pc], #-460	@ fffffe60 <memmove+0xfffffe60>
  28:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  2c:	612f6363 			@ <UNDEFINED> instruction: 0x612f6363
  30:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  34:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  38:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  3c:	2e34312f 	cdpcs	1, 3, cr3, cr4, cr15, {1}
  40:	2f302e31 	svccs	0x00302e31
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	@ 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	7273752f 	rsbsvc	r7, r3, #197132288	@ 0xbc00000
  50:	6d72612f 	ldclvs	1, cr6, [r2, #-188]!	@ 0xffffff44
  54:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  58:	61652d65 	cmnvs	r5, r5, ror #26
  5c:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	@ <UNPREDICTABLE>
  60:	756c636e 	strbvc	r6, [ip, #-878]!	@ 0xfffffc92
  64:	00006564 	andeq	r6, r0, r4, ror #10
  68:	6d6d656d 	stclvs	5, cr6, [sp, #-436]!	@ 0xfffffe4c
  6c:	2e65766f 	cdpcs	6, 6, cr7, cr5, cr15, {3}
  70:	00010063 	andeq	r0, r1, r3, rrx
  74:	64747300 	ldrbtvs	r7, [r4], #-768	@ 0xfffffd00
  78:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
  7c:	00020068 	andeq	r0, r2, r8, rrx
  80:	72747300 	rsbsvc	r7, r4, #0, 6
  84:	2e676e69 	cdpcs	14, 6, cr6, cr7, cr9, {3}
  88:	00030068 	andeq	r0, r3, r8, rrx
  8c:	39050000 	stmdbcc	r5, {}	@ <UNPREDICTABLE>
  90:	00020500 	andeq	r0, r2, r0, lsl #10
  94:	14000000 	strne	r0, [r0], #-0
  98:	13130305 	tstne	r3, #335544320	@ 0x14000000
  9c:	06060514 			@ <UNDEFINED> instruction: 0x06060514
  a0:	06030501 	streq	r0, [r3], -r1, lsl #10
  a4:	0606054d 	streq	r0, [r6], -sp, asr #10
  a8:	06050501 	streq	r0, [r5], -r1, lsl #10
  ac:	06060531 			@ <UNDEFINED> instruction: 0x06060531
  b0:	06050501 	streq	r0, [r5], -r1, lsl #10
  b4:	0606054b 	streq	r0, [r6], -fp, asr #10
  b8:	06050501 	streq	r0, [r5], -r1, lsl #10
  bc:	060b052f 	streq	r0, [fp], -pc, lsr #10
  c0:	00150501 	andseq	r0, r5, r1, lsl #10
  c4:	06020402 	streq	r0, [r2], -r2, lsl #8
  c8:	001c052a 	andseq	r0, ip, sl, lsr #10
  cc:	06020402 	streq	r0, [r2], -r2, lsl #8
  d0:	001a0501 	andseq	r0, sl, r1, lsl #10
  d4:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
  d8:	02001105 	andeq	r1, r0, #1073741825	@ 0x40000001
  dc:	052e0104 	streq	r0, [lr, #-260]!	@ 0xfffffefc
  e0:	0402000c 	streq	r0, [r2], #-12
  e4:	052e0601 	streq	r0, [lr, #-1537]!	@ 0xfffff9ff
  e8:	04020011 	streq	r0, [r2], #-17	@ 0xffffffef
  ec:	05010601 	streq	r0, [r1, #-1537]	@ 0xfffff9ff
  f0:	0402000c 	streq	r0, [r2], #-12
  f4:	02002e01 	andeq	r2, r0, #1, 28
  f8:	054a0104 	strbeq	r0, [sl, #-260]	@ 0xfffffefc
  fc:	2e790309 	cdpcs	3, 7, cr0, cr9, cr9, {0}
 100:	02001505 	andeq	r1, r0, #20971520	@ 0x1400000
 104:	03060204 	movweq	r0, #25092	@ 0x6204
 108:	1c054a0b 			@ <UNDEFINED> instruction: 0x1c054a0b
 10c:	02040200 	andeq	r0, r4, #0, 4
 110:	1a050106 	bne	140530 <memmove+0x140530>
 114:	02040200 	andeq	r0, r4, #0, 4
 118:	0011052e 	andseq	r0, r1, lr, lsr #10
 11c:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 120:	02000c05 	andeq	r0, r0, #1280	@ 0x500
 124:	2e060104 	cdpcs	1, 0, cr0, cr6, cr4, {0}
 128:	02001105 	andeq	r1, r0, #1073741825	@ 0x40000001
 12c:	01060104 	tsteq	r6, r4, lsl #2
 130:	02000c05 	andeq	r0, r0, #1280	@ 0x500
 134:	002e0104 	eoreq	r0, lr, r4, lsl #2
 138:	4a010402 	bmi	41148 <memmove+0x41148>
 13c:	01000202 	tsteq	r0, r2, lsl #4
 140:	Address 0x140 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	656d0074 	strbvs	r0, [sp, #-116]!	@ 0xffffff8c
  10:	766f6d6d 	strbtvc	r6, [pc], -sp, ror #26
  14:	69730065 	ldmdbvs	r3!, {r0, r2, r5, r6}^
  18:	745f657a 	ldrbvc	r6, [pc], #-1402	@ 20 <.debug_str+0x20>
  1c:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	@ 24 <.debug_str+0x24>
  20:	2f636269 	svccs	0x00636269
  24:	6d6d656d 	stclvs	5, cr6, [sp, #-436]!	@ 0xfffffe4c
  28:	2e65766f 	cdpcs	6, 6, cr7, cr5, cr15, {3}
  2c:	6f6c0063 	svcvs	0x006c0063
  30:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  34:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  38:	2064656e 	rsbcs	r6, r4, lr, ror #10
  3c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  40:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  44:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  48:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  4c:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  50:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  54:	4700746e 	strmi	r7, [r0, -lr, ror #8]
  58:	4320554e 			@ <UNDEFINED> instruction: 0x4320554e
  5c:	31203939 			@ <UNDEFINED> instruction: 0x31203939
  60:	2e312e34 	mrccs	14, 1, r2, cr1, cr4, {1}
  64:	6d2d2030 	stcvs	0, cr2, [sp, #-192]!	@ 0xffffff40
  68:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	@ 0xfffffe74
  6c:	316d7261 	cmncc	sp, r1, ror #4
  70:	6a363731 	bvs	d8dd3c <memmove+0xd8dd3c>
  74:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
  78:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
  7c:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	@ 0xfffffe2c
  80:	316d7261 	cmncc	sp, r1, ror #4
  84:	6a363731 	bvs	d8dd50 <memmove+0xd8dd50>
  88:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
  8c:	6e6d2d20 	cdpvs	13, 6, cr2, cr13, cr0, {1}
  90:	6e752d6f 	cdpvs	13, 7, cr2, cr5, cr15, {3}
  94:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  98:	2d64656e 	stclcs	5, cr6, [r4, #-440]!	@ 0xfffffe48
  9c:	65636361 	strbvs	r6, [r3, #-865]!	@ 0xfffffc9f
  a0:	2d207373 	stccs	3, cr7, [r0, #-460]!	@ 0xfffffe34
  a4:	3d70746d 	ldclcc	4, cr7, [r0, #-436]!	@ 0xfffffe4c
  a8:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
  ac:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  b0:	74616f6c 	strbtvc	r6, [r1], #-3948	@ 0xfffff094
  b4:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  b8:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
  bc:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
  c0:	206d7261 	rsbcs	r7, sp, r1, ror #4
  c4:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
  c8:	613d6863 	teqvs	sp, r3, ror #16
  cc:	36766d72 			@ <UNDEFINED> instruction: 0x36766d72
  d0:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
  d4:	62646767 	rsbvs	r6, r4, #27000832	@ 0x19c0000
  d8:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
  dc:	74732d20 	ldrbtvc	r2, [r3], #-3360	@ 0xfffff2e0
  e0:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
  e4:	20393975 	eorscs	r3, r9, r5, ror r9
  e8:	7266662d 	rsbvc	r6, r6, #47185920	@ 0x2d00000
  ec:	74736565 	ldrbtvc	r6, [r3], #-1381	@ 0xfffffa9b
  f0:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  f4:	7500676e 	strvc	r6, [r0, #-1902]	@ 0xfffff892
  f8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  fc:	2064656e 	rsbcs	r6, r4, lr, ror #10
 100:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
 104:	61686300 	cmnvs	r8, r0, lsl #6
 108:	6f630072 	svcvs	0x00630072
 10c:	00746e75 	rsbseq	r6, r4, r5, ror lr
 110:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 114:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 118:	6f687300 	svcvs	0x00687300
 11c:	75207472 	strvc	r7, [r0, #-1138]!	@ 0xfffffb8e
 120:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 124:	2064656e 	rsbcs	r6, r4, lr, ror #10
 128:	00746e69 	rsbseq	r6, r4, r9, ror #28
 12c:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 130:	63206465 			@ <UNDEFINED> instruction: 0x63206465
 134:	00726168 	rsbseq	r6, r2, r8, ror #2
 138:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	@ 84 <.debug_str+0x84>
 13c:	72612f65 	rsbvc	r2, r1, #404	@ 0x194
 140:	6b69766a 	blvs	1a5daf0 <memmove+0x1a5daf0>
 144:	6f72502f 	svcvs	0x0072502f
 148:	6d617267 	stclvs	2, cr7, [r1, #-412]!	@ 0xfffffe64
 14c:	676e696d 	strbvs	r6, [lr, -sp, ror #18]!
 150:	632f632f 			@ <UNDEFINED> instruction: 0x632f632f
 154:	30343173 	eorscc	r3, r4, r3, ror r1
 158:	34322d65 	ldrtcc	r2, [r2], #-3429	@ 0xfffff29b
 15c:	2f6e6977 	svccs	0x006e6977
 160:	7062696c 	rsbvc	r6, r2, ip, ror #18
 164:	68730069 	ldmdavs	r3!, {r0, r3, r5, r6}^
 168:	2074726f 	rsbscs	r7, r4, pc, ror #4
 16c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 170:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 174:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 178:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000005c 	andeq	r0, r0, ip, asr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memmove+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memmove+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


memset.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memset>:
   0:	e3520000 	cmp	r2, #0
   4:	012fff1e 	bxeq	lr
   8:	e3510000 	cmp	r1, #0
   c:	1a000007 	bne	30 <memset+0x30>
  10:	e3100007 	tst	r0, #7
  14:	1a000001 	bne	20 <memset+0x20>
  18:	e3120007 	tst	r2, #7
  1c:	0a000005 	beq	38 <memset+0x38>
  20:	e3100003 	tst	r0, #3
  24:	1a000001 	bne	30 <memset+0x30>
  28:	e3120003 	tst	r2, #3
  2c:	0a00000d 	beq	68 <memset+0x68>
  30:	e0802002 	add	r2, r0, r2
  34:	ea000014 	b	8c <memset+0x8c>
  38:	e1a021a2 	lsr	r2, r2, #3
  3c:	ea000005 	b	58 <memset+0x58>
  40:	e1a03000 	mov	r3, r0
  44:	e1a02fc1 	asr	r2, r1, #31
  48:	e4831008 	str	r1, [r3], #8
  4c:	e5802004 	str	r2, [r0, #4]
  50:	e1a00003 	mov	r0, r3
  54:	e1a0200c 	mov	r2, ip
  58:	e242c001 	sub	ip, r2, #1
  5c:	e3520000 	cmp	r2, #0
  60:	1afffff6 	bne	40 <memset+0x40>
  64:	e12fff1e 	bx	lr
  68:	e1a02122 	lsr	r2, r2, #2
  6c:	ea000001 	b	78 <memset+0x78>
  70:	e4801004 	str	r1, [r0], #4
  74:	e1a02003 	mov	r2, r3
  78:	e2423001 	sub	r3, r2, #1
  7c:	e3520000 	cmp	r2, #0
  80:	1afffffa 	bne	70 <memset+0x70>
  84:	e12fff1e 	bx	lr
  88:	e4c01001 	strb	r1, [r0], #1
  8c:	e1500002 	cmp	r0, r2
  90:	3afffffc 	bcc	88 <memset+0x88>
  94:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000014a 	andeq	r0, r0, sl, asr #2
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00004706 	andeq	r4, r0, r6, lsl #14
  10:	01770c00 	cmneq	r7, r0, lsl #24
  14:	012b0000 			@ <UNDEFINED> instruction: 0x012b0000
  18:	00000000 	andeq	r0, r0, r0
  1c:	00980000 	addseq	r0, r8, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  28:	00002707 	andeq	r2, r0, r7, lsl #14
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000016a 	andeq	r0, r0, sl, ror #2
  34:	69050407 	stmdbvs	r5, {r0, r1, r2, sl}
  38:	0300746e 	movweq	r7, #1134	@ 0x46e
  3c:	0000000e 	andeq	r0, r0, lr
  40:	2d17d602 	ldccs	6, cr13, [r7, #-8]
  44:	01000000 	mrseq	r0, (UNDEF: 0)
  48:	011f0601 	tsteq	pc, r1, lsl #12
  4c:	02010000 	andeq	r0, r1, #0
  50:	00016005 	andeq	r6, r1, r5
  54:	05040100 	streq	r0, [r4, #-256]	@ 0xffffff00
  58:	00000103 	andeq	r0, r0, r3, lsl #2
  5c:	00050801 	andeq	r0, r5, r1, lsl #16
  60:	01000000 	mrseq	r0, (UNDEF: 0)
  64:	00e70801 	rsceq	r0, r7, r1, lsl #16
  68:	02010000 	andeq	r0, r1, #0
  6c:	00010c07 	andeq	r0, r1, r7, lsl #24
  70:	00fa0300 	rscseq	r0, sl, r0, lsl #6
  74:	34030000 	strcc	r0, [r3], #-0
  78:	00007d19 	andeq	r7, r0, r9, lsl sp
  7c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  80:	00000015 	andeq	r0, r0, r5, lsl r0
  84:	00003e03 	andeq	r3, r0, r3, lsl #28
  88:	19370300 	ldmdbne	r7!, {r8, r9}
  8c:	00000026 	andeq	r0, r0, r6, lsr #32
  90:	97040408 	strls	r0, [r4, -r8, lsl #8]
  94:	01000000 	mrseq	r0, (UNDEF: 0)
  98:	00f50801 	rscseq	r0, r5, r1, lsl #16
  9c:	59090000 	stmdbpl	r9, {}	@ <UNPREDICTABLE>
  a0:	04000001 	streq	r0, [r0], #-1
  a4:	00900921 	addseq	r0, r0, r1, lsr #18
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00980000 	addseq	r0, r8, r0
  b0:	9c010000 	stcls	0, cr0, [r1], {-0}
  b4:	00000143 	andeq	r0, r0, r3, asr #2
  b8:	74736405 	ldrbtvc	r6, [r3], #-1029	@ 0xfffffbfb
  bc:	00901400 	addseq	r1, r0, r0, lsl #8
  c0:	00140000 	andseq	r0, r4, r0
  c4:	000c0000 	andeq	r0, ip, r0
  c8:	630a0000 	movwvs	r0, #40960	@ 0xa000
  cc:	1d070100 	stcne	1, cr0, [r7, #-0]
  d0:	00000034 	andeq	r0, r0, r4, lsr r0
  d4:	6e055101 	cdpvs	1, 0, cr5, cr5, cr1, {0}
  d8:	003b2700 	eorseq	r2, fp, r0, lsl #14
  dc:	00520000 	subseq	r0, r2, r0
  e0:	003c0000 	eorseq	r0, ip, r0
  e4:	70020000 	andvc	r0, r2, r0
  e8:	920b1c00 	andls	r1, fp, #0, 24
  ec:	a7000000 	strge	r0, [r0, -r0]
  f0:	9f000000 	svcls	0x00000000
  f4:	02000000 	andeq	r0, r0, #0
  f8:	151c0065 	ldrne	r0, [ip, #-101]	@ 0xffffff9b
  fc:	00000092 	muleq	r0, r2, r0
 100:	000000c8 	andeq	r0, r0, r8, asr #1
 104:	000000c4 	andeq	r0, r0, r4, asr #1
 108:	0000380b 	andeq	r3, r0, fp, lsl #16
 10c:	00003000 	andeq	r3, r0, r0
 110:	00012700 	andeq	r2, r1, r0, lsl #14
 114:	00700200 	rsbseq	r0, r0, r0, lsl #4
 118:	0143170d 	cmpeq	r3, sp, lsl #14
 11c:	00dd0000 	sbcseq	r0, sp, r0
 120:	00d50000 	sbcseq	r0, r5, r0
 124:	0c000000 	stceq	0, cr0, [r0], {-0}
 128:	00000068 	andeq	r0, r0, r8, rrx
 12c:	00000020 	andeq	r0, r0, r0, lsr #32
 130:	14007002 	strne	r7, [r0], #-2
 134:	00014817 	andeq	r4, r1, r7, lsl r8
 138:	0000fa00 	andeq	pc, r0, r0, lsl #20
 13c:	0000f400 	andeq	pc, r0, r0, lsl #8
 140:	04000000 	streq	r0, [r0], #-0
 144:	00000084 	andeq	r0, r0, r4, lsl #1
 148:	00007104 	andeq	r7, r0, r4, lsl #2
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <memset+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	08030034 	stmdaeq	r3, {r2, r4, r5}
  10:	3b01213a 	blcc	48500 <memset+0x48500>
  14:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  18:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
  1c:	00001742 	andeq	r1, r0, r2, asr #14
  20:	03001603 	movweq	r1, #1539	@ 0x603
  24:	3b0b3a0e 	blcc	2ce864 <memset+0x2ce864>
  28:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  2c:	04000013 	streq	r0, [r0], #-19	@ 0xffffffed
  30:	210b000f 	tstcs	fp, pc
  34:	00134904 	andseq	r4, r3, r4, lsl #18
  38:	00050500 	andeq	r0, r5, r0, lsl #10
  3c:	213a0803 	teqcs	sl, r3, lsl #16
  40:	07213b01 	streq	r3, [r1, -r1, lsl #22]!
  44:	13490b39 	movtne	r0, #39737	@ 0x9b39
  48:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
  4c:	06000017 			@ <UNDEFINED> instruction: 0x06000017
  50:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  54:	0e030b13 	vmoveq.32	d3[0], r0
  58:	01110e1b 	tsteq	r1, fp, lsl lr
  5c:	17100612 			@ <UNDEFINED> instruction: 0x17100612
  60:	24070000 	strcs	r0, [r7], #-0
  64:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  68:	0008030b 	andeq	r0, r8, fp, lsl #6
  6c:	000f0800 	andeq	r0, pc, r0, lsl #16
  70:	00000b0b 	andeq	r0, r0, fp, lsl #22
  74:	3f012e09 	svccc	0x00012e09
  78:	3a0e0319 	bcc	380ce4 <memset+0x380ce4>
  7c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  80:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  84:	12011113 	andne	r1, r1, #-1073741820	@ 0xc0000004
  88:	7a184006 	bvc	6100a8 <memset+0x6100a8>
  8c:	00130119 	andseq	r0, r3, r9, lsl r1
  90:	00050a00 	andeq	r0, r5, r0, lsl #20
  94:	0b3a0803 	bleq	e820a8 <memset+0xe820a8>
  98:	0b390b3b 	bleq	e42d8c <memset+0xe42d8c>
  9c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  a0:	0b0b0000 	bleq	2c00a8 <memset+0x2c00a8>
  a4:	12011101 	andne	r1, r1, #1073741824	@ 0x40000000
  a8:	00130106 	andseq	r0, r3, r6, lsl #2
  ac:	010b0c00 	tsteq	fp, r0, lsl #24
  b0:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  b4:	Address 0xb4 is out of bounds.


Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000109 	andeq	r0, r0, r9, lsl #2
   4:	00040005 	andeq	r0, r4, r5
	...
  14:	01400004 	cmpeq	r0, r4
  18:	68400450 	stmdavs	r0, {r4, r6, sl}^
  1c:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  20:	2da82600 	stccs	6, cr2, [r8]
  24:	049f00a8 	ldreq	r0, [pc], #168	@ 2c <.debug_loclists+0x2c>
  28:	50017068 	andpl	r7, r1, r8, rrx
  2c:	01987004 	orrseq	r7, r8, r4
  30:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  34:	2da82600 	stccs	6, cr2, [r8]
  38:	009f00a8 	addseq	r0, pc, r8, lsr #1
	...
  50:	00040000 	andeq	r0, r4, r0
  54:	04520134 	ldrbeq	r0, [r2], #-308	@ 0xfffffecc
  58:	a30a3834 	movwge	r3, #43060	@ 0xa834
  5c:	2602a503 	strcs	sl, [r2], -r3, lsl #10
  60:	00a82da8 	adceq	r2, r8, r8, lsr #27
  64:	4038049f 	mlasmi	r8, pc, r4, r0	@ <UNPREDICTABLE>
  68:	40045201 	andmi	r5, r4, r1, lsl #4
  6c:	045c0158 	ldrbeq	r0, [ip], #-344	@ 0xfffffea8
  70:	52015c58 	andpl	r5, r1, #88, 24	@ 0x5800
  74:	01685c04 	cmneq	r8, r4, lsl #24
  78:	7068045c 	rsbvc	r0, r8, ip, asr r4
  7c:	70045201 	andvc	r5, r4, r1, lsl #4
  80:	04530178 	ldrbeq	r0, [r3], #-376	@ 0xfffffe88
  84:	52017c78 	andpl	r7, r1, #120, 24	@ 0x7800
  88:	01887c04 	orreq	r7, r8, r4, lsl #24
  8c:	88045301 	stmdahi	r4, {r0, r8, r9, ip, lr}
  90:	0a019801 	beq	6609c <memset+0x6609c>
  94:	02a503a3 	adceq	r0, r5, #-1946157054	@ 0x8c000002
  98:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
  9c:	01009f00 	tsteq	r0, r0, lsl #30
  a0:	02020000 	andeq	r0, r2, #0
  a4:	04000000 	streq	r0, [r0], #-0
  a8:	50013830 	andpl	r3, r1, r0, lsr r8
  ac:	88018804 	stmdahi	r1, {r2, fp, pc}
  b0:	04500101 	ldrbeq	r0, [r0], #-257	@ 0xfffffeff
  b4:	018c0188 	orreq	r0, ip, r8, lsl #3
  b8:	9f017003 	svcls	0x00017003
  bc:	98018c04 	stmdals	r1, {r2, sl, fp, pc}
  c0:	00500101 	subseq	r0, r0, r1, lsl #2
  c4:	00000000 	andeq	r0, r0, r0
  c8:	01383404 	teqeq	r8, r4, lsl #8
  cc:	01880452 	orreq	r0, r8, r2, asr r4
  d0:	52010198 	andpl	r0, r1, #152, 2	@ 0x26
  d4:	00000100 	andeq	r0, r0, r0, lsl #2
  d8:	00000000 	andeq	r0, r0, r0
  dc:	44380400 	ldrtmi	r0, [r8], #-1024	@ 0xfffffc00
  e0:	44045001 	strmi	r5, [r4], #-1
  e4:	0873034c 	ldmdaeq	r3!, {r2, r3, r6, r8, r9}^
  e8:	584c049f 	stmdapl	ip, {r0, r1, r2, r3, r4, r7, sl}^
  ec:	58045301 	stmdapl	r4, {r0, r8, r9, ip, lr}
  f0:	00500168 	subseq	r0, r0, r8, ror #2
  f4:	00010102 	andeq	r0, r1, r2, lsl #2
  f8:	68040000 	stmdavs	r4, {}	@ <UNPREDICTABLE>
  fc:	04500170 	ldrbeq	r0, [r0], #-368	@ 0xfffffe90
 100:	70037470 	andvc	r7, r3, r0, ror r4
 104:	74049f04 	strvc	r9, [r4], #-3844	@ 0xfffff0fc
 108:	50010188 	andpl	r0, r1, r8, lsl #3
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000098 	muleq	r0, r8, r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000151 	andeq	r0, r0, r1, asr r1
   4:	00930003 	addseq	r0, r3, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	@ ffffffc5 <memset+0xffffffc5>
  24:	6c2f7273 	stcvs	2, cr7, [pc], #-460	@ fffffe60 <memset+0xfffffe60>
  28:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  2c:	612f6363 			@ <UNDEFINED> instruction: 0x612f6363
  30:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  34:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  38:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  3c:	2e34312f 	cdpcs	1, 3, cr3, cr4, cr15, {1}
  40:	2f302e31 	svccs	0x00302e31
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	@ 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	7273752f 	rsbsvc	r7, r3, #197132288	@ 0xbc00000
  50:	6d72612f 	ldclvs	1, cr6, [r2, #-188]!	@ 0xffffff44
  54:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  58:	61652d65 	cmnvs	r5, r5, ror #26
  5c:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	@ <UNPREDICTABLE>
  60:	756c636e 	strbvc	r6, [ip, #-878]!	@ 0xfffffc92
  64:	00006564 	andeq	r6, r0, r4, ror #10
  68:	736d656d 	cmnvc	sp, #457179136	@ 0x1b400000
  6c:	632e7465 			@ <UNDEFINED> instruction: 0x632e7465
  70:	00000100 	andeq	r0, r0, r0, lsl #2
  74:	64647473 	strbtvs	r7, [r4], #-1139	@ 0xfffffb8d
  78:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
  7c:	00000200 	andeq	r0, r0, r0, lsl #4
  80:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
  84:	672d746e 	strvs	r7, [sp, -lr, ror #8]!
  88:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
  8c:	00000200 	andeq	r0, r0, r0, lsl #4
  90:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
  94:	682e676e 	stmdavs	lr!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  98:	00000300 	andeq	r0, r0, r0, lsl #6
  9c:	002a0500 	eoreq	r0, sl, r0, lsl #10
  a0:	00000205 	andeq	r0, r0, r5, lsl #4
  a4:	05180000 	ldreq	r0, [r8, #-0]
  a8:	07051305 	streq	r1, [r5, -r5, lsl #6]
  ac:	052e0106 	streq	r0, [lr, #-262]!	@ 0xfffffefa
  b0:	05310605 	ldreq	r0, [r1, #-1541]!	@ 0xfffff9fb
  b4:	05010607 	streq	r0, [r1, #-1543]	@ 0xfffff9f9
  b8:	054b0609 	strbeq	r0, [fp, #-1545]	@ 0xfffff9f7
  bc:	0501060b 	streq	r0, [r1, #-1547]	@ 0xfffff9f5
  c0:	0402001a 	streq	r0, [r2], #-26	@ 0xffffffe6
  c4:	10054a01 	andne	r4, r5, r1, lsl #20
  c8:	12055006 	andne	r5, r5, #6
  cc:	21050106 	tstcs	r5, r6, lsl #2
  d0:	01040200 	mrseq	r0, R12_usr
  d4:	0605054a 	streq	r0, [r5], -sl, asr #10
  d8:	054a0a03 	strbeq	r0, [sl, #-2563]	@ 0xfffff5fd
  dc:	05010615 	streq	r0, [r1, #-1557]	@ 0xfffff9eb
  e0:	052f0605 	streq	r0, [pc, #-1541]!	@ fffffae3 <memset+0xfffffae3>
  e4:	0501060a 	streq	r0, [r1, #-1546]	@ 0xfffff9f6
  e8:	7003060d 	andvc	r0, r3, sp, lsl #12
  ec:	0f05132e 	svceq	0x0005132e
  f0:	0d050106 	stceq	1, cr0, [r5, #-24]	@ 0xffffffe8
  f4:	12052f06 	andne	r2, r5, #6, 30
  f8:	11050106 	tstne	r5, r6, lsl #2
  fc:	13052f06 	movwne	r2, #24326	@ 0x5f06
 100:	16050106 	strne	r0, [r5], -r6, lsl #2
 104:	13054a2e 	movwne	r4, #23086	@ 0x5a2e
 108:	2d14052e 	ldccs	5, cr0, [r4, #-184]	@ 0xffffff48
 10c:	2e061705 	cdpcs	7, 0, cr1, cr6, cr5, {0}
 110:	01061405 	tsteq	r6, r5, lsl #8
 114:	4a2e1705 	bmi	b85d30 <memset+0xb85d30>
 118:	060d052e 	streq	r0, [sp], -lr, lsr #10
 11c:	0f051317 	svceq	0x00051317
 120:	0d050106 	stceq	1, cr0, [r5, #-24]	@ 0xffffffe8
 124:	12052f06 	andne	r2, r5, #6, 30
 128:	11050106 	tstne	r5, r6, lsl #2
 12c:	16052f06 	strne	r2, [r5], -r6, lsl #30
 130:	14050106 	strne	r0, [r5], #-262	@ 0xfffffefa
 134:	0617052d 	ldreq	r0, [r7], -sp, lsr #10
 138:	0614052e 	ldreq	r0, [r4], -lr, lsr #10
 13c:	2e170501 	cdpcs	5, 1, cr0, cr7, cr1, {0}
 140:	09052e4a 	stmdbeq	r5, {r1, r3, r6, r9, sl, fp, sp}
 144:	0e051a06 	vmlaeq.f32	s2, s10, s12
 148:	0d050106 	stceq	1, cr0, [r5, #-24]	@ 0xffffffe8
 14c:	4a062d06 	bmi	18b56c <memset+0x18b56c>
 150:	01000202 	tsteq	r0, r2, lsl #4
 154:	Address 0x154 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  10:	745f657a 	ldrbvc	r6, [pc], #-1402	@ 18 <.debug_str+0x18>
  14:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  18:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  1c:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  20:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  24:	6c00746e 	stcvs	4, cr7, [r0], {110}	@ 0x6e
  28:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  2c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  30:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  34:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  38:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  3c:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
  40:	3436746e 	ldrtcc	r7, [r6], #-1134	@ 0xfffffb92
  44:	4700745f 	smlsdmi	r0, pc, r4, r7	@ <UNPREDICTABLE>
  48:	4320554e 			@ <UNDEFINED> instruction: 0x4320554e
  4c:	31203939 			@ <UNDEFINED> instruction: 0x31203939
  50:	2e312e34 	mrccs	14, 1, r2, cr1, cr4, {1}
  54:	6d2d2030 	stcvs	0, cr2, [sp, #-192]!	@ 0xffffff40
  58:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	@ 0xfffffe74
  5c:	316d7261 	cmncc	sp, r1, ror #4
  60:	6a363731 	bvs	d8dd2c <memset+0xd8dd2c>
  64:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
  68:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
  6c:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	@ 0xfffffe2c
  70:	316d7261 	cmncc	sp, r1, ror #4
  74:	6a363731 	bvs	d8dd40 <memset+0xd8dd40>
  78:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
  7c:	6e6d2d20 	cdpvs	13, 6, cr2, cr13, cr0, {1}
  80:	6e752d6f 	cdpvs	13, 7, cr2, cr5, cr15, {3}
  84:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  88:	2d64656e 	stclcs	5, cr6, [r4, #-440]!	@ 0xfffffe48
  8c:	65636361 	strbvs	r6, [r3, #-865]!	@ 0xfffffc9f
  90:	2d207373 	stccs	3, cr7, [r0, #-460]!	@ 0xfffffe34
  94:	3d70746d 	ldclcc	4, cr7, [r0, #-436]!	@ 0xfffffe4c
  98:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
  9c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  a0:	74616f6c 	strbtvc	r6, [r1], #-3948	@ 0xfffff094
  a4:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  a8:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
  ac:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
  b0:	206d7261 	rsbcs	r7, sp, r1, ror #4
  b4:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
  b8:	613d6863 	teqvs	sp, r3, ror #16
  bc:	36766d72 			@ <UNDEFINED> instruction: 0x36766d72
  c0:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
  c4:	62646767 	rsbvs	r6, r4, #27000832	@ 0x19c0000
  c8:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
  cc:	74732d20 	ldrbtvc	r2, [r3], #-3360	@ 0xfffff2e0
  d0:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
  d4:	20393975 	eorscs	r3, r9, r5, ror r9
  d8:	7266662d 	rsbvc	r6, r6, #47185920	@ 0x2d00000
  dc:	74736565 	ldrbtvc	r6, [r3], #-1381	@ 0xfffffa9b
  e0:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  e4:	7500676e 	strvc	r6, [r0, #-1902]	@ 0xfffff892
  e8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  ec:	2064656e 	rsbcs	r6, r4, lr, ror #10
  f0:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
  f4:	61686300 	cmnvs	r8, r0, lsl #6
  f8:	69750072 	ldmdbvs	r5!, {r1, r4, r5, r6}^
  fc:	3233746e 	eorscc	r7, r3, #1845493760	@ 0x6e000000
 100:	6c00745f 	stcvs	4, cr7, [r0], {95}	@ 0x5f
 104:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 108:	00746e69 	rsbseq	r6, r4, r9, ror #28
 10c:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
 110:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
 114:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 118:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 11c:	7300746e 	movwvc	r7, #1134	@ 0x46e
 120:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 124:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 128:	2f007261 	svccs	0x00007261
 12c:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
 130:	6a72612f 	bvs	1c985f4 <memset+0x1c985f4>
 134:	2f6b6976 	svccs	0x006b6976
 138:	676f7250 			@ <UNDEFINED> instruction: 0x676f7250
 13c:	6d6d6172 	stclvs	1, cr6, [sp, #-456]!	@ 0xfffffe38
 140:	2f676e69 	svccs	0x00676e69
 144:	73632f63 	cmnvc	r3, #396	@ 0x18c
 148:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
 14c:	7734322d 	ldrvc	r3, [r4, -sp, lsr #4]!
 150:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	@ ffffffb4 <memset+0xffffffb4>
 154:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 158:	6d656d00 	stclvs	13, cr6, [r5, #-0]
 15c:	00746573 	rsbseq	r6, r4, r3, ror r5
 160:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
 164:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 168:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
 16c:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 170:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 174:	2e00746e 	cdpcs	4, 0, cr7, cr0, cr14, {3}
 178:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
 17c:	656d2f63 	strbvs	r2, [sp, #-3939]!	@ 0xfffff09d
 180:	7465736d 	strbtvc	r7, [r5], #-877	@ 0xfffffc93
 184:	Address 0x184 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000098 	muleq	r0, r8, r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memset+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memset+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


pi-random.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <pi_random_seed>:
   0:	e92d4030 	push	{r4, r5, lr}
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e1a04000 	mov	r4, r0
   c:	e59f5090 	ldr	r5, [pc, #144]	@ a4 <pi_random_seed+0xa4>
  10:	e3a0201c 	mov	r2, #28
  14:	e3a01000 	mov	r1, #0
  18:	e1a00005 	mov	r0, r5
  1c:	ebfffffe 	bl	0 <memset>
  20:	e1a03005 	mov	r3, r5
  24:	e3a02080 	mov	r2, #128	@ 0x80
  28:	e285101c 	add	r1, r5, #28
  2c:	e1a00004 	mov	r0, r4
  30:	ebfffffe 	bl	0 <initstate_r>
  34:	e3500000 	cmp	r0, #0
  38:	1a000009 	bne	64 <pi_random_seed+0x64>
  3c:	e59f1060 	ldr	r1, [pc, #96]	@ a4 <pi_random_seed+0xa4>
  40:	e1a00004 	mov	r0, r4
  44:	ebfffffe 	bl	0 <srandom_r>
  48:	e3500000 	cmp	r0, #0
  4c:	1a00000c 	bne	84 <pi_random_seed+0x84>
  50:	e59f304c 	ldr	r3, [pc, #76]	@ a4 <pi_random_seed+0xa4>
  54:	e3a02001 	mov	r2, #1
  58:	e583209c 	str	r2, [r3, #156]	@ 0x9c
  5c:	e28dd00c 	add	sp, sp, #12
  60:	e8bd8030 	pop	{r4, r5, pc}
  64:	e59f303c 	ldr	r3, [pc, #60]	@ a8 <pi_random_seed+0xa8>
  68:	e58d3000 	str	r3, [sp]
  6c:	e3a03011 	mov	r3, #17
  70:	e59f2034 	ldr	r2, [pc, #52]	@ ac <pi_random_seed+0xac>
  74:	e59f1034 	ldr	r1, [pc, #52]	@ b0 <pi_random_seed+0xb0>
  78:	e59f0034 	ldr	r0, [pc, #52]	@ b4 <pi_random_seed+0xb4>
  7c:	ebfffffe 	bl	0 <printk>
  80:	ebfffffe 	bl	0 <clean_reboot>
  84:	e59f301c 	ldr	r3, [pc, #28]	@ a8 <pi_random_seed+0xa8>
  88:	e58d3000 	str	r3, [sp]
  8c:	e3a03013 	mov	r3, #19
  90:	e59f2014 	ldr	r2, [pc, #20]	@ ac <pi_random_seed+0xac>
  94:	e59f1014 	ldr	r1, [pc, #20]	@ b0 <pi_random_seed+0xb0>
  98:	e59f0014 	ldr	r0, [pc, #20]	@ b4 <pi_random_seed+0xb4>
  9c:	ebfffffe 	bl	0 <printk>
  a0:	ebfffffe 	bl	0 <clean_reboot>
  a4:	00000000 	andeq	r0, r0, r0
  a8:	00000044 	andeq	r0, r0, r4, asr #32
	...
  b4:	00000014 	andeq	r0, r0, r4, lsl r0

000000b8 <pi_random>:
  b8:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
  bc:	e24dd014 	sub	sp, sp, #20
  c0:	e59f305c 	ldr	r3, [pc, #92]	@ 124 <pi_random+0x6c>
  c4:	e593309c 	ldr	r3, [r3, #156]	@ 0x9c
  c8:	e3530000 	cmp	r3, #0
  cc:	0a000007 	beq	f0 <pi_random+0x38>
  d0:	e28d100c 	add	r1, sp, #12
  d4:	e59f0048 	ldr	r0, [pc, #72]	@ 124 <pi_random+0x6c>
  d8:	ebfffffe 	bl	0 <random_r>
  dc:	e3500000 	cmp	r0, #0
  e0:	1a000007 	bne	104 <pi_random+0x4c>
  e4:	e59d000c 	ldr	r0, [sp, #12]
  e8:	e28dd014 	add	sp, sp, #20
  ec:	e49df004 	pop	{pc}		@ (ldr pc, [sp], #4)
  f0:	ebfffffe 	bl	138 <pi_random_init>
  f4:	e59f3028 	ldr	r3, [pc, #40]	@ 124 <pi_random+0x6c>
  f8:	e3a02001 	mov	r2, #1
  fc:	e583209c 	str	r2, [r3, #156]	@ 0x9c
 100:	eafffff2 	b	d0 <pi_random+0x18>
 104:	e59f301c 	ldr	r3, [pc, #28]	@ 128 <pi_random+0x70>
 108:	e58d3000 	str	r3, [sp]
 10c:	e3a0302b 	mov	r3, #43	@ 0x2b
 110:	e59f2014 	ldr	r2, [pc, #20]	@ 12c <pi_random+0x74>
 114:	e59f1014 	ldr	r1, [pc, #20]	@ 130 <pi_random+0x78>
 118:	e59f0014 	ldr	r0, [pc, #20]	@ 134 <pi_random+0x7c>
 11c:	ebfffffe 	bl	0 <printk>
 120:	ebfffffe 	bl	0 <clean_reboot>
 124:	00000000 	andeq	r0, r0, r0
 128:	00000044 	andeq	r0, r0, r4, asr #32
 12c:	00000010 	andeq	r0, r0, r0, lsl r0
 130:	00000000 	andeq	r0, r0, r0
 134:	00000014 	andeq	r0, r0, r4, lsl r0

00000138 <pi_random_init>:
 138:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
 13c:	e24dd00c 	sub	sp, sp, #12
 140:	e59f3068 	ldr	r3, [pc, #104]	@ 1b0 <pi_random_init+0x78>
 144:	e593309c 	ldr	r3, [r3, #156]	@ 0x9c
 148:	e3530000 	cmp	r3, #0
 14c:	1a000007 	bne	170 <pi_random_init+0x38>
 150:	e3a00000 	mov	r0, #0
 154:	ebfffffe 	bl	0 <pi_random_seed>
 158:	ebfffffe 	bl	b8 <pi_random>
 15c:	e59f3050 	ldr	r3, [pc, #80]	@ 1b4 <pi_random_init+0x7c>
 160:	e1500003 	cmp	r0, r3
 164:	1a000009 	bne	190 <pi_random_init+0x58>
 168:	e28dd00c 	add	sp, sp, #12
 16c:	e49df004 	pop	{pc}		@ (ldr pc, [sp], #4)
 170:	e59f3040 	ldr	r3, [pc, #64]	@ 1b8 <pi_random_init+0x80>
 174:	e58d3000 	str	r3, [sp]
 178:	e3a03019 	mov	r3, #25
 17c:	e59f2038 	ldr	r2, [pc, #56]	@ 1bc <pi_random_init+0x84>
 180:	e59f1038 	ldr	r1, [pc, #56]	@ 1c0 <pi_random_init+0x88>
 184:	e59f0038 	ldr	r0, [pc, #56]	@ 1c4 <pi_random_init+0x8c>
 188:	ebfffffe 	bl	0 <printk>
 18c:	ebfffffe 	bl	0 <clean_reboot>
 190:	e59f3030 	ldr	r3, [pc, #48]	@ 1c8 <pi_random_init+0x90>
 194:	e58d3000 	str	r3, [sp]
 198:	e3a0301d 	mov	r3, #29
 19c:	e59f2018 	ldr	r2, [pc, #24]	@ 1bc <pi_random_init+0x84>
 1a0:	e59f1018 	ldr	r1, [pc, #24]	@ 1c0 <pi_random_init+0x88>
 1a4:	e59f0018 	ldr	r0, [pc, #24]	@ 1c4 <pi_random_init+0x8c>
 1a8:	ebfffffe 	bl	0 <printk>
 1ac:	ebfffffe 	bl	0 <clean_reboot>
 1b0:	00000000 	andeq	r0, r0, r0
 1b4:	6b8b4567 	blvs	fe2d1758 <pi_random_init+0xfe2d1620>
 1b8:	00000048 	andeq	r0, r0, r8, asr #32
 1bc:	0000001c 	andeq	r0, r0, ip, lsl r0
 1c0:	00000000 	andeq	r0, r0, r0
 1c4:	00000014 	andeq	r0, r0, r4, lsl r0
 1c8:	00000058 	andeq	r0, r0, r8, asr r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
   4:	702f6362 	eorvc	r6, pc, r2, ror #6
   8:	61722d69 	cmnvs	r2, r9, ror #26
   c:	6d6f646e 	stclvs	4, cr6, [pc, #-440]!	@ fffffe5c <pi_random_init+0xfffffd24>
  10:	0000632e 	andeq	r6, r0, lr, lsr #6
  14:	253a7325 	ldrcs	r7, [sl, #-805]!	@ 0xfffffcdb
  18:	64253a73 	strtvs	r3, [r5], #-2675	@ 0xfffff58d
  1c:	4245443a 	submi	r4, r5, #973078528	@ 0x3a000000
  20:	453a4755 	ldrmi	r4, [sl, #-1877]!	@ 0xfffff8ab
  24:	524f5252 	subpl	r5, pc, #536870917	@ 0x20000005
  28:	7341203a 	movtvc	r2, #4154	@ 0x103a
  2c:	74726573 	ldrbtvc	r6, [r2], #-1395	@ 0xfffffa8d
  30:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  34:	60732560 	rsbsvs	r2, r3, r0, ror #10
  38:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
  3c:	2e64656c 	cdpcs	5, 6, cr6, cr4, cr12, {3}
  40:	0000000a 	andeq	r0, r0, sl
  44:	00000030 	andeq	r0, r0, r0, lsr r0
  48:	696e6921 	stmdbvs	lr!, {r0, r5, r8, fp, sp, lr}^
  4c:	6c616974 			@ <UNDEFINED> instruction: 0x6c616974
  50:	64657a69 	strbtvs	r7, [r5], #-2665	@ 0xfffff597
  54:	0000705f 	andeq	r7, r0, pc, asr r0
  58:	62367830 	eorsvs	r7, r6, #48, 16	@ 0x300000
  5c:	35346238 	ldrcc	r6, [r4, #-568]!	@ 0xfffffdc8
  60:	3d203736 	stccc	7, cr3, [r0, #-216]!	@ 0xffffff28
  64:	0075203d 	rsbseq	r2, r5, sp, lsr r0

Disassembly of section .rodata:

00000000 <__FUNCTION__.2>:
   0:	725f6970 	subsvc	r6, pc, #112, 18	@ 0x1c0000
   4:	6f646e61 	svcvs	0x00646e61
   8:	65735f6d 	ldrbvs	r5, [r3, #-3949]!	@ 0xfffff093
   c:	00006465 	andeq	r6, r0, r5, ror #8

00000010 <__FUNCTION__.0>:
  10:	725f6970 	subsvc	r6, pc, #112, 18	@ 0x1c0000
  14:	6f646e61 	svcvs	0x00646e61
  18:	0000006d 	andeq	r0, r0, sp, rrx

0000001c <__FUNCTION__.1>:
  1c:	725f6970 	subsvc	r6, pc, #112, 18	@ 0x1c0000
  20:	6f646e61 	svcvs	0x00646e61
  24:	6e695f6d 	cdpvs	15, 6, cr5, cr9, cr13, {3}
  28:	Address 0x28 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000004aa 	andeq	r0, r0, sl, lsr #9
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00014411 	andeq	r4, r1, r1, lsl r4
  10:	00e30c00 	rsceq	r0, r3, r0, lsl #24
  14:	001c0000 	andseq	r0, ip, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	01cc0000 	biceq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04120000 	ldreq	r0, [r2], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	@ 0xfffff6fb
  2c:	000f0900 	andeq	r0, pc, r0, lsl #18
  30:	d6020000 	strle	r0, [r2], -r0
  34:	00003917 	andeq	r3, r0, r7, lsl r9
  38:	07040300 	streq	r0, [r4, -r0, lsl #6]
  3c:	0000010d 	andeq	r0, r0, sp, lsl #2
  40:	36060103 	strcc	r0, [r6], -r3, lsl #2
  44:	03000002 	movweq	r0, #2
  48:	00690801 	rsbeq	r0, r9, r1, lsl #16
  4c:	02030000 	andeq	r0, r3, #0
  50:	0000d905 	andeq	sp, r0, r5, lsl #18
  54:	07020300 	streq	r0, [r2, -r0, lsl #6]
  58:	000000a5 	andeq	r0, r0, r5, lsr #1
  5c:	24050403 	strcs	r0, [r5], #-1027	@ 0xfffffbfd
  60:	03000002 	movweq	r0, #2
  64:	00840704 	addeq	r0, r4, r4, lsl #14
  68:	08030000 	stmdaeq	r3, {}	@ <UNPREDICTABLE>
  6c:	0001e405 	andeq	lr, r1, r5, lsl #8
  70:	07080300 	streq	r0, [r8, -r0, lsl #6]
  74:	0000004a 	andeq	r0, r0, sl, asr #32
  78:	7f080413 	svcvc	0x00080413
  7c:	03000000 	movweq	r0, #0
  80:	01f20801 	mvnseq	r0, r1, lsl #16
  84:	7f0a0000 	svcvc	0x000a0000
  88:	08000000 	stmdaeq	r0, {}	@ <UNPREDICTABLE>
  8c:	00000086 	andeq	r0, r0, r6, lsl #1
  90:	00013c09 	andeq	r3, r1, r9, lsl #24
  94:	18280300 	stmdane	r8!, {r8, r9}
  98:	0000005c 	andeq	r0, r0, ip, asr r0
  9c:	00021b09 	andeq	r1, r2, r9, lsl #22
  a0:	19340300 	ldmdbne	r4!, {r8, r9}
  a4:	00000063 	andeq	r0, r0, r3, rrx
  a8:	00013014 	andeq	r3, r1, r4, lsl r0
  ac:	06041c00 	streq	r1, [r4], -r0, lsl #24
  b0:	00010a08 	andeq	r0, r1, r8, lsl #20
  b4:	02500500 	subseq	r0, r0, #0, 10
  b8:	0e080000 	cdpeq	0, 0, cr0, cr8, cr0, {0}
  bc:	0000010a 	andeq	r0, r0, sl, lsl #2
  c0:	00cb0500 	sbceq	r0, fp, r0, lsl #10
  c4:	0e090000 	cdpeq	0, 0, cr0, cr9, cr0, {0}
  c8:	0000010a 	andeq	r0, r0, sl, lsl #2
  cc:	00160504 	andseq	r0, r6, r4, lsl #10
  d0:	0e0a0000 	cdpeq	0, 0, cr0, cr10, cr0, {0}
  d4:	0000010a 	andeq	r0, r0, sl, lsl #2
  d8:	01030508 	tsteq	r3, r8, lsl #10
  dc:	090b0000 	stmdbeq	fp, {}	@ <UNPREDICTABLE>
  e0:	00000026 	andeq	r0, r0, r6, lsr #32
  e4:	011a050c 	tsteq	sl, ip, lsl #10
  e8:	090c0000 	stmdbeq	ip, {}	@ <UNPREDICTABLE>
  ec:	00000026 	andeq	r0, r0, r6, lsr #32
  f0:	02120510 	andseq	r0, r2, #16, 10	@ 0x4000000
  f4:	090d0000 	stmdbeq	sp, {}	@ <UNPREDICTABLE>
  f8:	00000026 	andeq	r0, r0, r6, lsr #32
  fc:	00610514 	rsbeq	r0, r1, r4, lsl r5
 100:	0e0e0000 	cdpeq	0, 0, cr0, cr14, cr0, {0}
 104:	0000010a 	andeq	r0, r0, sl, lsl #2
 108:	90080018 	andls	r0, r8, r8, lsl r0
 10c:	15000000 	strne	r0, [r0, #-0]
 110:	00000123 	andeq	r0, r0, r3, lsr #2
 114:	260c0701 	strcs	r0, [ip], -r1, lsl #14
 118:	0b000000 	bleq	120 <.debug_info+0x120>
 11c:	0000007f 	andeq	r0, r0, pc, ror r0
 120:	0000012b 	andeq	r0, r0, fp, lsr #2
 124:	0000390c 	andeq	r3, r0, ip, lsl #18
 128:	0e007f00 	cdpeq	15, 0, cr7, cr0, cr0, {0}
 12c:	0000022d 	andeq	r0, r0, sp, lsr #4
 130:	011b0d08 	tsteq	fp, r8, lsl #26
 134:	03050000 	movweq	r0, #20480	@ 0x5000
 138:	0000001c 	andeq	r0, r0, ip, lsl r0
 13c:	0900720f 	stmdbeq	r0, {r0, r1, r2, r3, r9, ip, sp, lr}
 140:	0000a81b 	andeq	sl, r0, fp, lsl r8
 144:	00030500 	andeq	r0, r3, r0, lsl #10
 148:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 14c:	00000242 	andeq	r0, r0, r2, asr #4
 150:	00260c0b 	eoreq	r0, r6, fp, lsl #24
 154:	03050000 	movweq	r0, #20480	@ 0x5000
 158:	0000009c 	muleq	r0, ip, r0
 15c:	0000d007 	andeq	sp, r0, r7
 160:	05110400 	ldreq	r0, [r1, #-1024]	@ 0xfffffc00
 164:	00000026 	andeq	r0, r0, r6, lsr #32
 168:	00000177 	andeq	r0, r0, r7, ror r1
 16c:	00017702 	andeq	r7, r1, r2, lsl #14
 170:	010a0200 	mrseq	r0, R10_fiq
 174:	08000000 	stmdaeq	r0, {}	@ <UNPREDICTABLE>
 178:	000000a8 	andeq	r0, r0, r8, lsr #1
 17c:	00020107 	andeq	r0, r2, r7, lsl #2
 180:	05120400 	ldreq	r0, [r2, #-1024]	@ 0xfffffc00
 184:	00000026 	andeq	r0, r0, r6, lsr #32
 188:	00000197 	muleq	r0, r7, r1
 18c:	00003902 	andeq	r3, r0, r2, lsl #18
 190:	01770200 	cmneq	r7, r0, lsl #4
 194:	16000000 	strne	r0, [r0], -r0
 198:	00000077 	andeq	r0, r0, r7, ror r0
 19c:	07067305 	streq	r7, [r6, -r5, lsl #6]
 1a0:	0000020b 	andeq	r0, r0, fp, lsl #4
 1a4:	26052e05 	strcs	r2, [r5], -r5, lsl #28
 1a8:	b6000000 	strlt	r0, [r0], -r0
 1ac:	02000001 	andeq	r0, r0, #1
 1b0:	0000008b 	andeq	r0, r0, fp, lsl #1
 1b4:	bf070017 	svclt	0x00070017
 1b8:	04000000 	streq	r0, [r0], #-0
 1bc:	00260513 	eoreq	r0, r6, r3, lsl r5
 1c0:	01db0000 	bicseq	r0, fp, r0
 1c4:	39020000 	stmdbcc	r2, {}	@ <UNPREDICTABLE>
 1c8:	02000000 	andeq	r0, r0, #0
 1cc:	0000007a 	andeq	r0, r0, sl, ror r0
 1d0:	00002d02 	andeq	r2, r0, r2, lsl #26
 1d4:	01770200 	cmneq	r7, r0, lsl #4
 1d8:	07000000 	streq	r0, [r0, -r0]
 1dc:	000000b8 	strheq	r0, [r0], -r8
 1e0:	78092106 	stmdavc	r9, {r1, r2, r8, sp}
 1e4:	fb000000 	blx	1ee <.debug_info+0x1ee>
 1e8:	02000001 	andeq	r0, r0, #1
 1ec:	00000078 	andeq	r0, r0, r8, ror r0
 1f0:	00002602 	andeq	r2, r0, r2, lsl #12
 1f4:	002d0200 	eoreq	r0, sp, r0, lsl #4
 1f8:	10000000 	andne	r0, r0, r0
 1fc:	000001f7 	strdeq	r0, [r0], -r7
 200:	00009c21 	andeq	r9, r0, r1, lsr #24
 204:	0000b800 	andeq	fp, r0, r0, lsl #16
 208:	00008000 	andeq	r8, r0, r0
 20c:	979c0100 	ldrls	r0, [ip, r0, lsl #2]
 210:	0f000002 	svceq	0x00000002
 214:	0d290078 	stceq	0, cr0, [r9, #-480]!	@ 0xfffffe20
 218:	00000090 	muleq	r0, r0, r0
 21c:	0d749102 	ldcleq	1, cr9, [r4, #-8]!
 220:	000000f6 	strdeq	r0, [r0], -r6
 224:	000002a7 	andeq	r0, r0, r7, lsr #5
 228:	00100305 	andseq	r0, r0, r5, lsl #6
 22c:	dc040000 	stcle	0, cr0, [r4], {-0}
 230:	5c000000 	stcpl	0, cr0, [r0], {-0}
 234:	4b000001 	blmi	240 <.debug_info+0x240>
 238:	01000002 	tsteq	r0, r2
 23c:	03055001 	movweq	r5, #20481	@ 0x5001
 240:	00000000 	andeq	r0, r0, r0
 244:	02510101 	subseq	r0, r1, #1073741824	@ 0x40000000
 248:	06006c91 			@ <UNDEFINED> instruction: 0x06006c91
 24c:	000000f4 	strdeq	r0, [r0], -r4
 250:	000002ac 	andeq	r0, r0, ip, lsr #5
 254:	00012004 	andeq	r2, r1, r4
 258:	00019f00 	andeq	r9, r1, r0, lsl #30
 25c:	00028d00 	andeq	r8, r2, r0, lsl #26
 260:	50010100 	andpl	r0, r1, r0, lsl #2
 264:	00140305 	andseq	r0, r4, r5, lsl #6
 268:	01010000 	mrseq	r0, (UNDEF: 1)
 26c:	00030551 	andeq	r0, r3, r1, asr r5
 270:	01000000 	mrseq	r0, (UNDEF: 0)
 274:	03055201 	movweq	r5, #20993	@ 0x5201
 278:	00000010 	andeq	r0, r0, r0, lsl r0
 27c:	02530101 	subseq	r0, r3, #1073741824	@ 0x40000000
 280:	02012b08 	andeq	r2, r1, #8, 22	@ 0x2000
 284:	0305007d 	movweq	r0, #20605	@ 0x507d
 288:	00000044 	andeq	r0, r0, r4, asr #32
 28c:	01240600 			@ <UNDEFINED> instruction: 0x01240600
 290:	01970000 	orrseq	r0, r7, r0
 294:	0b000000 	bleq	29c <.debug_info+0x29c>
 298:	00000086 	andeq	r0, r0, r6, lsl #1
 29c:	000002a7 	andeq	r0, r0, r7, lsr #5
 2a0:	0000390c 	andeq	r3, r0, ip, lsl #18
 2a4:	0a000900 	beq	26ac <pi_random_init+0x2574>
 2a8:	00000297 	muleq	r0, r7, r2
 2ac:	00000010 	andeq	r0, r0, r0, lsl r0
 2b0:	009c1800 	addseq	r1, ip, r0, lsl #16
 2b4:	01380000 	teqeq	r8, r0
 2b8:	00940000 	addseq	r0, r4, r0
 2bc:	9c010000 	stcls	0, cr0, [r1], {-0}
 2c0:	00000384 	andeq	r0, r0, r4, lsl #7
 2c4:	0000f60d 	andeq	pc, r0, sp, lsl #12
 2c8:	00039400 	andeq	r9, r3, r0, lsl #8
 2cc:	1c030500 	stcne	5, cr0, [r3], {-0}
 2d0:	18000000 	stmdane	r0, {}	@ <UNPREDICTABLE>
 2d4:	1c010075 	stcne	0, cr0, [r1], {117}	@ 0x75
 2d8:	0000390e 	andeq	r3, r0, lr, lsl #18
 2dc:	00001000 	andeq	r1, r0, r0
 2e0:	00000c00 	andeq	r0, r0, r0, lsl #24
 2e4:	01580400 	cmpeq	r8, r0, lsl #8
 2e8:	03990000 	orrseq	r0, r9, #0
 2ec:	02f80000 	rscseq	r0, r8, #0
 2f0:	01010000 	mrseq	r0, (UNDEF: 1)
 2f4:	00300150 	eorseq	r0, r0, r0, asr r1
 2f8:	00015c06 	andeq	r5, r1, r6, lsl #24
 2fc:	0001fb00 	andeq	pc, r1, r0, lsl #22
 300:	018c0400 	orreq	r0, ip, r0, lsl #8
 304:	019f0000 	orrseq	r0, pc, r0
 308:	03390000 	teqeq	r9, #0
 30c:	01010000 	mrseq	r0, (UNDEF: 1)
 310:	14030550 	strne	r0, [r3], #-1360	@ 0xfffffab0
 314:	01000000 	mrseq	r0, (UNDEF: 0)
 318:	03055101 	movweq	r5, #20737	@ 0x5101
 31c:	00000000 	andeq	r0, r0, r0
 320:	05520101 	ldrbeq	r0, [r2, #-257]	@ 0xfffffeff
 324:	00001c03 	andeq	r1, r0, r3, lsl #24
 328:	53010100 	movwpl	r0, #4352	@ 0x1100
 32c:	02014901 	andeq	r4, r1, #16384	@ 0x4000
 330:	0305007d 	movweq	r0, #20605	@ 0x507d
 334:	00000048 	andeq	r0, r0, r8, asr #32
 338:	01900600 	orrseq	r0, r0, r0, lsl #12
 33c:	01970000 	orrseq	r0, r7, r0
 340:	ac040000 	stcge	0, cr0, [r4], {-0}
 344:	9f000001 	svcls	0x00000001
 348:	7a000001 	bvc	354 <.debug_info+0x354>
 34c:	01000003 	tsteq	r0, r3
 350:	03055001 	movweq	r5, #20481	@ 0x5001
 354:	00000014 	andeq	r0, r0, r4, lsl r0
 358:	05510101 	ldrbeq	r0, [r1, #-257]	@ 0xfffffeff
 35c:	00000003 	andeq	r0, r0, r3
 360:	52010100 	andpl	r0, r1, #0, 2
 364:	001c0305 	andseq	r0, ip, r5, lsl #6
 368:	01010000 	mrseq	r0, (UNDEF: 1)
 36c:	014d0153 	cmpeq	sp, r3, asr r1
 370:	05007d02 	streq	r7, [r0, #-3330]	@ 0xfffff2fe
 374:	00005803 	andeq	r5, r0, r3, lsl #16
 378:	b0060000 	andlt	r0, r6, r0
 37c:	97000001 	strls	r0, [r0, -r1]
 380:	00000001 	andeq	r0, r0, r1
 384:	0000860b 	andeq	r8, r0, fp, lsl #12
 388:	00039400 	andeq	r9, r3, r0, lsl #8
 38c:	00390c00 	eorseq	r0, r9, r0, lsl #24
 390:	000e0000 	andeq	r0, lr, r0
 394:	0003840a 	andeq	r8, r3, sl, lsl #8
 398:	00961900 	addseq	r1, r6, r0, lsl #18
 39c:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
 3a0:	00000006 	andeq	r0, r0, r6
 3a4:	0000b800 	andeq	fp, r0, r0, lsl #16
 3a8:	1a9c0100 	bne	fe7007b0 <pi_random_init+0xfe700678>
 3ac:	0e010078 	mcreq	0, 0, r0, cr1, cr8, {3}
 3b0:	00009c1e 	andeq	r9, r0, lr, lsl ip
 3b4:	00002300 	andeq	r2, r0, r0, lsl #6
 3b8:	00001f00 	andeq	r1, r0, r0, lsl #30
 3bc:	00f60d00 	rscseq	r0, r6, r0, lsl #26
 3c0:	03940000 	orrseq	r0, r4, #0
 3c4:	03050000 	movweq	r0, #20480	@ 0x5000
 3c8:	00000000 	andeq	r0, r0, r0
 3cc:	00002004 	andeq	r2, r0, r4
 3d0:	0001db00 	andeq	sp, r1, r0, lsl #22
 3d4:	0003ea00 	andeq	lr, r3, r0, lsl #20
 3d8:	50010100 	andpl	r0, r1, r0, lsl #2
 3dc:	01007502 	tsteq	r0, r2, lsl #10
 3e0:	30015101 	andcc	r5, r1, r1, lsl #2
 3e4:	01520101 	cmpeq	r2, r1, lsl #2
 3e8:	3404004c 	strcc	r0, [r4], #-76	@ 0xffffffb4
 3ec:	b6000000 	strlt	r0, [r0], -r0
 3f0:	10000001 	andne	r0, r0, r1
 3f4:	01000004 	tsteq	r0, r4
 3f8:	74025001 	strvc	r5, [r2], #-1
 3fc:	51010100 	mrspl	r0, (UNDEF: 17)
 400:	011c7502 	tsteq	ip, r2, lsl #10
 404:	08025201 	stmdaeq	r2, {r0, r9, ip, lr}
 408:	53010180 	movwpl	r0, #4480	@ 0x1180
 40c:	00007502 	andeq	r7, r0, r2, lsl #10
 410:	00004804 	andeq	r4, r0, r4, lsl #16
 414:	00017c00 	andeq	r7, r1, r0, lsl #24
 418:	00042a00 	andeq	r2, r4, r0, lsl #20
 41c:	50010100 	andpl	r0, r1, r0, lsl #2
 420:	01007402 	tsteq	r0, r2, lsl #8
 424:	75025101 	strvc	r5, [r2, #-257]	@ 0xfffffeff
 428:	80040000 	andhi	r0, r4, r0
 42c:	9f000000 	svcls	0x00000000
 430:	62000001 	andvs	r0, r0, #1
 434:	01000004 	tsteq	r0, r4
 438:	03055001 	movweq	r5, #20481	@ 0x5001
 43c:	00000014 	andeq	r0, r0, r4, lsl r0
 440:	05510101 	ldrbeq	r0, [r1, #-257]	@ 0xfffffeff
 444:	00000003 	andeq	r0, r0, r3
 448:	52010100 	andpl	r0, r1, #0, 2
 44c:	00000305 	andeq	r0, r0, r5, lsl #6
 450:	01010000 	mrseq	r0, (UNDEF: 1)
 454:	01410153 	cmpeq	r1, r3, asr r1
 458:	05007d02 	streq	r7, [r0, #-3330]	@ 0xfffff2fe
 45c:	00004403 	andeq	r4, r0, r3, lsl #8
 460:	84060000 	strhi	r0, [r6], #-0
 464:	97000000 	strls	r0, [r0, -r0]
 468:	04000001 	streq	r0, [r0], #-1
 46c:	000000a0 	andeq	r0, r0, r0, lsr #1
 470:	0000019f 	muleq	r0, pc, r1	@ <UNPREDICTABLE>
 474:	000004a3 	andeq	r0, r0, r3, lsr #9
 478:	05500101 	ldrbeq	r0, [r0, #-257]	@ 0xfffffeff
 47c:	00001403 	andeq	r1, r0, r3, lsl #8
 480:	51010100 	mrspl	r0, (UNDEF: 17)
 484:	00000305 	andeq	r0, r0, r5, lsl #6
 488:	01010000 	mrseq	r0, (UNDEF: 1)
 48c:	00030552 	andeq	r0, r3, r2, asr r5
 490:	01000000 	mrseq	r0, (UNDEF: 0)
 494:	43015301 	movwmi	r5, #4865	@ 0x1301
 498:	007d0201 	rsbseq	r0, sp, r1, lsl #4
 49c:	00440305 	subeq	r0, r4, r5, lsl #6
 4a0:	06000000 	streq	r0, [r0], -r0
 4a4:	000000a4 	andeq	r0, r0, r4, lsr #1
 4a8:	00000197 	muleq	r0, r7, r1
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	02004901 	andeq	r4, r0, #16384	@ 0x4000
   4:	00187e18 	andseq	r7, r8, r8, lsl lr
   8:	00050200 	andeq	r0, r5, r0, lsl #4
   c:	00001349 	andeq	r1, r0, r9, asr #6
  10:	0b002403 	bleq	9024 <pi_random_init+0x8eec>
  14:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
  18:	0400000e 	streq	r0, [r0], #-14
  1c:	017d0148 	cmneq	sp, r8, asr #2
  20:	1301137f 	movwne	r1, #4991	@ 0x137f
  24:	0d050000 	stceq	0, cr0, [r5, #-0]
  28:	3a0e0300 	bcc	380c30 <pi_random_init+0x380af8>
  2c:	0b3b0421 	bleq	ec10b8 <pi_random_init+0xec0f80>
  30:	13490b39 	movtne	r0, #39737	@ 0x9b39
  34:	00000b38 	andeq	r0, r0, r8, lsr fp
  38:	7d004806 	stcvc	8, cr4, [r0, #-24]	@ 0xffffffe8
  3c:	00137f01 	andseq	r7, r3, r1, lsl #30
  40:	012e0700 			@ <UNDEFINED> instruction: 0x012e0700
  44:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  48:	0b3b0b3a 	bleq	ec2d38 <pi_random_init+0xec2c00>
  4c:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  50:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
  54:	00001301 	andeq	r1, r0, r1, lsl #6
  58:	0b000f08 	bleq	3c80 <pi_random_init+0x3b48>
  5c:	13490421 	movtne	r0, #37921	@ 0x9421
  60:	16090000 	strne	r0, [r9], -r0
  64:	3a0e0300 	bcc	380c6c <pi_random_init+0x380b34>
  68:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  6c:	0013490b 	andseq	r4, r3, fp, lsl #18
  70:	00260a00 	eoreq	r0, r6, r0, lsl #20
  74:	00001349 	andeq	r1, r0, r9, asr #6
  78:	4901010b 	stmdbmi	r1, {r0, r1, r3, r8}
  7c:	00130113 	andseq	r0, r3, r3, lsl r1
  80:	00210c00 	eoreq	r0, r1, r0, lsl #24
  84:	0b2f1349 	bleq	bc4db0 <pi_random_init+0xbc4c78>
  88:	340d0000 	strcc	r0, [sp], #-0
  8c:	490e0300 	stmdbmi	lr, {r8, r9}
  90:	02193413 	andseq	r3, r9, #318767104	@ 0x13000000
  94:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
  98:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  9c:	3b01213a 	blcc	4858c <pi_random_init+0x48454>
  a0:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  a4:	00180213 	andseq	r0, r8, r3, lsl r2
  a8:	00340f00 	eorseq	r0, r4, r0, lsl #30
  ac:	213a0803 	teqcs	sl, r3, lsl #16
  b0:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  b4:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  b8:	10000018 	andne	r0, r0, r8, lsl r0
  bc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  c0:	213a0e03 	teqcs	sl, r3, lsl #28
  c4:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  c8:	19270a21 	stmdbne	r7!, {r0, r5, r9, fp}
  cc:	01111349 	tsteq	r1, r9, asr #6
  d0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  d4:	1301197a 	movwne	r1, #6522	@ 0x197a
  d8:	11110000 	tstne	r1, r0
  dc:	130e2501 	movwne	r2, #58625	@ 0xe501
  e0:	1b0e030b 	blne	380d14 <pi_random_init+0x380bdc>
  e4:	1201110e 	andne	r1, r1, #-2147483645	@ 0x80000003
  e8:	00171006 	andseq	r1, r7, r6
  ec:	00241200 	eoreq	r1, r4, r0, lsl #4
  f0:	0b3e0b0b 	bleq	f82d24 <pi_random_init+0xf82bec>
  f4:	00000803 	andeq	r0, r0, r3, lsl #16
  f8:	0b000f13 	bleq	3d4c <pi_random_init+0x3c14>
  fc:	1400000b 	strne	r0, [r0], #-11
 100:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
 104:	0b3a0b0b 	bleq	e82d38 <pi_random_init+0xe82c00>
 108:	0b390b3b 	bleq	e42dfc <pi_random_init+0xe42cc4>
 10c:	00001301 	andeq	r1, r0, r1, lsl #6
 110:	03003415 	movweq	r3, #1045	@ 0x415
 114:	3b0b3a0e 	blcc	2ce954 <pi_random_init+0x2ce81c>
 118:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 11c:	16000013 			@ <UNDEFINED> instruction: 0x16000013
 120:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	@ <UNPREDICTABLE>
 124:	0b3a0e03 	bleq	e83938 <pi_random_init+0xe83800>
 128:	0b390b3b 	bleq	e42e1c <pi_random_init+0xe42ce4>
 12c:	01871927 	orreq	r1, r7, r7, lsr #18
 130:	00193c19 	andseq	r3, r9, r9, lsl ip
 134:	00181700 	andseq	r1, r8, r0, lsl #14
 138:	34180000 	ldrcc	r0, [r8], #-0
 13c:	3a080300 	bcc	200d44 <pi_random_init+0x200c0c>
 140:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 144:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
 148:	1742b717 	smlaldne	fp, r2, r7, r7
 14c:	2e190000 	cdpcs	0, 1, cr0, cr9, cr0, {0}
 150:	03193f01 	tsteq	r9, #1, 30
 154:	3b0b3a0e 	blcc	2ce994 <pi_random_init+0x2ce85c>
 158:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 15c:	12011119 	andne	r1, r1, #1073741830	@ 0x40000006
 160:	7a184006 	bvc	610180 <pi_random_init+0x610048>
 164:	1a000019 	bne	1d0 <pi_random_init+0x98>
 168:	08030005 	stmdaeq	r3, {r0, r2}
 16c:	0b3b0b3a 	bleq	ec2e5c <pi_random_init+0xec2d24>
 170:	13490b39 	movtne	r0, #39737	@ 0x9b39
 174:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
 178:	00000017 	andeq	r0, r0, r7, lsl r0

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	0000002b 	andeq	r0, r0, fp, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	f002dc04 			@ <UNDEFINED> instruction: 0xf002dc04
  14:	04500102 	ldrbeq	r0, [r0], #-258	@ 0xfffffefe
  18:	03a80390 			@ <UNDEFINED> instruction: 0x03a80390
  1c:	00005001 	andeq	r5, r0, r1
  20:	04000000 	streq	r0, [r0], #-0
  24:	50011c00 	andpl	r1, r1, r0, lsl #24
  28:	01b81c04 			@ <UNDEFINED> instruction: 0x01b81c04
  2c:	Address 0x2c is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000001cc 	andeq	r0, r0, ip, asr #3
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001d6 	ldrdeq	r0, [r0], -r6
   4:	00e20003 	rsceq	r0, r2, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	@ ffffffc5 <pi_random_init+0xfffffe8d>
  24:	6c2f7273 	stcvs	2, cr7, [pc], #-460	@ fffffe60 <pi_random_init+0xfffffd28>
  28:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  2c:	612f6363 			@ <UNDEFINED> instruction: 0x612f6363
  30:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  34:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  38:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  3c:	2e34312f 	cdpcs	1, 3, cr3, cr4, cr15, {1}
  40:	2f302e31 	svccs	0x00302e31
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	@ 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	@ ffffff98 <pi_random_init+0xfffffe60>
  50:	72612f65 	rsbvc	r2, r1, #404	@ 0x194
  54:	6b69766a 	blvs	1a5da04 <pi_random_init+0x1a5d8cc>
  58:	6f72502f 	svcvs	0x0072502f
  5c:	6d617267 	stclvs	2, cr7, [r1, #-412]!	@ 0xfffffe64
  60:	676e696d 	strbvs	r6, [lr, -sp, ror #18]!
  64:	632f632f 			@ <UNDEFINED> instruction: 0x632f632f
  68:	30343173 	eorscc	r3, r4, r3, ror r1
  6c:	34322d65 	ldrtcc	r2, [r2], #-3429	@ 0xfffff29b
  70:	2f6e6977 	svccs	0x006e6977
  74:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  78:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	@ <UNPREDICTABLE>
  7c:	756c636e 	strbvc	r6, [ip, #-878]!	@ 0xfffffc92
  80:	2f006564 	svccs	0x00006564
  84:	2f727375 	svccs	0x00727375
  88:	2d6d7261 	stclcs	2, cr7, [sp, #-388]!	@ 0xfffffe7c
  8c:	656e6f6e 	strbvs	r6, [lr, #-3950]!	@ 0xfffff092
  90:	6261652d 	rsbvs	r6, r1, #188743680	@ 0xb400000
  94:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  98:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  9c:	70000065 	andvc	r0, r0, r5, rrx
  a0:	61722d69 	cmnvs	r2, r9, ror #26
  a4:	6d6f646e 	stclvs	4, cr6, [pc, #-440]!	@ fffffef4 <pi_random_init+0xfffffdbc>
  a8:	0100632e 	tsteq	r0, lr, lsr #6
  ac:	74730000 	ldrbtvc	r0, [r3], #-0
  b0:	66656464 	strbtvs	r6, [r5], -r4, ror #8
  b4:	0200682e 	andeq	r6, r0, #3014656	@ 0x2e0000
  b8:	74730000 	ldrbtvc	r0, [r3], #-0
  bc:	746e6964 	strbtvc	r6, [lr], #-2404	@ 0xfffff69c
  c0:	6363672d 	cmnvs	r3, #11796480	@ 0xb40000
  c4:	0200682e 	andeq	r6, r0, #3014656	@ 0x2e0000
  c8:	61720000 	cmnvs	r2, r0
  cc:	6d6f646e 	stclvs	4, cr6, [pc, #-440]!	@ ffffff1c <pi_random_init+0xfffffde4>
  d0:	0100682e 	tsteq	r0, lr, lsr #16
  d4:	70720000 	rsbsvc	r0, r2, r0
  d8:	00682e69 	rsbeq	r2, r8, r9, ror #28
  dc:	73000003 	movwvc	r0, #3
  e0:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
  e4:	00682e67 	rsbeq	r2, r8, r7, ror #28
  e8:	00000004 	andeq	r0, r0, r4
  ec:	05002105 	streq	r2, [r0, #-261]	@ 0xfffffefb
  f0:	00000002 	andeq	r0, r0, r2
  f4:	010d0300 	mrseq	r0, SP_mon
  f8:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
  fc:	82066706 	andhi	r6, r6, #1572864	@ 0x180000
 100:	08052f06 	stmdaeq	r5, {r1, r2, r8, r9, sl, fp, sp}
 104:	07050106 	streq	r0, [r5, -r6, lsl #2]
 108:	01040200 	mrseq	r0, R12_usr
 10c:	0009059e 	muleq	r9, lr, r5
 110:	06020402 	streq	r0, [r2], -r2, lsl #8
 114:	1305054b 	movwne	r0, #21835	@ 0x554b
 118:	01060805 	tsteq	r6, r5, lsl #16
 11c:	02000705 	andeq	r0, r0, #1310720	@ 0x140000
 120:	05660104 	strbeq	r0, [r6, #-260]!	@ 0xfffffefc
 124:	04020009 	streq	r0, [r2], #-9
 128:	054b0602 	strbeq	r0, [fp, #-1538]	@ 0xfffff9fe
 12c:	13051305 	movwne	r1, #21253	@ 0x5305
 130:	01050106 	tsteq	r5, r6, lsl #2
 134:	06090567 	streq	r0, [r9], -r7, ror #10
 138:	02000146 	andeq	r0, r0, #-2147483631	@ 0x80000011
 13c:	00010104 	andeq	r0, r1, r4, lsl #2
 140:	d6010402 	strle	r0, [r1], -r2, lsl #8
 144:	02000130 	andeq	r0, r0, #48, 2
 148:	00010104 	andeq	r0, r1, r4, lsl #2
 14c:	d6010402 	strle	r0, [r1], -r2, lsl #8
 150:	0e031a05 	vmlaeq.f32	s2, s6, s10
 154:	4d0505ba 	stcmi	5, cr0, [r5, #-744]	@ 0xfffffd18
 158:	01060805 	tsteq	r6, r5, lsl #16
 15c:	054a0705 	strbeq	r0, [sl, #-1797]	@ 0xfffff8fb
 160:	134f0605 	movtne	r0, #62981	@ 0xf605
 164:	01060805 	tsteq	r6, r5, lsl #16
 168:	02000705 	andeq	r0, r0, #1310720	@ 0x140000
 16c:	05660104 	strbeq	r0, [r6, #-260]!	@ 0xfffffefc
 170:	04020009 	streq	r0, [r2], #-9
 174:	054b0602 	strbeq	r0, [fp, #-1538]	@ 0xfffff9fe
 178:	01051305 	tsteq	r5, r5, lsl #6
 17c:	09051306 	stmdbeq	r5, {r1, r2, r8, r9, ip}
 180:	66780306 	ldrbtvs	r0, [r8], -r6, lsl #6
 184:	0617052f 	ldreq	r0, [r7], -pc, lsr #10
 188:	06090501 	streq	r0, [r9], -r1, lsl #10
 18c:	02000187 	andeq	r0, r0, #-1073741791	@ 0xc0000021
 190:	00010104 	andeq	r0, r1, r4, lsl #2
 194:	d6010402 	strle	r0, [r1], -r2, lsl #8
 198:	6d031f05 	stcvs	15, cr1, [r3, #-20]	@ 0xffffffec
 19c:	4b0505ba 	blmi	14188c <pi_random_init+0x141754>
 1a0:	04020001 	streq	r0, [r2], #-1
 1a4:	4b148202 	blmi	5209b4 <pi_random_init+0x52087c>
 1a8:	01061205 	tsteq	r6, r5, lsl #4
 1ac:	2f060505 	svccs	0x00060505
 1b0:	06010501 	streq	r0, [r1], -r1, lsl #10
 1b4:	00050568 	andeq	r0, r5, r8, ror #10
 1b8:	06010402 	streq	r0, [r1], -r2, lsl #8
 1bc:	004a7a03 	subeq	r7, sl, r3, lsl #20
 1c0:	d6010402 	strle	r0, [r1], -r2, lsl #8
 1c4:	01040200 	mrseq	r0, R12_usr
 1c8:	04020032 	streq	r0, [r2], #-50	@ 0xffffffce
 1cc:	00ba0601 	adcseq	r0, sl, r1, lsl #12
 1d0:	06010402 	streq	r0, [r1], -r2, lsl #8
 1d4:	0010022e 	andseq	r0, r0, lr, lsr #4
 1d8:	Address 0x1d8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	725f6970 	subsvc	r6, pc, #112, 18	@ 0x1c0000
   4:	6f646e61 	svcvs	0x00646e61
   8:	6e695f6d 	cdpvs	15, 6, cr5, cr9, cr13, {3}
   c:	73007469 	movwvc	r7, #1129	@ 0x469
  10:	5f657a69 	svcpl	0x00657a69
  14:	74730074 	ldrbtvc	r0, [r3], #-116	@ 0xffffff8c
  18:	00657461 	rsbeq	r7, r5, r1, ror #8
  1c:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	@ ffffff68 <pi_random_init+0xfffffe30>
  20:	72612f65 	rsbvc	r2, r1, #404	@ 0x194
  24:	6b69766a 	blvs	1a5d9d4 <pi_random_init+0x1a5d89c>
  28:	6f72502f 	svcvs	0x0072502f
  2c:	6d617267 	stclvs	2, cr7, [r1, #-412]!	@ 0xfffffe64
  30:	676e696d 	strbvs	r6, [lr, -sp, ror #18]!
  34:	632f632f 			@ <UNDEFINED> instruction: 0x632f632f
  38:	30343173 	eorscc	r3, r4, r3, ror r1
  3c:	34322d65 	ldrtcc	r2, [r2], #-3429	@ 0xfffff29b
  40:	2f6e6977 	svccs	0x006e6977
  44:	7062696c 	rsbvc	r6, r2, ip, ror #18
  48:	6f6c0069 	svcvs	0x006c0069
  4c:	6c20676e 	stcvs	7, cr6, [r0], #-440	@ 0xfffffe48
  50:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  54:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  58:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  5c:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  60:	646e6500 	strbtvs	r6, [lr], #-1280	@ 0xfffffb00
  64:	7274705f 	rsbsvc	r7, r4, #95	@ 0x5f
  68:	736e7500 	cmnvc	lr, #0, 10
  6c:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  70:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  74:	63007261 	movwvs	r7, #609	@ 0x261
  78:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  7c:	6265725f 	rsbvs	r7, r5, #-268435451	@ 0xf0000005
  80:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  84:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  88:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  8c:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  90:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  94:	69700074 	ldmdbvs	r0!, {r2, r4, r5, r6}^
  98:	6e61725f 	mcrvs	2, 3, r7, cr1, cr15, {2}
  9c:	5f6d6f64 	svcpl	0x006d6f64
  a0:	64656573 	strbtvs	r6, [r5], #-1395	@ 0xfffffa8d
  a4:	6f687300 	svcvs	0x00687300
  a8:	75207472 	strvc	r7, [r0, #-1138]!	@ 0xfffffb8e
  ac:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  b0:	2064656e 	rsbcs	r6, r4, lr, ror #10
  b4:	00746e69 	rsbseq	r6, r4, r9, ror #28
  b8:	736d656d 	cmnvc	sp, #457179136	@ 0x1b400000
  bc:	69007465 	stmdbvs	r0, {r0, r2, r5, r6, sl, ip, sp, lr}
  c0:	7374696e 	cmnvc	r4, #1802240	@ 0x1b8000
  c4:	65746174 	ldrbvs	r6, [r4, #-372]!	@ 0xfffffe8c
  c8:	7200725f 	andvc	r7, r0, #-268435451	@ 0xf0000005
  cc:	00727470 	rsbseq	r7, r2, r0, ror r4
  d0:	646e6172 	strbtvs	r6, [lr], #-370	@ 0xfffffe8e
  d4:	725f6d6f 	subsvc	r6, pc, #7104	@ 0x1bc0
  d8:	6f687300 	svcvs	0x00687300
  dc:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  e0:	2e00746e 	cdpcs	4, 0, cr7, cr0, cr14, {3}
  e4:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  e8:	69702f63 	ldmdbvs	r0!, {r0, r1, r5, r6, r8, r9, sl, fp, sp}^
  ec:	6e61722d 	cdpvs	2, 6, cr7, cr1, cr13, {1}
  f0:	2e6d6f64 	cdpcs	15, 6, cr6, cr13, cr4, {3}
  f4:	5f5f0063 	svcpl	0x005f0063
  f8:	434e5546 	movtmi	r5, #58694	@ 0xe546
  fc:	4e4f4954 			@ <UNDEFINED> instruction: 0x4e4f4954
 100:	72005f5f 	andvc	r5, r0, #380	@ 0x17c
 104:	5f646e61 	svcpl	0x00646e61
 108:	65707974 	ldrbvs	r7, [r0, #-2420]!	@ 0xfffff68c
 10c:	736e7500 	cmnvc	lr, #0, 10
 110:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 114:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 118:	61720074 	cmnvs	r2, r4, ror r0
 11c:	645f646e 	ldrbvs	r6, [pc], #-1134	@ 124 <.debug_str+0x124>
 120:	64006765 	strvs	r6, [r0], #-1893	@ 0xfffff89b
 124:	75616665 	strbvc	r6, [r1, #-1637]!	@ 0xfffff99b
 128:	735f746c 	cmpvc	pc, #108, 8	@ 0x6c000000
 12c:	00646565 	rsbeq	r6, r4, r5, ror #10
 130:	646e6172 	strbtvs	r6, [lr], #-370	@ 0xfffffe8e
 134:	645f6d6f 	ldrbvs	r6, [pc], #-3439	@ 13c <.debug_str+0x13c>
 138:	00617461 	rsbeq	r7, r1, r1, ror #8
 13c:	33746e69 	cmncc	r4, #1680	@ 0x690
 140:	00745f32 	rsbseq	r5, r4, r2, lsr pc
 144:	20554e47 	subscs	r4, r5, r7, asr #28
 148:	20393943 	eorscs	r3, r9, r3, asr #18
 14c:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
 150:	2d20302e 	stccs	0, cr3, [r0, #-184]!	@ 0xffffff48
 154:	7570636d 	ldrbvc	r6, [r0, #-877]!	@ 0xfffffc93
 158:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
 15c:	36373131 			@ <UNDEFINED> instruction: 0x36373131
 160:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 164:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
 168:	656e7574 	strbvs	r7, [lr, #-1396]!	@ 0xfffffa8c
 16c:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
 170:	36373131 			@ <UNDEFINED> instruction: 0x36373131
 174:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 178:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
 17c:	752d6f6e 	strvc	r6, [sp, #-3950]!	@ 0xfffff092
 180:	696c616e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, sp, lr}^
 184:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 188:	6363612d 	cmnvs	r3, #1073741835	@ 0x4000000b
 18c:	20737365 	rsbscs	r7, r3, r5, ror #6
 190:	70746d2d 	rsbsvc	r6, r4, sp, lsr #26
 194:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
 198:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
 19c:	616f6c66 	cmnvs	pc, r6, ror #24
 1a0:	62612d74 	rsbvs	r2, r1, #116, 26	@ 0x1d00
 1a4:	6f733d69 	svcvs	0x00733d69
 1a8:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
 1ac:	6d72616d 	ldclvs	1, cr6, [r2, #-436]!	@ 0xfffffe4c
 1b0:	616d2d20 	cmnvs	sp, r0, lsr #26
 1b4:	3d686372 	stclcc	3, cr6, [r8, #-456]!	@ 0xfffffe38
 1b8:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 1bc:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 1c0:	6467672d 	strbtvs	r6, [r7], #-1837	@ 0xfffff8d3
 1c4:	4f2d2062 	svcmi	0x002d2062
 1c8:	732d2067 			@ <UNDEFINED> instruction: 0x732d2067
 1cc:	673d6474 			@ <UNDEFINED> instruction: 0x673d6474
 1d0:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 1d4:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 1d8:	73656572 	cmnvc	r5, #478150656	@ 0x1c800000
 1dc:	646e6174 	strbtvs	r6, [lr], #-372	@ 0xfffffe8c
 1e0:	00676e69 	rsbeq	r6, r7, r9, ror #28
 1e4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1e8:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 1ec:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1f0:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
 1f4:	70007261 	andvc	r7, r0, r1, ror #4
 1f8:	61725f69 	cmnvs	r2, r9, ror #30
 1fc:	6d6f646e 	stclvs	4, cr6, [pc, #-440]!	@ 4c <.debug_str+0x4c>
 200:	61727300 	cmnvs	r2, r0, lsl #6
 204:	6d6f646e 	stclvs	4, cr6, [pc, #-440]!	@ 54 <.debug_str+0x54>
 208:	7000725f 	andvc	r7, r0, pc, asr r2
 20c:	746e6972 	strbtvc	r6, [lr], #-2418	@ 0xfffff68e
 210:	6172006b 	cmnvs	r2, fp, rrx
 214:	735f646e 	cmpvc	pc, #1845493760	@ 0x6e000000
 218:	75007065 	strvc	r7, [r0, #-101]	@ 0xffffff9b
 21c:	33746e69 	cmncc	r4, #1680	@ 0x690
 220:	00745f32 	rsbseq	r5, r4, r2, lsr pc
 224:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 228:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 22c:	61747300 	cmnvs	r4, r0, lsl #6
 230:	75626574 	strbvc	r6, [r2, #-1396]!	@ 0xfffffa8c
 234:	69730066 	ldmdbvs	r3!, {r1, r2, r5, r6}^
 238:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 23c:	61686320 	cmnvs	r8, r0, lsr #6
 240:	6e690072 	mcrvs	0, 3, r0, cr9, cr2, {3}
 244:	61697469 	cmnvs	r9, r9, ror #8
 248:	657a696c 	ldrbvs	r6, [sl, #-2412]!	@ 0xfffff694
 24c:	00705f64 	rsbseq	r5, r0, r4, ror #30
 250:	72747066 	rsbsvc	r7, r4, #102	@ 0x66
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000020 	andeq	r0, r0, r0, lsr #32
	...
  1c:	000000b8 	strheq	r0, [r0], -r8
  20:	840c0e42 	strhi	r0, [ip], #-3650	@ 0xfffff1be
  24:	8e028503 	cdphi	5, 0, cr8, cr2, cr3, {0}
  28:	180e4201 	stmdane	lr, {r0, r9, lr}
  2c:	0c0e0a6c 			@ <UNDEFINED> instruction: 0x0c0e0a6c
  30:	00000b42 	andeq	r0, r0, r2, asr #22
  34:	0000001c 	andeq	r0, r0, ip, lsl r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	000000b8 	strheq	r0, [r0], -r8
  40:	00000080 	andeq	r0, r0, r0, lsl #1
  44:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  48:	180e4201 	stmdane	lr, {r0, r9, lr}
  4c:	040e0a56 	streq	r0, [lr], #-2646	@ 0xfffff5aa
  50:	00000b42 	andeq	r0, r0, r2, asr #22
  54:	0000001c 	andeq	r0, r0, ip, lsl r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	00000138 	andeq	r0, r0, r8, lsr r1
  60:	00000094 	muleq	r0, r4, r0
  64:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  68:	100e4201 	andne	r4, lr, r1, lsl #4
  6c:	040e0a56 	streq	r0, [lr], #-2646	@ 0xfffff5aa
  70:	00000b42 	andeq	r0, r0, r2, asr #22

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <pi_random_init+0x12cd6f4>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <pi_random_init+0x462f8>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


printk.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <printk>:
   0:	e92d000f 	push	{r0, r1, r2, r3}
   4:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
   8:	e24dd00c 	sub	sp, sp, #12
   c:	e28d1014 	add	r1, sp, #20
  10:	e58d1004 	str	r1, [sp, #4]
  14:	e59d0010 	ldr	r0, [sp, #16]
  18:	ebfffffe 	bl	13c <vprintk>
  1c:	e28dd00c 	add	sp, sp, #12
  20:	e49de004 	pop	{lr}		@ (ldr lr, [sp], #4)
  24:	e28dd010 	add	sp, sp, #16
  28:	e12fff1e 	bx	lr

0000002c <emit_val>:
  2c:	e92d4010 	push	{r4, lr}
  30:	e24dd030 	sub	sp, sp, #48	@ 0x30
  34:	e350000a 	cmp	r0, #10
  38:	0a00000d 	beq	74 <emit_val+0x48>
  3c:	e3500010 	cmp	r0, #16
  40:	0a00001b 	beq	b4 <emit_val+0x88>
  44:	e3500002 	cmp	r0, #2
  48:	1a000023 	bne	dc <emit_val+0xb0>
  4c:	e28d400c 	add	r4, sp, #12
  50:	e2012001 	and	r2, r1, #1
  54:	e59f00c0 	ldr	r0, [pc, #192]	@ 11c <emit_val+0xf0>
  58:	e7d02002 	ldrb	r2, [r0, r2]
  5c:	e5c42000 	strb	r2, [r4]
  60:	e2844001 	add	r4, r4, #1
  64:	e3510001 	cmp	r1, #1
  68:	e1a010a1 	lsr	r1, r1, #1
  6c:	8afffff7 	bhi	50 <emit_val+0x24>
  70:	ea000024 	b	108 <emit_val+0xdc>
  74:	e28d400c 	add	r4, sp, #12
  78:	e59f30a0 	ldr	r3, [pc, #160]	@ 120 <emit_val+0xf4>
  7c:	e0832193 	umull	r2, r3, r3, r1
  80:	e1a031a3 	lsr	r3, r3, #3
  84:	e1a00003 	mov	r0, r3
  88:	e0833103 	add	r3, r3, r3, lsl #2
  8c:	e0413083 	sub	r3, r1, r3, lsl #1
  90:	e59fc08c 	ldr	ip, [pc, #140]	@ 124 <emit_val+0xf8>
  94:	e7dcc003 	ldrb	ip, [ip, r3]
  98:	e5c4c000 	strb	ip, [r4]
  9c:	e2844001 	add	r4, r4, #1
  a0:	e1a03001 	mov	r3, r1
  a4:	e1a01000 	mov	r1, r0
  a8:	e3530009 	cmp	r3, #9
  ac:	8afffff1 	bhi	78 <emit_val+0x4c>
  b0:	ea000014 	b	108 <emit_val+0xdc>
  b4:	e28d400c 	add	r4, sp, #12
  b8:	e201200f 	and	r2, r1, #15
  bc:	e59f0064 	ldr	r0, [pc, #100]	@ 128 <emit_val+0xfc>
  c0:	e7d02002 	ldrb	r2, [r0, r2]
  c4:	e5c42000 	strb	r2, [r4]
  c8:	e2844001 	add	r4, r4, #1
  cc:	e351000f 	cmp	r1, #15
  d0:	e1a01221 	lsr	r1, r1, #4
  d4:	8afffff7 	bhi	b8 <emit_val+0x8c>
  d8:	ea00000a 	b	108 <emit_val+0xdc>
  dc:	e58d0000 	str	r0, [sp]
  e0:	e3a0301b 	mov	r3, #27
  e4:	e59f2040 	ldr	r2, [pc, #64]	@ 12c <emit_val+0x100>
  e8:	e59f1040 	ldr	r1, [pc, #64]	@ 130 <emit_val+0x104>
  ec:	e59f0040 	ldr	r0, [pc, #64]	@ 134 <emit_val+0x108>
  f0:	ebfffffe 	bl	0 <printk>
  f4:	ebfffffe 	bl	0 <clean_reboot>
  f8:	e59f3038 	ldr	r3, [pc, #56]	@ 138 <emit_val+0x10c>
  fc:	e5933000 	ldr	r3, [r3]
 100:	e5740001 	ldrb	r0, [r4, #-1]!
 104:	e12fff33 	blx	r3
 108:	e28d300c 	add	r3, sp, #12
 10c:	e1540003 	cmp	r4, r3
 110:	8afffff8 	bhi	f8 <emit_val+0xcc>
 114:	e28dd030 	add	sp, sp, #48	@ 0x30
 118:	e8bd8010 	pop	{r4, pc}
 11c:	00000034 	andeq	r0, r0, r4, lsr r0
 120:	cccccccd 	stclgt	12, cr12, [ip], {205}	@ 0xcd
 124:	00000038 	andeq	r0, r0, r8, lsr r0
 128:	00000044 	andeq	r0, r0, r4, asr #32
 12c:	00000018 	andeq	r0, r0, r8, lsl r0
 130:	00000000 	andeq	r0, r0, r0
 134:	00000010 	andeq	r0, r0, r0, lsl r0
 138:	00000000 	andeq	r0, r0, r0

0000013c <vprintk>:
 13c:	e92d4030 	push	{r4, r5, lr}
 140:	e24dd014 	sub	sp, sp, #20
 144:	e1a04000 	mov	r4, r0
 148:	e58d100c 	str	r1, [sp, #12]
 14c:	ea000003 	b	160 <vprintk+0x24>
 150:	e59f3238 	ldr	r3, [pc, #568]	@ 390 <vprintk+0x254>
 154:	e5933000 	ldr	r3, [r3]
 158:	e12fff33 	blx	r3
 15c:	e2844001 	add	r4, r4, #1
 160:	e5d40000 	ldrb	r0, [r4]
 164:	e3500000 	cmp	r0, #0
 168:	0a000086 	beq	388 <vprintk+0x24c>
 16c:	e3500025 	cmp	r0, #37	@ 0x25
 170:	1afffff6 	bne	150 <vprintk+0x14>
 174:	e2845001 	add	r5, r4, #1
 178:	e5d42001 	ldrb	r2, [r4, #1]
 17c:	e2423062 	sub	r3, r2, #98	@ 0x62
 180:	e59f120c 	ldr	r1, [pc, #524]	@ 394 <vprintk+0x258>
 184:	e3530016 	cmp	r3, #22
 188:	8a000077 	bhi	36c <vprintk+0x230>
 18c:	e7d13003 	ldrb	r3, [r1, r3]
 190:	e08ff103 	add	pc, pc, r3, lsl #2
 194:	e320f000 	nop	{0}
 198:	e59d300c 	ldr	r3, [sp, #12]
 19c:	e2832004 	add	r2, r3, #4
 1a0:	e58d200c 	str	r2, [sp, #12]
 1a4:	e5931000 	ldr	r1, [r3]
 1a8:	e3a00002 	mov	r0, #2
 1ac:	ebffff9e 	bl	2c <emit_val>
 1b0:	e1a04005 	mov	r4, r5
 1b4:	eaffffe8 	b	15c <vprintk+0x20>
 1b8:	e59d300c 	ldr	r3, [sp, #12]
 1bc:	e2832004 	add	r2, r3, #4
 1c0:	e58d200c 	str	r2, [sp, #12]
 1c4:	e5931000 	ldr	r1, [r3]
 1c8:	e3a0000a 	mov	r0, #10
 1cc:	ebffff96 	bl	2c <emit_val>
 1d0:	e1a04005 	mov	r4, r5
 1d4:	eaffffe0 	b	15c <vprintk+0x20>
 1d8:	e59f31b0 	ldr	r3, [pc, #432]	@ 390 <vprintk+0x254>
 1dc:	e5932000 	ldr	r2, [r3]
 1e0:	e59d300c 	ldr	r3, [sp, #12]
 1e4:	e2831004 	add	r1, r3, #4
 1e8:	e58d100c 	str	r1, [sp, #12]
 1ec:	e5930000 	ldr	r0, [r3]
 1f0:	e12fff32 	blx	r2
 1f4:	e1a04005 	mov	r4, r5
 1f8:	eaffffd7 	b	15c <vprintk+0x20>
 1fc:	e2842002 	add	r2, r4, #2
 200:	e5d43002 	ldrb	r3, [r4, #2]
 204:	e353006c 	cmp	r3, #108	@ 0x6c
 208:	1a000018 	bne	270 <vprintk+0x134>
 20c:	e2845003 	add	r5, r4, #3
 210:	e5d43003 	ldrb	r3, [r4, #3]
 214:	e3530078 	cmp	r3, #120	@ 0x78
 218:	1a00001b 	bne	28c <vprintk+0x150>
 21c:	e59f416c 	ldr	r4, [pc, #364]	@ 390 <vprintk+0x254>
 220:	e5943000 	ldr	r3, [r4]
 224:	e3a00030 	mov	r0, #48	@ 0x30
 228:	e12fff33 	blx	r3
 22c:	e5943000 	ldr	r3, [r4]
 230:	e3a00078 	mov	r0, #120	@ 0x78
 234:	e12fff33 	blx	r3
 238:	e59d300c 	ldr	r3, [sp, #12]
 23c:	e2833007 	add	r3, r3, #7
 240:	e3c33007 	bic	r3, r3, #7
 244:	e2832008 	add	r2, r3, #8
 248:	e58d200c 	str	r2, [sp, #12]
 24c:	e5934000 	ldr	r4, [r3]
 250:	e5931004 	ldr	r1, [r3, #4]
 254:	e3510000 	cmp	r1, #0
 258:	1a000012 	bne	2a8 <vprintk+0x16c>
 25c:	e1a01004 	mov	r1, r4
 260:	e3a00010 	mov	r0, #16
 264:	ebffff70 	bl	2c <emit_val>
 268:	e1a04005 	mov	r4, r5
 26c:	eaffffba 	b	15c <vprintk+0x20>
 270:	e58d2000 	str	r2, [sp]
 274:	e3a0303b 	mov	r3, #59	@ 0x3b
 278:	e59f2118 	ldr	r2, [pc, #280]	@ 398 <vprintk+0x25c>
 27c:	e59f1118 	ldr	r1, [pc, #280]	@ 39c <vprintk+0x260>
 280:	e59f0118 	ldr	r0, [pc, #280]	@ 3a0 <vprintk+0x264>
 284:	ebfffffe 	bl	0 <printk>
 288:	ebfffffe 	bl	0 <clean_reboot>
 28c:	e58d5000 	str	r5, [sp]
 290:	e3a0303e 	mov	r3, #62	@ 0x3e
 294:	e59f20fc 	ldr	r2, [pc, #252]	@ 398 <vprintk+0x25c>
 298:	e59f10fc 	ldr	r1, [pc, #252]	@ 39c <vprintk+0x260>
 29c:	e59f00fc 	ldr	r0, [pc, #252]	@ 3a0 <vprintk+0x264>
 2a0:	ebfffffe 	bl	0 <printk>
 2a4:	ebfffffe 	bl	0 <clean_reboot>
 2a8:	e3a00010 	mov	r0, #16
 2ac:	ebffff5e 	bl	2c <emit_val>
 2b0:	eaffffe9 	b	25c <vprintk+0x120>
 2b4:	e59f40d4 	ldr	r4, [pc, #212]	@ 390 <vprintk+0x254>
 2b8:	e5943000 	ldr	r3, [r4]
 2bc:	e3a00030 	mov	r0, #48	@ 0x30
 2c0:	e12fff33 	blx	r3
 2c4:	e5943000 	ldr	r3, [r4]
 2c8:	e3a00078 	mov	r0, #120	@ 0x78
 2cc:	e12fff33 	blx	r3
 2d0:	e59d300c 	ldr	r3, [sp, #12]
 2d4:	e2832004 	add	r2, r3, #4
 2d8:	e58d200c 	str	r2, [sp, #12]
 2dc:	e5931000 	ldr	r1, [r3]
 2e0:	e3a00010 	mov	r0, #16
 2e4:	ebffff50 	bl	2c <emit_val>
 2e8:	e1a04005 	mov	r4, r5
 2ec:	eaffff9a 	b	15c <vprintk+0x20>
 2f0:	e59d300c 	ldr	r3, [sp, #12]
 2f4:	e2832004 	add	r2, r3, #4
 2f8:	e58d200c 	str	r2, [sp, #12]
 2fc:	e5934000 	ldr	r4, [r3]
 300:	e3540000 	cmp	r4, #0
 304:	ba000004 	blt	31c <vprintk+0x1e0>
 308:	e1a01004 	mov	r1, r4
 30c:	e3a0000a 	mov	r0, #10
 310:	ebffff45 	bl	2c <emit_val>
 314:	e1a04005 	mov	r4, r5
 318:	eaffff8f 	b	15c <vprintk+0x20>
 31c:	e59f306c 	ldr	r3, [pc, #108]	@ 390 <vprintk+0x254>
 320:	e5933000 	ldr	r3, [r3]
 324:	e3a0002d 	mov	r0, #45	@ 0x2d
 328:	e12fff33 	blx	r3
 32c:	e2644000 	rsb	r4, r4, #0
 330:	eafffff4 	b	308 <vprintk+0x1cc>
 334:	e59d300c 	ldr	r3, [sp, #12]
 338:	e2832004 	add	r2, r3, #4
 33c:	e58d200c 	str	r2, [sp, #12]
 340:	e5934000 	ldr	r4, [r3]
 344:	ea000003 	b	358 <vprintk+0x21c>
 348:	e59f3040 	ldr	r3, [pc, #64]	@ 390 <vprintk+0x254>
 34c:	e5933000 	ldr	r3, [r3]
 350:	e12fff33 	blx	r3
 354:	e2844001 	add	r4, r4, #1
 358:	e5d40000 	ldrb	r0, [r4]
 35c:	e3500000 	cmp	r0, #0
 360:	1afffff8 	bne	348 <vprintk+0x20c>
 364:	e1a04005 	mov	r4, r5
 368:	eaffff7b 	b	15c <vprintk+0x20>
 36c:	e58d2000 	str	r2, [sp]
 370:	e3a03062 	mov	r3, #98	@ 0x62
 374:	e59f201c 	ldr	r2, [pc, #28]	@ 398 <vprintk+0x25c>
 378:	e59f101c 	ldr	r1, [pc, #28]	@ 39c <vprintk+0x260>
 37c:	e59f0020 	ldr	r0, [pc, #32]	@ 3a4 <vprintk+0x268>
 380:	ebfffffe 	bl	0 <printk>
 384:	ebfffffe 	bl	0 <clean_reboot>
 388:	e28dd014 	add	sp, sp, #20
 38c:	e8bd8030 	pop	{r4, r5, pc}
	...
 398:	00000024 	andeq	r0, r0, r4, lsr #32
 39c:	00000000 	andeq	r0, r0, r0
 3a0:	00000058 	andeq	r0, r0, r8, asr r0
 3a4:	00000090 	muleq	r0, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
   4:	702f6362 	eorvc	r6, pc, r2, ror #6
   8:	746e6972 	strbtvc	r6, [lr], #-2418	@ 0xfffff68e
   c:	00632e6b 	rsbeq	r2, r3, fp, ror #28
  10:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  14:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  18:	3a73253a 	bcc	1cc9508 <vprintk+0x1cc93cc>
  1c:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  20:	6c61766e 	stclvs	6, cr7, [r1], #-440	@ 0xfffffe48
  24:	62206469 	eorvs	r6, r0, #1761607680	@ 0x69000000
  28:	3d657361 	stclcc	3, cr7, [r5, #-388]!	@ 0xfffffe7c
  2c:	0a0a6425 	beq	2990c8 <vprintk+0x298f8c>
  30:	00000000 	andeq	r0, r0, r0
  34:	00003130 	andeq	r3, r0, r0, lsr r1
  38:	33323130 	teqcc	r2, #48, 2
  3c:	37363534 			@ <UNDEFINED> instruction: 0x37363534
  40:	00003938 	andeq	r3, r0, r8, lsr r9
  44:	33323130 	teqcc	r2, #48, 2
  48:	37363534 			@ <UNDEFINED> instruction: 0x37363534
  4c:	62613938 	rsbvs	r3, r1, #56, 18	@ 0xe0000
  50:	66656463 	strbtvs	r6, [r5], -r3, ror #8
  54:	00000000 	andeq	r0, r0, r0
  58:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  5c:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  60:	3a73253a 	bcc	1cc9550 <vprintk+0x1cc9414>
  64:	6f3a6425 	svcvs	0x003a6425
  68:	20796c6e 	rsbscs	r6, r9, lr, ror #24
  6c:	646e6168 	strbtvs	r6, [lr], #-360	@ 0xfffffe98
  70:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
  74:	786c6c20 	stmdavc	ip!, {r5, sl, fp, sp, lr}^
  78:	726f6620 	rsbvc	r6, pc, #32, 12	@ 0x2000000
  7c:	2c74616d 	ldclcs	1, cr6, [r4], #-436	@ 0xfffffe4c
  80:	76616820 	strbtvc	r6, [r1], -r0, lsr #16
  84:	3c203a65 			@ <UNDEFINED> instruction: 0x3c203a65
  88:	0a3e7325 	beq	f9cd24 <vprintk+0xf9cbe8>
  8c:	0000000a 	andeq	r0, r0, sl
  90:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  94:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  98:	3a73253a 	bcc	1cc9588 <vprintk+0x1cc944c>
  9c:	623a6425 	eorsvs	r6, sl, #620756992	@ 0x25000000
  a0:	7375676f 	cmnvc	r5, #29097984	@ 0x1bc0000
  a4:	65646920 	strbvs	r6, [r4, #-2336]!	@ 0xfffff6e0
  a8:	6669746e 	strbtvs	r7, [r9], -lr, ror #8
  ac:	3a726569 	bcc	1c99658 <vprintk+0x1c9951c>
  b0:	63253c20 			@ <UNDEFINED> instruction: 0x63253c20
  b4:	000a0a3e 	andeq	r0, sl, lr, lsr sl

Disassembly of section .rodata:

00000000 <__FUNCTION__.0-0x18>:
   0:	75561000 	ldrbvc	r1, [r6, #-0]
   4:	75757575 	ldrbvc	r7, [r5, #-1397]!	@ 0xfffffa8b
   8:	75197575 	ldrvc	r7, [r9, #-1397]	@ 0xfffffa8b
   c:	75477575 	strbvc	r7, [r7, #-1397]	@ 0xfffffa8b
  10:	08756775 	ldmdaeq	r5!, {r0, r2, r4, r5, r6, r8, r9, sl, sp, lr}^
  14:	00477575 	subeq	r7, r7, r5, ror r5

00000018 <__FUNCTION__.0>:
  18:	74696d65 	strbtvc	r6, [r9], #-3429	@ 0xfffff29b
  1c:	6c61765f 	stclvs	6, cr7, [r1], #-380	@ 0xfffffe84
  20:	00000000 	andeq	r0, r0, r0

00000024 <__FUNCTION__.1>:
  24:	69727076 	ldmdbvs	r2!, {r1, r2, r4, r5, r6, ip, sp, lr}^
  28:	006b746e 	rsbeq	r7, fp, lr, ror #8

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000482 	andeq	r0, r0, r2, lsl #9
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000b611 	andeq	fp, r0, r1, lsl r6
  10:	01990c00 	orrseq	r0, r9, r0, lsl #24
  14:	001b0000 	andseq	r0, fp, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	03a80000 			@ <UNDEFINED> instruction: 0x03a80000
  20:	00000000 	andeq	r0, r0, r0
  24:	08020000 	stmdaeq	r2, {}	@ <UNPREDICTABLE>
  28:	00017407 	andeq	r7, r1, r7, lsl #8
  2c:	07040200 	streq	r0, [r4, -r0, lsl #4]
  30:	00000005 	andeq	r0, r0, r5
  34:	69050412 	stmdbvs	r5, {r1, r4, sl}
  38:	0200746e 	andeq	r7, r0, #1845493760	@ 0x6e000000
  3c:	01e90601 	mvneq	r0, r1, lsl #12
  40:	02020000 	andeq	r0, r2, #0
  44:	0001c605 	andeq	ip, r1, r5, lsl #12
  48:	05040200 	streq	r0, [r4, #-512]	@ 0xfffffe00
  4c:	000001e0 	andeq	r0, r0, r0, ror #3
  50:	b3050802 	movwlt	r0, #22530	@ 0x5802
  54:	02000001 	andeq	r0, r0, #1
  58:	005f0801 	subseq	r0, pc, r1, lsl #16
  5c:	02020000 	andeq	r0, r2, #0
  60:	00008c07 	andeq	r8, r0, r7, lsl #24
  64:	01d70500 	bicseq	r0, r7, r0, lsl #10
  68:	34020000 	strcc	r0, [r2], #-0
  6c:	00007119 	andeq	r7, r0, r9, lsl r1
  70:	07040200 	streq	r0, [r4, -r0, lsl #4]
  74:	0000007a 	andeq	r0, r0, sl, ror r0
  78:	00001205 	andeq	r1, r0, r5, lsl #4
  7c:	19370200 	ldmdbne	r7!, {r9}
  80:	00000026 	andeq	r0, r0, r6, lsr #32
  84:	0000a705 	andeq	sl, r0, r5, lsl #14
  88:	1b280300 	blne	a00c90 <vprintk+0xa00b54>
  8c:	00000090 	muleq	r0, r0, r0
  90:	0001a913 	andeq	sl, r1, r3, lsl r9
  94:	00050400 	andeq	r0, r5, r0, lsl #8
  98:	000000a7 	andeq	r0, r0, r7, lsr #1
  9c:	00018b14 	andeq	r8, r1, r4, lsl fp
  a0:	0000a700 	andeq	sl, r0, r0, lsl #14
  a4:	15000000 	strne	r0, [r0, #-0]
  a8:	00490504 	subeq	r0, r9, r4, lsl #10
  ac:	67030000 	strvs	r0, [r3, -r0]
  b0:	00008418 	andeq	r8, r0, r8, lsl r4
  b4:	00ba0800 	adcseq	r0, sl, r0, lsl #16
  b8:	01020000 	mrseq	r0, (UNDEF: 2)
  bc:	0001c108 	andeq	ip, r1, r8, lsl #2
  c0:	00ba0900 	adcseq	r0, sl, r0, lsl #18
  c4:	c1080000 	mrsgt	r0, (UNDEF: 8)
  c8:	05000000 	streq	r0, [r0, #-0]
  cc:	00000051 	andeq	r0, r0, r1, asr r0
  d0:	d70f2104 	strle	r2, [pc, -r4, lsl #2]
  d4:	08000000 	stmdaeq	r0, {}	@ <UNPREDICTABLE>
  d8:	000000dc 	ldrdeq	r0, [r0], -ip
  dc:	00003416 	andeq	r3, r0, r6, lsl r4
  e0:	0000eb00 	andeq	lr, r0, r0, lsl #22
  e4:	00341700 	eorseq	r1, r4, r0, lsl #14
  e8:	18000000 	stmdane	r0, {}	@ <UNPREDICTABLE>
  ec:	00000168 	andeq	r0, r0, r8, ror #2
  f0:	cb162304 	blgt	588d08 <vprintk+0x588bcc>
  f4:	19000000 	stmdbne	r0, {}	@ <UNPREDICTABLE>
  f8:	0000006d 	andeq	r0, r0, sp, rrx
  fc:	1a067304 	bne	19cd14 <vprintk+0x19cbd8>
 100:	000001d0 	ldrdeq	r0, [r0], -r0	@ <UNPREDICTABLE>
 104:	34056901 	strcc	r6, [r5], #-2305	@ 0xfffff6ff
 108:	00000000 	andeq	r0, r0, r0
 10c:	2c000000 	stccs	0, cr0, [r0], {-0}
 110:	01000000 	mrseq	r0, (UNDEF: 0)
 114:	0001629c 	muleq	r1, ip, r2
 118:	6d660c00 	stclvs	12, cr0, [r6, #-0]
 11c:	18690074 	stmdane	r9!, {r2, r4, r5, r6}^
 120:	000000c6 	andeq	r0, r0, r6, asr #1
 124:	1b709102 	blne	1c24534 <vprintk+0x1c243f8>
 128:	0000001c 	andeq	r0, r0, ip, lsl r0
 12c:	0d6a0100 	stcleq	1, cr0, [sl, #-0]
 130:	000000a9 	andeq	r0, r0, r9, lsr #1
 134:	04649102 	strbteq	r9, [r4], #-258	@ 0xfffffefe
 138:	00746572 	rsbseq	r6, r4, r2, ror r5
 13c:	0034096c 	eorseq	r0, r4, ip, ror #18
 140:	000e0000 	andeq	r0, lr, r0
 144:	000c0000 	andeq	r0, ip, r0
 148:	1c1d0000 	ldcne	0, cr0, [sp], {-0}
 14c:	62000000 	andvs	r0, r0, #0
 150:	01000001 	tsteq	r0, r1
 154:	91035001 	tstls	r3, r1
 158:	01010648 	tsteq	r1, r8, asr #12
 15c:	4c910251 	ldcmi	2, cr0, [r1], {81}	@ 0x51
 160:	9f1e0000 	svcls	0x001e0000
 164:	01000000 	mrseq	r0, (UNDEF: 0)
 168:	00340527 	eorseq	r0, r4, r7, lsr #10
 16c:	013c0000 	teqeq	ip, r0
 170:	026c0000 	rsbeq	r0, ip, #0
 174:	9c010000 	stcls	0, cr0, [r1], {-0}
 178:	0000039c 	muleq	r0, ip, r3
 17c:	746d660d 	strbtvc	r6, [sp], #-1549	@ 0xfffff9f3
 180:	c6192700 	ldrgt	r2, [r9], -r0, lsl #14
 184:	28000000 	stmdacs	r0, {}	@ <UNPREDICTABLE>
 188:	14000000 	strne	r0, [r0], #-0
 18c:	0c000000 	stceq	0, cr0, [r0], {-0}
 190:	27007061 	strcs	r7, [r0, -r1, rrx]
 194:	0000a926 	andeq	sl, r0, r6, lsr #18
 198:	6c910200 	ldcvs	2, cr0, [r1], {0}
 19c:	0001560e 	andeq	r5, r1, lr, lsl #12
 1a0:	0003ac00 	andeq	sl, r3, r0, lsl #24
 1a4:	24030500 	strcs	r0, [r3], #-1280	@ 0xfffffb00
 1a8:	0f000000 	svceq	0x00000000
 1ac:	0000000c 	andeq	r0, r0, ip
 1b0:	0100751f 	tsteq	r0, pc, lsl r5
 1b4:	0065162e 	rsbeq	r1, r5, lr, lsr #12
 1b8:	76040000 	strvc	r0, [r4], -r0
 1bc:	34112f00 	ldrcc	r2, [r1], #-3840	@ 0xfffff100
 1c0:	74000000 	strvc	r0, [r0], #-0
 1c4:	72000000 	andvc	r0, r0, #0
 1c8:	04000000 	streq	r0, [r0], #-0
 1cc:	13300073 	teqne	r0, #115	@ 0x73
 1d0:	000000b5 	strheq	r0, [r0], -r5
 1d4:	0000007e 	andeq	r0, r0, lr, ror r0
 1d8:	0000007c 	andeq	r0, r0, ip, ror r0
 1dc:	0000170f 	andeq	r1, r0, pc, lsl #14
 1e0:	00781000 	rsbseq	r1, r8, r0
 1e4:	00781a42 	rsbseq	r1, r8, r2, asr #20
 1e8:	54060000 	strpl	r0, [r6], #-0
 1ec:	93510493 	cmpls	r1, #-1828716544	@ 0x93000000
 1f0:	69680404 	stmdbvs	r8!, {r2, sl}^
 1f4:	651a4600 	ldrvs	r4, [sl, #-1536]	@ 0xfffffa00
 1f8:	8a000000 	bhi	200 <.debug_info+0x200>
 1fc:	86000000 	strhi	r0, [r0], -r0
 200:	04000000 	streq	r0, [r0], #-0
 204:	47006f6c 	strmi	r6, [r0, -ip, ror #30]
 208:	0000651a 	andeq	r6, r0, sl, lsl r5
 20c:	00009d00 	andeq	r9, r0, r0, lsl #26
 210:	00009900 	andeq	r9, r0, r0, lsl #18
 214:	01b00300 	lslseq	r0, r0, #6
 218:	03b10000 			@ <UNDEFINED> instruction: 0x03b10000
 21c:	02280000 	eoreq	r0, r8, #0
 220:	01010000 	mrseq	r0, (UNDEF: 1)
 224:	00320150 	eorseq	r0, r2, r0, asr r1
 228:	0001d003 	andeq	sp, r1, r3
 22c:	0003b100 	andeq	fp, r3, r0, lsl #2
 230:	00023b00 	andeq	r3, r2, r0, lsl #22
 234:	50010100 	andpl	r0, r1, r0, lsl #2
 238:	06003a01 	streq	r3, [r0], -r1, lsl #20
 23c:	0000022c 	andeq	r0, r0, ip, lsr #4
 240:	0000024b 	andeq	r0, r0, fp, asr #4
 244:	02500101 	subseq	r0, r0, #1073741824	@ 0x40000000
 248:	06003008 	streq	r3, [r0], -r8
 24c:	00000238 	andeq	r0, r0, r8, lsr r2
 250:	0000025b 	andeq	r0, r0, fp, asr r2
 254:	02500101 	subseq	r0, r0, #1073741824	@ 0x40000000
 258:	03007808 	movweq	r7, #2056	@ 0x808
 25c:	00000268 	andeq	r0, r0, r8, ror #4
 260:	000003b1 			@ <UNDEFINED> instruction: 0x000003b1
 264:	00000274 	andeq	r0, r0, r4, ror r2
 268:	01500101 	cmpeq	r0, r1, lsl #2
 26c:	51010140 	tstpl	r1, r0, asr #2
 270:	00007402 	andeq	r7, r0, r2, lsl #8
 274:	00028803 	andeq	r8, r2, r3, lsl #16
 278:	0000ff00 	andeq	pc, r0, r0, lsl #30
 27c:	0002aa00 	andeq	sl, r2, r0, lsl #20
 280:	50010100 	andpl	r0, r1, r0, lsl #2
 284:	00580305 	subseq	r0, r8, r5, lsl #6
 288:	01010000 	mrseq	r0, (UNDEF: 1)
 28c:	00030551 	andeq	r0, r3, r1, asr r5
 290:	01000000 	mrseq	r0, (UNDEF: 0)
 294:	03055201 	movweq	r5, #20993	@ 0x5201
 298:	00000024 	andeq	r0, r0, r4, lsr #32
 29c:	02530101 	subseq	r0, r3, #1073741824	@ 0x40000000
 2a0:	02013b08 	andeq	r3, r1, #8, 22	@ 0x2000
 2a4:	7402007d 	strvc	r0, [r2], #-125	@ 0xffffff83
 2a8:	8c070002 	stchi	0, cr0, [r7], {2}
 2ac:	f7000002 			@ <UNDEFINED> instruction: 0xf7000002
 2b0:	03000000 	movweq	r0, #0
 2b4:	000002a4 	andeq	r0, r0, r4, lsr #5
 2b8:	000000ff 	strdeq	r0, [r0], -pc	@ <UNPREDICTABLE>
 2bc:	000002e9 	andeq	r0, r0, r9, ror #5
 2c0:	05500101 	ldrbeq	r0, [r0, #-257]	@ 0xfffffeff
 2c4:	00005803 	andeq	r5, r0, r3, lsl #16
 2c8:	51010100 	mrspl	r0, (UNDEF: 17)
 2cc:	00000305 	andeq	r0, r0, r5, lsl #6
 2d0:	01010000 	mrseq	r0, (UNDEF: 1)
 2d4:	24030552 	strcs	r0, [r3], #-1362	@ 0xfffffaae
 2d8:	01000000 	mrseq	r0, (UNDEF: 0)
 2dc:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 2e0:	7d02013e 	stcvc	1, cr0, [r2, #-248]	@ 0xffffff08
 2e4:	00750200 	rsbseq	r0, r5, r0, lsl #4
 2e8:	02a80700 	adceq	r0, r8, #0, 14
 2ec:	00f70000 	rscseq	r0, r7, r0
 2f0:	b0030000 	andlt	r0, r3, r0
 2f4:	b1000002 	tstlt	r0, r2
 2f8:	05000003 	streq	r0, [r0, #-3]
 2fc:	01000003 	tsteq	r0, r3
 300:	40015001 	andmi	r5, r1, r1
 304:	02c40600 	sbceq	r0, r4, #0, 12
 308:	03150000 	tsteq	r5, #0
 30c:	01010000 	mrseq	r0, (UNDEF: 1)
 310:	30080250 	andcc	r0, r8, r0, asr r2
 314:	02d00600 	sbcseq	r0, r0, #0, 12
 318:	03250000 			@ <UNDEFINED> instruction: 0x03250000
 31c:	01010000 	mrseq	r0, (UNDEF: 1)
 320:	78080250 	stmdavc	r8, {r4, r6, r9}
 324:	02e80300 	rsceq	r0, r8, #0, 6
 328:	03b10000 			@ <UNDEFINED> instruction: 0x03b10000
 32c:	03380000 	teqeq	r8, #0
 330:	01010000 	mrseq	r0, (UNDEF: 1)
 334:	00400150 	subeq	r0, r0, r0, asr r1
 338:	00031403 	andeq	r1, r3, r3, lsl #8
 33c:	0003b100 	andeq	fp, r3, r0, lsl #2
 340:	00035100 	andeq	r5, r3, r0, lsl #2
 344:	50010100 	andpl	r0, r1, r0, lsl #2
 348:	01013a01 	tsteq	r1, r1, lsl #20
 34c:	00740251 	rsbseq	r0, r4, r1, asr r2
 350:	032c0600 			@ <UNDEFINED> instruction: 0x032c0600
 354:	03610000 	cmneq	r1, #0
 358:	01010000 	mrseq	r0, (UNDEF: 1)
 35c:	2d080250 	stccs	2, cr0, [r8, #-320]	@ 0xfffffec0
 360:	03840300 	orreq	r0, r4, #0, 6
 364:	00ff0000 	rscseq	r0, pc, r0
 368:	03900000 	orrseq	r0, r0, #0
 36c:	01010000 	mrseq	r0, (UNDEF: 1)
 370:	90030550 	andls	r0, r3, r0, asr r5
 374:	01000000 	mrseq	r0, (UNDEF: 0)
 378:	03055101 	movweq	r5, #20737	@ 0x5101
 37c:	00000000 	andeq	r0, r0, r0
 380:	05520101 	ldrbeq	r0, [r2, #-257]	@ 0xfffffeff
 384:	00002403 	andeq	r2, r0, r3, lsl #8
 388:	53010100 	movwpl	r0, #4352	@ 0x1100
 38c:	00620802 	rsbeq	r0, r2, r2, lsl #16
 390:	00038807 	andeq	r8, r3, r7, lsl #16
 394:	0000f700 	andeq	pc, r0, r0, lsl #14
 398:	00000000 	andeq	r0, r0, r0
 39c:	0000c10a 	andeq	ip, r0, sl, lsl #2
 3a0:	0003ac00 	andeq	sl, r3, r0, lsl #24
 3a4:	002d0b00 	eoreq	r0, sp, r0, lsl #22
 3a8:	00070000 	andeq	r0, r7, r0
 3ac:	00039c09 	andeq	r9, r3, r9, lsl #24
 3b0:	01902000 	orrseq	r2, r0, r0
 3b4:	07010000 	streq	r0, [r1, -r0]
 3b8:	00002c0d 	andeq	r2, r0, sp, lsl #24
 3bc:	00011000 	andeq	r1, r1, r0
 3c0:	609c0100 	addsvs	r0, ip, r0, lsl #2
 3c4:	21000004 	tstcs	r0, r4
 3c8:	00000163 	andeq	r0, r0, r3, ror #2
 3cc:	2d1f0701 	ldccs	7, cr0, [pc, #-4]	@ 3d0 <.debug_info+0x3d0>
 3d0:	be000000 	cdplt	0, 0, cr0, cr0, cr0, {0}
 3d4:	ac000000 	stcge	0, cr0, [r0], {-0}
 3d8:	0d000000 	stceq	0, cr0, [r0, #-0]
 3dc:	2e070075 	mcrcs	0, 0, r0, cr7, cr5, {3}
 3e0:	00000065 	andeq	r0, r0, r5, rrx
 3e4:	0000012a 	andeq	r0, r0, sl, lsr #2
 3e8:	0000011c 	andeq	r0, r0, ip, lsl r1
 3ec:	6d756e10 	ldclvs	14, cr6, [r5, #-64]!	@ 0xffffffc0
 3f0:	600a0800 	andvs	r0, sl, r0, lsl #16
 3f4:	02000004 	andeq	r0, r0, #4
 3f8:	70045491 	mulvc	r4, r1, r4
 3fc:	b5140800 	ldrlt	r0, [r4, #-2048]	@ 0xfffff800
 400:	7a000000 	bvc	408 <.debug_info+0x408>
 404:	60000001 	andvs	r0, r0, r1
 408:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
 40c:	00000156 	andeq	r0, r0, r6, asr r1
 410:	00000480 	andeq	r0, r0, r0, lsl #9
 414:	00180305 	andseq	r0, r8, r5, lsl #6
 418:	f4030000 	vst4.8	{d0-d3}, [r3], r0
 41c:	ff000000 			@ <UNDEFINED> instruction: 0xff000000
 420:	56000000 	strpl	r0, [r0], -r0
 424:	01000004 	tsteq	r0, r4
 428:	03055001 	movweq	r5, #20481	@ 0x5001
 42c:	00000010 	andeq	r0, r0, r0, lsl r0
 430:	05510101 	ldrbeq	r0, [r1, #-257]	@ 0xfffffeff
 434:	00000003 	andeq	r0, r0, r3
 438:	52010100 	andpl	r0, r1, #0, 2
 43c:	00180305 	andseq	r0, r8, r5, lsl #6
 440:	01010000 	mrseq	r0, (UNDEF: 1)
 444:	014b0153 	cmpeq	fp, r3, asr r1
 448:	09007d02 	stmdbeq	r0, {r1, r8, sl, fp, ip, sp, lr}
 44c:	00a503a3 	adceq	r0, r5, r3, lsr #7
 450:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
 454:	f8070000 			@ <UNDEFINED> instruction: 0xf8070000
 458:	f7000000 			@ <UNDEFINED> instruction: 0xf7000000
 45c:	00000000 	andeq	r0, r0, r0
 460:	0000ba0a 	andeq	fp, r0, sl, lsl #20
 464:	00047000 	andeq	r7, r4, r0
 468:	002d0b00 	eoreq	r0, sp, r0, lsl #22
 46c:	00200000 	eoreq	r0, r0, r0
 470:	0000c10a 	andeq	ip, r0, sl, lsl #2
 474:	00048000 	andeq	r8, r4, r0
 478:	002d0b00 	eoreq	r0, sp, r0, lsl #22
 47c:	00080000 	andeq	r0, r8, r0
 480:	00047009 	andeq	r7, r4, r9
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	02004901 	andeq	r4, r0, #16384	@ 0x4000
   4:	00187e18 	andseq	r7, r8, r8, lsl lr
   8:	00240200 	eoreq	r0, r4, r0, lsl #4
   c:	0b3e0b0b 	bleq	f82c40 <vprintk+0xf82b04>
  10:	00000e03 	andeq	r0, r0, r3, lsl #28
  14:	7d014803 	stcvc	8, cr4, [r1, #-12]
  18:	01137f01 	tsteq	r3, r1, lsl #30
  1c:	04000013 	streq	r0, [r0], #-19	@ 0xffffffed
  20:	08030034 	stmdaeq	r3, {r2, r4, r5}
  24:	3b01213a 	blcc	48514 <vprintk+0x483d8>
  28:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  2c:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
  30:	00001742 	andeq	r1, r0, r2, asr #14
  34:	03001605 	movweq	r1, #1541	@ 0x605
  38:	3b0b3a0e 	blcc	2ce878 <vprintk+0x2ce73c>
  3c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  40:	06000013 			@ <UNDEFINED> instruction: 0x06000013
  44:	017d0148 	cmneq	sp, r8, asr #2
  48:	00001301 	andeq	r1, r0, r1, lsl #6
  4c:	7d004807 	stcvc	8, cr4, [r0, #-28]	@ 0xffffffe4
  50:	00137f01 	andseq	r7, r3, r1, lsl #30
  54:	000f0800 	andeq	r0, pc, r0, lsl #16
  58:	4904210b 	stmdbmi	r4, {r0, r1, r3, r8, sp}
  5c:	09000013 	stmdbeq	r0, {r0, r1, r4}
  60:	13490026 	movtne	r0, #36902	@ 0x9026
  64:	010a0000 	mrseq	r0, (UNDEF: 10)
  68:	01134901 	tsteq	r3, r1, lsl #18
  6c:	0b000013 	bleq	c0 <.debug_abbrev+0xc0>
  70:	13490021 	movtne	r0, #36897	@ 0x9021
  74:	00000b2f 	andeq	r0, r0, pc, lsr #22
  78:	0300050c 	movweq	r0, #1292	@ 0x50c
  7c:	01213a08 			@ <UNDEFINED> instruction: 0x01213a08
  80:	0b390b3b 	bleq	e42d74 <vprintk+0xe42c38>
  84:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  88:	050d0000 	streq	r0, [sp, #-0]
  8c:	3a080300 	bcc	200c94 <vprintk+0x200b58>
  90:	0b3b0121 	bleq	ec051c <vprintk+0xec03e0>
  94:	13490b39 	movtne	r0, #39737	@ 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
  9c:	0e000017 	mcreq	0, 0, r0, cr0, cr7, {0}
  a0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  a4:	19341349 	ldmdbne	r4!, {r0, r3, r6, r8, r9, ip}
  a8:	00001802 	andeq	r1, r0, r2, lsl #16
  ac:	55010b0f 	strpl	r0, [r1, #-2831]	@ 0xfffff4f1
  b0:	10000017 	andne	r0, r0, r7, lsl r0
  b4:	08030034 	stmdaeq	r3, {r2, r4, r5}
  b8:	3b01213a 	blcc	485a8 <vprintk+0x4846c>
  bc:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  c0:	00180213 	andseq	r0, r8, r3, lsl r2
  c4:	01111100 	tsteq	r1, r0, lsl #2
  c8:	0b130e25 	bleq	4c3964 <vprintk+0x4c3828>
  cc:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
  d0:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  d4:	00001710 	andeq	r1, r0, r0, lsl r7
  d8:	0b002412 	bleq	9128 <vprintk+0x8fec>
  dc:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
  e0:	13000008 	movwne	r0, #8
  e4:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
  e8:	0b3a0b0b 	bleq	e82d1c <vprintk+0xe82be0>
  ec:	13010b3b 	movwne	r0, #6971	@ 0x1b3b
  f0:	0d140000 	ldceq	0, cr0, [r4, #-0]
  f4:	490e0300 	stmdbmi	lr, {r8, r9}
  f8:	340b3813 	strcc	r3, [fp], #-2067	@ 0xfffff7ed
  fc:	15000019 	strne	r0, [r0, #-25]	@ 0xffffffe7
 100:	0b0b000f 	bleq	2c0144 <vprintk+0x2c0008>
 104:	15160000 	ldrne	r0, [r6, #-0]
 108:	49192701 	ldmdbmi	r9, {r0, r8, r9, sl, sp}
 10c:	00130113 	andseq	r0, r3, r3, lsl r1
 110:	00051700 	andeq	r1, r5, r0, lsl #14
 114:	00001349 	andeq	r1, r0, r9, asr #6
 118:	03003418 	movweq	r3, #1048	@ 0x418
 11c:	3b0b3a0e 	blcc	2ce95c <vprintk+0x2ce820>
 120:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 124:	3c193f13 	ldccc	15, cr3, [r9], {19}
 128:	19000019 	stmdbne	r0, {r0, r3, r4}
 12c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	@ <UNPREDICTABLE>
 130:	0b3a0e03 	bleq	e83944 <vprintk+0xe83808>
 134:	0b390b3b 	bleq	e42e28 <vprintk+0xe42cec>
 138:	01871927 	orreq	r1, r7, r7, lsr #18
 13c:	00193c19 	andseq	r3, r9, r9, lsl ip
 140:	012e1a00 			@ <UNDEFINED> instruction: 0x012e1a00
 144:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
 148:	0b3b0b3a 	bleq	ec2e38 <vprintk+0xec2cfc>
 14c:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 150:	01111349 	tsteq	r1, r9, asr #6
 154:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 158:	1301197a 	movwne	r1, #6522	@ 0x197a
 15c:	181b0000 	ldmdane	fp, {}	@ <UNPREDICTABLE>
 160:	1c000000 	stcne	0, cr0, [r0], {-0}
 164:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 168:	0b3b0b3a 	bleq	ec2e58 <vprintk+0xec2d1c>
 16c:	13490b39 	movtne	r0, #39737	@ 0x9b39
 170:	00001802 	andeq	r1, r0, r2, lsl #16
 174:	7d01481d 	stcvc	8, cr4, [r1, #-116]	@ 0xffffff8c
 178:	00137f01 	andseq	r7, r3, r1, lsl #30
 17c:	012e1e00 			@ <UNDEFINED> instruction: 0x012e1e00
 180:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
 184:	0b3b0b3a 	bleq	ec2e74 <vprintk+0xec2d38>
 188:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 18c:	01111349 	tsteq	r1, r9, asr #6
 190:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 194:	1301197c 	movwne	r1, #6524	@ 0x197c
 198:	341f0000 	ldrcc	r0, [pc], #-0	@ 1a0 <.debug_abbrev+0x1a0>
 19c:	3a080300 	bcc	200da4 <vprintk+0x200c68>
 1a0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1a4:	0013490b 	andseq	r4, r3, fp, lsl #18
 1a8:	012e2000 			@ <UNDEFINED> instruction: 0x012e2000
 1ac:	0b3a0e03 	bleq	e839c0 <vprintk+0xe83884>
 1b0:	0b390b3b 	bleq	e42ea4 <vprintk+0xe42d68>
 1b4:	01111927 	tsteq	r1, r7, lsr #18
 1b8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 1bc:	1301197c 	movwne	r1, #6524	@ 0x197c
 1c0:	05210000 	streq	r0, [r1, #-0]!
 1c4:	3a0e0300 	bcc	380dcc <vprintk+0x380c90>
 1c8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1cc:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
 1d0:	1742b717 	smlaldne	fp, r2, r7, r7
 1d4:	Address 0x1d4 is out of bounds.


Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	000001d9 	ldrdeq	r0, [r0], -r9
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	1c040000 	stcne	0, cr0, [r4], {-0}
  10:	0050012c 	subseq	r0, r0, ip, lsr #2
	...
  28:	d002bc04 	andle	fp, r2, r4, lsl #24
  2c:	04500102 	ldrbeq	r0, [r0], #-258	@ 0xfffffefe
  30:	02f802d0 	rscseq	r0, r8, #208, 4
  34:	f8045401 			@ <UNDEFINED> instruction: 0xf8045401
  38:	01048002 	tsteq	r4, r2
  3c:	04800455 	streq	r0, [r0], #1109	@ 0x455
  40:	52010490 	andpl	r0, r1, #144, 8	@ 0x90000000
  44:	f0049004 			@ <UNDEFINED> instruction: 0xf0049004
  48:	04550104 	ldrbeq	r0, [r5], #-260	@ 0xfffffefc
  4c:	04fc04f0 	ldrbteq	r0, [ip], #1264	@ 0x4f0
  50:	fc045201 	stc2	2, cr5, [r4], {1}
  54:	02058704 	andeq	r8, r5, #4, 14	@ 0x100000
  58:	87045891 			@ <UNDEFINED> instruction: 0x87045891
  5c:	03058c05 	movweq	r8, #23557	@ 0x5c05
  60:	049f0274 	ldreq	r0, [pc], #628	@ 68 <.debug_loclists+0x68>
  64:	0788058c 	streq	r0, [r8, ip, lsl #11]
  68:	88045501 	stmdahi	r4, {r0, r8, sl, ip, lr}
  6c:	01079007 	tsteq	r7, r7
  70:	00000054 	andeq	r0, r0, r4, asr r0
  74:	98068804 	stmdals	r6, {r2, fp, pc}
  78:	00540106 	subseq	r0, r4, r6, lsl #2
  7c:	c8040000 	stmdagt	r4, {}	@ <UNPREDICTABLE>
  80:	0106e806 	tsteq	r6, r6, lsl #16
  84:	00010054 	andeq	r0, r1, r4, asr r0
  88:	d4040000 	strle	r0, [r4], #-0
  8c:	0104dc04 	tsteq	r4, r4, lsl #24
  90:	05a80451 	streq	r0, [r8, #1105]!	@ 0x451
  94:	510105af 	smlatbpl	r1, pc, r5, r0	@ <UNPREDICTABLE>
  98:	00000200 	andeq	r0, r0, r0, lsl #4
  9c:	04d40400 	ldrbeq	r0, [r4], #1024	@ 0x400
  a0:	540104ec 	strpl	r0, [r1], #-1260	@ 0xfffffb14
  a4:	b405a804 	strlt	sl, [r5], #-2052	@ 0xfffff7fc
  a8:	00540105 	subseq	r0, r4, r5, lsl #2
	...
  bc:	2c040000 	stccs	0, cr0, [r4], {-0}
  c0:	04500150 	ldrbeq	r0, [r0], #-336	@ 0xfffffeb0
  c4:	a30a7450 	movwge	r7, #42064	@ 0xa450
  c8:	2600a503 	strcs	sl, [r0], -r3, lsl #10
  cc:	00a82da8 	adceq	r2, r8, r8, lsr #27
  d0:	7874049f 	ldmdavc	r4!, {r0, r1, r2, r3, r4, r7, sl}^
  d4:	78045001 	stmdavc	r4, {r0, ip, lr}
  d8:	a30a01b4 	movwge	r0, #41396	@ 0xa1b4
  dc:	2600a503 	strcs	sl, [r0], -r3, lsl #10
  e0:	00a82da8 	adceq	r2, r8, r8, lsr #27
  e4:	01b4049f 			@ <UNDEFINED> instruction: 0x01b4049f
  e8:	500101b8 			@ <UNDEFINED> instruction: 0x500101b8
  ec:	dc01b804 	stcle	8, cr11, [r1], {4}
  f0:	03a30a01 			@ <UNDEFINED> instruction: 0x03a30a01
  f4:	a82600a5 	stmdage	r6!, {r0, r2, r5, r7}
  f8:	9f00a82d 	svcls	0x0000a82d
  fc:	f001dc04 			@ <UNDEFINED> instruction: 0xf001dc04
 100:	04500101 	ldrbeq	r0, [r0], #-257	@ 0xfffffeff
 104:	01f301f0 	ldrsheq	r0, [r3, #16]!
 108:	04409102 	strbeq	r9, [r0], #-258	@ 0xfffffefe
 10c:	02bc01f3 	adcseq	r0, ip, #-1073741764	@ 0xc000003c
 110:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
 114:	2da82600 	stccs	6, cr2, [r8]
 118:	009f00a8 	addseq	r0, pc, r8, lsr #1
	...
 128:	2c040000 	stccs	0, cr0, [r4], {-0}
 12c:	04510150 	ldrbeq	r0, [r1], #-336	@ 0xfffffeb0
 130:	51016c50 	tstpl	r1, r0, asr ip
 134:	01a87404 			@ <UNDEFINED> instruction: 0x01a87404
 138:	a8045101 	stmdage	r4, {r0, r8, ip, lr}
 13c:	0101b401 	tsteq	r1, r1, lsl #8
 140:	01b40450 			@ <UNDEFINED> instruction: 0x01b40450
 144:	510101d4 	ldrdpl	r0, [r1, -r4]
 148:	ec01dc04 	stc	12, cr13, [r1], {4}
 14c:	04510101 	ldrbeq	r0, [r1], #-257	@ 0xfffffeff
 150:	01f801ec 	mvnseq	r0, ip, ror #3
 154:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
 158:	2da82601 	stccs	6, cr2, [r8, #4]!
 15c:	009f00a8 	addseq	r0, pc, r8, lsr #1
 160:	00000001 	andeq	r0, r0, r1
	...
 174:	00010100 	andeq	r0, r1, r0, lsl #2
 178:	34040000 	strcc	r0, [r4], #-0
 17c:	4c910350 	ldcmi	3, cr0, [r1], {80}	@ 0x50
 180:	6450049f 	ldrbvs	r0, [r0], #-1183	@ 0xfffffb61
 184:	64045401 	strvs	r5, [r4], #-1025	@ 0xfffffbff
 188:	7f740374 	svcvc	0x00740374
 18c:	7874049f 	ldmdavc	r4!, {r0, r1, r2, r3, r4, r7, sl}^
 190:	9f4c9103 	svcls	0x004c9103
 194:	01a07804 	lsleq	r7, r4, #16
 198:	a0045401 	andge	r5, r4, r1, lsl #8
 19c:	0301b401 	movweq	fp, #5121	@ 0x1401
 1a0:	049f7f74 	ldreq	r7, [pc], #3956	@ 1a8 <.debug_loclists+0x1a8>
 1a4:	01b801b4 			@ <UNDEFINED> instruction: 0x01b801b4
 1a8:	9f4c9103 	svcls	0x004c9103
 1ac:	cc01b804 	stcgt	8, cr11, [r1], {4}
 1b0:	04540101 	ldrbeq	r0, [r4], #-257	@ 0xfffffeff
 1b4:	01dc01cc 	bicseq	r0, ip, ip, asr #3
 1b8:	9f7f7403 	svcls	0x007f7403
 1bc:	f801dc04 			@ <UNDEFINED> instruction: 0xf801dc04
 1c0:	4c910301 	ldcmi	3, cr0, [r1], {1}
 1c4:	01f8049f 			@ <UNDEFINED> instruction: 0x01f8049f
 1c8:	540101f8 	strpl	r0, [r1], #-504	@ 0xfffffe08
 1cc:	8401f804 	strhi	pc, [r1], #-2052	@ 0xfffff7fc
 1d0:	7f740302 	svcvc	0x00740302
 1d4:	0284049f 	addeq	r0, r4, #-1627389952	@ 0x9f000000
 1d8:	5401029c 	strpl	r0, [r1], #-668	@ 0xfffffd64
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000003a8 	andeq	r0, r0, r8, lsr #7
	...

Disassembly of section .debug_rnglists:

00000000 <.debug_rnglists>:
   0:	0000003c 	andeq	r0, r0, ip, lsr r0
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	dc02dc04 	stcle	12, cr13, [r2], {4}
  10:	02f40402 	rscseq	r0, r4, #33554432	@ 0x2000000
  14:	04000788 	streq	r0, [r0], #-1928	@ 0xfffff878
  18:	02dc02dc 	sbcseq	r0, ip, #220, 4	@ 0xc000000d
  1c:	b0039804 	andlt	r9, r3, r4, lsl #16
  20:	03b40403 			@ <UNDEFINED> instruction: 0x03b40403
  24:	d40403d0 	strle	r0, [r4], #-976	@ 0xfffffc30
  28:	0403f403 	streq	pc, [r3], #-1027	@ 0xfffffbfd
  2c:	05e803f8 	strbeq	r0, [r8, #1016]!	@ 0x3f8
  30:	9405ec04 	strls	lr, [r5], #-3076	@ 0xfffff3fc
  34:	06980406 	ldreq	r0, [r8], r6, lsl #8
  38:	ec0406e4 	stc	6, cr0, [r4], {228}	@ 0xe4
  3c:	00078806 	andeq	r8, r7, r6, lsl #16

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000030b 	andeq	r0, r0, fp, lsl #6
   4:	00ba0003 	adcseq	r0, sl, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	@ ffffffc5 <vprintk+0xfffffe89>
  24:	6c2f7273 	stcvs	2, cr7, [pc], #-460	@ fffffe60 <vprintk+0xfffffd24>
  28:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  2c:	612f6363 			@ <UNDEFINED> instruction: 0x612f6363
  30:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  34:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  38:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  3c:	2e34312f 	cdpcs	1, 3, cr3, cr4, cr15, {1}
  40:	2f302e31 	svccs	0x00302e31
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	@ 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	@ ffffff98 <vprintk+0xfffffe5c>
  50:	72612f65 	rsbvc	r2, r1, #404	@ 0x194
  54:	6b69766a 	blvs	1a5da04 <vprintk+0x1a5d8c8>
  58:	6f72502f 	svcvs	0x0072502f
  5c:	6d617267 	stclvs	2, cr7, [r1, #-412]!	@ 0xfffffe64
  60:	676e696d 	strbvs	r6, [lr, -sp, ror #18]!
  64:	632f632f 			@ <UNDEFINED> instruction: 0x632f632f
  68:	30343173 	eorscc	r3, r4, r3, ror r1
  6c:	34322d65 	ldrtcc	r2, [r2], #-3429	@ 0xfffff29b
  70:	2f6e6977 	svccs	0x006e6977
  74:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  78:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	@ <UNPREDICTABLE>
  7c:	756c636e 	strbvc	r6, [ip, #-878]!	@ 0xfffffc92
  80:	00006564 	andeq	r6, r0, r4, ror #10
  84:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  88:	632e6b74 			@ <UNDEFINED> instruction: 0x632e6b74
  8c:	00000100 	andeq	r0, r0, r0, lsl #2
  90:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
  94:	672d746e 	strvs	r7, [sp, -lr, ror #8]!
  98:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
  9c:	00000200 	andeq	r0, r0, r0, lsl #4
  a0:	61647473 	smcvs	18243	@ 0x4743
  a4:	682e6772 	stmdavs	lr!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}
  a8:	00000200 	andeq	r0, r0, r0, lsl #4
  ac:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  b0:	00030068 	andeq	r0, r3, r8, rrx
  b4:	75623c00 	strbvc	r3, [r2, #-3072]!	@ 0xfffff400
  b8:	2d746c69 	ldclcs	12, cr6, [r4, #-420]!	@ 0xfffffe5c
  bc:	003e6e69 	eorseq	r6, lr, r9, ror #28
  c0:	00000000 	andeq	r0, r0, r0
  c4:	05002205 	streq	r2, [r0, #-517]	@ 0xfffffdfb
  c8:	00000002 	andeq	r0, r0, r2
  cc:	00e80300 	rsceq	r0, r8, r0, lsl #6
  d0:	05010601 	streq	r0, [r1, #-1537]	@ 0xfffff9ff
  d4:	14670605 	strbtne	r0, [r7], #-1541	@ 0xfffff9fb
  d8:	4b080513 	blmi	20152c <vprintk+0x2013f0>
  dc:	01060e05 	tsteq	r6, r5, lsl #28
  e0:	4b060505 	blmi	1814fc <vprintk+0x1813c0>
  e4:	06010513 			@ <UNDEFINED> instruction: 0x06010513
  e8:	06310513 			@ <UNDEFINED> instruction: 0x06310513
  ec:	827f9603 	rsbshi	r9, pc, #3145728	@ 0x300000
  f0:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
  f4:	05144b06 	ldreq	r4, [r4, #-2822]	@ 0xfffff4fa
  f8:	0d05d809 	stceq	8, cr13, [r5, #-36]	@ 0xffffffdc
  fc:	061b0513 			@ <UNDEFINED> instruction: 0x061b0513
 100:	2e180501 	cdpcs	5, 1, cr0, cr8, cr1, {0}
 104:	054a1205 	strbeq	r1, [sl, #-517]	@ 0xfffffdfb
 108:	04020011 	streq	r0, [r2], #-17	@ 0xffffffef
 10c:	004b0601 	subeq	r0, fp, r1, lsl #12
 110:	06010402 	streq	r0, [r1], -r2, lsl #8
 114:	04020001 	streq	r0, [r2], #-1
 118:	05054a01 	streq	r4, [r5, #-2561]	@ 0xfffff5ff
 11c:	06090546 	streq	r0, [r9], -r6, asr #10
 120:	130d0535 	movwne	r0, #54581	@ 0xd535
 124:	01062305 	tsteq	r6, r5, lsl #6
 128:	05ba2005 	ldreq	r2, [sl, #5]!
 12c:	11054a12 	tstne	r5, r2, lsl sl
 130:	01040200 	mrseq	r0, R12_usr
 134:	13054b06 	movwne	r4, #23302	@ 0x5b06
 138:	01040200 	mrseq	r0, R12_usr
 13c:	11052e06 	tstne	r5, r6, lsl #28
 140:	01040200 	mrseq	r0, R12_usr
 144:	0305052e 	movweq	r0, #21806	@ 0x552e
 148:	09056677 	stmdbeq	r5, {r0, r1, r2, r4, r5, r6, r9, sl, sp, lr}
 14c:	2e0c0306 	cdpcs	3, 0, cr0, cr12, cr6, {0}
 150:	05130d05 	ldreq	r0, [r3, #-3333]	@ 0xfffff2fb
 154:	05010629 	streq	r0, [r1, #-1577]	@ 0xfffff9d7
 158:	12052e26 	andne	r2, r5, #608	@ 0x260
 15c:	0011054a 	andseq	r0, r1, sl, asr #10
 160:	06010402 	streq	r0, [r1], -r2, lsl #8
 164:	0402004b 	streq	r0, [r2], #-75	@ 0xffffffb5
 168:	00010601 	andeq	r0, r1, r1, lsl #12
 16c:	4a010402 	bmi	4117c <vprintk+0x41040>
 170:	4d060905 	vstrmi.16	s0, [r6, #-10]	@ <UNPREDICTABLE>
 174:	2e820601 	cdpcs	6, 8, cr0, cr2, cr1, {0}
 178:	01040200 	mrseq	r0, R12_usr
 17c:	13332e06 	teqne	r3, #6, 28	@ 0x60
 180:	0d056606 	stceq	6, cr6, [r5, #-24]	@ 0xffffffe8
 184:	01052c06 	tsteq	r5, r6, lsl #24
 188:	054a6a06 	strbeq	r6, [sl, #-2566]	@ 0xfffff5fa
 18c:	0500062a 	streq	r0, [r0, #-1578]	@ 0xfffff9d6
 190:	00013c02 	andeq	r3, r1, r2, lsl #24
 194:	01061600 	tsteq	r6, r0, lsl #12
 198:	83060505 	movwhi	r0, #25861	@ 0x6505
 19c:	05300d05 	ldreq	r0, [r0, #-3333]!	@ 0xfffff2fb
 1a0:	66380316 			@ <UNDEFINED> instruction: 0x66380316
 1a4:	46031405 	strmi	r1, [r3], -r5, lsl #8
 1a8:	000b0501 	andeq	r0, fp, r1, lsl #10
 1ac:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 1b0:	05670905 	strbeq	r0, [r7, #-2309]!	@ 0xfffff6fb
 1b4:	0501060b 	streq	r0, [r1, #-1547]	@ 0xfffff9f5
 1b8:	054d060d 	strbeq	r0, [sp, #-1549]	@ 0xfffff9f3
 1bc:	05010610 	streq	r0, [r1, #-1552]	@ 0xfffff9f0
 1c0:	1330060d 	teqne	r0, #13631488	@ 0xd00000
 1c4:	14051413 	strne	r1, [r5], #-1043	@ 0xfffffbed
 1c8:	0d050106 	stceq	1, cr0, [r5, #-24]	@ 0xffffffe8
 1cc:	0617052e 	ldreq	r0, [r7], -lr, lsr #10
 1d0:	040200d7 	streq	r0, [r2], #-215	@ 0xffffff29
 1d4:	05660601 	strbeq	r0, [r6, #-1537]!	@ 0xfffff9ff
 1d8:	0402003a 	streq	r0, [r2], #-58	@ 0xffffffc6
 1dc:	05660602 	strbeq	r0, [r6, #-1538]!	@ 0xfffff9fe
 1e0:	79030610 	stmdbvc	r3, {r4, r9, sl}
 1e4:	353a0501 	ldrcc	r0, [sl, #-1281]!	@ 0xfffffaff
 1e8:	2f061705 	svccs	0x00061705
 1ec:	01040200 	mrseq	r0, R12_usr
 1f0:	3b056606 	blcc	159a10 <vprintk+0x1598d4>
 1f4:	02040200 	andeq	r0, r4, #0, 4
 1f8:	10056606 	andne	r6, r5, r6, lsl #12
 1fc:	01780306 	cmneq	r8, r6, lsl #6
 200:	05363b05 	ldreq	r3, [r6, #-2821]!	@ 0xfffff4fb
 204:	002f0617 	eoreq	r0, pc, r7, lsl r6	@ <UNPREDICTABLE>
 208:	06010402 	streq	r0, [r1], -r2, lsl #8
 20c:	0031059e 	mlaseq	r1, lr, r5, r0
 210:	06020402 	streq	r0, [r2], -r2, lsl #8
 214:	0610054a 	ldreq	r0, [r0], -sl, asr #10
 218:	05017703 	streq	r7, [r1, #-1795]	@ 0xfffff8fd
 21c:	2e090331 	mcrcs	3, 0, r0, cr9, cr1, {1}
 220:	32061105 	andcc	r1, r6, #1073741825	@ 0x40000001
 224:	01061405 	tsteq	r6, r5, lsl #8
 228:	2f061105 	svccs	0x00061105
 22c:	01061405 	tsteq	r6, r5, lsl #8
 230:	052e1305 	streq	r1, [lr, #-773]!	@ 0xfffffcfb
 234:	054b0615 	strbeq	r0, [fp, #-1557]	@ 0xfffff9eb
 238:	14051311 	strne	r1, [r5], #-785	@ 0xfffffcef
 23c:	11050106 	tstne	r5, r6, lsl #2
 240:	14052f06 	strne	r2, [r5], #-3846	@ 0xfffff0fa
 244:	13050106 	movwne	r0, #20742	@ 0x5106
 248:	0615052e 	ldreq	r0, [r5], -lr, lsr #10
 24c:	1311054b 	tstne	r1, #314572800	@ 0x12c00000
 250:	1a056883 	bne	15a464 <vprintk+0x15a328>
 254:	11050106 	tstne	r5, r6, lsl #2
 258:	1313da06 	tstne	r3, #24576	@ 0x6000
 25c:	01061305 	tsteq	r6, r5, lsl #6
 260:	4c061105 	stcmi	1, cr1, [r6], {5}
 264:	06140567 	ldreq	r0, [r4], -r7, ror #10
 268:	05017103 	streq	r7, [r1, #-259]	@ 0xfffffefd
 26c:	2e0f0311 	mcrcs	3, 0, r0, cr15, cr1, {0}
 270:	03061505 	movweq	r1, #25861	@ 0x6505
 274:	06012e70 			@ <UNDEFINED> instruction: 0x06012e70
 278:	04020066 	streq	r0, [r2], #-102	@ 0xffffff9a
 27c:	31660601 	cmncc	r6, r1, lsl #12
 280:	04020001 	streq	r0, [r2], #-1
 284:	0b03ba01 	bleq	eea90 <vprintk+0xee954>
 288:	054a062e 	strbeq	r0, [sl, #-1582]	@ 0xfffff9d2
 28c:	83350611 	teqhi	r5, #17825792	@ 0x1100000
 290:	04020067 	streq	r0, [r2], #-103	@ 0xffffff99
 294:	06660601 	strbteq	r0, [r6], -r1, lsl #12
 298:	06100567 	ldreq	r0, [r0], -r7, ror #10
 29c:	05015903 	streq	r5, [r1, #-2307]	@ 0xfffff6fd
 2a0:	2e270311 	mcrcs	3, 1, r0, cr7, cr1, {0}
 2a4:	13053106 	movwne	r3, #20742	@ 0x5106
 2a8:	11050106 	tstne	r5, r6, lsl #2
 2ac:	13058306 	movwne	r8, #21254	@ 0x5306
 2b0:	11050106 	tstne	r5, r6, lsl #2
 2b4:	05674e06 	strbeq	r4, [r7, #-3590]!	@ 0xfffff1fa
 2b8:	50030610 	andpl	r0, r3, r0, lsl r6
 2bc:	03110501 	tsteq	r1, #4194304	@ 0x400000
 2c0:	15052e30 	strne	r2, [r5, #-3632]	@ 0xfffff1d0
 2c4:	05832a06 	streq	r2, [r3, #2566]	@ 0xa06
 2c8:	05010617 	streq	r0, [r1, #-1559]	@ 0xfffff9e9
 2cc:	05500611 	ldrbeq	r0, [r0, #-1553]	@ 0xfffff9ef
 2d0:	05010617 	streq	r0, [r1, #-1559]	@ 0xfffff9e9
 2d4:	15058211 	strne	r8, [r5, #-529]	@ 0xfffffdef
 2d8:	32052f06 	andcc	r2, r5, #6, 30
 2dc:	03040200 	movweq	r0, #16896	@ 0x4200
 2e0:	002d0565 	eoreq	r0, sp, r5, ror #10
 2e4:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 2e8:	03061005 	movweq	r1, #24581	@ 0x6005
 2ec:	052e664d 	streq	r6, [lr, #-1613]!	@ 0xfffff9b3
 2f0:	36030616 			@ <UNDEFINED> instruction: 0x36030616
 2f4:	0200012e 	andeq	r0, r0, #-2147483637	@ 0x8000000b
 2f8:	00ba0104 	adcseq	r0, sl, r4, lsl #2
 2fc:	06010402 	streq	r0, [r1], -r2, lsl #8
 300:	0605052e 	streq	r0, [r5], -lr, lsr #10
 304:	06010516 			@ <UNDEFINED> instruction: 0x06010516
 308:	0c024a13 			@ <UNDEFINED> instruction: 0x0c024a13
 30c:	Address 0x30c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	73677261 	cmnvc	r7, #268435462	@ 0x10000006
   4:	736e7500 	cmnvc	lr, #0, 10
   8:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
   c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  10:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
  14:	3436746e 	ldrtcc	r7, [r6], #-1134	@ 0xfffffb92
  18:	2f00745f 	svccs	0x0000745f
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
  20:	6a72612f 	bvs	1c984e4 <vprintk+0x1c983a8>
  24:	2f6b6976 	svccs	0x006b6976
  28:	676f7250 			@ <UNDEFINED> instruction: 0x676f7250
  2c:	6d6d6172 	stclvs	1, cr6, [sp, #-456]!	@ 0xfffffe38
  30:	2f676e69 	svccs	0x00676e69
  34:	73632f63 	cmnvc	r3, #396	@ 0x18c
  38:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  3c:	7734322d 	ldrvc	r3, [r4, -sp, lsr #4]!
  40:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	@ fffffea4 <vprintk+0xfffffd68>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	5f617600 	svcpl	0x00617600
  4c:	7473696c 	ldrbtvc	r6, [r3], #-2412	@ 0xfffff694
  50:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  54:	7475705f 	ldrbtvc	r7, [r5], #-95	@ 0xffffffa1
  58:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
  5c:	7500745f 	strvc	r7, [r0, #-1119]	@ 0xfffffba1
  60:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  64:	2064656e 	rsbcs	r6, r4, lr, ror #10
  68:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
  6c:	656c6300 	strbvs	r6, [ip, #-768]!	@ 0xfffffd00
  70:	725f6e61 	subsvc	r6, pc, #1552	@ 0x610
  74:	6f6f6265 	svcvs	0x006f6265
  78:	6f6c0074 	svcvs	0x006c0074
  7c:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  80:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  84:	2064656e 	rsbcs	r6, r4, lr, ror #10
  88:	00746e69 	rsbseq	r6, r4, r9, ror #28
  8c:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
  90:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  94:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  98:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  9c:	7600746e 	strvc	r7, [r0], -lr, ror #8
  a0:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  a4:	5f006b74 	svcpl	0x00006b74
  a8:	756e675f 	strbvc	r6, [lr, #-1887]!	@ 0xfffff8a1
  ac:	61765f63 	cmnvs	r6, r3, ror #30
  b0:	73696c5f 	cmnvc	r9, #24320	@ 0x5f00
  b4:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
  b8:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  bc:	34312039 	ldrtcc	r2, [r1], #-57	@ 0xffffffc7
  c0:	302e312e 	eorcc	r3, lr, lr, lsr #2
  c4:	636d2d20 	cmnvs	sp, #32, 26	@ 0x800
  c8:	613d7570 	teqvs	sp, r0, ror r5
  cc:	31316d72 	teqcc	r1, r2, ror sp
  d0:	7a6a3637 	bvc	1a8d9b4 <vprintk+0x1a8d878>
  d4:	20732d66 	rsbscs	r2, r3, r6, ror #26
  d8:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	@ 0xfffff2d3
  dc:	613d656e 	teqvs	sp, lr, ror #10
  e0:	31316d72 	teqcc	r1, r2, ror sp
  e4:	7a6a3637 	bvc	1a8d9c8 <vprintk+0x1a8d88c>
  e8:	20732d66 	rsbscs	r2, r3, r6, ror #26
  ec:	6f6e6d2d 	svcvs	0x006e6d2d
  f0:	616e752d 	cmnvs	lr, sp, lsr #10
  f4:	6e67696c 	vnmulvs.f16	s13, s14, s25	@ <UNPREDICTABLE>
  f8:	612d6465 			@ <UNDEFINED> instruction: 0x612d6465
  fc:	73656363 	cmnvc	r5, #-1946157055	@ 0x8c000001
 100:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
 104:	733d7074 	teqvc	sp, #116	@ 0x74
 108:	2074666f 	rsbscs	r6, r4, pc, ror #12
 10c:	6c666d2d 	stclvs	13, cr6, [r6], #-180	@ 0xffffff4c
 110:	2d74616f 	ldclcs	1, cr6, [r4, #-444]!	@ 0xfffffe44
 114:	3d696261 	stclcc	2, cr6, [r9, #-388]!	@ 0xfffffe7c
 118:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
 11c:	616d2d20 	cmnvs	sp, r0, lsr #26
 120:	2d206d72 	stccs	13, cr6, [r0, #-456]!	@ 0xfffffe38
 124:	6372616d 	cmnvs	r2, #1073741851	@ 0x4000001b
 128:	72613d68 	rsbvc	r3, r1, #104, 26	@ 0x1a00
 12c:	6b36766d 	blvs	d9dae8 <vprintk+0xd9d9ac>
 130:	672d207a 			@ <UNDEFINED> instruction: 0x672d207a
 134:	20626467 	rsbcs	r6, r2, r7, ror #8
 138:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 13c:	6474732d 	ldrbtvs	r7, [r4], #-813	@ 0xfffffcd3
 140:	756e673d 	strbvc	r6, [lr, #-1853]!	@ 0xfffff8c3
 144:	2d203939 			@ <UNDEFINED> instruction: 0x2d203939
 148:	65726666 	ldrbvs	r6, [r2, #-1638]!	@ 0xfffff99a
 14c:	61747365 	cmnvs	r4, r5, ror #6
 150:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 154:	5f5f0067 	svcpl	0x005f0067
 158:	434e5546 	movtmi	r5, #58694	@ 0xe546
 15c:	4e4f4954 			@ <UNDEFINED> instruction: 0x4e4f4954
 160:	62005f5f 	andvs	r5, r0, #380	@ 0x17c
 164:	00657361 	rsbeq	r7, r5, r1, ror #6
 168:	5f697072 	svcpl	0x00697072
 16c:	63747570 	cmnvs	r4, #112, 10	@ 0x1c000000
 170:	00726168 	rsbseq	r6, r2, r8, ror #2
 174:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 178:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 17c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 180:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 184:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 188:	5f00746e 	svcpl	0x0000746e
 18c:	0070615f 	rsbseq	r6, r0, pc, asr r1
 190:	74696d65 	strbtvc	r6, [r9], #-3429	@ 0xfffff29b
 194:	6c61765f 	stclvs	6, cr7, [r1], #-380	@ 0xfffffe84
 198:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	@ 1a0 <.debug_str+0x1a0>
 19c:	2f636269 	svccs	0x00636269
 1a0:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 1a4:	632e6b74 			@ <UNDEFINED> instruction: 0x632e6b74
 1a8:	765f5f00 	ldrbvc	r5, [pc], -r0, lsl #30
 1ac:	696c5f61 	stmdbvs	ip!, {r0, r5, r6, r8, r9, sl, fp, ip, lr}^
 1b0:	6c007473 	stcvs	4, cr7, [r0], {115}	@ 0x73
 1b4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1b8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1bc:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 1c0:	61686300 	cmnvs	r8, r0, lsl #6
 1c4:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
 1c8:	2074726f 	rsbscs	r7, r4, pc, ror #4
 1cc:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1d0:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 1d4:	75006b74 	strvc	r6, [r0, #-2932]	@ 0xfffff48c
 1d8:	33746e69 	cmncc	r4, #1680	@ 0x690
 1dc:	00745f32 	rsbseq	r5, r4, r2, lsr pc
 1e0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1e4:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 1e8:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 1ec:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1f0:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000030 	andeq	r0, r0, r0, lsr r0
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32
  20:	80100e42 	andshi	r0, r0, r2, asr #28
  24:	82038104 	andhi	r8, r3, #4, 2
  28:	42018302 	andmi	r8, r1, #134217728	@ 0x8000000
  2c:	058e140e 	streq	r1, [lr, #1038]	@ 0x40e
  30:	4a200e42 	bmi	803940 <vprintk+0x803804>
  34:	ce42140e 	cdpgt	4, 4, cr1, cr2, cr14, {0}
  38:	c342100e 	movtgt	r1, #8206	@ 0x200e
  3c:	0ec0c1c2 	cdpeq	1, 12, cr12, cr0, cr2, {6}
  40:	00000000 	andeq	r0, r0, r0
  44:	0000001c 	andeq	r0, r0, ip, lsl r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	0000002c 	andeq	r0, r0, ip, lsr #32
  50:	00000110 	andeq	r0, r0, r0, lsl r1
  54:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  58:	42018e02 	andmi	r8, r1, #2, 28
  5c:	7202380e 	andvc	r3, r2, #917504	@ 0xe0000
  60:	0000080e 	andeq	r0, r0, lr, lsl #16
  64:	00000020 	andeq	r0, r0, r0, lsr #32
  68:	00000000 	andeq	r0, r0, r0
  6c:	0000013c 	andeq	r0, r0, ip, lsr r1
  70:	0000026c 	andeq	r0, r0, ip, ror #4
  74:	840c0e42 	strhi	r0, [ip], #-3650	@ 0xfffff1be
  78:	8e028503 	cdphi	5, 0, cr8, cr2, cr3, {0}
  7c:	200e4201 	andcs	r4, lr, r1, lsl #4
  80:	0e012403 	cdpeq	4, 0, cr2, cr1, cr3, {0}
  84:	0000000c 	andeq	r0, r0, ip

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <vprintk+0x12cd6f0>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <vprintk+0x462f4>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


putchar.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <default_putchar>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e6ef0070 	uxtb	r0, r0
   c:	ebfffffe 	bl	0 <uart_put8>
  10:	e1a00004 	mov	r0, r4
  14:	e8bd8010 	pop	{r4, pc}

00000018 <rpi_putchar_set>:
  18:	e59f300c 	ldr	r3, [pc, #12]	@ 2c <rpi_putchar_set+0x14>
  1c:	e5932000 	ldr	r2, [r3]
  20:	e5830000 	str	r0, [r3]
  24:	e1a00002 	mov	r0, r2
  28:	e12fff1e 	bx	lr
  2c:	00000000 	andeq	r0, r0, r0

Disassembly of section .data:

00000000 <rpi_putchar>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000149 	andeq	r0, r0, r9, asr #2
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00006404 	andeq	r6, r0, r4, lsl #8
  10:	018e0c00 	orreq	r0, lr, r0, lsl #24
  14:	01510000 	cmpeq	r1, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00300000 	eorseq	r0, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04050000 	streq	r0, [r5], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	@ 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000001e 	andeq	r0, r0, lr, lsl r0
  34:	45060101 	strmi	r0, [r6, #-257]	@ 0xfffffeff
  38:	01000001 	tsteq	r0, r1
  3c:	01840502 	orreq	r0, r4, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00011f05 	andeq	r1, r1, r5, lsl #30
  48:	05080100 	streq	r0, [r8, #-256]	@ 0xffffff00
  4c:	00000000 	andeq	r0, r0, r0
  50:	00010402 	andeq	r0, r1, r2, lsl #8
  54:	182e0200 	stmdane	lr!, {r9}
  58:	0000005c 	andeq	r0, r0, ip, asr r0
  5c:	0c080101 	stceq	1, cr0, [r8], {1}
  60:	01000001 	tsteq	r0, r1
  64:	01320702 	teqeq	r2, r2, lsl #14
  68:	04010000 	streq	r0, [r1], #-0
  6c:	00002b07 	andeq	r2, r0, r7, lsl #22
  70:	07080100 	streq	r0, [r8, -r0, lsl #2]
  74:	0000003d 	andeq	r0, r0, sp, lsr r0
  78:	1a080101 	bne	200484 <rpi_putchar_set+0x20046c>
  7c:	02000001 	andeq	r0, r0, #1
  80:	000001ab 	andeq	r0, r0, fp, lsr #3
  84:	8b0f2103 	blhi	3c8498 <rpi_putchar_set+0x3c8480>
  88:	06000000 	streq	r0, [r0], -r0
  8c:	00009104 	andeq	r9, r0, r4, lsl #2
  90:	00260700 	eoreq	r0, r6, r0, lsl #14
  94:	00a00000 	adceq	r0, r0, r0
  98:	26030000 	strcs	r0, [r3], -r0
  9c:	00000000 	andeq	r0, r0, r0
  a0:	00019f08 	andeq	r9, r1, r8, lsl #30
  a4:	16230300 	strtne	r0, [r3], -r0, lsl #6
  a8:	0000007f 	andeq	r0, r0, pc, ror r0
  ac:	0000a009 	andeq	sl, r0, r9
  b0:	0f100100 	svceq	0x00100100
  b4:	00000305 	andeq	r0, r0, r5, lsl #6
  b8:	280a0000 	stmdacs	sl, {}	@ <UNPREDICTABLE>
  bc:	03000001 	movweq	r0, #1
  c0:	00260545 	eoreq	r0, r6, r5, asr #10
  c4:	00d00000 	sbcseq	r0, r0, r0
  c8:	50030000 	andpl	r0, r3, r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	00000e0b 	andeq	r0, r0, fp, lsl #28
  d4:	0f120100 	svceq	0x00120100
  d8:	0000007f 	andeq	r0, r0, pc, ror r0
  dc:	00000018 	andeq	r0, r0, r8, lsl r0
  e0:	00000018 	andeq	r0, r0, r8, lsl r0
  e4:	01139c01 	tsteq	r3, r1, lsl #24
  e8:	7f0c0000 	svcvc	0x000c0000
  ec:	01000001 	tsteq	r0, r1
  f0:	007f2d12 	rsbseq	r2, pc, r2, lsl sp	@ <UNPREDICTABLE>
  f4:	00100000 	andseq	r0, r0, r0
  f8:	000c0000 	andeq	r0, ip, r0
  fc:	6f0d0000 	svcvs	0x000d0000
 100:	0100646c 	tsteq	r0, ip, ror #8
 104:	007f1313 	rsbseq	r1, pc, r3, lsl r3	@ <UNPREDICTABLE>
 108:	00210000 	eoreq	r0, r1, r0
 10c:	001f0000 	andseq	r0, pc, r0
 110:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 114:	00000054 	andeq	r0, r0, r4, asr r0
 118:	260c0b01 	strcs	r0, [ip], -r1, lsl #22
 11c:	00000000 	andeq	r0, r0, r0
 120:	18000000 	stmdane	r0, {}	@ <UNPREDICTABLE>
 124:	01000000 	mrseq	r0, (UNDEF: 0)
 128:	00630f9c 	mlseq	r3, ip, pc, r0	@ <UNPREDICTABLE>
 12c:	26200b01 	strtcs	r0, [r0], -r1, lsl #22
 130:	2b000000 	blcs	138 <.debug_info+0x138>
 134:	27000000 	strcs	r0, [r0, -r0]
 138:	10000000 	andne	r0, r0, r0
 13c:	00000010 	andeq	r0, r0, r0, lsl r0
 140:	000000ba 	strheq	r0, [r0], -sl
 144:	02500111 	subseq	r0, r0, #1073741828	@ 0x40000004
 148:	00000074 	andeq	r0, r0, r4, ror r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <rpi_putchar_set+0x8ff4>
   4:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  10:	0b3b0b3a 	bleq	ec2d00 <rpi_putchar_set+0xec2ce8>
  14:	13490b39 	movtne	r0, #39737	@ 0x9b39
  18:	05030000 	streq	r0, [r3, #-0]
  1c:	00134900 	andseq	r4, r3, r0, lsl #18
  20:	01110400 	tsteq	r1, r0, lsl #8
  24:	0b130e25 	bleq	4c38c0 <rpi_putchar_set+0x4c38a8>
  28:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
  2c:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  30:	00001710 	andeq	r1, r0, r0, lsl r7
  34:	0b002405 	bleq	9050 <rpi_putchar_set+0x9038>
  38:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
  3c:	06000008 	streq	r0, [r0], -r8
  40:	0b0b000f 	bleq	2c0084 <rpi_putchar_set+0x2c006c>
  44:	00001349 	andeq	r1, r0, r9, asr #6
  48:	27011507 	strcs	r1, [r1, -r7, lsl #10]
  4c:	01134919 	tsteq	r3, r9, lsl r9
  50:	08000013 	stmdaeq	r0, {r0, r1, r4}
  54:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  58:	0b3b0b3a 	bleq	ec2d48 <rpi_putchar_set+0xec2d30>
  5c:	13490b39 	movtne	r0, #39737	@ 0x9b39
  60:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  64:	34090000 	strcc	r0, [r9], #-0
  68:	3a134700 	bcc	4d1c70 <rpi_putchar_set+0x4d1c58>
  6c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  70:	0018020b 	andseq	r0, r8, fp, lsl #4
  74:	012e0a00 			@ <UNDEFINED> instruction: 0x012e0a00
  78:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  7c:	0b3b0b3a 	bleq	ec2d6c <rpi_putchar_set+0xec2d54>
  80:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  84:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
  88:	00001301 	andeq	r1, r0, r1, lsl #6
  8c:	3f012e0b 	svccc	0x00012e0b
  90:	3a0e0319 	bcc	380cfc <rpi_putchar_set+0x380ce4>
  94:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  98:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  9c:	12011113 	andne	r1, r1, #-1073741820	@ 0xc0000004
  a0:	7a184006 	bvc	6100c0 <rpi_putchar_set+0x6100a8>
  a4:	00130119 	andseq	r0, r3, r9, lsl r1
  a8:	00050c00 	andeq	r0, r5, r0, lsl #24
  ac:	0b3a0e03 	bleq	e838c0 <rpi_putchar_set+0xe838a8>
  b0:	0b390b3b 	bleq	e42da4 <rpi_putchar_set+0xe42d8c>
  b4:	17021349 	strne	r1, [r2, -r9, asr #6]
  b8:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
  bc:	00340d00 	eorseq	r0, r4, r0, lsl #26
  c0:	0b3a0803 	bleq	e820d4 <rpi_putchar_set+0xe820bc>
  c4:	0b390b3b 	bleq	e42db8 <rpi_putchar_set+0xe42da0>
  c8:	17021349 	strne	r1, [r2, -r9, asr #6]
  cc:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
  d0:	012e0e00 			@ <UNDEFINED> instruction: 0x012e0e00
  d4:	0b3a0e03 	bleq	e838e8 <rpi_putchar_set+0xe838d0>
  d8:	0b390b3b 	bleq	e42dcc <rpi_putchar_set+0xe42db4>
  dc:	13491927 	movtne	r1, #39207	@ 0x9927
  e0:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  e4:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  e8:	050f0000 	streq	r0, [pc, #-0]	@ f0 <.debug_abbrev+0xf0>
  ec:	3a080300 	bcc	200cf4 <rpi_putchar_set+0x200cdc>
  f0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  f4:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  f8:	1742b717 	smlaldne	fp, r2, r7, r7
  fc:	48100000 	ldmdami	r0, {}	@ <UNPREDICTABLE>
 100:	7f017d01 	svcvc	0x00017d01
 104:	11000013 	tstne	r0, r3, lsl r0
 108:	18020049 	stmdane	r2, {r0, r3, r6}
 10c:	0000187e 	andeq	r1, r0, lr, ror r8
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000032 	andeq	r0, r0, r2, lsr r0
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	01281804 			@ <UNDEFINED> instruction: 0x01281804
  14:	30280450 	eorcc	r0, r8, r0, asr r4
  18:	00000305 	andeq	r0, r0, r5, lsl #6
  1c:	00000000 	andeq	r0, r0, r0
  20:	30200400 	eorcc	r0, r0, r0, lsl #8
  24:	00005201 	andeq	r5, r0, r1, lsl #4
  28:	04000000 	streq	r0, [r0], #-0
  2c:	50010c00 	andpl	r0, r1, r0, lsl #24
  30:	01180c04 	tsteq	r8, r4, lsl #24
  34:	Address 0x34 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000030 	andeq	r0, r0, r0, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000e2 	andeq	r0, r0, r2, ror #1
   4:	00a10003 	adceq	r0, r1, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	@ ffffffc5 <rpi_putchar_set+0xffffffad>
  24:	6c2f7273 	stcvs	2, cr7, [pc], #-460	@ fffffe60 <rpi_putchar_set+0xfffffe48>
  28:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  2c:	612f6363 			@ <UNDEFINED> instruction: 0x612f6363
  30:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  34:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  38:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  3c:	2e34312f 	cdpcs	1, 3, cr3, cr4, cr15, {1}
  40:	2f302e31 	svccs	0x00302e31
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	@ 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	@ ffffff98 <rpi_putchar_set+0xffffff80>
  50:	72612f65 	rsbvc	r2, r1, #404	@ 0x194
  54:	6b69766a 	blvs	1a5da04 <rpi_putchar_set+0x1a5d9ec>
  58:	6f72502f 	svcvs	0x0072502f
  5c:	6d617267 	stclvs	2, cr7, [r1, #-412]!	@ 0xfffffe64
  60:	676e696d 	strbvs	r6, [lr, -sp, ror #18]!
  64:	632f632f 			@ <UNDEFINED> instruction: 0x632f632f
  68:	30343173 	eorscc	r3, r4, r3, ror r1
  6c:	34322d65 	ldrtcc	r2, [r2], #-3429	@ 0xfffff29b
  70:	2f6e6977 	svccs	0x006e6977
  74:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  78:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	@ <UNPREDICTABLE>
  7c:	756c636e 	strbvc	r6, [ip, #-878]!	@ 0xfffffc92
  80:	00006564 	andeq	r6, r0, r4, ror #10
  84:	63747570 	cmnvs	r4, #112, 10	@ 0x1c000000
  88:	2e726168 	cdpcs	1, 7, cr6, cr2, cr8, {3}
  8c:	00010063 	andeq	r0, r1, r3, rrx
  90:	64747300 	ldrbtvs	r7, [r4], #-768	@ 0xfffffd00
  94:	2d746e69 	ldclcs	14, cr6, [r4, #-420]!	@ 0xfffffe5c
  98:	2e636367 	cdpcs	3, 6, cr6, cr3, cr7, {3}
  9c:	00020068 	andeq	r0, r2, r8, rrx
  a0:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  a4:	0300682e 	movweq	r6, #2094	@ 0x82e
  a8:	05000000 	streq	r0, [r0, #-0]
  ac:	02050023 	andeq	r0, r5, #35	@ 0x23
  b0:	00000000 	andeq	r0, r0, r0
  b4:	06010a03 	streq	r0, [r1], -r3, lsl #20
  b8:	06050501 	streq	r0, [r5], -r1, lsl #10
  bc:	062e064b 	strteq	r0, [lr], -fp, asr #12
  c0:	0601052f 	streq	r0, [r1], -pc, lsr #10
  c4:	06330513 			@ <UNDEFINED> instruction: 0x06330513
  c8:	1305054e 	movwne	r0, #21838	@ 0x554e
  cc:	01061305 	tsteq	r6, r5, lsl #6
  d0:	4b060505 	blmi	1814ec <rpi_putchar_set+0x1814d4>
  d4:	01061105 	tsteq	r6, r5, lsl #2
  d8:	2f060505 	svccs	0x00060505
  dc:	13060105 	movwne	r0, #24837	@ 0x6105
  e0:	0004022e 	andeq	r0, r4, lr, lsr #4
  e4:	Address 0xe4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	70720074 	rsbsvc	r0, r2, r4, ror r0
  10:	75705f69 	ldrbvc	r5, [r0, #-3945]!	@ 0xfffff097
  14:	61686374 	smcvs	34356	@ 0x8634
  18:	65735f72 	ldrbvs	r5, [r3, #-3954]!	@ 0xfffff08e
  1c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  20:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  24:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  28:	6c00746e 	stcvs	4, cr7, [r0], {110}	@ 0x6e
  2c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  30:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  34:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  38:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  3c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  40:	6f6c2067 	svcvs	0x006c2067
  44:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  48:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  4c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  50:	00746e69 	rsbseq	r6, r4, r9, ror #28
  54:	61666564 	cmnvs	r6, r4, ror #10
  58:	5f746c75 	svcpl	0x00746c75
  5c:	63747570 	cmnvs	r4, #112, 10	@ 0x1c000000
  60:	00726168 	rsbseq	r6, r2, r8, ror #2
  64:	20554e47 	subscs	r4, r5, r7, asr #28
  68:	20393943 	eorscs	r3, r9, r3, asr #18
  6c:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  70:	2d20302e 	stccs	0, cr3, [r0, #-184]!	@ 0xffffff48
  74:	7570636d 	ldrbvc	r6, [r0, #-877]!	@ 0xfffffc93
  78:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  7c:	36373131 			@ <UNDEFINED> instruction: 0x36373131
  80:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  84:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  88:	656e7574 	strbvs	r7, [lr, #-1396]!	@ 0xfffffa8c
  8c:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  90:	36373131 			@ <UNDEFINED> instruction: 0x36373131
  94:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  98:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  9c:	752d6f6e 	strvc	r6, [sp, #-3950]!	@ 0xfffff092
  a0:	696c616e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, sp, lr}^
  a4:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  a8:	6363612d 	cmnvs	r3, #1073741835	@ 0x4000000b
  ac:	20737365 	rsbscs	r7, r3, r5, ror #6
  b0:	70746d2d 	rsbsvc	r6, r4, sp, lsr #26
  b4:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
  b8:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
  bc:	616f6c66 	cmnvs	pc, r6, ror #24
  c0:	62612d74 	rsbvs	r2, r1, #116, 26	@ 0x1d00
  c4:	6f733d69 	svcvs	0x00733d69
  c8:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
  cc:	6d72616d 	ldclvs	1, cr6, [r2, #-436]!	@ 0xfffffe4c
  d0:	616d2d20 	cmnvs	sp, r0, lsr #26
  d4:	3d686372 	stclcc	3, cr6, [r8, #-456]!	@ 0xfffffe38
  d8:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  dc:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
  e0:	6467672d 	strbtvs	r6, [r7], #-1837	@ 0xfffff8d3
  e4:	4f2d2062 	svcmi	0x002d2062
  e8:	732d2067 			@ <UNDEFINED> instruction: 0x732d2067
  ec:	673d6474 			@ <UNDEFINED> instruction: 0x673d6474
  f0:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  f4:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
  f8:	73656572 	cmnvc	r5, #478150656	@ 0x1c800000
  fc:	646e6174 	strbtvs	r6, [lr], #-372	@ 0xfffffe8c
 100:	00676e69 	rsbeq	r6, r7, r9, ror #28
 104:	746e6975 	strbtvc	r6, [lr], #-2421	@ 0xfffff68b
 108:	00745f38 	rsbseq	r5, r4, r8, lsr pc
 10c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 110:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 114:	61686320 	cmnvs	r8, r0, lsr #6
 118:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
 11c:	6c007261 	stcvs	2, cr7, [r0], {97}	@ 0x61
 120:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 124:	00746e69 	rsbseq	r6, r4, r9, ror #28
 128:	74726175 	ldrbtvc	r6, [r2], #-373	@ 0xfffffe8b
 12c:	7475705f 	ldrbtvc	r7, [r5], #-95	@ 0xffffffa1
 130:	68730038 	ldmdavs	r3!, {r3, r4, r5}^
 134:	2074726f 	rsbscs	r7, r4, pc, ror #4
 138:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 13c:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 140:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 144:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 148:	2064656e 	rsbcs	r6, r4, lr, ror #10
 14c:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
 150:	6f682f00 	svcvs	0x00682f00
 154:	612f656d 			@ <UNDEFINED> instruction: 0x612f656d
 158:	69766a72 	ldmdbvs	r6!, {r1, r4, r5, r6, r9, fp, sp, lr}^
 15c:	72502f6b 	subsvc	r2, r0, #428	@ 0x1ac
 160:	6172676f 	cmnvs	r2, pc, ror #14
 164:	6e696d6d 	cdpvs	13, 6, cr6, cr9, cr13, {3}
 168:	2f632f67 	svccs	0x00632f67
 16c:	34317363 	ldrtcc	r7, [r1], #-867	@ 0xfffffc9d
 170:	322d6530 	eorcc	r6, sp, #48, 10	@ 0xc000000
 174:	6e697734 	mcrvs	7, 3, r7, cr9, cr4, {1}
 178:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
 17c:	70006970 	andvc	r6, r0, r0, ror r9
 180:	00637475 	rsbeq	r7, r3, r5, ror r4
 184:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
 188:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 18c:	2f2e0074 	svccs	0x002e0074
 190:	6362696c 	cmnvs	r2, #108, 18	@ 0x1b0000
 194:	7475702f 	ldrbtvc	r7, [r5], #-47	@ 0xffffffd1
 198:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
 19c:	7200632e 	andvc	r6, r0, #-1207959552	@ 0xb8000000
 1a0:	705f6970 	subsvc	r6, pc, r0, ror r9	@ <UNPREDICTABLE>
 1a4:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 1a8:	72007261 	andvc	r7, r0, #268435462	@ 0x10000006
 1ac:	705f6970 	subsvc	r6, pc, r0, ror r9	@ <UNPREDICTABLE>
 1b0:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 1b4:	745f7261 	ldrbvc	r7, [pc], #-609	@ 1bc <rpi_putchar_set+0x1a4>
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000018 	andeq	r0, r0, r8, lsl r0
  20:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28
  28:	0000000c 	andeq	r0, r0, ip
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000018 	andeq	r0, r0, r8, lsl r0
  34:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_putchar_set+0x12cd814>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <rpi_putchar_set+0x46418>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


putk.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <putk>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	ea000003 	b	1c <putk+0x1c>
   c:	e59f301c 	ldr	r3, [pc, #28]	@ 30 <putk+0x30>
  10:	e5933000 	ldr	r3, [r3]
  14:	e12fff33 	blx	r3
  18:	e2844001 	add	r4, r4, #1
  1c:	e5d40000 	ldrb	r0, [r4]
  20:	e3500000 	cmp	r0, #0
  24:	1afffff8 	bne	c <putk+0xc>
  28:	e3a00001 	mov	r0, #1
  2c:	e8bd8010 	pop	{r4, pc}
  30:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000cf 	andeq	r0, r0, pc, asr #1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00004403 	andeq	r4, r0, r3, lsl #8
  10:	01000c00 	tsteq	r0, r0, lsl #24
  14:	012d0000 			@ <UNDEFINED> instruction: 0x012d0000
  18:	00000000 	andeq	r0, r0, r0
  1c:	00340000 	eorseq	r0, r4, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04040000 	streq	r0, [r4], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	@ 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	21060101 	tstcs	r6, r1, lsl #2
  38:	01000001 	tsteq	r0, r1
  3c:	015b0502 	cmpeq	fp, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	0000f705 	andeq	pc, r0, r5, lsl #14
  48:	05080100 	streq	r0, [r8, #-256]	@ 0xffffff00
  4c:	00000000 	andeq	r0, r0, r0
  50:	e4080101 	str	r0, [r8], #-257	@ 0xfffffeff
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	010e0702 	tsteq	lr, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	00001b07 	andeq	r1, r0, r7, lsl #22
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	0000002d 	andeq	r0, r0, sp, lsr #32
  6c:	f2080101 	vrhadd.s8	d0, d8, d1
  70:	05000000 	streq	r0, [r0, #-0]
  74:	0000006c 	andeq	r0, r0, ip, rrx
  78:	00007302 	andeq	r7, r0, r2, lsl #6
  7c:	01650600 	cmneq	r5, r0, lsl #12
  80:	21020000 	mrscs	r0, (UNDEF: 2)
  84:	0000890f 	andeq	r8, r0, pc, lsl #18
  88:	008e0200 	addeq	r0, lr, r0, lsl #4
  8c:	26070000 	strcs	r0, [r7], -r0
  90:	9d000000 	stcls	0, cr0, [r0, #-0]
  94:	08000000 	stmdaeq	r0, {}	@ <UNPREDICTABLE>
  98:	00000026 	andeq	r0, r0, r6, lsr #32
  9c:	01730900 	cmneq	r3, r0, lsl #18
  a0:	23020000 	movwcs	r0, #8192	@ 0x2000
  a4:	00007d16 	andeq	r7, r0, r6, lsl sp
  a8:	017f0a00 	cmneq	pc, r0, lsl #20
  ac:	03010000 	movweq	r0, #4096	@ 0x1000
  b0:	00002605 	andeq	r2, r0, r5, lsl #12
  b4:	00000000 	andeq	r0, r0, r0
  b8:	00003400 	andeq	r3, r0, r0, lsl #8
  bc:	0b9c0100 	bleq	fe7004c4 <putk+0xfe7004c4>
  c0:	03010070 	movweq	r0, #4208	@ 0x1070
  c4:	00007816 	andeq	r7, r0, r6, lsl r8
  c8:	00001000 	andeq	r1, r0, r0
  cc:	00000c00 	andeq	r0, r0, r0, lsl #24
  d0:	Address 0xd0 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <putk+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	210b000f 	tstcs	fp, pc
  10:	00134904 	andseq	r4, r3, r4, lsl #18
  14:	01110300 	tsteq	r1, r0, lsl #6
  18:	0b130e25 	bleq	4c38b4 <putk+0x4c38b4>
  1c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
  20:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  24:	00001710 	andeq	r1, r0, r0, lsl r7
  28:	0b002404 	bleq	9040 <putk+0x9040>
  2c:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
  30:	05000008 	streq	r0, [r0, #-8]
  34:	13490026 	movtne	r0, #36902	@ 0x9026
  38:	16060000 	strne	r0, [r6], -r0
  3c:	3a0e0300 	bcc	380c44 <putk+0x380c44>
  40:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  44:	0013490b 	andseq	r4, r3, fp, lsl #18
  48:	01150700 	tsteq	r5, r0, lsl #14
  4c:	13491927 	movtne	r1, #39207	@ 0x9927
  50:	00001301 	andeq	r1, r0, r1, lsl #6
  54:	49000508 	stmdbmi	r0, {r3, r8, sl}
  58:	09000013 	stmdbeq	r0, {r0, r1, r4}
  5c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  60:	0b3b0b3a 	bleq	ec2d50 <putk+0xec2d50>
  64:	13490b39 	movtne	r0, #39737	@ 0x9b39
  68:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  6c:	2e0a0000 	cdpcs	0, 0, cr0, cr10, cr0, {0}
  70:	03193f01 	tsteq	r9, #1, 30
  74:	3b0b3a0e 	blcc	2ce8b4 <putk+0x2ce8b4>
  78:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  7c:	11134919 	tstne	r3, r9, lsl r9
  80:	40061201 	andmi	r1, r6, r1, lsl #4
  84:	00197c18 	andseq	r7, r9, r8, lsl ip
  88:	00050b00 	andeq	r0, r5, r0, lsl #22
  8c:	0b3a0803 	bleq	e820a0 <putk+0xe820a0>
  90:	0b390b3b 	bleq	e42d84 <putk+0xe42d84>
  94:	17021349 	strne	r1, [r2, -r9, asr #6]
  98:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000017 	andeq	r0, r0, r7, lsl r0
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	010c0004 	tsteq	ip, r4
  14:	340c0450 	strcc	r0, [ip], #-1104	@ 0xfffffbb0
  18:	Address 0x18 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000034 	andeq	r0, r0, r4, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000097 	muleq	r0, r7, r0
   4:	00640003 	rsbeq	r0, r4, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	682f0063 	stmdavs	pc!, {r0, r1, r5, r6}	@ <UNPREDICTABLE>
  24:	2f656d6f 	svccs	0x00656d6f
  28:	766a7261 	strbtvc	r7, [sl], -r1, ror #4
  2c:	502f6b69 	eorpl	r6, pc, r9, ror #22
  30:	72676f72 	rsbvc	r6, r7, #456	@ 0x1c8
  34:	696d6d61 	stmdbvs	sp!, {r0, r5, r6, r8, sl, fp, sp, lr}^
  38:	632f676e 			@ <UNDEFINED> instruction: 0x632f676e
  3c:	3173632f 	cmncc	r3, pc, lsr #6
  40:	2d653034 	stclcs	0, cr3, [r5, #-208]!	@ 0xffffff30
  44:	69773432 	ldmdbvs	r7!, {r1, r4, r5, sl, ip, sp}^
  48:	6c2f2f6e 	stcvs	15, cr2, [pc], #-440	@ fffffe98 <putk+0xfffffe98>
  4c:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  50:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  54:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  58:	75700000 	ldrbvc	r0, [r0, #-0]!
  5c:	632e6b74 			@ <UNDEFINED> instruction: 0x632e6b74
  60:	00000100 	andeq	r0, r0, r0, lsl #2
  64:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  68:	00020068 	andeq	r0, r2, r8, rrx
  6c:	19050000 	stmdbne	r5, {}	@ <UNPREDICTABLE>
  70:	00020500 	andeq	r0, r2, r0, lsl #10
  74:	14000000 	strne	r0, [r0], #-0
  78:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
  7c:	09054b06 	stmdbeq	r5, {r1, r2, r8, r9, fp, lr}
  80:	0010052f 	andseq	r0, r0, pc, lsr #10
  84:	65020402 	strvs	r0, [r2, #-1026]	@ 0xfffffbfe
  88:	02000b05 	andeq	r0, r0, #5120	@ 0x1400
  8c:	052e0104 	streq	r0, [lr, #-260]!	@ 0xfffffefc
  90:	01056a05 	tsteq	r5, r5, lsl #20
  94:	06021306 	streq	r1, [r2], -r6, lsl #6
  98:	Address 0x98 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	6c00746e 	stcvs	4, cr7, [r0], {110}	@ 0x6e
  1c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  20:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  24:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  28:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  2c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  30:	6f6c2067 	svcvs	0x006c2067
  34:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  38:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  3c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  40:	00746e69 	rsbseq	r6, r4, r9, ror #28
  44:	20554e47 	subscs	r4, r5, r7, asr #28
  48:	20393943 	eorscs	r3, r9, r3, asr #18
  4c:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  50:	2d20302e 	stccs	0, cr3, [r0, #-184]!	@ 0xffffff48
  54:	7570636d 	ldrbvc	r6, [r0, #-877]!	@ 0xfffffc93
  58:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  5c:	36373131 			@ <UNDEFINED> instruction: 0x36373131
  60:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  64:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  68:	656e7574 	strbvs	r7, [lr, #-1396]!	@ 0xfffffa8c
  6c:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  70:	36373131 			@ <UNDEFINED> instruction: 0x36373131
  74:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  78:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  7c:	752d6f6e 	strvc	r6, [sp, #-3950]!	@ 0xfffff092
  80:	696c616e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, sp, lr}^
  84:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  88:	6363612d 	cmnvs	r3, #1073741835	@ 0x4000000b
  8c:	20737365 	rsbscs	r7, r3, r5, ror #6
  90:	70746d2d 	rsbsvc	r6, r4, sp, lsr #26
  94:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
  98:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
  9c:	616f6c66 	cmnvs	pc, r6, ror #24
  a0:	62612d74 	rsbvs	r2, r1, #116, 26	@ 0x1d00
  a4:	6f733d69 	svcvs	0x00733d69
  a8:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
  ac:	6d72616d 	ldclvs	1, cr6, [r2, #-436]!	@ 0xfffffe4c
  b0:	616d2d20 	cmnvs	sp, r0, lsr #26
  b4:	3d686372 	stclcc	3, cr6, [r8, #-456]!	@ 0xfffffe38
  b8:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  bc:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
  c0:	6467672d 	strbtvs	r6, [r7], #-1837	@ 0xfffff8d3
  c4:	4f2d2062 	svcmi	0x002d2062
  c8:	732d2067 			@ <UNDEFINED> instruction: 0x732d2067
  cc:	673d6474 			@ <UNDEFINED> instruction: 0x673d6474
  d0:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  d4:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
  d8:	73656572 	cmnvc	r5, #478150656	@ 0x1c800000
  dc:	646e6174 	strbtvs	r6, [lr], #-372	@ 0xfffffe8c
  e0:	00676e69 	rsbeq	r6, r7, r9, ror #28
  e4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  e8:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  ec:	61686320 	cmnvs	r8, r0, lsr #6
  f0:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
  f4:	6c007261 	stcvs	2, cr7, [r0], {97}	@ 0x61
  f8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  fc:	00746e69 	rsbseq	r6, r4, r9, ror #28
 100:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
 104:	702f6362 	eorvc	r6, pc, r2, ror #6
 108:	2e6b7475 	mcrcs	4, 3, r7, cr11, cr5, {3}
 10c:	68730063 	ldmdavs	r3!, {r0, r1, r5, r6}^
 110:	2074726f 	rsbscs	r7, r4, pc, ror #4
 114:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 118:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 11c:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 120:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 124:	2064656e 	rsbcs	r6, r4, lr, ror #10
 128:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
 12c:	6f682f00 	svcvs	0x00682f00
 130:	612f656d 			@ <UNDEFINED> instruction: 0x612f656d
 134:	69766a72 	ldmdbvs	r6!, {r1, r4, r5, r6, r9, fp, sp, lr}^
 138:	72502f6b 	subsvc	r2, r0, #428	@ 0x1ac
 13c:	6172676f 	cmnvs	r2, pc, ror #14
 140:	6e696d6d 	cdpvs	13, 6, cr6, cr9, cr13, {3}
 144:	2f632f67 	svccs	0x00632f67
 148:	34317363 	ldrtcc	r7, [r1], #-867	@ 0xfffffc9d
 14c:	322d6530 	eorcc	r6, sp, #48, 10	@ 0xc000000
 150:	6e697734 	mcrvs	7, 3, r7, cr9, cr4, {1}
 154:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
 158:	73006970 	movwvc	r6, #2416	@ 0x970
 15c:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
 160:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 164:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 168:	7475705f 	ldrbtvc	r7, [r5], #-95	@ 0xffffffa1
 16c:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
 170:	7200745f 	andvc	r7, r0, #1593835520	@ 0x5f000000
 174:	705f6970 	subsvc	r6, pc, r0, ror r9	@ <UNPREDICTABLE>
 178:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 17c:	70007261 	andvc	r7, r0, r1, ror #4
 180:	006b7475 	rsbeq	r7, fp, r5, ror r4

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000034 	andeq	r0, r0, r4, lsr r0
  20:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <putk+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <putk+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


random.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <random_r>:
   0:	e3510000 	cmp	r1, #0
   4:	13500000 	cmpne	r0, #0
   8:	0a000024 	beq	a0 <random_r+0xa0>
   c:	e92d4030 	push	{r4, r5, lr}
  10:	e1a03000 	mov	r3, r0
  14:	e1a0c001 	mov	ip, r1
  18:	e590e008 	ldr	lr, [r0, #8]
  1c:	e590000c 	ldr	r0, [r0, #12]
  20:	e3500000 	cmp	r0, #0
  24:	1a000008 	bne	4c <random_r+0x4c>
  28:	e59e3000 	ldr	r3, [lr]
  2c:	e59f2074 	ldr	r2, [pc, #116]	@ a8 <random_r+0xa8>
  30:	e0030392 	mul	r3, r2, r3
  34:	e2833a03 	add	r3, r3, #12288	@ 0x3000
  38:	e2833039 	add	r3, r3, #57	@ 0x39
  3c:	e3c33102 	bic	r3, r3, #-2147483648	@ 0x80000000
  40:	e58e3000 	str	r3, [lr]
  44:	e5813000 	str	r3, [r1]
  48:	e8bd8030 	pop	{r4, r5, pc}
  4c:	e5932000 	ldr	r2, [r3]
  50:	e5930004 	ldr	r0, [r3, #4]
  54:	e5934018 	ldr	r4, [r3, #24]
  58:	e5921000 	ldr	r1, [r2]
  5c:	e5905000 	ldr	r5, [r0]
  60:	e0811005 	add	r1, r1, r5
  64:	e4821004 	str	r1, [r2], #4
  68:	e1a010a1 	lsr	r1, r1, #1
  6c:	e58c1000 	str	r1, [ip]
  70:	e1540002 	cmp	r4, r2
  74:	8a000005 	bhi	90 <random_r+0x90>
  78:	e2800004 	add	r0, r0, #4
  7c:	e1a0200e 	mov	r2, lr
  80:	e5832000 	str	r2, [r3]
  84:	e5830004 	str	r0, [r3, #4]
  88:	e3a00000 	mov	r0, #0
  8c:	e8bd8030 	pop	{r4, r5, pc}
  90:	e2800004 	add	r0, r0, #4
  94:	e1540000 	cmp	r4, r0
  98:	91a0000e 	movls	r0, lr
  9c:	eafffff7 	b	80 <random_r+0x80>
  a0:	e3e00000 	mvn	r0, #0
  a4:	e12fff1e 	bx	lr
  a8:	41c64e6d 	bicmi	r4, r6, sp, ror #28

000000ac <srandom_r>:
  ac:	e92d4030 	push	{r4, r5, lr}
  b0:	e24dd00c 	sub	sp, sp, #12
  b4:	e2514000 	subs	r4, r1, #0
  b8:	0a000032 	beq	188 <srandom_r+0xdc>
  bc:	e1a03000 	mov	r3, r0
  c0:	e594000c 	ldr	r0, [r4, #12]
  c4:	e3500004 	cmp	r0, #4
  c8:	8a000030 	bhi	190 <srandom_r+0xe4>
  cc:	e5945008 	ldr	r5, [r4, #8]
  d0:	e3530000 	cmp	r3, #0
  d4:	03a03001 	moveq	r3, #1
  d8:	e1a02003 	mov	r2, r3
  dc:	e5853000 	str	r3, [r5]
  e0:	e3500000 	cmp	r0, #0
  e4:	0a000025 	beq	180 <srandom_r+0xd4>
  e8:	e5941010 	ldr	r1, [r4, #16]
  ec:	e1a0e005 	mov	lr, r5
  f0:	e3a00001 	mov	r0, #1
  f4:	ea000002 	b	104 <srandom_r+0x58>
  f8:	e2422106 	sub	r2, r2, #-2147483647	@ 0x80000001
  fc:	e5ae2004 	str	r2, [lr, #4]!
 100:	e2800001 	add	r0, r0, #1
 104:	e1500001 	cmp	r0, r1
 108:	aa00000f 	bge	14c <srandom_r+0xa0>
 10c:	e59f3084 	ldr	r3, [pc, #132]	@ 198 <srandom_r+0xec>
 110:	e0c3c293 	smull	ip, r3, r3, r2
 114:	e0833002 	add	r3, r3, r2
 118:	e1a0cfc2 	asr	ip, r2, #31
 11c:	e06cc843 	rsb	ip, ip, r3, asr #16
 120:	e59f3074 	ldr	r3, [pc, #116]	@ 19c <srandom_r+0xf0>
 124:	e0030c93 	mul	r3, r3, ip
 128:	e0423003 	sub	r3, r2, r3
 12c:	e0832103 	add	r2, r3, r3, lsl #2
 130:	e0622202 	rsb	r2, r2, r2, lsl #4
 134:	e0833282 	add	r3, r3, r2, lsl #5
 138:	e0633183 	rsb	r3, r3, r3, lsl #3
 13c:	e59f205c 	ldr	r2, [pc, #92]	@ 1a0 <srandom_r+0xf4>
 140:	e032329c 	mlas	r2, ip, r2, r3
 144:	5affffec 	bpl	fc <srandom_r+0x50>
 148:	eaffffea 	b	f8 <srandom_r+0x4c>
 14c:	e5943014 	ldr	r3, [r4, #20]
 150:	e0853103 	add	r3, r5, r3, lsl #2
 154:	e5843000 	str	r3, [r4]
 158:	e5845004 	str	r5, [r4, #4]
 15c:	e0811101 	add	r1, r1, r1, lsl #2
 160:	e1a05081 	lsl	r5, r1, #1
 164:	ea000002 	b	174 <srandom_r+0xc8>
 168:	e28d1004 	add	r1, sp, #4
 16c:	e1a00004 	mov	r0, r4
 170:	ebfffffe 	bl	0 <random_r>
 174:	e2555001 	subs	r5, r5, #1
 178:	5afffffa 	bpl	168 <srandom_r+0xbc>
 17c:	e3a00000 	mov	r0, #0
 180:	e28dd00c 	add	sp, sp, #12
 184:	e8bd8030 	pop	{r4, r5, pc}
 188:	e3e00000 	mvn	r0, #0
 18c:	eafffffb 	b	180 <srandom_r+0xd4>
 190:	e3e00000 	mvn	r0, #0
 194:	eafffff9 	b	180 <srandom_r+0xd4>
 198:	834e0b5f 	movthi	r0, #60255	@ 0xeb5f
 19c:	0001f31d 	andeq	pc, r1, sp, lsl r3	@ <UNPREDICTABLE>
 1a0:	fffff4ec 			@ <UNDEFINED> instruction: 0xfffff4ec

000001a4 <initstate_r>:
 1a4:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1a8:	e2534000 	subs	r4, r3, #0
 1ac:	0a00002e 	beq	26c <initstate_r+0xc8>
 1b0:	e1a06001 	mov	r6, r1
 1b4:	e352007f 	cmp	r2, #127	@ 0x7f
 1b8:	9a00001d 	bls	234 <initstate_r+0x90>
 1bc:	e35200ff 	cmp	r2, #255	@ 0xff
 1c0:	8a000025 	bhi	25c <initstate_r+0xb8>
 1c4:	e3a05003 	mov	r5, #3
 1c8:	e59f20ac 	ldr	r2, [pc, #172]	@ 27c <initstate_r+0xd8>
 1cc:	e2853004 	add	r3, r5, #4
 1d0:	e0823103 	add	r3, r2, r3, lsl #2
 1d4:	e5933004 	ldr	r3, [r3, #4]
 1d8:	e7922105 	ldr	r2, [r2, r5, lsl #2]
 1dc:	e584500c 	str	r5, [r4, #12]
 1e0:	e5842014 	str	r2, [r4, #20]
 1e4:	e5843010 	str	r3, [r4, #16]
 1e8:	e2867004 	add	r7, r6, #4
 1ec:	e0873103 	add	r3, r7, r3, lsl #2
 1f0:	e5843018 	str	r3, [r4, #24]
 1f4:	e5847008 	str	r7, [r4, #8]
 1f8:	e1a01004 	mov	r1, r4
 1fc:	ebfffffe 	bl	ac <srandom_r>
 200:	e3a03000 	mov	r3, #0
 204:	e5863000 	str	r3, [r6]
 208:	e1550003 	cmp	r5, r3
 20c:	0a000006 	beq	22c <initstate_r+0x88>
 210:	e5942004 	ldr	r2, [r4, #4]
 214:	e0422007 	sub	r2, r2, r7
 218:	e3c23003 	bic	r3, r2, #3
 21c:	e0833142 	add	r3, r3, r2, asr #2
 220:	e0833005 	add	r3, r3, r5
 224:	e5863000 	str	r3, [r6]
 228:	e3a05000 	mov	r5, #0
 22c:	e1a00005 	mov	r0, r5
 230:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 234:	e352001f 	cmp	r2, #31
 238:	8a000003 	bhi	24c <initstate_r+0xa8>
 23c:	e3520007 	cmp	r2, #7
 240:	9a00000b 	bls	274 <initstate_r+0xd0>
 244:	e3a05000 	mov	r5, #0
 248:	eaffffde 	b	1c8 <initstate_r+0x24>
 24c:	e352003f 	cmp	r2, #63	@ 0x3f
 250:	8a000003 	bhi	264 <initstate_r+0xc0>
 254:	e3a05001 	mov	r5, #1
 258:	eaffffda 	b	1c8 <initstate_r+0x24>
 25c:	e3a05004 	mov	r5, #4
 260:	eaffffd8 	b	1c8 <initstate_r+0x24>
 264:	e3a05002 	mov	r5, #2
 268:	eaffffd6 	b	1c8 <initstate_r+0x24>
 26c:	e3e05000 	mvn	r5, #0
 270:	eaffffed 	b	22c <initstate_r+0x88>
 274:	e3e05000 	mvn	r5, #0
 278:	eaffffeb 	b	22c <initstate_r+0x88>
 27c:	00000000 	andeq	r0, r0, r0

00000280 <setstate_r>:
 280:	e3510000 	cmp	r1, #0
 284:	13500000 	cmpne	r0, #0
 288:	0a000033 	beq	35c <setstate_r+0xdc>
 28c:	e92d4070 	push	{r4, r5, r6, lr}
 290:	e2805004 	add	r5, r0, #4
 294:	e1a04001 	mov	r4, r1
 298:	e591200c 	ldr	r2, [r1, #12]
 29c:	e5911008 	ldr	r1, [r1, #8]
 2a0:	e3520000 	cmp	r2, #0
 2a4:	1a000025 	bne	340 <setstate_r+0xc0>
 2a8:	e3a03000 	mov	r3, #0
 2ac:	e5013004 	str	r3, [r1, #-4]
 2b0:	e5902000 	ldr	r2, [r0]
 2b4:	e59f10b0 	ldr	r1, [pc, #176]	@ 36c <setstate_r+0xec>
 2b8:	e0c13291 	smull	r3, r1, r1, r2
 2bc:	e1a03fc2 	asr	r3, r2, #31
 2c0:	e06330c1 	rsb	r3, r3, r1, asr #1
 2c4:	e0833103 	add	r3, r3, r3, lsl #2
 2c8:	e0423003 	sub	r3, r2, r3
 2cc:	e3530004 	cmp	r3, #4
 2d0:	8a000023 	bhi	364 <setstate_r+0xe4>
 2d4:	e59f1094 	ldr	r1, [pc, #148]	@ 370 <setstate_r+0xf0>
 2d8:	e2832004 	add	r2, r3, #4
 2dc:	e0812102 	add	r2, r1, r2, lsl #2
 2e0:	e5926004 	ldr	r6, [r2, #4]
 2e4:	e5846010 	str	r6, [r4, #16]
 2e8:	e7912103 	ldr	r2, [r1, r3, lsl #2]
 2ec:	e5842014 	str	r2, [r4, #20]
 2f0:	e584300c 	str	r3, [r4, #12]
 2f4:	e3530000 	cmp	r3, #0
 2f8:	0a00000b 	beq	32c <setstate_r+0xac>
 2fc:	e5903000 	ldr	r3, [r0]
 300:	e59f1064 	ldr	r1, [pc, #100]	@ 36c <setstate_r+0xec>
 304:	e0c10391 	smull	r0, r1, r1, r3
 308:	e1a03fc3 	asr	r3, r3, #31
 30c:	e06330c1 	rsb	r3, r3, r1, asr #1
 310:	e0851103 	add	r1, r5, r3, lsl #2
 314:	e5841004 	str	r1, [r4, #4]
 318:	e1a01006 	mov	r1, r6
 31c:	e0820003 	add	r0, r2, r3
 320:	ebfffffe 	bl	0 <__aeabi_idivmod>
 324:	e0851101 	add	r1, r5, r1, lsl #2
 328:	e5841000 	str	r1, [r4]
 32c:	e5845008 	str	r5, [r4, #8]
 330:	e0855106 	add	r5, r5, r6, lsl #2
 334:	e5845018 	str	r5, [r4, #24]
 338:	e3a00000 	mov	r0, #0
 33c:	e8bd8070 	pop	{r4, r5, r6, pc}
 340:	e594c004 	ldr	ip, [r4, #4]
 344:	e04cc001 	sub	ip, ip, r1
 348:	e3cc3003 	bic	r3, ip, #3
 34c:	e083314c 	add	r3, r3, ip, asr #2
 350:	e0833002 	add	r3, r3, r2
 354:	e5013004 	str	r3, [r1, #-4]
 358:	eaffffd4 	b	2b0 <setstate_r+0x30>
 35c:	e3e00000 	mvn	r0, #0
 360:	e12fff1e 	bx	lr
 364:	e3e00000 	mvn	r0, #0
 368:	e8bd8070 	pop	{r4, r5, r6, pc}
 36c:	66666667 	strbtvs	r6, [r6], -r7, ror #12
 370:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata:

00000000 <random_poly_info>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000003 	andeq	r0, r0, r3
   8:	00000001 	andeq	r0, r0, r1
   c:	00000003 	andeq	r0, r0, r3
  10:	00000001 	andeq	r0, r0, r1
  14:	00000000 	andeq	r0, r0, r0
  18:	00000007 	andeq	r0, r0, r7
  1c:	0000000f 	andeq	r0, r0, pc
  20:	0000001f 	andeq	r0, r0, pc, lsl r0
  24:	0000003f 	andeq	r0, r0, pc, lsr r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000004ff 	strdeq	r0, [r0], -pc	@ <UNPREDICTABLE>
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00015314 	andeq	r5, r1, r4, lsl r3
  10:	00fa0c00 	rscseq	r0, sl, r0, lsl #24
  14:	004a0000 	subeq	r0, sl, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	03740000 	cmneq	r4, #0
  20:	00000000 	andeq	r0, r0, r0
  24:	08020000 	stmdaeq	r2, {}	@ <UNPREDICTABLE>
  28:	00012007 	andeq	r2, r1, r7
  2c:	07040200 	streq	r0, [r4, -r0, lsl #4]
  30:	0000010a 	andeq	r0, r0, sl, lsl #2
  34:	69050415 	stmdbvs	r5, {r0, r2, r4, sl}
  38:	0a00746e 	beq	1d1f8 <setstate_r+0x1cf78>
  3c:	0000000a 	andeq	r0, r0, sl
  40:	2d17d602 	ldccs	6, cr13, [r7, #-8]
  44:	02000000 	andeq	r0, r0, #0
  48:	025e0601 	subseq	r0, lr, #1048576	@ 0x100000
  4c:	02020000 	andeq	r0, r2, #0
  50:	00022c05 	andeq	r2, r2, r5, lsl #24
  54:	014b0a00 	cmpeq	fp, r0, lsl #20
  58:	28030000 	stmdacs	r3, {}	@ <UNPREDICTABLE>
  5c:	00006118 	andeq	r6, r0, r8, lsl r1
  60:	05040200 	streq	r0, [r4, #-512]	@ 0xfffffe00
  64:	0000024e 	andeq	r0, r0, lr, asr #4
  68:	f3050802 	vsub.i8	d0, d5, d2
  6c:	02000001 	andeq	r0, r0, #1
  70:	00930801 	addseq	r0, r3, r1, lsl #16
  74:	02020000 	andeq	r0, r2, #0
  78:	0000bd07 	andeq	fp, r0, r7, lsl #26
  7c:	07040200 	streq	r0, [r4, -r0, lsl #4]
  80:	000000ab 	andeq	r0, r0, fp, lsr #1
  84:	0001370b 	andeq	r3, r1, fp, lsl #14
  88:	06041c00 	streq	r1, [r4], -r0, lsl #24
  8c:	000000ec 	andeq	r0, r0, ip, ror #1
  90:	00000503 	andeq	r0, r0, r3, lsl #10
  94:	0e080400 	cdpeq	4, 0, cr0, cr8, cr0, {0}
  98:	000000ec 	andeq	r0, r0, ip, ror #1
  9c:	00e20300 	rsceq	r0, r2, r0, lsl #6
  a0:	09040000 	stmdbeq	r4, {}	@ <UNPREDICTABLE>
  a4:	0000ec0e 	andeq	lr, r0, lr, lsl #24
  a8:	1b030400 	blne	c10b0 <setstate_r+0xc0e30>
  ac:	04000000 	streq	r0, [r0], #-0
  b0:	00ec0e0a 	rsceq	r0, ip, sl, lsl #28
  b4:	03080000 	movweq	r0, #32768	@ 0x8000
  b8:	00000244 	andeq	r0, r0, r4, asr #4
  bc:	34090b04 	strcc	r0, [r9], #-2820	@ 0xfffff4fc
  c0:	0c000000 	stceq	0, cr0, [r0], {-0}
  c4:	00011703 	andeq	r1, r1, r3, lsl #14
  c8:	090c0400 	stmdbeq	ip, {sl}
  cc:	00000034 	andeq	r0, r0, r4, lsr r0
  d0:	023b0310 	eorseq	r0, fp, #16, 6	@ 0x40000000
  d4:	0d040000 	stceq	0, cr0, [r4, #-0]
  d8:	00003409 	andeq	r3, r0, r9, lsl #8
  dc:	8b031400 	blhi	c50e4 <setstate_r+0xc4e64>
  e0:	04000000 	streq	r0, [r0], #-0
  e4:	00ec0e0e 	rsceq	r0, ip, lr, lsl #28
  e8:	00180000 	andseq	r0, r8, r0
  ec:	00005506 	andeq	r5, r0, r6, lsl #10
  f0:	02160b00 	andseq	r0, r6, #0, 22
  f4:	01280000 			@ <UNDEFINED> instruction: 0x01280000
  f8:	00011873 	andeq	r1, r1, r3, ror r8
  fc:	02110300 	andseq	r0, r1, #0, 6
 100:	75010000 	strvc	r0, [r1, #-0]
 104:	00011d09 	andeq	r1, r1, r9, lsl #26
 108:	da030000 	ble	c0110 <setstate_r+0xbfe90>
 10c:	01000000 	mrseq	r0, (UNDEF: 0)
 110:	011d0976 	tsteq	sp, r6, ror r9
 114:	00140000 	andseq	r0, r4, r0
 118:	0000f116 	andeq	pc, r0, r6, lsl r1	@ <UNPREDICTABLE>
 11c:	00341700 	eorseq	r1, r4, r0, lsl #14
 120:	012d0000 			@ <UNDEFINED> instruction: 0x012d0000
 124:	2d180000 	ldccs	0, cr0, [r8, #-0]
 128:	04000000 	streq	r0, [r0], #-0
 12c:	02160c00 	andseq	r0, r6, #0, 24
 130:	26790000 	ldrbtcs	r0, [r9], -r0
 134:	00000118 	andeq	r0, r0, r8, lsl r1
 138:	00000305 	andeq	r0, r0, r5, lsl #6
 13c:	060d0000 	streq	r0, [sp], -r0
 140:	3b000002 	blcc	150 <.debug_info+0x150>
 144:	00003401 	andeq	r3, r0, r1, lsl #8
 148:	00028000 	andeq	r8, r2, r0
 14c:	0000f400 	andeq	pc, r0, r0, lsl #8
 150:	289c0100 	ldmcs	ip, {r8}
 154:	07000002 	streq	r0, [r0, -r2]
 158:	00000078 	andeq	r0, r0, r8, ror r0
 15c:	2817013b 	ldmdacs	r7, {r0, r1, r3, r4, r5, r8}
 160:	1a000002 	bne	170 <.debug_info+0x170>
 164:	0c000000 	stceq	0, cr0, [r0], {-0}
 168:	08000000 	stmdaeq	r0, {}	@ <UNPREDICTABLE>
 16c:	00667562 	rsbeq	r7, r6, r2, ror #10
 170:	3436013b 	ldrtcc	r0, [r6], #-315	@ 0xfffffec5
 174:	66000002 	strvs	r0, [r0], -r2
 178:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
 17c:	01000000 	mrseq	r0, (UNDEF: 0)
 180:	00000011 	andeq	r0, r0, r1, lsl r0
 184:	ec0e013d 	stc	1, cr0, [lr], {61}	@ 0x3d
 188:	91000000 	mrsls	r0, (UNDEF: 0)
 18c:	83000000 	movwhi	r0, #0
 190:	01000000 	mrseq	r0, (UNDEF: 0)
 194:	00000227 	andeq	r0, r0, r7, lsr #4
 198:	3409013e 	strcc	r0, [r9], #-318	@ 0xfffffec2
 19c:	d9000000 	stmdble	r0, {}	@ <UNPREDICTABLE>
 1a0:	d3000000 	movwle	r0, #0
 1a4:	01000000 	mrseq	r0, (UNDEF: 0)
 1a8:	00000082 	andeq	r0, r0, r2, lsl #1
 1ac:	3409013f 	strcc	r0, [r9], #-319	@ 0xfffffec1
 1b0:	f4000000 	vst4.8	{d0-d3}, [r0], r0
 1b4:	f0000000 			@ <UNDEFINED> instruction: 0xf0000000
 1b8:	01000000 	mrseq	r0, (UNDEF: 0)
 1bc:	000000a1 	andeq	r0, r0, r1, lsr #1
 1c0:	ec0e0140 	stc	1, cr0, [lr], {64}	@ 0x40
 1c4:	07000000 	streq	r0, [r0, -r0]
 1c8:	03000001 	movweq	r0, #1
 1cc:	01000001 	tsteq	r0, r1
 1d0:	00000257 	andeq	r0, r0, r7, asr r2
 1d4:	34090141 	strcc	r0, [r9], #-321	@ 0xfffffebf
 1d8:	18000000 	stmdane	r0, {}	@ <UNPREDICTABLE>
 1dc:	16000001 	strne	r0, [r0], -r1
 1e0:	01000001 	tsteq	r0, r1
 1e4:	00000026 	andeq	r0, r0, r6, lsr #32
 1e8:	34090142 	strcc	r0, [r9], #-322	@ 0xfffffebe
 1ec:	22000000 	andcs	r0, r0, #0
 1f0:	20000001 	andcs	r0, r0, r1
 1f4:	19000001 	stmdbne	r0, {r0}
 1f8:	0000026a 	andeq	r0, r0, sl, ror #4
 1fc:	01016201 	tsteq	r1, r1, lsl #4
 200:	0002fc0e 	andeq	pc, r2, lr, lsl #24
 204:	00003000 	andeq	r3, r0, r0
 208:	00210100 	eoreq	r0, r1, r0, lsl #2
 20c:	01580000 	cmpeq	r8, r0
 210:	00003406 	andeq	r3, r0, r6, lsl #8
 214:	00012c00 	andeq	r2, r1, r0, lsl #24
 218:	00012a00 	andeq	r2, r1, r0, lsl #20
 21c:	03241a00 			@ <UNDEFINED> instruction: 0x03241a00
 220:	04f90000 	ldrbteq	r0, [r9], #0
 224:	00000000 	andeq	r0, r0, r0
 228:	00022d06 	andeq	r2, r2, r6, lsl #26
 22c:	08010200 	stmdaeq	r1, {r9}
 230:	00000201 	andeq	r0, r0, r1, lsl #4
 234:	00008406 	andeq	r8, r0, r6, lsl #8
 238:	00e70d00 	rsceq	r0, r7, r0, lsl #26
 23c:	01040000 	mrseq	r0, (UNDEF: 4)
 240:	00000034 	andeq	r0, r0, r4, lsr r0
 244:	000001a4 	andeq	r0, r0, r4, lsr #3
 248:	000000dc 	ldrdeq	r0, [r0], -ip
 24c:	030e9c01 	movweq	r9, #60417	@ 0xec01
 250:	36070000 	strcc	r0, [r7], -r0
 254:	04000002 	streq	r0, [r0], #-2
 258:	002d1f01 	eoreq	r1, sp, r1, lsl #30
 25c:	013a0000 	teqeq	sl, r0
 260:	01340000 	teqeq	r4, r0
 264:	78070000 	stmdavc	r7, {}	@ <UNPREDICTABLE>
 268:	04000000 	streq	r0, [r0], #-0
 26c:	02282b01 	eoreq	r2, r8, #1024	@ 0x400
 270:	01610000 	cmneq	r1, r0
 274:	01590000 	cmpeq	r9, r0
 278:	6e080000 	cdpvs	0, 0, cr0, cr8, cr0, {0}
 27c:	3d010400 	stccc	4, cr0, [r1, #-0]
 280:	0000003b 	andeq	r0, r0, fp, lsr r0
 284:	0000018d 	andeq	r0, r0, sp, lsl #3
 288:	00000187 	andeq	r0, r0, r7, lsl #3
 28c:	66756208 	ldrbtvs	r6, [r5], -r8, lsl #4
 290:	54010400 	strpl	r0, [r1], #-1024	@ 0xfffffc00
 294:	00000234 	andeq	r0, r0, r4, lsr r2
 298:	000001b2 			@ <UNDEFINED> instruction: 0x000001b2
 29c:	000001ac 	andeq	r0, r0, ip, lsr #3
 2a0:	00022701 	andeq	r2, r2, r1, lsl #14
 2a4:	09010600 	stmdbeq	r1, {r9, sl}
 2a8:	00000034 	andeq	r0, r0, r4, lsr r0
 2ac:	000001ca 	andeq	r0, r0, sl, asr #3
 2b0:	000001c8 	andeq	r0, r0, r8, asr #3
 2b4:	00025701 	andeq	r5, r2, r1, lsl #14
 2b8:	09010700 	stmdbeq	r1, {r8, r9, sl}
 2bc:	00000034 	andeq	r0, r0, r4, lsr r0
 2c0:	000001d6 	ldrdeq	r0, [r0], -r6
 2c4:	000001d2 	ldrdeq	r0, [r0], -r2
 2c8:	00002601 	andeq	r2, r0, r1, lsl #12
 2cc:	09010800 	stmdbeq	r1, {fp}
 2d0:	00000034 	andeq	r0, r0, r4, lsr r0
 2d4:	000001f2 	strdeq	r0, [r0], -r2
 2d8:	000001ee 	andeq	r0, r0, lr, ror #3
 2dc:	00001b01 	andeq	r1, r0, r1, lsl #22
 2e0:	0e010900 	vmlaeq.f16	s0, s2, s0	@ <UNPREDICTABLE>
 2e4:	000000ec 	andeq	r0, r0, ip, ror #1
 2e8:	0000020c 	andeq	r0, r0, ip, lsl #4
 2ec:	0000020a 	andeq	r0, r0, sl, lsl #4
 2f0:	00026a1b 	andeq	r6, r2, fp, lsl sl
 2f4:	012f0100 			@ <UNDEFINED> instruction: 0x012f0100
 2f8:	00027801 	andeq	r7, r2, r1, lsl #16
 2fc:	02000f00 	andeq	r0, r0, #0, 30
 300:	030e0000 	movweq	r0, #57344	@ 0xe000
 304:	01090000 	mrseq	r0, (UNDEF: 9)
 308:	00740251 	rsbseq	r0, r4, r1, asr r2
 30c:	d0100000 	andsle	r0, r0, r0
 310:	c3000000 	movwgt	r0, #0
 314:	00000034 	andeq	r0, r0, r4, lsr r0
 318:	000000ac 	andeq	r0, r0, ip, lsr #1
 31c:	000000f8 	strdeq	r0, [r0], -r8
 320:	042a9c01 	strteq	r9, [sl], #-3073	@ 0xfffff3ff
 324:	36110000 	ldrcc	r0, [r1], -r0
 328:	c3000002 	movwgt	r0, #2
 32c:	00002d1d 	andeq	r2, r0, sp, lsl sp
 330:	00021e00 	andeq	r1, r2, r0, lsl #28
 334:	00021400 	andeq	r1, r2, r0, lsl #8
 338:	75621200 	strbvc	r1, [r2, #-512]!	@ 0xfffffe00
 33c:	37c30066 	strbcc	r0, [r3, r6, rrx]
 340:	00000234 	andeq	r0, r0, r4, lsr r2
 344:	00000251 	andeq	r0, r0, r1, asr r2
 348:	0000024b 	andeq	r0, r0, fp, asr #4
 34c:	00022704 	andeq	r2, r2, r4, lsl #14
 350:	3409c400 	strcc	ip, [r9], #-1024	@ 0xfffffc00
 354:	6d000000 	stcvs	0, cr0, [r0, #-0]
 358:	67000002 	strvs	r0, [r0, -r2]
 35c:	04000002 	streq	r0, [r0], #-2
 360:	0000001b 	andeq	r0, r0, fp, lsl r0
 364:	00ec0ec5 	rsceq	r0, ip, r5, asr #29
 368:	02880000 	addeq	r0, r8, #0
 36c:	02840000 	addeq	r0, r4, #0
 370:	69050000 	stmdbvs	r5, {}	@ <UNPREDICTABLE>
 374:	610ec600 	tstvs	lr, r0, lsl #12
 378:	9c000000 	stcls	0, cr0, [r0], {-0}
 37c:	98000002 	stmdals	r0, {r1}
 380:	04000002 	streq	r0, [r0], #-2
 384:	00000000 	andeq	r0, r0, r0
 388:	00610ec7 	rsbeq	r0, r1, r7, asr #29
 38c:	02b20000 	adcseq	r0, r2, #0
 390:	02ac0000 	adceq	r0, ip, #0
 394:	64050000 	strvs	r0, [r5], #-0
 398:	c8007473 	stmdagt	r0, {r0, r1, r4, r5, r6, sl, ip, sp, lr}
 39c:	0000ec0e 	andeq	lr, r0, lr, lsl #24
 3a0:	0002d800 	andeq	sp, r2, r0, lsl #16
 3a4:	0002d000 	andeq	sp, r2, r0
 3a8:	636b0500 	cmnvs	fp, #0, 10
 3ac:	3409c900 	strcc	ip, [r9], #-2304	@ 0xfffff700
 3b0:	ff000000 			@ <UNDEFINED> instruction: 0xff000000
 3b4:	f7000002 			@ <UNDEFINED> instruction: 0xf7000002
 3b8:	13000002 	movwne	r0, #2
 3bc:	0000026a 	andeq	r0, r0, sl, ror #4
 3c0:	000194f5 	strdeq	r9, [r1], -r5
 3c4:	026f1c00 	rsbeq	r1, pc, #0, 24
 3c8:	f2010000 	vhadd.s8	d0, d1, d0
 3cc:	00161d01 	andseq	r1, r6, r1, lsl #26
 3d0:	03fb0000 	mvnseq	r0, #0
 3d4:	68050000 	stmdavs	r5, {}	@ <UNPREDICTABLE>
 3d8:	0be10069 	bleq	ff840584 <setstate_r+0xff840304>
 3dc:	00000061 	andeq	r0, r0, r1, rrx
 3e0:	00000322 	andeq	r0, r0, r2, lsr #6
 3e4:	0000031e 	andeq	r0, r0, lr, lsl r3
 3e8:	006f6c05 	rsbeq	r6, pc, r5, lsl #24
 3ec:	00610be2 	rsbeq	r0, r1, r2, ror #23
 3f0:	03330000 	teqeq	r3, #0
 3f4:	03310000 	teqeq	r1, #0
 3f8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 3fc:	00000168 	andeq	r0, r0, r8, ror #2
 400:	0000000c 	andeq	r0, r0, ip
 404:	0001430c 	andeq	r4, r1, ip, lsl #6
 408:	550aee00 	strpl	lr, [sl, #-3584]	@ 0xfffff200
 40c:	02000000 	andeq	r0, r0, #0
 410:	740f6c91 	strvc	r6, [pc], #-3217	@ 418 <.debug_info+0x418>
 414:	2a000001 	bcs	420 <.debug_info+0x420>
 418:	09000004 	stmdbeq	r0, {r2}
 41c:	74025001 	strvc	r5, [r2], #-1
 420:	51010900 	tstpl	r1, r0, lsl #18
 424:	00649102 	rsbeq	r9, r4, r2, lsl #2
 428:	41100000 	tstmi	r0, r0
 42c:	8c000000 	stchi	0, cr0, [r0], {-0}
 430:	00000034 	andeq	r0, r0, r4, lsr r0
 434:	00000000 	andeq	r0, r0, r0
 438:	000000ac 	andeq	r0, r0, ip, lsr #1
 43c:	04f99c01 	ldrbteq	r9, [r9], #3073	@ 0xc01
 440:	62120000 	andsvs	r0, r2, #0
 444:	8c006675 	stchi	6, cr6, [r0], {117}	@ 0x75
 448:	00023422 	andeq	r3, r2, r2, lsr #8
 44c:	00034700 	andeq	r4, r3, r0, lsl #14
 450:	00033b00 	andeq	r3, r3, r0, lsl #22
 454:	00f31100 	rscseq	r1, r3, r0, lsl #2
 458:	308c0000 	addcc	r0, ip, r0
 45c:	000000ec 	andeq	r0, r0, ip, ror #1
 460:	00000383 	andeq	r0, r0, r3, lsl #7
 464:	0000037d 	andeq	r0, r0, sp, ror r3
 468:	00001b04 	andeq	r1, r0, r4, lsl #22
 46c:	ec0e8e00 	stc	14, cr8, [lr], {-0}
 470:	98000000 	stmdals	r0, {}	@ <UNPREDICTABLE>
 474:	96000003 	strls	r0, [r0], -r3
 478:	13000003 	movwne	r0, #3
 47c:	0000026a 	andeq	r0, r0, sl, ror #4
 480:	0000a4b7 			@ <UNDEFINED> instruction: 0x0000a4b7
 484:	00281e00 	eoreq	r1, r8, r0, lsl #28
 488:	00200000 	eoreq	r0, r0, r0
 48c:	04a60000 	strteq	r0, [r6], #0
 490:	76050000 	strvc	r0, [r5], -r0
 494:	97006c61 	strls	r6, [r0, -r1, ror #24]
 498:	0000550a 	andeq	r5, r0, sl, lsl #10
 49c:	0003a300 	andeq	sl, r3, r0, lsl #6
 4a0:	00039f00 	andeq	r9, r3, r0, lsl #30
 4a4:	0c1f0000 	ldceq	0, cr0, [pc], {-0}
 4a8:	04000000 	streq	r0, [r0], #-0
 4ac:	00000005 	andeq	r0, r0, r5
 4b0:	00ec0b9e 	smlaleq	r0, ip, lr, fp
 4b4:	03b90000 			@ <UNDEFINED> instruction: 0x03b90000
 4b8:	03af0000 			@ <UNDEFINED> instruction: 0x03af0000
 4bc:	e2040000 	and	r0, r4, #0
 4c0:	9f000000 	svcls	0x00000000
 4c4:	0000ec0b 	andeq	lr, r0, fp, lsl #24
 4c8:	0003de00 	andeq	sp, r3, r0, lsl #28
 4cc:	0003d800 	andeq	sp, r3, r0, lsl #16
 4d0:	008b0400 	addeq	r0, fp, r0, lsl #8
 4d4:	0ba00000 	bleq	fe8004dc <setstate_r+0xfe80025c>
 4d8:	000000ec 	andeq	r0, r0, ip, ror #1
 4dc:	000003f6 	strdeq	r0, [r0], -r6
 4e0:	000003f4 	strdeq	r0, [r0], -r4
 4e4:	6c617605 	stclvs	6, cr7, [r1], #-20	@ 0xffffffec
 4e8:	550aa100 	strpl	sl, [sl, #-256]	@ 0xffffff00
 4ec:	01000000 	mrseq	r0, (UNDEF: 0)
 4f0:	fd000004 	stc2	0, cr0, [r0, #-16]
 4f4:	00000003 	andeq	r0, r0, r3
 4f8:	00312000 	eorseq	r2, r1, r0
 4fc:	00310000 	eorseq	r0, r1, r0
 500:	Address 0x500 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	03003401 	movweq	r3, #1025	@ 0x401
   4:	01213a0e 			@ <UNDEFINED> instruction: 0x01213a0e
   8:	0b39053b 	bleq	e414fc <setstate_r+0xe4127c>
   c:	17021349 	strne	r1, [r2, -r9, asr #6]
  10:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
  14:	00240200 	eoreq	r0, r4, r0, lsl #4
  18:	0b3e0b0b 	bleq	f82c4c <setstate_r+0xf829cc>
  1c:	00000e03 	andeq	r0, r0, r3, lsl #28
  20:	03000d03 	movweq	r0, #3331	@ 0xd03
  24:	3b0b3a0e 	blcc	2ce864 <setstate_r+0x2ce5e4>
  28:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  2c:	000b3813 	andeq	r3, fp, r3, lsl r8
  30:	00340400 	eorseq	r0, r4, r0, lsl #8
  34:	213a0e03 	teqcs	sl, r3, lsl #28
  38:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  3c:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  40:	1742b717 	smlaldne	fp, r2, r7, r7
  44:	34050000 	strcc	r0, [r5], #-0
  48:	3a080300 	bcc	200c50 <setstate_r+0x2009d0>
  4c:	0b3b0121 	bleq	ec04d8 <setstate_r+0xec0258>
  50:	13490b39 	movtne	r0, #39737	@ 0x9b39
  54:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
  58:	06000017 			@ <UNDEFINED> instruction: 0x06000017
  5c:	210b000f 	tstcs	fp, pc
  60:	00134904 	andseq	r4, r3, r4, lsl #18
  64:	00050700 	andeq	r0, r5, r0, lsl #14
  68:	213a0e03 	teqcs	sl, r3, lsl #28
  6c:	39053b01 	stmdbcc	r5, {r0, r8, r9, fp, ip, sp}
  70:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  74:	1742b717 	smlaldne	fp, r2, r7, r7
  78:	05080000 	streq	r0, [r8, #-0]
  7c:	3a080300 	bcc	200c84 <setstate_r+0x200a04>
  80:	053b0121 	ldreq	r0, [fp, #-289]!	@ 0xfffffedf
  84:	13490b39 	movtne	r0, #39737	@ 0x9b39
  88:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
  8c:	09000017 	stmdbeq	r0, {r0, r1, r2, r4}
  90:	18020049 	stmdane	r2, {r0, r3, r6}
  94:	0000187e 	andeq	r1, r0, lr, ror r8
  98:	0300160a 	movweq	r1, #1546	@ 0x60a
  9c:	3b0b3a0e 	blcc	2ce8dc <setstate_r+0x2ce65c>
  a0:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  a4:	0b000013 	bleq	f8 <.debug_abbrev+0xf8>
  a8:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
  ac:	0b3a0b0b 	bleq	e82ce0 <setstate_r+0xe82a60>
  b0:	21390b3b 	teqcs	r9, fp, lsr fp
  b4:	00130108 	andseq	r0, r3, r8, lsl #2
  b8:	00340c00 	eorseq	r0, r4, r0, lsl #24
  bc:	213a0e03 	teqcs	sl, r3, lsl #28
  c0:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  c4:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  c8:	0d000018 	stceq	0, cr0, [r0, #-96]	@ 0xffffffa0
  cc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  d0:	213a0e03 	teqcs	sl, r3, lsl #28
  d4:	39053b01 	stmdbcc	r5, {r0, r8, r9, fp, ip, sp}
  d8:	19270521 	stmdbne	r7!, {r0, r5, r8, sl}
  dc:	01111349 	tsteq	r1, r9, asr #6
  e0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  e4:	1301197a 	movwne	r1, #6522	@ 0x197a
  e8:	0b0e0000 	bleq	3800f0 <setstate_r+0x37fe70>
  ec:	12011101 	andne	r1, r1, #1073741824	@ 0x40000000
  f0:	0f000006 	svceq	0x00000006
  f4:	017d0148 	cmneq	sp, r8, asr #2
  f8:	0000137f 	andeq	r1, r0, pc, ror r3
  fc:	3f012e10 	svccc	0x00012e10
 100:	3a0e0319 	bcc	380d6c <setstate_r+0x380aec>
 104:	0b3b0121 	bleq	ec0590 <setstate_r+0xec0310>
 108:	27052139 	smladxcs	r5, r9, r1, r2
 10c:	11134919 	tstne	r3, r9, lsl r9
 110:	40061201 	andmi	r1, r6, r1, lsl #4
 114:	01197a18 	tsteq	r9, r8, lsl sl
 118:	11000013 	tstne	r0, r3, lsl r0
 11c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 120:	3b01213a 	blcc	48610 <setstate_r+0x48390>
 124:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 128:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
 12c:	00001742 	andeq	r1, r0, r2, asr #14
 130:	03000512 	movweq	r0, #1298	@ 0x512
 134:	01213a08 			@ <UNDEFINED> instruction: 0x01213a08
 138:	0b390b3b 	bleq	e42e2c <setstate_r+0xe42bac>
 13c:	17021349 	strne	r1, [r2, -r9, asr #6]
 140:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
 144:	000a1300 	andeq	r1, sl, r0, lsl #6
 148:	213a0e03 	teqcs	sl, r3, lsl #28
 14c:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
 150:	01110121 	tsteq	r1, r1, lsr #2
 154:	11140000 	tstne	r4, r0
 158:	130e2501 	movwne	r2, #58625	@ 0xe501
 15c:	1b0e030b 	blne	380d90 <setstate_r+0x380b10>
 160:	1201110e 	andne	r1, r1, #-2147483645	@ 0x80000003
 164:	00171006 	andseq	r1, r7, r6
 168:	00241500 	eoreq	r1, r4, r0, lsl #10
 16c:	0b3e0b0b 	bleq	f82da0 <setstate_r+0xf82b20>
 170:	00000803 	andeq	r0, r0, r3, lsl #16
 174:	49002616 	stmdbmi	r0, {r1, r2, r4, r9, sl, sp}
 178:	17000013 	smladne	r0, r3, r0, r0
 17c:	13490101 	movtne	r0, #37121	@ 0x9101
 180:	00001301 	andeq	r1, r0, r1, lsl #6
 184:	49002118 	stmdbmi	r0, {r3, r4, r8, sp}
 188:	000b2f13 	andeq	r2, fp, r3, lsl pc
 18c:	000a1900 	andeq	r1, sl, r0, lsl #18
 190:	0b3a0e03 	bleq	e839a4 <setstate_r+0xe83724>
 194:	0b39053b 	bleq	e41688 <setstate_r+0xe41408>
 198:	481a0000 	ldmdami	sl, {}	@ <UNPREDICTABLE>
 19c:	7f017d00 	svcvc	0x00017d00
 1a0:	1b000013 	blne	1f4 <initstate_r+0x50>
 1a4:	0e03000a 	cdpeq	0, 0, cr0, cr3, cr10, {0}
 1a8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	@ 0xfffff4c6
 1ac:	01110b39 	tsteq	r1, r9, lsr fp
 1b0:	0a1c0000 	beq	7001b8 <setstate_r+0x6fff38>
 1b4:	3a0e0300 	bcc	380dbc <setstate_r+0x380b3c>
 1b8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1bc:	1d00000b 	stcne	0, cr0, [r0, #-44]	@ 0xffffffd4
 1c0:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
 1c4:	00001301 	andeq	r1, r0, r1, lsl #6
 1c8:	11010b1e 	tstne	r1, lr, lsl fp
 1cc:	01061201 	tsteq	r6, r1, lsl #4
 1d0:	1f000013 	svcne	0x00000013
 1d4:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
 1d8:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
 1dc:	3c193f00 	ldccc	15, cr3, [r9], {-0}
 1e0:	030e6e19 	movweq	r6, #60953	@ 0xee19
 1e4:	0000000e 	andeq	r0, r0, lr

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000409 	andeq	r0, r0, r9, lsl #8
   4:	00040005 	andeq	r0, r4, r5
	...
  18:	80040000 	andhi	r0, r4, r0
  1c:	01068805 	tsteq	r6, r5, lsl #16
  20:	06880450 	pkhtbeq	r0, r8, r0, asr #8
  24:	750306b4 	strvc	r0, [r3, #-1716]	@ 0xfffff94c
  28:	b4049f7c 	strlt	r9, [r4], #-3964	@ 0xfffff084
  2c:	0606c006 	streq	ip, [r6], -r6
  30:	34060874 	strcc	r0, [r6], #-2164	@ 0xfffff78c
  34:	c0049f1c 	andgt	r9, r4, ip, lsl pc
  38:	0106e006 	tsteq	r6, r6
  3c:	06e00450 	usateq	r0, #0, r0, asr #8
  40:	a30a06e4 	movwge	r0, #42724	@ 0xa6e4
  44:	2600a503 	strcs	sl, [r0], -r3, lsl #10
  48:	00a82da8 	adceq	r2, r8, r8, lsr #27
  4c:	06e4049f 	usateq	r0, #4, pc, lsl #9	@ <UNPREDICTABLE>
  50:	500106e8 	andpl	r0, r1, r8, ror #13
  54:	f406e804 	vst2.8	{d14-d15}, [r6], r4
  58:	7c750306 	ldclvc	3, cr0, [r5], #-24	@ 0xffffffe8
  5c:	0000009f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
  60:	00000000 	andeq	r0, r0, r0
  64:	80040000 	andhi	r0, r4, r0
  68:	0105a005 	tsteq	r5, r5
  6c:	05a00451 	streq	r0, [r0, #1105]!	@ 0x451
  70:	540106dc 	strpl	r0, [r1], #-1756	@ 0xfffff924
  74:	e406dc04 	str	sp, [r6], #-3076	@ 0xfffff3fc
  78:	04510106 	ldrbeq	r0, [r1], #-262	@ 0xfffffefa
  7c:	06f406e4 	ldrbteq	r0, [r4], r4, ror #13
  80:	02005401 	andeq	r5, r0, #16777216	@ 0x1000000
	...
  90:	05800400 	streq	r0, [r0, #1024]	@ 0x400
  94:	70030594 	mulvc	r3, r4, r5
  98:	94049f04 	strls	r9, [r4], #-3844	@ 0xfffff0fc
  9c:	0106b405 	tsteq	r6, r5, lsl #8
  a0:	06b40455 	ssateq	r0, #21, r5, asr #8
  a4:	740206c0 	strvc	r0, [r2], #-1728	@ 0xfffff940
  a8:	06c00408 	strbeq	r0, [r0], r8, lsl #8
  ac:	550106dc 	strpl	r0, [r1, #-1756]	@ 0xfffff924
  b0:	e006dc04 	and	sp, r6, r4, lsl #24
  b4:	04700306 	ldrbteq	r0, [r0], #-774	@ 0xfffffcfa
  b8:	06e0049f 	usateq	r0, #0, pc, lsl #9	@ <UNPREDICTABLE>
  bc:	a30c06e4 	movwge	r0, #50916	@ 0xc6e4
  c0:	2600a503 	strcs	sl, [r0], -r3, lsl #10
  c4:	00a82da8 	adceq	r2, r8, r8, lsr #27
  c8:	049f0423 	ldreq	r0, [pc], #1059	@ d0 <.debug_loclists+0xd0>
  cc:	06f406e4 	ldrbteq	r0, [r4], r4, ror #13
  d0:	00005501 	andeq	r5, r0, r1, lsl #10
  d4:	00000000 	andeq	r0, r0, r0
  d8:	05cc0400 	strbeq	r0, [ip, #1024]	@ 0x400
  dc:	53010680 	movwpl	r0, #5760	@ 0x1680
  e0:	a3068004 	movwge	r8, #24580	@ 0x6004
  e4:	0c740206 	ldcleq	2, cr0, [r4], #-24	@ 0xffffffe8
  e8:	f406e404 	vst3.8	{d14-d16}, [r6], r4
  ec:	00530106 	subseq	r0, r3, r6, lsl #2
  f0:	00000000 	andeq	r0, r0, r0
  f4:	b4059c04 	strlt	r9, [r5], #-3076	@ 0xfffff3fc
  f8:	04520105 	ldrbeq	r0, [r2], #-261	@ 0xfffffefb
  fc:	06dc06c0 	ldrbeq	r0, [ip], r0, asr #13
 100:	00005201 	andeq	r5, r0, r1, lsl #4
 104:	04000000 	streq	r0, [r0], #-0
 108:	05b805a0 	ldreq	r0, [r8, #1440]!	@ 0x5a0
 10c:	c0045101 	andgt	r5, r4, r1, lsl #2
 110:	0106dc06 	tsteq	r6, r6, lsl #24
 114:	00000051 	andeq	r0, r0, r1, asr r0
 118:	c005e404 	andgt	lr, r5, r4, lsl #8
 11c:	00560106 	subseq	r0, r6, r6, lsl #2
 120:	ec040000 	stc	0, cr0, [r4], {-0}
 124:	0106a305 	tsteq	r6, r5, lsl #6
 128:	00000052 	andeq	r0, r0, r2, asr r0
 12c:	a3069004 	movwge	r9, #24580	@ 0x6004
 130:	00530106 	subseq	r0, r3, r6, lsl #2
 134:	00000000 	andeq	r0, r0, r0
 138:	a4040000 	strge	r0, [r4], #-0
 13c:	0103ff03 	tsteq	r3, r3, lsl #30	@ <UNPREDICTABLE>
 140:	03ff0450 	mvnseq	r0, #80, 8	@ 0x50000000
 144:	a30a04b4 	movwge	r0, #42164	@ 0xa4b4
 148:	2600a503 	strcs	sl, [r0], -r3, lsl #10
 14c:	00a82da8 	adceq	r2, r8, r8, lsr #27
 150:	04b4049f 	ldrteq	r0, [r4], #1183	@ 0x49f
 154:	50010580 	andpl	r0, r1, r0, lsl #11
	...
 160:	03a40400 			@ <UNDEFINED> instruction: 0x03a40400
 164:	510103fc 	strdpl	r0, [r1, -ip]
 168:	ac03fc04 	stcge	12, cr15, [r3], {4}
 16c:	04560104 	ldrbeq	r0, [r6], #-260	@ 0xfffffefc
 170:	04b404ac 	ldrteq	r0, [r4], #1196	@ 0x4ac
 174:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
 178:	2da82601 	stccs	6, cr2, [r8, #4]!
 17c:	049f00a8 	ldreq	r0, [pc], #168	@ 184 <.debug_loclists+0x184>
 180:	058004b4 	streq	r0, [r0, #1204]	@ 0x4b4
 184:	00005101 	andeq	r5, r0, r1, lsl #2
 188:	00000000 	andeq	r0, r0, r0
 18c:	03a40400 			@ <UNDEFINED> instruction: 0x03a40400
 190:	520103cc 	andpl	r0, r1, #204, 6	@ 0x30000003
 194:	b403cc04 	strlt	ip, [r3], #-3076	@ 0xfffff3fc
 198:	03a30a04 			@ <UNDEFINED> instruction: 0x03a30a04
 19c:	a82602a5 	stmdage	r6!, {r0, r2, r5, r7, r9}
 1a0:	9f00a82d 	svcls	0x0000a82d
 1a4:	8004b404 	andhi	fp, r4, r4, lsl #8
 1a8:	00520105 	subseq	r0, r2, r5, lsl #2
 1ac:	00000000 	andeq	r0, r0, r0
 1b0:	a4040000 	strge	r0, [r4], #-0
 1b4:	0103d003 	tsteq	r3, r3
 1b8:	03d00453 	bicseq	r0, r0, #1392508928	@ 0x53000000
 1bc:	540104b4 	strpl	r0, [r1], #-1204	@ 0xfffffb4c
 1c0:	8004b404 	andhi	fp, r4, r4, lsl #8
 1c4:	00530105 	subseq	r0, r3, r5, lsl #2
 1c8:	c8040000 	stmdagt	r4, {}	@ <UNPREDICTABLE>
 1cc:	0104ac03 	tsteq	r4, r3, lsl #24
 1d0:	00000055 	andeq	r0, r0, r5, asr r0
 1d4:	d8040000 	stmdale	r4, {}	@ <UNPREDICTABLE>
 1d8:	0103f003 	tsteq	r3, r3	@ <UNPREDICTABLE>
 1dc:	03f00453 	mvnseq	r0, #1392508928	@ 0x53000000
 1e0:	750a04ac 	strvc	r0, [sl, #-1196]	@ 0xfffffb54
 1e4:	03243204 			@ <UNDEFINED> instruction: 0x03243204
 1e8:	00000004 	andeq	r0, r0, r4
 1ec:	00000022 	andeq	r0, r0, r2, lsr #32
 1f0:	dc040000 	stcle	0, cr0, [r4], {-0}
 1f4:	0103ff03 	tsteq	r3, r3, lsl #30	@ <UNPREDICTABLE>
 1f8:	03ff0452 	mvnseq	r0, #1375731712	@ 0x52000000
 1fc:	750a04ac 	strvc	r0, [sl, #-1196]	@ 0xfffffb54
 200:	03243200 			@ <UNDEFINED> instruction: 0x03243200
 204:	00000000 	andeq	r0, r0, r0
 208:	00000022 	andeq	r0, r0, r2, lsr #32
 20c:	ac03ec04 	stcge	12, cr14, [r3], {4}
 210:	00570104 	subseq	r0, r7, r4, lsl #2
	...
 21c:	ac040000 	stcge	0, cr0, [r4], {-0}
 220:	0101c401 	tsteq	r1, r1, lsl #8
 224:	01c40450 	biceq	r0, r4, r0, asr r4
 228:	530101f8 	movwpl	r0, #4600	@ 0x11f8
 22c:	8c038804 	stchi	8, cr8, [r3], {4}
 230:	04500103 	ldrbeq	r0, [r0], #-259	@ 0xfffffefd
 234:	0390038c 	orrseq	r0, r0, #140, 6	@ 0x30000002
 238:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
 23c:	2da82600 	stccs	6, cr2, [r8]
 240:	049f00a8 	ldreq	r0, [pc], #168	@ 248 <.debug_loclists+0x248>
 244:	03a40390 			@ <UNDEFINED> instruction: 0x03a40390
 248:	00005301 	andeq	r5, r0, r1, lsl #6
 24c:	00000000 	andeq	r0, r0, r0
 250:	01ac0400 			@ <UNDEFINED> instruction: 0x01ac0400
 254:	510101ec 	smlattpl	r1, ip, r1, r0
 258:	8801ec04 	stmdahi	r1, {r2, sl, fp, sp, lr, pc}
 25c:	04540103 	ldrbeq	r0, [r4], #-259	@ 0xfffffefd
 260:	03a40388 			@ <UNDEFINED> instruction: 0x03a40388
 264:	00005101 	andeq	r5, r0, r1, lsl #2
 268:	00000000 	andeq	r0, r0, r0
 26c:	01c40400 	biceq	r0, r4, r0, lsl #8
 270:	500101f4 	strdpl	r0, [r1], -r4
 274:	94039004 	strls	r9, [r3], #-4
 278:	04500103 	ldrbeq	r0, [r0], #-259	@ 0xfffffefd
 27c:	03a40394 			@ <UNDEFINED> instruction: 0x03a40394
 280:	000c7102 	andeq	r7, ip, r2, lsl #2
 284:	00000000 	andeq	r0, r0, r0
 288:	e401d004 	str	sp, [r1], #-4
 28c:	04550102 	ldrbeq	r0, [r5], #-258	@ 0xfffffefe
 290:	02e802e4 	rsceq	r0, r8, #228, 4	@ 0x4000000e
 294:	00047402 	andeq	r7, r4, r2, lsl #8
 298:	00000001 	andeq	r0, r0, r1
 29c:	f801ec04 			@ <UNDEFINED> instruction: 0xf801ec04
 2a0:	9f310201 	svcls	0x00310201
 2a4:	e801f804 	stmda	r1, {r2, fp, ip, sp, lr, pc}
 2a8:	00500102 	subseq	r0, r0, r2, lsl #2
 2ac:	00000000 	andeq	r0, r0, r0
 2b0:	f8040000 			@ <UNDEFINED> instruction: 0xf8040000
 2b4:	0102b001 	tsteq	r2, r1
 2b8:	02c00452 	sbceq	r0, r0, #1375731712	@ 0x52000000
 2bc:	720902c4 	andvc	r0, r9, #196, 4	@ 0x4000000c
 2c0:	1e007c00 	cdpne	12, 0, cr7, cr0, cr0, {0}
 2c4:	9f220073 	svcls	0x00220073
 2c8:	e802c404 	stmda	r2, {r2, sl, lr, pc}
 2cc:	00520102 	subseq	r0, r2, r2, lsl #2
 2d0:	01000001 	tsteq	r0, r1
 2d4:	00000001 	andeq	r0, r0, r1
 2d8:	f801e804 			@ <UNDEFINED> instruction: 0xf801e804
 2dc:	04550101 	ldrbeq	r0, [r5], #-257	@ 0xfffffeff
 2e0:	01fc01f8 	ldrsheq	r0, [ip, #24]!
 2e4:	fc045e01 	stc2	14, cr5, [r4], {1}
 2e8:	03028001 	movweq	r8, #8193	@ 0x2001
 2ec:	049f047e 	ldreq	r0, [pc], #1150	@ 2f4 <.debug_loclists+0x2f4>
 2f0:	02e80280 	rsceq	r0, r8, #128, 4
 2f4:	00005e01 	andeq	r5, r0, r1, lsl #28
 2f8:	02020000 	andeq	r0, r2, #0
 2fc:	04000000 	streq	r0, [r0], #-0
 300:	02e001ec 	rsceq	r0, r0, #236, 2	@ 0x3b
 304:	e4045101 	str	r5, [r4], #-257	@ 0xfffffeff
 308:	0102f402 	tsteq	r2, r2, lsl #8	@ <UNPREDICTABLE>
 30c:	02f40455 	rscseq	r0, r4, #1426063360	@ 0x55000000
 310:	750302f8 	strvc	r0, [r3, #-760]	@ 0xfffffd08
 314:	f8049f7f 			@ <UNDEFINED> instruction: 0xf8049f7f
 318:	01038002 	tsteq	r3, r2
 31c:	00000055 	andeq	r0, r0, r5, asr r0
 320:	f8040000 			@ <UNDEFINED> instruction: 0xf8040000
 324:	01028401 	tsteq	r2, r1, lsl #8
 328:	02a0045c 	adceq	r0, r0, #92, 8	@ 0x5c000000
 32c:	5c0102cc 	stcpl	2, cr0, [r1], {204}	@ 0xcc
 330:	04000000 	streq	r0, [r0], #-0
 334:	02b802ac 	adcseq	r0, r8, #172, 4	@ 0xc000000a
 338:	00005301 	andeq	r5, r0, r1, lsl #6
	...
 344:	04000000 	streq	r0, [r0], #-0
 348:	50012000 	andpl	r2, r1, r0
 34c:	012c2004 			@ <UNDEFINED> instruction: 0x012c2004
 350:	4c2c0453 	stcmi	4, cr0, [ip], #-332	@ 0xfffffeb4
 354:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
 358:	2da82600 	stccs	6, cr2, [r8]
 35c:	049f00a8 	ldreq	r0, [pc], #168	@ 364 <.debug_loclists+0x364>
 360:	0101a04c 	tsteq	r1, ip, asr #32
 364:	01a00453 	asreq	r0, r3, r4
 368:	500101a4 	andpl	r0, r1, r4, lsr #3
 36c:	ac01a404 	stcge	4, cr10, [r1], {4}
 370:	03a30a01 			@ <UNDEFINED> instruction: 0x03a30a01
 374:	a82600a5 	stmdage	r6!, {r0, r2, r5, r7}
 378:	9f00a82d 	svcls	0x0000a82d
 37c:	00000000 	andeq	r0, r0, r0
 380:	04000000 	streq	r0, [r0], #-0
 384:	51015c00 	tstpl	r1, r0, lsl #24
 388:	01a05c04 	lsleq	r5, r4, #24
 38c:	a0045c01 	andge	r5, r4, r1, lsl #24
 390:	0101ac01 	tsteq	r1, r1, lsl #24
 394:	00000051 	andeq	r0, r0, r1, asr r0
 398:	01a01c04 	lsleq	r1, r4, #24
 39c:	01005e01 	tsteq	r0, r1, lsl #28
 3a0:	04000000 	streq	r0, [r0], #-0
 3a4:	7e024028 	cdpvc	0, 0, cr4, cr2, cr8, {1}
 3a8:	4c400400 	mcrrmi	4, 0, r0, r0, cr0
 3ac:	00005301 	andeq	r5, r0, r1, lsl #6
 3b0:	01010000 	mrseq	r0, (UNDEF: 1)
 3b4:	00000101 	andeq	r0, r0, r1, lsl #2
 3b8:	68500400 	ldmdavs	r0, {sl}^
 3bc:	68045201 	stmdavs	r4, {r0, r9, ip, lr}
 3c0:	7c720370 	ldclvc	3, cr0, [r2], #-448	@ 0xfffffe40
 3c4:	7870049f 	ldmdavc	r0!, {r0, r1, r2, r3, r4, r7, sl}^
 3c8:	78045201 	stmdavc	r4, {r0, r9, ip, lr}
 3cc:	5e010180 	cdppl	1, 0, cr0, cr1, cr0, {4}
 3d0:	a0018004 	andge	r8, r1, r4
 3d4:	00520101 	subseq	r0, r2, r1, lsl #2
 3d8:	00000000 	andeq	r0, r0, r0
 3dc:	54040000 	strpl	r0, [r4], #-0
 3e0:	5001018c 	andpl	r0, r1, ip, lsl #3
 3e4:	90018c04 	andls	r8, r1, r4, lsl #24
 3e8:	04730201 	ldrbteq	r0, [r3], #-513	@ 0xfffffdff
 3ec:	9c019004 	stcls	0, cr9, [r1], {4}
 3f0:	00500101 	subseq	r0, r0, r1, lsl #2
 3f4:	58040000 	stmdapl	r4, {}	@ <UNPREDICTABLE>
 3f8:	540101a0 	strpl	r0, [r1], #-416	@ 0xfffffe60
 3fc:	00000000 	andeq	r0, r0, r0
 400:	6c680400 	stclvs	4, cr0, [r8], #-0
 404:	6c045101 	stcvs	1, cr5, [r4], {1}
 408:	7c720270 	ldclvc	2, cr0, [r2], #-448	@ 0xfffffe40
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000374 	andeq	r0, r0, r4, ror r3
	...

Disassembly of section .debug_rnglists:

00000000 <.debug_rnglists>:
   0:	0000001d 	andeq	r0, r0, sp, lsl r0
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	01884c04 	orreq	r4, r8, r4, lsl #24
  10:	a0019004 	andge	r9, r1, r4
  14:	f8040001 			@ <UNDEFINED> instruction: 0xf8040001
  18:	04028001 	streq	r8, [r2], #-1
  1c:	02cc028c 	sbceq	r0, ip, #140, 4	@ 0xc0000008
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000003d6 	ldrdeq	r0, [r0], -r6
   4:	00780003 	rsbseq	r0, r8, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	@ ffffffc5 <setstate_r+0xfffffd45>
  24:	6c2f7273 	stcvs	2, cr7, [pc], #-460	@ fffffe60 <setstate_r+0xfffffbe0>
  28:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  2c:	612f6363 			@ <UNDEFINED> instruction: 0x612f6363
  30:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  34:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  38:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  3c:	2e34312f 	cdpcs	1, 3, cr3, cr4, cr15, {1}
  40:	2f302e31 	svccs	0x00302e31
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	@ 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	6e617200 	cdpvs	2, 6, cr7, cr1, cr0, {0}
  50:	2e6d6f64 	cdpcs	15, 6, cr6, cr13, cr4, {3}
  54:	00010063 	andeq	r0, r1, r3, rrx
  58:	64747300 	ldrbtvs	r7, [r4], #-768	@ 0xfffffd00
  5c:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
  60:	00020068 	andeq	r0, r2, r8, rrx
  64:	64747300 	ldrbtvs	r7, [r4], #-768	@ 0xfffffd00
  68:	2d746e69 	ldclcs	14, cr6, [r4, #-420]!	@ 0xfffffe5c
  6c:	2e636367 	cdpcs	3, 6, cr6, cr3, cr7, {3}
  70:	00020068 	andeq	r0, r2, r8, rrx
  74:	6e617200 	cdpvs	2, 6, cr7, cr1, cr0, {0}
  78:	2e6d6f64 	cdpcs	15, 6, cr6, cr13, cr4, {3}
  7c:	00010068 	andeq	r0, r1, r8, rrx
  80:	01050000 	mrseq	r0, (UNDEF: 5)
  84:	00020500 	andeq	r0, r2, r0, lsl #10
  88:	03000000 	movweq	r0, #0
  8c:	0501018c 	streq	r0, [r1, #-396]	@ 0xfffffe74
  90:	05141305 	ldreq	r1, [r4, #-773]	@ 0xfffffcfb
  94:	05010608 	streq	r0, [r1, #-1544]	@ 0xfffff9f8
  98:	05056301 	streq	r6, [r5, #-769]	@ 0xfffffcff
  9c:	0b056c06 	bleq	15b0bc <setstate_r+0x15ae3c>
  a0:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
  a4:	0c053006 	stceq	0, cr3, [r5], {6}
  a8:	08050106 	stmdaeq	r5, {r1, r2, r8}
  ac:	0602052e 	streq	r0, [r2], -lr, lsr #10
  b0:	0f05134c 	svceq	0x0005134c
  b4:	13050106 	movwne	r0, #20742	@ 0x5106
  b8:	4a21052e 	bmi	841578 <setstate_r+0x8412f8>
  bc:	054a0605 	strbeq	r0, [sl, #-1541]	@ 0xfffff9fb
  c0:	052f0602 	streq	r0, [pc, #-1538]!	@ fffffac6 <setstate_r+0xfffff846>
  c4:	0501060b 	streq	r0, [r1, #-1547]	@ 0xfffff9f5
  c8:	052f0602 	streq	r0, [pc, #-1538]!	@ ffffface <setstate_r+0xfffff84e>
  cc:	0501060a 	streq	r0, [r1, #-1546]	@ 0xfffff9f6
  d0:	054e0602 	strbeq	r0, [lr, #-1538]	@ 0xfffff9fe
  d4:	0501060b 	streq	r0, [r1, #-1547]	@ 0xfffff9f5
  d8:	052f0602 	streq	r0, [pc, #-1538]!	@ fffffade <setstate_r+0xfffff85e>
  dc:	0501060b 	streq	r0, [r1, #-1547]	@ 0xfffff9f5
  e0:	052f0602 	streq	r0, [pc, #-1538]!	@ fffffae6 <setstate_r+0xfffff866>
  e4:	0501060b 	streq	r0, [r1, #-1547]	@ 0xfffff9f5
  e8:	142f0602 	strtne	r0, [pc], #-1538	@ f0 <.debug_line+0xf0>
  ec:	01060805 	tsteq	r6, r5, lsl #16
  f0:	052e0e05 	streq	r0, [lr, #-3589]!	@ 0xfffff1fb
  f4:	05680602 	strbeq	r0, [r8, #-1538]!	@ 0xfffff9fe
  f8:	05010617 	streq	r0, [r1, #-1559]	@ 0xfffff9e9
  fc:	02052e0a 	andeq	r2, r5, #10, 28	@ 0xa0
 100:	05132f06 	ldreq	r2, [r3, #-3846]	@ 0xfffff0fa
 104:	05010605 	streq	r0, [r1, #-1541]	@ 0xfffff9fb
 108:	134c0606 	movtne	r0, #50694	@ 0xc606
 10c:	2d060b05 	vstrcs	d0, [r6, #-20]	@ 0xffffffec
 110:	03060205 	movweq	r0, #25093	@ 0x6205
 114:	0c052e09 	stceq	14, cr2, [r5], {9}
 118:	02050106 	andeq	r0, r5, #-2147483647	@ 0x80000001
 11c:	0c052f06 	stceq	15, cr2, [r5], {6}
 120:	05300106 	ldreq	r0, [r0, #-262]!	@ 0xfffffefa
 124:	06053201 	streq	r3, [r5], -r1, lsl #4
 128:	2e750306 	cdpcs	3, 7, cr0, cr5, cr6, {0}
 12c:	0609052f 	streq	r0, [r9], -pc, lsr #10
 130:	2f080501 	svccs	0x00080501
 134:	0c052e2e 	stceq	14, cr2, [r5], {46}	@ 0x2e
 138:	2f01051a 	svccs	0x0001051a
 13c:	03063c05 	movweq	r3, #27653	@ 0x6c05
 140:	01064a0a 	tsteq	r6, sl, lsl #20
 144:	4b060505 	blmi	181560 <setstate_r+0x1812e0>
 148:	13131313 	tstne	r3, #1275068416	@ 0x4c000000
 14c:	08051413 	stmdaeq	r5, {r0, r1, r4, sl, ip}
 150:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 154:	0a056806 	beq	15a174 <setstate_r+0x159ef4>
 158:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 15c:	08052f06 	stmdaeq	r5, {r1, r2, r8, r9, sl, fp, sp}
 160:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 164:	0b054d06 	bleq	153584 <setstate_r+0x153304>
 168:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 16c:	08053006 	stmdaeq	r5, {r1, r2, ip, sp}
 170:	07050106 	streq	r0, [r5, -r6, lsl #2]
 174:	0605052f 	streq	r0, [r5], -pc, lsr #10
 178:	060e052f 	streq	r0, [lr], -pc, lsr #10
 17c:	06050501 	streq	r0, [r5], -r1, lsl #10
 180:	0608054b 	streq	r0, [r8], -fp, asr #10
 184:	06050501 	streq	r0, [r5], -r1, lsl #10
 188:	0513134d 	ldreq	r1, [r3, #-845]	@ 0xfffffcb3
 18c:	05010608 	streq	r0, [r1, #-1544]	@ 0xfffff9f8
 190:	052f0605 	streq	r0, [pc, #-1541]!	@ fffffb93 <setstate_r+0xfffff913>
 194:	050f0609 	streq	r0, [pc, #-1545]	@ fffffb93 <setstate_r+0xfffff913>
 198:	0505310c 	streq	r3, [r5, #-268]	@ 0xfffffef4
 19c:	0606052e 	streq	r0, [r6], -lr, lsr #10
 1a0:	052e0903 	streq	r0, [lr, #-2307]!	@ 0xfffff6fd
 1a4:	0501060b 	streq	r0, [r1, #-1547]	@ 0xfffff9f5
 1a8:	052f0602 	streq	r0, [pc, #-1538]!	@ fffffbae <setstate_r+0xfffff92e>
 1ac:	2e010609 	cdpcs	6, 0, cr0, cr1, cr9, {0}
 1b0:	02001905 	andeq	r1, r0, #81920	@ 0x14000
 1b4:	03060204 	movweq	r0, #25092	@ 0x6204
 1b8:	13050176 	movwne	r0, #20854	@ 0x5176
 1bc:	01040200 	mrseq	r0, R12_usr
 1c0:	4f02052e 	svcmi	0x0002052e
 1c4:	01060b05 	tsteq	r6, r5, lsl #22
 1c8:	9f060205 	svcls	0x00060205
 1cc:	01060b05 	tsteq	r6, r5, lsl #22
 1d0:	67060205 	strvs	r0, [r6, -r5, lsl #4]
 1d4:	01060f05 	tsteq	r6, r5, lsl #30
 1d8:	1b054a2e 	blne	152a98 <setstate_r+0x152818>
 1dc:	0602052e 	streq	r0, [r2], -lr, lsr #10
 1e0:	0605052f 	streq	r0, [r5], -pc, lsr #10
 1e4:	064a2e01 	strbeq	r2, [sl], -r1, lsl #28
 1e8:	061b0517 			@ <UNDEFINED> instruction: 0x061b0517
 1ec:	2e110501 	cdpcs	5, 1, cr0, cr1, cr1, {0}
 1f0:	052e0f05 	streq	r0, [lr, #-3845]!	@ 0xfffff0fb
 1f4:	052f0605 	streq	r0, [pc, #-1541]!	@ fffffbf7 <setstate_r+0xfffff977>
 1f8:	0501060f 	streq	r0, [r1, #-1551]	@ 0xfffff9f1
 1fc:	052f0605 	streq	r0, [pc, #-1541]!	@ fffffbff <setstate_r+0xfffff97f>
 200:	2e010608 	cdpcs	6, 0, cr0, cr1, cr8, {0}
 204:	2f060505 	svccs	0x00060505
 208:	01060b05 	tsteq	r6, r5, lsl #22
 20c:	30060205 	andcc	r0, r6, r5, lsl #4
 210:	06090513 			@ <UNDEFINED> instruction: 0x06090513
 214:	11056601 	tstne	r5, r1, lsl #12
 218:	01060f06 	tsteq	r6, r6, lsl #30
 21c:	350c052e 	strcc	r0, [ip, #-1326]	@ 0xfffffad2
 220:	05320105 	ldreq	r0, [r2, #-261]!	@ 0xfffffefb
 224:	2e2e490c 	vmulcs.f16	s8, s28, s24	@ <UNPREDICTABLE>
 228:	0601052e 	streq	r0, [r1], -lr, lsr #10
 22c:	06820f03 	streq	r0, [r2], r3, lsl #30
 230:	06050501 	streq	r0, [r5], -r1, lsl #10
 234:	1313132f 	tstne	r3, #-1140850688	@ 0xbc000000
 238:	06080514 			@ <UNDEFINED> instruction: 0x06080514
 23c:	06050501 	streq	r0, [r5], -r1, lsl #10
 240:	06080569 	streq	r0, [r8], -r9, ror #10
 244:	06020501 	streq	r0, [r2], -r1, lsl #10
 248:	061e054b 	ldreq	r0, [lr], -fp, asr #10
 24c:	04020001 	streq	r0, [r2], #-1
 250:	05054a01 	streq	r4, [r5, #-2561]	@ 0xfffff5ff
 254:	2e0c0306 	cdpcs	3, 0, cr0, cr12, cr6, {0}
 258:	01060c05 	tsteq	r6, r5, lsl #24
 25c:	05052e2e 	streq	r2, [r5, #-3630]	@ 0xfffff1d2
 260:	10054b06 	andne	r4, r5, r6, lsl #22
 264:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 268:	14053006 	strne	r3, [r5], #-6
 26c:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 270:	13052f06 	movwne	r2, #24326	@ 0x5f06
 274:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 278:	13052f06 	movwne	r2, #24326	@ 0x5f06
 27c:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 280:	0b052f06 	bleq	14bea0 <setstate_r+0x14bc20>
 284:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 288:	14053006 	strne	r3, [r5], #-6
 28c:	12050106 	andne	r0, r5, #-2147483647	@ 0x80000001
 290:	0605052e 	streq	r0, [r5], -lr, lsr #10
 294:	06100530 			@ <UNDEFINED> instruction: 0x06100530
 298:	06050501 	streq	r0, [r5], -r1, lsl #10
 29c:	062e0630 			@ <UNDEFINED> instruction: 0x062e0630
 2a0:	060f0530 			@ <UNDEFINED> instruction: 0x060f0530
 2a4:	06050501 	streq	r0, [r5], -r1, lsl #10
 2a8:	0608054b 	streq	r0, [r8], -fp, asr #10
 2ac:	06020501 	streq	r0, [r2], -r1, lsl #10
 2b0:	0612054b 	ldreq	r0, [r2], -fp, asr #10
 2b4:	2e190501 	cdpcs	5, 1, cr0, cr9, cr1, {0}
 2b8:	052e2205 	streq	r2, [lr, #-517]!	@ 0xfffffdfb
 2bc:	0c054a2e 			@ <UNDEFINED> instruction: 0x0c054a2e
 2c0:	0105302e 	tsteq	r5, lr, lsr #32
 2c4:	060a0532 			@ <UNDEFINED> instruction: 0x060a0532
 2c8:	054a5f03 	strbeq	r5, [sl, #-3843]	@ 0xfffff0fd
 2cc:	0501060d 	streq	r0, [r1, #-1549]	@ 0xfffff9f3
 2d0:	054c0602 	strbeq	r0, [ip, #-1538]	@ 0xfffff9fe
 2d4:	05010605 	streq	r0, [r1, #-1541]	@ 0xfffff9fb
 2d8:	02054e07 	andeq	r4, r5, #7, 28	@ 0x70
 2dc:	1e054d06 	cdpne	13, 0, cr4, cr5, cr6, {0}
 2e0:	02000106 	andeq	r0, r0, #-2147483647	@ 0x80000001
 2e4:	004a0104 	subeq	r0, sl, r4, lsl #2
 2e8:	03020402 	movweq	r0, #9218	@ 0x2402
 2ec:	02004a76 	andeq	r4, r0, #483328	@ 0x76000
 2f0:	0a030204 	beq	c0b08 <setstate_r+0xc0888>
 2f4:	030c054a 	movweq	r0, #50506	@ 0xc54a
 2f8:	054a4a17 	strbeq	r4, [sl, #-2583]	@ 0xfffff5e9
 2fc:	0c030601 	stceq	6, cr0, [r3], {1}
 300:	13050566 	movwne	r0, #21862	@ 0x5566
 304:	13131313 	tstne	r3, #1275068416	@ 0x4c000000
 308:	08051413 	stmdaeq	r5, {r0, r1, r4, sl, ip}
 30c:	01050106 	tsteq	r5, r6, lsl #2
 310:	4a667803 	bmi	199e324 <setstate_r+0x199e0a4>
 314:	03060505 	movweq	r0, #25861	@ 0x6505
 318:	0e052e0b 	cdpeq	14, 0, cr2, cr5, cr11, {0}
 31c:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 320:	0f052f06 	svceq	0x00052f06
 324:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 328:	08052f06 	stmdaeq	r5, {r1, r2, r8, r9, sl, fp, sp}
 32c:	02050106 	andeq	r0, r5, #-2147483647	@ 0x80000001
 330:	10054b06 	andne	r4, r5, r6, lsl #22
 334:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 338:	15054e06 	strne	r4, [r5, #-3590]	@ 0xfffff1fa
 33c:	0a050106 	beq	14075c <setstate_r+0x1404dc>
 340:	05052e2e 	streq	r2, [r5, #-3630]	@ 0xfffff1d2
 344:	08059f06 	stmdaeq	r5, {r1, r2, r8, r9, sl, fp, ip, pc}
 348:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 34c:	1c054d06 	stcne	13, cr4, [r5], {6}
 350:	13050106 	movwne	r0, #20742	@ 0x5106
 354:	06050582 	streq	r0, [r5], -r2, lsl #11
 358:	0620052f 	strteq	r0, [r0], -pc, lsr #10
 35c:	2e130501 	cdpcs	5, 1, cr0, cr3, cr1, {0}
 360:	2f060505 	svccs	0x00060505
 364:	01061405 	tsteq	r6, r5, lsl #8
 368:	30060505 	andcc	r0, r6, r5, lsl #10
 36c:	01060805 	tsteq	r6, r5, lsl #16
 370:	4c060205 	stcmi	2, cr0, [r6], {5}
 374:	01061605 	tsteq	r6, r5, lsl #12
 378:	4a2e0605 	bmi	b81b94 <setstate_r+0xb81914>
 37c:	4b060205 	blmi	180b98 <setstate_r+0x180918>
 380:	01060e05 	tsteq	r6, r5, lsl #28
 384:	052e0c05 	streq	r0, [lr, #-3077]!	@ 0xfffff3fb
 388:	052f0602 	streq	r0, [pc, #-1538]!	@ fffffd8e <setstate_r+0xfffffb0e>
 38c:	0501062d 	streq	r0, [r1, #-1581]	@ 0xfffff9d3
 390:	0c05660e 	stceq	6, cr6, [r5], {14}
 394:	05052e2e 	streq	r2, [r5, #-3630]	@ 0xfffff1d2
 398:	10051406 	andne	r1, r5, r6, lsl #8
 39c:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 3a0:	14053006 	strne	r3, [r5], #-6
 3a4:	12050106 	andne	r0, r5, #-2147483647	@ 0x80000001
 3a8:	0605052e 	streq	r0, [r5], -lr, lsr #10
 3ac:	060c0530 			@ <UNDEFINED> instruction: 0x060c0530
 3b0:	06020501 	streq	r0, [r2], -r1, lsl #10
 3b4:	054a6c03 	strbeq	r6, [sl, #-3075]	@ 0xfffff3fd
 3b8:	05010623 	streq	r0, [r1, #-1571]	@ 0xfffff9dd
 3bc:	1d052e2a 	stcne	14, cr2, [r5, #-168]	@ 0xffffff58
 3c0:	4a38052e 	bmi	e01880 <setstate_r+0xe01600>
 3c4:	052e1005 	streq	r1, [lr, #-5]!
 3c8:	4a17030c 	bmi	5c1000 <setstate_r+0x5c0d80>
 3cc:	052f0105 	streq	r0, [pc, #-261]!	@ 2cf <.debug_line+0x2cf>
 3d0:	01052d0c 	tsteq	r5, ip, lsl #26
 3d4:	0006022f 	andeq	r0, r6, pc, lsr #4
 3d8:	Address 0x3d8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	64726f77 	ldrbtvs	r6, [r2], #-3959	@ 0xfffff089
   4:	74706600 	ldrbtvc	r6, [r0], #-1536	@ 0xfffffa00
   8:	69730072 	ldmdbvs	r3!, {r1, r4, r5, r6}^
   c:	745f657a 	ldrbvc	r6, [pc], #-1402	@ 14 <.debug_str+0x14>
  10:	77656e00 	strbvc	r6, [r5, -r0, lsl #28]!
  14:	6174735f 	cmnvs	r4, pc, asr r3
  18:	73006574 	movwvc	r6, #1396	@ 0x574
  1c:	65746174 	ldrbvs	r6, [r4, #-372]!	@ 0xfffffe8c
  20:	61657200 	cmnvs	r5, r0, lsl #4
  24:	65730072 	ldrbvs	r0, [r3, #-114]!	@ 0xffffff8e
  28:	61726170 	cmnvs	r2, r0, ror r1
  2c:	6e6f6974 			@ <UNDEFINED> instruction: 0x6e6f6974
  30:	615f5f00 	cmpvs	pc, r0, lsl #30
  34:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  38:	6964695f 	stmdbvs	r4!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
  3c:	646f6d76 	strbtvs	r6, [pc], #-3446	@ 44 <.debug_str+0x44>
  40:	6e617200 	cdpvs	2, 6, cr7, cr1, cr0, {0}
  44:	5f6d6f64 	svcpl	0x006d6f64
  48:	682f0072 	stmdavs	pc!, {r1, r4, r5, r6}	@ <UNPREDICTABLE>
  4c:	2f656d6f 	svccs	0x00656d6f
  50:	766a7261 	strbtvc	r7, [sl], -r1, ror #4
  54:	502f6b69 	eorpl	r6, pc, r9, ror #22
  58:	72676f72 	rsbvc	r6, r7, #456	@ 0x1c8
  5c:	696d6d61 	stmdbvs	sp!, {r0, r5, r6, r8, sl, fp, sp, lr}^
  60:	632f676e 			@ <UNDEFINED> instruction: 0x632f676e
  64:	3173632f 	cmncc	r3, pc, lsr #6
  68:	2d653034 	stclcs	0, cr3, [r5, #-208]!	@ 0xffffff30
  6c:	69773432 	ldmdbvs	r7!, {r1, r4, r5, sl, ip, sp}^
  70:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
  74:	00697062 	rsbeq	r7, r9, r2, rrx
  78:	5f677261 	svcpl	0x00677261
  7c:	74617473 	strbtvc	r7, [r1], #-1139	@ 0xfffffb8d
  80:	6c6f0065 	stclvs	0, cr0, [pc], #-404	@ fffffef4 <setstate_r+0xfffffc74>
  84:	79745f64 	ldmdbvc	r4!, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^
  88:	65006570 	strvs	r6, [r0, #-1392]	@ 0xfffffa90
  8c:	705f646e 	subsvc	r6, pc, lr, ror #8
  90:	75007274 	strvc	r7, [r0, #-628]	@ 0xfffffd8c
  94:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  98:	2064656e 	rsbcs	r6, r4, lr, ror #10
  9c:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
  a0:	646c6f00 	strbtvs	r6, [ip], #-3840	@ 0xfffff100
  a4:	6174735f 	cmnvs	r4, pc, asr r3
  a8:	6c006574 	stcvs	5, cr6, [r0], {116}	@ 0x74
  ac:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  b0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  b4:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  b8:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  bc:	6f687300 	svcvs	0x00687300
  c0:	75207472 	strvc	r7, [r0, #-1138]!	@ 0xfffffb8e
  c4:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  c8:	2064656e 	rsbcs	r6, r4, lr, ror #10
  cc:	00746e69 	rsbseq	r6, r4, r9, ror #28
  d0:	6e617273 	mcrvs	2, 3, r7, cr1, cr3, {3}
  d4:	5f6d6f64 	svcpl	0x006d6f64
  d8:	65640072 	strbvs	r0, [r4, #-114]!	@ 0xffffff8e
  dc:	65657267 	strbvs	r7, [r5, #-615]!	@ 0xfffffd99
  e0:	70720073 	rsbsvc	r0, r2, r3, ror r0
  e4:	69007274 	stmdbvs	r0, {r2, r4, r5, r6, r9, ip, sp, lr}
  e8:	7374696e 	cmnvc	r4, #1802240	@ 0x1b8000
  ec:	65746174 	ldrbvs	r6, [r4, #-372]!	@ 0xfffffe8c
  f0:	7200725f 	andvc	r7, r0, #-268435451	@ 0xf0000005
  f4:	6c757365 	ldclvs	3, cr7, [r5], #-404	@ 0xfffffe6c
  f8:	2f2e0074 	svccs	0x002e0074
  fc:	6362696c 	cmnvs	r2, #108, 18	@ 0x1b0000
 100:	6e61722f 	cdpvs	2, 6, cr7, cr1, cr15, {1}
 104:	2e6d6f64 	cdpcs	15, 6, cr6, cr13, cr4, {3}
 108:	6e750063 	cdpvs	0, 7, cr0, cr5, cr3, {3}
 10c:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 110:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 114:	7200746e 	andvc	r7, r0, #1845493760	@ 0x6e000000
 118:	5f646e61 	svcpl	0x00646e61
 11c:	00676564 	rsbeq	r6, r7, r4, ror #10
 120:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 124:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 128:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 12c:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 130:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 134:	7200746e 	andvc	r7, r0, #1845493760	@ 0x6e000000
 138:	6f646e61 	svcvs	0x00646e61
 13c:	61645f6d 	cmnvs	r4, sp, ror #30
 140:	64006174 	strvs	r6, [r0], #-372	@ 0xfffffe8c
 144:	61637369 	cmnvs	r3, r9, ror #6
 148:	69006472 	stmdbvs	r0, {r1, r4, r5, r6, sl, sp, lr}
 14c:	3233746e 	eorscc	r7, r3, #1845493760	@ 0x6e000000
 150:	4700745f 	smlsdmi	r0, pc, r4, r7	@ <UNPREDICTABLE>
 154:	4320554e 			@ <UNDEFINED> instruction: 0x4320554e
 158:	31203939 			@ <UNDEFINED> instruction: 0x31203939
 15c:	2e312e34 	mrccs	14, 1, r2, cr1, cr4, {1}
 160:	6d2d2030 	stcvs	0, cr2, [sp, #-192]!	@ 0xffffff40
 164:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	@ 0xfffffe74
 168:	316d7261 	cmncc	sp, r1, ror #4
 16c:	6a363731 	bvs	d8de38 <setstate_r+0xd8dbb8>
 170:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
 174:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
 178:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	@ 0xfffffe2c
 17c:	316d7261 	cmncc	sp, r1, ror #4
 180:	6a363731 	bvs	d8de4c <setstate_r+0xd8dbcc>
 184:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
 188:	6e6d2d20 	cdpvs	13, 6, cr2, cr13, cr0, {1}
 18c:	6e752d6f 	cdpvs	13, 7, cr2, cr5, cr15, {3}
 190:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
 194:	2d64656e 	stclcs	5, cr6, [r4, #-440]!	@ 0xfffffe48
 198:	65636361 	strbvs	r6, [r3, #-865]!	@ 0xfffffc9f
 19c:	2d207373 	stccs	3, cr7, [r0, #-460]!	@ 0xfffffe34
 1a0:	3d70746d 	ldclcc	4, cr7, [r0, #-436]!	@ 0xfffffe4c
 1a4:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
 1a8:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 1ac:	74616f6c 	strbtvc	r6, [r1], #-3948	@ 0xfffff094
 1b0:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 1b4:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
 1b8:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
 1bc:	206d7261 	rsbcs	r7, sp, r1, ror #4
 1c0:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
 1c4:	613d6863 	teqvs	sp, r3, ror #16
 1c8:	36766d72 			@ <UNDEFINED> instruction: 0x36766d72
 1cc:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 1d0:	62646767 	rsbvs	r6, r4, #27000832	@ 0x19c0000
 1d4:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 1d8:	74732d20 	ldrbtvc	r2, [r3], #-3360	@ 0xfffff2e0
 1dc:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 1e0:	20393975 	eorscs	r3, r9, r5, ror r9
 1e4:	7266662d 	rsbvc	r6, r6, #47185920	@ 0x2d00000
 1e8:	74736565 	ldrbtvc	r6, [r3], #-1381	@ 0xfffffa9b
 1ec:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1f0:	6c00676e 	stcvs	7, cr6, [r0], {110}	@ 0x6e
 1f4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1f8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1fc:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 200:	61686300 	cmnvs	r8, r0, lsl #6
 204:	65730072 	ldrbvs	r0, [r3, #-114]!	@ 0xffffff8e
 208:	61747374 	cmnvs	r4, r4, ror r3
 20c:	725f6574 	subsvc	r6, pc, #116, 10	@ 0x1d000000
 210:	70657300 	rsbvc	r7, r5, r0, lsl #6
 214:	61720073 	cmnvs	r2, r3, ror r0
 218:	6d6f646e 	stclvs	4, cr6, [pc, #-440]!	@ 68 <.debug_str+0x68>
 21c:	6c6f705f 	stclvs	0, cr7, [pc], #-380	@ a8 <.debug_str+0xa8>
 220:	6e695f79 	mcrvs	15, 3, r5, cr9, cr9, {3}
 224:	74006f66 	strvc	r6, [r0], #-3942	@ 0xfffff09a
 228:	00657079 	rsbeq	r7, r5, r9, ror r0
 22c:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
 230:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 234:	65730074 	ldrbvs	r0, [r3, #-116]!	@ 0xffffff8c
 238:	72006465 	andvc	r6, r0, #1694498816	@ 0x65000000
 23c:	5f646e61 	svcpl	0x00646e61
 240:	00706573 	rsbseq	r6, r0, r3, ror r5
 244:	646e6172 	strbtvs	r6, [lr], #-370	@ 0xfffffe8e
 248:	7079745f 	rsbsvc	r7, r9, pc, asr r4
 24c:	6f6c0065 	svcvs	0x006c0065
 250:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 254:	6400746e 	strvs	r7, [r0], #-1134	@ 0xfffffb92
 258:	65726765 	ldrbvs	r6, [r2, #-1893]!	@ 0xfffff89b
 25c:	69730065 	ldmdbvs	r3!, {r0, r2, r5, r6}^
 260:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 264:	61686320 	cmnvs	r8, r0, lsr #6
 268:	61660072 	smcvs	24578	@ 0x6002
 26c:	64006c69 	strvs	r6, [r0], #-3177	@ 0xfffff397
 270:	00656e6f 	rsbeq	r6, r5, pc, ror #28

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  1c:	000000ac 	andeq	r0, r0, ip, lsr #1
  20:	840c0e48 	strhi	r0, [ip], #-3656	@ 0xfffff1b8
  24:	8e028503 	cdphi	5, 0, cr8, cr2, cr3, {0}
  28:	0e480201 	cdpeq	2, 4, cr0, cr8, cr1, {0}
  2c:	cec5c400 	cdpgt	4, 12, cr12, cr5, cr0, {0}
  30:	00000020 	andeq	r0, r0, r0, lsr #32
  34:	00000000 	andeq	r0, r0, r0
  38:	000000ac 	andeq	r0, r0, ip, lsr #1
  3c:	000000f8 	strdeq	r0, [r0], -r8
  40:	840c0e42 	strhi	r0, [ip], #-3650	@ 0xfffff1be
  44:	8e028503 	cdphi	5, 0, cr8, cr2, cr3, {0}
  48:	180e4201 	stmdane	lr, {r0, r9, lr}
  4c:	0e0a6802 	cdpeq	8, 0, cr6, cr10, cr2, {0}
  50:	000b420c 	andeq	r4, fp, ip, lsl #4
  54:	0000001c 	andeq	r0, r0, ip, lsl r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	000001a4 	andeq	r0, r0, r4, lsr #3
  60:	000000dc 	ldrdeq	r0, [r0], -ip
  64:	84180e42 	ldrhi	r0, [r8], #-3650	@ 0xfffff1be
  68:	86058506 	strhi	r8, [r5], -r6, lsl #10
  6c:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
  70:	00018e02 	andeq	r8, r1, r2, lsl #28
  74:	0000002c 	andeq	r0, r0, ip, lsr #32
  78:	00000000 	andeq	r0, r0, r0
  7c:	00000280 	andeq	r0, r0, r0, lsl #5
  80:	000000f4 	strdeq	r0, [r0], -r4
  84:	84100e48 	ldrhi	r0, [r0], #-3656	@ 0xfffff1b8
  88:	86038504 	strhi	r8, [r3], -r4, lsl #10
  8c:	02018e02 	andeq	r8, r1, #2, 28
  90:	c4000e66 	strgt	r0, [r0], #-3686	@ 0xfffff19a
  94:	44cec6c5 	strbmi	ip, [lr], #1733	@ 0x6c5
  98:	0484100e 	streq	r1, [r4], #14
  9c:	02860385 	addeq	r0, r6, #335544322	@ 0x14000002
  a0:	0000018e 	andeq	r0, r0, lr, lsl #3

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <setstate_r+0x12cd5ac>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <setstate_r+0x461b0>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


sprintk.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <putchar>:
   0:	e59f2048 	ldr	r2, [pc, #72]	@ 50 <putchar+0x50>
   4:	e5923000 	ldr	r3, [r2]
   8:	e5922004 	ldr	r2, [r2, #4]
   c:	e1530002 	cmp	r3, r2
  10:	2a000004 	bcs	28 <putchar+0x28>
  14:	e2831001 	add	r1, r3, #1
  18:	e59f2030 	ldr	r2, [pc, #48]	@ 50 <putchar+0x50>
  1c:	e5821000 	str	r1, [r2]
  20:	e5c30000 	strb	r0, [r3]
  24:	e12fff1e 	bx	lr
  28:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
  2c:	e24dd00c 	sub	sp, sp, #12
  30:	e59f301c 	ldr	r3, [pc, #28]	@ 54 <putchar+0x54>
  34:	e58d3000 	str	r3, [sp]
  38:	e3a03008 	mov	r3, #8
  3c:	e59f2014 	ldr	r2, [pc, #20]	@ 58 <putchar+0x58>
  40:	e59f1014 	ldr	r1, [pc, #20]	@ 5c <putchar+0x5c>
  44:	e59f0014 	ldr	r0, [pc, #20]	@ 60 <putchar+0x60>
  48:	ebfffffe 	bl	0 <printk>
  4c:	ebfffffe 	bl	0 <clean_reboot>
  50:	00000000 	andeq	r0, r0, r0
  54:	00000044 	andeq	r0, r0, r4, asr #32
  58:	00000018 	andeq	r0, r0, r8, lsl r0
  5c:	00000000 	andeq	r0, r0, r0
  60:	00000014 	andeq	r0, r0, r4, lsl r0

00000064 <emit_val>:
  64:	e92d4010 	push	{r4, lr}
  68:	e24dd030 	sub	sp, sp, #48	@ 0x30
  6c:	e350000a 	cmp	r0, #10
  70:	0a00000d 	beq	ac <emit_val+0x48>
  74:	e3500010 	cmp	r0, #16
  78:	0a00001b 	beq	ec <emit_val+0x88>
  7c:	e3500002 	cmp	r0, #2
  80:	1a000023 	bne	114 <emit_val+0xb0>
  84:	e28d400c 	add	r4, sp, #12
  88:	e2012001 	and	r2, r1, #1
  8c:	e59f00b8 	ldr	r0, [pc, #184]	@ 14c <emit_val+0xe8>
  90:	e7d02002 	ldrb	r2, [r0, r2]
  94:	e5c42000 	strb	r2, [r4]
  98:	e2844001 	add	r4, r4, #1
  9c:	e3510001 	cmp	r1, #1
  a0:	e1a010a1 	lsr	r1, r1, #1
  a4:	8afffff7 	bhi	88 <emit_val+0x24>
  a8:	ea000022 	b	138 <emit_val+0xd4>
  ac:	e28d400c 	add	r4, sp, #12
  b0:	e59f3098 	ldr	r3, [pc, #152]	@ 150 <emit_val+0xec>
  b4:	e0832193 	umull	r2, r3, r3, r1
  b8:	e1a031a3 	lsr	r3, r3, #3
  bc:	e1a00003 	mov	r0, r3
  c0:	e0833103 	add	r3, r3, r3, lsl #2
  c4:	e0413083 	sub	r3, r1, r3, lsl #1
  c8:	e59fc084 	ldr	ip, [pc, #132]	@ 154 <emit_val+0xf0>
  cc:	e7dcc003 	ldrb	ip, [ip, r3]
  d0:	e5c4c000 	strb	ip, [r4]
  d4:	e2844001 	add	r4, r4, #1
  d8:	e1a03001 	mov	r3, r1
  dc:	e1a01000 	mov	r1, r0
  e0:	e3530009 	cmp	r3, #9
  e4:	8afffff1 	bhi	b0 <emit_val+0x4c>
  e8:	ea000012 	b	138 <emit_val+0xd4>
  ec:	e28d400c 	add	r4, sp, #12
  f0:	e201200f 	and	r2, r1, #15
  f4:	e59f005c 	ldr	r0, [pc, #92]	@ 158 <emit_val+0xf4>
  f8:	e7d02002 	ldrb	r2, [r0, r2]
  fc:	e5c42000 	strb	r2, [r4]
 100:	e2844001 	add	r4, r4, #1
 104:	e351000f 	cmp	r1, #15
 108:	e1a01221 	lsr	r1, r1, #4
 10c:	8afffff7 	bhi	f0 <emit_val+0x8c>
 110:	ea000008 	b	138 <emit_val+0xd4>
 114:	e58d0000 	str	r0, [sp]
 118:	e3a0301f 	mov	r3, #31
 11c:	e59f2038 	ldr	r2, [pc, #56]	@ 15c <emit_val+0xf8>
 120:	e59f1038 	ldr	r1, [pc, #56]	@ 160 <emit_val+0xfc>
 124:	e59f0038 	ldr	r0, [pc, #56]	@ 164 <emit_val+0x100>
 128:	ebfffffe 	bl	0 <printk>
 12c:	ebfffffe 	bl	0 <clean_reboot>
 130:	e5740001 	ldrb	r0, [r4, #-1]!
 134:	ebffffb1 	bl	0 <putchar>
 138:	e28d300c 	add	r3, sp, #12
 13c:	e1540003 	cmp	r4, r3
 140:	8afffffa 	bhi	130 <emit_val+0xcc>
 144:	e28dd030 	add	sp, sp, #48	@ 0x30
 148:	e8bd8010 	pop	{r4, pc}
 14c:	0000007c 	andeq	r0, r0, ip, ror r0
 150:	cccccccd 	stclgt	12, cr12, [ip], {205}	@ 0xcd
 154:	00000080 	andeq	r0, r0, r0, lsl #1
 158:	0000008c 	andeq	r0, r0, ip, lsl #1
 15c:	00000020 	andeq	r0, r0, r0, lsr #32
 160:	00000000 	andeq	r0, r0, r0
 164:	00000058 	andeq	r0, r0, r8, asr r0

00000168 <vsnprintk>:
 168:	e92d4030 	push	{r4, r5, lr}
 16c:	e24dd014 	sub	sp, sp, #20
 170:	e1a04002 	mov	r4, r2
 174:	e58d300c 	str	r3, [sp, #12]
 178:	e59f3228 	ldr	r3, [pc, #552]	@ 3a8 <vsnprintk+0x240>
 17c:	e5830000 	str	r0, [r3]
 180:	e0800001 	add	r0, r0, r1
 184:	e5830004 	str	r0, [r3, #4]
 188:	ea000001 	b	194 <vsnprintk+0x2c>
 18c:	ebffff9b 	bl	0 <putchar>
 190:	e2844001 	add	r4, r4, #1
 194:	e5d40000 	ldrb	r0, [r4]
 198:	e3500000 	cmp	r0, #0
 19c:	0a00007a 	beq	38c <vsnprintk+0x224>
 1a0:	e3500025 	cmp	r0, #37	@ 0x25
 1a4:	1afffff8 	bne	18c <vsnprintk+0x24>
 1a8:	e2845001 	add	r5, r4, #1
 1ac:	e5d42001 	ldrb	r2, [r4, #1]
 1b0:	e2423062 	sub	r3, r2, #98	@ 0x62
 1b4:	e59f11f0 	ldr	r1, [pc, #496]	@ 3ac <vsnprintk+0x244>
 1b8:	e3530016 	cmp	r3, #22
 1bc:	8a00006b 	bhi	370 <vsnprintk+0x208>
 1c0:	e7d13003 	ldrb	r3, [r1, r3]
 1c4:	e08ff103 	add	pc, pc, r3, lsl #2
 1c8:	e320f000 	nop	{0}
 1cc:	e59d300c 	ldr	r3, [sp, #12]
 1d0:	e2832004 	add	r2, r3, #4
 1d4:	e58d200c 	str	r2, [sp, #12]
 1d8:	e5931000 	ldr	r1, [r3]
 1dc:	e3a00002 	mov	r0, #2
 1e0:	ebffff9f 	bl	64 <emit_val>
 1e4:	e1a04005 	mov	r4, r5
 1e8:	eaffffe8 	b	190 <vsnprintk+0x28>
 1ec:	e59d300c 	ldr	r3, [sp, #12]
 1f0:	e2832004 	add	r2, r3, #4
 1f4:	e58d200c 	str	r2, [sp, #12]
 1f8:	e5931000 	ldr	r1, [r3]
 1fc:	e3a0000a 	mov	r0, #10
 200:	ebffff97 	bl	64 <emit_val>
 204:	e1a04005 	mov	r4, r5
 208:	eaffffe0 	b	190 <vsnprintk+0x28>
 20c:	e59d300c 	ldr	r3, [sp, #12]
 210:	e2832004 	add	r2, r3, #4
 214:	e58d200c 	str	r2, [sp, #12]
 218:	e5d30000 	ldrb	r0, [r3]
 21c:	ebffff77 	bl	0 <putchar>
 220:	e1a04005 	mov	r4, r5
 224:	eaffffd9 	b	190 <vsnprintk+0x28>
 228:	e2842002 	add	r2, r4, #2
 22c:	e5d43002 	ldrb	r3, [r4, #2]
 230:	e353006c 	cmp	r3, #108	@ 0x6c
 234:	1a000015 	bne	290 <vsnprintk+0x128>
 238:	e2845003 	add	r5, r4, #3
 23c:	e5d43003 	ldrb	r3, [r4, #3]
 240:	e3530078 	cmp	r3, #120	@ 0x78
 244:	1a000018 	bne	2ac <vsnprintk+0x144>
 248:	e3a00030 	mov	r0, #48	@ 0x30
 24c:	ebffff6b 	bl	0 <putchar>
 250:	e3a00078 	mov	r0, #120	@ 0x78
 254:	ebffff69 	bl	0 <putchar>
 258:	e59d300c 	ldr	r3, [sp, #12]
 25c:	e2833007 	add	r3, r3, #7
 260:	e3c33007 	bic	r3, r3, #7
 264:	e2832008 	add	r2, r3, #8
 268:	e58d200c 	str	r2, [sp, #12]
 26c:	e5934000 	ldr	r4, [r3]
 270:	e5931004 	ldr	r1, [r3, #4]
 274:	e3510000 	cmp	r1, #0
 278:	1a000012 	bne	2c8 <vsnprintk+0x160>
 27c:	e1a01004 	mov	r1, r4
 280:	e3a00010 	mov	r0, #16
 284:	ebffff76 	bl	64 <emit_val>
 288:	e1a04005 	mov	r4, r5
 28c:	eaffffbf 	b	190 <vsnprintk+0x28>
 290:	e58d2000 	str	r2, [sp]
 294:	e3a03042 	mov	r3, #66	@ 0x42
 298:	e59f2110 	ldr	r2, [pc, #272]	@ 3b0 <vsnprintk+0x248>
 29c:	e59f1110 	ldr	r1, [pc, #272]	@ 3b4 <vsnprintk+0x24c>
 2a0:	e59f0110 	ldr	r0, [pc, #272]	@ 3b8 <vsnprintk+0x250>
 2a4:	ebfffffe 	bl	0 <printk>
 2a8:	ebfffffe 	bl	0 <clean_reboot>
 2ac:	e58d5000 	str	r5, [sp]
 2b0:	e3a03045 	mov	r3, #69	@ 0x45
 2b4:	e59f20f4 	ldr	r2, [pc, #244]	@ 3b0 <vsnprintk+0x248>
 2b8:	e59f10f4 	ldr	r1, [pc, #244]	@ 3b4 <vsnprintk+0x24c>
 2bc:	e59f00f4 	ldr	r0, [pc, #244]	@ 3b8 <vsnprintk+0x250>
 2c0:	ebfffffe 	bl	0 <printk>
 2c4:	ebfffffe 	bl	0 <clean_reboot>
 2c8:	e3a00010 	mov	r0, #16
 2cc:	ebffff64 	bl	64 <emit_val>
 2d0:	eaffffe9 	b	27c <vsnprintk+0x114>
 2d4:	e3a00030 	mov	r0, #48	@ 0x30
 2d8:	ebffff48 	bl	0 <putchar>
 2dc:	e3a00078 	mov	r0, #120	@ 0x78
 2e0:	ebffff46 	bl	0 <putchar>
 2e4:	e59d300c 	ldr	r3, [sp, #12]
 2e8:	e2832004 	add	r2, r3, #4
 2ec:	e58d200c 	str	r2, [sp, #12]
 2f0:	e5931000 	ldr	r1, [r3]
 2f4:	e3a00010 	mov	r0, #16
 2f8:	ebffff59 	bl	64 <emit_val>
 2fc:	e1a04005 	mov	r4, r5
 300:	eaffffa2 	b	190 <vsnprintk+0x28>
 304:	e59d300c 	ldr	r3, [sp, #12]
 308:	e2832004 	add	r2, r3, #4
 30c:	e58d200c 	str	r2, [sp, #12]
 310:	e5934000 	ldr	r4, [r3]
 314:	e3540000 	cmp	r4, #0
 318:	ba000004 	blt	330 <vsnprintk+0x1c8>
 31c:	e1a01004 	mov	r1, r4
 320:	e3a0000a 	mov	r0, #10
 324:	ebffff4e 	bl	64 <emit_val>
 328:	e1a04005 	mov	r4, r5
 32c:	eaffff97 	b	190 <vsnprintk+0x28>
 330:	e3a0002d 	mov	r0, #45	@ 0x2d
 334:	ebffff31 	bl	0 <putchar>
 338:	e2644000 	rsb	r4, r4, #0
 33c:	eafffff6 	b	31c <vsnprintk+0x1b4>
 340:	e59d300c 	ldr	r3, [sp, #12]
 344:	e2832004 	add	r2, r3, #4
 348:	e58d200c 	str	r2, [sp, #12]
 34c:	e5934000 	ldr	r4, [r3]
 350:	ea000001 	b	35c <vsnprintk+0x1f4>
 354:	ebffff29 	bl	0 <putchar>
 358:	e2844001 	add	r4, r4, #1
 35c:	e5d40000 	ldrb	r0, [r4]
 360:	e3500000 	cmp	r0, #0
 364:	1afffffa 	bne	354 <vsnprintk+0x1ec>
 368:	e1a04005 	mov	r4, r5
 36c:	eaffff87 	b	190 <vsnprintk+0x28>
 370:	e58d2000 	str	r2, [sp]
 374:	e3a03069 	mov	r3, #105	@ 0x69
 378:	e59f2030 	ldr	r2, [pc, #48]	@ 3b0 <vsnprintk+0x248>
 37c:	e59f1030 	ldr	r1, [pc, #48]	@ 3b4 <vsnprintk+0x24c>
 380:	e59f0034 	ldr	r0, [pc, #52]	@ 3bc <vsnprintk+0x254>
 384:	ebfffffe 	bl	0 <printk>
 388:	ebfffffe 	bl	0 <clean_reboot>
 38c:	e59f2014 	ldr	r2, [pc, #20]	@ 3a8 <vsnprintk+0x240>
 390:	e5923000 	ldr	r3, [r2]
 394:	e2831001 	add	r1, r3, #1
 398:	e5821000 	str	r1, [r2]
 39c:	e5c30000 	strb	r0, [r3]
 3a0:	e28dd014 	add	sp, sp, #20
 3a4:	e8bd8030 	pop	{r4, r5, pc}
	...
 3b0:	0000002c 	andeq	r0, r0, ip, lsr #32
 3b4:	00000000 	andeq	r0, r0, r0
 3b8:	000000a0 	andeq	r0, r0, r0, lsr #1
 3bc:	000000d8 	ldrdeq	r0, [r0], -r8

000003c0 <snprintk>:
 3c0:	e92d000c 	push	{r2, r3}
 3c4:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
 3c8:	e24dd00c 	sub	sp, sp, #12
 3cc:	e28d3014 	add	r3, sp, #20
 3d0:	e58d3004 	str	r3, [sp, #4]
 3d4:	e59d2010 	ldr	r2, [sp, #16]
 3d8:	ebfffffe 	bl	168 <vsnprintk>
 3dc:	e28dd00c 	add	sp, sp, #12
 3e0:	e49de004 	pop	{lr}		@ (ldr lr, [sp], #4)
 3e4:	e28dd008 	add	sp, sp, #8
 3e8:	e12fff1e 	bx	lr

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
   4:	732f6362 			@ <UNDEFINED> instruction: 0x732f6362
   8:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
   c:	632e6b74 			@ <UNDEFINED> instruction: 0x632e6b74
  10:	00000000 	andeq	r0, r0, r0
  14:	253a7325 	ldrcs	r7, [sl, #-805]!	@ 0xfffffcdb
  18:	64253a73 	strtvs	r3, [r5], #-2675	@ 0xfffff58d
  1c:	4245443a 	submi	r4, r5, #973078528	@ 0x3a000000
  20:	453a4755 	ldrmi	r4, [sl, #-1877]!	@ 0xfffff8ab
  24:	524f5252 	subpl	r5, pc, #536870917	@ 0x20000005
  28:	7341203a 	movtvc	r2, #4154	@ 0x103a
  2c:	74726573 	ldrbtvc	r6, [r2], #-1395	@ 0xfffffa8d
  30:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  34:	60732560 	rsbsvs	r2, r3, r0, ror #10
  38:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
  3c:	2e64656c 	cdpcs	5, 6, cr6, cr4, cr12, {3}
  40:	0000000a 	andeq	r0, r0, sl
  44:	5f667562 	svcpl	0x00667562
  48:	20727470 	rsbscs	r7, r2, r0, ror r4
  4c:	7562203c 	strbvc	r2, [r2, #-60]!	@ 0xffffffc4
  50:	6e655f66 	cdpvs	15, 6, cr5, cr5, cr6, {3}
  54:	00000064 	andeq	r0, r0, r4, rrx
  58:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  5c:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  60:	3a73253a 	bcc	1cc9550 <snprintk+0x1cc9190>
  64:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  68:	6c61766e 	stclvs	6, cr7, [r1], #-440	@ 0xfffffe48
  6c:	62206469 	eorvs	r6, r0, #1761607680	@ 0x69000000
  70:	3d657361 	stclcc	3, cr7, [r5, #-388]!	@ 0xfffffe7c
  74:	0a0a6425 	beq	299110 <snprintk+0x298d50>
  78:	00000000 	andeq	r0, r0, r0
  7c:	00003130 	andeq	r3, r0, r0, lsr r1
  80:	33323130 	teqcc	r2, #48, 2
  84:	37363534 			@ <UNDEFINED> instruction: 0x37363534
  88:	00003938 	andeq	r3, r0, r8, lsr r9
  8c:	33323130 	teqcc	r2, #48, 2
  90:	37363534 			@ <UNDEFINED> instruction: 0x37363534
  94:	62613938 	rsbvs	r3, r1, #56, 18	@ 0xe0000
  98:	66656463 	strbtvs	r6, [r5], -r3, ror #8
  9c:	00000000 	andeq	r0, r0, r0
  a0:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  a4:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  a8:	3a73253a 	bcc	1cc9598 <snprintk+0x1cc91d8>
  ac:	6f3a6425 	svcvs	0x003a6425
  b0:	20796c6e 	rsbscs	r6, r9, lr, ror #24
  b4:	646e6168 	strbtvs	r6, [lr], #-360	@ 0xfffffe98
  b8:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
  bc:	786c6c20 	stmdavc	ip!, {r5, sl, fp, sp, lr}^
  c0:	726f6620 	rsbvc	r6, pc, #32, 12	@ 0x2000000
  c4:	2c74616d 	ldclcs	1, cr6, [r4], #-436	@ 0xfffffe4c
  c8:	76616820 	strbtvc	r6, [r1], -r0, lsr #16
  cc:	3c203a65 			@ <UNDEFINED> instruction: 0x3c203a65
  d0:	0a3e7325 	beq	f9cd6c <snprintk+0xf9c9ac>
  d4:	0000000a 	andeq	r0, r0, sl
  d8:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  dc:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  e0:	3a73253a 	bcc	1cc95d0 <snprintk+0x1cc9210>
  e4:	623a6425 	eorsvs	r6, sl, #620756992	@ 0x25000000
  e8:	7375676f 	cmnvc	r5, #29097984	@ 0x1bc0000
  ec:	65646920 	strbvs	r6, [r4, #-2336]!	@ 0xfffff6e0
  f0:	6669746e 	strbtvs	r7, [r9], -lr, ror #8
  f4:	3a726569 	bcc	1c996a0 <snprintk+0x1c992e0>
  f8:	63253c20 			@ <UNDEFINED> instruction: 0x63253c20
  fc:	000a0a3e 	andeq	r0, sl, lr, lsr sl

Disassembly of section .rodata:

00000000 <__FUNCTION__.0-0x18>:
   0:	694e1000 	stmdbvs	lr, {ip}^
   4:	69696969 	stmdbvs	r9!, {r0, r3, r5, r6, r8, fp, sp, lr}^
   8:	69176969 	ldmdbvs	r7, {r0, r3, r5, r6, r8, fp, sp, lr}
   c:	69426969 	stmdbvs	r2, {r0, r3, r5, r6, r8, fp, sp, lr}^
  10:	08695d69 	stmdaeq	r9!, {r0, r3, r5, r6, r8, sl, fp, ip, lr}^
  14:	00426969 	subeq	r6, r2, r9, ror #18

00000018 <__FUNCTION__.0>:
  18:	63747570 	cmnvs	r4, #112, 10	@ 0x1c000000
  1c:	00726168 	rsbseq	r6, r2, r8, ror #2

00000020 <__FUNCTION__.1>:
  20:	74696d65 	strbtvc	r6, [r9], #-3429	@ 0xfffff29b
  24:	6c61765f 	stclvs	6, cr7, [r1], #-380	@ 0xfffffe84
  28:	00000000 	andeq	r0, r0, r0

0000002c <__FUNCTION__.2>:
  2c:	706e7376 	rsbvc	r7, lr, r6, ror r3
  30:	746e6972 	strbtvc	r6, [lr], #-2418	@ 0xfffff68e
  34:	Address 0x34 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000005c2 	andeq	r0, r0, r2, asr #11
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000ae13 	andeq	sl, r0, r3, lsl lr
  10:	01c70c00 	biceq	r0, r7, r0, lsl #24
  14:	00210000 	eoreq	r0, r1, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	03ec0000 	mvneq	r0, #0
  20:	00000000 	andeq	r0, r0, r0
  24:	08030000 	stmdaeq	r3, {}	@ <UNPREDICTABLE>
  28:	00016d07 	andeq	r6, r1, r7, lsl #26
  2c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  30:	00000160 	andeq	r0, r0, r0, ror #2
  34:	57080103 	strpl	r0, [r8, -r3, lsl #2]
  38:	14000000 	strne	r0, [r0], #-0
  3c:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
  40:	01030074 	tsteq	r3, r4, ror r0
  44:	0001fb06 	andeq	pc, r1, r6, lsl #22
  48:	05020300 	streq	r0, [r2, #-768]	@ 0xfffffd00
  4c:	000001d8 	ldrdeq	r0, [r0], -r8
  50:	f2050403 	vshl.s8	d0, d3, d5
  54:	03000001 	movweq	r0, #1
  58:	01ac0508 			@ <UNDEFINED> instruction: 0x01ac0508
  5c:	84070000 	strhi	r0, [r7], #-0
  60:	02000001 	andeq	r0, r0, #1
  64:	0034182e 	eorseq	r1, r4, lr, lsr #16
  68:	02030000 	andeq	r0, r3, #0
  6c:	00008407 	andeq	r8, r0, r7, lsl #8
  70:	01e90700 	mvneq	r0, r0, lsl #14
  74:	34020000 	strcc	r0, [r2], #-0
  78:	00007d19 	andeq	r7, r0, r9, lsl sp
  7c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  80:	00000072 	andeq	r0, r0, r2, ror r0
  84:	00001807 	andeq	r1, r0, r7, lsl #16
  88:	19370200 	ldmdbne	r7!, {r9}
  8c:	00000026 	andeq	r0, r0, r6, lsr #32
  90:	00009f07 	andeq	r9, r0, r7, lsl #30
  94:	1b280300 	blne	a00c9c <snprintk+0xa008dc>
  98:	0000009c 	muleq	r0, ip, r0
  9c:	0001a215 	andeq	sl, r1, r5, lsl r2
  a0:	00040400 	andeq	r0, r4, r0, lsl #8
  a4:	000000b3 	strheq	r0, [r0], -r3
  a8:	00018c16 	andeq	r8, r1, r6, lsl ip
  ac:	0000b300 	andeq	fp, r0, r0, lsl #6
  b0:	17000000 	strne	r0, [r0, -r0]
  b4:	004f0704 	subeq	r0, pc, r4, lsl #14
  b8:	67030000 	strvs	r0, [r3, -r0]
  bc:	00009018 	andeq	r9, r0, r8, lsl r0
  c0:	00c60b00 	sbceq	r0, r6, r0, lsl #22
  c4:	01030000 	mrseq	r0, (UNDEF: 3)
  c8:	0001c208 	andeq	ip, r1, r8, lsl #4
  cc:	00c60800 	sbceq	r0, r6, r0, lsl #16
  d0:	cd0b0000 	stcgt	0, cr0, [fp, #-0]
  d4:	0c000000 	stceq	0, cr0, [r0], {-0}
  d8:	000001ba 			@ <UNDEFINED> instruction: 0x000001ba
  dc:	00e81103 	rsceq	r1, r8, r3, lsl #2
  e0:	03050000 	movweq	r0, #20480	@ 0x5000
  e4:	00000000 	andeq	r0, r0, r0
  e8:	00005e0b 	andeq	r5, r0, fp, lsl #28
  ec:	01910c00 	orrseq	r0, r1, r0, lsl #24
  f0:	1f030000 	svcne	0x00030000
  f4:	000000e8 	andeq	r0, r0, r8, ror #1
  f8:	00040305 	andeq	r0, r4, r5, lsl #6
  fc:	65180000 	ldrvs	r0, [r8, #-0]
 100:	05000000 	streq	r0, [r0, #-0]
 104:	e2190673 	ands	r0, r9, #120586240	@ 0x7300000
 108:	05000001 	streq	r0, [r0, #-1]
 10c:	003b052e 	eorseq	r0, fp, lr, lsr #10
 110:	011d0000 	tsteq	sp, r0
 114:	d21a0000 	andsle	r0, sl, #0
 118:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 11c:	000f0f00 	andeq	r0, pc, r0, lsl #30
 120:	3b710000 	blcc	1c40128 <snprintk+0x1c3fd68>
 124:	c0000000 	andgt	r0, r0, r0
 128:	2c000003 	stccs	0, cr0, [r0], {3}
 12c:	01000000 	mrseq	r0, (UNDEF: 0)
 130:	0001bb9c 	muleq	r1, ip, fp
 134:	75620500 	strbvc	r0, [r2, #-1280]!	@ 0xfffffb00
 138:	14710066 	ldrbtne	r0, [r1], #-102	@ 0xffffff9a
 13c:	000000c1 	andeq	r0, r0, r1, asr #1
 140:	00000010 	andeq	r0, r0, r0, lsl r0
 144:	0000000c 	andeq	r0, r0, ip
 148:	71006e05 	tstvc	r0, r5, lsl #28
 14c:	00002d22 	andeq	r2, r0, r2, lsr #26
 150:	00002c00 	andeq	r2, r0, r0, lsl #24
 154:	00002800 	andeq	r2, r0, r0, lsl #16
 158:	6d661000 	stclvs	0, cr1, [r6, #-0]
 15c:	31710074 	cmncc	r1, r4, ror r0
 160:	000000d2 	ldrdeq	r0, [r0], -r2
 164:	0e789102 	cdpeq	1, 7, cr9, cr8, cr2, {0}
 168:	0000000c 	andeq	r0, r0, ip
 16c:	b50d7200 	strlt	r7, [sp, #-512]	@ 0xfffffe00
 170:	02000000 	andeq	r0, r0, #0
 174:	72066c91 	andvc	r6, r6, #37120	@ 0x9100
 178:	75007465 	strvc	r7, [r0, #-1125]	@ 0xfffffb9b
 17c:	00003b09 	andeq	r3, r0, r9, lsl #22
 180:	00004600 	andeq	r4, r0, r0, lsl #12
 184:	00004400 	andeq	r4, r0, r0, lsl #8
 188:	03dc1b00 	bicseq	r1, ip, #0, 22
 18c:	01bb0000 			@ <UNDEFINED> instruction: 0x01bb0000
 190:	01010000 	mrseq	r0, (UNDEF: 1)
 194:	03a30950 			@ <UNDEFINED> instruction: 0x03a30950
 198:	a82600a5 	stmdage	r6!, {r0, r2, r5, r7}
 19c:	0100a82d 	tsteq	r0, sp, lsr #16
 1a0:	a3095101 	movwge	r5, #37121	@ 0x9101
 1a4:	2601a503 	strcs	sl, [r1], -r3, lsl #10
 1a8:	00a82da8 	adceq	r2, r8, r8, lsr #27
 1ac:	03520101 	cmpeq	r2, #1073741824	@ 0x40000000
 1b0:	01066091 	swpeq	r6, r1, [r6]	@ <UNPREDICTABLE>
 1b4:	91025301 	tstls	r2, r1, lsl #6
 1b8:	0f000064 	svceq	0x00000064
 1bc:	00000005 	andeq	r0, r0, r5
 1c0:	00003b2b 	andeq	r3, r0, fp, lsr #22
 1c4:	00016800 	andeq	r6, r1, r0, lsl #16
 1c8:	00025800 	andeq	r5, r2, r0, lsl #16
 1cc:	4a9c0100 	bmi	fe7005d4 <snprintk+0xfe700214>
 1d0:	05000004 	streq	r0, [r0, #-4]
 1d4:	00667562 	rsbeq	r7, r6, r2, ror #10
 1d8:	00c1152b 	sbceq	r1, r1, fp, lsr #10
 1dc:	00540000 	subseq	r0, r4, r0
 1e0:	004e0000 	subeq	r0, lr, r0
 1e4:	6e050000 	cdpvs	0, 0, cr0, cr5, cr0, {0}
 1e8:	2d232b00 	vstmdbcs	r3!, {d2-d1}
 1ec:	7b000000 	blvc	1f4 <.debug_info+0x1f4>
 1f0:	77000000 	strvc	r0, [r0, -r0]
 1f4:	05000000 	streq	r0, [r0, #-0]
 1f8:	00746d66 	rsbseq	r6, r4, r6, ror #26
 1fc:	00d2322b 	sbcseq	r3, r2, fp, lsr #4
 200:	00a70000 	adceq	r0, r7, r0
 204:	00930000 	addseq	r0, r3, r0
 208:	61100000 	tstvs	r0, r0
 20c:	3f2b0070 	svccc	0x002b0070
 210:	000000b5 	strheq	r0, [r0], -r5
 214:	0d6c9102 	stcleq	1, cr9, [ip, #-8]!
 218:	0000014e 	andeq	r0, r0, lr, asr #2
 21c:	0000045a 	andeq	r0, r0, sl, asr r4
 220:	002c0305 	eoreq	r0, ip, r5, lsl #6
 224:	0c1c0000 	ldceq	0, cr0, [ip], {-0}
 228:	40000000 	andmi	r0, r0, r0
 22c:	1d000004 	stcne	0, cr0, [r0, #-16]
 230:	35010075 	strcc	r0, [r1, #-117]	@ 0xffffff8b
 234:	00007116 	andeq	r7, r0, r6, lsl r1
 238:	00760600 	rsbseq	r0, r6, r0, lsl #12
 23c:	003b1136 	eorseq	r1, fp, r6, lsr r1
 240:	00f30000 	rscseq	r0, r3, r0
 244:	00f10000 	rscseq	r0, r1, r0
 248:	73060000 	movwvc	r0, #24576	@ 0x6000
 24c:	c1133700 	tstgt	r3, r0, lsl #14
 250:	fd000000 	stc2	0, cr0, [r0, #-0]
 254:	fb000000 	blx	25e <.debug_info+0x25e>
 258:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
 25c:	00000017 	andeq	r0, r0, r7, lsl r0
 260:	49007811 	stmdbmi	r0, {r0, r4, fp, ip, sp, lr}
 264:	0000841a 	andeq	r8, r0, sl, lsl r4
 268:	93540600 	cmpls	r4, #0, 12
 26c:	04935104 	ldreq	r5, [r3], #260	@ 0x104
 270:	00696806 	rsbeq	r6, r9, r6, lsl #16
 274:	00711a4d 	rsbseq	r1, r1, sp, asr #20
 278:	01090000 	mrseq	r0, (UNDEF: 9)
 27c:	01050000 	mrseq	r0, (UNDEF: 5)
 280:	6c060000 	stcvs	0, cr0, [r6], {-0}
 284:	1a4e006f 	bne	1380448 <snprintk+0x1380088>
 288:	00000071 	andeq	r0, r0, r1, ror r0
 28c:	0000011c 	andeq	r0, r0, ip, lsl r1
 290:	00000118 	andeq	r0, r0, r8, lsl r1
 294:	0001e402 	andeq	lr, r1, r2, lsl #8
 298:	00045f00 	andeq	r5, r4, r0, lsl #30
 29c:	0002a700 	andeq	sl, r2, r0, lsl #14
 2a0:	50010100 	andpl	r0, r1, r0, lsl #2
 2a4:	02003201 	andeq	r3, r0, #268435456	@ 0x10000000
 2a8:	00000204 	andeq	r0, r0, r4, lsl #4
 2ac:	0000045f 	andeq	r0, r0, pc, asr r4
 2b0:	000002ba 			@ <UNDEFINED> instruction: 0x000002ba
 2b4:	01500101 	cmpeq	r0, r1, lsl #2
 2b8:	2004003a 	andcs	r0, r4, sl, lsr r0
 2bc:	3a000002 	bcc	2cc <.debug_info+0x2cc>
 2c0:	02000005 	andeq	r0, r0, #5
 2c4:	00000250 	andeq	r0, r0, r0, asr r2
 2c8:	0000053a 	andeq	r0, r0, sl, lsr r5
 2cc:	000002d7 	ldrdeq	r0, [r0], -r7
 2d0:	02500101 	subseq	r0, r0, #1073741824	@ 0x40000000
 2d4:	02003008 	andeq	r3, r0, #8
 2d8:	00000258 	andeq	r0, r0, r8, asr r2
 2dc:	0000053a 	andeq	r0, r0, sl, lsr r5
 2e0:	000002eb 	andeq	r0, r0, fp, ror #5
 2e4:	02500101 	subseq	r0, r0, #1073741824	@ 0x40000000
 2e8:	02007808 	andeq	r7, r0, #8, 16	@ 0x80000
 2ec:	00000288 	andeq	r0, r0, r8, lsl #5
 2f0:	0000045f 	andeq	r0, r0, pc, asr r4
 2f4:	00000304 	andeq	r0, r0, r4, lsl #6
 2f8:	01500101 	cmpeq	r0, r1, lsl #2
 2fc:	51010140 	tstpl	r1, r0, asr #2
 300:	00007402 	andeq	r7, r0, r2, lsl #8
 304:	0002a802 	andeq	sl, r2, r2, lsl #16
 308:	00010600 	andeq	r0, r1, r0, lsl #12
 30c:	00033a00 	andeq	r3, r3, r0, lsl #20
 310:	50010100 	andpl	r0, r1, r0, lsl #2
 314:	00a00305 	adceq	r0, r0, r5, lsl #6
 318:	01010000 	mrseq	r0, (UNDEF: 1)
 31c:	00030551 	andeq	r0, r3, r1, asr r5
 320:	01000000 	mrseq	r0, (UNDEF: 0)
 324:	03055201 	movweq	r5, #20993	@ 0x5201
 328:	0000002c 	andeq	r0, r0, ip, lsr #32
 32c:	02530101 	subseq	r0, r3, #1073741824	@ 0x40000000
 330:	02014208 	andeq	r4, r1, #8, 4	@ 0x80000000
 334:	7402007d 	strvc	r0, [r2], #-125	@ 0xffffff83
 338:	ac040002 	stcge	0, cr0, [r4], {2}
 33c:	fe000002 	cdp2	0, 0, cr0, cr0, cr2, {0}
 340:	02000000 	andeq	r0, r0, #0
 344:	000002c4 	andeq	r0, r0, r4, asr #5
 348:	00000106 	andeq	r0, r0, r6, lsl #2
 34c:	00000379 	andeq	r0, r0, r9, ror r3
 350:	05500101 	ldrbeq	r0, [r0, #-257]	@ 0xfffffeff
 354:	0000a003 	andeq	sl, r0, r3
 358:	51010100 	mrspl	r0, (UNDEF: 17)
 35c:	00000305 	andeq	r0, r0, r5, lsl #6
 360:	01010000 	mrseq	r0, (UNDEF: 1)
 364:	2c030552 	stccs	5, cr0, [r3], {82}	@ 0x52
 368:	01000000 	mrseq	r0, (UNDEF: 0)
 36c:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 370:	7d020145 	stcvc	1, cr0, [r2, #-276]	@ 0xfffffeec
 374:	00750200 	rsbseq	r0, r5, r0, lsl #4
 378:	02c80400 	sbceq	r0, r8, #0, 8
 37c:	00fe0000 	rscseq	r0, lr, r0
 380:	d0020000 	andle	r0, r2, r0
 384:	5f000002 	svcpl	0x00000002
 388:	95000004 	strls	r0, [r0, #-4]
 38c:	01000003 	tsteq	r0, r3
 390:	40015001 	andmi	r5, r1, r1
 394:	02dc0200 	sbcseq	r0, ip, #0, 4
 398:	053a0000 	ldreq	r0, [sl, #-0]!
 39c:	03a90000 			@ <UNDEFINED> instruction: 0x03a90000
 3a0:	01010000 	mrseq	r0, (UNDEF: 1)
 3a4:	30080250 	andcc	r0, r8, r0, asr r2
 3a8:	02e40200 	rsceq	r0, r4, #0, 4
 3ac:	053a0000 	ldreq	r0, [sl, #-0]!
 3b0:	03bd0000 			@ <UNDEFINED> instruction: 0x03bd0000
 3b4:	01010000 	mrseq	r0, (UNDEF: 1)
 3b8:	78080250 	stmdavc	r8, {r4, r6, r9}
 3bc:	02fc0200 	rscseq	r0, ip, #0, 4
 3c0:	045f0000 	ldrbeq	r0, [pc], #-0	@ 3c8 <.debug_info+0x3c8>
 3c4:	03d00000 	bicseq	r0, r0, #0
 3c8:	01010000 	mrseq	r0, (UNDEF: 1)
 3cc:	00400150 	subeq	r0, r0, r0, asr r1
 3d0:	00032802 	andeq	r2, r3, r2, lsl #16
 3d4:	00045f00 	andeq	r5, r4, r0, lsl #30
 3d8:	0003e900 	andeq	lr, r3, r0, lsl #18
 3dc:	50010100 	andpl	r0, r1, r0, lsl #2
 3e0:	01013a01 	tsteq	r1, r1, lsl #20
 3e4:	00740251 	rsbseq	r0, r4, r1, asr r2
 3e8:	03380200 	teqeq	r8, #0, 4
 3ec:	053a0000 	ldreq	r0, [sl, #-0]!
 3f0:	03fd0000 	mvnseq	r0, #0
 3f4:	01010000 	mrseq	r0, (UNDEF: 1)
 3f8:	2d080250 	stccs	2, cr0, [r8, #-320]	@ 0xfffffec0
 3fc:	03580400 	cmpeq	r8, #0, 8
 400:	053a0000 	ldreq	r0, [sl, #-0]!
 404:	88020000 	stmdahi	r2, {}	@ <UNPREDICTABLE>
 408:	06000003 	streq	r0, [r0], -r3
 40c:	35000001 	strcc	r0, [r0, #-1]
 410:	01000004 	tsteq	r0, r4
 414:	03055001 	movweq	r5, #20481	@ 0x5001
 418:	000000d8 	ldrdeq	r0, [r0], -r8
 41c:	05510101 	ldrbeq	r0, [r1, #-257]	@ 0xfffffeff
 420:	00000003 	andeq	r0, r0, r3
 424:	52010100 	andpl	r0, r1, #0, 2
 428:	002c0305 	eoreq	r0, ip, r5, lsl #6
 42c:	01010000 	mrseq	r0, (UNDEF: 1)
 430:	69080253 	stmdbvs	r8, {r0, r1, r4, r6, r9}
 434:	038c0400 	orreq	r0, ip, #0, 8
 438:	00fe0000 	rscseq	r0, lr, r0
 43c:	00000000 	andeq	r0, r0, r0
 440:	00019004 	andeq	r9, r1, r4
 444:	00053a00 	andeq	r3, r5, r0, lsl #20
 448:	cd090000 	stcgt	0, cr0, [r9, #-0]
 44c:	5a000000 	bpl	454 <.debug_info+0x454>
 450:	0a000004 	beq	468 <.debug_info+0x468>
 454:	0000002d 	andeq	r0, r0, sp, lsr #32
 458:	4a080009 	bmi	200484 <snprintk+0x2000c4>
 45c:	12000004 	andne	r0, r0, #4
 460:	00000199 	muleq	r0, r9, r1
 464:	0000640b 	andeq	r6, r0, fp, lsl #8
 468:	00010400 	andeq	r0, r1, r0, lsl #8
 46c:	159c0100 	ldrne	r0, [ip, #256]	@ 0x100
 470:	1f000005 	svcne	0x00000005
 474:	0000015b 	andeq	r0, r0, fp, asr r1
 478:	2d1f0b01 	vldrcs	d0, [pc, #-4]	@ 47c <.debug_info+0x47c>
 47c:	3d000000 	stccc	0, cr0, [r0, #-0]
 480:	2b000001 	blcs	48c <.debug_info+0x48c>
 484:	05000001 	streq	r0, [r0, #-1]
 488:	2e0b0075 	mcrcs	0, 0, r0, cr11, cr5, {3}
 48c:	00000071 	andeq	r0, r0, r1, ror r0
 490:	000001af 	andeq	r0, r0, pc, lsr #3
 494:	000001a1 	andeq	r0, r0, r1, lsr #3
 498:	6d756e11 	ldclvs	14, cr6, [r5, #-68]!	@ 0xffffffbc
 49c:	150a0c00 	strne	r0, [sl, #-3072]	@ 0xfffff400
 4a0:	02000005 	andeq	r0, r0, #5
 4a4:	70065491 	mulvc	r6, r1, r4
 4a8:	c1140c00 	tstgt	r4, r0, lsl #24
 4ac:	03000000 	movweq	r0, #0
 4b0:	e9000002 	stmdb	r0, {r1}
 4b4:	0d000001 	stceq	0, cr0, [r0, #-4]
 4b8:	0000014e 	andeq	r0, r0, lr, asr #2
 4bc:	00000535 	andeq	r0, r0, r5, lsr r5
 4c0:	00200305 	eoreq	r0, r0, r5, lsl #6
 4c4:	2c020000 	stccs	0, cr0, [r2], {-0}
 4c8:	06000001 	streq	r0, [r0], -r1
 4cc:	02000001 	andeq	r0, r0, #1
 4d0:	01000005 	tsteq	r0, r5
 4d4:	03055001 	movweq	r5, #20481	@ 0x5001
 4d8:	00000058 	andeq	r0, r0, r8, asr r0
 4dc:	05510101 	ldrbeq	r0, [r1, #-257]	@ 0xfffffeff
 4e0:	00000003 	andeq	r0, r0, r3
 4e4:	52010100 	andpl	r0, r1, #0, 2
 4e8:	00200305 	eoreq	r0, r0, r5, lsl #6
 4ec:	01010000 	mrseq	r0, (UNDEF: 1)
 4f0:	014f0153 	cmpeq	pc, r3, asr r1	@ <UNPREDICTABLE>
 4f4:	09007d02 	stmdbeq	r0, {r1, r8, sl, fp, ip, sp, lr}
 4f8:	00a503a3 	adceq	r0, r5, r3, lsr #7
 4fc:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
 500:	30040000 	andcc	r0, r4, r0
 504:	fe000001 	cdp2	0, 0, cr0, cr0, cr1, {0}
 508:	04000000 	streq	r0, [r0], #-0
 50c:	00000138 	andeq	r0, r0, r8, lsr r1
 510:	0000053a 	andeq	r0, r0, sl, lsr r5
 514:	00c60900 	sbceq	r0, r6, r0, lsl #18
 518:	05250000 	streq	r0, [r5, #-0]!
 51c:	2d0a0000 	stccs	0, cr0, [sl, #-0]
 520:	20000000 	andcs	r0, r0, r0
 524:	00cd0900 	sbceq	r0, sp, r0, lsl #18
 528:	05350000 	ldreq	r0, [r5, #-0]!
 52c:	2d0a0000 	stccs	0, cr0, [sl, #-0]
 530:	08000000 	stmdaeq	r0, {}	@ <UNPREDICTABLE>
 534:	05250800 	streq	r0, [r5, #-2048]!	@ 0xfffff800
 538:	97120000 	ldrls	r0, [r2, -r0]
 53c:	07000000 	streq	r0, [r0, -r0]
 540:	00000000 	andeq	r0, r0, r0
 544:	00000064 	andeq	r0, r0, r4, rrx
 548:	05b09c01 	ldreq	r9, [r0, #3073]!	@ 0xc01
 54c:	63050000 	movwvs	r0, #20480	@ 0x5000
 550:	5e1d0700 	cdppl	7, 1, cr0, cr13, cr0, {0}
 554:	72000000 	andvc	r0, r0, #0
 558:	6e000002 	cdpvs	0, 0, cr0, cr0, cr2, {0}
 55c:	0d000002 	stceq	0, cr0, [r0, #-8]
 560:	0000014e 	andeq	r0, r0, lr, asr #2
 564:	000005c0 	andeq	r0, r0, r0, asr #11
 568:	00180305 	andseq	r0, r8, r5, lsl #6
 56c:	4c020000 	stcmi	0, cr0, [r2], {-0}
 570:	06000000 	streq	r0, [r0], -r0
 574:	a6000001 	strge	r0, [r0], -r1
 578:	01000005 	tsteq	r0, r5
 57c:	03055001 	movweq	r5, #20481	@ 0x5001
 580:	00000014 	andeq	r0, r0, r4, lsl r0
 584:	05510101 	ldrbeq	r0, [r1, #-257]	@ 0xfffffeff
 588:	00000003 	andeq	r0, r0, r3
 58c:	52010100 	andpl	r0, r1, #0, 2
 590:	00180305 	andseq	r0, r8, r5, lsl #6
 594:	01010000 	mrseq	r0, (UNDEF: 1)
 598:	01380153 	teqeq	r8, r3, asr r1
 59c:	05007d02 	streq	r7, [r0, #-3330]	@ 0xfffff2fe
 5a0:	00004403 	andeq	r4, r0, r3, lsl #8
 5a4:	50040000 	andpl	r0, r4, r0
 5a8:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
 5ac:	00000000 	andeq	r0, r0, r0
 5b0:	0000cd09 	andeq	ip, r0, r9, lsl #26
 5b4:	0005c000 	andeq	ip, r5, r0
 5b8:	002d0a00 	eoreq	r0, sp, r0, lsl #20
 5bc:	00070000 	andeq	r0, r7, r0
 5c0:	0005b008 	andeq	fp, r5, r8
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	02004901 	andeq	r4, r0, #16384	@ 0x4000
   4:	00187e18 	andseq	r7, r8, r8, lsl lr
   8:	01480200 	mrseq	r0, (UNDEF: 104)
   c:	137f017d 	cmnne	pc, #1073741855	@ 0x4000001f
  10:	00001301 	andeq	r1, r0, r1, lsl #6
  14:	0b002403 	bleq	9028 <snprintk+0x8c68>
  18:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
  1c:	0400000e 	streq	r0, [r0], #-14
  20:	017d0048 	cmneq	sp, r8, asr #32
  24:	0000137f 	andeq	r1, r0, pc, ror r3
  28:	03000505 	movweq	r0, #1285	@ 0x505
  2c:	01213a08 			@ <UNDEFINED> instruction: 0x01213a08
  30:	0b390b3b 	bleq	e42d24 <snprintk+0xe42964>
  34:	17021349 	strne	r1, [r2, -r9, asr #6]
  38:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
  3c:	00340600 	eorseq	r0, r4, r0, lsl #12
  40:	213a0803 	teqcs	sl, r3, lsl #16
  44:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  48:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  4c:	1742b717 	smlaldne	fp, r2, r7, r7
  50:	16070000 	strne	r0, [r7], -r0
  54:	3a0e0300 	bcc	380c5c <snprintk+0x38089c>
  58:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  5c:	0013490b 	andseq	r4, r3, fp, lsl #18
  60:	00260800 	eoreq	r0, r6, r0, lsl #16
  64:	00001349 	andeq	r1, r0, r9, asr #6
  68:	49010109 	stmdbmi	r1, {r0, r3, r8}
  6c:	00130113 	andseq	r0, r3, r3, lsl r1
  70:	00210a00 	eoreq	r0, r1, r0, lsl #20
  74:	0b2f1349 	bleq	bc4da0 <snprintk+0xbc49e0>
  78:	0f0b0000 	svceq	0x000b0000
  7c:	04210b00 	strteq	r0, [r1], #-2816	@ 0xfffff500
  80:	00001349 	andeq	r1, r0, r9, asr #6
  84:	0300340c 	movweq	r3, #1036	@ 0x40c
  88:	01213a0e 			@ <UNDEFINED> instruction: 0x01213a0e
  8c:	0b390b3b 	bleq	e42d80 <snprintk+0xe429c0>
  90:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  94:	340d0000 	strcc	r0, [sp], #-0
  98:	490e0300 	stmdbmi	lr, {r8, r9}
  9c:	02193413 	andseq	r3, r9, #318767104	@ 0x13000000
  a0:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
  a4:	00000018 	andeq	r0, r0, r8, lsl r0
  a8:	3f012e0f 	svccc	0x00012e0f
  ac:	3a0e0319 	bcc	380d18 <snprintk+0x380958>
  b0:	0b3b0121 	bleq	ec053c <snprintk+0xec017c>
  b4:	27052139 	smladxcs	r5, r9, r1, r2
  b8:	11134919 	tstne	r3, r9, lsl r9
  bc:	40061201 	andmi	r1, r6, r1, lsl #4
  c0:	01197a18 	tsteq	r9, r8, lsl sl
  c4:	10000013 	andne	r0, r0, r3, lsl r0
  c8:	08030005 	stmdaeq	r3, {r0, r2}
  cc:	3b01213a 	blcc	485bc <snprintk+0x481fc>
  d0:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  d4:	00180213 	andseq	r0, r8, r3, lsl r2
  d8:	00341100 	eorseq	r1, r4, r0, lsl #2
  dc:	213a0803 	teqcs	sl, r3, lsl #16
  e0:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  e4:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  e8:	12000018 	andne	r0, r0, #24
  ec:	0e03012e 	cdpeq	1, 0, cr0, cr3, cr14, {1}
  f0:	3b01213a 	blcc	485e0 <snprintk+0x48220>
  f4:	0d21390b 			@ <UNDEFINED> instruction: 0x0d21390b
  f8:	01111927 	tsteq	r1, r7, lsr #18
  fc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 100:	1301197a 	movwne	r1, #6522	@ 0x197a
 104:	11130000 	tstne	r3, r0
 108:	130e2501 	movwne	r2, #58625	@ 0xe501
 10c:	1b0e030b 	blne	380d40 <snprintk+0x380980>
 110:	1201110e 	andne	r1, r1, #-2147483645	@ 0x80000003
 114:	00171006 	andseq	r1, r7, r6
 118:	00241400 	eoreq	r1, r4, r0, lsl #8
 11c:	0b3e0b0b 	bleq	f82d50 <snprintk+0xf82990>
 120:	00000803 	andeq	r0, r0, r3, lsl #16
 124:	03011315 	movweq	r1, #4885	@ 0x1315
 128:	3a0b0b0e 	bcc	2c2d68 <snprintk+0x2c29a8>
 12c:	010b3b0b 	tsteq	fp, fp, lsl #22
 130:	16000013 			@ <UNDEFINED> instruction: 0x16000013
 134:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 138:	0b381349 	bleq	e04e64 <snprintk+0xe04aa4>
 13c:	00001934 	andeq	r1, r0, r4, lsr r9
 140:	0b000f17 	bleq	3da4 <snprintk+0x39e4>
 144:	1800000b 	stmdane	r0, {r0, r1, r3}
 148:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	@ <UNPREDICTABLE>
 14c:	0b3a0e03 	bleq	e83960 <snprintk+0xe835a0>
 150:	0b390b3b 	bleq	e42e44 <snprintk+0xe42a84>
 154:	01871927 	orreq	r1, r7, r7, lsr #18
 158:	00193c19 	andseq	r3, r9, r9, lsl ip
 15c:	012e1900 			@ <UNDEFINED> instruction: 0x012e1900
 160:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
 164:	0b3b0b3a 	bleq	ec2e54 <snprintk+0xec2a94>
 168:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 16c:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
 170:	00001301 	andeq	r1, r0, r1, lsl #6
 174:	4900051a 	stmdbmi	r0, {r1, r3, r4, r8, sl}
 178:	1b000013 	blne	1cc <vsnprintk+0x64>
 17c:	017d0148 	cmneq	sp, r8, asr #2
 180:	0000137f 	andeq	r1, r0, pc, ror r3
 184:	55010b1c 	strpl	r0, [r1, #-2844]	@ 0xfffff4e4
 188:	00130117 	andseq	r0, r3, r7, lsl r1
 18c:	00341d00 	eorseq	r1, r4, r0, lsl #26
 190:	0b3a0803 	bleq	e821a4 <snprintk+0xe81de4>
 194:	0b390b3b 	bleq	e42e88 <snprintk+0xe42ac8>
 198:	00001349 	andeq	r1, r0, r9, asr #6
 19c:	55010b1e 	strpl	r0, [r1, #-2846]	@ 0xfffff4e2
 1a0:	1f000017 	svcne	0x00000017
 1a4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 1a8:	0b3b0b3a 	bleq	ec2e98 <snprintk+0xec2ad8>
 1ac:	13490b39 	movtne	r0, #39737	@ 0x9b39
 1b0:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
 1b4:	00000017 	andeq	r0, r0, r7, lsl r0

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000282 	andeq	r0, r0, r2, lsl #5
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	db07c004 	blle	1f0028 <snprintk+0x1efc68>
  14:	04500107 	ldrbeq	r0, [r0], #-263	@ 0xfffffef9
  18:	07ec07db 	ubfxeq	r0, fp, #15, #13
  1c:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  20:	2da82600 	stccs	6, cr2, [r8]
  24:	009f00a8 	addseq	r0, pc, r8, lsr #1
  28:	00000000 	andeq	r0, r0, r0
  2c:	db07c004 	blle	1f0044 <snprintk+0x1efc84>
  30:	04510107 	ldrbeq	r0, [r1], #-263	@ 0xfffffef9
  34:	07ec07db 	ubfxeq	r0, fp, #15, #13
  38:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  3c:	2da82601 	stccs	6, cr2, [r8, #4]!
  40:	009f00a8 	addseq	r0, pc, r8, lsr #1
  44:	dc040000 	stcle	0, cr0, [r4], {-0}
  48:	0107ec07 	tsteq	r7, r7, lsl #24
  4c:	00000050 	andeq	r0, r0, r0, asr r0
  50:	00000000 	andeq	r0, r0, r0
  54:	8402e804 	strhi	lr, [r2], #-2052	@ 0xfffff7fc
  58:	04500103 	ldrbeq	r0, [r0], #-259	@ 0xfffffefd
  5c:	038c0384 	orreq	r0, ip, #132, 6	@ 0x10000002
  60:	00000305 	andeq	r0, r0, r5, lsl #6
  64:	8c040000 	stchi	0, cr0, [r4], {-0}
  68:	0a07c003 	beq	1f007c <snprintk+0x1efcbc>
  6c:	00a503a3 	adceq	r0, r5, r3, lsr #7
  70:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
  74:	00009f00 	andeq	r9, r0, r0, lsl #30
  78:	04000000 	streq	r0, [r0], #-0
  7c:	038c02e8 	orreq	r0, ip, #232, 4	@ 0x8000000e
  80:	8c045101 	stchi	1, cr5, [r4], {1}
  84:	0a07c003 	beq	1f0098 <snprintk+0x1efcd8>
  88:	01a503a3 			@ <UNDEFINED> instruction: 0x01a503a3
  8c:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
  90:	00009f00 	andeq	r9, r0, r0, lsl #30
	...
  a4:	04000000 	streq	r0, [r0], #-0
  a8:	038c02e8 	orreq	r0, ip, #232, 4	@ 0x8000000e
  ac:	8c045201 	stchi	2, cr5, [r4], {1}
  b0:	0103ac03 	tsteq	r3, r3, lsl #24
  b4:	03ac0454 			@ <UNDEFINED> instruction: 0x03ac0454
  b8:	550104ac 	strpl	r0, [r1, #-1196]	@ 0xfffffb54
  bc:	bc04ac04 	stclt	12, cr10, [r4], {4}
  c0:	04520104 	ldrbeq	r0, [r2], #-260	@ 0xfffffefc
  c4:	059004bc 	ldreq	r0, [r0, #1212]	@ 0x4bc
  c8:	90045501 	andls	r5, r4, r1, lsl #10
  cc:	01059c05 	tsteq	r5, r5, lsl #24
  d0:	059c0452 	ldreq	r0, [ip, #1106]	@ 0x452
  d4:	910205a7 	smlatbls	r2, r7, r5, r0
  d8:	05a70458 	streq	r0, [r7, #1112]!	@ 0x458
  dc:	740305ac 	strvc	r0, [r3], #-1452	@ 0xfffffa54
  e0:	ac049f02 	stcge	15, cr9, [r4], {2}
  e4:	01078c05 	tsteq	r7, r5, lsl #24
  e8:	078c0455 			@ <UNDEFINED> instruction: 0x078c0455
  ec:	540107a8 	strpl	r0, [r1], #-1960	@ 0xfffff858
  f0:	04000000 	streq	r0, [r0], #-0
  f4:	06ac069c 	ssateq	r0, #13, ip, lsl #13
  f8:	00005401 	andeq	r5, r0, r1, lsl #8
  fc:	06d40400 	ldrbeq	r0, [r4], r0, lsl #8
 100:	540106ec 	strpl	r0, [r1], #-1772	@ 0xfffff914
 104:	00000100 	andeq	r0, r0, r0, lsl #2
 108:	04f40400 	ldrbteq	r0, [r4], #1024	@ 0x400
 10c:	510104fc 	strdpl	r0, [r1, -ip]
 110:	cf05c804 	svcgt	0x0005c804
 114:	00510105 	subseq	r0, r1, r5, lsl #2
 118:	00000002 	andeq	r0, r0, r2
 11c:	8c04f404 	stchi	4, cr15, [r4], {4}
 120:	04540105 	ldrbeq	r0, [r4], #-261	@ 0xfffffefb
 124:	05d405c8 	ldrbeq	r0, [r4, #1480]	@ 0x5c8
 128:	00005401 	andeq	r5, r0, r1, lsl #8
	...
 13c:	88640400 	stmdahi	r4!, {sl}^
 140:	04500101 	ldrbeq	r0, [r0], #-257	@ 0xfffffeff
 144:	01ac0188 			@ <UNDEFINED> instruction: 0x01ac0188
 148:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
 14c:	2da82600 	stccs	6, cr2, [r8]
 150:	049f00a8 	ldreq	r0, [pc], #168	@ 158 <.debug_loclists+0x158>
 154:	01b001ac 	lsrseq	r0, ip, #3
 158:	b0045001 	andlt	r5, r4, r1
 15c:	0a01ec01 	beq	7b168 <snprintk+0x7ada8>
 160:	00a503a3 	adceq	r0, r5, r3, lsr #7
 164:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
 168:	ec049f00 	stc	15, cr9, [r4], {-0}
 16c:	0101f001 	tsteq	r1, r1	@ <UNPREDICTABLE>
 170:	01f00450 	mvnseq	r0, r0, asr r4
 174:	a30a0294 	movwge	r0, #41620	@ 0xa294
 178:	2600a503 	strcs	sl, [r0], -r3, lsl #10
 17c:	00a82da8 	adceq	r2, r8, r8, lsr #27
 180:	0294049f 	addseq	r0, r4, #-1627389952	@ 0x9f000000
 184:	500102a8 	andpl	r0, r1, r8, lsr #5
 188:	ab02a804 	blge	aa1a0 <snprintk+0xa9de0>
 18c:	40910202 	addsmi	r0, r1, r2, lsl #4
 190:	e802ab04 	stmda	r2, {r2, r8, r9, fp, sp, pc}
 194:	03a30a02 			@ <UNDEFINED> instruction: 0x03a30a02
 198:	a82600a5 	stmdage	r6!, {r0, r2, r5, r7}
 19c:	9f00a82d 	svcls	0x0000a82d
	...
 1ac:	04000000 	streq	r0, [r0], #-0
 1b0:	01018864 	tsteq	r1, r4, ror #16
 1b4:	01880451 	orreq	r0, r8, r1, asr r4
 1b8:	510101a4 	smlatbpl	r1, r4, r1, r0
 1bc:	e001ac04 	and	sl, r1, r4, lsl #24
 1c0:	04510101 	ldrbeq	r0, [r1], #-257	@ 0xfffffeff
 1c4:	01ec01e0 	mvneq	r0, r0, ror #3
 1c8:	ec045001 	stc	0, cr5, [r4], {1}
 1cc:	01028c01 	tsteq	r2, r1, lsl #24
 1d0:	02940451 	addseq	r0, r4, #1358954496	@ 0x51000000
 1d4:	510102a4 	smlatbpl	r1, r4, r2, r0
 1d8:	b002a404 	andlt	sl, r2, r4, lsl #8
 1dc:	03a30a02 			@ <UNDEFINED> instruction: 0x03a30a02
 1e0:	a82601a5 	stmdage	r6!, {r0, r2, r5, r7, r8}
 1e4:	9f00a82d 	svcls	0x0000a82d
 1e8:	00000100 	andeq	r0, r0, r0, lsl #2
	...
 1fc:	01010000 	mrseq	r0, (UNDEF: 1)
 200:	04000000 	streq	r0, [r0], #-0
 204:	0301886c 	movweq	r8, #6252	@ 0x186c
 208:	049f4c91 	ldreq	r4, [pc], #3217	@ 210 <.debug_loclists+0x210>
 20c:	019c0188 	orrseq	r0, ip, r8, lsl #3
 210:	9c045401 	stcls	4, cr5, [r4], {1}
 214:	0301ac01 	movweq	sl, #7169	@ 0x1c01
 218:	049f7f74 	ldreq	r7, [pc], #3956	@ 220 <.debug_loclists+0x220>
 21c:	01b001ac 	lsrseq	r0, ip, #3
 220:	9f4c9103 	svcls	0x004c9103
 224:	d801b004 	stmdale	r1, {r2, ip, sp, pc}
 228:	04540101 	ldrbeq	r0, [r4], #-257	@ 0xfffffeff
 22c:	01ec01d8 	ldrdeq	r0, [ip, #24]!
 230:	9f7f7403 	svcls	0x007f7403
 234:	f001ec04 			@ <UNDEFINED> instruction: 0xf001ec04
 238:	4c910301 	ldcmi	3, cr0, [r1], {1}
 23c:	01f0049f 			@ <UNDEFINED> instruction: 0x01f0049f
 240:	54010284 	strpl	r0, [r1], #-644	@ 0xfffffd7c
 244:	94028404 	strls	r8, [r2], #-1028	@ 0xfffffbfc
 248:	7f740302 	svcvc	0x00740302
 24c:	0294049f 	addseq	r0, r4, #-1627389952	@ 0x9f000000
 250:	910302b0 			@ <UNDEFINED> instruction: 0x910302b0
 254:	b0049f4c 	andlt	r9, r4, ip, asr #30
 258:	0102b002 	tsteq	r2, r2
 25c:	02b00454 	adcseq	r0, r0, #84, 8	@ 0x54000000
 260:	740302b4 	strvc	r0, [r3], #-692	@ 0xfffffd4c
 264:	b4049f7f 	strlt	r9, [r4], #-3967	@ 0xfffff081
 268:	0102cc02 	tsteq	r2, r2, lsl #24
 26c:	00000054 	andeq	r0, r0, r4, asr r0
 270:	00040000 	andeq	r0, r4, r0
 274:	04500148 	ldrbeq	r0, [r0], #-328	@ 0xfffffeb8
 278:	a30a6448 	movwge	r6, #42056	@ 0xa448
 27c:	2600a503 	strcs	sl, [r0], -r3, lsl #10
 280:	00a834a8 	adceq	r3, r8, r8, lsr #9
 284:	Address 0x284 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000003ec 	andeq	r0, r0, ip, ror #7
	...

Disassembly of section .debug_rnglists:

00000000 <.debug_rnglists>:
   0:	0000003c 	andeq	r0, r0, ip, lsr r0
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	90039004 	andls	r9, r3, r4
  10:	03a80403 			@ <UNDEFINED> instruction: 0x03a80403
  14:	0400078c 	streq	r0, [r0], #-1932	@ 0xfffff874
  18:	03900390 	orrseq	r0, r0, #144, 6	@ 0x40000002
  1c:	e403cc04 	str	ip, [r3], #-3076	@ 0xfffff3fc
  20:	03e80403 	mvneq	r0, #50331648	@ 0x3000000
  24:	88040484 	stmdahi	r4, {r2, r7, sl}
  28:	0404a004 	streq	sl, [r4], #-4
  2c:	05fc04a4 	ldrbeq	r0, [ip, #1188]!	@ 0x4a4
  30:	a8068004 	stmdage	r6, {r2, pc}
  34:	06ac0406 	strteq	r0, [ip], r6, lsl #8
  38:	f00406e8 			@ <UNDEFINED> instruction: 0xf00406e8
  3c:	00078c06 	andeq	r8, r7, r6, lsl #24

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000035b 	andeq	r0, r0, fp, asr r3
   4:	00bb0003 	adcseq	r0, fp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	@ ffffffc5 <snprintk+0xfffffc05>
  24:	6c2f7273 	stcvs	2, cr7, [pc], #-460	@ fffffe60 <snprintk+0xfffffaa0>
  28:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  2c:	612f6363 			@ <UNDEFINED> instruction: 0x612f6363
  30:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  34:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  38:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  3c:	2e34312f 	cdpcs	1, 3, cr3, cr4, cr15, {1}
  40:	2f302e31 	svccs	0x00302e31
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	@ 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	@ ffffff98 <snprintk+0xfffffbd8>
  50:	72612f65 	rsbvc	r2, r1, #404	@ 0x194
  54:	6b69766a 	blvs	1a5da04 <snprintk+0x1a5d644>
  58:	6f72502f 	svcvs	0x0072502f
  5c:	6d617267 	stclvs	2, cr7, [r1, #-412]!	@ 0xfffffe64
  60:	676e696d 	strbvs	r6, [lr, -sp, ror #18]!
  64:	632f632f 			@ <UNDEFINED> instruction: 0x632f632f
  68:	30343173 	eorscc	r3, r4, r3, ror r1
  6c:	34322d65 	ldrtcc	r2, [r2], #-3429	@ 0xfffff29b
  70:	2f6e6977 	svccs	0x006e6977
  74:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  78:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	@ <UNPREDICTABLE>
  7c:	756c636e 	strbvc	r6, [ip, #-878]!	@ 0xfffffc92
  80:	00006564 	andeq	r6, r0, r4, ror #10
  84:	69727073 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, ip, sp, lr}^
  88:	2e6b746e 	cdpcs	4, 6, cr7, cr11, cr14, {3}
  8c:	00010063 	andeq	r0, r1, r3, rrx
  90:	64747300 	ldrbtvs	r7, [r4], #-768	@ 0xfffffd00
  94:	2d746e69 	ldclcs	14, cr6, [r4, #-420]!	@ 0xfffffe5c
  98:	2e636367 	cdpcs	3, 6, cr6, cr3, cr7, {3}
  9c:	00020068 	andeq	r0, r2, r8, rrx
  a0:	64747300 	ldrbtvs	r7, [r4], #-768	@ 0xfffffd00
  a4:	2e677261 	cdpcs	2, 6, cr7, cr7, cr1, {3}
  a8:	00020068 	andeq	r0, r2, r8, rrx
  ac:	75623c00 	strbvc	r3, [r2, #-3072]!	@ 0xfffff400
  b0:	2d746c69 	ldclcs	12, cr6, [r4, #-420]!	@ 0xfffffe5c
  b4:	003e6e69 	eorseq	r6, lr, r9, ror #28
  b8:	72000000 	andvc	r0, r0, #0
  bc:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  c0:	00000300 	andeq	r0, r0, r0, lsl #6
  c4:	00200500 	eoreq	r0, r0, r0, lsl #10
  c8:	00000205 	andeq	r0, r0, r5, lsl #4
  cc:	05180000 	ldreq	r0, [r8, #-0]
  d0:	00011305 	andeq	r1, r1, r5, lsl #6
  d4:	9e020402 	cdpls	4, 0, cr0, cr2, cr2, {0}
  d8:	060d0513 			@ <UNDEFINED> instruction: 0x060d0513
  dc:	66100501 	ldrvs	r0, [r0], -r1, lsl #10
  e0:	05482005 	strbeq	r2, [r8, #-5]
  e4:	04020005 	streq	r0, [r2], #-5
  e8:	004b0601 	subeq	r0, fp, r1, lsl #12
  ec:	06010402 	streq	r0, [r1], -r2, lsl #8
  f0:	040200ba 	streq	r0, [r2], #-186	@ 0xffffff46
  f4:	052e0601 	streq	r0, [lr, #-1537]!	@ 0xfffff9ff
  f8:	0106bd31 	tsteq	r6, r1, lsr sp
  fc:	4b060505 	blmi	181518 <snprintk+0x181158>
 100:	d8090514 	stmdale	r9, {r2, r4, r8, sl}
 104:	05130d05 	ldreq	r0, [r3, #-3333]	@ 0xfffff2fb
 108:	0501061b 	streq	r0, [r1, #-1563]	@ 0xfffff9e5
 10c:	12052e18 	andne	r2, r5, #24, 28	@ 0x180
 110:	0011054a 	andseq	r0, r1, sl, asr #10
 114:	06010402 	streq	r0, [r1], -r2, lsl #8
 118:	0402004b 	streq	r0, [r2], #-75	@ 0xffffffb5
 11c:	00010601 	andeq	r0, r1, r1, lsl #12
 120:	4a010402 	bmi	41130 <snprintk+0x40d70>
 124:	05460505 	strbeq	r0, [r6, #-1285]	@ 0xfffffafb
 128:	05350609 	ldreq	r0, [r5, #-1545]!	@ 0xfffff9f7
 12c:	2305130d 	movwcs	r1, #21261	@ 0x530d
 130:	20050106 	andcs	r0, r5, r6, lsl #2
 134:	4a1205ba 	bmi	481824 <snprintk+0x481464>
 138:	02001105 	andeq	r1, r0, #1073741825	@ 0x40000001
 13c:	4b060104 	blmi	180554 <snprintk+0x180194>
 140:	02001305 	andeq	r1, r0, #335544320	@ 0x14000000
 144:	2e060104 	cdpcs	1, 0, cr0, cr6, cr4, {0}
 148:	02001105 	andeq	r1, r0, #1073741825	@ 0x40000001
 14c:	052e0104 	streq	r0, [lr, #-260]!	@ 0xfffffefc
 150:	66770305 	ldrbtvs	r0, [r7], -r5, lsl #6
 154:	03060905 	movweq	r0, #26885	@ 0x6905
 158:	0d052e0c 	stceq	14, cr2, [r5, #-48]	@ 0xffffffd0
 15c:	06290513 			@ <UNDEFINED> instruction: 0x06290513
 160:	2e260501 	cdpcs	5, 2, cr0, cr6, cr1, {0}
 164:	054a1205 	strbeq	r1, [sl, #-517]	@ 0xfffffdfb
 168:	04020011 	streq	r0, [r2], #-17	@ 0xffffffef
 16c:	004b0601 	subeq	r0, fp, r1, lsl #12
 170:	06010402 	streq	r0, [r1], -r2, lsl #8
 174:	04020001 	streq	r0, [r2], #-1
 178:	09054a01 	stmdbeq	r5, {r0, r9, fp, lr}
 17c:	06014d06 	streq	r4, [r1], -r6, lsl #26
 180:	02002e82 	andeq	r2, r0, #2080	@ 0x820
 184:	2e060104 	cdpcs	1, 0, cr0, cr6, cr4, {0}
 188:	2e061333 	mcrcs	3, 0, r1, cr6, cr3, {1}
 18c:	2c060d05 	stccs	13, cr0, [r6], {5}
 190:	6a060105 	bvs	1805ac <snprintk+0x1801ec>
 194:	0643054a 	strbeq	r0, [r3], -sl, asr #10
 198:	68020500 	stmdavs	r2, {r8, sl}
 19c:	16000001 	strne	r0, [r0], -r1
 1a0:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 1a4:	0d058306 	stceq	3, cr8, [r5, #-24]	@ 0xffffffe8
 1a8:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 1ac:	13054b06 	movwne	r4, #23302	@ 0x5b06
 1b0:	0d050106 	stceq	1, cr0, [r5, #-24]	@ 0xffffffe8
 1b4:	0605052e 	streq	r0, [r5], -lr, lsr #10
 1b8:	300d0530 	andcc	r0, sp, r0, lsr r5
 1bc:	38031605 	stmdacc	r3, {r0, r2, r9, sl, ip}
 1c0:	0314052e 	tsteq	r4, #192937984	@ 0xb800000
 1c4:	0b050146 	bleq	1406e4 <snprintk+0x140324>
 1c8:	01040200 	mrseq	r0, R12_usr
 1cc:	6709052e 	strvs	r0, [r9, -lr, lsr #10]
 1d0:	01060b05 	tsteq	r6, r5, lsl #22
 1d4:	4d060d05 	stcmi	13, cr0, [r6, #-20]	@ 0xffffffec
 1d8:	01061005 	tsteq	r6, r5
 1dc:	30060d05 	andcc	r0, r6, r5, lsl #26
 1e0:	05141313 	ldreq	r1, [r4, #-787]	@ 0xfffffced
 1e4:	05010614 	streq	r0, [r1, #-1556]	@ 0xfffff9ec
 1e8:	17052e0d 	strne	r2, [r5, -sp, lsl #28]
 1ec:	0200d706 	andeq	sp, r0, #1572864	@ 0x180000
 1f0:	66060104 	strvs	r0, [r6], -r4, lsl #2
 1f4:	02003a05 	andeq	r3, r0, #20480	@ 0x5000
 1f8:	66060204 	strvs	r0, [r6], -r4, lsl #4
 1fc:	03061005 	movweq	r1, #24581	@ 0x6005
 200:	3a050179 	bcc	1407ec <snprintk+0x14042c>
 204:	06170535 			@ <UNDEFINED> instruction: 0x06170535
 208:	0402002f 	streq	r0, [r2], #-47	@ 0xffffffd1
 20c:	05660601 	strbeq	r0, [r6, #-1537]!	@ 0xfffff9ff
 210:	0402003b 	streq	r0, [r2], #-59	@ 0xffffffc5
 214:	05660602 	strbeq	r0, [r6, #-1538]!	@ 0xfffff9fe
 218:	78030610 	stmdavc	r3, {r4, r9, sl}
 21c:	363b0501 	ldrtcc	r0, [fp], -r1, lsl #10
 220:	2f061705 	svccs	0x00061705
 224:	01061f05 	tsteq	r6, r5, lsl #30
 228:	02001705 	andeq	r1, r0, #1310720	@ 0x140000
 22c:	05660104 	strbeq	r0, [r6, #-260]!	@ 0xfffffefc
 230:	04020031 	streq	r0, [r2], #-49	@ 0xffffffcf
 234:	054a0602 	strbeq	r0, [sl, #-1538]	@ 0xfffff9fe
 238:	77030610 	smladvc	r3, r0, r6, r0
 23c:	03310501 	teqeq	r1, #4194304	@ 0x400000
 240:	11052e09 	tstne	r5, r9, lsl #28
 244:	14053206 	strne	r3, [r5], #-518	@ 0xfffffdfa
 248:	11050106 	tstne	r5, r6, lsl #2
 24c:	14052f06 	strne	r2, [r5], #-3846	@ 0xfffff0fa
 250:	13050106 	movwne	r0, #20742	@ 0x5106
 254:	0615052e 	ldreq	r0, [r5], -lr, lsr #10
 258:	1311054b 	tstne	r1, #314572800	@ 0x12c00000
 25c:	01061405 	tsteq	r6, r5, lsl #8
 260:	2f061105 	svccs	0x00061105
 264:	01061405 	tsteq	r6, r5, lsl #8
 268:	052e1305 	streq	r1, [lr, #-773]!	@ 0xfffffcfb
 26c:	054b0615 	strbeq	r0, [fp, #-1557]	@ 0xfffff9eb
 270:	4c4b1311 	mcrrmi	3, 1, r1, fp, cr1
 274:	01061a05 	tsteq	r6, r5, lsl #20
 278:	da061105 	ble	184694 <snprintk+0x1842d4>
 27c:	13051313 	movwne	r1, #21267	@ 0x5313
 280:	11050106 	tstne	r5, r6, lsl #2
 284:	05674c06 	strbeq	r4, [r7, #-3078]!	@ 0xfffff3fa
 288:	71030614 	tstvc	r3, r4, lsl r6
 28c:	03110501 	tsteq	r1, #4194304	@ 0x400000
 290:	15052e0f 	strne	r2, [r5, #-3599]	@ 0xfffff1f1
 294:	2e700306 	cdpcs	3, 7, cr0, cr0, cr6, {0}
 298:	00660601 	rsbeq	r0, r6, r1, lsl #12
 29c:	06010402 	streq	r0, [r1], -r2, lsl #8
 2a0:	00013166 	andeq	r3, r1, r6, ror #2
 2a4:	ba010402 	blt	412b4 <snprintk+0x40ef4>
 2a8:	062e0b03 	strteq	r0, [lr], -r3, lsl #22
 2ac:	0611054a 	ldreq	r0, [r1], -sl, asr #10
 2b0:	004b4b35 	subeq	r4, fp, r5, lsr fp
 2b4:	06010402 	streq	r0, [r1], -r2, lsl #8
 2b8:	05670666 	strbeq	r0, [r7, #-1638]!	@ 0xfffff99a
 2bc:	59030610 	stmdbpl	r3, {r4, r9, sl}
 2c0:	03110501 	tsteq	r1, #4194304	@ 0x400000
 2c4:	31062e27 	tstcc	r6, r7, lsr #28
 2c8:	01061305 	tsteq	r6, r5, lsl #6
 2cc:	83061105 	movwhi	r1, #24837	@ 0x6105
 2d0:	01061305 	tsteq	r6, r5, lsl #6
 2d4:	4e061105 	cdpmi	1, 0, cr1, cr6, cr5, {0}
 2d8:	06100567 	ldreq	r0, [r0], -r7, ror #10
 2dc:	05015003 	streq	r5, [r1, #-3]
 2e0:	2e300311 	mrccs	3, 1, r0, cr0, cr1, {0}
 2e4:	2a061505 	bcs	185700 <snprintk+0x185340>
 2e8:	0617054b 	ldreq	r0, [r7], -fp, asr #10
 2ec:	06110501 	ldreq	r0, [r1], -r1, lsl #10
 2f0:	06170550 			@ <UNDEFINED> instruction: 0x06170550
 2f4:	82110501 	andshi	r0, r1, #4194304	@ 0x400000
 2f8:	2f061505 	svccs	0x00061505
 2fc:	02003205 	andeq	r3, r0, #1342177280	@ 0x50000000
 300:	052d0304 	streq	r0, [sp, #-772]!	@ 0xfffffcfc
 304:	0402002d 	streq	r0, [r2], #-45	@ 0xffffffd3
 308:	10052e01 	andne	r2, r5, r1, lsl #28
 30c:	664d0306 	strbvs	r0, [sp], -r6, lsl #6
 310:	0616052e 	ldreq	r0, [r6], -lr, lsr #10
 314:	012e3603 			@ <UNDEFINED> instruction: 0x012e3603
 318:	01040200 	mrseq	r0, R12_usr
 31c:	040200ba 	streq	r0, [r2], #-186	@ 0xffffff46
 320:	052e0601 	streq	r0, [lr, #-1537]!	@ 0xfffff9ff
 324:	05160605 	ldreq	r0, [r6, #-1541]	@ 0xfffff9fb
 328:	0501060d 	streq	r0, [r1, #-1549]	@ 0xfffff9f3
 32c:	05058210 	streq	r8, [r5, #-528]	@ 0xfffffdf0
 330:	01052f06 	tsteq	r5, r6, lsl #30
 334:	054a1306 	strbeq	r1, [sl, #-774]	@ 0xfffffcfa
 338:	0500063b 	streq	r0, [r0, #-1595]	@ 0xfffff9c5
 33c:	0003c002 	andeq	ip, r3, r2
 340:	01061400 	tsteq	r6, r0, lsl #8
 344:	67060505 	strvs	r0, [r6, -r5, lsl #10]
 348:	08051315 	stmdaeq	r5, {r0, r2, r4, r8, r9, ip}
 34c:	060e054b 	streq	r0, [lr], -fp, asr #10
 350:	06050501 	streq	r0, [r5], -r1, lsl #10
 354:	0105134b 	tsteq	r5, fp, asr #6
 358:	08021306 	stmdaeq	r2, {r1, r2, r8, r9, ip}
 35c:	Address 0x35c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	73677261 	cmnvc	r7, #268435462	@ 0x10000006
   4:	6e737600 	cdpvs	6, 7, cr7, cr3, cr0, {0}
   8:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
   c:	73006b74 	movwvc	r6, #2932	@ 0xb74
  10:	6972706e 	ldmdbvs	r2!, {r1, r2, r3, r5, r6, ip, sp, lr}^
  14:	006b746e 	rsbeq	r7, fp, lr, ror #8
  18:	746e6975 	strbtvc	r6, [lr], #-2421	@ 0xfffff68b
  1c:	745f3436 	ldrbvc	r3, [pc], #-1078	@ 24 <.debug_str+0x24>
  20:	6f682f00 	svcvs	0x00682f00
  24:	612f656d 			@ <UNDEFINED> instruction: 0x612f656d
  28:	69766a72 	ldmdbvs	r6!, {r1, r4, r5, r6, r9, fp, sp, lr}^
  2c:	72502f6b 	subsvc	r2, r0, #428	@ 0x1ac
  30:	6172676f 	cmnvs	r2, pc, ror #14
  34:	6e696d6d 	cdpvs	13, 6, cr6, cr9, cr13, {3}
  38:	2f632f67 	svccs	0x00632f67
  3c:	34317363 	ldrtcc	r7, [r1], #-867	@ 0xfffffc9d
  40:	322d6530 	eorcc	r6, sp, #48, 10	@ 0xc000000
  44:	6e697734 	mcrvs	7, 3, r7, cr9, cr4, {1}
  48:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  4c:	76006970 			@ <UNDEFINED> instruction: 0x76006970
  50:	696c5f61 	stmdbvs	ip!, {r0, r5, r6, r8, r9, sl, fp, ip, lr}^
  54:	75007473 	strvc	r7, [r0, #-1139]	@ 0xfffffb8d
  58:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  5c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  60:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
  64:	656c6300 	strbvs	r6, [ip, #-768]!	@ 0xfffffd00
  68:	725f6e61 	subsvc	r6, pc, #1552	@ 0x610
  6c:	6f6f6265 	svcvs	0x006f6265
  70:	6f6c0074 	svcvs	0x006c0074
  74:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  78:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  7c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  80:	00746e69 	rsbseq	r6, r4, r9, ror #28
  84:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
  88:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  8c:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  90:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  94:	7000746e 	andvc	r7, r0, lr, ror #8
  98:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  9c:	5f007261 	svcpl	0x00007261
  a0:	756e675f 	strbvc	r6, [lr, #-1887]!	@ 0xfffff8a1
  a4:	61765f63 	cmnvs	r6, r3, ror #30
  a8:	73696c5f 	cmnvc	r9, #24320	@ 0x5f00
  ac:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
  b0:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  b4:	34312039 	ldrtcc	r2, [r1], #-57	@ 0xffffffc7
  b8:	302e312e 	eorcc	r3, lr, lr, lsr #2
  bc:	636d2d20 	cmnvs	sp, #32, 26	@ 0x800
  c0:	613d7570 	teqvs	sp, r0, ror r5
  c4:	31316d72 	teqcc	r1, r2, ror sp
  c8:	7a6a3637 	bvc	1a8d9ac <snprintk+0x1a8d5ec>
  cc:	20732d66 	rsbscs	r2, r3, r6, ror #26
  d0:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	@ 0xfffff2d3
  d4:	613d656e 	teqvs	sp, lr, ror #10
  d8:	31316d72 	teqcc	r1, r2, ror sp
  dc:	7a6a3637 	bvc	1a8d9c0 <snprintk+0x1a8d600>
  e0:	20732d66 	rsbscs	r2, r3, r6, ror #26
  e4:	6f6e6d2d 	svcvs	0x006e6d2d
  e8:	616e752d 	cmnvs	lr, sp, lsr #10
  ec:	6e67696c 	vnmulvs.f16	s13, s14, s25	@ <UNPREDICTABLE>
  f0:	612d6465 			@ <UNDEFINED> instruction: 0x612d6465
  f4:	73656363 	cmnvc	r5, #-1946157055	@ 0x8c000001
  f8:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  fc:	733d7074 	teqvc	sp, #116	@ 0x74
 100:	2074666f 	rsbscs	r6, r4, pc, ror #12
 104:	6c666d2d 	stclvs	13, cr6, [r6], #-180	@ 0xffffff4c
 108:	2d74616f 	ldclcs	1, cr6, [r4, #-444]!	@ 0xfffffe44
 10c:	3d696261 	stclcc	2, cr6, [r9, #-388]!	@ 0xfffffe7c
 110:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
 114:	616d2d20 	cmnvs	sp, r0, lsr #26
 118:	2d206d72 	stccs	13, cr6, [r0, #-456]!	@ 0xfffffe38
 11c:	6372616d 	cmnvs	r2, #1073741851	@ 0x4000001b
 120:	72613d68 	rsbvc	r3, r1, #104, 26	@ 0x1a00
 124:	6b36766d 	blvs	d9dae0 <snprintk+0xd9d720>
 128:	672d207a 			@ <UNDEFINED> instruction: 0x672d207a
 12c:	20626467 	rsbcs	r6, r2, r7, ror #8
 130:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 134:	6474732d 	ldrbtvs	r7, [r4], #-813	@ 0xfffffcd3
 138:	756e673d 	strbvc	r6, [lr, #-1853]!	@ 0xfffff8c3
 13c:	2d203939 			@ <UNDEFINED> instruction: 0x2d203939
 140:	65726666 	ldrbvs	r6, [r2, #-1638]!	@ 0xfffff99a
 144:	61747365 	cmnvs	r4, r5, ror #6
 148:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 14c:	5f5f0067 	svcpl	0x005f0067
 150:	434e5546 	movtmi	r5, #58694	@ 0xe546
 154:	4e4f4954 			@ <UNDEFINED> instruction: 0x4e4f4954
 158:	62005f5f 	andvs	r5, r0, #380	@ 0x17c
 15c:	00657361 	rsbeq	r7, r5, r1, ror #6
 160:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 164:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 168:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 16c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 170:	6f6c2067 	svcvs	0x006c2067
 174:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
 178:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 17c:	2064656e 	rsbcs	r6, r4, lr, ror #10
 180:	00746e69 	rsbseq	r6, r4, r9, ror #28
 184:	746e6975 	strbtvc	r6, [lr], #-2421	@ 0xfffff68b
 188:	00745f38 	rsbseq	r5, r4, r8, lsr pc
 18c:	70615f5f 	rsbvc	r5, r1, pc, asr pc
 190:	66756200 	ldrbtvs	r6, [r5], -r0, lsl #4
 194:	646e655f 	strbtvs	r6, [lr], #-1375	@ 0xfffffaa1
 198:	696d6500 	stmdbvs	sp!, {r8, sl, sp, lr}^
 19c:	61765f74 	cmnvs	r6, r4, ror pc
 1a0:	5f5f006c 	svcpl	0x005f006c
 1a4:	6c5f6176 	mrrcvs	1, 7, r6, pc, cr6	@ <UNPREDICTABLE>
 1a8:	00747369 	rsbseq	r7, r4, r9, ror #6
 1ac:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1b0:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 1b4:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1b8:	75620074 	strbvc	r0, [r2, #-116]!	@ 0xffffff8c
 1bc:	74705f66 	ldrbtvc	r5, [r0], #-3942	@ 0xfffff09a
 1c0:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
 1c4:	2e007261 	cdpcs	2, 0, cr7, cr0, cr1, {3}
 1c8:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
 1cc:	70732f63 	rsbsvc	r2, r3, r3, ror #30
 1d0:	746e6972 	strbtvc	r6, [lr], #-2418	@ 0xfffff68e
 1d4:	00632e6b 	rsbeq	r2, r3, fp, ror #28
 1d8:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
 1dc:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 1e0:	72700074 	rsbsvc	r0, r0, #116	@ 0x74
 1e4:	6b746e69 	blvs	1d1bb90 <snprintk+0x1d1b7d0>
 1e8:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
 1ec:	5f323374 	svcpl	0x00323374
 1f0:	6f6c0074 	svcvs	0x006c0074
 1f4:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1f8:	7300746e 	movwvc	r7, #1134	@ 0x46e
 1fc:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 200:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 204:	Address 0x204 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000064 	andeq	r0, r0, r4, rrx
  20:	8e040e56 	mcrhi	14, 0, r0, cr4, cr6, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4
  28:	0000001c 	andeq	r0, r0, ip, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000064 	andeq	r0, r0, r4, rrx
  34:	00000104 	andeq	r0, r0, r4, lsl #2
  38:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  3c:	42018e02 	andmi	r8, r1, #2, 28
  40:	6e02380e 	cdpvs	8, 0, cr3, cr2, cr14, {0}
  44:	0000080e 	andeq	r0, r0, lr, lsl #16
  48:	00000020 	andeq	r0, r0, r0, lsr #32
  4c:	00000000 	andeq	r0, r0, r0
  50:	00000168 	andeq	r0, r0, r8, ror #2
  54:	00000258 	andeq	r0, r0, r8, asr r2
  58:	840c0e42 	strhi	r0, [ip], #-3650	@ 0xfffff1be
  5c:	8e028503 	cdphi	5, 0, cr8, cr2, cr3, {0}
  60:	200e4201 	andcs	r4, lr, r1, lsl #4
  64:	0e011a03 	vmlaeq.f32	s2, s2, s6
  68:	0000000c 	andeq	r0, r0, ip
  6c:	00000028 	andeq	r0, r0, r8, lsr #32
  70:	00000000 	andeq	r0, r0, r0
  74:	000003c0 	andeq	r0, r0, r0, asr #7
  78:	0000002c 	andeq	r0, r0, ip, lsr #32
  7c:	82080e42 	andhi	r0, r8, #1056	@ 0x420
  80:	42018302 	andmi	r8, r1, #134217728	@ 0x8000000
  84:	038e0c0e 	orreq	r0, lr, #3584	@ 0xe00
  88:	4a180e42 	bmi	603998 <snprintk+0x6035d8>
  8c:	ce420c0e 	cdpgt	12, 4, cr0, cr2, cr14, {0}
  90:	c342080e 	movtgt	r0, #10254	@ 0x280e
  94:	00000ec2 	andeq	r0, r0, r2, asr #29

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <snprintk+0x12cd46c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <snprintk+0x46070>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


strcat.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strcat>:
   0:	e1a02000 	mov	r2, r0
   4:	e1a03002 	mov	r3, r2
   8:	e2822001 	add	r2, r2, #1
   c:	e5d3c000 	ldrb	ip, [r3]
  10:	e35c0000 	cmp	ip, #0
  14:	1afffffa 	bne	4 <strcat+0x4>
  18:	e2433001 	sub	r3, r3, #1
  1c:	e5d12000 	ldrb	r2, [r1]
  20:	e2811001 	add	r1, r1, #1
  24:	e5e32001 	strb	r2, [r3, #1]!
  28:	e3520000 	cmp	r2, #0
  2c:	1afffffa 	bne	1c <strcat+0x1c>
  30:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000ed 	andeq	r0, r0, sp, ror #1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00004904 	andeq	r4, r0, r4, lsl #18
  10:	012b0c00 			@ <UNDEFINED> instruction: 0x012b0c00
  14:	013b0000 	teqeq	fp, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00340000 	eorseq	r0, r4, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  28:	00003207 	andeq	r3, r0, r7, lsl #4
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	69050405 	stmdbvs	r5, {r0, r2, sl}
  38:	0100746e 	tsteq	r0, lr, ror #8
  3c:	011f0601 	tsteq	pc, r1, lsl #12
  40:	02010000 	andeq	r0, r1, #0
  44:	00016905 	andeq	r6, r1, r5, lsl #18
  48:	05040100 	streq	r0, [r4, #-256]	@ 0xffffff00
  4c:	00000103 	andeq	r0, r0, r3, lsl #2
  50:	00050801 	andeq	r0, r5, r1, lsl #16
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00f00801 	rscseq	r0, r0, r1, lsl #16
  5c:	02010000 	andeq	r0, r1, #0
  60:	00010c07 	andeq	r0, r1, r7, lsl #24
  64:	07040100 	streq	r0, [r4, -r0, lsl #2]
  68:	00000020 	andeq	r0, r0, r0, lsr #32
  6c:	00007103 	andeq	r7, r0, r3, lsl #2
  70:	08010100 	stmdaeq	r1, {r8}
  74:	000000fe 	strdeq	r0, [r0], -lr
  78:	00007106 	andeq	r7, r0, r6, lsl #2
  7c:	00780300 	rsbseq	r0, r8, r0, lsl #6
  80:	e9070000 	stmdb	r7, {}	@ <UNPREDICTABLE>
  84:	02000000 	andeq	r0, r0, #0
  88:	006c0822 	rsbeq	r0, ip, r2, lsr #16
  8c:	00000000 	andeq	r0, r0, r0
  90:	00340000 	eorseq	r0, r4, r0
  94:	9c010000 	stcls	0, cr0, [r1], {-0}
  98:	00001b08 	andeq	r1, r0, r8, lsl #22
  9c:	15040100 	strne	r0, [r4, #-256]	@ 0xffffff00
  a0:	0000006c 	andeq	r0, r0, ip, rrx
  a4:	73095001 	movwvc	r5, #36865	@ 0x9001
  a8:	01006372 	tsteq	r0, r2, ror r3
  ac:	007d2704 	rsbseq	r2, sp, r4, lsl #14
  b0:	00100000 	andseq	r0, r0, r0
  b4:	000c0000 	andeq	r0, ip, r0
  b8:	73020000 	movwvc	r0, #8192	@ 0x2000
  bc:	0b050031 	bleq	140188 <strcat+0x140188>
  c0:	0000006c 	andeq	r0, r0, ip, rrx
  c4:	0000002e 	andeq	r0, r0, lr, lsr #32
  c8:	00000024 	andeq	r0, r0, r4, lsr #32
  cc:	00327302 	eorseq	r7, r2, r2, lsl #6
  d0:	007d1106 	rsbseq	r1, sp, r6, lsl #2
  d4:	004e0000 	subeq	r0, lr, r0
  d8:	004a0000 	subeq	r0, sl, r0
  dc:	63020000 	movwvs	r0, #8192	@ 0x2000
  e0:	710a0700 	tstvc	sl, r0, lsl #14
  e4:	5f000000 	svcpl	0x00000000
  e8:	5b000000 	blpl	f0 <.debug_info+0xf0>
  ec:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <strcat+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	08030034 	stmdaeq	r3, {r2, r4, r5}
  10:	3b01213a 	blcc	48500 <strcat+0x48500>
  14:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  18:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
  1c:	00001742 	andeq	r1, r0, r2, asr #14
  20:	0b000f03 	bleq	3c34 <strcat+0x3c34>
  24:	13490421 	movtne	r0, #37921	@ 0x9421
  28:	11040000 	mrsne	r0, (UNDEF: 4)
  2c:	130e2501 	movwne	r2, #58625	@ 0xe501
  30:	1b0e030b 	blne	380c64 <strcat+0x380c64>
  34:	1201110e 	andne	r1, r1, #-2147483645	@ 0x80000003
  38:	00171006 	andseq	r1, r7, r6
  3c:	00240500 	eoreq	r0, r4, r0, lsl #10
  40:	0b3e0b0b 	bleq	f82c74 <strcat+0xf82c74>
  44:	00000803 	andeq	r0, r0, r3, lsl #16
  48:	49002606 	stmdbmi	r0, {r1, r2, r9, sl, sp}
  4c:	07000013 	smladeq	r0, r3, r0, r0
  50:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  54:	0b3a0e03 	bleq	e83868 <strcat+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <strcat+0xe42d4c>
  5c:	13491927 	movtne	r1, #39207	@ 0x9927
  60:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  64:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  68:	05080000 	streq	r0, [r8, #-0]
  6c:	3a0e0300 	bcc	380c74 <strcat+0x380c74>
  70:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  74:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  78:	09000018 	stmdbeq	r0, {r3, r4}
  7c:	08030005 	stmdaeq	r3, {r0, r2}
  80:	0b3b0b3a 	bleq	ec2d70 <strcat+0xec2d70>
  84:	13490b39 	movtne	r0, #39737	@ 0x9b39
  88:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
  8c:	00000017 	andeq	r0, r0, r7, lsl r0

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000067 	andeq	r0, r0, r7, rrx
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	011c0004 	tsteq	ip, r4
  14:	341c0451 	ldrcc	r0, [ip], #-1105	@ 0xfffffbaf
  18:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  1c:	2da82601 	stccs	6, cr2, [r8, #4]!
  20:	009f00a8 	addseq	r0, pc, r8, lsr #1
  24:	00000002 	andeq	r0, r0, r2
  28:	00010100 	andeq	r0, r1, r0, lsl #2
  2c:	00040000 	andeq	r0, r4, r0
  30:	04500104 	ldrbeq	r0, [r0], #-260	@ 0xfffffefc
  34:	52011c04 	andpl	r1, r1, #4, 24	@ 0x400
  38:	01241c04 			@ <UNDEFINED> instruction: 0x01241c04
  3c:	28240453 	stmdacs	r4!, {r0, r1, r4, r6, sl}
  40:	9f017303 	svcls	0x00017303
  44:	01342804 	teqeq	r4, r4, lsl #16
  48:	00030053 	andeq	r0, r3, r3, asr r0
  4c:	00040000 	andeq	r0, r4, r0
  50:	04510124 	ldrbeq	r0, [r1], #-292	@ 0xfffffedc
  54:	71033424 	tstvc	r3, r4, lsr #8
  58:	00009f7f 	andeq	r9, r0, pc, ror pc
  5c:	04000000 	streq	r0, [r0], #-0
  60:	73021c10 	movwvc	r1, #11280	@ 0x2c10
  64:	34240400 	strtcc	r0, [r4], #-1024	@ 0xfffffc00
  68:	Address 0x68 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000034 	andeq	r0, r0, r4, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000a3 	andeq	r0, r0, r3, lsr #1
   4:	004d0003 	subeq	r0, sp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	@ ffffffc5 <strcat+0xffffffc5>
  24:	612f7273 			@ <UNDEFINED> instruction: 0x612f7273
  28:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  2c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  30:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  34:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  38:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  3c:	74730000 	ldrbtvc	r0, [r3], #-0
  40:	74616372 	strbtvc	r6, [r1], #-882	@ 0xfffffc8e
  44:	0100632e 	tsteq	r0, lr, lsr #6
  48:	74730000 	ldrbtvc	r0, [r3], #-0
  4c:	676e6972 			@ <UNDEFINED> instruction: 0x676e6972
  50:	0200682e 	andeq	r6, r0, #3014656	@ 0x2e0000
  54:	05000000 	streq	r0, [r0, #-0]
  58:	0205002c 	andeq	r0, r5, #44	@ 0x2c
  5c:	00000000 	andeq	r0, r0, r0
  60:	13050515 	movwne	r0, #21781	@ 0x5515
  64:	060b0513 			@ <UNDEFINED> instruction: 0x060b0513
  68:	06050511 			@ <UNDEFINED> instruction: 0x06050511
  6c:	09051530 	stmdbeq	r5, {r4, r5, r8, sl, ip}
  70:	06100513 			@ <UNDEFINED> instruction: 0x06100513
  74:	2e0b052e 	cdpcs	5, 0, cr0, cr11, cr14, {1}
  78:	02000e05 	andeq	r0, r0, #5, 28	@ 0x50
  7c:	2f060104 	svccs	0x00060104
  80:	054e0505 	strbeq	r0, [lr, #-1285]	@ 0xfffffafb
  84:	05010608 	streq	r0, [r1, #-1544]	@ 0xfffff9f8
  88:	052f0605 	streq	r0, [pc, #-1541]!	@ fffffa8b <strcat+0xfffffa8b>
  8c:	0b051309 	bleq	144cb8 <strcat+0x144cb8>
  90:	09050106 	stmdbeq	r5, {r1, r2, r8}
  94:	0f054b06 	svceq	0x00054b06
  98:	10050106 	andne	r0, r5, r6, lsl #2
  9c:	01040200 	mrseq	r0, R12_usr
  a0:	06022f06 	streq	r2, [r2], -r6, lsl #30
  a4:	Address 0xa4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	6400746e 	strvs	r7, [r0], #-1134	@ 0xfffffb92
  1c:	00747365 	rsbseq	r7, r4, r5, ror #6
  20:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  24:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  28:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  2c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  30:	6f6c0074 	svcvs	0x006c0074
  34:	6c20676e 	stcvs	7, cr6, [r0], #-440	@ 0xfffffe48
  38:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  3c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  40:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  44:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  48:	554e4700 	strbpl	r4, [lr, #-1792]	@ 0xfffff900
  4c:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  50:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  54:	20302e31 	eorscs	r2, r0, r1, lsr lr
  58:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  5c:	72613d75 	rsbvc	r3, r1, #7488	@ 0x1d40
  60:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  64:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
  68:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
  6c:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
  70:	72613d65 	rsbvc	r3, r1, #6464	@ 0x1940
  74:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  78:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
  7c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
  80:	2d6f6e6d 	stclcs	14, cr6, [pc, #-436]!	@ fffffed4 <strcat+0xfffffed4>
  84:	6c616e75 	stclvs	14, cr6, [r1], #-468	@ 0xfffffe2c
  88:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  8c:	63612d64 	cmnvs	r1, #100, 26	@ 0x1900
  90:	73736563 	cmnvc	r3, #415236096	@ 0x18c00000
  94:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
  98:	6f733d70 	svcvs	0x00733d70
  9c:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
  a0:	6f6c666d 	svcvs	0x006c666d
  a4:	612d7461 			@ <UNDEFINED> instruction: 0x612d7461
  a8:	733d6962 	teqvc	sp, #1605632	@ 0x188000
  ac:	2074666f 	rsbscs	r6, r4, pc, ror #12
  b0:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
  b4:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	@ 0xfffffe4c
  b8:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
  bc:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  c0:	7a6b3676 	bvc	1acdaa0 <strcat+0x1acdaa0>
  c4:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  c8:	2d206264 	stccs	2, cr6, [r0, #-400]!	@ 0xfffffe70
  cc:	2d20674f 	stccs	7, cr6, [r0, #-316]!	@ 0xfffffec4
  d0:	3d647473 	stclcc	4, cr7, [r4, #-460]!	@ 0xfffffe34
  d4:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
  d8:	662d2039 			@ <UNDEFINED> instruction: 0x662d2039
  dc:	65657266 	strbvs	r7, [r5, #-614]!	@ 0xfffffd9a
  e0:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
  e4:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
  e8:	72747300 	rsbsvc	r7, r4, #0, 6
  ec:	00746163 	rsbseq	r6, r4, r3, ror #2
  f0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  f4:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  f8:	61686320 	cmnvs	r8, r0, lsr #6
  fc:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
 100:	6c007261 	stcvs	2, cr7, [r0], {97}	@ 0x61
 104:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 108:	00746e69 	rsbseq	r6, r4, r9, ror #28
 10c:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
 110:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
 114:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 118:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 11c:	7300746e 	movwvc	r7, #1134	@ 0x46e
 120:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 124:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 128:	2e007261 	cdpcs	2, 0, cr7, cr0, cr1, {3}
 12c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
 130:	74732f63 	ldrbtvc	r2, [r3], #-3939	@ 0xfffff09d
 134:	74616372 	strbtvc	r6, [r1], #-882	@ 0xfffffc8e
 138:	2f00632e 	svccs	0x0000632e
 13c:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
 140:	6a72612f 	bvs	1c98604 <strcat+0x1c98604>
 144:	2f6b6976 	svccs	0x006b6976
 148:	676f7250 			@ <UNDEFINED> instruction: 0x676f7250
 14c:	6d6d6172 	stclvs	1, cr6, [sp, #-456]!	@ 0xfffffe38
 150:	2f676e69 	svccs	0x00676e69
 154:	73632f63 	cmnvc	r3, #396	@ 0x18c
 158:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
 15c:	7734322d 	ldrvc	r3, [r4, -sp, lsr #4]!
 160:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	@ ffffffc4 <strcat+0xffffffc4>
 164:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 168:	6f687300 	svcvs	0x00687300
 16c:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 170:	Address 0x170 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000034 	andeq	r0, r0, r4, lsr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strcat+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strcat+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


strchr.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strchr>:
   0:	e5d03000 	ldrb	r3, [r0]
   4:	e6ef2071 	uxtb	r2, r1
   8:	e1530002 	cmp	r3, r2
   c:	012fff1e 	bxeq	lr
  10:	e2800001 	add	r0, r0, #1
  14:	e3530000 	cmp	r3, #0
  18:	1afffff8 	bne	0 <strchr>
  1c:	e3a00000 	mov	r0, #0
  20:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000b6 	strheq	r0, [r0], -r6
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00006904 	andeq	r6, r0, r4, lsl #18
  10:	004b0c00 	subeq	r0, fp, r0, lsl #24
  14:	01310000 	teqeq	r1, r0
  18:	000c0000 	andeq	r0, ip, r0
	...
  24:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  28:	00003407 	andeq	r3, r0, r7, lsl #8
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	69050405 	stmdbvs	r5, {r0, r2, sl}
  38:	0100746e 	tsteq	r0, lr, ror #8
  3c:	01250601 			@ <UNDEFINED> instruction: 0x01250601
  40:	02010000 	andeq	r0, r1, #0
  44:	00015f05 	andeq	r5, r1, r5, lsl #30
  48:	05040100 	streq	r0, [r4, #-256]	@ 0xffffff00
  4c:	00000109 	andeq	r0, r0, r9, lsl #2
  50:	00050801 	andeq	r0, r5, r1, lsl #16
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	005b0801 	subseq	r0, fp, r1, lsl #16
  5c:	02010000 	andeq	r0, r1, #0
  60:	00011207 	andeq	r1, r1, r7, lsl #4
  64:	07040100 	streq	r0, [r4, -r0, lsl #2]
  68:	00000022 	andeq	r0, r0, r2, lsr #32
  6c:	00007102 	andeq	r7, r0, r2, lsl #2
  70:	08010100 	stmdaeq	r1, {r8}
  74:	00000169 	andeq	r0, r0, r9, ror #2
  78:	00007106 	andeq	r7, r0, r6, lsl #2
  7c:	00780200 	rsbseq	r0, r8, r0, lsl #4
  80:	1b070000 	blne	1c0088 <strchr+0x1c0088>
  84:	02000000 	andeq	r0, r0, #0
  88:	006c0823 	rsbeq	r0, ip, r3, lsr #16
  8c:	00000000 	andeq	r0, r0, r0
  90:	00240000 	eoreq	r0, r4, r0
  94:	9c010000 	stcls	0, cr0, [r1], {-0}
  98:	23007303 	movwcs	r7, #771	@ 0x303
  9c:	0000007d 	andeq	r0, r0, sp, ror r0
  a0:	00000014 	andeq	r0, r0, r4, lsl r0
  a4:	0000000c 	andeq	r0, r0, ip
  a8:	2a006303 	bcs	18cbc <strchr+0x18cbc>
  ac:	00000034 	andeq	r0, r0, r4, lsr r0
  b0:	00000044 	andeq	r0, r0, r4, asr #32
  b4:	00000042 	andeq	r0, r0, r2, asr #32
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <strchr+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	210b000f 	tstcs	fp, pc
  10:	00134904 	andseq	r4, r3, r4, lsl #18
  14:	00050300 	andeq	r0, r5, r0, lsl #6
  18:	213a0803 	teqcs	sl, r3, lsl #16
  1c:	04213b01 	strteq	r3, [r1], #-2817	@ 0xfffff4ff
  20:	13490b39 	movtne	r0, #39737	@ 0x9b39
  24:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
  28:	04000017 	streq	r0, [r0], #-23	@ 0xffffffe9
  2c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  30:	0e030b13 	vmoveq.32	d3[0], r0
  34:	17550e1b 	smmlane	r5, fp, lr, r0
  38:	17100111 			@ <UNDEFINED> instruction: 0x17100111
  3c:	24050000 	strcs	r0, [r5], #-0
  40:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  44:	0008030b 	andeq	r0, r8, fp, lsl #6
  48:	00260600 	eoreq	r0, r6, r0, lsl #12
  4c:	00001349 	andeq	r1, r0, r9, asr #6
  50:	3f012e07 	svccc	0x00012e07
  54:	3a0e0319 	bcc	380cc0 <strchr+0x380cc0>
  58:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  5c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  60:	12011113 	andne	r1, r1, #-1073741820	@ 0xc0000004
  64:	7a184006 	bvc	610084 <strchr+0x610084>
  68:	00000019 	andeq	r0, r0, r9, lsl r0

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000049 	andeq	r0, r0, r9, asr #32
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	00010101 	andeq	r0, r1, r1, lsl #2
  10:	00000000 	andeq	r0, r0, r0
  14:	00000006 	andeq	r0, r0, r6
  18:	00000400 	andeq	r0, r0, r0, lsl #8
  1c:	00045001 	andeq	r5, r4, r1
  20:	03a30a14 			@ <UNDEFINED> instruction: 0x03a30a14
  24:	a82600a5 	stmdage	r6!, {r0, r2, r5, r7}
  28:	9f00a82d 	svcls	0x0000a82d
  2c:	01201404 			@ <UNDEFINED> instruction: 0x01201404
  30:	24200450 	strtcs	r0, [r0], #-1104	@ 0xfffffbb0
  34:	a503a30c 	strge	sl, [r3, #-780]	@ 0xfffffcf4
  38:	2da82600 	stccs	6, cr2, [r8]
  3c:	012300a8 	smulwbeq	r3, r8, r0
  40:	0001009f 	muleq	r1, pc, r0	@ <UNPREDICTABLE>
  44:	00000008 	andeq	r0, r0, r8
  48:	51012400 	tstpl	r1, r0, lsl #8
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000024 	andeq	r0, r0, r4, lsr #32
	...

Disassembly of section .debug_rnglists:

00000000 <.debug_rnglists>:
   0:	0000000f 	andeq	r0, r0, pc
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	00000007 	andeq	r0, r0, r7
  10:	Address 0x10 is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000083 	andeq	r0, r0, r3, lsl #1
   4:	004d0003 	subeq	r0, sp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	@ ffffffc5 <strchr+0xffffffc5>
  24:	612f7273 			@ <UNDEFINED> instruction: 0x612f7273
  28:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  2c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  30:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  34:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  38:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  3c:	74730000 	ldrbtvc	r0, [r3], #-0
  40:	72686372 	rsbvc	r6, r8, #-939524095	@ 0xc8000001
  44:	0100632e 	tsteq	r0, lr, lsr #6
  48:	74730000 	ldrbtvc	r0, [r3], #-0
  4c:	676e6972 			@ <UNDEFINED> instruction: 0x676e6972
  50:	0200682e 	andeq	r6, r0, #3014656	@ 0x2e0000
  54:	05000000 	streq	r0, [r0, #-0]
  58:	0205002d 	andeq	r0, r5, #45	@ 0x2d
  5c:	00000000 	andeq	r0, r0, r0
  60:	13050515 	movwne	r0, #21781	@ 0x5515
  64:	05130905 	ldreq	r0, [r3, #-2309]	@ 0xfffff6fb
  68:	0501060d 	streq	r0, [r1, #-1549]	@ 0xfffff9f3
  6c:	0c052e10 	stceq	14, cr2, [r5], {16}
  70:	060e052e 	streq	r0, [lr], -lr, lsr #10
  74:	0610054d 	ldreq	r0, [r0], -sp, asr #10
  78:	2e0e0501 	cdpcs	5, 0, cr0, cr14, cr1, {0}
  7c:	054c0c05 	strbeq	r0, [ip, #-3077]	@ 0xfffff3fb
  80:	02022f01 	andeq	r2, r2, #1, 30
  84:	Address 0x84 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	7300746e 	movwvc	r7, #1134	@ 0x46e
  1c:	68637274 	stmdavs	r3!, {r2, r4, r5, r6, r9, ip, sp, lr}^
  20:	6f6c0072 	svcvs	0x006c0072
  24:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  28:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  2c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  30:	00746e69 	rsbseq	r6, r4, r9, ror #28
  34:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  38:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  3c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  40:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  44:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  48:	2e00746e 	cdpcs	4, 0, cr7, cr0, cr14, {3}
  4c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  50:	74732f63 	ldrbtvc	r2, [r3], #-3939	@ 0xfffff09d
  54:	72686372 	rsbvc	r6, r8, #-939524095	@ 0xc8000001
  58:	7500632e 	strvc	r6, [r0, #-814]	@ 0xfffffcd2
  5c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  60:	2064656e 	rsbcs	r6, r4, lr, ror #10
  64:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
  68:	554e4700 	strbpl	r4, [lr, #-1792]	@ 0xfffff900
  6c:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  70:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  74:	20302e31 	eorscs	r2, r0, r1, lsr lr
  78:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  7c:	72613d75 	rsbvc	r3, r1, #7488	@ 0x1d40
  80:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  84:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
  88:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
  8c:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
  90:	72613d65 	rsbvc	r3, r1, #6464	@ 0x1940
  94:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  98:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
  9c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
  a0:	2d6f6e6d 	stclcs	14, cr6, [pc, #-436]!	@ fffffef4 <strchr+0xfffffef4>
  a4:	6c616e75 	stclvs	14, cr6, [r1], #-468	@ 0xfffffe2c
  a8:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  ac:	63612d64 	cmnvs	r1, #100, 26	@ 0x1900
  b0:	73736563 	cmnvc	r3, #415236096	@ 0x18c00000
  b4:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
  b8:	6f733d70 	svcvs	0x00733d70
  bc:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
  c0:	6f6c666d 	svcvs	0x006c666d
  c4:	612d7461 			@ <UNDEFINED> instruction: 0x612d7461
  c8:	733d6962 	teqvc	sp, #1605632	@ 0x188000
  cc:	2074666f 	rsbscs	r6, r4, pc, ror #12
  d0:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
  d4:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	@ 0xfffffe4c
  d8:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
  dc:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  e0:	7a6b3676 	bvc	1acdac0 <strchr+0x1acdac0>
  e4:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  e8:	2d206264 	stccs	2, cr6, [r0, #-400]!	@ 0xfffffe70
  ec:	2d20674f 	stccs	7, cr6, [r0, #-316]!	@ 0xfffffec4
  f0:	3d647473 	stclcc	4, cr7, [r4, #-460]!	@ 0xfffffe34
  f4:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
  f8:	662d2039 			@ <UNDEFINED> instruction: 0x662d2039
  fc:	65657266 	strbvs	r7, [r5, #-614]!	@ 0xfffffd9a
 100:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 104:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 108:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 10c:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 110:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
 114:	2074726f 	rsbscs	r7, r4, pc, ror #4
 118:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 11c:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 120:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 124:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 128:	2064656e 	rsbcs	r6, r4, lr, ror #10
 12c:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
 130:	6f682f00 	svcvs	0x00682f00
 134:	612f656d 			@ <UNDEFINED> instruction: 0x612f656d
 138:	69766a72 	ldmdbvs	r6!, {r1, r4, r5, r6, r9, fp, sp, lr}^
 13c:	72502f6b 	subsvc	r2, r0, #428	@ 0x1ac
 140:	6172676f 	cmnvs	r2, pc, ror #14
 144:	6e696d6d 	cdpvs	13, 6, cr6, cr9, cr13, {3}
 148:	2f632f67 	svccs	0x00632f67
 14c:	34317363 	ldrtcc	r7, [r1], #-867	@ 0xfffffc9d
 150:	322d6530 	eorcc	r6, sp, #48, 10	@ 0xc000000
 154:	6e697734 	mcrvs	7, 3, r7, cr9, cr4, {1}
 158:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
 15c:	73006970 	movwvc	r6, #2416	@ 0x970
 160:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
 164:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 168:	61686300 	cmnvs	r8, r0, lsl #6
 16c:	Address 0x16c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strchr+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strchr+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


strcmp.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strcmp>:
   0:	ea000001 	b	c <strcmp+0xc>
   4:	e2800001 	add	r0, r0, #1
   8:	e2811001 	add	r1, r1, #1
   c:	e5d03000 	ldrb	r3, [r0]
  10:	e3530000 	cmp	r3, #0
  14:	0a000002 	beq	24 <strcmp+0x24>
  18:	e5d12000 	ldrb	r2, [r1]
  1c:	e1530002 	cmp	r3, r2
  20:	0afffff7 	beq	4 <strcmp+0x4>
  24:	e5d10000 	ldrb	r0, [r1]
  28:	e0430000 	sub	r0, r3, r0
  2c:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000b2 	strheq	r0, [r0], -r2
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00005403 	andeq	r5, r0, r3, lsl #8
  10:	001b0c00 	andseq	r0, fp, r0, lsl #24
  14:	01360000 	teqeq	r6, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00300000 	eorseq	r0, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04040000 	streq	r0, [r4], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	@ 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	2a060101 	bcs	180440 <strcmp+0x180440>
  38:	01000001 	tsteq	r0, r1
  3c:	01640502 	cmneq	r4, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00010705 	andeq	r0, r1, r5, lsl #14
  48:	05080100 	streq	r0, [r8, #-256]	@ 0xffffff00
  4c:	00000000 	andeq	r0, r0, r0
  50:	f4080101 	vst4.8	{d0,d2,d4,d6}, [r8], r1
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	01170702 	tsteq	r7, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	00002b07 	andeq	r2, r0, r7, lsl #22
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	0000003d 	andeq	r0, r0, sp, lsr r0
  6c:	02080101 	andeq	r0, r8, #1073741824	@ 0x40000000
  70:	05000001 	streq	r0, [r0, #-1]
  74:	0000006c 	andeq	r0, r0, ip, rrx
  78:	00730406 	rsbseq	r0, r3, r6, lsl #8
  7c:	10070000 	andne	r0, r7, r0
  80:	02000001 	andeq	r0, r0, #1
  84:	00260624 	eoreq	r0, r6, r4, lsr #12
  88:	00000000 	andeq	r0, r0, r0
  8c:	00300000 	eorseq	r0, r0, r0
  90:	9c010000 	stcls	0, cr0, [r1], {-0}
  94:	18006102 	stmdane	r0, {r1, r8, sp, lr}
  98:	00000078 	andeq	r0, r0, r8, ror r0
  9c:	00000010 	andeq	r0, r0, r0, lsl r0
  a0:	0000000c 	andeq	r0, r0, ip
  a4:	27006202 	strcs	r6, [r0, -r2, lsl #4]
  a8:	00000078 	andeq	r0, r0, r8, ror r0
  ac:	0000001f 	andeq	r0, r0, pc, lsl r0
  b0:	0000001b 	andeq	r0, r0, fp, lsl r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <strcmp+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	08030005 	stmdaeq	r3, {r0, r2}
  10:	3b01213a 	blcc	48500 <strcmp+0x48500>
  14:	0b390321 	bleq	e40ca0 <strcmp+0xe40ca0>
  18:	17021349 	strne	r1, [r2, -r9, asr #6]
  1c:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
  20:	01110300 	tsteq	r1, r0, lsl #6
  24:	0b130e25 	bleq	4c38c0 <strcmp+0x4c38c0>
  28:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
  2c:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  30:	00001710 	andeq	r1, r0, r0, lsl r7
  34:	0b002404 	bleq	904c <strcmp+0x904c>
  38:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
  3c:	05000008 	streq	r0, [r0, #-8]
  40:	13490026 	movtne	r0, #36902	@ 0x9026
  44:	0f060000 	svceq	0x00060000
  48:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  4c:	07000013 	smladeq	r0, r3, r0, r0
  50:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  54:	0b3a0e03 	bleq	e83868 <strcmp+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <strcmp+0xe42d4c>
  5c:	13491927 	movtne	r1, #39207	@ 0x9927
  60:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  64:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  68:	Address 0x68 is out of bounds.


Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000026 	andeq	r0, r0, r6, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	01080004 	tsteq	r8, r4
  14:	28080450 	stmdacs	r8, {r4, r6, sl}
  18:	00005001 	andeq	r5, r0, r1
  1c:	04000000 	streq	r0, [r0], #-0
  20:	51010c00 	tstpl	r1, r0, lsl #24
  24:	01300c04 	teqeq	r0, r4, lsl #24
  28:	Address 0x28 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000030 	andeq	r0, r0, r0, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000095 	muleq	r0, r5, r0
   4:	004d0003 	subeq	r0, sp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	@ ffffffc5 <strcmp+0xffffffc5>
  24:	612f7273 			@ <UNDEFINED> instruction: 0x612f7273
  28:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  2c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  30:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  34:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  38:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  3c:	74730000 	ldrbtvc	r0, [r3], #-0
  40:	706d6372 	rsbvc	r6, sp, r2, ror r3
  44:	0100632e 	tsteq	r0, lr, lsr #6
  48:	74730000 	ldrbtvc	r0, [r3], #-0
  4c:	676e6972 			@ <UNDEFINED> instruction: 0x676e6972
  50:	0200682e 	andeq	r6, r0, #3014656	@ 0x2e0000
  54:	05000000 	streq	r0, [r0, #-0]
  58:	0205002a 	andeq	r0, r5, #42	@ 0x2a
  5c:	00000000 	andeq	r0, r0, r0
  60:	13090514 	movwne	r0, #38164	@ 0x9514
  64:	01060f05 	tsteq	r6, r5, lsl #30
  68:	2f061105 	svccs	0x00061105
  6c:	2e061605 	cdpcs	6, 0, cr1, cr6, cr5, {0}
  70:	2d061305 	stccs	3, cr1, [r6, #-20]	@ 0xffffffec
  74:	01061005 	tsteq	r6, r5
  78:	052e1305 	streq	r1, [lr, #-773]!	@ 0xfffffcfb
  7c:	0402001c 	streq	r0, [r2], #-28	@ 0xffffffe4
  80:	13054a01 	movwne	r4, #23041	@ 0x5a01
  84:	01040200 	mrseq	r0, R12_usr
  88:	0609052e 	streq	r0, [r9], -lr, lsr #10
  8c:	0615054c 	ldreq	r0, [r5], -ip, asr #10
  90:	2f010501 	svccs	0x00010501
  94:	01000402 	tsteq	r0, r2, lsl #8
  98:	Address 0x98 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	2e00746e 	cdpcs	4, 0, cr7, cr0, cr14, {3}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	74732f63 	ldrbtvc	r2, [r3], #-3939	@ 0xfffff09d
  24:	706d6372 	rsbvc	r6, sp, r2, ror r3
  28:	6c00632e 	stcvs	3, cr6, [r0], {46}	@ 0x2e
  2c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  30:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  34:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  38:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  3c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  40:	6f6c2067 	svcvs	0x006c2067
  44:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  48:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  4c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  50:	00746e69 	rsbseq	r6, r4, r9, ror #28
  54:	20554e47 	subscs	r4, r5, r7, asr #28
  58:	20393943 	eorscs	r3, r9, r3, asr #18
  5c:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  60:	2d20302e 	stccs	0, cr3, [r0, #-184]!	@ 0xffffff48
  64:	7570636d 	ldrbvc	r6, [r0, #-877]!	@ 0xfffffc93
  68:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  6c:	36373131 			@ <UNDEFINED> instruction: 0x36373131
  70:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  74:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  78:	656e7574 	strbvs	r7, [lr, #-1396]!	@ 0xfffffa8c
  7c:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  80:	36373131 			@ <UNDEFINED> instruction: 0x36373131
  84:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  88:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  8c:	752d6f6e 	strvc	r6, [sp, #-3950]!	@ 0xfffff092
  90:	696c616e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, sp, lr}^
  94:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  98:	6363612d 	cmnvs	r3, #1073741835	@ 0x4000000b
  9c:	20737365 	rsbscs	r7, r3, r5, ror #6
  a0:	70746d2d 	rsbsvc	r6, r4, sp, lsr #26
  a4:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
  a8:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
  ac:	616f6c66 	cmnvs	pc, r6, ror #24
  b0:	62612d74 	rsbvs	r2, r1, #116, 26	@ 0x1d00
  b4:	6f733d69 	svcvs	0x00733d69
  b8:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
  bc:	6d72616d 	ldclvs	1, cr6, [r2, #-436]!	@ 0xfffffe4c
  c0:	616d2d20 	cmnvs	sp, r0, lsr #26
  c4:	3d686372 	stclcc	3, cr6, [r8, #-456]!	@ 0xfffffe38
  c8:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  cc:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
  d0:	6467672d 	strbtvs	r6, [r7], #-1837	@ 0xfffff8d3
  d4:	4f2d2062 	svcmi	0x002d2062
  d8:	732d2067 			@ <UNDEFINED> instruction: 0x732d2067
  dc:	673d6474 			@ <UNDEFINED> instruction: 0x673d6474
  e0:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  e4:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
  e8:	73656572 	cmnvc	r5, #478150656	@ 0x1c800000
  ec:	646e6174 	strbtvs	r6, [lr], #-372	@ 0xfffffe8c
  f0:	00676e69 	rsbeq	r6, r7, r9, ror #28
  f4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  f8:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  fc:	61686320 	cmnvs	r8, r0, lsr #6
 100:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
 104:	6c007261 	stcvs	2, cr7, [r0], {97}	@ 0x61
 108:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 10c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 110:	63727473 	cmnvs	r2, #1929379840	@ 0x73000000
 114:	7300706d 	movwvc	r7, #109	@ 0x6d
 118:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
 11c:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
 120:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 124:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 128:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 12c:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 130:	61686320 	cmnvs	r8, r0, lsr #6
 134:	682f0072 	stmdavs	pc!, {r1, r4, r5, r6}	@ <UNPREDICTABLE>
 138:	2f656d6f 	svccs	0x00656d6f
 13c:	766a7261 	strbtvc	r7, [sl], -r1, ror #4
 140:	502f6b69 	eorpl	r6, pc, r9, ror #22
 144:	72676f72 	rsbvc	r6, r7, #456	@ 0x1c8
 148:	696d6d61 	stmdbvs	sp!, {r0, r5, r6, r8, sl, fp, sp, lr}^
 14c:	632f676e 			@ <UNDEFINED> instruction: 0x632f676e
 150:	3173632f 	cmncc	r3, pc, lsr #6
 154:	2d653034 	stclcs	0, cr3, [r5, #-208]!	@ 0xffffff30
 158:	69773432 	ldmdbvs	r7!, {r1, r4, r5, sl, ip, sp}^
 15c:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
 160:	00697062 	rsbeq	r7, r9, r2, rrx
 164:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
 168:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 16c:	Address 0x16c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000030 	andeq	r0, r0, r0, lsr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strcmp+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strcmp+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


strcpy.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strcpy>:
   0:	e1a0c000 	mov	ip, r0
   4:	e5d12000 	ldrb	r2, [r1]
   8:	e2811001 	add	r1, r1, #1
   c:	e5cc2000 	strb	r2, [ip]
  10:	e28cc001 	add	ip, ip, #1
  14:	e3520000 	cmp	r2, #0
  18:	1afffff9 	bne	4 <strcpy+0x4>
  1c:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000c8 	andeq	r0, r0, r8, asr #1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00004b03 	andeq	r4, r0, r3, lsl #22
  10:	01540c00 	cmpeq	r4, r0, lsl #24
  14:	01260000 			@ <UNDEFINED> instruction: 0x01260000
  18:	00000000 	andeq	r0, r0, r0
  1c:	00200000 	eoreq	r0, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04040000 	streq	r0, [r4], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	@ 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	1a060101 	bne	180440 <strcpy+0x180440>
  38:	01000001 	tsteq	r0, r1
  3c:	01640502 	cmneq	r4, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	0000fe05 	andeq	pc, r0, r5, lsl #28
  48:	05080100 	streq	r0, [r8, #-256]	@ 0xffffff00
  4c:	00000000 	andeq	r0, r0, r0
  50:	eb080101 	bl	20045c <strcpy+0x20045c>
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	01070702 	tsteq	r7, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	00002207 	andeq	r2, r0, r7, lsl #4
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	00000034 	andeq	r0, r0, r4, lsr r0
  6c:	00007102 	andeq	r7, r0, r2, lsl #2
  70:	08010100 	stmdaeq	r1, {r8}
  74:	000000f9 	strdeq	r0, [r0], -r9
  78:	00007105 	andeq	r7, r0, r5, lsl #2
  7c:	00780200 	rsbseq	r0, r8, r0, lsl #4
  80:	1b060000 	blne	180088 <strcpy+0x180088>
  84:	02000000 	andeq	r0, r0, #0
  88:	006c0826 	rsbeq	r0, ip, r6, lsr #16
  8c:	00000000 	andeq	r0, r0, r0
  90:	00200000 	eoreq	r0, r0, r0
  94:	9c010000 	stcls	0, cr0, [r1], {-0}
  98:	00317307 	eorseq	r7, r1, r7, lsl #6
  9c:	6c150301 	ldcvs	3, cr0, [r5], {1}
  a0:	01000000 	mrseq	r0, (UNDEF: 0)
  a4:	32730850 	rsbscc	r0, r3, #80, 16	@ 0x500000
  a8:	26030100 	strcs	r0, [r3], -r0, lsl #2
  ac:	0000007d 	andeq	r0, r0, sp, ror r0
  b0:	00000012 	andeq	r0, r0, r2, lsl r0
  b4:	0000000c 	andeq	r0, r0, ip
  b8:	01007309 	tsteq	r0, r9, lsl #6
  bc:	006c1404 	rsbeq	r1, ip, r4, lsl #8
  c0:	002a0000 	eoreq	r0, sl, r0
  c4:	00240000 	eoreq	r0, r4, r0
  c8:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <strcpy+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	210b000f 	tstcs	fp, pc
  10:	00134904 	andseq	r4, r3, r4, lsl #18
  14:	01110300 	tsteq	r1, r0, lsl #6
  18:	0b130e25 	bleq	4c38b4 <strcpy+0x4c38b4>
  1c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
  20:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  24:	00001710 	andeq	r1, r0, r0, lsl r7
  28:	0b002404 	bleq	9040 <strcpy+0x9040>
  2c:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
  30:	05000008 	streq	r0, [r0, #-8]
  34:	13490026 	movtne	r0, #36902	@ 0x9026
  38:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
  3c:	03193f01 	tsteq	r9, #1, 30
  40:	3b0b3a0e 	blcc	2ce880 <strcpy+0x2ce880>
  44:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  48:	11134919 	tstne	r3, r9, lsl r9
  4c:	40061201 	andmi	r1, r6, r1, lsl #4
  50:	00197a18 	andseq	r7, r9, r8, lsl sl
  54:	00050700 	andeq	r0, r5, r0, lsl #14
  58:	0b3a0803 	bleq	e8206c <strcpy+0xe8206c>
  5c:	0b390b3b 	bleq	e42d50 <strcpy+0xe42d50>
  60:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  64:	05080000 	streq	r0, [r8, #-0]
  68:	3a080300 	bcc	200c70 <strcpy+0x200c70>
  6c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  70:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  74:	1742b717 	smlaldne	fp, r2, r7, r7
  78:	34090000 	strcc	r0, [r9], #-0
  7c:	3a080300 	bcc	200c84 <strcpy+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	Address 0x8c is out of bounds.


Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000038 	andeq	r0, r0, r8, lsr r0
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	00040000 	andeq	r0, r4, r0
  14:	04510104 	ldrbeq	r0, [r1], #-260	@ 0xfffffefc
  18:	51010c04 	tstpl	r1, r4, lsl #24
  1c:	03200c04 			@ <UNDEFINED> instruction: 0x03200c04
  20:	009f7f71 	addseq	r7, pc, r1, ror pc	@ <UNPREDICTABLE>
  24:	00000002 	andeq	r0, r0, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	04500104 	ldrbeq	r0, [r0], #-260	@ 0xfffffefc
  30:	5c011404 	stcpl	4, cr1, [r1], {4}
  34:	03201404 			@ <UNDEFINED> instruction: 0x03201404
  38:	009f7f7c 	addseq	r7, pc, ip, ror pc	@ <UNPREDICTABLE>

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000020 	andeq	r0, r0, r0, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000088 	andeq	r0, r0, r8, lsl #1
   4:	004d0003 	subeq	r0, sp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	@ ffffffc5 <strcpy+0xffffffc5>
  24:	612f7273 			@ <UNDEFINED> instruction: 0x612f7273
  28:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  2c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  30:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  34:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  38:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  3c:	74730000 	ldrbtvc	r0, [r3], #-0
  40:	79706372 	ldmdbvc	r0!, {r1, r4, r5, r6, r8, r9, sp, lr}^
  44:	0100632e 	tsteq	r0, lr, lsr #6
  48:	74730000 	ldrbtvc	r0, [r3], #-0
  4c:	676e6972 			@ <UNDEFINED> instruction: 0x676e6972
  50:	0200682e 	andeq	r6, r0, #3014656	@ 0x2e0000
  54:	05000000 	streq	r0, [r0, #-0]
  58:	0205002a 	andeq	r0, r5, #42	@ 0x2a
  5c:	00000000 	andeq	r0, r0, r0
  60:	13050514 	movwne	r0, #21780	@ 0x5514
  64:	06140513 			@ <UNDEFINED> instruction: 0x06140513
  68:	001c0511 	andseq	r0, ip, r1, lsl r5
  6c:	06010402 	streq	r0, [r1], -r2, lsl #8
  70:	0015052f 	andseq	r0, r5, pc, lsr #10
  74:	06010402 	streq	r0, [r1], -r2, lsl #8
  78:	00130501 	andseq	r0, r3, r1, lsl #10
  7c:	4a010402 	bmi	4108c <strcpy+0x4108c>
  80:	02001c05 	andeq	r1, r0, #1280	@ 0x500
  84:	024a0104 	subeq	r0, sl, #4, 2
  88:	01010006 	tsteq	r1, r6

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	7300746e 	movwvc	r7, #1134	@ 0x46e
  1c:	70637274 	rsbvc	r7, r3, r4, ror r2
  20:	6f6c0079 	svcvs	0x006c0079
  24:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  28:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  2c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  30:	00746e69 	rsbseq	r6, r4, r9, ror #28
  34:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  38:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  3c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  40:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  44:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  48:	4700746e 	strmi	r7, [r0, -lr, ror #8]
  4c:	4320554e 			@ <UNDEFINED> instruction: 0x4320554e
  50:	31203939 			@ <UNDEFINED> instruction: 0x31203939
  54:	2e312e34 	mrccs	14, 1, r2, cr1, cr4, {1}
  58:	6d2d2030 	stcvs	0, cr2, [sp, #-192]!	@ 0xffffff40
  5c:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	@ 0xfffffe74
  60:	316d7261 	cmncc	sp, r1, ror #4
  64:	6a363731 	bvs	d8dd30 <strcpy+0xd8dd30>
  68:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
  6c:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
  70:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	@ 0xfffffe2c
  74:	316d7261 	cmncc	sp, r1, ror #4
  78:	6a363731 	bvs	d8dd44 <strcpy+0xd8dd44>
  7c:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
  80:	6e6d2d20 	cdpvs	13, 6, cr2, cr13, cr0, {1}
  84:	6e752d6f 	cdpvs	13, 7, cr2, cr5, cr15, {3}
  88:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  8c:	2d64656e 	stclcs	5, cr6, [r4, #-440]!	@ 0xfffffe48
  90:	65636361 	strbvs	r6, [r3, #-865]!	@ 0xfffffc9f
  94:	2d207373 	stccs	3, cr7, [r0, #-460]!	@ 0xfffffe34
  98:	3d70746d 	ldclcc	4, cr7, [r0, #-436]!	@ 0xfffffe4c
  9c:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
  a0:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  a4:	74616f6c 	strbtvc	r6, [r1], #-3948	@ 0xfffff094
  a8:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  ac:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
  b0:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
  b4:	206d7261 	rsbcs	r7, sp, r1, ror #4
  b8:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
  bc:	613d6863 	teqvs	sp, r3, ror #16
  c0:	36766d72 			@ <UNDEFINED> instruction: 0x36766d72
  c4:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
  c8:	62646767 	rsbvs	r6, r4, #27000832	@ 0x19c0000
  cc:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
  d0:	74732d20 	ldrbtvc	r2, [r3], #-3360	@ 0xfffff2e0
  d4:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
  d8:	20393975 	eorscs	r3, r9, r5, ror r9
  dc:	7266662d 	rsbvc	r6, r6, #47185920	@ 0x2d00000
  e0:	74736565 	ldrbtvc	r6, [r3], #-1381	@ 0xfffffa9b
  e4:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  e8:	7500676e 	strvc	r6, [r0, #-1902]	@ 0xfffff892
  ec:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  f0:	2064656e 	rsbcs	r6, r4, lr, ror #10
  f4:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
  f8:	61686300 	cmnvs	r8, r0, lsl #6
  fc:	6f6c0072 	svcvs	0x006c0072
 100:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 104:	7300746e 	movwvc	r7, #1134	@ 0x46e
 108:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
 10c:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
 110:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 114:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 118:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 11c:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 120:	61686320 	cmnvs	r8, r0, lsr #6
 124:	682f0072 	stmdavs	pc!, {r1, r4, r5, r6}	@ <UNPREDICTABLE>
 128:	2f656d6f 	svccs	0x00656d6f
 12c:	766a7261 	strbtvc	r7, [sl], -r1, ror #4
 130:	502f6b69 	eorpl	r6, pc, r9, ror #22
 134:	72676f72 	rsbvc	r6, r7, #456	@ 0x1c8
 138:	696d6d61 	stmdbvs	sp!, {r0, r5, r6, r8, sl, fp, sp, lr}^
 13c:	632f676e 			@ <UNDEFINED> instruction: 0x632f676e
 140:	3173632f 	cmncc	r3, pc, lsr #6
 144:	2d653034 	stclcs	0, cr3, [r5, #-208]!	@ 0xffffff30
 148:	69773432 	ldmdbvs	r7!, {r1, r4, r5, sl, ip, sp}^
 14c:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
 150:	00697062 	rsbeq	r7, r9, r2, rrx
 154:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
 158:	732f6362 			@ <UNDEFINED> instruction: 0x732f6362
 15c:	70637274 	rsbvc	r7, r3, r4, ror r2
 160:	00632e79 	rsbeq	r2, r3, r9, ror lr
 164:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
 168:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 16c:	Address 0x16c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000020 	andeq	r0, r0, r0, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strcpy+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strcpy+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


strlen.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strlen>:
   0:	e1a02000 	mov	r2, r0
   4:	e3a00000 	mov	r0, #0
   8:	ea000000 	b	10 <strlen+0x10>
   c:	e2800001 	add	r0, r0, #1
  10:	e7d23000 	ldrb	r3, [r2, r0]
  14:	e3530000 	cmp	r3, #0
  18:	1afffffb 	bne	c <strlen+0xc>
  1c:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000c4 	andeq	r0, r0, r4, asr #1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00004c02 	andeq	r4, r0, r2, lsl #24
  10:	00fa0c00 	rscseq	r0, sl, r0, lsl #24
  14:	01300000 	teqeq	r0, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00200000 	eoreq	r0, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04030000 	streq	r0, [r3], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	@ 0xfffff6fb
  2c:	000e0400 	andeq	r0, lr, r0, lsl #8
  30:	d6020000 	strle	r0, [r2], -r0
  34:	00003917 	andeq	r3, r0, r7, lsl r9
  38:	07040100 	streq	r0, [r4, -r0, lsl #2]
  3c:	00000168 	andeq	r0, r0, r8, ror #2
  40:	24060101 	strcs	r0, [r6], #-257	@ 0xfffffeff
  44:	01000001 	tsteq	r0, r1
  48:	015e0502 	cmpeq	lr, r2, lsl #10
  4c:	04010000 	streq	r0, [r1], #-0
  50:	0000f105 	andeq	pc, r0, r5, lsl #2
  54:	05080100 	streq	r0, [r8, #-256]	@ 0xffffff00
  58:	00000000 	andeq	r0, r0, r0
  5c:	15080101 	strne	r0, [r8, #-257]	@ 0xfffffeff
  60:	01000000 	mrseq	r0, (UNDEF: 0)
  64:	01110702 	tsteq	r1, r2, lsl #14
  68:	04010000 	streq	r0, [r1], #-0
  6c:	00002307 	andeq	r2, r0, r7, lsl #6
  70:	07080100 	streq	r0, [r8, -r0, lsl #2]
  74:	00000035 	andeq	r0, r0, r5, lsr r0
  78:	ec080101 	stc	1, cr0, [r8], {1}
  7c:	05000000 	streq	r0, [r0, #-0]
  80:	00000078 	andeq	r0, r0, r8, ror r0
  84:	007f0406 	rsbseq	r0, pc, r6, lsl #8
  88:	0a070000 	beq	1c0090 <strlen+0x1c0090>
  8c:	03000001 	movweq	r0, #1
  90:	002d0929 	eoreq	r0, sp, r9, lsr #18
  94:	00000000 	andeq	r0, r0, r0
  98:	00200000 	eoreq	r0, r0, r0
  9c:	9c010000 	stcls	0, cr0, [r1], {-0}
  a0:	01007008 	tsteq	r0, r8
  a4:	00841b03 	addeq	r1, r4, r3, lsl #22
  a8:	00100000 	andseq	r0, r0, r0
  ac:	000c0000 	andeq	r0, ip, r0
  b0:	72090000 	andvc	r0, r9, #0
  b4:	01007465 	tsteq	r0, r5, ror #8
  b8:	002d0c04 	eoreq	r0, sp, r4, lsl #24
  bc:	001f0000 	andseq	r0, pc, r0
  c0:	001b0000 	andseq	r0, fp, r0
  c4:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <strlen+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  10:	0e030b13 	vmoveq.32	d3[0], r0
  14:	01110e1b 	tsteq	r1, fp, lsl lr
  18:	17100612 			@ <UNDEFINED> instruction: 0x17100612
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	0008030b 	andeq	r0, r8, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <strlen+0xe83840>
  30:	0b390b3b 	bleq	e42d24 <strlen+0xe42d24>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
  3c:	06000013 			@ <UNDEFINED> instruction: 0x06000013
  40:	0b0b000f 	bleq	2c0084 <strlen+0x2c0084>
  44:	00001349 	andeq	r1, r0, r9, asr #6
  48:	3f012e07 	svccc	0x00012e07
  4c:	3a0e0319 	bcc	380cb8 <strlen+0x380cb8>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  58:	12011113 	andne	r1, r1, #-1073741820	@ 0xc0000004
  5c:	7a184006 	bvc	61007c <strlen+0x61007c>
  60:	08000019 	stmdaeq	r0, {r0, r3, r4}
  64:	08030005 	stmdaeq	r3, {r0, r2}
  68:	0b3b0b3a 	bleq	ec2d58 <strlen+0xec2d58>
  6c:	13490b39 	movtne	r0, #39737	@ 0x9b39
  70:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
  74:	09000017 	stmdbeq	r0, {r0, r1, r2, r4}
  78:	08030034 	stmdaeq	r3, {r2, r4, r5}
  7c:	0b3b0b3a 	bleq	ec2d6c <strlen+0xec2d6c>
  80:	13490b39 	movtne	r0, #39737	@ 0x9b39
  84:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
  88:	00000017 	andeq	r0, r0, r7, lsl r0

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000027 	andeq	r0, r0, r7, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	01080004 	tsteq	r8, r4
  14:	20080450 	andcs	r0, r8, r0, asr r4
  18:	02005201 	andeq	r5, r0, #268435456	@ 0x10000000
  1c:	04000000 	streq	r0, [r0], #-0
  20:	30020c04 	andcc	r0, r2, r4, lsl #24
  24:	200c049f 	mulcs	ip, pc, r4	@ <UNPREDICTABLE>
  28:	Address 0x28 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000020 	andeq	r0, r0, r0, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000c4 	andeq	r0, r0, r4, asr #1
   4:	00830003 	addeq	r0, r3, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	@ ffffffc5 <strlen+0xffffffc5>
  24:	6c2f7273 	stcvs	2, cr7, [pc], #-460	@ fffffe60 <strlen+0xfffffe60>
  28:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  2c:	612f6363 			@ <UNDEFINED> instruction: 0x612f6363
  30:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  34:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  38:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  3c:	2e34312f 	cdpcs	1, 3, cr3, cr4, cr15, {1}
  40:	2f302e31 	svccs	0x00302e31
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	@ 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	7273752f 	rsbsvc	r7, r3, #197132288	@ 0xbc00000
  50:	6d72612f 	ldclvs	1, cr6, [r2, #-188]!	@ 0xffffff44
  54:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  58:	61652d65 	cmnvs	r5, r5, ror #26
  5c:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	@ <UNPREDICTABLE>
  60:	756c636e 	strbvc	r6, [ip, #-878]!	@ 0xfffffc92
  64:	00006564 	andeq	r6, r0, r4, ror #10
  68:	6c727473 	ldclvs	4, cr7, [r2], #-460	@ 0xfffffe34
  6c:	632e6e65 			@ <UNDEFINED> instruction: 0x632e6e65
  70:	00000100 	andeq	r0, r0, r0, lsl #2
  74:	64647473 	strbtvs	r7, [r4], #-1139	@ 0xfffffb8d
  78:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
  7c:	00000200 	andeq	r0, r0, r0, lsl #4
  80:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
  84:	682e676e 	stmdavs	lr!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  88:	00000300 	andeq	r0, r0, r0, lsl #6
  8c:	001e0500 	andseq	r0, lr, r0, lsl #10
  90:	00000205 	andeq	r0, r0, r5, lsl #4
  94:	06140000 	ldreq	r0, [r4], -r0
  98:	06050501 	streq	r0, [r5], -r1, lsl #10
  9c:	0e05132f 	cdpeq	3, 0, cr1, cr5, cr15, {1}
  a0:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
  a4:	001b052e 	andseq	r0, fp, lr, lsr #10
  a8:	06030402 	streq	r0, [r3], -r2, lsl #8
  ac:	0013052e 	andseq	r0, r3, lr, lsr #10
  b0:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
  b4:	02001405 	andeq	r1, r0, #83886080	@ 0x5000000
  b8:	01060104 	tsteq	r6, r4, lsl #2
  bc:	02001305 	andeq	r1, r0, #335544320	@ 0x14000000
  c0:	022e0104 	eoreq	r0, lr, #4, 2
  c4:	01010006 	tsteq	r1, r6

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  10:	745f657a 	ldrbvc	r6, [pc], #-1402	@ 18 <.debug_str+0x18>
  14:	736e7500 	cmnvc	lr, #0, 10
  18:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  1c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  20:	6c007261 	stcvs	2, cr7, [r0], {97}	@ 0x61
  24:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  28:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  2c:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  30:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  34:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  38:	6f6c2067 	svcvs	0x006c2067
  3c:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  40:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  44:	2064656e 	rsbcs	r6, r4, lr, ror #10
  48:	00746e69 	rsbseq	r6, r4, r9, ror #28
  4c:	20554e47 	subscs	r4, r5, r7, asr #28
  50:	20393943 	eorscs	r3, r9, r3, asr #18
  54:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  58:	2d20302e 	stccs	0, cr3, [r0, #-184]!	@ 0xffffff48
  5c:	7570636d 	ldrbvc	r6, [r0, #-877]!	@ 0xfffffc93
  60:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  64:	36373131 			@ <UNDEFINED> instruction: 0x36373131
  68:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  6c:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  70:	656e7574 	strbvs	r7, [lr, #-1396]!	@ 0xfffffa8c
  74:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  78:	36373131 			@ <UNDEFINED> instruction: 0x36373131
  7c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  80:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  84:	752d6f6e 	strvc	r6, [sp, #-3950]!	@ 0xfffff092
  88:	696c616e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, sp, lr}^
  8c:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  90:	6363612d 	cmnvs	r3, #1073741835	@ 0x4000000b
  94:	20737365 	rsbscs	r7, r3, r5, ror #6
  98:	70746d2d 	rsbsvc	r6, r4, sp, lsr #26
  9c:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
  a0:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
  a4:	616f6c66 	cmnvs	pc, r6, ror #24
  a8:	62612d74 	rsbvs	r2, r1, #116, 26	@ 0x1d00
  ac:	6f733d69 	svcvs	0x00733d69
  b0:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
  b4:	6d72616d 	ldclvs	1, cr6, [r2, #-436]!	@ 0xfffffe4c
  b8:	616d2d20 	cmnvs	sp, r0, lsr #26
  bc:	3d686372 	stclcc	3, cr6, [r8, #-456]!	@ 0xfffffe38
  c0:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  c4:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
  c8:	6467672d 	strbtvs	r6, [r7], #-1837	@ 0xfffff8d3
  cc:	4f2d2062 	svcmi	0x002d2062
  d0:	732d2067 			@ <UNDEFINED> instruction: 0x732d2067
  d4:	673d6474 			@ <UNDEFINED> instruction: 0x673d6474
  d8:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  dc:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
  e0:	73656572 	cmnvc	r5, #478150656	@ 0x1c800000
  e4:	646e6174 	strbtvs	r6, [lr], #-372	@ 0xfffffe8c
  e8:	00676e69 	rsbeq	r6, r7, r9, ror #28
  ec:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
  f0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  f4:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  f8:	2f2e0074 	svccs	0x002e0074
  fc:	6362696c 	cmnvs	r2, #108, 18	@ 0x1b0000
 100:	7274732f 	rsbsvc	r7, r4, #-1140850688	@ 0xbc000000
 104:	2e6e656c 	cdpcs	5, 6, cr6, cr14, cr12, {3}
 108:	74730063 	ldrbtvc	r0, [r3], #-99	@ 0xffffff9d
 10c:	6e656c72 	mcrvs	12, 3, r6, cr5, cr2, {3}
 110:	6f687300 	svcvs	0x00687300
 114:	75207472 	strvc	r7, [r0, #-1138]!	@ 0xfffffb8e
 118:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 11c:	2064656e 	rsbcs	r6, r4, lr, ror #10
 120:	00746e69 	rsbseq	r6, r4, r9, ror #28
 124:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 128:	63206465 			@ <UNDEFINED> instruction: 0x63206465
 12c:	00726168 	rsbseq	r6, r2, r8, ror #2
 130:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	@ 7c <.debug_str+0x7c>
 134:	72612f65 	rsbvc	r2, r1, #404	@ 0x194
 138:	6b69766a 	blvs	1a5dae8 <strlen+0x1a5dae8>
 13c:	6f72502f 	svcvs	0x0072502f
 140:	6d617267 	stclvs	2, cr7, [r1, #-412]!	@ 0xfffffe64
 144:	676e696d 	strbvs	r6, [lr, -sp, ror #18]!
 148:	632f632f 			@ <UNDEFINED> instruction: 0x632f632f
 14c:	30343173 	eorscc	r3, r4, r3, ror r1
 150:	34322d65 	ldrtcc	r2, [r2], #-3429	@ 0xfffff29b
 154:	2f6e6977 	svccs	0x006e6977
 158:	7062696c 	rsbvc	r6, r2, ip, ror #18
 15c:	68730069 	ldmdavs	r3!, {r0, r3, r5, r6}^
 160:	2074726f 	rsbscs	r7, r4, pc, ror #4
 164:	00746e69 	rsbseq	r6, r4, r9, ror #28
 168:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 16c:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 170:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000020 	andeq	r0, r0, r0, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strlen+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strlen+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


strncmp.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strncmp>:
   0:	e3520000 	cmp	r2, #0
   4:	e2422001 	sub	r2, r2, #1
   8:	0a000005 	beq	24 <strncmp+0x24>
   c:	e4d03001 	ldrb	r3, [r0], #1
  10:	e4d1c001 	ldrb	ip, [r1], #1
  14:	e153000c 	cmp	r3, ip
  18:	0afffff8 	beq	0 <strncmp>
  1c:	e043000c 	sub	r0, r3, ip
  20:	e12fff1e 	bx	lr
  24:	e3a00000 	mov	r0, #0
  28:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000101 	andeq	r0, r0, r1, lsl #2
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00004c06 	andeq	r4, r0, r6, lsl #24
  10:	00ec0c00 	rsceq	r0, ip, r0, lsl #24
  14:	012a0000 			@ <UNDEFINED> instruction: 0x012a0000
  18:	000c0000 	andeq	r0, ip, r0
	...
  24:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  28:	00003507 	andeq	r3, r0, r7, lsl #10
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000016a 	andeq	r0, r0, sl, ror #2
  34:	69050407 	stmdbvs	r5, {r0, r1, r2, sl}
  38:	0800746e 	stmdaeq	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
  3c:	0000000e 	andeq	r0, r0, lr
  40:	2d17d602 	ldccs	6, cr13, [r7, #-8]
  44:	01000000 	mrseq	r0, (UNDEF: 0)
  48:	011e0601 	tsteq	lr, r1, lsl #12
  4c:	02010000 	andeq	r0, r1, #0
  50:	00016005 	andeq	r6, r1, r5
  54:	05040100 	streq	r0, [r4, #-256]	@ 0xffffff00
  58:	00000102 	andeq	r0, r0, r2, lsl #2
  5c:	00050801 	andeq	r0, r5, r1, lsl #16
  60:	01000000 	mrseq	r0, (UNDEF: 0)
  64:	00150801 	andseq	r0, r5, r1, lsl #16
  68:	63030000 	movwvs	r0, #12288	@ 0x3000
  6c:	01000000 	mrseq	r0, (UNDEF: 0)
  70:	010b0702 	tsteq	fp, r2, lsl #14
  74:	04010000 	streq	r0, [r1], #-0
  78:	00002307 	andeq	r2, r0, r7, lsl #6
  7c:	08010100 	stmdaeq	r1, {r8}
  80:	000000fd 	strdeq	r0, [r0], -sp
  84:	00007d03 	andeq	r7, r0, r3, lsl #26
  88:	00840400 	addeq	r0, r4, r0, lsl #8
  8c:	58090000 	stmdapl	r9, {}	@ <UNPREDICTABLE>
  90:	03000001 	movweq	r0, #1
  94:	0034062b 	eorseq	r0, r4, fp, lsr #12
  98:	00000000 	andeq	r0, r0, r0
  9c:	002c0000 	eoreq	r0, ip, r0
  a0:	9c010000 	stcls	0, cr0, [r1], {-0}
  a4:	000000ff 	strdeq	r0, [r0], -pc	@ <UNPREDICTABLE>
  a8:	31735f02 	cmncc	r3, r2, lsl #30
  ac:	00891900 	addeq	r1, r9, r0, lsl #18
  b0:	00100000 	andseq	r0, r0, r0
  b4:	000c0000 	andeq	r0, ip, r0
  b8:	5f020000 	svcpl	0x00020000
  bc:	2a003273 	bcs	ca90 <strncmp+0xca90>
  c0:	00000089 	andeq	r0, r0, r9, lsl #1
  c4:	0000002d 	andeq	r0, r0, sp, lsr #32
  c8:	00000029 	andeq	r0, r0, r9, lsr #32
  cc:	36006e02 	strcc	r6, [r0], -r2, lsl #28
  d0:	0000003b 	andeq	r0, r0, fp, lsr r0
  d4:	0000004c 	andeq	r0, r0, ip, asr #32
  d8:	00000046 	andeq	r0, r0, r6, asr #32
  dc:	00317305 	eorseq	r7, r1, r5, lsl #6
  e0:	0000ff1a 	andeq	pc, r0, sl, lsl pc	@ <UNPREDICTABLE>
  e4:	00006b00 	andeq	r6, r0, r0, lsl #22
  e8:	00006300 	andeq	r6, r0, r0, lsl #6
  ec:	32730500 	rsbscc	r0, r3, #0, 10
  f0:	00ff2c00 	rscseq	r2, pc, r0, lsl #24
  f4:	008d0000 	addeq	r0, sp, r0
  f8:	00870000 	addeq	r0, r7, r0
  fc:	04000000 	streq	r0, [r0], #-0
 100:	0000006a 	andeq	r0, r0, sl, rrx
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <strncmp+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	08030005 	stmdaeq	r3, {r0, r2}
  10:	3b01213a 	blcc	48500 <strncmp+0x48500>
  14:	0b390421 	bleq	e410a0 <strncmp+0xe410a0>
  18:	17021349 	strne	r1, [r2, -r9, asr #6]
  1c:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
  20:	00260300 	eoreq	r0, r6, r0, lsl #6
  24:	00001349 	andeq	r1, r0, r9, asr #6
  28:	0b000f04 	bleq	3c40 <strncmp+0x3c40>
  2c:	13490421 	movtne	r0, #37921	@ 0x9421
  30:	34050000 	strcc	r0, [r5], #-0
  34:	3a080300 	bcc	200c3c <strncmp+0x200c3c>
  38:	213b0121 	teqcs	fp, r1, lsr #2
  3c:	490b3905 	stmdbmi	fp, {r0, r2, r8, fp, ip, sp}
  40:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
  44:	00001742 	andeq	r1, r0, r2, asr #14
  48:	25011106 	strcs	r1, [r1, #-262]	@ 0xfffffefa
  4c:	030b130e 	movweq	r1, #45838	@ 0xb30e
  50:	550e1b0e 	strpl	r1, [lr, #-2830]	@ 0xfffff4f2
  54:	10011117 	andne	r1, r1, r7, lsl r1
  58:	07000017 	smladeq	r0, r7, r0, r0
  5c:	0b0b0024 	bleq	2c00f4 <strncmp+0x2c00f4>
  60:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  64:	16080000 	strne	r0, [r8], -r0
  68:	3a0e0300 	bcc	380c70 <strncmp+0x380c70>
  6c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  70:	0013490b 	andseq	r4, r3, fp, lsl #18
  74:	012e0900 			@ <UNDEFINED> instruction: 0x012e0900
  78:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  7c:	0b3b0b3a 	bleq	ec2d6c <strncmp+0xec2d6c>
  80:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  84:	01111349 	tsteq	r1, r9, asr #6
  88:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  8c:	1301197a 	movwne	r1, #6522	@ 0x197a
  90:	Address 0x90 is out of bounds.


Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	000000a0 	andeq	r0, r0, r0, lsr #1
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	00030300 	andeq	r0, r3, r0, lsl #6
  10:	00000006 	andeq	r0, r0, r6
  14:	00000400 	andeq	r0, r0, r0, lsl #8
  18:	00045001 	andeq	r5, r4, r1
  1c:	03a30a2c 			@ <UNDEFINED> instruction: 0x03a30a2c
  20:	a82600a5 	stmdage	r6!, {r0, r2, r5, r7}
  24:	9f00a82d 	svcls	0x0000a82d
  28:	03030000 	movweq	r0, #12288	@ 0x3000
  2c:	00000600 	andeq	r0, r0, r0, lsl #12
  30:	00040000 	andeq	r0, r4, r0
  34:	04510100 	ldrbeq	r0, [r1], #-256	@ 0xffffff00
  38:	a30a2c00 	movwge	r2, #44032	@ 0xac00
  3c:	2601a503 	strcs	sl, [r1], -r3, lsl #10
  40:	00a82da8 	adceq	r2, r8, r8, lsr #27
  44:	0300009f 	movweq	r0, #159	@ 0x9f
  48:	00000003 	andeq	r0, r0, r3
  4c:	00000006 	andeq	r0, r0, r6
  50:	00000400 	andeq	r0, r0, r0, lsl #8
  54:	00045201 	andeq	r5, r4, r1, lsl #4
  58:	04520108 	ldrbeq	r0, [r2], #-264	@ 0xfffffef8
  5c:	72032c08 	andvc	r2, r3, #8, 24	@ 0x800
  60:	02009f01 	andeq	r9, r0, #1, 30
  64:	00000101 	andeq	r0, r0, r1, lsl #2
  68:	06000000 	streq	r0, [r0], -r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	010c0004 	tsteq	ip, r4
  74:	100c0450 	andne	r0, ip, r0, asr r4
  78:	9f017003 	svcls	0x00017003
  7c:	01201004 			@ <UNDEFINED> instruction: 0x01201004
  80:	28240450 	stmdacs	r4!, {r4, r6, sl}
  84:	02005001 	andeq	r5, r0, #1
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000600 	andeq	r0, r0, r0, lsl #12
  90:	00040000 	andeq	r0, r4, r0
  94:	04510110 	ldrbeq	r0, [r1], #-272	@ 0xfffffef0
  98:	71031410 	tstvc	r3, r0, lsl r4
  9c:	14049f01 	strne	r9, [r4], #-3841	@ 0xfffff0ff
  a0:	0051012c 	subseq	r0, r1, ip, lsr #2

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_rnglists:

00000000 <.debug_rnglists>:
   0:	0000000f 	andeq	r0, r0, pc
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	00000007 	andeq	r0, r0, r7
  10:	Address 0x10 is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000c0 	andeq	r0, r0, r0, asr #1
   4:	00840003 	addeq	r0, r4, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	@ ffffffc5 <strncmp+0xffffffc5>
  24:	6c2f7273 	stcvs	2, cr7, [pc], #-460	@ fffffe60 <strncmp+0xfffffe60>
  28:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  2c:	612f6363 			@ <UNDEFINED> instruction: 0x612f6363
  30:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  34:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  38:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  3c:	2e34312f 	cdpcs	1, 3, cr3, cr4, cr15, {1}
  40:	2f302e31 	svccs	0x00302e31
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	@ 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	7273752f 	rsbsvc	r7, r3, #197132288	@ 0xbc00000
  50:	6d72612f 	ldclvs	1, cr6, [r2, #-188]!	@ 0xffffff44
  54:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  58:	61652d65 	cmnvs	r5, r5, ror #26
  5c:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	@ <UNPREDICTABLE>
  60:	756c636e 	strbvc	r6, [ip, #-878]!	@ 0xfffffc92
  64:	00006564 	andeq	r6, r0, r4, ror #10
  68:	6e727473 	mrcvs	4, 3, r7, cr2, cr3, {3}
  6c:	2e706d63 	cdpcs	13, 7, cr6, cr0, cr3, {3}
  70:	00010063 	andeq	r0, r1, r3, rrx
  74:	64747300 	ldrbtvs	r7, [r4], #-768	@ 0xfffffd00
  78:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
  7c:	00020068 	andeq	r0, r2, r8, rrx
  80:	72747300 	rsbsvc	r7, r4, #0, 6
  84:	2e676e69 	cdpcs	14, 6, cr6, cr7, cr9, {3}
  88:	00030068 	andeq	r0, r3, r8, rrx
  8c:	39050000 	stmdbcc	r5, {}	@ <UNPREDICTABLE>
  90:	00020500 	andeq	r0, r2, r0, lsl #10
  94:	15000000 	strne	r0, [r0, #-0]
  98:	13130505 	tstne	r3, #20971520	@ 0x1400000
  9c:	06010b05 	streq	r0, [r1], -r5, lsl #22
  a0:	09054a01 	stmdbeq	r5, {r0, r9, fp, lr}
  a4:	0c052f06 	stceq	15, cr2, [r5], {6}
  a8:	13050106 	movwne	r0, #20742	@ 0x5106
  ac:	2e0b052e 	cdpcs	5, 0, cr0, cr11, cr14, {1}
  b0:	4b060d05 	blmi	1834cc <strncmp+0x1834cc>
  b4:	01061b05 	tsteq	r6, r5, lsl #22
  b8:	300c052e 	andcc	r0, ip, lr, lsr #10
  bc:	022f0105 	eoreq	r0, pc, #1073741825	@ 0x40000001
  c0:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  10:	745f657a 	ldrbvc	r6, [pc], #-1402	@ 18 <.debug_str+0x18>
  14:	736e7500 	cmnvc	lr, #0, 10
  18:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  1c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  20:	6c007261 	stcvs	2, cr7, [r0], {97}	@ 0x61
  24:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  28:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  2c:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  30:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  34:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  38:	6f6c2067 	svcvs	0x006c2067
  3c:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  40:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  44:	2064656e 	rsbcs	r6, r4, lr, ror #10
  48:	00746e69 	rsbseq	r6, r4, r9, ror #28
  4c:	20554e47 	subscs	r4, r5, r7, asr #28
  50:	20393943 	eorscs	r3, r9, r3, asr #18
  54:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  58:	2d20302e 	stccs	0, cr3, [r0, #-184]!	@ 0xffffff48
  5c:	7570636d 	ldrbvc	r6, [r0, #-877]!	@ 0xfffffc93
  60:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  64:	36373131 			@ <UNDEFINED> instruction: 0x36373131
  68:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  6c:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  70:	656e7574 	strbvs	r7, [lr, #-1396]!	@ 0xfffffa8c
  74:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  78:	36373131 			@ <UNDEFINED> instruction: 0x36373131
  7c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  80:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  84:	752d6f6e 	strvc	r6, [sp, #-3950]!	@ 0xfffff092
  88:	696c616e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, sp, lr}^
  8c:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  90:	6363612d 	cmnvs	r3, #1073741835	@ 0x4000000b
  94:	20737365 	rsbscs	r7, r3, r5, ror #6
  98:	70746d2d 	rsbsvc	r6, r4, sp, lsr #26
  9c:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
  a0:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
  a4:	616f6c66 	cmnvs	pc, r6, ror #24
  a8:	62612d74 	rsbvs	r2, r1, #116, 26	@ 0x1d00
  ac:	6f733d69 	svcvs	0x00733d69
  b0:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
  b4:	6d72616d 	ldclvs	1, cr6, [r2, #-436]!	@ 0xfffffe4c
  b8:	616d2d20 	cmnvs	sp, r0, lsr #26
  bc:	3d686372 	stclcc	3, cr6, [r8, #-456]!	@ 0xfffffe38
  c0:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  c4:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
  c8:	6467672d 	strbtvs	r6, [r7], #-1837	@ 0xfffff8d3
  cc:	4f2d2062 	svcmi	0x002d2062
  d0:	732d2067 			@ <UNDEFINED> instruction: 0x732d2067
  d4:	673d6474 			@ <UNDEFINED> instruction: 0x673d6474
  d8:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  dc:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
  e0:	73656572 	cmnvc	r5, #478150656	@ 0x1c800000
  e4:	646e6174 	strbtvs	r6, [lr], #-372	@ 0xfffffe8c
  e8:	00676e69 	rsbeq	r6, r7, r9, ror #28
  ec:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
  f0:	732f6362 			@ <UNDEFINED> instruction: 0x732f6362
  f4:	636e7274 	cmnvs	lr, #116, 4	@ 0x40000007
  f8:	632e706d 			@ <UNDEFINED> instruction: 0x632e706d
  fc:	61686300 	cmnvs	r8, r0, lsl #6
 100:	6f6c0072 	svcvs	0x006c0072
 104:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 108:	7300746e 	movwvc	r7, #1134	@ 0x46e
 10c:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
 110:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
 114:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 118:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 11c:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 120:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 124:	61686320 	cmnvs	r8, r0, lsr #6
 128:	682f0072 	stmdavs	pc!, {r1, r4, r5, r6}	@ <UNPREDICTABLE>
 12c:	2f656d6f 	svccs	0x00656d6f
 130:	766a7261 	strbtvc	r7, [sl], -r1, ror #4
 134:	502f6b69 	eorpl	r6, pc, r9, ror #22
 138:	72676f72 	rsbvc	r6, r7, #456	@ 0x1c8
 13c:	696d6d61 	stmdbvs	sp!, {r0, r5, r6, r8, sl, fp, sp, lr}^
 140:	632f676e 			@ <UNDEFINED> instruction: 0x632f676e
 144:	3173632f 	cmncc	r3, pc, lsr #6
 148:	2d653034 	stclcs	0, cr3, [r5, #-208]!	@ 0xffffff30
 14c:	69773432 	ldmdbvs	r7!, {r1, r4, r5, sl, ip, sp}^
 150:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
 154:	00697062 	rsbeq	r7, r9, r2, rrx
 158:	6e727473 	mrcvs	4, 3, r7, cr2, cr3, {3}
 15c:	00706d63 	rsbseq	r6, r0, r3, ror #26
 160:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
 164:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 168:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
 16c:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 170:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 174:	Address 0x174 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strncmp+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strncmp+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


uart-hex.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <uart_hex>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a01000 	mov	r1, r0
   8:	e59f0008 	ldr	r0, [pc, #8]	@ 18 <uart_hex+0x18>
   c:	ebfffffe 	bl	0 <printk>
  10:	e3a00000 	mov	r0, #0
  14:	e8bd8010 	pop	{r4, pc}
  18:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	Address 0x0 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000db 	ldrdeq	r0, [r0], -fp
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00005203 	andeq	r5, r0, r3, lsl #4
  10:	00f20c00 	rscseq	r0, r2, r0, lsl #24
  14:	01310000 	teqeq	r1, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	001c0000 	andseq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  28:	00003b07 	andeq	r3, r0, r7, lsl #22
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	69050404 	stmdbvs	r5, {r2, sl}
  38:	0100746e 	tsteq	r0, lr, ror #8
  3c:	01250601 			@ <UNDEFINED> instruction: 0x01250601
  40:	02010000 	andeq	r0, r1, #0
  44:	00016605 	andeq	r6, r1, r5, lsl #12
  48:	05040100 	streq	r0, [r4, #-256]	@ 0xffffff00
  4c:	00000109 	andeq	r0, r0, r9, lsl #2
  50:	00050801 	andeq	r0, r5, r1, lsl #16
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	001b0801 	andseq	r0, fp, r1, lsl #16
  5c:	02010000 	andeq	r0, r1, #0
  60:	00011207 	andeq	r1, r1, r7, lsl #4
  64:	07040100 	streq	r0, [r4, -r0, lsl #2]
  68:	00000029 	andeq	r0, r0, r9, lsr #32
  6c:	04080101 	streq	r0, [r8], #-257	@ 0xfffffeff
  70:	05000001 	streq	r0, [r0, #-1]
  74:	0000006c 	andeq	r0, r0, ip, rrx
  78:	00730406 	rsbseq	r0, r3, r6, lsl #8
  7c:	5f070000 	svcpl	0x00070000
  80:	02000001 	andeq	r0, r0, #1
  84:	0034052e 	eorseq	r0, r4, lr, lsr #10
  88:	00950000 	addseq	r0, r5, r0
  8c:	78080000 	stmdavc	r8, {}	@ <UNPREDICTABLE>
  90:	09000000 	stmdbeq	r0, {}	@ <UNPREDICTABLE>
  94:	01700a00 	cmneq	r0, r0, lsl #20
  98:	04010000 	streq	r0, [r1], #-0
  9c:	00003405 	andeq	r3, r0, r5, lsl #8
  a0:	00000000 	andeq	r0, r0, r0
  a4:	00001c00 	andeq	r1, r0, r0, lsl #24
  a8:	0b9c0100 	bleq	fe7004b0 <uart_hex+0xfe7004b0>
  ac:	04010068 	streq	r0, [r1], #-104	@ 0xffffff98
  b0:	00002d17 	andeq	r2, r0, r7, lsl sp
  b4:	00001200 	andeq	r1, r0, r0, lsl #4
  b8:	00000c00 	andeq	r0, r0, r0, lsl #24
  bc:	00100c00 	andseq	r0, r0, r0, lsl #24
  c0:	007e0000 	rsbseq	r0, lr, r0
  c4:	01020000 	mrseq	r0, (UNDEF: 2)
  c8:	00030550 	andeq	r0, r3, r0, asr r5
  cc:	02000000 	andeq	r0, r0, #0
  d0:	a3095101 	movwge	r5, #37121	@ 0x9101
  d4:	2600a503 	strcs	sl, [r0], -r3, lsl #10
  d8:	00a82da8 	adceq	r2, r8, r8, lsr #27
  dc:	Address 0xdc is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <uart_hex+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	18020049 	stmdane	r2, {r0, r3, r6}
  10:	0000187e 	andeq	r1, r0, lr, ror r8
  14:	25011103 	strcs	r1, [r1, #-259]	@ 0xfffffefd
  18:	030b130e 	movweq	r1, #45838	@ 0xb30e
  1c:	110e1b0e 	tstne	lr, lr, lsl #22
  20:	10061201 	andne	r1, r6, r1, lsl #4
  24:	04000017 	streq	r0, [r0], #-23	@ 0xffffffe9
  28:	0b0b0024 	bleq	2c00c0 <uart_hex+0x2c00c0>
  2c:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  30:	26050000 	strcs	r0, [r5], -r0
  34:	00134900 	andseq	r4, r3, r0, lsl #18
  38:	000f0600 	andeq	r0, pc, r0, lsl #12
  3c:	13490b0b 	movtne	r0, #39691	@ 0x9b0b
  40:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  44:	03193f01 	tsteq	r9, #1, 30
  48:	3b0b3a0e 	blcc	2ce888 <uart_hex+0x2ce888>
  4c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  50:	3c134919 			@ <UNDEFINED> instruction: 0x3c134919
  54:	00130119 	andseq	r0, r3, r9, lsl r1
  58:	00050800 	andeq	r0, r5, r0, lsl #16
  5c:	00001349 	andeq	r1, r0, r9, asr #6
  60:	00001809 	andeq	r1, r0, r9, lsl #16
  64:	012e0a00 			@ <UNDEFINED> instruction: 0x012e0a00
  68:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  6c:	0b3b0b3a 	bleq	ec2d5c <uart_hex+0xec2d5c>
  70:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  74:	01111349 	tsteq	r1, r9, asr #6
  78:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  7c:	0000197a 	andeq	r1, r0, sl, ror r9
  80:	0300050b 	movweq	r0, #1291	@ 0x50b
  84:	3b0b3a08 	blcc	2ce8ac <uart_hex+0x2ce8ac>
  88:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  8c:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
  90:	00001742 	andeq	r1, r0, r2, asr #14
  94:	7d01480c 	stcvc	8, cr4, [r1, #-48]	@ 0xffffffd0
  98:	00137f01 	andseq	r7, r3, r1, lsl #30
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000027 	andeq	r0, r0, r7, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	00040000 	andeq	r0, r4, r0
  14:	0450010c 	ldrbeq	r0, [r0], #-268	@ 0xfffffef4
  18:	51010f0c 	tstpl	r1, ip, lsl #30
  1c:	0a1c0f04 	beq	703c34 <uart_hex+0x703c34>
  20:	00a503a3 	adceq	r0, r5, r3, lsr #7
  24:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
  28:	Address 0x28 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000001c 	andeq	r0, r0, ip, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000008b 	andeq	r0, r0, fp, lsl #1
   4:	00680003 	rsbeq	r0, r8, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  20:	682f0063 	stmdavs	pc!, {r0, r1, r5, r6}	@ <UNPREDICTABLE>
  24:	2f656d6f 	svccs	0x00656d6f
  28:	766a7261 	strbtvc	r7, [sl], -r1, ror #4
  2c:	502f6b69 	eorpl	r6, pc, r9, ror #22
  30:	72676f72 	rsbvc	r6, r7, #456	@ 0x1c8
  34:	696d6d61 	stmdbvs	sp!, {r0, r5, r6, r8, sl, fp, sp, lr}^
  38:	632f676e 			@ <UNDEFINED> instruction: 0x632f676e
  3c:	3173632f 	cmncc	r3, pc, lsr #6
  40:	2d653034 	stclcs	0, cr3, [r5, #-208]!	@ 0xffffff30
  44:	69773432 	ldmdbvs	r7!, {r1, r4, r5, sl, ip, sp}^
  48:	6c2f2f6e 	stcvs	15, cr2, [pc], #-440	@ fffffe98 <uart_hex+0xfffffe98>
  4c:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  50:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  54:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  58:	61750000 	cmnvs	r5, r0
  5c:	682d7472 	stmdavs	sp!, {r1, r4, r5, r6, sl, ip, sp, lr}
  60:	632e7865 			@ <UNDEFINED> instruction: 0x632e7865
  64:	00000100 	andeq	r0, r0, r0, lsl #2
  68:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  6c:	00020068 	andeq	r0, r2, r8, rrx
  70:	1a050000 	bne	140078 <uart_hex+0x140078>
  74:	00020500 	andeq	r0, r2, r0, lsl #10
  78:	15000000 	strne	r0, [r0, #-0]
  7c:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
  80:	2e064b06 	vmlacs.f64	d4, d6, d6
  84:	01052f06 	tsteq	r5, r6, lsl #30
  88:	06021306 	streq	r1, [r2], -r6, lsl #6
  8c:	Address 0x8c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	7500746e 	strvc	r7, [r0, #-1134]	@ 0xfffffb92
  1c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  20:	2064656e 	rsbcs	r6, r4, lr, ror #10
  24:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
  28:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  2c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  30:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  34:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  38:	6c00746e 	stcvs	4, cr7, [r0], {110}	@ 0x6e
  3c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  40:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  44:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  48:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  4c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  50:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
  54:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  58:	34312039 	ldrtcc	r2, [r1], #-57	@ 0xffffffc7
  5c:	302e312e 	eorcc	r3, lr, lr, lsr #2
  60:	636d2d20 	cmnvs	sp, #32, 26	@ 0x800
  64:	613d7570 	teqvs	sp, r0, ror r5
  68:	31316d72 	teqcc	r1, r2, ror sp
  6c:	7a6a3637 	bvc	1a8d950 <uart_hex+0x1a8d950>
  70:	20732d66 	rsbscs	r2, r3, r6, ror #26
  74:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	@ 0xfffff2d3
  78:	613d656e 	teqvs	sp, lr, ror #10
  7c:	31316d72 	teqcc	r1, r2, ror sp
  80:	7a6a3637 	bvc	1a8d964 <uart_hex+0x1a8d964>
  84:	20732d66 	rsbscs	r2, r3, r6, ror #26
  88:	6f6e6d2d 	svcvs	0x006e6d2d
  8c:	616e752d 	cmnvs	lr, sp, lsr #10
  90:	6e67696c 	vnmulvs.f16	s13, s14, s25	@ <UNPREDICTABLE>
  94:	612d6465 			@ <UNDEFINED> instruction: 0x612d6465
  98:	73656363 	cmnvc	r5, #-1946157055	@ 0x8c000001
  9c:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  a0:	733d7074 	teqvc	sp, #116	@ 0x74
  a4:	2074666f 	rsbscs	r6, r4, pc, ror #12
  a8:	6c666d2d 	stclvs	13, cr6, [r6], #-180	@ 0xffffff4c
  ac:	2d74616f 	ldclcs	1, cr6, [r4, #-444]!	@ 0xfffffe44
  b0:	3d696261 	stclcc	2, cr6, [r9, #-388]!	@ 0xfffffe7c
  b4:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
  b8:	616d2d20 	cmnvs	sp, r0, lsr #26
  bc:	2d206d72 	stccs	13, cr6, [r0, #-456]!	@ 0xfffffe38
  c0:	6372616d 	cmnvs	r2, #1073741851	@ 0x4000001b
  c4:	72613d68 	rsbvc	r3, r1, #104, 26	@ 0x1a00
  c8:	6b36766d 	blvs	d9da84 <uart_hex+0xd9da84>
  cc:	672d207a 			@ <UNDEFINED> instruction: 0x672d207a
  d0:	20626467 	rsbcs	r6, r2, r7, ror #8
  d4:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
  d8:	6474732d 	ldrbtvs	r7, [r4], #-813	@ 0xfffffcd3
  dc:	756e673d 	strbvc	r6, [lr, #-1853]!	@ 0xfffff8c3
  e0:	2d203939 			@ <UNDEFINED> instruction: 0x2d203939
  e4:	65726666 	ldrbvs	r6, [r2, #-1638]!	@ 0xfffff99a
  e8:	61747365 	cmnvs	r4, r5, ror #6
  ec:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
  f0:	2f2e0067 	svccs	0x002e0067
  f4:	6362696c 	cmnvs	r2, #108, 18	@ 0x1b0000
  f8:	7261752f 	rsbvc	r7, r1, #197132288	@ 0xbc00000
  fc:	65682d74 	strbvs	r2, [r8, #-3444]!	@ 0xfffff28c
 100:	00632e78 	rsbeq	r2, r3, r8, ror lr
 104:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
 108:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 10c:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 110:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
 114:	2074726f 	rsbscs	r7, r4, pc, ror #4
 118:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 11c:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 120:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 124:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 128:	2064656e 	rsbcs	r6, r4, lr, ror #10
 12c:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
 130:	6f682f00 	svcvs	0x00682f00
 134:	612f656d 			@ <UNDEFINED> instruction: 0x612f656d
 138:	69766a72 	ldmdbvs	r6!, {r1, r4, r5, r6, r9, fp, sp, lr}^
 13c:	72502f6b 	subsvc	r2, r0, #428	@ 0x1ac
 140:	6172676f 	cmnvs	r2, pc, ror #14
 144:	6e696d6d 	cdpvs	13, 6, cr6, cr9, cr13, {3}
 148:	2f632f67 	svccs	0x00632f67
 14c:	34317363 	ldrtcc	r7, [r1], #-867	@ 0xfffffc9d
 150:	322d6530 	eorcc	r6, sp, #48, 10	@ 0xc000000
 154:	6e697734 	mcrvs	7, 3, r7, cr9, cr4, {1}
 158:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
 15c:	70006970 	andvc	r6, r0, r0, ror r9
 160:	746e6972 	strbtvc	r6, [lr], #-2418	@ 0xfffff68e
 164:	6873006b 	ldmdavs	r3!, {r0, r1, r3, r5, r6}^
 168:	2074726f 	rsbscs	r7, r4, pc, ror #4
 16c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 170:	74726175 	ldrbtvc	r6, [r2], #-373	@ 0xfffffe8b
 174:	7865685f 	stmdavc	r5!, {r0, r1, r2, r3, r4, r6, fp, sp, lr}^
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000001c 	andeq	r0, r0, ip, lsl r0
  20:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <uart_hex+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <uart_hex+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


asm-helpers.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <asm_not_reached_helper>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e59f0010 	ldr	r0, [pc, #16]	@ 20 <asm_not_reached_helper+0x20>
   c:	ebfffffe 	bl	0 <printk>
  10:	e1a01004 	mov	r1, r4
  14:	e59f0008 	ldr	r0, [pc, #8]	@ 24 <asm_not_reached_helper+0x24>
  18:	ebfffffe 	bl	0 <printk>
  1c:	ebfffffe 	bl	0 <clean_reboot>
  20:	00000000 	andeq	r0, r0, r0
  24:	00000034 	andeq	r0, r0, r4, lsr r0

00000028 <asm_not_implemented_helper>:
  28:	e92d4010 	push	{r4, lr}
  2c:	e1a04000 	mov	r4, r0
  30:	e59f0010 	ldr	r0, [pc, #16]	@ 48 <asm_not_implemented_helper+0x20>
  34:	ebfffffe 	bl	0 <printk>
  38:	e1a01004 	mov	r1, r4
  3c:	e59f0008 	ldr	r0, [pc, #8]	@ 4c <asm_not_implemented_helper+0x24>
  40:	ebfffffe 	bl	0 <printk>
  44:	ebfffffe 	bl	0 <clean_reboot>
  48:	00000068 	andeq	r0, r0, r8, rrx
  4c:	00000034 	andeq	r0, r0, r4, lsr r0

00000050 <asm_todo_helper>:
  50:	e92d4010 	push	{r4, lr}
  54:	e1a04001 	mov	r4, r1
  58:	e59f0018 	ldr	r0, [pc, #24]	@ 78 <asm_todo_helper+0x28>
  5c:	ebfffffe 	bl	0 <printk>
  60:	e59f0014 	ldr	r0, [pc, #20]	@ 7c <asm_todo_helper+0x2c>
  64:	ebfffffe 	bl	0 <printk>
  68:	e1a01004 	mov	r1, r4
  6c:	e59f000c 	ldr	r0, [pc, #12]	@ 80 <asm_todo_helper+0x30>
  70:	ebfffffe 	bl	0 <printk>
  74:	ebfffffe 	bl	0 <clean_reboot>
  78:	00000094 	muleq	r0, r4, r0
  7c:	000000cc 	andeq	r0, r0, ip, asr #1
  80:	00000100 	andeq	r0, r0, r0, lsl #2

00000084 <asm_bad_exception_helper>:
  84:	e92d4010 	push	{r4, lr}
  88:	e1a02000 	mov	r2, r0
  8c:	e59f0004 	ldr	r0, [pc, #4]	@ 98 <asm_bad_exception_helper+0x14>
  90:	ebfffffe 	bl	0 <printk>
  94:	ebfffffe 	bl	0 <clean_reboot>
  98:	00000108 	andeq	r0, r0, r8, lsl #2

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	4f525245 	svcmi	0x00525245
   4:	73253a52 			@ <UNDEFINED> instruction: 0x73253a52
   8:	6572203a 	ldrbvs	r2, [r2, #-58]!	@ 0xffffffc6
   c:	65686361 	strbvs	r6, [r8, #-865]!	@ 0xfffffc9f
  10:	75732064 	ldrbvc	r2, [r3, #-100]!	@ 0xffffff9c
  14:	736f7070 	cmnvc	pc, #112	@ 0x70
  18:	796c6465 	stmdbvc	ip!, {r0, r2, r5, r6, sl, sp, lr}^
  1c:	726e7520 	rsbvc	r7, lr, #32, 10	@ 0x8000000
  20:	68636165 	stmdavs	r3!, {r0, r2, r5, r6, r8, sp, lr}^
  24:	656c6261 	strbvs	r6, [ip, #-609]!	@ 0xfffffd9f
  28:	4d534120 	ldclmi	1, cr4, [r3, #-128]	@ 0xffffff80
  2c:	646f6320 	strbtvs	r6, [pc], #-800	@ 34 <.rodata.str1.4+0x34>
  30:	00000a65 	andeq	r0, r0, r5, ror #20
  34:	65735509 	ldrbvs	r5, [r3, #-1289]!	@ 0xfffffaf7
  38:	3d637020 	stclcc	0, cr7, [r3, #-128]!	@ 0xffffff80
  3c:	61207825 			@ <UNDEFINED> instruction: 0x61207825
  40:	2e20646e 	cdpcs	4, 2, cr6, cr0, cr14, {3}
  44:	7473696c 	ldrbtvc	r6, [r3], #-2412	@ 0xfffff694
  48:	6c696620 	stclvs	6, cr6, [r9], #-128	@ 0xffffff80
  4c:	6f742065 	svcvs	0x00742065
  50:	65657320 	strbvs	r7, [r5, #-800]!	@ 0xfffffce0
  54:	61687720 	cmnvs	r8, r0, lsr #14
  58:	61682074 	smcvs	33284	@ 0x8204
  5c:	6e657070 	mcrvs	0, 3, r7, cr5, cr0, {3}
  60:	0a216465 	beq	8591fc <asm_bad_exception_helper+0x859178>
  64:	00000000 	andeq	r0, r0, r0
  68:	4f525245 	svcmi	0x00525245
  6c:	73253a52 			@ <UNDEFINED> instruction: 0x73253a52
  70:	6f79203a 	svcvs	0x0079203a
  74:	756d2075 	strbvc	r2, [sp, #-117]!	@ 0xffffff8b
  78:	69207473 	stmdbvs	r0!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}
  7c:	656c706d 	strbvs	r7, [ip, #-109]!	@ 0xffffff93
  80:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
  84:	69687420 	stmdbvs	r8!, {r5, sl, ip, sp, lr}^
  88:	53412073 	movtpl	r2, #4211	@ 0x1073
  8c:	6f63204d 	svcvs	0x0063204d
  90:	000a6564 	andeq	r6, sl, r4, ror #10
  94:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	@ 0xffffff4c
  98:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	@ 0xffffff4c
  9c:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	@ 0xffffff4c
  a0:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	@ 0xffffff4c
  a4:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	@ 0xffffff4c
  a8:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	@ 0xffffff4c
  ac:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	@ 0xffffff4c
  b0:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	@ 0xffffff4c
  b4:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	@ 0xffffff4c
  b8:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	@ 0xffffff4c
  bc:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	@ 0xffffff4c
  c0:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	@ 0xffffff4c
  c4:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	@ 0xffffff4c
  c8:	0000000a 	andeq	r0, r0, sl
  cc:	4f525245 	svcmi	0x00525245
  d0:	4f543a52 	svcmi	0x00543a52
  d4:	203a4f44 	eorscs	r4, sl, r4, asr #30
  d8:	7473756d 	ldrbtvc	r7, [r3], #-1389	@ 0xfffffa93
  dc:	706d6920 	rsbvc	r6, sp, r0, lsr #18
  e0:	656d656c 	strbvs	r6, [sp, #-1388]!	@ 0xfffffa94
  e4:	7420746e 	strtvc	r7, [r0], #-1134	@ 0xfffffb92
  e8:	20736968 	rsbscs	r6, r3, r8, ror #18
  ec:	204d5341 	subcs	r5, sp, r1, asr #6
  f0:	65646f63 	strbvs	r6, [r4, #-3939]!	@ 0xfffff09d
  f4:	726f6620 	rsbvc	r6, pc, #32, 12	@ 0x2000000
  f8:	62616c20 	rsbvs	r6, r1, #32, 24	@ 0x2000
  fc:	00000a3a 	andeq	r0, r0, sl, lsr sl
 100:	25202020 	strcs	r2, [r0, #-32]!	@ 0xffffffe0
 104:	00000a73 	andeq	r0, r0, r3, ror sl
 108:	4f525245 	svcmi	0x00525245
 10c:	41423a52 	cmpmi	r2, r2, asr sl
 110:	58452044 	stmdapl	r5, {r2, r6, sp}^
 114:	54504543 	ldrbpl	r4, [r0], #-1347	@ 0xfffffabd
 118:	3a4e4f49 	bcc	1393e44 <asm_bad_exception_helper+0x1393dc0>
 11c:	203a7325 	eorscs	r7, sl, r5, lsr #6
 120:	253d6370 	ldrcs	r6, [sp, #-880]!	@ 0xfffffc90
 124:	Address 0x124 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000295 	muleq	r0, r5, r2
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00006f07 	andeq	r6, r0, r7, lsl #30
  10:	01d80c00 	bicseq	r0, r8, r0, lsl #24
  14:	01a30000 			@ <UNDEFINED> instruction: 0x01a30000
  18:	00000000 	andeq	r0, r0, r0
  1c:	009c0000 	addseq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	08020000 	stmdaeq	r2, {}	@ <UNPREDICTABLE>
  28:	00005807 	andeq	r5, r0, r7, lsl #16
  2c:	07040200 	streq	r0, [r4, -r0, lsl #4]
  30:	0000000e 	andeq	r0, r0, lr
  34:	69050408 	stmdbvs	r5, {r3, sl}
  38:	0200746e 	andeq	r7, r0, #1845493760	@ 0x6e000000
  3c:	01970601 	orrseq	r0, r7, r1, lsl #12
  40:	02020000 	andeq	r0, r2, #0
  44:	00014a05 	andeq	r4, r1, r5, lsl #20
  48:	05040200 	streq	r0, [r4, #-512]	@ 0xfffffe00
  4c:	00000134 	andeq	r0, r0, r4, lsr r1
  50:	00050802 	andeq	r0, r5, r2, lsl #16
  54:	02000000 	andeq	r0, r0, #0
  58:	01180801 	tsteq	r8, r1, lsl #16
  5c:	02020000 	andeq	r0, r2, #0
  60:	00018407 	andeq	r8, r1, r7, lsl #8
  64:	012b0900 			@ <UNDEFINED> instruction: 0x012b0900
  68:	34020000 	strcc	r0, [r2], #-0
  6c:	00007119 	andeq	r7, r0, r9, lsl r1
  70:	07040200 	streq	r0, [r4, -r0, lsl #4]
  74:	00000046 	andeq	r0, r0, r6, asr #32
  78:	26080102 	strcs	r0, [r8], -r2, lsl #2
  7c:	0a000001 	beq	88 <.debug_info+0x88>
  80:	00000078 	andeq	r0, r0, r8, ror r0
  84:	007f040b 	rsbseq	r0, pc, fp, lsl #8
  88:	3d0c0000 	stccc	0, cr0, [ip, #-0]
  8c:	03000001 	movweq	r0, #1
  90:	d10d0673 	tstle	sp, r3, ror r6
  94:	03000001 	movweq	r0, #1
  98:	0034052e 	eorseq	r0, r4, lr, lsr #10
  9c:	00a90000 	adceq	r0, r9, r0
  a0:	840e0000 	strhi	r0, [lr], #-0
  a4:	0f000000 	svceq	0x00000000
  a8:	016b0600 	cmneq	fp, r0, lsl #12
  ac:	841b0000 	ldrhi	r0, [fp], #-0
  b0:	18000000 	stmdane	r0, {}	@ <UNPREDICTABLE>
  b4:	01000000 	mrseq	r0, (UNDEF: 0)
  b8:	00011d9c 	muleq	r1, ip, sp
  bc:	63700400 	cmnvs	r0, #0, 8
  c0:	65281b00 	strvs	r1, [r8, #-2816]!	@ 0xfffff500
  c4:	12000000 	andne	r0, r0, #0
  c8:	0c000000 	stceq	0, cr0, [r0], {-0}
  cc:	04000000 	streq	r0, [r0], #-0
  d0:	0067736d 	rsbeq	r7, r7, sp, ror #6
  d4:	0084381b 	addeq	r3, r4, fp, lsl r8
  d8:	00350000 	eorseq	r0, r5, r0
  dc:	00310000 	eorseq	r0, r1, r0
  e0:	94030000 	strls	r0, [r3], #-0
  e4:	92000000 	andls	r0, r0, #0
  e8:	13000000 	movwne	r0, #0
  ec:	01000001 	tsteq	r0, r1
  f0:	03055001 	movweq	r5, #20481	@ 0x5001
  f4:	00000108 	andeq	r0, r0, r8, lsl #2
  f8:	09510101 	ldmdbeq	r1, {r0, r8}^
  fc:	01a503a3 			@ <UNDEFINED> instruction: 0x01a503a3
 100:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
 104:	52010100 	andpl	r0, r1, #0, 2
 108:	a503a309 	strge	sl, [r3, #-777]	@ 0xfffffcf7
 10c:	2da82600 	stccs	6, cr2, [r8]
 110:	050000a8 	streq	r0, [r0, #-168]	@ 0xffffff58
 114:	00000098 	muleq	r0, r8, r0
 118:	0000008a 	andeq	r0, r0, sl, lsl #1
 11c:	00360600 	eorseq	r0, r6, r0, lsl #12
 120:	50120000 	andspl	r0, r2, r0
 124:	34000000 	strcc	r0, [r0], #-0
 128:	01000000 	mrseq	r0, (UNDEF: 0)
 12c:	0001ac9c 	muleq	r1, ip, ip
 130:	63700400 	cmnvs	r0, #0, 8
 134:	651f1200 	ldrvs	r1, [pc, #-512]	@ ffffff3c <asm_bad_exception_helper+0xfffffeb8>
 138:	51000000 	mrspl	r0, (UNDEF: 0)
 13c:	4d000000 	stcmi	0, cr0, [r0, #-0]
 140:	10000000 	andne	r0, r0, r0
 144:	0000010f 	andeq	r0, r0, pc, lsl #2
 148:	842f1201 	strthi	r1, [pc], #-513	@ 150 <.debug_info+0x150>
 14c:	6a000000 	bvs	154 <.debug_info+0x154>
 150:	66000000 	strvs	r0, [r0], -r0
 154:	03000000 	movweq	r0, #0
 158:	00000060 	andeq	r0, r0, r0, rrx
 15c:	00000092 	muleq	r0, r2, r0
 160:	0000016e 	andeq	r0, r0, lr, ror #2
 164:	05500101 	ldrbeq	r0, [r0, #-257]	@ 0xfffffeff
 168:	00009403 	andeq	r9, r0, r3, lsl #8
 16c:	68030000 	stmdavs	r3, {}	@ <UNPREDICTABLE>
 170:	92000000 	andls	r0, r0, #0
 174:	85000000 	strhi	r0, [r0, #-0]
 178:	01000001 	tsteq	r0, r1
 17c:	03055001 	movweq	r5, #20481	@ 0x5001
 180:	000000cc 	andeq	r0, r0, ip, asr #1
 184:	00740300 	rsbseq	r0, r4, r0, lsl #6
 188:	00920000 	addseq	r0, r2, r0
 18c:	01a20000 			@ <UNDEFINED> instruction: 0x01a20000
 190:	01010000 	mrseq	r0, (UNDEF: 1)
 194:	00030550 	andeq	r0, r3, r0, asr r5
 198:	01000001 	tsteq	r0, r1
 19c:	74025101 	strvc	r5, [r2], #-257	@ 0xfffffeff
 1a0:	78050000 	stmdavc	r5, {}	@ <UNPREDICTABLE>
 1a4:	8a000000 	bhi	1ac <.debug_info+0x1ac>
 1a8:	00000000 	andeq	r0, r0, r0
 1ac:	00001b06 	andeq	r1, r0, r6, lsl #22
 1b0:	00280a00 	eoreq	r0, r8, r0, lsl #20
 1b4:	00280000 	eoreq	r0, r8, r0
 1b8:	9c010000 	stcls	0, cr0, [r1], {-0}
 1bc:	00000223 	andeq	r0, r0, r3, lsr #4
 1c0:	00637004 	rsbeq	r7, r3, r4
 1c4:	00652a0a 	rsbeq	r2, r5, sl, lsl #20
 1c8:	007a0000 	rsbseq	r0, sl, r0
 1cc:	00760000 	rsbseq	r0, r6, r0
 1d0:	6d040000 	stcvs	0, cr0, [r4, #-0]
 1d4:	0a006773 	beq	19fa8 <asm_bad_exception_helper+0x19f24>
 1d8:	0000843a 	andeq	r8, r0, sl, lsr r4
 1dc:	00008900 	andeq	r8, r0, r0, lsl #18
 1e0:	00008500 	andeq	r8, r0, r0, lsl #10
 1e4:	00380300 	eorseq	r0, r8, r0, lsl #6
 1e8:	00920000 	addseq	r0, r2, r0
 1ec:	01fc0000 	mvnseq	r0, r0
 1f0:	01010000 	mrseq	r0, (UNDEF: 1)
 1f4:	68030550 	stmdavs	r3, {r4, r6, r8, sl}
 1f8:	00000000 	andeq	r0, r0, r0
 1fc:	00004403 	andeq	r4, r0, r3, lsl #8
 200:	00009200 	andeq	r9, r0, r0, lsl #4
 204:	00021900 	andeq	r1, r2, r0, lsl #18
 208:	50010100 	andpl	r0, r1, r0, lsl #2
 20c:	00340305 	eorseq	r0, r4, r5, lsl #6
 210:	01010000 	mrseq	r0, (UNDEF: 1)
 214:	00740251 	rsbseq	r0, r4, r1, asr r2
 218:	00480500 	subeq	r0, r8, r0, lsl #10
 21c:	008a0000 	addeq	r0, sl, r0
 220:	11000000 	mrsne	r0, (UNDEF: 0)
 224:	00000154 	andeq	r0, r0, r4, asr r1
 228:	00060301 	andeq	r0, r6, r1, lsl #6
 22c:	28000000 	stmdacs	r0, {}	@ <UNPREDICTABLE>
 230:	01000000 	mrseq	r0, (UNDEF: 0)
 234:	6370049c 	cmnvs	r0, #156, 8	@ 0x9c000000
 238:	65260300 	strvs	r0, [r6, #-768]!	@ 0xfffffd00
 23c:	a1000000 	mrsge	r0, (UNDEF: 0)
 240:	9d000000 	stcls	0, cr0, [r0, #-0]
 244:	04000000 	streq	r0, [r0], #-0
 248:	0067736d 	rsbeq	r7, r7, sp, ror #6
 24c:	00843603 	addeq	r3, r4, r3, lsl #12
 250:	00b00000 	adcseq	r0, r0, r0
 254:	00ac0000 	adceq	r0, ip, r0
 258:	10030000 	andne	r0, r3, r0
 25c:	92000000 	andls	r0, r0, #0
 260:	71000000 	mrsvc	r0, (UNDEF: 0)
 264:	01000002 	tsteq	r0, r2
 268:	03055001 	movweq	r5, #20481	@ 0x5001
 26c:	00000000 	andeq	r0, r0, r0
 270:	001c0300 	andseq	r0, ip, r0, lsl #6
 274:	00920000 	addseq	r0, r2, r0
 278:	028e0000 	addeq	r0, lr, #0
 27c:	01010000 	mrseq	r0, (UNDEF: 1)
 280:	34030550 	strcc	r0, [r3], #-1360	@ 0xfffffab0
 284:	01000000 	mrseq	r0, (UNDEF: 0)
 288:	74025101 	strvc	r5, [r2], #-257	@ 0xfffffeff
 28c:	20050000 	andcs	r0, r5, r0
 290:	8a000000 	bhi	298 <.debug_info+0x298>
 294:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	02004901 	andeq	r4, r0, #16384	@ 0x4000
   4:	00187e18 	andseq	r7, r8, r8, lsl lr
   8:	00240200 	eoreq	r0, r4, r0, lsl #4
   c:	0b3e0b0b 	bleq	f82c40 <asm_bad_exception_helper+0xf82bbc>
  10:	00000e03 	andeq	r0, r0, r3, lsl #28
  14:	7d014803 	stcvc	8, cr4, [r1, #-12]
  18:	01137f01 	tsteq	r3, r1, lsl #30
  1c:	04000013 	streq	r0, [r0], #-19	@ 0xffffffed
  20:	08030005 	stmdaeq	r3, {r0, r2}
  24:	3b01213a 	blcc	48514 <asm_bad_exception_helper+0x48490>
  28:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  2c:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
  30:	00001742 	andeq	r1, r0, r2, asr #14
  34:	7d004805 	stcvc	8, cr4, [r0, #-20]	@ 0xffffffec
  38:	00137f01 	andseq	r7, r3, r1, lsl #30
  3c:	012e0600 			@ <UNDEFINED> instruction: 0x012e0600
  40:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  44:	3b01213a 	blcc	48534 <asm_bad_exception_helper+0x484b0>
  48:	0621390b 	strteq	r3, [r1], -fp, lsl #18
  4c:	01111927 	tsteq	r1, r7, lsr #18
  50:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  54:	1301197a 	movwne	r1, #6522	@ 0x197a
  58:	11070000 	mrsne	r0, (UNDEF: 7)
  5c:	130e2501 	movwne	r2, #58625	@ 0xe501
  60:	1b0e030b 	blne	380c94 <asm_bad_exception_helper+0x380c10>
  64:	1201110e 	andne	r1, r1, #-2147483645	@ 0x80000003
  68:	00171006 	andseq	r1, r7, r6
  6c:	00240800 	eoreq	r0, r4, r0, lsl #16
  70:	0b3e0b0b 	bleq	f82ca4 <asm_bad_exception_helper+0xf82c20>
  74:	00000803 	andeq	r0, r0, r3, lsl #16
  78:	03001609 	movweq	r1, #1545	@ 0x609
  7c:	3b0b3a0e 	blcc	2ce8bc <asm_bad_exception_helper+0x2ce838>
  80:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  84:	0a000013 	beq	d8 <.debug_abbrev+0xd8>
  88:	13490026 	movtne	r0, #36902	@ 0x9026
  8c:	0f0b0000 	svceq	0x000b0000
  90:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  94:	0c000013 	stceq	0, cr0, [r0], {19}
  98:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	@ <UNPREDICTABLE>
  9c:	0b3a0e03 	bleq	e838b0 <asm_bad_exception_helper+0xe8382c>
  a0:	0b390b3b 	bleq	e42d94 <asm_bad_exception_helper+0xe42d10>
  a4:	01871927 	orreq	r1, r7, r7, lsr #18
  a8:	00193c19 	andseq	r3, r9, r9, lsl ip
  ac:	012e0d00 			@ <UNDEFINED> instruction: 0x012e0d00
  b0:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  b4:	0b3b0b3a 	bleq	ec2da4 <asm_bad_exception_helper+0xec2d20>
  b8:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  bc:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
  c0:	00001301 	andeq	r1, r0, r1, lsl #6
  c4:	4900050e 	stmdbmi	r0, {r1, r2, r3, r8, sl}
  c8:	0f000013 	svceq	0x00000013
  cc:	00000018 	andeq	r0, r0, r8, lsl r0
  d0:	03000510 	movweq	r0, #1296	@ 0x510
  d4:	3b0b3a0e 	blcc	2ce914 <asm_bad_exception_helper+0x2ce890>
  d8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  dc:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
  e0:	00001742 	andeq	r1, r0, r2, asr #14
  e4:	3f012e11 	svccc	0x00012e11
  e8:	3a0e0319 	bcc	380d54 <asm_bad_exception_helper+0x380cd0>
  ec:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  f0:	1119270b 	tstne	r9, fp, lsl #14
  f4:	40061201 	andmi	r1, r6, r1, lsl #4
  f8:	00197a18 	andseq	r7, r9, r8, lsl sl
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	000000c0 	andeq	r0, r0, r0, asr #1
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	84040000 	strhi	r0, [r4], #-0
  14:	01019001 	tsteq	r1, r1
  18:	01900450 	orrseq	r0, r0, r0, asr r4
  1c:	52010193 	andpl	r0, r1, #-1073741788	@ 0xc0000024
  20:	9c019304 	stcls	3, cr9, [r1], {4}
  24:	03a30a01 			@ <UNDEFINED> instruction: 0x03a30a01
  28:	a82600a5 	stmdage	r6!, {r0, r2, r5, r7}
  2c:	9f00a82d 	svcls	0x0000a82d
  30:	00000000 	andeq	r0, r0, r0
  34:	01840400 	orreq	r0, r4, r0, lsl #8
  38:	51010193 			@ <UNDEFINED> instruction: 0x51010193
  3c:	9c019304 	stcls	3, cr9, [r1], {4}
  40:	03a30a01 			@ <UNDEFINED> instruction: 0x03a30a01
  44:	a82601a5 	stmdage	r6!, {r0, r2, r5, r7, r8}
  48:	9f00a82d 	svcls	0x0000a82d
  4c:	00000000 	andeq	r0, r0, r0
  50:	5c500400 	mrrcpl	4, 0, r0, r0, cr0	@ <UNPREDICTABLE>
  54:	5c045001 	stcpl	0, cr5, [r4], {1}
  58:	a30a0184 	movwge	r0, #41348	@ 0xa184
  5c:	2600a503 	strcs	sl, [r0], -r3, lsl #10
  60:	00a82da8 	adceq	r2, r8, r8, lsr #27
  64:	0000009f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
  68:	50040000 	andpl	r0, r4, r0
  6c:	0451015f 	ldrbeq	r0, [r1], #-351	@ 0xfffffea1
  70:	0101845f 	tsteq	r1, pc, asr r4
  74:	00000054 	andeq	r0, r0, r4, asr r0
  78:	28040000 	stmdacs	r4, {}	@ <UNPREDICTABLE>
  7c:	04500134 	ldrbeq	r0, [r0], #-308	@ 0xfffffecc
  80:	54015034 	strpl	r5, [r1], #-52	@ 0xffffffcc
  84:	00000000 	andeq	r0, r0, r0
  88:	37280400 	strcc	r0, [r8, -r0, lsl #8]!
  8c:	37045101 	strcc	r5, [r4, -r1, lsl #2]
  90:	03a30a50 			@ <UNDEFINED> instruction: 0x03a30a50
  94:	a82601a5 	stmdage	r6!, {r0, r2, r5, r7, r8}
  98:	9f00a82d 	svcls	0x0000a82d
  9c:	00000000 	andeq	r0, r0, r0
  a0:	0c000400 	stceq	4, cr0, [r0], {-0}
  a4:	0c045001 	stceq	0, cr5, [r4], {1}
  a8:	00540128 	subseq	r0, r4, r8, lsr #2
  ac:	00000000 	andeq	r0, r0, r0
  b0:	010f0004 	tsteq	pc, r4
  b4:	280f0451 	stmdacs	pc, {r0, r4, r6, sl}	@ <UNPREDICTABLE>
  b8:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  bc:	2da82601 	stccs	6, cr2, [r8, #4]!
  c0:	009f00a8 	addseq	r0, pc, r8, lsr #1

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000009c 	muleq	r0, ip, r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000f4 	strdeq	r0, [r0], -r4
   4:	00aa0003 	adceq	r0, sl, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	2f727375 	svccs	0x00727375
  2c:	2f62696c 	svccs	0x0062696c
  30:	2f636367 	svccs	0x00636367
  34:	2d6d7261 	stclcs	2, cr7, [sp, #-388]!	@ 0xfffffe7c
  38:	656e6f6e 	strbvs	r6, [lr, #-3950]!	@ 0xfffff092
  3c:	6261652d 	rsbvs	r6, r1, #188743680	@ 0xb400000
  40:	34312f69 	ldrtcc	r2, [r1], #-3945	@ 0xfffff097
  44:	302e312e 	eorcc	r3, lr, lr, lsr #2
  48:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  50:	6f682f00 	svcvs	0x00682f00
  54:	612f656d 			@ <UNDEFINED> instruction: 0x612f656d
  58:	69766a72 	ldmdbvs	r6!, {r1, r4, r5, r6, r9, fp, sp, lr}^
  5c:	72502f6b 	subsvc	r2, r0, #428	@ 0x1ac
  60:	6172676f 	cmnvs	r2, pc, ror #14
  64:	6e696d6d 	cdpvs	13, 6, cr6, cr9, cr13, {3}
  68:	2f632f67 	svccs	0x00632f67
  6c:	34317363 	ldrtcc	r7, [r1], #-867	@ 0xfffffc9d
  70:	322d6530 	eorcc	r6, sp, #48, 10	@ 0xc000000
  74:	6e697734 	mcrvs	7, 3, r7, cr9, cr4, {1}
  78:	696c2f2f 	stmdbvs	ip!, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}^
  7c:	2f697062 	svccs	0x00697062
  80:	6c636e69 	stclvs	14, cr6, [r3], #-420	@ 0xfffffe5c
  84:	00656475 	rsbeq	r6, r5, r5, ror r4
  88:	6d736100 	ldclvs	1, cr6, [r3, #-0]
  8c:	6c65682d 	stclvs	8, cr6, [r5], #-180	@ 0xffffff4c
  90:	73726570 	cmnvc	r2, #112, 10	@ 0x1c000000
  94:	0100632e 	tsteq	r0, lr, lsr #6
  98:	74730000 	ldrbtvc	r0, [r3], #-0
  9c:	746e6964 	strbtvc	r6, [lr], #-2404	@ 0xfffff69c
  a0:	6363672d 	cmnvs	r3, #11796480	@ 0xb40000
  a4:	0200682e 	andeq	r6, r0, #3014656	@ 0x2e0000
  a8:	70720000 	rsbsvc	r0, r2, r0
  ac:	00682e69 	rsbeq	r2, r8, r9, ror #28
  b0:	00000003 	andeq	r0, r0, r3
  b4:	05003b05 	streq	r3, [r0, #-2821]	@ 0xfffff4fb
  b8:	00000002 	andeq	r0, r0, r2
  bc:	01061400 	tsteq	r6, r0, lsl #8
  c0:	4b060505 	blmi	1814dc <asm_bad_exception_helper+0x181458>
  c4:	2f062e06 	svccs	0x00062e06
  c8:	693f0568 	ldmdbvs	pc!, {r3, r5, r6, r8, sl}	@ <UNPREDICTABLE>
  cc:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
  d0:	2e064b06 	vmlacs.f64	d4, d6, d6
  d4:	05682f06 	strbeq	r2, [r8, #-3846]!	@ 0xfffff0fa
  d8:	01066a39 	tsteq	r6, r9, lsr sl
  dc:	4b060505 	blmi	1814f8 <asm_bad_exception_helper+0x181474>
  e0:	2f062e06 	svccs	0x00062e06
  e4:	3d05694b 	vstrcc.16	s12, [r5, #-150]	@ 0xffffff6a	@ <UNPREDICTABLE>
  e8:	05010685 	streq	r0, [r1, #-1669]	@ 0xfffff97b
  ec:	064b0605 	strbeq	r0, [fp], -r5, lsl #12
  f0:	022f062e 	eoreq	r0, pc, #48234496	@ 0x2e00000
  f4:	01010004 	tsteq	r1, r4

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	6100746e 	tstvs	r0, lr, ror #8
  1c:	6e5f6d73 	mrcvs	13, 2, r6, cr15, cr3, {3}
  20:	695f746f 	ldmdbvs	pc, {r0, r1, r2, r3, r5, r6, sl, ip, sp, lr}^	@ <UNPREDICTABLE>
  24:	656c706d 	strbvs	r7, [ip, #-109]!	@ 0xffffff93
  28:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
  2c:	685f6465 	ldmdavs	pc, {r0, r2, r5, r6, sl, sp, lr}^	@ <UNPREDICTABLE>
  30:	65706c65 	ldrbvs	r6, [r0, #-3173]!	@ 0xfffff39b
  34:	73610072 	cmnvc	r1, #114	@ 0x72
  38:	6f745f6d 	svcvs	0x00745f6d
  3c:	685f6f64 	ldmdavs	pc, {r2, r5, r6, r8, r9, sl, fp, sp, lr}^	@ <UNPREDICTABLE>
  40:	65706c65 	ldrbvs	r6, [r0, #-3173]!	@ 0xfffff39b
  44:	6f6c0072 	svcvs	0x006c0072
  48:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  4c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  50:	2064656e 	rsbcs	r6, r4, lr, ror #10
  54:	00746e69 	rsbseq	r6, r4, r9, ror #28
  58:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  5c:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  60:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  64:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  68:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  6c:	4700746e 	strmi	r7, [r0, -lr, ror #8]
  70:	4320554e 			@ <UNDEFINED> instruction: 0x4320554e
  74:	31203939 			@ <UNDEFINED> instruction: 0x31203939
  78:	2e312e34 	mrccs	14, 1, r2, cr1, cr4, {1}
  7c:	6d2d2030 	stcvs	0, cr2, [sp, #-192]!	@ 0xffffff40
  80:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	@ 0xfffffe74
  84:	316d7261 	cmncc	sp, r1, ror #4
  88:	6a363731 	bvs	d8dd54 <asm_bad_exception_helper+0xd8dcd0>
  8c:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
  90:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
  94:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	@ 0xfffffe2c
  98:	316d7261 	cmncc	sp, r1, ror #4
  9c:	6a363731 	bvs	d8dd68 <asm_bad_exception_helper+0xd8dce4>
  a0:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
  a4:	6e6d2d20 	cdpvs	13, 6, cr2, cr13, cr0, {1}
  a8:	6e752d6f 	cdpvs	13, 7, cr2, cr5, cr15, {3}
  ac:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  b0:	2d64656e 	stclcs	5, cr6, [r4, #-440]!	@ 0xfffffe48
  b4:	65636361 	strbvs	r6, [r3, #-865]!	@ 0xfffffc9f
  b8:	2d207373 	stccs	3, cr7, [r0, #-460]!	@ 0xfffffe34
  bc:	3d70746d 	ldclcc	4, cr7, [r0, #-436]!	@ 0xfffffe4c
  c0:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
  c4:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  c8:	74616f6c 	strbtvc	r6, [r1], #-3948	@ 0xfffff094
  cc:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  d0:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
  d4:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
  d8:	206d7261 	rsbcs	r7, sp, r1, ror #4
  dc:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
  e0:	613d6863 	teqvs	sp, r3, ror #16
  e4:	36766d72 			@ <UNDEFINED> instruction: 0x36766d72
  e8:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
  ec:	62646767 	rsbvs	r6, r4, #27000832	@ 0x19c0000
  f0:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
  f4:	74732d20 	ldrbtvc	r2, [r3], #-3360	@ 0xfffff2e0
  f8:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
  fc:	20393975 	eorscs	r3, r9, r5, ror r9
 100:	7266662d 	rsbvc	r6, r6, #47185920	@ 0x2d00000
 104:	74736565 	ldrbtvc	r6, [r3], #-1381	@ 0xfffffa9b
 108:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 10c:	7400676e 	strvc	r6, [r0], #-1902	@ 0xfffff892
 110:	5f6f646f 	svcpl	0x006f646f
 114:	0067736d 	rsbeq	r7, r7, sp, ror #6
 118:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 11c:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 120:	61686320 	cmnvs	r8, r0, lsr #6
 124:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
 128:	75007261 	strvc	r7, [r0, #-609]	@ 0xfffffd9f
 12c:	33746e69 	cmncc	r4, #1680	@ 0x690
 130:	00745f32 	rsbseq	r5, r4, r2, lsr pc
 134:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 138:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 13c:	656c6300 	strbvs	r6, [ip, #-768]!	@ 0xfffffd00
 140:	725f6e61 	subsvc	r6, pc, #1552	@ 0x610
 144:	6f6f6265 	svcvs	0x006f6265
 148:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
 14c:	2074726f 	rsbscs	r7, r4, pc, ror #4
 150:	00746e69 	rsbseq	r6, r4, r9, ror #28
 154:	5f6d7361 	svcpl	0x006d7361
 158:	5f746f6e 	svcpl	0x00746f6e
 15c:	63616572 	cmnvs	r1, #478150656	@ 0x1c800000
 160:	5f646568 	svcpl	0x00646568
 164:	706c6568 	rsbvc	r6, ip, r8, ror #10
 168:	61007265 	tstvs	r0, r5, ror #4
 16c:	625f6d73 	subsvs	r6, pc, #7360	@ 0x1cc0
 170:	655f6461 	ldrbvs	r6, [pc, #-1121]	@ fffffd17 <asm_bad_exception_helper+0xfffffc93>
 174:	70656378 	rsbvc	r6, r5, r8, ror r3
 178:	6e6f6974 			@ <UNDEFINED> instruction: 0x6e6f6974
 17c:	6c65685f 	stclvs	8, cr6, [r5], #-380	@ 0xfffffe84
 180:	00726570 	rsbseq	r6, r2, r0, ror r5
 184:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
 188:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
 18c:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 190:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 194:	7300746e 	movwvc	r7, #1134	@ 0x46e
 198:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 19c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 1a0:	2f007261 	svccs	0x00007261
 1a4:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
 1a8:	6a72612f 	bvs	1c9866c <asm_bad_exception_helper+0x1c985e8>
 1ac:	2f6b6976 	svccs	0x006b6976
 1b0:	676f7250 			@ <UNDEFINED> instruction: 0x676f7250
 1b4:	6d6d6172 	stclvs	1, cr6, [sp, #-456]!	@ 0xfffffe38
 1b8:	2f676e69 	svccs	0x00676e69
 1bc:	73632f63 	cmnvc	r3, #396	@ 0x18c
 1c0:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
 1c4:	7734322d 	ldrvc	r3, [r4, -sp, lsr #4]!
 1c8:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	@ 2c <.debug_str+0x2c>
 1cc:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 1d0:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
 1d4:	006b746e 	rsbeq	r7, fp, lr, ror #8
 1d8:	74732f2e 	ldrbtvc	r2, [r3], #-3886	@ 0xfffff0d2
 1dc:	2d666661 	stclcs	6, cr6, [r6, #-388]!	@ 0xfffffe7c
 1e0:	2f637273 	svccs	0x00637273
 1e4:	2d6d7361 	stclcs	3, cr7, [sp, #-388]!	@ 0xfffffe7c
 1e8:	706c6568 	rsbvc	r6, ip, r8, ror #10
 1ec:	2e737265 	cdpcs	2, 7, cr7, cr3, cr5, {3}
 1f0:	Address 0x1f0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000028 	andeq	r0, r0, r8, lsr #32
  20:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28
  28:	00000014 	andeq	r0, r0, r4, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000028 	andeq	r0, r0, r8, lsr #32
  34:	00000028 	andeq	r0, r0, r8, lsr #32
  38:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  3c:	00018e02 	andeq	r8, r1, r2, lsl #28
  40:	00000014 	andeq	r0, r0, r4, lsl r0
  44:	00000000 	andeq	r0, r0, r0
  48:	00000050 	andeq	r0, r0, r0, asr r0
  4c:	00000034 	andeq	r0, r0, r4, lsr r0
  50:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  54:	00018e02 	andeq	r8, r1, r2, lsl #28
  58:	00000014 	andeq	r0, r0, r4, lsl r0
  5c:	00000000 	andeq	r0, r0, r0
  60:	00000084 	andeq	r0, r0, r4, lsl #1
  64:	00000018 	andeq	r0, r0, r8, lsl r0
  68:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  6c:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <asm_bad_exception_helper+0x12cd7a8>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <asm_bad_exception_helper+0x463ac>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


cache.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <caches_enable>:
   0:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
   4:	e3833b06 	orr	r3, r3, #6144	@ 0x1800
   8:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
   c:	e12fff1e 	bx	lr

00000010 <caches_disable>:
  10:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
  14:	e3c33b06 	bic	r3, r3, #6144	@ 0x1800
  18:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
  1c:	e12fff1e 	bx	lr

00000020 <caches_is_enabled>:
  20:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
  24:	e3130a01 	tst	r3, #4096	@ 0x1000
  28:	0a000003 	beq	3c <caches_is_enabled+0x1c>
  2c:	e3130b02 	tst	r3, #2048	@ 0x800
  30:	0a000003 	beq	44 <caches_is_enabled+0x24>
  34:	e3a00001 	mov	r0, #1
  38:	e12fff1e 	bx	lr
  3c:	e3a00000 	mov	r0, #0
  40:	e12fff1e 	bx	lr
  44:	e3a00000 	mov	r0, #0
  48:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000161 	andeq	r0, r0, r1, ror #2
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00007d06 	andeq	r7, r0, r6, lsl #26
  10:	005b0c00 	subseq	r0, fp, r0, lsl #24
  14:	016d0000 	cmneq	sp, r0
  18:	000c0000 	andeq	r0, ip, r0
	...
  24:	04070000 	streq	r0, [r7], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	@ 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	61060101 	tstvs	r6, r1, lsl #2
  38:	01000001 	tsteq	r0, r1
  3c:	01bf0502 			@ <UNDEFINED> instruction: 0x01bf0502
  40:	04010000 	streq	r0, [r1], #-0
  44:	00012605 	andeq	r2, r1, r5, lsl #12
  48:	05080100 	streq	r0, [r8, #-256]	@ 0xffffff00
  4c:	00000000 	andeq	r0, r0, r0
  50:	6f080101 	svcvs	0x00080101
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	014e0702 	cmpeq	lr, r2, lsl #14
  5c:	1d080000 	stcne	0, cr0, [r8, #-0]
  60:	03000001 	movweq	r0, #1
  64:	006a1934 	rsbeq	r1, sl, r4, lsr r9
  68:	04010000 	streq	r0, [r1], #-0
  6c:	00002807 	andeq	r2, r0, r7, lsl #16
  70:	07080100 	streq	r0, [r8, -r0, lsl #2]
  74:	0000003a 	andeq	r0, r0, sl, lsr r0
  78:	c9080101 	stmdbgt	r8, {r0, r8}
  7c:	03000001 	movweq	r0, #1
  80:	00000078 	andeq	r0, r0, r8, ror r0
  84:	007f0409 	rsbseq	r0, pc, r9, lsl #8
  88:	2f0a0000 	svccs	0x000a0000
  8c:	04000001 	streq	r0, [r0], #-1
  90:	9b0b0673 	blls	2c1a64 <caches_is_enabled+0x2c1a44>
  94:	04000001 	streq	r0, [r0], #-1
  98:	0026052e 	eoreq	r0, r6, lr, lsr #10
  9c:	00a90000 	adceq	r0, r9, r0
  a0:	840c0000 	strhi	r0, [ip], #-0
  a4:	0d000000 	stceq	0, cr0, [r0, #-0]
  a8:	013c0e00 	teqeq	ip, r0, lsl #28
  ac:	16010000 	strne	r0, [r1], -r0
  b0:	00002605 	andeq	r2, r0, r5, lsl #12
  b4:	00002000 	andeq	r2, r0, r0
  b8:	00002c00 	andeq	r2, r0, r0, lsl #24
  bc:	d49c0100 	ldrle	r0, [ip], #256	@ 0x100
  c0:	02000000 	andeq	r0, r0, #0
  c4:	2d170072 	ldccs	0, cr0, [r7, #-456]	@ 0xfffffe38
  c8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
  cc:	0c000000 	stceq	0, cr0, [r0], {-0}
  d0:	00000000 	andeq	r0, r0, r0
  d4:	0001a204 	andeq	sl, r1, r4, lsl #4
  d8:	00100d00 	andseq	r0, r0, r0, lsl #26
  dc:	00100000 	andseq	r0, r0, r0
  e0:	9c010000 	stcls	0, cr0, [r1], {-0}
  e4:	000000f9 	strdeq	r0, [r0], -r9
  e8:	0e007202 	cdpeq	2, 0, cr7, cr0, cr2, {0}
  ec:	0000002d 	andeq	r0, r0, sp, lsr #32
  f0:	0000001d 	andeq	r0, r0, sp, lsl r0
  f4:	00000017 	andeq	r0, r0, r7, lsl r0
  f8:	01b10400 			@ <UNDEFINED> instruction: 0x01b10400
  fc:	00040000 	andeq	r0, r4, r0
 100:	10000000 	andne	r0, r0, r0
 104:	01000000 	mrseq	r0, (UNDEF: 0)
 108:	00011e9c 	muleq	r1, ip, lr
 10c:	00720200 	rsbseq	r0, r2, r0, lsl #4
 110:	00002d05 	andeq	r2, r0, r5, lsl #26
 114:	00003e00 	andeq	r3, r0, r0, lsl #28
 118:	00003800 	andeq	r3, r0, r0, lsl #16
 11c:	510f0000 	mrspl	r0, CPSR
 120:	02000000 	andeq	r0, r0, #0
 124:	002d011e 	eoreq	r0, sp, lr, lsl r1
 128:	4f030000 	svcmi	0x00030000
 12c:	05000001 	streq	r0, [r0, #-1]
 130:	5e140078 	mrcpl	0, 0, r0, cr4, cr8, {3}
 134:	05000000 	streq	r0, [r0, #-0]
 138:	00746962 	rsbseq	r6, r4, r2, ror #18
 13c:	00002d20 	andeq	r2, r0, r0, lsr #26
 140:	001b1000 	andseq	r1, fp, r0
 144:	015f0000 	cmpeq	pc, r0
 148:	00510000 	subseq	r0, r1, r0
 14c:	11000000 	mrsne	r0, (UNDEF: 0)
 150:	0000007f 	andeq	r0, r0, pc, ror r0
 154:	0000015f 	andeq	r0, r0, pc, asr r1
 158:	00002d12 	andeq	r2, r0, r2, lsl sp
 15c:	03000900 	movweq	r0, #2304	@ 0x900
 160:	0000014f 	andeq	r0, r0, pc, asr #2
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <caches_is_enabled+0x8fec>
   4:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	08030034 	stmdaeq	r3, {r2, r4, r5}
  10:	3b01213a 	blcc	48500 <caches_is_enabled+0x484e0>
  14:	0e21390b 	vmuleq.f16	s6, s2, s22	@ <UNPREDICTABLE>
  18:	17021349 	strne	r1, [r2, -r9, asr #6]
  1c:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
  20:	00260300 	eoreq	r0, r6, r0, lsl #6
  24:	00001349 	andeq	r1, r0, r9, asr #6
  28:	3f012e04 	svccc	0x00012e04
  2c:	3a0e0319 	bcc	380c98 <caches_is_enabled+0x380c78>
  30:	0b3b0121 	bleq	ec04bc <caches_is_enabled+0xec049c>
  34:	27062139 	smladxcs	r6, r9, r1, r2
  38:	12011119 	andne	r1, r1, #1073741830	@ 0x40000006
  3c:	7a184006 	bvc	61005c <caches_is_enabled+0x61003c>
  40:	00130119 	andseq	r0, r3, r9, lsl r1
  44:	00050500 	andeq	r0, r5, r0, lsl #10
  48:	213a0803 	teqcs	sl, r3, lsl #16
  4c:	1e213b02 	vmulne.f64	d3, d1, d2
  50:	13490b39 	movtne	r0, #39737	@ 0x9b39
  54:	11060000 	mrsne	r0, (UNDEF: 6)
  58:	130e2501 	movwne	r2, #58625	@ 0xe501
  5c:	1b0e030b 	blne	380c90 <caches_is_enabled+0x380c70>
  60:	1117550e 	tstne	r7, lr, lsl #10
  64:	00171001 	andseq	r1, r7, r1
  68:	00240700 	eoreq	r0, r4, r0, lsl #14
  6c:	0b3e0b0b 	bleq	f82ca0 <caches_is_enabled+0xf82c80>
  70:	00000803 	andeq	r0, r0, r3, lsl #16
  74:	03001608 	movweq	r1, #1544	@ 0x608
  78:	3b0b3a0e 	blcc	2ce8b8 <caches_is_enabled+0x2ce898>
  7c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  80:	09000013 	stmdbeq	r0, {r0, r1, r4}
  84:	0b0b000f 	bleq	2c00c8 <caches_is_enabled+0x2c00a8>
  88:	00001349 	andeq	r1, r0, r9, asr #6
  8c:	3f002e0a 	svccc	0x00002e0a
  90:	3a0e0319 	bcc	380cfc <caches_is_enabled+0x380cdc>
  94:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  98:	8719270b 	ldrhi	r2, [r9, -fp, lsl #14]
  9c:	193c1901 	ldmdbne	ip!, {r0, r8, fp, ip}
  a0:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
  a4:	03193f01 	tsteq	r9, #1, 30
  a8:	3b0b3a0e 	blcc	2ce8e8 <caches_is_enabled+0x2ce8c8>
  ac:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  b0:	3c134919 			@ <UNDEFINED> instruction: 0x3c134919
  b4:	00130119 	andseq	r0, r3, r9, lsl r1
  b8:	00050c00 	andeq	r0, r5, r0, lsl #24
  bc:	00001349 	andeq	r1, r0, r9, asr #6
  c0:	0000180d 	andeq	r1, r0, sp, lsl #16
  c4:	012e0e00 			@ <UNDEFINED> instruction: 0x012e0e00
  c8:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  cc:	0b3b0b3a 	bleq	ec2dbc <caches_is_enabled+0xec2d9c>
  d0:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  d4:	01111349 	tsteq	r1, r9, asr #6
  d8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  dc:	1301197a 	movwne	r1, #6522	@ 0x197a
  e0:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
  e4:	3a0e0301 	bcc	380cf0 <caches_is_enabled+0x380cd0>
  e8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  ec:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  f0:	010b2013 	tsteq	fp, r3, lsl r0
  f4:	10000013 	andne	r0, r0, r3, lsl r0
  f8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  fc:	19341349 	ldmdbne	r4!, {r0, r3, r6, r8, r9, ip}
 100:	00000e1c 	andeq	r0, r0, ip, lsl lr
 104:	49010111 	stmdbmi	r1, {r0, r4, r8}
 108:	00130113 	andseq	r0, r3, r3, lsl r1
 10c:	00211200 	eoreq	r1, r1, r0, lsl #4
 110:	0b2f1349 	bleq	bc4e3c <caches_is_enabled+0xbc4e1c>
 114:	Address 0x114 is out of bounds.


Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000055 	andeq	r0, r0, r5, asr r0
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	24080000 	strcs	r0, [r8], #-0
  10:	28000000 	stmdacs	r0, {}	@ <UNPREDICTABLE>
  14:	00005301 	andeq	r5, r0, r1, lsl #6
  18:	00000101 	andeq	r0, r0, r1, lsl #2
  1c:	00140600 	andseq	r0, r4, r0, lsl #12
  20:	00040000 	andeq	r0, r4, r0
  24:	04530100 	ldrbeq	r0, [r3], #-256	@ 0xffffff00
  28:	73070400 	movwvc	r0, #29696	@ 0x7400
  2c:	efff0b00 	svc	0x00ff0b00
  30:	04049f1a 	streq	r9, [r4], #-3866	@ 0xfffff0e6
  34:	0053010c 	subseq	r0, r3, ip, lsl #2
  38:	00010100 	andeq	r0, r1, r0, lsl #2
  3c:	04060000 	streq	r0, [r6], #-0
  40:	04000000 	streq	r0, [r0], #-0
  44:	53010000 	movwpl	r0, #4096	@ 0x1000
  48:	07040004 	streq	r0, [r4, -r4]
  4c:	000a0073 	andeq	r0, sl, r3, ror r0
  50:	049f2110 	ldreq	r2, [pc], #272	@ 58 <.debug_loclists+0x58>
  54:	53010c04 	movwpl	r0, #7172	@ 0x1c04
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000004c 	andeq	r0, r0, ip, asr #32
	...

Disassembly of section .debug_rnglists:

00000000 <.debug_rnglists>:
   0:	0000000f 	andeq	r0, r0, pc
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	00000007 	andeq	r0, r0, r7
  10:	Address 0x10 is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000148 	andeq	r0, r0, r8, asr #2
   4:	00e90003 	rsceq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
  2c:	6a72612f 	bvs	1c984f0 <caches_is_enabled+0x1c984d0>
  30:	2f6b6976 	svccs	0x006b6976
  34:	676f7250 			@ <UNDEFINED> instruction: 0x676f7250
  38:	6d6d6172 	stclvs	1, cr6, [sp, #-456]!	@ 0xfffffe38
  3c:	2f676e69 	svccs	0x00676e69
  40:	73632f63 	cmnvc	r3, #396	@ 0x18c
  44:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  48:	7734322d 	ldrvc	r3, [r4, -sp, lsr #4]!
  4c:	2f2f6e69 	svccs	0x002f6e69
  50:	7062696c 	rsbvc	r6, r2, ip, ror #18
  54:	696c2f69 	stmdbvs	ip!, {r0, r3, r5, r6, r8, r9, sl, fp, sp}^
  58:	2f006362 	svccs	0x00006362
  5c:	2f727375 	svccs	0x00727375
  60:	2f62696c 	svccs	0x0062696c
  64:	2f636367 	svccs	0x00636367
  68:	2d6d7261 	stclcs	2, cr7, [sp, #-388]!	@ 0xfffffe7c
  6c:	656e6f6e 	strbvs	r6, [lr, #-3950]!	@ 0xfffff092
  70:	6261652d 	rsbvs	r6, r1, #188743680	@ 0xb400000
  74:	34312f69 	ldrtcc	r2, [r1], #-3945	@ 0xfffff097
  78:	302e312e 	eorcc	r3, lr, lr, lsr #2
  7c:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  80:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  84:	6f682f00 	svcvs	0x00682f00
  88:	612f656d 			@ <UNDEFINED> instruction: 0x612f656d
  8c:	69766a72 	ldmdbvs	r6!, {r1, r4, r5, r6, r9, fp, sp, lr}^
  90:	72502f6b 	subsvc	r2, r0, #428	@ 0x1ac
  94:	6172676f 	cmnvs	r2, pc, ror #14
  98:	6e696d6d 	cdpvs	13, 6, cr6, cr9, cr13, {3}
  9c:	2f632f67 	svccs	0x00632f67
  a0:	34317363 	ldrtcc	r7, [r1], #-867	@ 0xfffffc9d
  a4:	322d6530 	eorcc	r6, sp, #48, 10	@ 0xc000000
  a8:	6e697734 	mcrvs	7, 3, r7, cr9, cr4, {1}
  ac:	696c2f2f 	stmdbvs	ip!, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}^
  b0:	2f697062 	svccs	0x00697062
  b4:	6c636e69 	stclvs	14, cr6, [r3], #-420	@ 0xfffffe5c
  b8:	00656475 	rsbeq	r6, r5, r5, ror r4
  bc:	63616300 	cmnvs	r1, #0, 6
  c0:	632e6568 			@ <UNDEFINED> instruction: 0x632e6568
  c4:	00000100 	andeq	r0, r0, r0, lsl #2
  c8:	2d746962 			@ <UNDEFINED> instruction: 0x2d746962
  cc:	70707573 	rsbsvc	r7, r0, r3, ror r5
  d0:	2e74726f 	cdpcs	2, 7, cr7, cr4, cr15, {3}
  d4:	00020068 	andeq	r0, r2, r8, rrx
  d8:	64747300 	ldrbtvs	r7, [r4], #-768	@ 0xfffffd00
  dc:	2d746e69 	ldclcs	14, cr6, [r4, #-420]!	@ 0xfffffe5c
  e0:	2e636367 	cdpcs	3, 6, cr6, cr3, cr7, {3}
  e4:	00030068 	andeq	r0, r3, r8, rrx
  e8:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  ec:	0400682e 	streq	r6, [r0], #-2094	@ 0xfffff7d2
  f0:	05000000 	streq	r0, [r0, #-0]
  f4:	0205001a 	andeq	r0, r5, #26
  f8:	00000000 	andeq	r0, r0, r0
  fc:	13050515 	movwne	r0, #21781	@ 0x5515
 100:	2f020513 	svccs	0x00020513
 104:	06040513 			@ <UNDEFINED> instruction: 0x06040513
 108:	06050501 	streq	r0, [r5], -r1, lsl #10
 10c:	0601052f 	streq	r0, [r1], -pc, lsr #10
 110:	061b052f 	ldreq	r0, [fp], -pc, lsr #10
 114:	13050531 	movwne	r0, #21809	@ 0x5531
 118:	30020513 	andcc	r0, r2, r3, lsl r5
 11c:	06040513 			@ <UNDEFINED> instruction: 0x06040513
 120:	06050501 	streq	r0, [r5], -r1, lsl #10
 124:	0601052f 	streq	r0, [r1], -pc, lsr #10
 128:	061d052f 	ldreq	r0, [sp], -pc, lsr #10
 12c:	13050530 	movwne	r0, #21808	@ 0x5530
 130:	1b053013 	blne	14c184 <caches_is_enabled+0x14c164>
 134:	01040200 	mrseq	r0, R12_usr
 138:	02000106 	andeq	r0, r0, #-2147483647	@ 0x80000001
 13c:	00820304 	addeq	r0, r2, r4, lsl #6
 140:	4a040402 	bmi	101150 <caches_is_enabled+0x101130>
 144:	02670105 	rsbeq	r0, r7, #1073741825	@ 0x40000001
 148:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	5f00746e 	svcpl	0x0000746e
  1c:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  20:	4f495443 	svcmi	0x00495443
  24:	005f5f4e 	subseq	r5, pc, lr, asr #30
  28:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  2c:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  30:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  34:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  38:	6f6c0074 	svcvs	0x006c0074
  3c:	6c20676e 	stcvs	7, cr6, [r0], #-440	@ 0xfffffe48
  40:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  44:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  48:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  4c:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  50:	74696200 	strbtvc	r6, [r9], #-512	@ 0xfffffe00
  54:	5f73695f 	svcpl	0x0073695f
  58:	2e006e6f 	cdpcs	14, 0, cr6, cr0, cr15, {3}
  5c:	6174732f 	cmnvs	r4, pc, lsr #6
  60:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  64:	632f6372 			@ <UNDEFINED> instruction: 0x632f6372
  68:	65686361 	strbvs	r6, [r8, #-865]!	@ 0xfffffc9f
  6c:	7500632e 	strvc	r6, [r0, #-814]	@ 0xfffffcd2
  70:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  74:	2064656e 	rsbcs	r6, r4, lr, ror #10
  78:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
  7c:	554e4700 	strbpl	r4, [lr, #-1792]	@ 0xfffff900
  80:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  84:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  88:	20302e31 	eorscs	r2, r0, r1, lsr lr
  8c:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  90:	72613d75 	rsbvc	r3, r1, #7488	@ 0x1d40
  94:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  98:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
  9c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
  a0:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
  a4:	72613d65 	rsbvc	r3, r1, #6464	@ 0x1940
  a8:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  ac:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
  b0:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
  b4:	2d6f6e6d 	stclcs	14, cr6, [pc, #-436]!	@ ffffff08 <caches_is_enabled+0xfffffee8>
  b8:	6c616e75 	stclvs	14, cr6, [r1], #-468	@ 0xfffffe2c
  bc:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  c0:	63612d64 	cmnvs	r1, #100, 26	@ 0x1900
  c4:	73736563 	cmnvc	r3, #415236096	@ 0x18c00000
  c8:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
  cc:	6f733d70 	svcvs	0x00733d70
  d0:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
  d4:	6f6c666d 	svcvs	0x006c666d
  d8:	612d7461 			@ <UNDEFINED> instruction: 0x612d7461
  dc:	733d6962 	teqvc	sp, #1605632	@ 0x188000
  e0:	2074666f 	rsbscs	r6, r4, pc, ror #12
  e4:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
  e8:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	@ 0xfffffe4c
  ec:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
  f0:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  f4:	7a6b3676 	bvc	1acdad4 <caches_is_enabled+0x1acdab4>
  f8:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  fc:	2d206264 	stccs	2, cr6, [r0, #-400]!	@ 0xfffffe70
 100:	2d20674f 	stccs	7, cr6, [r0, #-316]!	@ 0xfffffec4
 104:	3d647473 	stclcc	4, cr7, [r4, #-460]!	@ 0xfffffe34
 108:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 10c:	662d2039 			@ <UNDEFINED> instruction: 0x662d2039
 110:	65657266 	strbvs	r7, [r5, #-614]!	@ 0xfffffd9a
 114:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 118:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 11c:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
 120:	5f323374 	svcpl	0x00323374
 124:	6f6c0074 	svcvs	0x006c0074
 128:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 12c:	6300746e 	movwvs	r7, #1134	@ 0x46e
 130:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
 134:	6265725f 	rsbvs	r7, r5, #-268435451	@ 0xf0000005
 138:	00746f6f 	rsbseq	r6, r4, pc, ror #30
 13c:	68636163 	stmdavs	r3!, {r0, r1, r5, r6, r8, sp, lr}^
 140:	695f7365 	ldmdbvs	pc, {r0, r2, r5, r6, r8, r9, ip, sp, lr}^	@ <UNPREDICTABLE>
 144:	6e655f73 	mcrvs	15, 3, r5, cr5, cr3, {3}
 148:	656c6261 	strbvs	r6, [ip, #-609]!	@ 0xfffffd9f
 14c:	68730064 	ldmdavs	r3!, {r2, r5, r6}^
 150:	2074726f 	rsbscs	r7, r4, pc, ror #4
 154:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 158:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 15c:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 160:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 164:	2064656e 	rsbcs	r6, r4, lr, ror #10
 168:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
 16c:	6f682f00 	svcvs	0x00682f00
 170:	612f656d 			@ <UNDEFINED> instruction: 0x612f656d
 174:	69766a72 	ldmdbvs	r6!, {r1, r4, r5, r6, r9, fp, sp, lr}^
 178:	72502f6b 	subsvc	r2, r0, #428	@ 0x1ac
 17c:	6172676f 	cmnvs	r2, pc, ror #14
 180:	6e696d6d 	cdpvs	13, 6, cr6, cr9, cr13, {3}
 184:	2f632f67 	svccs	0x00632f67
 188:	34317363 	ldrtcc	r7, [r1], #-867	@ 0xfffffc9d
 18c:	322d6530 	eorcc	r6, sp, #48, 10	@ 0xc000000
 190:	6e697734 	mcrvs	7, 3, r7, cr9, cr4, {1}
 194:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
 198:	70006970 	andvc	r6, r0, r0, ror r9
 19c:	746e6972 	strbtvc	r6, [lr], #-2418	@ 0xfffff68e
 1a0:	6163006b 	cmnvs	r3, fp, rrx
 1a4:	73656863 	cmnvc	r5, #6488064	@ 0x630000
 1a8:	7369645f 	cmnvc	r9, #1593835520	@ 0x5f000000
 1ac:	656c6261 	strbvs	r6, [ip, #-609]!	@ 0xfffffd9f
 1b0:	63616300 	cmnvs	r1, #0, 6
 1b4:	5f736568 	svcpl	0x00736568
 1b8:	62616e65 	rsbvs	r6, r1, #1616	@ 0x650
 1bc:	7300656c 	movwvc	r6, #1388	@ 0x56c
 1c0:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
 1c4:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 1c8:	61686300 	cmnvs	r8, r0, lsl #6
 1cc:	Address 0x1cc is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000010 	andeq	r0, r0, r0, lsl r0
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	00000010 	andeq	r0, r0, r0, lsl r0
  2c:	00000010 	andeq	r0, r0, r0, lsl r0
  30:	0000000c 	andeq	r0, r0, ip
  34:	00000000 	andeq	r0, r0, r0
  38:	00000020 	andeq	r0, r0, r0, lsr #32
  3c:	0000002c 	andeq	r0, r0, ip, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <caches_is_enabled+0x12cd80c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <caches_is_enabled+0x46410>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


cache-support.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <cache_flush_all>:
   0:	ee081f17 	mcr	15, 0, r1, cr8, cr7, {0}
   4:	e3a01000 	mov	r1, #0
   8:	ee071f1e 	mcr	15, 0, r1, cr7, cr14, {0}
   c:	ee071f9a 	mcr	15, 0, r1, cr7, cr10, {4}
  10:	ee071f15 	mcr	15, 0, r1, cr7, cr5, {0}
  14:	ee071f15 	mcr	15, 0, r1, cr7, cr5, {0}
  18:	ee071f15 	mcr	15, 0, r1, cr7, cr5, {0}
  1c:	ee071f15 	mcr	15, 0, r1, cr7, cr5, {0}
  20:	e320f000 	nop	{0}
  24:	e320f000 	nop	{0}
  28:	e320f000 	nop	{0}
  2c:	e320f000 	nop	{0}
  30:	e320f000 	nop	{0}
  34:	e320f000 	nop	{0}
  38:	e320f000 	nop	{0}
  3c:	e320f000 	nop	{0}
  40:	e320f000 	nop	{0}
  44:	e320f000 	nop	{0}
  48:	e320f000 	nop	{0}
  4c:	ee071f9a 	mcr	15, 0, r1, cr7, cr10, {4}
  50:	ee071fd5 	mcr	15, 0, r1, cr7, cr5, {6}
  54:	ee071f95 	mcr	15, 0, r1, cr7, cr5, {4}
  58:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <cache_flush_all+0x168d82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	@ 0xfffff6ff
  1c:	Address 0x1c is out of bounds.


clean-reboot.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <clean_reboot>:
   0:	e92d4010 	push	{r4, lr}
   4:	e59f0010 	ldr	r0, [pc, #16]	@ 1c <clean_reboot+0x1c>
   8:	ebfffffe 	bl	0 <putk>
   c:	ebfffffe 	bl	0 <uart_flush_tx>
  10:	e3a0000a 	mov	r0, #10
  14:	ebfffffe 	bl	0 <delay_ms>
  18:	ebfffffe 	bl	0 <rpi_reboot>
  1c:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	454e4f44 	strbmi	r4, [lr, #-3908]	@ 0xfffff0bc
   4:	0a212121 	beq	848490 <clean_reboot+0x848490>
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000010e 	andeq	r0, r0, lr, lsl #2
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00004406 	andeq	r4, r0, r6, lsl #8
  10:	01210c00 			@ <UNDEFINED> instruction: 0x01210c00
  14:	01720000 	cmneq	r2, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00200000 	eoreq	r0, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04070000 	streq	r0, [r7], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	@ 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	5d060101 	stcpl	1, cr0, [r6, #-4]
  38:	01000001 	tsteq	r0, r1
  3c:	01a00502 	lsleq	r0, r2, #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00010b05 	andeq	r0, r1, r5, lsl #22
  48:	05080100 	streq	r0, [r8, #-256]	@ 0xffffff00
  4c:	00000000 	andeq	r0, r0, r0
  50:	e4080101 	str	r0, [r8], #-257	@ 0xfffffeff
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	014a0702 	cmpeq	sl, r2, lsl #14
  5c:	02080000 	andeq	r0, r8, #0
  60:	02000001 	andeq	r0, r0, #1
  64:	006a1934 	rsbeq	r1, sl, r4, lsr r9
  68:	04010000 	streq	r0, [r1], #-0
  6c:	00001b07 	andeq	r1, r0, r7, lsl #22
  70:	07080100 	streq	r0, [r8, -r0, lsl #2]
  74:	0000002d 	andeq	r0, r0, sp, lsr #32
  78:	f2080101 	vrhadd.s8	d0, d8, d1
  7c:	09000000 	stmdbeq	r0, {}	@ <UNPREDICTABLE>
  80:	00000078 	andeq	r0, r0, r8, ror r0
  84:	007f040a 	rsbseq	r0, pc, sl, lsl #8
  88:	f70b0000 			@ <UNDEFINED> instruction: 0xf70b0000
  8c:	03000000 	movweq	r0, #0
  90:	690c0670 	stmdbvs	ip, {r4, r5, r6, r9, sl}
  94:	03000001 	movweq	r0, #1
  98:	00a40661 	adceq	r0, r4, r1, ror #12
  9c:	5e020000 	cdppl	0, 0, cr0, cr2, cr0, {0}
  a0:	00000000 	andeq	r0, r0, r0
  a4:	00013c0d 	andeq	r3, r1, sp, lsl #24
  a8:	06540300 	ldrbeq	r0, [r4], -r0, lsl #6
  ac:	0001aa0e 	andeq	sl, r1, lr, lsl #20
  b0:	052b0300 	streq	r0, [fp, #-768]!	@ 0xfffffd00
  b4:	00000026 	andeq	r0, r0, r6, lsr #32
  b8:	000000c2 	andeq	r0, r0, r2, asr #1
  bc:	00008402 	andeq	r8, r0, r2, lsl #8
  c0:	140f0000 	strne	r0, [pc], #-0	@ c8 <.debug_info+0xc8>
  c4:	01000001 	tsteq	r0, r1
  c8:	00000604 	andeq	r0, r0, r4, lsl #12
  cc:	00200000 	eoreq	r0, r0, r0
  d0:	9c010000 	stcls	0, cr0, [r1], {-0}
  d4:	00000c03 	andeq	r0, r0, r3, lsl #24
  d8:	0000ac00 	andeq	sl, r0, r0, lsl #24
  dc:	0000eb00 	andeq	lr, r0, r0, lsl #22
  e0:	50010400 	andpl	r0, r1, r0, lsl #8
  e4:	00000305 	andeq	r0, r0, r5, lsl #6
  e8:	05000000 	streq	r0, [r0, #-0]
  ec:	00000010 	andeq	r0, r0, r0, lsl r0
  f0:	000000a4 	andeq	r0, r0, r4, lsr #1
  f4:	00001803 	andeq	r1, r0, r3, lsl #16
  f8:	00009200 	andeq	r9, r0, r0, lsl #4
  fc:	00010700 	andeq	r0, r1, r0, lsl #14
 100:	50010400 	andpl	r0, r1, r0, lsl #8
 104:	05003a01 	streq	r3, [r0, #-2561]	@ 0xfffff5ff
 108:	0000001c 	andeq	r0, r0, ip, lsl r0
 10c:	0000008a 	andeq	r0, r0, sl, lsl #1
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <clean_reboot+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	13490005 	movtne	r0, #36869	@ 0x9005
  10:	48030000 	stmdami	r3, {}	@ <UNPREDICTABLE>
  14:	7f017d01 	svcvc	0x00017d01
  18:	00130113 	andseq	r0, r3, r3, lsl r1
  1c:	00490400 	subeq	r0, r9, r0, lsl #8
  20:	187e1802 	ldmdane	lr!, {r1, fp, ip}^
  24:	48050000 	stmdami	r5, {}	@ <UNPREDICTABLE>
  28:	7f017d00 	svcvc	0x00017d00
  2c:	06000013 			@ <UNDEFINED> instruction: 0x06000013
  30:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  34:	0e030b13 	vmoveq.32	d3[0], r0
  38:	01110e1b 	tsteq	r1, fp, lsl lr
  3c:	17100612 			@ <UNDEFINED> instruction: 0x17100612
  40:	24070000 	strcs	r0, [r7], #-0
  44:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  48:	0008030b 	andeq	r0, r8, fp, lsl #6
  4c:	00160800 	andseq	r0, r6, r0, lsl #16
  50:	0b3a0e03 	bleq	e83864 <clean_reboot+0xe83864>
  54:	0b390b3b 	bleq	e42d48 <clean_reboot+0xe42d48>
  58:	00001349 	andeq	r1, r0, r9, asr #6
  5c:	49002609 	stmdbmi	r0, {r0, r3, r9, sl, sp}
  60:	0a000013 	beq	b4 <.debug_abbrev+0xb4>
  64:	0b0b000f 	bleq	2c00a8 <clean_reboot+0x2c00a8>
  68:	00001349 	andeq	r1, r0, r9, asr #6
  6c:	3f002e0b 	svccc	0x00002e0b
  70:	3a0e0319 	bcc	380cdc <clean_reboot+0x380cdc>
  74:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  78:	8719270b 	ldrhi	r2, [r9, -fp, lsl #14]
  7c:	193c1901 	ldmdbne	ip!, {r0, r8, fp, ip}
  80:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
  84:	03193f01 	tsteq	r9, #1, 30
  88:	3b0b3a0e 	blcc	2ce8c8 <clean_reboot+0x2ce8c8>
  8c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  90:	01193c19 	tsteq	r9, r9, lsl ip
  94:	0d000013 	stceq	0, cr0, [r0, #-76]	@ 0xffffffb4
  98:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	@ <UNPREDICTABLE>
  9c:	0b3a0e03 	bleq	e838b0 <clean_reboot+0xe838b0>
  a0:	0b390b3b 	bleq	e42d94 <clean_reboot+0xe42d94>
  a4:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
  a8:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
  ac:	03193f01 	tsteq	r9, #1, 30
  b0:	3b0b3a0e 	blcc	2ce8f0 <clean_reboot+0x2ce8f0>
  b4:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  b8:	3c134919 			@ <UNDEFINED> instruction: 0x3c134919
  bc:	00130119 	andseq	r0, r3, r9, lsl r1
  c0:	012e0f00 			@ <UNDEFINED> instruction: 0x012e0f00
  c4:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  c8:	0b3b0b3a 	bleq	ec2db8 <clean_reboot+0xec2db8>
  cc:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  d0:	11190187 	tstne	r9, r7, lsl #3
  d4:	40061201 	andmi	r1, r6, r1, lsl #4
  d8:	00197a18 	andseq	r7, r9, r8, lsl sl
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000020 	andeq	r0, r0, r0, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000c6 	andeq	r0, r0, r6, asr #1
   4:	00ab0003 	adceq	r0, fp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	2f727375 	svccs	0x00727375
  2c:	2f62696c 	svccs	0x0062696c
  30:	2f636367 	svccs	0x00636367
  34:	2d6d7261 	stclcs	2, cr7, [sp, #-388]!	@ 0xfffffe7c
  38:	656e6f6e 	strbvs	r6, [lr, #-3950]!	@ 0xfffff092
  3c:	6261652d 	rsbvs	r6, r1, #188743680	@ 0xb400000
  40:	34312f69 	ldrtcc	r2, [r1], #-3945	@ 0xfffff097
  44:	302e312e 	eorcc	r3, lr, lr, lsr #2
  48:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  50:	6f682f00 	svcvs	0x00682f00
  54:	612f656d 			@ <UNDEFINED> instruction: 0x612f656d
  58:	69766a72 	ldmdbvs	r6!, {r1, r4, r5, r6, r9, fp, sp, lr}^
  5c:	72502f6b 	subsvc	r2, r0, #428	@ 0x1ac
  60:	6172676f 	cmnvs	r2, pc, ror #14
  64:	6e696d6d 	cdpvs	13, 6, cr6, cr9, cr13, {3}
  68:	2f632f67 	svccs	0x00632f67
  6c:	34317363 	ldrtcc	r7, [r1], #-867	@ 0xfffffc9d
  70:	322d6530 	eorcc	r6, sp, #48, 10	@ 0xc000000
  74:	6e697734 	mcrvs	7, 3, r7, cr9, cr4, {1}
  78:	696c2f2f 	stmdbvs	ip!, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}^
  7c:	2f697062 	svccs	0x00697062
  80:	6c636e69 	stclvs	14, cr6, [r3], #-420	@ 0xfffffe5c
  84:	00656475 	rsbeq	r6, r5, r5, ror r4
  88:	656c6300 	strbvs	r6, [ip, #-768]!	@ 0xfffffd00
  8c:	722d6e61 	eorvc	r6, sp, #1552	@ 0x610
  90:	6f6f6265 	svcvs	0x006f6265
  94:	00632e74 	rsbeq	r2, r3, r4, ror lr
  98:	73000001 	movwvc	r0, #1
  9c:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
  a0:	63672d74 	cmnvs	r7, #116, 26	@ 0x1d00
  a4:	00682e63 	rsbeq	r2, r8, r3, ror #28
  a8:	72000002 	andvc	r0, r0, #2
  ac:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  b0:	00000300 	andeq	r0, r0, r0, lsl #6
  b4:	00190500 	andseq	r0, r9, r0, lsl #10
  b8:	00000205 	andeq	r0, r0, r5, lsl #4
  bc:	05150000 	ldreq	r0, [r5, #-0]
  c0:	2f4b2f05 	svccs	0x004b2f05
  c4:	0004024b 	andeq	r0, r4, fp, asr #4
  c8:	Address 0xc8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	6c00746e 	stcvs	4, cr7, [r0], {110}	@ 0x6e
  1c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  20:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  24:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  28:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  2c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  30:	6f6c2067 	svcvs	0x006c2067
  34:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  38:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  3c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  40:	00746e69 	rsbseq	r6, r4, r9, ror #28
  44:	20554e47 	subscs	r4, r5, r7, asr #28
  48:	20393943 	eorscs	r3, r9, r3, asr #18
  4c:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  50:	2d20302e 	stccs	0, cr3, [r0, #-184]!	@ 0xffffff48
  54:	7570636d 	ldrbvc	r6, [r0, #-877]!	@ 0xfffffc93
  58:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  5c:	36373131 			@ <UNDEFINED> instruction: 0x36373131
  60:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  64:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  68:	656e7574 	strbvs	r7, [lr, #-1396]!	@ 0xfffffa8c
  6c:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  70:	36373131 			@ <UNDEFINED> instruction: 0x36373131
  74:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  78:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  7c:	752d6f6e 	strvc	r6, [sp, #-3950]!	@ 0xfffff092
  80:	696c616e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, sp, lr}^
  84:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  88:	6363612d 	cmnvs	r3, #1073741835	@ 0x4000000b
  8c:	20737365 	rsbscs	r7, r3, r5, ror #6
  90:	70746d2d 	rsbsvc	r6, r4, sp, lsr #26
  94:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
  98:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
  9c:	616f6c66 	cmnvs	pc, r6, ror #24
  a0:	62612d74 	rsbvs	r2, r1, #116, 26	@ 0x1d00
  a4:	6f733d69 	svcvs	0x00733d69
  a8:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
  ac:	6d72616d 	ldclvs	1, cr6, [r2, #-436]!	@ 0xfffffe4c
  b0:	616d2d20 	cmnvs	sp, r0, lsr #26
  b4:	3d686372 	stclcc	3, cr6, [r8, #-456]!	@ 0xfffffe38
  b8:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  bc:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
  c0:	6467672d 	strbtvs	r6, [r7], #-1837	@ 0xfffff8d3
  c4:	4f2d2062 	svcmi	0x002d2062
  c8:	732d2067 			@ <UNDEFINED> instruction: 0x732d2067
  cc:	673d6474 			@ <UNDEFINED> instruction: 0x673d6474
  d0:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  d4:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
  d8:	73656572 	cmnvc	r5, #478150656	@ 0x1c800000
  dc:	646e6174 	strbtvs	r6, [lr], #-372	@ 0xfffffe8c
  e0:	00676e69 	rsbeq	r6, r7, r9, ror #28
  e4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  e8:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  ec:	61686320 	cmnvs	r8, r0, lsr #6
  f0:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
  f4:	72007261 	andvc	r7, r0, #268435462	@ 0x10000006
  f8:	725f6970 	subsvc	r6, pc, #112, 18	@ 0x1c0000
  fc:	6f6f6265 	svcvs	0x006f6265
 100:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
 104:	3233746e 	eorscc	r7, r3, #1845493760	@ 0x6e000000
 108:	6c00745f 	stcvs	4, cr7, [r0], {95}	@ 0x5f
 10c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 110:	00746e69 	rsbseq	r6, r4, r9, ror #28
 114:	61656c63 	cmnvs	r5, r3, ror #24
 118:	65725f6e 	ldrbvs	r5, [r2, #-3950]!	@ 0xfffff092
 11c:	746f6f62 	strbtvc	r6, [pc], #-3938	@ 124 <.debug_str+0x124>
 120:	732f2e00 			@ <UNDEFINED> instruction: 0x732f2e00
 124:	66666174 			@ <UNDEFINED> instruction: 0x66666174
 128:	6372732d 	cmnvs	r2, #-1275068416	@ 0xb4000000
 12c:	656c632f 	strbvs	r6, [ip, #-815]!	@ 0xfffffcd1
 130:	722d6e61 	eorvc	r6, sp, #1552	@ 0x610
 134:	6f6f6265 	svcvs	0x006f6265
 138:	00632e74 	rsbeq	r2, r3, r4, ror lr
 13c:	74726175 	ldrbtvc	r6, [r2], #-373	@ 0xfffffe8b
 140:	756c665f 	strbvc	r6, [ip, #-1631]!	@ 0xfffff9a1
 144:	745f6873 	ldrbvc	r6, [pc], #-2163	@ 14c <.debug_str+0x14c>
 148:	68730078 	ldmdavs	r3!, {r3, r4, r5, r6}^
 14c:	2074726f 	rsbscs	r7, r4, pc, ror #4
 150:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 154:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 158:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 15c:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 160:	2064656e 	rsbcs	r6, r4, lr, ror #10
 164:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
 168:	6c656400 	stclvs	4, cr6, [r5], #-0
 16c:	6d5f7961 	vldrvs.16	s15, [pc, #-194]	@ b2 <.debug_str+0xb2>	@ <UNPREDICTABLE>
 170:	682f0073 	stmdavs	pc!, {r0, r1, r4, r5, r6}	@ <UNPREDICTABLE>
 174:	2f656d6f 	svccs	0x00656d6f
 178:	766a7261 	strbtvc	r7, [sl], -r1, ror #4
 17c:	502f6b69 	eorpl	r6, pc, r9, ror #22
 180:	72676f72 	rsbvc	r6, r7, #456	@ 0x1c8
 184:	696d6d61 	stmdbvs	sp!, {r0, r5, r6, r8, sl, fp, sp, lr}^
 188:	632f676e 			@ <UNDEFINED> instruction: 0x632f676e
 18c:	3173632f 	cmncc	r3, pc, lsr #6
 190:	2d653034 	stclcs	0, cr3, [r5, #-208]!	@ 0xffffff30
 194:	69773432 	ldmdbvs	r7!, {r1, r4, r5, sl, ip, sp}^
 198:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
 19c:	00697062 	rsbeq	r7, r9, r2, rrx
 1a0:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
 1a4:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 1a8:	75700074 	ldrbvc	r0, [r0, #-116]!	@ 0xffffff8c
 1ac:	Address 0x1ac is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000020 	andeq	r0, r0, r0, lsr #32
  20:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <clean_reboot+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <clean_reboot+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


cstart.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <redzone_check>:
   0:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
   4:	e24dd014 	sub	sp, sp, #20
   8:	e2501000 	subs	r1, r0, #0
   c:	0a000001 	beq	18 <redzone_check+0x18>
  10:	e59f0058 	ldr	r0, [pc, #88]	@ 70 <redzone_check+0x70>
  14:	ebfffffe 	bl	0 <printk>
  18:	e3a03000 	mov	r3, #0
  1c:	e3530b01 	cmp	r3, #1024	@ 0x400
  20:	2a00000f 	bcs	64 <redzone_check+0x64>
  24:	e1a02103 	lsl	r2, r3, #2
  28:	e5921000 	ldr	r1, [r2]
  2c:	e3510000 	cmp	r1, #0
  30:	02833001 	addeq	r3, r3, #1
  34:	0afffff8 	beq	1c <redzone_check+0x1c>
  38:	e5923000 	ldr	r3, [r2]
  3c:	e3a01001 	mov	r1, #1
  40:	e58d1008 	str	r1, [sp, #8]
  44:	e58d3004 	str	r3, [sp, #4]
  48:	e58d2000 	str	r2, [sp]
  4c:	e3a03012 	mov	r3, #18
  50:	e59f201c 	ldr	r2, [pc, #28]	@ 74 <redzone_check+0x74>
  54:	e59f101c 	ldr	r1, [pc, #28]	@ 78 <redzone_check+0x78>
  58:	e59f001c 	ldr	r0, [pc, #28]	@ 7c <redzone_check+0x7c>
  5c:	ebfffffe 	bl	0 <printk>
  60:	ebfffffe 	bl	0 <clean_reboot>
  64:	e3a00001 	mov	r0, #1
  68:	e28dd014 	add	sp, sp, #20
  6c:	e49df004 	pop	{pc}		@ (ldr pc, [sp], #4)
	...
  78:	00000018 	andeq	r0, r0, r8, lsl r0
  7c:	0000005c 	andeq	r0, r0, ip, asr r0

00000080 <redzone_init>:
  80:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
  84:	e24dd00c 	sub	sp, sp, #12
  88:	e3a02a01 	mov	r2, #4096	@ 0x1000
  8c:	e3a01000 	mov	r1, #0
  90:	e1a00001 	mov	r0, r1
  94:	ebfffffe 	bl	0 <memset>
  98:	e3a00000 	mov	r0, #0
  9c:	ebffffd7 	bl	0 <redzone_check>
  a0:	e3500000 	cmp	r0, #0
  a4:	0a000001 	beq	b0 <redzone_init+0x30>
  a8:	e28dd00c 	add	sp, sp, #12
  ac:	e49df004 	pop	{pc}		@ (ldr pc, [sp], #4)
  b0:	e59f3018 	ldr	r3, [pc, #24]	@ d0 <redzone_init+0x50>
  b4:	e58d3000 	str	r3, [sp]
  b8:	e3a0301a 	mov	r3, #26
  bc:	e59f2010 	ldr	r2, [pc, #16]	@ d4 <redzone_init+0x54>
  c0:	e59f1010 	ldr	r1, [pc, #16]	@ d8 <redzone_init+0x58>
  c4:	e59f0010 	ldr	r0, [pc, #16]	@ dc <redzone_init+0x5c>
  c8:	ebfffffe 	bl	0 <printk>
  cc:	ebfffffe 	bl	0 <clean_reboot>
  d0:	000000c8 	andeq	r0, r0, r8, asr #1
  d4:	00000010 	andeq	r0, r0, r0, lsl r0
  d8:	00000018 	andeq	r0, r0, r8, lsl r0
  dc:	00000098 	muleq	r0, r8, r0

000000e0 <_cstart>:
  e0:	e92d4010 	push	{r4, lr}
  e4:	ebfffffe 	bl	0 <custom_loader>
  e8:	e59f302c 	ldr	r3, [pc, #44]	@ 11c <_cstart+0x3c>
  ec:	ea000001 	b	f8 <_cstart+0x18>
  f0:	e3a02000 	mov	r2, #0
  f4:	e4832004 	str	r2, [r3], #4
  f8:	e59f2020 	ldr	r2, [pc, #32]	@ 120 <_cstart+0x40>
  fc:	e1530002 	cmp	r3, r2
 100:	3afffffa 	bcc	f0 <_cstart+0x10>
 104:	ebffffdd 	bl	80 <redzone_init>
 108:	ebfffffe 	bl	0 <uart_init>
 10c:	e3a03001 	mov	r3, #1
 110:	ee0f3f1c 	mcr	15, 0, r3, cr15, cr12, {0}
 114:	ebfffffe 	bl	0 <notmain>
 118:	ebfffffe 	bl	0 <clean_reboot>
	...

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	7a646572 	bvc	19195d0 <_cstart+0x19194f0>
   4:	20656e6f 	rsbcs	r6, r5, pc, ror #28
   8:	63656863 	cmnvs	r5, #6488064	@ 0x630000
   c:	676e696b 	strbvs	r6, [lr, -fp, ror #18]!
  10:	7325203a 			@ <UNDEFINED> instruction: 0x7325203a
  14:	0000000a 	andeq	r0, r0, sl
  18:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	@ ffffff64 <_cstart+0xfffffe84>
  1c:	72612f65 	rsbvc	r2, r1, #404	@ 0x194
  20:	6b69766a 	blvs	1a5d9d0 <_cstart+0x1a5d8f0>
  24:	6f72502f 	svcvs	0x0072502f
  28:	6d617267 	stclvs	2, cr7, [r1, #-412]!	@ 0xfffffe64
  2c:	676e696d 	strbvs	r6, [lr, -sp, ror #18]!
  30:	632f632f 			@ <UNDEFINED> instruction: 0x632f632f
  34:	30343173 	eorscc	r3, r4, r3, ror r1
  38:	34322d65 	ldrtcc	r2, [r2], #-3429	@ 0xfffff29b
  3c:	2f6e6977 	svccs	0x006e6977
  40:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
  44:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	@ <UNPREDICTABLE>
  48:	756c636e 	strbvc	r6, [ip, #-878]!	@ 0xfffffc92
  4c:	722f6564 	eorvc	r6, pc, #100, 10	@ 0x19000000
  50:	6f7a6465 	svcvs	0x007a6465
  54:	682e656e 	stmdavs	lr!, {r1, r2, r3, r5, r6, r8, sl, sp, lr}
  58:	00000000 	andeq	r0, r0, r0
  5c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  60:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  64:	3a73253a 	bcc	1cc9554 <_cstart+0x1cc9474>
  68:	6e3a6425 	cdpvs	4, 3, cr6, cr10, cr5, {1}
  6c:	7a2d6e6f 	bvc	b5ba30 <_cstart+0xb5b950>
  70:	206f7265 	rsbcs	r7, pc, r5, ror #4
  74:	7a646572 	bvc	1919644 <_cstart+0x1919564>
  78:	3a656e6f 	bcc	195ba3c <_cstart+0x195b95c>
  7c:	66666f20 	strbtvs	r6, [r6], -r0, lsr #30
  80:	2c78253d 	ldclcs	5, cr2, [r8], #-244	@ 0xffffff0c
  84:	6c617620 	stclvs	6, cr7, [r1], #-128	@ 0xffffff80
  88:	2078253d 	rsbscs	r2, r8, sp, lsr r5
  8c:	6c696166 	stclvs	1, cr6, [r9], #-408	@ 0xfffffe68
  90:	0a64253d 	beq	190958c <_cstart+0x19094ac>
  94:	0000000a 	andeq	r0, r0, sl
  98:	253a7325 	ldrcs	r7, [sl, #-805]!	@ 0xfffffcdb
  9c:	64253a73 	strtvs	r3, [r5], #-2675	@ 0xfffff58d
  a0:	4245443a 	submi	r4, r5, #973078528	@ 0x3a000000
  a4:	453a4755 	ldrmi	r4, [sl, #-1877]!	@ 0xfffff8ab
  a8:	524f5252 	subpl	r5, pc, #536870917	@ 0x20000005
  ac:	7341203a 	movtvc	r2, #4154	@ 0x103a
  b0:	74726573 	ldrbtvc	r6, [r2], #-1395	@ 0xfffffa8d
  b4:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  b8:	60732560 	rsbsvs	r2, r3, r0, ror #10
  bc:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
  c0:	2e64656c 	cdpcs	5, 6, cr6, cr4, cr12, {3}
  c4:	0000000a 	andeq	r0, r0, sl
  c8:	7a646572 	bvc	1919698 <_cstart+0x19195b8>
  cc:	5f656e6f 	svcpl	0x00656e6f
  d0:	63656863 	cmnvs	r5, #6488064	@ 0x630000
  d4:	2930286b 	ldmdbcs	r0!, {r0, r1, r3, r5, r6, fp, sp}
	...

Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	7a646572 	bvc	19195d0 <_cstart+0x19194f0>
   4:	5f656e6f 	svcpl	0x00656e6f
   8:	63656863 	cmnvs	r5, #6488064	@ 0x630000
   c:	0000006b 	andeq	r0, r0, fp, rrx

00000010 <__FUNCTION__.1>:
  10:	7a646572 	bvc	19195e0 <_cstart+0x1919500>
  14:	5f656e6f 	svcpl	0x00656e6f
  18:	74696e69 	strbtvc	r6, [r9], #-3689	@ 0xfffff197
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000036e 	andeq	r0, r0, lr, ror #6
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00012f10 	andeq	r2, r1, r0, lsl pc
  10:	00dc0c00 	sbcseq	r0, ip, r0, lsl #24
  14:	00370000 	eorseq	r0, r7, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	01240000 			@ <UNDEFINED> instruction: 0x01240000
  20:	00000000 	andeq	r0, r0, r0
  24:	08020000 	stmdaeq	r2, {}	@ <UNPREDICTABLE>
  28:	00011807 	andeq	r1, r1, r7, lsl #16
  2c:	07040200 	streq	r0, [r4, -r0, lsl #4]
  30:	0000010b 	andeq	r0, r0, fp, lsl #2
  34:	69050411 	stmdbvs	r5, {r0, r4, sl}
  38:	0a00746e 	beq	1d1f8 <_cstart+0x1d118>
  3c:	00000005 	andeq	r0, r0, r5
  40:	2d17d604 	ldccs	6, cr13, [r7, #-16]
  44:	02000000 	andeq	r0, r0, #0
  48:	020d0601 	andeq	r0, sp, #1048576	@ 0x100000
  4c:	02020000 	andeq	r0, r2, #0
  50:	0001e905 	andeq	lr, r1, r5, lsl #18
  54:	05040200 	streq	r0, [r4, #-512]	@ 0xfffffe00
  58:	00000204 	andeq	r0, r0, r4, lsl #4
  5c:	cf050802 	svcgt	0x00050802
  60:	02000001 	andeq	r0, r0, #1
  64:	007d0801 	rsbseq	r0, sp, r1, lsl #16
  68:	02020000 	andeq	r0, r2, #0
  6c:	0000aa07 	andeq	sl, r0, r7, lsl #20
  70:	00bd0a00 	adcseq	r0, sp, r0, lsl #20
  74:	34050000 	strcc	r0, [r5], #-0
  78:	00008219 	andeq	r8, r0, r9, lsl r2
  7c:	00711200 	rsbseq	r1, r1, r0, lsl #4
  80:	04020000 	streq	r0, [r2], #-0
  84:	00009807 	andeq	r9, r0, r7, lsl #16
  88:	02041300 	andeq	r1, r4, #0, 6
  8c:	00000801 	andeq	r0, r0, r1, lsl #16
  90:	8b070000 	blhi	1c0098 <_cstart+0x1bffb8>
  94:	08000000 	stmdaeq	r0, {}	@ <UNPREDICTABLE>
  98:	00000092 	muleq	r0, r2, r0
  9c:	00007109 	andeq	r7, r0, r9, lsl #2
  a0:	0000a700 	andeq	sl, r0, r0, lsl #14
  a4:	0b001400 	bleq	50ac <_cstart+0x4fcc>
  a8:	00000013 	andeq	r0, r0, r3, lsl r0
  ac:	00009c0b 	andeq	r9, r0, fp, lsl #24
  b0:	01dd0b00 	bicseq	r0, sp, r0, lsl #22
  b4:	9c0c0000 	stcls	0, cr0, [ip], {-0}
  b8:	15000000 	strne	r0, [r0, #-0]
  bc:	006a0207 	rsbeq	r0, sl, r7, lsl #4
  c0:	05020000 	streq	r0, [r2, #-0]
  c4:	0000d106 	andeq	sp, r0, r6, lsl #2
  c8:	01fa1600 	mvnseq	r1, r0, lsl #12
  cc:	10000000 	andne	r0, r0, r0
  d0:	01f30c00 	mvnseq	r0, r0, lsl #24
  d4:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  d8:	00003405 	andeq	r3, r0, r5, lsl #8
  dc:	0000e800 	andeq	lr, r0, r0, lsl #16
  e0:	00970400 	addseq	r0, r7, r0, lsl #8
  e4:	00170000 	andseq	r0, r7, r0
  e8:	00000c0c 	andeq	r0, r0, ip, lsl #24
  ec:	09210800 	stmdbeq	r1!, {fp}
  f0:	00000089 	andeq	r0, r0, r9, lsl #1
  f4:	00000108 	andeq	r0, r0, r8, lsl #2
  f8:	00008904 	andeq	r8, r0, r4, lsl #18
  fc:	00340400 	eorseq	r0, r4, r0, lsl #8
 100:	3b040000 	blcc	100108 <_cstart+0x100028>
 104:	00000000 	andeq	r0, r0, r0
 108:	00008b18 	andeq	r8, r0, r8, lsl fp
 10c:	06730700 	ldrbteq	r0, [r3], -r0, lsl #14
 110:	00002105 	andeq	r2, r0, r5, lsl #2
 114:	06cd0700 	strbeq	r0, [sp], r0, lsl #14
 118:	00006505 	andeq	r6, r0, r5, lsl #10
 11c:	063d0700 	ldrteq	r0, [sp], -r0, lsl #14
 120:	0000c605 	andeq	ip, r0, r5, lsl #12
 124:	06f70700 	ldrbteq	r0, [r7], r0, lsl #14
 128:	0000d419 	andeq	sp, r0, r9, lsl r4
 12c:	06060100 	streq	r0, [r6], -r0, lsl #2
 130:	000000e0 	andeq	r0, r0, r0, ror #1
 134:	00000044 	andeq	r0, r0, r4, asr #32
 138:	01b49c01 			@ <UNDEFINED> instruction: 0x01b49c01
 13c:	21050000 	mrscs	r0, (UNDEF: 5)
 140:	01000000 	mrseq	r0, (UNDEF: 0)
 144:	620d0708 	andvs	r0, sp, #8, 14	@ 0x200000
 148:	01007373 	tsteq	r0, r3, ror r3
 14c:	01b4100d 			@ <UNDEFINED> instruction: 0x01b4100d
 150:	00120000 	andseq	r0, r2, r0
 154:	000c0000 	andeq	r0, ip, r0
 158:	291a0000 	ldmdbcs	sl, {}	@ <UNPREDICTABLE>
 15c:	01000000 	mrseq	r0, (UNDEF: 0)
 160:	01b4100e 			@ <UNDEFINED> instruction: 0x01b4100e
 164:	5c1b0000 	ldcpl	0, cr0, [fp], {-0}
 168:	0c000003 	stceq	0, cr0, [r0], {3}
 16c:	01000001 	tsteq	r0, r1
 170:	0000010c 	andeq	r0, r0, ip, lsl #2
 174:	00000008 	andeq	r0, r0, r8
 178:	86051901 	strhi	r1, [r5], -r1, lsl #18
 17c:	1c000001 	stcne	0, cr0, [r0], {1}
 180:	00000365 	andeq	r0, r0, r5, ror #6
 184:	e8030001 	stmda	r3, {r0}
 188:	20000000 	andcs	r0, r0, r0
 18c:	03000001 	movweq	r0, #1
 190:	00000108 	andeq	r0, r0, r8, lsl #2
 194:	000001b9 			@ <UNDEFINED> instruction: 0x000001b9
 198:	00010c03 	andeq	r0, r1, r3, lsl #24
 19c:	00011800 	andeq	r1, r1, r0, lsl #16
 1a0:	01180300 	tsteq	r8, r0, lsl #6
 1a4:	01100000 	tsteq	r0, r0
 1a8:	1c030000 	stcne	0, cr0, [r3], {-0}
 1ac:	08000001 	stmdaeq	r0, {r0}
 1b0:	00000001 	andeq	r0, r0, r1
 1b4:	00007108 	andeq	r7, r0, r8, lsl #2
 1b8:	00fe1d00 	rscseq	r1, lr, r0, lsl #26
 1bc:	18020000 	stmdane	r2, {}	@ <UNPREDICTABLE>
 1c0:	00008014 	andeq	r8, r0, r4, lsl r0
 1c4:	00006000 	andeq	r6, r0, r0
 1c8:	529c0100 	addspl	r0, ip, #0, 2
 1cc:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
 1d0:	000000f1 	strdeq	r0, [r0], -r1
 1d4:	00000262 	andeq	r0, r0, r2, ror #4
 1d8:	00100305 	andseq	r0, r0, r5, lsl #6
 1dc:	98060000 	stmdals	r6, {}	@ <UNPREDICTABLE>
 1e0:	e8000000 	stmda	r0, {}	@ <UNPREDICTABLE>
 1e4:	fd000000 	stc2	0, cr0, [r0, #-0]
 1e8:	01000001 	tsteq	r0, r1
 1ec:	30015001 	andcc	r5, r1, r1
 1f0:	01510101 	cmpeq	r1, r1, lsl #2
 1f4:	52010130 	andpl	r0, r1, #48, 2
 1f8:	10000a03 	andne	r0, r0, r3, lsl #20
 1fc:	00a00600 	adceq	r0, r0, r0, lsl #12
 200:	02670000 	rsbeq	r0, r7, #0
 204:	02100000 	andseq	r0, r0, #0
 208:	01010000 	mrseq	r0, (UNDEF: 1)
 20c:	00300150 	eorseq	r0, r0, r0, asr r1
 210:	0000cc06 	andeq	ip, r0, r6, lsl #24
 214:	0000d100 	andeq	sp, r0, r0, lsl #2
 218:	00024800 	andeq	r4, r2, r0, lsl #16
 21c:	50010100 	andpl	r0, r1, r0, lsl #2
 220:	00980305 	addseq	r0, r8, r5, lsl #6
 224:	01010000 	mrseq	r0, (UNDEF: 1)
 228:	18030551 	stmdane	r3, {r0, r4, r6, r8, sl}
 22c:	01000000 	mrseq	r0, (UNDEF: 0)
 230:	03055201 	movweq	r5, #20993	@ 0x5201
 234:	00000010 	andeq	r0, r0, r0, lsl r0
 238:	01530101 	cmpeq	r3, r1, lsl #2
 23c:	7d02014a 	stcvc	1, cr0, [r2, #-296]	@ 0xfffffed8
 240:	c8030500 	stmdagt	r3, {r8, sl}
 244:	00000000 	andeq	r0, r0, r0
 248:	0000d003 	andeq	sp, r0, r3
 24c:	00010800 	andeq	r0, r1, r0, lsl #16
 250:	92090000 	andls	r0, r9, #0
 254:	62000000 	andvs	r0, r0, #0
 258:	0f000002 	svceq	0x00000002
 25c:	0000002d 	andeq	r0, r0, sp, lsr #32
 260:	5207000c 	andpl	r0, r7, #12
 264:	1e000002 	cdpne	0, 0, cr0, cr0, cr2, {0}
 268:	0000006f 	andeq	r0, r0, pc, rrx
 26c:	34130702 	ldrcc	r0, [r3], #-1794	@ 0xfffff8fe
 270:	00000000 	andeq	r0, r0, r0
 274:	80000000 	andhi	r0, r0, r0
 278:	01000000 	mrseq	r0, (UNDEF: 0)
 27c:	0003429c 	muleq	r3, ip, r2
 280:	736d1f00 	cmnvc	sp, #0, 30
 284:	07020067 	streq	r0, [r2, -r7, rrx]
 288:	0000972d 	andeq	r9, r0, sp, lsr #14
 28c:	00003000 	andeq	r3, r0, r0
 290:	00002a00 	andeq	r2, r0, r0, lsl #20
 294:	7a722000 	bvc	1c8829c <_cstart+0x1c881bc>
 298:	18080200 	stmdane	r8, {r9}
 29c:	00000342 	andeq	r0, r0, r2, asr #6
 2a0:	00312100 	eorseq	r2, r1, r0, lsl #2
 2a4:	0d020000 	stceq	0, cr0, [r2, #-0]
 2a8:	00002d0e 	andeq	r2, r0, lr, lsl #26
 2ac:	00005000 	andeq	r5, r0, r0
 2b0:	00004a00 	andeq	r4, r0, r0, lsl #20
 2b4:	00f10e00 	rscseq	r0, r1, r0, lsl #28
 2b8:	03570000 	cmpeq	r7, #0
 2bc:	03050000 	movweq	r0, #20480	@ 0x5000
 2c0:	00000000 	andeq	r0, r0, r0
 2c4:	00001822 	andeq	r1, r0, r2, lsr #16
 2c8:	00004c00 	andeq	r4, r0, r0, lsl #24
 2cc:	00032100 	andeq	r2, r3, r0, lsl #2
 2d0:	00690d00 	rsbeq	r0, r9, r0, lsl #26
 2d4:	2d120e02 	ldccs	14, cr0, [r2, #-8]
 2d8:	6e000000 	cdpvs	0, 0, cr0, cr0, cr0, {0}
 2dc:	64000000 	strvs	r0, [r0], #-0
 2e0:	06000000 	streq	r0, [r0], -r0
 2e4:	00000060 	andeq	r0, r0, r0, rrx
 2e8:	000000d1 	ldrdeq	r0, [r0], -r1
 2ec:	00000317 	andeq	r0, r0, r7, lsl r3
 2f0:	05500101 	ldrbeq	r0, [r0, #-257]	@ 0xfffffeff
 2f4:	00005c03 	andeq	r5, r0, r3, lsl #24
 2f8:	51010100 	mrspl	r0, (UNDEF: 17)
 2fc:	00180305 	andseq	r0, r8, r5, lsl #6
 300:	01010000 	mrseq	r0, (UNDEF: 1)
 304:	00030552 	andeq	r0, r3, r2, asr r5
 308:	01000000 	mrseq	r0, (UNDEF: 0)
 30c:	42015301 	andmi	r5, r1, #67108864	@ 0x4000000
 310:	087d0201 	ldmdaeq	sp!, {r0, r9}^
 314:	03003101 	movweq	r3, #257	@ 0x101
 318:	00000064 	andeq	r0, r0, r4, rrx
 31c:	00000108 	andeq	r0, r0, r8, lsl #2
 320:	00182300 	andseq	r2, r8, r0, lsl #6
 324:	00d10000 	sbcseq	r0, r1, r0
 328:	01010000 	mrseq	r0, (UNDEF: 1)
 32c:	00030550 	andeq	r0, r3, r0, asr r5
 330:	01000000 	mrseq	r0, (UNDEF: 0)
 334:	a3095101 	movwge	r5, #37121	@ 0x9101
 338:	2600a503 	strcs	sl, [r0], -r3, lsl #10
 33c:	00a82da8 	adceq	r2, r8, r8, lsr #27
 340:	7d080000 	stcvc	0, cr0, [r8, #-0]
 344:	09000000 	stmdbeq	r0, {}	@ <UNPREDICTABLE>
 348:	00000092 	muleq	r0, r2, r0
 34c:	00000357 	andeq	r0, r0, r7, asr r3
 350:	00002d0f 	andeq	r2, r0, pc, lsl #26
 354:	07000d00 	streq	r0, [r0, -r0, lsl #26]
 358:	00000347 	andeq	r0, r0, r7, asr #6
 35c:	00021924 	andeq	r1, r2, r4, lsr #18
 360:	14070300 	strne	r0, [r7], #-768	@ 0xfffffd00
 364:	6e692503 	cdpvs	5, 6, cr2, cr9, cr3, {0}
 368:	0e080300 	cdpeq	3, 0, cr0, cr8, cr0, {0}
 36c:	00000071 	andeq	r0, r0, r1, ror r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	02004901 	andeq	r4, r0, #16384	@ 0x4000
   4:	00187e18 	andseq	r7, r8, r8, lsl lr
   8:	00240200 	eoreq	r0, r4, r0, lsl #4
   c:	0b3e0b0b 	bleq	f82c40 <_cstart+0xf82b60>
  10:	00000e03 	andeq	r0, r0, r3, lsl #28
  14:	7d004803 	stcvc	8, cr4, [r0, #-12]
  18:	00137f01 	andseq	r7, r3, r1, lsl #30
  1c:	00050400 	andeq	r0, r5, r0, lsl #8
  20:	00001349 	andeq	r1, r0, r9, asr #6
  24:	3f002e05 	svccc	0x00002e05
  28:	3a0e0319 	bcc	380c94 <_cstart+0x380bb4>
  2c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  30:	3c19270b 	ldccc	7, cr2, [r9], {11}
  34:	06000019 			@ <UNDEFINED> instruction: 0x06000019
  38:	017d0148 	cmneq	sp, r8, asr #2
  3c:	1301137f 	movwne	r1, #4991	@ 0x137f
  40:	26070000 	strcs	r0, [r7], -r0
  44:	00134900 	andseq	r4, r3, r0, lsl #18
  48:	000f0800 	andeq	r0, pc, r0, lsl #16
  4c:	4904210b 	stmdbmi	r4, {r0, r1, r3, r8, sp}
  50:	09000013 	stmdbeq	r0, {r0, r1, r4}
  54:	13490101 	movtne	r0, #37121	@ 0x9101
  58:	00001301 	andeq	r1, r0, r1, lsl #6
  5c:	0300160a 	movweq	r1, #1546	@ 0x60a
  60:	3b0b3a0e 	blcc	2ce8a0 <_cstart+0x2ce7c0>
  64:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  68:	0b000013 	bleq	bc <.debug_abbrev+0xbc>
  6c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  70:	3b06213a 	blcc	188560 <_cstart+0x188480>
  74:	1221390b 	eorne	r3, r1, #180224	@ 0x2c000
  78:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	@ <UNPREDICTABLE>
  7c:	0000193c 	andeq	r1, r0, ip, lsr r9
  80:	3f012e0c 	svccc	0x00012e0c
  84:	3a0e0319 	bcc	380cf0 <_cstart+0x380c10>
  88:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  8c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  90:	01193c13 	tsteq	r9, r3, lsl ip
  94:	0d000013 	stceq	0, cr0, [r0, #-76]	@ 0xffffffb4
  98:	08030034 	stmdaeq	r3, {r2, r4, r5}
  9c:	0b3b0b3a 	bleq	ec2d8c <_cstart+0xec2cac>
  a0:	13490b39 	movtne	r0, #39737	@ 0x9b39
  a4:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
  a8:	0e000017 	mcreq	0, 0, r0, cr0, cr7, {0}
  ac:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  b0:	19341349 	ldmdbne	r4!, {r0, r3, r6, r8, r9, ip}
  b4:	00001802 	andeq	r1, r0, r2, lsl #16
  b8:	4900210f 	stmdbmi	r0, {r0, r1, r2, r3, r8, sp}
  bc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  c0:	01111000 	tsteq	r1, r0
  c4:	0b130e25 	bleq	4c3960 <_cstart+0x4c3880>
  c8:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
  cc:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  d0:	00001710 	andeq	r1, r0, r0, lsl r7
  d4:	0b002411 	bleq	9120 <_cstart+0x9040>
  d8:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
  dc:	12000008 	andne	r0, r0, #8
  e0:	13490035 	movtne	r0, #36917	@ 0x9035
  e4:	0f130000 	svceq	0x00130000
  e8:	000b0b00 	andeq	r0, fp, r0, lsl #22
  ec:	00211400 	eoreq	r1, r1, r0, lsl #8
  f0:	04150000 	ldreq	r0, [r5], #-0
  f4:	0b0b3e01 	bleq	2cf900 <_cstart+0x2cf820>
  f8:	3a13490b 	bcc	4d252c <_cstart+0x4d244c>
  fc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 100:	0013010b 	andseq	r0, r3, fp, lsl #2
 104:	00281600 	eoreq	r1, r8, r0, lsl #12
 108:	051c0e03 	ldreq	r0, [ip, #-3587]	@ 0xfffff1fd
 10c:	18170000 	ldmdane	r7, {}	@ <UNPREDICTABLE>
 110:	18000000 	stmdane	r0, {}	@ <UNPREDICTABLE>
 114:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	@ <UNPREDICTABLE>
 118:	0b3a0e03 	bleq	e8392c <_cstart+0xe8384c>
 11c:	0b390b3b 	bleq	e42e10 <_cstart+0xe42d30>
 120:	01871927 	orreq	r1, r7, r7, lsr #18
 124:	00193c19 	andseq	r3, r9, r9, lsl ip
 128:	012e1900 			@ <UNDEFINED> instruction: 0x012e1900
 12c:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
 130:	0b3b0b3a 	bleq	ec2e20 <_cstart+0xec2d40>
 134:	01110b39 	tsteq	r1, r9, lsr fp
 138:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 13c:	1301197a 	movwne	r1, #6522	@ 0x197a
 140:	341a0000 	ldrcc	r0, [sl], #-0
 144:	3a0e0300 	bcc	380d4c <_cstart+0x380c6c>
 148:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 14c:	0013490b 	andseq	r4, r3, fp, lsl #18
 150:	011d1b00 	tsteq	sp, r0, lsl #22
 154:	01521331 	cmpeq	r2, r1, lsr r3
 158:	110b42b8 			@ <UNDEFINED> instruction: 0x110b42b8
 15c:	58061201 	stmdapl	r6, {r0, r9, ip}
 160:	570b590b 	strpl	r5, [fp, -fp, lsl #18]
 164:	0013010b 	andseq	r0, r3, fp, lsl #2
 168:	00341c00 	eorseq	r1, r4, r0, lsl #24
 16c:	0b1c1331 	bleq	704e38 <_cstart+0x704d58>
 170:	2e1d0000 	cdpcs	0, 1, cr0, cr13, cr0, {0}
 174:	3a0e0301 	bcc	380d80 <_cstart+0x380ca0>
 178:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 17c:	1119270b 	tstne	r9, fp, lsl #14
 180:	40061201 	andmi	r1, r6, r1, lsl #4
 184:	01197a18 	tsteq	r9, r8, lsl sl
 188:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
 18c:	0e03012e 	cdpeq	1, 0, cr0, cr3, cr14, {1}
 190:	0b3b0b3a 	bleq	ec2e80 <_cstart+0xec2da0>
 194:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 198:	01111349 	tsteq	r1, r9, asr #6
 19c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 1a0:	1301197a 	movwne	r1, #6522	@ 0x197a
 1a4:	051f0000 	ldreq	r0, [pc, #-0]	@ 1ac <.debug_abbrev+0x1ac>
 1a8:	3a080300 	bcc	200db0 <_cstart+0x200cd0>
 1ac:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1b0:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
 1b4:	1742b717 	smlaldne	fp, r2, r7, r7
 1b8:	34200000 	strtcc	r0, [r0], #-0
 1bc:	3a080300 	bcc	200dc4 <_cstart+0x200ce4>
 1c0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1c4:	1c13490b 			@ <UNDEFINED> instruction: 0x1c13490b
 1c8:	2100000b 	tstcs	r0, fp
 1cc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 1d0:	0b3b0b3a 	bleq	ec2ec0 <_cstart+0xec2de0>
 1d4:	13490b39 	movtne	r0, #39737	@ 0x9b39
 1d8:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
 1dc:	22000017 	andcs	r0, r0, #23
 1e0:	0111010b 	tsteq	r1, fp, lsl #2
 1e4:	13010612 	movwne	r0, #5650	@ 0x1612
 1e8:	48230000 	stmdami	r3!, {}	@ <UNPREDICTABLE>
 1ec:	7f017d01 	svcvc	0x00017d01
 1f0:	24000013 	strcs	r0, [r0], #-19	@ 0xffffffed
 1f4:	0e03012e 	cdpeq	1, 0, cr0, cr3, cr14, {1}
 1f8:	0b3b0b3a 	bleq	ec2ee8 <_cstart+0xec2e08>
 1fc:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 200:	00000b20 	andeq	r0, r0, r0, lsr #22
 204:	03003425 	movweq	r3, #1061	@ 0x425
 208:	3b0b3a08 	blcc	2cea30 <_cstart+0x2ce950>
 20c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 210:	00000013 	andeq	r0, r0, r3, lsl r0

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000088 	andeq	r0, r0, r8, lsl #1
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	00010100 	andeq	r0, r1, r0, lsl #2
  10:	f0040000 			@ <UNDEFINED> instruction: 0xf0040000
  14:	0101f001 	tsteq	r1, r1	@ <UNPREDICTABLE>
  18:	01f00453 	mvnseq	r0, r3, asr r4
  1c:	730301f8 	movwvc	r0, #12792	@ 0x31f8
  20:	f8049f04 			@ <UNDEFINED> instruction: 0xf8049f04
  24:	01028701 	tsteq	r2, r1, lsl #14
  28:	00000053 	andeq	r0, r0, r3, asr r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	01140004 	tsteq	r4, r4
  34:	17140450 			@ <UNDEFINED> instruction: 0x17140450
  38:	17045101 	strne	r5, [r4, -r1, lsl #2]
  3c:	a30a0180 	movwge	r0, #41344	@ 0xa180
  40:	2600a503 	strcs	sl, [r0], -r3, lsl #10
  44:	00a82da8 	adceq	r2, r8, r8, lsr #27
  48:	0101009f 	swpeq	r0, pc, [r1]	@ <UNPREDICTABLE>
  4c:	00000001 	andeq	r0, r0, r1
  50:	02381804 	eorseq	r1, r8, #4, 16	@ 0x40000
  54:	38049f30 	stmdacc	r4, {r4, r5, r8, r9, sl, fp, ip, pc}
  58:	9f310264 	svcls	0x00310264
  5c:	01806404 	orreq	r6, r0, r4, lsl #8
  60:	009f3002 	addseq	r3, pc, r2
  64:	00000003 	andeq	r0, r0, r3
  68:	00000000 	andeq	r0, r0, r0
  6c:	18040000 	stmdane	r4, {}	@ <UNPREDICTABLE>
  70:	9f30021c 	svcls	0x0030021c
  74:	01341c04 	teqeq	r4, r4, lsl #24
  78:	38340453 	ldmdacc	r4!, {r0, r1, r4, r6, sl}
  7c:	9f7f7303 	svcls	0x007f7303
  80:	013c3804 	teqeq	ip, r4, lsl #16
  84:	80640453 	rsbhi	r0, r4, r3, asr r4
  88:	00530101 	subseq	r0, r3, r1, lsl #2

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000124 	andeq	r0, r0, r4, lsr #2
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001ce 	andeq	r0, r0, lr, asr #3
   4:	01020003 	tsteq	r2, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
  2c:	6a72612f 	bvs	1c984f0 <_cstart+0x1c98410>
  30:	2f6b6976 	svccs	0x006b6976
  34:	676f7250 			@ <UNDEFINED> instruction: 0x676f7250
  38:	6d6d6172 	stclvs	1, cr6, [sp, #-456]!	@ 0xfffffe38
  3c:	2f676e69 	svccs	0x00676e69
  40:	73632f63 	cmnvc	r3, #396	@ 0x18c
  44:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  48:	7734322d 	ldrvc	r3, [r4, -sp, lsr #4]!
  4c:	2f2f6e69 	svccs	0x002f6e69
  50:	7062696c 	rsbvc	r6, r2, ip, ror #18
  54:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  58:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  5c:	752f0065 	strvc	r0, [pc, #-101]!	@ ffffffff <_cstart+0xffffff1f>
  60:	6c2f7273 	stcvs	2, cr7, [pc], #-460	@ fffffe9c <_cstart+0xfffffdbc>
  64:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  68:	612f6363 			@ <UNDEFINED> instruction: 0x612f6363
  6c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  70:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  74:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  78:	2e34312f 	cdpcs	1, 3, cr3, cr4, cr15, {1}
  7c:	2f302e31 	svccs	0x00302e31
  80:	6c636e69 	stclvs	14, cr6, [r3], #-420	@ 0xfffffe5c
  84:	00656475 	rsbeq	r6, r5, r5, ror r4
  88:	7273752f 	rsbsvc	r7, r3, #197132288	@ 0xbc00000
  8c:	6d72612f 	ldclvs	1, cr6, [r2, #-188]!	@ 0xffffff44
  90:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  94:	61652d65 	cmnvs	r5, r5, ror #26
  98:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	@ <UNPREDICTABLE>
  9c:	756c636e 	strbvc	r6, [ip, #-878]!	@ 0xfffffc92
  a0:	00006564 	andeq	r6, r0, r4, ror #10
  a4:	61747363 	cmnvs	r4, r3, ror #6
  a8:	632e7472 			@ <UNDEFINED> instruction: 0x632e7472
  ac:	00000100 	andeq	r0, r0, r0, lsl #2
  b0:	7a646572 	bvc	1919680 <_cstart+0x19195a0>
  b4:	2e656e6f 	cdpcs	14, 6, cr6, cr5, cr15, {3}
  b8:	00020068 	andeq	r0, r2, r8, rrx
  bc:	63796300 	cmnvs	r9, #0, 6
  c0:	632d656c 			@ <UNDEFINED> instruction: 0x632d656c
  c4:	746e756f 	strbtvc	r7, [lr], #-1391	@ 0xfffffa91
  c8:	0200682e 	andeq	r6, r0, #3014656	@ 0x2e0000
  cc:	74730000 	ldrbtvc	r0, [r3], #-0
  d0:	66656464 	strbtvs	r6, [r5], -r4, ror #8
  d4:	0300682e 	movweq	r6, #2094	@ 0x82e
  d8:	74730000 	ldrbtvc	r0, [r3], #-0
  dc:	746e6964 	strbtvc	r6, [lr], #-2404	@ 0xfffff69c
  e0:	6363672d 	cmnvs	r3, #11796480	@ 0xb40000
  e4:	0300682e 	movweq	r6, #2094	@ 0x82e
  e8:	656d0000 	strbvs	r0, [sp, #-0]!
  ec:	70616d6d 	rsbvc	r6, r1, sp, ror #26
  f0:	0200682e 	andeq	r6, r0, #3014656	@ 0x2e0000
  f4:	70720000 	rsbsvc	r0, r2, r0
  f8:	00682e69 	rsbeq	r2, r8, r9, ror #28
  fc:	73000002 	movwvc	r0, #2
 100:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
 104:	00682e67 	rsbeq	r2, r8, r7, ror #28
 108:	00000004 	andeq	r0, r0, r4
 10c:	32050204 	andcc	r0, r5, #4, 4	@ 0x40000000
 110:	00020500 	andeq	r0, r2, r0, lsl #10
 114:	18000000 	stmdane	r0, {}	@ <UNPREDICTABLE>
 118:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 11c:	05144b06 	ldreq	r4, [r4, #-2822]	@ 0xfffff4fa
 120:	05010607 	streq	r0, [r1, #-1543]	@ 0xfffff9f9
 124:	064b0609 	strbeq	r0, [fp], -r9, lsl #12
 128:	0605052e 	streq	r0, [r5], -lr, lsr #10
 12c:	09051330 	stmdbeq	r5, {r4, r5, r8, r9, ip}
 130:	06120501 	ldreq	r0, [r2], -r1, lsl #10
 134:	001b0501 	andseq	r0, fp, r1, lsl #10
 138:	06010402 	streq	r0, [r1], -r2, lsl #8
 13c:	4b09052e 	blmi	2415fc <_cstart+0x24151c>
 140:	01060e05 	tsteq	r6, r5, lsl #28
 144:	054a0b05 	strbeq	r0, [sl, #-2821]	@ 0xfffff4fb
 148:	0531060d 	ldreq	r0, [r1, #-1549]!	@ 0xfffff9f3
 14c:	0402002b 	streq	r0, [r2], #-43	@ 0xffffffd5
 150:	02000e02 	andeq	r0, r0, #2, 28
 154:	2e060204 	cdpcs	2, 0, cr0, cr6, cr4, {0}
 158:	30060d05 	andcc	r0, r6, r5, lsl #26
 15c:	2e060114 	mcrcs	1, 0, r0, cr6, cr4, {0}
 160:	01040200 	mrseq	r0, R12_usr
 164:	00200806 	eoreq	r0, r0, r6, lsl #16
 168:	06010402 	streq	r0, [r1], -r2, lsl #8
 16c:	0605052e 	streq	r0, [r5], -lr, lsr #10
 170:	06010515 			@ <UNDEFINED> instruction: 0x06010515
 174:	06270513 			@ <UNDEFINED> instruction: 0x06270513
 178:	4b0505d8 	blmi	1418e0 <_cstart+0x141800>
 17c:	02000183 	andeq	r0, r0, #-1073741792	@ 0xc0000020
 180:	4a060104 	bmi	180598 <_cstart+0x1804b8>
 184:	054b0105 	strbeq	r0, [fp, #-261]	@ 0xfffffefb
 188:	04020005 	streq	r0, [r2], #-5
 18c:	00490601 	subeq	r0, r9, r1, lsl #12
 190:	d6010402 	strle	r0, [r1], -r2, lsl #8
 194:	10050104 	andne	r0, r5, r4, lsl #2
 198:	059e6c03 	ldreq	r6, [lr, #3075]	@ 0xc03
 19c:	05053002 	streq	r3, [r5, #-2]
 1a0:	14133114 	ldrne	r3, [r3], #-276	@ 0xfffffeec
 1a4:	0f061005 	svceq	0x00061005
 1a8:	05310a05 	ldreq	r0, [r1, #-2565]!	@ 0xfffff5fb
 1ac:	052f0609 	streq	r0, [pc, #-1545]!	@ fffffbab <_cstart+0xfffffacb>
 1b0:	06010610 			@ <UNDEFINED> instruction: 0x06010610
 1b4:	69050549 	stmdbvs	r5, {r0, r3, r6, r8, sl}
 1b8:	03043230 	movweq	r3, #16944	@ 0x4230
 1bc:	6e031405 	cdpvs	4, 0, cr1, cr3, cr5, {0}
 1c0:	13050501 	movwne	r0, #21761	@ 0x5501
 1c4:	03010413 	movweq	r0, #5139	@ 0x1413
 1c8:	02054a12 	andeq	r4, r5, #73728	@ 0x12000
 1cc:	0006022f 	andeq	r0, r6, pc, lsr #4
 1d0:	Address 0x1d0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
   4:	7a697300 	bvc	1a5cc0c <_cstart+0x1a5cb2c>
   8:	00745f65 	rsbseq	r5, r4, r5, ror #30
   c:	736d656d 	cmnvc	sp, #457179136	@ 0x1b400000
  10:	5f007465 	svcpl	0x00007465
  14:	7373625f 	cmnvc	r3, #-268435451	@ 0xf0000005
  18:	6174735f 	cmnvs	r4, pc, asr r3
  1c:	5f5f7472 	svcpl	0x005f7472
  20:	746f6e00 	strbtvc	r6, [pc], #-3584	@ 28 <.debug_str+0x28>
  24:	6e69616d 	cdpvs	1, 6, cr6, cr9, cr13, {3}
  28:	73736200 	cmnvc	r3, #0, 4
  2c:	646e655f 	strbtvs	r6, [lr], #-1375	@ 0xfffffaa1
  30:	61666e00 	cmnvs	r6, r0, lsl #28
  34:	2f006c69 	svccs	0x00006c69
  38:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
  3c:	6a72612f 	bvs	1c98500 <_cstart+0x1c98420>
  40:	2f6b6976 	svccs	0x006b6976
  44:	676f7250 			@ <UNDEFINED> instruction: 0x676f7250
  48:	6d6d6172 	stclvs	1, cr6, [sp, #-456]!	@ 0xfffffe38
  4c:	2f676e69 	svccs	0x00676e69
  50:	73632f63 	cmnvc	r3, #396	@ 0x18c
  54:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  58:	7734322d 	ldrvc	r3, [r4, -sp, lsr #4]!
  5c:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	@ fffffec0 <_cstart+0xfffffde0>
  60:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  64:	72617500 	rsbvc	r7, r1, #0, 10
  68:	6e695f74 	mcrvs	15, 3, r5, cr9, cr4, {3}
  6c:	72007469 	andvc	r7, r0, #1761607680	@ 0x69000000
  70:	6f7a6465 	svcvs	0x007a6465
  74:	635f656e 	cmpvs	pc, #461373440	@ 0x1b800000
  78:	6b636568 	blvs	18d9620 <_cstart+0x18d9540>
  7c:	736e7500 	cmnvc	lr, #0, 10
  80:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  84:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  88:	63007261 	movwvs	r7, #609	@ 0x261
  8c:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  90:	6265725f 	rsbvs	r7, r5, #-268435451	@ 0xf0000005
  94:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  98:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  9c:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  a0:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  a4:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  a8:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  ac:	2074726f 	rsbscs	r7, r4, pc, ror #4
  b0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  b4:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  b8:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  bc:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
  c0:	5f323374 	svcpl	0x00323374
  c4:	75630074 	strbvc	r0, [r3, #-116]!	@ 0xffffff8c
  c8:	6d6f7473 	stclvs	4, cr7, [pc, #-460]!	@ ffffff04 <_cstart+0xfffffe24>
  cc:	616f6c5f 	cmnvs	pc, pc, asr ip	@ <UNPREDICTABLE>
  d0:	00726564 	rsbseq	r6, r2, r4, ror #10
  d4:	7473635f 	ldrbtvc	r6, [r3], #-863	@ 0xfffffca1
  d8:	00747261 	rsbseq	r7, r4, r1, ror #4
  dc:	74732f2e 	ldrbtvc	r2, [r3], #-3886	@ 0xfffff0d2
  e0:	2d666661 	stclcs	6, cr6, [r6, #-388]!	@ 0xfffffe7c
  e4:	2f637273 	svccs	0x00637273
  e8:	61747363 	cmnvs	r4, r3, ror #6
  ec:	632e7472 			@ <UNDEFINED> instruction: 0x632e7472
  f0:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  f4:	54434e55 	strbpl	r4, [r3], #-3669	@ 0xfffff1ab
  f8:	5f4e4f49 	svcpl	0x004e4f49
  fc:	6572005f 	ldrbvs	r0, [r2, #-95]!	@ 0xffffffa1
 100:	6e6f7a64 	vnmulvs.f32	s15, s30, s9
 104:	6e695f65 	cdpvs	15, 6, cr5, cr9, cr5, {3}
 108:	75007469 	strvc	r7, [r0, #-1129]	@ 0xfffffb97
 10c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 110:	2064656e 	rsbcs	r6, r4, lr, ror #10
 114:	00746e69 	rsbseq	r6, r4, r9, ror #28
 118:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 11c:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 120:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 124:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 128:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 12c:	4700746e 	strmi	r7, [r0, -lr, ror #8]
 130:	4320554e 			@ <UNDEFINED> instruction: 0x4320554e
 134:	31203939 			@ <UNDEFINED> instruction: 0x31203939
 138:	2e312e34 	mrccs	14, 1, r2, cr1, cr4, {1}
 13c:	6d2d2030 	stcvs	0, cr2, [sp, #-192]!	@ 0xffffff40
 140:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	@ 0xfffffe74
 144:	316d7261 	cmncc	sp, r1, ror #4
 148:	6a363731 	bvs	d8de14 <_cstart+0xd8dd34>
 14c:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
 150:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
 154:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	@ 0xfffffe2c
 158:	316d7261 	cmncc	sp, r1, ror #4
 15c:	6a363731 	bvs	d8de28 <_cstart+0xd8dd48>
 160:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
 164:	6e6d2d20 	cdpvs	13, 6, cr2, cr13, cr0, {1}
 168:	6e752d6f 	cdpvs	13, 7, cr2, cr5, cr15, {3}
 16c:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
 170:	2d64656e 	stclcs	5, cr6, [r4, #-440]!	@ 0xfffffe48
 174:	65636361 	strbvs	r6, [r3, #-865]!	@ 0xfffffc9f
 178:	2d207373 	stccs	3, cr7, [r0, #-460]!	@ 0xfffffe34
 17c:	3d70746d 	ldclcc	4, cr7, [r0, #-436]!	@ 0xfffffe4c
 180:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
 184:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 188:	74616f6c 	strbtvc	r6, [r1], #-3948	@ 0xfffff094
 18c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 190:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
 194:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
 198:	206d7261 	rsbcs	r7, sp, r1, ror #4
 19c:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
 1a0:	613d6863 	teqvs	sp, r3, ror #16
 1a4:	36766d72 			@ <UNDEFINED> instruction: 0x36766d72
 1a8:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 1ac:	62646767 	rsbvs	r6, r4, #27000832	@ 0x19c0000
 1b0:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 1b4:	74732d20 	ldrbtvc	r2, [r3], #-3360	@ 0xfffff2e0
 1b8:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 1bc:	20393975 	eorscs	r3, r9, r5, ror r9
 1c0:	7266662d 	rsbvc	r6, r6, #47185920	@ 0x2d00000
 1c4:	74736565 	ldrbtvc	r6, [r3], #-1381	@ 0xfffffa9b
 1c8:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1cc:	6c00676e 	stcvs	7, cr6, [r0], {110}	@ 0x6e
 1d0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1d4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1d8:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 1dc:	625f5f00 	subsvs	r5, pc, #0, 30
 1e0:	655f7373 	ldrbvs	r7, [pc, #-883]	@ fffffe75 <_cstart+0xfffffd95>
 1e4:	5f5f646e 	svcpl	0x005f646e
 1e8:	6f687300 	svcvs	0x00687300
 1ec:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 1f0:	7000746e 	andvc	r7, r0, lr, ror #8
 1f4:	746e6972 	strbtvc	r6, [lr], #-2418	@ 0xfffff68e
 1f8:	5a52006b 	bpl	14803ac <_cstart+0x14802cc>
 1fc:	59424e5f 	stmdbpl	r2, {r0, r1, r2, r3, r4, r6, r9, sl, fp, lr}^
 200:	00534554 	subseq	r4, r3, r4, asr r5
 204:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 208:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 20c:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 210:	2064656e 	rsbcs	r6, r4, lr, ror #10
 214:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
 218:	63796300 	cmnvs	r9, #0, 6
 21c:	635f656c 	cmpvs	pc, #108, 10	@ 0x1b000000
 220:	695f746e 	ldmdbvs	pc, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^	@ <UNPREDICTABLE>
 224:	0074696e 	rsbseq	r6, r4, lr, ror #18

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000080 	andeq	r0, r0, r0, lsl #1
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	180e4201 	stmdane	lr, {r0, r9, lr}
  28:	00040e72 	andeq	r0, r4, r2, ror lr
  2c:	0000001c 	andeq	r0, r0, ip, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000080 	andeq	r0, r0, r0, lsl #1
  38:	00000060 	andeq	r0, r0, r0, rrx
  3c:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  40:	100e4201 	andne	r4, lr, r1, lsl #4
  44:	040e0a52 	streq	r0, [lr], #-2642	@ 0xfffff5ae
  48:	00000b42 	andeq	r0, r0, r2, asr #22
  4c:	00000014 	andeq	r0, r0, r4, lsl r0
  50:	00000000 	andeq	r0, r0, r0
  54:	000000e0 	andeq	r0, r0, r0, ror #1
  58:	00000044 	andeq	r0, r0, r4, asr #32
  5c:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  60:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <_cstart+0x12cd74c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <_cstart+0x46350>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


custom-loader.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <custom_loader>:
   0:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000082 	andeq	r0, r0, r2, lsl #1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00003b02 	andeq	r3, r0, r2, lsl #22
  10:	00000c00 	andeq	r0, r0, r0, lsl #24
  14:	01530000 	cmpeq	r3, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00040000 	andeq	r0, r4, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04030000 	streq	r0, [r3], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	@ 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000001c 	andeq	r0, r0, ip, lsl r0
  34:	db060101 	blle	180440 <custom_loader+0x180440>
  38:	01000000 	mrseq	r0, (UNDEF: 0)
  3c:	01360502 	teqeq	r6, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00012d05 	andeq	r2, r1, r5, lsl #26
  48:	05080100 	streq	r0, [r8, #-256]	@ 0xffffff00
  4c:	00000140 	andeq	r0, r0, r0, asr #2
  50:	1f080101 	svcne	0x00080101
  54:	01000001 	tsteq	r0, r1
  58:	00e70702 	rsceq	r0, r7, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	00002907 	andeq	r2, r0, r7, lsl #18
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	00000108 	andeq	r0, r0, r8, lsl #2
  6c:	4e080101 	cdpmi	1, 0, cr0, cr8, cr1, {0}
  70:	04000001 	streq	r0, [r0], #-1
  74:	000000fa 	strdeq	r0, [r0], -sl
  78:	00060401 	andeq	r0, r6, r1, lsl #8
  7c:	04000000 	streq	r0, [r0], #-0
  80:	01000000 	mrseq	r0, (UNDEF: 0)
  84:	Address 0x84 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <custom_loader+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  10:	0e030b13 	vmoveq.32	d3[0], r0
  14:	01110e1b 	tsteq	r1, fp, lsl lr
  18:	17100612 			@ <UNDEFINED> instruction: 0x17100612
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	0008030b 	andeq	r0, r8, fp, lsl #6
  28:	002e0400 	eoreq	r0, lr, r0, lsl #8
  2c:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  30:	0b3b0b3a 	bleq	ec2d20 <custom_loader+0xec2d20>
  34:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  38:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  3c:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  40:	Address 0x40 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000004a 	andeq	r0, r0, sl, asr #32
   4:	00320003 	eorseq	r0, r2, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	00006372 	andeq	r6, r0, r2, ror r3
  28:	74737563 	ldrbtvc	r7, [r3], #-1379	@ 0xfffffa9d
  2c:	6c2d6d6f 	stcvs	13, cr6, [sp], #-444	@ 0xfffffe44
  30:	6564616f 	strbvs	r6, [r4, #-367]!	@ 0xfffffe91
  34:	00632e72 	rsbeq	r2, r3, r2, ror lr
  38:	00000001 	andeq	r0, r0, r1
  3c:	05001a05 	streq	r1, [r0, #-2565]	@ 0xfffff5fb
  40:	00000002 	andeq	r0, r0, r2
  44:	01051500 	tsteq	r5, r0, lsl #10
  48:	00020214 	andeq	r0, r2, r4, lsl r2
  4c:	Address 0x4c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	@ 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	@ 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	74737563 	ldrbtvc	r7, [r3], #-1379	@ 0xfffffa9d
  10:	6c2d6d6f 	stcvs	13, cr6, [sp], #-444	@ 0xfffffe44
  14:	6564616f 	strbvs	r6, [r4, #-367]!	@ 0xfffffe91
  18:	00632e72 	rsbeq	r2, r3, r2, ror lr
  1c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  20:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  24:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  28:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  2c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  30:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  34:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  38:	4700746e 	strmi	r7, [r0, -lr, ror #8]
  3c:	4320554e 			@ <UNDEFINED> instruction: 0x4320554e
  40:	31203939 			@ <UNDEFINED> instruction: 0x31203939
  44:	2e312e34 	mrccs	14, 1, r2, cr1, cr4, {1}
  48:	6d2d2030 	stcvs	0, cr2, [sp, #-192]!	@ 0xffffff40
  4c:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	@ 0xfffffe74
  50:	316d7261 	cmncc	sp, r1, ror #4
  54:	6a363731 	bvs	d8dd20 <custom_loader+0xd8dd20>
  58:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
  5c:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
  60:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	@ 0xfffffe2c
  64:	316d7261 	cmncc	sp, r1, ror #4
  68:	6a363731 	bvs	d8dd34 <custom_loader+0xd8dd34>
  6c:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
  70:	6e6d2d20 	cdpvs	13, 6, cr2, cr13, cr0, {1}
  74:	6e752d6f 	cdpvs	13, 7, cr2, cr5, cr15, {3}
  78:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  7c:	2d64656e 	stclcs	5, cr6, [r4, #-440]!	@ 0xfffffe48
  80:	65636361 	strbvs	r6, [r3, #-865]!	@ 0xfffffc9f
  84:	2d207373 	stccs	3, cr7, [r0, #-460]!	@ 0xfffffe34
  88:	3d70746d 	ldclcc	4, cr7, [r0, #-436]!	@ 0xfffffe4c
  8c:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
  90:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  94:	74616f6c 	strbtvc	r6, [r1], #-3948	@ 0xfffff094
  98:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  9c:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
  a0:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
  a4:	206d7261 	rsbcs	r7, sp, r1, ror #4
  a8:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
  ac:	613d6863 	teqvs	sp, r3, ror #16
  b0:	36766d72 			@ <UNDEFINED> instruction: 0x36766d72
  b4:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
  b8:	62646767 	rsbvs	r6, r4, #27000832	@ 0x19c0000
  bc:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
  c0:	74732d20 	ldrbtvc	r2, [r3], #-3360	@ 0xfffff2e0
  c4:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
  c8:	20393975 	eorscs	r3, r9, r5, ror r9
  cc:	7266662d 	rsbvc	r6, r6, #47185920	@ 0x2d00000
  d0:	74736565 	ldrbtvc	r6, [r3], #-1381	@ 0xfffffa9b
  d4:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  d8:	7300676e 	movwvc	r6, #1902	@ 0x76e
  dc:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  e0:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  e4:	73007261 	movwvc	r7, #609	@ 0x261
  e8:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
  ec:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  f0:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  f4:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  f8:	75630074 	strbvc	r0, [r3, #-116]!	@ 0xffffff8c
  fc:	6d6f7473 	stclvs	4, cr7, [pc, #-460]!	@ ffffff38 <custom_loader+0xffffff38>
 100:	616f6c5f 	cmnvs	pc, pc, asr ip	@ <UNPREDICTABLE>
 104:	00726564 	rsbseq	r6, r2, r4, ror #10
 108:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 10c:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 110:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 114:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 118:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 11c:	7500746e 	strvc	r7, [r0, #-1134]	@ 0xfffffb92
 120:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 124:	2064656e 	rsbcs	r6, r4, lr, ror #10
 128:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
 12c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 130:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 134:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
 138:	2074726f 	rsbscs	r7, r4, pc, ror #4
 13c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 140:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 144:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 148:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 14c:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
 150:	2f007261 	svccs	0x00007261
 154:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
 158:	6a72612f 	bvs	1c9861c <custom_loader+0x1c9861c>
 15c:	2f6b6976 	svccs	0x006b6976
 160:	676f7250 			@ <UNDEFINED> instruction: 0x676f7250
 164:	6d6d6172 	stclvs	1, cr6, [sp, #-456]!	@ 0xfffffe38
 168:	2f676e69 	svccs	0x00676e69
 16c:	73632f63 	cmnvc	r3, #396	@ 0x18c
 170:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
 174:	7734322d 	ldrvc	r3, [r4, -sp, lsr #4]!
 178:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	@ ffffffdc <custom_loader+0xffffffdc>
 17c:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000004 	andeq	r0, r0, r4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <custom_loader+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <custom_loader+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <data_abort_vector>:
   0:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	@ 2c <data_abort_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03002 	mov	r3, #2
  18:	e59f2010 	ldr	r2, [pc, #16]	@ 30 <data_abort_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	@ 34 <data_abort_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	@ 38 <data_abort_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000078 	andeq	r0, r0, r8, ror r0
	...
  38:	0000002c 	andeq	r0, r0, ip, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	@ 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	@ 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	@ 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	@ 0xfffffe98
  18:	2d72656c 	ldclcs	5, cr6, [r2, #-432]!	@ 0xfffffe50
  1c:	61746164 	cmnvs	r4, r4, ror #2
  20:	6f62612d 	svcvs	0x0062612d
  24:	632e7472 			@ <UNDEFINED> instruction: 0x632e7472
  28:	00000000 	andeq	r0, r0, r0
  2c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  30:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  34:	3a73253a 	bcc	1cc9524 <data_abort_vector+0x1cc9524>
  38:	633a6425 	teqvs	sl, #620756992	@ 0x25000000
  3c:	656c6c61 	strbvs	r6, [ip, #-3169]!	@ 0xfffff39f
  40:	65642064 	strbvs	r2, [r4, #-100]!	@ 0xffffff9c
  44:	6c756166 	ldclvs	1, cr6, [r5], #-408	@ 0xfffffe68
  48:	61682074 	smcvs	33284	@ 0x8204
  4c:	656c646e 	strbvs	r6, [ip, #-1134]!	@ 0xfffffb92
  50:	75203a72 	strvc	r3, [r0, #-2674]!	@ 0xfffff58e
  54:	6e61686e 	cdpvs	8, 6, cr6, cr1, cr14, {3}
  58:	64656c64 	strbtvs	r6, [r5], #-3172	@ 0xfffff39c
  5c:	63786520 	cmnvs	r8, #32, 10	@ 0x8000000
  60:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
  64:	3c206e6f 	stccc	14, cr6, [r0], #-444	@ 0xfffffe44
  68:	203e7325 	eorscs	r7, lr, r5, lsr #6
  6c:	50207461 	eorpl	r7, r0, r1, ror #8
  70:	78253d43 	stmdavc	r5!, {r0, r1, r6, r8, sl, fp, ip, sp}
  74:	00000a0a 	andeq	r0, r0, sl, lsl #20
  78:	61746164 	cmnvs	r4, r4, ror #2
  7c:	6f626120 	svcvs	0x00626120
  80:	Address 0x80 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	61746164 	cmnvs	r4, r4, ror #2
   4:	6f62615f 	svcvs	0x0062615f
   8:	765f7472 			@ <UNDEFINED> instruction: 0x765f7472
   c:	6f746365 	svcvs	0x00746365
  10:	Address 0x10 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000137 	andeq	r0, r0, r7, lsr r1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00005104 	andeq	r5, r0, r4, lsl #2
  10:	00f10c00 	rscseq	r0, r1, r0, lsl #24
  14:	01620000 	cmneq	r2, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	003c0000 	eorseq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  28:	00003a07 	andeq	r3, r0, r7, lsl #20
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	69050405 	stmdbvs	r5, {r0, r2, sl}
  38:	0100746e 	tsteq	r0, lr, ror #8
  3c:	01560601 	cmpeq	r6, r1, lsl #12
  40:	02010000 	andeq	r0, r1, #0
  44:	0001a905 	andeq	sl, r1, r5, lsl #18
  48:	05040100 	streq	r0, [r4, #-256]	@ 0xffffff00
  4c:	0000012d 	andeq	r0, r0, sp, lsr #2
  50:	00050801 	andeq	r0, r5, r1, lsl #16
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	011a0801 	tsteq	sl, r1, lsl #16
  5c:	02010000 	andeq	r0, r1, #0
  60:	00014307 	andeq	r4, r1, r7, lsl #6
  64:	07040100 	streq	r0, [r4, -r0, lsl #2]
  68:	00000028 	andeq	r0, r0, r8, lsr #32
  6c:	28080101 	stmdacs	r8, {r0, r8}
  70:	03000001 	movweq	r0, #1
  74:	0000006c 	andeq	r0, r0, ip, rrx
  78:	00730406 	rsbseq	r0, r3, r6, lsl #8
  7c:	36070000 	strcc	r0, [r7], -r0
  80:	02000001 	andeq	r0, r0, #1
  84:	90080673 	andls	r0, r8, r3, ror r6
  88:	02000001 	andeq	r0, r0, #1
  8c:	0034052e 	eorseq	r0, r4, lr, lsr #10
  90:	009d0000 	addseq	r0, sp, r0
  94:	78090000 	stmdavc	r9, {}	@ <UNPREDICTABLE>
  98:	0a000000 	beq	a0 <.debug_info+0xa0>
  9c:	01970b00 	orrseq	r0, r7, r0, lsl #22
  a0:	02010000 	andeq	r0, r1, #0
  a4:	00000006 	andeq	r0, r0, r6
  a8:	00003c00 	andeq	r3, r0, r0, lsl #24
  ac:	259c0100 	ldrcs	r0, [ip, #256]	@ 0x100
  b0:	0c000001 	stceq	0, cr0, [r0], {1}
  b4:	01006370 	tsteq	r0, r0, ror r3
  b8:	002d2102 	eoreq	r2, sp, r2, lsl #2
  bc:	00120000 	andseq	r0, r2, r0
  c0:	000c0000 	andeq	r0, ip, r0
  c4:	1b0d0000 	blne	3400cc <data_abort_vector+0x3400cc>
  c8:	35000000 	strcc	r0, [r0, #-0]
  cc:	05000001 	streq	r0, [r0, #-1]
  d0:	00000003 	andeq	r0, r0, r3
  d4:	00280e00 	eoreq	r0, r8, r0, lsl #28
  d8:	00860000 	addeq	r0, r6, r0
  dc:	011b0000 	tsteq	fp, r0
  e0:	01020000 	mrseq	r0, (UNDEF: 2)
  e4:	2c030550 	stccs	5, cr0, [r3], {80}	@ 0x50
  e8:	02000000 	andeq	r0, r0, #0
  ec:	03055101 	movweq	r5, #20737	@ 0x5101
  f0:	00000000 	andeq	r0, r0, r0
  f4:	05520102 	ldrbeq	r0, [r2, #-258]	@ 0xfffffefe
  f8:	00000003 	andeq	r0, r0, r3
  fc:	53010200 	movwpl	r0, #4608	@ 0x1200
 100:	02023201 	andeq	r3, r2, #268435456	@ 0x10000000
 104:	0305007d 	movweq	r0, #20605	@ 0x507d
 108:	00000078 	andeq	r0, r0, r8, ror r0
 10c:	047d0202 	ldrbteq	r0, [sp], #-514	@ 0xfffffdfe
 110:	a503a309 	strge	sl, [r3, #-777]	@ 0xfffffcf7
 114:	2da82600 	stccs	6, cr2, [r8]
 118:	0f0000a8 	svceq	0x000000a8
 11c:	0000002c 	andeq	r0, r0, ip, lsr #32
 120:	0000007e 	andeq	r0, r0, lr, ror r0
 124:	00731000 	rsbseq	r1, r3, r0
 128:	01350000 	teqeq	r5, r0
 12c:	2d110000 	ldccs	0, cr0, [r1, #-0]
 130:	11000000 	mrsne	r0, (UNDEF: 0)
 134:	01250300 			@ <UNDEFINED> instruction: 0x01250300
 138:	Address 0x138 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <data_abort_vector+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	18020049 	stmdane	r2, {r0, r3, r6}
  10:	0000187e 	andeq	r1, r0, lr, ror r8
  14:	49002603 	stmdbmi	r0, {r0, r1, r9, sl, sp}
  18:	04000013 	streq	r0, [r0], #-19	@ 0xffffffed
  1c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  20:	0e030b13 	vmoveq.32	d3[0], r0
  24:	01110e1b 	tsteq	r1, fp, lsl lr
  28:	17100612 			@ <UNDEFINED> instruction: 0x17100612
  2c:	24050000 	strcs	r0, [r5], #-0
  30:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  34:	0008030b 	andeq	r0, r8, fp, lsl #6
  38:	000f0600 	andeq	r0, pc, r0, lsl #12
  3c:	13490b0b 	movtne	r0, #39691	@ 0x9b0b
  40:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  44:	03193f00 	tsteq	r9, #0, 30
  48:	3b0b3a0e 	blcc	2ce888 <data_abort_vector+0x2ce888>
  4c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  50:	19018719 	stmdbne	r1, {r0, r3, r4, r8, r9, sl, pc}
  54:	0000193c 	andeq	r1, r0, ip, lsr r9
  58:	3f012e08 	svccc	0x00012e08
  5c:	3a0e0319 	bcc	380cc8 <data_abort_vector+0x380cc8>
  60:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  64:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  68:	01193c13 	tsteq	r9, r3, lsl ip
  6c:	09000013 	stmdbeq	r0, {r0, r1, r4}
  70:	13490005 	movtne	r0, #36869	@ 0x9005
  74:	180a0000 	stmdane	sl, {}	@ <UNPREDICTABLE>
  78:	0b000000 	bleq	80 <.debug_abbrev+0x80>
  7c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  80:	0b3a0e03 	bleq	e83894 <data_abort_vector+0xe83894>
  84:	0b390b3b 	bleq	e42d78 <data_abort_vector+0xe42d78>
  88:	01111927 	tsteq	r1, r7, lsr #18
  8c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  90:	1301197a 	movwne	r1, #6522	@ 0x197a
  94:	050c0000 	streq	r0, [ip, #-0]
  98:	3a080300 	bcc	200ca0 <data_abort_vector+0x200ca0>
  9c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a0:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  a4:	1742b717 	smlaldne	fp, r2, r7, r7
  a8:	340d0000 	strcc	r0, [sp], #-0
  ac:	490e0300 	stmdbmi	lr, {r8, r9}
  b0:	02193413 	andseq	r3, r9, #318767104	@ 0x13000000
  b4:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
  b8:	017d0148 	cmneq	sp, r8, asr #2
  bc:	1301137f 	movwne	r1, #4991	@ 0x137f
  c0:	480f0000 	stmdami	pc, {}	@ <UNPREDICTABLE>
  c4:	7f017d00 	svcvc	0x00017d00
  c8:	10000013 	andne	r0, r0, r3, lsl r0
  cc:	13490101 	movtne	r0, #37121	@ 0x9101
  d0:	00001301 	andeq	r1, r0, r1, lsl #6
  d4:	49002111 	stmdbmi	r0, {r0, r4, r8, sp}
  d8:	000b2f13 	andeq	r2, fp, r3, lsl pc
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000028 	andeq	r0, r0, r8, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	00040000 	andeq	r0, r4, r0
  14:	04500124 	ldrbeq	r0, [r0], #-292	@ 0xfffffedc
  18:	91022724 	tstls	r2, r4, lsr #14
  1c:	3c27046c 	stccc	4, cr0, [r7], #-432	@ 0xfffffe50
  20:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  24:	2da82600 	stccs	6, cr2, [r8]
  28:	009f00a8 	addseq	r0, pc, r8, lsr #1

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000a3 	andeq	r0, r0, r3, lsr #1
   4:	007f0003 	rsbseq	r0, pc, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
  2c:	6a72612f 	bvs	1c984f0 <data_abort_vector+0x1c984f0>
  30:	2f6b6976 	svccs	0x006b6976
  34:	676f7250 			@ <UNDEFINED> instruction: 0x676f7250
  38:	6d6d6172 	stclvs	1, cr6, [sp, #-456]!	@ 0xfffffe38
  3c:	2f676e69 	svccs	0x00676e69
  40:	73632f63 	cmnvc	r3, #396	@ 0x18c
  44:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  48:	7734322d 	ldrvc	r3, [r4, -sp, lsr #4]!
  4c:	2f2f6e69 	svccs	0x002f6e69
  50:	7062696c 	rsbvc	r6, r2, ip, ror #18
  54:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  58:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  5c:	64000065 	strvs	r0, [r0], #-101	@ 0xffffff9b
  60:	75616665 	strbvc	r6, [r1, #-1637]!	@ 0xfffff99b
  64:	682d746c 	stmdavs	sp!, {r2, r3, r5, r6, sl, ip, sp, lr}
  68:	6c646e61 	stclvs	14, cr6, [r4], #-388	@ 0xfffffe7c
  6c:	642d7265 	strtvs	r7, [sp], #-613	@ 0xfffffd9b
  70:	2d617461 	stclcs	4, cr7, [r1, #-388]!	@ 0xfffffe7c
  74:	726f6261 	rsbvc	r6, pc, #268435462	@ 0x10000006
  78:	00632e74 	rsbeq	r2, r3, r4, ror lr
  7c:	72000001 	andvc	r0, r0, #1
  80:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  84:	00000200 	andeq	r0, r0, r0, lsl #4
  88:	00250500 	eoreq	r0, r5, r0, lsl #10
  8c:	00000205 	andeq	r0, r0, r5, lsl #4
  90:	06130000 	ldreq	r0, [r3], -r0
  94:	06270501 	strteq	r0, [r7], -r1, lsl #10
  98:	d606014a 	strle	r0, [r6], -sl, asr #2
  9c:	01040200 	mrseq	r0, R12_usr
  a0:	0a022e06 	beq	8b8c0 <data_abort_vector+0x8b8c0>
  a4:	Address 0xa4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	5f00746e 	svcpl	0x0000746e
  1c:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  20:	4f495443 	svcmi	0x00495443
  24:	005f5f4e 	subseq	r5, pc, lr, asr #30
  28:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  2c:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  30:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  34:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  38:	6f6c0074 	svcvs	0x006c0074
  3c:	6c20676e 	stcvs	7, cr6, [r0], #-440	@ 0xfffffe48
  40:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  44:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  48:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  4c:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  50:	554e4700 	strbpl	r4, [lr, #-1792]	@ 0xfffff900
  54:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  58:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  5c:	20302e31 	eorscs	r2, r0, r1, lsr lr
  60:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  64:	72613d75 	rsbvc	r3, r1, #7488	@ 0x1d40
  68:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  6c:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
  70:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
  74:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
  78:	72613d65 	rsbvc	r3, r1, #6464	@ 0x1940
  7c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  80:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
  84:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
  88:	2d6f6e6d 	stclcs	14, cr6, [pc, #-436]!	@ fffffedc <data_abort_vector+0xfffffedc>
  8c:	6c616e75 	stclvs	14, cr6, [r1], #-468	@ 0xfffffe2c
  90:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  94:	63612d64 	cmnvs	r1, #100, 26	@ 0x1900
  98:	73736563 	cmnvc	r3, #415236096	@ 0x18c00000
  9c:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
  a0:	6f733d70 	svcvs	0x00733d70
  a4:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
  a8:	6f6c666d 	svcvs	0x006c666d
  ac:	612d7461 			@ <UNDEFINED> instruction: 0x612d7461
  b0:	733d6962 	teqvc	sp, #1605632	@ 0x188000
  b4:	2074666f 	rsbscs	r6, r4, pc, ror #12
  b8:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
  bc:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	@ 0xfffffe4c
  c0:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
  c4:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  c8:	7a6b3676 	bvc	1acdaa8 <data_abort_vector+0x1acdaa8>
  cc:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  d0:	2d206264 	stccs	2, cr6, [r0, #-400]!	@ 0xfffffe70
  d4:	2d20674f 	stccs	7, cr6, [r0, #-316]!	@ 0xfffffec4
  d8:	3d647473 	stclcc	4, cr7, [r4, #-460]!	@ 0xfffffe34
  dc:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
  e0:	662d2039 			@ <UNDEFINED> instruction: 0x662d2039
  e4:	65657266 	strbvs	r7, [r5, #-614]!	@ 0xfffffd9a
  e8:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
  ec:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
  f0:	732f2e00 			@ <UNDEFINED> instruction: 0x732f2e00
  f4:	66666174 			@ <UNDEFINED> instruction: 0x66666174
  f8:	6372732d 	cmnvs	r2, #-1275068416	@ 0xb4000000
  fc:	6665642f 	strbtvs	r6, [r5], -pc, lsr #8
 100:	746c7561 	strbtvc	r7, [ip], #-1377	@ 0xfffffa9f
 104:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
 108:	72656c64 	rsbvc	r6, r5, #100, 24	@ 0x6400
 10c:	7461642d 	strbtvc	r6, [r1], #-1069	@ 0xfffffbd3
 110:	62612d61 	rsbvs	r2, r1, #6208	@ 0x1840
 114:	2e74726f 	cdpcs	2, 7, cr7, cr4, cr15, {3}
 118:	6e750063 	cdpvs	0, 7, cr0, cr5, cr3, {3}
 11c:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 120:	63206465 			@ <UNDEFINED> instruction: 0x63206465
 124:	00726168 	rsbseq	r6, r2, r8, ror #2
 128:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
 12c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 130:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 134:	6c630074 	stclvs	0, cr0, [r3], #-464	@ 0xfffffe30
 138:	5f6e6165 	svcpl	0x006e6165
 13c:	6f626572 	svcvs	0x00626572
 140:	7300746f 	movwvc	r7, #1135	@ 0x46f
 144:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
 148:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
 14c:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 150:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 154:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 158:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 15c:	61686320 	cmnvs	r8, r0, lsr #6
 160:	682f0072 	stmdavs	pc!, {r1, r4, r5, r6}	@ <UNPREDICTABLE>
 164:	2f656d6f 	svccs	0x00656d6f
 168:	766a7261 	strbtvc	r7, [sl], -r1, ror #4
 16c:	502f6b69 	eorpl	r6, pc, r9, ror #22
 170:	72676f72 	rsbvc	r6, r7, #456	@ 0x1c8
 174:	696d6d61 	stmdbvs	sp!, {r0, r5, r6, r8, sl, fp, sp, lr}^
 178:	632f676e 			@ <UNDEFINED> instruction: 0x632f676e
 17c:	3173632f 	cmncc	r3, pc, lsr #6
 180:	2d653034 	stclcs	0, cr3, [r5, #-208]!	@ 0xffffff30
 184:	69773432 	ldmdbvs	r7!, {r1, r4, r5, sl, ip, sp}^
 188:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
 18c:	00697062 	rsbeq	r7, r9, r2, rrx
 190:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 194:	64006b74 	strvs	r6, [r0], #-2932	@ 0xfffff48c
 198:	5f617461 	svcpl	0x00617461
 19c:	726f6261 	rsbvc	r6, pc, #268435462	@ 0x10000006
 1a0:	65765f74 	ldrbvs	r5, [r6, #-3956]!	@ 0xfffff08c
 1a4:	726f7463 	rsbvc	r7, pc, #1660944384	@ 0x63000000
 1a8:	6f687300 	svcvs	0x00687300
 1ac:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 1b0:	Address 0x1b0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <data_abort_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <data_abort_vector+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <fast_interrupt_vector>:
   0:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	@ 2c <fast_interrupt_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03002 	mov	r3, #2
  18:	e59f2010 	ldr	r2, [pc, #16]	@ 30 <fast_interrupt_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	@ 34 <fast_interrupt_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	@ 38 <fast_interrupt_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000070 	andeq	r0, r0, r0, ror r0
	...
  38:	00000024 	andeq	r0, r0, r4, lsr #32

0000003c <fiq_vector>:
  3c:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
  40:	e24dd00c 	sub	sp, sp, #12
  44:	e58d0004 	str	r0, [sp, #4]
  48:	e59f3018 	ldr	r3, [pc, #24]	@ 68 <fiq_vector+0x2c>
  4c:	e58d3000 	str	r3, [sp]
  50:	e3a03003 	mov	r3, #3
  54:	e59f2010 	ldr	r2, [pc, #16]	@ 6c <fiq_vector+0x30>
  58:	e59f1010 	ldr	r1, [pc, #16]	@ 70 <fiq_vector+0x34>
  5c:	e59f0010 	ldr	r0, [pc, #16]	@ 74 <fiq_vector+0x38>
  60:	ebfffffe 	bl	0 <printk>
  64:	ebfffffe 	bl	0 <clean_reboot>
  68:	00000070 	andeq	r0, r0, r0, ror r0
  6c:	00000018 	andeq	r0, r0, r8, lsl r0
  70:	00000000 	andeq	r0, r0, r0
  74:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	@ 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	@ 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	@ 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	@ 0xfffffe98
  18:	2d72656c 	ldclcs	5, cr6, [r2, #-432]!	@ 0xfffffe50
  1c:	74736166 	ldrbtvc	r6, [r3], #-358	@ 0xfffffe9a
  20:	0000632e 	andeq	r6, r0, lr, lsr #6
  24:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  28:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  2c:	3a73253a 	bcc	1cc951c <fiq_vector+0x1cc94e0>
  30:	633a6425 	teqvs	sl, #620756992	@ 0x25000000
  34:	656c6c61 	strbvs	r6, [ip, #-3169]!	@ 0xfffff39f
  38:	65642064 	strbvs	r2, [r4, #-100]!	@ 0xffffff9c
  3c:	6c756166 	ldclvs	1, cr6, [r5], #-408	@ 0xfffffe68
  40:	61682074 	smcvs	33284	@ 0x8204
  44:	656c646e 	strbvs	r6, [ip, #-1134]!	@ 0xfffffb92
  48:	75203a72 	strvc	r3, [r0, #-2674]!	@ 0xfffff58e
  4c:	6e61686e 	cdpvs	8, 6, cr6, cr1, cr14, {3}
  50:	64656c64 	strbtvs	r6, [r5], #-3172	@ 0xfffff39c
  54:	63786520 	cmnvs	r8, #32, 10	@ 0x8000000
  58:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
  5c:	3c206e6f 	stccc	14, cr6, [r0], #-444	@ 0xfffffe44
  60:	203e7325 	eorscs	r7, lr, r5, lsr #6
  64:	50207461 	eorpl	r7, r0, r1, ror #8
  68:	78253d43 	stmdavc	r5!, {r0, r1, r6, r8, sl, fp, ip, sp}
  6c:	00000a0a 	andeq	r0, r0, sl, lsl #20
  70:	74736166 	ldrbtvc	r6, [r3], #-358	@ 0xfffffe9a
	...

Disassembly of section .rodata:

00000000 <__FUNCTION__.1>:
   0:	74736166 	ldrbtvc	r6, [r3], #-358	@ 0xfffffe9a
   4:	746e695f 	strbtvc	r6, [lr], #-2399	@ 0xfffff6a1
   8:	75727265 	ldrbvc	r7, [r2, #-613]!	@ 0xfffffd9b
   c:	765f7470 			@ <UNDEFINED> instruction: 0x765f7470
  10:	6f746365 	svcvs	0x00746365
  14:	00000072 	andeq	r0, r0, r2, ror r0

00000018 <__FUNCTION__.0>:
  18:	5f716966 	svcpl	0x00716966
  1c:	74636576 	strbtvc	r6, [r3], #-1398	@ 0xfffffa8a
  20:	Address 0x20 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001ce 	andeq	r0, r0, lr, asr #3
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0000740b 	andeq	r7, r0, fp, lsl #8
  10:	00280c00 	eoreq	r0, r8, r0, lsl #24
  14:	01670000 	cmneq	r7, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00780000 	rsbseq	r0, r8, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	08020000 	stmdaeq	r2, {}	@ <UNPREDICTABLE>
  28:	00005d07 	andeq	r5, r0, r7, lsl #26
  2c:	07040200 	streq	r0, [r4, -r0, lsl #4]
  30:	0000000e 	andeq	r0, r0, lr
  34:	6905040c 	stmdbvs	r5, {r2, r3, sl}
  38:	0200746e 	andeq	r7, r0, #1845493760	@ 0x6e000000
  3c:	015b0601 	cmpeq	fp, r1, lsl #12
  40:	02020000 	andeq	r0, r2, #0
  44:	00019c05 	andeq	r9, r1, r5, lsl #24
  48:	05040200 	streq	r0, [r4, #-512]	@ 0xfffffe00
  4c:	00000127 	andeq	r0, r0, r7, lsr #2
  50:	00050802 	andeq	r0, r5, r2, lsl #16
  54:	02000000 	andeq	r0, r0, #0
  58:	01140801 	tsteq	r4, r1, lsl #16
  5c:	02020000 	andeq	r0, r2, #0
  60:	00014807 	andeq	r4, r1, r7, lsl #16
  64:	07040200 	streq	r0, [r4, -r0, lsl #4]
  68:	0000004b 	andeq	r0, r0, fp, asr #32
  6c:	22080102 	andcs	r0, r8, #-2147483648	@ 0x80000000
  70:	03000001 	movweq	r0, #1
  74:	0000006c 	andeq	r0, r0, ip, rrx
  78:	0073040d 	rsbseq	r0, r3, sp, lsl #8
  7c:	300e0000 	andcc	r0, lr, r0
  80:	02000001 	andeq	r0, r0, #1
  84:	950f0673 	strls	r0, [pc, #-1651]	@ fffffa19 <fiq_vector+0xfffff9dd>
  88:	02000001 	andeq	r0, r0, #1
  8c:	0034052e 	eorseq	r0, r4, lr, lsr #10
  90:	009d0000 	addseq	r0, sp, r0
  94:	78100000 	ldmdavc	r0, {}	@ <UNPREDICTABLE>
  98:	11000000 	mrsne	r0, (UNDEF: 0)
  9c:	013d0400 	teqeq	sp, r0, lsl #8
  a0:	3c030000 	stccc	0, cr0, [r3], {-0}
  a4:	3c000000 	stccc	0, cr0, [r0], {-0}
  a8:	01000000 	mrseq	r0, (UNDEF: 0)
  ac:	0001229c 	muleq	r1, ip, r2
  b0:	63700500 	cmnvs	r0, #0, 10
  b4:	2d1a0300 	ldccs	3, cr0, [sl, #-0]
  b8:	12000000 	andne	r0, r0, #0
  bc:	0c000000 	stceq	0, cr0, [r0], {-0}
  c0:	06000000 	streq	r0, [r0], -r0
  c4:	0000001b 	andeq	r0, r0, fp, lsl r0
  c8:	00000132 	andeq	r0, r0, r2, lsr r1
  cc:	00180305 	andseq	r0, r8, r5, lsl #6
  d0:	64070000 	strvs	r0, [r7], #-0
  d4:	86000000 	strhi	r0, [r0], -r0
  d8:	18000000 	stmdane	r0, {}	@ <UNPREDICTABLE>
  dc:	01000001 	tsteq	r0, r1
  e0:	03055001 	movweq	r5, #20481	@ 0x5001
  e4:	00000024 	andeq	r0, r0, r4, lsr #32
  e8:	05510101 	ldrbeq	r0, [r1, #-257]	@ 0xfffffeff
  ec:	00000003 	andeq	r0, r0, r3
  f0:	52010100 	andpl	r0, r1, #0, 2
  f4:	00180305 	andseq	r0, r8, r5, lsl #6
  f8:	01010000 	mrseq	r0, (UNDEF: 1)
  fc:	01330153 	teqeq	r3, r3, asr r1
 100:	05007d02 	streq	r7, [r0, #-3330]	@ 0xfffff2fe
 104:	00007003 	andeq	r7, r0, r3
 108:	7d020100 	stcvc	1, cr0, [r2, #-0]
 10c:	03a30904 			@ <UNDEFINED> instruction: 0x03a30904
 110:	a82600a5 	stmdage	r6!, {r0, r2, r5, r7}
 114:	0000a82d 	andeq	sl, r0, sp, lsr #16
 118:	00006808 	andeq	r6, r0, r8, lsl #16
 11c:	00007e00 	andeq	r7, r0, r0, lsl #28
 120:	73090000 	movwvc	r0, #36864	@ 0x9000
 124:	32000000 	andcc	r0, r0, #0
 128:	0a000001 	beq	134 <.debug_info+0x134>
 12c:	0000002d 	andeq	r0, r0, sp, lsr #32
 130:	2203000a 	andcs	r0, r3, #10
 134:	04000001 	streq	r0, [r0], #-1
 138:	000001a6 	andeq	r0, r0, r6, lsr #3
 13c:	00000002 	andeq	r0, r0, r2
 140:	00003c00 	andeq	r3, r0, r0, lsl #24
 144:	bc9c0100 	ldclt	1, cr0, [ip], {0}
 148:	05000001 	streq	r0, [r0, #-1]
 14c:	02006370 	andeq	r6, r0, #112, 6	@ 0xc0000001
 150:	00002d25 	andeq	r2, r0, r5, lsr #26
 154:	00003200 	andeq	r3, r0, r0, lsl #4
 158:	00002c00 	andeq	r2, r0, r0, lsl #24
 15c:	001b0600 	andseq	r0, fp, r0, lsl #12
 160:	01cc0000 	biceq	r0, ip, r0
 164:	03050000 	movweq	r0, #20480	@ 0x5000
 168:	00000000 	andeq	r0, r0, r0
 16c:	00002807 	andeq	r2, r0, r7, lsl #16
 170:	00008600 	andeq	r8, r0, r0, lsl #12
 174:	0001b200 	andeq	fp, r1, r0, lsl #4
 178:	50010100 	andpl	r0, r1, r0, lsl #2
 17c:	00240305 	eoreq	r0, r4, r5, lsl #6
 180:	01010000 	mrseq	r0, (UNDEF: 1)
 184:	00030551 	andeq	r0, r3, r1, asr r5
 188:	01000000 	mrseq	r0, (UNDEF: 0)
 18c:	03055201 	movweq	r5, #20993	@ 0x5201
 190:	00000000 	andeq	r0, r0, r0
 194:	01530101 	cmpeq	r3, r1, lsl #2
 198:	7d020132 	stcvc	1, cr0, [r2, #-200]	@ 0xffffff38
 19c:	70030500 	andvc	r0, r3, r0, lsl #10
 1a0:	01000000 	mrseq	r0, (UNDEF: 0)
 1a4:	09047d02 	stmdbeq	r4, {r1, r8, sl, fp, ip, sp, lr}
 1a8:	00a503a3 	adceq	r0, r5, r3, lsr #7
 1ac:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
 1b0:	2c080000 	stccs	0, cr0, [r8], {-0}
 1b4:	7e000000 	cdpvc	0, 0, cr0, cr0, cr0, {0}
 1b8:	00000000 	andeq	r0, r0, r0
 1bc:	00007309 	andeq	r7, r0, r9, lsl #6
 1c0:	0001cc00 	andeq	ip, r1, r0, lsl #24
 1c4:	002d0a00 	eoreq	r0, sp, r0, lsl #20
 1c8:	00150000 	andseq	r0, r5, r0
 1cc:	0001bc03 	andeq	fp, r1, r3, lsl #24
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	02004901 	andeq	r4, r0, #16384	@ 0x4000
   4:	00187e18 	andseq	r7, r8, r8, lsl lr
   8:	00240200 	eoreq	r0, r4, r0, lsl #4
   c:	0b3e0b0b 	bleq	f82c40 <fiq_vector+0xf82c04>
  10:	00000e03 	andeq	r0, r0, r3, lsl #28
  14:	49002603 	stmdbmi	r0, {r0, r1, r9, sl, sp}
  18:	04000013 	streq	r0, [r0], #-19	@ 0xffffffed
  1c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  20:	213a0e03 	teqcs	sl, r3, lsl #28
  24:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  28:	19270621 	stmdbne	r7!, {r0, r5, r9, sl}
  2c:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  30:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  34:	00001301 	andeq	r1, r0, r1, lsl #6
  38:	03000505 	movweq	r0, #1285	@ 0x505
  3c:	01213a08 			@ <UNDEFINED> instruction: 0x01213a08
  40:	0b390b3b 	bleq	e42d34 <fiq_vector+0xe42cf8>
  44:	17021349 	strne	r1, [r2, -r9, asr #6]
  48:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
  4c:	00340600 	eorseq	r0, r4, r0, lsl #12
  50:	13490e03 	movtne	r0, #40451	@ 0x9e03
  54:	18021934 	stmdane	r2, {r2, r4, r5, r8, fp, ip}
  58:	48070000 	stmdami	r7, {}	@ <UNPREDICTABLE>
  5c:	7f017d01 	svcvc	0x00017d01
  60:	00130113 	andseq	r0, r3, r3, lsl r1
  64:	00480800 	subeq	r0, r8, r0, lsl #16
  68:	137f017d 	cmnne	pc, #1073741855	@ 0x4000001f
  6c:	01090000 	mrseq	r0, (UNDEF: 9)
  70:	01134901 	tsteq	r3, r1, lsl #18
  74:	0a000013 	beq	c8 <.debug_abbrev+0xc8>
  78:	13490021 	movtne	r0, #36897	@ 0x9021
  7c:	00000b2f 	andeq	r0, r0, pc, lsr #22
  80:	2501110b 	strcs	r1, [r1, #-267]	@ 0xfffffef5
  84:	030b130e 	movweq	r1, #45838	@ 0xb30e
  88:	110e1b0e 	tstne	lr, lr, lsl #22
  8c:	10061201 	andne	r1, r6, r1, lsl #4
  90:	0c000017 	stceq	0, cr0, [r0], {23}
  94:	0b0b0024 	bleq	2c012c <fiq_vector+0x2c00f0>
  98:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  9c:	0f0d0000 	svceq	0x000d0000
  a0:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  a4:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
  a8:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	@ <UNPREDICTABLE>
  ac:	0b3a0e03 	bleq	e838c0 <fiq_vector+0xe83884>
  b0:	0b390b3b 	bleq	e42da4 <fiq_vector+0xe42d68>
  b4:	01871927 	orreq	r1, r7, r7, lsr #18
  b8:	00193c19 	andseq	r3, r9, r9, lsl ip
  bc:	012e0f00 			@ <UNDEFINED> instruction: 0x012e0f00
  c0:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  c4:	0b3b0b3a 	bleq	ec2db4 <fiq_vector+0xec2d78>
  c8:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  cc:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
  d0:	00001301 	andeq	r1, r0, r1, lsl #6
  d4:	49000510 	stmdbmi	r0, {r4, r8, sl}
  d8:	11000013 	tstne	r0, r3, lsl r0
  dc:	00000018 	andeq	r0, r0, r8, lsl r0
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000048 	andeq	r0, r0, r8, asr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	3c040000 	stccc	0, cr0, [r4], {-0}
  14:	04500160 	ldrbeq	r0, [r0], #-352	@ 0xfffffea0
  18:	91026360 	tstls	r2, r0, ror #6
  1c:	7863046c 	stmdavc	r3!, {r2, r3, r5, r6, sl}^
  20:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  24:	2da82600 	stccs	6, cr2, [r8]
  28:	009f00a8 	addseq	r0, pc, r8, lsr #1
  2c:	00000000 	andeq	r0, r0, r0
  30:	00040000 	andeq	r0, r4, r0
  34:	04500124 	ldrbeq	r0, [r0], #-292	@ 0xfffffedc
  38:	91022724 	tstls	r2, r4, lsr #14
  3c:	3c27046c 	stccc	4, cr0, [r7], #-432	@ 0xfffffe50
  40:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  44:	2da82600 	stccs	6, cr2, [r8]
  48:	009f00a8 	addseq	r0, pc, r8, lsr #1

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000078 	andeq	r0, r0, r8, ror r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000af 	andeq	r0, r0, pc, lsr #1
   4:	00790003 	rsbseq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
  2c:	6a72612f 	bvs	1c984f0 <fiq_vector+0x1c984b4>
  30:	2f6b6976 	svccs	0x006b6976
  34:	676f7250 			@ <UNDEFINED> instruction: 0x676f7250
  38:	6d6d6172 	stclvs	1, cr6, [sp, #-456]!	@ 0xfffffe38
  3c:	2f676e69 	svccs	0x00676e69
  40:	73632f63 	cmnvc	r3, #396	@ 0x18c
  44:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  48:	7734322d 	ldrvc	r3, [r4, -sp, lsr #4]!
  4c:	2f2f6e69 	svccs	0x002f6e69
  50:	7062696c 	rsbvc	r6, r2, ip, ror #18
  54:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  58:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  5c:	64000065 	strvs	r0, [r0], #-101	@ 0xffffff9b
  60:	75616665 	strbvc	r6, [r1, #-1637]!	@ 0xfffff99b
  64:	682d746c 	stmdavs	sp!, {r2, r3, r5, r6, sl, ip, sp, lr}
  68:	6c646e61 	stclvs	14, cr6, [r4], #-388	@ 0xfffffe7c
  6c:	662d7265 	strtvs	r7, [sp], -r5, ror #4
  70:	2e747361 	cdpcs	3, 7, cr7, cr4, cr1, {3}
  74:	00010063 	andeq	r0, r1, r3, rrx
  78:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  7c:	0200682e 	andeq	r6, r0, #3014656	@ 0x2e0000
  80:	05000000 	streq	r0, [r0, #-0]
  84:	02050029 	andeq	r0, r5, #41	@ 0x29
  88:	00000000 	andeq	r0, r0, r0
  8c:	05010613 	streq	r0, [r1, #-1555]	@ 0xfffff9ed
  90:	014a062b 	cmpeq	sl, fp, lsr #12
  94:	0200d606 	andeq	sp, r0, #6291456	@ 0x600000
  98:	2e060104 	cdpcs	1, 0, cr0, cr6, cr4, {0}
  9c:	069f1e05 	ldreq	r1, [pc], r5, lsl #28
  a0:	06200501 	strteq	r0, [r0], -r1, lsl #10
  a4:	d606014a 	strle	r0, [r6], -sl, asr #2
  a8:	01040200 	mrseq	r0, R12_usr
  ac:	0a022e06 	beq	8b8cc <fiq_vector+0x8b890>
  b0:	Address 0xb0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	5f00746e 	svcpl	0x0000746e
  1c:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  20:	4f495443 	svcmi	0x00495443
  24:	005f5f4e 	subseq	r5, pc, lr, asr #30
  28:	74732f2e 	ldrbtvc	r2, [r3], #-3886	@ 0xfffff0d2
  2c:	2d666661 	stclcs	6, cr6, [r6, #-388]!	@ 0xfffffe7c
  30:	2f637273 	svccs	0x00637273
  34:	61666564 	cmnvs	r6, r4, ror #10
  38:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	@ 0xfffffe2c
  3c:	646e6168 	strbtvs	r6, [lr], #-360	@ 0xfffffe98
  40:	2d72656c 	ldclcs	5, cr6, [r2, #-432]!	@ 0xfffffe50
  44:	74736166 	ldrbtvc	r6, [r3], #-358	@ 0xfffffe9a
  48:	6c00632e 	stcvs	3, cr6, [r0], {46}	@ 0x2e
  4c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  50:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  54:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  58:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  5c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  60:	6f6c2067 	svcvs	0x006c2067
  64:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  68:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  6c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  70:	00746e69 	rsbseq	r6, r4, r9, ror #28
  74:	20554e47 	subscs	r4, r5, r7, asr #28
  78:	20393943 	eorscs	r3, r9, r3, asr #18
  7c:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  80:	2d20302e 	stccs	0, cr3, [r0, #-184]!	@ 0xffffff48
  84:	7570636d 	ldrbvc	r6, [r0, #-877]!	@ 0xfffffc93
  88:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  8c:	36373131 			@ <UNDEFINED> instruction: 0x36373131
  90:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  94:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  98:	656e7574 	strbvs	r7, [lr, #-1396]!	@ 0xfffffa8c
  9c:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  a0:	36373131 			@ <UNDEFINED> instruction: 0x36373131
  a4:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  a8:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  ac:	752d6f6e 	strvc	r6, [sp, #-3950]!	@ 0xfffff092
  b0:	696c616e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, sp, lr}^
  b4:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  b8:	6363612d 	cmnvs	r3, #1073741835	@ 0x4000000b
  bc:	20737365 	rsbscs	r7, r3, r5, ror #6
  c0:	70746d2d 	rsbsvc	r6, r4, sp, lsr #26
  c4:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
  c8:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
  cc:	616f6c66 	cmnvs	pc, r6, ror #24
  d0:	62612d74 	rsbvs	r2, r1, #116, 26	@ 0x1d00
  d4:	6f733d69 	svcvs	0x00733d69
  d8:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
  dc:	6d72616d 	ldclvs	1, cr6, [r2, #-436]!	@ 0xfffffe4c
  e0:	616d2d20 	cmnvs	sp, r0, lsr #26
  e4:	3d686372 	stclcc	3, cr6, [r8, #-456]!	@ 0xfffffe38
  e8:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  ec:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
  f0:	6467672d 	strbtvs	r6, [r7], #-1837	@ 0xfffff8d3
  f4:	4f2d2062 	svcmi	0x002d2062
  f8:	732d2067 			@ <UNDEFINED> instruction: 0x732d2067
  fc:	673d6474 			@ <UNDEFINED> instruction: 0x673d6474
 100:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 104:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 108:	73656572 	cmnvc	r5, #478150656	@ 0x1c800000
 10c:	646e6174 	strbtvs	r6, [lr], #-372	@ 0xfffffe8c
 110:	00676e69 	rsbeq	r6, r7, r9, ror #28
 114:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 118:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 11c:	61686320 	cmnvs	r8, r0, lsr #6
 120:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
 124:	6c007261 	stcvs	2, cr7, [r0], {97}	@ 0x61
 128:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 12c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 130:	61656c63 	cmnvs	r5, r3, ror #24
 134:	65725f6e 	ldrbvs	r5, [r2, #-3950]!	@ 0xfffff092
 138:	746f6f62 	strbtvc	r6, [pc], #-3938	@ 140 <.debug_str+0x140>
 13c:	71696600 	cmnvc	r9, r0, lsl #12
 140:	6365765f 	cmnvs	r5, #99614720	@ 0x5f00000
 144:	00726f74 	rsbseq	r6, r2, r4, ror pc
 148:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
 14c:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
 150:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 154:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 158:	7300746e 	movwvc	r7, #1134	@ 0x46e
 15c:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 160:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 164:	2f007261 	svccs	0x00007261
 168:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
 16c:	6a72612f 	bvs	1c98630 <fiq_vector+0x1c985f4>
 170:	2f6b6976 	svccs	0x006b6976
 174:	676f7250 			@ <UNDEFINED> instruction: 0x676f7250
 178:	6d6d6172 	stclvs	1, cr6, [sp, #-456]!	@ 0xfffffe38
 17c:	2f676e69 	svccs	0x00676e69
 180:	73632f63 	cmnvc	r3, #396	@ 0x18c
 184:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
 188:	7734322d 	ldrvc	r3, [r4, -sp, lsr #4]!
 18c:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	@ fffffff0 <fiq_vector+0xffffffb4>
 190:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 194:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
 198:	006b746e 	rsbeq	r7, fp, lr, ror #8
 19c:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
 1a0:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 1a4:	61660074 	smcvs	24580	@ 0x6004
 1a8:	695f7473 	ldmdbvs	pc, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^	@ <UNPREDICTABLE>
 1ac:	7265746e 	rsbvc	r7, r5, #1845493760	@ 0x6e000000
 1b0:	74707572 	ldrbtvc	r7, [r0], #-1394	@ 0xfffffa8e
 1b4:	6365765f 	cmnvs	r5, #99614720	@ 0x5f00000
 1b8:	00726f74 	rsbseq	r6, r2, r4, ror pc

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4
  28:	00000014 	andeq	r0, r0, r4, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	0000003c 	andeq	r0, r0, ip, lsr r0
  34:	0000003c 	andeq	r0, r0, ip, lsr r0
  38:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  3c:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <fiq_vector+0x12cd7f0>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <fiq_vector+0x463f4>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <int_vector>:
   0:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	@ 2c <int_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03003 	mov	r3, #3
  18:	e59f2010 	ldr	r2, [pc, #16]	@ 30 <int_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	@ 34 <int_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	@ 38 <int_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000070 	andeq	r0, r0, r0, ror r0
	...
  38:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	@ 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	@ 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	@ 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	@ 0xfffffe98
  18:	2d72656c 	ldclcs	5, cr6, [r2, #-432]!	@ 0xfffffe50
  1c:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
  20:	00000063 	andeq	r0, r0, r3, rrx
  24:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  28:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  2c:	3a73253a 	bcc	1cc951c <int_vector+0x1cc951c>
  30:	633a6425 	teqvs	sl, #620756992	@ 0x25000000
  34:	656c6c61 	strbvs	r6, [ip, #-3169]!	@ 0xfffff39f
  38:	65642064 	strbvs	r2, [r4, #-100]!	@ 0xffffff9c
  3c:	6c756166 	ldclvs	1, cr6, [r5], #-408	@ 0xfffffe68
  40:	61682074 	smcvs	33284	@ 0x8204
  44:	656c646e 	strbvs	r6, [ip, #-1134]!	@ 0xfffffb92
  48:	75203a72 	strvc	r3, [r0, #-2674]!	@ 0xfffff58e
  4c:	6e61686e 	cdpvs	8, 6, cr6, cr1, cr14, {3}
  50:	64656c64 	strbtvs	r6, [r5], #-3172	@ 0xfffff39c
  54:	63786520 	cmnvs	r8, #32, 10	@ 0x8000000
  58:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
  5c:	3c206e6f 	stccc	14, cr6, [r0], #-444	@ 0xfffffe44
  60:	203e7325 	eorscs	r7, lr, r5, lsr #6
  64:	50207461 	eorpl	r7, r0, r1, ror #8
  68:	78253d43 	stmdavc	r5!, {r0, r1, r6, r8, sl, fp, ip, sp}
  6c:	00000a0a 	andeq	r0, r0, sl, lsl #20
  70:	65746e69 	ldrbvs	r6, [r4, #-3689]!	@ 0xfffff197
  74:	70757272 	rsbsvc	r7, r5, r2, ror r2
  78:	Address 0x78 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	5f746e69 	svcpl	0x00746e69
   4:	74636576 	strbtvc	r6, [r3], #-1398	@ 0xfffffa8a
   8:	Address 0x8 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000137 	andeq	r0, r0, r7, lsr r1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00005104 	andeq	r5, r0, r4, lsl #2
  10:	016e0c00 	cmneq	lr, r0, lsl #24
  14:	01390000 	teqeq	r9, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	003c0000 	eorseq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  28:	00003a07 	andeq	r3, r0, r7, lsl #20
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	69050405 	stmdbvs	r5, {r0, r2, sl}
  38:	0100746e 	tsteq	r0, lr, ror #8
  3c:	012d0601 			@ <UNDEFINED> instruction: 0x012d0601
  40:	02010000 	andeq	r0, r1, #0
  44:	00019005 	andeq	r9, r1, r5
  48:	05040100 	streq	r0, [r4, #-256]	@ 0xffffff00
  4c:	00000104 	andeq	r0, r0, r4, lsl #2
  50:	00050801 	andeq	r0, r5, r1, lsl #16
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00f10801 	rscseq	r0, r1, r1, lsl #16
  5c:	02010000 	andeq	r0, r1, #0
  60:	00011a07 	andeq	r1, r1, r7, lsl #20
  64:	07040100 	streq	r0, [r4, -r0, lsl #2]
  68:	00000028 	andeq	r0, r0, r8, lsr #32
  6c:	ff080101 			@ <UNDEFINED> instruction: 0xff080101
  70:	03000000 	movweq	r0, #0
  74:	0000006c 	andeq	r0, r0, ip, rrx
  78:	00730406 	rsbseq	r0, r3, r6, lsl #8
  7c:	0d070000 	stceq	0, cr0, [r7, #-0]
  80:	02000001 	andeq	r0, r0, #1
  84:	67080673 	smlsdxvs	r8, r3, r6, r0
  88:	02000001 	andeq	r0, r0, #1
  8c:	0034052e 	eorseq	r0, r4, lr, lsr #10
  90:	009d0000 	addseq	r0, sp, r0
  94:	78090000 	stmdavc	r9, {}	@ <UNPREDICTABLE>
  98:	0a000000 	beq	a0 <.debug_info+0xa0>
  9c:	019a0b00 	orrseq	r0, sl, r0, lsl #22
  a0:	03010000 	movweq	r0, #4096	@ 0x1000
  a4:	00000006 	andeq	r0, r0, r6
  a8:	00003c00 	andeq	r3, r0, r0, lsl #24
  ac:	259c0100 	ldrcs	r0, [ip, #256]	@ 0x100
  b0:	0c000001 	stceq	0, cr0, [r0], {1}
  b4:	01006370 	tsteq	r0, r0, ror r3
  b8:	002d1a03 	eoreq	r1, sp, r3, lsl #20
  bc:	00120000 	andseq	r0, r2, r0
  c0:	000c0000 	andeq	r0, ip, r0
  c4:	1b0d0000 	blne	3400cc <int_vector+0x3400cc>
  c8:	35000000 	strcc	r0, [r0, #-0]
  cc:	05000001 	streq	r0, [r0, #-1]
  d0:	00000003 	andeq	r0, r0, r3
  d4:	00280e00 	eoreq	r0, r8, r0, lsl #28
  d8:	00860000 	addeq	r0, r6, r0
  dc:	011b0000 	tsteq	fp, r0
  e0:	01020000 	mrseq	r0, (UNDEF: 2)
  e4:	24030550 	strcs	r0, [r3], #-1360	@ 0xfffffab0
  e8:	02000000 	andeq	r0, r0, #0
  ec:	03055101 	movweq	r5, #20737	@ 0x5101
  f0:	00000000 	andeq	r0, r0, r0
  f4:	05520102 	ldrbeq	r0, [r2, #-258]	@ 0xfffffefe
  f8:	00000003 	andeq	r0, r0, r3
  fc:	53010200 	movwpl	r0, #4608	@ 0x1200
 100:	02023301 	andeq	r3, r2, #67108864	@ 0x4000000
 104:	0305007d 	movweq	r0, #20605	@ 0x507d
 108:	00000070 	andeq	r0, r0, r0, ror r0
 10c:	047d0202 	ldrbteq	r0, [sp], #-514	@ 0xfffffdfe
 110:	a503a309 	strge	sl, [r3, #-777]	@ 0xfffffcf7
 114:	2da82600 	stccs	6, cr2, [r8]
 118:	0f0000a8 	svceq	0x000000a8
 11c:	0000002c 	andeq	r0, r0, ip, lsr #32
 120:	0000007e 	andeq	r0, r0, lr, ror r0
 124:	00731000 	rsbseq	r1, r3, r0
 128:	01350000 	teqeq	r5, r0
 12c:	2d110000 	ldccs	0, cr0, [r1, #-0]
 130:	0a000000 	beq	138 <.debug_info+0x138>
 134:	01250300 			@ <UNDEFINED> instruction: 0x01250300
 138:	Address 0x138 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <int_vector+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	18020049 	stmdane	r2, {r0, r3, r6}
  10:	0000187e 	andeq	r1, r0, lr, ror r8
  14:	49002603 	stmdbmi	r0, {r0, r1, r9, sl, sp}
  18:	04000013 	streq	r0, [r0], #-19	@ 0xffffffed
  1c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  20:	0e030b13 	vmoveq.32	d3[0], r0
  24:	01110e1b 	tsteq	r1, fp, lsl lr
  28:	17100612 			@ <UNDEFINED> instruction: 0x17100612
  2c:	24050000 	strcs	r0, [r5], #-0
  30:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  34:	0008030b 	andeq	r0, r8, fp, lsl #6
  38:	000f0600 	andeq	r0, pc, r0, lsl #12
  3c:	13490b0b 	movtne	r0, #39691	@ 0x9b0b
  40:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  44:	03193f00 	tsteq	r9, #0, 30
  48:	3b0b3a0e 	blcc	2ce888 <int_vector+0x2ce888>
  4c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  50:	19018719 	stmdbne	r1, {r0, r3, r4, r8, r9, sl, pc}
  54:	0000193c 	andeq	r1, r0, ip, lsr r9
  58:	3f012e08 	svccc	0x00012e08
  5c:	3a0e0319 	bcc	380cc8 <int_vector+0x380cc8>
  60:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  64:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  68:	01193c13 	tsteq	r9, r3, lsl ip
  6c:	09000013 	stmdbeq	r0, {r0, r1, r4}
  70:	13490005 	movtne	r0, #36869	@ 0x9005
  74:	180a0000 	stmdane	sl, {}	@ <UNPREDICTABLE>
  78:	0b000000 	bleq	80 <.debug_abbrev+0x80>
  7c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  80:	0b3a0e03 	bleq	e83894 <int_vector+0xe83894>
  84:	0b390b3b 	bleq	e42d78 <int_vector+0xe42d78>
  88:	01111927 	tsteq	r1, r7, lsr #18
  8c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  90:	1301197a 	movwne	r1, #6522	@ 0x197a
  94:	050c0000 	streq	r0, [ip, #-0]
  98:	3a080300 	bcc	200ca0 <int_vector+0x200ca0>
  9c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a0:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  a4:	1742b717 	smlaldne	fp, r2, r7, r7
  a8:	340d0000 	strcc	r0, [sp], #-0
  ac:	490e0300 	stmdbmi	lr, {r8, r9}
  b0:	02193413 	andseq	r3, r9, #318767104	@ 0x13000000
  b4:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
  b8:	017d0148 	cmneq	sp, r8, asr #2
  bc:	1301137f 	movwne	r1, #4991	@ 0x137f
  c0:	480f0000 	stmdami	pc, {}	@ <UNPREDICTABLE>
  c4:	7f017d00 	svcvc	0x00017d00
  c8:	10000013 	andne	r0, r0, r3, lsl r0
  cc:	13490101 	movtne	r0, #37121	@ 0x9101
  d0:	00001301 	andeq	r1, r0, r1, lsl #6
  d4:	49002111 	stmdbmi	r0, {r0, r4, r8, sp}
  d8:	000b2f13 	andeq	r2, fp, r3, lsl pc
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000028 	andeq	r0, r0, r8, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	00040000 	andeq	r0, r4, r0
  14:	04500124 	ldrbeq	r0, [r0], #-292	@ 0xfffffedc
  18:	91022724 	tstls	r2, r4, lsr #14
  1c:	3c27046c 	stccc	4, cr0, [r7], #-432	@ 0xfffffe50
  20:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  24:	2da82600 	stccs	6, cr2, [r8]
  28:	009f00a8 	addseq	r0, pc, r8, lsr #1

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000009c 	muleq	r0, ip, r0
   4:	00780003 	rsbseq	r0, r8, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
  2c:	6a72612f 	bvs	1c984f0 <int_vector+0x1c984f0>
  30:	2f6b6976 	svccs	0x006b6976
  34:	676f7250 			@ <UNDEFINED> instruction: 0x676f7250
  38:	6d6d6172 	stclvs	1, cr6, [sp, #-456]!	@ 0xfffffe38
  3c:	2f676e69 	svccs	0x00676e69
  40:	73632f63 	cmnvc	r3, #396	@ 0x18c
  44:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  48:	7734322d 	ldrvc	r3, [r4, -sp, lsr #4]!
  4c:	2f2f6e69 	svccs	0x002f6e69
  50:	7062696c 	rsbvc	r6, r2, ip, ror #18
  54:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  58:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  5c:	64000065 	strvs	r0, [r0], #-101	@ 0xffffff9b
  60:	75616665 	strbvc	r6, [r1, #-1637]!	@ 0xfffff99b
  64:	682d746c 	stmdavs	sp!, {r2, r3, r5, r6, sl, ip, sp, lr}
  68:	6c646e61 	stclvs	14, cr6, [r4], #-388	@ 0xfffffe7c
  6c:	692d7265 	pushvs	{r0, r2, r5, r6, r9, ip, sp, lr}
  70:	632e746e 			@ <UNDEFINED> instruction: 0x632e746e
  74:	00000100 	andeq	r0, r0, r0, lsl #2
  78:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  7c:	00020068 	andeq	r0, r2, r8, rrx
  80:	1e050000 	cdpne	0, 0, cr0, cr5, cr0, {0}
  84:	00020500 	andeq	r0, r2, r0, lsl #10
  88:	14000000 	strne	r0, [r0], #-0
  8c:	20050106 	andcs	r0, r5, r6, lsl #2
  90:	06014a06 	streq	r4, [r1], -r6, lsl #20
  94:	040200d6 	streq	r0, [r2], #-214	@ 0xffffff2a
  98:	022e0601 	eoreq	r0, lr, #1048576	@ 0x100000
  9c:	0101000a 	tsteq	r1, sl

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	5f00746e 	svcpl	0x0000746e
  1c:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  20:	4f495443 	svcmi	0x00495443
  24:	005f5f4e 	subseq	r5, pc, lr, asr #30
  28:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  2c:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  30:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  34:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  38:	6f6c0074 	svcvs	0x006c0074
  3c:	6c20676e 	stcvs	7, cr6, [r0], #-440	@ 0xfffffe48
  40:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  44:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  48:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  4c:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  50:	554e4700 	strbpl	r4, [lr, #-1792]	@ 0xfffff900
  54:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  58:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  5c:	20302e31 	eorscs	r2, r0, r1, lsr lr
  60:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  64:	72613d75 	rsbvc	r3, r1, #7488	@ 0x1d40
  68:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  6c:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
  70:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
  74:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
  78:	72613d65 	rsbvc	r3, r1, #6464	@ 0x1940
  7c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  80:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
  84:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
  88:	2d6f6e6d 	stclcs	14, cr6, [pc, #-436]!	@ fffffedc <int_vector+0xfffffedc>
  8c:	6c616e75 	stclvs	14, cr6, [r1], #-468	@ 0xfffffe2c
  90:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  94:	63612d64 	cmnvs	r1, #100, 26	@ 0x1900
  98:	73736563 	cmnvc	r3, #415236096	@ 0x18c00000
  9c:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
  a0:	6f733d70 	svcvs	0x00733d70
  a4:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
  a8:	6f6c666d 	svcvs	0x006c666d
  ac:	612d7461 			@ <UNDEFINED> instruction: 0x612d7461
  b0:	733d6962 	teqvc	sp, #1605632	@ 0x188000
  b4:	2074666f 	rsbscs	r6, r4, pc, ror #12
  b8:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
  bc:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	@ 0xfffffe4c
  c0:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
  c4:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  c8:	7a6b3676 	bvc	1acdaa8 <int_vector+0x1acdaa8>
  cc:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  d0:	2d206264 	stccs	2, cr6, [r0, #-400]!	@ 0xfffffe70
  d4:	2d20674f 	stccs	7, cr6, [r0, #-316]!	@ 0xfffffec4
  d8:	3d647473 	stclcc	4, cr7, [r4, #-460]!	@ 0xfffffe34
  dc:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
  e0:	662d2039 			@ <UNDEFINED> instruction: 0x662d2039
  e4:	65657266 	strbvs	r7, [r5, #-614]!	@ 0xfffffd9a
  e8:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
  ec:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
  f0:	736e7500 	cmnvc	lr, #0, 10
  f4:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  f8:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  fc:	63007261 	movwvs	r7, #609	@ 0x261
 100:	00726168 	rsbseq	r6, r2, r8, ror #2
 104:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 108:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 10c:	656c6300 	strbvs	r6, [ip, #-768]!	@ 0xfffffd00
 110:	725f6e61 	subsvc	r6, pc, #1552	@ 0x610
 114:	6f6f6265 	svcvs	0x006f6265
 118:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
 11c:	2074726f 	rsbscs	r7, r4, pc, ror #4
 120:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 124:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 128:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 12c:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 130:	2064656e 	rsbcs	r6, r4, lr, ror #10
 134:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
 138:	6f682f00 	svcvs	0x00682f00
 13c:	612f656d 			@ <UNDEFINED> instruction: 0x612f656d
 140:	69766a72 	ldmdbvs	r6!, {r1, r4, r5, r6, r9, fp, sp, lr}^
 144:	72502f6b 	subsvc	r2, r0, #428	@ 0x1ac
 148:	6172676f 	cmnvs	r2, pc, ror #14
 14c:	6e696d6d 	cdpvs	13, 6, cr6, cr9, cr13, {3}
 150:	2f632f67 	svccs	0x00632f67
 154:	34317363 	ldrtcc	r7, [r1], #-867	@ 0xfffffc9d
 158:	322d6530 	eorcc	r6, sp, #48, 10	@ 0xc000000
 15c:	6e697734 	mcrvs	7, 3, r7, cr9, cr4, {1}
 160:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
 164:	70006970 	andvc	r6, r0, r0, ror r9
 168:	746e6972 	strbtvc	r6, [lr], #-2418	@ 0xfffff68e
 16c:	2f2e006b 	svccs	0x002e006b
 170:	66617473 			@ <UNDEFINED> instruction: 0x66617473
 174:	72732d66 	rsbsvc	r2, r3, #6528	@ 0x1980
 178:	65642f63 	strbvs	r2, [r4, #-3939]!	@ 0xfffff09d
 17c:	6c756166 	ldclvs	1, cr6, [r5], #-408	@ 0xfffffe68
 180:	61682d74 	smcvs	33492	@ 0x82d4
 184:	656c646e 	strbvs	r6, [ip, #-1134]!	@ 0xfffffb92
 188:	6e692d72 	mcrvs	13, 3, r2, cr9, cr2, {3}
 18c:	00632e74 	rsbeq	r2, r3, r4, ror lr
 190:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
 194:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 198:	6e690074 	mcrvs	0, 3, r0, cr9, cr4, {3}
 19c:	65765f74 	ldrbvs	r5, [r6, #-3956]!	@ 0xfffff08c
 1a0:	726f7463 	rsbvc	r7, pc, #1660944384	@ 0x63000000
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <int_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <int_vector+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <interrupt_vector>:
   0:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	@ 2c <interrupt_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03003 	mov	r3, #3
  18:	e59f2010 	ldr	r2, [pc, #16]	@ 30 <interrupt_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	@ 34 <interrupt_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	@ 38 <interrupt_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000074 	andeq	r0, r0, r4, ror r0
	...
  38:	00000028 	andeq	r0, r0, r8, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	@ 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	@ 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	@ 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	@ 0xfffffe98
  18:	2d72656c 	ldclcs	5, cr6, [r2, #-432]!	@ 0xfffffe50
  1c:	65746e69 	ldrbvs	r6, [r4, #-3689]!	@ 0xfffff197
  20:	70757272 	rsbsvc	r7, r5, r2, ror r2
  24:	00632e74 	rsbeq	r2, r3, r4, ror lr
  28:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  2c:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  30:	3a73253a 	bcc	1cc9520 <interrupt_vector+0x1cc9520>
  34:	633a6425 	teqvs	sl, #620756992	@ 0x25000000
  38:	656c6c61 	strbvs	r6, [ip, #-3169]!	@ 0xfffff39f
  3c:	65642064 	strbvs	r2, [r4, #-100]!	@ 0xffffff9c
  40:	6c756166 	ldclvs	1, cr6, [r5], #-408	@ 0xfffffe68
  44:	61682074 	smcvs	33284	@ 0x8204
  48:	656c646e 	strbvs	r6, [ip, #-1134]!	@ 0xfffffb92
  4c:	75203a72 	strvc	r3, [r0, #-2674]!	@ 0xfffff58e
  50:	6e61686e 	cdpvs	8, 6, cr6, cr1, cr14, {3}
  54:	64656c64 	strbtvs	r6, [r5], #-3172	@ 0xfffff39c
  58:	63786520 	cmnvs	r8, #32, 10	@ 0x8000000
  5c:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
  60:	3c206e6f 	stccc	14, cr6, [r0], #-444	@ 0xfffffe44
  64:	203e7325 	eorscs	r7, lr, r5, lsr #6
  68:	50207461 	eorpl	r7, r0, r1, ror #8
  6c:	78253d43 	stmdavc	r5!, {r0, r1, r6, r8, sl, fp, ip, sp}
  70:	00000a0a 	andeq	r0, r0, sl, lsl #20
  74:	65746e69 	ldrbvs	r6, [r4, #-3689]!	@ 0xfffff197
  78:	70757272 	rsbsvc	r7, r5, r2, ror r2
  7c:	Address 0x7c is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	65746e69 	ldrbvs	r6, [r4, #-3689]!	@ 0xfffff197
   4:	70757272 	rsbsvc	r7, r5, r2, ror r2
   8:	65765f74 	ldrbvs	r5, [r6, #-3956]!	@ 0xfffff08c
   c:	726f7463 	rsbvc	r7, pc, #1660944384	@ 0x63000000
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000137 	andeq	r0, r0, r7, lsr r1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00006204 	andeq	r6, r0, r4, lsl #4
  10:	012b0c00 			@ <UNDEFINED> instruction: 0x012b0c00
  14:	01720000 	cmneq	r2, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	003c0000 	eorseq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  28:	00004b07 	andeq	r4, r0, r7, lsl #22
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	69050405 	stmdbvs	r5, {r0, r2, sl}
  38:	0100746e 	tsteq	r0, lr, ror #8
  3c:	01660601 	cmneq	r6, r1, lsl #12
  40:	02010000 	andeq	r0, r1, #0
  44:	0001a705 	andeq	sl, r1, r5, lsl #14
  48:	05040100 	streq	r0, [r4, #-256]	@ 0xffffff00
  4c:	00000115 	andeq	r0, r0, r5, lsl r1
  50:	00050801 	andeq	r0, r5, r1, lsl #16
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	01020801 	tsteq	r2, r1, lsl #16
  5c:	02010000 	andeq	r0, r1, #0
  60:	00015307 	andeq	r5, r1, r7, lsl #6
  64:	07040100 	streq	r0, [r4, -r0, lsl #2]
  68:	00000039 	andeq	r0, r0, r9, lsr r0
  6c:	10080101 	andne	r0, r8, r1, lsl #2
  70:	03000001 	movweq	r0, #1
  74:	0000006c 	andeq	r0, r0, ip, rrx
  78:	00730406 	rsbseq	r0, r3, r6, lsl #8
  7c:	1e070000 	cdpne	0, 0, cr0, cr7, cr0, {0}
  80:	02000001 	andeq	r0, r0, #1
  84:	a0080673 	andge	r0, r8, r3, ror r6
  88:	02000001 	andeq	r0, r0, #1
  8c:	0034052e 	eorseq	r0, r4, lr, lsr #10
  90:	009d0000 	addseq	r0, sp, r0
  94:	78090000 	stmdavc	r9, {}	@ <UNPREDICTABLE>
  98:	0a000000 	beq	a0 <.debug_info+0xa0>
  9c:	00280b00 	eoreq	r0, r8, r0, lsl #22
  a0:	03010000 	movweq	r0, #4096	@ 0x1000
  a4:	00000006 	andeq	r0, r0, r6
  a8:	00003c00 	andeq	r3, r0, r0, lsl #24
  ac:	259c0100 	ldrcs	r0, [ip, #256]	@ 0x100
  b0:	0c000001 	stceq	0, cr0, [r0], {1}
  b4:	01006370 	tsteq	r0, r0, ror r3
  b8:	002d2003 	eoreq	r2, sp, r3
  bc:	00120000 	andseq	r0, r2, r0
  c0:	000c0000 	andeq	r0, ip, r0
  c4:	1b0d0000 	blne	3400cc <interrupt_vector+0x3400cc>
  c8:	35000000 	strcc	r0, [r0, #-0]
  cc:	05000001 	streq	r0, [r0, #-1]
  d0:	00000003 	andeq	r0, r0, r3
  d4:	00280e00 	eoreq	r0, r8, r0, lsl #28
  d8:	00860000 	addeq	r0, r6, r0
  dc:	011b0000 	tsteq	fp, r0
  e0:	01020000 	mrseq	r0, (UNDEF: 2)
  e4:	28030550 	stmdacs	r3, {r4, r6, r8, sl}
  e8:	02000000 	andeq	r0, r0, #0
  ec:	03055101 	movweq	r5, #20737	@ 0x5101
  f0:	00000000 	andeq	r0, r0, r0
  f4:	05520102 	ldrbeq	r0, [r2, #-258]	@ 0xfffffefe
  f8:	00000003 	andeq	r0, r0, r3
  fc:	53010200 	movwpl	r0, #4608	@ 0x1200
 100:	02023301 	andeq	r3, r2, #67108864	@ 0x4000000
 104:	0305007d 	movweq	r0, #20605	@ 0x507d
 108:	00000074 	andeq	r0, r0, r4, ror r0
 10c:	047d0202 	ldrbteq	r0, [sp], #-514	@ 0xfffffdfe
 110:	a503a309 	strge	sl, [r3, #-777]	@ 0xfffffcf7
 114:	2da82600 	stccs	6, cr2, [r8]
 118:	0f0000a8 	svceq	0x000000a8
 11c:	0000002c 	andeq	r0, r0, ip, lsr #32
 120:	0000007e 	andeq	r0, r0, lr, ror r0
 124:	00731000 	rsbseq	r1, r3, r0
 128:	01350000 	teqeq	r5, r0
 12c:	2d110000 	ldccs	0, cr0, [r1, #-0]
 130:	10000000 	andne	r0, r0, r0
 134:	01250300 			@ <UNDEFINED> instruction: 0x01250300
 138:	Address 0x138 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <interrupt_vector+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	18020049 	stmdane	r2, {r0, r3, r6}
  10:	0000187e 	andeq	r1, r0, lr, ror r8
  14:	49002603 	stmdbmi	r0, {r0, r1, r9, sl, sp}
  18:	04000013 	streq	r0, [r0], #-19	@ 0xffffffed
  1c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  20:	0e030b13 	vmoveq.32	d3[0], r0
  24:	01110e1b 	tsteq	r1, fp, lsl lr
  28:	17100612 			@ <UNDEFINED> instruction: 0x17100612
  2c:	24050000 	strcs	r0, [r5], #-0
  30:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  34:	0008030b 	andeq	r0, r8, fp, lsl #6
  38:	000f0600 	andeq	r0, pc, r0, lsl #12
  3c:	13490b0b 	movtne	r0, #39691	@ 0x9b0b
  40:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  44:	03193f00 	tsteq	r9, #0, 30
  48:	3b0b3a0e 	blcc	2ce888 <interrupt_vector+0x2ce888>
  4c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  50:	19018719 	stmdbne	r1, {r0, r3, r4, r8, r9, sl, pc}
  54:	0000193c 	andeq	r1, r0, ip, lsr r9
  58:	3f012e08 	svccc	0x00012e08
  5c:	3a0e0319 	bcc	380cc8 <interrupt_vector+0x380cc8>
  60:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  64:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  68:	01193c13 	tsteq	r9, r3, lsl ip
  6c:	09000013 	stmdbeq	r0, {r0, r1, r4}
  70:	13490005 	movtne	r0, #36869	@ 0x9005
  74:	180a0000 	stmdane	sl, {}	@ <UNPREDICTABLE>
  78:	0b000000 	bleq	80 <.debug_abbrev+0x80>
  7c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  80:	0b3a0e03 	bleq	e83894 <interrupt_vector+0xe83894>
  84:	0b390b3b 	bleq	e42d78 <interrupt_vector+0xe42d78>
  88:	01111927 	tsteq	r1, r7, lsr #18
  8c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  90:	1301197a 	movwne	r1, #6522	@ 0x197a
  94:	050c0000 	streq	r0, [ip, #-0]
  98:	3a080300 	bcc	200ca0 <interrupt_vector+0x200ca0>
  9c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a0:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  a4:	1742b717 	smlaldne	fp, r2, r7, r7
  a8:	340d0000 	strcc	r0, [sp], #-0
  ac:	490e0300 	stmdbmi	lr, {r8, r9}
  b0:	02193413 	andseq	r3, r9, #318767104	@ 0x13000000
  b4:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
  b8:	017d0148 	cmneq	sp, r8, asr #2
  bc:	1301137f 	movwne	r1, #4991	@ 0x137f
  c0:	480f0000 	stmdami	pc, {}	@ <UNPREDICTABLE>
  c4:	7f017d00 	svcvc	0x00017d00
  c8:	10000013 	andne	r0, r0, r3, lsl r0
  cc:	13490101 	movtne	r0, #37121	@ 0x9101
  d0:	00001301 	andeq	r1, r0, r1, lsl #6
  d4:	49002111 	stmdbmi	r0, {r0, r4, r8, sp}
  d8:	000b2f13 	andeq	r2, fp, r3, lsl pc
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000028 	andeq	r0, r0, r8, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	00040000 	andeq	r0, r4, r0
  14:	04500124 	ldrbeq	r0, [r0], #-292	@ 0xfffffedc
  18:	91022724 	tstls	r2, r4, lsr #14
  1c:	3c27046c 	stccc	4, cr0, [r7], #-432	@ 0xfffffe50
  20:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  24:	2da82600 	stccs	6, cr2, [r8]
  28:	009f00a8 	addseq	r0, pc, r8, lsr #1

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000a2 	andeq	r0, r0, r2, lsr #1
   4:	007e0003 	rsbseq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
  2c:	6a72612f 	bvs	1c984f0 <interrupt_vector+0x1c984f0>
  30:	2f6b6976 	svccs	0x006b6976
  34:	676f7250 			@ <UNDEFINED> instruction: 0x676f7250
  38:	6d6d6172 	stclvs	1, cr6, [sp, #-456]!	@ 0xfffffe38
  3c:	2f676e69 	svccs	0x00676e69
  40:	73632f63 	cmnvc	r3, #396	@ 0x18c
  44:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  48:	7734322d 	ldrvc	r3, [r4, -sp, lsr #4]!
  4c:	2f2f6e69 	svccs	0x002f6e69
  50:	7062696c 	rsbvc	r6, r2, ip, ror #18
  54:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  58:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  5c:	64000065 	strvs	r0, [r0], #-101	@ 0xffffff9b
  60:	75616665 	strbvc	r6, [r1, #-1637]!	@ 0xfffff99b
  64:	682d746c 	stmdavs	sp!, {r2, r3, r5, r6, sl, ip, sp, lr}
  68:	6c646e61 	stclvs	14, cr6, [r4], #-388	@ 0xfffffe7c
  6c:	692d7265 	pushvs	{r0, r2, r5, r6, r9, ip, sp, lr}
  70:	7265746e 	rsbvc	r7, r5, #1845493760	@ 0x6e000000
  74:	74707572 	ldrbtvc	r7, [r0], #-1394	@ 0xfffffa8e
  78:	0100632e 	tsteq	r0, lr, lsr #6
  7c:	70720000 	rsbsvc	r0, r2, r0
  80:	00682e69 	rsbeq	r2, r8, r9, ror #28
  84:	00000002 	andeq	r0, r0, r2
  88:	05002405 	streq	r2, [r0, #-1029]	@ 0xfffffbfb
  8c:	00000002 	andeq	r0, r0, r2
  90:	01061400 	tsteq	r6, r0, lsl #8
  94:	4a062605 	bmi	1898b0 <interrupt_vector+0x1898b0>
  98:	00d60601 	sbcseq	r0, r6, r1, lsl #12
  9c:	06010402 	streq	r0, [r1], -r2, lsl #8
  a0:	000a022e 	andeq	r0, sl, lr, lsr #4
  a4:	Address 0xa4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	5f00746e 	svcpl	0x0000746e
  1c:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  20:	4f495443 	svcmi	0x00495443
  24:	005f5f4e 	subseq	r5, pc, lr, asr #30
  28:	65746e69 	ldrbvs	r6, [r4, #-3689]!	@ 0xfffff197
  2c:	70757272 	rsbsvc	r7, r5, r2, ror r2
  30:	65765f74 	ldrbvs	r5, [r6, #-3956]!	@ 0xfffff08c
  34:	726f7463 	rsbvc	r7, pc, #1660944384	@ 0x63000000
  38:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  3c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  40:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  44:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  48:	6c00746e 	stcvs	4, cr7, [r0], {110}	@ 0x6e
  4c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  50:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  54:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  58:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  5c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  60:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
  64:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  68:	34312039 	ldrtcc	r2, [r1], #-57	@ 0xffffffc7
  6c:	302e312e 	eorcc	r3, lr, lr, lsr #2
  70:	636d2d20 	cmnvs	sp, #32, 26	@ 0x800
  74:	613d7570 	teqvs	sp, r0, ror r5
  78:	31316d72 	teqcc	r1, r2, ror sp
  7c:	7a6a3637 	bvc	1a8d960 <interrupt_vector+0x1a8d960>
  80:	20732d66 	rsbscs	r2, r3, r6, ror #26
  84:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	@ 0xfffff2d3
  88:	613d656e 	teqvs	sp, lr, ror #10
  8c:	31316d72 	teqcc	r1, r2, ror sp
  90:	7a6a3637 	bvc	1a8d974 <interrupt_vector+0x1a8d974>
  94:	20732d66 	rsbscs	r2, r3, r6, ror #26
  98:	6f6e6d2d 	svcvs	0x006e6d2d
  9c:	616e752d 	cmnvs	lr, sp, lsr #10
  a0:	6e67696c 	vnmulvs.f16	s13, s14, s25	@ <UNPREDICTABLE>
  a4:	612d6465 			@ <UNDEFINED> instruction: 0x612d6465
  a8:	73656363 	cmnvc	r5, #-1946157055	@ 0x8c000001
  ac:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  b0:	733d7074 	teqvc	sp, #116	@ 0x74
  b4:	2074666f 	rsbscs	r6, r4, pc, ror #12
  b8:	6c666d2d 	stclvs	13, cr6, [r6], #-180	@ 0xffffff4c
  bc:	2d74616f 	ldclcs	1, cr6, [r4, #-444]!	@ 0xfffffe44
  c0:	3d696261 	stclcc	2, cr6, [r9, #-388]!	@ 0xfffffe7c
  c4:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
  c8:	616d2d20 	cmnvs	sp, r0, lsr #26
  cc:	2d206d72 	stccs	13, cr6, [r0, #-456]!	@ 0xfffffe38
  d0:	6372616d 	cmnvs	r2, #1073741851	@ 0x4000001b
  d4:	72613d68 	rsbvc	r3, r1, #104, 26	@ 0x1a00
  d8:	6b36766d 	blvs	d9da94 <interrupt_vector+0xd9da94>
  dc:	672d207a 			@ <UNDEFINED> instruction: 0x672d207a
  e0:	20626467 	rsbcs	r6, r2, r7, ror #8
  e4:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
  e8:	6474732d 	ldrbtvs	r7, [r4], #-813	@ 0xfffffcd3
  ec:	756e673d 	strbvc	r6, [lr, #-1853]!	@ 0xfffff8c3
  f0:	2d203939 			@ <UNDEFINED> instruction: 0x2d203939
  f4:	65726666 	ldrbvs	r6, [r2, #-1638]!	@ 0xfffff99a
  f8:	61747365 	cmnvs	r4, r5, ror #6
  fc:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 100:	6e750067 	cdpvs	0, 7, cr0, cr5, cr7, {3}
 104:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 108:	63206465 			@ <UNDEFINED> instruction: 0x63206465
 10c:	00726168 	rsbseq	r6, r2, r8, ror #2
 110:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
 114:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 118:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 11c:	6c630074 	stclvs	0, cr0, [r3], #-464	@ 0xfffffe30
 120:	5f6e6165 	svcpl	0x006e6165
 124:	6f626572 	svcvs	0x00626572
 128:	2e00746f 	cdpcs	4, 0, cr7, cr0, cr15, {3}
 12c:	6174732f 	cmnvs	r4, pc, lsr #6
 130:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
 134:	642f6372 	strtvs	r6, [pc], #-882	@ 13c <.debug_str+0x13c>
 138:	75616665 	strbvc	r6, [r1, #-1637]!	@ 0xfffff99b
 13c:	682d746c 	stmdavs	sp!, {r2, r3, r5, r6, sl, ip, sp, lr}
 140:	6c646e61 	stclvs	14, cr6, [r4], #-388	@ 0xfffffe7c
 144:	692d7265 	pushvs	{r0, r2, r5, r6, r9, ip, sp, lr}
 148:	7265746e 	rsbvc	r7, r5, #1845493760	@ 0x6e000000
 14c:	74707572 	ldrbtvc	r7, [r0], #-1394	@ 0xfffffa8e
 150:	7300632e 	movwvc	r6, #814	@ 0x32e
 154:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
 158:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
 15c:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 160:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 164:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 168:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 16c:	61686320 	cmnvs	r8, r0, lsr #6
 170:	682f0072 	stmdavs	pc!, {r1, r4, r5, r6}	@ <UNPREDICTABLE>
 174:	2f656d6f 	svccs	0x00656d6f
 178:	766a7261 	strbtvc	r7, [sl], -r1, ror #4
 17c:	502f6b69 	eorpl	r6, pc, r9, ror #22
 180:	72676f72 	rsbvc	r6, r7, #456	@ 0x1c8
 184:	696d6d61 	stmdbvs	sp!, {r0, r5, r6, r8, sl, fp, sp, lr}^
 188:	632f676e 			@ <UNDEFINED> instruction: 0x632f676e
 18c:	3173632f 	cmncc	r3, pc, lsr #6
 190:	2d653034 	stclcs	0, cr3, [r5, #-208]!	@ 0xffffff30
 194:	69773432 	ldmdbvs	r7!, {r1, r4, r5, sl, ip, sp}^
 198:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
 19c:	00697062 	rsbeq	r7, r9, r2, rrx
 1a0:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 1a4:	73006b74 	movwvc	r6, #2932	@ 0xb74
 1a8:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
 1ac:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <interrupt_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <interrupt_vector+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <prefetch_abort_vector>:
   0:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	@ 2c <prefetch_abort_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03002 	mov	r3, #2
  18:	e59f2010 	ldr	r2, [pc, #16]	@ 30 <prefetch_abort_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	@ 34 <prefetch_abort_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	@ 38 <prefetch_abort_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000074 	andeq	r0, r0, r4, ror r0
	...
  38:	00000028 	andeq	r0, r0, r8, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	@ 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	@ 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	@ 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	@ 0xfffffe98
  18:	2d72656c 	ldclcs	5, cr6, [r2, #-432]!	@ 0xfffffe50
  1c:	66657270 			@ <UNDEFINED> instruction: 0x66657270
  20:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
  24:	0000632e 	andeq	r6, r0, lr, lsr #6
  28:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  2c:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  30:	3a73253a 	bcc	1cc9520 <prefetch_abort_vector+0x1cc9520>
  34:	633a6425 	teqvs	sl, #620756992	@ 0x25000000
  38:	656c6c61 	strbvs	r6, [ip, #-3169]!	@ 0xfffff39f
  3c:	65642064 	strbvs	r2, [r4, #-100]!	@ 0xffffff9c
  40:	6c756166 	ldclvs	1, cr6, [r5], #-408	@ 0xfffffe68
  44:	61682074 	smcvs	33284	@ 0x8204
  48:	656c646e 	strbvs	r6, [ip, #-1134]!	@ 0xfffffb92
  4c:	75203a72 	strvc	r3, [r0, #-2674]!	@ 0xfffff58e
  50:	6e61686e 	cdpvs	8, 6, cr6, cr1, cr14, {3}
  54:	64656c64 	strbtvs	r6, [r5], #-3172	@ 0xfffff39c
  58:	63786520 	cmnvs	r8, #32, 10	@ 0x8000000
  5c:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
  60:	3c206e6f 	stccc	14, cr6, [r0], #-444	@ 0xfffffe44
  64:	203e7325 	eorscs	r7, lr, r5, lsr #6
  68:	50207461 	eorpl	r7, r0, r1, ror #8
  6c:	78253d43 	stmdavc	r5!, {r0, r1, r6, r8, sl, fp, ip, sp}
  70:	00000a0a 	andeq	r0, r0, sl, lsl #20
  74:	66657270 			@ <UNDEFINED> instruction: 0x66657270
  78:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
  7c:	6f626120 	svcvs	0x00626120
  80:	Address 0x80 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	66657270 			@ <UNDEFINED> instruction: 0x66657270
   4:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
   8:	6f62615f 	svcvs	0x0062615f
   c:	765f7472 			@ <UNDEFINED> instruction: 0x765f7472
  10:	6f746365 	svcvs	0x00746365
  14:	Address 0x14 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000137 	andeq	r0, r0, r7, lsr r1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00007804 	andeq	r7, r0, r4, lsl #16
  10:	00510c00 	subseq	r0, r1, r0, lsl #24
  14:	01760000 	cmneq	r6, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	003c0000 	eorseq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  28:	00003a07 	andeq	r3, r0, r7, lsl #20
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	69050405 	stmdbvs	r5, {r0, r2, sl}
  38:	0100746e 	tsteq	r0, lr, ror #8
  3c:	016a0601 	cmneq	sl, r1, lsl #12
  40:	02010000 	andeq	r0, r1, #0
  44:	0001ab05 	andeq	sl, r1, r5, lsl #22
  48:	05040100 	streq	r0, [r4, #-256]	@ 0xffffff00
  4c:	0000012b 	andeq	r0, r0, fp, lsr #2
  50:	00050801 	andeq	r0, r5, r1, lsl #16
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	01180801 	tsteq	r8, r1, lsl #16
  5c:	02010000 	andeq	r0, r1, #0
  60:	00015707 	andeq	r5, r1, r7, lsl #14
  64:	07040100 	streq	r0, [r4, -r0, lsl #2]
  68:	00000028 	andeq	r0, r0, r8, lsr #32
  6c:	26080101 	strcs	r0, [r8], -r1, lsl #2
  70:	03000001 	movweq	r0, #1
  74:	0000006c 	andeq	r0, r0, ip, rrx
  78:	00730406 	rsbseq	r0, r3, r6, lsl #8
  7c:	34070000 	strcc	r0, [r7], #-0
  80:	02000001 	andeq	r0, r0, #1
  84:	a4080673 	strge	r0, [r8], #-1651	@ 0xfffff98d
  88:	02000001 	andeq	r0, r0, #1
  8c:	0034052e 	eorseq	r0, r4, lr, lsr #10
  90:	009d0000 	addseq	r0, sp, r0
  94:	78090000 	stmdavc	r9, {}	@ <UNPREDICTABLE>
  98:	0a000000 	beq	a0 <.debug_info+0xa0>
  9c:	01410b00 	cmpeq	r1, r0, lsl #22
  a0:	02010000 	andeq	r0, r1, #0
  a4:	00000006 	andeq	r0, r0, r6
  a8:	00003c00 	andeq	r3, r0, r0, lsl #24
  ac:	259c0100 	ldrcs	r0, [ip, #256]	@ 0x100
  b0:	0c000001 	stceq	0, cr0, [r0], {1}
  b4:	01006370 	tsteq	r0, r0, ror r3
  b8:	002d2502 	eoreq	r2, sp, r2, lsl #10
  bc:	00120000 	andseq	r0, r2, r0
  c0:	000c0000 	andeq	r0, ip, r0
  c4:	1b0d0000 	blne	3400cc <prefetch_abort_vector+0x3400cc>
  c8:	35000000 	strcc	r0, [r0, #-0]
  cc:	05000001 	streq	r0, [r0, #-1]
  d0:	00000003 	andeq	r0, r0, r3
  d4:	00280e00 	eoreq	r0, r8, r0, lsl #28
  d8:	00860000 	addeq	r0, r6, r0
  dc:	011b0000 	tsteq	fp, r0
  e0:	01020000 	mrseq	r0, (UNDEF: 2)
  e4:	28030550 	stmdacs	r3, {r4, r6, r8, sl}
  e8:	02000000 	andeq	r0, r0, #0
  ec:	03055101 	movweq	r5, #20737	@ 0x5101
  f0:	00000000 	andeq	r0, r0, r0
  f4:	05520102 	ldrbeq	r0, [r2, #-258]	@ 0xfffffefe
  f8:	00000003 	andeq	r0, r0, r3
  fc:	53010200 	movwpl	r0, #4608	@ 0x1200
 100:	02023201 	andeq	r3, r2, #268435456	@ 0x10000000
 104:	0305007d 	movweq	r0, #20605	@ 0x507d
 108:	00000074 	andeq	r0, r0, r4, ror r0
 10c:	047d0202 	ldrbteq	r0, [sp], #-514	@ 0xfffffdfe
 110:	a503a309 	strge	sl, [r3, #-777]	@ 0xfffffcf7
 114:	2da82600 	stccs	6, cr2, [r8]
 118:	0f0000a8 	svceq	0x000000a8
 11c:	0000002c 	andeq	r0, r0, ip, lsr #32
 120:	0000007e 	andeq	r0, r0, lr, ror r0
 124:	00731000 	rsbseq	r1, r3, r0
 128:	01350000 	teqeq	r5, r0
 12c:	2d110000 	ldccs	0, cr0, [r1, #-0]
 130:	15000000 	strne	r0, [r0, #-0]
 134:	01250300 			@ <UNDEFINED> instruction: 0x01250300
 138:	Address 0x138 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <prefetch_abort_vector+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	18020049 	stmdane	r2, {r0, r3, r6}
  10:	0000187e 	andeq	r1, r0, lr, ror r8
  14:	49002603 	stmdbmi	r0, {r0, r1, r9, sl, sp}
  18:	04000013 	streq	r0, [r0], #-19	@ 0xffffffed
  1c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  20:	0e030b13 	vmoveq.32	d3[0], r0
  24:	01110e1b 	tsteq	r1, fp, lsl lr
  28:	17100612 			@ <UNDEFINED> instruction: 0x17100612
  2c:	24050000 	strcs	r0, [r5], #-0
  30:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  34:	0008030b 	andeq	r0, r8, fp, lsl #6
  38:	000f0600 	andeq	r0, pc, r0, lsl #12
  3c:	13490b0b 	movtne	r0, #39691	@ 0x9b0b
  40:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  44:	03193f00 	tsteq	r9, #0, 30
  48:	3b0b3a0e 	blcc	2ce888 <prefetch_abort_vector+0x2ce888>
  4c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  50:	19018719 	stmdbne	r1, {r0, r3, r4, r8, r9, sl, pc}
  54:	0000193c 	andeq	r1, r0, ip, lsr r9
  58:	3f012e08 	svccc	0x00012e08
  5c:	3a0e0319 	bcc	380cc8 <prefetch_abort_vector+0x380cc8>
  60:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  64:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  68:	01193c13 	tsteq	r9, r3, lsl ip
  6c:	09000013 	stmdbeq	r0, {r0, r1, r4}
  70:	13490005 	movtne	r0, #36869	@ 0x9005
  74:	180a0000 	stmdane	sl, {}	@ <UNPREDICTABLE>
  78:	0b000000 	bleq	80 <.debug_abbrev+0x80>
  7c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  80:	0b3a0e03 	bleq	e83894 <prefetch_abort_vector+0xe83894>
  84:	0b390b3b 	bleq	e42d78 <prefetch_abort_vector+0xe42d78>
  88:	01111927 	tsteq	r1, r7, lsr #18
  8c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  90:	1301197a 	movwne	r1, #6522	@ 0x197a
  94:	050c0000 	streq	r0, [ip, #-0]
  98:	3a080300 	bcc	200ca0 <prefetch_abort_vector+0x200ca0>
  9c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a0:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  a4:	1742b717 	smlaldne	fp, r2, r7, r7
  a8:	340d0000 	strcc	r0, [sp], #-0
  ac:	490e0300 	stmdbmi	lr, {r8, r9}
  b0:	02193413 	andseq	r3, r9, #318767104	@ 0x13000000
  b4:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
  b8:	017d0148 	cmneq	sp, r8, asr #2
  bc:	1301137f 	movwne	r1, #4991	@ 0x137f
  c0:	480f0000 	stmdami	pc, {}	@ <UNPREDICTABLE>
  c4:	7f017d00 	svcvc	0x00017d00
  c8:	10000013 	andne	r0, r0, r3, lsl r0
  cc:	13490101 	movtne	r0, #37121	@ 0x9101
  d0:	00001301 	andeq	r1, r0, r1, lsl #6
  d4:	49002111 	stmdbmi	r0, {r0, r4, r8, sp}
  d8:	000b2f13 	andeq	r2, fp, r3, lsl pc
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000028 	andeq	r0, r0, r8, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	00040000 	andeq	r0, r4, r0
  14:	04500124 	ldrbeq	r0, [r0], #-292	@ 0xfffffedc
  18:	91022724 	tstls	r2, r4, lsr #14
  1c:	3c27046c 	stccc	4, cr0, [r7], #-432	@ 0xfffffe50
  20:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  24:	2da82600 	stccs	6, cr2, [r8]
  28:	009f00a8 	addseq	r0, pc, r8, lsr #1

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000a1 	andeq	r0, r0, r1, lsr #1
   4:	007d0003 	rsbseq	r0, sp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
  2c:	6a72612f 	bvs	1c984f0 <prefetch_abort_vector+0x1c984f0>
  30:	2f6b6976 	svccs	0x006b6976
  34:	676f7250 			@ <UNDEFINED> instruction: 0x676f7250
  38:	6d6d6172 	stclvs	1, cr6, [sp, #-456]!	@ 0xfffffe38
  3c:	2f676e69 	svccs	0x00676e69
  40:	73632f63 	cmnvc	r3, #396	@ 0x18c
  44:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  48:	7734322d 	ldrvc	r3, [r4, -sp, lsr #4]!
  4c:	2f2f6e69 	svccs	0x002f6e69
  50:	7062696c 	rsbvc	r6, r2, ip, ror #18
  54:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  58:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  5c:	64000065 	strvs	r0, [r0], #-101	@ 0xffffff9b
  60:	75616665 	strbvc	r6, [r1, #-1637]!	@ 0xfffff99b
  64:	682d746c 	stmdavs	sp!, {r2, r3, r5, r6, sl, ip, sp, lr}
  68:	6c646e61 	stclvs	14, cr6, [r4], #-388	@ 0xfffffe7c
  6c:	702d7265 	eorvc	r7, sp, r5, ror #4
  70:	65666572 	strbvs	r6, [r6, #-1394]!	@ 0xfffffa8e
  74:	2e686374 	mcrcs	3, 3, r6, cr8, cr4, {3}
  78:	00010063 	andeq	r0, r1, r3, rrx
  7c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  80:	0200682e 	andeq	r6, r0, #3014656	@ 0x2e0000
  84:	05000000 	streq	r0, [r0, #-0]
  88:	02050029 	andeq	r0, r5, #41	@ 0x29
  8c:	00000000 	andeq	r0, r0, r0
  90:	05010613 	streq	r0, [r1, #-1555]	@ 0xfffff9ed
  94:	014a062b 	cmpeq	sl, fp, lsr #12
  98:	0200d606 	andeq	sp, r0, #6291456	@ 0x600000
  9c:	2e060104 	cdpcs	1, 0, cr0, cr6, cr4, {0}
  a0:	01000a02 	tsteq	r0, r2, lsl #20
  a4:	Address 0xa4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	5f00746e 	svcpl	0x0000746e
  1c:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  20:	4f495443 	svcmi	0x00495443
  24:	005f5f4e 	subseq	r5, pc, lr, asr #30
  28:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  2c:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  30:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  34:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  38:	6f6c0074 	svcvs	0x006c0074
  3c:	6c20676e 	stcvs	7, cr6, [r0], #-440	@ 0xfffffe48
  40:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  44:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  48:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  4c:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  50:	732f2e00 			@ <UNDEFINED> instruction: 0x732f2e00
  54:	66666174 			@ <UNDEFINED> instruction: 0x66666174
  58:	6372732d 	cmnvs	r2, #-1275068416	@ 0xb4000000
  5c:	6665642f 	strbtvs	r6, [r5], -pc, lsr #8
  60:	746c7561 	strbtvc	r7, [ip], #-1377	@ 0xfffffa9f
  64:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  68:	72656c64 	rsbvc	r6, r5, #100, 24	@ 0x6400
  6c:	6572702d 	ldrbvs	r7, [r2, #-45]!	@ 0xffffffd3
  70:	63746566 	cmnvs	r4, #427819008	@ 0x19800000
  74:	00632e68 	rsbeq	r2, r3, r8, ror #28
  78:	20554e47 	subscs	r4, r5, r7, asr #28
  7c:	20393943 	eorscs	r3, r9, r3, asr #18
  80:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  84:	2d20302e 	stccs	0, cr3, [r0, #-184]!	@ 0xffffff48
  88:	7570636d 	ldrbvc	r6, [r0, #-877]!	@ 0xfffffc93
  8c:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  90:	36373131 			@ <UNDEFINED> instruction: 0x36373131
  94:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  98:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  9c:	656e7574 	strbvs	r7, [lr, #-1396]!	@ 0xfffffa8c
  a0:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  a4:	36373131 			@ <UNDEFINED> instruction: 0x36373131
  a8:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  ac:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  b0:	752d6f6e 	strvc	r6, [sp, #-3950]!	@ 0xfffff092
  b4:	696c616e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, sp, lr}^
  b8:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  bc:	6363612d 	cmnvs	r3, #1073741835	@ 0x4000000b
  c0:	20737365 	rsbscs	r7, r3, r5, ror #6
  c4:	70746d2d 	rsbsvc	r6, r4, sp, lsr #26
  c8:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
  cc:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
  d0:	616f6c66 	cmnvs	pc, r6, ror #24
  d4:	62612d74 	rsbvs	r2, r1, #116, 26	@ 0x1d00
  d8:	6f733d69 	svcvs	0x00733d69
  dc:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
  e0:	6d72616d 	ldclvs	1, cr6, [r2, #-436]!	@ 0xfffffe4c
  e4:	616d2d20 	cmnvs	sp, r0, lsr #26
  e8:	3d686372 	stclcc	3, cr6, [r8, #-456]!	@ 0xfffffe38
  ec:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  f0:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
  f4:	6467672d 	strbtvs	r6, [r7], #-1837	@ 0xfffff8d3
  f8:	4f2d2062 	svcmi	0x002d2062
  fc:	732d2067 			@ <UNDEFINED> instruction: 0x732d2067
 100:	673d6474 			@ <UNDEFINED> instruction: 0x673d6474
 104:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 108:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 10c:	73656572 	cmnvc	r5, #478150656	@ 0x1c800000
 110:	646e6174 	strbtvs	r6, [lr], #-372	@ 0xfffffe8c
 114:	00676e69 	rsbeq	r6, r7, r9, ror #28
 118:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 11c:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 120:	61686320 	cmnvs	r8, r0, lsr #6
 124:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
 128:	6c007261 	stcvs	2, cr7, [r0], {97}	@ 0x61
 12c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 130:	00746e69 	rsbseq	r6, r4, r9, ror #28
 134:	61656c63 	cmnvs	r5, r3, ror #24
 138:	65725f6e 	ldrbvs	r5, [r2, #-3950]!	@ 0xfffff092
 13c:	746f6f62 	strbtvc	r6, [pc], #-3938	@ 144 <.debug_str+0x144>
 140:	65727000 	ldrbvs	r7, [r2, #-0]!
 144:	63746566 	cmnvs	r4, #427819008	@ 0x19800000
 148:	62615f68 	rsbvs	r5, r1, #104, 30	@ 0x1a0
 14c:	5f74726f 	svcpl	0x0074726f
 150:	74636576 	strbtvc	r6, [r3], #-1398	@ 0xfffffa8a
 154:	7300726f 	movwvc	r7, #623	@ 0x26f
 158:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
 15c:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
 160:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 164:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 168:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 16c:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 170:	61686320 	cmnvs	r8, r0, lsr #6
 174:	682f0072 	stmdavs	pc!, {r1, r4, r5, r6}	@ <UNPREDICTABLE>
 178:	2f656d6f 	svccs	0x00656d6f
 17c:	766a7261 	strbtvc	r7, [sl], -r1, ror #4
 180:	502f6b69 	eorpl	r6, pc, r9, ror #22
 184:	72676f72 	rsbvc	r6, r7, #456	@ 0x1c8
 188:	696d6d61 	stmdbvs	sp!, {r0, r5, r6, r8, sl, fp, sp, lr}^
 18c:	632f676e 			@ <UNDEFINED> instruction: 0x632f676e
 190:	3173632f 	cmncc	r3, pc, lsr #6
 194:	2d653034 	stclcs	0, cr3, [r5, #-208]!	@ 0xffffff30
 198:	69773432 	ldmdbvs	r7!, {r1, r4, r5, sl, ip, sp}^
 19c:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
 1a0:	00697062 	rsbeq	r7, r9, r2, rrx
 1a4:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 1a8:	73006b74 	movwvc	r6, #2932	@ 0xb74
 1ac:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
 1b0:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <prefetch_abort_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <prefetch_abort_vector+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <reset_vector>:
   0:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	@ 2c <reset_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03002 	mov	r3, #2
  18:	e59f2010 	ldr	r2, [pc, #16]	@ 30 <reset_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	@ 34 <reset_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	@ 38 <reset_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000070 	andeq	r0, r0, r0, ror r0
	...
  38:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	@ 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	@ 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	@ 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	@ 0xfffffe98
  18:	2d72656c 	ldclcs	5, cr6, [r2, #-432]!	@ 0xfffffe50
  1c:	65736572 	ldrbvs	r6, [r3, #-1394]!	@ 0xfffffa8e
  20:	00632e74 	rsbeq	r2, r3, r4, ror lr
  24:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  28:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  2c:	3a73253a 	bcc	1cc951c <reset_vector+0x1cc951c>
  30:	633a6425 	teqvs	sl, #620756992	@ 0x25000000
  34:	656c6c61 	strbvs	r6, [ip, #-3169]!	@ 0xfffff39f
  38:	65642064 	strbvs	r2, [r4, #-100]!	@ 0xffffff9c
  3c:	6c756166 	ldclvs	1, cr6, [r5], #-408	@ 0xfffffe68
  40:	61682074 	smcvs	33284	@ 0x8204
  44:	656c646e 	strbvs	r6, [ip, #-1134]!	@ 0xfffffb92
  48:	75203a72 	strvc	r3, [r0, #-2674]!	@ 0xfffff58e
  4c:	6e61686e 	cdpvs	8, 6, cr6, cr1, cr14, {3}
  50:	64656c64 	strbtvs	r6, [r5], #-3172	@ 0xfffff39c
  54:	63786520 	cmnvs	r8, #32, 10	@ 0x8000000
  58:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
  5c:	3c206e6f 	stccc	14, cr6, [r0], #-444	@ 0xfffffe44
  60:	203e7325 	eorscs	r7, lr, r5, lsr #6
  64:	50207461 	eorpl	r7, r0, r1, ror #8
  68:	78253d43 	stmdavc	r5!, {r0, r1, r6, r8, sl, fp, ip, sp}
  6c:	00000a0a 	andeq	r0, r0, sl, lsl #20
  70:	65736572 	ldrbvs	r6, [r3, #-1394]!	@ 0xfffffa8e
  74:	Address 0x74 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	65736572 	ldrbvs	r6, [r3, #-1394]!	@ 0xfffffa8e
   4:	65765f74 	ldrbvs	r5, [r6, #-3956]!	@ 0xfffff08c
   8:	726f7463 	rsbvc	r7, pc, #1660944384	@ 0x63000000
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000137 	andeq	r0, r0, r7, lsr r1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00005e04 	andeq	r5, r0, r4, lsl #28
  10:	00fe0c00 	rscseq	r0, lr, r0, lsl #24
  14:	016a0000 	cmneq	sl, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	003c0000 	eorseq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  28:	00004707 	andeq	r4, r0, r7, lsl #14
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	69050405 	stmdbvs	r5, {r0, r2, sl}
  38:	0100746e 	tsteq	r0, lr, ror #8
  3c:	015e0601 	cmpeq	lr, r1, lsl #12
  40:	02010000 	andeq	r0, r1, #0
  44:	00019f05 	andeq	r9, r1, r5, lsl #30
  48:	05040100 	streq	r0, [r4, #-256]	@ 0xffffff00
  4c:	00000135 	andeq	r0, r0, r5, lsr r1
  50:	00050801 	andeq	r0, r5, r1, lsl #16
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	01220801 			@ <UNDEFINED> instruction: 0x01220801
  5c:	02010000 	andeq	r0, r1, #0
  60:	00014b07 	andeq	r4, r1, r7, lsl #22
  64:	07040100 	streq	r0, [r4, -r0, lsl #2]
  68:	00000035 	andeq	r0, r0, r5, lsr r0
  6c:	30080101 	andcc	r0, r8, r1, lsl #2
  70:	03000001 	movweq	r0, #1
  74:	0000006c 	andeq	r0, r0, ip, rrx
  78:	00730406 	rsbseq	r0, r3, r6, lsl #8
  7c:	3e070000 	cdpcc	0, 0, cr0, cr7, cr0, {0}
  80:	02000001 	andeq	r0, r0, #1
  84:	98080673 	stmdals	r8, {r0, r1, r4, r5, r6, r9, sl}
  88:	02000001 	andeq	r0, r0, #1
  8c:	0034052e 	eorseq	r0, r4, lr, lsr #10
  90:	009d0000 	addseq	r0, sp, r0
  94:	78090000 	stmdavc	r9, {}	@ <UNPREDICTABLE>
  98:	0a000000 	beq	a0 <.debug_info+0xa0>
  9c:	001b0b00 	andseq	r0, fp, r0, lsl #22
  a0:	02010000 	andeq	r0, r1, #0
  a4:	00000006 	andeq	r0, r0, r6
  a8:	00003c00 	andeq	r3, r0, r0, lsl #24
  ac:	259c0100 	ldrcs	r0, [ip, #256]	@ 0x100
  b0:	0c000001 	stceq	0, cr0, [r0], {1}
  b4:	01006370 	tsteq	r0, r0, ror r3
  b8:	002d1c02 	eoreq	r1, sp, r2, lsl #24
  bc:	00120000 	andseq	r0, r2, r0
  c0:	000c0000 	andeq	r0, ip, r0
  c4:	280d0000 	stmdacs	sp, {}	@ <UNPREDICTABLE>
  c8:	35000000 	strcc	r0, [r0, #-0]
  cc:	05000001 	streq	r0, [r0, #-1]
  d0:	00000003 	andeq	r0, r0, r3
  d4:	00280e00 	eoreq	r0, r8, r0, lsl #28
  d8:	00860000 	addeq	r0, r6, r0
  dc:	011b0000 	tsteq	fp, r0
  e0:	01020000 	mrseq	r0, (UNDEF: 2)
  e4:	24030550 	strcs	r0, [r3], #-1360	@ 0xfffffab0
  e8:	02000000 	andeq	r0, r0, #0
  ec:	03055101 	movweq	r5, #20737	@ 0x5101
  f0:	00000000 	andeq	r0, r0, r0
  f4:	05520102 	ldrbeq	r0, [r2, #-258]	@ 0xfffffefe
  f8:	00000003 	andeq	r0, r0, r3
  fc:	53010200 	movwpl	r0, #4608	@ 0x1200
 100:	02023201 	andeq	r3, r2, #268435456	@ 0x10000000
 104:	0305007d 	movweq	r0, #20605	@ 0x507d
 108:	00000070 	andeq	r0, r0, r0, ror r0
 10c:	047d0202 	ldrbteq	r0, [sp], #-514	@ 0xfffffdfe
 110:	a503a309 	strge	sl, [r3, #-777]	@ 0xfffffcf7
 114:	2da82600 	stccs	6, cr2, [r8]
 118:	0f0000a8 	svceq	0x000000a8
 11c:	0000002c 	andeq	r0, r0, ip, lsr #32
 120:	0000007e 	andeq	r0, r0, lr, ror r0
 124:	00731000 	rsbseq	r1, r3, r0
 128:	01350000 	teqeq	r5, r0
 12c:	2d110000 	ldccs	0, cr0, [r1, #-0]
 130:	0c000000 	stceq	0, cr0, [r0], {-0}
 134:	01250300 			@ <UNDEFINED> instruction: 0x01250300
 138:	Address 0x138 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <reset_vector+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	18020049 	stmdane	r2, {r0, r3, r6}
  10:	0000187e 	andeq	r1, r0, lr, ror r8
  14:	49002603 	stmdbmi	r0, {r0, r1, r9, sl, sp}
  18:	04000013 	streq	r0, [r0], #-19	@ 0xffffffed
  1c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  20:	0e030b13 	vmoveq.32	d3[0], r0
  24:	01110e1b 	tsteq	r1, fp, lsl lr
  28:	17100612 			@ <UNDEFINED> instruction: 0x17100612
  2c:	24050000 	strcs	r0, [r5], #-0
  30:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  34:	0008030b 	andeq	r0, r8, fp, lsl #6
  38:	000f0600 	andeq	r0, pc, r0, lsl #12
  3c:	13490b0b 	movtne	r0, #39691	@ 0x9b0b
  40:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  44:	03193f00 	tsteq	r9, #0, 30
  48:	3b0b3a0e 	blcc	2ce888 <reset_vector+0x2ce888>
  4c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  50:	19018719 	stmdbne	r1, {r0, r3, r4, r8, r9, sl, pc}
  54:	0000193c 	andeq	r1, r0, ip, lsr r9
  58:	3f012e08 	svccc	0x00012e08
  5c:	3a0e0319 	bcc	380cc8 <reset_vector+0x380cc8>
  60:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  64:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  68:	01193c13 	tsteq	r9, r3, lsl ip
  6c:	09000013 	stmdbeq	r0, {r0, r1, r4}
  70:	13490005 	movtne	r0, #36869	@ 0x9005
  74:	180a0000 	stmdane	sl, {}	@ <UNPREDICTABLE>
  78:	0b000000 	bleq	80 <.debug_abbrev+0x80>
  7c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  80:	0b3a0e03 	bleq	e83894 <reset_vector+0xe83894>
  84:	0b390b3b 	bleq	e42d78 <reset_vector+0xe42d78>
  88:	01111927 	tsteq	r1, r7, lsr #18
  8c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  90:	1301197a 	movwne	r1, #6522	@ 0x197a
  94:	050c0000 	streq	r0, [ip, #-0]
  98:	3a080300 	bcc	200ca0 <reset_vector+0x200ca0>
  9c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a0:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  a4:	1742b717 	smlaldne	fp, r2, r7, r7
  a8:	340d0000 	strcc	r0, [sp], #-0
  ac:	490e0300 	stmdbmi	lr, {r8, r9}
  b0:	02193413 	andseq	r3, r9, #318767104	@ 0x13000000
  b4:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
  b8:	017d0148 	cmneq	sp, r8, asr #2
  bc:	1301137f 	movwne	r1, #4991	@ 0x137f
  c0:	480f0000 	stmdami	pc, {}	@ <UNPREDICTABLE>
  c4:	7f017d00 	svcvc	0x00017d00
  c8:	10000013 	andne	r0, r0, r3, lsl r0
  cc:	13490101 	movtne	r0, #37121	@ 0x9101
  d0:	00001301 	andeq	r1, r0, r1, lsl #6
  d4:	49002111 	stmdbmi	r0, {r0, r4, r8, sp}
  d8:	000b2f13 	andeq	r2, fp, r3, lsl pc
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000028 	andeq	r0, r0, r8, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	00040000 	andeq	r0, r4, r0
  14:	04500124 	ldrbeq	r0, [r0], #-292	@ 0xfffffedc
  18:	91022724 	tstls	r2, r4, lsr #14
  1c:	3c27046c 	stccc	4, cr0, [r7], #-432	@ 0xfffffe50
  20:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  24:	2da82600 	stccs	6, cr2, [r8]
  28:	009f00a8 	addseq	r0, pc, r8, lsr #1

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000009e 	muleq	r0, lr, r0
   4:	007a0003 	rsbseq	r0, sl, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
  2c:	6a72612f 	bvs	1c984f0 <reset_vector+0x1c984f0>
  30:	2f6b6976 	svccs	0x006b6976
  34:	676f7250 			@ <UNDEFINED> instruction: 0x676f7250
  38:	6d6d6172 	stclvs	1, cr6, [sp, #-456]!	@ 0xfffffe38
  3c:	2f676e69 	svccs	0x00676e69
  40:	73632f63 	cmnvc	r3, #396	@ 0x18c
  44:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  48:	7734322d 	ldrvc	r3, [r4, -sp, lsr #4]!
  4c:	2f2f6e69 	svccs	0x002f6e69
  50:	7062696c 	rsbvc	r6, r2, ip, ror #18
  54:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  58:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  5c:	64000065 	strvs	r0, [r0], #-101	@ 0xffffff9b
  60:	75616665 	strbvc	r6, [r1, #-1637]!	@ 0xfffff99b
  64:	682d746c 	stmdavs	sp!, {r2, r3, r5, r6, sl, ip, sp, lr}
  68:	6c646e61 	stclvs	14, cr6, [r4], #-388	@ 0xfffffe7c
  6c:	722d7265 	eorvc	r7, sp, #1342177286	@ 0x50000006
  70:	74657365 	strbtvc	r7, [r5], #-869	@ 0xfffffc9b
  74:	0100632e 	tsteq	r0, lr, lsr #6
  78:	70720000 	rsbsvc	r0, r2, r0
  7c:	00682e69 	rsbeq	r2, r8, r9, ror #28
  80:	00000002 	andeq	r0, r0, r2
  84:	05002005 	streq	r2, [r0, #-5]
  88:	00000002 	andeq	r0, r0, r2
  8c:	01061300 	mrseq	r1, LR_und
  90:	4a062205 	bmi	1888ac <reset_vector+0x1888ac>
  94:	00d60601 	sbcseq	r0, r6, r1, lsl #12
  98:	06010402 	streq	r0, [r1], -r2, lsl #8
  9c:	000a022e 	andeq	r0, sl, lr, lsr #4
  a0:	Address 0xa0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	7200746e 	andvc	r7, r0, #1845493760	@ 0x6e000000
  1c:	74657365 	strbtvc	r7, [r5], #-869	@ 0xfffffc9b
  20:	6365765f 	cmnvs	r5, #99614720	@ 0x5f00000
  24:	00726f74 	rsbseq	r6, r2, r4, ror pc
  28:	55465f5f 	strbpl	r5, [r6, #-3935]	@ 0xfffff0a1
  2c:	4954434e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, r9, lr}^
  30:	5f5f4e4f 	svcpl	0x005f4e4f
  34:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  38:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  3c:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  40:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  44:	6c00746e 	stcvs	4, cr7, [r0], {110}	@ 0x6e
  48:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  4c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  50:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  54:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  58:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  5c:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
  60:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  64:	34312039 	ldrtcc	r2, [r1], #-57	@ 0xffffffc7
  68:	302e312e 	eorcc	r3, lr, lr, lsr #2
  6c:	636d2d20 	cmnvs	sp, #32, 26	@ 0x800
  70:	613d7570 	teqvs	sp, r0, ror r5
  74:	31316d72 	teqcc	r1, r2, ror sp
  78:	7a6a3637 	bvc	1a8d95c <reset_vector+0x1a8d95c>
  7c:	20732d66 	rsbscs	r2, r3, r6, ror #26
  80:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	@ 0xfffff2d3
  84:	613d656e 	teqvs	sp, lr, ror #10
  88:	31316d72 	teqcc	r1, r2, ror sp
  8c:	7a6a3637 	bvc	1a8d970 <reset_vector+0x1a8d970>
  90:	20732d66 	rsbscs	r2, r3, r6, ror #26
  94:	6f6e6d2d 	svcvs	0x006e6d2d
  98:	616e752d 	cmnvs	lr, sp, lsr #10
  9c:	6e67696c 	vnmulvs.f16	s13, s14, s25	@ <UNPREDICTABLE>
  a0:	612d6465 			@ <UNDEFINED> instruction: 0x612d6465
  a4:	73656363 	cmnvc	r5, #-1946157055	@ 0x8c000001
  a8:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  ac:	733d7074 	teqvc	sp, #116	@ 0x74
  b0:	2074666f 	rsbscs	r6, r4, pc, ror #12
  b4:	6c666d2d 	stclvs	13, cr6, [r6], #-180	@ 0xffffff4c
  b8:	2d74616f 	ldclcs	1, cr6, [r4, #-444]!	@ 0xfffffe44
  bc:	3d696261 	stclcc	2, cr6, [r9, #-388]!	@ 0xfffffe7c
  c0:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
  c4:	616d2d20 	cmnvs	sp, r0, lsr #26
  c8:	2d206d72 	stccs	13, cr6, [r0, #-456]!	@ 0xfffffe38
  cc:	6372616d 	cmnvs	r2, #1073741851	@ 0x4000001b
  d0:	72613d68 	rsbvc	r3, r1, #104, 26	@ 0x1a00
  d4:	6b36766d 	blvs	d9da90 <reset_vector+0xd9da90>
  d8:	672d207a 			@ <UNDEFINED> instruction: 0x672d207a
  dc:	20626467 	rsbcs	r6, r2, r7, ror #8
  e0:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
  e4:	6474732d 	ldrbtvs	r7, [r4], #-813	@ 0xfffffcd3
  e8:	756e673d 	strbvc	r6, [lr, #-1853]!	@ 0xfffff8c3
  ec:	2d203939 			@ <UNDEFINED> instruction: 0x2d203939
  f0:	65726666 	ldrbvs	r6, [r2, #-1638]!	@ 0xfffff99a
  f4:	61747365 	cmnvs	r4, r5, ror #6
  f8:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
  fc:	2f2e0067 	svccs	0x002e0067
 100:	66617473 			@ <UNDEFINED> instruction: 0x66617473
 104:	72732d66 	rsbsvc	r2, r3, #6528	@ 0x1980
 108:	65642f63 	strbvs	r2, [r4, #-3939]!	@ 0xfffff09d
 10c:	6c756166 	ldclvs	1, cr6, [r5], #-408	@ 0xfffffe68
 110:	61682d74 	smcvs	33492	@ 0x82d4
 114:	656c646e 	strbvs	r6, [ip, #-1134]!	@ 0xfffffb92
 118:	65722d72 	ldrbvs	r2, [r2, #-3442]!	@ 0xfffff28e
 11c:	2e746573 	mrccs	5, 3, r6, cr4, cr3, {3}
 120:	6e750063 	cdpvs	0, 7, cr0, cr5, cr3, {3}
 124:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 128:	63206465 			@ <UNDEFINED> instruction: 0x63206465
 12c:	00726168 	rsbseq	r6, r2, r8, ror #2
 130:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
 134:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 138:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 13c:	6c630074 	stclvs	0, cr0, [r3], #-464	@ 0xfffffe30
 140:	5f6e6165 	svcpl	0x006e6165
 144:	6f626572 	svcvs	0x00626572
 148:	7300746f 	movwvc	r7, #1135	@ 0x46f
 14c:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
 150:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
 154:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 158:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 15c:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 160:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 164:	61686320 	cmnvs	r8, r0, lsr #6
 168:	682f0072 	stmdavs	pc!, {r1, r4, r5, r6}	@ <UNPREDICTABLE>
 16c:	2f656d6f 	svccs	0x00656d6f
 170:	766a7261 	strbtvc	r7, [sl], -r1, ror #4
 174:	502f6b69 	eorpl	r6, pc, r9, ror #22
 178:	72676f72 	rsbvc	r6, r7, #456	@ 0x1c8
 17c:	696d6d61 	stmdbvs	sp!, {r0, r5, r6, r8, sl, fp, sp, lr}^
 180:	632f676e 			@ <UNDEFINED> instruction: 0x632f676e
 184:	3173632f 	cmncc	r3, pc, lsr #6
 188:	2d653034 	stclcs	0, cr3, [r5, #-208]!	@ 0xffffff30
 18c:	69773432 	ldmdbvs	r7!, {r1, r4, r5, sl, ip, sp}^
 190:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
 194:	00697062 	rsbeq	r7, r9, r2, rrx
 198:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 19c:	73006b74 	movwvc	r6, #2932	@ 0xb74
 1a0:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
 1a4:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <reset_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <reset_vector+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <syscall_vector>:
   0:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	@ 2c <syscall_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03003 	mov	r3, #3
  18:	e59f2010 	ldr	r2, [pc, #16]	@ 30 <syscall_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	@ 34 <syscall_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	@ 38 <syscall_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000070 	andeq	r0, r0, r0, ror r0
	...
  38:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	@ 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	@ 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	@ 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	@ 0xfffffe98
  18:	2d72656c 	ldclcs	5, cr6, [r2, #-432]!	@ 0xfffffe50
  1c:	2e697773 	mcrcs	7, 3, r7, cr9, cr3, {3}
  20:	00000063 	andeq	r0, r0, r3, rrx
  24:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  28:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  2c:	3a73253a 	bcc	1cc951c <syscall_vector+0x1cc951c>
  30:	633a6425 	teqvs	sl, #620756992	@ 0x25000000
  34:	656c6c61 	strbvs	r6, [ip, #-3169]!	@ 0xfffff39f
  38:	65642064 	strbvs	r2, [r4, #-100]!	@ 0xffffff9c
  3c:	6c756166 	ldclvs	1, cr6, [r5], #-408	@ 0xfffffe68
  40:	61682074 	smcvs	33284	@ 0x8204
  44:	656c646e 	strbvs	r6, [ip, #-1134]!	@ 0xfffffb92
  48:	75203a72 	strvc	r3, [r0, #-2674]!	@ 0xfffff58e
  4c:	6e61686e 	cdpvs	8, 6, cr6, cr1, cr14, {3}
  50:	64656c64 	strbtvs	r6, [r5], #-3172	@ 0xfffff39c
  54:	63786520 	cmnvs	r8, #32, 10	@ 0x8000000
  58:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
  5c:	3c206e6f 	stccc	14, cr6, [r0], #-444	@ 0xfffffe44
  60:	203e7325 	eorscs	r7, lr, r5, lsr #6
  64:	50207461 	eorpl	r7, r0, r1, ror #8
  68:	78253d43 	stmdavc	r5!, {r0, r1, r6, r8, sl, fp, ip, sp}
  6c:	00000a0a 	andeq	r0, r0, sl, lsl #20
  70:	00697773 	rsbeq	r7, r9, r3, ror r7

Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	63737973 	cmnvs	r3, #1884160	@ 0x1cc000
   4:	5f6c6c61 	svcpl	0x006c6c61
   8:	74636576 	strbtvc	r6, [r3], #-1398	@ 0xfffffa8a
   c:	Address 0xc is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000137 	andeq	r0, r0, r7, lsr r1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00006004 	andeq	r6, r0, r4
  10:	01290c00 			@ <UNDEFINED> instruction: 0x01290c00
  14:	016a0000 	cmneq	sl, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	003c0000 	eorseq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  28:	00004907 	andeq	r4, r0, r7, lsl #18
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	69050405 	stmdbvs	r5, {r0, r2, sl}
  38:	0100746e 	tsteq	r0, lr, ror #8
  3c:	015e0601 	cmpeq	lr, r1, lsl #12
  40:	02010000 	andeq	r0, r1, #0
  44:	00019f05 	andeq	r9, r1, r5, lsl #30
  48:	05040100 	streq	r0, [r4, #-256]	@ 0xffffff00
  4c:	00000113 	andeq	r0, r0, r3, lsl r1
  50:	00050801 	andeq	r0, r5, r1, lsl #16
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	01000801 	tsteq	r0, r1, lsl #16
  5c:	02010000 	andeq	r0, r1, #0
  60:	00014b07 	andeq	r4, r1, r7, lsl #22
  64:	07040100 	streq	r0, [r4, -r0, lsl #2]
  68:	00000037 	andeq	r0, r0, r7, lsr r0
  6c:	0e080101 	cdpeq	1, 0, cr0, cr8, cr1, {0}
  70:	03000001 	movweq	r0, #1
  74:	0000006c 	andeq	r0, r0, ip, rrx
  78:	00730406 	rsbseq	r0, r3, r6, lsl #8
  7c:	1c070000 	stcne	0, cr0, [r7], {-0}
  80:	02000001 	andeq	r0, r0, #1
  84:	98080673 	stmdals	r8, {r0, r1, r4, r5, r6, r9, sl}
  88:	02000001 	andeq	r0, r0, #1
  8c:	0034052e 	eorseq	r0, r4, lr, lsr #10
  90:	009d0000 	addseq	r0, sp, r0
  94:	78090000 	stmdavc	r9, {}	@ <UNPREDICTABLE>
  98:	0a000000 	beq	a0 <.debug_info+0xa0>
  9c:	001b0b00 	andseq	r0, fp, r0, lsl #22
  a0:	03010000 	movweq	r0, #4096	@ 0x1000
  a4:	00000006 	andeq	r0, r0, r6
  a8:	00003c00 	andeq	r3, r0, r0, lsl #24
  ac:	259c0100 	ldrcs	r0, [ip, #256]	@ 0x100
  b0:	0c000001 	stceq	0, cr0, [r0], {1}
  b4:	01006370 	tsteq	r0, r0, ror r3
  b8:	002d1e03 	eoreq	r1, sp, r3, lsl #28
  bc:	00120000 	andseq	r0, r2, r0
  c0:	000c0000 	andeq	r0, ip, r0
  c4:	2a0d0000 	bcs	3400cc <syscall_vector+0x3400cc>
  c8:	35000000 	strcc	r0, [r0, #-0]
  cc:	05000001 	streq	r0, [r0, #-1]
  d0:	00000003 	andeq	r0, r0, r3
  d4:	00280e00 	eoreq	r0, r8, r0, lsl #28
  d8:	00860000 	addeq	r0, r6, r0
  dc:	011b0000 	tsteq	fp, r0
  e0:	01020000 	mrseq	r0, (UNDEF: 2)
  e4:	24030550 	strcs	r0, [r3], #-1360	@ 0xfffffab0
  e8:	02000000 	andeq	r0, r0, #0
  ec:	03055101 	movweq	r5, #20737	@ 0x5101
  f0:	00000000 	andeq	r0, r0, r0
  f4:	05520102 	ldrbeq	r0, [r2, #-258]	@ 0xfffffefe
  f8:	00000003 	andeq	r0, r0, r3
  fc:	53010200 	movwpl	r0, #4608	@ 0x1200
 100:	02023301 	andeq	r3, r2, #67108864	@ 0x4000000
 104:	0305007d 	movweq	r0, #20605	@ 0x507d
 108:	00000070 	andeq	r0, r0, r0, ror r0
 10c:	047d0202 	ldrbteq	r0, [sp], #-514	@ 0xfffffdfe
 110:	a503a309 	strge	sl, [r3, #-777]	@ 0xfffffcf7
 114:	2da82600 	stccs	6, cr2, [r8]
 118:	0f0000a8 	svceq	0x000000a8
 11c:	0000002c 	andeq	r0, r0, ip, lsr #32
 120:	0000007e 	andeq	r0, r0, lr, ror r0
 124:	00731000 	rsbseq	r1, r3, r0
 128:	01350000 	teqeq	r5, r0
 12c:	2d110000 	ldccs	0, cr0, [r1, #-0]
 130:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 134:	01250300 			@ <UNDEFINED> instruction: 0x01250300
 138:	Address 0x138 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <syscall_vector+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	18020049 	stmdane	r2, {r0, r3, r6}
  10:	0000187e 	andeq	r1, r0, lr, ror r8
  14:	49002603 	stmdbmi	r0, {r0, r1, r9, sl, sp}
  18:	04000013 	streq	r0, [r0], #-19	@ 0xffffffed
  1c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  20:	0e030b13 	vmoveq.32	d3[0], r0
  24:	01110e1b 	tsteq	r1, fp, lsl lr
  28:	17100612 			@ <UNDEFINED> instruction: 0x17100612
  2c:	24050000 	strcs	r0, [r5], #-0
  30:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  34:	0008030b 	andeq	r0, r8, fp, lsl #6
  38:	000f0600 	andeq	r0, pc, r0, lsl #12
  3c:	13490b0b 	movtne	r0, #39691	@ 0x9b0b
  40:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  44:	03193f00 	tsteq	r9, #0, 30
  48:	3b0b3a0e 	blcc	2ce888 <syscall_vector+0x2ce888>
  4c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  50:	19018719 	stmdbne	r1, {r0, r3, r4, r8, r9, sl, pc}
  54:	0000193c 	andeq	r1, r0, ip, lsr r9
  58:	3f012e08 	svccc	0x00012e08
  5c:	3a0e0319 	bcc	380cc8 <syscall_vector+0x380cc8>
  60:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  64:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  68:	01193c13 	tsteq	r9, r3, lsl ip
  6c:	09000013 	stmdbeq	r0, {r0, r1, r4}
  70:	13490005 	movtne	r0, #36869	@ 0x9005
  74:	180a0000 	stmdane	sl, {}	@ <UNPREDICTABLE>
  78:	0b000000 	bleq	80 <.debug_abbrev+0x80>
  7c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  80:	0b3a0e03 	bleq	e83894 <syscall_vector+0xe83894>
  84:	0b390b3b 	bleq	e42d78 <syscall_vector+0xe42d78>
  88:	01111927 	tsteq	r1, r7, lsr #18
  8c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  90:	1301197a 	movwne	r1, #6522	@ 0x197a
  94:	050c0000 	streq	r0, [ip, #-0]
  98:	3a080300 	bcc	200ca0 <syscall_vector+0x200ca0>
  9c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a0:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  a4:	1742b717 	smlaldne	fp, r2, r7, r7
  a8:	340d0000 	strcc	r0, [sp], #-0
  ac:	490e0300 	stmdbmi	lr, {r8, r9}
  b0:	02193413 	andseq	r3, r9, #318767104	@ 0x13000000
  b4:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
  b8:	017d0148 	cmneq	sp, r8, asr #2
  bc:	1301137f 	movwne	r1, #4991	@ 0x137f
  c0:	480f0000 	stmdami	pc, {}	@ <UNPREDICTABLE>
  c4:	7f017d00 	svcvc	0x00017d00
  c8:	10000013 	andne	r0, r0, r3, lsl r0
  cc:	13490101 	movtne	r0, #37121	@ 0x9101
  d0:	00001301 	andeq	r1, r0, r1, lsl #6
  d4:	49002111 	stmdbmi	r0, {r0, r4, r8, sp}
  d8:	000b2f13 	andeq	r2, fp, r3, lsl pc
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000028 	andeq	r0, r0, r8, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	00040000 	andeq	r0, r4, r0
  14:	04500124 	ldrbeq	r0, [r0], #-292	@ 0xfffffedc
  18:	91022724 	tstls	r2, r4, lsr #14
  1c:	3c27046c 	stccc	4, cr0, [r7], #-432	@ 0xfffffe50
  20:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  24:	2da82600 	stccs	6, cr2, [r8]
  28:	009f00a8 	addseq	r0, pc, r8, lsr #1

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000009c 	muleq	r0, ip, r0
   4:	00780003 	rsbseq	r0, r8, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
  2c:	6a72612f 	bvs	1c984f0 <syscall_vector+0x1c984f0>
  30:	2f6b6976 	svccs	0x006b6976
  34:	676f7250 			@ <UNDEFINED> instruction: 0x676f7250
  38:	6d6d6172 	stclvs	1, cr6, [sp, #-456]!	@ 0xfffffe38
  3c:	2f676e69 	svccs	0x00676e69
  40:	73632f63 	cmnvc	r3, #396	@ 0x18c
  44:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  48:	7734322d 	ldrvc	r3, [r4, -sp, lsr #4]!
  4c:	2f2f6e69 	svccs	0x002f6e69
  50:	7062696c 	rsbvc	r6, r2, ip, ror #18
  54:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  58:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  5c:	64000065 	strvs	r0, [r0], #-101	@ 0xffffff9b
  60:	75616665 	strbvc	r6, [r1, #-1637]!	@ 0xfffff99b
  64:	682d746c 	stmdavs	sp!, {r2, r3, r5, r6, sl, ip, sp, lr}
  68:	6c646e61 	stclvs	14, cr6, [r4], #-388	@ 0xfffffe7c
  6c:	732d7265 			@ <UNDEFINED> instruction: 0x732d7265
  70:	632e6977 			@ <UNDEFINED> instruction: 0x632e6977
  74:	00000100 	andeq	r0, r0, r0, lsl #2
  78:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  7c:	00020068 	andeq	r0, r2, r8, rrx
  80:	22050000 	andcs	r0, r5, #0
  84:	00020500 	andeq	r0, r2, r0, lsl #10
  88:	14000000 	strne	r0, [r0], #-0
  8c:	24050106 	strcs	r0, [r5], #-262	@ 0xfffffefa
  90:	06014a06 	streq	r4, [r1], -r6, lsl #20
  94:	040200d6 	streq	r0, [r2], #-214	@ 0xffffff2a
  98:	022e0601 	eoreq	r0, lr, #1048576	@ 0x100000
  9c:	0101000a 	tsteq	r1, sl

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	7300746e 	movwvc	r7, #1134	@ 0x46e
  1c:	61637379 	smcvs	14137	@ 0x3739
  20:	765f6c6c 	ldrbvc	r6, [pc], -ip, ror #24
  24:	6f746365 	svcvs	0x00746365
  28:	5f5f0072 	svcpl	0x005f0072
  2c:	434e5546 	movtmi	r5, #58694	@ 0xe546
  30:	4e4f4954 			@ <UNDEFINED> instruction: 0x4e4f4954
  34:	6c005f5f 	stcvs	15, cr5, [r0], {95}	@ 0x5f
  38:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  3c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  40:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  44:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  48:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  4c:	6f6c2067 	svcvs	0x006c2067
  50:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  54:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  58:	2064656e 	rsbcs	r6, r4, lr, ror #10
  5c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  60:	20554e47 	subscs	r4, r5, r7, asr #28
  64:	20393943 	eorscs	r3, r9, r3, asr #18
  68:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  6c:	2d20302e 	stccs	0, cr3, [r0, #-184]!	@ 0xffffff48
  70:	7570636d 	ldrbvc	r6, [r0, #-877]!	@ 0xfffffc93
  74:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  78:	36373131 			@ <UNDEFINED> instruction: 0x36373131
  7c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  80:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  84:	656e7574 	strbvs	r7, [lr, #-1396]!	@ 0xfffffa8c
  88:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  8c:	36373131 			@ <UNDEFINED> instruction: 0x36373131
  90:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  94:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  98:	752d6f6e 	strvc	r6, [sp, #-3950]!	@ 0xfffff092
  9c:	696c616e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, sp, lr}^
  a0:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  a4:	6363612d 	cmnvs	r3, #1073741835	@ 0x4000000b
  a8:	20737365 	rsbscs	r7, r3, r5, ror #6
  ac:	70746d2d 	rsbsvc	r6, r4, sp, lsr #26
  b0:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
  b4:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
  b8:	616f6c66 	cmnvs	pc, r6, ror #24
  bc:	62612d74 	rsbvs	r2, r1, #116, 26	@ 0x1d00
  c0:	6f733d69 	svcvs	0x00733d69
  c4:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
  c8:	6d72616d 	ldclvs	1, cr6, [r2, #-436]!	@ 0xfffffe4c
  cc:	616d2d20 	cmnvs	sp, r0, lsr #26
  d0:	3d686372 	stclcc	3, cr6, [r8, #-456]!	@ 0xfffffe38
  d4:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  d8:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
  dc:	6467672d 	strbtvs	r6, [r7], #-1837	@ 0xfffff8d3
  e0:	4f2d2062 	svcmi	0x002d2062
  e4:	732d2067 			@ <UNDEFINED> instruction: 0x732d2067
  e8:	673d6474 			@ <UNDEFINED> instruction: 0x673d6474
  ec:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  f0:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
  f4:	73656572 	cmnvc	r5, #478150656	@ 0x1c800000
  f8:	646e6174 	strbtvs	r6, [lr], #-372	@ 0xfffffe8c
  fc:	00676e69 	rsbeq	r6, r7, r9, ror #28
 100:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 104:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 108:	61686320 	cmnvs	r8, r0, lsr #6
 10c:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
 110:	6c007261 	stcvs	2, cr7, [r0], {97}	@ 0x61
 114:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 118:	00746e69 	rsbseq	r6, r4, r9, ror #28
 11c:	61656c63 	cmnvs	r5, r3, ror #24
 120:	65725f6e 	ldrbvs	r5, [r2, #-3950]!	@ 0xfffff092
 124:	746f6f62 	strbtvc	r6, [pc], #-3938	@ 12c <.debug_str+0x12c>
 128:	732f2e00 			@ <UNDEFINED> instruction: 0x732f2e00
 12c:	66666174 			@ <UNDEFINED> instruction: 0x66666174
 130:	6372732d 	cmnvs	r2, #-1275068416	@ 0xb4000000
 134:	6665642f 	strbtvs	r6, [r5], -pc, lsr #8
 138:	746c7561 	strbtvc	r7, [ip], #-1377	@ 0xfffffa9f
 13c:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
 140:	72656c64 	rsbvc	r6, r5, #100, 24	@ 0x6400
 144:	6977732d 	ldmdbvs	r7!, {r0, r2, r3, r5, r8, r9, ip, sp, lr}^
 148:	7300632e 	movwvc	r6, #814	@ 0x32e
 14c:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
 150:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
 154:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 158:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 15c:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 160:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 164:	61686320 	cmnvs	r8, r0, lsr #6
 168:	682f0072 	stmdavs	pc!, {r1, r4, r5, r6}	@ <UNPREDICTABLE>
 16c:	2f656d6f 	svccs	0x00656d6f
 170:	766a7261 	strbtvc	r7, [sl], -r1, ror #4
 174:	502f6b69 	eorpl	r6, pc, r9, ror #22
 178:	72676f72 	rsbvc	r6, r7, #456	@ 0x1c8
 17c:	696d6d61 	stmdbvs	sp!, {r0, r5, r6, r8, sl, fp, sp, lr}^
 180:	632f676e 			@ <UNDEFINED> instruction: 0x632f676e
 184:	3173632f 	cmncc	r3, pc, lsr #6
 188:	2d653034 	stclcs	0, cr3, [r5, #-208]!	@ 0xffffff30
 18c:	69773432 	ldmdbvs	r7!, {r1, r4, r5, sl, ip, sp}^
 190:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
 194:	00697062 	rsbeq	r7, r9, r2, rrx
 198:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 19c:	73006b74 	movwvc	r6, #2932	@ 0xb74
 1a0:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
 1a4:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <syscall_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <syscall_vector+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <undefined_instruction_vector>:
   0:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	@ 2c <undefined_instruction_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03002 	mov	r3, #2
  18:	e59f2010 	ldr	r2, [pc, #16]	@ 30 <undefined_instruction_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	@ 34 <undefined_instruction_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	@ 38 <undefined_instruction_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	0000007c 	andeq	r0, r0, ip, ror r0
	...
  38:	00000030 	andeq	r0, r0, r0, lsr r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	@ 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	@ 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	@ 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	@ 0xfffffe98
  18:	2d72656c 	ldclcs	5, cr6, [r2, #-432]!	@ 0xfffffe50
  1c:	65646e75 	strbvs	r6, [r4, #-3701]!	@ 0xfffff18b
  20:	656e6966 	strbvs	r6, [lr, #-2406]!	@ 0xfffff69a
  24:	6e692d64 	cdpvs	13, 6, cr2, cr9, cr4, {3}
  28:	632e7473 			@ <UNDEFINED> instruction: 0x632e7473
  2c:	00000000 	andeq	r0, r0, r0
  30:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  34:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  38:	3a73253a 	bcc	1cc9528 <undefined_instruction_vector+0x1cc9528>
  3c:	633a6425 	teqvs	sl, #620756992	@ 0x25000000
  40:	656c6c61 	strbvs	r6, [ip, #-3169]!	@ 0xfffff39f
  44:	65642064 	strbvs	r2, [r4, #-100]!	@ 0xffffff9c
  48:	6c756166 	ldclvs	1, cr6, [r5], #-408	@ 0xfffffe68
  4c:	61682074 	smcvs	33284	@ 0x8204
  50:	656c646e 	strbvs	r6, [ip, #-1134]!	@ 0xfffffb92
  54:	75203a72 	strvc	r3, [r0, #-2674]!	@ 0xfffff58e
  58:	6e61686e 	cdpvs	8, 6, cr6, cr1, cr14, {3}
  5c:	64656c64 	strbtvs	r6, [r5], #-3172	@ 0xfffff39c
  60:	63786520 	cmnvs	r8, #32, 10	@ 0x8000000
  64:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
  68:	3c206e6f 	stccc	14, cr6, [r0], #-444	@ 0xfffffe44
  6c:	203e7325 	eorscs	r7, lr, r5, lsr #6
  70:	50207461 	eorpl	r7, r0, r1, ror #8
  74:	78253d43 	stmdavc	r5!, {r0, r1, r6, r8, sl, fp, ip, sp}
  78:	00000a0a 	andeq	r0, r0, sl, lsl #20
  7c:	65646e75 	strbvs	r6, [r4, #-3701]!	@ 0xfffff18b
  80:	656e6966 	strbvs	r6, [lr, #-2406]!	@ 0xfffff69a
  84:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  88:	Address 0x88 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	65646e75 	strbvs	r6, [r4, #-3701]!	@ 0xfffff18b
   4:	656e6966 	strbvs	r6, [lr, #-2406]!	@ 0xfffff69a
   8:	6e695f64 	cdpvs	15, 6, cr5, cr9, cr4, {3}
   c:	75727473 	ldrbvc	r7, [r2, #-1139]!	@ 0xfffffb8d
  10:	6f697463 	svcvs	0x00697463
  14:	65765f6e 	ldrbvs	r5, [r6, #-3950]!	@ 0xfffff092
  18:	726f7463 	rsbvc	r7, pc, #1660944384	@ 0x63000000
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000137 	andeq	r0, r0, r7, lsr r1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00005104 	andeq	r5, r0, r4, lsl #2
  10:	011a0c00 	tsteq	sl, r0, lsl #24
  14:	01770000 	cmneq	r7, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	003c0000 	eorseq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  28:	00003a07 	andeq	r3, r0, r7, lsl #20
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	69050405 	stmdbvs	r5, {r0, r2, sl}
  38:	0100746e 	tsteq	r0, lr, ror #8
  3c:	01b60601 			@ <UNDEFINED> instruction: 0x01b60601
  40:	02010000 	andeq	r0, r1, #0
  44:	0001ac05 	andeq	sl, r1, r5, lsl #24
  48:	05040100 	streq	r0, [r4, #-256]	@ 0xffffff00
  4c:	00000104 	andeq	r0, r0, r4, lsl #2
  50:	00050801 	andeq	r0, r5, r1, lsl #16
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00f10801 	rscseq	r0, r1, r1, lsl #16
  5c:	02010000 	andeq	r0, r1, #0
  60:	00014707 	andeq	r4, r1, r7, lsl #14
  64:	07040100 	streq	r0, [r4, -r0, lsl #2]
  68:	00000028 	andeq	r0, r0, r8, lsr #32
  6c:	ff080101 			@ <UNDEFINED> instruction: 0xff080101
  70:	03000000 	movweq	r0, #0
  74:	0000006c 	andeq	r0, r0, ip, rrx
  78:	00730406 	rsbseq	r0, r3, r6, lsl #8
  7c:	0d070000 	stceq	0, cr0, [r7, #-0]
  80:	02000001 	andeq	r0, r0, #1
  84:	a5080673 	strge	r0, [r8, #-1651]	@ 0xfffff98d
  88:	02000001 	andeq	r0, r0, #1
  8c:	0034052e 	eorseq	r0, r4, lr, lsr #10
  90:	009d0000 	addseq	r0, sp, r0
  94:	78090000 	stmdavc	r9, {}	@ <UNPREDICTABLE>
  98:	0a000000 	beq	a0 <.debug_info+0xa0>
  9c:	015a0b00 	cmpeq	sl, r0, lsl #22
  a0:	02010000 	andeq	r0, r1, #0
  a4:	00000006 	andeq	r0, r0, r6
  a8:	00003c00 	andeq	r3, r0, r0, lsl #24
  ac:	259c0100 	ldrcs	r0, [ip, #256]	@ 0x100
  b0:	0c000001 	stceq	0, cr0, [r0], {1}
  b4:	01006370 	tsteq	r0, r0, ror r3
  b8:	002d2c02 	eoreq	r2, sp, r2, lsl #24
  bc:	00120000 	andseq	r0, r2, r0
  c0:	000c0000 	andeq	r0, ip, r0
  c4:	1b0d0000 	blne	3400cc <undefined_instruction_vector+0x3400cc>
  c8:	35000000 	strcc	r0, [r0, #-0]
  cc:	05000001 	streq	r0, [r0, #-1]
  d0:	00000003 	andeq	r0, r0, r3
  d4:	00280e00 	eoreq	r0, r8, r0, lsl #28
  d8:	00860000 	addeq	r0, r6, r0
  dc:	011b0000 	tsteq	fp, r0
  e0:	01020000 	mrseq	r0, (UNDEF: 2)
  e4:	30030550 	andcc	r0, r3, r0, asr r5
  e8:	02000000 	andeq	r0, r0, #0
  ec:	03055101 	movweq	r5, #20737	@ 0x5101
  f0:	00000000 	andeq	r0, r0, r0
  f4:	05520102 	ldrbeq	r0, [r2, #-258]	@ 0xfffffefe
  f8:	00000003 	andeq	r0, r0, r3
  fc:	53010200 	movwpl	r0, #4608	@ 0x1200
 100:	02023201 	andeq	r3, r2, #268435456	@ 0x10000000
 104:	0305007d 	movweq	r0, #20605	@ 0x507d
 108:	0000007c 	andeq	r0, r0, ip, ror r0
 10c:	047d0202 	ldrbteq	r0, [sp], #-514	@ 0xfffffdfe
 110:	a503a309 	strge	sl, [r3, #-777]	@ 0xfffffcf7
 114:	2da82600 	stccs	6, cr2, [r8]
 118:	0f0000a8 	svceq	0x000000a8
 11c:	0000002c 	andeq	r0, r0, ip, lsr #32
 120:	0000007e 	andeq	r0, r0, lr, ror r0
 124:	00731000 	rsbseq	r1, r3, r0
 128:	01350000 	teqeq	r5, r0
 12c:	2d110000 	ldccs	0, cr0, [r1, #-0]
 130:	1c000000 	stcne	0, cr0, [r0], {-0}
 134:	01250300 			@ <UNDEFINED> instruction: 0x01250300
 138:	Address 0x138 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <undefined_instruction_vector+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	18020049 	stmdane	r2, {r0, r3, r6}
  10:	0000187e 	andeq	r1, r0, lr, ror r8
  14:	49002603 	stmdbmi	r0, {r0, r1, r9, sl, sp}
  18:	04000013 	streq	r0, [r0], #-19	@ 0xffffffed
  1c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  20:	0e030b13 	vmoveq.32	d3[0], r0
  24:	01110e1b 	tsteq	r1, fp, lsl lr
  28:	17100612 			@ <UNDEFINED> instruction: 0x17100612
  2c:	24050000 	strcs	r0, [r5], #-0
  30:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  34:	0008030b 	andeq	r0, r8, fp, lsl #6
  38:	000f0600 	andeq	r0, pc, r0, lsl #12
  3c:	13490b0b 	movtne	r0, #39691	@ 0x9b0b
  40:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  44:	03193f00 	tsteq	r9, #0, 30
  48:	3b0b3a0e 	blcc	2ce888 <undefined_instruction_vector+0x2ce888>
  4c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  50:	19018719 	stmdbne	r1, {r0, r3, r4, r8, r9, sl, pc}
  54:	0000193c 	andeq	r1, r0, ip, lsr r9
  58:	3f012e08 	svccc	0x00012e08
  5c:	3a0e0319 	bcc	380cc8 <undefined_instruction_vector+0x380cc8>
  60:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  64:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  68:	01193c13 	tsteq	r9, r3, lsl ip
  6c:	09000013 	stmdbeq	r0, {r0, r1, r4}
  70:	13490005 	movtne	r0, #36869	@ 0x9005
  74:	180a0000 	stmdane	sl, {}	@ <UNPREDICTABLE>
  78:	0b000000 	bleq	80 <.debug_abbrev+0x80>
  7c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  80:	0b3a0e03 	bleq	e83894 <undefined_instruction_vector+0xe83894>
  84:	0b390b3b 	bleq	e42d78 <undefined_instruction_vector+0xe42d78>
  88:	01111927 	tsteq	r1, r7, lsr #18
  8c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  90:	1301197a 	movwne	r1, #6522	@ 0x197a
  94:	050c0000 	streq	r0, [ip, #-0]
  98:	3a080300 	bcc	200ca0 <undefined_instruction_vector+0x200ca0>
  9c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a0:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  a4:	1742b717 	smlaldne	fp, r2, r7, r7
  a8:	340d0000 	strcc	r0, [sp], #-0
  ac:	490e0300 	stmdbmi	lr, {r8, r9}
  b0:	02193413 	andseq	r3, r9, #318767104	@ 0x13000000
  b4:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
  b8:	017d0148 	cmneq	sp, r8, asr #2
  bc:	1301137f 	movwne	r1, #4991	@ 0x137f
  c0:	480f0000 	stmdami	pc, {}	@ <UNPREDICTABLE>
  c4:	7f017d00 	svcvc	0x00017d00
  c8:	10000013 	andne	r0, r0, r3, lsl r0
  cc:	13490101 	movtne	r0, #37121	@ 0x9101
  d0:	00001301 	andeq	r1, r0, r1, lsl #6
  d4:	49002111 	stmdbmi	r0, {r0, r4, r8, sp}
  d8:	000b2f13 	andeq	r2, fp, r3, lsl pc
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000028 	andeq	r0, r0, r8, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	00040000 	andeq	r0, r4, r0
  14:	04500124 	ldrbeq	r0, [r0], #-292	@ 0xfffffedc
  18:	91022724 	tstls	r2, r4, lsr #14
  1c:	3c27046c 	stccc	4, cr0, [r7], #-432	@ 0xfffffe50
  20:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  24:	2da82600 	stccs	6, cr2, [r8]
  28:	009f00a8 	addseq	r0, pc, r8, lsr #1

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000a7 	andeq	r0, r0, r7, lsr #1
   4:	00830003 	addeq	r0, r3, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
  2c:	6a72612f 	bvs	1c984f0 <undefined_instruction_vector+0x1c984f0>
  30:	2f6b6976 	svccs	0x006b6976
  34:	676f7250 			@ <UNDEFINED> instruction: 0x676f7250
  38:	6d6d6172 	stclvs	1, cr6, [sp, #-456]!	@ 0xfffffe38
  3c:	2f676e69 	svccs	0x00676e69
  40:	73632f63 	cmnvc	r3, #396	@ 0x18c
  44:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  48:	7734322d 	ldrvc	r3, [r4, -sp, lsr #4]!
  4c:	2f2f6e69 	svccs	0x002f6e69
  50:	7062696c 	rsbvc	r6, r2, ip, ror #18
  54:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  58:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  5c:	64000065 	strvs	r0, [r0], #-101	@ 0xffffff9b
  60:	75616665 	strbvc	r6, [r1, #-1637]!	@ 0xfffff99b
  64:	682d746c 	stmdavs	sp!, {r2, r3, r5, r6, sl, ip, sp, lr}
  68:	6c646e61 	stclvs	14, cr6, [r4], #-388	@ 0xfffffe7c
  6c:	752d7265 	strvc	r7, [sp, #-613]!	@ 0xfffffd9b
  70:	6665646e 	strbtvs	r6, [r5], -lr, ror #8
  74:	64656e69 	strbtvs	r6, [r5], #-3689	@ 0xfffff197
  78:	736e692d 	cmnvc	lr, #737280	@ 0xb4000
  7c:	00632e74 	rsbeq	r2, r3, r4, ror lr
  80:	72000001 	andvc	r0, r0, #1
  84:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  88:	00000200 	andeq	r0, r0, r0, lsl #4
  8c:	00300500 	eorseq	r0, r0, r0, lsl #10
  90:	00000205 	andeq	r0, r0, r5, lsl #4
  94:	06130000 	ldreq	r0, [r3], -r0
  98:	06320501 	ldrteq	r0, [r2], -r1, lsl #10
  9c:	d606014a 	strle	r0, [r6], -sl, asr #2
  a0:	01040200 	mrseq	r0, R12_usr
  a4:	0a022e06 	beq	8b8c4 <undefined_instruction_vector+0x8b8c4>
  a8:	Address 0xa8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	5f00746e 	svcpl	0x0000746e
  1c:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  20:	4f495443 	svcmi	0x00495443
  24:	005f5f4e 	subseq	r5, pc, lr, asr #30
  28:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  2c:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  30:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  34:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  38:	6f6c0074 	svcvs	0x006c0074
  3c:	6c20676e 	stcvs	7, cr6, [r0], #-440	@ 0xfffffe48
  40:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  44:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  48:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  4c:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  50:	554e4700 	strbpl	r4, [lr, #-1792]	@ 0xfffff900
  54:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  58:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
  5c:	20302e31 	eorscs	r2, r0, r1, lsr lr
  60:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  64:	72613d75 	rsbvc	r3, r1, #7488	@ 0x1d40
  68:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  6c:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
  70:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
  74:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
  78:	72613d65 	rsbvc	r3, r1, #6464	@ 0x1940
  7c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  80:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
  84:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
  88:	2d6f6e6d 	stclcs	14, cr6, [pc, #-436]!	@ fffffedc <undefined_instruction_vector+0xfffffedc>
  8c:	6c616e75 	stclvs	14, cr6, [r1], #-468	@ 0xfffffe2c
  90:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  94:	63612d64 	cmnvs	r1, #100, 26	@ 0x1900
  98:	73736563 	cmnvc	r3, #415236096	@ 0x18c00000
  9c:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
  a0:	6f733d70 	svcvs	0x00733d70
  a4:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
  a8:	6f6c666d 	svcvs	0x006c666d
  ac:	612d7461 			@ <UNDEFINED> instruction: 0x612d7461
  b0:	733d6962 	teqvc	sp, #1605632	@ 0x188000
  b4:	2074666f 	rsbscs	r6, r4, pc, ror #12
  b8:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
  bc:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	@ 0xfffffe4c
  c0:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
  c4:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  c8:	7a6b3676 	bvc	1acdaa8 <undefined_instruction_vector+0x1acdaa8>
  cc:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  d0:	2d206264 	stccs	2, cr6, [r0, #-400]!	@ 0xfffffe70
  d4:	2d20674f 	stccs	7, cr6, [r0, #-316]!	@ 0xfffffec4
  d8:	3d647473 	stclcc	4, cr7, [r4, #-460]!	@ 0xfffffe34
  dc:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
  e0:	662d2039 			@ <UNDEFINED> instruction: 0x662d2039
  e4:	65657266 	strbvs	r7, [r5, #-614]!	@ 0xfffffd9a
  e8:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
  ec:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
  f0:	736e7500 	cmnvc	lr, #0, 10
  f4:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  f8:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  fc:	63007261 	movwvs	r7, #609	@ 0x261
 100:	00726168 	rsbseq	r6, r2, r8, ror #2
 104:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 108:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 10c:	656c6300 	strbvs	r6, [ip, #-768]!	@ 0xfffffd00
 110:	725f6e61 	subsvc	r6, pc, #1552	@ 0x610
 114:	6f6f6265 	svcvs	0x006f6265
 118:	2f2e0074 	svccs	0x002e0074
 11c:	66617473 			@ <UNDEFINED> instruction: 0x66617473
 120:	72732d66 	rsbsvc	r2, r3, #6528	@ 0x1980
 124:	65642f63 	strbvs	r2, [r4, #-3939]!	@ 0xfffff09d
 128:	6c756166 	ldclvs	1, cr6, [r5], #-408	@ 0xfffffe68
 12c:	61682d74 	smcvs	33492	@ 0x82d4
 130:	656c646e 	strbvs	r6, [ip, #-1134]!	@ 0xfffffb92
 134:	6e752d72 	mrcvs	13, 3, r2, cr5, cr2, {3}
 138:	69666564 	stmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
 13c:	2d64656e 	stclcs	5, cr6, [r4, #-440]!	@ 0xfffffe48
 140:	74736e69 	ldrbtvc	r6, [r3], #-3689	@ 0xfffff197
 144:	7300632e 	movwvc	r6, #814	@ 0x32e
 148:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
 14c:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
 150:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 154:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 158:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
 15c:	69666564 	stmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
 160:	5f64656e 	svcpl	0x0064656e
 164:	74736e69 	ldrbtvc	r6, [r3], #-3689	@ 0xfffff197
 168:	74637572 	strbtvc	r7, [r3], #-1394	@ 0xfffffa8e
 16c:	5f6e6f69 	svcpl	0x006e6f69
 170:	74636576 	strbtvc	r6, [r3], #-1398	@ 0xfffffa8a
 174:	2f00726f 	svccs	0x0000726f
 178:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
 17c:	6a72612f 	bvs	1c98640 <undefined_instruction_vector+0x1c98640>
 180:	2f6b6976 	svccs	0x006b6976
 184:	676f7250 			@ <UNDEFINED> instruction: 0x676f7250
 188:	6d6d6172 	stclvs	1, cr6, [sp, #-456]!	@ 0xfffffe38
 18c:	2f676e69 	svccs	0x00676e69
 190:	73632f63 	cmnvc	r3, #396	@ 0x18c
 194:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
 198:	7734322d 	ldrvc	r3, [r4, -sp, lsr #4]!
 19c:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	@ 0 <.debug_str>
 1a0:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 1a4:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
 1a8:	006b746e 	rsbeq	r7, fp, lr, ror #8
 1ac:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
 1b0:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 1b4:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 1b8:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 1bc:	61686320 	cmnvs	r8, r0, lsr #6
 1c0:	Address 0x1c0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <undefined_instruction_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <undefined_instruction_vector+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


default-reboot-:     file format elf32-littlearm


Disassembly of section .text:

00000000 <reboot_callout>:
   0:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000082 	andeq	r0, r0, r2, lsl #1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00004402 	andeq	r4, r0, r2, lsl #8
  10:	00000c00 	andeq	r0, r0, r0, lsl #24
  14:	015d0000 	cmpeq	sp, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00040000 	andeq	r0, r4, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04030000 	streq	r0, [r3], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	@ 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	00000025 	andeq	r0, r0, r5, lsr #32
  34:	f2060101 	vrhadd.s8	d0, d6, d1
  38:	01000000 	mrseq	r0, (UNDEF: 0)
  3c:	01110502 	tsteq	r1, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00014105 	andeq	r4, r1, r5, lsl #2
  48:	05080100 	streq	r0, [r8, #-256]	@ 0xffffff00
  4c:	0000014a 	andeq	r0, r0, sl, asr #2
  50:	e4080101 	str	r0, [r8], #-257	@ 0xfffffeff
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00fe0702 	rscseq	r0, lr, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	00003207 	andeq	r3, r0, r7, lsl #4
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	0000011b 	andeq	r0, r0, fp, lsl r1
  6c:	58080101 	stmdapl	r8, {r0, r8}
  70:	04000001 	streq	r0, [r0], #-1
  74:	00000132 	andeq	r0, r0, r2, lsr r1
  78:	00060301 	andeq	r0, r6, r1, lsl #6
  7c:	04000000 	streq	r0, [r0], #-0
  80:	01000000 	mrseq	r0, (UNDEF: 0)
  84:	Address 0x84 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <reboot_callout+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  10:	0e030b13 	vmoveq.32	d3[0], r0
  14:	01110e1b 	tsteq	r1, fp, lsl lr
  18:	17100612 			@ <UNDEFINED> instruction: 0x17100612
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	0008030b 	andeq	r0, r8, fp, lsl #6
  28:	002e0400 	eoreq	r0, lr, r0, lsl #8
  2c:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  30:	0b3b0b3a 	bleq	ec2d20 <reboot_callout+0xec2d20>
  34:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  38:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  3c:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  40:	Address 0x40 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000053 	andeq	r0, r0, r3, asr r0
   4:	003b0003 	eorseq	r0, fp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	00006372 	andeq	r6, r0, r2, ror r3
  28:	61666564 	cmnvs	r6, r4, ror #10
  2c:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	@ 0xfffffe2c
  30:	6f626572 	svcvs	0x00626572
  34:	632d746f 			@ <UNDEFINED> instruction: 0x632d746f
  38:	6f6c6c61 	svcvs	0x006c6c61
  3c:	632e7475 			@ <UNDEFINED> instruction: 0x632e7475
  40:	00000100 	andeq	r0, r0, r0, lsl #2
  44:	001b0500 	andseq	r0, fp, r0, lsl #10
  48:	00000205 	andeq	r0, r0, r5, lsl #4
  4c:	05140000 	ldreq	r0, [r4, #-0]
  50:	0202011c 	andeq	r0, r2, #28, 2
  54:	Address 0x54 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	@ 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	@ 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	@ 0xfffffe2c
  14:	6f626572 	svcvs	0x00626572
  18:	632d746f 			@ <UNDEFINED> instruction: 0x632d746f
  1c:	6f6c6c61 	svcvs	0x006c6c61
  20:	632e7475 			@ <UNDEFINED> instruction: 0x632e7475
  24:	736e7500 	cmnvc	lr, #0, 10
  28:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  2c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  30:	6f6c0074 	svcvs	0x006c0074
  34:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  38:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  3c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  40:	00746e69 	rsbseq	r6, r4, r9, ror #28
  44:	20554e47 	subscs	r4, r5, r7, asr #28
  48:	20393943 	eorscs	r3, r9, r3, asr #18
  4c:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  50:	2d20302e 	stccs	0, cr3, [r0, #-184]!	@ 0xffffff48
  54:	7570636d 	ldrbvc	r6, [r0, #-877]!	@ 0xfffffc93
  58:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  5c:	36373131 			@ <UNDEFINED> instruction: 0x36373131
  60:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  64:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  68:	656e7574 	strbvs	r7, [lr, #-1396]!	@ 0xfffffa8c
  6c:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  70:	36373131 			@ <UNDEFINED> instruction: 0x36373131
  74:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  78:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  7c:	752d6f6e 	strvc	r6, [sp, #-3950]!	@ 0xfffff092
  80:	696c616e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, sp, lr}^
  84:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  88:	6363612d 	cmnvs	r3, #1073741835	@ 0x4000000b
  8c:	20737365 	rsbscs	r7, r3, r5, ror #6
  90:	70746d2d 	rsbsvc	r6, r4, sp, lsr #26
  94:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
  98:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
  9c:	616f6c66 	cmnvs	pc, r6, ror #24
  a0:	62612d74 	rsbvs	r2, r1, #116, 26	@ 0x1d00
  a4:	6f733d69 	svcvs	0x00733d69
  a8:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
  ac:	6d72616d 	ldclvs	1, cr6, [r2, #-436]!	@ 0xfffffe4c
  b0:	616d2d20 	cmnvs	sp, r0, lsr #26
  b4:	3d686372 	stclcc	3, cr6, [r8, #-456]!	@ 0xfffffe38
  b8:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  bc:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
  c0:	6467672d 	strbtvs	r6, [r7], #-1837	@ 0xfffff8d3
  c4:	4f2d2062 	svcmi	0x002d2062
  c8:	732d2067 			@ <UNDEFINED> instruction: 0x732d2067
  cc:	673d6474 			@ <UNDEFINED> instruction: 0x673d6474
  d0:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  d4:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
  d8:	73656572 	cmnvc	r5, #478150656	@ 0x1c800000
  dc:	646e6174 	strbtvs	r6, [lr], #-372	@ 0xfffffe8c
  e0:	00676e69 	rsbeq	r6, r7, r9, ror #28
  e4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  e8:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  ec:	61686320 	cmnvs	r8, r0, lsr #6
  f0:	69730072 	ldmdbvs	r3!, {r1, r4, r5, r6}^
  f4:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  f8:	61686320 	cmnvs	r8, r0, lsr #6
  fc:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
 100:	2074726f 	rsbscs	r7, r4, pc, ror #4
 104:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 108:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 10c:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 110:	6f687300 	svcvs	0x00687300
 114:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 118:	6c00746e 	stcvs	4, cr7, [r0], {110}	@ 0x6e
 11c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 120:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 124:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
 128:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 12c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 130:	65720074 	ldrbvs	r0, [r2, #-116]!	@ 0xffffff8c
 134:	746f6f62 	strbtvc	r6, [pc], #-3938	@ 13c <.debug_str+0x13c>
 138:	6c61635f 	stclvs	3, cr6, [r1], #-380	@ 0xfffffe84
 13c:	74756f6c 	ldrbtvc	r6, [r5], #-3948	@ 0xfffff094
 140:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 144:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 148:	6f6c0074 	svcvs	0x006c0074
 14c:	6c20676e 	stcvs	7, cr6, [r0], #-440	@ 0xfffffe48
 150:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 154:	00746e69 	rsbseq	r6, r4, r9, ror #28
 158:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
 15c:	6f682f00 	svcvs	0x00682f00
 160:	612f656d 			@ <UNDEFINED> instruction: 0x612f656d
 164:	69766a72 	ldmdbvs	r6!, {r1, r4, r5, r6, r9, fp, sp, lr}^
 168:	72502f6b 	subsvc	r2, r0, #428	@ 0x1ac
 16c:	6172676f 	cmnvs	r2, pc, ror #14
 170:	6e696d6d 	cdpvs	13, 6, cr6, cr9, cr13, {3}
 174:	2f632f67 	svccs	0x00632f67
 178:	34317363 	ldrtcc	r7, [r1], #-867	@ 0xfffffc9d
 17c:	322d6530 	eorcc	r6, sp, #48, 10	@ 0xc000000
 180:	6e697734 	mcrvs	7, 3, r7, cr9, cr4, {1}
 184:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
 188:	Address 0x188 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000004 	andeq	r0, r0, r4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <reboot_callout+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <reboot_callout+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


default-reboot-:     file format elf32-littlearm


Disassembly of section .text:

00000000 <reboot_handler>:
   0:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000082 	andeq	r0, r0, r2, lsl #1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00003202 	andeq	r3, r0, r2, lsl #4
  10:	000d0c00 	andeq	r0, sp, r0, lsl #24
  14:	015d0000 	cmpeq	sp, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00040000 	andeq	r0, r4, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04030000 	streq	r0, [r3], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	@ 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	00000000 	andeq	r0, r0, r0
  34:	d2060101 	andle	r0, r6, #1073741824	@ 0x40000000
  38:	01000000 	mrseq	r0, (UNDEF: 0)
  3c:	00f10502 	rscseq	r0, r1, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00012f05 	andeq	r2, r1, r5, lsl #30
  48:	05080100 	streq	r0, [r8, #-256]	@ 0xffffff00
  4c:	0000014a 	andeq	r0, r0, sl, asr #2
  50:	21080101 	tstcs	r8, r1, lsl #2
  54:	01000001 	tsteq	r0, r1
  58:	00de0702 	sbcseq	r0, lr, r2, lsl #14
  5c:	04010000 	streq	r0, [r1], #-0
  60:	00013807 	andeq	r3, r1, r7, lsl #16
  64:	07080100 	streq	r0, [r8, -r0, lsl #2]
  68:	000000fb 	strdeq	r0, [r0], -fp
  6c:	58080101 	stmdapl	r8, {r0, r8}
  70:	04000001 	streq	r0, [r0], #-1
  74:	00000112 	andeq	r0, r0, r2, lsl r1
  78:	00060401 	andeq	r0, r6, r1, lsl #8
  7c:	04000000 	streq	r0, [r0], #-0
  80:	01000000 	mrseq	r0, (UNDEF: 0)
  84:	Address 0x84 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <reboot_handler+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  10:	0e030b13 	vmoveq.32	d3[0], r0
  14:	01110e1b 	tsteq	r1, fp, lsl lr
  18:	17100612 			@ <UNDEFINED> instruction: 0x17100612
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	0008030b 	andeq	r0, r8, fp, lsl #6
  28:	002e0400 	eoreq	r0, lr, r0, lsl #8
  2c:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  30:	0b3b0b3a 	bleq	ec2d20 <reboot_handler+0xec2d20>
  34:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  38:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  3c:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  40:	Address 0x40 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000053 	andeq	r0, r0, r3, asr r0
   4:	003b0003 	eorseq	r0, fp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	00006372 	andeq	r6, r0, r2, ror r3
  28:	61666564 	cmnvs	r6, r4, ror #10
  2c:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	@ 0xfffffe2c
  30:	6f626572 	svcvs	0x00626572
  34:	682d746f 	stmdavs	sp!, {r0, r1, r2, r3, r5, r6, sl, ip, sp, lr}
  38:	6c646e61 	stclvs	14, cr6, [r4], #-388	@ 0xfffffe7c
  3c:	632e7265 			@ <UNDEFINED> instruction: 0x632e7265
  40:	00000100 	andeq	r0, r0, r0, lsl #2
  44:	001b0500 	andseq	r0, fp, r0, lsl #10
  48:	00000205 	andeq	r0, r0, r5, lsl #4
  4c:	05150000 	ldreq	r0, [r5, #-0]
  50:	0202011d 	andeq	r0, r2, #1073741831	@ 0x40000007
  54:	Address 0x54 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
   8:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
   c:	732f2e00 			@ <UNDEFINED> instruction: 0x732f2e00
  10:	66666174 			@ <UNDEFINED> instruction: 0x66666174
  14:	6372732d 	cmnvs	r2, #-1275068416	@ 0xb4000000
  18:	6665642f 	strbtvs	r6, [r5], -pc, lsr #8
  1c:	746c7561 	strbtvc	r7, [ip], #-1377	@ 0xfffffa9f
  20:	6265722d 	rsbvs	r7, r5, #-805306366	@ 0xd0000002
  24:	2d746f6f 	ldclcs	15, cr6, [r4, #-444]!	@ 0xfffffe44
  28:	646e6168 	strbtvs	r6, [lr], #-360	@ 0xfffffe98
  2c:	2e72656c 	cdpcs	5, 7, cr6, cr2, cr12, {3}
  30:	4e470063 	cdpmi	0, 4, cr0, cr7, cr3, {3}
  34:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  38:	34312039 	ldrtcc	r2, [r1], #-57	@ 0xffffffc7
  3c:	302e312e 	eorcc	r3, lr, lr, lsr #2
  40:	636d2d20 	cmnvs	sp, #32, 26	@ 0x800
  44:	613d7570 	teqvs	sp, r0, ror r5
  48:	31316d72 	teqcc	r1, r2, ror sp
  4c:	7a6a3637 	bvc	1a8d930 <reboot_handler+0x1a8d930>
  50:	20732d66 	rsbscs	r2, r3, r6, ror #26
  54:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	@ 0xfffff2d3
  58:	613d656e 	teqvs	sp, lr, ror #10
  5c:	31316d72 	teqcc	r1, r2, ror sp
  60:	7a6a3637 	bvc	1a8d944 <reboot_handler+0x1a8d944>
  64:	20732d66 	rsbscs	r2, r3, r6, ror #26
  68:	6f6e6d2d 	svcvs	0x006e6d2d
  6c:	616e752d 	cmnvs	lr, sp, lsr #10
  70:	6e67696c 	vnmulvs.f16	s13, s14, s25	@ <UNPREDICTABLE>
  74:	612d6465 			@ <UNDEFINED> instruction: 0x612d6465
  78:	73656363 	cmnvc	r5, #-1946157055	@ 0x8c000001
  7c:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  80:	733d7074 	teqvc	sp, #116	@ 0x74
  84:	2074666f 	rsbscs	r6, r4, pc, ror #12
  88:	6c666d2d 	stclvs	13, cr6, [r6], #-180	@ 0xffffff4c
  8c:	2d74616f 	ldclcs	1, cr6, [r4, #-444]!	@ 0xfffffe44
  90:	3d696261 	stclcc	2, cr6, [r9, #-388]!	@ 0xfffffe7c
  94:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
  98:	616d2d20 	cmnvs	sp, r0, lsr #26
  9c:	2d206d72 	stccs	13, cr6, [r0, #-456]!	@ 0xfffffe38
  a0:	6372616d 	cmnvs	r2, #1073741851	@ 0x4000001b
  a4:	72613d68 	rsbvc	r3, r1, #104, 26	@ 0x1a00
  a8:	6b36766d 	blvs	d9da64 <reboot_handler+0xd9da64>
  ac:	672d207a 			@ <UNDEFINED> instruction: 0x672d207a
  b0:	20626467 	rsbcs	r6, r2, r7, ror #8
  b4:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
  b8:	6474732d 	ldrbtvs	r7, [r4], #-813	@ 0xfffffcd3
  bc:	756e673d 	strbvc	r6, [lr, #-1853]!	@ 0xfffff8c3
  c0:	2d203939 			@ <UNDEFINED> instruction: 0x2d203939
  c4:	65726666 	ldrbvs	r6, [r2, #-1638]!	@ 0xfffff99a
  c8:	61747365 	cmnvs	r4, r5, ror #6
  cc:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
  d0:	69730067 	ldmdbvs	r3!, {r0, r1, r2, r5, r6}^
  d4:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  d8:	61686320 	cmnvs	r8, r0, lsr #6
  dc:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
  e0:	2074726f 	rsbscs	r7, r4, pc, ror #4
  e4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  e8:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  ec:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  f0:	6f687300 	svcvs	0x00687300
  f4:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  f8:	6c00746e 	stcvs	4, cr7, [r0], {110}	@ 0x6e
  fc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 100:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 104:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
 108:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 10c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 110:	65720074 	ldrbvs	r0, [r2, #-116]!	@ 0xffffff8c
 114:	746f6f62 	strbtvc	r6, [pc], #-3938	@ 11c <.debug_str+0x11c>
 118:	6e61685f 	mcrvs	8, 3, r6, cr1, cr15, {2}
 11c:	72656c64 	rsbvc	r6, r5, #100, 24	@ 0x6400
 120:	736e7500 	cmnvc	lr, #0, 10
 124:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 128:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 12c:	6c007261 	stcvs	2, cr7, [r0], {97}	@ 0x61
 130:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 134:	00746e69 	rsbseq	r6, r4, r9, ror #28
 138:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 13c:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
 140:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 144:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 148:	6f6c0074 	svcvs	0x006c0074
 14c:	6c20676e 	stcvs	7, cr6, [r0], #-440	@ 0xfffffe48
 150:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 154:	00746e69 	rsbseq	r6, r4, r9, ror #28
 158:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
 15c:	6f682f00 	svcvs	0x00682f00
 160:	612f656d 			@ <UNDEFINED> instruction: 0x612f656d
 164:	69766a72 	ldmdbvs	r6!, {r1, r4, r5, r6, r9, fp, sp, lr}^
 168:	72502f6b 	subsvc	r2, r0, #428	@ 0x1ac
 16c:	6172676f 	cmnvs	r2, pc, ror #14
 170:	6e696d6d 	cdpvs	13, 6, cr6, cr9, cr13, {3}
 174:	2f632f67 	svccs	0x00632f67
 178:	34317363 	ldrtcc	r7, [r1], #-867	@ 0xfffffc9d
 17c:	322d6530 	eorcc	r6, sp, #48, 10	@ 0xc000000
 180:	6e697734 	mcrvs	7, 3, r7, cr9, cr4, {1}
 184:	62696c2f 	rsbvs	r6, r9, #12032	@ 0x2f00
 188:	Address 0x188 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000004 	andeq	r0, r0, r4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <reboot_handler+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <reboot_handler+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


delay-ncycles.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <delay_cycles>:
   0:	ea000001 	b	c <delay_cycles+0xc>
   4:	e2811000 	add	r1, r1, #0
   8:	e1a00003 	mov	r0, r3
   c:	e2403001 	sub	r3, r0, #1
  10:	e3500000 	cmp	r0, #0
  14:	1afffffa 	bne	4 <delay_cycles+0x4>
  18:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000a3 	andeq	r0, r0, r3, lsr #1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00004402 	andeq	r4, r0, r2, lsl #8
  10:	011c0c00 	tsteq	ip, r0, lsl #24
  14:	01570000 	cmpeq	r7, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	001c0000 	andseq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04030000 	streq	r0, [r3], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	@ 0xfffff6fb
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	4b060101 	blmi	180440 <delay_cycles+0x180440>
  38:	01000001 	tsteq	r0, r1
  3c:	01850502 	orreq	r0, r5, r2, lsl #10
  40:	04010000 	streq	r0, [r1], #-0
  44:	00010005 	andeq	r0, r1, r5
  48:	05080100 	streq	r0, [r8, #-256]	@ 0xffffff00
  4c:	00000000 	andeq	r0, r0, r0
  50:	e4080101 	str	r0, [r8], #-257	@ 0xfffffeff
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	01380702 	teqeq	r8, r2, lsl #14
  5c:	f7040000 			@ <UNDEFINED> instruction: 0xf7040000
  60:	02000000 	andeq	r0, r0, #0
  64:	006a1934 	rsbeq	r1, sl, r4, lsr r9
  68:	04010000 	streq	r0, [r1], #-0
  6c:	00001b07 	andeq	r1, r0, r7, lsl #22
  70:	07080100 	streq	r0, [r8, -r0, lsl #2]
  74:	0000002d 	andeq	r0, r0, sp, lsr #32
  78:	f2080101 	vrhadd.s8	d0, d8, d1
  7c:	05000000 	streq	r0, [r0, #-0]
  80:	0000010f 	andeq	r0, r0, pc, lsl #2
  84:	00060501 	andeq	r0, r6, r1, lsl #10
  88:	1c000000 	stcne	0, cr0, [r0], {-0}
  8c:	01000000 	mrseq	r0, (UNDEF: 0)
  90:	0109069c 			@ <UNDEFINED> instruction: 0x0109069c
  94:	05010000 	streq	r0, [r1, #-0]
  98:	00005e1c 	andeq	r5, r0, ip, lsl lr
  9c:	00001400 	andeq	r1, r0, r0, lsl #8
  a0:	00000c00 	andeq	r0, r0, r0, lsl #24
  a4:	Address 0xa4 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <delay_cycles+0x900c>
   4:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  10:	0e030b13 	vmoveq.32	d3[0], r0
  14:	01110e1b 	tsteq	r1, fp, lsl lr
  18:	17100612 			@ <UNDEFINED> instruction: 0x17100612
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	0008030b 	andeq	r0, r8, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <delay_cycles+0xe83840>
  30:	0b390b3b 	bleq	e42d24 <delay_cycles+0xe42d24>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	3f012e05 	svccc	0x00012e05
  3c:	3a0e0319 	bcc	380ca8 <delay_cycles+0x380ca8>
  40:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  44:	1119270b 	tstne	r9, fp, lsl #14
  48:	40061201 	andmi	r1, r6, r1, lsl #4
  4c:	00197a18 	andseq	r7, r9, r8, lsl sl
  50:	00050600 	andeq	r0, r5, r0, lsl #12
  54:	0b3a0e03 	bleq	e83868 <delay_cycles+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <delay_cycles+0xe42d4c>
  5c:	17021349 	strne	r1, [r2, -r9, asr #6]
  60:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000025 	andeq	r0, r0, r5, lsr #32
   4:	00040005 	andeq	r0, r4, r5
	...
  14:	01040004 	tsteq	r4, r4
  18:	0c040450 	stceq	4, cr0, [r4], {80}	@ 0x50
  1c:	0c045301 	stceq	3, cr5, [r4], {1}
  20:	04500110 	ldrbeq	r0, [r0], #-272	@ 0xfffffef0
  24:	53011c10 	movwpl	r1, #7184	@ 0x1c10
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000001c 	andeq	r0, r0, ip, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000009b 	muleq	r0, fp, r0
   4:	006c0003 	rsbeq	r0, ip, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	2f727375 	svccs	0x00727375
  2c:	2f62696c 	svccs	0x0062696c
  30:	2f636367 	svccs	0x00636367
  34:	2d6d7261 	stclcs	2, cr7, [sp, #-388]!	@ 0xfffffe7c
  38:	656e6f6e 	strbvs	r6, [lr, #-3950]!	@ 0xfffff092
  3c:	6261652d 	rsbvs	r6, r1, #188743680	@ 0xb400000
  40:	34312f69 	ldrtcc	r2, [r1], #-3945	@ 0xfffff097
  44:	302e312e 	eorcc	r3, lr, lr, lsr #2
  48:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  50:	65640000 	strbvs	r0, [r4, #-0]!
  54:	2d79616c 	ldclcs	1, cr6, [r9, #-432]!	@ 0xfffffe50
  58:	6379636e 	cmnvs	r9, #-1207959551	@ 0xb8000001
  5c:	2e73656c 	cdpcs	5, 7, cr6, cr3, cr12, {3}
  60:	00010063 	andeq	r0, r1, r3, rrx
  64:	64747300 	ldrbtvs	r7, [r4], #-768	@ 0xfffffd00
  68:	2d746e69 	ldclcs	14, cr6, [r4, #-420]!	@ 0xfffffe5c
  6c:	2e636367 	cdpcs	3, 6, cr6, cr3, cr7, {3}
  70:	00020068 	andeq	r0, r2, r8, rrx
  74:	23050000 	movwcs	r0, #20480	@ 0x5000
  78:	00020500 	andeq	r0, r2, r0, lsl #10
  7c:	16000000 	strne	r0, [r0], -r0
  80:	05140505 	ldreq	r0, [r4, #-1285]	@ 0xfffffafb
  84:	0501060a 	streq	r0, [r1, #-1546]	@ 0xfffff9f6
  88:	052f0609 	streq	r0, [pc, #-1545]!	@ fffffa87 <delay_cycles+0xfffffa87>
  8c:	052d0610 	streq	r0, [sp, #-1552]!	@ 0xfffff9f0
  90:	052e0613 	streq	r0, [lr, #-1555]!	@ 0xfffff9ed
  94:	05010610 	streq	r0, [r1, #-1552]	@ 0xfffff9f0
  98:	06022e13 			@ <UNDEFINED> instruction: 0x06022e13
  9c:	Address 0x9c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	6c00746e 	stcvs	4, cr7, [r0], {110}	@ 0x6e
  1c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  20:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  24:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  28:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  2c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  30:	6f6c2067 	svcvs	0x006c2067
  34:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  38:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  3c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  40:	00746e69 	rsbseq	r6, r4, r9, ror #28
  44:	20554e47 	subscs	r4, r5, r7, asr #28
  48:	20393943 	eorscs	r3, r9, r3, asr #18
  4c:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  50:	2d20302e 	stccs	0, cr3, [r0, #-184]!	@ 0xffffff48
  54:	7570636d 	ldrbvc	r6, [r0, #-877]!	@ 0xfffffc93
  58:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  5c:	36373131 			@ <UNDEFINED> instruction: 0x36373131
  60:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  64:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  68:	656e7574 	strbvs	r7, [lr, #-1396]!	@ 0xfffffa8c
  6c:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  70:	36373131 			@ <UNDEFINED> instruction: 0x36373131
  74:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  78:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  7c:	752d6f6e 	strvc	r6, [sp, #-3950]!	@ 0xfffff092
  80:	696c616e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, sp, lr}^
  84:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  88:	6363612d 	cmnvs	r3, #1073741835	@ 0x4000000b
  8c:	20737365 	rsbscs	r7, r3, r5, ror #6
  90:	70746d2d 	rsbsvc	r6, r4, sp, lsr #26
  94:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
  98:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
  9c:	616f6c66 	cmnvs	pc, r6, ror #24
  a0:	62612d74 	rsbvs	r2, r1, #116, 26	@ 0x1d00
  a4:	6f733d69 	svcvs	0x00733d69
  a8:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
  ac:	6d72616d 	ldclvs	1, cr6, [r2, #-436]!	@ 0xfffffe4c
  b0:	616d2d20 	cmnvs	sp, r0, lsr #26
  b4:	3d686372 	stclcc	3, cr6, [r8, #-456]!	@ 0xfffffe38
  b8:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  bc:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
  c0:	6467672d 	strbtvs	r6, [r7], #-1837	@ 0xfffff8d3
  c4:	4f2d2062 	svcmi	0x002d2062
  c8:	732d2067 			@ <UNDEFINED> instruction: 0x732d2067
  cc:	673d6474 			@ <UNDEFINED> instruction: 0x673d6474
  d0:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  d4:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
  d8:	73656572 	cmnvc	r5, #478150656	@ 0x1c800000
  dc:	646e6174 	strbtvs	r6, [lr], #-372	@ 0xfffffe8c
  e0:	00676e69 	rsbeq	r6, r7, r9, ror #28
  e4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  e8:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  ec:	61686320 	cmnvs	r8, r0, lsr #6
  f0:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
  f4:	75007261 	strvc	r7, [r0, #-609]	@ 0xfffffd9f
  f8:	33746e69 	cmncc	r4, #1680	@ 0x690
  fc:	00745f32 	rsbseq	r5, r4, r2, lsr pc
 100:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 104:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 108:	63697400 	cmnvs	r9, #0, 8
 10c:	6400736b 	strvs	r7, [r0], #-875	@ 0xfffffc95
 110:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
 114:	6379635f 	cmnvs	r9, #2080374785	@ 0x7c000001
 118:	0073656c 	rsbseq	r6, r3, ip, ror #10
 11c:	74732f2e 	ldrbtvc	r2, [r3], #-3886	@ 0xfffff0d2
 120:	2d666661 	stclcs	6, cr6, [r6, #-388]!	@ 0xfffffe7c
 124:	2f637273 	svccs	0x00637273
 128:	616c6564 	cmnvs	ip, r4, ror #10
 12c:	636e2d79 	cmnvs	lr, #7744	@ 0x1e40
 130:	656c6379 	strbvs	r6, [ip, #-889]!	@ 0xfffffc87
 134:	00632e73 	rsbeq	r2, r3, r3, ror lr
 138:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
 13c:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
 140:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 144:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 148:	7300746e 	movwvc	r7, #1134	@ 0x46e
 14c:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 150:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 154:	2f007261 	svccs	0x00007261
 158:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
 15c:	6a72612f 	bvs	1c98620 <delay_cycles+0x1c98620>
 160:	2f6b6976 	svccs	0x006b6976
 164:	676f7250 			@ <UNDEFINED> instruction: 0x676f7250
 168:	6d6d6172 	stclvs	1, cr6, [sp, #-456]!	@ 0xfffffe38
 16c:	2f676e69 	svccs	0x00676e69
 170:	73632f63 	cmnvc	r3, #396	@ 0x18c
 174:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
 178:	7734322d 	ldrvc	r3, [r4, -sp, lsr #4]!
 17c:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	@ ffffffe0 <delay_cycles+0xffffffe0>
 180:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 184:	6f687300 	svcvs	0x00687300
 188:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 18c:	Address 0x18c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000001c 	andeq	r0, r0, ip, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <delay_cycles+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <delay_cycles+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


interrupts-c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <bcm_set_interrupts_off>:
   0:	e92d4010 	push	{r4, lr}
   4:	ebfffffe 	bl	0 <dev_barrier>
   8:	e3e01000 	mvn	r1, #0
   c:	e59f0014 	ldr	r0, [pc, #20]	@ 28 <bcm_set_interrupts_off+0x28>
  10:	ebfffffe 	bl	0 <PUT32>
  14:	e3e01000 	mvn	r1, #0
  18:	e59f000c 	ldr	r0, [pc, #12]	@ 2c <bcm_set_interrupts_off+0x2c>
  1c:	ebfffffe 	bl	0 <PUT32>
  20:	ebfffffe 	bl	0 <dev_barrier>
  24:	e8bd8010 	pop	{r4, pc}
  28:	2000b21c 	andcs	fp, r0, ip, lsl r2
  2c:	2000b220 	andcs	fp, r0, r0, lsr #4

00000030 <set_all_interrupts_off>:
  30:	e92d4010 	push	{r4, lr}
  34:	ebfffffe 	bl	0 <bcm_set_interrupts_off>
  38:	e10f0000 	mrs	r0, CPSR
  3c:	e3803080 	orr	r3, r0, #128	@ 0x80
  40:	e129f003 	msr	CPSR_fc, r3
  44:	e8bd8010 	pop	{r4, pc}

00000048 <int_init_vec>:
  48:	e92d4070 	push	{r4, r5, r6, lr}
  4c:	e1a05000 	mov	r5, r0
  50:	e1a04001 	mov	r4, r1
  54:	e3e01000 	mvn	r1, #0
  58:	e59f003c 	ldr	r0, [pc, #60]	@ 9c <int_init_vec+0x54>
  5c:	ebfffffe 	bl	0 <PUT32>
  60:	e3e01000 	mvn	r1, #0
  64:	e59f0034 	ldr	r0, [pc, #52]	@ a0 <int_init_vec+0x58>
  68:	ebfffffe 	bl	0 <PUT32>
  6c:	ebfffffe 	bl	0 <dev_barrier>
  70:	e044c005 	sub	ip, r4, r5
  74:	e1a0c14c 	asr	ip, ip, #2
  78:	e3a03000 	mov	r3, #0
  7c:	ea000003 	b	90 <int_init_vec+0x48>
  80:	e1a02103 	lsl	r2, r3, #2
  84:	e7951103 	ldr	r1, [r5, r3, lsl #2]
  88:	e5821000 	str	r1, [r2]
  8c:	e2833001 	add	r3, r3, #1
  90:	e153000c 	cmp	r3, ip
  94:	3afffff9 	bcc	80 <int_init_vec+0x38>
  98:	e8bd8070 	pop	{r4, r5, r6, pc}
  9c:	2000b21c 	andcs	fp, r0, ip, lsl r2
  a0:	2000b220 	andcs	fp, r0, r0, lsr #4

000000a4 <int_init>:
  a4:	e92d4010 	push	{r4, lr}
  a8:	e59f1008 	ldr	r1, [pc, #8]	@ b8 <int_init+0x14>
  ac:	e59f0008 	ldr	r0, [pc, #8]	@ bc <int_init+0x18>
  b0:	ebfffffe 	bl	48 <int_init_vec>
  b4:	e8bd8010 	pop	{r4, pc}
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000364 	andeq	r0, r0, r4, ror #6
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0001790d 	andeq	r7, r1, sp, lsl #18
  10:	024d0c00 	subeq	r0, sp, #0, 24
  14:	006c0000 	rsbeq	r0, ip, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00c00000 	sbceq	r0, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	040e0000 	streq	r0, [lr], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	@ 0xfffff6fb
  2c:	07040200 	streq	r0, [r4, -r0, lsl #4]
  30:	00000136 	andeq	r0, r0, r6, lsr r1
  34:	86060102 	strhi	r0, [r6], -r2, lsl #2
  38:	02000002 	andeq	r0, r0, #2
  3c:	022c0502 	eoreq	r0, ip, #8388608	@ 0x800000
  40:	04020000 	streq	r0, [r2], #-0
  44:	00024405 	andeq	r4, r2, r5, lsl #8
  48:	05080200 	streq	r0, [r8, #-512]	@ 0xfffffe00
  4c:	00000219 	andeq	r0, r0, r9, lsl r2
  50:	c8080102 	stmdagt	r8, {r1, r8}
  54:	02000000 	andeq	r0, r0, #0
  58:	00e80702 	rsceq	r0, r8, r2, lsl #14
  5c:	fb0f0000 	blx	3c0066 <int_init+0x3bffc2>
  60:	03000000 	movweq	r0, #0
  64:	006a1934 	rsbeq	r1, sl, r4, lsr r9
  68:	04020000 	streq	r0, [r2], #-0
  6c:	0000d607 	andeq	sp, r0, r7, lsl #12
  70:	07080200 	streq	r0, [r8, -r0, lsl #4]
  74:	0000015a 	andeq	r0, r0, sl, asr r1
  78:	27080102 	strcs	r0, [r8, -r2, lsl #2]
  7c:	10000002 	andne	r0, r0, r2
  80:	002d0407 	eoreq	r0, sp, r7, lsl #8
  84:	14040000 	strne	r0, [r4], #-0
  88:	0000f106 	andeq	pc, r0, r6, lsl #2
  8c:	02360100 	eorseq	r0, r6, #0, 2
  90:	b2000000 	andlt	r0, r0, #0
  94:	5a012000 	bpl	4809c <int_init+0x47ff8>
  98:	00000000 	andeq	r0, r0, r0
  9c:	012000b2 	strheq	r0, [r0, -r2]!
  a0:	000002bb 			@ <UNDEFINED> instruction: 0x000002bb
  a4:	2000b204 	andcs	fp, r0, r4, lsl #4
  a8:	00000001 	andeq	r0, r0, r1
  ac:	00b20800 	adcseq	r0, r2, r0, lsl #16
  b0:	00370120 	eorseq	r0, r7, r0, lsr #2
  b4:	b20c0000 	andlt	r0, ip, #0
  b8:	ac012000 	stcge	0, cr2, [r1], {-0}
  bc:	10000000 	andne	r0, r0, r0
  c0:	012000b2 	strheq	r0, [r0, -r2]!
  c4:	000000ba 	strheq	r0, [r0], -sl
  c8:	2000b214 	andcs	fp, r0, r4, lsl r2
  cc:	00009a01 	andeq	r9, r0, r1, lsl #20
  d0:	00b21800 	adcseq	r1, r2, r0, lsl #16
  d4:	02680120 	rsbeq	r0, r8, #32, 2
  d8:	b21c0000 	andslt	r0, ip, #0
  dc:	77012000 	strvc	r2, [r1, -r0]
  e0:	20000002 	andcs	r0, r0, r2
  e4:	012000b2 	strheq	r0, [r0, -r2]!
  e8:	00000024 	andeq	r0, r0, r4, lsr #32
  ec:	2000b224 	andcs	fp, r0, r4, lsr #4
  f0:	00541100 	subseq	r1, r4, r0, lsl #2
  f4:	a1050000 	mrsge	r0, (UNDEF: 5)
  f8:	00010806 	andeq	r0, r1, r6, lsl #16
  fc:	002d0800 	eoreq	r0, sp, r0, lsl #16
 100:	2d080000 	stccs	0, cr0, [r8, #-0]
 104:	00000000 	andeq	r0, r0, r0
 108:	00012a12 	andeq	r2, r1, r2, lsl sl
 10c:	06810500 	streq	r0, [r1], r0, lsl #10
 110:	00029b06 	andeq	r9, r2, r6, lsl #22
 114:	00a44600 	adceq	r4, r4, r0, lsl #12
 118:	001c0000 	andseq	r0, ip, r0
 11c:	9c010000 	stcls	0, cr0, [r1], {-0}
 120:	00000142 	andeq	r0, r0, r2, asr #2
 124:	00004309 	andeq	r4, r0, r9, lsl #6
 128:	01424700 	cmpeq	r2, r0, lsl #14
 12c:	04090000 	streq	r0, [r9], #-0
 130:	48000001 	stmdami	r0, {r0}
 134:	00000142 	andeq	r0, r0, r2, asr #2
 138:	0000b404 	andeq	fp, r0, r4, lsl #8
 13c:	00014d00 	andeq	r4, r1, r0, lsl #26
 140:	5e130000 	cdppl	0, 1, cr0, cr3, cr0, {0}
 144:	4d000000 	stcmi	0, cr0, [r0, #-0]
 148:	14000001 	strne	r0, [r0], #-1
 14c:	000e0600 	andeq	r0, lr, r0, lsl #12
 150:	48310000 	ldmdami	r1!, {}	@ <UNPREDICTABLE>
 154:	5c000000 	stcpl	0, cr0, [r0], {-0}
 158:	01000000 	mrseq	r0, (UNDEF: 0)
 15c:	00021d9c 	muleq	r2, ip, sp
 160:	65761500 	ldrbvs	r1, [r6, #-1280]!	@ 0xfffffb00
 164:	31010063 	tstcc	r1, r3, rrx
 168:	00021d1d 	andeq	r1, r2, sp, lsl sp
 16c:	00001000 	andeq	r1, r0, r0
 170:	00000c00 	andeq	r0, r0, r0, lsl #24
 174:	01711600 	cmneq	r1, r0, lsl #12
 178:	31010000 	mrscc	r0, (UNDEF: 1)
 17c:	00021d2c 	andeq	r1, r2, ip, lsr #26
 180:	00002000 	andeq	r2, r0, r0
 184:	00001c00 	andeq	r1, r0, r0, lsl #24
 188:	73641700 	cmnvc	r4, #0, 14
 18c:	40010074 	andmi	r0, r1, r4, ror r0
 190:	00021d0f 	andeq	r1, r2, pc, lsl #26
 194:	73070000 	movwvc	r0, #28672	@ 0x7000
 198:	41006372 	tstmi	r0, r2, ror r3
 19c:	00021d13 	andeq	r1, r2, r3, lsl sp
 1a0:	00002e00 	andeq	r2, r0, r0, lsl #28
 1a4:	00002c00 	andeq	r2, r0, r0, lsl #24
 1a8:	006e0700 	rsbeq	r0, lr, r0, lsl #14
 1ac:	005e1242 	subseq	r1, lr, r2, asr #4
 1b0:	00370000 	eorseq	r0, r7, r0
 1b4:	00350000 	eorseq	r0, r5, r0
 1b8:	78180000 	ldmdavc	r8, {}	@ <UNPREDICTABLE>
 1bc:	2c000000 	stccs	0, cr0, [r0], {-0}
 1c0:	d9000000 	stmdble	r0, {}	@ <UNPREDICTABLE>
 1c4:	07000001 	streq	r0, [r0, -r1]
 1c8:	0d430069 	stcleq	0, cr0, [r3, #-420]	@ 0xfffffe5c
 1cc:	00000026 	andeq	r0, r0, r6, lsr #32
 1d0:	00000042 	andeq	r0, r0, r2, asr #32
 1d4:	0000003e 	andeq	r0, r0, lr, lsr r0
 1d8:	00600500 	rsbeq	r0, r0, r0, lsl #10
 1dc:	00f10000 	rscseq	r0, r1, r0
 1e0:	01f60000 	mvnseq	r0, r0
 1e4:	01030000 	mrseq	r0, (UNDEF: 3)
 1e8:	1c0c0550 	stcne	5, cr0, [ip], {80}	@ 0x50
 1ec:	032000b2 			@ <UNDEFINED> instruction: 0x032000b2
 1f0:	09025101 	stmdbeq	r2, {r0, r8, ip, lr}
 1f4:	6c0500ff 	stcvs	0, cr0, [r5], {255}	@ 0xff
 1f8:	f1000000 	cps	#0
 1fc:	13000000 	movwne	r0, #0
 200:	03000002 	movweq	r0, #2
 204:	0c055001 	stceq	0, cr5, [r5], {1}
 208:	2000b220 	andcs	fp, r0, r0, lsr #4
 20c:	02510103 	subseq	r0, r1, #-1073741824	@ 0xc0000000
 210:	0400ff09 	streq	pc, [r0], #-3849	@ 0xfffff0f7
 214:	00000070 	andeq	r0, r0, r0, ror r0
 218:	00000108 	andeq	r0, r0, r8, lsl #2
 21c:	5e041900 	vmlapl.f16	s2, s8, s0	@ <UNPREDICTABLE>
 220:	1a000000 	bne	228 <.debug_info+0x228>
 224:	00000143 	andeq	r0, r0, r3, asr #2
 228:	5e0a1201 	cdppl	2, 0, cr1, cr10, cr1, {0}
 22c:	30000000 	andcc	r0, r0, r0
 230:	18000000 	stmdane	r0, {}	@ <UNPREDICTABLE>
 234:	01000000 	mrseq	r0, (UNDEF: 0)
 238:	0002b89c 	muleq	r2, ip, r8
 23c:	03190a00 	tsteq	r9, #0, 20
 240:	00380000 	eorseq	r0, r8, r0
 244:	38010000 	stmdacc	r1, {}	@ <UNPREDICTABLE>
 248:	0c000000 	stceq	0, cr0, [r0], {-0}
 24c:	01000000 	mrseq	r0, (UNDEF: 0)
 250:	02ae0c16 	adceq	r0, lr, #5632	@ 0x1600
 254:	2a0b0000 	bcs	2c025c <int_init+0x2c01b8>
 258:	53000003 	movwpl	r0, #3
 25c:	51000000 	mrspl	r0, (UNDEF: 0)
 260:	0a000000 	beq	268 <.debug_info+0x268>
 264:	0000034f 	andeq	r0, r0, pc, asr #6
 268:	00000038 	andeq	r0, r0, r8, lsr r0
 26c:	00003803 	andeq	r3, r0, r3, lsl #16
 270:	00000400 	andeq	r0, r0, r0, lsl #8
 274:	15320200 	ldrne	r0, [r2, #-512]!	@ 0xfffffe00
 278:	0000028a 	andeq	r0, r0, sl, lsl #5
 27c:	00035c0b 	andeq	r5, r3, fp, lsl #24
 280:	00005b00 	andeq	r5, r0, r0, lsl #22
 284:	00005900 	andeq	r5, r0, r0, lsl #18
 288:	351b0000 	ldrcc	r0, [fp, #-0]
 28c:	40000003 	andmi	r0, r0, r3
 290:	00000000 	andeq	r0, r0, r0
 294:	00000040 	andeq	r0, r0, r0, asr #32
 298:	00000004 	andeq	r0, r0, r4
 29c:	1c053302 	stcne	3, cr3, [r5], {2}
 2a0:	00000342 	andeq	r0, r0, r2, asr #6
 2a4:	00000063 	andeq	r0, r0, r3, rrx
 2a8:	00000061 	andeq	r0, r0, r1, rrx
 2ac:	38040000 	stmdacc	r4, {}	@ <UNPREDICTABLE>
 2b0:	b8000000 	stmdalt	r0, {}	@ <UNPREDICTABLE>
 2b4:	00000002 	andeq	r0, r0, r2
 2b8:	0002a406 	andeq	sl, r2, r6, lsl #8
 2bc:	00000600 	andeq	r0, r0, r0, lsl #12
 2c0:	00300000 	eorseq	r0, r0, r0
 2c4:	9c010000 	stcls	0, cr0, [r1], {-0}
 2c8:	00000319 	andeq	r0, r0, r9, lsl r3
 2cc:	00000804 	andeq	r0, r0, r4, lsl #16
 2d0:	00010800 	andeq	r0, r1, r0, lsl #16
 2d4:	00140500 	andseq	r0, r4, r0, lsl #10
 2d8:	00f10000 	rscseq	r0, r1, r0
 2dc:	02f20000 	rscseq	r0, r2, #0
 2e0:	01030000 	mrseq	r0, (UNDEF: 3)
 2e4:	1c0c0550 	stcne	5, cr0, [ip], {80}	@ 0x50
 2e8:	032000b2 			@ <UNDEFINED> instruction: 0x032000b2
 2ec:	09025101 	stmdbeq	r2, {r0, r8, ip, lr}
 2f0:	200500ff 	strdcs	r0, [r5], -pc	@ <UNPREDICTABLE>
 2f4:	f1000000 	cps	#0
 2f8:	0f000000 	svceq	0x00000000
 2fc:	03000003 	movweq	r0, #3
 300:	0c055001 	stceq	0, cr5, [r5], {1}
 304:	2000b220 	andcs	fp, r0, r0, lsr #4
 308:	02510103 	subseq	r0, r1, #-1073741824	@ 0xc0000000
 30c:	0400ff09 	streq	pc, [r0], #-3849	@ 0xfffff0f7
 310:	00000024 	andeq	r0, r0, r4, lsr #32
 314:	00000108 	andeq	r0, r0, r8, lsl #2
 318:	01191d00 	tsteq	r9, r0, lsl #26
 31c:	31020000 	mrscc	r0, (UNDEF: 2)
 320:	00005e18 	andeq	r5, r0, r8, lsl lr
 324:	03350300 	teqeq	r5, #0, 6
 328:	3f0c0000 	svccc	0x000c0000
 32c:	32000002 	andcc	r0, r0, #2
 330:	0000005e 	andeq	r0, r0, lr, asr r0
 334:	001b1e00 	andseq	r1, fp, r0, lsl #28
 338:	0d020000 	stceq	0, cr0, [r2, #-0]
 33c:	034f0314 	movteq	r0, #62228	@ 0xf314
 340:	3f1f0000 	svccc	0x001f0000
 344:	02000002 	andeq	r0, r0, #2
 348:	005e260d 	subseq	r2, lr, sp, lsl #12
 34c:	20000000 	andcs	r0, r0, r0
 350:	00000292 	muleq	r0, r2, r2
 354:	5e180702 	cdppl	7, 1, cr0, cr8, cr2, {0}
 358:	03000000 	movweq	r0, #0
 35c:	00023f0c 	andeq	r3, r2, ip, lsl #30
 360:	005e0800 	subseq	r0, lr, r0, lsl #16
 364:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	03002801 	movweq	r2, #2049	@ 0x801
   4:	00061c0e 	andeq	r1, r6, lr, lsl #24
   8:	00240200 	eoreq	r0, r4, r0, lsl #4
   c:	0b3e0b0b 	bleq	f82c40 <int_init+0xf82b9c>
  10:	00000e03 	andeq	r0, r0, r3, lsl #28
  14:	02004903 	andeq	r4, r0, #49152	@ 0xc000
  18:	00187e18 	andseq	r7, r8, r8, lsl lr
  1c:	00480400 	subeq	r0, r8, r0, lsl #8
  20:	137f017d 	cmnne	pc, #1073741855	@ 0x4000001f
  24:	48050000 	stmdami	r5, {}	@ <UNPREDICTABLE>
  28:	7f017d01 	svcvc	0x00017d01
  2c:	00130113 	andseq	r0, r3, r3, lsl r1
  30:	012e0600 			@ <UNDEFINED> instruction: 0x012e0600
  34:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  38:	3b01213a 	blcc	48528 <int_init+0x48484>
  3c:	0621390b 	strteq	r3, [r1], -fp, lsl #18
  40:	01111927 	tsteq	r1, r7, lsr #18
  44:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  48:	1301197a 	movwne	r1, #6522	@ 0x197a
  4c:	34070000 	strcc	r0, [r7], #-0
  50:	3a080300 	bcc	200c58 <int_init+0x200bb4>
  54:	0b3b0121 	bleq	ec04e0 <int_init+0xec043c>
  58:	13490b39 	movtne	r0, #39737	@ 0x9b39
  5c:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
  60:	08000017 	stmdaeq	r0, {r0, r1, r2, r4}
  64:	13490005 	movtne	r0, #36869	@ 0x9005
  68:	34090000 	strcc	r0, [r9], #-0
  6c:	3a0e0300 	bcc	380c74 <int_init+0x380bd0>
  70:	0b3b0121 	bleq	ec04fc <int_init+0xec0458>
  74:	49152139 	ldmdbmi	r5, {r0, r3, r4, r5, r8, sp}
  78:	3c193f13 	ldccc	15, cr3, [r9], {19}
  7c:	0a000019 	beq	e8 <.debug_abbrev+0xe8>
  80:	1331011d 	teqne	r1, #1073741831	@ 0x40000007
  84:	42b80152 	adcsmi	r0, r8, #-2147483628	@ 0x80000014
  88:	1201110b 	andne	r1, r1, #-1073741822	@ 0xc0000002
  8c:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
  90:	010b570b 	tsteq	fp, fp, lsl #14
  94:	0b000013 	bleq	e8 <.debug_abbrev+0xe8>
  98:	13310034 	teqne	r1, #52	@ 0x34
  9c:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
  a0:	0c000017 	stceq	0, cr0, [r0], {23}
  a4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  a8:	3b02213a 	blcc	88598 <int_init+0x884f4>
  ac:	0e21390b 	vmuleq.f16	s6, s2, s22	@ <UNPREDICTABLE>
  b0:	00001349 	andeq	r1, r0, r9, asr #6
  b4:	2501110d 	strcs	r1, [r1, #-269]	@ 0xfffffef3
  b8:	030b130e 	movweq	r1, #45838	@ 0xb30e
  bc:	110e1b0e 	tstne	lr, lr, lsl #22
  c0:	10061201 	andne	r1, r6, r1, lsl #4
  c4:	0e000017 	mcreq	0, 0, r0, cr0, cr7, {0}
  c8:	0b0b0024 	bleq	2c0160 <int_init+0x2c00bc>
  cc:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  d0:	160f0000 	strne	r0, [pc], -r0
  d4:	3a0e0300 	bcc	380cdc <int_init+0x380c38>
  d8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  dc:	0013490b 	andseq	r4, r3, fp, lsl #18
  e0:	01041000 	mrseq	r1, (UNDEF: 4)
  e4:	0b0b0b3e 	bleq	2c2de4 <int_init+0x2c2d40>
  e8:	0b3a1349 	bleq	e84e14 <int_init+0xe84d70>
  ec:	0b390b3b 	bleq	e42de0 <int_init+0xe42d3c>
  f0:	00001301 	andeq	r1, r0, r1, lsl #6
  f4:	3f012e11 	svccc	0x00012e11
  f8:	3a0e0319 	bcc	380d64 <int_init+0x380cc0>
  fc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 100:	3c19270b 	ldccc	7, cr2, [r9], {11}
 104:	00130119 	andseq	r0, r3, r9, lsl r1
 108:	002e1200 	eoreq	r1, lr, r0, lsl #4
 10c:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
 110:	0b3b0b3a 	bleq	ec2e00 <int_init+0xec2d5c>
 114:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 118:	0000193c 	andeq	r1, r0, ip, lsr r9
 11c:	49010113 	stmdbmi	r1, {r0, r1, r4, r8}
 120:	00130113 	andseq	r0, r3, r3, lsl r1
 124:	00211400 	eoreq	r1, r1, r0, lsl #8
 128:	05150000 	ldreq	r0, [r5, #-0]
 12c:	3a080300 	bcc	200d34 <int_init+0x200c90>
 130:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 134:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
 138:	1742b717 	smlaldne	fp, r2, r7, r7
 13c:	05160000 	ldreq	r0, [r6, #-0]
 140:	3a0e0300 	bcc	380d48 <int_init+0x380ca4>
 144:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 148:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
 14c:	1742b717 	smlaldne	fp, r2, r7, r7
 150:	34170000 	ldrcc	r0, [r7], #-0
 154:	3a080300 	bcc	200d5c <int_init+0x200cb8>
 158:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 15c:	1c13490b 			@ <UNDEFINED> instruction: 0x1c13490b
 160:	1800000b 	stmdane	r0, {r0, r1, r3}
 164:	0111010b 	tsteq	r1, fp, lsl #2
 168:	13010612 	movwne	r0, #5650	@ 0x1612
 16c:	0f190000 	svceq	0x00190000
 170:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
 174:	1a000013 	bne	1c8 <.debug_abbrev+0x1c8>
 178:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
 17c:	0b3a0e03 	bleq	e83990 <int_init+0xe838ec>
 180:	0b390b3b 	bleq	e42e74 <int_init+0xe42dd0>
 184:	13491927 	movtne	r1, #39207	@ 0x9927
 188:	06120111 			@ <UNDEFINED> instruction: 0x06120111
 18c:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
 190:	00001301 	andeq	r1, r0, r1, lsl #6
 194:	31011d1b 	tstcc	r1, fp, lsl sp
 198:	b8015213 	stmdalt	r1, {r0, r1, r4, r9, ip, lr}
 19c:	01110b42 	tsteq	r1, r2, asr #22
 1a0:	0b580612 	bleq	16019f0 <int_init+0x160194c>
 1a4:	0b570b59 	bleq	15c2f10 <int_init+0x15c2e6c>
 1a8:	051c0000 	ldreq	r0, [ip, #-0]
 1ac:	02133100 	andseq	r3, r3, #0, 2
 1b0:	1742b717 	smlaldne	fp, r2, r7, r7
 1b4:	2e1d0000 	cdpcs	0, 1, cr0, cr13, cr0, {0}
 1b8:	3a0e0301 	bcc	380dc4 <int_init+0x380d20>
 1bc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1c0:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 1c4:	010b2013 	tsteq	fp, r3, lsl r0
 1c8:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
 1cc:	0e03012e 	cdpeq	1, 0, cr0, cr3, cr14, {1}
 1d0:	0b3b0b3a 	bleq	ec2ec0 <int_init+0xec2e1c>
 1d4:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 1d8:	13010b20 	movwne	r0, #6944	@ 0x1b20
 1dc:	051f0000 	ldreq	r0, [pc, #-0]	@ 1e4 <.debug_abbrev+0x1e4>
 1e0:	3a0e0300 	bcc	380de8 <int_init+0x380d44>
 1e4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1e8:	0013490b 	andseq	r4, r3, fp, lsl #18
 1ec:	012e2000 			@ <UNDEFINED> instruction: 0x012e2000
 1f0:	0b3a0e03 	bleq	e83a04 <int_init+0xe83960>
 1f4:	0b390b3b 	bleq	e42ee8 <int_init+0xe42e44>
 1f8:	13491927 	movtne	r1, #39207	@ 0x9927
 1fc:	00000b20 	andeq	r0, r0, r0, lsr #22
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000065 	andeq	r0, r0, r5, rrx
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	015c4804 	cmpeq	ip, r4, lsl #16
  14:	a45c0450 	ldrbge	r0, [ip], #-1104	@ 0xfffffbb0
  18:	00550101 	subseq	r0, r5, r1, lsl #2
  1c:	00000000 	andeq	r0, r0, r0
  20:	01584804 	cmpeq	r8, r4, lsl #16
  24:	a4580451 	ldrbge	r0, [r8], #-1105	@ 0xfffffbaf
  28:	00540101 	subseq	r0, r4, r1, lsl #2
  2c:	70040001 	andvc	r0, r4, r1
  30:	550101a4 	strpl	r0, [r1, #-420]	@ 0xfffffe5c
  34:	04000000 	streq	r0, [r0], #-0
  38:	0101a478 	tsteq	r1, r8, ror r4
  3c:	0002005c 	andeq	r0, r2, ip, asr r0
  40:	78040000 	stmdavc	r4, {}	@ <UNPREDICTABLE>
  44:	30020180 	andcc	r0, r2, r0, lsl #3
  48:	0180049f 			@ <UNDEFINED> instruction: 0x0180049f
  4c:	530101a4 	movwpl	r0, #4516	@ 0x11a4
  50:	04000100 	streq	r0, [r0], #-256	@ 0xffffff00
  54:	5001483c 	andpl	r4, r1, ip, lsr r8
  58:	04010000 	streq	r0, [r1], #-0
  5c:	50013c3c 	andpl	r3, r1, ip, lsr ip
  60:	04000000 	streq	r0, [r0], #-0
  64:	53014440 	movwpl	r4, #5184	@ 0x1440
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000000c0 	andeq	r0, r0, r0, asr #1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000177 	andeq	r0, r0, r7, ror r1
   4:	00d30003 	sbcseq	r0, r3, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
  2c:	6a72612f 	bvs	1c984f0 <int_init+0x1c9844c>
  30:	2f6b6976 	svccs	0x006b6976
  34:	676f7250 			@ <UNDEFINED> instruction: 0x676f7250
  38:	6d6d6172 	stclvs	1, cr6, [sp, #-456]!	@ 0xfffffe38
  3c:	2f676e69 	svccs	0x00676e69
  40:	73632f63 	cmnvc	r3, #396	@ 0x18c
  44:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  48:	7734322d 	ldrvc	r3, [r4, -sp, lsr #4]!
  4c:	2f2f6e69 	svccs	0x002f6e69
  50:	7062696c 	rsbvc	r6, r2, ip, ror #18
  54:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  58:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  5c:	752f0065 	strvc	r0, [pc, #-101]!	@ ffffffff <int_init+0xffffff5b>
  60:	6c2f7273 	stcvs	2, cr7, [pc], #-460	@ fffffe9c <int_init+0xfffffdf8>
  64:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  68:	612f6363 			@ <UNDEFINED> instruction: 0x612f6363
  6c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  70:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  74:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  78:	2e34312f 	cdpcs	1, 3, cr3, cr4, cr15, {1}
  7c:	2f302e31 	svccs	0x00302e31
  80:	6c636e69 	stclvs	14, cr6, [r3], #-420	@ 0xfffffe5c
  84:	00656475 	rsbeq	r6, r5, r5, ror r4
  88:	746e6900 	strbtvc	r6, [lr], #-2304	@ 0xfffff700
  8c:	75727265 	ldrbvc	r7, [r2, #-613]!	@ 0xfffffd9b
  90:	2d737470 	ldclcs	4, cr7, [r3, #-448]!	@ 0xfffffe40
  94:	00632e63 	rsbeq	r2, r3, r3, ror #28
  98:	72000001 	andvc	r0, r0, #1
  9c:	692d6970 	pushvs	{r4, r5, r6, r8, fp, sp, lr}
  a0:	6e696c6e 	cdpvs	12, 6, cr6, cr9, cr14, {3}
  a4:	73612d65 	cmnvc	r1, #6464	@ 0x1940
  a8:	00682e6d 	rsbeq	r2, r8, sp, ror #28
  ac:	73000002 	movwvc	r0, #2
  b0:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
  b4:	63672d74 	cmnvs	r7, #116, 26	@ 0x1d00
  b8:	00682e63 	rsbeq	r2, r8, r3, ror #28
  bc:	72000003 	andvc	r0, r0, #3
  c0:	692d6970 	pushvs	{r4, r5, r6, r8, fp, sp, lr}
  c4:	7265746e 	rsbvc	r7, r5, #1845493760	@ 0x6e000000
  c8:	74707572 	ldrbtvc	r7, [r0], #-1394	@ 0xfffffa8e
  cc:	00682e73 	rsbeq	r2, r8, r3, ror lr
  d0:	72000002 	andvc	r0, r0, #2
  d4:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  d8:	00000200 	andeq	r0, r0, r0, lsl #4
  dc:	00230500 	eoreq	r0, r3, r0, lsl #10
  e0:	00000205 	andeq	r0, r0, r5, lsl #4
  e4:	05170000 	ldreq	r0, [r7, #-0]
  e8:	672f3105 	strvs	r3, [pc, -r5, lsl #2]!
  ec:	06010567 	streq	r0, [r1], -r7, ror #10
  f0:	0627052f 	strteq	r0, [r7], -pc, lsr #10
  f4:	2f05056b 	svccs	0x0005056b
  f8:	05020431 	streq	r0, [r2, #-1073]	@ 0xfffffbcf
  fc:	011b0318 	tsteq	fp, r8, lsl r3
 100:	05130505 	ldreq	r0, [r3, #-1285]	@ 0xfffffafb
 104:	01550318 	cmpeq	r5, r8, lsl r3
 108:	13130505 	tstne	r3, #20971520	@ 0x1400000
 10c:	0601062f 	streq	r0, [r1], -pc, lsr #12
 110:	05012903 	streq	r2, [r1, #-2307]	@ 0xfffff6fd
 114:	2e5a0314 	mrccs	3, 2, r0, cr10, cr4, {0}
 118:	06130505 	ldreq	r0, [r3], -r5, lsl #10
 11c:	2603062e 	strcs	r0, [r3], -lr, lsr #12
 120:	05010401 	streq	r0, [r1, #-1025]	@ 0xfffffbff
 124:	63030601 	movwvs	r0, #13825	@ 0x3601
 128:	06350501 	ldrteq	r0, [r5], -r1, lsl #10
 12c:	062e1a03 	strteq	r1, [lr], -r3, lsl #20
 130:	06050501 	streq	r0, [r5], -r1, lsl #10
 134:	2e2e0669 	cdpcs	6, 2, cr0, cr14, cr9, {3}
 138:	03672f06 	cmneq	r7, #6, 30
 13c:	1e052e0a 	cdpne	14, 0, cr2, cr5, cr10, {0}
 140:	05051406 	streq	r1, [r5, #-1030]	@ 0xfffffbfa
 144:	09054b06 	stmdbeq	r5, {r1, r2, r8, r9, fp, lr}
 148:	060d0501 	streq	r0, [sp], -r1, lsl #10
 14c:	2e050501 	cdpcs	5, 0, cr0, cr5, cr1, {0}
 150:	2f060905 	svccs	0x00060905
 154:	01061505 	tsteq	r6, r5, lsl #10
 158:	054a1005 	strbeq	r1, [sl, #-5]
 15c:	0402001c 	streq	r0, [r2], #-28	@ 0xffffffe4
 160:	052d0603 	streq	r0, [sp, #-1539]!	@ 0xfffff9fd
 164:	04020016 	streq	r0, [r2], #-22	@ 0xffffffea
 168:	15052e01 	strne	r2, [r5, #-3585]	@ 0xfffff1ff
 16c:	2f0505a1 	svccs	0x000505a1
 170:	01051313 	tsteq	r5, r3, lsl r3
 174:	06026706 	streq	r6, [r2], -r6, lsl #14
 178:	Address 0x178 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f515249 	svcpl	0x00515249
   4:	646e6570 	strbtvs	r6, [lr], #-1392	@ 0xfffffa90
   8:	5f676e69 	svcpl	0x00676e69
   c:	6e690032 	mcrvs	0, 3, r0, cr9, cr2, {1}
  10:	6e695f74 	mcrvs	15, 3, r5, cr9, cr4, {3}
  14:	765f7469 	ldrbvc	r7, [pc], -r9, ror #8
  18:	63006365 	movwvs	r6, #869	@ 0x365
  1c:	5f727370 	svcpl	0x00727370
  20:	00746573 	rsbseq	r6, r4, r3, ror r5
  24:	61736944 	cmnvs	r3, r4, asr #18
  28:	5f656c62 	svcpl	0x00656c62
  2c:	69736142 	ldmdbvs	r3!, {r1, r6, r8, sp, lr}^
  30:	52495f63 	subpl	r5, r9, #396	@ 0x18c
  34:	46007351 			@ <UNDEFINED> instruction: 0x46007351
  38:	635f5149 	cmpvs	pc, #1073741842	@ 0x40000012
  3c:	72746e6f 	rsbsvc	r6, r4, #1776	@ 0x6f0
  40:	5f006c6f 	svcpl	0x00006c6f
  44:	65746e69 	ldrbvs	r6, [r4, #-3689]!	@ 0xfffff197
  48:	70757272 	rsbsvc	r7, r5, r2, ror r2
  4c:	61745f74 	cmnvs	r4, r4, ror pc
  50:	00656c62 	rsbeq	r6, r5, r2, ror #24
  54:	33545550 	cmpcc	r4, #80, 10	@ 0x14000000
  58:	52490032 	subpl	r0, r9, #50	@ 0x32
  5c:	61625f51 	cmnvs	r2, r1, asr pc
  60:	5f636973 	svcpl	0x00636973
  64:	646e6570 	strbtvs	r6, [lr], #-1392	@ 0xfffffa90
  68:	00676e69 	rsbeq	r6, r7, r9, ror #28
  6c:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	@ ffffffb8 <int_init+0xffffff14>
  70:	72612f65 	rsbvc	r2, r1, #404	@ 0x194
  74:	6b69766a 	blvs	1a5da24 <int_init+0x1a5d980>
  78:	6f72502f 	svcvs	0x0072502f
  7c:	6d617267 	stclvs	2, cr7, [r1, #-412]!	@ 0xfffffe64
  80:	676e696d 	strbvs	r6, [lr, -sp, ror #18]!
  84:	632f632f 			@ <UNDEFINED> instruction: 0x632f632f
  88:	30343173 	eorscc	r3, r4, r3, ror r1
  8c:	34322d65 	ldrtcc	r2, [r2], #-3429	@ 0xfffff29b
  90:	2f6e6977 	svccs	0x006e6977
  94:	7062696c 	rsbvc	r6, r2, ip, ror #18
  98:	6e450069 	cdpvs	0, 4, cr0, cr5, cr9, {3}
  9c:	656c6261 	strbvs	r6, [ip, #-609]!	@ 0xfffffd9f
  a0:	7361425f 	cmnvc	r1, #-268435451	@ 0xf0000005
  a4:	495f6369 	ldmdbmi	pc, {r0, r3, r5, r6, r8, r9, sp, lr}^	@ <UNPREDICTABLE>
  a8:	00735152 	rsbseq	r5, r3, r2, asr r1
  ac:	62616e45 	rsbvs	r6, r1, #1104	@ 0x450
  b0:	495f656c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	@ <UNPREDICTABLE>
  b4:	5f735152 	svcpl	0x00735152
  b8:	6e450031 	mcrvs	0, 2, r0, cr5, cr1, {1}
  bc:	656c6261 	strbvs	r6, [ip, #-609]!	@ 0xfffffd9f
  c0:	5152495f 	cmppl	r2, pc, asr r9
  c4:	00325f73 	eorseq	r5, r2, r3, ror pc
  c8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  cc:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  d0:	61686320 	cmnvs	r8, r0, lsr #6
  d4:	6f6c0072 	svcvs	0x006c0072
  d8:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  dc:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  e0:	2064656e 	rsbcs	r6, r4, lr, ror #10
  e4:	00746e69 	rsbseq	r6, r4, r9, ror #28
  e8:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
  ec:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  f0:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  f4:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  f8:	7500746e 	strvc	r7, [r0, #-1134]	@ 0xfffffb92
  fc:	33746e69 	cmncc	r4, #1680	@ 0x690
 100:	00745f32 	rsbseq	r5, r4, r2, lsr pc
 104:	746e695f 	strbtvc	r6, [lr], #-2399	@ 0xfffff6a1
 108:	75727265 	ldrbvc	r7, [r2, #-613]!	@ 0xfffffd9b
 10c:	745f7470 	ldrbvc	r7, [pc], #-1136	@ 114 <.debug_str+0x114>
 110:	656c6261 	strbvs	r6, [ip, #-609]!	@ 0xfffffd9f
 114:	646e655f 	strbtvs	r6, [lr], #-1375	@ 0xfffffaa1
 118:	73706300 	cmnvc	r0, #0, 6
 11c:	6e695f72 	mcrvs	15, 3, r5, cr9, cr2, {3}
 120:	69645f74 	stmdbvs	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 124:	6c626173 	stclvs	1, cr6, [r2], #-460	@ 0xfffffe34
 128:	65640065 	strbvs	r0, [r4, #-101]!	@ 0xffffff9b
 12c:	61625f76 	smcvs	9718	@ 0x25f6
 130:	65697272 	strbvs	r7, [r9, #-626]!	@ 0xfffffd8e
 134:	6e750072 	mrcvs	0, 3, r0, cr5, cr2, {3}
 138:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 13c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 140:	7300746e 	movwvc	r7, #1134	@ 0x46e
 144:	615f7465 	cmpvs	pc, r5, ror #8
 148:	695f6c6c 	ldmdbvs	pc, {r2, r3, r5, r6, sl, fp, sp, lr}^	@ <UNPREDICTABLE>
 14c:	7265746e 	rsbvc	r7, r5, #1845493760	@ 0x6e000000
 150:	74707572 	ldrbtvc	r7, [r0], #-1394	@ 0xfffffa8e
 154:	666f5f73 	uqsub16vs	r5, pc, r3	@ <UNPREDICTABLE>
 158:	6f6c0066 	svcvs	0x006c0066
 15c:	6c20676e 	stcvs	7, cr6, [r0], #-440	@ 0xfffffe48
 160:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 164:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 168:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 16c:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 170:	63657600 	cmnvs	r5, #0, 12
 174:	646e655f 	strbtvs	r6, [lr], #-1375	@ 0xfffffaa1
 178:	554e4700 	strbpl	r4, [lr, #-1792]	@ 0xfffff900
 17c:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 180:	2e343120 	cdpcs	1, 3, cr3, cr4, cr0, {1}
 184:	20302e31 	eorscs	r2, r0, r1, lsr lr
 188:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 18c:	72613d75 	rsbvc	r3, r1, #7488	@ 0x1d40
 190:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 194:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
 198:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
 19c:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 1a0:	72613d65 	rsbvc	r3, r1, #6464	@ 0x1940
 1a4:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 1a8:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
 1ac:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
 1b0:	2d6f6e6d 	stclcs	14, cr6, [pc, #-436]!	@ 4 <.debug_str+0x4>
 1b4:	6c616e75 	stclvs	14, cr6, [r1], #-468	@ 0xfffffe2c
 1b8:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 1bc:	63612d64 	cmnvs	r1, #100, 26	@ 0x1900
 1c0:	73736563 	cmnvc	r3, #415236096	@ 0x18c00000
 1c4:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
 1c8:	6f733d70 	svcvs	0x00733d70
 1cc:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
 1d0:	6f6c666d 	svcvs	0x006c666d
 1d4:	612d7461 			@ <UNDEFINED> instruction: 0x612d7461
 1d8:	733d6962 	teqvc	sp, #1605632	@ 0x188000
 1dc:	2074666f 	rsbscs	r6, r4, pc, ror #12
 1e0:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
 1e4:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	@ 0xfffffe4c
 1e8:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 1ec:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
 1f0:	7a6b3676 	bvc	1acdbd0 <int_init+0x1acdb2c>
 1f4:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 1f8:	2d206264 	stccs	2, cr6, [r0, #-400]!	@ 0xfffffe70
 1fc:	2d20674f 	stccs	7, cr6, [r0, #-316]!	@ 0xfffffec4
 200:	3d647473 	stclcc	4, cr7, [r4, #-460]!	@ 0xfffffe34
 204:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 208:	662d2039 			@ <UNDEFINED> instruction: 0x662d2039
 20c:	65657266 	strbvs	r7, [r5, #-614]!	@ 0xfffffd9a
 210:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 214:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 218:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 21c:	6f6c2067 	svcvs	0x006c2067
 220:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 224:	6300746e 	movwvs	r7, #1134	@ 0x46e
 228:	00726168 	rsbseq	r6, r2, r8, ror #2
 22c:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
 230:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 234:	52490074 	subpl	r0, r9, #116	@ 0x74
 238:	61425f51 	cmpvs	r2, r1, asr pc
 23c:	63006573 	movwvs	r6, #1395	@ 0x573
 240:	00727370 	rsbseq	r7, r2, r0, ror r3
 244:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 248:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 24c:	732f2e00 			@ <UNDEFINED> instruction: 0x732f2e00
 250:	66666174 			@ <UNDEFINED> instruction: 0x66666174
 254:	6372732d 	cmnvs	r2, #-1275068416	@ 0xb4000000
 258:	746e692f 	strbtvc	r6, [lr], #-2351	@ 0xfffff6d1
 25c:	75727265 	ldrbvc	r7, [r2, #-613]!	@ 0xfffffd9b
 260:	2d737470 	ldclcs	4, cr7, [r3, #-448]!	@ 0xfffffe40
 264:	00632e63 	rsbeq	r2, r3, r3, ror #28
 268:	61736944 	cmnvs	r3, r4, asr #18
 26c:	5f656c62 	svcpl	0x00656c62
 270:	73515249 	cmpvc	r1, #-1879048188	@ 0x90000004
 274:	4400315f 	strmi	r3, [r0], #-351	@ 0xfffffea1
 278:	62617369 	rsbvs	r7, r1, #-1543503871	@ 0xa4000001
 27c:	495f656c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	@ <UNPREDICTABLE>
 280:	5f735152 	svcpl	0x00735152
 284:	69730032 	ldmdbvs	r3!, {r1, r4, r5}^
 288:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 28c:	61686320 	cmnvs	r8, r0, lsr #6
 290:	70630072 	rsbvc	r0, r3, r2, ror r0
 294:	675f7273 			@ <UNDEFINED> instruction: 0x675f7273
 298:	69007465 	stmdbvs	r0, {r0, r2, r5, r6, sl, ip, sp, lr}
 29c:	695f746e 	ldmdbvs	pc, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^	@ <UNPREDICTABLE>
 2a0:	0074696e 	rsbseq	r6, r4, lr, ror #18
 2a4:	5f6d6362 	svcpl	0x006d6362
 2a8:	5f746573 	svcpl	0x00746573
 2ac:	65746e69 	ldrbvs	r6, [r4, #-3689]!	@ 0xfffff197
 2b0:	70757272 	rsbsvc	r7, r5, r2, ror r2
 2b4:	6f5f7374 	svcvs	0x005f7374
 2b8:	49006666 	stmdbmi	r0, {r1, r2, r5, r6, r9, sl, sp, lr}
 2bc:	705f5152 	subsvc	r5, pc, r2, asr r1	@ <UNPREDICTABLE>
 2c0:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
 2c4:	315f676e 	cmpcc	pc, lr, ror #14
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000030 	andeq	r0, r0, r0, lsr r0
  20:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28
  28:	00000014 	andeq	r0, r0, r4, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000030 	andeq	r0, r0, r0, lsr r0
  34:	00000018 	andeq	r0, r0, r8, lsl r0
  38:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  3c:	00018e02 	andeq	r8, r1, r2, lsl #28
  40:	00000018 	andeq	r0, r0, r8, lsl r0
  44:	00000000 	andeq	r0, r0, r0
  48:	00000048 	andeq	r0, r0, r8, asr #32
  4c:	0000005c 	andeq	r0, r0, ip, asr r0
  50:	84100e42 	ldrhi	r0, [r0], #-3650	@ 0xfffff1be
  54:	86038504 	strhi	r8, [r3], -r4, lsl #10
  58:	00018e02 	andeq	r8, r1, r2, lsl #28
  5c:	00000014 	andeq	r0, r0, r4, lsl r0
  60:	00000000 	andeq	r0, r0, r0
  64:	000000a4 	andeq	r0, r0, r4, lsr #1
  68:	0000001c 	andeq	r0, r0, ip, lsl r0
  6c:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  70:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <int_init+0x12cd788>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <int_init+0x4638c>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


mem-barrier.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <dev_barrier>:
   0:	eafffffe 	b	10 <dsb>

00000004 <dmb>:
   4:	e3a00000 	mov	r0, #0
   8:	ee070fba 	mcr	15, 0, r0, cr7, cr10, {5}
   c:	e12fff1e 	bx	lr

00000010 <dsb>:
  10:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
  14:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <dsb+0x168d81c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	@ 0xfffff6ff
  1c:	Address 0x1c is out of bounds.


put-get.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <PUT8>:
   0:	e5c01000 	strb	r1, [r0]
   4:	e12fff1e 	bx	lr

00000008 <GET8>:
   8:	e5d00000 	ldrb	r0, [r0]
   c:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <GET8+0x168d824>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	@ 0xfffff6ff
  1c:	Address 0x1c is out of bounds.


reboot.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <at_user_level>:
   0:	e10f0000 	mrs	r0, CPSR
   4:	e200001f 	and	r0, r0, #31
   8:	e3500010 	cmp	r0, #16
   c:	13a00000 	movne	r0, #0
  10:	03a00001 	moveq	r0, #1
  14:	e12fff1e 	bx	lr

00000018 <set_user_level>:
  18:	e10f3000 	mrs	r3, CPSR
  1c:	e3c3301f 	bic	r3, r3, #31
  20:	e3833010 	orr	r3, r3, #16
  24:	e129f003 	msr	CPSR_fc, r3
  28:	e12fff1e 	bx	lr

0000002c <rpi_reboot>:
  2c:	e92d4010 	push	{r4, lr}
  30:	ebfffffe 	bl	0 <at_user_level>
  34:	e3500000 	cmp	r0, #0
  38:	1a00000a 	bne	68 <rpi_reboot+0x3c>
  3c:	ebfffffe 	bl	0 <reboot_callout>
  40:	ebfffffe 	bl	0 <uart_flush_tx>
  44:	e3a0000a 	mov	r0, #10
  48:	ebfffffe 	bl	0 <delay_ms>
  4c:	e59f101c 	ldr	r1, [pc, #28]	@ 70 <rpi_reboot+0x44>
  50:	e59f001c 	ldr	r0, [pc, #28]	@ 74 <rpi_reboot+0x48>
  54:	ebfffffe 	bl	0 <PUT32>
  58:	e59f1018 	ldr	r1, [pc, #24]	@ 78 <rpi_reboot+0x4c>
  5c:	e59f0018 	ldr	r0, [pc, #24]	@ 7c <rpi_reboot+0x50>
  60:	ebfffffe 	bl	0 <PUT32>
  64:	eafffffe 	b	64 <rpi_reboot+0x38>
  68:	ebfffffe 	bl	18 <set_user_level>
  6c:	eafffff2 	b	3c <rpi_reboot+0x10>
  70:	5a000001 	bpl	7c <rpi_reboot+0x50>
  74:	20100024 	andscs	r0, r0, r4, lsr #32
  78:	5a000020 	bpl	100 <rpi_reboot+0xd4>
  7c:	2010001c 	andscs	r0, r0, ip, lsl r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001ec 	andeq	r0, r0, ip, ror #3
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00008b09 	andeq	r8, r0, r9, lsl #22
  10:	01f90c00 	mvnseq	r0, r0, lsl #24
  14:	01ae0000 			@ <UNDEFINED> instruction: 0x01ae0000
  18:	000c0000 	andeq	r0, ip, r0
	...
  24:	040a0000 	streq	r0, [sl], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	@ 0xfffff6fb
  2c:	00260b00 	eoreq	r0, r6, r0, lsl #22
  30:	04010000 	streq	r0, [r1], #-0
  34:	00001c07 	andeq	r1, r0, r7, lsl #24
  38:	06010100 	streq	r0, [r1], -r0, lsl #2
  3c:	00000199 	muleq	r0, r9, r1
  40:	e7050201 	str	r0, [r5, -r1, lsl #4]
  44:	01000001 	tsteq	r0, r1
  48:	016a0504 	cmneq	sl, r4, lsl #10
  4c:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  50:	00000005 	andeq	r0, r0, r5
  54:	08010100 	stmdaeq	r1, {r8}
  58:	00000140 	andeq	r0, r0, r0, asr #2
  5c:	86070201 	strhi	r0, [r7], -r1, lsl #4
  60:	0c000001 	stceq	0, cr0, [r0], {1}
  64:	00000029 	andeq	r0, r0, r9, lsr #32
  68:	6f193403 	svcvs	0x00193403
  6c:	01000000 	mrseq	r0, (UNDEF: 0)
  70:	00410704 	subeq	r0, r1, r4, lsl #14
  74:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  78:	00006c07 	andeq	r6, r0, r7, lsl #24
  7c:	08010100 	stmdaeq	r1, {r8}
  80:	0000014e 	andeq	r0, r0, lr, asr #2
  84:	0001dc0d 	andeq	sp, r1, sp, lsl #24
  88:	110d0100 	mrsne	r0, (UNDEF: 29)
  8c:	00000032 	andeq	r0, r0, r2, lsr r0
  90:	00013a07 	andeq	r3, r1, r7, lsl #20
  94:	00a5a100 	adceq	sl, r5, r0, lsl #2
  98:	32050000 	andcc	r0, r5, #0
  9c:	05000000 	streq	r0, [r0, #-0]
  a0:	00000032 	andeq	r0, r0, r2, lsr r0
  a4:	01a50700 			@ <UNDEFINED> instruction: 0x01a50700
  a8:	b5610000 	strblt	r0, [r1, #-0]!
  ac:	05000000 	streq	r0, [r0, #-0]
  b0:	00000063 	andeq	r0, r0, r3, rrx
  b4:	01780800 	cmneq	r8, r0, lsl #16
  b8:	08540000 	ldmdaeq	r4, {}^	@ <UNPREDICTABLE>
  bc:	00000032 	andeq	r0, r0, r2, lsr r0
  c0:	01530e76 	cmpeq	r3, r6, ror lr
  c4:	1f010000 	svcne	0x00010000
  c8:	00002c06 	andeq	r2, r0, r6, lsl #24
  cc:	00005400 	andeq	r5, r0, r0, lsl #8
  d0:	9b9c0100 	blls	fe7004d8 <rpi_reboot+0xfe7004ac>
  d4:	02000001 	andeq	r0, r0, #1
  d8:	000001f1 	strdeq	r0, [r0], -r1
  dc:	002d0f2c 	eoreq	r0, sp, ip, lsr #30
  e0:	000e0000 	andeq	r0, lr, r0
  e4:	000c0000 	andeq	r0, ip, r0
  e8:	83020000 	movwhi	r0, #8192	@ 0x2000
  ec:	2d000000 	stccs	0, cr0, [r0, #-0]
  f0:	00002d0f 	andeq	r2, r0, pc, lsl #26
  f4:	00001e00 	andeq	r1, r0, r0, lsl #28
  f8:	00001c00 	andeq	r1, r0, r0, lsl #24
  fc:	015e0200 	cmpeq	lr, r0, lsl #4
 100:	0f2e0000 	svceq	0x002e0000
 104:	0000002d 	andeq	r0, r0, sp, lsr #32
 108:	0000002e 	andeq	r0, r0, lr, lsr #32
 10c:	0000002c 	andeq	r0, r0, ip, lsr #32
 110:	00005302 	andeq	r5, r0, r2, lsl #6
 114:	2d0f2f00 	stccs	15, cr2, [pc, #-0]	@ 11c <.debug_info+0x11c>
 118:	3d000000 	stccc	0, cr0, [r0, #-0]
 11c:	3b000000 	blcc	124 <.debug_info+0x124>
 120:	04000000 	streq	r0, [r0], #-0
 124:	00000034 	andeq	r0, r0, r4, lsr r0
 128:	000001c5 	andeq	r0, r0, r5, asr #3
 12c:	00004004 	andeq	r4, r0, r4
 130:	0000bb00 	andeq	fp, r0, r0, lsl #22
 134:	00440400 	subeq	r0, r4, r0, lsl #8
 138:	00b50000 	adcseq	r0, r5, r0
 13c:	4c060000 	stcmi	0, cr0, [r6], {-0}
 140:	a5000000 	strge	r0, [r0, #-0]
 144:	51000000 	mrspl	r0, (UNDEF: 0)
 148:	03000001 	movweq	r0, #1
 14c:	3a015001 	bcc	54158 <rpi_reboot+0x5412c>
 150:	00580600 	subseq	r0, r8, r0, lsl #12
 154:	00900000 	addseq	r0, r0, r0
 158:	01710000 	cmneq	r1, r0
 15c:	01030000 	mrseq	r0, (UNDEF: 3)
 160:	240c0550 	strcs	r0, [ip], #-1360	@ 0xfffffab0
 164:	03201000 	nopeq	{0}	@ <UNPREDICTABLE>
 168:	0c055101 	stceq	1, cr5, [r5], {1}
 16c:	5a000001 	bpl	178 <.debug_info+0x178>
 170:	00640600 	rsbeq	r0, r4, r0, lsl #12
 174:	00900000 	addseq	r0, r0, r0
 178:	01910000 	orrseq	r0, r1, r0
 17c:	01030000 	mrseq	r0, (UNDEF: 3)
 180:	1c0c0550 	stcne	5, cr0, [ip], {80}	@ 0x50
 184:	03201000 	nopeq	{0}	@ <UNPREDICTABLE>
 188:	0c055101 	stceq	1, cr5, [r5], {1}
 18c:	5a000020 	bpl	214 <rpi_reboot+0x1e8>
 190:	006c0400 	rsbeq	r0, ip, r0, lsl #8
 194:	019b0000 	orrseq	r0, fp, r0
 198:	0f000000 	svceq	0x00000000
 19c:	0000012b 	andeq	r0, r0, fp, lsr #2
 1a0:	18061701 	stmdane	r6, {r0, r8, r9, sl, ip}
 1a4:	14000000 	strne	r0, [r0], #-0
 1a8:	01000000 	mrseq	r0, (UNDEF: 0)
 1ac:	0001c59c 	muleq	r1, ip, r5
 1b0:	01730200 	cmneq	r3, r0, lsl #4
 1b4:	0e180000 	cdpeq	0, 1, cr0, cr8, cr0, {0}
 1b8:	00000032 	andeq	r0, r0, r2, lsr r0
 1bc:	0000004e 	andeq	r0, r0, lr, asr #32
 1c0:	00000048 	andeq	r0, r0, r8, asr #32
 1c4:	000e1000 	andeq	r1, lr, r0
 1c8:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
 1cc:	00002605 	andeq	r2, r0, r5, lsl #12
 1d0:	00000000 	andeq	r0, r0, r0
 1d4:	00001800 	andeq	r1, r0, r0, lsl #16
 1d8:	029c0100 	addseq	r0, ip, #0, 2
 1dc:	00000173 	andeq	r0, r0, r3, ror r1
 1e0:	00320e0f 	eorseq	r0, r2, pc, lsl #28
 1e4:	00680000 	rsbeq	r0, r8, r0
 1e8:	00640000 	rsbeq	r0, r4, r0
 1ec:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <rpi_reboot+0x8fe0>
   4:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  10:	3b01213a 	blcc	48500 <rpi_reboot+0x484d4>
  14:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  18:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
  1c:	00001742 	andeq	r1, r0, r2, asr #14
  20:	02004903 	andeq	r4, r0, #49152	@ 0xc000
  24:	00187e18 	andseq	r7, r8, r8, lsl lr
  28:	00480400 	subeq	r0, r8, r0, lsl #8
  2c:	137f017d 	cmnne	pc, #1073741855	@ 0x4000001f
  30:	05050000 	streq	r0, [r5, #-0]
  34:	00134900 	andseq	r4, r3, r0, lsl #18
  38:	01480600 	cmpeq	r8, r0, lsl #12
  3c:	137f017d 	cmnne	pc, #1073741855	@ 0x4000001f
  40:	00001301 	andeq	r1, r0, r1, lsl #6
  44:	3f012e07 	svccc	0x00012e07
  48:	3a0e0319 	bcc	380cb4 <rpi_reboot+0x380c88>
  4c:	0b3b0221 	bleq	ec08d8 <rpi_reboot+0xec08ac>
  50:	27062139 	smladxcs	r6, r9, r1, r2
  54:	01193c19 	tsteq	r9, r9, lsl ip
  58:	08000013 	stmdaeq	r0, {r0, r1, r4}
  5c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	@ <UNPREDICTABLE>
  60:	213a0e03 	teqcs	sl, r3, lsl #28
  64:	390b3b02 	stmdbcc	fp, {r1, r8, r9, fp, ip, sp}
  68:	19270621 	stmdbne	r7!, {r0, r5, r9, sl}
  6c:	0000193c 	andeq	r1, r0, ip, lsr r9
  70:	25011109 	strcs	r1, [r1, #-265]	@ 0xfffffef7
  74:	030b130e 	movweq	r1, #45838	@ 0xb30e
  78:	550e1b0e 	strpl	r1, [lr, #-2830]	@ 0xfffff4f2
  7c:	10011117 	andne	r1, r1, r7, lsl r1
  80:	0a000017 	beq	e4 <.debug_abbrev+0xe4>
  84:	0b0b0024 	bleq	2c011c <rpi_reboot+0x2c00f0>
  88:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  8c:	260b0000 	strcs	r0, [fp], -r0
  90:	00134900 	andseq	r4, r3, r0, lsl #18
  94:	00160c00 	andseq	r0, r6, r0, lsl #24
  98:	0b3a0e03 	bleq	e838ac <rpi_reboot+0xe83880>
  9c:	0b390b3b 	bleq	e42d90 <rpi_reboot+0xe42d64>
  a0:	00001349 	andeq	r1, r0, r9, asr #6
  a4:	0300340d 	movweq	r3, #1037	@ 0x40d
  a8:	3b0b3a0e 	blcc	2ce8e8 <rpi_reboot+0x2ce8bc>
  ac:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  b0:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
  b4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  b8:	0b3a0e03 	bleq	e838cc <rpi_reboot+0xe838a0>
  bc:	0b390b3b 	bleq	e42db0 <rpi_reboot+0xe42d84>
  c0:	01871927 	orreq	r1, r7, r7, lsr #18
  c4:	12011119 	andne	r1, r1, #1073741830	@ 0x40000006
  c8:	7a184006 	bvc	6100e8 <rpi_reboot+0x6100bc>
  cc:	00130119 	andseq	r0, r3, r9, lsl r1
  d0:	012e0f00 			@ <UNDEFINED> instruction: 0x012e0f00
  d4:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  d8:	0b3b0b3a 	bleq	ec2dc8 <rpi_reboot+0xec2d9c>
  dc:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  e0:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  e4:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
  e8:	00001301 	andeq	r1, r0, r1, lsl #6
  ec:	3f012e10 	svccc	0x00012e10
  f0:	3a0e0319 	bcc	380d5c <rpi_reboot+0x380d30>
  f4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  f8:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  fc:	12011113 	andne	r1, r1, #-1073741820	@ 0xc0000004
 100:	7a184006 	bvc	610120 <rpi_reboot+0x6100f4>
 104:	00000019 	andeq	r0, r0, r9, lsl r0

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000075 	andeq	r0, r0, r5, ror r0
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	4c080001 	stcmi	0, cr0, [r8], {1}
  10:	1c000000 	stcne	0, cr0, [r0], {-0}
  14:	001c0c06 	andseq	r0, ip, r6, lsl #24
  18:	009f2010 	addseq	r2, pc, r0, lsl r0	@ <UNPREDICTABLE>
  1c:	4c080002 	stcmi	0, cr0, [r8], {2}
  20:	1c000000 	stcne	0, cr0, [r0], {-0}
  24:	00240c06 	eoreq	r0, r4, r6, lsl #24
  28:	009f2010 	addseq	r2, pc, r0, lsl r0	@ <UNPREDICTABLE>
  2c:	4c080003 	stcmi	0, cr0, [r8], {3}
  30:	1c000000 	stcne	0, cr0, [r0], {-0}
  34:	47b40805 	ldrmi	r0, [r4, r5, lsl #16]!
  38:	04009f24 	streq	r9, [r0], #-3876	@ 0xfffff0dc
  3c:	004c0800 	subeq	r0, ip, r0, lsl #16
  40:	031c0000 	tsteq	ip, #0
  44:	009f2008 	addseq	r2, pc, r8
  48:	00000002 	andeq	r0, r0, r2
  4c:	18060000 	stmdane	r6, {}	@ <UNPREDICTABLE>
  50:	04000000 	streq	r0, [r0], #-0
  54:	30020400 	andcc	r0, r2, r0, lsl #8
  58:	0804049f 	stmdaeq	r4, {r0, r1, r2, r3, r4, r7, sl}
  5c:	0c045301 	stceq	3, cr5, [r4], {1}
  60:	00530114 	subseq	r0, r3, r4, lsl r1
  64:	00000002 	andeq	r0, r0, r2
  68:	00000006 	andeq	r0, r0, r6
  6c:	04000400 	streq	r0, [r0], #-1024	@ 0xfffffc00
  70:	049f3002 	ldreq	r3, [pc], #2	@ 78 <.debug_loclists+0x78>
  74:	50010804 	andpl	r0, r1, r4, lsl #16
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000080 	andeq	r0, r0, r0, lsl #1
	...

Disassembly of section .debug_rnglists:

00000000 <.debug_rnglists>:
   0:	00000010 	andeq	r0, r0, r0, lsl r0
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	00000007 	andeq	r0, r0, r7
  10:	00018000 	andeq	r8, r1, r0

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000109 	andeq	r0, r0, r9, lsl #2
   4:	00a50003 	adceq	r0, r5, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
  2c:	6a72612f 	bvs	1c984f0 <rpi_reboot+0x1c984c4>
  30:	2f6b6976 	svccs	0x006b6976
  34:	676f7250 			@ <UNDEFINED> instruction: 0x676f7250
  38:	6d6d6172 	stclvs	1, cr6, [sp, #-456]!	@ 0xfffffe38
  3c:	2f676e69 	svccs	0x00676e69
  40:	73632f63 	cmnvc	r3, #396	@ 0x18c
  44:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  48:	7734322d 	ldrvc	r3, [r4, -sp, lsr #4]!
  4c:	2f2f6e69 	svccs	0x002f6e69
  50:	7062696c 	rsbvc	r6, r2, ip, ror #18
  54:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  58:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  5c:	752f0065 	strvc	r0, [pc, #-101]!	@ ffffffff <rpi_reboot+0xffffffd3>
  60:	6c2f7273 	stcvs	2, cr7, [pc], #-460	@ fffffe9c <rpi_reboot+0xfffffe70>
  64:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  68:	612f6363 			@ <UNDEFINED> instruction: 0x612f6363
  6c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  70:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  74:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  78:	2e34312f 	cdpcs	1, 3, cr3, cr4, cr15, {1}
  7c:	2f302e31 	svccs	0x00302e31
  80:	6c636e69 	stclvs	14, cr6, [r3], #-420	@ 0xfffffe5c
  84:	00656475 	rsbeq	r6, r5, r5, ror r4
  88:	62657200 	rsbvs	r7, r5, #0, 4
  8c:	2e746f6f 	cdpcs	15, 7, cr6, cr4, cr15, {3}
  90:	00010063 	andeq	r0, r1, r3, rrx
  94:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  98:	0200682e 	andeq	r6, r0, #3014656	@ 0x2e0000
  9c:	74730000 	ldrbtvc	r0, [r3], #-0
  a0:	746e6964 	strbtvc	r6, [lr], #-2404	@ 0xfffff69c
  a4:	6363672d 	cmnvs	r3, #11796480	@ 0xb40000
  a8:	0300682e 	movweq	r6, #2094	@ 0x82e
  ac:	05000000 	streq	r0, [r0, #-0]
  b0:	02050019 	andeq	r0, r5, #25
  b4:	00000000 	andeq	r0, r0, r0
  b8:	05010d03 	streq	r0, [r1, #-3331]	@ 0xfffff2fd
  bc:	31131305 	tstcc	r3, r5, lsl #6
  c0:	01061305 	tsteq	r6, r5, lsl #6
  c4:	052f0105 	streq	r0, [pc, #-261]!	@ ffffffc7 <rpi_reboot+0xffffff9b>
  c8:	0585061b 	streq	r0, [r5, #1563]	@ 0x61b
  cc:	05141305 	ldreq	r1, [r4, #-773]	@ 0xfffffcfb
  d0:	16052f09 	strne	r2, [r5], -r9, lsl #30
  d4:	0e050106 	cdpeq	1, 0, cr0, cr5, cr6, {0}
  d8:	0605052e 	streq	r0, [r5], -lr, lsr #10
  dc:	0601052f 	streq	r0, [r1], -pc, lsr #10
  e0:	0617052f 	ldreq	r0, [r7], -pc, lsr #10
  e4:	2f050530 	svccs	0x00050530
  e8:	01060805 	tsteq	r6, r5, lsl #16
  ec:	02000705 	andeq	r0, r0, #1310720	@ 0x140000
  f0:	052e0104 	streq	r0, [lr, #-260]!	@ 0xfffffefc
  f4:	2f500605 	svccs	0x00500605
  f8:	13134e2f 	tstne	r3, #752	@ 0x2f0
  fc:	67671513 			@ <UNDEFINED> instruction: 0x67671513
 100:	05010a05 	streq	r0, [r1, #-2565]	@ 0xfffff5fb
 104:	2e6d0309 	cdpcs	3, 6, cr0, cr13, cr9, {0}
 108:	01000c02 	tsteq	r0, r2, lsl #24
 10c:	Address 0x10c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	74610074 	strbtvc	r0, [r1], #-116	@ 0xffffff8c
  10:	6573755f 	ldrbvs	r7, [r3, #-1375]!	@ 0xfffffaa1
  14:	656c5f72 	strbvs	r5, [ip, #-3954]!	@ 0xfffff08e
  18:	006c6576 	rsbeq	r6, ip, r6, ror r5
  1c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  20:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  24:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  28:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
  2c:	5f323374 	svcpl	0x00323374
  30:	65720074 	ldrbvs	r0, [r2, #-116]!	@ 0xffffff8c
  34:	746f6f62 	strbtvc	r6, [pc], #-3938	@ 3c <.debug_str+0x3c>
  38:	6c61635f 	stclvs	3, cr6, [r1], #-380	@ 0xfffffe84
  3c:	74756f6c 	ldrbtvc	r6, [r5], #-3948	@ 0xfffff094
  40:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  44:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  48:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  4c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  50:	5000746e 	andpl	r7, r0, lr, ror #8
  54:	53525f4d 	cmppl	r2, #308	@ 0x134
  58:	575f4354 			@ <UNDEFINED> instruction: 0x575f4354
  5c:	47464352 	smlsldmi	r4, r6, r2, r3
  60:	4c55465f 	mrrcmi	6, 5, r4, r5, cr15
  64:	45525f4c 	ldrbmi	r5, [r2, #-3916]	@ 0xfffff0b4
  68:	00544553 	subseq	r4, r4, r3, asr r5
  6c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  70:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  74:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  78:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  7c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  80:	5000746e 	andpl	r7, r0, lr, ror #8
  84:	44575f4d 	ldrbmi	r5, [r7], #-3917	@ 0xfffff0b3
  88:	4700474f 	strmi	r4, [r0, -pc, asr #14]
  8c:	4320554e 			@ <UNDEFINED> instruction: 0x4320554e
  90:	31203939 			@ <UNDEFINED> instruction: 0x31203939
  94:	2e312e34 	mrccs	14, 1, r2, cr1, cr4, {1}
  98:	6d2d2030 	stcvs	0, cr2, [sp, #-192]!	@ 0xffffff40
  9c:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	@ 0xfffffe74
  a0:	316d7261 	cmncc	sp, r1, ror #4
  a4:	6a363731 	bvs	d8dd70 <rpi_reboot+0xd8dd44>
  a8:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
  ac:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
  b0:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	@ 0xfffffe2c
  b4:	316d7261 	cmncc	sp, r1, ror #4
  b8:	6a363731 	bvs	d8dd84 <rpi_reboot+0xd8dd58>
  bc:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
  c0:	6e6d2d20 	cdpvs	13, 6, cr2, cr13, cr0, {1}
  c4:	6e752d6f 	cdpvs	13, 7, cr2, cr5, cr15, {3}
  c8:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  cc:	2d64656e 	stclcs	5, cr6, [r4, #-440]!	@ 0xfffffe48
  d0:	65636361 	strbvs	r6, [r3, #-865]!	@ 0xfffffc9f
  d4:	2d207373 	stccs	3, cr7, [r0, #-460]!	@ 0xfffffe34
  d8:	3d70746d 	ldclcc	4, cr7, [r0, #-436]!	@ 0xfffffe4c
  dc:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
  e0:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  e4:	74616f6c 	strbtvc	r6, [r1], #-3948	@ 0xfffff094
  e8:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  ec:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
  f0:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
  f4:	206d7261 	rsbcs	r7, sp, r1, ror #4
  f8:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
  fc:	613d6863 	teqvs	sp, r3, ror #16
 100:	36766d72 			@ <UNDEFINED> instruction: 0x36766d72
 104:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 108:	62646767 	rsbvs	r6, r4, #27000832	@ 0x19c0000
 10c:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 110:	74732d20 	ldrbtvc	r2, [r3], #-3360	@ 0xfffff2e0
 114:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 118:	20393975 	eorscs	r3, r9, r5, ror r9
 11c:	7266662d 	rsbvc	r6, r6, #47185920	@ 0x2d00000
 120:	74736565 	ldrbtvc	r6, [r3], #-1381	@ 0xfffffa9b
 124:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 128:	7300676e 	movwvc	r6, #1902	@ 0x76e
 12c:	755f7465 	ldrbvc	r7, [pc, #-1125]	@ fffffccf <rpi_reboot+0xfffffca3>
 130:	5f726573 	svcpl	0x00726573
 134:	6576656c 	ldrbvs	r6, [r6, #-1388]!	@ 0xfffffa94
 138:	5550006c 	ldrbpl	r0, [r0, #-108]	@ 0xffffff94
 13c:	00323354 	eorseq	r3, r2, r4, asr r3
 140:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 144:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 148:	61686320 	cmnvs	r8, r0, lsr #6
 14c:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
 150:	72007261 	andvc	r7, r0, #268435462	@ 0x10000006
 154:	725f6970 	subsvc	r6, pc, #112, 18	@ 0x1c0000
 158:	6f6f6265 	svcvs	0x006f6265
 15c:	4d500074 	ldclmi	0, cr0, [r0, #-464]	@ 0xfffffe30
 160:	5341505f 	movtpl	r5, #4191	@ 0x105f
 164:	524f5753 	subpl	r5, pc, #21757952	@ 0x14c0000
 168:	6f6c0044 	svcvs	0x006c0044
 16c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 170:	6300746e 	movwvs	r7, #1134	@ 0x46e
 174:	00727370 	rsbseq	r7, r2, r0, ror r3
 178:	74726175 	ldrbtvc	r6, [r2], #-373	@ 0xfffffe8b
 17c:	756c665f 	strbvc	r6, [ip, #-1631]!	@ 0xfffff9a1
 180:	745f6873 	ldrbvc	r6, [pc], #-2163	@ 188 <.debug_str+0x188>
 184:	68730078 	ldmdavs	r3!, {r3, r4, r5, r6}^
 188:	2074726f 	rsbscs	r7, r4, pc, ror #4
 18c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 190:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 194:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 198:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 19c:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1a0:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
 1a4:	6c656400 	stclvs	4, cr6, [r5], #-0
 1a8:	6d5f7961 	vldrvs.16	s15, [pc, #-194]	@ ee <.debug_str+0xee>	@ <UNPREDICTABLE>
 1ac:	682f0073 	stmdavs	pc!, {r0, r1, r4, r5, r6}	@ <UNPREDICTABLE>
 1b0:	2f656d6f 	svccs	0x00656d6f
 1b4:	766a7261 	strbtvc	r7, [sl], -r1, ror #4
 1b8:	502f6b69 	eorpl	r6, pc, r9, ror #22
 1bc:	72676f72 	rsbvc	r6, r7, #456	@ 0x1c8
 1c0:	696d6d61 	stmdbvs	sp!, {r0, r5, r6, r8, sl, fp, sp, lr}^
 1c4:	632f676e 			@ <UNDEFINED> instruction: 0x632f676e
 1c8:	3173632f 	cmncc	r3, pc, lsr #6
 1cc:	2d653034 	stclcs	0, cr3, [r5, #-208]!	@ 0xffffff30
 1d0:	69773432 	ldmdbvs	r7!, {r1, r4, r5, sl, ip, sp}^
 1d4:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
 1d8:	00697062 	rsbeq	r7, r9, r2, rrx
 1dc:	72657375 	rsbvc	r7, r5, #-738197503	@ 0xd4000001
 1e0:	76656c5f 			@ <UNDEFINED> instruction: 0x76656c5f
 1e4:	73006c65 	movwvc	r6, #3173	@ 0xc65
 1e8:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
 1ec:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 1f0:	5f4d5000 	svcpl	0x004d5000
 1f4:	43545352 	cmpmi	r4, #1207959553	@ 0x48000001
 1f8:	732f2e00 			@ <UNDEFINED> instruction: 0x732f2e00
 1fc:	66666174 			@ <UNDEFINED> instruction: 0x66666174
 200:	6372732d 	cmnvs	r2, #-1275068416	@ 0xb4000000
 204:	6265722f 	rsbvs	r7, r5, #-268435454	@ 0xf0000002
 208:	2e746f6f 	cdpcs	15, 7, cr6, cr4, cr15, {3}
 20c:	Address 0x20c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000018 	andeq	r0, r0, r8, lsl r0
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	00000018 	andeq	r0, r0, r8, lsl r0
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000014 	andeq	r0, r0, r4, lsl r0
  34:	00000000 	andeq	r0, r0, r0
  38:	0000002c 	andeq	r0, r0, ip, lsr #32
  3c:	00000054 	andeq	r0, r0, r4, asr r0
  40:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  44:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_reboot+0x12cd800>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <rpi_reboot+0x46404>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


rpi-wait.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <rpi_wait>:
   0:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000035 	andeq	r0, r0, r5, lsr r0
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00000001 	andeq	r0, r0, r1
  10:	00a00c00 	adceq	r0, r0, r0, lsl #24
  14:	00c00000 	sbceq	r0, r0, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00040000 	andeq	r0, r4, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	b7020000 	strlt	r0, [r2, -r0]
  28:	01000000 	mrseq	r0, (UNDEF: 0)
  2c:	00000602 	andeq	r0, r0, r2, lsl #12
  30:	00040000 	andeq	r0, r4, r0
  34:	9c010000 	stcls	0, cr0, [r1], {-0}
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	@ 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	@ 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	@ <UNPREDICTABLE>
  18:	0b3a0e03 	bleq	e8382c <rpi_wait+0xe8382c>
  1c:	0b390b3b 	bleq	e42d10 <rpi_wait+0xe42d10>
  20:	01111927 	tsteq	r1, r7, lsr #18
  24:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  28:	0000197a 	andeq	r1, r0, sl, ror r9
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000045 	andeq	r0, r0, r5, asr #32
   4:	002d0003 	eoreq	r0, sp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	00006372 	andeq	r6, r0, r2, ror r3
  28:	2d697072 	stclcs	0, cr7, [r9, #-456]!	@ 0xfffffe38
  2c:	74696177 	strbtvc	r6, [r9], #-375	@ 0xfffffe89
  30:	0100632e 	tsteq	r0, lr, lsr #6
  34:	05000000 	streq	r0, [r0, #-0]
  38:	02050015 	andeq	r0, r5, #21
  3c:	00000000 	andeq	r0, r0, r0
  40:	01170513 	tsteq	r7, r3, lsl r5
  44:	01000202 	tsteq	r0, r2, lsl #4
  48:	Address 0x48 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	20554e47 	subscs	r4, r5, r7, asr #28
   4:	20393943 	eorscs	r3, r9, r3, asr #18
   8:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
   c:	2d20302e 	stccs	0, cr3, [r0, #-184]!	@ 0xffffff48
  10:	7570636d 	ldrbvc	r6, [r0, #-877]!	@ 0xfffffc93
  14:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  18:	36373131 			@ <UNDEFINED> instruction: 0x36373131
  1c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  20:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  24:	656e7574 	strbvs	r7, [lr, #-1396]!	@ 0xfffffa8c
  28:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  2c:	36373131 			@ <UNDEFINED> instruction: 0x36373131
  30:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  34:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  38:	752d6f6e 	strvc	r6, [sp, #-3950]!	@ 0xfffff092
  3c:	696c616e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, sp, lr}^
  40:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  44:	6363612d 	cmnvs	r3, #1073741835	@ 0x4000000b
  48:	20737365 	rsbscs	r7, r3, r5, ror #6
  4c:	70746d2d 	rsbsvc	r6, r4, sp, lsr #26
  50:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
  54:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
  58:	616f6c66 	cmnvs	pc, r6, ror #24
  5c:	62612d74 	rsbvs	r2, r1, #116, 26	@ 0x1d00
  60:	6f733d69 	svcvs	0x00733d69
  64:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
  68:	6d72616d 	ldclvs	1, cr6, [r2, #-436]!	@ 0xfffffe4c
  6c:	616d2d20 	cmnvs	sp, r0, lsr #26
  70:	3d686372 	stclcc	3, cr6, [r8, #-456]!	@ 0xfffffe38
  74:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  78:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
  7c:	6467672d 	strbtvs	r6, [r7], #-1837	@ 0xfffff8d3
  80:	4f2d2062 	svcmi	0x002d2062
  84:	732d2067 			@ <UNDEFINED> instruction: 0x732d2067
  88:	673d6474 			@ <UNDEFINED> instruction: 0x673d6474
  8c:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  90:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
  94:	73656572 	cmnvc	r5, #478150656	@ 0x1c800000
  98:	646e6174 	strbtvs	r6, [lr], #-372	@ 0xfffffe8c
  9c:	00676e69 	rsbeq	r6, r7, r9, ror #28
  a0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	@ 0xfffff0d2
  a4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	@ 0xfffffe7c
  a8:	2f637273 	svccs	0x00637273
  ac:	2d697072 	stclcs	0, cr7, [r9, #-456]!	@ 0xfffffe38
  b0:	74696177 	strbtvc	r6, [r9], #-375	@ 0xfffffe89
  b4:	7200632e 	andvc	r6, r0, #-1207959552	@ 0xb8000000
  b8:	775f6970 			@ <UNDEFINED> instruction: 0x775f6970
  bc:	00746961 	rsbseq	r6, r4, r1, ror #18
  c0:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	@ c <.debug_str+0xc>
  c4:	72612f65 	rsbvc	r2, r1, #404	@ 0x194
  c8:	6b69766a 	blvs	1a5da78 <rpi_wait+0x1a5da78>
  cc:	6f72502f 	svcvs	0x0072502f
  d0:	6d617267 	stclvs	2, cr7, [r1, #-412]!	@ 0xfffffe64
  d4:	676e696d 	strbvs	r6, [lr, -sp, ror #18]!
  d8:	632f632f 			@ <UNDEFINED> instruction: 0x632f632f
  dc:	30343173 	eorscc	r3, r4, r3, ror r1
  e0:	34322d65 	ldrtcc	r2, [r2], #-3429	@ 0xfffff29b
  e4:	2f6e6977 	svccs	0x006e6977
  e8:	7062696c 	rsbvc	r6, r2, ip, ror #18
  ec:	Address 0xec is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000004 	andeq	r0, r0, r4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_wait+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <rpi_wait+0x46430>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


timer.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <timer_get_usec_raw>:
   0:	e92d4010 	push	{r4, lr}
   4:	e59f0004 	ldr	r0, [pc, #4]	@ 10 <timer_get_usec_raw+0x10>
   8:	ebfffffe 	bl	0 <GET32>
   c:	e8bd8010 	pop	{r4, pc}
  10:	20003004 	andcs	r3, r0, r4

00000014 <timer_get_usec>:
  14:	e92d4010 	push	{r4, lr}
  18:	ebfffffe 	bl	0 <dev_barrier>
  1c:	ebfffffe 	bl	0 <timer_get_usec_raw>
  20:	e1a04000 	mov	r4, r0
  24:	ebfffffe 	bl	0 <dev_barrier>
  28:	e1a00004 	mov	r0, r4
  2c:	e8bd8010 	pop	{r4, pc}

00000030 <delay_us>:
  30:	e92d4070 	push	{r4, r5, r6, lr}
  34:	e1a05000 	mov	r5, r0
  38:	ebfffffe 	bl	14 <timer_get_usec>
  3c:	e1a04000 	mov	r4, r0
  40:	ebfffffe 	bl	14 <timer_get_usec>
  44:	e0400004 	sub	r0, r0, r4
  48:	e1500005 	cmp	r0, r5
  4c:	3afffffb 	bcc	40 <delay_us+0x10>
  50:	e8bd8070 	pop	{r4, r5, r6, pc}

00000054 <delay_ms>:
  54:	e92d4010 	push	{r4, lr}
  58:	e0603280 	rsb	r3, r0, r0, lsl #5
  5c:	e0800103 	add	r0, r0, r3, lsl #2
  60:	e1a00180 	lsl	r0, r0, #3
  64:	ebfffffe 	bl	30 <delay_us>
  68:	e8bd8010 	pop	{r4, pc}

0000006c <delay_sec>:
  6c:	e92d4010 	push	{r4, lr}
  70:	e0603280 	rsb	r3, r0, r0, lsl #5
  74:	e0800103 	add	r0, r0, r3, lsl #2
  78:	e1a00180 	lsl	r0, r0, #3
  7c:	ebfffffe 	bl	54 <delay_ms>
  80:	e8bd8010 	pop	{r4, pc}

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000225 	andeq	r0, r0, r5, lsr #4
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00005008 	andeq	r5, r0, r8
  10:	01b00c00 	lslseq	r0, r0, #24
  14:	01600000 	cmneq	r0, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00840000 	addeq	r0, r4, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	08010000 	stmdaeq	r1, {}	@ <UNPREDICTABLE>
  28:	00003907 	andeq	r3, r0, r7, lsl #18
  2c:	07040100 	streq	r0, [r4, -r0, lsl #2]
  30:	0000000e 	andeq	r0, r0, lr
  34:	69050409 	stmdbvs	r5, {r0, r3, sl}
  38:	0100746e 	tsteq	r0, lr, ror #8
  3c:	01540601 	cmpeq	r4, r1, lsl #12
  40:	02010000 	andeq	r0, r1, #0
  44:	0001a605 	andeq	sl, r1, r5, lsl #12
  48:	05040100 	streq	r0, [r4, #-256]	@ 0xffffff00
  4c:	00000129 	andeq	r0, r0, r9, lsr #2
  50:	00050801 	andeq	r0, r5, r1, lsl #16
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	010d0801 	tsteq	sp, r1, lsl #16
  5c:	02010000 	andeq	r0, r1, #0
  60:	00014107 	andeq	r4, r1, r7, lsl #2
  64:	01200a00 			@ <UNDEFINED> instruction: 0x01200a00
  68:	34020000 	strcc	r0, [r2], #-0
  6c:	00007119 	andeq	r7, r0, r9, lsl r1
  70:	07040100 	streq	r0, [r4, -r0, lsl #2]
  74:	00000027 	andeq	r0, r0, r7, lsr #32
  78:	1b080101 	blne	200484 <delay_sec+0x200418>
  7c:	0b000001 	bleq	88 <.debug_info+0x88>
  80:	0000001b 	andeq	r0, r0, fp, lsl r0
  84:	0c068103 	stceq	1, cr8, [r6], {3}
  88:	00000132 	andeq	r0, r0, r2, lsr r1
  8c:	2d0aa503 	stccs	5, cr10, [sl, #-12]
  90:	9d000000 	stcls	0, cr0, [r0, #-0]
  94:	0d000000 	stceq	0, cr0, [r0, #-0]
  98:	0000002d 	andeq	r0, r0, sp, lsr #32
  9c:	01030300 	mrseq	r0, SP_svc
  a0:	6c210000 	stcvs	0, cr0, [r1], #-0
  a4:	18000000 	stmdane	r0, {}	@ <UNPREDICTABLE>
  a8:	01000000 	mrseq	r0, (UNDEF: 0)
  ac:	0000f69c 	muleq	r0, ip, r6
  b0:	65730400 	ldrbvs	r0, [r3, #-1024]!	@ 0xfffffc00
  b4:	19210063 	stmdbne	r1!, {r0, r1, r5, r6}
  b8:	00000065 	andeq	r0, r0, r5, rrx
  bc:	00000010 	andeq	r0, r0, r0, lsl r0
  c0:	0000000c 	andeq	r0, r0, ip
  c4:	00008005 	andeq	r8, r0, r5
  c8:	0000f600 	andeq	pc, r0, r0, lsl #12
  cc:	50010600 	andpl	r0, r1, r0, lsl #12
  d0:	a503a323 	strge	sl, [r3, #-803]	@ 0xfffffcdd
  d4:	2da82600 	stccs	6, cr2, [r8]
  d8:	243500a8 	ldrtcs	r0, [r5], #-168	@ 0xffffff58
  dc:	00a503a3 	adceq	r0, r5, r3, lsr #7
  e0:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
  e4:	24321c00 	ldrtcs	r1, [r2], #-3072	@ 0xfffff400
  e8:	00a503a3 	adceq	r0, r5, r3, lsr #7
  ec:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
  f0:	24332200 	ldrtcs	r2, [r3], #-512	@ 0xfffffe00
  f4:	8e030000 	cdphi	0, 0, cr0, cr3, cr0, {0}
  f8:	1c000001 	stcne	0, cr0, [r0], {1}
  fc:	00000054 	andeq	r0, r0, r4, asr r0
 100:	00000018 	andeq	r0, r0, r8, lsl r0
 104:	014e9c01 	cmpeq	lr, r1, lsl #24
 108:	6d040000 	stcvs	0, cr0, [r4, #-0]
 10c:	181c0073 	ldmdane	ip, {r0, r1, r4, r5, r6}
 110:	00000065 	andeq	r0, r0, r5, rrx
 114:	00000029 	andeq	r0, r0, r9, lsr #32
 118:	00000025 	andeq	r0, r0, r5, lsr #32
 11c:	00006805 	andeq	r6, r0, r5, lsl #16
 120:	00014e00 	andeq	r4, r1, r0, lsl #28
 124:	50010600 	andpl	r0, r1, r0, lsl #12
 128:	a503a323 	strge	sl, [r3, #-803]	@ 0xfffffcdd
 12c:	2da82600 	stccs	6, cr2, [r8]
 130:	243500a8 	ldrtcs	r0, [r5], #-168	@ 0xffffff58
 134:	00a503a3 	adceq	r0, r5, r3, lsr #7
 138:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
 13c:	24321c00 	ldrtcs	r1, [r2], #-3072	@ 0xfffff400
 140:	00a503a3 	adceq	r0, r5, r3, lsr #7
 144:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
 148:	24332200 	ldrtcs	r2, [r3], #-512	@ 0xfffffe00
 14c:	38030000 	stmdacc	r3, {}	@ <UNPREDICTABLE>
 150:	12000001 	andne	r0, r0, #1
 154:	00000030 	andeq	r0, r0, r0, lsr r0
 158:	00000024 	andeq	r0, r0, r4, lsr #32
 15c:	01b79c01 			@ <UNDEFINED> instruction: 0x01b79c01
 160:	75040000 	strvc	r0, [r4, #-0]
 164:	18120073 	ldmdane	r2, {r0, r1, r4, r5, r6}
 168:	00000065 	andeq	r0, r0, r5, rrx
 16c:	00000041 	andeq	r0, r0, r1, asr #32
 170:	0000003d 	andeq	r0, r0, sp, lsr r0
 174:	13007307 	movwne	r7, #775	@ 0x307
 178:	0000650e 	andeq	r6, r0, lr, lsl #10
 17c:	00004e00 	andeq	r4, r0, r0, lsl #28
 180:	00004c00 	andeq	r4, r0, r0, lsl #24
 184:	00400e00 	subeq	r0, r0, r0, lsl #28
 188:	00140000 	andseq	r0, r4, r0
 18c:	01ad0000 			@ <UNDEFINED> instruction: 0x01ad0000
 190:	65070000 	strvs	r0, [r7, #-0]
 194:	65121500 	ldrvs	r1, [r2, #-1280]	@ 0xfffffb00
 198:	56000000 	strpl	r0, [r0], -r0
 19c:	54000000 	strpl	r0, [r0], #-0
 1a0:	02000000 	andeq	r0, r0, #0
 1a4:	00000044 	andeq	r0, r0, r4, asr #32
 1a8:	000001b7 			@ <UNDEFINED> instruction: 0x000001b7
 1ac:	003c0200 	eorseq	r0, ip, r0, lsl #4
 1b0:	01b70000 			@ <UNDEFINED> instruction: 0x01b70000
 1b4:	0f000000 	svceq	0x00000000
 1b8:	00000197 	muleq	r0, r7, r1
 1bc:	650a0b01 	strvs	r0, [sl, #-2817]	@ 0xfffff4ff
 1c0:	14000000 	strne	r0, [r0], #-0
 1c4:	1c000000 	stcne	0, cr0, [r0], {-0}
 1c8:	01000000 	mrseq	r0, (UNDEF: 0)
 1cc:	0001fe9c 	muleq	r1, ip, lr
 1d0:	00750700 	rsbseq	r0, r5, r0, lsl #14
 1d4:	00650e0d 	rsbeq	r0, r5, sp, lsl #28
 1d8:	00600000 	rsbeq	r0, r0, r0
 1dc:	005c0000 	subseq	r0, ip, r0
 1e0:	1c020000 	stcne	0, cr0, [r2], {-0}
 1e4:	7f000000 	svcvc	0x00000000
 1e8:	02000000 	andeq	r0, r0, #0
 1ec:	00000020 	andeq	r0, r0, r0, lsr #32
 1f0:	000001fe 	strdeq	r0, [r0], -lr
 1f4:	00002802 	andeq	r2, r0, r2, lsl #16
 1f8:	00007f00 	andeq	r7, r0, r0, lsl #30
 1fc:	f0100000 			@ <UNDEFINED> instruction: 0xf0100000
 200:	01000000 	mrseq	r0, (UNDEF: 0)
 204:	00650a04 	rsbeq	r0, r5, r4, lsl #20
 208:	00000000 	andeq	r0, r0, r0
 20c:	00140000 	andseq	r0, r4, r0
 210:	9c010000 	stcls	0, cr0, [r1], {-0}
 214:	00000c05 	andeq	r0, r0, r5, lsl #24
 218:	00008700 	andeq	r8, r0, r0, lsl #14
 21c:	50010600 	andpl	r0, r1, r0, lsl #12
 220:	30040c05 	andcc	r0, r4, r5, lsl #24
 224:	00002000 	andeq	r2, r0, r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	0b002401 	bleq	900c <delay_sec+0x8fa0>
   4:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
   8:	0200000e 	andeq	r0, r0, #14
   c:	017d0048 	cmneq	sp, r8, asr #32
  10:	0000137f 	andeq	r1, r0, pc, ror r3
  14:	3f012e03 	svccc	0x00012e03
  18:	3a0e0319 	bcc	380c84 <delay_sec+0x380c18>
  1c:	0b3b0121 	bleq	ec04a8 <delay_sec+0xec043c>
  20:	27062139 	smladxcs	r6, r9, r1, r2
  24:	12011119 	andne	r1, r1, #1073741830	@ 0x40000006
  28:	7a184006 	bvc	610048 <delay_sec+0x60ffdc>
  2c:	00130119 	andseq	r0, r3, r9, lsl r1
  30:	00050400 	andeq	r0, r5, r0, lsl #8
  34:	213a0803 	teqcs	sl, r3, lsl #16
  38:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  3c:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  40:	1742b717 	smlaldne	fp, r2, r7, r7
  44:	48050000 	stmdami	r5, {}	@ <UNPREDICTABLE>
  48:	7f017d01 	svcvc	0x00017d01
  4c:	06000013 			@ <UNDEFINED> instruction: 0x06000013
  50:	18020049 	stmdane	r2, {r0, r3, r6}
  54:	0000187e 	andeq	r1, r0, lr, ror r8
  58:	03003407 	movweq	r3, #1031	@ 0x407
  5c:	01213a08 			@ <UNDEFINED> instruction: 0x01213a08
  60:	0b390b3b 	bleq	e42d54 <delay_sec+0xe42ce8>
  64:	17021349 	strne	r1, [r2, -r9, asr #6]
  68:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
  6c:	01110800 	tsteq	r1, r0, lsl #16
  70:	0b130e25 	bleq	4c390c <delay_sec+0x4c38a0>
  74:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
  78:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  7c:	00001710 	andeq	r1, r0, r0, lsl r7
  80:	0b002409 	bleq	90ac <delay_sec+0x9040>
  84:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
  88:	0a000008 	beq	b0 <.debug_abbrev+0xb0>
  8c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  90:	0b3b0b3a 	bleq	ec2d80 <delay_sec+0xec2d14>
  94:	13490b39 	movtne	r0, #39737	@ 0x9b39
  98:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
  9c:	03193f00 	tsteq	r9, #0, 30
  a0:	3b0b3a0e 	blcc	2ce8e0 <delay_sec+0x2ce874>
  a4:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  a8:	00193c19 	andseq	r3, r9, r9, lsl ip
  ac:	012e0c00 			@ <UNDEFINED> instruction: 0x012e0c00
  b0:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  b4:	0b3b0b3a 	bleq	ec2da4 <delay_sec+0xec2d38>
  b8:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  bc:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
  c0:	00001301 	andeq	r1, r0, r1, lsl #6
  c4:	4900050d 	stmdbmi	r0, {r0, r2, r3, r8, sl}
  c8:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
  cc:	0111010b 	tsteq	r1, fp, lsl #2
  d0:	13010612 	movwne	r0, #5650	@ 0x1612
  d4:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
  d8:	03193f01 	tsteq	r9, #1, 30
  dc:	3b0b3a0e 	blcc	2ce91c <delay_sec+0x2ce8b0>
  e0:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  e4:	11134919 	tstne	r3, r9, lsl r9
  e8:	40061201 	andmi	r1, r6, r1, lsl #4
  ec:	01197a18 	tsteq	r9, r8, lsl sl
  f0:	10000013 	andne	r0, r0, r3, lsl r0
  f4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  f8:	0b3a0e03 	bleq	e8390c <delay_sec+0xe838a0>
  fc:	0b390b3b 	bleq	e42df0 <delay_sec+0xe42d84>
 100:	13491927 	movtne	r1, #39207	@ 0x9927
 104:	06120111 			@ <UNDEFINED> instruction: 0x06120111
 108:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
 10c:	Address 0x10c is out of bounds.


Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000067 	andeq	r0, r0, r7, rrx
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	01786c04 	cmneq	r8, r4, lsl #24
  14:	84780450 	ldrbthi	r0, [r8], #-1104	@ 0xfffffbb0
  18:	03a30a01 			@ <UNDEFINED> instruction: 0x03a30a01
  1c:	a82600a5 	stmdage	r6!, {r0, r2, r5, r7}
  20:	9f00a82d 	svcls	0x0000a82d
  24:	00000000 	andeq	r0, r0, r0
  28:	60540400 	subsvs	r0, r4, r0, lsl #8
  2c:	60045001 	andvs	r5, r4, r1
  30:	03a30a6c 			@ <UNDEFINED> instruction: 0x03a30a6c
  34:	a82600a5 	stmdage	r6!, {r0, r2, r5, r7}
  38:	9f00a82d 	svcls	0x0000a82d
  3c:	00000000 	andeq	r0, r0, r0
  40:	3b300400 	blcc	c01048 <delay_sec+0xc00fdc>
  44:	3b045001 	blcc	114050 <delay_sec+0x113fe4>
  48:	00550154 	subseq	r0, r5, r4, asr r1
  4c:	40040000 	andmi	r0, r4, r0
  50:	00540154 	subseq	r0, r4, r4, asr r1
  54:	44040000 	strmi	r0, [r4], #-0
  58:	00500148 	subseq	r0, r0, r8, asr #2
  5c:	00000000 	andeq	r0, r0, r0
  60:	01272404 			@ <UNDEFINED> instruction: 0x01272404
  64:	30270450 	eorcc	r0, r7, r0, asr r4
  68:	Address 0x68 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000084 	andeq	r0, r0, r4, lsl #1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000011b 	andeq	r0, r0, fp, lsl r1
   4:	00a40003 	adceq	r0, r4, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	2f727375 	svccs	0x00727375
  2c:	2f62696c 	svccs	0x0062696c
  30:	2f636367 	svccs	0x00636367
  34:	2d6d7261 	stclcs	2, cr7, [sp, #-388]!	@ 0xfffffe7c
  38:	656e6f6e 	strbvs	r6, [lr, #-3950]!	@ 0xfffff092
  3c:	6261652d 	rsbvs	r6, r1, #188743680	@ 0xb400000
  40:	34312f69 	ldrtcc	r2, [r1], #-3945	@ 0xfffff097
  44:	302e312e 	eorcc	r3, lr, lr, lsr #2
  48:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  50:	6f682f00 	svcvs	0x00682f00
  54:	612f656d 			@ <UNDEFINED> instruction: 0x612f656d
  58:	69766a72 	ldmdbvs	r6!, {r1, r4, r5, r6, r9, fp, sp, lr}^
  5c:	72502f6b 	subsvc	r2, r0, #428	@ 0x1ac
  60:	6172676f 	cmnvs	r2, pc, ror #14
  64:	6e696d6d 	cdpvs	13, 6, cr6, cr9, cr13, {3}
  68:	2f632f67 	svccs	0x00632f67
  6c:	34317363 	ldrtcc	r7, [r1], #-867	@ 0xfffffc9d
  70:	322d6530 	eorcc	r6, sp, #48, 10	@ 0xc000000
  74:	6e697734 	mcrvs	7, 3, r7, cr9, cr4, {1}
  78:	696c2f2f 	stmdbvs	ip!, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}^
  7c:	2f697062 	svccs	0x00697062
  80:	6c636e69 	stclvs	14, cr6, [r3], #-420	@ 0xfffffe5c
  84:	00656475 	rsbeq	r6, r5, r5, ror r4
  88:	6d697400 	stclvs	4, cr7, [r9, #-0]
  8c:	632e7265 			@ <UNDEFINED> instruction: 0x632e7265
  90:	00000100 	andeq	r0, r0, r0, lsl #2
  94:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
  98:	672d746e 	strvs	r7, [sp, -lr, ror #8]!
  9c:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
  a0:	00000200 	andeq	r0, r0, r0, lsl #4
  a4:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  a8:	00030068 	andeq	r0, r3, r8, rrx
  ac:	23050000 	movwcs	r0, #20480	@ 0x5000
  b0:	00020500 	andeq	r0, r2, r0, lsl #10
  b4:	15000000 	strne	r0, [r0, #-0]
  b8:	052f0505 	streq	r0, [pc, #-1285]!	@ fffffbbb <delay_sec+0xfffffb4f>
  bc:	0501060c 	streq	r0, [r1, #-1548]	@ 0xfffff9f4
  c0:	1f054b01 	svcne	0x00054b01
  c4:	05054f06 	streq	r4, [r5, #-3846]	@ 0xfffff0fa
  c8:	12052f2f 	andne	r2, r5, #47, 30	@ 0xbc
  cc:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
  d0:	052f4b06 	streq	r4, [pc, #-2822]!	@ fffff5d2 <delay_sec+0xfffff566>
  d4:	05130601 	ldreq	r0, [r3, #-1537]	@ 0xfffff9ff
  d8:	064c061c 			@ <UNDEFINED> instruction: 0x064c061c
  dc:	06050501 	streq	r0, [r5], -r1, lsl #10
  e0:	0612054b 	ldreq	r0, [r2], -fp, asr #10
  e4:	05052e01 	streq	r2, [r5, #-3585]	@ 0xfffff1ff
  e8:	09052f06 	stmdbeq	r5, {r1, r2, r8, r9, sl, fp, sp}
  ec:	06160513 			@ <UNDEFINED> instruction: 0x06160513
  f0:	06090501 	streq	r0, [r9], -r1, lsl #10
  f4:	0610052f 	ldreq	r0, [r0], -pc, lsr #10
  f8:	2e0c0501 	cdpcs	5, 0, cr0, cr12, cr1, {0}
  fc:	6c061c05 	stcvs	12, cr1, [r6], {5}
 100:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 104:	4a062f06 	bmi	18bd24 <delay_sec+0x18bcb8>
 108:	054b0105 	strbeq	r0, [fp, #-261]	@ 0xfffffefb
 10c:	0631061e 			@ <UNDEFINED> instruction: 0x0631061e
 110:	06050501 	streq	r0, [r5], -r1, lsl #10
 114:	054a062f 	strbeq	r0, [sl, #-1583]	@ 0xfffff9d1
 118:	02024b01 	andeq	r4, r2, #1024	@ 0x400
 11c:	Address 0x11c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  10:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  14:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  18:	6400746e 	strvs	r7, [r0], #-1134	@ 0xfffffb92
  1c:	625f7665 	subsvs	r7, pc, #105906176	@ 0x6500000
  20:	69727261 	ldmdbvs	r2!, {r0, r5, r6, r9, ip, sp, lr}^
  24:	6c007265 	stcvs	2, cr7, [r0], {101}	@ 0x65
  28:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  2c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  30:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  34:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  38:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  3c:	6f6c2067 	svcvs	0x006c2067
  40:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
  44:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  48:	2064656e 	rsbcs	r6, r4, lr, ror #10
  4c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  50:	20554e47 	subscs	r4, r5, r7, asr #28
  54:	20393943 	eorscs	r3, r9, r3, asr #18
  58:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  5c:	2d20302e 	stccs	0, cr3, [r0, #-184]!	@ 0xffffff48
  60:	7570636d 	ldrbvc	r6, [r0, #-877]!	@ 0xfffffc93
  64:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  68:	36373131 			@ <UNDEFINED> instruction: 0x36373131
  6c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  70:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  74:	656e7574 	strbvs	r7, [lr, #-1396]!	@ 0xfffffa8c
  78:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  7c:	36373131 			@ <UNDEFINED> instruction: 0x36373131
  80:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  84:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
  88:	752d6f6e 	strvc	r6, [sp, #-3950]!	@ 0xfffff092
  8c:	696c616e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, sp, lr}^
  90:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  94:	6363612d 	cmnvs	r3, #1073741835	@ 0x4000000b
  98:	20737365 	rsbscs	r7, r3, r5, ror #6
  9c:	70746d2d 	rsbsvc	r6, r4, sp, lsr #26
  a0:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
  a4:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
  a8:	616f6c66 	cmnvs	pc, r6, ror #24
  ac:	62612d74 	rsbvs	r2, r1, #116, 26	@ 0x1d00
  b0:	6f733d69 	svcvs	0x00733d69
  b4:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
  b8:	6d72616d 	ldclvs	1, cr6, [r2, #-436]!	@ 0xfffffe4c
  bc:	616d2d20 	cmnvs	sp, r0, lsr #26
  c0:	3d686372 	stclcc	3, cr6, [r8, #-456]!	@ 0xfffffe38
  c4:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  c8:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
  cc:	6467672d 	strbtvs	r6, [r7], #-1837	@ 0xfffff8d3
  d0:	4f2d2062 	svcmi	0x002d2062
  d4:	732d2067 			@ <UNDEFINED> instruction: 0x732d2067
  d8:	673d6474 			@ <UNDEFINED> instruction: 0x673d6474
  dc:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  e0:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
  e4:	73656572 	cmnvc	r5, #478150656	@ 0x1c800000
  e8:	646e6174 	strbtvs	r6, [lr], #-372	@ 0xfffffe8c
  ec:	00676e69 	rsbeq	r6, r7, r9, ror #28
  f0:	656d6974 	strbvs	r6, [sp, #-2420]!	@ 0xfffff68c
  f4:	65675f72 	strbvs	r5, [r7, #-3954]!	@ 0xfffff08e
  f8:	73755f74 	cmnvc	r5, #116, 30	@ 0x1d0
  fc:	725f6365 	subsvc	r6, pc, #-1811939327	@ 0x94000001
 100:	64007761 	strvs	r7, [r0], #-1889	@ 0xfffff89f
 104:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
 108:	6365735f 	cmnvs	r5, #2080374785	@ 0x7c000001
 10c:	736e7500 	cmnvc	lr, #0, 10
 110:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 114:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 118:	63007261 	movwvs	r7, #609	@ 0x261
 11c:	00726168 	rsbseq	r6, r2, r8, ror #2
 120:	746e6975 	strbtvc	r6, [lr], #-2421	@ 0xfffff68b
 124:	745f3233 	ldrbvc	r3, [pc], #-563	@ 12c <.debug_str+0x12c>
 128:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 12c:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 130:	45470074 	strbmi	r0, [r7, #-116]	@ 0xffffff8c
 134:	00323354 	eorseq	r3, r2, r4, asr r3
 138:	616c6564 	cmnvs	ip, r4, ror #10
 13c:	73755f79 	cmnvc	r5, #484	@ 0x1e4
 140:	6f687300 	svcvs	0x00687300
 144:	75207472 	strvc	r7, [r0, #-1138]!	@ 0xfffffb8e
 148:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 14c:	2064656e 	rsbcs	r6, r4, lr, ror #10
 150:	00746e69 	rsbseq	r6, r4, r9, ror #28
 154:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 158:	63206465 			@ <UNDEFINED> instruction: 0x63206465
 15c:	00726168 	rsbseq	r6, r2, r8, ror #2
 160:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	@ ac <.debug_str+0xac>
 164:	72612f65 	rsbvc	r2, r1, #404	@ 0x194
 168:	6b69766a 	blvs	1a5db18 <delay_sec+0x1a5daac>
 16c:	6f72502f 	svcvs	0x0072502f
 170:	6d617267 	stclvs	2, cr7, [r1, #-412]!	@ 0xfffffe64
 174:	676e696d 	strbvs	r6, [lr, -sp, ror #18]!
 178:	632f632f 			@ <UNDEFINED> instruction: 0x632f632f
 17c:	30343173 	eorscc	r3, r4, r3, ror r1
 180:	34322d65 	ldrtcc	r2, [r2], #-3429	@ 0xfffff29b
 184:	2f6e6977 	svccs	0x006e6977
 188:	7062696c 	rsbvc	r6, r2, ip, ror #18
 18c:	65640069 	strbvs	r0, [r4, #-105]!	@ 0xffffff97
 190:	5f79616c 	svcpl	0x0079616c
 194:	7400736d 	strvc	r7, [r0], #-877	@ 0xfffffc93
 198:	72656d69 	rsbvc	r6, r5, #6720	@ 0x1a40
 19c:	7465675f 	strbtvc	r6, [r5], #-1887	@ 0xfffff8a1
 1a0:	6573755f 	ldrbvs	r7, [r3, #-1375]!	@ 0xfffffaa1
 1a4:	68730063 	ldmdavs	r3!, {r0, r1, r5, r6}^
 1a8:	2074726f 	rsbscs	r7, r4, pc, ror #4
 1ac:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1b0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	@ 0xfffff0d2
 1b4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	@ 0xfffffe7c
 1b8:	2f637273 	svccs	0x00637273
 1bc:	656d6974 	strbvs	r6, [sp, #-2420]!	@ 0xfffff68c
 1c0:	00632e72 	rsbeq	r2, r3, r2, ror lr

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
  20:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28
  28:	00000014 	andeq	r0, r0, r4, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000014 	andeq	r0, r0, r4, lsl r0
  34:	0000001c 	andeq	r0, r0, ip, lsl r0
  38:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  3c:	00018e02 	andeq	r8, r1, r2, lsl #28
  40:	00000018 	andeq	r0, r0, r8, lsl r0
  44:	00000000 	andeq	r0, r0, r0
  48:	00000030 	andeq	r0, r0, r0, lsr r0
  4c:	00000024 	andeq	r0, r0, r4, lsr #32
  50:	84100e42 	ldrhi	r0, [r0], #-3650	@ 0xfffff1be
  54:	86038504 	strhi	r8, [r3], -r4, lsl #10
  58:	00018e02 	andeq	r8, r1, r2, lsl #28
  5c:	00000014 	andeq	r0, r0, r4, lsl r0
  60:	00000000 	andeq	r0, r0, r0
  64:	00000054 	andeq	r0, r0, r4, asr r0
  68:	00000018 	andeq	r0, r0, r8, lsl r0
  6c:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  70:	00018e02 	andeq	r8, r1, r2, lsl #28
  74:	00000014 	andeq	r0, r0, r4, lsl r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	0000006c 	andeq	r0, r0, ip, rrx
  80:	00000018 	andeq	r0, r0, r8, lsl r0
  84:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  88:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <delay_sec+0x12cd7c0>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <delay_sec+0x463c4>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


timer-interrupt:     file format elf32-littlearm


Disassembly of section .text:

00000000 <timer_check_offsets>:
   0:	e92d4010 	push	{r4, lr}
   4:	e59f0004 	ldr	r0, [pc, #4]	@ 10 <timer_check_offsets+0x10>
   8:	ebfffffe 	bl	0 <printk>
   c:	e8bd8010 	pop	{r4, pc}
  10:	00000000 	andeq	r0, r0, r0

00000014 <timer_interrupt_init>:
  14:	e92d4010 	push	{r4, lr}
  18:	e1a04000 	mov	r4, r0
  1c:	ebfffff7 	bl	0 <timer_check_offsets>
  20:	ebfffffe 	bl	0 <dev_barrier>
  24:	e3a01001 	mov	r1, #1
  28:	e59f0020 	ldr	r0, [pc, #32]	@ 50 <timer_interrupt_init+0x3c>
  2c:	ebfffffe 	bl	0 <PUT32>
  30:	ebfffffe 	bl	0 <dev_barrier>
  34:	e1a01004 	mov	r1, r4
  38:	e59f0014 	ldr	r0, [pc, #20]	@ 54 <timer_interrupt_init+0x40>
  3c:	ebfffffe 	bl	0 <PUT32>
  40:	e3a010a2 	mov	r1, #162	@ 0xa2
  44:	e59f000c 	ldr	r0, [pc, #12]	@ 58 <timer_interrupt_init+0x44>
  48:	ebfffffe 	bl	0 <PUT32>
  4c:	e8bd8010 	pop	{r4, pc}
  50:	2000b218 	andcs	fp, r0, r8, lsl r2
  54:	2000b400 	andcs	fp, r0, r0, lsl #8
  58:	2000b408 	andcs	fp, r0, r8, lsl #8

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	7366666f 	cmnvc	r6, #116391936	@ 0x6f00000
   4:	20737465 	rsbscs	r7, r3, r5, ror #8
   8:	63656863 	cmnvs	r5, #6488064	@ 0x630000
   c:	2064656b 	rsbcs	r6, r4, fp, ror #10
  10:	2174756f 	cmncs	r4, pc, ror #10
  14:	Address 0x14 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000004fb 	strdeq	r0, [r0], -fp
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00011714 	andeq	r1, r1, r4, lsl r7
  10:	00a50c00 	adceq	r0, r5, r0, lsl #24
  14:	00c30000 	sbceq	r0, r3, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	005c0000 	subseq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	04150000 	ldreq	r0, [r5], #-0
  28:	746e6905 	strbtvc	r6, [lr], #-2309	@ 0xfffff6fb
  2c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  30:	00000295 	muleq	r0, r5, r2
  34:	80060103 	andhi	r0, r6, r3, lsl #2
  38:	03000003 	movweq	r0, #3
  3c:	03240502 			@ <UNDEFINED> instruction: 0x03240502
  40:	04030000 	streq	r0, [r3], #-0
  44:	00035905 	andeq	r5, r3, r5, lsl #18
  48:	05080300 	streq	r0, [r8, #-768]	@ 0xfffffd00
  4c:	00000311 	andeq	r0, r0, r1, lsl r3
  50:	b7080103 	strlt	r0, [r8, -r3, lsl #2]
  54:	03000001 	movweq	r0, #1
  58:	02090702 	andeq	r0, r9, #524288	@ 0x80000
  5c:	500e0000 	andpl	r0, lr, r0
  60:	03000003 	movweq	r0, #3
  64:	006a1934 	rsbeq	r1, sl, r4, lsr r9
  68:	04030000 	streq	r0, [r3], #-0
  6c:	0001f707 	andeq	pc, r1, r7, lsl #14
  70:	07080300 	streq	r0, [r8, -r0, lsl #6]
  74:	000002ca 	andeq	r0, r0, sl, asr #5
  78:	1f080103 	svcne	0x00080103
  7c:	0f000003 	svceq	0x00000003
  80:	00000078 	andeq	r0, r0, r8, ror r0
  84:	007f0416 	rsbseq	r0, pc, r6, lsl r4	@ <UNPREDICTABLE>
  88:	04170000 	ldreq	r0, [r7], #-0
  8c:	dc091e02 	stcle	14, cr1, [r9], {2}
  90:	05000000 	streq	r0, [r0, #-0]
  94:	0000022e 	andeq	r0, r0, lr, lsr #4
  98:	00005e21 	andeq	r5, r0, r1, lsr #28
  9c:	05010100 	streq	r0, [r1, #-256]	@ 0xffffff00
  a0:	000000f1 	strdeq	r0, [r0], -r1
  a4:	00005e22 	andeq	r5, r0, r2, lsr #28
  a8:	05020200 	streq	r0, [r2, #-512]	@ 0xfffffe00
  ac:	0000025b 	andeq	r0, r0, fp, asr r2
  b0:	00005e27 	andeq	r5, r0, r7, lsr #28
  b4:	05050100 	streq	r0, [r5, #-256]	@ 0xffffff00
  b8:	00000000 	andeq	r0, r0, r0
  bc:	00005e29 	andeq	r5, r0, r9, lsr #28
  c0:	05070100 	streq	r0, [r7, #-256]	@ 0xffffff00
  c4:	000002ef 	andeq	r0, r0, pc, ror #5
  c8:	00005e2b 	andeq	r5, r0, fp, lsr #28
  cc:	05090100 	streq	r0, [r9, #-256]	@ 0xffffff00
  d0:	0000033e 	andeq	r0, r0, lr, lsr r3
  d4:	00005e2d 	andeq	r5, r0, sp, lsr #28
  d8:	00100700 	andseq	r0, r0, r0, lsl #14
  dc:	00007c0e 	andeq	r7, r0, lr, lsl #24
  e0:	032f0200 			@ <UNDEFINED> instruction: 0x032f0200
  e4:	0000008a 	andeq	r0, r0, sl, lsl #1
  e8:	00002d10 	andeq	r2, r0, r0, lsl sp
  ec:	0e330200 	cdpeq	2, 3, cr0, cr3, cr0, {0}
  f0:	0000014f 	andeq	r0, r0, pc, asr #2
  f4:	00024c01 	andeq	r4, r2, r1, lsl #24
  f8:	00b40000 	adcseq	r0, r4, r0
  fc:	038c0120 	orreq	r0, ip, #32, 2
 100:	b4000000 	strlt	r0, [r0], #-0
 104:	85012000 	strhi	r2, [r1, #-0]
 108:	04000002 	streq	r0, [r0], #-2
 10c:	012000b4 	strheq	r0, [r0, -r4]!
 110:	000002ff 	strdeq	r0, [r0], -pc	@ <UNPREDICTABLE>
 114:	2000b408 	andcs	fp, r0, r8, lsl #8
 118:	0002b701 	andeq	fp, r2, r1, lsl #14
 11c:	00b40c00 	adcseq	r0, r4, r0, lsl #24
 120:	02670120 	rsbeq	r0, r7, #32, 2
 124:	b4100000 	ldrlt	r0, [r0], #-0
 128:	91012000 	mrsls	r2, (UNDEF: 1)
 12c:	14000000 	strne	r0, [r0], #-0
 130:	012000b4 	strheq	r0, [r0, -r4]!
 134:	0000039b 	muleq	r0, fp, r3
 138:	2000b418 	andcs	fp, r0, r8, lsl r4
 13c:	00002801 	andeq	r2, r0, r1, lsl #16
 140:	00b41c00 	adcseq	r1, r4, r0, lsl #24
 144:	01da0120 	bicseq	r0, sl, r0, lsr #2
 148:	b4200000 	strtlt	r0, [r0], #-0
 14c:	10002000 	andne	r2, r0, r0
 150:	0000002d 	andeq	r0, r0, sp, lsr #32
 154:	bf061404 	svclt	0x00061404
 158:	01000001 	tsteq	r0, r1
 15c:	00000335 	andeq	r0, r0, r5, lsr r3
 160:	2000b200 	andcs	fp, r0, r0, lsl #4
 164:	00006a01 	andeq	r6, r0, r1, lsl #20
 168:	00b20000 	adcseq	r0, r2, r0
 16c:	03ac0120 			@ <UNDEFINED> instruction: 0x03ac0120
 170:	b2040000 	andlt	r0, r4, #0
 174:	e1012000 	mrs	r2, (UNDEF: 1)
 178:	08000002 	stmdaeq	r0, {r1}
 17c:	012000b2 	strheq	r0, [r0, -r2]!
 180:	00000058 	andeq	r0, r0, r8, asr r0
 184:	2000b20c 	andcs	fp, r0, ip, lsl #4
 188:	0000fb01 	andeq	pc, r0, r1, lsl #22
 18c:	00b21000 	adcseq	r1, r2, r0
 190:	01090120 	tsteq	r9, r0, lsr #2
 194:	b2140000 	andslt	r0, r4, #0
 198:	1c012000 	stcne	0, cr2, [r1], {-0}
 19c:	18000002 	stmdane	r0, {r1}
 1a0:	012000b2 	strheq	r0, [r0, -r2]!
 1a4:	00000362 	andeq	r0, r0, r2, ror #6
 1a8:	2000b21c 	andcs	fp, r0, ip, lsl r2
 1ac:	00037101 	andeq	r7, r3, r1, lsl #2
 1b0:	00b22000 	adcseq	r2, r2, r0
 1b4:	003d0120 	eorseq	r0, sp, r0, lsr #2
 1b8:	b2240000 	eorlt	r0, r4, #0
 1bc:	18002000 	stmdane	r0, {sp}
 1c0:	000001cd 	andeq	r0, r0, sp, asr #3
 1c4:	19067305 	stmdbne	r6, {r0, r2, r8, r9, ip, sp, lr}
 1c8:	0000032e 	andeq	r0, r0, lr, lsr #6
 1cc:	26052e05 	strcs	r2, [r5], -r5, lsl #28
 1d0:	de000000 	cdple	0, 0, cr0, cr0, cr0, {0}
 1d4:	0b000001 	bleq	1e0 <.debug_info+0x1e0>
 1d8:	00000084 	andeq	r0, r0, r4, lsl #1
 1dc:	641b001a 	ldrvs	r0, [fp], #-26	@ 0xffffffe6
 1e0:	05000000 	streq	r0, [r0, #-0]
 1e4:	01f506a1 	mvnseq	r0, r1, lsr #13
 1e8:	2d0b0000 	stccs	0, cr0, [fp, #-0]
 1ec:	0b000000 	bleq	1f4 <.debug_info+0x1f4>
 1f0:	0000002d 	andeq	r0, r0, sp, lsr #32
 1f4:	02401c00 	subeq	r1, r0, #0, 24
 1f8:	81050000 	mrshi	r0, (UNDEF: 5)
 1fc:	00141d06 	andseq	r1, r4, r6, lsl #26
 200:	44010000 	strmi	r0, [r1], #-0
 204:	0000000d 	andeq	r0, r0, sp
 208:	00001400 	andeq	r1, r0, r0, lsl #8
 20c:	559c0100 	ldrpl	r0, [ip, #256]	@ 0x100
 210:	1e000004 	cdpne	0, 0, cr0, cr0, cr4, {0}
 214:	00000278 	andeq	r0, r0, r8, ror r2
 218:	00000465 	andeq	r0, r0, r5, ror #8
 21c:	00000014 	andeq	r0, r0, r4, lsl r0
 220:	00000406 	andeq	r0, r0, r6, lsl #8
 224:	00000000 	andeq	r0, r0, r0
 228:	00025e00 	andeq	r5, r2, r0, lsl #28
 22c:	00780700 	rsbseq	r0, r8, r0, lsl #14
 230:	00025e48 	andeq	r5, r2, r8, asr #28
 234:	78650c00 	stmdavc	r5!, {sl, fp}^
 238:	5e480070 	mcrpl	0, 2, r0, cr8, cr0, {3}
 23c:	02000000 	andeq	r0, r0, #0
 240:	00000e08 	andeq	r0, r0, r8, lsl #28
 244:	005e4800 	subseq	r4, lr, r0, lsl #16
 248:	091f0000 	ldmdbeq	pc, {}	@ <UNPREDICTABLE>
 24c:	00000050 	andeq	r0, r0, r0, asr r0
 250:	00005e48 	andeq	r5, r0, r8, asr #28
 254:	00001000 	andeq	r1, r0, r0
 258:	00000c00 	andeq	r0, r0, r0, lsl #24
 25c:	5f0a0000 	svcpl	0x000a0000
 260:	78480075 	stmdavc	r8, {r0, r2, r4, r5, r6}^
 264:	02000002 	andeq	r0, r0, #2
 268:	dc480073 	mcrrle	0, 7, r0, r8, cr3
 26c:	02000000 	andeq	r0, r0, #0
 270:	5e480075 	mcrpl	0, 2, r0, cr8, cr5, {3}
 274:	00000000 	andeq	r0, r0, r0
 278:	00000406 	andeq	r0, r0, r6, lsl #8
 27c:	00000000 	andeq	r0, r0, r0
 280:	0002bd00 	andeq	fp, r2, r0, lsl #26
 284:	00780700 	rsbseq	r0, r8, r0, lsl #14
 288:	0002bd49 	andeq	fp, r2, r9, asr #26
 28c:	78651100 	stmdavc	r5!, {r8, ip}^
 290:	5e490070 	mcrpl	0, 2, r0, cr9, cr0, {3}
 294:	24000000 	strcs	r0, [r0], #-0
 298:	20000000 	andcs	r0, r0, r0
 29c:	08000000 	stmdaeq	r0, {}	@ <UNPREDICTABLE>
 2a0:	0000000e 	andeq	r0, r0, lr
 2a4:	00005e49 	andeq	r5, r0, r9, asr #28
 2a8:	50091e00 	andpl	r1, r9, r0, lsl #28
 2ac:	49000000 	stmdbmi	r0, {}	@ <UNPREDICTABLE>
 2b0:	0000005e 	andeq	r0, r0, lr, asr r0
 2b4:	00000035 	andeq	r0, r0, r5, lsr r0
 2b8:	00000031 	andeq	r0, r0, r1, lsr r0
 2bc:	755f0a00 	ldrbvc	r0, [pc, #-2560]	@ fffff8c4 <timer_interrupt_init+0xfffff8b0>
 2c0:	02d74900 	sbcseq	r4, r7, #0, 18
 2c4:	73020000 	movwvc	r0, #8192	@ 0x2000
 2c8:	00dc4900 	sbcseq	r4, ip, r0, lsl #18
 2cc:	75020000 	strvc	r0, [r2, #-0]
 2d0:	005e4900 	subseq	r4, lr, r0, lsl #18
 2d4:	06000000 	streq	r0, [r0], -r0
 2d8:	00000004 	andeq	r0, r0, r4
 2dc:	00000000 	andeq	r0, r0, r0
 2e0:	00000315 	andeq	r0, r0, r5, lsl r3
 2e4:	4a007807 	bmi	1e308 <timer_interrupt_init+0x1e2f4>
 2e8:	00000315 	andeq	r0, r0, r5, lsl r3
 2ec:	7078650c 	rsbsvc	r6, r8, ip, lsl #10
 2f0:	005e4a00 	subseq	r4, lr, r0, lsl #20
 2f4:	08200000 	stmdaeq	r0!, {}	@ <UNPREDICTABLE>
 2f8:	0000000e 	andeq	r0, r0, lr
 2fc:	00005e4a 	andeq	r5, r0, sl, asr #28
 300:	50091f00 	andpl	r1, r9, r0, lsl #30
 304:	4a000000 	bmi	30c <.debug_info+0x30c>
 308:	0000005e 	andeq	r0, r0, lr, asr r0
 30c:	00000049 	andeq	r0, r0, r9, asr #32
 310:	00000045 	andeq	r0, r0, r5, asr #32
 314:	755f0a00 	ldrbvc	r0, [pc, #-2560]	@ fffff91c <timer_interrupt_init+0xfffff908>
 318:	032f4a00 			@ <UNDEFINED> instruction: 0x032f4a00
 31c:	73020000 	movwvc	r0, #8192	@ 0x2000
 320:	00dc4a00 	sbcseq	r4, ip, r0, lsl #20
 324:	75020000 	strvc	r0, [r2, #-0]
 328:	005e4a00 	subseq	r4, lr, r0, lsl #20
 32c:	06000000 	streq	r0, [r0], -r0
 330:	00000004 	andeq	r0, r0, r4
 334:	00000000 	andeq	r0, r0, r0
 338:	0000036d 	andeq	r0, r0, sp, ror #6
 33c:	4b007807 	blmi	1e360 <timer_interrupt_init+0x1e34c>
 340:	0000036d 	andeq	r0, r0, sp, ror #6
 344:	7078650c 	rsbsvc	r6, r8, ip, lsl #10
 348:	005e4b00 	subseq	r4, lr, r0, lsl #22
 34c:	08800000 	stmeq	r0, {}	@ <UNPREDICTABLE>
 350:	0000000e 	andeq	r0, r0, lr
 354:	00005e4b 	andeq	r5, r0, fp, asr #28
 358:	50091f00 	andpl	r1, r9, r0, lsl #30
 35c:	4b000000 	blmi	364 <.debug_info+0x364>
 360:	0000005e 	andeq	r0, r0, lr, asr r0
 364:	0000005d 	andeq	r0, r0, sp, asr r0
 368:	00000059 	andeq	r0, r0, r9, asr r0
 36c:	755f0a00 	ldrbvc	r0, [pc, #-2560]	@ fffff974 <timer_interrupt_init+0xfffff960>
 370:	03874b00 	orreq	r4, r7, #0, 22
 374:	73020000 	movwvc	r0, #8192	@ 0x2000
 378:	00dc4b00 	sbcseq	r4, ip, r0, lsl #22
 37c:	75020000 	strvc	r0, [r2, #-0]
 380:	005e4b00 	subseq	r4, lr, r0, lsl #22
 384:	06000000 	streq	r0, [r0], -r0
 388:	00000004 	andeq	r0, r0, r4
 38c:	00000000 	andeq	r0, r0, r0
 390:	000003c8 	andeq	r0, r0, r8, asr #7
 394:	4c007807 	stcmi	8, cr7, [r0], {7}
 398:	000003c8 	andeq	r0, r0, r8, asr #7
 39c:	7078651f 	rsbsvc	r6, r8, pc, lsl r5
 3a0:	054c0100 	strbeq	r0, [ip, #-256]	@ 0xffffff00
 3a4:	0000005e 	andeq	r0, r0, lr, asr r0
 3a8:	0e080200 	cdpeq	2, 0, cr0, cr8, cr0, {0}
 3ac:	4c000000 	stcmi	0, cr0, [r0], {-0}
 3b0:	0000005e 	andeq	r0, r0, lr, asr r0
 3b4:	0050091f 	subseq	r0, r0, pc, lsl r9
 3b8:	5e4c0000 	cdppl	0, 4, cr0, cr12, cr0, {0}
 3bc:	71000000 	mrsvc	r0, (UNDEF: 0)
 3c0:	6d000000 	stcvs	0, cr0, [r0, #-0]
 3c4:	00000000 	andeq	r0, r0, r0
 3c8:	00755f0a 	rsbseq	r5, r5, sl, lsl #30
 3cc:	0003e24c 	andeq	lr, r3, ip, asr #4
 3d0:	00730200 	rsbseq	r0, r3, r0, lsl #4
 3d4:	0000dc4c 	andeq	sp, r0, ip, asr #24
 3d8:	00750200 	rsbseq	r0, r5, r0, lsl #4
 3dc:	00005e4c 	andeq	r5, r0, ip, asr #28
 3e0:	04060000 	streq	r0, [r6], #-0
 3e4:	00000000 	andeq	r0, r0, r0
 3e8:	27000000 	strcs	r0, [r0, -r0]
 3ec:	07000004 	streq	r0, [r0, -r4]
 3f0:	274d0078 	smlsldxcs	r0, sp, r8, r0
 3f4:	11000004 	tstne	r0, r4
 3f8:	00707865 	rsbseq	r7, r0, r5, ror #16
 3fc:	00005e4d 	andeq	r5, r0, sp, asr #28
 400:	00008500 	andeq	r8, r0, r0, lsl #10
 404:	00008100 	andeq	r8, r0, r0, lsl #2
 408:	000e0800 	andeq	r0, lr, r0, lsl #16
 40c:	5e4d0000 	cdppl	0, 4, cr0, cr13, cr0, {0}
 410:	19000000 	stmdbne	r0, {}	@ <UNPREDICTABLE>
 414:	00005009 	andeq	r5, r0, r9
 418:	005e4d00 	subseq	r4, lr, r0, lsl #26
 41c:	009b0000 	addseq	r0, fp, r0
 420:	00970000 	addseq	r0, r7, r0
 424:	0a000000 	beq	42c <.debug_info+0x42c>
 428:	4d00755f 	stcmi	5, cr7, [r0, #-380]	@ 0xfffffe84
 42c:	00000441 	andeq	r0, r0, r1, asr #8
 430:	4d007302 	stcmi	3, cr7, [r0, #-8]
 434:	000000dc 	ldrdeq	r0, [r0], -ip
 438:	4d007502 	stcmi	5, cr7, [r0, #-8]
 43c:	0000005e 	andeq	r0, r0, lr, asr r0
 440:	000c1200 	andeq	r1, ip, r0, lsl #4
 444:	01c70000 	biceq	r0, r7, r0
 448:	01040000 	mrseq	r0, (UNDEF: 4)
 44c:	00030550 	andeq	r0, r3, r0, asr r5
 450:	00000000 	andeq	r0, r0, r0
 454:	007f2000 	rsbseq	r2, pc, r0
 458:	04650000 	strbteq	r0, [r5], #-0
 45c:	2d210000 	stccs	0, cr0, [r1, #-0]
 460:	13000000 	movwne	r0, #0
 464:	04550f00 	ldrbeq	r0, [r5], #-3840	@ 0xfffff100
 468:	a2220000 	eorge	r0, r2, #0
 46c:	01000002 	tsteq	r0, r2
 470:	00140611 	andseq	r0, r4, r1, lsl r6
 474:	00480000 	subeq	r0, r8, r0
 478:	9c010000 	stcls	0, cr0, [r1], {-0}
 47c:	0001c523 	andeq	ip, r1, r3, lsr #10
 480:	24110100 	ldrcs	r0, [r1], #-256	@ 0xffffff00
 484:	0000002d 	andeq	r0, r0, sp, lsr #32
 488:	000000b0 	strheq	r0, [r0], -r0	@ <UNPREDICTABLE>
 48c:	000000ac 	andeq	r0, r0, ip, lsr #1
 490:	0000200d 	andeq	r2, r0, sp
 494:	0001fd00 	andeq	pc, r1, r0, lsl #26
 498:	00240d00 	eoreq	r0, r4, r0, lsl #26
 49c:	01f50000 	mvnseq	r0, r0
 4a0:	30130000 	andscc	r0, r3, r0
 4a4:	de000000 	cdple	0, 0, cr0, cr0, cr0, {0}
 4a8:	be000001 	cdplt	0, 0, cr0, cr0, cr1, {0}
 4ac:	04000004 	streq	r0, [r0], #-4
 4b0:	0c055001 	stceq	0, cr5, [r5], {1}
 4b4:	2000b218 	andcs	fp, r0, r8, lsl r2
 4b8:	01510104 	cmpeq	r1, r4, lsl #2
 4bc:	340d0031 	strcc	r0, [sp], #-49	@ 0xffffffcf
 4c0:	f5000000 			@ <UNDEFINED> instruction: 0xf5000000
 4c4:	13000001 	movwne	r0, #1
 4c8:	00000040 	andeq	r0, r0, r0, asr #32
 4cc:	000001de 	ldrdeq	r0, [r0], -lr
 4d0:	000004e4 	andeq	r0, r0, r4, ror #9
 4d4:	05500104 	ldrbeq	r0, [r0, #-260]	@ 0xfffffefc
 4d8:	00b4000c 	adcseq	r0, r4, ip
 4dc:	51010420 	tstpl	r1, r0, lsr #8
 4e0:	00007402 	andeq	r7, r0, r2, lsl #8
 4e4:	00004c12 	andeq	r4, r0, r2, lsl ip
 4e8:	0001de00 	andeq	sp, r1, r0, lsl #28
 4ec:	50010400 	andpl	r0, r1, r0, lsl #8
 4f0:	b4080c05 	strlt	r0, [r8], #-3077	@ 0xfffff3fb
 4f4:	01042000 	mrseq	r2, (UNDEF: 4)
 4f8:	a2080251 	andge	r0, r8, #268435461	@ 0x10000005
 4fc:	Address 0x4fc is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	03002801 	movweq	r2, #2049	@ 0x801
   4:	00061c0e 	andeq	r1, r6, lr, lsl #24
   8:	000d0200 	andeq	r0, sp, r0, lsl #4
   c:	213a0803 	teqcs	sl, r3, lsl #16
  10:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  14:	13490521 	movtne	r0, #38177	@ 0x9521
  18:	24030000 	strcs	r0, [r3], #-0
  1c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  20:	000e030b 	andeq	r0, lr, fp, lsl #6
  24:	00490400 	subeq	r0, r9, r0, lsl #8
  28:	187e1802 	ldmdane	lr!, {r1, fp, ip}^
  2c:	0d050000 	stceq	0, cr0, [r5, #-0]
  30:	3a0e0300 	bcc	380c38 <timer_interrupt_init+0x380c24>
  34:	0b3b0221 	bleq	ec08c0 <timer_interrupt_init+0xec08ac>
  38:	490f2139 	stmdbmi	pc, {r0, r3, r4, r5, r8, sp}	@ <UNPREDICTABLE>
  3c:	6b0b0d13 	blvs	2c3490 <timer_interrupt_init+0x2c347c>
  40:	0600000b 	streq	r0, [r0], -fp
  44:	0111010b 	tsteq	r1, fp, lsl #2
  48:	13010612 	movwne	r0, #5650	@ 0x1612
  4c:	34070000 	strcc	r0, [r7], #-0
  50:	3a080300 	bcc	200c58 <timer_interrupt_init+0x200c44>
  54:	0b3b0121 	bleq	ec04e0 <timer_interrupt_init+0xec04cc>
  58:	49052139 	stmdbmi	r5, {r0, r3, r4, r5, r8, sp}
  5c:	08000013 	stmdaeq	r0, {r0, r1, r4}
  60:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  64:	3b01213a 	blcc	48554 <timer_interrupt_init+0x48540>
  68:	0521390b 	streq	r3, [r1, #-2315]!	@ 0xfffff6f5
  6c:	0b1c1349 	bleq	704d98 <timer_interrupt_init+0x704d84>
  70:	34090000 	strcc	r0, [r9], #-0
  74:	3a0e0300 	bcc	380c7c <timer_interrupt_init+0x380c68>
  78:	0b3b0121 	bleq	ec0504 <timer_interrupt_init+0xec04f0>
  7c:	49052139 	stmdbmi	r5, {r0, r3, r4, r5, r8, sp}
  80:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
  84:	00001742 	andeq	r1, r0, r2, asr #14
  88:	0301170a 	movweq	r1, #5898	@ 0x170a
  8c:	04210b08 	strteq	r0, [r1], #-2824	@ 0xfffff4f8
  90:	3b01213a 	blcc	48580 <timer_interrupt_init+0x4856c>
  94:	0521390b 	streq	r3, [r1, #-2315]!	@ 0xfffff6f5
  98:	00001301 	andeq	r1, r0, r1, lsl #6
  9c:	4900050b 	stmdbmi	r0, {r0, r1, r3, r8, sl}
  a0:	0c000013 	stceq	0, cr0, [r0], {19}
  a4:	08030034 	stmdaeq	r3, {r2, r4, r5}
  a8:	3b01213a 	blcc	48598 <timer_interrupt_init+0x48584>
  ac:	0521390b 	streq	r3, [r1, #-2315]!	@ 0xfffff6f5
  b0:	0b1c1349 	bleq	704ddc <timer_interrupt_init+0x704dc8>
  b4:	480d0000 	stmdami	sp, {}	@ <UNPREDICTABLE>
  b8:	7f017d00 	svcvc	0x00017d00
  bc:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
  c0:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  c4:	0b3b0b3a 	bleq	ec2db4 <timer_interrupt_init+0xec2da0>
  c8:	13490b39 	movtne	r0, #39737	@ 0x9b39
  cc:	260f0000 	strcs	r0, [pc], -r0
  d0:	00134900 	andseq	r4, r3, r0, lsl #18
  d4:	01041000 	mrseq	r1, (UNDEF: 4)
  d8:	0b07213e 	bleq	1c85d8 <timer_interrupt_init+0x1c85c4>
  dc:	13490421 	movtne	r0, #37921	@ 0x9421
  e0:	0b3b0b3a 	bleq	ec2dd0 <timer_interrupt_init+0xec2dbc>
  e4:	13010b39 	movwne	r0, #6969	@ 0x1b39
  e8:	34110000 	ldrcc	r0, [r1], #-0
  ec:	3a080300 	bcc	200cf4 <timer_interrupt_init+0x200ce0>
  f0:	0b3b0121 	bleq	ec057c <timer_interrupt_init+0xec0568>
  f4:	49052139 	stmdbmi	r5, {r0, r3, r4, r5, r8, sp}
  f8:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
  fc:	00001742 	andeq	r1, r0, r2, asr #14
 100:	7d014812 	stcvc	8, cr4, [r1, #-72]	@ 0xffffffb8
 104:	00137f01 	andseq	r7, r3, r1, lsl #30
 108:	01481300 	mrseq	r1, (UNDEF: 120)
 10c:	137f017d 	cmnne	pc, #1073741855	@ 0x4000001f
 110:	00001301 	andeq	r1, r0, r1, lsl #6
 114:	25011114 	strcs	r1, [r1, #-276]	@ 0xfffffeec
 118:	030b130e 	movweq	r1, #45838	@ 0xb30e
 11c:	110e1b0e 	tstne	lr, lr, lsl #22
 120:	10061201 	andne	r1, r6, r1, lsl #4
 124:	15000017 	strne	r0, [r0, #-23]	@ 0xffffffe9
 128:	0b0b0024 	bleq	2c01c0 <timer_interrupt_init+0x2c01ac>
 12c:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 130:	0f160000 	svceq	0x00160000
 134:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
 138:	17000013 	smladne	r0, r3, r0, r0
 13c:	0b0b0113 	bleq	2c0590 <timer_interrupt_init+0x2c057c>
 140:	0b3b0b3a 	bleq	ec2e30 <timer_interrupt_init+0xec2e1c>
 144:	13010b39 	movwne	r0, #6969	@ 0x1b39
 148:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
 14c:	03193f00 	tsteq	r9, #0, 30
 150:	3b0b3a0e 	blcc	2ce990 <timer_interrupt_init+0x2ce97c>
 154:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 158:	19018719 	stmdbne	r1, {r0, r3, r4, r8, r9, sl, pc}
 15c:	0000193c 	andeq	r1, r0, ip, lsr r9
 160:	3f012e19 	svccc	0x00012e19
 164:	3a0e0319 	bcc	380dd0 <timer_interrupt_init+0x380dbc>
 168:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 16c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 170:	01193c13 	tsteq	r9, r3, lsl ip
 174:	1a000013 	bne	1c8 <.debug_abbrev+0x1c8>
 178:	00000018 	andeq	r0, r0, r8, lsl r0
 17c:	3f012e1b 	svccc	0x00012e1b
 180:	3a0e0319 	bcc	380dec <timer_interrupt_init+0x380dd8>
 184:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 188:	3c19270b 	ldccc	7, cr2, [r9], {11}
 18c:	00130119 	andseq	r0, r3, r9, lsl r1
 190:	002e1c00 	eoreq	r1, lr, r0, lsl #24
 194:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
 198:	0b3b0b3a 	bleq	ec2e88 <timer_interrupt_init+0xec2e74>
 19c:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 1a0:	0000193c 	andeq	r1, r0, ip, lsr r9
 1a4:	03012e1d 	movweq	r2, #7709	@ 0x1e1d
 1a8:	3b0b3a0e 	blcc	2ce9e8 <timer_interrupt_init+0x2ce9d4>
 1ac:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 1b0:	12011119 	andne	r1, r1, #1073741830	@ 0x40000006
 1b4:	7a184006 	bvc	6101d4 <timer_interrupt_init+0x6101c0>
 1b8:	00130119 	andseq	r0, r3, r9, lsl r1
 1bc:	00341e00 	eorseq	r1, r4, r0, lsl #28
 1c0:	13490e03 	movtne	r0, #40451	@ 0x9e03
 1c4:	0e1c1934 			@ <UNDEFINED> instruction: 0x0e1c1934
 1c8:	341f0000 	ldrcc	r0, [pc], #-0	@ 1d0 <.debug_abbrev+0x1d0>
 1cc:	3a080300 	bcc	200dd4 <timer_interrupt_init+0x200dc0>
 1d0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1d4:	1c13490b 			@ <UNDEFINED> instruction: 0x1c13490b
 1d8:	20000005 	andcs	r0, r0, r5
 1dc:	13490101 	movtne	r0, #37121	@ 0x9101
 1e0:	00001301 	andeq	r1, r0, r1, lsl #6
 1e4:	49002121 	stmdbmi	r0, {r0, r5, r8, sp}
 1e8:	000b2f13 	andeq	r2, fp, r3, lsl pc
 1ec:	012e2200 			@ <UNDEFINED> instruction: 0x012e2200
 1f0:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
 1f4:	0b3b0b3a 	bleq	ec2ee4 <timer_interrupt_init+0xec2ed0>
 1f8:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 1fc:	06120111 			@ <UNDEFINED> instruction: 0x06120111
 200:	197a1840 	ldmdbne	sl!, {r6, fp, ip}^
 204:	05230000 	streq	r0, [r3, #-0]!
 208:	3a0e0300 	bcc	380e10 <timer_interrupt_init+0x380dfc>
 20c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 210:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
 214:	1742b717 	smlaldne	fp, r2, r7, r7
 218:	Address 0x218 is out of bounds.


Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	000000b7 	strheq	r0, [r0], -r7
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	000e0e0d 	andeq	r0, lr, sp, lsl #28
  10:	05040404 	streq	r0, [r4, #-1028]	@ 0xfffffbfc
  14:	1f244b40 	svcne	0x00244b40
  18:	1404049f 	strne	r0, [r4], #-1183	@ 0xfffffb61
  1c:	009f3102 	addseq	r3, pc, r2, lsl #2
  20:	0025251c 	eoreq	r2, r5, ip, lsl r5
  24:	02040404 	andeq	r0, r4, #4, 8	@ 0x4000000
  28:	04049f34 	streq	r9, [r4], #-3892	@ 0xfffff0cc
  2c:	9f3c0214 	svcls	0x003c0214
  30:	24242300 	strtcs	r2, [r4], #-768	@ 0xfffffd00
  34:	04040400 	streq	r0, [r4], #-1024	@ 0xfffffc00
  38:	244a4005 	strbcs	r4, [sl], #-5
  3c:	04049f1f 	streq	r9, [r4], #-3871	@ 0xfffff0e1
  40:	9f330214 	svcls	0x00330214
  44:	3a3a3900 	bcc	e8e44c <timer_interrupt_init+0xe8e438>
  48:	04040400 	streq	r0, [r4], #-1024	@ 0xfffffc00
  4c:	244b4005 	strbcs	r4, [fp], #-5
  50:	04049f1f 	streq	r9, [r4], #-3871	@ 0xfffff0e1
  54:	9f310214 	svcls	0x00310214
  58:	50504f00 	subspl	r4, r0, r0, lsl #30
  5c:	04040400 	streq	r0, [r4], #-1024	@ 0xfffffc00
  60:	244b4005 	strbcs	r4, [fp], #-5
  64:	04049f1f 	streq	r9, [r4], #-3871	@ 0xfffff0e1
  68:	9f310214 	svcls	0x00310214
  6c:	66666500 	strbtvs	r6, [r6], -r0, lsl #10
  70:	04040400 	streq	r0, [r4], #-1024	@ 0xfffffc00
  74:	244b4005 	strbcs	r4, [fp], #-5
  78:	04049f1f 	streq	r9, [r4], #-3871	@ 0xfffff0e1
  7c:	9f310214 	svcls	0x00310214
  80:	7d7d7400 	ldclvc	4, cr7, [sp, #-0]
  84:	04040400 	streq	r0, [r4], #-1024	@ 0xfffffc00
  88:	243c4004 	ldrtcs	r4, [ip], #-4
  8c:	1404049f 	strne	r0, [r4], #-1183	@ 0xfffffb61
  90:	3ffe0805 	svccc	0x00fe0805
  94:	7b009f24 	blvc	27d2c <timer_interrupt_init+0x27d18>
  98:	04007c7c 	streq	r7, [r0], #-3196	@ 0xfffff384
  9c:	40050404 	andmi	r0, r5, r4, lsl #8
  a0:	9f1f2445 	svcls	0x001f2445
  a4:	03140404 	tsteq	r4, #4, 8	@ 0x4000000
  a8:	009f7f08 	addseq	r7, pc, r8, lsl #30
  ac:	00000000 	andeq	r0, r0, r0
  b0:	011f1404 	tsteq	pc, r4, lsl #8
  b4:	5c1f0450 	ldcpl	4, cr0, [pc], {80}	@ 0x50
  b8:	Address 0xb8 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000005c 	andeq	r0, r0, ip, asr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000002b5 			@ <UNDEFINED> instruction: 0x000002b5
   4:	00d40003 	sbcseq	r0, r4, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
  2c:	6a72612f 	bvs	1c984f0 <timer_interrupt_init+0x1c984dc>
  30:	2f6b6976 	svccs	0x006b6976
  34:	676f7250 			@ <UNDEFINED> instruction: 0x676f7250
  38:	6d6d6172 	stclvs	1, cr6, [sp, #-456]!	@ 0xfffffe38
  3c:	2f676e69 	svccs	0x00676e69
  40:	73632f63 	cmnvc	r3, #396	@ 0x18c
  44:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  48:	7734322d 	ldrvc	r3, [r4, -sp, lsr #4]!
  4c:	2f2f6e69 	svccs	0x002f6e69
  50:	7062696c 	rsbvc	r6, r2, ip, ror #18
  54:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  58:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  5c:	752f0065 	strvc	r0, [pc, #-101]!	@ ffffffff <timer_interrupt_init+0xffffffeb>
  60:	6c2f7273 	stcvs	2, cr7, [pc], #-460	@ fffffe9c <timer_interrupt_init+0xfffffe88>
  64:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  68:	612f6363 			@ <UNDEFINED> instruction: 0x612f6363
  6c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  70:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  74:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  78:	2e34312f 	cdpcs	1, 3, cr3, cr4, cr15, {1}
  7c:	2f302e31 	svccs	0x00302e31
  80:	6c636e69 	stclvs	14, cr6, [r3], #-420	@ 0xfffffe5c
  84:	00656475 	rsbeq	r6, r5, r5, ror r4
  88:	6d697400 	stclvs	4, cr7, [r9, #-0]
  8c:	692d7265 	pushvs	{r0, r2, r5, r6, r9, ip, sp, lr}
  90:	7265746e 	rsbvc	r7, r5, #1845493760	@ 0x6e000000
  94:	74707572 	ldrbtvc	r7, [r0], #-1394	@ 0xfffffa8e
  98:	0100632e 	tsteq	r0, lr, lsr #6
  9c:	70720000 	rsbsvc	r0, r2, r0
  a0:	72612d69 	rsbvc	r2, r1, #6720	@ 0x1a40
  a4:	6d69746d 	stclvs	4, cr7, [r9, #-436]!	@ 0xfffffe4c
  a8:	682e7265 	stmdavs	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}
  ac:	00000200 	andeq	r0, r0, r0, lsl #4
  b0:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
  b4:	672d746e 	strvs	r7, [sp, -lr, ror #8]!
  b8:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
  bc:	00000300 	andeq	r0, r0, r0, lsl #6
  c0:	2d697072 	stclcs	0, cr7, [r9, #-456]!	@ 0xfffffe38
  c4:	65746e69 	ldrbvs	r6, [r4, #-3689]!	@ 0xfffff197
  c8:	70757272 	rsbsvc	r7, r5, r2, ror r2
  cc:	682e7374 	stmdavs	lr!, {r2, r4, r5, r6, r8, r9, ip, sp, lr}
  d0:	00000200 	andeq	r0, r0, r0, lsl #4
  d4:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  d8:	00020068 	andeq	r0, r2, r8, rrx
  dc:	27050000 	strcs	r0, [r5, -r0]
  e0:	00020500 	andeq	r0, r2, r0, lsl #10
  e4:	03000000 	movweq	r0, #0
  e8:	050100c3 	streq	r0, [r1, #-195]	@ 0xffffff3d
  ec:	01013205 	tsteq	r1, r5, lsl #4
  f0:	04020001 	streq	r0, [r2], #-1
  f4:	02000102 	andeq	r0, r0, #-2147483648	@ 0x80000000
  f8:	01010204 	tsteq	r1, r4, lsl #4
  fc:	04040200 	streq	r0, [r4], #-512	@ 0xfffffe00
 100:	04020001 	streq	r0, [r2], #-1
 104:	02000104 	andeq	r0, r0, #4, 2
 108:	00010404 	andeq	r0, r1, r4, lsl #8
 10c:	01060402 	tsteq	r6, r2, lsl #8
 110:	06040200 	streq	r0, [r4], -r0, lsl #4
 114:	01010101 	tsteq	r1, r1, lsl #2
 118:	02000101 	andeq	r0, r0, #1073741824	@ 0x40000000
 11c:	00010804 	andeq	r0, r1, r4, lsl #16
 120:	01080402 	tsteq	r8, r2, lsl #8
 124:	08040200 	stmdaeq	r4, {r9}
 128:	04020001 	streq	r0, [r2], #-1
 12c:	0200010a 	andeq	r0, r0, #-2147483646	@ 0x80000002
 130:	13010a04 	movwne	r0, #6660	@ 0x1a04
 134:	00010101 	andeq	r0, r1, r1, lsl #2
 138:	01020402 	tsteq	r2, r2, lsl #8
 13c:	02040200 	andeq	r0, r4, #0, 4
 140:	02000101 	andeq	r0, r0, #1073741824	@ 0x40000000
 144:	00010404 	andeq	r0, r1, r4, lsl #8
 148:	01040402 	tsteq	r4, r2, lsl #8
 14c:	04040200 	streq	r0, [r4], #-512	@ 0xfffffe00
 150:	04020001 	streq	r0, [r2], #-1
 154:	02000106 	andeq	r0, r0, #-2147483647	@ 0x80000001
 158:	01010604 	tsteq	r1, r4, lsl #12
 15c:	01010101 	tsteq	r1, r1, lsl #2
 160:	08040200 	stmdaeq	r4, {r9}
 164:	04020001 	streq	r0, [r2], #-1
 168:	02000108 	andeq	r0, r0, #8, 2
 16c:	00010804 	andeq	r0, r1, r4, lsl #16
 170:	010a0402 	tsteq	sl, r2, lsl #8
 174:	0a040200 	beq	10097c <timer_interrupt_init+0x100968>
 178:	01011301 	tsteq	r1, r1, lsl #6
 17c:	04020001 	streq	r0, [r2], #-1
 180:	02000102 	andeq	r0, r0, #-2147483648	@ 0x80000000
 184:	01010204 	tsteq	r1, r4, lsl #4
 188:	04040200 	streq	r0, [r4], #-512	@ 0xfffffe00
 18c:	04020001 	streq	r0, [r2], #-1
 190:	02000104 	andeq	r0, r0, #4, 2
 194:	00010404 	andeq	r0, r1, r4, lsl #8
 198:	01060402 	tsteq	r6, r2, lsl #8
 19c:	06040200 	streq	r0, [r4], -r0, lsl #4
 1a0:	01010101 	tsteq	r1, r1, lsl #2
 1a4:	02000101 	andeq	r0, r0, #1073741824	@ 0x40000000
 1a8:	00010804 	andeq	r0, r1, r4, lsl #16
 1ac:	01080402 	tsteq	r8, r2, lsl #8
 1b0:	08040200 	stmdaeq	r4, {r9}
 1b4:	04020001 	streq	r0, [r2], #-1
 1b8:	0200010a 	andeq	r0, r0, #-2147483646	@ 0x80000002
 1bc:	13010a04 	movwne	r0, #6660	@ 0x1a04
 1c0:	00010101 	andeq	r0, r1, r1, lsl #2
 1c4:	01020402 	tsteq	r2, r2, lsl #8
 1c8:	02040200 	andeq	r0, r4, #0, 4
 1cc:	02000101 	andeq	r0, r0, #1073741824	@ 0x40000000
 1d0:	00010404 	andeq	r0, r1, r4, lsl #8
 1d4:	01040402 	tsteq	r4, r2, lsl #8
 1d8:	04040200 	streq	r0, [r4], #-512	@ 0xfffffe00
 1dc:	04020001 	streq	r0, [r2], #-1
 1e0:	02000106 	andeq	r0, r0, #-2147483647	@ 0x80000001
 1e4:	01010604 	tsteq	r1, r4, lsl #12
 1e8:	01010101 	tsteq	r1, r1, lsl #2
 1ec:	08040200 	stmdaeq	r4, {r9}
 1f0:	04020001 	streq	r0, [r2], #-1
 1f4:	02000108 	andeq	r0, r0, #8, 2
 1f8:	00010804 	andeq	r0, r1, r4, lsl #16
 1fc:	010a0402 	tsteq	sl, r2, lsl #8
 200:	0a040200 	beq	100a08 <timer_interrupt_init+0x1009f4>
 204:	01011301 	tsteq	r1, r1, lsl #6
 208:	04020001 	streq	r0, [r2], #-1
 20c:	02000102 	andeq	r0, r0, #-2147483648	@ 0x80000000
 210:	01010204 	tsteq	r1, r4, lsl #4
 214:	04040200 	streq	r0, [r4], #-512	@ 0xfffffe00
 218:	04020001 	streq	r0, [r2], #-1
 21c:	02000104 	andeq	r0, r0, #4, 2
 220:	00010404 	andeq	r0, r1, r4, lsl #8
 224:	01060402 	tsteq	r6, r2, lsl #8
 228:	06040200 	streq	r0, [r4], -r0, lsl #4
 22c:	01010101 	tsteq	r1, r1, lsl #2
 230:	02000101 	andeq	r0, r0, #1073741824	@ 0x40000000
 234:	00010804 	andeq	r0, r1, r4, lsl #16
 238:	01080402 	tsteq	r8, r2, lsl #8
 23c:	08040200 	stmdaeq	r4, {r9}
 240:	04020001 	streq	r0, [r2], #-1
 244:	0200010a 	andeq	r0, r0, #-2147483646	@ 0x80000002
 248:	13010a04 	movwne	r0, #6660	@ 0x1a04
 24c:	00010101 	andeq	r0, r1, r1, lsl #2
 250:	01020402 	tsteq	r2, r2, lsl #8
 254:	02040200 	andeq	r0, r4, #0, 4
 258:	02000101 	andeq	r0, r0, #1073741824	@ 0x40000000
 25c:	00010404 	andeq	r0, r1, r4, lsl #8
 260:	01040402 	tsteq	r4, r2, lsl #8
 264:	04040200 	streq	r0, [r4], #-512	@ 0xfffffe00
 268:	04020001 	streq	r0, [r2], #-1
 26c:	02000106 	andeq	r0, r0, #-2147483647	@ 0x80000001
 270:	01010604 	tsteq	r1, r4, lsl #12
 274:	01010101 	tsteq	r1, r1, lsl #2
 278:	08040200 	stmdaeq	r4, {r9}
 27c:	04020001 	streq	r0, [r2], #-1
 280:	02000108 	andeq	r0, r0, #8, 2
 284:	00010804 	andeq	r0, r1, r4, lsl #16
 288:	010a0402 	tsteq	sl, r2, lsl #8
 28c:	0a040200 	beq	100a94 <timer_interrupt_init+0x100a80>
 290:	05011301 	streq	r1, [r1, #-769]	@ 0xfffffcff
 294:	05050131 	streq	r0, [r5, #-305]	@ 0xfffffecf
 298:	06010513 			@ <UNDEFINED> instruction: 0x06010513
 29c:	062d054b 	strteq	r0, [sp], -fp, asr #10
 2a0:	064a4103 	strbeq	r4, [sl], -r3, lsl #2
 2a4:	06050501 	streq	r0, [r5], -r1, lsl #10
 2a8:	672f354b 	strvs	r3, [pc, -fp, asr #10]!
 2ac:	01056a32 	tsteq	r5, r2, lsr sl
 2b0:	661d0306 	ldrvs	r0, [sp], -r6, lsl #6
 2b4:	01000802 	tsteq	r0, r2, lsl #16
 2b8:	Address 0x2b8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	656d6974 	strbvs	r6, [sp, #-2420]!	@ 0xfffff68c
   4:	6e655f72 	mcrvs	15, 3, r5, cr5, cr2, {3}
   8:	656c6261 	strbvs	r6, [ip, #-609]!	@ 0xfffffd9f
   c:	68730064 	ldmdavs	r3!, {r2, r5, r6}^
  10:	00746669 	rsbseq	r6, r4, r9, ror #12
  14:	656d6974 	strbvs	r6, [sp, #-2420]!	@ 0xfffff68c
  18:	68635f72 	stmdavs	r3!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
  1c:	5f6b6365 	svcpl	0x006b6365
  20:	7366666f 	cmnvc	r6, #116391936	@ 0x6f00000
  24:	00737465 	rsbseq	r7, r3, r5, ror #8
  28:	5f6d7261 	svcpl	0x006d7261
  2c:	656d6974 	strbvs	r6, [sp, #-2420]!	@ 0xfffff68c
  30:	72505f72 	subsvc	r5, r0, #456	@ 0x1c8
  34:	76694465 	strbtvc	r4, [r9], -r5, ror #8
  38:	72656469 	rsbvc	r6, r5, #1761607680	@ 0x69000000
  3c:	73694400 	cmnvc	r9, #0, 8
  40:	656c6261 	strbvs	r6, [ip, #-609]!	@ 0xfffffd9f
  44:	7361425f 	cmnvc	r1, #-268435451	@ 0xf0000005
  48:	495f6369 	ldmdbmi	pc, {r0, r3, r5, r6, r8, r9, sp, lr}^	@ <UNPREDICTABLE>
  4c:	00735152 	rsbseq	r5, r3, r2, asr r1
  50:	5f746573 	svcpl	0x00746573
  54:	006c6c61 	rsbeq	r6, ip, r1, ror #24
  58:	5f514946 	svcpl	0x00514946
  5c:	746e6f63 	strbtvc	r6, [lr], #-3939	@ 0xfffff09d
  60:	006c6f72 	rsbeq	r6, ip, r2, ror pc
  64:	33545550 	cmpcc	r4, #80, 10	@ 0x14000000
  68:	52490032 	subpl	r0, r9, #50	@ 0x32
  6c:	61625f51 	cmnvs	r2, r1, asr pc
  70:	5f636973 	svcpl	0x00636973
  74:	646e6570 	strbtvs	r6, [lr], #-1392	@ 0xfffffa90
  78:	00676e69 	rsbeq	r6, r7, r9, ror #28
  7c:	5f697072 	svcpl	0x00697072
  80:	5f6d7261 	svcpl	0x006d7261
  84:	656d6974 	strbvs	r6, [sp, #-2420]!	@ 0xfffff68c
  88:	74635f72 	strbtvc	r5, [r3], #-3954	@ 0xfffff08e
  8c:	745f6c72 	ldrbvc	r6, [pc], #-3186	@ 94 <.debug_str+0x94>
  90:	6d726100 	ldclvs	1, cr6, [r2, #-0]
  94:	6d69745f 	stclvs	4, cr7, [r9, #-380]!	@ 0xfffffe84
  98:	4d5f7265 	ldclmi	2, cr7, [pc, #-404]	@ ffffff0c <timer_interrupt_init+0xfffffef8>
  9c:	656b7361 	strbvs	r7, [fp, #-865]!	@ 0xfffffc9f
  a0:	51524964 	cmppl	r2, r4, ror #18
  a4:	732f2e00 			@ <UNDEFINED> instruction: 0x732f2e00
  a8:	66666174 			@ <UNDEFINED> instruction: 0x66666174
  ac:	6372732d 	cmnvs	r2, #-1275068416	@ 0xb4000000
  b0:	6d69742f 	stclvs	4, cr7, [r9, #-188]!	@ 0xffffff44
  b4:	692d7265 	pushvs	{r0, r2, r5, r6, r9, ip, sp, lr}
  b8:	7265746e 	rsbvc	r7, r5, #1845493760	@ 0x6e000000
  bc:	74707572 	ldrbtvc	r7, [r0], #-1394	@ 0xfffffa8e
  c0:	2f00632e 	svccs	0x0000632e
  c4:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
  c8:	6a72612f 	bvs	1c9858c <timer_interrupt_init+0x1c98578>
  cc:	2f6b6976 	svccs	0x006b6976
  d0:	676f7250 			@ <UNDEFINED> instruction: 0x676f7250
  d4:	6d6d6172 	stclvs	1, cr6, [sp, #-456]!	@ 0xfffffe38
  d8:	2f676e69 	svccs	0x00676e69
  dc:	73632f63 	cmnvc	r3, #396	@ 0x18c
  e0:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  e4:	7734322d 	ldrvc	r3, [r4, -sp, lsr #4]!
  e8:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	@ ffffff4c <timer_interrupt_init+0xffffff38>
  ec:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  f0:	65727000 	ldrbvs	r7, [r2, #-0]!
  f4:	6c616373 	stclvs	3, cr6, [r1], #-460	@ 0xfffffe34
  f8:	45007265 	strmi	r7, [r0, #-613]	@ 0xfffffd9b
  fc:	6c62616e 	stclvs	1, cr6, [r2], #-440	@ 0xfffffe48
 100:	52495f65 	subpl	r5, r9, #404	@ 0x194
 104:	315f7351 	cmpcc	pc, r1, asr r3	@ <UNPREDICTABLE>
 108:	616e4500 	cmnvs	lr, r0, lsl #10
 10c:	5f656c62 	svcpl	0x00656c62
 110:	73515249 	cmpvc	r1, #-1879048188	@ 0x90000004
 114:	4700325f 	smlsdmi	r0, pc, r2, r3	@ <UNPREDICTABLE>
 118:	4320554e 			@ <UNDEFINED> instruction: 0x4320554e
 11c:	31203939 			@ <UNDEFINED> instruction: 0x31203939
 120:	2e312e34 	mrccs	14, 1, r2, cr1, cr4, {1}
 124:	6d2d2030 	stcvs	0, cr2, [sp, #-192]!	@ 0xffffff40
 128:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	@ 0xfffffe74
 12c:	316d7261 	cmncc	sp, r1, ror #4
 130:	6a363731 	bvs	d8ddfc <timer_interrupt_init+0xd8dde8>
 134:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
 138:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
 13c:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	@ 0xfffffe2c
 140:	316d7261 	cmncc	sp, r1, ror #4
 144:	6a363731 	bvs	d8de10 <timer_interrupt_init+0xd8ddfc>
 148:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
 14c:	6e6d2d20 	cdpvs	13, 6, cr2, cr13, cr0, {1}
 150:	6e752d6f 	cdpvs	13, 7, cr2, cr5, cr15, {3}
 154:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
 158:	2d64656e 	stclcs	5, cr6, [r4, #-440]!	@ 0xfffffe48
 15c:	65636361 	strbvs	r6, [r3, #-865]!	@ 0xfffffc9f
 160:	2d207373 	stccs	3, cr7, [r0, #-460]!	@ 0xfffffe34
 164:	3d70746d 	ldclcc	4, cr7, [r0, #-436]!	@ 0xfffffe4c
 168:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
 16c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 170:	74616f6c 	strbtvc	r6, [r1], #-3948	@ 0xfffff094
 174:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 178:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
 17c:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
 180:	206d7261 	rsbcs	r7, sp, r1, ror #4
 184:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
 188:	613d6863 	teqvs	sp, r3, ror #16
 18c:	36766d72 			@ <UNDEFINED> instruction: 0x36766d72
 190:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 194:	62646767 	rsbvs	r6, r4, #27000832	@ 0x19c0000
 198:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 19c:	74732d20 	ldrbtvc	r2, [r3], #-3360	@ 0xfffff2e0
 1a0:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 1a4:	20393975 	eorscs	r3, r9, r5, ror r9
 1a8:	7266662d 	rsbvc	r6, r6, #47185920	@ 0x2d00000
 1ac:	74736565 	ldrbtvc	r6, [r3], #-1381	@ 0xfffffa9b
 1b0:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1b4:	7500676e 	strvc	r6, [r0, #-1902]	@ 0xfffff892
 1b8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 1bc:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1c0:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
 1c4:	79636e00 	stmdbvc	r3!, {r9, sl, fp, sp, lr}^
 1c8:	73656c63 	cmnvc	r5, #25344	@ 0x6300
 1cc:	656c6300 	strbvs	r6, [ip, #-768]!	@ 0xfffffd00
 1d0:	725f6e61 	subsvc	r6, pc, #1552	@ 0x610
 1d4:	6f6f6265 	svcvs	0x006f6265
 1d8:	72610074 	rsbvc	r0, r1, #116	@ 0x74
 1dc:	69745f6d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 1e0:	5f72656d 	svcpl	0x0072656d
 1e4:	65657246 	strbvs	r7, [r5, #-582]!	@ 0xfffffdba
 1e8:	6e6e7552 	mcrvs	5, 3, r7, cr14, cr2, {2}
 1ec:	43676e69 	cmnmi	r7, #1680	@ 0x690
 1f0:	746e756f 	strbtvc	r7, [lr], #-1391	@ 0xfffffa91
 1f4:	6c007265 	stcvs	2, cr7, [r0], {101}	@ 0x65
 1f8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1fc:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 200:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 204:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 208:	6f687300 	svcvs	0x00687300
 20c:	75207472 	strvc	r7, [r0, #-1138]!	@ 0xfffffb8e
 210:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 214:	2064656e 	rsbcs	r6, r4, lr, ror #10
 218:	00746e69 	rsbseq	r6, r4, r9, ror #28
 21c:	62616e45 	rsbvs	r6, r1, #1104	@ 0x450
 220:	425f656c 	subsmi	r6, pc, #108, 10	@ 0x1b000000
 224:	63697361 	cmnvs	r9, #-2080374783	@ 0x84000001
 228:	5152495f 	cmppl	r2, pc, asr r9
 22c:	73750073 	cmnvc	r5, #115	@ 0x73
 230:	32335f65 	eorscc	r5, r3, #404	@ 0x194
 234:	5f746962 	svcpl	0x00746962
 238:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
 23c:	00726574 	rsbseq	r6, r2, r4, ror r5
 240:	5f766564 	svcpl	0x00766564
 244:	72726162 	rsbsvc	r6, r2, #-2147483624	@ 0x80000018
 248:	00726569 	rsbseq	r6, r2, r9, ror #10
 24c:	5f6d7261 	svcpl	0x006d7261
 250:	656d6974 	strbvs	r6, [sp, #-2420]!	@ 0xfffff68c
 254:	61425f72 	hvcvs	9714	@ 0x25f2
 258:	69006573 	stmdbvs	r0, {r0, r1, r4, r5, r6, r8, sl, sp, lr}
 25c:	655f746e 	ldrbvs	r7, [pc, #-1134]	@ fffffdf6 <timer_interrupt_init+0xfffffde2>
 260:	6c62616e 	stclvs	1, cr6, [r2], #-440	@ 0xfffffe48
 264:	61006465 	tstvs	r0, r5, ror #8
 268:	745f6d72 	ldrbvc	r6, [pc], #-3442	@ 270 <.debug_str+0x270>
 26c:	72656d69 	rsbvc	r6, r5, #6720	@ 0x1a40
 270:	5741525f 	smlsldpl	r5, r1, pc, r2	@ <UNPREDICTABLE>
 274:	00515249 	subseq	r5, r1, r9, asr #4
 278:	55465f5f 	strbpl	r5, [r6, #-3935]	@ 0xfffff0a1
 27c:	4954434e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, r9, lr}^
 280:	5f5f4e4f 	svcpl	0x005f4e4f
 284:	6d726100 	ldclvs	1, cr6, [r2, #-0]
 288:	6d69745f 	stclvs	4, cr7, [r9, #-380]!	@ 0xfffffe84
 28c:	565f7265 	ldrbpl	r7, [pc], -r5, ror #4
 290:	65756c61 	ldrbvs	r6, [r5, #-3169]!	@ 0xfffff39f
 294:	736e7500 	cmnvc	lr, #0, 10
 298:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 29c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 2a0:	69740074 	ldmdbvs	r4!, {r2, r4, r5, r6}^
 2a4:	5f72656d 	svcpl	0x0072656d
 2a8:	65746e69 	ldrbvs	r6, [r4, #-3689]!	@ 0xfffff197
 2ac:	70757272 	rsbsvc	r7, r5, r2, ror r2
 2b0:	6e695f74 	mcrvs	15, 3, r5, cr9, cr4, {3}
 2b4:	61007469 	tstvs	r0, r9, ror #8
 2b8:	745f6d72 	ldrbvc	r6, [pc], #-3442	@ 2c0 <.debug_str+0x2c0>
 2bc:	72656d69 	rsbvc	r6, r5, #6720	@ 0x1a40
 2c0:	5152495f 	cmppl	r2, pc, asr r9
 2c4:	61656c43 	cmnvs	r5, r3, asr #24
 2c8:	6f6c0072 	svcvs	0x006c0072
 2cc:	6c20676e 	stcvs	7, cr6, [r0], #-440	@ 0xfffffe48
 2d0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 2d4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 2d8:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 2dc:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 2e0:	51524900 	cmppl	r2, r0, lsl #18
 2e4:	6e65705f 	mcrvs	0, 3, r7, cr5, cr15, {2}
 2e8:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 2ec:	6300325f 	movwvs	r3, #607	@ 0x25f
 2f0:	746e756f 	strbtvc	r7, [lr], #-1391	@ 0xfffffa91
 2f4:	655f7265 	ldrbvs	r7, [pc, #-613]	@ 97 <.debug_str+0x97>
 2f8:	6c62616e 	stclvs	1, cr6, [r2], #-440	@ 0xfffffe48
 2fc:	61006465 	tstvs	r0, r5, ror #8
 300:	745f6d72 	ldrbvc	r6, [pc], #-3442	@ 308 <.debug_str+0x308>
 304:	72656d69 	rsbvc	r6, r5, #6720	@ 0x1a40
 308:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
 30c:	6c6f7274 	stclvs	2, cr7, [pc], #-464	@ 144 <.debug_str+0x144>
 310:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 314:	6f6c2067 	svcvs	0x006c2067
 318:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 31c:	6300746e 	movwvs	r7, #1134	@ 0x46e
 320:	00726168 	rsbseq	r6, r2, r8, ror #2
 324:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
 328:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 32c:	72700074 	rsbsvc	r0, r0, #116	@ 0x74
 330:	6b746e69 	blvs	1d1bcdc <timer_interrupt_init+0x1d1bcc8>
 334:	51524900 	cmppl	r2, r0, lsl #18
 338:	7361425f 	cmnvc	r1, #-268435451	@ 0xf0000005
 33c:	6f630065 	svcvs	0x00630065
 340:	65746e75 	ldrbvs	r6, [r4, #-3701]!	@ 0xfffff18b
 344:	72705f72 	rsbsvc	r5, r0, #456	@ 0x1c8
 348:	61637365 	cmnvs	r3, r5, ror #6
 34c:	0072656c 	rsbseq	r6, r2, ip, ror #10
 350:	746e6975 	strbtvc	r6, [lr], #-2421	@ 0xfffff68b
 354:	745f3233 	ldrbvc	r3, [pc], #-563	@ 35c <.debug_str+0x35c>
 358:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 35c:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 360:	69440074 	stmdbvs	r4, {r2, r4, r5, r6}^
 364:	6c626173 	stclvs	1, cr6, [r2], #-460	@ 0xfffffe34
 368:	52495f65 	subpl	r5, r9, #404	@ 0x194
 36c:	315f7351 	cmpcc	pc, r1, asr r3	@ <UNPREDICTABLE>
 370:	73694400 	cmnvc	r9, #0, 8
 374:	656c6261 	strbvs	r6, [ip, #-609]!	@ 0xfffffd9f
 378:	5152495f 	cmppl	r2, pc, asr r9
 37c:	00325f73 	eorseq	r5, r2, r3, ror pc
 380:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 384:	63206465 			@ <UNDEFINED> instruction: 0x63206465
 388:	00726168 	rsbseq	r6, r2, r8, ror #2
 38c:	5f6d7261 	svcpl	0x006d7261
 390:	656d6974 	strbvs	r6, [sp, #-2420]!	@ 0xfffff68c
 394:	6f4c5f72 	svcvs	0x004c5f72
 398:	61006461 	tstvs	r0, r1, ror #8
 39c:	745f6d72 	ldrbvc	r6, [pc], #-3442	@ 3a4 <.debug_str+0x3a4>
 3a0:	72656d69 	rsbvc	r6, r5, #6720	@ 0x1a40
 3a4:	6c65525f 	stclvs	2, cr5, [r5], #-380	@ 0xfffffe84
 3a8:	0064616f 	rsbeq	r6, r4, pc, ror #2
 3ac:	5f515249 	svcpl	0x00515249
 3b0:	646e6570 	strbtvs	r6, [lr], #-1392	@ 0xfffffa90
 3b4:	5f676e69 	svcpl	0x00676e69
 3b8:	Address 0x3b8 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
  20:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28
  28:	00000014 	andeq	r0, r0, r4, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000014 	andeq	r0, r0, r4, lsl r0
  34:	00000048 	andeq	r0, r0, r8, asr #32
  38:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  3c:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <timer_interrupt_init+0x12cd818>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <timer_interrupt_init+0x4641c>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


unhandled-excep:     file format elf32-littlearm


Disassembly of section .text:

00000000 <unhandled_reset>:
   0:	e24ee004 	sub	lr, lr, #4
   4:	e3a0d409 	mov	sp, #150994944	@ 0x9000000
   8:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
   c:	e1a0000e 	mov	r0, lr
  10:	ebfffffe 	bl	0 <reset_vector>
  14:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  18:	e1b0f00e 	movs	pc, lr

0000001c <unhandled_undefined_instruction>:
  1c:	e24ee004 	sub	lr, lr, #4
  20:	e3a0d409 	mov	sp, #150994944	@ 0x9000000
  24:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  28:	e1a0000e 	mov	r0, lr
  2c:	ebfffffe 	bl	0 <undefined_instruction_vector>
  30:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  34:	e1b0f00e 	movs	pc, lr

00000038 <unhandled_prefetch_abort>:
  38:	e24ee004 	sub	lr, lr, #4
  3c:	e3a0d409 	mov	sp, #150994944	@ 0x9000000
  40:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  44:	e1a0000e 	mov	r0, lr
  48:	ebfffffe 	bl	0 <prefetch_abort_vector>
  4c:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  50:	e1b0f00e 	movs	pc, lr

00000054 <unhandled_data_abort>:
  54:	e24ee008 	sub	lr, lr, #8
  58:	e3a0d409 	mov	sp, #150994944	@ 0x9000000
  5c:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  60:	e1a0000e 	mov	r0, lr
  64:	ebfffffe 	bl	0 <data_abort_vector>
  68:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  6c:	e1b0f00e 	movs	pc, lr

00000070 <unhandled_interrupt>:
  70:	e24ee004 	sub	lr, lr, #4
  74:	e3a0d409 	mov	sp, #150994944	@ 0x9000000
  78:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  7c:	e1a0000e 	mov	r0, lr
  80:	ebfffffe 	bl	0 <int_vector>
  84:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  88:	e1b0f00e 	movs	pc, lr

0000008c <unhandled_swi>:
  8c:	e24ee004 	sub	lr, lr, #4
  90:	e3a0d409 	mov	sp, #150994944	@ 0x9000000
  94:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  98:	e1a0000e 	mov	r0, lr
  9c:	ebfffffe 	bl	0 <syscall_vector>
  a0:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  a4:	e1b0f00e 	movs	pc, lr

000000a8 <unhandled_fiq>:
  a8:	e24ee004 	sub	lr, lr, #4
  ac:	e3a0d409 	mov	sp, #150994944	@ 0x9000000
  b0:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  b4:	e1a0000e 	mov	r0, lr
  b8:	ebfffffe 	bl	0 <fiq_vector>
  bc:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  c0:	e1b0f00e 	movs	pc, lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <unhandled_fiq+0x168d784>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	@ 0xfffff6ff
  1c:	Address 0x1c is out of bounds.


watchdog.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <watchdog_start_ticks>:
   0:	e92d4010 	push	{r4, lr}
   4:	e59f3020 	ldr	r3, [pc, #32]	@ 2c <watchdog_start_ticks+0x2c>
   8:	e5830000 	str	r0, [r3]
   c:	e3c004ff 	bic	r0, r0, #-16777216	@ 0xff000000
  10:	e380145a 	orr	r1, r0, #1509949440	@ 0x5a000000
  14:	e59f0014 	ldr	r0, [pc, #20]	@ 30 <watchdog_start_ticks+0x30>
  18:	ebfffffe 	bl	0 <PUT32>
  1c:	e59f1010 	ldr	r1, [pc, #16]	@ 34 <watchdog_start_ticks+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	@ 38 <watchdog_start_ticks+0x38>
  24:	ebfffffe 	bl	0 <PUT32>
  28:	e8bd8010 	pop	{r4, pc}
  2c:	00000000 	andeq	r0, r0, r0
  30:	20100024 	andscs	r0, r0, r4, lsr #32
  34:	5a000020 	bpl	bc <watchdog_resume+0xc>
  38:	2010001c 	andscs	r0, r0, ip, lsl r0

0000003c <watchdog_start_us>:
  3c:	e92d4010 	push	{r4, lr}
  40:	e1a00220 	lsr	r0, r0, #4
  44:	ebfffffe 	bl	0 <watchdog_start_ticks>
  48:	e8bd8010 	pop	{r4, pc}

0000004c <watchdog_start_ms>:
  4c:	e92d4010 	push	{r4, lr}
  50:	e0603280 	rsb	r3, r0, r0, lsl #5
  54:	e0800103 	add	r0, r0, r3, lsl #2
  58:	e1a00180 	lsl	r0, r0, #3
  5c:	ebfffffe 	bl	3c <watchdog_start_us>
  60:	e8bd8010 	pop	{r4, pc}

00000064 <watchdog_start_sec>:
  64:	e92d4010 	push	{r4, lr}
  68:	e0603280 	rsb	r3, r0, r0, lsl #5
  6c:	e0800103 	add	r0, r0, r3, lsl #2
  70:	e1a00180 	lsl	r0, r0, #3
  74:	ebfffffe 	bl	4c <watchdog_start_ms>
  78:	e8bd8010 	pop	{r4, pc}

0000007c <watchdog_is_running>:
  7c:	e92d4010 	push	{r4, lr}
  80:	e59f0008 	ldr	r0, [pc, #8]	@ 90 <watchdog_is_running+0x14>
  84:	ebfffffe 	bl	0 <GET32>
  88:	e2000020 	and	r0, r0, #32
  8c:	e8bd8010 	pop	{r4, pc}
  90:	2010001c 	andscs	r0, r0, ip, lsl r0

00000094 <watchdog_stop>:
  94:	e92d4010 	push	{r4, lr}
  98:	e59f1008 	ldr	r1, [pc, #8]	@ a8 <watchdog_stop+0x14>
  9c:	e59f0008 	ldr	r0, [pc, #8]	@ ac <watchdog_stop+0x18>
  a0:	ebfffffe 	bl	0 <PUT32>
  a4:	e8bd8010 	pop	{r4, pc}
  a8:	5a000102 	bpl	4b8 <watchdog_feed+0x354>
  ac:	2010001c 	andscs	r0, r0, ip, lsl r0

000000b0 <watchdog_resume>:
  b0:	e92d4010 	push	{r4, lr}
  b4:	e59f1008 	ldr	r1, [pc, #8]	@ c4 <watchdog_resume+0x14>
  b8:	e59f0008 	ldr	r0, [pc, #8]	@ c8 <watchdog_resume+0x18>
  bc:	ebfffffe 	bl	0 <PUT32>
  c0:	e8bd8010 	pop	{r4, pc}
  c4:	5a000020 	bpl	14c <watchdog_shutdown+0x10>
  c8:	2010001c 	andscs	r0, r0, ip, lsl r0

000000cc <watchdog_get_time_left_ticks>:
  cc:	e92d4010 	push	{r4, lr}
  d0:	e59f0008 	ldr	r0, [pc, #8]	@ e0 <watchdog_get_time_left_ticks+0x14>
  d4:	ebfffffe 	bl	0 <GET32>
  d8:	e3c004ff 	bic	r0, r0, #-16777216	@ 0xff000000
  dc:	e8bd8010 	pop	{r4, pc}
  e0:	20100024 	andscs	r0, r0, r4, lsr #32

000000e4 <watchdog_get_time_left_us>:
  e4:	e92d4010 	push	{r4, lr}
  e8:	ebfffffe 	bl	cc <watchdog_get_time_left_ticks>
  ec:	e1a00200 	lsl	r0, r0, #4
  f0:	e8bd8010 	pop	{r4, pc}

000000f4 <watchdog_get_time_left_ms>:
  f4:	e92d4010 	push	{r4, lr}
  f8:	ebfffffe 	bl	e4 <watchdog_get_time_left_us>
  fc:	e59f3008 	ldr	r3, [pc, #8]	@ 10c <watchdog_get_time_left_ms+0x18>
 100:	e0803093 	umull	r3, r0, r3, r0
 104:	e1a00320 	lsr	r0, r0, #6
 108:	e8bd8010 	pop	{r4, pc}
 10c:	10624dd3 	ldrdne	r4, [r2], #-211	@ 0xffffff2d	@ <UNPREDICTABLE>

00000110 <watchdog_get_time_left_sec>:
 110:	e92d4010 	push	{r4, lr}
 114:	ebfffffe 	bl	f4 <watchdog_get_time_left_ms>
 118:	e59f3008 	ldr	r3, [pc, #8]	@ 128 <watchdog_get_time_left_sec+0x18>
 11c:	e0803093 	umull	r3, r0, r3, r0
 120:	e1a00320 	lsr	r0, r0, #6
 124:	e8bd8010 	pop	{r4, pc}
 128:	10624dd3 	ldrdne	r4, [r2], #-211	@ 0xffffff2d	@ <UNPREDICTABLE>

0000012c <watchdog_reboot>:
 12c:	e92d4010 	push	{r4, lr}
 130:	e3a00001 	mov	r0, #1
 134:	ebfffffe 	bl	0 <watchdog_start_ticks>
 138:	e8bd8010 	pop	{r4, pc}

0000013c <watchdog_shutdown>:
 13c:	e92d4010 	push	{r4, lr}
 140:	e59f0014 	ldr	r0, [pc, #20]	@ 15c <watchdog_shutdown+0x20>
 144:	ebfffffe 	bl	0 <GET32>
 148:	e1a01000 	mov	r1, r0
 14c:	e59f000c 	ldr	r0, [pc, #12]	@ 160 <watchdog_shutdown+0x24>
 150:	ebfffffe 	bl	0 <PUT32>
 154:	ebfffffe 	bl	12c <watchdog_reboot>
 158:	e8bd8010 	pop	{r4, pc}
 15c:	7a100575 	bvc	401738 <watchdog_feed+0x4015d4>
 160:	20100020 	andscs	r0, r0, r0, lsr #32

00000164 <watchdog_feed>:
 164:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
 168:	e24dd00c 	sub	sp, sp, #12
 16c:	e59f3034 	ldr	r3, [pc, #52]	@ 1a8 <watchdog_feed+0x44>
 170:	e5930000 	ldr	r0, [r3]
 174:	e3500000 	cmp	r0, #0
 178:	0a000002 	beq	188 <watchdog_feed+0x24>
 17c:	ebfffffe 	bl	0 <watchdog_start_ticks>
 180:	e28dd00c 	add	sp, sp, #12
 184:	e49df004 	pop	{pc}		@ (ldr pc, [sp], #4)
 188:	e59f301c 	ldr	r3, [pc, #28]	@ 1ac <watchdog_feed+0x48>
 18c:	e58d3000 	str	r3, [sp]
 190:	e3a03048 	mov	r3, #72	@ 0x48
 194:	e59f2014 	ldr	r2, [pc, #20]	@ 1b0 <watchdog_feed+0x4c>
 198:	e59f1014 	ldr	r1, [pc, #20]	@ 1b4 <watchdog_feed+0x50>
 19c:	e59f0014 	ldr	r0, [pc, #20]	@ 1b8 <watchdog_feed+0x54>
 1a0:	ebfffffe 	bl	0 <printk>
 1a4:	ebfffffe 	bl	0 <clean_reboot>
 1a8:	00000000 	andeq	r0, r0, r0
 1ac:	00000048 	andeq	r0, r0, r8, asr #32
	...
 1b8:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	@ 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	@ 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	63746177 	cmnvs	r4, #-1073741795	@ 0xc000001d
  10:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
  14:	0000632e 	andeq	r6, r0, lr, lsr #6
  18:	253a7325 	ldrcs	r7, [sl, #-805]!	@ 0xfffffcdb
  1c:	64253a73 	strtvs	r3, [r5], #-2675	@ 0xfffff58d
  20:	4245443a 	submi	r4, r5, #973078528	@ 0x3a000000
  24:	453a4755 	ldrmi	r4, [sl, #-1877]!	@ 0xfffff8ab
  28:	524f5252 	subpl	r5, pc, #536870917	@ 0x20000005
  2c:	7341203a 	movtvc	r2, #4154	@ 0x103a
  30:	74726573 	ldrbtvc	r6, [r2], #-1395	@ 0xfffffa8d
  34:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  38:	60732560 	rsbsvs	r2, r3, r0, ror #10
  3c:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
  40:	2e64656c 	cdpcs	5, 6, cr6, cr4, cr12, {3}
  44:	0000000a 	andeq	r0, r0, sl
  48:	72616568 	rsbvc	r6, r1, #104, 10	@ 0x1a000000
  4c:	61656274 	smcvs	22052	@ 0x5624
  50:	Address 0x50 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	63746177 	cmnvs	r4, #-1073741795	@ 0xc000001d
   4:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
   8:	6565665f 	strbvs	r6, [r5, #-1631]!	@ 0xfffff9a1
   c:	Address 0xc is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000049a 	muleq	r0, sl, r4
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	0001f00e 	andeq	pc, r1, lr
  10:	01620c00 	cmneq	r2, r0, lsl #24
  14:	00840000 	addeq	r0, r4, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	01bc0000 			@ <UNDEFINED> instruction: 0x01bc0000
  20:	00000000 	andeq	r0, r0, r0
  24:	08020000 	stmdaeq	r2, {}	@ <UNPREDICTABLE>
  28:	0001a507 	andeq	sl, r1, r7, lsl #10
  2c:	07040200 	streq	r0, [r4, -r0, lsl #4]
  30:	00000186 	andeq	r0, r0, r6, lsl #3
  34:	6905040f 	stmdbvs	r5, {r0, r1, r2, r3, sl}
  38:	0200746e 	andeq	r7, r0, #1845493760	@ 0x6e000000
  3c:	03050601 	movweq	r0, #22017	@ 0x5601
  40:	02020000 	andeq	r0, r2, #0
  44:	0002c405 	andeq	ip, r2, r5, lsl #8
  48:	05040200 	streq	r0, [r4, #-512]	@ 0xfffffe00
  4c:	000002fc 	strdeq	r0, [r0], -ip
  50:	90050802 	andls	r0, r5, r2, lsl #16
  54:	02000002 	andeq	r0, r0, #2
  58:	00d50801 	sbcseq	r0, r5, r1, lsl #16
  5c:	02020000 	andeq	r0, r2, #0
  60:	00005707 	andeq	r5, r0, r7, lsl #14
  64:	07040200 	streq	r0, [r4, -r0, lsl #4]
  68:	000000f0 	strdeq	r0, [r0], -r0	@ <UNPREDICTABLE>
  6c:	9e080102 	cdpls	1, 0, cr0, cr8, cr2, {0}
  70:	0b000002 	bleq	80 <.debug_info+0x80>
  74:	0000006c 	andeq	r0, r0, ip, rrx
  78:	00730410 	rsbseq	r0, r3, r0, lsl r4
  7c:	07110000 	ldreq	r0, [r1, -r0]
  80:	00002d04 	andeq	r2, r0, r4, lsl #26
  84:	06040100 	streq	r0, [r4], -r0, lsl #2
  88:	000000c5 	andeq	r0, r0, r5, asr #1
  8c:	0002ee07 	andeq	lr, r2, r7, lsl #28
  90:	10001c00 	andne	r1, r0, r0, lsl #24
  94:	03210720 			@ <UNDEFINED> instruction: 0x03210720
  98:	00200000 	eoreq	r0, r0, r0
  9c:	49072010 	stmdbmi	r7, {r4, sp}
  a0:	24000000 	strcs	r0, [r0], #-0
  a4:	07201000 	streq	r1, [r0, -r0]!
  a8:	00000122 	andeq	r0, r0, r2, lsr #2
  ac:	5a000000 	bpl	b4 <.debug_info+0xb4>
  b0:	0001d712 	andeq	sp, r1, r2, lsl r7
  b4:	000c2000 	andeq	r2, ip, r0
  b8:	02000000 	andeq	r0, r0, #0
  bc:	02d50c01 	sbcseq	r0, r5, #256	@ 0x100
  c0:	05550000 	ldrbeq	r0, [r5, #-0]
  c4:	01481300 	mrseq	r1, (UNDEF: 120)
  c8:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
  cc:	00002d11 	andeq	r2, r0, r1, lsl sp
  d0:	00030500 	andeq	r0, r3, r0, lsl #10
  d4:	14000000 	strne	r0, [r0], #-0
  d8:	000000e3 	andeq	r0, r0, r3, ror #1
  dc:	0d067302 	stceq	3, cr7, [r6, #-8]
  e0:	000002ce 	andeq	r0, r0, lr, asr #5
  e4:	0034052e 	eorseq	r0, r4, lr, lsr #10
  e8:	00f50000 	rscseq	r0, r5, r0
  ec:	78080000 	stmdavc	r8, {}	@ <UNPREDICTABLE>
  f0:	15000000 	strne	r0, [r0, #-0]
  f4:	00b20d00 	adcseq	r0, r2, r0, lsl #26
  f8:	0aa50000 	beq	fe940100 <watchdog_feed+0xfe93ff9c>
  fc:	0000002d 	andeq	r0, r0, sp, lsr #32
 100:	0000010a 	andeq	r0, r0, sl, lsl #2
 104:	00002d08 	andeq	r2, r0, r8, lsl #26
 108:	f6160000 			@ <UNDEFINED> instruction: 0xf6160000
 10c:	02000002 	andeq	r0, r0, #2
 110:	012106a1 	smulwbeq	r1, r1, r6
 114:	2d080000 	stccs	0, cr0, [r8, #-0]
 118:	08000000 	stmdaeq	r0, {}	@ <UNPREDICTABLE>
 11c:	0000002d 	andeq	r0, r0, sp, lsr #32
 120:	01140400 	tsteq	r4, r0, lsl #8
 124:	64470000 	strbvs	r0, [r7], #-0
 128:	58000001 	stmdapl	r0, {r0}
 12c:	01000000 	mrseq	r0, (UNDEF: 0)
 130:	0001909c 	muleq	r1, ip, r0
 134:	01791700 	cmneq	r9, r0, lsl #14
 138:	01a00000 	moveq	r0, r0
 13c:	03050000 	movweq	r0, #20480	@ 0x5000
 140:	00000000 	andeq	r0, r0, r0
 144:	00018005 	andeq	r8, r1, r5
 148:	00042b00 	andeq	r2, r4, r0, lsl #22
 14c:	01a40900 			@ <UNDEFINED> instruction: 0x01a40900
 150:	00df0000 	sbcseq	r0, pc, r0
 154:	01860000 	orreq	r0, r6, r0
 158:	01010000 	mrseq	r0, (UNDEF: 1)
 15c:	18030550 	stmdane	r3, {r4, r6, r8, sl}
 160:	01000000 	mrseq	r0, (UNDEF: 0)
 164:	03055101 	movweq	r5, #20737	@ 0x5101
 168:	00000000 	andeq	r0, r0, r0
 16c:	05520101 	ldrbeq	r0, [r2, #-257]	@ 0xfffffeff
 170:	00000003 	andeq	r0, r0, r3
 174:	53010100 	movwpl	r0, #4352	@ 0x1100
 178:	01480802 	cmpeq	r8, r2, lsl #16
 17c:	05007d02 	streq	r7, [r0, #-3330]	@ 0xfffff2fe
 180:	00004803 	andeq	r4, r0, r3, lsl #16
 184:	a8050000 	stmdage	r5, {}	@ <UNPREDICTABLE>
 188:	d7000001 	strle	r0, [r0, -r1]
 18c:	00000000 	andeq	r0, r0, r0
 190:	00007318 	andeq	r7, r0, r8, lsl r3
 194:	0001a000 	andeq	sl, r1, r0
 198:	002d1900 	eoreq	r1, sp, r0, lsl #18
 19c:	000d0000 	andeq	r0, sp, r0
 1a0:	0001900b 	andeq	r9, r1, fp
 1a4:	00370400 	eorseq	r0, r7, r0, lsl #8
 1a8:	3c420000 	marcc	acc0, r0, r2
 1ac:	28000001 	stmdacs	r0, {r0}
 1b0:	01000000 	mrseq	r0, (UNDEF: 0)
 1b4:	0001f19c 	muleq	r1, ip, r1
 1b8:	01480900 	cmpeq	r8, r0, lsl #18
 1bc:	00f50000 	rscseq	r0, r5, r0
 1c0:	01d00000 	bicseq	r0, r0, r0
 1c4:	01010000 	mrseq	r0, (UNDEF: 1)
 1c8:	750c0550 	strvc	r0, [ip, #-1360]	@ 0xfffffab0
 1cc:	007a1005 	rsbseq	r1, sl, r5
 1d0:	00015409 	andeq	r5, r1, r9, lsl #8
 1d4:	00010a00 	andeq	r0, r1, r0, lsl #20
 1d8:	0001e700 	andeq	lr, r1, r0, lsl #14
 1dc:	50010100 	andpl	r0, r1, r0, lsl #2
 1e0:	00200c05 	eoreq	r0, r0, r5, lsl #24
 1e4:	05002010 	streq	r2, [r0, #-16]
 1e8:	00000158 	andeq	r0, r0, r8, asr r1
 1ec:	000001f1 	strdeq	r0, [r0], -r1
 1f0:	03110400 	tsteq	r1, #0, 8
 1f4:	2c3e0000 	ldccs	0, cr0, [lr], #-0
 1f8:	10000001 	andne	r0, r0, r1
 1fc:	01000000 	mrseq	r0, (UNDEF: 0)
 200:	0002159c 	muleq	r2, ip, r5
 204:	01380300 	teqeq	r8, r0, lsl #6
 208:	042b0000 	strteq	r0, [fp], #-0
 20c:	01010000 	mrseq	r0, (UNDEF: 1)
 210:	00310150 	eorseq	r0, r1, r0, asr r1
 214:	01bc0600 			@ <UNDEFINED> instruction: 0x01bc0600
 218:	0a3a0000 	beq	e80220 <watchdog_feed+0xe800bc>
 21c:	0000002d 	andeq	r0, r0, sp, lsr #32
 220:	00000110 	andeq	r0, r0, r0, lsl r1
 224:	0000001c 	andeq	r0, r0, ip, lsl r0
 228:	02389c01 	eorseq	r9, r8, #256	@ 0x100
 22c:	18050000 	stmdane	r5, {}	@ <UNPREDICTABLE>
 230:	38000001 	stmdacc	r0, {r0}
 234:	00000002 	andeq	r0, r0, r2
 238:	00006a06 	andeq	r6, r0, r6, lsl #20
 23c:	2d0a3600 	stccs	6, cr3, [sl, #-0]
 240:	f4000000 	vst4.8	{d0-d3}, [r0], r0
 244:	1c000000 	stcne	0, cr0, [r0], {-0}
 248:	01000000 	mrseq	r0, (UNDEF: 0)
 24c:	00025b9c 	muleq	r2, ip, fp
 250:	00fc0500 	rscseq	r0, ip, r0, lsl #10
 254:	025b0000 	subseq	r0, fp, #0
 258:	06000000 	streq	r0, [r0], -r0
 25c:	0000012e 	andeq	r0, r0, lr, lsr #2
 260:	002d0a32 	eoreq	r0, sp, r2, lsr sl
 264:	00e40000 	rsceq	r0, r4, r0
 268:	00100000 	andseq	r0, r0, r0
 26c:	9c010000 	stcls	0, cr0, [r1], {-0}
 270:	0000027e 	andeq	r0, r0, lr, ror r2
 274:	0000ec05 	andeq	lr, r0, r5, lsl #24
 278:	00027e00 	andeq	r7, r2, r0, lsl #28
 27c:	b8060000 	stmdalt	r6, {}	@ <UNPREDICTABLE>
 280:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
 284:	00002d0a 	andeq	r2, r0, sl, lsl #26
 288:	0000cc00 	andeq	ip, r0, r0, lsl #24
 28c:	00001800 	andeq	r1, r0, r0, lsl #16
 290:	ab9c0100 	blge	fe700698 <watchdog_feed+0xfe700534>
 294:	03000002 	movweq	r0, #2
 298:	000000d8 	ldrdeq	r0, [r0], -r8
 29c:	000000f5 	strdeq	r0, [r0], -r5
 2a0:	05500101 	ldrbeq	r0, [r0, #-257]	@ 0xfffffeff
 2a4:	1000240c 	andne	r2, r0, ip, lsl #8
 2a8:	04000020 	streq	r0, [r0], #-32	@ 0xffffffe0
 2ac:	00000152 	andeq	r0, r0, r2, asr r1
 2b0:	0000b02a 	andeq	fp, r0, sl, lsr #32
 2b4:	00001c00 	andeq	r1, r0, r0, lsl #24
 2b8:	dc9c0100 	ldcle	1, cr0, [ip], {0}
 2bc:	03000002 	movweq	r0, #2
 2c0:	000000c0 	andeq	r0, r0, r0, asr #1
 2c4:	0000010a 	andeq	r0, r0, sl, lsl #2
 2c8:	05500101 	ldrbeq	r0, [r0, #-257]	@ 0xfffffeff
 2cc:	10001c0c 	andne	r1, r0, ip, lsl #24
 2d0:	51010120 	tstpl	r1, r0, lsr #2
 2d4:	00200c05 	eoreq	r0, r0, r5, lsl #24
 2d8:	00005a00 	andeq	r5, r0, r0, lsl #20
 2dc:	0002b604 	andeq	fp, r2, r4, lsl #12
 2e0:	00942600 	addseq	r2, r4, r0, lsl #12
 2e4:	001c0000 	andseq	r0, ip, r0
 2e8:	9c010000 	stcls	0, cr0, [r1], {-0}
 2ec:	0000030d 	andeq	r0, r0, sp, lsl #6
 2f0:	0000a403 	andeq	sl, r0, r3, lsl #8
 2f4:	00010a00 	andeq	r0, r1, r0, lsl #20
 2f8:	50010100 	andpl	r0, r1, r0, lsl #2
 2fc:	001c0c05 	andseq	r0, ip, r5, lsl #24
 300:	01012010 	tsteq	r1, r0, lsl r0
 304:	020c0551 	andeq	r0, ip, #339738624	@ 0x14400000
 308:	005a0001 	subseq	r0, sl, r1
 30c:	000e0600 	andeq	r0, lr, r0, lsl #12
 310:	05220000 	streq	r0, [r2, #-0]!
 314:	00000034 	andeq	r0, r0, r4, lsr r0
 318:	0000007c 	andeq	r0, r0, ip, ror r0
 31c:	00000018 	andeq	r0, r0, r8, lsl r0
 320:	033a9c01 	teqeq	sl, #256	@ 0x100
 324:	88030000 	stmdahi	r3, {}	@ <UNPREDICTABLE>
 328:	f5000000 			@ <UNDEFINED> instruction: 0xf5000000
 32c:	01000000 	mrseq	r0, (UNDEF: 0)
 330:	0c055001 	stceq	0, cr5, [r5], {1}
 334:	2010001c 	andscs	r0, r0, ip, lsl r0
 338:	a3040000 	movwge	r0, #16384	@ 0x4000
 33c:	1e000002 	cdpne	0, 0, cr0, cr0, cr2, {0}
 340:	00000064 	andeq	r0, r0, r4, rrx
 344:	00000018 	andeq	r0, r0, r8, lsl r0
 348:	03939c01 	orrseq	r9, r3, #256	@ 0x100
 34c:	730a0000 	movwvc	r0, #40960	@ 0xa000
 350:	1e006365 	cdpne	3, 0, cr6, cr0, cr5, {3}
 354:	00002d22 	andeq	r2, r0, r2, lsr #26
 358:	00001000 	andeq	r1, r0, r0
 35c:	00000c00 	andeq	r0, r0, r0, lsl #24
 360:	00780300 	rsbseq	r0, r8, r0, lsl #6
 364:	03930000 	orrseq	r0, r3, #0
 368:	01010000 	mrseq	r0, (UNDEF: 1)
 36c:	03a32350 			@ <UNDEFINED> instruction: 0x03a32350
 370:	a82600a5 	stmdage	r6!, {r0, r2, r5, r7}
 374:	3500a82d 	strcc	sl, [r0, #-2093]	@ 0xfffff7d3
 378:	a503a324 	strge	sl, [r3, #-804]	@ 0xfffffcdc
 37c:	2da82600 	stccs	6, cr2, [r8]
 380:	321c00a8 	andscc	r0, ip, #168	@ 0xa8
 384:	a503a324 	strge	sl, [r3, #-804]	@ 0xfffffcdc
 388:	2da82600 	stccs	6, cr2, [r8]
 38c:	332200a8 			@ <UNDEFINED> instruction: 0x332200a8
 390:	04000024 	streq	r0, [r0], #-36	@ 0xffffffdc
 394:	00000102 	andeq	r0, r0, r2, lsl #2
 398:	00004c1a 	andeq	r4, r0, sl, lsl ip
 39c:	00001800 	andeq	r1, r0, r0, lsl #16
 3a0:	eb9c0100 	bl	fe7007a8 <watchdog_feed+0xfe700644>
 3a4:	0a000003 	beq	3b8 <.debug_info+0x3b8>
 3a8:	1a00736d 	bne	1d164 <watchdog_feed+0x1d000>
 3ac:	00002d21 	andeq	r2, r0, r1, lsr #26
 3b0:	00002800 	andeq	r2, r0, r0, lsl #16
 3b4:	00002400 	andeq	r2, r0, r0, lsl #8
 3b8:	00600300 	rsbeq	r0, r0, r0, lsl #6
 3bc:	03eb0000 	mvneq	r0, #0
 3c0:	01010000 	mrseq	r0, (UNDEF: 1)
 3c4:	03a32350 			@ <UNDEFINED> instruction: 0x03a32350
 3c8:	a82600a5 	stmdage	r6!, {r0, r2, r5, r7}
 3cc:	3500a82d 	strcc	sl, [r0, #-2093]	@ 0xfffff7d3
 3d0:	a503a324 	strge	sl, [r3, #-804]	@ 0xfffffcdc
 3d4:	2da82600 	stccs	6, cr2, [r8]
 3d8:	321c00a8 	andscc	r0, ip, #168	@ 0xa8
 3dc:	a503a324 	strge	sl, [r3, #-804]	@ 0xfffffcdc
 3e0:	2da82600 	stccs	6, cr2, [r8]
 3e4:	332200a8 			@ <UNDEFINED> instruction: 0x332200a8
 3e8:	04000024 	streq	r0, [r0], #-36	@ 0xffffffdc
 3ec:	00000193 	muleq	r0, r3, r1
 3f0:	00003c16 	andeq	r3, r0, r6, lsl ip
 3f4:	00001000 	andeq	r1, r0, r0
 3f8:	2b9c0100 	blcs	fe700800 <watchdog_feed+0xfe70069c>
 3fc:	0a000004 	beq	414 <.debug_info+0x414>
 400:	16007375 			@ <UNDEFINED> instruction: 0x16007375
 404:	00002d21 	andeq	r2, r0, r1, lsr #26
 408:	00004000 	andeq	r4, r0, r0
 40c:	00003c00 	andeq	r3, r0, r0, lsl #24
 410:	00480300 	subeq	r0, r8, r0, lsl #6
 414:	042b0000 	strteq	r0, [fp], #-0
 418:	01010000 	mrseq	r0, (UNDEF: 1)
 41c:	03a30b50 			@ <UNDEFINED> instruction: 0x03a30b50
 420:	a82600a5 	stmdage	r6!, {r0, r2, r5, r7}
 424:	3400a82d 	strcc	sl, [r0], #-2093	@ 0xfffff7d3
 428:	1a000025 	bne	4c4 <watchdog_feed+0x360>
 42c:	00000022 	andeq	r0, r0, r2, lsr #32
 430:	00061001 	andeq	r1, r6, r1
 434:	3c000000 	stccc	0, cr0, [r0], {-0}
 438:	01000000 	mrseq	r0, (UNDEF: 0)
 43c:	00511b9c 			@ <UNDEFINED> instruction: 0x00511b9c
 440:	10010000 	andne	r0, r1, r0
 444:	00002d24 	andeq	r2, r0, r4, lsr #26
 448:	00005a00 	andeq	r5, r0, r0, lsl #20
 44c:	00005400 	andeq	r5, r0, r0, lsl #8
 450:	001c0900 	andseq	r0, ip, r0, lsl #18
 454:	010a0000 	mrseq	r0, (UNDEF: 10)
 458:	04800000 	streq	r0, [r0], #0
 45c:	01010000 	mrseq	r0, (UNDEF: 1)
 460:	240c0550 	strcs	r0, [ip], #-1360	@ 0xfffffab0
 464:	01201000 			@ <UNDEFINED> instruction: 0x01201000
 468:	a3145101 	tstge	r4, #1073741824	@ 0x40000000
 46c:	2600a503 	strcs	sl, [r0], -r3, lsl #10
 470:	00a82da8 	adceq	r2, r8, r8, lsr #27
 474:	ffffff0c 			@ <UNDEFINED> instruction: 0xffffff0c
 478:	b4081a00 	strlt	r1, [r8], #-2560	@ 0xfffff600
 47c:	00212447 	eoreq	r2, r1, r7, asr #8
 480:	00002803 	andeq	r2, r0, r3, lsl #16
 484:	00010a00 	andeq	r0, r1, r0, lsl #20
 488:	50010100 	andpl	r0, r1, r0, lsl #2
 48c:	001c0c05 	andseq	r0, ip, r5, lsl #24
 490:	01012010 	tsteq	r1, r0, lsl r0
 494:	200c0551 	andcs	r0, ip, r1, asr r5
 498:	005a0000 	subseq	r0, sl, r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	02004901 	andeq	r4, r0, #16384	@ 0x4000
   4:	00187e18 	andseq	r7, r8, r8, lsl lr
   8:	00240200 	eoreq	r0, r4, r0, lsl #4
   c:	0b3e0b0b 	bleq	f82c40 <watchdog_feed+0xf82adc>
  10:	00000e03 	andeq	r0, r0, r3, lsl #28
  14:	7d014803 	stcvc	8, cr4, [r1, #-12]
  18:	00137f01 	andseq	r7, r3, r1, lsl #30
  1c:	012e0400 			@ <UNDEFINED> instruction: 0x012e0400
  20:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  24:	3b01213a 	blcc	48514 <watchdog_feed+0x483b0>
  28:	0621390b 	strteq	r3, [r1], -fp, lsl #18
  2c:	01111927 	tsteq	r1, r7, lsr #18
  30:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  34:	1301197a 	movwne	r1, #6522	@ 0x197a
  38:	48050000 	stmdami	r5, {}	@ <UNPREDICTABLE>
  3c:	7f017d00 	svcvc	0x00017d00
  40:	06000013 			@ <UNDEFINED> instruction: 0x06000013
  44:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  48:	213a0e03 	teqcs	sl, r3, lsl #28
  4c:	390b3b01 	stmdbcc	fp, {r0, r8, r9, fp, ip, sp}
  50:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  54:	12011113 	andne	r1, r1, #-1073741820	@ 0xc0000004
  58:	7a184006 	bvc	610078 <watchdog_feed+0x60ff14>
  5c:	00130119 	andseq	r0, r3, r9, lsl r1
  60:	00280700 	eoreq	r0, r8, r0, lsl #14
  64:	061c0e03 	ldreq	r0, [ip], -r3, lsl #28
  68:	05080000 	streq	r0, [r8, #-0]
  6c:	00134900 	andseq	r4, r3, r0, lsl #18
  70:	01480900 	cmpeq	r8, r0, lsl #18
  74:	137f017d 	cmnne	pc, #1073741855	@ 0x4000001f
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	0300050a 	movweq	r0, #1290	@ 0x50a
  80:	01213a08 			@ <UNDEFINED> instruction: 0x01213a08
  84:	0b390b3b 	bleq	e42d78 <watchdog_feed+0xe42c14>
  88:	17021349 	strne	r1, [r2, -r9, asr #6]
  8c:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
  90:	00260b00 	eoreq	r0, r6, r0, lsl #22
  94:	00001349 	andeq	r1, r0, r9, asr #6
  98:	0300280c 	movweq	r2, #2060	@ 0x80c
  9c:	00051c0e 	andeq	r1, r5, lr, lsl #24
  a0:	012e0d00 			@ <UNDEFINED> instruction: 0x012e0d00
  a4:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  a8:	3b02213a 	blcc	88598 <watchdog_feed+0x88434>
  ac:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  b0:	3c134919 			@ <UNDEFINED> instruction: 0x3c134919
  b4:	00130119 	andseq	r0, r3, r9, lsl r1
  b8:	01110e00 	tsteq	r1, r0, lsl #28
  bc:	0b130e25 	bleq	4c3958 <watchdog_feed+0x4c37f4>
  c0:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
  c4:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  c8:	00001710 	andeq	r1, r0, r0, lsl r7
  cc:	0b00240f 	bleq	9110 <watchdog_feed+0x8fac>
  d0:	030b3e0b 	movweq	r3, #48651	@ 0xbe0b
  d4:	10000008 	andne	r0, r0, r8
  d8:	0b0b000f 	bleq	2c011c <watchdog_feed+0x2bffb8>
  dc:	00001349 	andeq	r1, r0, r9, asr #6
  e0:	3e010411 	mcrcc	4, 0, r0, cr1, cr1, {0}
  e4:	490b0b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp}
  e8:	3b0b3a13 	blcc	2ce93c <watchdog_feed+0x2ce7d8>
  ec:	010b390b 	tsteq	fp, fp, lsl #18
  f0:	12000013 	andne	r0, r0, #19
  f4:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
  f8:	00000b1c 	andeq	r0, r0, ip, lsl fp
  fc:	03003413 	movweq	r3, #1043	@ 0x413
 100:	3b0b3a0e 	blcc	2ce940 <watchdog_feed+0x2ce7dc>
 104:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 108:	00180213 	andseq	r0, r8, r3, lsl r2
 10c:	002e1400 	eoreq	r1, lr, r0, lsl #8
 110:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
 114:	0b3b0b3a 	bleq	ec2e04 <watchdog_feed+0xec2ca0>
 118:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 11c:	3c190187 	ldccc	1, cr0, [r9], {135}	@ 0x87
 120:	15000019 	strne	r0, [r0, #-25]	@ 0xffffffe7
 124:	00000018 	andeq	r0, r0, r8, lsl r0
 128:	3f012e16 	svccc	0x00012e16
 12c:	3a0e0319 	bcc	380d98 <watchdog_feed+0x380c34>
 130:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 134:	3c19270b 	ldccc	7, cr2, [r9], {11}
 138:	00130119 	andseq	r0, r3, r9, lsl r1
 13c:	00341700 	eorseq	r1, r4, r0, lsl #14
 140:	13490e03 	movtne	r0, #40451	@ 0x9e03
 144:	18021934 	stmdane	r2, {r2, r4, r5, r8, fp, ip}
 148:	01180000 	tsteq	r8, r0
 14c:	01134901 	tsteq	r3, r1, lsl #18
 150:	19000013 	stmdbne	r0, {r0, r1, r4}
 154:	13490021 	movtne	r0, #36897	@ 0x9021
 158:	00000b2f 	andeq	r0, r0, pc, lsr #22
 15c:	3f012e1a 	svccc	0x00012e1a
 160:	3a0e0319 	bcc	380dcc <watchdog_feed+0x380c68>
 164:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 168:	1119270b 	tstne	r9, fp, lsl #14
 16c:	40061201 	andmi	r1, r6, r1, lsl #4
 170:	00197a18 	andseq	r7, r9, r8, lsl sl
 174:	00051b00 	andeq	r1, r5, r0, lsl #22
 178:	0b3a0e03 	bleq	e8398c <watchdog_feed+0xe83828>
 17c:	0b390b3b 	bleq	e42e70 <watchdog_feed+0xe42d0c>
 180:	17021349 	strne	r1, [r2, -r9, asr #6]
 184:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000073 	andeq	r0, r0, r3, ror r0
   4:	00040005 	andeq	r0, r4, r5
	...
  10:	01706404 	cmneq	r0, r4, lsl #8
  14:	7c700450 	ldclvc	4, cr0, [r0], #-320	@ 0xfffffec0
  18:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  1c:	2da82600 	stccs	6, cr2, [r8]
  20:	009f00a8 	addseq	r0, pc, r8, lsr #1
  24:	00000000 	andeq	r0, r0, r0
  28:	01584c04 	cmpeq	r8, r4, lsl #24
  2c:	64580450 	ldrbvs	r0, [r8], #-1104	@ 0xfffffbb0
  30:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  34:	2da82600 	stccs	6, cr2, [r8]
  38:	009f00a8 	addseq	r0, pc, r8, lsr #1
  3c:	00000000 	andeq	r0, r0, r0
  40:	01443c04 	cmpeq	r4, r4, lsl #24
  44:	4c440450 	mcrrmi	4, 5, r0, r4, cr0
  48:	a503a30a 	strge	sl, [r3, #-778]	@ 0xfffffcf6
  4c:	2da82600 	stccs	6, cr2, [r8]
  50:	009f00a8 	addseq	r0, pc, r8, lsr #1
  54:	00000000 	andeq	r0, r0, r0
  58:	00040000 	andeq	r0, r4, r0
  5c:	04500110 	ldrbeq	r0, [r0], #-272	@ 0xfffffef0
  60:	03051b10 	movweq	r1, #23312	@ 0x5b10
  64:	00000000 	andeq	r0, r0, r0
  68:	0a3c1b04 	beq	f06c80 <watchdog_feed+0xf06b1c>
  6c:	00a503a3 	adceq	r0, r5, r3, lsr #7
  70:	a82da826 	stmdage	sp!, {r1, r2, r5, fp, sp, pc}
  74:	Address 0x74 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000001bc 			@ <UNDEFINED> instruction: 0x000001bc
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000173 	andeq	r0, r0, r3, ror r1
   4:	006d0003 	rsbeq	r0, sp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			@ <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
  2c:	6a72612f 	bvs	1c984f0 <watchdog_feed+0x1c9838c>
  30:	2f6b6976 	svccs	0x006b6976
  34:	676f7250 			@ <UNDEFINED> instruction: 0x676f7250
  38:	6d6d6172 	stclvs	1, cr6, [sp, #-456]!	@ 0xfffffe38
  3c:	2f676e69 	svccs	0x00676e69
  40:	73632f63 	cmnvc	r3, #396	@ 0x18c
  44:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  48:	7734322d 	ldrvc	r3, [r4, -sp, lsr #4]!
  4c:	2f2f6e69 	svccs	0x002f6e69
  50:	7062696c 	rsbvc	r6, r2, ip, ror #18
  54:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  58:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  5c:	77000065 	strvc	r0, [r0, -r5, rrx]
  60:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
  64:	2e676f64 	cdpcs	15, 6, cr6, cr7, cr4, {3}
  68:	00010063 	andeq	r0, r1, r3, rrx
  6c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  70:	0200682e 	andeq	r6, r0, #3014656	@ 0x2e0000
  74:	05000000 	streq	r0, [r0, #-0]
  78:	0205002b 	andeq	r0, r5, #43	@ 0x2b
  7c:	00000000 	andeq	r0, r0, r0
  80:	06010f03 	streq	r0, [r1], -r3, lsl #30
  84:	06030501 	streq	r0, [r3], -r1, lsl #10
  88:	060d052f 	streq	r0, [sp], -pc, lsr #10
  8c:	06030501 	streq	r0, [r3], -r1, lsl #10
  90:	062a054b 	strteq	r0, [sl], -fp, asr #10
  94:	2e030501 	cdpcs	5, 0, cr0, cr3, cr1, {0}
  98:	01056706 	tsteq	r5, r6, lsl #14
  9c:	25056706 	strcs	r6, [r5, #-1798]	@ 0xfffff8fa
  a0:	0106a006 	tsteq	r6, r6
  a4:	2f060305 	svccs	0x00060305
  a8:	01052e06 	tsteq	r5, r6, lsl #28
  ac:	0625052f 	strteq	r0, [r5], -pc, lsr #10
  b0:	05010630 	streq	r0, [r1, #-1584]	@ 0xfffff9d0
  b4:	062f0603 	strteq	r0, [pc], -r3, lsl #12
  b8:	4b01054a 	blmi	415e8 <watchdog_feed+0x41484>
  bc:	30062705 	andcc	r2, r6, r5, lsl #14
  c0:	03050106 	movweq	r0, #20742	@ 0x5106
  c4:	4a062f06 	bmi	18bce4 <watchdog_feed+0x18bb80>
  c8:	054b0105 	strbeq	r0, [fp, #-261]	@ 0xfffffefb
  cc:	0530061f 	ldreq	r0, [r0, #-1567]!	@ 0xfffff9e1
  d0:	0a052f03 	beq	14bce4 <watchdog_feed+0x14bb80>
  d4:	01050106 	tsteq	r5, r6, lsl #2
  d8:	061a054b 	ldreq	r0, [sl], -fp, asr #10
  dc:	2f030568 	svccs	0x00030568
  e0:	67060105 	strvs	r0, [r6, -r5, lsl #2]
  e4:	68061c05 	stmdavs	r6, {r0, r2, sl, fp, ip}
  e8:	052f0305 	streq	r0, [pc, #-773]!	@ fffffdeb <watchdog_feed+0xfffffc87>
  ec:	05670601 	strbeq	r0, [r7, #-1537]!	@ 0xfffff9ff
  f0:	0568062d 	strbeq	r0, [r8, #-1581]!	@ 0xfffff9d3
  f4:	0a052f03 	beq	14bd08 <watchdog_feed+0x14bba4>
  f8:	01050106 	tsteq	r5, r6, lsl #2
  fc:	062a054b 	strteq	r0, [sl], -fp, asr #10
 100:	2f030568 	svccs	0x00030568
 104:	01060a05 	tsteq	r6, r5, lsl #20
 108:	052f0105 	streq	r0, [pc, #-261]!	@ b <.debug_line+0xb>
 10c:	054c062a 	strbeq	r0, [ip, #-1578]	@ 0xfffff9d6
 110:	0a052f03 	beq	14bd24 <watchdog_feed+0x14bbc0>
 114:	26050106 	strcs	r0, [r5], -r6, lsl #2
 118:	01040200 	mrseq	r0, R12_usr
 11c:	4b01052e 	blmi	415dc <watchdog_feed+0x41478>
 120:	68062b05 	stmdavs	r6, {r0, r2, r8, r9, fp, sp}
 124:	052f0305 	streq	r0, [pc, #-773]!	@ fffffe27 <watchdog_feed+0xfffffcc3>
 128:	0501060a 	streq	r0, [r1, #-1546]	@ 0xfffff9f6
 12c:	04020026 	streq	r0, [r2], #-38	@ 0xffffffda
 130:	01052e01 	tsteq	r5, r1, lsl #28
 134:	061c054b 	ldreq	r0, [ip], -fp, asr #10
 138:	2f030568 	svccs	0x00030568
 13c:	4b060105 	blmi	180558 <watchdog_feed+0x1803f4>
 140:	30061e05 	andcc	r1, r6, r5, lsl #28
 144:	002f0305 	eoreq	r0, pc, r5, lsl #6
 148:	06010402 	streq	r0, [r1], -r2, lsl #8
 14c:	054b0666 	strbeq	r0, [fp, #-1638]	@ 0xfffff99a
 150:	052f0601 	streq	r0, [pc, #-1537]!	@ fffffb57 <watchdog_feed+0xfffff9f3>
 154:	0568061a 	strbeq	r0, [r8, #-1562]!	@ 0xfffff9e6
 158:	00014b03 	andeq	r4, r1, r3, lsl #22
 15c:	82020402 	andhi	r0, r2, #33554432	@ 0x2000000
 160:	06010513 			@ <UNDEFINED> instruction: 0x06010513
 164:	0003052f 	andeq	r0, r3, pc, lsr #10
 168:	06010402 	streq	r0, [r1], -r2, lsl #8
 16c:	04020048 	streq	r0, [r2], #-72	@ 0xffffffb8
 170:	0c02d601 	stceq	6, cr13, [r2], {1}
 174:	Address 0x174 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	525f4d50 	subspl	r4, pc, #80, 26	@ 0x1400
   4:	5f435453 	svcpl	0x00435453
   8:	45534552 	ldrbmi	r4, [r3, #-1362]	@ 0xfffffaae
   c:	61770054 	cmnvs	r7, r4, asr r0
  10:	64686374 	strbtvs	r6, [r8], #-884	@ 0xfffffc8c
  14:	695f676f 	ldmdbvs	pc, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^	@ <UNPREDICTABLE>
  18:	75725f73 	ldrbvc	r5, [r2, #-3955]!	@ 0xfffff08d
  1c:	6e696e6e 	cdpvs	14, 6, cr6, cr9, cr14, {3}
  20:	61770067 	cmnvs	r7, r7, rrx
  24:	64686374 	strbtvs	r6, [r8], #-884	@ 0xfffffc8c
  28:	735f676f 	cmpvc	pc, #29097984	@ 0x1bc0000
  2c:	74726174 	ldrbtvc	r6, [r2], #-372	@ 0xfffffe8c
  30:	6369745f 	cmnvs	r9, #1593835520	@ 0x5f000000
  34:	7700736b 	strvc	r7, [r0, -fp, ror #6]
  38:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
  3c:	5f676f64 	svcpl	0x00676f64
  40:	74756873 	ldrbtvc	r6, [r5], #-2163	@ 0xfffff78d
  44:	6e776f64 	cdpvs	15, 7, cr6, cr7, cr4, {3}
  48:	5f4d5000 	svcpl	0x004d5000
  4c:	474f4457 	smlsldmi	r4, pc, r7, r4	@ <UNPREDICTABLE>
  50:	63697400 	cmnvs	r9, #0, 8
  54:	7300736b 	movwvc	r7, #875	@ 0x36b
  58:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
  5c:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  60:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  64:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  68:	61770074 	cmnvs	r7, r4, ror r0
  6c:	64686374 	strbtvs	r6, [r8], #-884	@ 0xfffffc8c
  70:	675f676f 	ldrbvs	r6, [pc, -pc, ror #14]
  74:	745f7465 	ldrbvc	r7, [pc], #-1125	@ 7c <.debug_str+0x7c>
  78:	5f656d69 	svcpl	0x00656d69
  7c:	7466656c 	strbtvc	r6, [r6], #-1388	@ 0xfffffa94
  80:	00736d5f 	rsbseq	r6, r3, pc, asr sp
  84:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	@ ffffffd0 <watchdog_feed+0xfffffe6c>
  88:	72612f65 	rsbvc	r2, r1, #404	@ 0x194
  8c:	6b69766a 	blvs	1a5da3c <watchdog_feed+0x1a5d8d8>
  90:	6f72502f 	svcvs	0x0072502f
  94:	6d617267 	stclvs	2, cr7, [r1, #-412]!	@ 0xfffffe64
  98:	676e696d 	strbvs	r6, [lr, -sp, ror #18]!
  9c:	632f632f 			@ <UNDEFINED> instruction: 0x632f632f
  a0:	30343173 	eorscc	r3, r4, r3, ror r1
  a4:	34322d65 	ldrtcc	r2, [r2], #-3429	@ 0xfffff29b
  a8:	2f6e6977 	svccs	0x006e6977
  ac:	7062696c 	rsbvc	r6, r2, ip, ror #18
  b0:	45470069 	strbmi	r0, [r7, #-105]	@ 0xffffff97
  b4:	00323354 	eorseq	r3, r2, r4, asr r3
  b8:	63746177 	cmnvs	r4, #-1073741795	@ 0xc000001d
  bc:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
  c0:	7465675f 	strbtvc	r6, [r5], #-1887	@ 0xfffff8a1
  c4:	6d69745f 	stclvs	4, cr7, [r9, #-380]!	@ 0xfffffe84
  c8:	656c5f65 	strbvs	r5, [ip, #-3941]!	@ 0xfffff09b
  cc:	745f7466 	ldrbvc	r7, [pc], #-1126	@ d4 <.debug_str+0xd4>
  d0:	736b6369 	cmnvc	fp, #-1543503871	@ 0xa4000001
  d4:	736e7500 	cmnvc	lr, #0, 10
  d8:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  dc:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  e0:	63007261 	movwvs	r7, #609	@ 0x261
  e4:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  e8:	6265725f 	rsbvs	r7, r5, #-268435451	@ 0xf0000005
  ec:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  f0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  f4:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  f8:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  fc:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 100:	61770074 	cmnvs	r7, r4, ror r0
 104:	64686374 	strbtvs	r6, [r8], #-884	@ 0xfffffc8c
 108:	735f676f 	cmpvc	pc, #29097984	@ 0x1bc0000
 10c:	74726174 	ldrbtvc	r6, [r2], #-372	@ 0xfffffe8c
 110:	00736d5f 	rsbseq	r6, r3, pc, asr sp
 114:	63746177 	cmnvs	r4, #-1073741795	@ 0xc000001d
 118:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
 11c:	6565665f 	strbvs	r6, [r5, #-1631]!	@ 0xfffff9a1
 120:	4d500064 	ldclmi	0, cr0, [r0, #-400]	@ 0xfffffe70
 124:	5341505f 	movtpl	r5, #4191	@ 0x105f
 128:	524f5753 	subpl	r5, pc, #21757952	@ 0x14c0000
 12c:	61770044 	cmnvs	r7, r4, asr #32
 130:	64686374 	strbtvs	r6, [r8], #-884	@ 0xfffffc8c
 134:	675f676f 	ldrbvs	r6, [pc, -pc, ror #14]
 138:	745f7465 	ldrbvc	r7, [pc], #-1125	@ 140 <.debug_str+0x140>
 13c:	5f656d69 	svcpl	0x00656d69
 140:	7466656c 	strbtvc	r6, [r6], #-1388	@ 0xfffffa94
 144:	0073755f 	rsbseq	r7, r3, pc, asr r5
 148:	72616568 	rsbvc	r6, r1, #104, 10	@ 0x1a000000
 14c:	61656274 	smcvs	22052	@ 0x5624
 150:	61770074 	cmnvs	r7, r4, ror r0
 154:	64686374 	strbtvs	r6, [r8], #-884	@ 0xfffffc8c
 158:	725f676f 	subsvc	r6, pc, #29097984	@ 0x1bc0000
 15c:	6d757365 	ldclvs	3, cr7, [r5, #-404]!	@ 0xfffffe6c
 160:	2f2e0065 	svccs	0x002e0065
 164:	66617473 			@ <UNDEFINED> instruction: 0x66617473
 168:	72732d66 	rsbsvc	r2, r3, #6528	@ 0x1980
 16c:	61772f63 	cmnvs	r7, r3, ror #30
 170:	64686374 	strbtvs	r6, [r8], #-884	@ 0xfffffc8c
 174:	632e676f 			@ <UNDEFINED> instruction: 0x632e676f
 178:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
 17c:	54434e55 	strbpl	r4, [r3], #-3669	@ 0xfffff1ab
 180:	5f4e4f49 	svcpl	0x004e4f49
 184:	6e75005f 	mrcvs	0, 3, r0, cr5, cr15, {2}
 188:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 18c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 190:	7700746e 	strvc	r7, [r0, -lr, ror #8]
 194:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
 198:	5f676f64 	svcpl	0x00676f64
 19c:	72617473 	rsbvc	r7, r1, #1929379840	@ 0x73000000
 1a0:	73755f74 	cmnvc	r5, #116, 30	@ 0x1d0
 1a4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1a8:	6f6c2067 	svcvs	0x006c2067
 1ac:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
 1b0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 1b4:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1b8:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1bc:	63746177 	cmnvs	r4, #-1073741795	@ 0xc000001d
 1c0:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
 1c4:	7465675f 	strbtvc	r6, [r5], #-1887	@ 0xfffff8a1
 1c8:	6d69745f 	stclvs	4, cr7, [r9, #-380]!	@ 0xfffffe84
 1cc:	656c5f65 	strbvs	r5, [ip, #-3941]!	@ 0xfffff09b
 1d0:	735f7466 	cmpvc	pc, #1711276032	@ 0x66000000
 1d4:	50006365 	andpl	r6, r0, r5, ror #6
 1d8:	53525f4d 	cmppl	r2, #308	@ 0x134
 1dc:	575f4354 			@ <UNDEFINED> instruction: 0x575f4354
 1e0:	47464352 	smlsldmi	r4, r6, r2, r3
 1e4:	4c55465f 	mrrcmi	6, 5, r4, r5, cr15
 1e8:	45525f4c 	ldrbmi	r5, [r2, #-3916]	@ 0xfffff0b4
 1ec:	00544553 	subseq	r4, r4, r3, asr r5
 1f0:	20554e47 	subscs	r4, r5, r7, asr #28
 1f4:	20393943 	eorscs	r3, r9, r3, asr #18
 1f8:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
 1fc:	2d20302e 	stccs	0, cr3, [r0, #-184]!	@ 0xffffff48
 200:	7570636d 	ldrbvc	r6, [r0, #-877]!	@ 0xfffffc93
 204:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
 208:	36373131 			@ <UNDEFINED> instruction: 0x36373131
 20c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 210:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
 214:	656e7574 	strbvs	r7, [lr, #-1396]!	@ 0xfffffa8c
 218:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
 21c:	36373131 			@ <UNDEFINED> instruction: 0x36373131
 220:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 224:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
 228:	752d6f6e 	strvc	r6, [sp, #-3950]!	@ 0xfffff092
 22c:	696c616e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, sp, lr}^
 230:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
 234:	6363612d 	cmnvs	r3, #1073741835	@ 0x4000000b
 238:	20737365 	rsbscs	r7, r3, r5, ror #6
 23c:	70746d2d 	rsbsvc	r6, r4, sp, lsr #26
 240:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
 244:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
 248:	616f6c66 	cmnvs	pc, r6, ror #24
 24c:	62612d74 	rsbvs	r2, r1, #116, 26	@ 0x1d00
 250:	6f733d69 	svcvs	0x00733d69
 254:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
 258:	6d72616d 	ldclvs	1, cr6, [r2, #-436]!	@ 0xfffffe4c
 25c:	616d2d20 	cmnvs	sp, r0, lsr #26
 260:	3d686372 	stclcc	3, cr6, [r8, #-456]!	@ 0xfffffe38
 264:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 268:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 26c:	6467672d 	strbtvs	r6, [r7], #-1837	@ 0xfffff8d3
 270:	4f2d2062 	svcmi	0x002d2062
 274:	732d2067 			@ <UNDEFINED> instruction: 0x732d2067
 278:	673d6474 			@ <UNDEFINED> instruction: 0x673d6474
 27c:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 280:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 284:	73656572 	cmnvc	r5, #478150656	@ 0x1c800000
 288:	646e6174 	strbtvs	r6, [lr], #-372	@ 0xfffffe8c
 28c:	00676e69 	rsbeq	r6, r7, r9, ror #28
 290:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 294:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 298:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 29c:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
 2a0:	77007261 	strvc	r7, [r0, -r1, ror #4]
 2a4:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
 2a8:	5f676f64 	svcpl	0x00676f64
 2ac:	72617473 	rsbvc	r7, r1, #1929379840	@ 0x73000000
 2b0:	65735f74 	ldrbvs	r5, [r3, #-3956]!	@ 0xfffff08c
 2b4:	61770063 	cmnvs	r7, r3, rrx
 2b8:	64686374 	strbtvs	r6, [r8], #-884	@ 0xfffffc8c
 2bc:	735f676f 	cmpvc	pc, #29097984	@ 0x1bc0000
 2c0:	00706f74 	rsbseq	r6, r0, r4, ror pc
 2c4:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
 2c8:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 2cc:	72700074 	rsbsvc	r0, r0, #116	@ 0x74
 2d0:	6b746e69 	blvs	1d1bc7c <watchdog_feed+0x1d1bb18>
 2d4:	5f4d5000 	svcpl	0x004d5000
 2d8:	53545352 	cmppl	r4, #1207959553	@ 0x48000001
 2dc:	5341525f 	movtpl	r5, #4703	@ 0x125f
 2e0:	52454250 	subpl	r4, r5, #80, 4
 2e4:	49505952 	ldmdbmi	r0, {r1, r4, r6, r8, fp, ip, lr}^
 2e8:	4c41485f 	mcrrmi	8, 5, r4, r1, cr15
 2ec:	4d500054 	ldclmi	0, cr0, [r0, #-336]	@ 0xfffffeb0
 2f0:	5453525f 	ldrbpl	r5, [r3], #-607	@ 0xfffffda1
 2f4:	55500043 	ldrbpl	r0, [r0, #-67]	@ 0xffffffbd
 2f8:	00323354 	eorseq	r3, r2, r4, asr r3
 2fc:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 300:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 304:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 308:	2064656e 	rsbcs	r6, r4, lr, ror #10
 30c:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
 310:	74617700 	strbtvc	r7, [r1], #-1792	@ 0xfffff900
 314:	6f646863 	svcvs	0x00646863
 318:	65725f67 	ldrbvs	r5, [r2, #-3943]!	@ 0xfffff099
 31c:	746f6f62 	strbtvc	r6, [pc], #-3938	@ 324 <.debug_str+0x324>
 320:	5f4d5000 	svcpl	0x004d5000
 324:	53545352 	cmppl	r4, #1207959553	@ 0x48000001
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4128203a 			@ <UNDEFINED> instruction: 0x4128203a
   8:	20686372 	rsbcs	r6, r8, r2, ror r3
   c:	6f706552 	svcvs	0x00706552
  10:	6f746973 	svcvs	0x00746973
  14:	20297972 	eorcs	r7, r9, r2, ror r9
  18:	312e3431 			@ <UNDEFINED> instruction: 0x312e3431
  1c:	Address 0x1c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28
  28:	00000014 	andeq	r0, r0, r4, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	0000003c 	andeq	r0, r0, ip, lsr r0
  34:	00000010 	andeq	r0, r0, r0, lsl r0
  38:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  3c:	00018e02 	andeq	r8, r1, r2, lsl #28
  40:	00000014 	andeq	r0, r0, r4, lsl r0
  44:	00000000 	andeq	r0, r0, r0
  48:	0000004c 	andeq	r0, r0, ip, asr #32
  4c:	00000018 	andeq	r0, r0, r8, lsl r0
  50:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  54:	00018e02 	andeq	r8, r1, r2, lsl #28
  58:	00000014 	andeq	r0, r0, r4, lsl r0
  5c:	00000000 	andeq	r0, r0, r0
  60:	00000064 	andeq	r0, r0, r4, rrx
  64:	00000018 	andeq	r0, r0, r8, lsl r0
  68:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  6c:	00018e02 	andeq	r8, r1, r2, lsl #28
  70:	00000014 	andeq	r0, r0, r4, lsl r0
  74:	00000000 	andeq	r0, r0, r0
  78:	0000007c 	andeq	r0, r0, ip, ror r0
  7c:	00000018 	andeq	r0, r0, r8, lsl r0
  80:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  84:	00018e02 	andeq	r8, r1, r2, lsl #28
  88:	00000014 	andeq	r0, r0, r4, lsl r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	00000094 	muleq	r0, r4, r0
  94:	0000001c 	andeq	r0, r0, ip, lsl r0
  98:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  9c:	00018e02 	andeq	r8, r1, r2, lsl #28
  a0:	00000014 	andeq	r0, r0, r4, lsl r0
  a4:	00000000 	andeq	r0, r0, r0
  a8:	000000b0 	strheq	r0, [r0], -r0	@ <UNPREDICTABLE>
  ac:	0000001c 	andeq	r0, r0, ip, lsl r0
  b0:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  b4:	00018e02 	andeq	r8, r1, r2, lsl #28
  b8:	00000014 	andeq	r0, r0, r4, lsl r0
  bc:	00000000 	andeq	r0, r0, r0
  c0:	000000cc 	andeq	r0, r0, ip, asr #1
  c4:	00000018 	andeq	r0, r0, r8, lsl r0
  c8:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  cc:	00018e02 	andeq	r8, r1, r2, lsl #28
  d0:	00000014 	andeq	r0, r0, r4, lsl r0
  d4:	00000000 	andeq	r0, r0, r0
  d8:	000000e4 	andeq	r0, r0, r4, ror #1
  dc:	00000010 	andeq	r0, r0, r0, lsl r0
  e0:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  e4:	00018e02 	andeq	r8, r1, r2, lsl #28
  e8:	00000014 	andeq	r0, r0, r4, lsl r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	000000f4 	strdeq	r0, [r0], -r4
  f4:	0000001c 	andeq	r0, r0, ip, lsl r0
  f8:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  fc:	00018e02 	andeq	r8, r1, r2, lsl #28
 100:	00000014 	andeq	r0, r0, r4, lsl r0
 104:	00000000 	andeq	r0, r0, r0
 108:	00000110 	andeq	r0, r0, r0, lsl r1
 10c:	0000001c 	andeq	r0, r0, ip, lsl r0
 110:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
 114:	00018e02 	andeq	r8, r1, r2, lsl #28
 118:	00000014 	andeq	r0, r0, r4, lsl r0
 11c:	00000000 	andeq	r0, r0, r0
 120:	0000012c 	andeq	r0, r0, ip, lsr #2
 124:	00000010 	andeq	r0, r0, r0, lsl r0
 128:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
 12c:	00018e02 	andeq	r8, r1, r2, lsl #28
 130:	00000014 	andeq	r0, r0, r4, lsl r0
 134:	00000000 	andeq	r0, r0, r0
 138:	0000013c 	andeq	r0, r0, ip, lsr r1
 13c:	00000028 	andeq	r0, r0, r8, lsr #32
 140:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
 144:	00018e02 	andeq	r8, r1, r2, lsl #28
 148:	0000001c 	andeq	r0, r0, ip, lsl r0
 14c:	00000000 	andeq	r0, r0, r0
 150:	00000164 	andeq	r0, r0, r4, ror #2
 154:	00000058 	andeq	r0, r0, r8, asr r0
 158:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
 15c:	100e4201 	andne	r4, lr, r1, lsl #4
 160:	040e0a4c 	streq	r0, [lr], #-2636	@ 0xfffff5b4
 164:	00000b42 	andeq	r0, r0, r2, asr #22

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <watchdog_feed+0x12cd6c8>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <watchdog_feed+0x462cc>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


staff-start.o:     file format elf32-littlearm


Disassembly of section .text.boot:

00000000 <_start>:
   0:	e3a00013 	mov	r0, #19
   4:	e3800080 	orr	r0, r0, #128	@ 0x80
   8:	e129f000 	msr	CPSR_fc, r0
   c:	e3a01000 	mov	r1, #0
  10:	ee071f95 	mcr	15, 0, r1, cr7, cr5, {4}
  14:	e3a0d302 	mov	sp, #134217728	@ 0x8000000
  18:	e3a0b000 	mov	fp, #0
  1c:	ebfffffe 	bl	0 <_cstart>
  20:	ebfffffe 	bl	0 <rpi_reboot>

00000024 <PUT32>:
  24:	e5801000 	str	r1, [r0]
  28:	e12fff1e 	bx	lr

0000002c <GET32>:
  2c:	e5900000 	ldr	r0, [r0]
  30:	e12fff1e 	bx	lr

00000034 <BRANCHTO>:
  34:	e12fff10 	bx	r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <BRANCHTO+0x168d7f8>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	@ 0xfffff6ff
  1c:	Address 0x1c is out of bounds.


gpio-pud.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <gpio_set_pud>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e24dd008 	sub	sp, sp, #8
   8:	e350001f 	cmp	r0, #31
   c:	8a000020 	bhi	94 <gpio_set_pud+0x94>
  10:	e1a05000 	mov	r5, r0
  14:	e1a04001 	mov	r4, r1
  18:	e3510003 	cmp	r1, #3
  1c:	8a000024 	bhi	b4 <gpio_set_pud+0xb4>
  20:	e3510002 	cmp	r1, #2
  24:	8a00002a 	bhi	d4 <gpio_set_pud+0xd4>
  28:	ebfffffe 	bl	0 <dev_barrier>
  2c:	e59f60b8 	ldr	r6, [pc, #184]	@ ec <gpio_set_pud+0xec>
  30:	e1a01004 	mov	r1, r4
  34:	e1a00006 	mov	r0, r6
  38:	ebfffffe 	bl	0 <PUT32>
  3c:	e3a00096 	mov	r0, #150	@ 0x96
  40:	ebfffffe 	bl	0 <delay_us>
  44:	e59f40a4 	ldr	r4, [pc, #164]	@ f0 <gpio_set_pud+0xf0>
  48:	e3a01001 	mov	r1, #1
  4c:	e1a01511 	lsl	r1, r1, r5
  50:	e1a00004 	mov	r0, r4
  54:	ebfffffe 	bl	0 <PUT32>
  58:	e3a00096 	mov	r0, #150	@ 0x96
  5c:	ebfffffe 	bl	0 <delay_us>
  60:	e3a01000 	mov	r1, #0
  64:	e1a00006 	mov	r0, r6
  68:	ebfffffe 	bl	0 <PUT32>
  6c:	e3a00096 	mov	r0, #150	@ 0x96
  70:	ebfffffe 	bl	0 <delay_us>
  74:	e3a01000 	mov	r1, #0
  78:	e1a00004 	mov	r0, r4
  7c:	ebfffffe 	bl	0 <PUT32>
  80:	e3a00096 	mov	r0, #150	@ 0x96
  84:	ebfffffe 	bl	0 <delay_us>
  88:	ebfffffe 	bl	0 <dev_barrier>
  8c:	e28dd008 	add	sp, sp, #8
  90:	e8bd8070 	pop	{r4, r5, r6, pc}
  94:	e59f3058 	ldr	r3, [pc, #88]	@ f4 <gpio_set_pud+0xf4>
  98:	e58d3000 	str	r3, [sp]
  9c:	e3a03012 	mov	r3, #18
  a0:	e59f2050 	ldr	r2, [pc, #80]	@ f8 <gpio_set_pud+0xf8>
  a4:	e59f1050 	ldr	r1, [pc, #80]	@ fc <gpio_set_pud+0xfc>
  a8:	e59f0050 	ldr	r0, [pc, #80]	@ 100 <gpio_set_pud+0x100>
  ac:	ebfffffe 	bl	0 <printk>
  b0:	ebfffffe 	bl	0 <clean_reboot>
  b4:	e59f3048 	ldr	r3, [pc, #72]	@ 104 <gpio_set_pud+0x104>
  b8:	e58d3000 	str	r3, [sp]
  bc:	e3a03013 	mov	r3, #19
  c0:	e59f2030 	ldr	r2, [pc, #48]	@ f8 <gpio_set_pud+0xf8>
  c4:	e59f1030 	ldr	r1, [pc, #48]	@ fc <gpio_set_pud+0xfc>
  c8:	e59f0038 	ldr	r0, [pc, #56]	@ 108 <gpio_set_pud+0x108>
  cc:	ebfffffe 	bl	0 <printk>
  d0:	ebfffffe 	bl	0 <clean_reboot>
  d4:	e3a03018 	mov	r3, #24
  d8:	e59f2018 	ldr	r2, [pc, #24]	@ f8 <gpio_set_pud+0xf8>
  dc:	e59f1018 	ldr	r1, [pc, #24]	@ fc <gpio_set_pud+0xfc>
  e0:	e59f0024 	ldr	r0, [pc, #36]	@ 10c <gpio_set_pud+0x10c>
  e4:	ebfffffe 	bl	0 <printk>
  e8:	ebfffffe 	bl	0 <clean_reboot>
  ec:	20200094 	mlacs	r0, r4, r0, r0
  f0:	20200098 	mlacs	r0, r8, r0, r0
  f4:	00000044 	andeq	r0, r0, r4, asr #32
	...
 100:	0000000c 	andeq	r0, r0, ip
 104:	00000088 	andeq	r0, r0, r8, lsl #1
 108:	00000050 	andeq	r0, r0, r0, asr r0
 10c:	00000090 	muleq	r0, r0, r0

00000110 <gpio_set_pullup>:
 110:	e92d4010 	push	{r4, lr}
 114:	e3a01002 	mov	r1, #2
 118:	ebfffffe 	bl	0 <gpio_set_pud>
 11c:	e8bd8010 	pop	{r4, pc}

00000120 <gpio_set_pulldown>:
 120:	e92d4010 	push	{r4, lr}
 124:	e3a01001 	mov	r1, #1
 128:	ebfffffe 	bl	0 <gpio_set_pud>
 12c:	e8bd8010 	pop	{r4, pc}

00000130 <gpio_pud_off>:
 130:	e92d4010 	push	{r4, lr}
 134:	e3a01000 	mov	r1, #0
 138:	ebfffffe 	bl	0 <gpio_set_pud>
 13c:	e8bd8010 	pop	{r4, pc}

00000140 <gpio_get_pud>:
 140:	e92d4010 	push	{r4, lr}
 144:	e59f0008 	ldr	r0, [pc, #8]	@ 154 <gpio_get_pud+0x14>
 148:	ebfffffe 	bl	0 <GET32>
 14c:	e2000003 	and	r0, r0, #3
 150:	e8bd8010 	pop	{r4, pc}
 154:	20200094 	mlacs	r0, r4, r0, r0

00000158 <gpio_is_pullup>:
 158:	e92d4010 	push	{r4, lr}
 15c:	ebfffffe 	bl	140 <gpio_get_pud>
 160:	e3500002 	cmp	r0, #2
 164:	13a00000 	movne	r0, #0
 168:	03a00001 	moveq	r0, #1
 16c:	e8bd8010 	pop	{r4, pc}

00000170 <gpio_is_pulldown>:
 170:	e92d4010 	push	{r4, lr}
 174:	ebfffffe 	bl	140 <gpio_get_pud>
 178:	e3500001 	cmp	r0, #1
 17c:	13a00000 	movne	r0, #0
 180:	03a00001 	moveq	r0, #1
 184:	e8bd8010 	pop	{r4, pc}

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	6f697067 	svcvs	0x00697067
   4:	6475702d 	ldrbtvs	r7, [r5], #-45	@ 0xffffffd3
   8:	0000632e 	andeq	r6, r0, lr, lsr #6
   c:	253a7325 	ldrcs	r7, [sl, #-805]!	@ 0xfffffcdb
  10:	64253a73 	strtvs	r3, [r5], #-2675	@ 0xfffff58d
  14:	4245443a 	submi	r4, r5, #973078528	@ 0x3a000000
  18:	453a4755 	ldrmi	r4, [sl, #-1877]!	@ 0xfffff8ab
  1c:	524f5252 	subpl	r5, pc, #536870917	@ 0x20000005
  20:	6544203a 	strbvs	r2, [r4, #-58]	@ 0xffffffc6
  24:	646e616d 	strbtvs	r6, [lr], #-365	@ 0xfffffe93
  28:	73256020 			@ <UNDEFINED> instruction: 0x73256020
  2c:	61662060 	cmnvs	r6, r0, rrx
  30:	64656c69 	strbtvs	r6, [r5], #-3177	@ 0xfffff397
  34:	6e69703a 	mcrvs	0, 3, r7, cr9, cr10, {1}
  38:	6f6f7420 	svcvs	0x006f7420
  3c:	72616c20 	rsbvc	r6, r1, #32, 24	@ 0x2000
  40:	000a6567 	andeq	r6, sl, r7, ror #10
  44:	206e6970 	rsbcs	r6, lr, r0, ror r9
  48:	3233203c 	eorscc	r2, r3, #60	@ 0x3c
  4c:	00000000 	andeq	r0, r0, r0
  50:	253a7325 	ldrcs	r7, [sl, #-805]!	@ 0xfffffcdb
  54:	64253a73 	strtvs	r3, [r5], #-2675	@ 0xfffff58d
  58:	4245443a 	submi	r4, r5, #973078528	@ 0x3a000000
  5c:	453a4755 	ldrmi	r4, [sl, #-1877]!	@ 0xfffff8ab
  60:	524f5252 	subpl	r5, pc, #536870917	@ 0x20000005
  64:	6544203a 	strbvs	r2, [r4, #-58]	@ 0xffffffc6
  68:	646e616d 	strbtvs	r6, [lr], #-365	@ 0xfffffe93
  6c:	73256020 			@ <UNDEFINED> instruction: 0x73256020
  70:	61662060 	cmnvs	r6, r0, rrx
  74:	64656c69 	strbtvs	r6, [r5], #-3177	@ 0xfffff397
  78:	6475703a 	ldrbtvs	r7, [r5], #-58	@ 0xffffffc6
  7c:	6f6f7420 	svcvs	0x006f7420
  80:	72616c20 	rsbvc	r6, r1, #32, 24	@ 0x2000
  84:	000a6567 	andeq	r6, sl, r7, ror #10
  88:	20647570 	rsbcs	r7, r4, r0, ror r5
  8c:	0034203c 	eorseq	r2, r4, ip, lsr r0
  90:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  94:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  98:	3a73253a 	bcc	1cc9588 <gpio_is_pulldown+0x1cc9418>
  9c:	773a6425 	ldrvc	r6, [sl, -r5, lsr #8]!
  a0:	0a746168 	beq	1d18648 <gpio_is_pulldown+0x1d184d8>
	...

Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	6f697067 	svcvs	0x00697067
   4:	7465735f 	strbtvc	r7, [r5], #-863	@ 0xfffffca1
   8:	6475705f 	ldrbtvs	r7, [r5], #-95	@ 0xffffffa1
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000045a 	andeq	r0, r0, sl, asr r4
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000194 	muleq	r0, r4, r1
  10:	0000b70c 	andeq	fp, r0, ip, lsl #14
  14:	00010200 	andeq	r0, r1, r0, lsl #4
  18:	00000000 	andeq	r0, r0, r0
  1c:	00018800 	andeq	r8, r1, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	@ 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	93070403 	movwls	r0, #29699	@ 0x7403
  30:	03000000 	movweq	r0, #0
  34:	01880601 	orreq	r0, r8, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	00016805 	andeq	r6, r1, r5, lsl #16
  40:	05040300 	streq	r0, [r4, #-768]	@ 0xfffffd00
  44:	0000017f 	andeq	r0, r0, pc, ror r1
  48:	36050803 	strcc	r0, [r5], -r3, lsl #16
  4c:	03000001 	movweq	r0, #1
  50:	001f0801 	andseq	r0, pc, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00004907 	andeq	r4, r0, r7, lsl #18
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000037 	andeq	r0, r0, r7, lsr r0
  64:	a0070803 	andge	r0, r7, r3, lsl #16
  68:	03000000 	movweq	r0, #0
  6c:	01440801 	cmpeq	r4, r1, lsl #16
  70:	6b040000 	blvs	100078 <gpio_is_pulldown+0xfff08>
  74:	05000000 	streq	r0, [r0, #-0]
  78:	000000dc 	ldrdeq	r0, [r0], -ip
  7c:	2c110501 	ldccs	5, cr0, [r1], {1}
  80:	05000000 	streq	r0, [r0, #-0]
  84:	0000002d 	andeq	r0, r0, sp, lsr #32
  88:	2c110601 	ldccs	6, cr0, [r1], {1}
  8c:	06000000 	streq	r0, [r0], -r0
  90:	004f0107 	subeq	r0, pc, r7, lsl #2
  94:	3c010000 	stccc	0, cr0, [r1], {-0}
  98:	0000aa06 	andeq	sl, r0, r6, lsl #20
  9c:	02470700 	subeq	r0, r7, #0, 14
  a0:	07020000 	streq	r0, [r2, -r0]
  a4:	0000015a 	andeq	r0, r0, sl, asr r1
  a8:	49080001 	stmdbmi	r8, {r0}
  ac:	01000001 	tsteq	r0, r1
  b0:	00250541 	eoreq	r0, r5, r1, asr #10
  b4:	01700000 	cmneq	r0, r0
  b8:	00180000 	andseq	r0, r8, r0
  bc:	9c010000 	stcls	0, cr0, [r1], {-0}
  c0:	000000ea 	andeq	r0, r0, sl, ror #1
  c4:	6e697009 	cdpvs	0, 6, cr7, cr9, cr9, {0}
  c8:	1f410100 	svcne	0x00410100
  cc:	0000002c 	andeq	r0, r0, ip, lsr #32
  d0:	00000004 	andeq	r0, r0, r4
  d4:	00000000 	andeq	r0, r0, r0
  d8:	0001780a 	andeq	r7, r1, sl, lsl #16
  dc:	00012a00 	andeq	r2, r1, r0, lsl #20
  e0:	50010b00 	andpl	r0, r1, r0, lsl #22
  e4:	5001f303 	andpl	pc, r1, r3, lsl #6
  e8:	5c080000 	stcpl	0, cr0, [r8], {-0}
  ec:	01000000 	mrseq	r0, (UNDEF: 0)
  f0:	0025053e 	eoreq	r0, r5, lr, lsr r5
  f4:	01580000 	cmpeq	r8, r0
  f8:	00180000 	andseq	r0, r8, r0
  fc:	9c010000 	stcls	0, cr0, [r1], {-0}
 100:	0000012a 	andeq	r0, r0, sl, lsr #2
 104:	6e697009 	cdpvs	0, 6, cr7, cr9, cr9, {0}
 108:	1d3e0100 	ldcne	1, cr0, [lr, #-0]
 10c:	0000002c 	andeq	r0, r0, ip, lsr #32
 110:	00000029 	andeq	r0, r0, r9, lsr #32
 114:	00000025 	andeq	r0, r0, r5, lsr #32
 118:	0001600a 	andeq	r6, r1, sl
 11c:	00012a00 	andeq	r2, r1, r0, lsl #20
 120:	50010b00 	andpl	r0, r1, r0, lsl #22
 124:	5001f303 	andpl	pc, r1, r3, lsl #6
 128:	c2080000 	andgt	r0, r8, #0
 12c:	01000000 	mrseq	r0, (UNDEF: 0)
 130:	00250538 	eoreq	r0, r5, r8, lsr r5
 134:	01400000 	mrseq	r0, (UNDEF: 64)
 138:	00180000 	andseq	r0, r8, r0
 13c:	9c010000 	stcls	0, cr0, [r1], {-0}
 140:	0000016c 	andeq	r0, r0, ip, ror #2
 144:	6e697009 	cdpvs	0, 6, cr7, cr9, cr9, {0}
 148:	1b380100 	blne	e00550 <gpio_is_pulldown+0xe003e0>
 14c:	0000002c 	andeq	r0, r0, ip, lsr #32
 150:	0000004e 	andeq	r0, r0, lr, asr #32
 154:	0000004a 	andeq	r0, r0, sl, asr #32
 158:	00014c0a 	andeq	r4, r1, sl, lsl #24
 15c:	00041500 	andeq	r1, r4, r0, lsl #10
 160:	50010b00 	andpl	r0, r1, r0, lsl #22
 164:	00940c05 	addseq	r0, r4, r5, lsl #24
 168:	00002020 	andeq	r2, r0, r0, lsr #32
 16c:	00000c0c 	andeq	r0, r0, ip, lsl #24
 170:	06360100 	ldrteq	r0, [r6], -r0, lsl #2
 174:	00000130 	andeq	r0, r0, r0, lsr r1
 178:	00000010 	andeq	r0, r0, r0, lsl r0
 17c:	01ad9c01 			@ <UNDEFINED> instruction: 0x01ad9c01
 180:	70090000 	andvc	r0, r9, r0
 184:	01006e69 	tsteq	r0, r9, ror #28
 188:	002c1c36 	eoreq	r1, ip, r6, lsr ip
 18c:	00730000 	rsbseq	r0, r3, r0
 190:	006f0000 	rsbeq	r0, pc, r0
 194:	3c0a0000 	stccc	0, cr0, [sl], {-0}
 198:	2f000001 	svccs	0x00000001
 19c:	0b000002 	bleq	1ac <.debug_info+0x1ac>
 1a0:	f3035001 	vhadd.u8	d5, d3, d1
 1a4:	010b5001 	tsteq	fp, r1
 1a8:	00300151 	eorseq	r0, r0, r1, asr r1
 1ac:	006b0c00 	rsbeq	r0, fp, r0, lsl #24
 1b0:	35010000 	strcc	r0, [r1, #-0]
 1b4:	00012006 	andeq	r2, r1, r6
 1b8:	00001000 	andeq	r1, r0, r0
 1bc:	ee9c0100 	cdp	1, 9, cr0, cr12, cr0, {0}
 1c0:	09000001 	stmdbeq	r0, {r0}
 1c4:	006e6970 	rsbeq	r6, lr, r0, ror r9
 1c8:	2c213501 	stccs	5, cr3, [r1], #-4
 1cc:	98000000 	stmdals	r0, {}	@ <UNPREDICTABLE>
 1d0:	94000000 	strls	r0, [r0], #-0
 1d4:	0a000000 	beq	1dc <.debug_info+0x1dc>
 1d8:	0000012c 	andeq	r0, r0, ip, lsr #2
 1dc:	0000022f 	andeq	r0, r0, pc, lsr #4
 1e0:	0350010b 	cmpeq	r0, #-1073741822	@ 0xc0000002
 1e4:	0b5001f3 	bleq	14009b8 <gpio_is_pulldown+0x1400848>
 1e8:	31015101 	tstcc	r1, r1, lsl #2
 1ec:	e50c0000 	str	r0, [ip, #-0]
 1f0:	01000000 	mrseq	r0, (UNDEF: 0)
 1f4:	01100634 	tsteq	r0, r4, lsr r6
 1f8:	00100000 	andseq	r0, r0, r0
 1fc:	9c010000 	stcls	0, cr0, [r1], {-0}
 200:	0000022f 	andeq	r0, r0, pc, lsr #4
 204:	6e697009 	cdpvs	0, 6, cr7, cr9, cr9, {0}
 208:	1f340100 	svcne	0x00340100
 20c:	0000002c 	andeq	r0, r0, ip, lsr #32
 210:	000000bd 	strheq	r0, [r0], -sp
 214:	000000b9 	strheq	r0, [r0], -r9
 218:	00011c0a 	andeq	r1, r1, sl, lsl #24
 21c:	00022f00 	andeq	r2, r2, r0, lsl #30
 220:	50010b00 	andpl	r0, r1, r0, lsl #22
 224:	5001f303 	andpl	pc, r1, r3, lsl #6
 228:	0151010b 	cmpeq	r1, fp, lsl #2
 22c:	0c000032 	stceq	0, cr0, [r0], {50}	@ 0x32
 230:	000000cf 	andeq	r0, r0, pc, asr #1
 234:	00061101 	andeq	r1, r6, r1, lsl #2
 238:	10000000 	andne	r0, r0, r0
 23c:	01000001 	tsteq	r0, r1
 240:	0004009c 	muleq	r4, ip, r0
 244:	69700900 	ldmdbvs	r0!, {r8, fp}^
 248:	1101006e 	tstne	r1, lr, rrx
 24c:	00002c1c 	andeq	r2, r0, ip, lsl ip
 250:	0000ee00 	andeq	lr, r0, r0, lsl #28
 254:	0000de00 	andeq	sp, r0, r0, lsl #28
 258:	75700900 	ldrbvc	r0, [r0, #-2304]!	@ 0xfffff700
 25c:	11010064 	tstne	r1, r4, rrx
 260:	00002c2a 	andeq	r2, r0, sl, lsr #24
 264:	00016300 	andeq	r6, r1, r0, lsl #6
 268:	00015100 	andeq	r5, r1, r0, lsl #2
 26c:	007d0d00 	rsbseq	r0, sp, r0, lsl #26
 270:	04100000 	ldreq	r0, [r0], #-0
 274:	03050000 	movweq	r0, #20480	@ 0x5000
 278:	00000000 	andeq	r0, r0, r0
 27c:	00002c0e 	andeq	r2, r0, lr, lsl #24
 280:	00042100 	andeq	r2, r4, r0, lsl #2
 284:	003c0f00 	eorseq	r0, ip, r0, lsl #30
 288:	042d0000 	strteq	r0, [sp], #-0
 28c:	029f0000 	addseq	r0, pc, #0
 290:	010b0000 	mrseq	r0, (UNDEF: 11)
 294:	00760250 	rsbseq	r0, r6, r0, asr r2
 298:	0251010b 	subseq	r0, r1, #-1073741822	@ 0xc0000002
 29c:	0f000074 	svceq	0x00000074
 2a0:	00000044 	andeq	r0, r0, r4, asr #32
 2a4:	00000439 	andeq	r0, r0, r9, lsr r4
 2a8:	000002b3 			@ <UNDEFINED> instruction: 0x000002b3
 2ac:	0250010b 	subseq	r0, r0, #-1073741822	@ 0xc0000002
 2b0:	0f009608 	svceq	0x00009608
 2b4:	00000058 	andeq	r0, r0, r8, asr r0
 2b8:	0000042d 	andeq	r0, r0, sp, lsr #8
 2bc:	000002cf 	andeq	r0, r0, pc, asr #5
 2c0:	0250010b 	subseq	r0, r0, #-1073741822	@ 0xc0000002
 2c4:	010b0074 	tsteq	fp, r4, ror r0
 2c8:	75310451 	ldrvc	r0, [r1, #-1105]!	@ 0xfffffbaf
 2cc:	0f002400 	svceq	0x00002400
 2d0:	00000060 	andeq	r0, r0, r0, rrx
 2d4:	00000439 	andeq	r0, r0, r9, lsr r4
 2d8:	000002e3 	andeq	r0, r0, r3, ror #5
 2dc:	0250010b 	subseq	r0, r0, #-1073741822	@ 0xc0000002
 2e0:	0f009608 	svceq	0x00009608
 2e4:	0000006c 	andeq	r0, r0, ip, rrx
 2e8:	0000042d 	andeq	r0, r0, sp, lsr #8
 2ec:	000002fc 	strdeq	r0, [r0], -ip
 2f0:	0250010b 	subseq	r0, r0, #-1073741822	@ 0xc0000002
 2f4:	010b0076 	tsteq	fp, r6, ror r0
 2f8:	00300151 	eorseq	r0, r0, r1, asr r1
 2fc:	0000740f 	andeq	r7, r0, pc, lsl #8
 300:	00043900 	andeq	r3, r4, r0, lsl #18
 304:	00031000 	andeq	r1, r3, r0
 308:	50010b00 	andpl	r0, r1, r0, lsl #22
 30c:	00960802 	addseq	r0, r6, r2, lsl #16
 310:	0000800f 	andeq	r8, r0, pc
 314:	00042d00 	andeq	r2, r4, r0, lsl #26
 318:	00032900 	andeq	r2, r3, r0, lsl #18
 31c:	50010b00 	andpl	r0, r1, r0, lsl #22
 320:	0b007402 	bleq	1d330 <gpio_is_pulldown+0x1d1c0>
 324:	30015101 	andcc	r5, r1, r1, lsl #2
 328:	00880f00 	addeq	r0, r8, r0, lsl #30
 32c:	04390000 	ldrteq	r0, [r9], #-0
 330:	033d0000 	teqeq	sp, #0
 334:	010b0000 	mrseq	r0, (UNDEF: 11)
 338:	96080250 			@ <UNDEFINED> instruction: 0x96080250
 33c:	008c0e00 	addeq	r0, ip, r0, lsl #28
 340:	04210000 	strteq	r0, [r1], #-0
 344:	b00f0000 	andlt	r0, pc, r0
 348:	45000000 	strmi	r0, [r0, #-0]
 34c:	7e000004 	cdpvc	0, 0, cr0, cr0, cr4, {0}
 350:	0b000003 	bleq	364 <.debug_info+0x364>
 354:	03055001 	movweq	r5, #20481	@ 0x5001
 358:	0000000c 	andeq	r0, r0, ip
 35c:	0551010b 	ldrbeq	r0, [r1, #-267]	@ 0xfffffef5
 360:	00000003 	andeq	r0, r0, r3
 364:	52010b00 	andpl	r0, r1, #0, 22
 368:	00000305 	andeq	r0, r0, r5, lsl #6
 36c:	010b0000 	mrseq	r0, (UNDEF: 11)
 370:	0b420153 	bleq	10808c4 <gpio_is_pulldown+0x1080754>
 374:	05007d02 	streq	r7, [r0, #-3330]	@ 0xfffff2fe
 378:	00004403 	andeq	r4, r0, r3, lsl #8
 37c:	b40e0000 	strlt	r0, [lr], #-0
 380:	51000000 	mrspl	r0, (UNDEF: 0)
 384:	0f000004 	svceq	0x00000004
 388:	000000d0 	ldrdeq	r0, [r0], -r0	@ <UNPREDICTABLE>
 38c:	00000445 	andeq	r0, r0, r5, asr #8
 390:	000003bf 			@ <UNDEFINED> instruction: 0x000003bf
 394:	0550010b 	ldrbeq	r0, [r0, #-267]	@ 0xfffffef5
 398:	00005003 	andeq	r5, r0, r3
 39c:	51010b00 	tstpl	r1, r0, lsl #22
 3a0:	00000305 	andeq	r0, r0, r5, lsl #6
 3a4:	010b0000 	mrseq	r0, (UNDEF: 11)
 3a8:	00030552 	andeq	r0, r3, r2, asr r5
 3ac:	0b000000 	bleq	3b4 <.debug_info+0x3b4>
 3b0:	43015301 	movwmi	r5, #4865	@ 0x1301
 3b4:	007d020b 	rsbseq	r0, sp, fp, lsl #4
 3b8:	00880305 	addeq	r0, r8, r5, lsl #6
 3bc:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 3c0:	000000d4 	ldrdeq	r0, [r0], -r4
 3c4:	00000451 	andeq	r0, r0, r1, asr r4
 3c8:	0000e80f 	andeq	lr, r0, pc, lsl #16
 3cc:	00044500 	andeq	r4, r4, r0, lsl #10
 3d0:	0003f600 	andeq	pc, r3, r0, lsl #12
 3d4:	50010b00 	andpl	r0, r1, r0, lsl #22
 3d8:	00900305 	addseq	r0, r0, r5, lsl #6
 3dc:	010b0000 	mrseq	r0, (UNDEF: 11)
 3e0:	00030551 	andeq	r0, r3, r1, asr r5
 3e4:	0b000000 	bleq	3ec <.debug_info+0x3ec>
 3e8:	03055201 	movweq	r5, #20993	@ 0x5201
 3ec:	00000000 	andeq	r0, r0, r0
 3f0:	0153010b 	cmpeq	r3, fp, lsl #2
 3f4:	ec0e0048 	stc	0, cr0, [lr], {72}	@ 0x48
 3f8:	51000000 	mrspl	r0, (UNDEF: 0)
 3fc:	00000004 	andeq	r0, r0, r4
 400:	00007210 	andeq	r7, r0, r0, lsl r2
 404:	00041000 	andeq	r1, r4, r0
 408:	002c1100 	eoreq	r1, ip, r0, lsl #2
 40c:	000c0000 	andeq	r0, ip, r0
 410:	00040004 	andeq	r0, r4, r4
 414:	00191200 	andseq	r1, r9, r0, lsl #4
 418:	00190000 	andseq	r0, r9, r0
 41c:	a5020000 	strge	r0, [r2, #-0]
 420:	0000120a 	andeq	r1, r0, sl, lsl #4
 424:	00000000 	andeq	r0, r0, r0
 428:	81020000 	mrshi	r0, (UNDEF: 2)
 42c:	01791206 	cmneq	r9, r6, lsl #4
 430:	01790000 	cmneq	r9, r0
 434:	a1020000 	mrsge	r0, (UNDEF: 2)
 438:	008a1206 	addeq	r1, sl, r6, lsl #4
 43c:	008a0000 	addeq	r0, sl, r0
 440:	5e020000 	cdppl	0, 0, cr0, cr2, cr0, {0}
 444:	01721206 	cmneq	r2, r6, lsl #4
 448:	01720000 	cmneq	r2, r0
 44c:	2e020000 	cdpcs	0, 0, cr0, cr2, cr0, {0}
 450:	00f51205 	rscseq	r1, r5, r5, lsl #4
 454:	00f50000 	rscseq	r0, r5, r0
 458:	73020000 	movwvc	r0, #8192	@ 0x2000
 45c:	Address 0x45c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	@ 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	@ 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <gpio_is_pulldown+0x2bff3c>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00260400 	eoreq	r0, r6, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03003405 	movweq	r3, #1029	@ 0x405
  34:	3b0b3a0e 	blcc	2ce874 <gpio_is_pulldown+0x2ce704>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			@ <UNDEFINED> instruction: 0x06000013
  40:	0b3e0104 	bleq	f80458 <gpio_is_pulldown+0xf802e8>
  44:	13490b0b 	movtne	r0, #39691	@ 0x9b0b
  48:	0b3b0b3a 	bleq	ec2d38 <gpio_is_pulldown+0xec2bc8>
  4c:	13010b39 	movwne	r0, #6969	@ 0x1b39
  50:	28070000 	stmdacs	r7, {}	@ <UNPREDICTABLE>
  54:	1c0e0300 	stcne	3, cr0, [lr], {-0}
  58:	0800000b 	stmdaeq	r0, {r0, r1, r3}
  5c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  60:	0b3a0e03 	bleq	e83874 <gpio_is_pulldown+0xe83704>
  64:	0b390b3b 	bleq	e42d58 <gpio_is_pulldown+0xe42be8>
  68:	13491927 	movtne	r1, #39207	@ 0x9927
  6c:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  70:	42971840 	addsmi	r1, r7, #64, 16	@ 0x400000
  74:	00130119 	andseq	r0, r3, r9, lsl r1
  78:	00050900 	andeq	r0, r5, r0, lsl #18
  7c:	0b3a0803 	bleq	e82090 <gpio_is_pulldown+0xe81f20>
  80:	0b390b3b 	bleq	e42d74 <gpio_is_pulldown+0xe42c04>
  84:	17021349 	strne	r1, [r2, -r9, asr #6]
  88:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
  8c:	82890a00 	addhi	r0, r9, #0, 20
  90:	01110101 	tsteq	r1, r1, lsl #2
  94:	00001331 	andeq	r1, r0, r1, lsr r3
  98:	01828a0b 	orreq	r8, r2, fp, lsl #20
  9c:	91180200 	tstls	r8, r0, lsl #4
  a0:	00001842 	andeq	r1, r0, r2, asr #16
  a4:	3f012e0c 	svccc	0x00012e0c
  a8:	3a0e0319 	bcc	380d14 <gpio_is_pulldown+0x380ba4>
  ac:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  b0:	1119270b 	tstne	r9, fp, lsl #14
  b4:	40061201 	andmi	r1, r6, r1, lsl #4
  b8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  bc:	00001301 	andeq	r1, r0, r1, lsl #6
  c0:	0300340d 	movweq	r3, #1037	@ 0x40d
  c4:	3413490e 	ldrcc	r4, [r3], #-2318	@ 0xfffff6f2
  c8:	00180219 	andseq	r0, r8, r9, lsl r2
  cc:	82890e00 	addhi	r0, r9, #0, 28
  d0:	01110001 	tsteq	r1, r1
  d4:	00001331 	andeq	r1, r0, r1, lsr r3
  d8:	0182890f 	orreq	r8, r2, pc, lsl #18
  dc:	31011101 	tstcc	r1, r1, lsl #2
  e0:	00130113 	andseq	r0, r3, r3, lsl r1
  e4:	01011000 	mrseq	r1, (UNDEF: 1)
  e8:	13011349 	movwne	r1, #4937	@ 0x1349
  ec:	21110000 	tstcs	r1, r0
  f0:	2f134900 	svccs	0x00134900
  f4:	1200000b 	andne	r0, r0, #11
  f8:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	@ <UNPREDICTABLE>
  fc:	0e6e193c 			@ <UNDEFINED> instruction: 0x0e6e193c
 100:	0b3a0e03 	bleq	e83914 <gpio_is_pulldown+0xe837a4>
 104:	0b390b3b 	bleq	e42df8 <gpio_is_pulldown+0xe42c88>
 108:	Address 0x108 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000170 	andeq	r0, r0, r0, ror r1
   8:	00000177 	andeq	r0, r0, r7, ror r1
   c:	77500001 	ldrbvc	r0, [r0, -r1]
  10:	88000001 	stmdahi	r0, {r0}
  14:	04000001 	streq	r0, [r0], #-1
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
	...
  28:	00015800 	andeq	r5, r1, r0, lsl #16
  2c:	00015f00 	andeq	r5, r1, r0, lsl #30
  30:	50000100 	andpl	r0, r0, r0, lsl #2
  34:	0000015f 	andeq	r0, r0, pc, asr r1
  38:	00000170 	andeq	r0, r0, r0, ror r1
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f50 	andeq	r9, r0, r0, asr pc
	...
  4c:	01400000 	mrseq	r0, (UNDEF: 64)
  50:	01480000 	mrseq	r0, (UNDEF: 72)
  54:	00010000 	andeq	r0, r1, r0
  58:	00014850 	andeq	r4, r1, r0, asr r8
  5c:	00015800 	andeq	r5, r1, r0, lsl #16
  60:	f3000400 	vshl.u8	d0, d0, d0
  64:	009f5001 	addseq	r5, pc, r1
	...
  70:	30000000 	andcc	r0, r0, r0
  74:	3b000001 	blcc	80 <.debug_loc+0x80>
  78:	01000001 	tsteq	r0, r1
  7c:	013b5000 	teqeq	fp, r0
  80:	01400000 	mrseq	r0, (UNDEF: 64)
  84:	00040000 	andeq	r0, r4, r0
  88:	9f5001f3 	svcls	0x005001f3
	...
  98:	00000120 	andeq	r0, r0, r0, lsr #2
  9c:	0000012b 	andeq	r0, r0, fp, lsr #2
  a0:	2b500001 	blcs	14000ac <gpio_is_pulldown+0x13fff3c>
  a4:	30000001 	andcc	r0, r0, r1
  a8:	04000001 	streq	r0, [r0], #-1
  ac:	5001f300 	andpl	pc, r1, r0, lsl #6
  b0:	0000009f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
	...
  bc:	00011000 	andeq	r1, r1, r0
  c0:	00011b00 	andeq	r1, r1, r0, lsl #22
  c4:	50000100 	andpl	r0, r0, r0, lsl #2
  c8:	0000011b 	andeq	r0, r0, fp, lsl r1
  cc:	00000120 	andeq	r0, r0, r0, lsr #2
  d0:	01f30004 	mvnseq	r0, r4
  d4:	00009f50 	andeq	r9, r0, r0, asr pc
	...
  f0:	002b0000 	eoreq	r0, fp, r0
  f4:	00010000 	andeq	r0, r1, r0
  f8:	00002b50 	andeq	r2, r0, r0, asr fp
  fc:	00009400 	andeq	r9, r0, r0, lsl #8
 100:	55000100 	strpl	r0, [r0, #-256]	@ 0xffffff00
 104:	00000094 	muleq	r0, r4, r0
 108:	000000ac 	andeq	r0, r0, ip, lsr #1
 10c:	ac500001 	mrrcge	0, 0, r0, r0, cr1	@ <UNPREDICTABLE>
 110:	b4000000 	strlt	r0, [r0], #-0
 114:	04000000 	streq	r0, [r0], #-0
 118:	5001f300 	andpl	pc, r1, r0, lsl #6
 11c:	0000b49f 	muleq	r0, pc, r4	@ <UNPREDICTABLE>
 120:	0000cc00 	andeq	ip, r0, r0, lsl #24
 124:	50000100 	andpl	r0, r0, r0, lsl #2
 128:	000000cc 	andeq	r0, r0, ip, asr #1
 12c:	000000d4 	ldrdeq	r0, [r0], -r4
 130:	d4550001 	ldrble	r0, [r5], #-1
 134:	e4000000 	str	r0, [r0], #-0
 138:	01000000 	mrseq	r0, (UNDEF: 0)
 13c:	00e45000 	rsceq	r5, r4, r0
 140:	01100000 	tsteq	r0, r0
 144:	00010000 	andeq	r0, r1, r0
 148:	00000055 	andeq	r0, r0, r5, asr r0
	...
 164:	2b000000 	blcs	16c <.debug_loc+0x16c>
 168:	01000000 	mrseq	r0, (UNDEF: 0)
 16c:	002b5100 	eoreq	r5, fp, r0, lsl #2
 170:	00480000 	subeq	r0, r8, r0
 174:	00010000 	andeq	r0, r1, r0
 178:	00004854 	andeq	r4, r0, r4, asr r8
 17c:	00009400 	andeq	r9, r0, r0, lsl #8
 180:	f3000400 	vshl.u8	d0, d0, d0
 184:	949f5101 	ldrls	r5, [pc], #257	@ 18c <.debug_loc+0x18c>
 188:	a8000000 	stmdage	r0, {}	@ <UNPREDICTABLE>
 18c:	01000000 	mrseq	r0, (UNDEF: 0)
 190:	00a85100 	adceq	r5, r8, r0, lsl #2
 194:	00b40000 	adcseq	r0, r4, r0
 198:	00040000 	andeq	r0, r4, r0
 19c:	9f5101f3 	svcls	0x005101f3
 1a0:	000000b4 	strheq	r0, [r0], -r4
 1a4:	000000c8 	andeq	r0, r0, r8, asr #1
 1a8:	c8510001 	ldmdagt	r1, {r0}^
 1ac:	d4000000 	strle	r0, [r0], #-0
 1b0:	01000000 	mrseq	r0, (UNDEF: 0)
 1b4:	00d45400 	sbcseq	r5, r4, r0, lsl #8
 1b8:	00e00000 	rsceq	r0, r0, r0
 1bc:	00010000 	andeq	r0, r1, r0
 1c0:	0000e051 	andeq	lr, r0, r1, asr r0
 1c4:	00011000 	andeq	r1, r1, r0
 1c8:	54000100 	strpl	r0, [r0], #-256	@ 0xffffff00
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000188 	andeq	r0, r0, r8, lsl #3
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000143 	andeq	r0, r0, r3, asr #2
   4:	00590003 	subseq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	@ 0x6300
  2c:	73632f73 	cmnvc	r3, #460	@ 0x1cc
  30:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  34:	7734322d 	ldrvc	r3, [r4, -sp, lsr #4]!
  38:	2f2f6e69 	svccs	0x002f6e69
  3c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  40:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  44:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  48:	67000065 	strvs	r0, [r0, -r5, rrx]
  4c:	2d6f6970 			@ <UNDEFINED> instruction: 0x2d6f6970
  50:	2e647570 	mcrcs	5, 3, r7, cr4, cr0, {3}
  54:	00000063 	andeq	r0, r0, r3, rrx
  58:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  5c:	0100682e 	tsteq	r0, lr, lsr #16
  60:	05000000 	streq	r0, [r0, #-0]
  64:	0205002f 	andeq	r0, r5, #47	@ 0x2f
  68:	00000000 	andeq	r0, r0, r0
  6c:	06011003 	streq	r1, [r1], -r3
  70:	06050501 	streq	r0, [r5], -r1, lsl #10
  74:	0200014b 	andeq	r0, r0, #-1073741806	@ 0xc0000012
  78:	00820204 	addeq	r0, r2, r4, lsl #4
  7c:	13020402 	movwne	r0, #9218	@ 0x2402
  80:	02040200 	andeq	r0, r4, #0, 4
  84:	05144a01 	ldreq	r4, [r4, #-2561]	@ 0xfffff5ff
  88:	05051309 	streq	r1, [r5, #-777]	@ 0xfffffcf7
  8c:	06070513 			@ <UNDEFINED> instruction: 0x06070513
  90:	06090501 	streq	r0, [r9], -r1, lsl #10
  94:	1405054b 	strne	r0, [r5], #-1355	@ 0xfffffab5
  98:	064e8431 			@ <UNDEFINED> instruction: 0x064e8431
  9c:	4e84062e 	cdpmi	6, 8, cr0, cr4, cr14, {1}
  a0:	4c674e67 	stclmi	14, cr4, [r7], #-412	@ 0xfffffe64
  a4:	2f060105 	svccs	0x00060105
  a8:	02000505 	andeq	r0, r0, #20971520	@ 0x1400000
  ac:	03060104 	movweq	r0, #24836	@ 0x6104
  b0:	02004a60 	andeq	r4, r0, #96, 20	@ 0x60000
  b4:	9e060104 	cdpls	1, 0, cr0, cr6, cr4, {0}
  b8:	01040200 	mrseq	r0, R12_usr
  bc:	0402002e 	streq	r0, [r2], #-46	@ 0xffffffd2
  c0:	002e0601 	eoreq	r0, lr, r1, lsl #12
  c4:	2f010402 	svccs	0x00010402
  c8:	01040200 	mrseq	r0, R12_usr
  cc:	02009e06 	andeq	r9, r0, #6, 28	@ 0x60
  d0:	002e0104 	eoreq	r0, lr, r4, lsl #2
  d4:	06010402 	streq	r0, [r1], -r2, lsl #8
  d8:	3309052e 	movwcc	r0, #38190	@ 0x952e
  dc:	2e660601 	cdpcs	6, 6, cr0, cr6, cr1, {0}
  e0:	24052e06 	strcs	r2, [r5], #-3590	@ 0xfffff1fa
  e4:	3c081c03 	stccc	12, cr1, [r8], {3}
  e8:	26050106 	strcs	r0, [r5], -r6, lsl #2
  ec:	3f052e06 	svccc	0x00052e06
  f0:	26054a06 	strcs	r4, [r5], -r6, lsl #20
  f4:	01062f06 	tsteq	r6, r6, lsl #30
  f8:	2e062805 	cdpcs	8, 0, cr2, cr6, cr5, {0}
  fc:	4a064105 	bmi	190518 <gpio_is_pulldown+0x1903a8>
 100:	2f062105 	svccs	0x00062105
 104:	23050106 	movwcs	r0, #20742	@ 0x5106
 108:	3c052e06 	stccc	14, cr2, [r5], {6}
 10c:	20054a06 	andcs	r4, r5, r6, lsl #20
 110:	01063006 	tsteq	r6, r6
 114:	2f060505 	svccs	0x00060505
 118:	01060d05 	tsteq	r6, r5, lsl #26
 11c:	2f01052e 	svccs	0x0001052e
 120:	6a062205 	bvs	18893c <gpio_is_pulldown+0x1887cc>
 124:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 128:	0c052f06 	stceq	15, cr2, [r5], {6}
 12c:	01050106 	tsteq	r5, r6, lsl #2
 130:	0624052f 	strteq	r0, [r4], -pc, lsr #10
 134:	05010683 	streq	r0, [r1, #-1667]	@ 0xfffff97d
 138:	052f0605 	streq	r0, [pc, #-1541]!	@ fffffb3b <gpio_is_pulldown+0xfffff9cb>
 13c:	0501060c 	streq	r0, [r1, #-1548]	@ 0xfffff9f4
 140:	08022f01 	stmdaeq	r2, {r0, r8, r9, sl, fp, sp}
 144:	Address 0x144 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f766564 	svcpl	0x00766564
   4:	72726162 	rsbsvc	r6, r2, #-2147483624	@ 0x80000018
   8:	00726569 	rsbseq	r6, r2, r9, ror #10
   c:	6f697067 	svcvs	0x00697067
  10:	6475705f 	ldrbtvs	r7, [r5], #-95	@ 0xffffffa1
  14:	66666f5f 	uqsaxvs	r6, r6, pc	@ <UNPREDICTABLE>
  18:	54454700 	strbpl	r4, [r5], #-1792	@ 0xfffff900
  1c:	75003233 	strvc	r3, [r0, #-563]	@ 0xfffffdcd
  20:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  24:	2064656e 	rsbcs	r6, r4, lr, ror #10
  28:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
  2c:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  30:	6c635f6f 	stclvs	15, cr5, [r3], #-444	@ 0xfffffe44
  34:	6c00306b 	stcvs	0, cr3, [r0], {107}	@ 0x6b
  38:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  3c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  40:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  44:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  48:	6f687300 	svcvs	0x00687300
  4c:	75207472 	strvc	r7, [r0, #-1138]!	@ 0xfffffb8e
  50:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  54:	2064656e 	rsbcs	r6, r4, lr, ror #10
  58:	00746e69 	rsbseq	r6, r4, r9, ror #28
  5c:	6f697067 	svcvs	0x00697067
  60:	5f73695f 	svcpl	0x0073695f
  64:	6c6c7570 	stclvs	5, cr7, [ip], #-448	@ 0xfffffe40
  68:	67007075 	smlsdxvs	r0, r5, r0, r7
  6c:	5f6f6970 	svcpl	0x006f6970
  70:	5f746573 	svcpl	0x00746573
  74:	6c6c7570 	stclvs	5, cr7, [ip], #-448	@ 0xfffffe40
  78:	6e776f64 	cdpvs	15, 7, cr6, cr7, cr4, {3}
  7c:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  80:	54434e55 	strbpl	r4, [r3], #-3669	@ 0xfffff1ab
  84:	5f4e4f49 	svcpl	0x004e4f49
  88:	6564005f 	strbvs	r0, [r4, #-95]!	@ 0xffffffa1
  8c:	5f79616c 	svcpl	0x0079616c
  90:	75007375 	strvc	r7, [r0, #-885]	@ 0xfffffc8b
  94:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  98:	2064656e 	rsbcs	r6, r4, lr, ror #10
  9c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  a0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  a4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  a8:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  ac:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  b0:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  b4:	6700746e 	strvs	r7, [r0, -lr, ror #8]
  b8:	2d6f6970 			@ <UNDEFINED> instruction: 0x2d6f6970
  bc:	2e647570 	mcrcs	5, 3, r7, cr4, cr0, {3}
  c0:	70670063 	rsbvc	r0, r7, r3, rrx
  c4:	675f6f69 	ldrbvs	r6, [pc, -r9, ror #30]
  c8:	705f7465 	subsvc	r7, pc, r5, ror #8
  cc:	67006475 	smlsdxvs	r0, r5, r4, r6
  d0:	5f6f6970 	svcpl	0x006f6970
  d4:	5f746573 	svcpl	0x00746573
  d8:	00647570 	rsbeq	r7, r4, r0, ror r5
  dc:	6f697067 	svcvs	0x00697067
  e0:	6475705f 	ldrbtvs	r7, [r5], #-95	@ 0xffffffa1
  e4:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  e8:	65735f6f 	ldrbvs	r5, [r3, #-3951]!	@ 0xfffff091
  ec:	75705f74 	ldrbvc	r5, [r0, #-3956]!	@ 0xfffff08c
  f0:	70756c6c 	rsbsvc	r6, r5, ip, ror #24
  f4:	656c6300 	strbvs	r6, [ip, #-768]!	@ 0xfffffd00
  f8:	725f6e61 	subsvc	r6, pc, #1552	@ 0x610
  fc:	6f6f6265 	svcvs	0x006f6265
 100:	682f0074 	stmdavs	pc!, {r2, r4, r5, r6}	@ <UNPREDICTABLE>
 104:	2f656d6f 	svccs	0x00656d6f
 108:	6c676e65 	stclvs	14, cr6, [r7], #-404	@ 0xfffffe6c
 10c:	632f7265 			@ <UNDEFINED> instruction: 0x632f7265
 110:	7373616c 	cmnvc	r3, #108, 2
 114:	3173632f 	cmncc	r3, pc, lsr #6
 118:	2d653034 	stclcs	0, cr3, [r5, #-208]!	@ 0xffffff30
 11c:	69773432 	ldmdbvs	r7!, {r1, r4, r5, sl, ip, sp}^
 120:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
 124:	2f697062 	svccs	0x00697062
 128:	66617473 			@ <UNDEFINED> instruction: 0x66617473
 12c:	72702d66 	rsbsvc	r2, r0, #6528	@ 0x1980
 130:	74617669 	strbtvc	r7, [r1], #-1641	@ 0xfffff997
 134:	6f6c0065 	svcvs	0x006c0065
 138:	6c20676e 	stcvs	7, cr6, [r0], #-440	@ 0xfffffe48
 13c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 140:	00746e69 	rsbseq	r6, r4, r9, ror #28
 144:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
 148:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 14c:	73695f6f 	cmnvc	r9, #444	@ 0x1bc
 150:	6c75705f 	ldclvs	0, cr7, [r5], #-380	@ 0xfffffe84
 154:	776f646c 	strbvc	r6, [pc, -ip, ror #8]!
 158:	5047006e 	subpl	r0, r7, lr, rrx
 15c:	505f4f49 	subspl	r4, pc, r9, asr #30
 160:	444c4c55 	strbmi	r4, [ip], #-3157	@ 0xfffff3ab
 164:	004e574f 	subeq	r5, lr, pc, asr #14
 168:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
 16c:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 170:	72700074 	rsbsvc	r0, r0, #116	@ 0x74
 174:	6b746e69 	blvs	1d1bb20 <gpio_is_pulldown+0x1d1b9b0>
 178:	54555000 	ldrbpl	r5, [r5], #-0
 17c:	6c003233 	stcvs	2, cr3, [r0], {51}	@ 0x33
 180:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 184:	00746e69 	rsbseq	r6, r4, r9, ror #28
 188:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 18c:	63206465 			@ <UNDEFINED> instruction: 0x63206465
 190:	00726168 	rsbseq	r6, r2, r8, ror #2
 194:	20554e47 	subscs	r4, r5, r7, asr #28
 198:	20393943 	eorscs	r3, r9, r3, asr #18
 19c:	332e3031 			@ <UNDEFINED> instruction: 0x332e3031
 1a0:	3220312e 	eorcc	r3, r0, #-2147483637	@ 0x8000000b
 1a4:	30313230 	eorscc	r3, r1, r0, lsr r2
 1a8:	20343238 	eorscs	r3, r4, r8, lsr r2
 1ac:	6c657228 	stclvs	2, cr7, [r5], #-160	@ 0xffffff60
 1b0:	65736165 	ldrbvs	r6, [r3, #-357]!	@ 0xfffffe9b
 1b4:	6d2d2029 	stcvs	0, cr2, [sp, #-164]!	@ 0xffffff5c
 1b8:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	@ 0xfffffe74
 1bc:	316d7261 	cmncc	sp, r1, ror #4
 1c0:	6a363731 	bvs	d8de8c <gpio_is_pulldown+0xd8dd1c>
 1c4:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
 1c8:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
 1cc:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	@ 0xfffffe2c
 1d0:	316d7261 	cmncc	sp, r1, ror #4
 1d4:	6a363731 	bvs	d8dea0 <gpio_is_pulldown+0xd8dd30>
 1d8:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
 1dc:	6e6d2d20 	cdpvs	13, 6, cr2, cr13, cr0, {1}
 1e0:	6e752d6f 	cdpvs	13, 7, cr2, cr5, cr15, {3}
 1e4:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
 1e8:	2d64656e 	stclcs	5, cr6, [r4, #-440]!	@ 0xfffffe48
 1ec:	65636361 	strbvs	r6, [r3, #-865]!	@ 0xfffffc9f
 1f0:	2d207373 	stccs	3, cr7, [r0, #-460]!	@ 0xfffffe34
 1f4:	3d70746d 	ldclcc	4, cr7, [r0, #-436]!	@ 0xfffffe4c
 1f8:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
 1fc:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 200:	74616f6c 	strbtvc	r6, [r1], #-3948	@ 0xfffff094
 204:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 208:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
 20c:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
 210:	206d7261 	rsbcs	r7, sp, r1, ror #4
 214:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
 218:	613d6863 	teqvs	sp, r3, ror #16
 21c:	36766d72 			@ <UNDEFINED> instruction: 0x36766d72
 220:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 224:	62646767 	rsbvs	r6, r4, #27000832	@ 0x19c0000
 228:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 22c:	74732d20 	ldrbtvc	r2, [r3], #-3360	@ 0xfffff2e0
 230:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 234:	20393975 	eorscs	r3, r9, r5, ror r9
 238:	7266662d 	rsbvc	r6, r6, #47185920	@ 0x2d00000
 23c:	74736565 	ldrbtvc	r6, [r3], #-1381	@ 0xfffffa9b
 240:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 244:	4700676e 	strmi	r6, [r0, -lr, ror #14]
 248:	5f4f4950 	svcpl	0x004f4950
 24c:	4c4c5550 	mcrrmi	5, 5, r5, ip, cr0
 250:	Address 0x250 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4728203a 			@ <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			@ <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	@ 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	@ 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	@ fffffed0 <gpio_is_pulldown+0xfffffd60>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	@ 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			@ <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	@ 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	stclvs	2, cr7, [r5], #-160	@ 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	@ 0xfffffe9b
  48:	Address 0x48 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000024 	andeq	r0, r0, r4, lsr #32
	...
  1c:	00000110 	andeq	r0, r0, r0, lsl r1
  20:	84100e42 	ldrhi	r0, [r0], #-3650	@ 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	42018e02 	andmi	r8, r1, #2, 28
  2c:	4402180e 	strmi	r1, [r2], #-2062	@ 0xfffff7f2
  30:	42100e0a 	andsmi	r0, r0, #10, 28	@ 0xa0
  34:	0000000b 	andeq	r0, r0, fp
  38:	00000014 	andeq	r0, r0, r4, lsl r0
  3c:	00000000 	andeq	r0, r0, r0
  40:	00000110 	andeq	r0, r0, r0, lsl r1
  44:	00000010 	andeq	r0, r0, r0, lsl r0
  48:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  4c:	00018e02 	andeq	r8, r1, r2, lsl #28
  50:	00000014 	andeq	r0, r0, r4, lsl r0
  54:	00000000 	andeq	r0, r0, r0
  58:	00000120 	andeq	r0, r0, r0, lsr #2
  5c:	00000010 	andeq	r0, r0, r0, lsl r0
  60:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  64:	00018e02 	andeq	r8, r1, r2, lsl #28
  68:	00000014 	andeq	r0, r0, r4, lsl r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	00000130 	andeq	r0, r0, r0, lsr r1
  74:	00000010 	andeq	r0, r0, r0, lsl r0
  78:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  7c:	00018e02 	andeq	r8, r1, r2, lsl #28
  80:	00000014 	andeq	r0, r0, r4, lsl r0
  84:	00000000 	andeq	r0, r0, r0
  88:	00000140 	andeq	r0, r0, r0, asr #2
  8c:	00000018 	andeq	r0, r0, r8, lsl r0
  90:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  94:	00018e02 	andeq	r8, r1, r2, lsl #28
  98:	00000014 	andeq	r0, r0, r4, lsl r0
  9c:	00000000 	andeq	r0, r0, r0
  a0:	00000158 	andeq	r0, r0, r8, asr r1
  a4:	00000018 	andeq	r0, r0, r8, lsl r0
  a8:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  ac:	00018e02 	andeq	r8, r1, r2, lsl #28
  b0:	00000014 	andeq	r0, r0, r4, lsl r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	00000170 	andeq	r0, r0, r0, ror r1
  bc:	00000018 	andeq	r0, r0, r8, lsl r0
  c0:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  c4:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <gpio_is_pulldown+0x12cd6bc>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <gpio_is_pulldown+0x462c0>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


gpio-int.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <or32>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e1a05001 	mov	r5, r1
   c:	ebfffffe 	bl	0 <get32>
  10:	e1801005 	orr	r1, r0, r5
  14:	e1a00004 	mov	r0, r4
  18:	ebfffffe 	bl	0 <put32>
  1c:	e8bd8070 	pop	{r4, r5, r6, pc}

00000020 <OR32>:
  20:	e92d4010 	push	{r4, lr}
  24:	ebfffff5 	bl	0 <or32>
  28:	e8bd8010 	pop	{r4, pc}

0000002c <gpio_int_set>:
  2c:	e351001f 	cmp	r1, #31
  30:	812fff1e 	bxhi	lr
  34:	e92d4070 	push	{r4, r5, r6, lr}
  38:	e1a05000 	mov	r5, r0
  3c:	e1a04001 	mov	r4, r1
  40:	ebfffffe 	bl	0 <dev_barrier>
  44:	e3a01001 	mov	r1, #1
  48:	e1a01411 	lsl	r1, r1, r4
  4c:	e1a00005 	mov	r0, r5
  50:	ebfffff2 	bl	20 <OR32>
  54:	ebfffffe 	bl	0 <dev_barrier>
  58:	e3a01802 	mov	r1, #131072	@ 0x20000
  5c:	e59f0008 	ldr	r0, [pc, #8]	@ 6c <gpio_int_set+0x40>
  60:	ebfffffe 	bl	0 <PUT32>
  64:	ebfffffe 	bl	0 <dev_barrier>
  68:	e8bd8070 	pop	{r4, r5, r6, pc}
  6c:	2000b214 	andcs	fp, r0, r4, lsl r2

00000070 <gpio_has_interrupt>:
  70:	e92d4010 	push	{r4, lr}
  74:	e59f000c 	ldr	r0, [pc, #12]	@ 88 <gpio_has_interrupt+0x18>
  78:	ebfffffe 	bl	0 <GET32>
  7c:	e1a008a0 	lsr	r0, r0, #17
  80:	e2000001 	and	r0, r0, #1
  84:	e8bd8010 	pop	{r4, pc}
  88:	2000b208 	andcs	fp, r0, r8, lsl #4

0000008c <gpio_int_rising_edge>:
  8c:	e350001f 	cmp	r0, #31
  90:	812fff1e 	bxhi	lr
  94:	e92d4010 	push	{r4, lr}
  98:	e1a01000 	mov	r1, r0
  9c:	e59f0004 	ldr	r0, [pc, #4]	@ a8 <gpio_int_rising_edge+0x1c>
  a0:	ebfffffe 	bl	2c <gpio_int_set>
  a4:	e8bd8010 	pop	{r4, pc}
  a8:	2020004c 	eorcs	r0, r0, ip, asr #32

000000ac <gpio_int_falling_edge>:
  ac:	e350001f 	cmp	r0, #31
  b0:	812fff1e 	bxhi	lr
  b4:	e92d4010 	push	{r4, lr}
  b8:	e1a01000 	mov	r1, r0
  bc:	e59f0004 	ldr	r0, [pc, #4]	@ c8 <gpio_int_falling_edge+0x1c>
  c0:	ebfffffe 	bl	2c <gpio_int_set>
  c4:	e8bd8010 	pop	{r4, pc}
  c8:	20200058 	eorcs	r0, r0, r8, asr r0

000000cc <gpio_int_async_falling_edge>:
  cc:	e350001f 	cmp	r0, #31
  d0:	812fff1e 	bxhi	lr
  d4:	e92d4010 	push	{r4, lr}
  d8:	e3a03058 	mov	r3, #88	@ 0x58
  dc:	e59f200c 	ldr	r2, [pc, #12]	@ f0 <gpio_int_async_falling_edge+0x24>
  e0:	e59f100c 	ldr	r1, [pc, #12]	@ f4 <gpio_int_async_falling_edge+0x28>
  e4:	e59f000c 	ldr	r0, [pc, #12]	@ f8 <gpio_int_async_falling_edge+0x2c>
  e8:	ebfffffe 	bl	0 <printk>
  ec:	ebfffffe 	bl	0 <clean_reboot>
	...
  f8:	0000000c 	andeq	r0, r0, ip

000000fc <gpio_int_async_rising_edge>:
  fc:	e350001f 	cmp	r0, #31
 100:	812fff1e 	bxhi	lr
 104:	e92d4010 	push	{r4, lr}
 108:	e3a0305e 	mov	r3, #94	@ 0x5e
 10c:	e59f200c 	ldr	r2, [pc, #12]	@ 120 <gpio_int_async_rising_edge+0x24>
 110:	e59f100c 	ldr	r1, [pc, #12]	@ 124 <gpio_int_async_rising_edge+0x28>
 114:	e59f000c 	ldr	r0, [pc, #12]	@ 128 <gpio_int_async_rising_edge+0x2c>
 118:	ebfffffe 	bl	0 <printk>
 11c:	ebfffffe 	bl	0 <clean_reboot>
 120:	0000001c 	andeq	r0, r0, ip, lsl r0
 124:	00000000 	andeq	r0, r0, r0
 128:	0000000c 	andeq	r0, r0, ip

0000012c <gpio_enable_hi_int>:
 12c:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
 130:	e24dd00c 	sub	sp, sp, #12
 134:	e1a01000 	mov	r1, r0
 138:	e2403001 	sub	r3, r0, #1
 13c:	e353001e 	cmp	r3, #30
 140:	8a000003 	bhi	154 <gpio_enable_hi_int+0x28>
 144:	e59f0024 	ldr	r0, [pc, #36]	@ 170 <gpio_enable_hi_int+0x44>
 148:	ebfffffe 	bl	2c <gpio_int_set>
 14c:	e28dd00c 	add	sp, sp, #12
 150:	e49df004 	pop	{pc}		@ (ldr pc, [sp], #4)
 154:	e58d0000 	str	r0, [sp]
 158:	e3a03066 	mov	r3, #102	@ 0x66
 15c:	e59f2010 	ldr	r2, [pc, #16]	@ 174 <gpio_enable_hi_int+0x48>
 160:	e59f1010 	ldr	r1, [pc, #16]	@ 178 <gpio_enable_hi_int+0x4c>
 164:	e59f0010 	ldr	r0, [pc, #16]	@ 17c <gpio_enable_hi_int+0x50>
 168:	ebfffffe 	bl	0 <printk>
 16c:	ebfffffe 	bl	0 <clean_reboot>
 170:	20200064 	eorcs	r0, r0, r4, rrx
 174:	00000038 	andeq	r0, r0, r8, lsr r0
 178:	00000000 	andeq	r0, r0, r0
 17c:	00000038 	andeq	r0, r0, r8, lsr r0

00000180 <gpio_enable_lo_int>:
 180:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
 184:	e24dd00c 	sub	sp, sp, #12
 188:	e1a01000 	mov	r1, r0
 18c:	e2403001 	sub	r3, r0, #1
 190:	e353001e 	cmp	r3, #30
 194:	8a000003 	bhi	1a8 <gpio_enable_lo_int+0x28>
 198:	e59f0024 	ldr	r0, [pc, #36]	@ 1c4 <gpio_enable_lo_int+0x44>
 19c:	ebfffffe 	bl	2c <gpio_int_set>
 1a0:	e28dd00c 	add	sp, sp, #12
 1a4:	e49df004 	pop	{pc}		@ (ldr pc, [sp], #4)
 1a8:	e58d0000 	str	r0, [sp]
 1ac:	e3a0306c 	mov	r3, #108	@ 0x6c
 1b0:	e59f2010 	ldr	r2, [pc, #16]	@ 1c8 <gpio_enable_lo_int+0x48>
 1b4:	e59f1010 	ldr	r1, [pc, #16]	@ 1cc <gpio_enable_lo_int+0x4c>
 1b8:	e59f0010 	ldr	r0, [pc, #16]	@ 1d0 <gpio_enable_lo_int+0x50>
 1bc:	ebfffffe 	bl	0 <printk>
 1c0:	ebfffffe 	bl	0 <clean_reboot>
 1c4:	20200070 	eorcs	r0, r0, r0, ror r0
 1c8:	0000004c 	andeq	r0, r0, ip, asr #32
 1cc:	00000000 	andeq	r0, r0, r0
 1d0:	00000038 	andeq	r0, r0, r8, lsr r0

000001d4 <gpio_event_detected>:
 1d4:	e350001f 	cmp	r0, #31
 1d8:	9a000001 	bls	1e4 <gpio_event_detected+0x10>
 1dc:	e3a00000 	mov	r0, #0
 1e0:	e12fff1e 	bx	lr
 1e4:	e92d4010 	push	{r4, lr}
 1e8:	e1a04000 	mov	r4, r0
 1ec:	ebfffffe 	bl	0 <dev_barrier>
 1f0:	e59f0014 	ldr	r0, [pc, #20]	@ 20c <gpio_event_detected+0x38>
 1f4:	ebfffffe 	bl	0 <GET32>
 1f8:	e1a00430 	lsr	r0, r0, r4
 1fc:	e2004001 	and	r4, r0, #1
 200:	ebfffffe 	bl	0 <dev_barrier>
 204:	e1a00004 	mov	r0, r4
 208:	e8bd8010 	pop	{r4, pc}
 20c:	20200040 	eorcs	r0, r0, r0, asr #32

00000210 <gpio_event_clear>:
 210:	e350001f 	cmp	r0, #31
 214:	812fff1e 	bxhi	lr
 218:	e92d4010 	push	{r4, lr}
 21c:	e1a04000 	mov	r4, r0
 220:	ebfffffe 	bl	0 <dev_barrier>
 224:	e3a01001 	mov	r1, #1
 228:	e1a01411 	lsl	r1, r1, r4
 22c:	e59f0008 	ldr	r0, [pc, #8]	@ 23c <gpio_event_clear+0x2c>
 230:	ebfffffe 	bl	0 <PUT32>
 234:	ebfffffe 	bl	0 <dev_barrier>
 238:	e8bd8010 	pop	{r4, pc}
 23c:	20200040 	eorcs	r0, r0, r0, asr #32

00000240 <using_staff_gpio_int>:
 240:	e12fff1e 	bx	lr

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	6f697067 	svcvs	0x00697067
   4:	746e692d 	strbtvc	r6, [lr], #-2349	@ 0xfffff6d3
   8:	0000632e 	andeq	r6, r0, lr, lsr #6
   c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  10:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  14:	3a73253a 	bcc	1cc9504 <using_staff_gpio_int+0x1cc92c4>
  18:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  1c:	656c706d 	strbvs	r7, [ip, #-109]!	@ 0xffffff93
  20:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
  24:	69687420 	stmdbvs	r8!, {r5, sl, ip, sp, lr}^
  28:	75662073 	strbvc	r2, [r6, #-115]!	@ 0xffffff8d
  2c:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
  30:	0a216e6f 	beq	85b9f4 <using_staff_gpio_int+0x85b7b4>
  34:	0000000a 	andeq	r0, r0, sl
  38:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  3c:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  40:	3a73253a 	bcc	1cc9530 <using_staff_gpio_int+0x1cc92f0>
  44:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  48:	6c61766e 	stclvs	6, cr7, [r1], #-440	@ 0xfffffe48
  4c:	70206469 	eorvc	r6, r0, r9, ror #8
  50:	203a6e69 	eorscs	r6, sl, r9, ror #28
  54:	0a0a6425 	beq	2990f0 <using_staff_gpio_int+0x298eb0>
	...

Disassembly of section .rodata:

00000000 <__FUNCTION__.3>:
   0:	6f697067 	svcvs	0x00697067
   4:	746e695f 	strbtvc	r6, [lr], #-2399	@ 0xfffff6a1
   8:	7973615f 	ldmdbvc	r3!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
   c:	665f636e 	ldrbvs	r6, [pc], -lr, ror #6
  10:	696c6c61 	stmdbvs	ip!, {r0, r5, r6, sl, fp, sp, lr}^
  14:	655f676e 	ldrbvs	r6, [pc, #-1902]	@ fffff8ae <using_staff_gpio_int+0xfffff66e>
  18:	00656764 	rsbeq	r6, r5, r4, ror #14

0000001c <__FUNCTION__.2>:
  1c:	6f697067 	svcvs	0x00697067
  20:	746e695f 	strbtvc	r6, [lr], #-2399	@ 0xfffff6a1
  24:	7973615f 	ldmdbvc	r3!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
  28:	725f636e 	subsvc	r6, pc, #-1207959551	@ 0xb8000001
  2c:	6e697369 	cdpvs	3, 6, cr7, cr9, cr9, {3}
  30:	64655f67 	strbtvs	r5, [r5], #-3943	@ 0xfffff099
  34:	00006567 	andeq	r6, r0, r7, ror #10

00000038 <__FUNCTION__.1>:
  38:	6f697067 	svcvs	0x00697067
  3c:	616e655f 	cmnvs	lr, pc, asr r5
  40:	5f656c62 	svcpl	0x00656c62
  44:	695f6968 	ldmdbvs	pc, {r3, r5, r6, r8, fp, sp, lr}^	@ <UNPREDICTABLE>
  48:	0000746e 	andeq	r7, r0, lr, ror #8

0000004c <__FUNCTION__.0>:
  4c:	6f697067 	svcvs	0x00697067
  50:	616e655f 	cmnvs	lr, pc, asr r5
  54:	5f656c62 	svcpl	0x00656c62
  58:	695f6f6c 	ldmdbvs	pc, {r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^	@ <UNPREDICTABLE>
  5c:	Address 0x5c is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000719 	andeq	r0, r0, r9, lsl r7
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000027a 	andeq	r0, r0, sl, ror r2
  10:	0003be0c 	andeq	fp, r3, ip, lsl #28
  14:	0001fc00 	andeq	pc, r1, r0, lsl #24
  18:	00000000 	andeq	r0, r0, r0
  1c:	00024400 	andeq	r4, r2, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	@ 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	6d070403 	stcvs	4, cr0, [r7, #-12]
  30:	03000000 	movweq	r0, #0
  34:	03850601 	orreq	r0, r5, #1048576	@ 0x100000
  38:	02030000 	andeq	r0, r3, #0
  3c:	00026905 	andeq	r6, r2, r5, lsl #18
  40:	05040300 	streq	r0, [r4, #-768]	@ 0xfffffd00
  44:	00000349 	andeq	r0, r0, r9, asr #6
  48:	30050803 	andcc	r0, r5, r3, lsl #16
  4c:	03000002 	movweq	r0, #2
  50:	00f20801 	rscseq	r0, r2, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00004e07 	andeq	r4, r0, r7, lsl #28
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000129 	andeq	r0, r0, r9, lsr #2
  64:	c9070803 	stmdbgt	r7, {r0, r1, fp}
  68:	03000001 	movweq	r0, #1
  6c:	000e0801 	andeq	r0, lr, r1, lsl #16
  70:	6b040000 	blvs	100078 <using_staff_gpio_int+0xffe38>
  74:	05000000 	streq	r0, [r0, #-0]
  78:	004f0107 	subeq	r0, pc, r7, lsl #2
  7c:	43020000 	movwmi	r0, #8192	@ 0x2000
  80:	00009e06 	andeq	r9, r0, r6, lsl #28
  84:	00260600 	eoreq	r0, r6, r0, lsl #12
  88:	06310000 	ldrteq	r0, [r1], -r0
  8c:	00000030 	andeq	r0, r0, r0, lsr r0
  90:	003a0632 	eorseq	r0, sl, r2, lsr r6
  94:	06330000 	ldrteq	r0, [r3], -r0
  98:	00000044 	andeq	r0, r0, r4, asr #32
  9c:	07050034 	smladxeq	r5, r4, r0, r0
  a0:	00002c04 	andeq	r2, r0, r4, lsl #24
  a4:	06140300 	ldreq	r0, [r4], -r0, lsl #6
  a8:	00000110 	andeq	r0, r0, r0, lsl r1
  ac:	0003e407 	andeq	lr, r3, r7, lsl #8
  b0:	00b20000 	adcseq	r0, r2, r0
  b4:	008e0720 	addeq	r0, lr, r0, lsr #14
  b8:	b2000000 	andlt	r0, r0, #0
  bc:	5b072000 	blpl	1c80c4 <using_staff_gpio_int+0x1c7e84>
  c0:	04000002 	streq	r0, [r0], #-2
  c4:	072000b2 			@ <UNDEFINED> instruction: 0x072000b2
  c8:	00000000 	andeq	r0, r0, r0
  cc:	2000b208 	andcs	fp, r0, r8, lsl #4
  d0:	00006107 	andeq	r6, r0, r7, lsl #2
  d4:	00b20c00 	adcseq	r0, r2, r0, lsl #24
  d8:	00d60720 	sbcseq	r0, r6, r0, lsr #14
  dc:	b2100000 	andslt	r0, r0, #0
  e0:	e4072000 	str	r2, [r7], #-0
  e4:	14000000 	strne	r0, [r0], #-0
  e8:	072000b2 			@ <UNDEFINED> instruction: 0x072000b2
  ec:	00000169 	andeq	r0, r0, r9, ror #2
  f0:	2000b218 	andcs	fp, r0, r8, lsl r2
  f4:	00036707 	andeq	r6, r3, r7, lsl #14
  f8:	00b21c00 	adcseq	r1, r2, r0, lsl #24
  fc:	03760720 	cmneq	r6, #32, 14	@ 0x800000
 100:	b2200000 	eorlt	r0, r0, #0
 104:	13072000 	movwne	r2, #28672	@ 0x7000
 108:	24000000 	strcs	r0, [r0], #-0
 10c:	002000b2 	strhteq	r0, [r0], -r2
 110:	2c040705 	stccs	7, cr0, [r4], {5}
 114:	01000000 	mrseq	r0, (UNDEF: 0)
 118:	01550605 	cmpeq	r5, r5, lsl #12
 11c:	51070000 	mrspl	r0, (UNDEF: 7)
 120:	00000002 	andeq	r0, r0, r2
 124:	07202000 	streq	r2, [r0, -r0]!
 128:	0000023e 	andeq	r0, r0, lr, lsr r2
 12c:	20200040 	eorcs	r0, r0, r0, asr #32
 130:	00019407 	andeq	r9, r1, r7, lsl #8
 134:	20004c00 	andcs	r4, r0, r0, lsl #24
 138:	03910720 	orrseq	r0, r1, #32, 14	@ 0x800000
 13c:	00580000 	subseq	r0, r8, r0
 140:	2d072020 	stccs	0, cr2, [r7, #-128]	@ 0xffffff80
 144:	64000003 	strvs	r0, [r0], #-3
 148:	07202000 	streq	r2, [r0, -r0]!
 14c:	000003a3 	andeq	r0, r0, r3, lsr #7
 150:	20200070 	eorcs	r0, r0, r0, ror r0
 154:	00a00800 	adceq	r0, r0, r0, lsl #16
 158:	86010000 	strhi	r0, [r1], -r0
 15c:	00024006 	andeq	r4, r2, r6
 160:	00000400 	andeq	r0, r0, r0, lsl #8
 164:	099c0100 	ldmibeq	ip, {r8}
 168:	000001b2 			@ <UNDEFINED> instruction: 0x000001b2
 16c:	10067e01 	andne	r7, r6, r1, lsl #28
 170:	30000002 	andcc	r0, r0, r2
 174:	01000000 	mrseq	r0, (UNDEF: 0)
 178:	0001c39c 	muleq	r1, ip, r3
 17c:	69700a00 	ldmdbvs	r0!, {r9, fp}^
 180:	7e01006e 	cdpvc	0, 0, cr0, cr1, cr14, {3}
 184:	00002c20 	andeq	r2, r0, r0, lsr #24
 188:	00000400 	andeq	r0, r0, r0, lsl #8
 18c:	00000000 	andeq	r0, r0, r0
 190:	02240b00 	eoreq	r0, r4, #0, 22
 194:	06c80000 	strbeq	r0, [r8], r0
 198:	340c0000 	strcc	r0, [ip], #-0
 19c:	d4000002 	strle	r0, [r0], #-2
 1a0:	b9000006 	stmdblt	r0, {r1, r2}
 1a4:	0d000001 	stceq	0, cr0, [r0, #-4]
 1a8:	0c055001 	stceq	0, cr5, [r5], {1}
 1ac:	20200040 	eorcs	r0, r0, r0, asr #32
 1b0:	0451010d 	ldrbeq	r0, [r1], #-269	@ 0xfffffef3
 1b4:	24007431 	strcs	r7, [r0], #-1073	@ 0xfffffbcf
 1b8:	02380b00 	eorseq	r0, r8, #0, 22
 1bc:	06c80000 	strbeq	r0, [r8], r0
 1c0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 1c4:	0000007a 	andeq	r0, r0, sl, ror r0
 1c8:	25057401 	strcs	r7, [r5, #-1025]	@ 0xfffffbff
 1cc:	d4000000 	strle	r0, [r0], #-0
 1d0:	3c000001 	stccc	0, cr0, [r0], {1}
 1d4:	01000000 	mrseq	r0, (UNDEF: 0)
 1d8:	00022d9c 	muleq	r2, ip, sp
 1dc:	69700a00 	ldmdbvs	r0!, {r9, fp}^
 1e0:	7401006e 	strvc	r0, [r1], #-110	@ 0xffffff92
 1e4:	00002c22 	andeq	r2, r0, r2, lsr #24
 1e8:	00002c00 	andeq	r2, r0, r0, lsl #24
 1ec:	00002200 	andeq	r2, r0, r0, lsl #4
 1f0:	00720f00 	rsbseq	r0, r2, r0, lsl #30
 1f4:	2c0e7801 	stccs	8, cr7, [lr], {1}
 1f8:	73000000 	movwvc	r0, #0
 1fc:	71000000 	mrsvc	r0, (UNDEF: 0)
 200:	0b000000 	bleq	208 <.debug_info+0x208>
 204:	000001f0 	strdeq	r0, [r0], -r0	@ <UNPREDICTABLE>
 208:	000006c8 	andeq	r0, r0, r8, asr #13
 20c:	0001f80c 	andeq	pc, r1, ip, lsl #16
 210:	0006e000 	andeq	lr, r6, r0
 214:	00022300 	andeq	r2, r2, r0, lsl #6
 218:	50010d00 	andpl	r0, r1, r0, lsl #26
 21c:	00400c05 	subeq	r0, r0, r5, lsl #24
 220:	0b002020 	bleq	82a8 <using_staff_gpio_int+0x8068>
 224:	00000204 	andeq	r0, r0, r4, lsl #4
 228:	000006c8 	andeq	r0, r0, r8, asr #13
 22c:	013b0900 	teqeq	fp, r0, lsl #18
 230:	6a010000 	bvs	40238 <using_staff_gpio_int+0x3fff8>
 234:	00018006 	andeq	r8, r1, r6
 238:	00005400 	andeq	r5, r0, r0, lsl #8
 23c:	c59c0100 	ldrgt	r0, [ip, #256]	@ 0x100
 240:	0a000002 	beq	250 <.debug_info+0x250>
 244:	006e6970 	rsbeq	r6, lr, r0, ror r9
 248:	2c226a01 			@ <UNDEFINED> instruction: 0x2c226a01
 24c:	92000000 	andls	r0, r0, #0
 250:	86000000 	strhi	r0, [r0], -r0
 254:	10000000 	andne	r0, r0, r0
 258:	000001a5 	andeq	r0, r0, r5, lsr #3
 25c:	000002d5 	ldrdeq	r0, [r0], -r5
 260:	004c0305 	subeq	r0, ip, r5, lsl #6
 264:	a00c0000 	andge	r0, ip, r0
 268:	66000001 	strvs	r0, [r0], -r1
 26c:	84000005 	strhi	r0, [r0], #-5
 270:	0d000002 	stceq	0, cr0, [r0, #-8]
 274:	0c055001 	stceq	0, cr5, [r5], {1}
 278:	20200070 	eorcs	r0, r0, r0, ror r0
 27c:	0351010d 	cmpeq	r1, #1073741827	@ 0x40000003
 280:	005001f3 	ldrsheq	r0, [r0], #-19	@ 0xffffffed
 284:	0001c00c 	andeq	ip, r1, ip
 288:	0006ec00 	andeq	lr, r6, r0, lsl #24
 28c:	0002bb00 	andeq	fp, r2, r0, lsl #22
 290:	50010d00 	andpl	r0, r1, r0, lsl #26
 294:	00380305 	eorseq	r0, r8, r5, lsl #6
 298:	010d0000 	mrseq	r0, (UNDEF: 13)
 29c:	00030551 	andeq	r0, r3, r1, asr r5
 2a0:	0d000000 	stceq	0, cr0, [r0, #-0]
 2a4:	03055201 	movweq	r5, #20993	@ 0x5201
 2a8:	0000004c 	andeq	r0, r0, ip, asr #32
 2ac:	0253010d 	subseq	r0, r3, #1073741827	@ 0x40000003
 2b0:	020d6c08 	andeq	r6, sp, #8, 24	@ 0x800
 2b4:	f303007d 	vqadd.u8	q0, <illegal reg q1.5>, <illegal reg q14.5>
 2b8:	0b005001 	bleq	142c4 <using_staff_gpio_int+0x14084>
 2bc:	000001c4 	andeq	r0, r0, r4, asr #3
 2c0:	000006f8 	strdeq	r0, [r0], -r8
 2c4:	00721100 	rsbseq	r1, r2, r0, lsl #2
 2c8:	02d50000 	sbcseq	r0, r5, #0
 2cc:	2c120000 	ldccs	0, cr0, [r2], {-0}
 2d0:	12000000 	andne	r0, r0, #0
 2d4:	02c50400 	sbceq	r0, r5, #0, 8
 2d8:	e0090000 	and	r0, r9, r0
 2dc:	01000001 	tsteq	r0, r1
 2e0:	012c0664 			@ <UNDEFINED> instruction: 0x012c0664
 2e4:	00540000 	subseq	r0, r4, r0
 2e8:	9c010000 	stcls	0, cr0, [r1], {-0}
 2ec:	00000372 	andeq	r0, r0, r2, ror r3
 2f0:	6e69700a 	cdpvs	0, 6, cr7, cr9, cr10, {0}
 2f4:	22640100 	rsbcs	r0, r4, #0, 2
 2f8:	0000002c 	andeq	r0, r0, ip, lsr #32
 2fc:	000000ef 	andeq	r0, r0, pc, ror #1
 300:	000000e3 	andeq	r0, r0, r3, ror #1
 304:	0001a510 	andeq	sl, r1, r0, lsl r5
 308:	0002d500 	andeq	sp, r2, r0, lsl #10
 30c:	38030500 	stmdacc	r3, {r8, sl}
 310:	0c000000 	stceq	0, cr0, [r0], {-0}
 314:	0000014c 	andeq	r0, r0, ip, asr #2
 318:	00000566 	andeq	r0, r0, r6, ror #10
 31c:	00000331 	andeq	r0, r0, r1, lsr r3
 320:	0550010d 	ldrbeq	r0, [r0, #-269]	@ 0xfffffef3
 324:	2000640c 	andcs	r6, r0, ip, lsl #8
 328:	51010d20 	tstpl	r1, r0, lsr #26
 32c:	5001f303 	andpl	pc, r1, r3, lsl #6
 330:	016c0c00 	cmneq	ip, r0, lsl #24
 334:	06ec0000 	strbteq	r0, [ip], r0
 338:	03680000 	cmneq	r8, #0
 33c:	010d0000 	mrseq	r0, (UNDEF: 13)
 340:	38030550 	stmdacc	r3, {r4, r6, r8, sl}
 344:	0d000000 	stceq	0, cr0, [r0, #-0]
 348:	03055101 	movweq	r5, #20737	@ 0x5101
 34c:	00000000 	andeq	r0, r0, r0
 350:	0552010d 	ldrbeq	r0, [r2, #-269]	@ 0xfffffef3
 354:	00003803 	andeq	r3, r0, r3, lsl #16
 358:	53010d00 	movwpl	r0, #7424	@ 0x1d00
 35c:	0d660802 	stcleq	8, cr0, [r6, #-8]!
 360:	03007d02 	movweq	r7, #3330	@ 0xd02
 364:	005001f3 	ldrsheq	r0, [r0], #-19	@ 0xffffffed
 368:	0001700b 	andeq	r7, r1, fp
 36c:	0006f800 	andeq	pc, r6, r0, lsl #16
 370:	c9090000 	stmdbgt	r9, {}	@ <UNPREDICTABLE>
 374:	01000003 	tsteq	r0, r3
 378:	00fc065b 	rscseq	r0, ip, fp, asr r6
 37c:	00300000 	eorseq	r0, r0, r0
 380:	9c010000 	stcls	0, cr0, [r1], {-0}
 384:	000003e4 	andeq	r0, r0, r4, ror #7
 388:	6e69700a 	cdpvs	0, 6, cr7, cr9, cr10, {0}
 38c:	2a5b0100 	bcs	16c0794 <using_staff_gpio_int+0x16c0554>
 390:	0000002c 	andeq	r0, r0, ip, lsr #32
 394:	00000144 	andeq	r0, r0, r4, asr #2
 398:	00000140 	andeq	r0, r0, r0, asr #2
 39c:	0001a510 	andeq	sl, r1, r0, lsl r5
 3a0:	0003f400 	andeq	pc, r3, r0, lsl #8
 3a4:	1c030500 	stcne	5, cr0, [r3], {-0}
 3a8:	0c000000 	stceq	0, cr0, [r0], {-0}
 3ac:	0000011c 	andeq	r0, r0, ip, lsl r1
 3b0:	000006ec 	andeq	r0, r0, ip, ror #13
 3b4:	000003da 	ldrdeq	r0, [r0], -sl
 3b8:	0550010d 	ldrbeq	r0, [r0, #-269]	@ 0xfffffef3
 3bc:	00000c03 	andeq	r0, r0, r3, lsl #24
 3c0:	51010d00 	tstpl	r1, r0, lsl #26
 3c4:	00000305 	andeq	r0, r0, r5, lsl #6
 3c8:	010d0000 	mrseq	r0, (UNDEF: 13)
 3cc:	1c030552 	stcne	5, cr0, [r3], {82}	@ 0x52
 3d0:	0d000000 	stceq	0, cr0, [r0, #-0]
 3d4:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 3d8:	200b005e 	andcs	r0, fp, lr, asr r0
 3dc:	f8000001 			@ <UNDEFINED> instruction: 0xf8000001
 3e0:	00000006 	andeq	r0, r0, r6
 3e4:	00007211 	andeq	r7, r0, r1, lsl r2
 3e8:	0003f400 	andeq	pc, r3, r0, lsl #8
 3ec:	002c1200 	eoreq	r1, ip, r0, lsl #4
 3f0:	001a0000 	andseq	r0, sl, r0
 3f4:	0003e404 	andeq	lr, r3, r4, lsl #8
 3f8:	010d0900 	tsteq	sp, r0, lsl #18
 3fc:	55010000 	strpl	r0, [r1, #-0]
 400:	0000cc06 	andeq	ip, r0, r6, lsl #24
 404:	00003000 	andeq	r3, r0, r0
 408:	6b9c0100 	blvs	fe700810 <using_staff_gpio_int+0xfe7005d0>
 40c:	0a000004 	beq	424 <.debug_info+0x424>
 410:	006e6970 	rsbeq	r6, lr, r0, ror r9
 414:	2c2b5501 	stccs	5, cr5, [fp], #-4
 418:	69000000 	stmdbvs	r0, {}	@ <UNPREDICTABLE>
 41c:	65000001 	strvs	r0, [r0, #-1]
 420:	10000001 	andne	r0, r0, r1
 424:	000001a5 	andeq	r0, r0, r5, lsr #3
 428:	0000047b 	andeq	r0, r0, fp, ror r4
 42c:	00000305 	andeq	r0, r0, r5, lsl #6
 430:	ec0c0000 	stc	0, cr0, [ip], {-0}
 434:	ec000000 	stc	0, cr0, [r0], {-0}
 438:	61000006 	tstvs	r0, r6
 43c:	0d000004 	stceq	0, cr0, [r0, #-16]
 440:	03055001 	movweq	r5, #20481	@ 0x5001
 444:	0000000c 	andeq	r0, r0, ip
 448:	0551010d 	ldrbeq	r0, [r1, #-269]	@ 0xfffffef3
 44c:	00000003 	andeq	r0, r0, r3
 450:	52010d00 	andpl	r0, r1, #0, 26
 454:	00000305 	andeq	r0, r0, r5, lsl #6
 458:	010d0000 	mrseq	r0, (UNDEF: 13)
 45c:	58080253 	stmdapl	r8, {r0, r1, r4, r6, r9}
 460:	00f00b00 	rscseq	r0, r0, r0, lsl #22
 464:	06f80000 	ldrbteq	r0, [r8], r0
 468:	11000000 	mrsne	r0, (UNDEF: 0)
 46c:	00000072 	andeq	r0, r0, r2, ror r0
 470:	0000047b 	andeq	r0, r0, fp, ror r4
 474:	00002c12 	andeq	r2, r0, r2, lsl ip
 478:	04001b00 	streq	r1, [r0], #-2816	@ 0xfffff500
 47c:	0000046b 	andeq	r0, r0, fp, ror #8
 480:	00015309 	andeq	r5, r1, r9, lsl #6
 484:	064e0100 	strbeq	r0, [lr], -r0, lsl #2
 488:	000000ac 	andeq	r0, r0, ip, lsr #1
 48c:	00000020 	andeq	r0, r0, r0, lsr #32
 490:	04c59c01 	strbeq	r9, [r5], #3073	@ 0xc01
 494:	700a0000 	andvc	r0, sl, r0
 498:	01006e69 	tsteq	r0, r9, ror #28
 49c:	002c254e 	eoreq	r2, ip, lr, asr #10
 4a0:	01900000 	orrseq	r0, r0, r0
 4a4:	018a0000 	orreq	r0, sl, r0
 4a8:	c4130000 	ldrgt	r0, [r3], #-0
 4ac:	66000000 	strvs	r0, [r0], -r0
 4b0:	0d000005 	stceq	0, cr0, [r0, #-20]	@ 0xffffffec
 4b4:	0c055001 	stceq	0, cr5, [r5], {1}
 4b8:	20200058 	eorcs	r0, r0, r8, asr r0
 4bc:	0351010d 	cmpeq	r1, #1073741827	@ 0x40000003
 4c0:	005001f3 	ldrsheq	r0, [r0], #-19	@ 0xffffffed
 4c4:	03520900 	cmpeq	r2, #0, 18
 4c8:	43010000 	movwmi	r0, #4096	@ 0x1000
 4cc:	00008c06 	andeq	r8, r0, r6, lsl #24
 4d0:	00002000 	andeq	r2, r0, r0
 4d4:	0a9c0100 	beq	fe7008dc <using_staff_gpio_int+0xfe70069c>
 4d8:	0a000005 	beq	4f4 <.debug_info+0x4f4>
 4dc:	006e6970 	rsbeq	r6, lr, r0, ror r9
 4e0:	2c244301 	stccs	3, cr4, [r4], #-4
 4e4:	c2000000 	andgt	r0, r0, #0
 4e8:	bc000001 	stclt	0, cr0, [r0], {1}
 4ec:	13000001 	movwne	r0, #1
 4f0:	000000a4 	andeq	r0, r0, r4, lsr #1
 4f4:	00000566 	andeq	r0, r0, r6, ror #10
 4f8:	0550010d 	ldrbeq	r0, [r0, #-269]	@ 0xfffffef3
 4fc:	20004c0c 	andcs	r4, r0, ip, lsl #24
 500:	51010d20 	tstpl	r1, r0, lsr #26
 504:	5001f303 	andpl	pc, r1, r3, lsl #6
 508:	bd0e0000 	stclt	0, cr0, [lr, #-0]
 50c:	01000000 	mrseq	r0, (UNDEF: 0)
 510:	00250536 	eoreq	r0, r5, r6, lsr r5
 514:	00700000 	rsbseq	r0, r0, r0
 518:	001c0000 	andseq	r0, ip, r0
 51c:	9c010000 	stcls	0, cr0, [r1], {-0}
 520:	00000566 	andeq	r0, r0, r6, ror #10
 524:	0001f314 	andeq	pc, r1, r4, lsl r3	@ <UNPREDICTABLE>
 528:	0e380100 	cdpeq	1, 3, cr0, cr8, cr0, {0}
 52c:	0000002c 	andeq	r0, r0, ip, lsr #32
 530:	00b51531 	adcseq	r1, r5, r1, lsr r5
 534:	39010000 	stmdbcc	r1, {}	@ <UNPREDICTABLE>
 538:	00002c0e 	andeq	r2, r0, lr, lsl #24
 53c:	0001f000 	andeq	pc, r1, r0
 540:	0001ee00 	andeq	lr, r1, r0, lsl #28
 544:	666f1600 	strbtvs	r1, [pc], -r0, lsl #12
 548:	3a010066 	bcc	406e8 <using_staff_gpio_int+0x404a8>
 54c:	00002c0e 	andeq	r2, r0, lr, lsl #24
 550:	7c131100 	ldcvc	1, cr1, [r3], {-0}
 554:	e0000000 	and	r0, r0, r0
 558:	0d000006 	stceq	0, cr0, [r0, #-24]	@ 0xffffffe8
 55c:	0c055001 	stceq	0, cr5, [r5], {1}
 560:	2000b208 	andcs	fp, r0, r8, lsl #4
 564:	87090000 	strhi	r0, [r9, -r0]
 568:	01000001 	tsteq	r0, r1
 56c:	002c061e 	eoreq	r0, ip, lr, lsl r6
 570:	00440000 	subeq	r0, r4, r0
 574:	9c010000 	stcls	0, cr0, [r1], {-0}
 578:	00000607 	andeq	r0, r0, r7, lsl #12
 57c:	00014e17 	andeq	r4, r1, r7, lsl lr
 580:	1c1e0100 	ldcne	1, cr0, [lr], {-0}
 584:	0000002c 	andeq	r0, r0, ip, lsr #32
 588:	00000207 	andeq	r0, r0, r7, lsl #4
 58c:	00000203 	andeq	r0, r0, r3, lsl #4
 590:	6e69700a 	cdpvs	0, 6, cr7, cr9, cr10, {0}
 594:	2b1e0100 	blcs	78099c <using_staff_gpio_int+0x78075c>
 598:	0000002c 	andeq	r0, r0, ip, lsr #32
 59c:	00000229 	andeq	r0, r0, r9, lsr #4
 5a0:	00000225 	andeq	r0, r0, r5, lsr #4
 5a4:	66666f16 	uqadd16vs	r6, r6, r6
 5a8:	0e290100 	cdpeq	1, 2, cr0, cr9, cr0, {0}
 5ac:	0000002c 	andeq	r0, r0, ip, lsr #32
 5b0:	00440b11 	subeq	r0, r4, r1, lsl fp
 5b4:	06c80000 	strbeq	r0, [r8], r0
 5b8:	540c0000 	strpl	r0, [ip], #-0
 5bc:	07000000 	streq	r0, [r0, -r0]
 5c0:	d6000006 	strle	r0, [r0], -r6
 5c4:	0d000005 	stceq	0, cr0, [r0, #-20]	@ 0xffffffec
 5c8:	75025001 	strvc	r5, [r2, #-1]
 5cc:	51010d00 	tstpl	r1, r0, lsl #26
 5d0:	00743104 	rsbseq	r3, r4, r4, lsl #2
 5d4:	580b0024 	stmdapl	fp, {r2, r5}
 5d8:	c8000000 	stmdagt	r0, {}	@ <UNPREDICTABLE>
 5dc:	0c000006 	stceq	0, cr0, [r0], {6}
 5e0:	00000064 	andeq	r0, r0, r4, rrx
 5e4:	000006d4 	ldrdeq	r0, [r0], -r4
 5e8:	000005fd 	strdeq	r0, [r0], -sp
 5ec:	0550010d 	ldrbeq	r0, [r0, #-269]	@ 0xfffffef3
 5f0:	00b2140c 	adcseq	r1, r2, ip, lsl #8
 5f4:	51010d20 	tstpl	r1, r0, lsr #26
 5f8:	243d4003 	ldrtcs	r4, [sp], #-3
 5fc:	00680b00 	rsbeq	r0, r8, r0, lsl #22
 600:	06c80000 	strbeq	r0, [r8], r0
 604:	18000000 	stmdane	r0, {}	@ <UNPREDICTABLE>
 608:	000003b3 			@ <UNDEFINED> instruction: 0x000003b3
 60c:	200d1901 	andcs	r1, sp, r1, lsl #18
 610:	0c000000 	stceq	0, cr0, [r0], {-0}
 614:	01000000 	mrseq	r0, (UNDEF: 0)
 618:	00065e9c 	muleq	r6, ip, lr
 61c:	014e1700 	cmpeq	lr, r0, lsl #14
 620:	19010000 	stmdbne	r1, {}	@ <UNPREDICTABLE>
 624:	00005d20 	andeq	r5, r0, r0, lsr #26
 628:	00024b00 	andeq	r4, r2, r0, lsl #22
 62c:	00024700 	andeq	r4, r2, r0, lsl #14
 630:	61760a00 	cmnvs	r6, r0, lsl #20
 634:	1901006c 	stmdbne	r1, {r2, r3, r5, r6}
 638:	00002c2f 	andeq	r2, r0, pc, lsr #24
 63c:	00027000 	andeq	r7, r2, r0
 640:	00026c00 	andeq	r6, r2, r0, lsl #24
 644:	00281300 	eoreq	r1, r8, r0, lsl #6
 648:	065e0000 	ldrbeq	r0, [lr], -r0
 64c:	010d0000 	mrseq	r0, (UNDEF: 13)
 650:	01f30350 	mvnseq	r0, r0, asr r3
 654:	51010d50 	tstpl	r1, r0, asr sp
 658:	5101f303 	tstpl	r1, r3, lsl #6	@ <UNPREDICTABLE>
 65c:	3e180000 	cdpcc	0, 1, cr0, cr8, cr0, {0}
 660:	01000003 	tsteq	r0, r3
 664:	00000d16 	andeq	r0, r0, r6, lsl sp
 668:	00200000 	eoreq	r0, r0, r0
 66c:	9c010000 	stcls	0, cr0, [r1], {-0}
 670:	000006c1 	andeq	r0, r0, r1, asr #13
 674:	00014e17 	andeq	r4, r1, r7, lsl lr
 678:	21160100 	tstcs	r6, r0, lsl #2
 67c:	000006c1 	andeq	r0, r0, r1, asr #13
 680:	00000295 	muleq	r0, r5, r2
 684:	00000291 	muleq	r0, r1, r2
 688:	6c61760a 	stclvs	6, cr7, [r1], #-40	@ 0xffffffd8
 68c:	30160100 	andscc	r0, r6, r0, lsl #2
 690:	0000002c 	andeq	r0, r0, ip, lsr #32
 694:	000002b7 			@ <UNDEFINED> instruction: 0x000002b7
 698:	000002b3 			@ <UNDEFINED> instruction: 0x000002b3
 69c:	0000100c 	andeq	r1, r0, ip
 6a0:	00070400 	andeq	r0, r7, r0, lsl #8
 6a4:	0006b000 	andeq	fp, r6, r0
 6a8:	50010d00 	andpl	r0, r1, r0, lsl #26
 6ac:	00007402 	andeq	r7, r0, r2, lsl #8
 6b0:	00001c13 	andeq	r1, r0, r3, lsl ip
 6b4:	00071000 	andeq	r1, r7, r0
 6b8:	50010d00 	andpl	r0, r1, r0, lsl #26
 6bc:	00007402 	andeq	r7, r0, r2, lsl #8
 6c0:	c7041900 	strgt	r1, [r4, -r0, lsl #18]
 6c4:	1a000006 	bne	6e4 <.debug_info+0x6e4>
 6c8:	00017b1b 	andeq	r7, r1, fp, lsl fp
 6cc:	00017b00 	andeq	r7, r1, r0, lsl #22
 6d0:	06810400 	streq	r0, [r1], r0, lsl #8
 6d4:	0003431b 	andeq	r4, r3, fp, lsl r3
 6d8:	00034300 	andeq	r4, r3, r0, lsl #6
 6dc:	06a10400 	strteq	r0, [r1], r0, lsl #8
 6e0:	0000d01b 	andeq	sp, r0, fp, lsl r0
 6e4:	0000d000 	andeq	sp, r0, r0
 6e8:	0aa50400 	beq	fe9416f0 <using_staff_gpio_int+0xfe9414b0>
 6ec:	0002731b 	andeq	r7, r2, fp, lsl r3
 6f0:	00027300 	andeq	r7, r2, r0, lsl #6
 6f4:	052e0400 	streq	r0, [lr, #-1024]!	@ 0xfffffc00
 6f8:	0001001b 	andeq	r0, r1, fp, lsl r0
 6fc:	00010000 	andeq	r0, r1, r0
 700:	06730400 	ldrbteq	r0, [r3], -r0, lsl #8
 704:	0003b81b 	andeq	fp, r3, fp, lsl r8
 708:	0003b800 	andeq	fp, r3, r0, lsl #16
 70c:	0aa60400 	beq	fe981714 <using_staff_gpio_int+0xfe9814d4>
 710:	0001c31b 	andeq	ip, r1, fp, lsl r3
 714:	0001c300 	andeq	ip, r1, r0, lsl #6
 718:	06a20400 	strteq	r0, [r2], r0, lsl #8
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	@ 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	@ 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <using_staff_gpio_int+0x2bfe6c>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00260400 	eoreq	r0, r6, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	3e010405 	cdpcc	4, 0, cr0, cr1, cr5, {0}
  34:	490b0b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp}
  38:	3b0b3a13 	blcc	2ce88c <using_staff_gpio_int+0x2ce64c>
  3c:	010b390b 	tsteq	fp, fp, lsl #18
  40:	06000013 			@ <UNDEFINED> instruction: 0x06000013
  44:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
  48:	00000b1c 	andeq	r0, r0, ip, lsl fp
  4c:	03002807 	movweq	r2, #2055	@ 0x807
  50:	00061c0e 	andeq	r1, r6, lr, lsl #24
  54:	002e0800 	eoreq	r0, lr, r0, lsl #16
  58:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  5c:	0b3b0b3a 	bleq	ec2d4c <using_staff_gpio_int+0xec2b0c>
  60:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  64:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  68:	42971840 	addsmi	r1, r7, #64, 16	@ 0x400000
  6c:	09000019 	stmdbeq	r0, {r0, r3, r4}
  70:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  74:	0b3a0e03 	bleq	e83888 <using_staff_gpio_int+0xe83648>
  78:	0b390b3b 	bleq	e42d6c <using_staff_gpio_int+0xe42b2c>
  7c:	01111927 	tsteq	r1, r7, lsr #18
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			@ <UNDEFINED> instruction: 0x01194297
  88:	0a000013 	beq	dc <.debug_abbrev+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <using_staff_gpio_int+0xec2b40>
  94:	13490b39 	movtne	r0, #39737	@ 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
  9c:	0b000017 	bleq	100 <.debug_abbrev+0x100>
  a0:	00018289 	andeq	r8, r1, r9, lsl #5
  a4:	13310111 	teqne	r1, #1073741828	@ 0x40000004
  a8:	890c0000 	stmdbhi	ip, {}	@ <UNPREDICTABLE>
  ac:	11010182 	smlabbne	r1, r2, r1, r0
  b0:	01133101 	tsteq	r3, r1, lsl #2
  b4:	0d000013 	stceq	0, cr0, [r0, #-76]	@ 0xffffffb4
  b8:	0001828a 	andeq	r8, r1, sl, lsl #5
  bc:	42911802 	addsmi	r1, r1, #131072	@ 0x20000
  c0:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
  c4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  c8:	0b3a0e03 	bleq	e838dc <using_staff_gpio_int+0xe8369c>
  cc:	0b390b3b 	bleq	e42dc0 <using_staff_gpio_int+0xe42b80>
  d0:	13491927 	movtne	r1, #39207	@ 0x9927
  d4:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  d8:	42971840 	addsmi	r1, r7, #64, 16	@ 0x400000
  dc:	00130119 	andseq	r0, r3, r9, lsl r1
  e0:	00340f00 	eorseq	r0, r4, r0, lsl #30
  e4:	0b3a0803 	bleq	e820f8 <using_staff_gpio_int+0xe81eb8>
  e8:	0b390b3b 	bleq	e42ddc <using_staff_gpio_int+0xe42b9c>
  ec:	17021349 	strne	r1, [r2, -r9, asr #6]
  f0:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
  f4:	00341000 	eorseq	r1, r4, r0
  f8:	13490e03 	movtne	r0, #40451	@ 0x9e03
  fc:	18021934 	stmdane	r2, {r2, r4, r5, r8, fp, ip}
 100:	01110000 	tsteq	r1, r0
 104:	01134901 	tsteq	r3, r1, lsl #18
 108:	12000013 	andne	r0, r0, #19
 10c:	13490021 	movtne	r0, #36897	@ 0x9021
 110:	00000b2f 	andeq	r0, r0, pc, lsr #22
 114:	01828913 	orreq	r8, r2, r3, lsl r9
 118:	31011101 	tstcc	r1, r1, lsl #2
 11c:	14000013 	strne	r0, [r0], #-19	@ 0xffffffed
 120:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 124:	0b3b0b3a 	bleq	ec2e14 <using_staff_gpio_int+0xec2bd4>
 128:	13490b39 	movtne	r0, #39737	@ 0x9b39
 12c:	00000b1c 	andeq	r0, r0, ip, lsl fp
 130:	03003415 	movweq	r3, #1045	@ 0x415
 134:	3b0b3a0e 	blcc	2ce974 <using_staff_gpio_int+0x2ce734>
 138:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 13c:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
 140:	00001742 	andeq	r1, r0, r2, asr #14
 144:	03003416 	movweq	r3, #1046	@ 0x416
 148:	3b0b3a08 	blcc	2ce970 <using_staff_gpio_int+0x2ce730>
 14c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 150:	000b1c13 	andeq	r1, fp, r3, lsl ip
 154:	00051700 	andeq	r1, r5, r0, lsl #14
 158:	0b3a0e03 	bleq	e8396c <using_staff_gpio_int+0xe8372c>
 15c:	0b390b3b 	bleq	e42e50 <using_staff_gpio_int+0xe42c10>
 160:	17021349 	strne	r1, [r2, -r9, asr #6]
 164:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
 168:	012e1800 			@ <UNDEFINED> instruction: 0x012e1800
 16c:	0b3a0e03 	bleq	e83980 <using_staff_gpio_int+0xe83740>
 170:	0b390b3b 	bleq	e42e64 <using_staff_gpio_int+0xe42c24>
 174:	01111927 	tsteq	r1, r7, lsr #18
 178:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 17c:	01194297 			@ <UNDEFINED> instruction: 0x01194297
 180:	19000013 	stmdbne	r0, {r0, r1, r4}
 184:	0b0b000f 	bleq	2c01c8 <using_staff_gpio_int+0x2bff88>
 188:	00001349 	andeq	r1, r0, r9, asr #6
 18c:	0000351a 	andeq	r3, r0, sl, lsl r5
 190:	002e1b00 	eoreq	r1, lr, r0, lsl #22
 194:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 198:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
 19c:	0b3b0b3a 	bleq	ec2e8c <using_staff_gpio_int+0xec2c4c>
 1a0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000210 	andeq	r0, r0, r0, lsl r2
   8:	00000223 	andeq	r0, r0, r3, lsr #4
   c:	23500001 	cmpcs	r0, #1
  10:	40000002 	andmi	r0, r0, r2
  14:	01000002 	tsteq	r0, r2
  18:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  2c:	000001d4 	ldrdeq	r0, [r0], -r4
  30:	000001e0 	andeq	r0, r0, r0, ror #3
  34:	e0500001 	subs	r0, r0, r1
  38:	e4000001 	str	r0, [r0], #-1
  3c:	04000001 	streq	r0, [r0], #-1
  40:	5001f300 	andpl	pc, r1, r0, lsl #6
  44:	0001e49f 	muleq	r1, pc, r4	@ <UNPREDICTABLE>
  48:	0001ef00 	andeq	lr, r1, r0, lsl #30
  4c:	50000100 	andpl	r0, r0, r0, lsl #2
  50:	000001ef 	andeq	r0, r0, pc, ror #3
  54:	00000200 	andeq	r0, r0, r0, lsl #4
  58:	00540001 	subseq	r0, r4, r1
  5c:	10000002 	andne	r0, r0, r2
  60:	04000002 	streq	r0, [r0], #-2
  64:	5001f300 	andpl	pc, r1, r0, lsl #6
  68:	0000009f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
	...
  74:	10000002 	andne	r0, r0, r2
  78:	01000002 	tsteq	r0, r2
  7c:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  90:	01800000 	orreq	r0, r0, r0
  94:	019c0000 	orrseq	r0, ip, r0
  98:	00010000 	andeq	r0, r1, r0
  9c:	00019c50 	andeq	r9, r1, r0, asr ip
  a0:	00019f00 	andeq	r9, r1, r0, lsl #30
  a4:	51000100 	mrspl	r0, (UNDEF: 16)
  a8:	0000019f 	muleq	r0, pc, r1	@ <UNPREDICTABLE>
  ac:	000001a8 	andeq	r0, r0, r8, lsr #3
  b0:	01f30004 	mvnseq	r0, r4
  b4:	01a89f50 			@ <UNDEFINED> instruction: 0x01a89f50
  b8:	01bc0000 			@ <UNDEFINED> instruction: 0x01bc0000
  bc:	00010000 	andeq	r0, r1, r0
  c0:	0001bc50 	andeq	fp, r1, r0, asr ip
  c4:	0001bf00 	andeq	fp, r1, r0, lsl #30
  c8:	91000200 	mrsls	r0, R8_usr
  cc:	0001bf68 	andeq	fp, r1, r8, ror #30
  d0:	0001d400 	andeq	sp, r1, r0, lsl #8
  d4:	f3000400 	vshl.u8	d0, d0, d0
  d8:	009f5001 	addseq	r5, pc, r1
	...
  ec:	2c000000 	stccs	0, cr0, [r0], {-0}
  f0:	48000001 	stmdami	r0, {r0}
  f4:	01000001 	tsteq	r0, r1
  f8:	01485000 	mrseq	r5, (UNDEF: 72)
  fc:	014b0000 	mrseq	r0, (UNDEF: 75)
 100:	00010000 	andeq	r0, r1, r0
 104:	00014b51 	andeq	r4, r1, r1, asr fp
 108:	00015400 	andeq	r5, r1, r0, lsl #8
 10c:	f3000400 	vshl.u8	d0, d0, d0
 110:	549f5001 	ldrpl	r5, [pc], #1	@ 118 <.debug_loc+0x118>
 114:	68000001 	stmdavs	r0, {r0}
 118:	01000001 	tsteq	r0, r1
 11c:	01685000 	cmneq	r8, r0
 120:	016b0000 	cmneq	fp, r0
 124:	00020000 	andeq	r0, r2, r0
 128:	016b6891 			@ <UNDEFINED> instruction: 0x016b6891
 12c:	01800000 	orreq	r0, r0, r0
 130:	00040000 	andeq	r0, r4, r0
 134:	9f5001f3 	svcls	0x005001f3
	...
 144:	000000fc 	strdeq	r0, [r0], -ip
 148:	00000118 	andeq	r0, r0, r8, lsl r1
 14c:	18500001 	ldmdane	r0, {r0}^
 150:	2c000001 	stccs	0, cr0, [r0], {1}
 154:	04000001 	streq	r0, [r0], #-1
 158:	5001f300 	andpl	pc, r1, r0, lsl #6
 15c:	0000009f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
	...
 168:	0000cc00 	andeq	ip, r0, r0, lsl #24
 16c:	0000e800 	andeq	lr, r0, r0, lsl #16
 170:	50000100 	andpl	r0, r0, r0, lsl #2
 174:	000000e8 	andeq	r0, r0, r8, ror #1
 178:	000000fc 	strdeq	r0, [r0], -ip
 17c:	01f30004 	mvnseq	r0, r4
 180:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 190:	000000ac 	andeq	r0, r0, ip, lsr #1
 194:	000000c0 	andeq	r0, r0, r0, asr #1
 198:	c0500001 	subsgt	r0, r0, r1
 19c:	c3000000 	movwgt	r0, #0
 1a0:	01000000 	mrseq	r0, (UNDEF: 0)
 1a4:	00c35100 	sbceq	r5, r3, r0, lsl #2
 1a8:	00cc0000 	sbceq	r0, ip, r0
 1ac:	00040000 	andeq	r0, r4, r0
 1b0:	9f5001f3 	svcls	0x005001f3
	...
 1c0:	008c0000 	addeq	r0, ip, r0
 1c4:	00a00000 	adceq	r0, r0, r0
 1c8:	00010000 	andeq	r0, r1, r0
 1cc:	0000a050 	andeq	sl, r0, r0, asr r0
 1d0:	0000a300 	andeq	sl, r0, r0, lsl #6
 1d4:	51000100 	mrspl	r0, (UNDEF: 16)
 1d8:	000000a3 	andeq	r0, r0, r3, lsr #1
 1dc:	000000ac 	andeq	r0, r0, ip, lsr #1
 1e0:	01f30004 	mvnseq	r0, r4
 1e4:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 1f0:	0000007c 	andeq	r0, r0, ip, ror r0
 1f4:	00000080 	andeq	r0, r0, r0, lsl #1
 1f8:	00500001 	subseq	r0, r0, r1
	...
 204:	2c000000 	stccs	0, cr0, [r0], {-0}
 208:	43000000 	movwmi	r0, #0
 20c:	01000000 	mrseq	r0, (UNDEF: 0)
 210:	00435000 	subeq	r5, r3, r0
 214:	00700000 	rsbseq	r0, r0, r0
 218:	00010000 	andeq	r0, r1, r0
 21c:	00000055 	andeq	r0, r0, r5, asr r0
	...
 228:	00002c00 	andeq	r2, r0, r0, lsl #24
 22c:	00004300 	andeq	r4, r0, r0, lsl #6
 230:	51000100 	mrspl	r0, (UNDEF: 16)
 234:	00000043 	andeq	r0, r0, r3, asr #32
 238:	00000070 	andeq	r0, r0, r0, ror r0
 23c:	00540001 	subseq	r0, r4, r1
	...
 248:	20000000 	andcs	r0, r0, r0
 24c:	27000000 	strcs	r0, [r0, -r0]
 250:	01000000 	mrseq	r0, (UNDEF: 0)
 254:	00275000 	eoreq	r5, r7, r0
 258:	002c0000 	eoreq	r0, ip, r0
 25c:	00040000 	andeq	r0, r4, r0
 260:	9f5001f3 	svcls	0x005001f3
	...
 270:	00000020 	andeq	r0, r0, r0, lsr #32
 274:	00000027 	andeq	r0, r0, r7, lsr #32
 278:	27510001 	ldrbcs	r0, [r1, -r1]
 27c:	2c000000 	stccs	0, cr0, [r0], {-0}
 280:	04000000 	streq	r0, [r0], #-0
 284:	5101f300 	mrspl	pc, SP_irq	@ <UNPREDICTABLE>
 288:	0000009f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
	...
 298:	00000f00 	andeq	r0, r0, r0, lsl #30
 29c:	50000100 	andpl	r0, r0, r0, lsl #2
 2a0:	0000000f 	andeq	r0, r0, pc
 2a4:	00000020 	andeq	r0, r0, r0, lsr #32
 2a8:	00540001 	subseq	r0, r4, r1
	...
 2b8:	0f000000 	svceq	0x00000000
 2bc:	01000000 	mrseq	r0, (UNDEF: 0)
 2c0:	000f5100 	andeq	r5, pc, r0, lsl #2
 2c4:	00200000 	eoreq	r0, r0, r0
 2c8:	00010000 	andeq	r0, r1, r0
 2cc:	00000055 	andeq	r0, r0, r5, asr r0
 2d0:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000244 	andeq	r0, r0, r4, asr #4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001d3 	ldrdeq	r0, [r0], -r3
   4:	00770003 	rsbseq	r0, r7, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	@ 0x6300
  2c:	73632f73 	cmnvc	r3, #460	@ 0x1cc
  30:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  34:	7734322d 	ldrvc	r3, [r4, -sp, lsr #4]!
  38:	2f2f6e69 	svccs	0x002f6e69
  3c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  40:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  44:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  48:	67000065 	strvs	r0, [r0, -r5, rrx]
  4c:	2d6f6970 			@ <UNDEFINED> instruction: 0x2d6f6970
  50:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
  54:	00000063 	andeq	r0, r0, r3, rrx
  58:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  5c:	00682e6f 	rsbeq	r2, r8, pc, ror #28
  60:	72000001 	andvc	r0, r0, #1
  64:	692d6970 	pushvs	{r4, r5, r6, r8, fp, sp, lr}
  68:	7265746e 	rsbvc	r7, r5, #1845493760	@ 0x6e000000
  6c:	74707572 	ldrbtvc	r7, [r0], #-1394	@ 0xfffffa8e
  70:	00682e73 	rsbeq	r2, r8, r3, ror lr
  74:	72000001 	andvc	r0, r0, #1
  78:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  7c:	00000100 	andeq	r0, r0, r0, lsl #2
  80:	00350500 	eorseq	r0, r5, r0, lsl #10
  84:	00000205 	andeq	r0, r0, r5, lsl #4
  88:	15030000 	strne	r0, [r3, #-0]
  8c:	05010601 	streq	r0, [r1, #-1537]	@ 0xfffff9ff
  90:	05670605 	strbeq	r0, [r7, #-1541]!	@ 0xfffff9fb
  94:	05010611 	streq	r0, [r1, #-1553]	@ 0xfffff9ef
  98:	01052e05 	tsteq	r5, r5, lsl #28
  9c:	06340567 	ldrteq	r0, [r4], -r7, ror #10
  a0:	0501062f 	streq	r0, [r1, #-1583]	@ 0xfffff9d1
  a4:	052f0605 	streq	r0, [pc, #-1541]!	@ fffffaa7 <using_staff_gpio_int+0xfffff867>
  a8:	052f0601 	streq	r0, [pc, #-1537]!	@ fffffaaf <using_staff_gpio_int+0xfffff86f>
  ac:	05310630 	ldreq	r0, [r1, #-1584]!	@ 0xfffff9d0
  b0:	07051305 	streq	r1, [r5, -r5, lsl #6]
  b4:	30050106 	andcc	r0, r5, r6, lsl #2
  b8:	06050549 	streq	r0, [r5], -r9, asr #10
  bc:	33832f6a 	orrcc	r2, r3, #424	@ 0x1a8
  c0:	01056913 	tsteq	r5, r3, lsl r9
  c4:	1e052f06 	cdpne	15, 0, cr2, cr5, cr6, {0}
  c8:	05055206 	streq	r5, [r5, #-518]	@ 0xfffffdfa
  cc:	18051330 	stmdane	r5, {r4, r5, r8, r9, ip}
  d0:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
  d4:	05134b06 	ldreq	r4, [r3, #-2822]	@ 0xfffff4fa
  d8:	05010615 	streq	r0, [r1, #-1557]	@ 0xfffff9eb
  dc:	29052f01 	stmdbcs	r5, {r0, r8, r9, sl, fp, sp}
  e0:	05056d06 	streq	r6, [r5, #-3334]	@ 0xfffff2fa
  e4:	06070513 			@ <UNDEFINED> instruction: 0x06070513
  e8:	49290501 	stmdbmi	r9!, {r0, r8, sl}
  ec:	31060505 	tstcc	r6, r5, lsl #10
  f0:	01054a06 	tsteq	r5, r6, lsl #20
  f4:	062a052f 	strteq	r0, [sl], -pc, lsr #10
  f8:	13050551 	movwne	r0, #21841	@ 0x5551
  fc:	01060705 	tsteq	r6, r5, lsl #14
 100:	05492a05 	strbeq	r2, [r9, #-2565]	@ 0xfffff5fb
 104:	06310605 	ldrteq	r0, [r1], -r5, lsl #12
 108:	2f01054a 	svccs	0x0001054a
 10c:	4d063005 	stcmi	0, cr3, [r6, #-20]	@ 0xffffffec
 110:	05130505 	ldreq	r0, [r3, #-1285]	@ 0xfffffafb
 114:	05010607 	streq	r0, [r1, #-1543]	@ 0xfffff9f9
 118:	05054930 	streq	r4, [r5, #-2352]	@ 0xfffff6d0
 11c:	06013106 	streq	r3, [r1], -r6, lsl #2
 120:	052e0682 	streq	r0, [lr, #-1666]!	@ 0xfffff97e
 124:	0505852f 	streq	r8, [r5, #-1327]	@ 0xfffffad1
 128:	06070513 			@ <UNDEFINED> instruction: 0x06070513
 12c:	492f0501 	stmdbmi	pc!, {r0, r8, sl}	@ <UNPREDICTABLE>
 130:	31060505 	tstcc	r6, r5, lsl #10
 134:	06820601 	streq	r0, [r2], r1, lsl #12
 138:	8827052e 	stmdahi	r7!, {r1, r2, r3, r5, r8, sl}
 13c:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 140:	0d056706 	stceq	7, cr6, [r5, #-24]	@ 0xffffffe8
 144:	07050106 	streq	r0, [r5, -r6, lsl #2]
 148:	0609052e 	streq	r0, [r9], -lr, lsr #10
 14c:	1305054b 	movwne	r0, #21835	@ 0x554b
 150:	01052e06 	tsteq	r5, r6, lsl #28
 154:	0609052f 	streq	r0, [r9], -pc, lsr #10
 158:	9e060148 	cdpls	1, 0, cr0, cr6, cr8, {2}
 15c:	27052e06 	strcs	r2, [r5, -r6, lsl #28]
 160:	050106a2 	streq	r0, [r1, #-1698]	@ 0xfffff95e
 164:	05670605 	strbeq	r0, [r7, #-1541]!	@ 0xfffff9fb
 168:	0501060d 	streq	r0, [r1, #-1549]	@ 0xfffff9f3
 16c:	09052e07 	stmdbeq	r5, {r0, r1, r2, r9, sl, fp, sp}
 170:	05054b06 	streq	r4, [r5, #-2822]	@ 0xfffff4fa
 174:	052e0613 	streq	r0, [lr, #-1555]!	@ 0xfffff9ed
 178:	09052f01 	stmdbeq	r5, {r0, r8, r9, sl, fp, sp}
 17c:	06014806 	streq	r4, [r1], -r6, lsl #16
 180:	052e069e 	streq	r0, [lr, #-1694]!	@ 0xfffff962
 184:	0505a627 	streq	sl, [r5, #-1575]	@ 0xfffff9d9
 188:	06070513 			@ <UNDEFINED> instruction: 0x06070513
 18c:	4b100501 	blmi	401598 <using_staff_gpio_int+0x401358>
 190:	05330105 	ldreq	r0, [r3, #-261]!	@ 0xfffffefb
 194:	2e790327 	cdpcs	3, 7, cr0, cr9, cr7, {1}
 198:	4d060505 	stcmi	5, cr0, [r6, #-20]	@ 0xffffffec
 19c:	0613052f 	ldreq	r0, [r3], -pc, lsr #10
 1a0:	4a2d0501 	bmi	b415ac <using_staff_gpio_int+0xb4136c>
 1a4:	052e0e05 	streq	r0, [lr, #-3589]!	@ 0xfffff1fb
 1a8:	2f2f0605 	svccs	0x002f0605
 1ac:	01060c05 	tsteq	r6, r5, lsl #24
 1b0:	052f0105 	streq	r0, [pc, #-261]!	@ b3 <.debug_line+0xb3>
 1b4:	054d0625 	strbeq	r0, [sp, #-1573]	@ 0xfffff9db
 1b8:	07051305 	streq	r1, [r5, -r5, lsl #6]
 1bc:	25050106 	strcs	r0, [r5, #-262]	@ 0xfffffefa
 1c0:	06050549 	streq	r0, [r5], -r9, asr #10
 1c4:	05832f4d 	streq	r2, [r3, #3917]	@ 0xf4d
 1c8:	052f0601 	streq	r0, [pc, #-1537]!	@ fffffbcf <using_staff_gpio_int+0xfffff98f>
 1cc:	054c0620 	strbeq	r0, [ip, #-1568]	@ 0xfffff9e0
 1d0:	02020121 	andeq	r0, r2, #1073741832	@ 0x40000008
 1d4:	Address 0x1d4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f515249 	svcpl	0x00515249
   4:	646e6570 	strbtvs	r6, [lr], #-1392	@ 0xfffffa90
   8:	5f676e69 	svcpl	0x00676e69
   c:	68630032 	stmdavs	r3!, {r1, r4, r5}^
  10:	44007261 	strmi	r7, [r0], #-609	@ 0xfffffd9f
  14:	62617369 	rsbvs	r7, r1, #-1543503871	@ 0xa4000001
  18:	425f656c 	subsmi	r6, pc, #108, 10	@ 0x1b000000
  1c:	63697361 	cmnvs	r9, #-2080374783	@ 0x84000001
  20:	5152495f 	cmppl	r2, pc, asr r9
  24:	50470073 	subpl	r0, r7, r3, ror r0
  28:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	@ <UNPREDICTABLE>
  2c:	0030544e 	eorseq	r5, r0, lr, asr #8
  30:	4f495047 	svcmi	0x00495047
  34:	544e495f 	strbpl	r4, [lr], #-2399	@ 0xfffff6a1
  38:	50470031 	subpl	r0, r7, r1, lsr r0
  3c:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	@ <UNPREDICTABLE>
  40:	0032544e 	eorseq	r5, r2, lr, asr #8
  44:	4f495047 	svcmi	0x00495047
  48:	544e495f 	strbpl	r4, [lr], #-2399	@ 0xfffff6a1
  4c:	68730033 	ldmdavs	r3!, {r0, r1, r4, r5}^
  50:	2074726f 	rsbscs	r7, r4, pc, ror #4
  54:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  58:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  5c:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  60:	51494600 	cmppl	r9, r0, lsl #12
  64:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
  68:	6c6f7274 	stclvs	2, cr7, [pc], #-464	@ fffffea0 <using_staff_gpio_int+0xfffffc60>
  6c:	736e7500 	cmnvc	lr, #0, 10
  70:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  74:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  78:	70670074 	rsbvc	r0, r7, r4, ror r0
  7c:	655f6f69 	ldrbvs	r6, [pc, #-3945]	@ fffff11b <using_staff_gpio_int+0xffffeedb>
  80:	746e6576 	strbtvc	r6, [lr], #-1398	@ 0xfffffa8a
  84:	7465645f 	strbtvc	r6, [r5], #-1119	@ 0xfffffba1
  88:	65746365 	ldrbvs	r6, [r4, #-869]!	@ 0xfffffc9b
  8c:	52490064 	subpl	r0, r9, #100	@ 0x64
  90:	61625f51 	cmnvs	r2, r1, asr pc
  94:	5f636973 	svcpl	0x00636973
  98:	646e6570 	strbtvs	r6, [lr], #-1392	@ 0xfffffa90
  9c:	00676e69 	rsbeq	r6, r7, r9, ror #28
  a0:	6e697375 	mcrvs	3, 3, r7, cr9, cr5, {3}
  a4:	74735f67 	ldrbtvc	r5, [r3], #-3943	@ 0xfffff099
  a8:	5f666661 	svcpl	0x00666661
  ac:	6f697067 	svcvs	0x00697067
  b0:	746e695f 	strbtvc	r6, [lr], #-2399	@ 0xfffff6a1
  b4:	6e657000 	cdpvs	0, 6, cr7, cr5, cr0, {0}
  b8:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
  bc:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  c0:	61685f6f 	cmnvs	r8, pc, ror #30
  c4:	6e695f73 	mcrvs	15, 3, r5, cr9, cr3, {3}
  c8:	72726574 	rsbsvc	r6, r2, #116, 10	@ 0x1d000000
  cc:	00747075 	rsbseq	r7, r4, r5, ror r0
  d0:	33544547 	cmpcc	r4, #297795584	@ 0x11c00000
  d4:	6e450032 	mcrvs	0, 2, r0, cr5, cr2, {1}
  d8:	656c6261 	strbvs	r6, [ip, #-609]!	@ 0xfffffd9f
  dc:	5152495f 	cmppl	r2, pc, asr r9
  e0:	00315f73 	eorseq	r5, r1, r3, ror pc
  e4:	62616e45 	rsbvs	r6, r1, #1104	@ 0x450
  e8:	495f656c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	@ <UNPREDICTABLE>
  ec:	5f735152 	svcpl	0x00735152
  f0:	6e750032 	mrcvs	0, 3, r0, cr5, cr2, {1}
  f4:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  f8:	63206465 			@ <UNDEFINED> instruction: 0x63206465
  fc:	00726168 	rsbseq	r6, r2, r8, ror #2
 100:	61656c63 	cmnvs	r5, r3, ror #24
 104:	65725f6e 	ldrbvs	r5, [r2, #-3950]!	@ 0xfffff092
 108:	746f6f62 	strbtvc	r6, [pc], #-3938	@ 110 <.debug_str+0x110>
 10c:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 110:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
 114:	73615f74 	cmnvc	r1, #116, 30	@ 0x1d0
 118:	5f636e79 	svcpl	0x00636e79
 11c:	6c6c6166 	stclvs	1, cr6, [ip], #-408	@ 0xfffffe68
 120:	5f676e69 	svcpl	0x00676e69
 124:	65676465 	strbvs	r6, [r7, #-1125]!	@ 0xfffffb9b
 128:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 12c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 130:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 134:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 138:	6700746e 	strvs	r7, [r0, -lr, ror #8]
 13c:	5f6f6970 	svcpl	0x006f6970
 140:	62616e65 	rsbvs	r6, r1, #1616	@ 0x650
 144:	6c5f656c 	mrrcvs	5, 6, r6, pc, cr12	@ <UNPREDICTABLE>
 148:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
 14c:	64610074 	strbtvs	r0, [r1], #-116	@ 0xffffff8c
 150:	67007264 	strvs	r7, [r0, -r4, ror #4]
 154:	5f6f6970 	svcpl	0x006f6970
 158:	5f746e69 	svcpl	0x00746e69
 15c:	6c6c6166 	stclvs	1, cr6, [ip], #-408	@ 0xfffffe68
 160:	5f676e69 	svcpl	0x00676e69
 164:	65676465 	strbvs	r6, [r7, #-1125]!	@ 0xfffffb9b
 168:	616e4500 	cmnvs	lr, r0, lsl #10
 16c:	5f656c62 	svcpl	0x00656c62
 170:	69736142 	ldmdbvs	r3!, {r1, r6, r8, sp, lr}^
 174:	52495f63 	subpl	r5, r9, #396	@ 0x18c
 178:	64007351 	strvs	r7, [r0], #-849	@ 0xfffffcaf
 17c:	625f7665 	subsvs	r7, pc, #105906176	@ 0x6500000
 180:	69727261 	ldmdbvs	r2!, {r0, r5, r6, r9, ip, sp, lr}^
 184:	67007265 	strvs	r7, [r0, -r5, ror #4]
 188:	5f6f6970 	svcpl	0x006f6970
 18c:	5f746e69 	svcpl	0x00746e69
 190:	00746573 	rsbseq	r6, r4, r3, ror r5
 194:	4f495047 	svcmi	0x00495047
 198:	5349525f 	movtpl	r5, #37471	@ 0x925f
 19c:	5f474e49 	svcpl	0x00474e49
 1a0:	45474445 	strbmi	r4, [r7, #-1093]	@ 0xfffffbbb
 1a4:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
 1a8:	54434e55 	strbpl	r4, [r3], #-3669	@ 0xfffff1ab
 1ac:	5f4e4f49 	svcpl	0x004e4f49
 1b0:	7067005f 	rsbvc	r0, r7, pc, asr r0
 1b4:	655f6f69 	ldrbvs	r6, [pc, #-3945]	@ fffff253 <using_staff_gpio_int+0xfffff013>
 1b8:	746e6576 	strbtvc	r6, [lr], #-1398	@ 0xfffffa8a
 1bc:	656c635f 	strbvs	r6, [ip, #-863]!	@ 0xfffffca1
 1c0:	70007261 	andvc	r7, r0, r1, ror #4
 1c4:	32337475 	eorscc	r7, r3, #1962934272	@ 0x75000000
 1c8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1cc:	6f6c2067 	svcvs	0x006c2067
 1d0:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
 1d4:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 1d8:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1dc:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1e0:	6f697067 	svcvs	0x00697067
 1e4:	616e655f 	cmnvs	lr, pc, asr r5
 1e8:	5f656c62 	svcpl	0x00656c62
 1ec:	695f6968 	ldmdbvs	pc, {r3, r5, r6, r8, fp, sp, lr}^	@ <UNPREDICTABLE>
 1f0:	6700746e 	strvs	r7, [r0, -lr, ror #8]
 1f4:	5f6f6970 	svcpl	0x006f6970
 1f8:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1fc:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	@ 148 <.debug_str+0x148>
 200:	6e652f65 	cdpvs	15, 6, cr2, cr5, cr5, {3}
 204:	72656c67 	rsbvc	r6, r5, #26368	@ 0x6700
 208:	616c632f 	cmnvs	ip, pc, lsr #6
 20c:	632f7373 			@ <UNDEFINED> instruction: 0x632f7373
 210:	30343173 	eorscc	r3, r4, r3, ror r1
 214:	34322d65 	ldrtcc	r2, [r2], #-3429	@ 0xfffff29b
 218:	2f6e6977 	svccs	0x006e6977
 21c:	7062696c 	rsbvc	r6, r2, ip, ror #18
 220:	74732f69 	ldrbtvc	r2, [r3], #-3945	@ 0xfffff097
 224:	2d666661 	stclcs	6, cr6, [r6, #-388]!	@ 0xfffffe7c
 228:	76697270 			@ <UNDEFINED> instruction: 0x76697270
 22c:	00657461 	rsbeq	r7, r5, r1, ror #8
 230:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 234:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 238:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 23c:	50470074 	subpl	r0, r7, r4, ror r0
 240:	455f4f49 	ldrbmi	r4, [pc, #-3913]	@ fffff2ff <using_staff_gpio_int+0xfffff0bf>
 244:	544e4556 	strbpl	r4, [lr], #-1366	@ 0xfffffaaa
 248:	5445445f 	strbpl	r4, [r5], #-1119	@ 0xfffffba1
 24c:	30544345 	subscc	r4, r4, r5, asr #6
 250:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 254:	41425f4f 	cmpmi	r2, pc, asr #30
 258:	49004553 	stmdbmi	r0, {r0, r1, r4, r6, r8, sl, lr}
 25c:	705f5152 	subsvc	r5, pc, r2, asr r1	@ <UNPREDICTABLE>
 260:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
 264:	315f676e 	cmpcc	pc, lr, ror #14
 268:	6f687300 	svcvs	0x00687300
 26c:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 270:	7000746e 	andvc	r7, r0, lr, ror #8
 274:	746e6972 	strbtvc	r6, [lr], #-2418	@ 0xfffff68e
 278:	4e47006b 	cdpmi	0, 4, cr0, cr7, cr11, {3}
 27c:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 280:	30312039 	eorscc	r2, r1, r9, lsr r0
 284:	312e332e 			@ <UNDEFINED> instruction: 0x312e332e
 288:	32303220 	eorscc	r3, r0, #32, 4
 28c:	32383031 	eorscc	r3, r8, #49	@ 0x31
 290:	72282034 	eorvc	r2, r8, #52	@ 0x34
 294:	61656c65 	cmnvs	r5, r5, ror #24
 298:	20296573 	eorcs	r6, r9, r3, ror r5
 29c:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 2a0:	72613d75 	rsbvc	r3, r1, #7488	@ 0x1d40
 2a4:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 2a8:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
 2ac:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
 2b0:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 2b4:	72613d65 	rsbvc	r3, r1, #6464	@ 0x1940
 2b8:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 2bc:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
 2c0:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
 2c4:	2d6f6e6d 	stclcs	14, cr6, [pc, #-436]!	@ 118 <.debug_str+0x118>
 2c8:	6c616e75 	stclvs	14, cr6, [r1], #-468	@ 0xfffffe2c
 2cc:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 2d0:	63612d64 	cmnvs	r1, #100, 26	@ 0x1900
 2d4:	73736563 	cmnvc	r3, #415236096	@ 0x18c00000
 2d8:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
 2dc:	6f733d70 	svcvs	0x00733d70
 2e0:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
 2e4:	6f6c666d 	svcvs	0x006c666d
 2e8:	612d7461 			@ <UNDEFINED> instruction: 0x612d7461
 2ec:	733d6962 	teqvc	sp, #1605632	@ 0x188000
 2f0:	2074666f 	rsbscs	r6, r4, pc, ror #12
 2f4:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
 2f8:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	@ 0xfffffe4c
 2fc:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 300:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
 304:	7a6b3676 	bvc	1acdce4 <using_staff_gpio_int+0x1acdaa4>
 308:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 30c:	2d206264 	stccs	2, cr6, [r0, #-400]!	@ 0xfffffe70
 310:	2d20674f 	stccs	7, cr6, [r0, #-316]!	@ 0xfffffec4
 314:	3d647473 	stclcc	4, cr7, [r4, #-460]!	@ 0xfffffe34
 318:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 31c:	662d2039 			@ <UNDEFINED> instruction: 0x662d2039
 320:	65657266 	strbvs	r7, [r5, #-614]!	@ 0xfffffd9a
 324:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 328:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 32c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 330:	49485f4f 	stmdbmi	r8, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
 334:	445f4847 	ldrbmi	r4, [pc], #-2119	@ 33c <.debug_str+0x33c>
 338:	43455445 	movtmi	r5, #21573	@ 0x5445
 33c:	726f0054 	rsbvc	r0, pc, #84	@ 0x54
 340:	50003233 	andpl	r3, r0, r3, lsr r2
 344:	32335455 	eorscc	r5, r3, #1426063360	@ 0x55000000
 348:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 34c:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 350:	70670074 	rsbvc	r0, r7, r4, ror r0
 354:	695f6f69 	ldmdbvs	pc, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^	@ <UNPREDICTABLE>
 358:	725f746e 	subsvc	r7, pc, #1845493760	@ 0x6e000000
 35c:	6e697369 	cdpvs	3, 6, cr7, cr9, cr9, {3}
 360:	64655f67 	strbtvs	r5, [r5], #-3943	@ 0xfffff099
 364:	44006567 	strmi	r6, [r0], #-1383	@ 0xfffffa99
 368:	62617369 	rsbvs	r7, r1, #-1543503871	@ 0xa4000001
 36c:	495f656c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	@ <UNPREDICTABLE>
 370:	5f735152 	svcpl	0x00735152
 374:	69440031 	stmdbvs	r4, {r0, r4, r5}^
 378:	6c626173 	stclvs	1, cr6, [r2], #-460	@ 0xfffffe34
 37c:	52495f65 	subpl	r5, r9, #404	@ 0x194
 380:	325f7351 	subscc	r7, pc, #1140850689	@ 0x44000001
 384:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 388:	2064656e 	rsbcs	r6, r4, lr, ror #10
 38c:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
 390:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 394:	41465f4f 	cmpmi	r6, pc, asr #30
 398:	4e494c4c 	cdpmi	12, 4, cr4, cr9, cr12, {2}
 39c:	44455f47 	strbmi	r5, [r5], #-3911	@ 0xfffff0b9
 3a0:	47004547 	strmi	r4, [r0, -r7, asr #10]
 3a4:	5f4f4950 	svcpl	0x004f4950
 3a8:	5f574f4c 	svcpl	0x00574f4c
 3ac:	45544544 	ldrbmi	r4, [r4, #-1348]	@ 0xfffffabc
 3b0:	4f005443 	svcmi	0x00005443
 3b4:	00323352 	eorseq	r3, r2, r2, asr r3
 3b8:	33746567 	cmncc	r4, #432013312	@ 0x19c00000
 3bc:	70670032 	rsbvc	r0, r7, r2, lsr r0
 3c0:	692d6f69 	pushvs	{r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
 3c4:	632e746e 			@ <UNDEFINED> instruction: 0x632e746e
 3c8:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 3cc:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
 3d0:	73615f74 	cmnvc	r1, #116, 30	@ 0x1d0
 3d4:	5f636e79 	svcpl	0x00636e79
 3d8:	69736972 	ldmdbvs	r3!, {r1, r4, r5, r6, r8, fp, sp, lr}^
 3dc:	655f676e 	ldrbvs	r6, [pc, #-1902]	@ fffffc76 <using_staff_gpio_int+0xfffffa36>
 3e0:	00656764 	rsbeq	r6, r5, r4, ror #14
 3e4:	5f515249 	svcpl	0x00515249
 3e8:	65736142 	ldrbvs	r6, [r3, #-322]!	@ 0xfffffebe
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4728203a 			@ <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			@ <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	@ 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	@ 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	@ fffffed0 <using_staff_gpio_int+0xfffffc90>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	@ 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			@ <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	@ 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	stclvs	2, cr7, [r5], #-160	@ 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	@ 0xfffffe9b
  48:	Address 0x48 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000020 	andeq	r0, r0, r0, lsr #32
  20:	84100e42 	ldrhi	r0, [r0], #-3650	@ 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000020 	andeq	r0, r0, r0, lsr #32
  38:	0000000c 	andeq	r0, r0, ip
  3c:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  40:	00018e02 	andeq	r8, r1, r2, lsl #28
  44:	00000018 	andeq	r0, r0, r8, lsl r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	0000002c 	andeq	r0, r0, ip, lsr #32
  50:	00000044 	andeq	r0, r0, r4, asr #32
  54:	84100e46 	ldrhi	r0, [r0], #-3654	@ 0xfffff1ba
  58:	86038504 	strhi	r8, [r3], -r4, lsl #10
  5c:	00018e02 	andeq	r8, r1, r2, lsl #28
  60:	00000014 	andeq	r0, r0, r4, lsl r0
  64:	00000000 	andeq	r0, r0, r0
  68:	00000070 	andeq	r0, r0, r0, ror r0
  6c:	0000001c 	andeq	r0, r0, ip, lsl r0
  70:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  74:	00018e02 	andeq	r8, r1, r2, lsl #28
  78:	00000014 	andeq	r0, r0, r4, lsl r0
  7c:	00000000 	andeq	r0, r0, r0
  80:	0000008c 	andeq	r0, r0, ip, lsl #1
  84:	00000020 	andeq	r0, r0, r0, lsr #32
  88:	84080e46 	strhi	r0, [r8], #-3654	@ 0xfffff1ba
  8c:	00018e02 	andeq	r8, r1, r2, lsl #28
  90:	00000014 	andeq	r0, r0, r4, lsl r0
  94:	00000000 	andeq	r0, r0, r0
  98:	000000ac 	andeq	r0, r0, ip, lsr #1
  9c:	00000020 	andeq	r0, r0, r0, lsr #32
  a0:	84080e46 	strhi	r0, [r8], #-3654	@ 0xfffff1ba
  a4:	00018e02 	andeq	r8, r1, r2, lsl #28
  a8:	00000014 	andeq	r0, r0, r4, lsl r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	000000cc 	andeq	r0, r0, ip, asr #1
  b4:	00000030 	andeq	r0, r0, r0, lsr r0
  b8:	84080e46 	strhi	r0, [r8], #-3654	@ 0xfffff1ba
  bc:	00018e02 	andeq	r8, r1, r2, lsl #28
  c0:	00000014 	andeq	r0, r0, r4, lsl r0
  c4:	00000000 	andeq	r0, r0, r0
  c8:	000000fc 	strdeq	r0, [r0], -ip
  cc:	00000030 	andeq	r0, r0, r0, lsr r0
  d0:	84080e46 	strhi	r0, [r8], #-3654	@ 0xfffff1ba
  d4:	00018e02 	andeq	r8, r1, r2, lsl #28
  d8:	0000001c 	andeq	r0, r0, ip, lsl r0
  dc:	00000000 	andeq	r0, r0, r0
  e0:	0000012c 	andeq	r0, r0, ip, lsr #2
  e4:	00000054 	andeq	r0, r0, r4, asr r0
  e8:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  ec:	100e4201 	andne	r4, lr, r1, lsl #4
  f0:	040e0a4e 	streq	r0, [lr], #-2638	@ 0xfffff5b2
  f4:	00000b42 	andeq	r0, r0, r2, asr #22
  f8:	0000001c 	andeq	r0, r0, ip, lsl r0
  fc:	00000000 	andeq	r0, r0, r0
 100:	00000180 	andeq	r0, r0, r0, lsl #3
 104:	00000054 	andeq	r0, r0, r4, asr r0
 108:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
 10c:	100e4201 	andne	r4, lr, r1, lsl #4
 110:	040e0a4e 	streq	r0, [lr], #-2638	@ 0xfffff5b2
 114:	00000b42 	andeq	r0, r0, r2, asr #22
 118:	00000014 	andeq	r0, r0, r4, lsl r0
 11c:	00000000 	andeq	r0, r0, r0
 120:	000001d4 	ldrdeq	r0, [r0], -r4
 124:	0000003c 	andeq	r0, r0, ip, lsr r0
 128:	84080e4a 	strhi	r0, [r8], #-3658	@ 0xfffff1b6
 12c:	00018e02 	andeq	r8, r1, r2, lsl #28
 130:	00000014 	andeq	r0, r0, r4, lsl r0
 134:	00000000 	andeq	r0, r0, r0
 138:	00000210 	andeq	r0, r0, r0, lsl r2
 13c:	00000030 	andeq	r0, r0, r0, lsr r0
 140:	84080e46 	strhi	r0, [r8], #-3654	@ 0xfffff1ba
 144:	00018e02 	andeq	r8, r1, r2, lsl #28
 148:	0000000c 	andeq	r0, r0, ip
 14c:	00000000 	andeq	r0, r0, r0
 150:	00000240 	andeq	r0, r0, r0, asr #4
 154:	00000004 	andeq	r0, r0, r4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <using_staff_gpio_int+0x12cd5ec>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <using_staff_gpio_int+0x461f0>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


kmalloc.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <kmalloc_heap_end>:
   0:	e59f3004 	ldr	r3, [pc, #4]	@ c <kmalloc_heap_end+0xc>
   4:	e5930000 	ldr	r0, [r3]
   8:	e12fff1e 	bx	lr
   c:	00000000 	andeq	r0, r0, r0

00000010 <kmalloc_heap_start>:
  10:	e59f3004 	ldr	r3, [pc, #4]	@ 1c <kmalloc_heap_start+0xc>
  14:	e5930004 	ldr	r0, [r3, #4]
  18:	e12fff1e 	bx	lr
  1c:	00000000 	andeq	r0, r0, r0

00000020 <kmalloc_heap_ptr>:
  20:	e59f3004 	ldr	r3, [pc, #4]	@ 2c <kmalloc_heap_ptr+0xc>
  24:	e5930008 	ldr	r0, [r3, #8]
  28:	e12fff1e 	bx	lr
  2c:	00000000 	andeq	r0, r0, r0

00000030 <kmalloc_init_set_start>:
  30:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
  34:	e24dd00c 	sub	sp, sp, #12
  38:	e59f30a8 	ldr	r3, [pc, #168]	@ e8 <kmalloc_init_set_start+0xb8>
  3c:	e5933000 	ldr	r3, [r3]
  40:	e3530000 	cmp	r3, #0
  44:	1a00000f 	bne	88 <kmalloc_init_set_start+0x58>
  48:	e59f3098 	ldr	r3, [pc, #152]	@ e8 <kmalloc_init_set_start+0xb8>
  4c:	e3a02001 	mov	r2, #1
  50:	e5832000 	str	r2, [r3]
  54:	e3510000 	cmp	r1, #0
  58:	0a000010 	beq	a0 <kmalloc_init_set_start+0x70>
  5c:	e59f3088 	ldr	r3, [pc, #136]	@ ec <kmalloc_init_set_start+0xbc>
  60:	e5933008 	ldr	r3, [r3, #8]
  64:	e1530000 	cmp	r3, r0
  68:	8a000014 	bhi	c0 <kmalloc_init_set_start+0x90>
  6c:	e59f3078 	ldr	r3, [pc, #120]	@ ec <kmalloc_init_set_start+0xbc>
  70:	e5830008 	str	r0, [r3, #8]
  74:	e5830004 	str	r0, [r3, #4]
  78:	e0800001 	add	r0, r0, r1
  7c:	e5830000 	str	r0, [r3]
  80:	e28dd00c 	add	sp, sp, #12
  84:	e49df004 	pop	{pc}		@ (ldr pc, [sp], #4)
  88:	e3a03031 	mov	r3, #49	@ 0x31
  8c:	e59f205c 	ldr	r2, [pc, #92]	@ f0 <kmalloc_init_set_start+0xc0>
  90:	e59f105c 	ldr	r1, [pc, #92]	@ f4 <kmalloc_init_set_start+0xc4>
  94:	e59f005c 	ldr	r0, [pc, #92]	@ f8 <kmalloc_init_set_start+0xc8>
  98:	ebfffffe 	bl	0 <printk>
  9c:	ebfffffe 	bl	0 <clean_reboot>
  a0:	e59f3054 	ldr	r3, [pc, #84]	@ fc <kmalloc_init_set_start+0xcc>
  a4:	e58d3000 	str	r3, [sp]
  a8:	e3a03036 	mov	r3, #54	@ 0x36
  ac:	e59f203c 	ldr	r2, [pc, #60]	@ f0 <kmalloc_init_set_start+0xc0>
  b0:	e59f103c 	ldr	r1, [pc, #60]	@ f4 <kmalloc_init_set_start+0xc4>
  b4:	e59f0044 	ldr	r0, [pc, #68]	@ 100 <kmalloc_init_set_start+0xd0>
  b8:	ebfffffe 	bl	0 <printk>
  bc:	ebfffffe 	bl	0 <clean_reboot>
  c0:	e59f3024 	ldr	r3, [pc, #36]	@ ec <kmalloc_init_set_start+0xbc>
  c4:	e5933000 	ldr	r3, [r3]
  c8:	e58d3004 	str	r3, [sp, #4]
  cc:	e58d0000 	str	r0, [sp]
  d0:	e3a0303a 	mov	r3, #58	@ 0x3a
  d4:	e59f2014 	ldr	r2, [pc, #20]	@ f0 <kmalloc_init_set_start+0xc0>
  d8:	e59f1014 	ldr	r1, [pc, #20]	@ f4 <kmalloc_init_set_start+0xc4>
  dc:	e59f0020 	ldr	r0, [pc, #32]	@ 104 <kmalloc_init_set_start+0xd4>
  e0:	ebfffffe 	bl	0 <printk>
  e4:	ebfffffe 	bl	0 <clean_reboot>
	...
  f8:	0000000c 	andeq	r0, r0, ip
  fc:	00000070 	andeq	r0, r0, r0, ror r0
 100:	00000040 	andeq	r0, r0, r0, asr #32
 104:	0000007c 	andeq	r0, r0, ip, ror r0

00000108 <kmalloc_notzero>:
 108:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
 10c:	e24dd00c 	sub	sp, sp, #12
 110:	e3500000 	cmp	r0, #0
 114:	0a00000d 	beq	150 <kmalloc_notzero+0x48>
 118:	e2800007 	add	r0, r0, #7
 11c:	e3c03007 	bic	r3, r0, #7
 120:	e59f208c 	ldr	r2, [pc, #140]	@ 1b4 <kmalloc_notzero+0xac>
 124:	e5920008 	ldr	r0, [r2, #8]
 128:	e3100007 	tst	r0, #7
 12c:	1a00000f 	bne	170 <kmalloc_notzero+0x68>
 130:	e0802003 	add	r2, r0, r3
 134:	e59f1078 	ldr	r1, [pc, #120]	@ 1b4 <kmalloc_notzero+0xac>
 138:	e5812008 	str	r2, [r1, #8]
 13c:	e5911000 	ldr	r1, [r1]
 140:	e1520001 	cmp	r2, r1
 144:	8a000011 	bhi	190 <kmalloc_notzero+0x88>
 148:	e28dd00c 	add	sp, sp, #12
 14c:	e49df004 	pop	{pc}		@ (ldr pc, [sp], #4)
 150:	e59f3060 	ldr	r3, [pc, #96]	@ 1b8 <kmalloc_notzero+0xb0>
 154:	e58d3000 	str	r3, [sp]
 158:	e3a03053 	mov	r3, #83	@ 0x53
 15c:	e59f2058 	ldr	r2, [pc, #88]	@ 1bc <kmalloc_notzero+0xb4>
 160:	e59f1058 	ldr	r1, [pc, #88]	@ 1c0 <kmalloc_notzero+0xb8>
 164:	e59f0058 	ldr	r0, [pc, #88]	@ 1c4 <kmalloc_notzero+0xbc>
 168:	ebfffffe 	bl	0 <printk>
 16c:	ebfffffe 	bl	0 <clean_reboot>
 170:	e59f3050 	ldr	r3, [pc, #80]	@ 1c8 <kmalloc_notzero+0xc0>
 174:	e58d3000 	str	r3, [sp]
 178:	e3a03056 	mov	r3, #86	@ 0x56
 17c:	e59f2038 	ldr	r2, [pc, #56]	@ 1bc <kmalloc_notzero+0xb4>
 180:	e59f1038 	ldr	r1, [pc, #56]	@ 1c0 <kmalloc_notzero+0xb8>
 184:	e59f0038 	ldr	r0, [pc, #56]	@ 1c4 <kmalloc_notzero+0xbc>
 188:	ebfffffe 	bl	0 <printk>
 18c:	ebfffffe 	bl	0 <clean_reboot>
 190:	e0422001 	sub	r2, r2, r1
 194:	e58d2004 	str	r2, [sp, #4]
 198:	e58d3000 	str	r3, [sp]
 19c:	e3a0305b 	mov	r3, #91	@ 0x5b
 1a0:	e59f2014 	ldr	r2, [pc, #20]	@ 1bc <kmalloc_notzero+0xb4>
 1a4:	e59f1014 	ldr	r1, [pc, #20]	@ 1c0 <kmalloc_notzero+0xb8>
 1a8:	e59f001c 	ldr	r0, [pc, #28]	@ 1cc <kmalloc_notzero+0xc4>
 1ac:	ebfffffe 	bl	0 <printk>
 1b0:	ebfffffe 	bl	0 <clean_reboot>
 1b4:	00000000 	andeq	r0, r0, r0
 1b8:	000000c0 	andeq	r0, r0, r0, asr #1
 1bc:	00000018 	andeq	r0, r0, r8, lsl r0
 1c0:	00000000 	andeq	r0, r0, r0
 1c4:	00000040 	andeq	r0, r0, r0, asr #32
 1c8:	000000c8 	andeq	r0, r0, r8, asr #1
 1cc:	000000e0 	andeq	r0, r0, r0, ror #1

000001d0 <kmalloc>:
 1d0:	e92d4030 	push	{r4, r5, lr}
 1d4:	e24dd00c 	sub	sp, sp, #12
 1d8:	e2504000 	subs	r4, r0, #0
 1dc:	0a000008 	beq	204 <kmalloc+0x34>
 1e0:	e1a00004 	mov	r0, r4
 1e4:	ebfffffe 	bl	108 <kmalloc_notzero>
 1e8:	e1a05000 	mov	r5, r0
 1ec:	e1a02004 	mov	r2, r4
 1f0:	e3a01000 	mov	r1, #0
 1f4:	ebfffffe 	bl	0 <memset>
 1f8:	e1a00005 	mov	r0, r5
 1fc:	e28dd00c 	add	sp, sp, #12
 200:	e8bd8030 	pop	{r4, r5, pc}
 204:	e59f3018 	ldr	r3, [pc, #24]	@ 224 <kmalloc+0x54>
 208:	e58d3000 	str	r3, [sp]
 20c:	e3a03062 	mov	r3, #98	@ 0x62
 210:	e59f2010 	ldr	r2, [pc, #16]	@ 228 <kmalloc+0x58>
 214:	e59f1010 	ldr	r1, [pc, #16]	@ 22c <kmalloc+0x5c>
 218:	e59f0010 	ldr	r0, [pc, #16]	@ 230 <kmalloc+0x60>
 21c:	ebfffffe 	bl	0 <printk>
 220:	ebfffffe 	bl	0 <clean_reboot>
 224:	000000c0 	andeq	r0, r0, r0, asr #1
 228:	00000028 	andeq	r0, r0, r8, lsr #32
 22c:	00000000 	andeq	r0, r0, r0
 230:	00000040 	andeq	r0, r0, r0, asr #32

00000234 <kmalloc_aligned>:
 234:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
 238:	e24dd00c 	sub	sp, sp, #12
 23c:	e3500000 	cmp	r0, #0
 240:	0a000014 	beq	298 <kmalloc_aligned+0x64>
 244:	e2613000 	rsb	r3, r1, #0
 248:	e1d13003 	bics	r3, r1, r3
 24c:	1a000019 	bne	2b8 <kmalloc_aligned+0x84>
 250:	e3510008 	cmp	r1, #8
 254:	33a01008 	movcc	r1, #8
 258:	e59f30b8 	ldr	r3, [pc, #184]	@ 318 <kmalloc_aligned+0xe4>
 25c:	e5932008 	ldr	r2, [r3, #8]
 260:	e2613000 	rsb	r3, r1, #0
 264:	e1d1c003 	bics	ip, r1, r3
 268:	1a00001a 	bne	2d8 <kmalloc_aligned+0xa4>
 26c:	e0822001 	add	r2, r2, r1
 270:	e2422001 	sub	r2, r2, #1
 274:	e0033002 	and	r3, r3, r2
 278:	e2411001 	sub	r1, r1, #1
 27c:	e1110003 	tst	r1, r3
 280:	1a00001c 	bne	2f8 <kmalloc_aligned+0xc4>
 284:	e59f208c 	ldr	r2, [pc, #140]	@ 318 <kmalloc_aligned+0xe4>
 288:	e5823008 	str	r3, [r2, #8]
 28c:	ebfffffe 	bl	1d0 <kmalloc>
 290:	e28dd00c 	add	sp, sp, #12
 294:	e49df004 	pop	{pc}		@ (ldr pc, [sp], #4)
 298:	e59f307c 	ldr	r3, [pc, #124]	@ 31c <kmalloc_aligned+0xe8>
 29c:	e58d3000 	str	r3, [sp]
 2a0:	e3a0306d 	mov	r3, #109	@ 0x6d
 2a4:	e59f2074 	ldr	r2, [pc, #116]	@ 320 <kmalloc_aligned+0xec>
 2a8:	e59f1074 	ldr	r1, [pc, #116]	@ 324 <kmalloc_aligned+0xf0>
 2ac:	e59f0074 	ldr	r0, [pc, #116]	@ 328 <kmalloc_aligned+0xf4>
 2b0:	ebfffffe 	bl	0 <printk>
 2b4:	ebfffffe 	bl	0 <clean_reboot>
 2b8:	e59f306c 	ldr	r3, [pc, #108]	@ 32c <kmalloc_aligned+0xf8>
 2bc:	e58d3000 	str	r3, [sp]
 2c0:	e3a0306e 	mov	r3, #110	@ 0x6e
 2c4:	e59f2054 	ldr	r2, [pc, #84]	@ 320 <kmalloc_aligned+0xec>
 2c8:	e59f1054 	ldr	r1, [pc, #84]	@ 324 <kmalloc_aligned+0xf0>
 2cc:	e59f005c 	ldr	r0, [pc, #92]	@ 330 <kmalloc_aligned+0xfc>
 2d0:	ebfffffe 	bl	0 <printk>
 2d4:	ebfffffe 	bl	0 <clean_reboot>
 2d8:	e59f3054 	ldr	r3, [pc, #84]	@ 334 <kmalloc_aligned+0x100>
 2dc:	e58d3000 	str	r3, [sp]
 2e0:	e3a03011 	mov	r3, #17
 2e4:	e59f204c 	ldr	r2, [pc, #76]	@ 338 <kmalloc_aligned+0x104>
 2e8:	e59f1034 	ldr	r1, [pc, #52]	@ 324 <kmalloc_aligned+0xf0>
 2ec:	e59f0034 	ldr	r0, [pc, #52]	@ 328 <kmalloc_aligned+0xf4>
 2f0:	ebfffffe 	bl	0 <printk>
 2f4:	ebfffffe 	bl	0 <clean_reboot>
 2f8:	e59f303c 	ldr	r3, [pc, #60]	@ 33c <kmalloc_aligned+0x108>
 2fc:	e58d3000 	str	r3, [sp]
 300:	e3a03076 	mov	r3, #118	@ 0x76
 304:	e59f2014 	ldr	r2, [pc, #20]	@ 320 <kmalloc_aligned+0xec>
 308:	e59f1014 	ldr	r1, [pc, #20]	@ 324 <kmalloc_aligned+0xf0>
 30c:	e59f002c 	ldr	r0, [pc, #44]	@ 340 <kmalloc_aligned+0x10c>
 310:	ebfffffe 	bl	0 <printk>
 314:	ebfffffe 	bl	0 <clean_reboot>
 318:	00000000 	andeq	r0, r0, r0
 31c:	000000c0 	andeq	r0, r0, r0, asr #1
 320:	00000030 	andeq	r0, r0, r0, lsr r0
 324:	00000000 	andeq	r0, r0, r0
 328:	00000040 	andeq	r0, r0, r0, asr #32
 32c:	00000168 	andeq	r0, r0, r8, ror #2
 330:	00000128 	andeq	r0, r0, r8, lsr #2
 334:	0000017c 	andeq	r0, r0, ip, ror r1
 338:	00000040 	andeq	r0, r0, r0, asr #32
 33c:	000001c0 	andeq	r0, r0, r0, asr #3
 340:	00000188 	andeq	r0, r0, r8, lsl #3

00000344 <kfree_all>:
 344:	e59f3008 	ldr	r3, [pc, #8]	@ 354 <kfree_all+0x10>
 348:	e5932004 	ldr	r2, [r3, #4]
 34c:	e5832008 	str	r2, [r3, #8]
 350:	e12fff1e 	bx	lr
 354:	00000000 	andeq	r0, r0, r0

00000358 <kfree_pop>:
 358:	e59f3048 	ldr	r3, [pc, #72]	@ 3a8 <kfree_pop+0x50>
 35c:	e5933004 	ldr	r3, [r3, #4]
 360:	e1530000 	cmp	r3, r0
 364:	8a000006 	bhi	384 <kfree_pop+0x2c>
 368:	e59f3038 	ldr	r3, [pc, #56]	@ 3a8 <kfree_pop+0x50>
 36c:	e5933000 	ldr	r3, [r3]
 370:	e1530000 	cmp	r3, r0
 374:	3a000002 	bcc	384 <kfree_pop+0x2c>
 378:	e59f3028 	ldr	r3, [pc, #40]	@ 3a8 <kfree_pop+0x50>
 37c:	e5830008 	str	r0, [r3, #8]
 380:	e12fff1e 	bx	lr
 384:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
 388:	e24dd00c 	sub	sp, sp, #12
 38c:	e58d0000 	str	r0, [sp]
 390:	e3a03085 	mov	r3, #133	@ 0x85
 394:	e59f2010 	ldr	r2, [pc, #16]	@ 3ac <kfree_pop+0x54>
 398:	e59f1010 	ldr	r1, [pc, #16]	@ 3b0 <kfree_pop+0x58>
 39c:	e59f0010 	ldr	r0, [pc, #16]	@ 3b4 <kfree_pop+0x5c>
 3a0:	ebfffffe 	bl	0 <printk>
 3a4:	ebfffffe 	bl	0 <clean_reboot>
 3a8:	00000000 	andeq	r0, r0, r0
 3ac:	00000048 	andeq	r0, r0, r8, asr #32
 3b0:	00000000 	andeq	r0, r0, r0
 3b4:	000001dc 	ldrdeq	r0, [r0], -ip

Disassembly of section .data:

00000000 <heap_end>:
   0:	00200000 	eoreq	r0, r0, r0

00000004 <heap_start>:
   4:	00000000 	andeq	r0, r0, r0

00000008 <heap>:
   8:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	6c616d6b 	stclvs	13, cr6, [r1], #-428	@ 0xfffffe54
   4:	2e636f6c 	cdpcs	15, 6, cr6, cr3, cr12, {3}
   8:	00000063 	andeq	r0, r0, r3, rrx
   c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  10:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  14:	3a73253a 	bcc	1cc9504 <kfree_pop+0x1cc91ac>
  18:	613a6425 	teqvs	sl, r5, lsr #8
  1c:	6165726c 	cmnvs	r5, ip, ror #4
  20:	63207964 			@ <UNDEFINED> instruction: 0x63207964
  24:	656c6c61 	strbvs	r6, [ip, #-3169]!	@ 0xfffff39f
  28:	6d6b2064 	stclvs	0, cr2, [fp, #-400]!	@ 0xfffffe70
  2c:	6f6c6c61 	svcvs	0x006c6c61
  30:	65735f63 	ldrbvs	r5, [r3, #-3939]!	@ 0xfffff09d
  34:	74735f74 	ldrbtvc	r5, [r3], #-3956	@ 0xfffff08c
  38:	0a747261 	beq	1d1c9c4 <kfree_pop+0x1d1c66c>
  3c:	0000000a 	andeq	r0, r0, sl
  40:	253a7325 	ldrcs	r7, [sl, #-805]!	@ 0xfffffcdb
  44:	64253a73 	strtvs	r3, [r5], #-2675	@ 0xfffff58d
  48:	4245443a 	submi	r4, r5, #973078528	@ 0x3a000000
  4c:	453a4755 	ldrmi	r4, [sl, #-1877]!	@ 0xfffff8ab
  50:	524f5252 	subpl	r5, pc, #536870917	@ 0x20000005
  54:	7341203a 	movtvc	r2, #4154	@ 0x103a
  58:	74726573 	ldrbtvc	r6, [r2], #-1395	@ 0xfffffa8d
  5c:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  60:	60732560 	rsbsvs	r2, r3, r0, ror #10
  64:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
  68:	2e64656c 	cdpcs	5, 6, cr6, cr4, cr12, {3}
  6c:	0000000a 	andeq	r0, r0, sl
  70:	5f78616d 	svcpl	0x0078616d
  74:	7479626e 	ldrbtvc	r6, [r9], #-622	@ 0xfffffd92
  78:	00007365 	andeq	r7, r0, r5, ror #6
  7c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  80:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  84:	3a73253a 	bcc	1cc9574 <kfree_pop+0x1cc921c>
  88:	733a6425 	teqvc	sl, #620756992	@ 0x25000000
  8c:	69747465 	ldmdbvs	r4!, {r0, r2, r5, r6, sl, ip, sp, lr}^
  90:	6820676e 	stmdavs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  94:	20706165 	rsbscs	r6, r0, r5, ror #2
  98:	25206f74 	strcs	r6, [r0, #-3956]!	@ 0xfffff08c
  9c:	77203a70 			@ <UNDEFINED> instruction: 0x77203a70
  a0:	206c6c69 	rsbcs	r6, ip, r9, ror #24
  a4:	20746968 	rsbscs	r6, r4, r8, ror #18
  a8:	20656874 	rsbcs	r6, r5, r4, ror r8
  ac:	20646c6f 	rsbcs	r6, r4, pc, ror #24
  b0:	70616568 	rsbvc	r6, r1, r8, ror #10
  b4:	20746120 	rsbscs	r6, r4, r0, lsr #2
  b8:	0a0a7025 	beq	29c154 <kfree_pop+0x29bdfc>
  bc:	00000000 	andeq	r0, r0, r0
  c0:	7479626e 	ldrbtvc	r6, [r9], #-622	@ 0xfffffd92
  c4:	00007365 	andeq	r7, r0, r5, ror #6
  c8:	736e7528 	cmnvc	lr, #40, 10	@ 0xa000000
  cc:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  d0:	65682964 	strbvs	r2, [r8, #-2404]!	@ 0xfffff69c
  d4:	38257061 	stmdacc	r5!, {r0, r5, r6, ip, sp, lr}
  d8:	203d3d20 	eorscs	r3, sp, r0, lsr #26
  dc:	00000030 	andeq	r0, r0, r0, lsr r0
  e0:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  e4:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  e8:	3a73253a 	bcc	1cc95d8 <kfree_pop+0x1cc9280>
  ec:	253a6425 	ldrcs	r6, [sl, #-1061]!	@ 0xfffffbdb
  f0:	626e2064 	rsbvs	r2, lr, #100	@ 0x64
  f4:	20657479 	rsbcs	r7, r5, r9, ror r4
  f8:	6f6c6c61 	svcvs	0x006c6c61
  fc:	69746163 	ldmdbvs	r4!, {r0, r1, r5, r6, r8, sp, lr}^
 100:	65206e6f 	strvs	r6, [r0, #-3695]!	@ 0xfffff191
 104:	65656378 	strbvs	r6, [r5, #-888]!	@ 0xfffffc88
 108:	20646564 	rsbcs	r6, r4, r4, ror #10
 10c:	657a6973 	ldrbvs	r6, [sl, #-2419]!	@ 0xfffff68d
 110:	20666f20 	rsbcs	r6, r6, r0, lsr #30
 114:	70616568 	rsbvc	r6, r1, r8, ror #10
 118:	20796220 	rsbscs	r6, r9, r0, lsr #4
 11c:	6e207525 	cdpvs	5, 2, cr7, cr0, cr5, {1}
 120:	65747962 	ldrbvs	r7, [r4, #-2402]!	@ 0xfffff69e
 124:	000a0a73 	andeq	r0, sl, r3, ror sl
 128:	253a7325 	ldrcs	r7, [sl, #-805]!	@ 0xfffffcdb
 12c:	64253a73 	strtvs	r3, [r5], #-2675	@ 0xfffff58d
 130:	4245443a 	submi	r4, r5, #973078528	@ 0x3a000000
 134:	453a4755 	ldrmi	r4, [sl, #-1877]!	@ 0xfffff8ab
 138:	524f5252 	subpl	r5, pc, #536870917	@ 0x20000005
 13c:	6544203a 	strbvs	r2, [r4, #-58]	@ 0xffffffc6
 140:	646e616d 	strbtvs	r6, [lr], #-365	@ 0xfffffe93
 144:	73256020 			@ <UNDEFINED> instruction: 0x73256020
 148:	61662060 	cmnvs	r6, r0, rrx
 14c:	64656c69 	strbtvs	r6, [r5], #-3177	@ 0xfffff397
 150:	7373613a 	cmnvc	r3, #-2147483634	@ 0x8000000e
 154:	6e696d75 	mcrvs	13, 3, r6, cr9, cr5, {3}
 158:	6f702067 	svcvs	0x00702067
 15c:	20726577 	rsbscs	r6, r2, r7, ror r5
 160:	7420666f 	strtvc	r6, [r0], #-1647	@ 0xfffff991
 164:	000a6f77 	andeq	r6, sl, r7, ror pc
 168:	705f7369 	subsvc	r7, pc, r9, ror #6
 16c:	2832776f 	ldmdacs	r2!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, ip, sp, lr}
 170:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
 174:	6e656d6e 	cdpvs	13, 6, cr6, cr5, cr14, {3}
 178:	00002974 	andeq	r2, r0, r4, ror r9
 17c:	705f7369 	subsvc	r7, pc, r9, ror #6
 180:	2832776f 	ldmdacs	r2!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, ip, sp, lr}
 184:	0000296e 	andeq	r2, r0, lr, ror #18
 188:	253a7325 	ldrcs	r7, [sl, #-805]!	@ 0xfffffcdb
 18c:	64253a73 	strtvs	r3, [r5], #-2675	@ 0xfffff58d
 190:	4245443a 	submi	r4, r5, #973078528	@ 0x3a000000
 194:	453a4755 	ldrmi	r4, [sl, #-1877]!	@ 0xfffff8ab
 198:	524f5252 	subpl	r5, pc, #536870917	@ 0x20000005
 19c:	6544203a 	strbvs	r2, [r4, #-58]	@ 0xffffffc6
 1a0:	646e616d 	strbtvs	r6, [lr], #-365	@ 0xfffffe93
 1a4:	73256020 			@ <UNDEFINED> instruction: 0x73256020
 1a8:	61662060 	cmnvs	r6, r0, rrx
 1ac:	64656c69 	strbtvs	r6, [r5], #-3177	@ 0xfffff397
 1b0:	706d693a 	rsbvc	r6, sp, sl, lsr r9
 1b4:	6973736f 	ldmdbvs	r3!, {r0, r1, r2, r3, r5, r6, r8, r9, ip, sp, lr}^
 1b8:	0a656c62 	beq	195b348 <kfree_pop+0x195aff0>
 1bc:	00000000 	andeq	r0, r0, r0
 1c0:	615f7369 	cmpvs	pc, r9, ror #6
 1c4:	6e67696c 	vnmulvs.f16	s13, s14, s25	@ <UNPREDICTABLE>
 1c8:	68286465 	stmdavs	r8!, {r0, r2, r5, r6, sl, sp, lr}
 1cc:	6c61202c 	stclvs	0, cr2, [r1], #-176	@ 0xffffff50
 1d0:	6d6e6769 	stclvs	7, cr6, [lr, #-420]!	@ 0xfffffe5c
 1d4:	29746e65 	ldmdbcs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
 1d8:	00000000 	andeq	r0, r0, r0
 1dc:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
 1e0:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
 1e4:	3a73253a 	bcc	1cc96d4 <kfree_pop+0x1cc937c>
 1e8:	703a6425 	eorsvc	r6, sl, r5, lsr #8
 1ec:	746e696f 	strbtvc	r6, [lr], #-2415	@ 0xfffff691
 1f0:	25207265 	strcs	r7, [r0, #-613]!	@ 0xfffffd9b
 1f4:	61772070 	cmnvs	r7, r0, ror r0
 1f8:	656e2073 	strbvs	r2, [lr, #-115]!	@ 0xffffff8d
 1fc:	20726576 	rsbscs	r6, r2, r6, ror r5
 200:	6f6c6c61 	svcvs	0x006c6c61
 204:	65746163 	ldrbvs	r6, [r4, #-355]!	@ 0xfffffe9d
 208:	000a0a64 	andeq	r0, sl, r4, ror #20

Disassembly of section .rodata:

00000000 <__FUNCTION__.5>:
   0:	6c616d6b 	stclvs	13, cr6, [r1], #-428	@ 0xfffffe54
   4:	5f636f6c 	svcpl	0x00636f6c
   8:	74696e69 	strbtvc	r6, [r9], #-3689	@ 0xfffff197
   c:	7465735f 	strbtvc	r7, [r5], #-863	@ 0xfffffca1
  10:	6174735f 	cmnvs	r4, pc, asr r3
  14:	00007472 	andeq	r7, r0, r2, ror r4

00000018 <__FUNCTION__.4>:
  18:	6c616d6b 	stclvs	13, cr6, [r1], #-428	@ 0xfffffe54
  1c:	5f636f6c 	svcpl	0x00636f6c
  20:	7a746f6e 	bvc	1d1bde0 <kfree_pop+0x1d1ba88>
  24:	006f7265 	rsbeq	r7, pc, r5, ror #4

00000028 <__FUNCTION__.2>:
  28:	6c616d6b 	stclvs	13, cr6, [r1], #-428	@ 0xfffffe54
  2c:	00636f6c 	rsbeq	r6, r3, ip, ror #30

00000030 <__FUNCTION__.1>:
  30:	6c616d6b 	stclvs	13, cr6, [r1], #-428	@ 0xfffffe54
  34:	5f636f6c 	svcpl	0x00636f6c
  38:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  3c:	0064656e 	rsbeq	r6, r4, lr, ror #10

00000040 <__FUNCTION__.3>:
  40:	6e756f72 	mrcvs	15, 3, r6, cr5, cr2, {3}
  44:	00707564 	rsbseq	r7, r0, r4, ror #10

00000048 <__FUNCTION__.0>:
  48:	6572666b 	ldrbvs	r6, [r2, #-1643]!	@ 0xfffff995
  4c:	6f705f65 	svcvs	0x00705f65
  50:	Address 0x50 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000886 	andeq	r0, r0, r6, lsl #17
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000001b3 			@ <UNDEFINED> instruction: 0x000001b3
  10:	0001030c 	andeq	r0, r1, ip, lsl #6
  14:	00012e00 	andeq	r2, r1, r0, lsl #28
  18:	00000000 	andeq	r0, r0, r0
  1c:	0003b800 	andeq	fp, r3, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	@ 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	da070403 	ble	1c1040 <kfree_pop+0x1c0ce8>
  30:	03000000 	movweq	r0, #0
  34:	02830601 	addeq	r0, r3, #1048576	@ 0x100000
  38:	02030000 	andeq	r0, r3, #0
  3c:	00018f05 	andeq	r8, r1, r5, lsl #30
  40:	05040300 	streq	r0, [r4, #-768]	@ 0xfffffd00
  44:	0000026f 	andeq	r0, r0, pc, ror #4
  48:	62050803 	andvs	r0, r5, #196608	@ 0x30000
  4c:	03000001 	movweq	r0, #1
  50:	00610801 	rsbeq	r0, r1, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00002c07 	andeq	r2, r0, r7, lsl #24
  5c:	02660400 	rsbeq	r0, r6, #0, 8
  60:	34050000 	strcc	r0, [r5], #-0
  64:	00006919 	andeq	r6, r0, r9, lsl r9
  68:	07040300 	streq	r0, [r4, -r0, lsl #6]
  6c:	00000087 	andeq	r0, r0, r7, lsl #1
  70:	e7070803 	str	r0, [r7, -r3, lsl #16]
  74:	05000000 	streq	r0, [r0, #-0]
  78:	7f040604 	svcvc	0x00040604
  7c:	03000000 	movweq	r0, #0
  80:	01790801 	cmneq	r9, r1, lsl #16
  84:	7f070000 	svcvc	0x00070000
  88:	03000000 	movweq	r0, #0
  8c:	00c60408 	sbceq	r0, r6, r8, lsl #8
  90:	07080000 	streq	r0, [r8, -r0]
  94:	00002c04 	andeq	r2, r0, r4, lsl #24
  98:	061f0100 	ldreq	r0, [pc], -r0, lsl #2
  9c:	000000aa 	andeq	r0, r0, sl, lsr #1
  a0:	00018609 	andeq	r8, r1, r9, lsl #12
  a4:	20000000 	andcs	r0, r0, r0
  a8:	5d0a0000 	stcpl	0, cr0, [sl, #-0]
  ac:	b5000000 	strlt	r0, [r0, #-0]
  b0:	0b000000 	bleq	b8 <.debug_info+0xb8>
  b4:	02ad0c00 	adceq	r0, sp, #0, 24
  b8:	0f020000 	svceq	0x00020000
  bc:	0000aa12 	andeq	sl, r0, r2, lsl sl
  c0:	00fe0d00 	rscseq	r0, lr, r0, lsl #26
  c4:	24010000 	strcs	r0, [r1], #-0
  c8:	0000790e 	andeq	r7, r0, lr, lsl #18
  cc:	08030500 	stmdaeq	r3, {r8, sl}
  d0:	0d000000 	stceq	0, cr0, [r0, #-0]
  d4:	0000000a 	andeq	r0, r0, sl
  d8:	790e2501 	stmdbvc	lr, {r0, r8, sl, sp}
  dc:	05000000 	streq	r0, [r0, #-0]
  e0:	00000403 	andeq	r0, r0, r3, lsl #8
  e4:	01700d00 	cmneq	r0, r0, lsl #26
  e8:	26010000 	strcs	r0, [r1], -r0
  ec:	0000790e 	andeq	r7, r0, lr, lsl #18
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
  f8:	00000000 	andeq	r0, r0, r0
  fc:	58068301 	stmdapl	r6, {r0, r8, r9, pc}
 100:	60000003 	andvs	r0, r0, r3
 104:	01000000 	mrseq	r0, (UNDEF: 0)
 108:	00016f9c 	muleq	r1, ip, pc	@ <UNPREDICTABLE>
 10c:	00700f00 	rsbseq	r0, r0, r0, lsl #30
 110:	77168301 	ldrvc	r8, [r6, -r1, lsl #6]
 114:	06000000 	streq	r0, [r0], -r0
 118:	00000000 	andeq	r0, r0, r0
 11c:	10000000 	andne	r0, r0, r0
 120:	000000cd 	andeq	r0, r0, sp, asr #1
 124:	0000017f 	andeq	r0, r0, pc, ror r1
 128:	00480305 	subeq	r0, r8, r5, lsl #6
 12c:	a4110000 	ldrge	r0, [r1], #-0
 130:	65000003 	strvs	r0, [r0, #-3]
 134:	65000008 	strvs	r0, [r0, #-8]
 138:	12000001 	andne	r0, r0, #1
 13c:	03055001 	movweq	r5, #20481	@ 0x5001
 140:	000001dc 	ldrdeq	r0, [r0], -ip
 144:	05510112 	ldrbeq	r0, [r1, #-274]	@ 0xfffffeee
 148:	00000003 	andeq	r0, r0, r3
 14c:	52011200 	andpl	r1, r1, #0, 4
 150:	00480305 	subeq	r0, r8, r5, lsl #6
 154:	01120000 	tsteq	r2, r0
 158:	85080253 	strhi	r0, [r8, #-595]	@ 0xfffffdad
 15c:	007d0212 	rsbseq	r0, sp, r2, lsl r2
 160:	5001f303 	andpl	pc, r1, r3, lsl #6
 164:	03a81300 			@ <UNDEFINED> instruction: 0x03a81300
 168:	08710000 	ldmdaeq	r1!, {}^	@ <UNPREDICTABLE>
 16c:	0a000000 	beq	174 <.debug_info+0x174>
 170:	00000086 	andeq	r0, r0, r6, lsl #1
 174:	0000017f 	andeq	r0, r0, pc, ror r1
 178:	00002c14 	andeq	r2, r0, r4, lsl ip
 17c:	07000900 	streq	r0, [r0, -r0, lsl #18]
 180:	0000016f 	andeq	r0, r0, pc, ror #2
 184:	00003f15 	andeq	r3, r0, r5, lsl pc
 188:	06800100 	streq	r0, [r0], r0, lsl #2
 18c:	00000344 	andeq	r0, r0, r4, asr #6
 190:	00000014 	andeq	r0, r0, r4, lsl r0
 194:	15169c01 	ldrne	r9, [r6, #-3073]	@ 0xfffff3ff
 198:	01000000 	mrseq	r0, (UNDEF: 0)
 19c:	0077076c 	rsbseq	r0, r7, ip, ror #14
 1a0:	02340000 	eorseq	r0, r4, #0
 1a4:	01100000 	tsteq	r0, r0
 1a8:	9c010000 	stcls	0, cr0, [r1], {-0}
 1ac:	00000402 	andeq	r0, r0, r2, lsl #8
 1b0:	0002a617 	andeq	sl, r2, r7, lsl r6
 1b4:	206c0100 	rsbcs	r0, ip, r0, lsl #2
 1b8:	0000002c 	andeq	r0, r0, ip, lsr #32
 1bc:	00000047 	andeq	r0, r0, r7, asr #32
 1c0:	00000033 	andeq	r0, r0, r3, lsr r0
 1c4:	00009e17 	andeq	r9, r0, r7, lsl lr
 1c8:	316c0100 	cmncc	ip, r0, lsl #2
 1cc:	0000002c 	andeq	r0, r0, ip, lsr #32
 1d0:	000000e0 	andeq	r0, r0, r0, ror #1
 1d4:	000000cc 	andeq	r0, r0, ip, asr #1
 1d8:	0000cd10 	andeq	ip, r0, r0, lsl sp
 1dc:	00041200 	andeq	r1, r4, r0, lsl #4
 1e0:	30030500 	andcc	r0, r3, r0, lsl #10
 1e4:	18000000 	stmdane	r0, {}	@ <UNPREDICTABLE>
 1e8:	74010068 	strvc	r0, [r1], #-104	@ 0xffffff98
 1ec:	00002c0e 	andeq	r2, r0, lr, lsl #24
 1f0:	00019a00 	andeq	r9, r1, r0, lsl #20
 1f4:	00018a00 	andeq	r8, r1, r0, lsl #20
 1f8:	07fd1900 	ldrbeq	r1, [sp, r0, lsl #18]!
 1fc:	02440000 	subeq	r0, r4, #0
 200:	44030000 	strmi	r0, [r3], #-0
 204:	04000002 	streq	r0, [r0], #-2
 208:	01000000 	mrseq	r0, (UNDEF: 0)
 20c:	0220056e 	eoreq	r0, r0, #461373440	@ 0x1b800000
 210:	0e1a0000 	cdpeq	0, 1, cr0, cr10, cr0, {0}
 214:	55000008 	strpl	r0, [r0, #-8]
 218:	53000002 	movwpl	r0, #2
 21c:	00000002 	andeq	r0, r0, r2
 220:	00083f19 	andeq	r3, r8, r9, lsl pc
 224:	00025000 	andeq	r5, r2, r0
 228:	02500200 	subseq	r0, r0, #0, 4
 22c:	00080000 	andeq	r0, r8, r0
 230:	6f010000 	svcvs	0x00010000
 234:	00025411 	andeq	r5, r2, r1, lsl r4
 238:	085a1a00 	ldmdaeq	sl, {r9, fp, ip}^
 23c:	026a0000 	rsbeq	r0, sl, #0
 240:	02680000 	rsbeq	r0, r8, #0
 244:	501a0000 	andspl	r0, sl, r0
 248:	80000008 	andhi	r0, r0, r8
 24c:	7e000002 	cdpvc	0, 0, cr0, cr0, cr2, {0}
 250:	00000002 	andeq	r0, r0, r2
 254:	0007c81b 	andeq	ip, r7, fp, lsl r8
 258:	00026000 	andeq	r6, r2, r0
 25c:	00180100 	andseq	r0, r8, r0, lsl #2
 260:	75010000 	strvc	r0, [r1, #-0]
 264:	0002f209 	andeq	pc, r2, r9, lsl #4
 268:	07e31a00 	strbeq	r1, [r3, r0, lsl #20]!
 26c:	02990000 	addseq	r0, r9, #0
 270:	02930000 	addseq	r0, r3, #0
 274:	d91a0000 	ldmdble	sl, {}	@ <UNPREDICTABLE>
 278:	e0000007 	and	r0, r0, r7
 27c:	d8000002 	stmdale	r0, {r1}
 280:	1c000002 	stcne	0, cr0, [r0], {2}
 284:	00000018 	andeq	r0, r0, r8, lsl r0
 288:	0007fd19 	andeq	pc, r7, r9, lsl sp	@ <UNPREDICTABLE>
 28c:	00026000 	andeq	r6, r2, r0
 290:	02600400 	rsbeq	r0, r0, #0, 8
 294:	00040000 	andeq	r0, r4, r0
 298:	11010000 	mrsne	r0, (UNDEF: 1)
 29c:	0002af05 	andeq	sl, r2, r5, lsl #30
 2a0:	080e1a00 	stmdaeq	lr, {r9, fp, ip}
 2a4:	031e0000 	tsteq	lr, #0
 2a8:	031c0000 	tsteq	ip, #0
 2ac:	11000000 	mrsne	r0, (UNDEF: 0)
 2b0:	000002f4 	strdeq	r0, [r0], -r4
 2b4:	00000865 	andeq	r0, r0, r5, ror #16
 2b8:	000002e7 	andeq	r0, r0, r7, ror #5
 2bc:	05500112 	ldrbeq	r0, [r0, #-274]	@ 0xfffffeee
 2c0:	00004003 	andeq	r4, r0, r3
 2c4:	51011200 	mrspl	r1, R9_usr
 2c8:	00000305 	andeq	r0, r0, r5, lsl #6
 2cc:	01120000 	tsteq	r2, r0
 2d0:	40030552 	andmi	r0, r3, r2, asr r5
 2d4:	12000000 	andne	r0, r0, #0
 2d8:	41015301 	tstmi	r1, r1, lsl #6
 2dc:	007d0212 	rsbseq	r0, sp, r2, lsl r2
 2e0:	017c0305 	cmneq	ip, r5, lsl #6
 2e4:	13000000 	movwne	r0, #0
 2e8:	000002f8 	strdeq	r0, [r0], -r8
 2ec:	00000871 	andeq	r0, r0, r1, ror r8
 2f0:	19190000 	ldmdbne	r9, {}	@ <UNPREDICTABLE>
 2f4:	78000008 	stmdavc	r0, {r3}
 2f8:	03000002 	movweq	r0, #2
 2fc:	00000278 	andeq	r0, r0, r8, ror r2
 300:	00000004 	andeq	r0, r0, r4
 304:	26057601 	strcs	r7, [r5], -r1, lsl #12
 308:	1a000003 	bne	31c <.debug_info+0x31c>
 30c:	00000834 	andeq	r0, r0, r4, lsr r8
 310:	00000333 	andeq	r0, r0, r3, lsr r3
 314:	00000331 	andeq	r0, r0, r1, lsr r3
 318:	00082a1a 	andeq	r2, r8, sl, lsl sl
 31c:	00034800 	andeq	r4, r3, r0, lsl #16
 320:	00034600 	andeq	r4, r3, r0, lsl #12
 324:	90110000 	andsls	r0, r1, r0
 328:	17000002 	strne	r0, [r0, -r2]
 32c:	3b000004 	blcc	344 <.debug_info+0x344>
 330:	12000003 	andne	r0, r0, #3
 334:	f3035001 	vhadd.u8	d5, d3, d1
 338:	11005001 	tstne	r0, r1
 33c:	000002b4 			@ <UNDEFINED> instruction: 0x000002b4
 340:	00000865 	andeq	r0, r0, r5, ror #16
 344:	00000374 	andeq	r0, r0, r4, ror r3
 348:	05500112 	ldrbeq	r0, [r0, #-274]	@ 0xfffffeee
 34c:	00004003 	andeq	r4, r0, r3
 350:	51011200 	mrspl	r1, R9_usr
 354:	00000305 	andeq	r0, r0, r5, lsl #6
 358:	01120000 	tsteq	r2, r0
 35c:	30030552 	andcc	r0, r3, r2, asr r5
 360:	12000000 	andne	r0, r0, #0
 364:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 368:	7d02126d 	stcvc	2, cr1, [r2, #-436]	@ 0xfffffe4c
 36c:	c0030500 	andgt	r0, r3, r0, lsl #10
 370:	00000000 	andeq	r0, r0, r0
 374:	0002b813 	andeq	fp, r2, r3, lsl r8
 378:	00087100 	andeq	r7, r8, r0, lsl #2
 37c:	02d41100 	sbcseq	r1, r4, #0, 2
 380:	08650000 	stmdaeq	r5!, {}^	@ <UNPREDICTABLE>
 384:	03b60000 			@ <UNDEFINED> instruction: 0x03b60000
 388:	01120000 	tsteq	r2, r0
 38c:	28030550 	stmdacs	r3, {r4, r6, r8, sl}
 390:	12000001 	andne	r0, r0, #1
 394:	03055101 	movweq	r5, #20737	@ 0x5101
 398:	00000000 	andeq	r0, r0, r0
 39c:	05520112 	ldrbeq	r0, [r2, #-274]	@ 0xfffffeee
 3a0:	00003003 	andeq	r3, r0, r3
 3a4:	53011200 	movwpl	r1, #4608	@ 0x1200
 3a8:	126e0802 	rsbne	r0, lr, #131072	@ 0x20000
 3ac:	05007d02 	streq	r7, [r0, #-3330]	@ 0xfffff2fe
 3b0:	00016803 	andeq	r6, r1, r3, lsl #16
 3b4:	d8130000 	ldmdale	r3, {}	@ <UNPREDICTABLE>
 3b8:	71000002 	tstvc	r0, r2
 3bc:	11000008 	tstne	r0, r8
 3c0:	00000314 	andeq	r0, r0, r4, lsl r3
 3c4:	00000865 	andeq	r0, r0, r5, ror #16
 3c8:	000003f8 	strdeq	r0, [r0], -r8
 3cc:	05500112 	ldrbeq	r0, [r0, #-274]	@ 0xfffffeee
 3d0:	00018803 	andeq	r8, r1, r3, lsl #16
 3d4:	51011200 	mrspl	r1, R9_usr
 3d8:	00000305 	andeq	r0, r0, r5, lsl #6
 3dc:	01120000 	tsteq	r2, r0
 3e0:	30030552 	andcc	r0, r3, r2, asr r5
 3e4:	12000000 	andne	r0, r0, #0
 3e8:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 3ec:	7d021276 	stcvc	2, cr1, [r2, #-472]	@ 0xfffffe28
 3f0:	c0030500 	andgt	r0, r3, r0, lsl #10
 3f4:	00000001 	andeq	r0, r0, r1
 3f8:	00031813 	andeq	r1, r3, r3, lsl r8
 3fc:	00087100 	andeq	r7, r8, r0, lsl #2
 400:	860a0000 	strhi	r0, [sl], -r0
 404:	12000000 	andne	r0, r0, #0
 408:	14000004 	strne	r0, [r0], #-4
 40c:	0000002c 	andeq	r0, r0, ip, lsr #32
 410:	0207000f 	andeq	r0, r7, #15
 414:	16000004 	strne	r0, [r0], -r4
 418:	000000a8 	andeq	r0, r0, r8, lsr #1
 41c:	77076101 	strvc	r6, [r7, -r1, lsl #2]
 420:	d0000000 	andle	r0, r0, r0
 424:	64000001 	strvs	r0, [r0], #-1
 428:	01000000 	mrseq	r0, (UNDEF: 0)
 42c:	0004de9c 	muleq	r4, ip, lr
 430:	02a61700 	adceq	r1, r6, #0, 14
 434:	61010000 	mrsvs	r0, (UNDEF: 1)
 438:	00002c18 	andeq	r2, r0, r8, lsl ip
 43c:	00036300 	andeq	r6, r3, r0, lsl #6
 440:	00035b00 	andeq	r5, r3, r0, lsl #22
 444:	00cd1000 	sbceq	r1, sp, r0
 448:	04ee0000 	strbteq	r0, [lr], #0
 44c:	03050000 	movweq	r0, #20480	@ 0x5000
 450:	00000028 	andeq	r0, r0, r8, lsr #32
 454:	0000991d 	andeq	r9, r0, sp, lsl r9
 458:	0b630100 	bleq	18c0860 <kfree_pop+0x18c0508>
 45c:	00000077 	andeq	r0, r0, r7, ror r0
 460:	0000039b 	muleq	r0, fp, r3
 464:	00000397 	muleq	r0, r7, r3
 468:	0001e811 	andeq	lr, r1, r1, lsl r8
 46c:	0004f300 	andeq	pc, r4, r0, lsl #6
 470:	00047c00 	andeq	r7, r4, r0, lsl #24
 474:	50011200 	andpl	r1, r1, r0, lsl #4
 478:	00007402 	andeq	r7, r0, r2, lsl #8
 47c:	0001f811 	andeq	pc, r1, r1, lsl r8	@ <UNPREDICTABLE>
 480:	00087d00 	andeq	r7, r8, r0, lsl #26
 484:	00049b00 	andeq	r9, r4, r0, lsl #22
 488:	50011200 	andpl	r1, r1, r0, lsl #4
 48c:	12007502 	andne	r7, r0, #8388608	@ 0x800000
 490:	30015101 	andcc	r5, r1, r1, lsl #2
 494:	02520112 	subseq	r0, r2, #-2147483644	@ 0x80000004
 498:	11000074 	tstne	r0, r4, ror r0
 49c:	00000220 	andeq	r0, r0, r0, lsr #4
 4a0:	00000865 	andeq	r0, r0, r5, ror #16
 4a4:	000004d4 	ldrdeq	r0, [r0], -r4
 4a8:	05500112 	ldrbeq	r0, [r0, #-274]	@ 0xfffffeee
 4ac:	00004003 	andeq	r4, r0, r3
 4b0:	51011200 	mrspl	r1, R9_usr
 4b4:	00000305 	andeq	r0, r0, r5, lsl #6
 4b8:	01120000 	tsteq	r2, r0
 4bc:	28030552 	stmdacs	r3, {r1, r4, r6, r8, sl}
 4c0:	12000000 	andne	r0, r0, #0
 4c4:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 4c8:	7d021262 	stcvc	2, cr1, [r2, #-392]	@ 0xfffffe78
 4cc:	c0030500 	andgt	r0, r3, r0, lsl #10
 4d0:	00000000 	andeq	r0, r0, r0
 4d4:	00022413 	andeq	r2, r2, r3, lsl r4
 4d8:	00087100 	andeq	r7, r8, r0, lsl #2
 4dc:	860a0000 	strhi	r0, [sl], -r0
 4e0:	ee000000 	cdp	0, 0, cr0, cr0, cr0, {0}
 4e4:	14000004 	strne	r0, [r0], #-4
 4e8:	0000002c 	andeq	r0, r0, ip, lsr #32
 4ec:	de070007 	cdple	0, 0, cr0, cr7, cr7, {0}
 4f0:	16000004 	strne	r0, [r0], -r4
 4f4:	0000011e 	andeq	r0, r0, lr, lsl r1
 4f8:	77075201 	strvc	r5, [r7, -r1, lsl #4]
 4fc:	08000000 	stmdaeq	r0, {}	@ <UNPREDICTABLE>
 500:	c8000001 	stmdagt	r0, {r0}
 504:	01000000 	mrseq	r0, (UNDEF: 0)
 508:	0006439c 	muleq	r6, ip, r3
 50c:	02a61700 	adceq	r1, r6, #0, 14
 510:	52010000 	andpl	r0, r1, #0
 514:	00002c20 	andeq	r2, r0, r0, lsr #24
 518:	0003cd00 	andeq	ip, r3, r0, lsl #26
 51c:	0003b900 	andeq	fp, r3, r0, lsl #18
 520:	00cd1000 	sbceq	r1, sp, r0
 524:	04120000 	ldreq	r0, [r2], #-0
 528:	03050000 	movweq	r0, #20480	@ 0x5000
 52c:	00000018 	andeq	r0, r0, r8, lsl r0
 530:	0000991d 	andeq	r9, r0, sp, lsl r9
 534:	0b580100 	bleq	160093c <kfree_pop+0x16005e4>
 538:	00000077 	andeq	r0, r0, r7, ror r0
 53c:	0000045f 	andeq	r0, r0, pc, asr r4
 540:	00000459 	andeq	r0, r0, r9, asr r4
 544:	0007c81b 	andeq	ip, r7, fp, lsl r8
 548:	00011800 	andeq	r1, r1, r0, lsl #16
 54c:	00000200 	andeq	r0, r0, r0, lsl #4
 550:	54010000 	strpl	r0, [r1], #-0
 554:	0005790e 	andeq	r7, r5, lr, lsl #18
 558:	07e31a00 	strbeq	r1, [r3, r0, lsl #20]!
 55c:	048e0000 	streq	r0, [lr], #0
 560:	048c0000 	streq	r0, [ip], #0
 564:	d91a0000 	ldmdble	sl, {}	@ <UNPREDICTABLE>
 568:	a6000007 	strge	r0, [r0], -r7
 56c:	a2000004 	andge	r0, r0, #4
 570:	1e000004 	cdpne	0, 0, cr0, cr0, cr4, {0}
 574:	00000000 	andeq	r0, r0, r0
 578:	016c1100 	cmneq	ip, r0, lsl #2
 57c:	08650000 	stmdaeq	r5!, {}^	@ <UNPREDICTABLE>
 580:	05b20000 	ldreq	r0, [r2, #0]!
 584:	01120000 	tsteq	r2, r0
 588:	40030550 	andmi	r0, r3, r0, asr r5
 58c:	12000000 	andne	r0, r0, #0
 590:	03055101 	movweq	r5, #20737	@ 0x5101
 594:	00000000 	andeq	r0, r0, r0
 598:	05520112 	ldrbeq	r0, [r2, #-274]	@ 0xfffffeee
 59c:	00001803 	andeq	r1, r0, r3, lsl #16
 5a0:	53011200 	movwpl	r1, #4608	@ 0x1200
 5a4:	12530802 	subsne	r0, r3, #131072	@ 0x20000
 5a8:	05007d02 	streq	r7, [r0, #-3330]	@ 0xfffff2fe
 5ac:	0000c003 	andeq	ip, r0, r3
 5b0:	70130000 	andsvc	r0, r3, r0
 5b4:	71000001 	tstvc	r0, r1
 5b8:	11000008 	tstne	r0, r8
 5bc:	0000018c 	andeq	r0, r0, ip, lsl #3
 5c0:	00000865 	andeq	r0, r0, r5, ror #16
 5c4:	000005f4 	strdeq	r0, [r0], -r4
 5c8:	05500112 	ldrbeq	r0, [r0, #-274]	@ 0xfffffeee
 5cc:	00004003 	andeq	r4, r0, r3
 5d0:	51011200 	mrspl	r1, R9_usr
 5d4:	00000305 	andeq	r0, r0, r5, lsl #6
 5d8:	01120000 	tsteq	r2, r0
 5dc:	18030552 	stmdane	r3, {r1, r4, r6, r8, sl}
 5e0:	12000000 	andne	r0, r0, #0
 5e4:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 5e8:	7d021256 	stcvc	2, cr1, [r2, #-344]	@ 0xfffffea8
 5ec:	c8030500 	stmdagt	r3, {r8, sl}
 5f0:	00000000 	andeq	r0, r0, r0
 5f4:	00019013 	andeq	r9, r1, r3, lsl r0
 5f8:	00087100 	andeq	r7, r8, r0, lsl #2
 5fc:	01b01100 	lslseq	r1, r0, #2
 600:	08650000 	stmdaeq	r5!, {}^	@ <UNPREDICTABLE>
 604:	06390000 	ldrteq	r0, [r9], -r0
 608:	01120000 	tsteq	r2, r0
 60c:	e0030550 	and	r0, r3, r0, asr r5
 610:	12000000 	andne	r0, r0, #0
 614:	03055101 	movweq	r5, #20737	@ 0x5101
 618:	00000000 	andeq	r0, r0, r0
 61c:	05520112 	ldrbeq	r0, [r2, #-274]	@ 0xfffffeee
 620:	00001803 	andeq	r1, r0, r3, lsl #16
 624:	53011200 	movwpl	r1, #4608	@ 0x1200
 628:	125b0802 	subsne	r0, fp, #131072	@ 0x20000
 62c:	08007d02 	stmdaeq	r0, {r1, r8, sl, fp, ip, sp, lr}
 630:	235001f3 	cmpcs	r0, #-1073741764	@ 0xc000003c
 634:	1af80907 	bne	ffe02a58 <kfree_pop+0xffe02700>
 638:	01b41300 			@ <UNDEFINED> instruction: 0x01b41300
 63c:	08710000 	ldmdaeq	r1!, {}^	@ <UNPREDICTABLE>
 640:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 644:	0000028f 	andeq	r0, r0, pc, lsl #5
 648:	30062e01 	andcc	r2, r6, r1, lsl #28
 64c:	d8000000 	stmdale	r0, {}	@ <UNPREDICTABLE>
 650:	01000000 	mrseq	r0, (UNDEF: 0)
 654:	0007719c 	muleq	r7, ip, r1
 658:	00b81700 	adcseq	r1, r8, r0, lsl #14
 65c:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
 660:	00007723 	andeq	r7, r0, r3, lsr #14
 664:	0004d800 	andeq	sp, r4, r0, lsl #16
 668:	0004c600 	andeq	ip, r4, r0, lsl #12
 66c:	007c1700 	rsbseq	r1, ip, r0, lsl #14
 670:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
 674:	00002c33 	andeq	r2, r0, r3, lsr ip
 678:	00055d00 	andeq	r5, r5, r0, lsl #26
 67c:	00055100 	andeq	r5, r5, r0, lsl #2
 680:	005a0d00 	subseq	r0, sl, r0, lsl #26
 684:	2f010000 	svccs	0x00010000
 688:	00002510 	andeq	r2, r0, r0, lsl r5
 68c:	00030500 	andeq	r0, r3, r0, lsl #10
 690:	10000000 	andne	r0, r0, r0
 694:	000000cd 	andeq	r0, r0, sp, asr #1
 698:	00000781 	andeq	r0, r0, r1, lsl #15
 69c:	00000305 	andeq	r0, r0, r5, lsl #6
 6a0:	991d0000 	ldmdbls	sp, {}	@ <UNPREDICTABLE>
 6a4:	01000000 	mrseq	r0, (UNDEF: 0)
 6a8:	00790b34 	rsbseq	r0, r9, r4, lsr fp
 6ac:	05be0000 	ldreq	r0, [lr, #0]!
 6b0:	05b00000 	ldreq	r0, [r0, #0]!
 6b4:	9c110000 	ldcls	0, cr0, [r1], {-0}
 6b8:	65000000 	strvs	r0, [r0, #-0]
 6bc:	e5000008 	str	r0, [r0, #-8]
 6c0:	12000006 	andne	r0, r0, #6
 6c4:	03055001 	movweq	r5, #20481	@ 0x5001
 6c8:	0000000c 	andeq	r0, r0, ip
 6cc:	05510112 	ldrbeq	r0, [r1, #-274]	@ 0xfffffeee
 6d0:	00000003 	andeq	r0, r0, r3
 6d4:	52011200 	andpl	r1, r1, #0, 4
 6d8:	00000305 	andeq	r0, r0, r5, lsl #6
 6dc:	01120000 	tsteq	r2, r0
 6e0:	31080253 	tstcc	r8, r3, asr r2
 6e4:	00a01300 	adceq	r1, r0, r0, lsl #6
 6e8:	08710000 	ldmdaeq	r1!, {}^	@ <UNPREDICTABLE>
 6ec:	bc110000 	ldclt	0, cr0, [r1], {-0}
 6f0:	65000000 	strvs	r0, [r0, #-0]
 6f4:	27000008 	strcs	r0, [r0, -r8]
 6f8:	12000007 	andne	r0, r0, #7
 6fc:	03055001 	movweq	r5, #20481	@ 0x5001
 700:	00000040 	andeq	r0, r0, r0, asr #32
 704:	05510112 	ldrbeq	r0, [r1, #-274]	@ 0xfffffeee
 708:	00000003 	andeq	r0, r0, r3
 70c:	52011200 	andpl	r1, r1, #0, 4
 710:	00000305 	andeq	r0, r0, r5, lsl #6
 714:	01120000 	tsteq	r2, r0
 718:	36080253 			@ <UNDEFINED> instruction: 0x36080253
 71c:	007d0212 	rsbseq	r0, sp, r2, lsl r2
 720:	00700305 	rsbseq	r0, r0, r5, lsl #6
 724:	13000000 	movwne	r0, #0
 728:	000000c0 	andeq	r0, r0, r0, asr #1
 72c:	00000871 	andeq	r0, r0, r1, ror r8
 730:	0000e411 	andeq	lr, r0, r1, lsl r4
 734:	00086500 	andeq	r6, r8, r0, lsl #10
 738:	00076700 	andeq	r6, r7, r0, lsl #14
 73c:	50011200 	andpl	r1, r1, r0, lsl #4
 740:	007c0305 	rsbseq	r0, ip, r5, lsl #6
 744:	01120000 	tsteq	r2, r0
 748:	00030551 	andeq	r0, r3, r1, asr r5
 74c:	12000000 	andne	r0, r0, #0
 750:	03055201 	movweq	r5, #20993	@ 0x5201
 754:	00000000 	andeq	r0, r0, r0
 758:	02530112 	subseq	r0, r3, #-2147483644	@ 0x80000004
 75c:	02123a08 	andseq	r3, r2, #8, 20	@ 0x8000
 760:	f303007d 	vqadd.u8	q0, <illegal reg q1.5>, <illegal reg q14.5>
 764:	13005001 	movwne	r5, #1
 768:	000000e8 	andeq	r0, r0, r8, ror #1
 76c:	00000871 	andeq	r0, r0, r1, ror r8
 770:	00860a00 	addeq	r0, r6, r0, lsl #20
 774:	07810000 	streq	r0, [r1, r0]
 778:	2c140000 	ldccs	0, cr0, [r4], {-0}
 77c:	16000000 	strne	r0, [r0], -r0
 780:	07710700 	ldrbeq	r0, [r1, -r0, lsl #14]!
 784:	0d1f0000 	ldceq	0, cr0, [pc, #-0]	@ 78c <.debug_info+0x78c>
 788:	01000001 	tsteq	r0, r1
 78c:	0077072b 	rsbseq	r0, r7, fp, lsr #14
 790:	00200000 	eoreq	r0, r0, r0
 794:	00100000 	andseq	r0, r0, r0
 798:	9c010000 	stcls	0, cr0, [r1], {-0}
 79c:	0001a01f 	andeq	sl, r1, pc, lsl r0
 7a0:	072a0100 	streq	r0, [sl, -r0, lsl #2]!
 7a4:	00000077 	andeq	r0, r0, r7, ror r0
 7a8:	00000010 	andeq	r0, r0, r0, lsl r0
 7ac:	00000010 	andeq	r0, r0, r0, lsl r0
 7b0:	491f9c01 	ldmdbmi	pc, {r0, sl, fp, ip, pc}	@ <UNPREDICTABLE>
 7b4:	01000000 	mrseq	r0, (UNDEF: 0)
 7b8:	00770729 	rsbseq	r0, r7, r9, lsr #14
 7bc:	00000000 	andeq	r0, r0, r0
 7c0:	00100000 	andseq	r0, r0, r0
 7c4:	9c010000 	stcls	0, cr0, [r1], {-0}
 7c8:	0000be20 	andeq	fp, r0, r0, lsr #28
 7cc:	18100100 	ldmdane	r0, {r8}
 7d0:	0000002c 	andeq	r0, r0, ip, lsr #32
 7d4:	0007fd03 	andeq	pc, r7, r3, lsl #26
 7d8:	00782100 	rsbseq	r2, r8, r0, lsl #2
 7dc:	2c291001 	stccs	0, cr1, [r9], #-4
 7e0:	21000000 	mrscs	r0, (UNDEF: 0)
 7e4:	1001006e 	andne	r0, r1, lr, rrx
 7e8:	00002c35 	andeq	r2, r0, r5, lsr ip
 7ec:	00cd1000 	sbceq	r1, sp, r0
 7f0:	04ee0000 	strbteq	r0, [lr], #0
 7f4:	03050000 	movweq	r0, #20480	@ 0x5000
 7f8:	00000040 	andeq	r0, r0, r0, asr #32
 7fc:	00b02000 	adcseq	r2, r0, r0
 800:	0d010000 	stceq	0, cr0, [r1, #-0]
 804:	00002c18 	andeq	r2, r0, r8, lsl ip
 808:	08190300 	ldmdaeq	r9, {r8, r9}
 80c:	78210000 	stmdavc	r1!, {}	@ <UNPREDICTABLE>
 810:	290d0100 	stmdbcs	sp, {r8}
 814:	0000002c 	andeq	r0, r0, ip, lsr #32
 818:	02782000 	rsbseq	r2, r8, #0
 81c:	07010000 	streq	r0, [r1, -r0]
 820:	00002c18 	andeq	r2, r0, r8, lsl ip
 824:	083f0300 	ldmdaeq	pc!, {r8, r9}	@ <UNPREDICTABLE>
 828:	78210000 	stmdavc	r1!, {}	@ <UNPREDICTABLE>
 82c:	2c070100 	stccs	1, cr0, [r7], {-0}
 830:	0000002c 	andeq	r0, r0, ip, lsr #32
 834:	01006e21 	tsteq	r0, r1, lsr #28
 838:	002c3807 	eoreq	r3, ip, r7, lsl #16
 83c:	20000000 	andcs	r0, r0, r0
 840:	0000017e 	andeq	r0, r0, lr, ror r1
 844:	5d180401 	ldcpl	4, cr0, [r8, #-4]
 848:	03000000 	movweq	r0, #0
 84c:	00000865 	andeq	r0, r0, r5, ror #16
 850:	01007821 	tsteq	r0, r1, lsr #16
 854:	005d2904 	subseq	r2, sp, r4, lsl #18
 858:	79210000 	stmdbvc	r1!, {}	@ <UNPREDICTABLE>
 85c:	35040100 	strcc	r0, [r4, #-256]	@ 0xffffff00
 860:	0000005d 	andeq	r0, r0, sp, asr r0
 864:	01992200 	orrseq	r2, r9, r0, lsl #4
 868:	01990000 	orrseq	r0, r9, r0
 86c:	2e030000 	cdpcs	0, 0, cr0, cr3, cr0, {0}
 870:	006f2205 	rsbeq	r2, pc, r5, lsl #4
 874:	006f0000 	rsbeq	r0, pc, r0
 878:	73030000 	movwvc	r0, #12288	@ 0x3000
 87c:	00252206 	eoreq	r2, r5, r6, lsl #4
 880:	00250000 	eoreq	r0, r5, r0
 884:	21040000 	mrscs	r0, (UNDEF: 4)
 888:	Address 0x888 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	@ 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	@ 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <kfree_pop+0x2bfd54>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <kfree_pop+0xe834e8>
  30:	0b390b3b 	bleq	e42d24 <kfree_pop+0xe429cc>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	0b000f05 	bleq	3c54 <kfree_pop+0x38fc>
  3c:	0600000b 	streq	r0, [r0], -fp
  40:	0b0b000f 	bleq	2c0084 <kfree_pop+0x2bfd2c>
  44:	00001349 	andeq	r1, r0, r9, asr #6
  48:	49002607 	stmdbmi	r0, {r0, r1, r2, r9, sl, sp}
  4c:	08000013 	stmdaeq	r0, {r0, r1, r4}
  50:	0b3e0104 	bleq	f80468 <kfree_pop+0xf80110>
  54:	13490b0b 	movtne	r0, #39691	@ 0x9b0b
  58:	0b3b0b3a 	bleq	ec2d48 <kfree_pop+0xec29f0>
  5c:	13010b39 	movwne	r0, #6969	@ 0x1b39
  60:	28090000 	stmdacs	r9, {}	@ <UNPREDICTABLE>
  64:	1c0e0300 	stcne	3, cr0, [lr], {-0}
  68:	0a000006 	beq	88 <.debug_abbrev+0x88>
  6c:	13490101 	movtne	r0, #37121	@ 0x9101
  70:	00001301 	andeq	r1, r0, r1, lsl #6
  74:	0000210b 	andeq	r2, r0, fp, lsl #2
  78:	00340c00 	eorseq	r0, r4, r0, lsl #24
  7c:	0b3a0e03 	bleq	e83890 <kfree_pop+0xe83538>
  80:	0b390b3b 	bleq	e42d74 <kfree_pop+0xe42a1c>
  84:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	@ <UNPREDICTABLE>
  88:	0000193c 	andeq	r1, r0, ip, lsr r9
  8c:	0300340d 	movweq	r3, #1037	@ 0x40d
  90:	3b0b3a0e 	blcc	2ce8d0 <kfree_pop+0x2ce578>
  94:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  98:	00180213 	andseq	r0, r8, r3, lsl r2
  9c:	012e0e00 			@ <UNDEFINED> instruction: 0x012e0e00
  a0:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  a4:	0b3b0b3a 	bleq	ec2d94 <kfree_pop+0xec2a3c>
  a8:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  ac:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  b0:	42971840 	addsmi	r1, r7, #64, 16	@ 0x400000
  b4:	00130119 	andseq	r0, r3, r9, lsl r1
  b8:	00050f00 	andeq	r0, r5, r0, lsl #30
  bc:	0b3a0803 	bleq	e820d0 <kfree_pop+0xe81d78>
  c0:	0b390b3b 	bleq	e42db4 <kfree_pop+0xe42a5c>
  c4:	17021349 	strne	r1, [r2, -r9, asr #6]
  c8:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
  cc:	00341000 	eorseq	r1, r4, r0
  d0:	13490e03 	movtne	r0, #40451	@ 0x9e03
  d4:	18021934 	stmdane	r2, {r2, r4, r5, r8, fp, ip}
  d8:	89110000 	ldmdbhi	r1, {}	@ <UNPREDICTABLE>
  dc:	11010182 	smlabbne	r1, r2, r1, r0
  e0:	01133101 	tsteq	r3, r1, lsl #2
  e4:	12000013 	andne	r0, r0, #19
  e8:	0001828a 	andeq	r8, r1, sl, lsl #5
  ec:	42911802 	addsmi	r1, r1, #131072	@ 0x20000
  f0:	13000018 	movwne	r0, #24
  f4:	00018289 	andeq	r8, r1, r9, lsl #5
  f8:	13310111 	teqne	r1, #1073741828	@ 0x40000004
  fc:	21140000 	tstcs	r4, r0
 100:	2f134900 	svccs	0x00134900
 104:	1500000b 	strne	r0, [r0, #-11]
 108:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	@ <UNPREDICTABLE>
 10c:	0b3a0e03 	bleq	e83920 <kfree_pop+0xe835c8>
 110:	0b390b3b 	bleq	e42e04 <kfree_pop+0xe42aac>
 114:	01111927 	tsteq	r1, r7, lsr #18
 118:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 11c:	00194297 	mulseq	r9, r7, r2
 120:	012e1600 			@ <UNDEFINED> instruction: 0x012e1600
 124:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
 128:	0b3b0b3a 	bleq	ec2e18 <kfree_pop+0xec2ac0>
 12c:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 130:	01111349 	tsteq	r1, r9, asr #6
 134:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 138:	01194297 			@ <UNDEFINED> instruction: 0x01194297
 13c:	17000013 	smladne	r0, r3, r0, r0
 140:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 144:	0b3b0b3a 	bleq	ec2e34 <kfree_pop+0xec2adc>
 148:	13490b39 	movtne	r0, #39737	@ 0x9b39
 14c:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
 150:	18000017 	stmdane	r0, {r0, r1, r2, r4}
 154:	08030034 	stmdaeq	r3, {r2, r4, r5}
 158:	0b3b0b3a 	bleq	ec2e48 <kfree_pop+0xec2af0>
 15c:	13490b39 	movtne	r0, #39737	@ 0x9b39
 160:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
 164:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
 168:	1331011d 	teqne	r1, #1073741831	@ 0x40000007
 16c:	42b80152 	adcsmi	r0, r8, #-2147483628	@ 0x80000014
 170:	1201110b 	andne	r1, r1, #-1073741822	@ 0xc0000002
 174:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
 178:	010b570b 	tsteq	fp, fp, lsl #14
 17c:	1a000013 	bne	1d0 <.debug_abbrev+0x1d0>
 180:	13310005 	teqne	r1, #5
 184:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
 188:	1b000017 	blne	1ec <.debug_abbrev+0x1ec>
 18c:	1331011d 	teqne	r1, #1073741831	@ 0x40000007
 190:	42b80152 	adcsmi	r0, r8, #-2147483628	@ 0x80000014
 194:	5817550b 	ldmdapl	r7, {r0, r1, r3, r8, sl, ip, lr}
 198:	570b590b 	strpl	r5, [fp, -fp, lsl #18]
 19c:	0013010b 	andseq	r0, r3, fp, lsl #2
 1a0:	010b1c00 	tsteq	fp, r0, lsl #24
 1a4:	00001755 	andeq	r1, r0, r5, asr r7
 1a8:	0300341d 	movweq	r3, #1053	@ 0x41d
 1ac:	3b0b3a0e 	blcc	2ce9ec <kfree_pop+0x2ce694>
 1b0:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 1b4:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
 1b8:	00001742 	andeq	r1, r0, r2, asr #14
 1bc:	55000b1e 	strpl	r0, [r0, #-2846]	@ 0xfffff4e2
 1c0:	1f000017 	svcne	0x00000017
 1c4:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	@ <UNPREDICTABLE>
 1c8:	0b3a0e03 	bleq	e839dc <kfree_pop+0xe83684>
 1cc:	0b390b3b 	bleq	e42ec0 <kfree_pop+0xe42b68>
 1d0:	13491927 	movtne	r1, #39207	@ 0x9927
 1d4:	06120111 			@ <UNDEFINED> instruction: 0x06120111
 1d8:	42971840 	addsmi	r1, r7, #64, 16	@ 0x400000
 1dc:	20000019 	andcs	r0, r0, r9, lsl r0
 1e0:	0e03012e 	cdpeq	1, 0, cr0, cr3, cr14, {1}
 1e4:	0b3b0b3a 	bleq	ec2ed4 <kfree_pop+0xec2b7c>
 1e8:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 1ec:	0b201349 	bleq	804f18 <kfree_pop+0x804bc0>
 1f0:	00001301 	andeq	r1, r0, r1, lsl #6
 1f4:	03000521 	movweq	r0, #1313	@ 0x521
 1f8:	3b0b3a08 	blcc	2cea20 <kfree_pop+0x2ce6c8>
 1fc:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 200:	22000013 	andcs	r0, r0, #19
 204:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	@ <UNPREDICTABLE>
 208:	0e6e193c 			@ <UNDEFINED> instruction: 0x0e6e193c
 20c:	0b3a0e03 	bleq	e83a20 <kfree_pop+0xe836c8>
 210:	0b390b3b 	bleq	e42f04 <kfree_pop+0xe42bac>
 214:	Address 0x214 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	03580000 	cmpeq	r8, #0
   8:	03a00000 	moveq	r0, #0
   c:	00010000 	andeq	r0, r1, r0
  10:	0003a050 	andeq	sl, r3, r0, asr r0
  14:	0003a300 	andeq	sl, r3, r0, lsl #6
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0003a368 	andeq	sl, r3, r8, ror #6
  20:	0003b800 	andeq	fp, r3, r0, lsl #16
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
	...
  44:	34000000 	strcc	r0, [r0], #-0
  48:	8f000002 	svchi	0x00000002
  4c:	01000002 	tsteq	r0, r2
  50:	028f5000 	addeq	r5, pc, #0
  54:	02980000 	addseq	r0, r8, #0
  58:	00040000 	andeq	r0, r4, r0
  5c:	9f5001f3 	svcls	0x005001f3
  60:	00000298 	muleq	r0, r8, r2
  64:	000002b0 			@ <UNDEFINED> instruction: 0x000002b0
  68:	b0500001 	subslt	r0, r0, r1
  6c:	b8000002 	stmdalt	r0, {r1}
  70:	04000002 	streq	r0, [r0], #-2
  74:	5001f300 	andpl	pc, r1, r0, lsl #6
  78:	0002b89f 	muleq	r2, pc, r8	@ <UNPREDICTABLE>
  7c:	0002d000 	andeq	sp, r2, r0
  80:	50000100 	andpl	r0, r0, r0, lsl #2
  84:	000002d0 	ldrdeq	r0, [r0], -r0	@ <UNPREDICTABLE>
  88:	000002d8 	ldrdeq	r0, [r0], -r8
  8c:	01f30004 	mvnseq	r0, r4
  90:	02d89f50 	sbcseq	r9, r8, #80, 30	@ 0x140
  94:	02f00000 	rscseq	r0, r0, #0
  98:	00010000 	andeq	r0, r1, r0
  9c:	0002f050 	andeq	pc, r2, r0, asr r0	@ <UNPREDICTABLE>
  a0:	0002f800 	andeq	pc, r2, r0, lsl #16
  a4:	f3000400 	vshl.u8	d0, d0, d0
  a8:	f89f5001 			@ <UNDEFINED> instruction: 0xf89f5001
  ac:	10000002 	andne	r0, r0, r2
  b0:	01000003 	tsteq	r0, r3
  b4:	03105000 	tsteq	r0, #0
  b8:	03440000 	movteq	r0, #16384	@ 0x4000
  bc:	00040000 	andeq	r0, r4, r0
  c0:	9f5001f3 	svcls	0x005001f3
	...
  e0:	00000234 	andeq	r0, r0, r4, lsr r2
  e4:	00000258 	andeq	r0, r0, r8, asr r2
  e8:	58510001 	ldmdapl	r1, {r0}^
  ec:	7c000002 	stcvc	0, cr0, [r0], {2}
  f0:	01000002 	tsteq	r0, r2
  f4:	027c5100 	rsbseq	r5, ip, #0, 2
  f8:	028f0000 	addeq	r0, pc, #0
  fc:	00030000 	andeq	r0, r3, r0
 100:	8f9f0171 	svchi	0x009f0171
 104:	98000002 	stmdals	r0, {r1}
 108:	17000002 	strne	r0, [r0, -r2]
 10c:	01f33800 	mvnseq	r3, r0, lsl #16
 110:	5101f351 	tstpl	r1, r1, asr r3	@ <UNPREDICTABLE>
 114:	22244b40 	eorcs	r4, r4, #64, 22	@ 0x10000
 118:	0000080c 	andeq	r0, r0, ip, lsl #16
 11c:	01282d80 	smlawbeq	r8, r0, sp, r2
 120:	9f131600 	svcls	0x00131600
 124:	00000298 	muleq	r0, r8, r2
 128:	000002ac 	andeq	r0, r0, ip, lsr #5
 12c:	ac510001 	mrrcge	0, 0, r0, r1, cr1
 130:	b8000002 	stmdalt	r0, {r1}
 134:	04000002 	streq	r0, [r0], #-2
 138:	5101f300 	mrspl	pc, SP_irq	@ <UNPREDICTABLE>
 13c:	0002b89f 	muleq	r2, pc, r8	@ <UNPREDICTABLE>
 140:	0002cc00 	andeq	ip, r2, r0, lsl #24
 144:	51000100 	mrspl	r0, (UNDEF: 16)
 148:	000002cc 	andeq	r0, r0, ip, asr #5
 14c:	000002d8 	ldrdeq	r0, [r0], -r8
 150:	01f30004 	mvnseq	r0, r4
 154:	02d89f51 	sbcseq	r9, r8, #324	@ 0x144
 158:	02ec0000 	rsceq	r0, ip, #0
 15c:	00010000 	andeq	r0, r1, r0
 160:	0002ec51 	andeq	lr, r2, r1, asr ip
 164:	00034400 	andeq	r4, r3, r0, lsl #8
 168:	38001700 	stmdacc	r0, {r8, r9, sl, ip}
 16c:	f35101f3 	vbsl	q8, <illegal reg q8.5>, <illegal reg q9.5>
 170:	4b405101 	blmi	101457c <kfree_pop+0x1014224>
 174:	080c2224 	stmdaeq	ip, {r2, r5, r9, sp}
 178:	2d800000 	stccs	0, cr0, [r0]
 17c:	16000128 	strne	r0, [r0], -r8, lsr #2
 180:	00009f13 	andeq	r9, r0, r3, lsl pc
	...
 198:	02600000 	rsbeq	r0, r0, #0
 19c:	02700000 	rsbseq	r0, r0, #0
 1a0:	00010000 	andeq	r0, r1, r0
 1a4:	00027052 	andeq	r7, r2, r2, asr r0
 1a8:	00027800 	andeq	r7, r2, r0, lsl #16
 1ac:	03000500 	movweq	r0, #1280	@ 0x500
 1b0:	00000008 	andeq	r0, r0, r8
 1b4:	00000278 	andeq	r0, r0, r8, ror r2
 1b8:	0000028f 	andeq	r0, r0, pc, lsl #5
 1bc:	d8530001 	ldmdale	r3, {r0}^
 1c0:	e8000002 	stmda	r0, {r1}
 1c4:	01000002 	tsteq	r0, r2
 1c8:	02e85200 	rsceq	r5, r8, #0, 4
 1cc:	02f30000 	rscseq	r0, r3, #0
 1d0:	00050000 	andeq	r0, r5, r0
 1d4:	00000803 	andeq	r0, r0, r3, lsl #16
 1d8:	0002f800 	andeq	pc, r2, r0, lsl #16
 1dc:	0002fc00 	andeq	pc, r2, r0, lsl #24
 1e0:	53000100 	movwpl	r0, #256	@ 0x100
 1e4:	000002fc 	strdeq	r0, [r0], -ip
 1e8:	00000308 	andeq	r0, r0, r8, lsl #6
 1ec:	f338001b 	vqadd.u64	d0, d8, d11
 1f0:	01f35101 	mvnseq	r5, r1, lsl #2
 1f4:	244b4051 	strbcs	r4, [fp], #-81	@ 0xffffffaf
 1f8:	00080c22 	andeq	r0, r8, r2, lsr #24
 1fc:	282d8000 	stmdacs	sp!, {pc}
 200:	13160001 	tstne	r6, #1
 204:	1a00721f 	bne	1ca88 <kfree_pop+0x1c730>
 208:	0003089f 	muleq	r3, pc, r8	@ <UNPREDICTABLE>
 20c:	00031300 	andeq	r1, r3, r0, lsl #6
 210:	38003800 	stmdacc	r0, {fp, ip, sp}
 214:	f35101f3 	vbsl	q8, <illegal reg q8.5>, <illegal reg q9.5>
 218:	4b405101 	blmi	1014624 <kfree_pop+0x10142cc>
 21c:	080c2224 	stmdaeq	ip, {r2, r5, r9, sp}
 220:	2d800000 	stccs	0, cr0, [r0]
 224:	16000128 	strne	r0, [r0], -r8, lsr #2
 228:	00080313 	andeq	r0, r8, r3, lsl r3
 22c:	22060000 	andcs	r0, r6, #0
 230:	f3381c31 	vqrdmlsh.s<illegal width 64>	d1, d8, d17
 234:	01f35101 	mvnseq	r5, r1, lsl #2
 238:	244b4051 	strbcs	r4, [fp], #-81	@ 0xffffffaf
 23c:	00080c22 	andeq	r0, r8, r2, lsr #24
 240:	282d8000 	stmdacs	sp!, {pc}
 244:	13160001 	tstne	r6, #1
 248:	009f1a1f 	addseq	r1, pc, pc, lsl sl	@ <UNPREDICTABLE>
 24c:	00000000 	andeq	r0, r0, r0
 250:	03000000 	movweq	r0, #0
 254:	00024400 	andeq	r4, r2, r0, lsl #8
 258:	00024800 	andeq	r4, r2, r0, lsl #16
 25c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
 268:	02500002 	subseq	r0, r0, #2
 26c:	02580000 	subseq	r0, r8, #0
 270:	00020000 	andeq	r0, r2, r0
 274:	00009f38 	andeq	r9, r0, r8, lsr pc
 278:	00000000 	andeq	r0, r0, r0
 27c:	00020000 	andeq	r0, r2, r0
 280:	00000250 	andeq	r0, r0, r0, asr r2
 284:	00000258 	andeq	r0, r0, r8, asr r2
 288:	00510001 	subseq	r0, r1, r1
 28c:	00000000 	andeq	r0, r0, r0
 290:	01000000 	mrseq	r0, (UNDEF: 0)
 294:	00000000 	andeq	r0, r0, r0
 298:	00026000 	andeq	r6, r2, r0
 29c:	00027800 	andeq	r7, r2, r0, lsl #16
 2a0:	51000100 	mrspl	r0, (UNDEF: 16)
 2a4:	000002d8 	ldrdeq	r0, [r0], -r8
 2a8:	000002ec 	andeq	r0, r0, ip, ror #5
 2ac:	ec510001 	mrrc	0, 0, r0, r1, cr1
 2b0:	f8000002 			@ <UNDEFINED> instruction: 0xf8000002
 2b4:	17000002 	strne	r0, [r0, -r2]
 2b8:	01f33800 	mvnseq	r3, r0, lsl #16
 2bc:	5101f351 	tstpl	r1, r1, asr r3	@ <UNPREDICTABLE>
 2c0:	22244b40 	eorcs	r4, r4, #64, 22	@ 0x10000
 2c4:	0000080c 	andeq	r0, r0, ip, lsl #16
 2c8:	01282d80 	smlawbeq	r8, r0, sp, r2
 2cc:	9f131600 	svcls	0x00131600
	...
 2d8:	00000001 	andeq	r0, r0, r1
 2dc:	00000000 	andeq	r0, r0, r0
 2e0:	00000260 	andeq	r0, r0, r0, ror #4
 2e4:	00000270 	andeq	r0, r0, r0, ror r2
 2e8:	70520001 	subsvc	r0, r2, r1
 2ec:	78000002 	stmdavc	r0, {r1}
 2f0:	05000002 	streq	r0, [r0, #-2]
 2f4:	00080300 	andeq	r0, r8, r0, lsl #6
 2f8:	02d80000 	sbcseq	r0, r8, #0
 2fc:	02e80000 	rsceq	r0, r8, #0
 300:	00010000 	andeq	r0, r1, r0
 304:	0002e852 	andeq	lr, r2, r2, asr r8
 308:	0002f300 	andeq	pc, r2, r0, lsl #6
 30c:	03000500 	movweq	r0, #1280	@ 0x500
 310:	00000008 	andeq	r0, r0, r8
	...
 31c:	02600004 	rsbeq	r0, r0, #4
 320:	02640000 	rsbeq	r0, r4, #0
 324:	00010000 	andeq	r0, r1, r0
 328:	00000051 	andeq	r0, r0, r1, asr r0
 32c:	00000000 	andeq	r0, r0, r0
 330:	78000300 	stmdavc	r0, {r8, r9}
 334:	7c000002 	stcvc	0, cr0, [r0], {2}
 338:	01000002 	tsteq	r0, r2
 33c:	00005100 	andeq	r5, r0, r0, lsl #2
 340:	00000000 	andeq	r0, r0, r0
 344:	00030000 	andeq	r0, r3, r0
 348:	00000278 	andeq	r0, r0, r8, ror r2
 34c:	0000027c 	andeq	r0, r0, ip, ror r2
 350:	00530001 	subseq	r0, r3, r1
	...
 360:	d0000000 	andle	r0, r0, r0
 364:	e7000001 	str	r0, [r0, -r1]
 368:	01000001 	tsteq	r0, r1
 36c:	01e75000 	mvneq	r5, r0
 370:	02040000 	andeq	r0, r4, #0
 374:	00010000 	andeq	r0, r1, r0
 378:	00020454 	andeq	r0, r2, r4, asr r4
 37c:	00021c00 	andeq	r1, r2, r0, lsl #24
 380:	50000100 	andpl	r0, r0, r0, lsl #2
 384:	0000021c 	andeq	r0, r0, ip, lsl r2
 388:	00000234 	andeq	r0, r0, r4, lsr r2
 38c:	00540001 	subseq	r0, r4, r1
	...
 398:	ec000000 	stc	0, cr0, [r0], {-0}
 39c:	f7000001 			@ <UNDEFINED> instruction: 0xf7000001
 3a0:	01000001 	tsteq	r0, r1
 3a4:	01f75000 	mvnseq	r5, r0
 3a8:	02040000 	andeq	r0, r4, #0
 3ac:	00010000 	andeq	r0, r1, r0
 3b0:	00000055 	andeq	r0, r0, r5, asr r0
	...
 3cc:	00010800 	andeq	r0, r1, r0, lsl #16
 3d0:	00011c00 	andeq	r1, r1, r0, lsl #24
 3d4:	50000100 	andpl	r0, r0, r0, lsl #2
 3d8:	0000011c 	andeq	r0, r0, ip, lsl r1
 3dc:	00000120 	andeq	r0, r0, r0, lsr #2
 3e0:	79700003 	ldmdbvc	r0!, {r0, r1}^
 3e4:	0001209f 	muleq	r1, pc, r0	@ <UNPREDICTABLE>
 3e8:	00015000 	andeq	r5, r1, r0
 3ec:	53000100 	movwpl	r0, #256	@ 0x100
 3f0:	00000150 	andeq	r0, r0, r0, asr r1
 3f4:	00000168 	andeq	r0, r0, r8, ror #2
 3f8:	68500001 	ldmdavs	r0, {r0}^
 3fc:	70000001 	andvc	r0, r0, r1
 400:	04000001 	streq	r0, [r0], #-1
 404:	5001f300 	andpl	pc, r1, r0, lsl #6
 408:	0001709f 	muleq	r1, pc, r0	@ <UNPREDICTABLE>
 40c:	00017400 	andeq	r7, r1, r0, lsl #8
 410:	53000100 	movwpl	r0, #256	@ 0x100
 414:	00000174 	andeq	r0, r0, r4, ror r1
 418:	00000190 	muleq	r0, r0, r1
 41c:	01f30009 	mvnseq	r0, r9
 420:	09072350 	stmdbeq	r7, {r4, r6, r8, r9, sp}
 424:	909f1af8 			@ <UNDEFINED> instruction: 0x909f1af8
 428:	a0000001 	andge	r0, r0, r1
 42c:	01000001 	tsteq	r0, r1
 430:	01a05300 	lsleq	r5, r0, #6
 434:	01af0000 			@ <UNDEFINED> instruction: 0x01af0000
 438:	00020000 	andeq	r0, r2, r0
 43c:	01af6891 			@ <UNDEFINED> instruction: 0x01af6891
 440:	01d00000 	bicseq	r0, r0, r0
 444:	00090000 	andeq	r0, r9, r0
 448:	235001f3 	cmpcs	r0, #-1073741764	@ 0xc000003c
 44c:	1af80907 	bne	ffe02870 <kfree_pop+0xffe02518>
 450:	0000009f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
 454:	00000000 	andeq	r0, r0, r0
 458:	00000200 	andeq	r0, r0, r0, lsl #4
 45c:	30000000 	andcc	r0, r0, r0
 460:	50000001 	andpl	r0, r0, r1
 464:	01000001 	tsteq	r0, r1
 468:	01905000 	orrseq	r5, r0, r0
 46c:	01ac0000 			@ <UNDEFINED> instruction: 0x01ac0000
 470:	00010000 	andeq	r0, r1, r0
 474:	0001ac50 	andeq	sl, r1, r0, asr ip
 478:	0001af00 	andeq	sl, r1, r0, lsl #30
 47c:	03000500 	movweq	r0, #1280	@ 0x500
 480:	00000008 	andeq	r0, r0, r8
	...
 48c:	01180002 	tsteq	r8, r2
 490:	01200000 			@ <UNDEFINED> instruction: 0x01200000
 494:	00020000 	andeq	r0, r2, r0
 498:	00009f38 	andeq	r9, r0, r8, lsr pc
 49c:	00000000 	andeq	r0, r0, r0
 4a0:	00020000 	andeq	r0, r2, r0
 4a4:	01180000 	tsteq	r8, r0
 4a8:	011c0000 	tsteq	ip, r0
 4ac:	00010000 	andeq	r0, r1, r0
 4b0:	00011c50 	andeq	r1, r1, r0, asr ip
 4b4:	00012000 	andeq	r2, r1, r0
 4b8:	70000300 	andvc	r0, r0, r0, lsl #6
 4bc:	00009f79 	andeq	r9, r0, r9, ror pc
	...
 4d8:	00000030 	andeq	r0, r0, r0, lsr r0
 4dc:	0000007c 	andeq	r0, r0, ip, ror r0
 4e0:	7c500001 	mrrcvc	0, 0, r0, r0, cr1	@ <UNPREDICTABLE>
 4e4:	88000000 	stmdahi	r0, {}	@ <UNPREDICTABLE>
 4e8:	05000000 	streq	r0, [r0, #-0]
 4ec:	00080300 	andeq	r0, r8, r0, lsl #6
 4f0:	00880000 	addeq	r0, r8, r0
 4f4:	00980000 	addseq	r0, r8, r0
 4f8:	00010000 	andeq	r0, r1, r0
 4fc:	00009850 	andeq	r9, r0, r0, asr r8
 500:	0000a000 	andeq	sl, r0, r0
 504:	f3000400 	vshl.u8	d0, d0, d0
 508:	a09f5001 	addsge	r5, pc, r1
 50c:	b8000000 	stmdalt	r0, {}	@ <UNPREDICTABLE>
 510:	01000000 	mrseq	r0, (UNDEF: 0)
 514:	00b85000 	adcseq	r5, r8, r0
 518:	00c00000 	sbceq	r0, r0, r0
 51c:	00040000 	andeq	r0, r4, r0
 520:	9f5001f3 	svcls	0x005001f3
 524:	000000c0 	andeq	r0, r0, r0, asr #1
 528:	000000e0 	andeq	r0, r0, r0, ror #1
 52c:	e0500001 	subs	r0, r0, r1
 530:	e3000000 	movw	r0, #0
 534:	02000000 	andeq	r0, r0, #0
 538:	e3689100 	cmn	r8, #0, 2
 53c:	08000000 	stmdaeq	r0, {}	@ <UNPREDICTABLE>
 540:	04000001 	streq	r0, [r0], #-1
 544:	5001f300 	andpl	pc, r1, r0, lsl #6
 548:	0000009f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
	...
 55c:	00003000 	andeq	r3, r0, r0
 560:	00009400 	andeq	r9, r0, r0, lsl #8
 564:	51000100 	mrspl	r0, (UNDEF: 16)
 568:	00000094 	muleq	r0, r4, r0
 56c:	000000a0 	andeq	r0, r0, r0, lsr #1
 570:	01f30004 	mvnseq	r0, r4
 574:	00a09f51 	adceq	r9, r0, r1, asr pc
 578:	00b40000 	adcseq	r0, r4, r0
 57c:	00010000 	andeq	r0, r1, r0
 580:	0000b451 	andeq	fp, r0, r1, asr r4
 584:	0000c000 	andeq	ip, r0, r0
 588:	f3000400 	vshl.u8	d0, d0, d0
 58c:	c09f5101 	addsgt	r5, pc, r1, lsl #2
 590:	dc000000 	stcle	0, cr0, [r0], {-0}
 594:	01000000 	mrseq	r0, (UNDEF: 0)
 598:	00dc5100 	sbcseq	r5, ip, r0, lsl #2
 59c:	01080000 	mrseq	r0, (UNDEF: 8)
 5a0:	00040000 	andeq	r0, r4, r0
 5a4:	9f5101f3 	svcls	0x005101f3
	...
 5b0:	00000001 	andeq	r0, r0, r1
	...
 5bc:	00540000 	subseq	r0, r4, r0
 5c0:	007c0000 	rsbseq	r0, ip, r0
 5c4:	00010000 	andeq	r0, r1, r0
 5c8:	00007c50 	andeq	r7, r0, r0, asr ip
 5cc:	00008800 	andeq	r8, r0, r0, lsl #16
 5d0:	03000500 	movweq	r0, #1280	@ 0x500
 5d4:	00000008 	andeq	r0, r0, r8
 5d8:	000000a0 	andeq	r0, r0, r0, lsr #1
 5dc:	000000b8 	strheq	r0, [r0], -r8
 5e0:	b8500001 	ldmdalt	r0, {r0}^
 5e4:	c0000000 	andgt	r0, r0, r0
 5e8:	04000000 	streq	r0, [r0], #-0
 5ec:	5001f300 	andpl	pc, r1, r0, lsl #6
 5f0:	0000c09f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
 5f4:	0000e000 	andeq	lr, r0, r0
 5f8:	50000100 	andpl	r0, r0, r0, lsl #2
 5fc:	000000e0 	andeq	r0, r0, r0, ror #1
 600:	000000e3 	andeq	r0, r0, r3, ror #1
 604:	68910002 	ldmvs	r1, {r1}
 608:	000000e3 	andeq	r0, r0, r3, ror #1
 60c:	00000108 	andeq	r0, r0, r8, lsl #2
 610:	01f30004 	mvnseq	r0, r4
 614:	00009f50 	andeq	r9, r0, r0, asr pc
 618:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000003b8 			@ <UNDEFINED> instruction: 0x000003b8
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000118 	andeq	r0, r0, r8, lsl r1
   4:	00000118 	andeq	r0, r0, r8, lsl r1
   8:	00000118 	andeq	r0, r0, r8, lsl r1
   c:	00000120 	andeq	r0, r0, r0, lsr #2
	...
  18:	00000260 	andeq	r0, r0, r0, ror #4
  1c:	00000278 	andeq	r0, r0, r8, ror r2
  20:	000002d8 	ldrdeq	r0, [r0], -r8
  24:	000002f8 	strdeq	r0, [r0], -r8
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000003f9 	strdeq	r0, [r0], -r9
   4:	010f0003 	tsteq	pc, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	@ 0x6300
  2c:	73632f73 	cmnvc	r3, #460	@ 0x1cc
  30:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  34:	7734322d 	ldrvc	r3, [r4, -sp, lsr #4]!
  38:	2f2f6e69 	svccs	0x002f6e69
  3c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  40:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  44:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  48:	752f0065 	strvc	r0, [pc, #-101]!	@ ffffffeb <kfree_pop+0xfffffc93>
  4c:	732f7273 			@ <UNDEFINED> instruction: 0x732f7273
  50:	65726168 	ldrbvs	r6, [r2, #-360]!	@ 0xfffffe98
  54:	6363672f 	cmnvs	r3, #12320768	@ 0xbc0000
  58:	6d72612d 	ldclvs	1, cr6, [r2, #-180]!	@ 0xffffff4c
  5c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  60:	61652d65 	cmnvs	r5, r5, ror #26
  64:	312d6962 			@ <UNDEFINED> instruction: 0x312d6962
  68:	2d332e30 	ldccs	14, cr2, [r3, #-192]!	@ 0xffffff40
  6c:	31323032 	teqcc	r2, r2, lsr r0
  70:	2f30312e 	svccs	0x0030312e
  74:	2d6d7261 	stclcs	2, cr7, [sp, #-388]!	@ 0xfffffe7c
  78:	656e6f6e 	strbvs	r6, [lr, #-3950]!	@ 0xfffff092
  7c:	6261652d 	rsbvs	r6, r1, #188743680	@ 0xb400000
  80:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  84:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  88:	752f0065 	strvc	r0, [pc, #-101]!	@ 2b <.debug_line+0x2b>
  8c:	732f7273 			@ <UNDEFINED> instruction: 0x732f7273
  90:	65726168 	ldrbvs	r6, [r2, #-360]!	@ 0xfffffe98
  94:	6363672f 	cmnvs	r3, #12320768	@ 0xbc0000
  98:	6d72612d 	ldclvs	1, cr6, [r2, #-180]!	@ 0xffffff4c
  9c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  a0:	61652d65 	cmnvs	r5, r5, ror #26
  a4:	312d6962 			@ <UNDEFINED> instruction: 0x312d6962
  a8:	2d332e30 	ldccs	14, cr2, [r3, #-192]!	@ 0xffffff40
  ac:	31323032 	teqcc	r2, r2, lsr r0
  b0:	2f30312e 	svccs	0x0030312e
  b4:	2f62696c 	svccs	0x0062696c
  b8:	2f636367 	svccs	0x00636367
  bc:	2d6d7261 	stclcs	2, cr7, [sp, #-388]!	@ 0xfffffe7c
  c0:	656e6f6e 	strbvs	r6, [lr, #-3950]!	@ 0xfffff092
  c4:	6261652d 	rsbvs	r6, r1, #188743680	@ 0xb400000
  c8:	30312f69 	eorscc	r2, r1, r9, ror #30
  cc:	312e332e 			@ <UNDEFINED> instruction: 0x312e332e
  d0:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  d4:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  d8:	6d6b0000 	stclvs	0, cr0, [fp, #-0]
  dc:	6f6c6c61 	svcvs	0x006c6c61
  e0:	00632e63 	rsbeq	r2, r3, r3, ror #28
  e4:	6d000000 	stcvs	0, cr0, [r0, #-0]
  e8:	616d6d65 	cmnvs	sp, r5, ror #26
  ec:	00682e70 	rsbeq	r2, r8, r0, ror lr
  f0:	72000001 	andvc	r0, r0, #1
  f4:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  f8:	00000100 	andeq	r0, r0, r0, lsl #2
  fc:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 100:	682e676e 	stmdavs	lr!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 104:	00000200 	andeq	r0, r0, r0, lsl #4
 108:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 10c:	672d746e 	strvs	r7, [sp, -lr, ror #8]!
 110:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
 114:	00000300 	andeq	r0, r0, r0, lsl #6
 118:	001e0500 	andseq	r0, lr, r0, lsl #10
 11c:	00000205 	andeq	r0, r0, r5, lsl #4
 120:	28030000 	stmdacs	r3, {}	@ <UNPREDICTABLE>
 124:	01200501 			@ <UNDEFINED> instruction: 0x01200501
 128:	01063105 	tsteq	r6, r5, lsl #2
 12c:	83062005 	movwhi	r2, #24581	@ 0x6005
 130:	05012205 	streq	r2, [r1, #-517]	@ 0xfffffdfb
 134:	05010635 	streq	r0, [r1, #-1589]	@ 0xfffff9cb
 138:	0583061e 	streq	r0, [r3, #1566]	@ 0x61e
 13c:	2d050120 	stccs	1, cr0, [r5, #-128]	@ 0xffffff80
 140:	3f050106 	svccc	0x00050106
 144:	01068506 	tsteq	r6, r6, lsl #10
 148:	4b060505 	blmi	181564 <kfree_pop+0x18120c>
 14c:	06080513 			@ <UNDEFINED> instruction: 0x06080513
 150:	4a070501 	bmi	1c155c <kfree_pop+0x1c1204>
 154:	4b060905 	blmi	182570 <kfree_pop+0x182218>
 158:	05130505 	ldreq	r0, [r3, #-1285]	@ 0xfffffafb
 15c:	0501060c 	streq	r0, [r1, #-1548]	@ 0xfffff9f4
 160:	14680605 	strbtne	r0, [r8], #-1541	@ 0xfffff9fb
 164:	04020001 	streq	r0, [r2], #-1
 168:	02004a02 	andeq	r4, r0, #8192	@ 0x2000
 16c:	05150204 	ldreq	r0, [r5, #-516]	@ 0xfffffdfc
 170:	0402000d 	streq	r0, [r2], #-13
 174:	05010602 	streq	r0, [r1, #-1538]	@ 0xfffff9fe
 178:	04020007 	streq	r0, [r2], #-7
 17c:	09054a02 	stmdbeq	r5, {r1, r9, fp, lr}
 180:	05054b06 	streq	r4, [r5, #-2822]	@ 0xfffff4fa
 184:	06170515 			@ <UNDEFINED> instruction: 0x06170515
 188:	4a100501 	bmi	401594 <kfree_pop+0x40123c>
 18c:	2f060505 	svccs	0x00060505
 190:	01061b05 	tsteq	r6, r5, lsl #22
 194:	052e0e05 	streq	r0, [lr, #-3589]!	@ 0xfffff1fb
 198:	09052f01 	stmdbeq	r5, {r0, r8, r9, sl, fp, sp}
 19c:	4a720306 	bmi	1c80dbc <kfree_pop+0x1c80a64>
 1a0:	2e660601 	cdpcs	6, 6, cr0, cr6, cr1, {0}
 1a4:	05052e06 	streq	r2, [r5, #-3590]	@ 0xfffff1fa
 1a8:	01040200 	mrseq	r0, R12_usr
 1ac:	04020033 	streq	r0, [r2], #-51	@ 0xffffffcd
 1b0:	009e0601 	addseq	r0, lr, r1, lsl #12
 1b4:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 1b8:	01040200 	mrseq	r0, R12_usr
 1bc:	09052e06 	stmdbeq	r5, {r1, r2, r9, sl, fp, sp}
 1c0:	d6060132 			@ <UNDEFINED> instruction: 0xd6060132
 1c4:	052e062e 	streq	r0, [lr, #-1582]!	@ 0xfffff9d2
 1c8:	08180328 	ldmdaeq	r8, {r3, r5, r8, r9}
 1cc:	05010620 	streq	r0, [r1, #-1568]	@ 0xfffff9e0
 1d0:	014b0605 	cmpeq	fp, r5, lsl #12
 1d4:	2e062e06 	cdpcs	14, 0, cr2, cr6, cr6, {0}
 1d8:	03180513 	tsteq	r8, #79691776	@ 0x4c00000
 1dc:	05017fbc 	streq	r7, [r1, #-4028]	@ 0xfffff044
 1e0:	06011305 	streq	r1, [r1], -r5, lsl #6
 1e4:	150f0601 	strne	r0, [pc, #-1537]	@ fffffbeb <kfree_pop+0xfffff893>
 1e8:	060e0513 			@ <UNDEFINED> instruction: 0x060e0513
 1ec:	2e160501 	cdpcs	5, 1, cr0, cr6, cr1, {0}
 1f0:	0605052e 	streq	r0, [r5], -lr, lsr #10
 1f4:	0100c403 	tsteq	r0, r3, lsl #8
 1f8:	04020001 	streq	r0, [r2], #-1
 1fc:	02008202 	andeq	r8, r0, #536870912	@ 0x20000000
 200:	00140204 	andseq	r0, r4, r4, lsl #4
 204:	13020402 	movwne	r0, #9218	@ 0x2402
 208:	02000a05 	andeq	r0, r0, #20480	@ 0x5000
 20c:	01060204 	tsteq	r6, r4, lsl #4
 210:	02000505 	andeq	r0, r0, #20971520	@ 0x1400000
 214:	67060204 	strvs	r0, [r6, -r4, lsl #4]
 218:	02000d05 	andeq	r0, r0, #320	@ 0x140
 21c:	01060204 	tsteq	r6, r4, lsl #4
 220:	02000705 	andeq	r0, r0, #1310720	@ 0x140000
 224:	052e0204 	streq	r0, [lr, #-516]!	@ 0xfffffdfc
 228:	05054e01 	streq	r4, [r5, #-3585]	@ 0xfffff1ff
 22c:	01040200 	mrseq	r0, R12_usr
 230:	4a750306 	bmi	1d40e50 <kfree_pop+0x1d40af8>
 234:	01040200 	mrseq	r0, R12_usr
 238:	0200ba06 	andeq	fp, r0, #24576	@ 0x6000
 23c:	2e060104 	cdpcs	1, 0, cr0, cr6, cr4, {0}
 240:	01040200 	mrseq	r0, R12_usr
 244:	04020031 	streq	r0, [r2], #-49	@ 0xffffffcf
 248:	002e0601 	eoreq	r0, lr, r1, lsl #12
 24c:	06010402 	streq	r0, [r1], -r2, lsl #8
 250:	330905ba 	movwcc	r0, #38330	@ 0x95ba
 254:	66820601 	strvs	r0, [r2], r1, lsl #12
 258:	20052e06 	andcs	r2, r5, r6, lsl #28
 25c:	050106f8 	streq	r0, [r1, #-1784]	@ 0xfffff908
 260:	014b0605 	cmpeq	fp, r5, lsl #12
 264:	02040200 	andeq	r0, r4, #0, 4
 268:	0402004a 	streq	r0, [r2], #-74	@ 0xffffffb6
 26c:	12051302 	andne	r1, r5, #134217728	@ 0x8000000
 270:	02040200 	andeq	r0, r4, #0, 4
 274:	02000106 	andeq	r0, r0, #-2147483647	@ 0x80000001
 278:	002e0204 	eoreq	r0, lr, r4, lsl #4
 27c:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
 280:	02000505 	andeq	r0, r0, #20971520	@ 0x1400000
 284:	2f060204 	svccs	0x00060204
 288:	02040200 	andeq	r0, r4, #0, 4
 28c:	00010567 	andeq	r0, r1, r7, ror #10
 290:	06020402 	streq	r0, [r2], -r2, lsl #8
 294:	00050513 	andeq	r0, r5, r3, lsl r5
 298:	06010402 	streq	r0, [r1], -r2, lsl #8
 29c:	04020062 	streq	r0, [r2], #-98	@ 0xffffff9e
 2a0:	00ba0601 	adcseq	r0, sl, r1, lsl #12
 2a4:	06010402 	streq	r0, [r1], -r2, lsl #8
 2a8:	033c052e 	teqeq	ip, #192937984	@ 0xb800000
 2ac:	01069e0a 	tsteq	r6, sl, lsl #28
 2b0:	4b060505 	blmi	1816cc <kfree_pop+0x181374>
 2b4:	062e0601 	strteq	r0, [lr], -r1, lsl #12
 2b8:	0501132e 	streq	r1, [r1, #-814]	@ 0xfffffcd2
 2bc:	7f9f0318 	svcvc	0x009f0318
 2c0:	13050501 	movwne	r0, #21761	@ 0x5501
 2c4:	01061105 	tsteq	r6, r5, lsl #2
 2c8:	0305052e 	movweq	r0, #21806	@ 0x552e
 2cc:	060100e0 	streq	r0, [r1], -r0, ror #1
 2d0:	1805134a 	stmdane	r5, {r1, r3, r6, r8, r9, ip}
 2d4:	017f9503 	cmneq	pc, r3, lsl #10
 2d8:	05130505 	ldreq	r0, [r3, #-1285]	@ 0xfffffafb
 2dc:	4a010616 	bmi	41b3c <kfree_pop+0x417e4>
 2e0:	03060505 	movweq	r0, #25861	@ 0x6505
 2e4:	050100ef 	streq	r0, [r1, #-239]	@ 0xffffff11
 2e8:	05010612 	streq	r0, [r1, #-1554]	@ 0xfffff9ee
 2ec:	054b0605 	strbeq	r0, [fp, #-1541]	@ 0xfffff9fb
 2f0:	7f9b0318 	svcvc	0x009b0318
 2f4:	13050501 	movwne	r0, #21761	@ 0x5501
 2f8:	0e180501 	cdpeq	5, 1, cr0, cr8, cr1, {0}
 2fc:	05130505 	ldreq	r0, [r3, #-1285]	@ 0xfffffafb
 300:	2e010611 	mcrcs	6, 0, r0, cr1, cr1, {0}
 304:	06150505 	ldreq	r0, [r5], -r5, lsl #10
 308:	0e05134a 	cdpeq	3, 0, cr1, cr5, cr10, {2}
 30c:	052e0106 	streq	r0, [lr, #-262]!	@ 0xfffffefa
 310:	052e2e16 	streq	r2, [lr, #-3606]!	@ 0xfffff1ea
 314:	e4030605 	str	r0, [r3], #-1541	@ 0xfffff9fb
 318:	05010100 	streq	r0, [r1, #-256]	@ 0xffffff00
 31c:	7f910318 	svcvc	0x00910318
 320:	13050501 	movwne	r0, #21761	@ 0x5501
 324:	01061905 	tsteq	r6, r5, lsl #18
 328:	0305052e 	movweq	r0, #21806	@ 0x552e
 32c:	000100ee 	andeq	r0, r1, lr, ror #1
 330:	06020402 	streq	r0, [r2], -r2, lsl #8
 334:	0402004a 	streq	r0, [r2], #-74	@ 0xffffffb6
 338:	0a051402 	beq	145348 <kfree_pop+0x144ff0>
 33c:	02040200 	andeq	r0, r4, #0, 4
 340:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 344:	02040200 	andeq	r0, r4, #0, 4
 348:	0c054b06 			@ <UNDEFINED> instruction: 0x0c054b06
 34c:	02040200 	andeq	r0, r4, #0, 4
 350:	01050106 	tsteq	r5, r6, lsl #2
 354:	02040200 	andeq	r0, r4, #0, 4
 358:	0005052f 	andeq	r0, r5, pc, lsr #10
 35c:	06010402 	streq	r0, [r1], -r2, lsl #8
 360:	004a7303 	subeq	r7, sl, r3, lsl #6
 364:	06010402 	streq	r0, [r1], -r2, lsl #8
 368:	0402009e 	streq	r0, [r2], #-158	@ 0xffffff62
 36c:	02002e01 	andeq	r2, r0, #1, 28
 370:	2e060104 	cdpcs	1, 0, cr0, cr6, cr4, {0}
 374:	01040200 	mrseq	r0, R12_usr
 378:	0402002f 	streq	r0, [r2], #-47	@ 0xffffffd1
 37c:	009e0601 	addseq	r0, lr, r1, lsl #12
 380:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 384:	01040200 	mrseq	r0, R12_usr
 388:	a3032e06 	movwge	r2, #15878	@ 0x3e06
 38c:	82062e7f 	andhi	r2, r6, #2032	@ 0x7f0
 390:	2e062e2e 	cdpcs	14, 0, cr2, cr6, cr14, {1}
 394:	02002e06 	andeq	r2, r0, #6, 28	@ 0x60
 398:	03060104 	movweq	r0, #24836	@ 0x6104
 39c:	000100e5 	andeq	r0, r1, r5, ror #1
 3a0:	06010402 	streq	r0, [r1], -r2, lsl #8
 3a4:	0402002e 	streq	r0, [r2], #-46	@ 0xffffffd2
 3a8:	02006601 	andeq	r6, r0, #1048576	@ 0x100000
 3ac:	004a0104 	subeq	r0, sl, r4, lsl #2
 3b0:	06010402 	streq	r0, [r1], -r2, lsl #8
 3b4:	0316052e 	tsteq	r6, #192937984	@ 0xb800000
 3b8:	0574080a 	ldrbeq	r0, [r4, #-2058]!	@ 0xfffff7f6
 3bc:	1d050118 	stcne	1, cr0, [r5, #-96]	@ 0xffffffa0
 3c0:	2b050106 	blcs	1407e0 <kfree_pop+0x140488>
 3c4:	06190566 	ldreq	r0, [r9], -r6, ror #10
 3c8:	1305054d 	movwne	r0, #21837	@ 0x554d
 3cc:	01060c05 	tsteq	r6, r5, lsl #24
 3d0:	054a0705 	strbeq	r0, [sl, #-1797]	@ 0xfffff8fb
 3d4:	04020025 	streq	r0, [r2], #-37	@ 0xffffffdb
 3d8:	1e054a01 	vmlane.f32	s8, s10, s2
 3dc:	01040200 	mrseq	r0, R12_usr
 3e0:	0609054a 	streq	r0, [r9], -sl, asr #10
 3e4:	1305054b 	movwne	r0, #21835	@ 0x554b
 3e8:	01060a05 	tsteq	r6, r5, lsl #20
 3ec:	05631905 	strbeq	r1, [r3, #-2309]!	@ 0xfffff6fb
 3f0:	014c0609 	cmpeq	ip, r9, lsl #12
 3f4:	2e069e06 	cdpcs	14, 0, cr9, cr6, cr6, {0}
 3f8:	01000a02 	tsteq	r0, r2, lsl #20
 3fc:	Address 0x3fc is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6572666b 	ldrbvs	r6, [r2, #-1643]!	@ 0xfffff995
   4:	6f705f65 	svcvs	0x00705f65
   8:	65680070 	strbvs	r0, [r8, #-112]!	@ 0xffffff90
   c:	735f7061 	cmpvc	pc, #97	@ 0x61
  10:	74726174 	ldrbtvc	r6, [r2], #-372	@ 0xfffffe8c
  14:	616d6b00 	cmnvs	sp, r0, lsl #22
  18:	636f6c6c 	cmnvs	pc, #108, 24	@ 0x6c00
  1c:	696c615f 	stmdbvs	ip!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
  20:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  24:	6d656d00 	stclvs	13, cr6, [r5, #-0]
  28:	00746573 	rsbseq	r6, r4, r3, ror r5
  2c:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
  30:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  34:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  38:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  3c:	6b00746e 	blvs	1d1fc <kfree_pop+0x1cea4>
  40:	65657266 	strbvs	r7, [r5, #-614]!	@ 0xfffffd9a
  44:	6c6c615f 	stclvs	1, cr6, [ip], #-380	@ 0xfffffe84
  48:	616d6b00 	cmnvs	sp, r0, lsl #22
  4c:	636f6c6c 	cmnvs	pc, #108, 24	@ 0x6c00
  50:	6165685f 	cmnvs	r5, pc, asr r8
  54:	6e655f70 	mcrvs	15, 3, r5, cr5, cr0, {3}
  58:	6e690064 	cdpvs	0, 6, cr0, cr9, cr4, {3}
  5c:	705f7469 	subsvc	r7, pc, r9, ror #8
  60:	736e7500 	cmnvc	lr, #0, 10
  64:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  68:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  6c:	63007261 	movwvs	r7, #609	@ 0x261
  70:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  74:	6265725f 	rsbvs	r7, r5, #-268435451	@ 0xf0000005
  78:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  7c:	5f78616d 	svcpl	0x0078616d
  80:	7479626e 	ldrbtvc	r6, [r9], #-622	@ 0xfffffd92
  84:	6c007365 	stcvs	3, cr7, [r0], {101}	@ 0x65
  88:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  8c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  90:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  94:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  98:	64646100 	strbtvs	r6, [r4], #-256	@ 0xffffff00
  9c:	6c610072 	stclvs	0, cr0, [r1], #-456	@ 0xfffffe38
  a0:	6d6e6769 	stclvs	7, cr6, [lr, #-420]!	@ 0xfffffe5c
  a4:	00746e65 	rsbseq	r6, r4, r5, ror #28
  a8:	6c616d6b 	stclvs	13, cr6, [r1], #-428	@ 0xfffffe54
  ac:	00636f6c 	rsbeq	r6, r3, ip, ror #30
  b0:	705f7369 	subsvc	r7, pc, r9, ror #6
  b4:	0032776f 	eorseq	r7, r2, pc, ror #14
  b8:	6464615f 	strbtvs	r6, [r4], #-351	@ 0xfffffea1
  bc:	6f720072 	svcvs	0x00720072
  c0:	75646e75 	strbvc	r6, [r4, #-3701]!	@ 0xfffff18b
  c4:	6f640070 	svcvs	0x00640070
  c8:	656c6275 	strbvs	r6, [ip, #-629]!	@ 0xfffffd8b
  cc:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  d0:	54434e55 	strbpl	r4, [r3], #-3669	@ 0xfffff1ab
  d4:	5f4e4f49 	svcpl	0x004e4f49
  d8:	6e75005f 	mrcvs	0, 3, r0, cr5, cr15, {2}
  dc:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  e0:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  e4:	6c00746e 	stcvs	4, cr7, [r0], {110}	@ 0x6e
  e8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  ec:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  f0:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  f4:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  f8:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  fc:	65680074 	strbvs	r0, [r8, #-116]!	@ 0xffffff8c
 100:	6b007061 	blvs	1c28c <kfree_pop+0x1bf34>
 104:	6c6c616d 	stclvs	1, cr6, [ip], #-436	@ 0xfffffe4c
 108:	632e636f 			@ <UNDEFINED> instruction: 0x632e636f
 10c:	616d6b00 	cmnvs	sp, r0, lsl #22
 110:	636f6c6c 	cmnvs	pc, #108, 24	@ 0x6c00
 114:	6165685f 	cmnvs	r5, pc, asr r8
 118:	74705f70 	ldrbtvc	r5, [r0], #-3952	@ 0xfffff090
 11c:	6d6b0072 	stclvs	0, cr0, [fp, #-456]!	@ 0xfffffe38
 120:	6f6c6c61 	svcvs	0x006c6c61
 124:	6f6e5f63 	svcvs	0x006e5f63
 128:	72657a74 	rsbvc	r7, r5, #116, 20	@ 0x74000
 12c:	682f006f 	stmdavs	pc!, {r0, r1, r2, r3, r5, r6}	@ <UNPREDICTABLE>
 130:	2f656d6f 	svccs	0x00656d6f
 134:	6c676e65 	stclvs	14, cr6, [r7], #-404	@ 0xfffffe6c
 138:	632f7265 			@ <UNDEFINED> instruction: 0x632f7265
 13c:	7373616c 	cmnvc	r3, #108, 2
 140:	3173632f 	cmncc	r3, pc, lsr #6
 144:	2d653034 	stclcs	0, cr3, [r5, #-208]!	@ 0xffffff30
 148:	69773432 	ldmdbvs	r7!, {r1, r4, r5, sl, ip, sp}^
 14c:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
 150:	2f697062 	svccs	0x00697062
 154:	66617473 			@ <UNDEFINED> instruction: 0x66617473
 158:	72702d66 	rsbsvc	r2, r0, #6528	@ 0x1980
 15c:	74617669 	strbtvc	r7, [r1], #-1641	@ 0xfffff997
 160:	6f6c0065 	svcvs	0x006c0065
 164:	6c20676e 	stcvs	7, cr6, [r0], #-440	@ 0xfffffe48
 168:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 16c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 170:	70616568 	rsbvc	r6, r1, r8, ror #10
 174:	646e655f 	strbtvs	r6, [lr], #-1375	@ 0xfffffaa1
 178:	61686300 	cmnvs	r8, r0, lsl #6
 17c:	616d0072 	smcvs	53250	@ 0xd002
 180:	33755f78 	cmncc	r5, #120, 30	@ 0x1e0
 184:	65680032 	strbvs	r0, [r8, #-50]!	@ 0xffffffce
 188:	6d5f7061 	ldclvs	0, cr7, [pc, #-388]	@ c <.debug_str+0xc>
 18c:	73007861 	movwvc	r7, #2145	@ 0x861
 190:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
 194:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 198:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
 19c:	006b746e 	rsbeq	r7, fp, lr, ror #8
 1a0:	6c616d6b 	stclvs	13, cr6, [r1], #-428	@ 0xfffffe54
 1a4:	5f636f6c 	svcpl	0x00636f6c
 1a8:	70616568 	rsbvc	r6, r1, r8, ror #10
 1ac:	6174735f 	cmnvs	r4, pc, asr r3
 1b0:	47007472 	smlsdxmi	r0, r2, r4, r7
 1b4:	4320554e 			@ <UNDEFINED> instruction: 0x4320554e
 1b8:	31203939 			@ <UNDEFINED> instruction: 0x31203939
 1bc:	2e332e30 	mrccs	14, 1, r2, cr3, cr0, {1}
 1c0:	30322031 	eorscc	r2, r2, r1, lsr r0
 1c4:	38303132 	ldmdacc	r0!, {r1, r4, r5, r8, ip, sp}
 1c8:	28203432 	stmdacs	r0!, {r1, r4, r5, sl, ip, sp}
 1cc:	656c6572 	strbvs	r6, [ip, #-1394]!	@ 0xfffffa8e
 1d0:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 1d4:	636d2d20 	cmnvs	sp, #32, 26	@ 0x800
 1d8:	613d7570 	teqvs	sp, r0, ror r5
 1dc:	31316d72 	teqcc	r1, r2, ror sp
 1e0:	7a6a3637 	bvc	1a8dac4 <kfree_pop+0x1a8d76c>
 1e4:	20732d66 	rsbscs	r2, r3, r6, ror #26
 1e8:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	@ 0xfffff2d3
 1ec:	613d656e 	teqvs	sp, lr, ror #10
 1f0:	31316d72 	teqcc	r1, r2, ror sp
 1f4:	7a6a3637 	bvc	1a8dad8 <kfree_pop+0x1a8d780>
 1f8:	20732d66 	rsbscs	r2, r3, r6, ror #26
 1fc:	6f6e6d2d 	svcvs	0x006e6d2d
 200:	616e752d 	cmnvs	lr, sp, lsr #10
 204:	6e67696c 	vnmulvs.f16	s13, s14, s25	@ <UNPREDICTABLE>
 208:	612d6465 			@ <UNDEFINED> instruction: 0x612d6465
 20c:	73656363 	cmnvc	r5, #-1946157055	@ 0x8c000001
 210:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
 214:	733d7074 	teqvc	sp, #116	@ 0x74
 218:	2074666f 	rsbscs	r6, r4, pc, ror #12
 21c:	6c666d2d 	stclvs	13, cr6, [r6], #-180	@ 0xffffff4c
 220:	2d74616f 	ldclcs	1, cr6, [r4, #-444]!	@ 0xfffffe44
 224:	3d696261 	stclcc	2, cr6, [r9, #-388]!	@ 0xfffffe7c
 228:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
 22c:	616d2d20 	cmnvs	sp, r0, lsr #26
 230:	2d206d72 	stccs	13, cr6, [r0, #-456]!	@ 0xfffffe38
 234:	6372616d 	cmnvs	r2, #1073741851	@ 0x4000001b
 238:	72613d68 	rsbvc	r3, r1, #104, 26	@ 0x1a00
 23c:	6b36766d 	blvs	d9dbf8 <kfree_pop+0xd9d8a0>
 240:	672d207a 			@ <UNDEFINED> instruction: 0x672d207a
 244:	20626467 	rsbcs	r6, r2, r7, ror #8
 248:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 24c:	6474732d 	ldrbtvs	r7, [r4], #-813	@ 0xfffffcd3
 250:	756e673d 	strbvc	r6, [lr, #-1853]!	@ 0xfffff8c3
 254:	2d203939 			@ <UNDEFINED> instruction: 0x2d203939
 258:	65726666 	ldrbvs	r6, [r2, #-1638]!	@ 0xfffff99a
 25c:	61747365 	cmnvs	r4, r5, ror #6
 260:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 264:	69750067 	ldmdbvs	r5!, {r0, r1, r2, r5, r6}^
 268:	3233746e 	eorscc	r7, r3, #1845493760	@ 0x6e000000
 26c:	6c00745f 	stcvs	4, cr7, [r0], {95}	@ 0x5f
 270:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 274:	00746e69 	rsbseq	r6, r4, r9, ror #28
 278:	615f7369 	cmpvs	pc, r9, ror #6
 27c:	6e67696c 	vnmulvs.f16	s13, s14, s25	@ <UNPREDICTABLE>
 280:	73006465 	movwvc	r6, #1125	@ 0x465
 284:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 288:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 28c:	6b007261 	blvs	1cc18 <kfree_pop+0x1c8c0>
 290:	6c6c616d 	stclvs	1, cr6, [ip], #-436	@ 0xfffffe4c
 294:	695f636f 	ldmdbvs	pc, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^	@ <UNPREDICTABLE>
 298:	5f74696e 	svcpl	0x0074696e
 29c:	5f746573 	svcpl	0x00746573
 2a0:	72617473 	rsbvc	r7, r1, #1929379840	@ 0x73000000
 2a4:	626e0074 	rsbvs	r0, lr, #116	@ 0x74
 2a8:	73657479 	cmnvc	r5, #2030043136	@ 0x79000000
 2ac:	685f5f00 	ldmdavs	pc, {r8, r9, sl, fp, ip, lr}^	@ <UNPREDICTABLE>
 2b0:	5f706165 	svcpl	0x00706165
 2b4:	72617473 	rsbvc	r7, r1, #1929379840	@ 0x73000000
 2b8:	005f5f74 	subseq	r5, pc, r4, ror pc	@ <UNPREDICTABLE>

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4728203a 			@ <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			@ <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	@ 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	@ 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	@ fffffed0 <kfree_pop+0xfffffb78>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	@ 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			@ <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	@ 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	stclvs	2, cr7, [r5], #-160	@ 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	@ 0xfffffe9b
  48:	Address 0x48 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000010 	andeq	r0, r0, r0, lsl r0
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	00000010 	andeq	r0, r0, r0, lsl r0
  2c:	00000010 	andeq	r0, r0, r0, lsl r0
  30:	0000000c 	andeq	r0, r0, ip
  34:	00000000 	andeq	r0, r0, r0
  38:	00000020 	andeq	r0, r0, r0, lsr #32
  3c:	00000010 	andeq	r0, r0, r0, lsl r0
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	00000000 	andeq	r0, r0, r0
  48:	00000030 	andeq	r0, r0, r0, lsr r0
  4c:	000000d8 	ldrdeq	r0, [r0], -r8
  50:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  54:	100e4201 	andne	r4, lr, r1, lsl #4
  58:	040e0a66 	streq	r0, [lr], #-2662	@ 0xfffff59a
  5c:	00000b42 	andeq	r0, r0, r2, asr #22
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	00000000 	andeq	r0, r0, r0
  68:	00000108 	andeq	r0, r0, r8, lsl #2
  6c:	000000c8 	andeq	r0, r0, r8, asr #1
  70:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  74:	100e4201 	andne	r4, lr, r1, lsl #4
  78:	040e0a5e 	streq	r0, [lr], #-2654	@ 0xfffff5a2
  7c:	00000b42 	andeq	r0, r0, r2, asr #22
  80:	00000020 	andeq	r0, r0, r0, lsr #32
  84:	00000000 	andeq	r0, r0, r0
  88:	000001d0 	ldrdeq	r0, [r0], -r0	@ <UNPREDICTABLE>
  8c:	00000064 	andeq	r0, r0, r4, rrx
  90:	840c0e42 	strhi	r0, [ip], #-3650	@ 0xfffff1be
  94:	8e028503 	cdphi	5, 0, cr8, cr2, cr3, {0}
  98:	180e4201 	stmdane	lr, {r0, r9, lr}
  9c:	0c0e0a54 			@ <UNDEFINED> instruction: 0x0c0e0a54
  a0:	00000b42 	andeq	r0, r0, r2, asr #22
  a4:	0000001c 	andeq	r0, r0, ip, lsl r0
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00000234 	andeq	r0, r0, r4, lsr r2
  b0:	00000110 	andeq	r0, r0, r0, lsl r1
  b4:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  b8:	100e4201 	andne	r4, lr, r1, lsl #4
  bc:	040e0a6c 	streq	r0, [lr], #-2668	@ 0xfffff594
  c0:	00000b42 	andeq	r0, r0, r2, asr #22
  c4:	0000000c 	andeq	r0, r0, ip
  c8:	00000000 	andeq	r0, r0, r0
  cc:	00000344 	andeq	r0, r0, r4, asr #6
  d0:	00000014 	andeq	r0, r0, r4, lsl r0
  d4:	00000014 	andeq	r0, r0, r4, lsl r0
  d8:	00000000 	andeq	r0, r0, r0
  dc:	00000358 	andeq	r0, r0, r8, asr r3
  e0:	00000060 	andeq	r0, r0, r0, rrx
  e4:	8e040e58 	mcrhi	14, 0, r0, cr4, cr8, {2}
  e8:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <kfree_pop+0x12cd4d4>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <kfree_pop+0x460d8>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


gpio-pud.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <gpio_set_pud>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e24dd008 	sub	sp, sp, #8
   8:	e350001f 	cmp	r0, #31
   c:	8a000020 	bhi	94 <gpio_set_pud+0x94>
  10:	e1a05000 	mov	r5, r0
  14:	e1a04001 	mov	r4, r1
  18:	e3510003 	cmp	r1, #3
  1c:	8a000024 	bhi	b4 <gpio_set_pud+0xb4>
  20:	e3510002 	cmp	r1, #2
  24:	8a00002a 	bhi	d4 <gpio_set_pud+0xd4>
  28:	ebfffffe 	bl	0 <dev_barrier>
  2c:	e59f60b8 	ldr	r6, [pc, #184]	@ ec <gpio_set_pud+0xec>
  30:	e1a01004 	mov	r1, r4
  34:	e1a00006 	mov	r0, r6
  38:	ebfffffe 	bl	0 <PUT32>
  3c:	e3a00096 	mov	r0, #150	@ 0x96
  40:	ebfffffe 	bl	0 <delay_us>
  44:	e59f40a4 	ldr	r4, [pc, #164]	@ f0 <gpio_set_pud+0xf0>
  48:	e3a01001 	mov	r1, #1
  4c:	e1a01511 	lsl	r1, r1, r5
  50:	e1a00004 	mov	r0, r4
  54:	ebfffffe 	bl	0 <PUT32>
  58:	e3a00096 	mov	r0, #150	@ 0x96
  5c:	ebfffffe 	bl	0 <delay_us>
  60:	e3a01000 	mov	r1, #0
  64:	e1a00006 	mov	r0, r6
  68:	ebfffffe 	bl	0 <PUT32>
  6c:	e3a00096 	mov	r0, #150	@ 0x96
  70:	ebfffffe 	bl	0 <delay_us>
  74:	e3a01000 	mov	r1, #0
  78:	e1a00004 	mov	r0, r4
  7c:	ebfffffe 	bl	0 <PUT32>
  80:	e3a00096 	mov	r0, #150	@ 0x96
  84:	ebfffffe 	bl	0 <delay_us>
  88:	ebfffffe 	bl	0 <dev_barrier>
  8c:	e28dd008 	add	sp, sp, #8
  90:	e8bd8070 	pop	{r4, r5, r6, pc}
  94:	e59f3058 	ldr	r3, [pc, #88]	@ f4 <gpio_set_pud+0xf4>
  98:	e58d3000 	str	r3, [sp]
  9c:	e3a03012 	mov	r3, #18
  a0:	e59f2050 	ldr	r2, [pc, #80]	@ f8 <gpio_set_pud+0xf8>
  a4:	e59f1050 	ldr	r1, [pc, #80]	@ fc <gpio_set_pud+0xfc>
  a8:	e59f0050 	ldr	r0, [pc, #80]	@ 100 <gpio_set_pud+0x100>
  ac:	ebfffffe 	bl	0 <printk>
  b0:	ebfffffe 	bl	0 <clean_reboot>
  b4:	e59f3048 	ldr	r3, [pc, #72]	@ 104 <gpio_set_pud+0x104>
  b8:	e58d3000 	str	r3, [sp]
  bc:	e3a03013 	mov	r3, #19
  c0:	e59f2030 	ldr	r2, [pc, #48]	@ f8 <gpio_set_pud+0xf8>
  c4:	e59f1030 	ldr	r1, [pc, #48]	@ fc <gpio_set_pud+0xfc>
  c8:	e59f0038 	ldr	r0, [pc, #56]	@ 108 <gpio_set_pud+0x108>
  cc:	ebfffffe 	bl	0 <printk>
  d0:	ebfffffe 	bl	0 <clean_reboot>
  d4:	e3a03018 	mov	r3, #24
  d8:	e59f2018 	ldr	r2, [pc, #24]	@ f8 <gpio_set_pud+0xf8>
  dc:	e59f1018 	ldr	r1, [pc, #24]	@ fc <gpio_set_pud+0xfc>
  e0:	e59f0024 	ldr	r0, [pc, #36]	@ 10c <gpio_set_pud+0x10c>
  e4:	ebfffffe 	bl	0 <printk>
  e8:	ebfffffe 	bl	0 <clean_reboot>
  ec:	20200094 	mlacs	r0, r4, r0, r0
  f0:	20200098 	mlacs	r0, r8, r0, r0
  f4:	00000044 	andeq	r0, r0, r4, asr #32
	...
 100:	0000000c 	andeq	r0, r0, ip
 104:	00000088 	andeq	r0, r0, r8, lsl #1
 108:	00000050 	andeq	r0, r0, r0, asr r0
 10c:	00000090 	muleq	r0, r0, r0

00000110 <gpio_set_pullup>:
 110:	e92d4010 	push	{r4, lr}
 114:	e3a01002 	mov	r1, #2
 118:	ebfffffe 	bl	0 <gpio_set_pud>
 11c:	e8bd8010 	pop	{r4, pc}

00000120 <gpio_set_pulldown>:
 120:	e92d4010 	push	{r4, lr}
 124:	e3a01001 	mov	r1, #1
 128:	ebfffffe 	bl	0 <gpio_set_pud>
 12c:	e8bd8010 	pop	{r4, pc}

00000130 <gpio_pud_off>:
 130:	e92d4010 	push	{r4, lr}
 134:	e3a01000 	mov	r1, #0
 138:	ebfffffe 	bl	0 <gpio_set_pud>
 13c:	e8bd8010 	pop	{r4, pc}

00000140 <gpio_get_pud>:
 140:	e92d4010 	push	{r4, lr}
 144:	e59f0008 	ldr	r0, [pc, #8]	@ 154 <gpio_get_pud+0x14>
 148:	ebfffffe 	bl	0 <GET32>
 14c:	e2000003 	and	r0, r0, #3
 150:	e8bd8010 	pop	{r4, pc}
 154:	20200094 	mlacs	r0, r4, r0, r0

00000158 <gpio_is_pullup>:
 158:	e92d4010 	push	{r4, lr}
 15c:	ebfffffe 	bl	140 <gpio_get_pud>
 160:	e3500002 	cmp	r0, #2
 164:	13a00000 	movne	r0, #0
 168:	03a00001 	moveq	r0, #1
 16c:	e8bd8010 	pop	{r4, pc}

00000170 <gpio_is_pulldown>:
 170:	e92d4010 	push	{r4, lr}
 174:	ebfffffe 	bl	140 <gpio_get_pud>
 178:	e3500001 	cmp	r0, #1
 17c:	13a00000 	movne	r0, #0
 180:	03a00001 	moveq	r0, #1
 184:	e8bd8010 	pop	{r4, pc}

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	6f697067 	svcvs	0x00697067
   4:	6475702d 	ldrbtvs	r7, [r5], #-45	@ 0xffffffd3
   8:	0000632e 	andeq	r6, r0, lr, lsr #6
   c:	253a7325 	ldrcs	r7, [sl, #-805]!	@ 0xfffffcdb
  10:	64253a73 	strtvs	r3, [r5], #-2675	@ 0xfffff58d
  14:	4245443a 	submi	r4, r5, #973078528	@ 0x3a000000
  18:	453a4755 	ldrmi	r4, [sl, #-1877]!	@ 0xfffff8ab
  1c:	524f5252 	subpl	r5, pc, #536870917	@ 0x20000005
  20:	6544203a 	strbvs	r2, [r4, #-58]	@ 0xffffffc6
  24:	646e616d 	strbtvs	r6, [lr], #-365	@ 0xfffffe93
  28:	73256020 			@ <UNDEFINED> instruction: 0x73256020
  2c:	61662060 	cmnvs	r6, r0, rrx
  30:	64656c69 	strbtvs	r6, [r5], #-3177	@ 0xfffff397
  34:	6e69703a 	mcrvs	0, 3, r7, cr9, cr10, {1}
  38:	6f6f7420 	svcvs	0x006f7420
  3c:	72616c20 	rsbvc	r6, r1, #32, 24	@ 0x2000
  40:	000a6567 	andeq	r6, sl, r7, ror #10
  44:	206e6970 	rsbcs	r6, lr, r0, ror r9
  48:	3233203c 	eorscc	r2, r3, #60	@ 0x3c
  4c:	00000000 	andeq	r0, r0, r0
  50:	253a7325 	ldrcs	r7, [sl, #-805]!	@ 0xfffffcdb
  54:	64253a73 	strtvs	r3, [r5], #-2675	@ 0xfffff58d
  58:	4245443a 	submi	r4, r5, #973078528	@ 0x3a000000
  5c:	453a4755 	ldrmi	r4, [sl, #-1877]!	@ 0xfffff8ab
  60:	524f5252 	subpl	r5, pc, #536870917	@ 0x20000005
  64:	6544203a 	strbvs	r2, [r4, #-58]	@ 0xffffffc6
  68:	646e616d 	strbtvs	r6, [lr], #-365	@ 0xfffffe93
  6c:	73256020 			@ <UNDEFINED> instruction: 0x73256020
  70:	61662060 	cmnvs	r6, r0, rrx
  74:	64656c69 	strbtvs	r6, [r5], #-3177	@ 0xfffff397
  78:	6475703a 	ldrbtvs	r7, [r5], #-58	@ 0xffffffc6
  7c:	6f6f7420 	svcvs	0x006f7420
  80:	72616c20 	rsbvc	r6, r1, #32, 24	@ 0x2000
  84:	000a6567 	andeq	r6, sl, r7, ror #10
  88:	20647570 	rsbcs	r7, r4, r0, ror r5
  8c:	0034203c 	eorseq	r2, r4, ip, lsr r0
  90:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  94:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  98:	3a73253a 	bcc	1cc9588 <gpio_is_pulldown+0x1cc9418>
  9c:	773a6425 	ldrvc	r6, [sl, -r5, lsr #8]!
  a0:	0a746168 	beq	1d18648 <gpio_is_pulldown+0x1d184d8>
	...

Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	6f697067 	svcvs	0x00697067
   4:	7465735f 	strbtvc	r7, [r5], #-863	@ 0xfffffca1
   8:	6475705f 	ldrbtvs	r7, [r5], #-95	@ 0xffffffa1
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000045a 	andeq	r0, r0, sl, asr r4
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000194 	muleq	r0, r4, r1
  10:	0000b70c 	andeq	fp, r0, ip, lsl #14
  14:	00010200 	andeq	r0, r1, r0, lsl #4
  18:	00000000 	andeq	r0, r0, r0
  1c:	00018800 	andeq	r8, r1, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	@ 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	93070403 	movwls	r0, #29699	@ 0x7403
  30:	03000000 	movweq	r0, #0
  34:	01880601 	orreq	r0, r8, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	00016805 	andeq	r6, r1, r5, lsl #16
  40:	05040300 	streq	r0, [r4, #-768]	@ 0xfffffd00
  44:	0000017f 	andeq	r0, r0, pc, ror r1
  48:	36050803 	strcc	r0, [r5], -r3, lsl #16
  4c:	03000001 	movweq	r0, #1
  50:	001f0801 	andseq	r0, pc, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00004907 	andeq	r4, r0, r7, lsl #18
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000037 	andeq	r0, r0, r7, lsr r0
  64:	a0070803 	andge	r0, r7, r3, lsl #16
  68:	03000000 	movweq	r0, #0
  6c:	01440801 	cmpeq	r4, r1, lsl #16
  70:	6b040000 	blvs	100078 <gpio_is_pulldown+0xfff08>
  74:	05000000 	streq	r0, [r0, #-0]
  78:	000000dc 	ldrdeq	r0, [r0], -ip
  7c:	2c110501 	ldccs	5, cr0, [r1], {1}
  80:	05000000 	streq	r0, [r0, #-0]
  84:	0000002d 	andeq	r0, r0, sp, lsr #32
  88:	2c110601 	ldccs	6, cr0, [r1], {1}
  8c:	06000000 	streq	r0, [r0], -r0
  90:	004f0107 	subeq	r0, pc, r7, lsl #2
  94:	3c010000 	stccc	0, cr0, [r1], {-0}
  98:	0000aa06 	andeq	sl, r0, r6, lsl #20
  9c:	02470700 	subeq	r0, r7, #0, 14
  a0:	07020000 	streq	r0, [r2, -r0]
  a4:	0000015a 	andeq	r0, r0, sl, asr r1
  a8:	49080001 	stmdbmi	r8, {r0}
  ac:	01000001 	tsteq	r0, r1
  b0:	00250541 	eoreq	r0, r5, r1, asr #10
  b4:	01700000 	cmneq	r0, r0
  b8:	00180000 	andseq	r0, r8, r0
  bc:	9c010000 	stcls	0, cr0, [r1], {-0}
  c0:	000000ea 	andeq	r0, r0, sl, ror #1
  c4:	6e697009 	cdpvs	0, 6, cr7, cr9, cr9, {0}
  c8:	1f410100 	svcne	0x00410100
  cc:	0000002c 	andeq	r0, r0, ip, lsr #32
  d0:	00000004 	andeq	r0, r0, r4
  d4:	00000000 	andeq	r0, r0, r0
  d8:	0001780a 	andeq	r7, r1, sl, lsl #16
  dc:	00012a00 	andeq	r2, r1, r0, lsl #20
  e0:	50010b00 	andpl	r0, r1, r0, lsl #22
  e4:	5001f303 	andpl	pc, r1, r3, lsl #6
  e8:	5c080000 	stcpl	0, cr0, [r8], {-0}
  ec:	01000000 	mrseq	r0, (UNDEF: 0)
  f0:	0025053e 	eoreq	r0, r5, lr, lsr r5
  f4:	01580000 	cmpeq	r8, r0
  f8:	00180000 	andseq	r0, r8, r0
  fc:	9c010000 	stcls	0, cr0, [r1], {-0}
 100:	0000012a 	andeq	r0, r0, sl, lsr #2
 104:	6e697009 	cdpvs	0, 6, cr7, cr9, cr9, {0}
 108:	1d3e0100 	ldcne	1, cr0, [lr, #-0]
 10c:	0000002c 	andeq	r0, r0, ip, lsr #32
 110:	00000029 	andeq	r0, r0, r9, lsr #32
 114:	00000025 	andeq	r0, r0, r5, lsr #32
 118:	0001600a 	andeq	r6, r1, sl
 11c:	00012a00 	andeq	r2, r1, r0, lsl #20
 120:	50010b00 	andpl	r0, r1, r0, lsl #22
 124:	5001f303 	andpl	pc, r1, r3, lsl #6
 128:	c2080000 	andgt	r0, r8, #0
 12c:	01000000 	mrseq	r0, (UNDEF: 0)
 130:	00250538 	eoreq	r0, r5, r8, lsr r5
 134:	01400000 	mrseq	r0, (UNDEF: 64)
 138:	00180000 	andseq	r0, r8, r0
 13c:	9c010000 	stcls	0, cr0, [r1], {-0}
 140:	0000016c 	andeq	r0, r0, ip, ror #2
 144:	6e697009 	cdpvs	0, 6, cr7, cr9, cr9, {0}
 148:	1b380100 	blne	e00550 <gpio_is_pulldown+0xe003e0>
 14c:	0000002c 	andeq	r0, r0, ip, lsr #32
 150:	0000004e 	andeq	r0, r0, lr, asr #32
 154:	0000004a 	andeq	r0, r0, sl, asr #32
 158:	00014c0a 	andeq	r4, r1, sl, lsl #24
 15c:	00041500 	andeq	r1, r4, r0, lsl #10
 160:	50010b00 	andpl	r0, r1, r0, lsl #22
 164:	00940c05 	addseq	r0, r4, r5, lsl #24
 168:	00002020 	andeq	r2, r0, r0, lsr #32
 16c:	00000c0c 	andeq	r0, r0, ip, lsl #24
 170:	06360100 	ldrteq	r0, [r6], -r0, lsl #2
 174:	00000130 	andeq	r0, r0, r0, lsr r1
 178:	00000010 	andeq	r0, r0, r0, lsl r0
 17c:	01ad9c01 			@ <UNDEFINED> instruction: 0x01ad9c01
 180:	70090000 	andvc	r0, r9, r0
 184:	01006e69 	tsteq	r0, r9, ror #28
 188:	002c1c36 	eoreq	r1, ip, r6, lsr ip
 18c:	00730000 	rsbseq	r0, r3, r0
 190:	006f0000 	rsbeq	r0, pc, r0
 194:	3c0a0000 	stccc	0, cr0, [sl], {-0}
 198:	2f000001 	svccs	0x00000001
 19c:	0b000002 	bleq	1ac <.debug_info+0x1ac>
 1a0:	f3035001 	vhadd.u8	d5, d3, d1
 1a4:	010b5001 	tsteq	fp, r1
 1a8:	00300151 	eorseq	r0, r0, r1, asr r1
 1ac:	006b0c00 	rsbeq	r0, fp, r0, lsl #24
 1b0:	35010000 	strcc	r0, [r1, #-0]
 1b4:	00012006 	andeq	r2, r1, r6
 1b8:	00001000 	andeq	r1, r0, r0
 1bc:	ee9c0100 	cdp	1, 9, cr0, cr12, cr0, {0}
 1c0:	09000001 	stmdbeq	r0, {r0}
 1c4:	006e6970 	rsbeq	r6, lr, r0, ror r9
 1c8:	2c213501 	stccs	5, cr3, [r1], #-4
 1cc:	98000000 	stmdals	r0, {}	@ <UNPREDICTABLE>
 1d0:	94000000 	strls	r0, [r0], #-0
 1d4:	0a000000 	beq	1dc <.debug_info+0x1dc>
 1d8:	0000012c 	andeq	r0, r0, ip, lsr #2
 1dc:	0000022f 	andeq	r0, r0, pc, lsr #4
 1e0:	0350010b 	cmpeq	r0, #-1073741822	@ 0xc0000002
 1e4:	0b5001f3 	bleq	14009b8 <gpio_is_pulldown+0x1400848>
 1e8:	31015101 	tstcc	r1, r1, lsl #2
 1ec:	e50c0000 	str	r0, [ip, #-0]
 1f0:	01000000 	mrseq	r0, (UNDEF: 0)
 1f4:	01100634 	tsteq	r0, r4, lsr r6
 1f8:	00100000 	andseq	r0, r0, r0
 1fc:	9c010000 	stcls	0, cr0, [r1], {-0}
 200:	0000022f 	andeq	r0, r0, pc, lsr #4
 204:	6e697009 	cdpvs	0, 6, cr7, cr9, cr9, {0}
 208:	1f340100 	svcne	0x00340100
 20c:	0000002c 	andeq	r0, r0, ip, lsr #32
 210:	000000bd 	strheq	r0, [r0], -sp
 214:	000000b9 	strheq	r0, [r0], -r9
 218:	00011c0a 	andeq	r1, r1, sl, lsl #24
 21c:	00022f00 	andeq	r2, r2, r0, lsl #30
 220:	50010b00 	andpl	r0, r1, r0, lsl #22
 224:	5001f303 	andpl	pc, r1, r3, lsl #6
 228:	0151010b 	cmpeq	r1, fp, lsl #2
 22c:	0c000032 	stceq	0, cr0, [r0], {50}	@ 0x32
 230:	000000cf 	andeq	r0, r0, pc, asr #1
 234:	00061101 	andeq	r1, r6, r1, lsl #2
 238:	10000000 	andne	r0, r0, r0
 23c:	01000001 	tsteq	r0, r1
 240:	0004009c 	muleq	r4, ip, r0
 244:	69700900 	ldmdbvs	r0!, {r8, fp}^
 248:	1101006e 	tstne	r1, lr, rrx
 24c:	00002c1c 	andeq	r2, r0, ip, lsl ip
 250:	0000ee00 	andeq	lr, r0, r0, lsl #28
 254:	0000de00 	andeq	sp, r0, r0, lsl #28
 258:	75700900 	ldrbvc	r0, [r0, #-2304]!	@ 0xfffff700
 25c:	11010064 	tstne	r1, r4, rrx
 260:	00002c2a 	andeq	r2, r0, sl, lsr #24
 264:	00016300 	andeq	r6, r1, r0, lsl #6
 268:	00015100 	andeq	r5, r1, r0, lsl #2
 26c:	007d0d00 	rsbseq	r0, sp, r0, lsl #26
 270:	04100000 	ldreq	r0, [r0], #-0
 274:	03050000 	movweq	r0, #20480	@ 0x5000
 278:	00000000 	andeq	r0, r0, r0
 27c:	00002c0e 	andeq	r2, r0, lr, lsl #24
 280:	00042100 	andeq	r2, r4, r0, lsl #2
 284:	003c0f00 	eorseq	r0, ip, r0, lsl #30
 288:	042d0000 	strteq	r0, [sp], #-0
 28c:	029f0000 	addseq	r0, pc, #0
 290:	010b0000 	mrseq	r0, (UNDEF: 11)
 294:	00760250 	rsbseq	r0, r6, r0, asr r2
 298:	0251010b 	subseq	r0, r1, #-1073741822	@ 0xc0000002
 29c:	0f000074 	svceq	0x00000074
 2a0:	00000044 	andeq	r0, r0, r4, asr #32
 2a4:	00000439 	andeq	r0, r0, r9, lsr r4
 2a8:	000002b3 			@ <UNDEFINED> instruction: 0x000002b3
 2ac:	0250010b 	subseq	r0, r0, #-1073741822	@ 0xc0000002
 2b0:	0f009608 	svceq	0x00009608
 2b4:	00000058 	andeq	r0, r0, r8, asr r0
 2b8:	0000042d 	andeq	r0, r0, sp, lsr #8
 2bc:	000002cf 	andeq	r0, r0, pc, asr #5
 2c0:	0250010b 	subseq	r0, r0, #-1073741822	@ 0xc0000002
 2c4:	010b0074 	tsteq	fp, r4, ror r0
 2c8:	75310451 	ldrvc	r0, [r1, #-1105]!	@ 0xfffffbaf
 2cc:	0f002400 	svceq	0x00002400
 2d0:	00000060 	andeq	r0, r0, r0, rrx
 2d4:	00000439 	andeq	r0, r0, r9, lsr r4
 2d8:	000002e3 	andeq	r0, r0, r3, ror #5
 2dc:	0250010b 	subseq	r0, r0, #-1073741822	@ 0xc0000002
 2e0:	0f009608 	svceq	0x00009608
 2e4:	0000006c 	andeq	r0, r0, ip, rrx
 2e8:	0000042d 	andeq	r0, r0, sp, lsr #8
 2ec:	000002fc 	strdeq	r0, [r0], -ip
 2f0:	0250010b 	subseq	r0, r0, #-1073741822	@ 0xc0000002
 2f4:	010b0076 	tsteq	fp, r6, ror r0
 2f8:	00300151 	eorseq	r0, r0, r1, asr r1
 2fc:	0000740f 	andeq	r7, r0, pc, lsl #8
 300:	00043900 	andeq	r3, r4, r0, lsl #18
 304:	00031000 	andeq	r1, r3, r0
 308:	50010b00 	andpl	r0, r1, r0, lsl #22
 30c:	00960802 	addseq	r0, r6, r2, lsl #16
 310:	0000800f 	andeq	r8, r0, pc
 314:	00042d00 	andeq	r2, r4, r0, lsl #26
 318:	00032900 	andeq	r2, r3, r0, lsl #18
 31c:	50010b00 	andpl	r0, r1, r0, lsl #22
 320:	0b007402 	bleq	1d330 <gpio_is_pulldown+0x1d1c0>
 324:	30015101 	andcc	r5, r1, r1, lsl #2
 328:	00880f00 	addeq	r0, r8, r0, lsl #30
 32c:	04390000 	ldrteq	r0, [r9], #-0
 330:	033d0000 	teqeq	sp, #0
 334:	010b0000 	mrseq	r0, (UNDEF: 11)
 338:	96080250 			@ <UNDEFINED> instruction: 0x96080250
 33c:	008c0e00 	addeq	r0, ip, r0, lsl #28
 340:	04210000 	strteq	r0, [r1], #-0
 344:	b00f0000 	andlt	r0, pc, r0
 348:	45000000 	strmi	r0, [r0, #-0]
 34c:	7e000004 	cdpvc	0, 0, cr0, cr0, cr4, {0}
 350:	0b000003 	bleq	364 <.debug_info+0x364>
 354:	03055001 	movweq	r5, #20481	@ 0x5001
 358:	0000000c 	andeq	r0, r0, ip
 35c:	0551010b 	ldrbeq	r0, [r1, #-267]	@ 0xfffffef5
 360:	00000003 	andeq	r0, r0, r3
 364:	52010b00 	andpl	r0, r1, #0, 22
 368:	00000305 	andeq	r0, r0, r5, lsl #6
 36c:	010b0000 	mrseq	r0, (UNDEF: 11)
 370:	0b420153 	bleq	10808c4 <gpio_is_pulldown+0x1080754>
 374:	05007d02 	streq	r7, [r0, #-3330]	@ 0xfffff2fe
 378:	00004403 	andeq	r4, r0, r3, lsl #8
 37c:	b40e0000 	strlt	r0, [lr], #-0
 380:	51000000 	mrspl	r0, (UNDEF: 0)
 384:	0f000004 	svceq	0x00000004
 388:	000000d0 	ldrdeq	r0, [r0], -r0	@ <UNPREDICTABLE>
 38c:	00000445 	andeq	r0, r0, r5, asr #8
 390:	000003bf 			@ <UNDEFINED> instruction: 0x000003bf
 394:	0550010b 	ldrbeq	r0, [r0, #-267]	@ 0xfffffef5
 398:	00005003 	andeq	r5, r0, r3
 39c:	51010b00 	tstpl	r1, r0, lsl #22
 3a0:	00000305 	andeq	r0, r0, r5, lsl #6
 3a4:	010b0000 	mrseq	r0, (UNDEF: 11)
 3a8:	00030552 	andeq	r0, r3, r2, asr r5
 3ac:	0b000000 	bleq	3b4 <.debug_info+0x3b4>
 3b0:	43015301 	movwmi	r5, #4865	@ 0x1301
 3b4:	007d020b 	rsbseq	r0, sp, fp, lsl #4
 3b8:	00880305 	addeq	r0, r8, r5, lsl #6
 3bc:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 3c0:	000000d4 	ldrdeq	r0, [r0], -r4
 3c4:	00000451 	andeq	r0, r0, r1, asr r4
 3c8:	0000e80f 	andeq	lr, r0, pc, lsl #16
 3cc:	00044500 	andeq	r4, r4, r0, lsl #10
 3d0:	0003f600 	andeq	pc, r3, r0, lsl #12
 3d4:	50010b00 	andpl	r0, r1, r0, lsl #22
 3d8:	00900305 	addseq	r0, r0, r5, lsl #6
 3dc:	010b0000 	mrseq	r0, (UNDEF: 11)
 3e0:	00030551 	andeq	r0, r3, r1, asr r5
 3e4:	0b000000 	bleq	3ec <.debug_info+0x3ec>
 3e8:	03055201 	movweq	r5, #20993	@ 0x5201
 3ec:	00000000 	andeq	r0, r0, r0
 3f0:	0153010b 	cmpeq	r3, fp, lsl #2
 3f4:	ec0e0048 	stc	0, cr0, [lr], {72}	@ 0x48
 3f8:	51000000 	mrspl	r0, (UNDEF: 0)
 3fc:	00000004 	andeq	r0, r0, r4
 400:	00007210 	andeq	r7, r0, r0, lsl r2
 404:	00041000 	andeq	r1, r4, r0
 408:	002c1100 	eoreq	r1, ip, r0, lsl #2
 40c:	000c0000 	andeq	r0, ip, r0
 410:	00040004 	andeq	r0, r4, r4
 414:	00191200 	andseq	r1, r9, r0, lsl #4
 418:	00190000 	andseq	r0, r9, r0
 41c:	a5020000 	strge	r0, [r2, #-0]
 420:	0000120a 	andeq	r1, r0, sl, lsl #4
 424:	00000000 	andeq	r0, r0, r0
 428:	81020000 	mrshi	r0, (UNDEF: 2)
 42c:	01791206 	cmneq	r9, r6, lsl #4
 430:	01790000 	cmneq	r9, r0
 434:	a1020000 	mrsge	r0, (UNDEF: 2)
 438:	008a1206 	addeq	r1, sl, r6, lsl #4
 43c:	008a0000 	addeq	r0, sl, r0
 440:	5e020000 	cdppl	0, 0, cr0, cr2, cr0, {0}
 444:	01721206 	cmneq	r2, r6, lsl #4
 448:	01720000 	cmneq	r2, r0
 44c:	2e020000 	cdpcs	0, 0, cr0, cr2, cr0, {0}
 450:	00f51205 	rscseq	r1, r5, r5, lsl #4
 454:	00f50000 	rscseq	r0, r5, r0
 458:	73020000 	movwvc	r0, #8192	@ 0x2000
 45c:	Address 0x45c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	@ 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	@ 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <gpio_is_pulldown+0x2bff3c>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00260400 	eoreq	r0, r6, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03003405 	movweq	r3, #1029	@ 0x405
  34:	3b0b3a0e 	blcc	2ce874 <gpio_is_pulldown+0x2ce704>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			@ <UNDEFINED> instruction: 0x06000013
  40:	0b3e0104 	bleq	f80458 <gpio_is_pulldown+0xf802e8>
  44:	13490b0b 	movtne	r0, #39691	@ 0x9b0b
  48:	0b3b0b3a 	bleq	ec2d38 <gpio_is_pulldown+0xec2bc8>
  4c:	13010b39 	movwne	r0, #6969	@ 0x1b39
  50:	28070000 	stmdacs	r7, {}	@ <UNPREDICTABLE>
  54:	1c0e0300 	stcne	3, cr0, [lr], {-0}
  58:	0800000b 	stmdaeq	r0, {r0, r1, r3}
  5c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  60:	0b3a0e03 	bleq	e83874 <gpio_is_pulldown+0xe83704>
  64:	0b390b3b 	bleq	e42d58 <gpio_is_pulldown+0xe42be8>
  68:	13491927 	movtne	r1, #39207	@ 0x9927
  6c:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  70:	42971840 	addsmi	r1, r7, #64, 16	@ 0x400000
  74:	00130119 	andseq	r0, r3, r9, lsl r1
  78:	00050900 	andeq	r0, r5, r0, lsl #18
  7c:	0b3a0803 	bleq	e82090 <gpio_is_pulldown+0xe81f20>
  80:	0b390b3b 	bleq	e42d74 <gpio_is_pulldown+0xe42c04>
  84:	17021349 	strne	r1, [r2, -r9, asr #6]
  88:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
  8c:	82890a00 	addhi	r0, r9, #0, 20
  90:	01110101 	tsteq	r1, r1, lsl #2
  94:	00001331 	andeq	r1, r0, r1, lsr r3
  98:	01828a0b 	orreq	r8, r2, fp, lsl #20
  9c:	91180200 	tstls	r8, r0, lsl #4
  a0:	00001842 	andeq	r1, r0, r2, asr #16
  a4:	3f012e0c 	svccc	0x00012e0c
  a8:	3a0e0319 	bcc	380d14 <gpio_is_pulldown+0x380ba4>
  ac:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  b0:	1119270b 	tstne	r9, fp, lsl #14
  b4:	40061201 	andmi	r1, r6, r1, lsl #4
  b8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  bc:	00001301 	andeq	r1, r0, r1, lsl #6
  c0:	0300340d 	movweq	r3, #1037	@ 0x40d
  c4:	3413490e 	ldrcc	r4, [r3], #-2318	@ 0xfffff6f2
  c8:	00180219 	andseq	r0, r8, r9, lsl r2
  cc:	82890e00 	addhi	r0, r9, #0, 28
  d0:	01110001 	tsteq	r1, r1
  d4:	00001331 	andeq	r1, r0, r1, lsr r3
  d8:	0182890f 	orreq	r8, r2, pc, lsl #18
  dc:	31011101 	tstcc	r1, r1, lsl #2
  e0:	00130113 	andseq	r0, r3, r3, lsl r1
  e4:	01011000 	mrseq	r1, (UNDEF: 1)
  e8:	13011349 	movwne	r1, #4937	@ 0x1349
  ec:	21110000 	tstcs	r1, r0
  f0:	2f134900 	svccs	0x00134900
  f4:	1200000b 	andne	r0, r0, #11
  f8:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	@ <UNPREDICTABLE>
  fc:	0e6e193c 			@ <UNDEFINED> instruction: 0x0e6e193c
 100:	0b3a0e03 	bleq	e83914 <gpio_is_pulldown+0xe837a4>
 104:	0b390b3b 	bleq	e42df8 <gpio_is_pulldown+0xe42c88>
 108:	Address 0x108 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000170 	andeq	r0, r0, r0, ror r1
   8:	00000177 	andeq	r0, r0, r7, ror r1
   c:	77500001 	ldrbvc	r0, [r0, -r1]
  10:	88000001 	stmdahi	r0, {r0}
  14:	04000001 	streq	r0, [r0], #-1
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
	...
  28:	00015800 	andeq	r5, r1, r0, lsl #16
  2c:	00015f00 	andeq	r5, r1, r0, lsl #30
  30:	50000100 	andpl	r0, r0, r0, lsl #2
  34:	0000015f 	andeq	r0, r0, pc, asr r1
  38:	00000170 	andeq	r0, r0, r0, ror r1
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f50 	andeq	r9, r0, r0, asr pc
	...
  4c:	01400000 	mrseq	r0, (UNDEF: 64)
  50:	01480000 	mrseq	r0, (UNDEF: 72)
  54:	00010000 	andeq	r0, r1, r0
  58:	00014850 	andeq	r4, r1, r0, asr r8
  5c:	00015800 	andeq	r5, r1, r0, lsl #16
  60:	f3000400 	vshl.u8	d0, d0, d0
  64:	009f5001 	addseq	r5, pc, r1
	...
  70:	30000000 	andcc	r0, r0, r0
  74:	3b000001 	blcc	80 <.debug_loc+0x80>
  78:	01000001 	tsteq	r0, r1
  7c:	013b5000 	teqeq	fp, r0
  80:	01400000 	mrseq	r0, (UNDEF: 64)
  84:	00040000 	andeq	r0, r4, r0
  88:	9f5001f3 	svcls	0x005001f3
	...
  98:	00000120 	andeq	r0, r0, r0, lsr #2
  9c:	0000012b 	andeq	r0, r0, fp, lsr #2
  a0:	2b500001 	blcs	14000ac <gpio_is_pulldown+0x13fff3c>
  a4:	30000001 	andcc	r0, r0, r1
  a8:	04000001 	streq	r0, [r0], #-1
  ac:	5001f300 	andpl	pc, r1, r0, lsl #6
  b0:	0000009f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
	...
  bc:	00011000 	andeq	r1, r1, r0
  c0:	00011b00 	andeq	r1, r1, r0, lsl #22
  c4:	50000100 	andpl	r0, r0, r0, lsl #2
  c8:	0000011b 	andeq	r0, r0, fp, lsl r1
  cc:	00000120 	andeq	r0, r0, r0, lsr #2
  d0:	01f30004 	mvnseq	r0, r4
  d4:	00009f50 	andeq	r9, r0, r0, asr pc
	...
  f0:	002b0000 	eoreq	r0, fp, r0
  f4:	00010000 	andeq	r0, r1, r0
  f8:	00002b50 	andeq	r2, r0, r0, asr fp
  fc:	00009400 	andeq	r9, r0, r0, lsl #8
 100:	55000100 	strpl	r0, [r0, #-256]	@ 0xffffff00
 104:	00000094 	muleq	r0, r4, r0
 108:	000000ac 	andeq	r0, r0, ip, lsr #1
 10c:	ac500001 	mrrcge	0, 0, r0, r0, cr1	@ <UNPREDICTABLE>
 110:	b4000000 	strlt	r0, [r0], #-0
 114:	04000000 	streq	r0, [r0], #-0
 118:	5001f300 	andpl	pc, r1, r0, lsl #6
 11c:	0000b49f 	muleq	r0, pc, r4	@ <UNPREDICTABLE>
 120:	0000cc00 	andeq	ip, r0, r0, lsl #24
 124:	50000100 	andpl	r0, r0, r0, lsl #2
 128:	000000cc 	andeq	r0, r0, ip, asr #1
 12c:	000000d4 	ldrdeq	r0, [r0], -r4
 130:	d4550001 	ldrble	r0, [r5], #-1
 134:	e4000000 	str	r0, [r0], #-0
 138:	01000000 	mrseq	r0, (UNDEF: 0)
 13c:	00e45000 	rsceq	r5, r4, r0
 140:	01100000 	tsteq	r0, r0
 144:	00010000 	andeq	r0, r1, r0
 148:	00000055 	andeq	r0, r0, r5, asr r0
	...
 164:	2b000000 	blcs	16c <.debug_loc+0x16c>
 168:	01000000 	mrseq	r0, (UNDEF: 0)
 16c:	002b5100 	eoreq	r5, fp, r0, lsl #2
 170:	00480000 	subeq	r0, r8, r0
 174:	00010000 	andeq	r0, r1, r0
 178:	00004854 	andeq	r4, r0, r4, asr r8
 17c:	00009400 	andeq	r9, r0, r0, lsl #8
 180:	f3000400 	vshl.u8	d0, d0, d0
 184:	949f5101 	ldrls	r5, [pc], #257	@ 18c <.debug_loc+0x18c>
 188:	a8000000 	stmdage	r0, {}	@ <UNPREDICTABLE>
 18c:	01000000 	mrseq	r0, (UNDEF: 0)
 190:	00a85100 	adceq	r5, r8, r0, lsl #2
 194:	00b40000 	adcseq	r0, r4, r0
 198:	00040000 	andeq	r0, r4, r0
 19c:	9f5101f3 	svcls	0x005101f3
 1a0:	000000b4 	strheq	r0, [r0], -r4
 1a4:	000000c8 	andeq	r0, r0, r8, asr #1
 1a8:	c8510001 	ldmdagt	r1, {r0}^
 1ac:	d4000000 	strle	r0, [r0], #-0
 1b0:	01000000 	mrseq	r0, (UNDEF: 0)
 1b4:	00d45400 	sbcseq	r5, r4, r0, lsl #8
 1b8:	00e00000 	rsceq	r0, r0, r0
 1bc:	00010000 	andeq	r0, r1, r0
 1c0:	0000e051 	andeq	lr, r0, r1, asr r0
 1c4:	00011000 	andeq	r1, r1, r0
 1c8:	54000100 	strpl	r0, [r0], #-256	@ 0xffffff00
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000188 	andeq	r0, r0, r8, lsl #3
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000143 	andeq	r0, r0, r3, asr #2
   4:	00590003 	subseq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	@ 0x6300
  2c:	73632f73 	cmnvc	r3, #460	@ 0x1cc
  30:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  34:	7734322d 	ldrvc	r3, [r4, -sp, lsr #4]!
  38:	2f2f6e69 	svccs	0x002f6e69
  3c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  40:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  44:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  48:	67000065 	strvs	r0, [r0, -r5, rrx]
  4c:	2d6f6970 			@ <UNDEFINED> instruction: 0x2d6f6970
  50:	2e647570 	mcrcs	5, 3, r7, cr4, cr0, {3}
  54:	00000063 	andeq	r0, r0, r3, rrx
  58:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  5c:	0100682e 	tsteq	r0, lr, lsr #16
  60:	05000000 	streq	r0, [r0, #-0]
  64:	0205002f 	andeq	r0, r5, #47	@ 0x2f
  68:	00000000 	andeq	r0, r0, r0
  6c:	06011003 	streq	r1, [r1], -r3
  70:	06050501 	streq	r0, [r5], -r1, lsl #10
  74:	0200014b 	andeq	r0, r0, #-1073741806	@ 0xc0000012
  78:	00820204 	addeq	r0, r2, r4, lsl #4
  7c:	13020402 	movwne	r0, #9218	@ 0x2402
  80:	02040200 	andeq	r0, r4, #0, 4
  84:	05144a01 	ldreq	r4, [r4, #-2561]	@ 0xfffff5ff
  88:	05051309 	streq	r1, [r5, #-777]	@ 0xfffffcf7
  8c:	06070513 			@ <UNDEFINED> instruction: 0x06070513
  90:	06090501 	streq	r0, [r9], -r1, lsl #10
  94:	1405054b 	strne	r0, [r5], #-1355	@ 0xfffffab5
  98:	064e8431 			@ <UNDEFINED> instruction: 0x064e8431
  9c:	4e84062e 	cdpmi	6, 8, cr0, cr4, cr14, {1}
  a0:	4c674e67 	stclmi	14, cr4, [r7], #-412	@ 0xfffffe64
  a4:	2f060105 	svccs	0x00060105
  a8:	02000505 	andeq	r0, r0, #20971520	@ 0x1400000
  ac:	03060104 	movweq	r0, #24836	@ 0x6104
  b0:	02004a60 	andeq	r4, r0, #96, 20	@ 0x60000
  b4:	9e060104 	cdpls	1, 0, cr0, cr6, cr4, {0}
  b8:	01040200 	mrseq	r0, R12_usr
  bc:	0402002e 	streq	r0, [r2], #-46	@ 0xffffffd2
  c0:	002e0601 	eoreq	r0, lr, r1, lsl #12
  c4:	2f010402 	svccs	0x00010402
  c8:	01040200 	mrseq	r0, R12_usr
  cc:	02009e06 	andeq	r9, r0, #6, 28	@ 0x60
  d0:	002e0104 	eoreq	r0, lr, r4, lsl #2
  d4:	06010402 	streq	r0, [r1], -r2, lsl #8
  d8:	3309052e 	movwcc	r0, #38190	@ 0x952e
  dc:	2e660601 	cdpcs	6, 6, cr0, cr6, cr1, {0}
  e0:	24052e06 	strcs	r2, [r5], #-3590	@ 0xfffff1fa
  e4:	3c081c03 	stccc	12, cr1, [r8], {3}
  e8:	26050106 	strcs	r0, [r5], -r6, lsl #2
  ec:	3f052e06 	svccc	0x00052e06
  f0:	26054a06 	strcs	r4, [r5], -r6, lsl #20
  f4:	01062f06 	tsteq	r6, r6, lsl #30
  f8:	2e062805 	cdpcs	8, 0, cr2, cr6, cr5, {0}
  fc:	4a064105 	bmi	190518 <gpio_is_pulldown+0x1903a8>
 100:	2f062105 	svccs	0x00062105
 104:	23050106 	movwcs	r0, #20742	@ 0x5106
 108:	3c052e06 	stccc	14, cr2, [r5], {6}
 10c:	20054a06 	andcs	r4, r5, r6, lsl #20
 110:	01063006 	tsteq	r6, r6
 114:	2f060505 	svccs	0x00060505
 118:	01060d05 	tsteq	r6, r5, lsl #26
 11c:	2f01052e 	svccs	0x0001052e
 120:	6a062205 	bvs	18893c <gpio_is_pulldown+0x1887cc>
 124:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 128:	0c052f06 	stceq	15, cr2, [r5], {6}
 12c:	01050106 	tsteq	r5, r6, lsl #2
 130:	0624052f 	strteq	r0, [r4], -pc, lsr #10
 134:	05010683 	streq	r0, [r1, #-1667]	@ 0xfffff97d
 138:	052f0605 	streq	r0, [pc, #-1541]!	@ fffffb3b <gpio_is_pulldown+0xfffff9cb>
 13c:	0501060c 	streq	r0, [r1, #-1548]	@ 0xfffff9f4
 140:	08022f01 	stmdaeq	r2, {r0, r8, r9, sl, fp, sp}
 144:	Address 0x144 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f766564 	svcpl	0x00766564
   4:	72726162 	rsbsvc	r6, r2, #-2147483624	@ 0x80000018
   8:	00726569 	rsbseq	r6, r2, r9, ror #10
   c:	6f697067 	svcvs	0x00697067
  10:	6475705f 	ldrbtvs	r7, [r5], #-95	@ 0xffffffa1
  14:	66666f5f 	uqsaxvs	r6, r6, pc	@ <UNPREDICTABLE>
  18:	54454700 	strbpl	r4, [r5], #-1792	@ 0xfffff900
  1c:	75003233 	strvc	r3, [r0, #-563]	@ 0xfffffdcd
  20:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  24:	2064656e 	rsbcs	r6, r4, lr, ror #10
  28:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
  2c:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  30:	6c635f6f 	stclvs	15, cr5, [r3], #-444	@ 0xfffffe44
  34:	6c00306b 	stcvs	0, cr3, [r0], {107}	@ 0x6b
  38:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  3c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  40:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  44:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  48:	6f687300 	svcvs	0x00687300
  4c:	75207472 	strvc	r7, [r0, #-1138]!	@ 0xfffffb8e
  50:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  54:	2064656e 	rsbcs	r6, r4, lr, ror #10
  58:	00746e69 	rsbseq	r6, r4, r9, ror #28
  5c:	6f697067 	svcvs	0x00697067
  60:	5f73695f 	svcpl	0x0073695f
  64:	6c6c7570 	stclvs	5, cr7, [ip], #-448	@ 0xfffffe40
  68:	67007075 	smlsdxvs	r0, r5, r0, r7
  6c:	5f6f6970 	svcpl	0x006f6970
  70:	5f746573 	svcpl	0x00746573
  74:	6c6c7570 	stclvs	5, cr7, [ip], #-448	@ 0xfffffe40
  78:	6e776f64 	cdpvs	15, 7, cr6, cr7, cr4, {3}
  7c:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  80:	54434e55 	strbpl	r4, [r3], #-3669	@ 0xfffff1ab
  84:	5f4e4f49 	svcpl	0x004e4f49
  88:	6564005f 	strbvs	r0, [r4, #-95]!	@ 0xffffffa1
  8c:	5f79616c 	svcpl	0x0079616c
  90:	75007375 	strvc	r7, [r0, #-885]	@ 0xfffffc8b
  94:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  98:	2064656e 	rsbcs	r6, r4, lr, ror #10
  9c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  a0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  a4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  a8:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  ac:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  b0:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  b4:	6700746e 	strvs	r7, [r0, -lr, ror #8]
  b8:	2d6f6970 			@ <UNDEFINED> instruction: 0x2d6f6970
  bc:	2e647570 	mcrcs	5, 3, r7, cr4, cr0, {3}
  c0:	70670063 	rsbvc	r0, r7, r3, rrx
  c4:	675f6f69 	ldrbvs	r6, [pc, -r9, ror #30]
  c8:	705f7465 	subsvc	r7, pc, r5, ror #8
  cc:	67006475 	smlsdxvs	r0, r5, r4, r6
  d0:	5f6f6970 	svcpl	0x006f6970
  d4:	5f746573 	svcpl	0x00746573
  d8:	00647570 	rsbeq	r7, r4, r0, ror r5
  dc:	6f697067 	svcvs	0x00697067
  e0:	6475705f 	ldrbtvs	r7, [r5], #-95	@ 0xffffffa1
  e4:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  e8:	65735f6f 	ldrbvs	r5, [r3, #-3951]!	@ 0xfffff091
  ec:	75705f74 	ldrbvc	r5, [r0, #-3956]!	@ 0xfffff08c
  f0:	70756c6c 	rsbsvc	r6, r5, ip, ror #24
  f4:	656c6300 	strbvs	r6, [ip, #-768]!	@ 0xfffffd00
  f8:	725f6e61 	subsvc	r6, pc, #1552	@ 0x610
  fc:	6f6f6265 	svcvs	0x006f6265
 100:	682f0074 	stmdavs	pc!, {r2, r4, r5, r6}	@ <UNPREDICTABLE>
 104:	2f656d6f 	svccs	0x00656d6f
 108:	6c676e65 	stclvs	14, cr6, [r7], #-404	@ 0xfffffe6c
 10c:	632f7265 			@ <UNDEFINED> instruction: 0x632f7265
 110:	7373616c 	cmnvc	r3, #108, 2
 114:	3173632f 	cmncc	r3, pc, lsr #6
 118:	2d653034 	stclcs	0, cr3, [r5, #-208]!	@ 0xffffff30
 11c:	69773432 	ldmdbvs	r7!, {r1, r4, r5, sl, ip, sp}^
 120:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
 124:	2f697062 	svccs	0x00697062
 128:	66617473 			@ <UNDEFINED> instruction: 0x66617473
 12c:	72702d66 	rsbsvc	r2, r0, #6528	@ 0x1980
 130:	74617669 	strbtvc	r7, [r1], #-1641	@ 0xfffff997
 134:	6f6c0065 	svcvs	0x006c0065
 138:	6c20676e 	stcvs	7, cr6, [r0], #-440	@ 0xfffffe48
 13c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 140:	00746e69 	rsbseq	r6, r4, r9, ror #28
 144:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
 148:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 14c:	73695f6f 	cmnvc	r9, #444	@ 0x1bc
 150:	6c75705f 	ldclvs	0, cr7, [r5], #-380	@ 0xfffffe84
 154:	776f646c 	strbvc	r6, [pc, -ip, ror #8]!
 158:	5047006e 	subpl	r0, r7, lr, rrx
 15c:	505f4f49 	subspl	r4, pc, r9, asr #30
 160:	444c4c55 	strbmi	r4, [ip], #-3157	@ 0xfffff3ab
 164:	004e574f 	subeq	r5, lr, pc, asr #14
 168:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
 16c:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 170:	72700074 	rsbsvc	r0, r0, #116	@ 0x74
 174:	6b746e69 	blvs	1d1bb20 <gpio_is_pulldown+0x1d1b9b0>
 178:	54555000 	ldrbpl	r5, [r5], #-0
 17c:	6c003233 	stcvs	2, cr3, [r0], {51}	@ 0x33
 180:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 184:	00746e69 	rsbseq	r6, r4, r9, ror #28
 188:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 18c:	63206465 			@ <UNDEFINED> instruction: 0x63206465
 190:	00726168 	rsbseq	r6, r2, r8, ror #2
 194:	20554e47 	subscs	r4, r5, r7, asr #28
 198:	20393943 	eorscs	r3, r9, r3, asr #18
 19c:	332e3031 			@ <UNDEFINED> instruction: 0x332e3031
 1a0:	3220312e 	eorcc	r3, r0, #-2147483637	@ 0x8000000b
 1a4:	30313230 	eorscc	r3, r1, r0, lsr r2
 1a8:	20343238 	eorscs	r3, r4, r8, lsr r2
 1ac:	6c657228 	stclvs	2, cr7, [r5], #-160	@ 0xffffff60
 1b0:	65736165 	ldrbvs	r6, [r3, #-357]!	@ 0xfffffe9b
 1b4:	6d2d2029 	stcvs	0, cr2, [sp, #-164]!	@ 0xffffff5c
 1b8:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	@ 0xfffffe74
 1bc:	316d7261 	cmncc	sp, r1, ror #4
 1c0:	6a363731 	bvs	d8de8c <gpio_is_pulldown+0xd8dd1c>
 1c4:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
 1c8:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
 1cc:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	@ 0xfffffe2c
 1d0:	316d7261 	cmncc	sp, r1, ror #4
 1d4:	6a363731 	bvs	d8dea0 <gpio_is_pulldown+0xd8dd30>
 1d8:	732d667a 			@ <UNDEFINED> instruction: 0x732d667a
 1dc:	6e6d2d20 	cdpvs	13, 6, cr2, cr13, cr0, {1}
 1e0:	6e752d6f 	cdpvs	13, 7, cr2, cr5, cr15, {3}
 1e4:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
 1e8:	2d64656e 	stclcs	5, cr6, [r4, #-440]!	@ 0xfffffe48
 1ec:	65636361 	strbvs	r6, [r3, #-865]!	@ 0xfffffc9f
 1f0:	2d207373 	stccs	3, cr7, [r0, #-460]!	@ 0xfffffe34
 1f4:	3d70746d 	ldclcc	4, cr7, [r0, #-436]!	@ 0xfffffe4c
 1f8:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
 1fc:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 200:	74616f6c 	strbtvc	r6, [r1], #-3948	@ 0xfffff094
 204:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 208:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
 20c:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
 210:	206d7261 	rsbcs	r7, sp, r1, ror #4
 214:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
 218:	613d6863 	teqvs	sp, r3, ror #16
 21c:	36766d72 			@ <UNDEFINED> instruction: 0x36766d72
 220:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 224:	62646767 	rsbvs	r6, r4, #27000832	@ 0x19c0000
 228:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 22c:	74732d20 	ldrbtvc	r2, [r3], #-3360	@ 0xfffff2e0
 230:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 234:	20393975 	eorscs	r3, r9, r5, ror r9
 238:	7266662d 	rsbvc	r6, r6, #47185920	@ 0x2d00000
 23c:	74736565 	ldrbtvc	r6, [r3], #-1381	@ 0xfffffa9b
 240:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 244:	4700676e 	strmi	r6, [r0, -lr, ror #14]
 248:	5f4f4950 	svcpl	0x004f4950
 24c:	4c4c5550 	mcrrmi	5, 5, r5, ip, cr0
 250:	Address 0x250 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4728203a 			@ <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			@ <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	@ 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	@ 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	@ fffffed0 <gpio_is_pulldown+0xfffffd60>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	@ 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			@ <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	@ 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	stclvs	2, cr7, [r5], #-160	@ 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	@ 0xfffffe9b
  48:	Address 0x48 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000024 	andeq	r0, r0, r4, lsr #32
	...
  1c:	00000110 	andeq	r0, r0, r0, lsl r1
  20:	84100e42 	ldrhi	r0, [r0], #-3650	@ 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	42018e02 	andmi	r8, r1, #2, 28
  2c:	4402180e 	strmi	r1, [r2], #-2062	@ 0xfffff7f2
  30:	42100e0a 	andsmi	r0, r0, #10, 28	@ 0xa0
  34:	0000000b 	andeq	r0, r0, fp
  38:	00000014 	andeq	r0, r0, r4, lsl r0
  3c:	00000000 	andeq	r0, r0, r0
  40:	00000110 	andeq	r0, r0, r0, lsl r1
  44:	00000010 	andeq	r0, r0, r0, lsl r0
  48:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  4c:	00018e02 	andeq	r8, r1, r2, lsl #28
  50:	00000014 	andeq	r0, r0, r4, lsl r0
  54:	00000000 	andeq	r0, r0, r0
  58:	00000120 	andeq	r0, r0, r0, lsr #2
  5c:	00000010 	andeq	r0, r0, r0, lsl r0
  60:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  64:	00018e02 	andeq	r8, r1, r2, lsl #28
  68:	00000014 	andeq	r0, r0, r4, lsl r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	00000130 	andeq	r0, r0, r0, lsr r1
  74:	00000010 	andeq	r0, r0, r0, lsl r0
  78:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  7c:	00018e02 	andeq	r8, r1, r2, lsl #28
  80:	00000014 	andeq	r0, r0, r4, lsl r0
  84:	00000000 	andeq	r0, r0, r0
  88:	00000140 	andeq	r0, r0, r0, asr #2
  8c:	00000018 	andeq	r0, r0, r8, lsl r0
  90:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  94:	00018e02 	andeq	r8, r1, r2, lsl #28
  98:	00000014 	andeq	r0, r0, r4, lsl r0
  9c:	00000000 	andeq	r0, r0, r0
  a0:	00000158 	andeq	r0, r0, r8, asr r1
  a4:	00000018 	andeq	r0, r0, r8, lsl r0
  a8:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  ac:	00018e02 	andeq	r8, r1, r2, lsl #28
  b0:	00000014 	andeq	r0, r0, r4, lsl r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	00000170 	andeq	r0, r0, r0, ror r1
  bc:	00000018 	andeq	r0, r0, r8, lsl r0
  c0:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  c4:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <gpio_is_pulldown+0x12cd6bc>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <gpio_is_pulldown+0x462c0>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


gpio-int.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <or32>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e1a05001 	mov	r5, r1
   c:	ebfffffe 	bl	0 <get32>
  10:	e1801005 	orr	r1, r0, r5
  14:	e1a00004 	mov	r0, r4
  18:	ebfffffe 	bl	0 <put32>
  1c:	e8bd8070 	pop	{r4, r5, r6, pc}

00000020 <OR32>:
  20:	e92d4010 	push	{r4, lr}
  24:	ebfffff5 	bl	0 <or32>
  28:	e8bd8010 	pop	{r4, pc}

0000002c <gpio_int_set>:
  2c:	e351001f 	cmp	r1, #31
  30:	812fff1e 	bxhi	lr
  34:	e92d4070 	push	{r4, r5, r6, lr}
  38:	e1a05000 	mov	r5, r0
  3c:	e1a04001 	mov	r4, r1
  40:	ebfffffe 	bl	0 <dev_barrier>
  44:	e3a01001 	mov	r1, #1
  48:	e1a01411 	lsl	r1, r1, r4
  4c:	e1a00005 	mov	r0, r5
  50:	ebfffff2 	bl	20 <OR32>
  54:	ebfffffe 	bl	0 <dev_barrier>
  58:	e3a01802 	mov	r1, #131072	@ 0x20000
  5c:	e59f0008 	ldr	r0, [pc, #8]	@ 6c <gpio_int_set+0x40>
  60:	ebfffffe 	bl	0 <PUT32>
  64:	ebfffffe 	bl	0 <dev_barrier>
  68:	e8bd8070 	pop	{r4, r5, r6, pc}
  6c:	2000b214 	andcs	fp, r0, r4, lsl r2

00000070 <gpio_has_interrupt>:
  70:	e92d4010 	push	{r4, lr}
  74:	e59f000c 	ldr	r0, [pc, #12]	@ 88 <gpio_has_interrupt+0x18>
  78:	ebfffffe 	bl	0 <GET32>
  7c:	e1a008a0 	lsr	r0, r0, #17
  80:	e2000001 	and	r0, r0, #1
  84:	e8bd8010 	pop	{r4, pc}
  88:	2000b208 	andcs	fp, r0, r8, lsl #4

0000008c <gpio_int_rising_edge>:
  8c:	e350001f 	cmp	r0, #31
  90:	812fff1e 	bxhi	lr
  94:	e92d4010 	push	{r4, lr}
  98:	e1a01000 	mov	r1, r0
  9c:	e59f0004 	ldr	r0, [pc, #4]	@ a8 <gpio_int_rising_edge+0x1c>
  a0:	ebfffffe 	bl	2c <gpio_int_set>
  a4:	e8bd8010 	pop	{r4, pc}
  a8:	2020004c 	eorcs	r0, r0, ip, asr #32

000000ac <gpio_int_falling_edge>:
  ac:	e350001f 	cmp	r0, #31
  b0:	812fff1e 	bxhi	lr
  b4:	e92d4010 	push	{r4, lr}
  b8:	e1a01000 	mov	r1, r0
  bc:	e59f0004 	ldr	r0, [pc, #4]	@ c8 <gpio_int_falling_edge+0x1c>
  c0:	ebfffffe 	bl	2c <gpio_int_set>
  c4:	e8bd8010 	pop	{r4, pc}
  c8:	20200058 	eorcs	r0, r0, r8, asr r0

000000cc <gpio_int_async_falling_edge>:
  cc:	e350001f 	cmp	r0, #31
  d0:	812fff1e 	bxhi	lr
  d4:	e92d4010 	push	{r4, lr}
  d8:	e3a03058 	mov	r3, #88	@ 0x58
  dc:	e59f200c 	ldr	r2, [pc, #12]	@ f0 <gpio_int_async_falling_edge+0x24>
  e0:	e59f100c 	ldr	r1, [pc, #12]	@ f4 <gpio_int_async_falling_edge+0x28>
  e4:	e59f000c 	ldr	r0, [pc, #12]	@ f8 <gpio_int_async_falling_edge+0x2c>
  e8:	ebfffffe 	bl	0 <printk>
  ec:	ebfffffe 	bl	0 <clean_reboot>
	...
  f8:	0000000c 	andeq	r0, r0, ip

000000fc <gpio_int_async_rising_edge>:
  fc:	e350001f 	cmp	r0, #31
 100:	812fff1e 	bxhi	lr
 104:	e92d4010 	push	{r4, lr}
 108:	e3a0305e 	mov	r3, #94	@ 0x5e
 10c:	e59f200c 	ldr	r2, [pc, #12]	@ 120 <gpio_int_async_rising_edge+0x24>
 110:	e59f100c 	ldr	r1, [pc, #12]	@ 124 <gpio_int_async_rising_edge+0x28>
 114:	e59f000c 	ldr	r0, [pc, #12]	@ 128 <gpio_int_async_rising_edge+0x2c>
 118:	ebfffffe 	bl	0 <printk>
 11c:	ebfffffe 	bl	0 <clean_reboot>
 120:	0000001c 	andeq	r0, r0, ip, lsl r0
 124:	00000000 	andeq	r0, r0, r0
 128:	0000000c 	andeq	r0, r0, ip

0000012c <gpio_enable_hi_int>:
 12c:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
 130:	e24dd00c 	sub	sp, sp, #12
 134:	e1a01000 	mov	r1, r0
 138:	e2403001 	sub	r3, r0, #1
 13c:	e353001e 	cmp	r3, #30
 140:	8a000003 	bhi	154 <gpio_enable_hi_int+0x28>
 144:	e59f0024 	ldr	r0, [pc, #36]	@ 170 <gpio_enable_hi_int+0x44>
 148:	ebfffffe 	bl	2c <gpio_int_set>
 14c:	e28dd00c 	add	sp, sp, #12
 150:	e49df004 	pop	{pc}		@ (ldr pc, [sp], #4)
 154:	e58d0000 	str	r0, [sp]
 158:	e3a03066 	mov	r3, #102	@ 0x66
 15c:	e59f2010 	ldr	r2, [pc, #16]	@ 174 <gpio_enable_hi_int+0x48>
 160:	e59f1010 	ldr	r1, [pc, #16]	@ 178 <gpio_enable_hi_int+0x4c>
 164:	e59f0010 	ldr	r0, [pc, #16]	@ 17c <gpio_enable_hi_int+0x50>
 168:	ebfffffe 	bl	0 <printk>
 16c:	ebfffffe 	bl	0 <clean_reboot>
 170:	20200064 	eorcs	r0, r0, r4, rrx
 174:	00000038 	andeq	r0, r0, r8, lsr r0
 178:	00000000 	andeq	r0, r0, r0
 17c:	00000038 	andeq	r0, r0, r8, lsr r0

00000180 <gpio_enable_lo_int>:
 180:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
 184:	e24dd00c 	sub	sp, sp, #12
 188:	e1a01000 	mov	r1, r0
 18c:	e2403001 	sub	r3, r0, #1
 190:	e353001e 	cmp	r3, #30
 194:	8a000003 	bhi	1a8 <gpio_enable_lo_int+0x28>
 198:	e59f0024 	ldr	r0, [pc, #36]	@ 1c4 <gpio_enable_lo_int+0x44>
 19c:	ebfffffe 	bl	2c <gpio_int_set>
 1a0:	e28dd00c 	add	sp, sp, #12
 1a4:	e49df004 	pop	{pc}		@ (ldr pc, [sp], #4)
 1a8:	e58d0000 	str	r0, [sp]
 1ac:	e3a0306c 	mov	r3, #108	@ 0x6c
 1b0:	e59f2010 	ldr	r2, [pc, #16]	@ 1c8 <gpio_enable_lo_int+0x48>
 1b4:	e59f1010 	ldr	r1, [pc, #16]	@ 1cc <gpio_enable_lo_int+0x4c>
 1b8:	e59f0010 	ldr	r0, [pc, #16]	@ 1d0 <gpio_enable_lo_int+0x50>
 1bc:	ebfffffe 	bl	0 <printk>
 1c0:	ebfffffe 	bl	0 <clean_reboot>
 1c4:	20200070 	eorcs	r0, r0, r0, ror r0
 1c8:	0000004c 	andeq	r0, r0, ip, asr #32
 1cc:	00000000 	andeq	r0, r0, r0
 1d0:	00000038 	andeq	r0, r0, r8, lsr r0

000001d4 <gpio_event_detected>:
 1d4:	e350001f 	cmp	r0, #31
 1d8:	9a000001 	bls	1e4 <gpio_event_detected+0x10>
 1dc:	e3a00000 	mov	r0, #0
 1e0:	e12fff1e 	bx	lr
 1e4:	e92d4010 	push	{r4, lr}
 1e8:	e1a04000 	mov	r4, r0
 1ec:	ebfffffe 	bl	0 <dev_barrier>
 1f0:	e59f0014 	ldr	r0, [pc, #20]	@ 20c <gpio_event_detected+0x38>
 1f4:	ebfffffe 	bl	0 <GET32>
 1f8:	e1a00430 	lsr	r0, r0, r4
 1fc:	e2004001 	and	r4, r0, #1
 200:	ebfffffe 	bl	0 <dev_barrier>
 204:	e1a00004 	mov	r0, r4
 208:	e8bd8010 	pop	{r4, pc}
 20c:	20200040 	eorcs	r0, r0, r0, asr #32

00000210 <gpio_event_clear>:
 210:	e350001f 	cmp	r0, #31
 214:	812fff1e 	bxhi	lr
 218:	e92d4010 	push	{r4, lr}
 21c:	e1a04000 	mov	r4, r0
 220:	ebfffffe 	bl	0 <dev_barrier>
 224:	e3a01001 	mov	r1, #1
 228:	e1a01411 	lsl	r1, r1, r4
 22c:	e59f0008 	ldr	r0, [pc, #8]	@ 23c <gpio_event_clear+0x2c>
 230:	ebfffffe 	bl	0 <PUT32>
 234:	ebfffffe 	bl	0 <dev_barrier>
 238:	e8bd8010 	pop	{r4, pc}
 23c:	20200040 	eorcs	r0, r0, r0, asr #32

00000240 <using_staff_gpio_int>:
 240:	e12fff1e 	bx	lr

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	6f697067 	svcvs	0x00697067
   4:	746e692d 	strbtvc	r6, [lr], #-2349	@ 0xfffff6d3
   8:	0000632e 	andeq	r6, r0, lr, lsr #6
   c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  10:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  14:	3a73253a 	bcc	1cc9504 <using_staff_gpio_int+0x1cc92c4>
  18:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  1c:	656c706d 	strbvs	r7, [ip, #-109]!	@ 0xffffff93
  20:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
  24:	69687420 	stmdbvs	r8!, {r5, sl, ip, sp, lr}^
  28:	75662073 	strbvc	r2, [r6, #-115]!	@ 0xffffff8d
  2c:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
  30:	0a216e6f 	beq	85b9f4 <using_staff_gpio_int+0x85b7b4>
  34:	0000000a 	andeq	r0, r0, sl
  38:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  3c:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  40:	3a73253a 	bcc	1cc9530 <using_staff_gpio_int+0x1cc92f0>
  44:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  48:	6c61766e 	stclvs	6, cr7, [r1], #-440	@ 0xfffffe48
  4c:	70206469 	eorvc	r6, r0, r9, ror #8
  50:	203a6e69 	eorscs	r6, sl, r9, ror #28
  54:	0a0a6425 	beq	2990f0 <using_staff_gpio_int+0x298eb0>
	...

Disassembly of section .rodata:

00000000 <__FUNCTION__.3>:
   0:	6f697067 	svcvs	0x00697067
   4:	746e695f 	strbtvc	r6, [lr], #-2399	@ 0xfffff6a1
   8:	7973615f 	ldmdbvc	r3!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
   c:	665f636e 	ldrbvs	r6, [pc], -lr, ror #6
  10:	696c6c61 	stmdbvs	ip!, {r0, r5, r6, sl, fp, sp, lr}^
  14:	655f676e 	ldrbvs	r6, [pc, #-1902]	@ fffff8ae <using_staff_gpio_int+0xfffff66e>
  18:	00656764 	rsbeq	r6, r5, r4, ror #14

0000001c <__FUNCTION__.2>:
  1c:	6f697067 	svcvs	0x00697067
  20:	746e695f 	strbtvc	r6, [lr], #-2399	@ 0xfffff6a1
  24:	7973615f 	ldmdbvc	r3!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
  28:	725f636e 	subsvc	r6, pc, #-1207959551	@ 0xb8000001
  2c:	6e697369 	cdpvs	3, 6, cr7, cr9, cr9, {3}
  30:	64655f67 	strbtvs	r5, [r5], #-3943	@ 0xfffff099
  34:	00006567 	andeq	r6, r0, r7, ror #10

00000038 <__FUNCTION__.1>:
  38:	6f697067 	svcvs	0x00697067
  3c:	616e655f 	cmnvs	lr, pc, asr r5
  40:	5f656c62 	svcpl	0x00656c62
  44:	695f6968 	ldmdbvs	pc, {r3, r5, r6, r8, fp, sp, lr}^	@ <UNPREDICTABLE>
  48:	0000746e 	andeq	r7, r0, lr, ror #8

0000004c <__FUNCTION__.0>:
  4c:	6f697067 	svcvs	0x00697067
  50:	616e655f 	cmnvs	lr, pc, asr r5
  54:	5f656c62 	svcpl	0x00656c62
  58:	695f6f6c 	ldmdbvs	pc, {r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^	@ <UNPREDICTABLE>
  5c:	Address 0x5c is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000719 	andeq	r0, r0, r9, lsl r7
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000027a 	andeq	r0, r0, sl, ror r2
  10:	0003be0c 	andeq	fp, r3, ip, lsl #28
  14:	0001fc00 	andeq	pc, r1, r0, lsl #24
  18:	00000000 	andeq	r0, r0, r0
  1c:	00024400 	andeq	r4, r2, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	@ 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	6d070403 	stcvs	4, cr0, [r7, #-12]
  30:	03000000 	movweq	r0, #0
  34:	03850601 	orreq	r0, r5, #1048576	@ 0x100000
  38:	02030000 	andeq	r0, r3, #0
  3c:	00026905 	andeq	r6, r2, r5, lsl #18
  40:	05040300 	streq	r0, [r4, #-768]	@ 0xfffffd00
  44:	00000349 	andeq	r0, r0, r9, asr #6
  48:	30050803 	andcc	r0, r5, r3, lsl #16
  4c:	03000002 	movweq	r0, #2
  50:	00f20801 	rscseq	r0, r2, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00004e07 	andeq	r4, r0, r7, lsl #28
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000129 	andeq	r0, r0, r9, lsr #2
  64:	c9070803 	stmdbgt	r7, {r0, r1, fp}
  68:	03000001 	movweq	r0, #1
  6c:	000e0801 	andeq	r0, lr, r1, lsl #16
  70:	6b040000 	blvs	100078 <using_staff_gpio_int+0xffe38>
  74:	05000000 	streq	r0, [r0, #-0]
  78:	004f0107 	subeq	r0, pc, r7, lsl #2
  7c:	43020000 	movwmi	r0, #8192	@ 0x2000
  80:	00009e06 	andeq	r9, r0, r6, lsl #28
  84:	00260600 	eoreq	r0, r6, r0, lsl #12
  88:	06310000 	ldrteq	r0, [r1], -r0
  8c:	00000030 	andeq	r0, r0, r0, lsr r0
  90:	003a0632 	eorseq	r0, sl, r2, lsr r6
  94:	06330000 	ldrteq	r0, [r3], -r0
  98:	00000044 	andeq	r0, r0, r4, asr #32
  9c:	07050034 	smladxeq	r5, r4, r0, r0
  a0:	00002c04 	andeq	r2, r0, r4, lsl #24
  a4:	06140300 	ldreq	r0, [r4], -r0, lsl #6
  a8:	00000110 	andeq	r0, r0, r0, lsl r1
  ac:	0003e407 	andeq	lr, r3, r7, lsl #8
  b0:	00b20000 	adcseq	r0, r2, r0
  b4:	008e0720 	addeq	r0, lr, r0, lsr #14
  b8:	b2000000 	andlt	r0, r0, #0
  bc:	5b072000 	blpl	1c80c4 <using_staff_gpio_int+0x1c7e84>
  c0:	04000002 	streq	r0, [r0], #-2
  c4:	072000b2 			@ <UNDEFINED> instruction: 0x072000b2
  c8:	00000000 	andeq	r0, r0, r0
  cc:	2000b208 	andcs	fp, r0, r8, lsl #4
  d0:	00006107 	andeq	r6, r0, r7, lsl #2
  d4:	00b20c00 	adcseq	r0, r2, r0, lsl #24
  d8:	00d60720 	sbcseq	r0, r6, r0, lsr #14
  dc:	b2100000 	andslt	r0, r0, #0
  e0:	e4072000 	str	r2, [r7], #-0
  e4:	14000000 	strne	r0, [r0], #-0
  e8:	072000b2 			@ <UNDEFINED> instruction: 0x072000b2
  ec:	00000169 	andeq	r0, r0, r9, ror #2
  f0:	2000b218 	andcs	fp, r0, r8, lsl r2
  f4:	00036707 	andeq	r6, r3, r7, lsl #14
  f8:	00b21c00 	adcseq	r1, r2, r0, lsl #24
  fc:	03760720 	cmneq	r6, #32, 14	@ 0x800000
 100:	b2200000 	eorlt	r0, r0, #0
 104:	13072000 	movwne	r2, #28672	@ 0x7000
 108:	24000000 	strcs	r0, [r0], #-0
 10c:	002000b2 	strhteq	r0, [r0], -r2
 110:	2c040705 	stccs	7, cr0, [r4], {5}
 114:	01000000 	mrseq	r0, (UNDEF: 0)
 118:	01550605 	cmpeq	r5, r5, lsl #12
 11c:	51070000 	mrspl	r0, (UNDEF: 7)
 120:	00000002 	andeq	r0, r0, r2
 124:	07202000 	streq	r2, [r0, -r0]!
 128:	0000023e 	andeq	r0, r0, lr, lsr r2
 12c:	20200040 	eorcs	r0, r0, r0, asr #32
 130:	00019407 	andeq	r9, r1, r7, lsl #8
 134:	20004c00 	andcs	r4, r0, r0, lsl #24
 138:	03910720 	orrseq	r0, r1, #32, 14	@ 0x800000
 13c:	00580000 	subseq	r0, r8, r0
 140:	2d072020 	stccs	0, cr2, [r7, #-128]	@ 0xffffff80
 144:	64000003 	strvs	r0, [r0], #-3
 148:	07202000 	streq	r2, [r0, -r0]!
 14c:	000003a3 	andeq	r0, r0, r3, lsr #7
 150:	20200070 	eorcs	r0, r0, r0, ror r0
 154:	00a00800 	adceq	r0, r0, r0, lsl #16
 158:	86010000 	strhi	r0, [r1], -r0
 15c:	00024006 	andeq	r4, r2, r6
 160:	00000400 	andeq	r0, r0, r0, lsl #8
 164:	099c0100 	ldmibeq	ip, {r8}
 168:	000001b2 			@ <UNDEFINED> instruction: 0x000001b2
 16c:	10067e01 	andne	r7, r6, r1, lsl #28
 170:	30000002 	andcc	r0, r0, r2
 174:	01000000 	mrseq	r0, (UNDEF: 0)
 178:	0001c39c 	muleq	r1, ip, r3
 17c:	69700a00 	ldmdbvs	r0!, {r9, fp}^
 180:	7e01006e 	cdpvc	0, 0, cr0, cr1, cr14, {3}
 184:	00002c20 	andeq	r2, r0, r0, lsr #24
 188:	00000400 	andeq	r0, r0, r0, lsl #8
 18c:	00000000 	andeq	r0, r0, r0
 190:	02240b00 	eoreq	r0, r4, #0, 22
 194:	06c80000 	strbeq	r0, [r8], r0
 198:	340c0000 	strcc	r0, [ip], #-0
 19c:	d4000002 	strle	r0, [r0], #-2
 1a0:	b9000006 	stmdblt	r0, {r1, r2}
 1a4:	0d000001 	stceq	0, cr0, [r0, #-4]
 1a8:	0c055001 	stceq	0, cr5, [r5], {1}
 1ac:	20200040 	eorcs	r0, r0, r0, asr #32
 1b0:	0451010d 	ldrbeq	r0, [r1], #-269	@ 0xfffffef3
 1b4:	24007431 	strcs	r7, [r0], #-1073	@ 0xfffffbcf
 1b8:	02380b00 	eorseq	r0, r8, #0, 22
 1bc:	06c80000 	strbeq	r0, [r8], r0
 1c0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 1c4:	0000007a 	andeq	r0, r0, sl, ror r0
 1c8:	25057401 	strcs	r7, [r5, #-1025]	@ 0xfffffbff
 1cc:	d4000000 	strle	r0, [r0], #-0
 1d0:	3c000001 	stccc	0, cr0, [r0], {1}
 1d4:	01000000 	mrseq	r0, (UNDEF: 0)
 1d8:	00022d9c 	muleq	r2, ip, sp
 1dc:	69700a00 	ldmdbvs	r0!, {r9, fp}^
 1e0:	7401006e 	strvc	r0, [r1], #-110	@ 0xffffff92
 1e4:	00002c22 	andeq	r2, r0, r2, lsr #24
 1e8:	00002c00 	andeq	r2, r0, r0, lsl #24
 1ec:	00002200 	andeq	r2, r0, r0, lsl #4
 1f0:	00720f00 	rsbseq	r0, r2, r0, lsl #30
 1f4:	2c0e7801 	stccs	8, cr7, [lr], {1}
 1f8:	73000000 	movwvc	r0, #0
 1fc:	71000000 	mrsvc	r0, (UNDEF: 0)
 200:	0b000000 	bleq	208 <.debug_info+0x208>
 204:	000001f0 	strdeq	r0, [r0], -r0	@ <UNPREDICTABLE>
 208:	000006c8 	andeq	r0, r0, r8, asr #13
 20c:	0001f80c 	andeq	pc, r1, ip, lsl #16
 210:	0006e000 	andeq	lr, r6, r0
 214:	00022300 	andeq	r2, r2, r0, lsl #6
 218:	50010d00 	andpl	r0, r1, r0, lsl #26
 21c:	00400c05 	subeq	r0, r0, r5, lsl #24
 220:	0b002020 	bleq	82a8 <using_staff_gpio_int+0x8068>
 224:	00000204 	andeq	r0, r0, r4, lsl #4
 228:	000006c8 	andeq	r0, r0, r8, asr #13
 22c:	013b0900 	teqeq	fp, r0, lsl #18
 230:	6a010000 	bvs	40238 <using_staff_gpio_int+0x3fff8>
 234:	00018006 	andeq	r8, r1, r6
 238:	00005400 	andeq	r5, r0, r0, lsl #8
 23c:	c59c0100 	ldrgt	r0, [ip, #256]	@ 0x100
 240:	0a000002 	beq	250 <.debug_info+0x250>
 244:	006e6970 	rsbeq	r6, lr, r0, ror r9
 248:	2c226a01 			@ <UNDEFINED> instruction: 0x2c226a01
 24c:	92000000 	andls	r0, r0, #0
 250:	86000000 	strhi	r0, [r0], -r0
 254:	10000000 	andne	r0, r0, r0
 258:	000001a5 	andeq	r0, r0, r5, lsr #3
 25c:	000002d5 	ldrdeq	r0, [r0], -r5
 260:	004c0305 	subeq	r0, ip, r5, lsl #6
 264:	a00c0000 	andge	r0, ip, r0
 268:	66000001 	strvs	r0, [r0], -r1
 26c:	84000005 	strhi	r0, [r0], #-5
 270:	0d000002 	stceq	0, cr0, [r0, #-8]
 274:	0c055001 	stceq	0, cr5, [r5], {1}
 278:	20200070 	eorcs	r0, r0, r0, ror r0
 27c:	0351010d 	cmpeq	r1, #1073741827	@ 0x40000003
 280:	005001f3 	ldrsheq	r0, [r0], #-19	@ 0xffffffed
 284:	0001c00c 	andeq	ip, r1, ip
 288:	0006ec00 	andeq	lr, r6, r0, lsl #24
 28c:	0002bb00 	andeq	fp, r2, r0, lsl #22
 290:	50010d00 	andpl	r0, r1, r0, lsl #26
 294:	00380305 	eorseq	r0, r8, r5, lsl #6
 298:	010d0000 	mrseq	r0, (UNDEF: 13)
 29c:	00030551 	andeq	r0, r3, r1, asr r5
 2a0:	0d000000 	stceq	0, cr0, [r0, #-0]
 2a4:	03055201 	movweq	r5, #20993	@ 0x5201
 2a8:	0000004c 	andeq	r0, r0, ip, asr #32
 2ac:	0253010d 	subseq	r0, r3, #1073741827	@ 0x40000003
 2b0:	020d6c08 	andeq	r6, sp, #8, 24	@ 0x800
 2b4:	f303007d 	vqadd.u8	q0, <illegal reg q1.5>, <illegal reg q14.5>
 2b8:	0b005001 	bleq	142c4 <using_staff_gpio_int+0x14084>
 2bc:	000001c4 	andeq	r0, r0, r4, asr #3
 2c0:	000006f8 	strdeq	r0, [r0], -r8
 2c4:	00721100 	rsbseq	r1, r2, r0, lsl #2
 2c8:	02d50000 	sbcseq	r0, r5, #0
 2cc:	2c120000 	ldccs	0, cr0, [r2], {-0}
 2d0:	12000000 	andne	r0, r0, #0
 2d4:	02c50400 	sbceq	r0, r5, #0, 8
 2d8:	e0090000 	and	r0, r9, r0
 2dc:	01000001 	tsteq	r0, r1
 2e0:	012c0664 			@ <UNDEFINED> instruction: 0x012c0664
 2e4:	00540000 	subseq	r0, r4, r0
 2e8:	9c010000 	stcls	0, cr0, [r1], {-0}
 2ec:	00000372 	andeq	r0, r0, r2, ror r3
 2f0:	6e69700a 	cdpvs	0, 6, cr7, cr9, cr10, {0}
 2f4:	22640100 	rsbcs	r0, r4, #0, 2
 2f8:	0000002c 	andeq	r0, r0, ip, lsr #32
 2fc:	000000ef 	andeq	r0, r0, pc, ror #1
 300:	000000e3 	andeq	r0, r0, r3, ror #1
 304:	0001a510 	andeq	sl, r1, r0, lsl r5
 308:	0002d500 	andeq	sp, r2, r0, lsl #10
 30c:	38030500 	stmdacc	r3, {r8, sl}
 310:	0c000000 	stceq	0, cr0, [r0], {-0}
 314:	0000014c 	andeq	r0, r0, ip, asr #2
 318:	00000566 	andeq	r0, r0, r6, ror #10
 31c:	00000331 	andeq	r0, r0, r1, lsr r3
 320:	0550010d 	ldrbeq	r0, [r0, #-269]	@ 0xfffffef3
 324:	2000640c 	andcs	r6, r0, ip, lsl #8
 328:	51010d20 	tstpl	r1, r0, lsr #26
 32c:	5001f303 	andpl	pc, r1, r3, lsl #6
 330:	016c0c00 	cmneq	ip, r0, lsl #24
 334:	06ec0000 	strbteq	r0, [ip], r0
 338:	03680000 	cmneq	r8, #0
 33c:	010d0000 	mrseq	r0, (UNDEF: 13)
 340:	38030550 	stmdacc	r3, {r4, r6, r8, sl}
 344:	0d000000 	stceq	0, cr0, [r0, #-0]
 348:	03055101 	movweq	r5, #20737	@ 0x5101
 34c:	00000000 	andeq	r0, r0, r0
 350:	0552010d 	ldrbeq	r0, [r2, #-269]	@ 0xfffffef3
 354:	00003803 	andeq	r3, r0, r3, lsl #16
 358:	53010d00 	movwpl	r0, #7424	@ 0x1d00
 35c:	0d660802 	stcleq	8, cr0, [r6, #-8]!
 360:	03007d02 	movweq	r7, #3330	@ 0xd02
 364:	005001f3 	ldrsheq	r0, [r0], #-19	@ 0xffffffed
 368:	0001700b 	andeq	r7, r1, fp
 36c:	0006f800 	andeq	pc, r6, r0, lsl #16
 370:	c9090000 	stmdbgt	r9, {}	@ <UNPREDICTABLE>
 374:	01000003 	tsteq	r0, r3
 378:	00fc065b 	rscseq	r0, ip, fp, asr r6
 37c:	00300000 	eorseq	r0, r0, r0
 380:	9c010000 	stcls	0, cr0, [r1], {-0}
 384:	000003e4 	andeq	r0, r0, r4, ror #7
 388:	6e69700a 	cdpvs	0, 6, cr7, cr9, cr10, {0}
 38c:	2a5b0100 	bcs	16c0794 <using_staff_gpio_int+0x16c0554>
 390:	0000002c 	andeq	r0, r0, ip, lsr #32
 394:	00000144 	andeq	r0, r0, r4, asr #2
 398:	00000140 	andeq	r0, r0, r0, asr #2
 39c:	0001a510 	andeq	sl, r1, r0, lsl r5
 3a0:	0003f400 	andeq	pc, r3, r0, lsl #8
 3a4:	1c030500 	stcne	5, cr0, [r3], {-0}
 3a8:	0c000000 	stceq	0, cr0, [r0], {-0}
 3ac:	0000011c 	andeq	r0, r0, ip, lsl r1
 3b0:	000006ec 	andeq	r0, r0, ip, ror #13
 3b4:	000003da 	ldrdeq	r0, [r0], -sl
 3b8:	0550010d 	ldrbeq	r0, [r0, #-269]	@ 0xfffffef3
 3bc:	00000c03 	andeq	r0, r0, r3, lsl #24
 3c0:	51010d00 	tstpl	r1, r0, lsl #26
 3c4:	00000305 	andeq	r0, r0, r5, lsl #6
 3c8:	010d0000 	mrseq	r0, (UNDEF: 13)
 3cc:	1c030552 	stcne	5, cr0, [r3], {82}	@ 0x52
 3d0:	0d000000 	stceq	0, cr0, [r0, #-0]
 3d4:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 3d8:	200b005e 	andcs	r0, fp, lr, asr r0
 3dc:	f8000001 			@ <UNDEFINED> instruction: 0xf8000001
 3e0:	00000006 	andeq	r0, r0, r6
 3e4:	00007211 	andeq	r7, r0, r1, lsl r2
 3e8:	0003f400 	andeq	pc, r3, r0, lsl #8
 3ec:	002c1200 	eoreq	r1, ip, r0, lsl #4
 3f0:	001a0000 	andseq	r0, sl, r0
 3f4:	0003e404 	andeq	lr, r3, r4, lsl #8
 3f8:	010d0900 	tsteq	sp, r0, lsl #18
 3fc:	55010000 	strpl	r0, [r1, #-0]
 400:	0000cc06 	andeq	ip, r0, r6, lsl #24
 404:	00003000 	andeq	r3, r0, r0
 408:	6b9c0100 	blvs	fe700810 <using_staff_gpio_int+0xfe7005d0>
 40c:	0a000004 	beq	424 <.debug_info+0x424>
 410:	006e6970 	rsbeq	r6, lr, r0, ror r9
 414:	2c2b5501 	stccs	5, cr5, [fp], #-4
 418:	69000000 	stmdbvs	r0, {}	@ <UNPREDICTABLE>
 41c:	65000001 	strvs	r0, [r0, #-1]
 420:	10000001 	andne	r0, r0, r1
 424:	000001a5 	andeq	r0, r0, r5, lsr #3
 428:	0000047b 	andeq	r0, r0, fp, ror r4
 42c:	00000305 	andeq	r0, r0, r5, lsl #6
 430:	ec0c0000 	stc	0, cr0, [ip], {-0}
 434:	ec000000 	stc	0, cr0, [r0], {-0}
 438:	61000006 	tstvs	r0, r6
 43c:	0d000004 	stceq	0, cr0, [r0, #-16]
 440:	03055001 	movweq	r5, #20481	@ 0x5001
 444:	0000000c 	andeq	r0, r0, ip
 448:	0551010d 	ldrbeq	r0, [r1, #-269]	@ 0xfffffef3
 44c:	00000003 	andeq	r0, r0, r3
 450:	52010d00 	andpl	r0, r1, #0, 26
 454:	00000305 	andeq	r0, r0, r5, lsl #6
 458:	010d0000 	mrseq	r0, (UNDEF: 13)
 45c:	58080253 	stmdapl	r8, {r0, r1, r4, r6, r9}
 460:	00f00b00 	rscseq	r0, r0, r0, lsl #22
 464:	06f80000 	ldrbteq	r0, [r8], r0
 468:	11000000 	mrsne	r0, (UNDEF: 0)
 46c:	00000072 	andeq	r0, r0, r2, ror r0
 470:	0000047b 	andeq	r0, r0, fp, ror r4
 474:	00002c12 	andeq	r2, r0, r2, lsl ip
 478:	04001b00 	streq	r1, [r0], #-2816	@ 0xfffff500
 47c:	0000046b 	andeq	r0, r0, fp, ror #8
 480:	00015309 	andeq	r5, r1, r9, lsl #6
 484:	064e0100 	strbeq	r0, [lr], -r0, lsl #2
 488:	000000ac 	andeq	r0, r0, ip, lsr #1
 48c:	00000020 	andeq	r0, r0, r0, lsr #32
 490:	04c59c01 	strbeq	r9, [r5], #3073	@ 0xc01
 494:	700a0000 	andvc	r0, sl, r0
 498:	01006e69 	tsteq	r0, r9, ror #28
 49c:	002c254e 	eoreq	r2, ip, lr, asr #10
 4a0:	01900000 	orrseq	r0, r0, r0
 4a4:	018a0000 	orreq	r0, sl, r0
 4a8:	c4130000 	ldrgt	r0, [r3], #-0
 4ac:	66000000 	strvs	r0, [r0], -r0
 4b0:	0d000005 	stceq	0, cr0, [r0, #-20]	@ 0xffffffec
 4b4:	0c055001 	stceq	0, cr5, [r5], {1}
 4b8:	20200058 	eorcs	r0, r0, r8, asr r0
 4bc:	0351010d 	cmpeq	r1, #1073741827	@ 0x40000003
 4c0:	005001f3 	ldrsheq	r0, [r0], #-19	@ 0xffffffed
 4c4:	03520900 	cmpeq	r2, #0, 18
 4c8:	43010000 	movwmi	r0, #4096	@ 0x1000
 4cc:	00008c06 	andeq	r8, r0, r6, lsl #24
 4d0:	00002000 	andeq	r2, r0, r0
 4d4:	0a9c0100 	beq	fe7008dc <using_staff_gpio_int+0xfe70069c>
 4d8:	0a000005 	beq	4f4 <.debug_info+0x4f4>
 4dc:	006e6970 	rsbeq	r6, lr, r0, ror r9
 4e0:	2c244301 	stccs	3, cr4, [r4], #-4
 4e4:	c2000000 	andgt	r0, r0, #0
 4e8:	bc000001 	stclt	0, cr0, [r0], {1}
 4ec:	13000001 	movwne	r0, #1
 4f0:	000000a4 	andeq	r0, r0, r4, lsr #1
 4f4:	00000566 	andeq	r0, r0, r6, ror #10
 4f8:	0550010d 	ldrbeq	r0, [r0, #-269]	@ 0xfffffef3
 4fc:	20004c0c 	andcs	r4, r0, ip, lsl #24
 500:	51010d20 	tstpl	r1, r0, lsr #26
 504:	5001f303 	andpl	pc, r1, r3, lsl #6
 508:	bd0e0000 	stclt	0, cr0, [lr, #-0]
 50c:	01000000 	mrseq	r0, (UNDEF: 0)
 510:	00250536 	eoreq	r0, r5, r6, lsr r5
 514:	00700000 	rsbseq	r0, r0, r0
 518:	001c0000 	andseq	r0, ip, r0
 51c:	9c010000 	stcls	0, cr0, [r1], {-0}
 520:	00000566 	andeq	r0, r0, r6, ror #10
 524:	0001f314 	andeq	pc, r1, r4, lsl r3	@ <UNPREDICTABLE>
 528:	0e380100 	cdpeq	1, 3, cr0, cr8, cr0, {0}
 52c:	0000002c 	andeq	r0, r0, ip, lsr #32
 530:	00b51531 	adcseq	r1, r5, r1, lsr r5
 534:	39010000 	stmdbcc	r1, {}	@ <UNPREDICTABLE>
 538:	00002c0e 	andeq	r2, r0, lr, lsl #24
 53c:	0001f000 	andeq	pc, r1, r0
 540:	0001ee00 	andeq	lr, r1, r0, lsl #28
 544:	666f1600 	strbtvs	r1, [pc], -r0, lsl #12
 548:	3a010066 	bcc	406e8 <using_staff_gpio_int+0x404a8>
 54c:	00002c0e 	andeq	r2, r0, lr, lsl #24
 550:	7c131100 	ldcvc	1, cr1, [r3], {-0}
 554:	e0000000 	and	r0, r0, r0
 558:	0d000006 	stceq	0, cr0, [r0, #-24]	@ 0xffffffe8
 55c:	0c055001 	stceq	0, cr5, [r5], {1}
 560:	2000b208 	andcs	fp, r0, r8, lsl #4
 564:	87090000 	strhi	r0, [r9, -r0]
 568:	01000001 	tsteq	r0, r1
 56c:	002c061e 	eoreq	r0, ip, lr, lsl r6
 570:	00440000 	subeq	r0, r4, r0
 574:	9c010000 	stcls	0, cr0, [r1], {-0}
 578:	00000607 	andeq	r0, r0, r7, lsl #12
 57c:	00014e17 	andeq	r4, r1, r7, lsl lr
 580:	1c1e0100 	ldcne	1, cr0, [lr], {-0}
 584:	0000002c 	andeq	r0, r0, ip, lsr #32
 588:	00000207 	andeq	r0, r0, r7, lsl #4
 58c:	00000203 	andeq	r0, r0, r3, lsl #4
 590:	6e69700a 	cdpvs	0, 6, cr7, cr9, cr10, {0}
 594:	2b1e0100 	blcs	78099c <using_staff_gpio_int+0x78075c>
 598:	0000002c 	andeq	r0, r0, ip, lsr #32
 59c:	00000229 	andeq	r0, r0, r9, lsr #4
 5a0:	00000225 	andeq	r0, r0, r5, lsr #4
 5a4:	66666f16 	uqadd16vs	r6, r6, r6
 5a8:	0e290100 	cdpeq	1, 2, cr0, cr9, cr0, {0}
 5ac:	0000002c 	andeq	r0, r0, ip, lsr #32
 5b0:	00440b11 	subeq	r0, r4, r1, lsl fp
 5b4:	06c80000 	strbeq	r0, [r8], r0
 5b8:	540c0000 	strpl	r0, [ip], #-0
 5bc:	07000000 	streq	r0, [r0, -r0]
 5c0:	d6000006 	strle	r0, [r0], -r6
 5c4:	0d000005 	stceq	0, cr0, [r0, #-20]	@ 0xffffffec
 5c8:	75025001 	strvc	r5, [r2, #-1]
 5cc:	51010d00 	tstpl	r1, r0, lsl #26
 5d0:	00743104 	rsbseq	r3, r4, r4, lsl #2
 5d4:	580b0024 	stmdapl	fp, {r2, r5}
 5d8:	c8000000 	stmdagt	r0, {}	@ <UNPREDICTABLE>
 5dc:	0c000006 	stceq	0, cr0, [r0], {6}
 5e0:	00000064 	andeq	r0, r0, r4, rrx
 5e4:	000006d4 	ldrdeq	r0, [r0], -r4
 5e8:	000005fd 	strdeq	r0, [r0], -sp
 5ec:	0550010d 	ldrbeq	r0, [r0, #-269]	@ 0xfffffef3
 5f0:	00b2140c 	adcseq	r1, r2, ip, lsl #8
 5f4:	51010d20 	tstpl	r1, r0, lsr #26
 5f8:	243d4003 	ldrtcs	r4, [sp], #-3
 5fc:	00680b00 	rsbeq	r0, r8, r0, lsl #22
 600:	06c80000 	strbeq	r0, [r8], r0
 604:	18000000 	stmdane	r0, {}	@ <UNPREDICTABLE>
 608:	000003b3 			@ <UNDEFINED> instruction: 0x000003b3
 60c:	200d1901 	andcs	r1, sp, r1, lsl #18
 610:	0c000000 	stceq	0, cr0, [r0], {-0}
 614:	01000000 	mrseq	r0, (UNDEF: 0)
 618:	00065e9c 	muleq	r6, ip, lr
 61c:	014e1700 	cmpeq	lr, r0, lsl #14
 620:	19010000 	stmdbne	r1, {}	@ <UNPREDICTABLE>
 624:	00005d20 	andeq	r5, r0, r0, lsr #26
 628:	00024b00 	andeq	r4, r2, r0, lsl #22
 62c:	00024700 	andeq	r4, r2, r0, lsl #14
 630:	61760a00 	cmnvs	r6, r0, lsl #20
 634:	1901006c 	stmdbne	r1, {r2, r3, r5, r6}
 638:	00002c2f 	andeq	r2, r0, pc, lsr #24
 63c:	00027000 	andeq	r7, r2, r0
 640:	00026c00 	andeq	r6, r2, r0, lsl #24
 644:	00281300 	eoreq	r1, r8, r0, lsl #6
 648:	065e0000 	ldrbeq	r0, [lr], -r0
 64c:	010d0000 	mrseq	r0, (UNDEF: 13)
 650:	01f30350 	mvnseq	r0, r0, asr r3
 654:	51010d50 	tstpl	r1, r0, asr sp
 658:	5101f303 	tstpl	r1, r3, lsl #6	@ <UNPREDICTABLE>
 65c:	3e180000 	cdpcc	0, 1, cr0, cr8, cr0, {0}
 660:	01000003 	tsteq	r0, r3
 664:	00000d16 	andeq	r0, r0, r6, lsl sp
 668:	00200000 	eoreq	r0, r0, r0
 66c:	9c010000 	stcls	0, cr0, [r1], {-0}
 670:	000006c1 	andeq	r0, r0, r1, asr #13
 674:	00014e17 	andeq	r4, r1, r7, lsl lr
 678:	21160100 	tstcs	r6, r0, lsl #2
 67c:	000006c1 	andeq	r0, r0, r1, asr #13
 680:	00000295 	muleq	r0, r5, r2
 684:	00000291 	muleq	r0, r1, r2
 688:	6c61760a 	stclvs	6, cr7, [r1], #-40	@ 0xffffffd8
 68c:	30160100 	andscc	r0, r6, r0, lsl #2
 690:	0000002c 	andeq	r0, r0, ip, lsr #32
 694:	000002b7 			@ <UNDEFINED> instruction: 0x000002b7
 698:	000002b3 			@ <UNDEFINED> instruction: 0x000002b3
 69c:	0000100c 	andeq	r1, r0, ip
 6a0:	00070400 	andeq	r0, r7, r0, lsl #8
 6a4:	0006b000 	andeq	fp, r6, r0
 6a8:	50010d00 	andpl	r0, r1, r0, lsl #26
 6ac:	00007402 	andeq	r7, r0, r2, lsl #8
 6b0:	00001c13 	andeq	r1, r0, r3, lsl ip
 6b4:	00071000 	andeq	r1, r7, r0
 6b8:	50010d00 	andpl	r0, r1, r0, lsl #26
 6bc:	00007402 	andeq	r7, r0, r2, lsl #8
 6c0:	c7041900 	strgt	r1, [r4, -r0, lsl #18]
 6c4:	1a000006 	bne	6e4 <.debug_info+0x6e4>
 6c8:	00017b1b 	andeq	r7, r1, fp, lsl fp
 6cc:	00017b00 	andeq	r7, r1, r0, lsl #22
 6d0:	06810400 	streq	r0, [r1], r0, lsl #8
 6d4:	0003431b 	andeq	r4, r3, fp, lsl r3
 6d8:	00034300 	andeq	r4, r3, r0, lsl #6
 6dc:	06a10400 	strteq	r0, [r1], r0, lsl #8
 6e0:	0000d01b 	andeq	sp, r0, fp, lsl r0
 6e4:	0000d000 	andeq	sp, r0, r0
 6e8:	0aa50400 	beq	fe9416f0 <using_staff_gpio_int+0xfe9414b0>
 6ec:	0002731b 	andeq	r7, r2, fp, lsl r3
 6f0:	00027300 	andeq	r7, r2, r0, lsl #6
 6f4:	052e0400 	streq	r0, [lr, #-1024]!	@ 0xfffffc00
 6f8:	0001001b 	andeq	r0, r1, fp, lsl r0
 6fc:	00010000 	andeq	r0, r1, r0
 700:	06730400 	ldrbteq	r0, [r3], -r0, lsl #8
 704:	0003b81b 	andeq	fp, r3, fp, lsl r8
 708:	0003b800 	andeq	fp, r3, r0, lsl #16
 70c:	0aa60400 	beq	fe981714 <using_staff_gpio_int+0xfe9814d4>
 710:	0001c31b 	andeq	ip, r1, fp, lsl r3
 714:	0001c300 	andeq	ip, r1, r0, lsl #6
 718:	06a20400 	strteq	r0, [r2], r0, lsl #8
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	@ 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	@ 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <using_staff_gpio_int+0x2bfe6c>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00260400 	eoreq	r0, r6, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	3e010405 	cdpcc	4, 0, cr0, cr1, cr5, {0}
  34:	490b0b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp}
  38:	3b0b3a13 	blcc	2ce88c <using_staff_gpio_int+0x2ce64c>
  3c:	010b390b 	tsteq	fp, fp, lsl #18
  40:	06000013 			@ <UNDEFINED> instruction: 0x06000013
  44:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
  48:	00000b1c 	andeq	r0, r0, ip, lsl fp
  4c:	03002807 	movweq	r2, #2055	@ 0x807
  50:	00061c0e 	andeq	r1, r6, lr, lsl #24
  54:	002e0800 	eoreq	r0, lr, r0, lsl #16
  58:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  5c:	0b3b0b3a 	bleq	ec2d4c <using_staff_gpio_int+0xec2b0c>
  60:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  64:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  68:	42971840 	addsmi	r1, r7, #64, 16	@ 0x400000
  6c:	09000019 	stmdbeq	r0, {r0, r3, r4}
  70:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  74:	0b3a0e03 	bleq	e83888 <using_staff_gpio_int+0xe83648>
  78:	0b390b3b 	bleq	e42d6c <using_staff_gpio_int+0xe42b2c>
  7c:	01111927 	tsteq	r1, r7, lsr #18
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			@ <UNDEFINED> instruction: 0x01194297
  88:	0a000013 	beq	dc <.debug_abbrev+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <using_staff_gpio_int+0xec2b40>
  94:	13490b39 	movtne	r0, #39737	@ 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
  9c:	0b000017 	bleq	100 <.debug_abbrev+0x100>
  a0:	00018289 	andeq	r8, r1, r9, lsl #5
  a4:	13310111 	teqne	r1, #1073741828	@ 0x40000004
  a8:	890c0000 	stmdbhi	ip, {}	@ <UNPREDICTABLE>
  ac:	11010182 	smlabbne	r1, r2, r1, r0
  b0:	01133101 	tsteq	r3, r1, lsl #2
  b4:	0d000013 	stceq	0, cr0, [r0, #-76]	@ 0xffffffb4
  b8:	0001828a 	andeq	r8, r1, sl, lsl #5
  bc:	42911802 	addsmi	r1, r1, #131072	@ 0x20000
  c0:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
  c4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  c8:	0b3a0e03 	bleq	e838dc <using_staff_gpio_int+0xe8369c>
  cc:	0b390b3b 	bleq	e42dc0 <using_staff_gpio_int+0xe42b80>
  d0:	13491927 	movtne	r1, #39207	@ 0x9927
  d4:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  d8:	42971840 	addsmi	r1, r7, #64, 16	@ 0x400000
  dc:	00130119 	andseq	r0, r3, r9, lsl r1
  e0:	00340f00 	eorseq	r0, r4, r0, lsl #30
  e4:	0b3a0803 	bleq	e820f8 <using_staff_gpio_int+0xe81eb8>
  e8:	0b390b3b 	bleq	e42ddc <using_staff_gpio_int+0xe42b9c>
  ec:	17021349 	strne	r1, [r2, -r9, asr #6]
  f0:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
  f4:	00341000 	eorseq	r1, r4, r0
  f8:	13490e03 	movtne	r0, #40451	@ 0x9e03
  fc:	18021934 	stmdane	r2, {r2, r4, r5, r8, fp, ip}
 100:	01110000 	tsteq	r1, r0
 104:	01134901 	tsteq	r3, r1, lsl #18
 108:	12000013 	andne	r0, r0, #19
 10c:	13490021 	movtne	r0, #36897	@ 0x9021
 110:	00000b2f 	andeq	r0, r0, pc, lsr #22
 114:	01828913 	orreq	r8, r2, r3, lsl r9
 118:	31011101 	tstcc	r1, r1, lsl #2
 11c:	14000013 	strne	r0, [r0], #-19	@ 0xffffffed
 120:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 124:	0b3b0b3a 	bleq	ec2e14 <using_staff_gpio_int+0xec2bd4>
 128:	13490b39 	movtne	r0, #39737	@ 0x9b39
 12c:	00000b1c 	andeq	r0, r0, ip, lsl fp
 130:	03003415 	movweq	r3, #1045	@ 0x415
 134:	3b0b3a0e 	blcc	2ce974 <using_staff_gpio_int+0x2ce734>
 138:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 13c:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
 140:	00001742 	andeq	r1, r0, r2, asr #14
 144:	03003416 	movweq	r3, #1046	@ 0x416
 148:	3b0b3a08 	blcc	2ce970 <using_staff_gpio_int+0x2ce730>
 14c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 150:	000b1c13 	andeq	r1, fp, r3, lsl ip
 154:	00051700 	andeq	r1, r5, r0, lsl #14
 158:	0b3a0e03 	bleq	e8396c <using_staff_gpio_int+0xe8372c>
 15c:	0b390b3b 	bleq	e42e50 <using_staff_gpio_int+0xe42c10>
 160:	17021349 	strne	r1, [r2, -r9, asr #6]
 164:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
 168:	012e1800 			@ <UNDEFINED> instruction: 0x012e1800
 16c:	0b3a0e03 	bleq	e83980 <using_staff_gpio_int+0xe83740>
 170:	0b390b3b 	bleq	e42e64 <using_staff_gpio_int+0xe42c24>
 174:	01111927 	tsteq	r1, r7, lsr #18
 178:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 17c:	01194297 			@ <UNDEFINED> instruction: 0x01194297
 180:	19000013 	stmdbne	r0, {r0, r1, r4}
 184:	0b0b000f 	bleq	2c01c8 <using_staff_gpio_int+0x2bff88>
 188:	00001349 	andeq	r1, r0, r9, asr #6
 18c:	0000351a 	andeq	r3, r0, sl, lsl r5
 190:	002e1b00 	eoreq	r1, lr, r0, lsl #22
 194:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 198:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
 19c:	0b3b0b3a 	bleq	ec2e8c <using_staff_gpio_int+0xec2c4c>
 1a0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000210 	andeq	r0, r0, r0, lsl r2
   8:	00000223 	andeq	r0, r0, r3, lsr #4
   c:	23500001 	cmpcs	r0, #1
  10:	40000002 	andmi	r0, r0, r2
  14:	01000002 	tsteq	r0, r2
  18:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  2c:	000001d4 	ldrdeq	r0, [r0], -r4
  30:	000001e0 	andeq	r0, r0, r0, ror #3
  34:	e0500001 	subs	r0, r0, r1
  38:	e4000001 	str	r0, [r0], #-1
  3c:	04000001 	streq	r0, [r0], #-1
  40:	5001f300 	andpl	pc, r1, r0, lsl #6
  44:	0001e49f 	muleq	r1, pc, r4	@ <UNPREDICTABLE>
  48:	0001ef00 	andeq	lr, r1, r0, lsl #30
  4c:	50000100 	andpl	r0, r0, r0, lsl #2
  50:	000001ef 	andeq	r0, r0, pc, ror #3
  54:	00000200 	andeq	r0, r0, r0, lsl #4
  58:	00540001 	subseq	r0, r4, r1
  5c:	10000002 	andne	r0, r0, r2
  60:	04000002 	streq	r0, [r0], #-2
  64:	5001f300 	andpl	pc, r1, r0, lsl #6
  68:	0000009f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
	...
  74:	10000002 	andne	r0, r0, r2
  78:	01000002 	tsteq	r0, r2
  7c:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  90:	01800000 	orreq	r0, r0, r0
  94:	019c0000 	orrseq	r0, ip, r0
  98:	00010000 	andeq	r0, r1, r0
  9c:	00019c50 	andeq	r9, r1, r0, asr ip
  a0:	00019f00 	andeq	r9, r1, r0, lsl #30
  a4:	51000100 	mrspl	r0, (UNDEF: 16)
  a8:	0000019f 	muleq	r0, pc, r1	@ <UNPREDICTABLE>
  ac:	000001a8 	andeq	r0, r0, r8, lsr #3
  b0:	01f30004 	mvnseq	r0, r4
  b4:	01a89f50 			@ <UNDEFINED> instruction: 0x01a89f50
  b8:	01bc0000 			@ <UNDEFINED> instruction: 0x01bc0000
  bc:	00010000 	andeq	r0, r1, r0
  c0:	0001bc50 	andeq	fp, r1, r0, asr ip
  c4:	0001bf00 	andeq	fp, r1, r0, lsl #30
  c8:	91000200 	mrsls	r0, R8_usr
  cc:	0001bf68 	andeq	fp, r1, r8, ror #30
  d0:	0001d400 	andeq	sp, r1, r0, lsl #8
  d4:	f3000400 	vshl.u8	d0, d0, d0
  d8:	009f5001 	addseq	r5, pc, r1
	...
  ec:	2c000000 	stccs	0, cr0, [r0], {-0}
  f0:	48000001 	stmdami	r0, {r0}
  f4:	01000001 	tsteq	r0, r1
  f8:	01485000 	mrseq	r5, (UNDEF: 72)
  fc:	014b0000 	mrseq	r0, (UNDEF: 75)
 100:	00010000 	andeq	r0, r1, r0
 104:	00014b51 	andeq	r4, r1, r1, asr fp
 108:	00015400 	andeq	r5, r1, r0, lsl #8
 10c:	f3000400 	vshl.u8	d0, d0, d0
 110:	549f5001 	ldrpl	r5, [pc], #1	@ 118 <.debug_loc+0x118>
 114:	68000001 	stmdavs	r0, {r0}
 118:	01000001 	tsteq	r0, r1
 11c:	01685000 	cmneq	r8, r0
 120:	016b0000 	cmneq	fp, r0
 124:	00020000 	andeq	r0, r2, r0
 128:	016b6891 			@ <UNDEFINED> instruction: 0x016b6891
 12c:	01800000 	orreq	r0, r0, r0
 130:	00040000 	andeq	r0, r4, r0
 134:	9f5001f3 	svcls	0x005001f3
	...
 144:	000000fc 	strdeq	r0, [r0], -ip
 148:	00000118 	andeq	r0, r0, r8, lsl r1
 14c:	18500001 	ldmdane	r0, {r0}^
 150:	2c000001 	stccs	0, cr0, [r0], {1}
 154:	04000001 	streq	r0, [r0], #-1
 158:	5001f300 	andpl	pc, r1, r0, lsl #6
 15c:	0000009f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
	...
 168:	0000cc00 	andeq	ip, r0, r0, lsl #24
 16c:	0000e800 	andeq	lr, r0, r0, lsl #16
 170:	50000100 	andpl	r0, r0, r0, lsl #2
 174:	000000e8 	andeq	r0, r0, r8, ror #1
 178:	000000fc 	strdeq	r0, [r0], -ip
 17c:	01f30004 	mvnseq	r0, r4
 180:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 190:	000000ac 	andeq	r0, r0, ip, lsr #1
 194:	000000c0 	andeq	r0, r0, r0, asr #1
 198:	c0500001 	subsgt	r0, r0, r1
 19c:	c3000000 	movwgt	r0, #0
 1a0:	01000000 	mrseq	r0, (UNDEF: 0)
 1a4:	00c35100 	sbceq	r5, r3, r0, lsl #2
 1a8:	00cc0000 	sbceq	r0, ip, r0
 1ac:	00040000 	andeq	r0, r4, r0
 1b0:	9f5001f3 	svcls	0x005001f3
	...
 1c0:	008c0000 	addeq	r0, ip, r0
 1c4:	00a00000 	adceq	r0, r0, r0
 1c8:	00010000 	andeq	r0, r1, r0
 1cc:	0000a050 	andeq	sl, r0, r0, asr r0
 1d0:	0000a300 	andeq	sl, r0, r0, lsl #6
 1d4:	51000100 	mrspl	r0, (UNDEF: 16)
 1d8:	000000a3 	andeq	r0, r0, r3, lsr #1
 1dc:	000000ac 	andeq	r0, r0, ip, lsr #1
 1e0:	01f30004 	mvnseq	r0, r4
 1e4:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 1f0:	0000007c 	andeq	r0, r0, ip, ror r0
 1f4:	00000080 	andeq	r0, r0, r0, lsl #1
 1f8:	00500001 	subseq	r0, r0, r1
	...
 204:	2c000000 	stccs	0, cr0, [r0], {-0}
 208:	43000000 	movwmi	r0, #0
 20c:	01000000 	mrseq	r0, (UNDEF: 0)
 210:	00435000 	subeq	r5, r3, r0
 214:	00700000 	rsbseq	r0, r0, r0
 218:	00010000 	andeq	r0, r1, r0
 21c:	00000055 	andeq	r0, r0, r5, asr r0
	...
 228:	00002c00 	andeq	r2, r0, r0, lsl #24
 22c:	00004300 	andeq	r4, r0, r0, lsl #6
 230:	51000100 	mrspl	r0, (UNDEF: 16)
 234:	00000043 	andeq	r0, r0, r3, asr #32
 238:	00000070 	andeq	r0, r0, r0, ror r0
 23c:	00540001 	subseq	r0, r4, r1
	...
 248:	20000000 	andcs	r0, r0, r0
 24c:	27000000 	strcs	r0, [r0, -r0]
 250:	01000000 	mrseq	r0, (UNDEF: 0)
 254:	00275000 	eoreq	r5, r7, r0
 258:	002c0000 	eoreq	r0, ip, r0
 25c:	00040000 	andeq	r0, r4, r0
 260:	9f5001f3 	svcls	0x005001f3
	...
 270:	00000020 	andeq	r0, r0, r0, lsr #32
 274:	00000027 	andeq	r0, r0, r7, lsr #32
 278:	27510001 	ldrbcs	r0, [r1, -r1]
 27c:	2c000000 	stccs	0, cr0, [r0], {-0}
 280:	04000000 	streq	r0, [r0], #-0
 284:	5101f300 	mrspl	pc, SP_irq	@ <UNPREDICTABLE>
 288:	0000009f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
	...
 298:	00000f00 	andeq	r0, r0, r0, lsl #30
 29c:	50000100 	andpl	r0, r0, r0, lsl #2
 2a0:	0000000f 	andeq	r0, r0, pc
 2a4:	00000020 	andeq	r0, r0, r0, lsr #32
 2a8:	00540001 	subseq	r0, r4, r1
	...
 2b8:	0f000000 	svceq	0x00000000
 2bc:	01000000 	mrseq	r0, (UNDEF: 0)
 2c0:	000f5100 	andeq	r5, pc, r0, lsl #2
 2c4:	00200000 	eoreq	r0, r0, r0
 2c8:	00010000 	andeq	r0, r1, r0
 2cc:	00000055 	andeq	r0, r0, r5, asr r0
 2d0:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000244 	andeq	r0, r0, r4, asr #4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001d3 	ldrdeq	r0, [r0], -r3
   4:	00770003 	rsbseq	r0, r7, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	@ 0x6300
  2c:	73632f73 	cmnvc	r3, #460	@ 0x1cc
  30:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  34:	7734322d 	ldrvc	r3, [r4, -sp, lsr #4]!
  38:	2f2f6e69 	svccs	0x002f6e69
  3c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  40:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  44:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  48:	67000065 	strvs	r0, [r0, -r5, rrx]
  4c:	2d6f6970 			@ <UNDEFINED> instruction: 0x2d6f6970
  50:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
  54:	00000063 	andeq	r0, r0, r3, rrx
  58:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  5c:	00682e6f 	rsbeq	r2, r8, pc, ror #28
  60:	72000001 	andvc	r0, r0, #1
  64:	692d6970 	pushvs	{r4, r5, r6, r8, fp, sp, lr}
  68:	7265746e 	rsbvc	r7, r5, #1845493760	@ 0x6e000000
  6c:	74707572 	ldrbtvc	r7, [r0], #-1394	@ 0xfffffa8e
  70:	00682e73 	rsbeq	r2, r8, r3, ror lr
  74:	72000001 	andvc	r0, r0, #1
  78:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  7c:	00000100 	andeq	r0, r0, r0, lsl #2
  80:	00350500 	eorseq	r0, r5, r0, lsl #10
  84:	00000205 	andeq	r0, r0, r5, lsl #4
  88:	15030000 	strne	r0, [r3, #-0]
  8c:	05010601 	streq	r0, [r1, #-1537]	@ 0xfffff9ff
  90:	05670605 	strbeq	r0, [r7, #-1541]!	@ 0xfffff9fb
  94:	05010611 	streq	r0, [r1, #-1553]	@ 0xfffff9ef
  98:	01052e05 	tsteq	r5, r5, lsl #28
  9c:	06340567 	ldrteq	r0, [r4], -r7, ror #10
  a0:	0501062f 	streq	r0, [r1, #-1583]	@ 0xfffff9d1
  a4:	052f0605 	streq	r0, [pc, #-1541]!	@ fffffaa7 <using_staff_gpio_int+0xfffff867>
  a8:	052f0601 	streq	r0, [pc, #-1537]!	@ fffffaaf <using_staff_gpio_int+0xfffff86f>
  ac:	05310630 	ldreq	r0, [r1, #-1584]!	@ 0xfffff9d0
  b0:	07051305 	streq	r1, [r5, -r5, lsl #6]
  b4:	30050106 	andcc	r0, r5, r6, lsl #2
  b8:	06050549 	streq	r0, [r5], -r9, asr #10
  bc:	33832f6a 	orrcc	r2, r3, #424	@ 0x1a8
  c0:	01056913 	tsteq	r5, r3, lsl r9
  c4:	1e052f06 	cdpne	15, 0, cr2, cr5, cr6, {0}
  c8:	05055206 	streq	r5, [r5, #-518]	@ 0xfffffdfa
  cc:	18051330 	stmdane	r5, {r4, r5, r8, r9, ip}
  d0:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
  d4:	05134b06 	ldreq	r4, [r3, #-2822]	@ 0xfffff4fa
  d8:	05010615 	streq	r0, [r1, #-1557]	@ 0xfffff9eb
  dc:	29052f01 	stmdbcs	r5, {r0, r8, r9, sl, fp, sp}
  e0:	05056d06 	streq	r6, [r5, #-3334]	@ 0xfffff2fa
  e4:	06070513 			@ <UNDEFINED> instruction: 0x06070513
  e8:	49290501 	stmdbmi	r9!, {r0, r8, sl}
  ec:	31060505 	tstcc	r6, r5, lsl #10
  f0:	01054a06 	tsteq	r5, r6, lsl #20
  f4:	062a052f 	strteq	r0, [sl], -pc, lsr #10
  f8:	13050551 	movwne	r0, #21841	@ 0x5551
  fc:	01060705 	tsteq	r6, r5, lsl #14
 100:	05492a05 	strbeq	r2, [r9, #-2565]	@ 0xfffff5fb
 104:	06310605 	ldrteq	r0, [r1], -r5, lsl #12
 108:	2f01054a 	svccs	0x0001054a
 10c:	4d063005 	stcmi	0, cr3, [r6, #-20]	@ 0xffffffec
 110:	05130505 	ldreq	r0, [r3, #-1285]	@ 0xfffffafb
 114:	05010607 	streq	r0, [r1, #-1543]	@ 0xfffff9f9
 118:	05054930 	streq	r4, [r5, #-2352]	@ 0xfffff6d0
 11c:	06013106 	streq	r3, [r1], -r6, lsl #2
 120:	052e0682 	streq	r0, [lr, #-1666]!	@ 0xfffff97e
 124:	0505852f 	streq	r8, [r5, #-1327]	@ 0xfffffad1
 128:	06070513 			@ <UNDEFINED> instruction: 0x06070513
 12c:	492f0501 	stmdbmi	pc!, {r0, r8, sl}	@ <UNPREDICTABLE>
 130:	31060505 	tstcc	r6, r5, lsl #10
 134:	06820601 	streq	r0, [r2], r1, lsl #12
 138:	8827052e 	stmdahi	r7!, {r1, r2, r3, r5, r8, sl}
 13c:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 140:	0d056706 	stceq	7, cr6, [r5, #-24]	@ 0xffffffe8
 144:	07050106 	streq	r0, [r5, -r6, lsl #2]
 148:	0609052e 	streq	r0, [r9], -lr, lsr #10
 14c:	1305054b 	movwne	r0, #21835	@ 0x554b
 150:	01052e06 	tsteq	r5, r6, lsl #28
 154:	0609052f 	streq	r0, [r9], -pc, lsr #10
 158:	9e060148 	cdpls	1, 0, cr0, cr6, cr8, {2}
 15c:	27052e06 	strcs	r2, [r5, -r6, lsl #28]
 160:	050106a2 	streq	r0, [r1, #-1698]	@ 0xfffff95e
 164:	05670605 	strbeq	r0, [r7, #-1541]!	@ 0xfffff9fb
 168:	0501060d 	streq	r0, [r1, #-1549]	@ 0xfffff9f3
 16c:	09052e07 	stmdbeq	r5, {r0, r1, r2, r9, sl, fp, sp}
 170:	05054b06 	streq	r4, [r5, #-2822]	@ 0xfffff4fa
 174:	052e0613 	streq	r0, [lr, #-1555]!	@ 0xfffff9ed
 178:	09052f01 	stmdbeq	r5, {r0, r8, r9, sl, fp, sp}
 17c:	06014806 	streq	r4, [r1], -r6, lsl #16
 180:	052e069e 	streq	r0, [lr, #-1694]!	@ 0xfffff962
 184:	0505a627 	streq	sl, [r5, #-1575]	@ 0xfffff9d9
 188:	06070513 			@ <UNDEFINED> instruction: 0x06070513
 18c:	4b100501 	blmi	401598 <using_staff_gpio_int+0x401358>
 190:	05330105 	ldreq	r0, [r3, #-261]!	@ 0xfffffefb
 194:	2e790327 	cdpcs	3, 7, cr0, cr9, cr7, {1}
 198:	4d060505 	stcmi	5, cr0, [r6, #-20]	@ 0xffffffec
 19c:	0613052f 	ldreq	r0, [r3], -pc, lsr #10
 1a0:	4a2d0501 	bmi	b415ac <using_staff_gpio_int+0xb4136c>
 1a4:	052e0e05 	streq	r0, [lr, #-3589]!	@ 0xfffff1fb
 1a8:	2f2f0605 	svccs	0x002f0605
 1ac:	01060c05 	tsteq	r6, r5, lsl #24
 1b0:	052f0105 	streq	r0, [pc, #-261]!	@ b3 <.debug_line+0xb3>
 1b4:	054d0625 	strbeq	r0, [sp, #-1573]	@ 0xfffff9db
 1b8:	07051305 	streq	r1, [r5, -r5, lsl #6]
 1bc:	25050106 	strcs	r0, [r5, #-262]	@ 0xfffffefa
 1c0:	06050549 	streq	r0, [r5], -r9, asr #10
 1c4:	05832f4d 	streq	r2, [r3, #3917]	@ 0xf4d
 1c8:	052f0601 	streq	r0, [pc, #-1537]!	@ fffffbcf <using_staff_gpio_int+0xfffff98f>
 1cc:	054c0620 	strbeq	r0, [ip, #-1568]	@ 0xfffff9e0
 1d0:	02020121 	andeq	r0, r2, #1073741832	@ 0x40000008
 1d4:	Address 0x1d4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f515249 	svcpl	0x00515249
   4:	646e6570 	strbtvs	r6, [lr], #-1392	@ 0xfffffa90
   8:	5f676e69 	svcpl	0x00676e69
   c:	68630032 	stmdavs	r3!, {r1, r4, r5}^
  10:	44007261 	strmi	r7, [r0], #-609	@ 0xfffffd9f
  14:	62617369 	rsbvs	r7, r1, #-1543503871	@ 0xa4000001
  18:	425f656c 	subsmi	r6, pc, #108, 10	@ 0x1b000000
  1c:	63697361 	cmnvs	r9, #-2080374783	@ 0x84000001
  20:	5152495f 	cmppl	r2, pc, asr r9
  24:	50470073 	subpl	r0, r7, r3, ror r0
  28:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	@ <UNPREDICTABLE>
  2c:	0030544e 	eorseq	r5, r0, lr, asr #8
  30:	4f495047 	svcmi	0x00495047
  34:	544e495f 	strbpl	r4, [lr], #-2399	@ 0xfffff6a1
  38:	50470031 	subpl	r0, r7, r1, lsr r0
  3c:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	@ <UNPREDICTABLE>
  40:	0032544e 	eorseq	r5, r2, lr, asr #8
  44:	4f495047 	svcmi	0x00495047
  48:	544e495f 	strbpl	r4, [lr], #-2399	@ 0xfffff6a1
  4c:	68730033 	ldmdavs	r3!, {r0, r1, r4, r5}^
  50:	2074726f 	rsbscs	r7, r4, pc, ror #4
  54:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  58:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  5c:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  60:	51494600 	cmppl	r9, r0, lsl #12
  64:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
  68:	6c6f7274 	stclvs	2, cr7, [pc], #-464	@ fffffea0 <using_staff_gpio_int+0xfffffc60>
  6c:	736e7500 	cmnvc	lr, #0, 10
  70:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  74:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  78:	70670074 	rsbvc	r0, r7, r4, ror r0
  7c:	655f6f69 	ldrbvs	r6, [pc, #-3945]	@ fffff11b <using_staff_gpio_int+0xffffeedb>
  80:	746e6576 	strbtvc	r6, [lr], #-1398	@ 0xfffffa8a
  84:	7465645f 	strbtvc	r6, [r5], #-1119	@ 0xfffffba1
  88:	65746365 	ldrbvs	r6, [r4, #-869]!	@ 0xfffffc9b
  8c:	52490064 	subpl	r0, r9, #100	@ 0x64
  90:	61625f51 	cmnvs	r2, r1, asr pc
  94:	5f636973 	svcpl	0x00636973
  98:	646e6570 	strbtvs	r6, [lr], #-1392	@ 0xfffffa90
  9c:	00676e69 	rsbeq	r6, r7, r9, ror #28
  a0:	6e697375 	mcrvs	3, 3, r7, cr9, cr5, {3}
  a4:	74735f67 	ldrbtvc	r5, [r3], #-3943	@ 0xfffff099
  a8:	5f666661 	svcpl	0x00666661
  ac:	6f697067 	svcvs	0x00697067
  b0:	746e695f 	strbtvc	r6, [lr], #-2399	@ 0xfffff6a1
  b4:	6e657000 	cdpvs	0, 6, cr7, cr5, cr0, {0}
  b8:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
  bc:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  c0:	61685f6f 	cmnvs	r8, pc, ror #30
  c4:	6e695f73 	mcrvs	15, 3, r5, cr9, cr3, {3}
  c8:	72726574 	rsbsvc	r6, r2, #116, 10	@ 0x1d000000
  cc:	00747075 	rsbseq	r7, r4, r5, ror r0
  d0:	33544547 	cmpcc	r4, #297795584	@ 0x11c00000
  d4:	6e450032 	mcrvs	0, 2, r0, cr5, cr2, {1}
  d8:	656c6261 	strbvs	r6, [ip, #-609]!	@ 0xfffffd9f
  dc:	5152495f 	cmppl	r2, pc, asr r9
  e0:	00315f73 	eorseq	r5, r1, r3, ror pc
  e4:	62616e45 	rsbvs	r6, r1, #1104	@ 0x450
  e8:	495f656c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	@ <UNPREDICTABLE>
  ec:	5f735152 	svcpl	0x00735152
  f0:	6e750032 	mrcvs	0, 3, r0, cr5, cr2, {1}
  f4:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  f8:	63206465 			@ <UNDEFINED> instruction: 0x63206465
  fc:	00726168 	rsbseq	r6, r2, r8, ror #2
 100:	61656c63 	cmnvs	r5, r3, ror #24
 104:	65725f6e 	ldrbvs	r5, [r2, #-3950]!	@ 0xfffff092
 108:	746f6f62 	strbtvc	r6, [pc], #-3938	@ 110 <.debug_str+0x110>
 10c:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 110:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
 114:	73615f74 	cmnvc	r1, #116, 30	@ 0x1d0
 118:	5f636e79 	svcpl	0x00636e79
 11c:	6c6c6166 	stclvs	1, cr6, [ip], #-408	@ 0xfffffe68
 120:	5f676e69 	svcpl	0x00676e69
 124:	65676465 	strbvs	r6, [r7, #-1125]!	@ 0xfffffb9b
 128:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 12c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 130:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
 134:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 138:	6700746e 	strvs	r7, [r0, -lr, ror #8]
 13c:	5f6f6970 	svcpl	0x006f6970
 140:	62616e65 	rsbvs	r6, r1, #1616	@ 0x650
 144:	6c5f656c 	mrrcvs	5, 6, r6, pc, cr12	@ <UNPREDICTABLE>
 148:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
 14c:	64610074 	strbtvs	r0, [r1], #-116	@ 0xffffff8c
 150:	67007264 	strvs	r7, [r0, -r4, ror #4]
 154:	5f6f6970 	svcpl	0x006f6970
 158:	5f746e69 	svcpl	0x00746e69
 15c:	6c6c6166 	stclvs	1, cr6, [ip], #-408	@ 0xfffffe68
 160:	5f676e69 	svcpl	0x00676e69
 164:	65676465 	strbvs	r6, [r7, #-1125]!	@ 0xfffffb9b
 168:	616e4500 	cmnvs	lr, r0, lsl #10
 16c:	5f656c62 	svcpl	0x00656c62
 170:	69736142 	ldmdbvs	r3!, {r1, r6, r8, sp, lr}^
 174:	52495f63 	subpl	r5, r9, #396	@ 0x18c
 178:	64007351 	strvs	r7, [r0], #-849	@ 0xfffffcaf
 17c:	625f7665 	subsvs	r7, pc, #105906176	@ 0x6500000
 180:	69727261 	ldmdbvs	r2!, {r0, r5, r6, r9, ip, sp, lr}^
 184:	67007265 	strvs	r7, [r0, -r5, ror #4]
 188:	5f6f6970 	svcpl	0x006f6970
 18c:	5f746e69 	svcpl	0x00746e69
 190:	00746573 	rsbseq	r6, r4, r3, ror r5
 194:	4f495047 	svcmi	0x00495047
 198:	5349525f 	movtpl	r5, #37471	@ 0x925f
 19c:	5f474e49 	svcpl	0x00474e49
 1a0:	45474445 	strbmi	r4, [r7, #-1093]	@ 0xfffffbbb
 1a4:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
 1a8:	54434e55 	strbpl	r4, [r3], #-3669	@ 0xfffff1ab
 1ac:	5f4e4f49 	svcpl	0x004e4f49
 1b0:	7067005f 	rsbvc	r0, r7, pc, asr r0
 1b4:	655f6f69 	ldrbvs	r6, [pc, #-3945]	@ fffff253 <using_staff_gpio_int+0xfffff013>
 1b8:	746e6576 	strbtvc	r6, [lr], #-1398	@ 0xfffffa8a
 1bc:	656c635f 	strbvs	r6, [ip, #-863]!	@ 0xfffffca1
 1c0:	70007261 	andvc	r7, r0, r1, ror #4
 1c4:	32337475 	eorscc	r7, r3, #1962934272	@ 0x75000000
 1c8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1cc:	6f6c2067 	svcvs	0x006c2067
 1d0:	7520676e 	strvc	r6, [r0, #-1902]!	@ 0xfffff892
 1d4:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 1d8:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1dc:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1e0:	6f697067 	svcvs	0x00697067
 1e4:	616e655f 	cmnvs	lr, pc, asr r5
 1e8:	5f656c62 	svcpl	0x00656c62
 1ec:	695f6968 	ldmdbvs	pc, {r3, r5, r6, r8, fp, sp, lr}^	@ <UNPREDICTABLE>
 1f0:	6700746e 	strvs	r7, [r0, -lr, ror #8]
 1f4:	5f6f6970 	svcpl	0x006f6970
 1f8:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1fc:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	@ 148 <.debug_str+0x148>
 200:	6e652f65 	cdpvs	15, 6, cr2, cr5, cr5, {3}
 204:	72656c67 	rsbvc	r6, r5, #26368	@ 0x6700
 208:	616c632f 	cmnvs	ip, pc, lsr #6
 20c:	632f7373 			@ <UNDEFINED> instruction: 0x632f7373
 210:	30343173 	eorscc	r3, r4, r3, ror r1
 214:	34322d65 	ldrtcc	r2, [r2], #-3429	@ 0xfffff29b
 218:	2f6e6977 	svccs	0x006e6977
 21c:	7062696c 	rsbvc	r6, r2, ip, ror #18
 220:	74732f69 	ldrbtvc	r2, [r3], #-3945	@ 0xfffff097
 224:	2d666661 	stclcs	6, cr6, [r6, #-388]!	@ 0xfffffe7c
 228:	76697270 			@ <UNDEFINED> instruction: 0x76697270
 22c:	00657461 	rsbeq	r7, r5, r1, ror #8
 230:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 234:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 238:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 23c:	50470074 	subpl	r0, r7, r4, ror r0
 240:	455f4f49 	ldrbmi	r4, [pc, #-3913]	@ fffff2ff <using_staff_gpio_int+0xfffff0bf>
 244:	544e4556 	strbpl	r4, [lr], #-1366	@ 0xfffffaaa
 248:	5445445f 	strbpl	r4, [r5], #-1119	@ 0xfffffba1
 24c:	30544345 	subscc	r4, r4, r5, asr #6
 250:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 254:	41425f4f 	cmpmi	r2, pc, asr #30
 258:	49004553 	stmdbmi	r0, {r0, r1, r4, r6, r8, sl, lr}
 25c:	705f5152 	subsvc	r5, pc, r2, asr r1	@ <UNPREDICTABLE>
 260:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
 264:	315f676e 	cmpcc	pc, lr, ror #14
 268:	6f687300 	svcvs	0x00687300
 26c:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 270:	7000746e 	andvc	r7, r0, lr, ror #8
 274:	746e6972 	strbtvc	r6, [lr], #-2418	@ 0xfffff68e
 278:	4e47006b 	cdpmi	0, 4, cr0, cr7, cr11, {3}
 27c:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 280:	30312039 	eorscc	r2, r1, r9, lsr r0
 284:	312e332e 			@ <UNDEFINED> instruction: 0x312e332e
 288:	32303220 	eorscc	r3, r0, #32, 4
 28c:	32383031 	eorscc	r3, r8, #49	@ 0x31
 290:	72282034 	eorvc	r2, r8, #52	@ 0x34
 294:	61656c65 	cmnvs	r5, r5, ror #24
 298:	20296573 	eorcs	r6, r9, r3, ror r5
 29c:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 2a0:	72613d75 	rsbvc	r3, r1, #7488	@ 0x1d40
 2a4:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 2a8:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
 2ac:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
 2b0:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 2b4:	72613d65 	rsbvc	r3, r1, #6464	@ 0x1940
 2b8:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 2bc:	667a6a36 			@ <UNDEFINED> instruction: 0x667a6a36
 2c0:	2d20732d 	stccs	3, cr7, [r0, #-180]!	@ 0xffffff4c
 2c4:	2d6f6e6d 	stclcs	14, cr6, [pc, #-436]!	@ 118 <.debug_str+0x118>
 2c8:	6c616e75 	stclvs	14, cr6, [r1], #-468	@ 0xfffffe2c
 2cc:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 2d0:	63612d64 	cmnvs	r1, #100, 26	@ 0x1900
 2d4:	73736563 	cmnvc	r3, #415236096	@ 0x18c00000
 2d8:	746d2d20 	strbtvc	r2, [sp], #-3360	@ 0xfffff2e0
 2dc:	6f733d70 	svcvs	0x00733d70
 2e0:	2d207466 	stccs	4, cr7, [r0, #-408]!	@ 0xfffffe68
 2e4:	6f6c666d 	svcvs	0x006c666d
 2e8:	612d7461 			@ <UNDEFINED> instruction: 0x612d7461
 2ec:	733d6962 	teqvc	sp, #1605632	@ 0x188000
 2f0:	2074666f 	rsbscs	r6, r4, pc, ror #12
 2f4:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
 2f8:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	@ 0xfffffe4c
 2fc:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 300:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
 304:	7a6b3676 	bvc	1acdce4 <using_staff_gpio_int+0x1acdaa4>
 308:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 30c:	2d206264 	stccs	2, cr6, [r0, #-400]!	@ 0xfffffe70
 310:	2d20674f 	stccs	7, cr6, [r0, #-316]!	@ 0xfffffec4
 314:	3d647473 	stclcc	4, cr7, [r4, #-460]!	@ 0xfffffe34
 318:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 31c:	662d2039 			@ <UNDEFINED> instruction: 0x662d2039
 320:	65657266 	strbvs	r7, [r5, #-614]!	@ 0xfffffd9a
 324:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 328:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 32c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 330:	49485f4f 	stmdbmi	r8, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
 334:	445f4847 	ldrbmi	r4, [pc], #-2119	@ 33c <.debug_str+0x33c>
 338:	43455445 	movtmi	r5, #21573	@ 0x5445
 33c:	726f0054 	rsbvc	r0, pc, #84	@ 0x54
 340:	50003233 	andpl	r3, r0, r3, lsr r2
 344:	32335455 	eorscc	r5, r3, #1426063360	@ 0x55000000
 348:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 34c:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 350:	70670074 	rsbvc	r0, r7, r4, ror r0
 354:	695f6f69 	ldmdbvs	pc, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^	@ <UNPREDICTABLE>
 358:	725f746e 	subsvc	r7, pc, #1845493760	@ 0x6e000000
 35c:	6e697369 	cdpvs	3, 6, cr7, cr9, cr9, {3}
 360:	64655f67 	strbtvs	r5, [r5], #-3943	@ 0xfffff099
 364:	44006567 	strmi	r6, [r0], #-1383	@ 0xfffffa99
 368:	62617369 	rsbvs	r7, r1, #-1543503871	@ 0xa4000001
 36c:	495f656c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	@ <UNPREDICTABLE>
 370:	5f735152 	svcpl	0x00735152
 374:	69440031 	stmdbvs	r4, {r0, r4, r5}^
 378:	6c626173 	stclvs	1, cr6, [r2], #-460	@ 0xfffffe34
 37c:	52495f65 	subpl	r5, r9, #404	@ 0x194
 380:	325f7351 	subscc	r7, pc, #1140850689	@ 0x44000001
 384:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 388:	2064656e 	rsbcs	r6, r4, lr, ror #10
 38c:	72616863 	rsbvc	r6, r1, #6488064	@ 0x630000
 390:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 394:	41465f4f 	cmpmi	r6, pc, asr #30
 398:	4e494c4c 	cdpmi	12, 4, cr4, cr9, cr12, {2}
 39c:	44455f47 	strbmi	r5, [r5], #-3911	@ 0xfffff0b9
 3a0:	47004547 	strmi	r4, [r0, -r7, asr #10]
 3a4:	5f4f4950 	svcpl	0x004f4950
 3a8:	5f574f4c 	svcpl	0x00574f4c
 3ac:	45544544 	ldrbmi	r4, [r4, #-1348]	@ 0xfffffabc
 3b0:	4f005443 	svcmi	0x00005443
 3b4:	00323352 	eorseq	r3, r2, r2, asr r3
 3b8:	33746567 	cmncc	r4, #432013312	@ 0x19c00000
 3bc:	70670032 	rsbvc	r0, r7, r2, lsr r0
 3c0:	692d6f69 	pushvs	{r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
 3c4:	632e746e 			@ <UNDEFINED> instruction: 0x632e746e
 3c8:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 3cc:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
 3d0:	73615f74 	cmnvc	r1, #116, 30	@ 0x1d0
 3d4:	5f636e79 	svcpl	0x00636e79
 3d8:	69736972 	ldmdbvs	r3!, {r1, r4, r5, r6, r8, fp, sp, lr}^
 3dc:	655f676e 	ldrbvs	r6, [pc, #-1902]	@ fffffc76 <using_staff_gpio_int+0xfffffa36>
 3e0:	00656764 	rsbeq	r6, r5, r4, ror #14
 3e4:	5f515249 	svcpl	0x00515249
 3e8:	65736142 	ldrbvs	r6, [r3, #-322]!	@ 0xfffffebe
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4728203a 			@ <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			@ <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	@ 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	@ 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	@ fffffed0 <using_staff_gpio_int+0xfffffc90>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	@ 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			@ <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	@ 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	stclvs	2, cr7, [r5], #-160	@ 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	@ 0xfffffe9b
  48:	Address 0x48 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000020 	andeq	r0, r0, r0, lsr #32
  20:	84100e42 	ldrhi	r0, [r0], #-3650	@ 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000020 	andeq	r0, r0, r0, lsr #32
  38:	0000000c 	andeq	r0, r0, ip
  3c:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  40:	00018e02 	andeq	r8, r1, r2, lsl #28
  44:	00000018 	andeq	r0, r0, r8, lsl r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	0000002c 	andeq	r0, r0, ip, lsr #32
  50:	00000044 	andeq	r0, r0, r4, asr #32
  54:	84100e46 	ldrhi	r0, [r0], #-3654	@ 0xfffff1ba
  58:	86038504 	strhi	r8, [r3], -r4, lsl #10
  5c:	00018e02 	andeq	r8, r1, r2, lsl #28
  60:	00000014 	andeq	r0, r0, r4, lsl r0
  64:	00000000 	andeq	r0, r0, r0
  68:	00000070 	andeq	r0, r0, r0, ror r0
  6c:	0000001c 	andeq	r0, r0, ip, lsl r0
  70:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
  74:	00018e02 	andeq	r8, r1, r2, lsl #28
  78:	00000014 	andeq	r0, r0, r4, lsl r0
  7c:	00000000 	andeq	r0, r0, r0
  80:	0000008c 	andeq	r0, r0, ip, lsl #1
  84:	00000020 	andeq	r0, r0, r0, lsr #32
  88:	84080e46 	strhi	r0, [r8], #-3654	@ 0xfffff1ba
  8c:	00018e02 	andeq	r8, r1, r2, lsl #28
  90:	00000014 	andeq	r0, r0, r4, lsl r0
  94:	00000000 	andeq	r0, r0, r0
  98:	000000ac 	andeq	r0, r0, ip, lsr #1
  9c:	00000020 	andeq	r0, r0, r0, lsr #32
  a0:	84080e46 	strhi	r0, [r8], #-3654	@ 0xfffff1ba
  a4:	00018e02 	andeq	r8, r1, r2, lsl #28
  a8:	00000014 	andeq	r0, r0, r4, lsl r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	000000cc 	andeq	r0, r0, ip, asr #1
  b4:	00000030 	andeq	r0, r0, r0, lsr r0
  b8:	84080e46 	strhi	r0, [r8], #-3654	@ 0xfffff1ba
  bc:	00018e02 	andeq	r8, r1, r2, lsl #28
  c0:	00000014 	andeq	r0, r0, r4, lsl r0
  c4:	00000000 	andeq	r0, r0, r0
  c8:	000000fc 	strdeq	r0, [r0], -ip
  cc:	00000030 	andeq	r0, r0, r0, lsr r0
  d0:	84080e46 	strhi	r0, [r8], #-3654	@ 0xfffff1ba
  d4:	00018e02 	andeq	r8, r1, r2, lsl #28
  d8:	0000001c 	andeq	r0, r0, ip, lsl r0
  dc:	00000000 	andeq	r0, r0, r0
  e0:	0000012c 	andeq	r0, r0, ip, lsr #2
  e4:	00000054 	andeq	r0, r0, r4, asr r0
  e8:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  ec:	100e4201 	andne	r4, lr, r1, lsl #4
  f0:	040e0a4e 	streq	r0, [lr], #-2638	@ 0xfffff5b2
  f4:	00000b42 	andeq	r0, r0, r2, asr #22
  f8:	0000001c 	andeq	r0, r0, ip, lsl r0
  fc:	00000000 	andeq	r0, r0, r0
 100:	00000180 	andeq	r0, r0, r0, lsl #3
 104:	00000054 	andeq	r0, r0, r4, asr r0
 108:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
 10c:	100e4201 	andne	r4, lr, r1, lsl #4
 110:	040e0a4e 	streq	r0, [lr], #-2638	@ 0xfffff5b2
 114:	00000b42 	andeq	r0, r0, r2, asr #22
 118:	00000014 	andeq	r0, r0, r4, lsl r0
 11c:	00000000 	andeq	r0, r0, r0
 120:	000001d4 	ldrdeq	r0, [r0], -r4
 124:	0000003c 	andeq	r0, r0, ip, lsr r0
 128:	84080e4a 	strhi	r0, [r8], #-3658	@ 0xfffff1b6
 12c:	00018e02 	andeq	r8, r1, r2, lsl #28
 130:	00000014 	andeq	r0, r0, r4, lsl r0
 134:	00000000 	andeq	r0, r0, r0
 138:	00000210 	andeq	r0, r0, r0, lsl r2
 13c:	00000030 	andeq	r0, r0, r0, lsr r0
 140:	84080e46 	strhi	r0, [r8], #-3654	@ 0xfffff1ba
 144:	00018e02 	andeq	r8, r1, r2, lsl #28
 148:	0000000c 	andeq	r0, r0, ip
 14c:	00000000 	andeq	r0, r0, r0
 150:	00000240 	andeq	r0, r0, r0, asr #4
 154:	00000004 	andeq	r0, r0, r4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <using_staff_gpio_int+0x12cd5ec>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <using_staff_gpio_int+0x461f0>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.


kmalloc.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <kmalloc_heap_end>:
   0:	e59f3004 	ldr	r3, [pc, #4]	@ c <kmalloc_heap_end+0xc>
   4:	e5930000 	ldr	r0, [r3]
   8:	e12fff1e 	bx	lr
   c:	00000000 	andeq	r0, r0, r0

00000010 <kmalloc_heap_start>:
  10:	e59f3004 	ldr	r3, [pc, #4]	@ 1c <kmalloc_heap_start+0xc>
  14:	e5930004 	ldr	r0, [r3, #4]
  18:	e12fff1e 	bx	lr
  1c:	00000000 	andeq	r0, r0, r0

00000020 <kmalloc_heap_ptr>:
  20:	e59f3004 	ldr	r3, [pc, #4]	@ 2c <kmalloc_heap_ptr+0xc>
  24:	e5930008 	ldr	r0, [r3, #8]
  28:	e12fff1e 	bx	lr
  2c:	00000000 	andeq	r0, r0, r0

00000030 <kmalloc_init_set_start>:
  30:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
  34:	e24dd00c 	sub	sp, sp, #12
  38:	e59f30a8 	ldr	r3, [pc, #168]	@ e8 <kmalloc_init_set_start+0xb8>
  3c:	e5933000 	ldr	r3, [r3]
  40:	e3530000 	cmp	r3, #0
  44:	1a00000f 	bne	88 <kmalloc_init_set_start+0x58>
  48:	e59f3098 	ldr	r3, [pc, #152]	@ e8 <kmalloc_init_set_start+0xb8>
  4c:	e3a02001 	mov	r2, #1
  50:	e5832000 	str	r2, [r3]
  54:	e3510000 	cmp	r1, #0
  58:	0a000010 	beq	a0 <kmalloc_init_set_start+0x70>
  5c:	e59f3088 	ldr	r3, [pc, #136]	@ ec <kmalloc_init_set_start+0xbc>
  60:	e5933008 	ldr	r3, [r3, #8]
  64:	e1530000 	cmp	r3, r0
  68:	8a000014 	bhi	c0 <kmalloc_init_set_start+0x90>
  6c:	e59f3078 	ldr	r3, [pc, #120]	@ ec <kmalloc_init_set_start+0xbc>
  70:	e5830008 	str	r0, [r3, #8]
  74:	e5830004 	str	r0, [r3, #4]
  78:	e0800001 	add	r0, r0, r1
  7c:	e5830000 	str	r0, [r3]
  80:	e28dd00c 	add	sp, sp, #12
  84:	e49df004 	pop	{pc}		@ (ldr pc, [sp], #4)
  88:	e3a03031 	mov	r3, #49	@ 0x31
  8c:	e59f205c 	ldr	r2, [pc, #92]	@ f0 <kmalloc_init_set_start+0xc0>
  90:	e59f105c 	ldr	r1, [pc, #92]	@ f4 <kmalloc_init_set_start+0xc4>
  94:	e59f005c 	ldr	r0, [pc, #92]	@ f8 <kmalloc_init_set_start+0xc8>
  98:	ebfffffe 	bl	0 <printk>
  9c:	ebfffffe 	bl	0 <clean_reboot>
  a0:	e59f3054 	ldr	r3, [pc, #84]	@ fc <kmalloc_init_set_start+0xcc>
  a4:	e58d3000 	str	r3, [sp]
  a8:	e3a03036 	mov	r3, #54	@ 0x36
  ac:	e59f203c 	ldr	r2, [pc, #60]	@ f0 <kmalloc_init_set_start+0xc0>
  b0:	e59f103c 	ldr	r1, [pc, #60]	@ f4 <kmalloc_init_set_start+0xc4>
  b4:	e59f0044 	ldr	r0, [pc, #68]	@ 100 <kmalloc_init_set_start+0xd0>
  b8:	ebfffffe 	bl	0 <printk>
  bc:	ebfffffe 	bl	0 <clean_reboot>
  c0:	e59f3024 	ldr	r3, [pc, #36]	@ ec <kmalloc_init_set_start+0xbc>
  c4:	e5933000 	ldr	r3, [r3]
  c8:	e58d3004 	str	r3, [sp, #4]
  cc:	e58d0000 	str	r0, [sp]
  d0:	e3a0303a 	mov	r3, #58	@ 0x3a
  d4:	e59f2014 	ldr	r2, [pc, #20]	@ f0 <kmalloc_init_set_start+0xc0>
  d8:	e59f1014 	ldr	r1, [pc, #20]	@ f4 <kmalloc_init_set_start+0xc4>
  dc:	e59f0020 	ldr	r0, [pc, #32]	@ 104 <kmalloc_init_set_start+0xd4>
  e0:	ebfffffe 	bl	0 <printk>
  e4:	ebfffffe 	bl	0 <clean_reboot>
	...
  f8:	0000000c 	andeq	r0, r0, ip
  fc:	00000070 	andeq	r0, r0, r0, ror r0
 100:	00000040 	andeq	r0, r0, r0, asr #32
 104:	0000007c 	andeq	r0, r0, ip, ror r0

00000108 <kmalloc_notzero>:
 108:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
 10c:	e24dd00c 	sub	sp, sp, #12
 110:	e3500000 	cmp	r0, #0
 114:	0a00000d 	beq	150 <kmalloc_notzero+0x48>
 118:	e2800007 	add	r0, r0, #7
 11c:	e3c03007 	bic	r3, r0, #7
 120:	e59f208c 	ldr	r2, [pc, #140]	@ 1b4 <kmalloc_notzero+0xac>
 124:	e5920008 	ldr	r0, [r2, #8]
 128:	e3100007 	tst	r0, #7
 12c:	1a00000f 	bne	170 <kmalloc_notzero+0x68>
 130:	e0802003 	add	r2, r0, r3
 134:	e59f1078 	ldr	r1, [pc, #120]	@ 1b4 <kmalloc_notzero+0xac>
 138:	e5812008 	str	r2, [r1, #8]
 13c:	e5911000 	ldr	r1, [r1]
 140:	e1520001 	cmp	r2, r1
 144:	8a000011 	bhi	190 <kmalloc_notzero+0x88>
 148:	e28dd00c 	add	sp, sp, #12
 14c:	e49df004 	pop	{pc}		@ (ldr pc, [sp], #4)
 150:	e59f3060 	ldr	r3, [pc, #96]	@ 1b8 <kmalloc_notzero+0xb0>
 154:	e58d3000 	str	r3, [sp]
 158:	e3a03053 	mov	r3, #83	@ 0x53
 15c:	e59f2058 	ldr	r2, [pc, #88]	@ 1bc <kmalloc_notzero+0xb4>
 160:	e59f1058 	ldr	r1, [pc, #88]	@ 1c0 <kmalloc_notzero+0xb8>
 164:	e59f0058 	ldr	r0, [pc, #88]	@ 1c4 <kmalloc_notzero+0xbc>
 168:	ebfffffe 	bl	0 <printk>
 16c:	ebfffffe 	bl	0 <clean_reboot>
 170:	e59f3050 	ldr	r3, [pc, #80]	@ 1c8 <kmalloc_notzero+0xc0>
 174:	e58d3000 	str	r3, [sp]
 178:	e3a03056 	mov	r3, #86	@ 0x56
 17c:	e59f2038 	ldr	r2, [pc, #56]	@ 1bc <kmalloc_notzero+0xb4>
 180:	e59f1038 	ldr	r1, [pc, #56]	@ 1c0 <kmalloc_notzero+0xb8>
 184:	e59f0038 	ldr	r0, [pc, #56]	@ 1c4 <kmalloc_notzero+0xbc>
 188:	ebfffffe 	bl	0 <printk>
 18c:	ebfffffe 	bl	0 <clean_reboot>
 190:	e0422001 	sub	r2, r2, r1
 194:	e58d2004 	str	r2, [sp, #4]
 198:	e58d3000 	str	r3, [sp]
 19c:	e3a0305b 	mov	r3, #91	@ 0x5b
 1a0:	e59f2014 	ldr	r2, [pc, #20]	@ 1bc <kmalloc_notzero+0xb4>
 1a4:	e59f1014 	ldr	r1, [pc, #20]	@ 1c0 <kmalloc_notzero+0xb8>
 1a8:	e59f001c 	ldr	r0, [pc, #28]	@ 1cc <kmalloc_notzero+0xc4>
 1ac:	ebfffffe 	bl	0 <printk>
 1b0:	ebfffffe 	bl	0 <clean_reboot>
 1b4:	00000000 	andeq	r0, r0, r0
 1b8:	000000c0 	andeq	r0, r0, r0, asr #1
 1bc:	00000018 	andeq	r0, r0, r8, lsl r0
 1c0:	00000000 	andeq	r0, r0, r0
 1c4:	00000040 	andeq	r0, r0, r0, asr #32
 1c8:	000000c8 	andeq	r0, r0, r8, asr #1
 1cc:	000000e0 	andeq	r0, r0, r0, ror #1

000001d0 <kmalloc>:
 1d0:	e92d4030 	push	{r4, r5, lr}
 1d4:	e24dd00c 	sub	sp, sp, #12
 1d8:	e2504000 	subs	r4, r0, #0
 1dc:	0a000008 	beq	204 <kmalloc+0x34>
 1e0:	e1a00004 	mov	r0, r4
 1e4:	ebfffffe 	bl	108 <kmalloc_notzero>
 1e8:	e1a05000 	mov	r5, r0
 1ec:	e1a02004 	mov	r2, r4
 1f0:	e3a01000 	mov	r1, #0
 1f4:	ebfffffe 	bl	0 <memset>
 1f8:	e1a00005 	mov	r0, r5
 1fc:	e28dd00c 	add	sp, sp, #12
 200:	e8bd8030 	pop	{r4, r5, pc}
 204:	e59f3018 	ldr	r3, [pc, #24]	@ 224 <kmalloc+0x54>
 208:	e58d3000 	str	r3, [sp]
 20c:	e3a03062 	mov	r3, #98	@ 0x62
 210:	e59f2010 	ldr	r2, [pc, #16]	@ 228 <kmalloc+0x58>
 214:	e59f1010 	ldr	r1, [pc, #16]	@ 22c <kmalloc+0x5c>
 218:	e59f0010 	ldr	r0, [pc, #16]	@ 230 <kmalloc+0x60>
 21c:	ebfffffe 	bl	0 <printk>
 220:	ebfffffe 	bl	0 <clean_reboot>
 224:	000000c0 	andeq	r0, r0, r0, asr #1
 228:	00000028 	andeq	r0, r0, r8, lsr #32
 22c:	00000000 	andeq	r0, r0, r0
 230:	00000040 	andeq	r0, r0, r0, asr #32

00000234 <kmalloc_aligned>:
 234:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
 238:	e24dd00c 	sub	sp, sp, #12
 23c:	e3500000 	cmp	r0, #0
 240:	0a000014 	beq	298 <kmalloc_aligned+0x64>
 244:	e2613000 	rsb	r3, r1, #0
 248:	e1d13003 	bics	r3, r1, r3
 24c:	1a000019 	bne	2b8 <kmalloc_aligned+0x84>
 250:	e3510008 	cmp	r1, #8
 254:	33a01008 	movcc	r1, #8
 258:	e59f30b8 	ldr	r3, [pc, #184]	@ 318 <kmalloc_aligned+0xe4>
 25c:	e5932008 	ldr	r2, [r3, #8]
 260:	e2613000 	rsb	r3, r1, #0
 264:	e1d1c003 	bics	ip, r1, r3
 268:	1a00001a 	bne	2d8 <kmalloc_aligned+0xa4>
 26c:	e0822001 	add	r2, r2, r1
 270:	e2422001 	sub	r2, r2, #1
 274:	e0033002 	and	r3, r3, r2
 278:	e2411001 	sub	r1, r1, #1
 27c:	e1110003 	tst	r1, r3
 280:	1a00001c 	bne	2f8 <kmalloc_aligned+0xc4>
 284:	e59f208c 	ldr	r2, [pc, #140]	@ 318 <kmalloc_aligned+0xe4>
 288:	e5823008 	str	r3, [r2, #8]
 28c:	ebfffffe 	bl	1d0 <kmalloc>
 290:	e28dd00c 	add	sp, sp, #12
 294:	e49df004 	pop	{pc}		@ (ldr pc, [sp], #4)
 298:	e59f307c 	ldr	r3, [pc, #124]	@ 31c <kmalloc_aligned+0xe8>
 29c:	e58d3000 	str	r3, [sp]
 2a0:	e3a0306d 	mov	r3, #109	@ 0x6d
 2a4:	e59f2074 	ldr	r2, [pc, #116]	@ 320 <kmalloc_aligned+0xec>
 2a8:	e59f1074 	ldr	r1, [pc, #116]	@ 324 <kmalloc_aligned+0xf0>
 2ac:	e59f0074 	ldr	r0, [pc, #116]	@ 328 <kmalloc_aligned+0xf4>
 2b0:	ebfffffe 	bl	0 <printk>
 2b4:	ebfffffe 	bl	0 <clean_reboot>
 2b8:	e59f306c 	ldr	r3, [pc, #108]	@ 32c <kmalloc_aligned+0xf8>
 2bc:	e58d3000 	str	r3, [sp]
 2c0:	e3a0306e 	mov	r3, #110	@ 0x6e
 2c4:	e59f2054 	ldr	r2, [pc, #84]	@ 320 <kmalloc_aligned+0xec>
 2c8:	e59f1054 	ldr	r1, [pc, #84]	@ 324 <kmalloc_aligned+0xf0>
 2cc:	e59f005c 	ldr	r0, [pc, #92]	@ 330 <kmalloc_aligned+0xfc>
 2d0:	ebfffffe 	bl	0 <printk>
 2d4:	ebfffffe 	bl	0 <clean_reboot>
 2d8:	e59f3054 	ldr	r3, [pc, #84]	@ 334 <kmalloc_aligned+0x100>
 2dc:	e58d3000 	str	r3, [sp]
 2e0:	e3a03011 	mov	r3, #17
 2e4:	e59f204c 	ldr	r2, [pc, #76]	@ 338 <kmalloc_aligned+0x104>
 2e8:	e59f1034 	ldr	r1, [pc, #52]	@ 324 <kmalloc_aligned+0xf0>
 2ec:	e59f0034 	ldr	r0, [pc, #52]	@ 328 <kmalloc_aligned+0xf4>
 2f0:	ebfffffe 	bl	0 <printk>
 2f4:	ebfffffe 	bl	0 <clean_reboot>
 2f8:	e59f303c 	ldr	r3, [pc, #60]	@ 33c <kmalloc_aligned+0x108>
 2fc:	e58d3000 	str	r3, [sp]
 300:	e3a03076 	mov	r3, #118	@ 0x76
 304:	e59f2014 	ldr	r2, [pc, #20]	@ 320 <kmalloc_aligned+0xec>
 308:	e59f1014 	ldr	r1, [pc, #20]	@ 324 <kmalloc_aligned+0xf0>
 30c:	e59f002c 	ldr	r0, [pc, #44]	@ 340 <kmalloc_aligned+0x10c>
 310:	ebfffffe 	bl	0 <printk>
 314:	ebfffffe 	bl	0 <clean_reboot>
 318:	00000000 	andeq	r0, r0, r0
 31c:	000000c0 	andeq	r0, r0, r0, asr #1
 320:	00000030 	andeq	r0, r0, r0, lsr r0
 324:	00000000 	andeq	r0, r0, r0
 328:	00000040 	andeq	r0, r0, r0, asr #32
 32c:	00000168 	andeq	r0, r0, r8, ror #2
 330:	00000128 	andeq	r0, r0, r8, lsr #2
 334:	0000017c 	andeq	r0, r0, ip, ror r1
 338:	00000040 	andeq	r0, r0, r0, asr #32
 33c:	000001c0 	andeq	r0, r0, r0, asr #3
 340:	00000188 	andeq	r0, r0, r8, lsl #3

00000344 <kfree_all>:
 344:	e59f3008 	ldr	r3, [pc, #8]	@ 354 <kfree_all+0x10>
 348:	e5932004 	ldr	r2, [r3, #4]
 34c:	e5832008 	str	r2, [r3, #8]
 350:	e12fff1e 	bx	lr
 354:	00000000 	andeq	r0, r0, r0

00000358 <kfree_pop>:
 358:	e59f3048 	ldr	r3, [pc, #72]	@ 3a8 <kfree_pop+0x50>
 35c:	e5933004 	ldr	r3, [r3, #4]
 360:	e1530000 	cmp	r3, r0
 364:	8a000006 	bhi	384 <kfree_pop+0x2c>
 368:	e59f3038 	ldr	r3, [pc, #56]	@ 3a8 <kfree_pop+0x50>
 36c:	e5933000 	ldr	r3, [r3]
 370:	e1530000 	cmp	r3, r0
 374:	3a000002 	bcc	384 <kfree_pop+0x2c>
 378:	e59f3028 	ldr	r3, [pc, #40]	@ 3a8 <kfree_pop+0x50>
 37c:	e5830008 	str	r0, [r3, #8]
 380:	e12fff1e 	bx	lr
 384:	e52de004 	push	{lr}		@ (str lr, [sp, #-4]!)
 388:	e24dd00c 	sub	sp, sp, #12
 38c:	e58d0000 	str	r0, [sp]
 390:	e3a03085 	mov	r3, #133	@ 0x85
 394:	e59f2010 	ldr	r2, [pc, #16]	@ 3ac <kfree_pop+0x54>
 398:	e59f1010 	ldr	r1, [pc, #16]	@ 3b0 <kfree_pop+0x58>
 39c:	e59f0010 	ldr	r0, [pc, #16]	@ 3b4 <kfree_pop+0x5c>
 3a0:	ebfffffe 	bl	0 <printk>
 3a4:	ebfffffe 	bl	0 <clean_reboot>
 3a8:	00000000 	andeq	r0, r0, r0
 3ac:	00000048 	andeq	r0, r0, r8, asr #32
 3b0:	00000000 	andeq	r0, r0, r0
 3b4:	000001dc 	ldrdeq	r0, [r0], -ip

Disassembly of section .data:

00000000 <heap_end>:
   0:	00200000 	eoreq	r0, r0, r0

00000004 <heap_start>:
   4:	00000000 	andeq	r0, r0, r0

00000008 <heap>:
   8:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	6c616d6b 	stclvs	13, cr6, [r1], #-428	@ 0xfffffe54
   4:	2e636f6c 	cdpcs	15, 6, cr6, cr3, cr12, {3}
   8:	00000063 	andeq	r0, r0, r3, rrx
   c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  10:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  14:	3a73253a 	bcc	1cc9504 <kfree_pop+0x1cc91ac>
  18:	613a6425 	teqvs	sl, r5, lsr #8
  1c:	6165726c 	cmnvs	r5, ip, ror #4
  20:	63207964 			@ <UNDEFINED> instruction: 0x63207964
  24:	656c6c61 	strbvs	r6, [ip, #-3169]!	@ 0xfffff39f
  28:	6d6b2064 	stclvs	0, cr2, [fp, #-400]!	@ 0xfffffe70
  2c:	6f6c6c61 	svcvs	0x006c6c61
  30:	65735f63 	ldrbvs	r5, [r3, #-3939]!	@ 0xfffff09d
  34:	74735f74 	ldrbtvc	r5, [r3], #-3956	@ 0xfffff08c
  38:	0a747261 	beq	1d1c9c4 <kfree_pop+0x1d1c66c>
  3c:	0000000a 	andeq	r0, r0, sl
  40:	253a7325 	ldrcs	r7, [sl, #-805]!	@ 0xfffffcdb
  44:	64253a73 	strtvs	r3, [r5], #-2675	@ 0xfffff58d
  48:	4245443a 	submi	r4, r5, #973078528	@ 0x3a000000
  4c:	453a4755 	ldrmi	r4, [sl, #-1877]!	@ 0xfffff8ab
  50:	524f5252 	subpl	r5, pc, #536870917	@ 0x20000005
  54:	7341203a 	movtvc	r2, #4154	@ 0x103a
  58:	74726573 	ldrbtvc	r6, [r2], #-1395	@ 0xfffffa8d
  5c:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  60:	60732560 	rsbsvs	r2, r3, r0, ror #10
  64:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
  68:	2e64656c 	cdpcs	5, 6, cr6, cr4, cr12, {3}
  6c:	0000000a 	andeq	r0, r0, sl
  70:	5f78616d 	svcpl	0x0078616d
  74:	7479626e 	ldrbtvc	r6, [r9], #-622	@ 0xfffffd92
  78:	00007365 	andeq	r7, r0, r5, ror #6
  7c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  80:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  84:	3a73253a 	bcc	1cc9574 <kfree_pop+0x1cc921c>
  88:	733a6425 	teqvc	sl, #620756992	@ 0x25000000
  8c:	69747465 	ldmdbvs	r4!, {r0, r2, r5, r6, sl, ip, sp, lr}^
  90:	6820676e 	stmdavs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  94:	20706165 	rsbscs	r6, r0, r5, ror #2
  98:	25206f74 	strcs	r6, [r0, #-3956]!	@ 0xfffff08c
  9c:	77203a70 			@ <UNDEFINED> instruction: 0x77203a70
  a0:	206c6c69 	rsbcs	r6, ip, r9, ror #24
  a4:	20746968 	rsbscs	r6, r4, r8, ror #18
  a8:	20656874 	rsbcs	r6, r5, r4, ror r8
  ac:	20646c6f 	rsbcs	r6, r4, pc, ror #24
  b0:	70616568 	rsbvc	r6, r1, r8, ror #10
  b4:	20746120 	rsbscs	r6, r4, r0, lsr #2
  b8:	0a0a7025 	beq	29c154 <kfree_pop+0x29bdfc>
  bc:	00000000 	andeq	r0, r0, r0
  c0:	7479626e 	ldrbtvc	r6, [r9], #-622	@ 0xfffffd92
  c4:	00007365 	andeq	r7, r0, r5, ror #6
  c8:	736e7528 	cmnvc	lr, #40, 10	@ 0xa000000
  cc:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  d0:	65682964 	strbvs	r2, [r8, #-2404]!	@ 0xfffff69c
  d4:	38257061 	stmdacc	r5!, {r0, r5, r6, ip, sp, lr}
  d8:	203d3d20 	eorscs	r3, sp, r0, lsr #26
  dc:	00000030 	andeq	r0, r0, r0, lsr r0
  e0:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  e4:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
  e8:	3a73253a 	bcc	1cc95d8 <kfree_pop+0x1cc9280>
  ec:	253a6425 	ldrcs	r6, [sl, #-1061]!	@ 0xfffffbdb
  f0:	626e2064 	rsbvs	r2, lr, #100	@ 0x64
  f4:	20657479 	rsbcs	r7, r5, r9, ror r4
  f8:	6f6c6c61 	svcvs	0x006c6c61
  fc:	69746163 	ldmdbvs	r4!, {r0, r1, r5, r6, r8, sp, lr}^
 100:	65206e6f 	strvs	r6, [r0, #-3695]!	@ 0xfffff191
 104:	65656378 	strbvs	r6, [r5, #-888]!	@ 0xfffffc88
 108:	20646564 	rsbcs	r6, r4, r4, ror #10
 10c:	657a6973 	ldrbvs	r6, [sl, #-2419]!	@ 0xfffff68d
 110:	20666f20 	rsbcs	r6, r6, r0, lsr #30
 114:	70616568 	rsbvc	r6, r1, r8, ror #10
 118:	20796220 	rsbscs	r6, r9, r0, lsr #4
 11c:	6e207525 	cdpvs	5, 2, cr7, cr0, cr5, {1}
 120:	65747962 	ldrbvs	r7, [r4, #-2402]!	@ 0xfffff69e
 124:	000a0a73 	andeq	r0, sl, r3, ror sl
 128:	253a7325 	ldrcs	r7, [sl, #-805]!	@ 0xfffffcdb
 12c:	64253a73 	strtvs	r3, [r5], #-2675	@ 0xfffff58d
 130:	4245443a 	submi	r4, r5, #973078528	@ 0x3a000000
 134:	453a4755 	ldrmi	r4, [sl, #-1877]!	@ 0xfffff8ab
 138:	524f5252 	subpl	r5, pc, #536870917	@ 0x20000005
 13c:	6544203a 	strbvs	r2, [r4, #-58]	@ 0xffffffc6
 140:	646e616d 	strbtvs	r6, [lr], #-365	@ 0xfffffe93
 144:	73256020 			@ <UNDEFINED> instruction: 0x73256020
 148:	61662060 	cmnvs	r6, r0, rrx
 14c:	64656c69 	strbtvs	r6, [r5], #-3177	@ 0xfffff397
 150:	7373613a 	cmnvc	r3, #-2147483634	@ 0x8000000e
 154:	6e696d75 	mcrvs	13, 3, r6, cr9, cr5, {3}
 158:	6f702067 	svcvs	0x00702067
 15c:	20726577 	rsbscs	r6, r2, r7, ror r5
 160:	7420666f 	strtvc	r6, [r0], #-1647	@ 0xfffff991
 164:	000a6f77 	andeq	r6, sl, r7, ror pc
 168:	705f7369 	subsvc	r7, pc, r9, ror #6
 16c:	2832776f 	ldmdacs	r2!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, ip, sp, lr}
 170:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
 174:	6e656d6e 	cdpvs	13, 6, cr6, cr5, cr14, {3}
 178:	00002974 	andeq	r2, r0, r4, ror r9
 17c:	705f7369 	subsvc	r7, pc, r9, ror #6
 180:	2832776f 	ldmdacs	r2!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, ip, sp, lr}
 184:	0000296e 	andeq	r2, r0, lr, ror #18
 188:	253a7325 	ldrcs	r7, [sl, #-805]!	@ 0xfffffcdb
 18c:	64253a73 	strtvs	r3, [r5], #-2675	@ 0xfffff58d
 190:	4245443a 	submi	r4, r5, #973078528	@ 0x3a000000
 194:	453a4755 	ldrmi	r4, [sl, #-1877]!	@ 0xfffff8ab
 198:	524f5252 	subpl	r5, pc, #536870917	@ 0x20000005
 19c:	6544203a 	strbvs	r2, [r4, #-58]	@ 0xffffffc6
 1a0:	646e616d 	strbtvs	r6, [lr], #-365	@ 0xfffffe93
 1a4:	73256020 			@ <UNDEFINED> instruction: 0x73256020
 1a8:	61662060 	cmnvs	r6, r0, rrx
 1ac:	64656c69 	strbtvs	r6, [r5], #-3177	@ 0xfffff397
 1b0:	706d693a 	rsbvc	r6, sp, sl, lsr r9
 1b4:	6973736f 	ldmdbvs	r3!, {r0, r1, r2, r3, r5, r6, r8, r9, ip, sp, lr}^
 1b8:	0a656c62 	beq	195b348 <kfree_pop+0x195aff0>
 1bc:	00000000 	andeq	r0, r0, r0
 1c0:	615f7369 	cmpvs	pc, r9, ror #6
 1c4:	6e67696c 	vnmulvs.f16	s13, s14, s25	@ <UNPREDICTABLE>
 1c8:	68286465 	stmdavs	r8!, {r0, r2, r5, r6, sl, sp, lr}
 1cc:	6c61202c 	stclvs	0, cr2, [r1], #-176	@ 0xffffff50
 1d0:	6d6e6769 	stclvs	7, cr6, [lr, #-420]!	@ 0xfffffe5c
 1d4:	29746e65 	ldmdbcs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
 1d8:	00000000 	andeq	r0, r0, r0
 1dc:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
 1e0:	73253a43 			@ <UNDEFINED> instruction: 0x73253a43
 1e4:	3a73253a 	bcc	1cc96d4 <kfree_pop+0x1cc937c>
 1e8:	703a6425 	eorsvc	r6, sl, r5, lsr #8
 1ec:	746e696f 	strbtvc	r6, [lr], #-2415	@ 0xfffff691
 1f0:	25207265 	strcs	r7, [r0, #-613]!	@ 0xfffffd9b
 1f4:	61772070 	cmnvs	r7, r0, ror r0
 1f8:	656e2073 	strbvs	r2, [lr, #-115]!	@ 0xffffff8d
 1fc:	20726576 	rsbscs	r6, r2, r6, ror r5
 200:	6f6c6c61 	svcvs	0x006c6c61
 204:	65746163 	ldrbvs	r6, [r4, #-355]!	@ 0xfffffe9d
 208:	000a0a64 	andeq	r0, sl, r4, ror #20

Disassembly of section .rodata:

00000000 <__FUNCTION__.5>:
   0:	6c616d6b 	stclvs	13, cr6, [r1], #-428	@ 0xfffffe54
   4:	5f636f6c 	svcpl	0x00636f6c
   8:	74696e69 	strbtvc	r6, [r9], #-3689	@ 0xfffff197
   c:	7465735f 	strbtvc	r7, [r5], #-863	@ 0xfffffca1
  10:	6174735f 	cmnvs	r4, pc, asr r3
  14:	00007472 	andeq	r7, r0, r2, ror r4

00000018 <__FUNCTION__.4>:
  18:	6c616d6b 	stclvs	13, cr6, [r1], #-428	@ 0xfffffe54
  1c:	5f636f6c 	svcpl	0x00636f6c
  20:	7a746f6e 	bvc	1d1bde0 <kfree_pop+0x1d1ba88>
  24:	006f7265 	rsbeq	r7, pc, r5, ror #4

00000028 <__FUNCTION__.2>:
  28:	6c616d6b 	stclvs	13, cr6, [r1], #-428	@ 0xfffffe54
  2c:	00636f6c 	rsbeq	r6, r3, ip, ror #30

00000030 <__FUNCTION__.1>:
  30:	6c616d6b 	stclvs	13, cr6, [r1], #-428	@ 0xfffffe54
  34:	5f636f6c 	svcpl	0x00636f6c
  38:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  3c:	0064656e 	rsbeq	r6, r4, lr, ror #10

00000040 <__FUNCTION__.3>:
  40:	6e756f72 	mrcvs	15, 3, r6, cr5, cr2, {3}
  44:	00707564 	rsbseq	r7, r0, r4, ror #10

00000048 <__FUNCTION__.0>:
  48:	6572666b 	ldrbvs	r6, [r2, #-1643]!	@ 0xfffff995
  4c:	6f705f65 	svcvs	0x00705f65
  50:	Address 0x50 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000886 	andeq	r0, r0, r6, lsl #17
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000001b3 			@ <UNDEFINED> instruction: 0x000001b3
  10:	0001030c 	andeq	r0, r1, ip, lsl #6
  14:	00012e00 	andeq	r2, r1, r0, lsl #28
  18:	00000000 	andeq	r0, r0, r0
  1c:	0003b800 	andeq	fp, r3, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	@ 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	da070403 	ble	1c1040 <kfree_pop+0x1c0ce8>
  30:	03000000 	movweq	r0, #0
  34:	02830601 	addeq	r0, r3, #1048576	@ 0x100000
  38:	02030000 	andeq	r0, r3, #0
  3c:	00018f05 	andeq	r8, r1, r5, lsl #30
  40:	05040300 	streq	r0, [r4, #-768]	@ 0xfffffd00
  44:	0000026f 	andeq	r0, r0, pc, ror #4
  48:	62050803 	andvs	r0, r5, #196608	@ 0x30000
  4c:	03000001 	movweq	r0, #1
  50:	00610801 	rsbeq	r0, r1, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00002c07 	andeq	r2, r0, r7, lsl #24
  5c:	02660400 	rsbeq	r0, r6, #0, 8
  60:	34050000 	strcc	r0, [r5], #-0
  64:	00006919 	andeq	r6, r0, r9, lsl r9
  68:	07040300 	streq	r0, [r4, -r0, lsl #6]
  6c:	00000087 	andeq	r0, r0, r7, lsl #1
  70:	e7070803 	str	r0, [r7, -r3, lsl #16]
  74:	05000000 	streq	r0, [r0, #-0]
  78:	7f040604 	svcvc	0x00040604
  7c:	03000000 	movweq	r0, #0
  80:	01790801 	cmneq	r9, r1, lsl #16
  84:	7f070000 	svcvc	0x00070000
  88:	03000000 	movweq	r0, #0
  8c:	00c60408 	sbceq	r0, r6, r8, lsl #8
  90:	07080000 	streq	r0, [r8, -r0]
  94:	00002c04 	andeq	r2, r0, r4, lsl #24
  98:	061f0100 	ldreq	r0, [pc], -r0, lsl #2
  9c:	000000aa 	andeq	r0, r0, sl, lsr #1
  a0:	00018609 	andeq	r8, r1, r9, lsl #12
  a4:	20000000 	andcs	r0, r0, r0
  a8:	5d0a0000 	stcpl	0, cr0, [sl, #-0]
  ac:	b5000000 	strlt	r0, [r0, #-0]
  b0:	0b000000 	bleq	b8 <.debug_info+0xb8>
  b4:	02ad0c00 	adceq	r0, sp, #0, 24
  b8:	0f020000 	svceq	0x00020000
  bc:	0000aa12 	andeq	sl, r0, r2, lsl sl
  c0:	00fe0d00 	rscseq	r0, lr, r0, lsl #26
  c4:	24010000 	strcs	r0, [r1], #-0
  c8:	0000790e 	andeq	r7, r0, lr, lsl #18
  cc:	08030500 	stmdaeq	r3, {r8, sl}
  d0:	0d000000 	stceq	0, cr0, [r0, #-0]
  d4:	0000000a 	andeq	r0, r0, sl
  d8:	790e2501 	stmdbvc	lr, {r0, r8, sl, sp}
  dc:	05000000 	streq	r0, [r0, #-0]
  e0:	00000403 	andeq	r0, r0, r3, lsl #8
  e4:	01700d00 	cmneq	r0, r0, lsl #26
  e8:	26010000 	strcs	r0, [r1], -r0
  ec:	0000790e 	andeq	r7, r0, lr, lsl #18
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
  f8:	00000000 	andeq	r0, r0, r0
  fc:	58068301 	stmdapl	r6, {r0, r8, r9, pc}
 100:	60000003 	andvs	r0, r0, r3
 104:	01000000 	mrseq	r0, (UNDEF: 0)
 108:	00016f9c 	muleq	r1, ip, pc	@ <UNPREDICTABLE>
 10c:	00700f00 	rsbseq	r0, r0, r0, lsl #30
 110:	77168301 	ldrvc	r8, [r6, -r1, lsl #6]
 114:	06000000 	streq	r0, [r0], -r0
 118:	00000000 	andeq	r0, r0, r0
 11c:	10000000 	andne	r0, r0, r0
 120:	000000cd 	andeq	r0, r0, sp, asr #1
 124:	0000017f 	andeq	r0, r0, pc, ror r1
 128:	00480305 	subeq	r0, r8, r5, lsl #6
 12c:	a4110000 	ldrge	r0, [r1], #-0
 130:	65000003 	strvs	r0, [r0, #-3]
 134:	65000008 	strvs	r0, [r0, #-8]
 138:	12000001 	andne	r0, r0, #1
 13c:	03055001 	movweq	r5, #20481	@ 0x5001
 140:	000001dc 	ldrdeq	r0, [r0], -ip
 144:	05510112 	ldrbeq	r0, [r1, #-274]	@ 0xfffffeee
 148:	00000003 	andeq	r0, r0, r3
 14c:	52011200 	andpl	r1, r1, #0, 4
 150:	00480305 	subeq	r0, r8, r5, lsl #6
 154:	01120000 	tsteq	r2, r0
 158:	85080253 	strhi	r0, [r8, #-595]	@ 0xfffffdad
 15c:	007d0212 	rsbseq	r0, sp, r2, lsl r2
 160:	5001f303 	andpl	pc, r1, r3, lsl #6
 164:	03a81300 			@ <UNDEFINED> instruction: 0x03a81300
 168:	08710000 	ldmdaeq	r1!, {}^	@ <UNPREDICTABLE>
 16c:	0a000000 	beq	174 <.debug_info+0x174>
 170:	00000086 	andeq	r0, r0, r6, lsl #1
 174:	0000017f 	andeq	r0, r0, pc, ror r1
 178:	00002c14 	andeq	r2, r0, r4, lsl ip
 17c:	07000900 	streq	r0, [r0, -r0, lsl #18]
 180:	0000016f 	andeq	r0, r0, pc, ror #2
 184:	00003f15 	andeq	r3, r0, r5, lsl pc
 188:	06800100 	streq	r0, [r0], r0, lsl #2
 18c:	00000344 	andeq	r0, r0, r4, asr #6
 190:	00000014 	andeq	r0, r0, r4, lsl r0
 194:	15169c01 	ldrne	r9, [r6, #-3073]	@ 0xfffff3ff
 198:	01000000 	mrseq	r0, (UNDEF: 0)
 19c:	0077076c 	rsbseq	r0, r7, ip, ror #14
 1a0:	02340000 	eorseq	r0, r4, #0
 1a4:	01100000 	tsteq	r0, r0
 1a8:	9c010000 	stcls	0, cr0, [r1], {-0}
 1ac:	00000402 	andeq	r0, r0, r2, lsl #8
 1b0:	0002a617 	andeq	sl, r2, r7, lsl r6
 1b4:	206c0100 	rsbcs	r0, ip, r0, lsl #2
 1b8:	0000002c 	andeq	r0, r0, ip, lsr #32
 1bc:	00000047 	andeq	r0, r0, r7, asr #32
 1c0:	00000033 	andeq	r0, r0, r3, lsr r0
 1c4:	00009e17 	andeq	r9, r0, r7, lsl lr
 1c8:	316c0100 	cmncc	ip, r0, lsl #2
 1cc:	0000002c 	andeq	r0, r0, ip, lsr #32
 1d0:	000000e0 	andeq	r0, r0, r0, ror #1
 1d4:	000000cc 	andeq	r0, r0, ip, asr #1
 1d8:	0000cd10 	andeq	ip, r0, r0, lsl sp
 1dc:	00041200 	andeq	r1, r4, r0, lsl #4
 1e0:	30030500 	andcc	r0, r3, r0, lsl #10
 1e4:	18000000 	stmdane	r0, {}	@ <UNPREDICTABLE>
 1e8:	74010068 	strvc	r0, [r1], #-104	@ 0xffffff98
 1ec:	00002c0e 	andeq	r2, r0, lr, lsl #24
 1f0:	00019a00 	andeq	r9, r1, r0, lsl #20
 1f4:	00018a00 	andeq	r8, r1, r0, lsl #20
 1f8:	07fd1900 	ldrbeq	r1, [sp, r0, lsl #18]!
 1fc:	02440000 	subeq	r0, r4, #0
 200:	44030000 	strmi	r0, [r3], #-0
 204:	04000002 	streq	r0, [r0], #-2
 208:	01000000 	mrseq	r0, (UNDEF: 0)
 20c:	0220056e 	eoreq	r0, r0, #461373440	@ 0x1b800000
 210:	0e1a0000 	cdpeq	0, 1, cr0, cr10, cr0, {0}
 214:	55000008 	strpl	r0, [r0, #-8]
 218:	53000002 	movwpl	r0, #2
 21c:	00000002 	andeq	r0, r0, r2
 220:	00083f19 	andeq	r3, r8, r9, lsl pc
 224:	00025000 	andeq	r5, r2, r0
 228:	02500200 	subseq	r0, r0, #0, 4
 22c:	00080000 	andeq	r0, r8, r0
 230:	6f010000 	svcvs	0x00010000
 234:	00025411 	andeq	r5, r2, r1, lsl r4
 238:	085a1a00 	ldmdaeq	sl, {r9, fp, ip}^
 23c:	026a0000 	rsbeq	r0, sl, #0
 240:	02680000 	rsbeq	r0, r8, #0
 244:	501a0000 	andspl	r0, sl, r0
 248:	80000008 	andhi	r0, r0, r8
 24c:	7e000002 	cdpvc	0, 0, cr0, cr0, cr2, {0}
 250:	00000002 	andeq	r0, r0, r2
 254:	0007c81b 	andeq	ip, r7, fp, lsl r8
 258:	00026000 	andeq	r6, r2, r0
 25c:	00180100 	andseq	r0, r8, r0, lsl #2
 260:	75010000 	strvc	r0, [r1, #-0]
 264:	0002f209 	andeq	pc, r2, r9, lsl #4
 268:	07e31a00 	strbeq	r1, [r3, r0, lsl #20]!
 26c:	02990000 	addseq	r0, r9, #0
 270:	02930000 	addseq	r0, r3, #0
 274:	d91a0000 	ldmdble	sl, {}	@ <UNPREDICTABLE>
 278:	e0000007 	and	r0, r0, r7
 27c:	d8000002 	stmdale	r0, {r1}
 280:	1c000002 	stcne	0, cr0, [r0], {2}
 284:	00000018 	andeq	r0, r0, r8, lsl r0
 288:	0007fd19 	andeq	pc, r7, r9, lsl sp	@ <UNPREDICTABLE>
 28c:	00026000 	andeq	r6, r2, r0
 290:	02600400 	rsbeq	r0, r0, #0, 8
 294:	00040000 	andeq	r0, r4, r0
 298:	11010000 	mrsne	r0, (UNDEF: 1)
 29c:	0002af05 	andeq	sl, r2, r5, lsl #30
 2a0:	080e1a00 	stmdaeq	lr, {r9, fp, ip}
 2a4:	031e0000 	tsteq	lr, #0
 2a8:	031c0000 	tsteq	ip, #0
 2ac:	11000000 	mrsne	r0, (UNDEF: 0)
 2b0:	000002f4 	strdeq	r0, [r0], -r4
 2b4:	00000865 	andeq	r0, r0, r5, ror #16
 2b8:	000002e7 	andeq	r0, r0, r7, ror #5
 2bc:	05500112 	ldrbeq	r0, [r0, #-274]	@ 0xfffffeee
 2c0:	00004003 	andeq	r4, r0, r3
 2c4:	51011200 	mrspl	r1, R9_usr
 2c8:	00000305 	andeq	r0, r0, r5, lsl #6
 2cc:	01120000 	tsteq	r2, r0
 2d0:	40030552 	andmi	r0, r3, r2, asr r5
 2d4:	12000000 	andne	r0, r0, #0
 2d8:	41015301 	tstmi	r1, r1, lsl #6
 2dc:	007d0212 	rsbseq	r0, sp, r2, lsl r2
 2e0:	017c0305 	cmneq	ip, r5, lsl #6
 2e4:	13000000 	movwne	r0, #0
 2e8:	000002f8 	strdeq	r0, [r0], -r8
 2ec:	00000871 	andeq	r0, r0, r1, ror r8
 2f0:	19190000 	ldmdbne	r9, {}	@ <UNPREDICTABLE>
 2f4:	78000008 	stmdavc	r0, {r3}
 2f8:	03000002 	movweq	r0, #2
 2fc:	00000278 	andeq	r0, r0, r8, ror r2
 300:	00000004 	andeq	r0, r0, r4
 304:	26057601 	strcs	r7, [r5], -r1, lsl #12
 308:	1a000003 	bne	31c <.debug_info+0x31c>
 30c:	00000834 	andeq	r0, r0, r4, lsr r8
 310:	00000333 	andeq	r0, r0, r3, lsr r3
 314:	00000331 	andeq	r0, r0, r1, lsr r3
 318:	00082a1a 	andeq	r2, r8, sl, lsl sl
 31c:	00034800 	andeq	r4, r3, r0, lsl #16
 320:	00034600 	andeq	r4, r3, r0, lsl #12
 324:	90110000 	andsls	r0, r1, r0
 328:	17000002 	strne	r0, [r0, -r2]
 32c:	3b000004 	blcc	344 <.debug_info+0x344>
 330:	12000003 	andne	r0, r0, #3
 334:	f3035001 	vhadd.u8	d5, d3, d1
 338:	11005001 	tstne	r0, r1
 33c:	000002b4 			@ <UNDEFINED> instruction: 0x000002b4
 340:	00000865 	andeq	r0, r0, r5, ror #16
 344:	00000374 	andeq	r0, r0, r4, ror r3
 348:	05500112 	ldrbeq	r0, [r0, #-274]	@ 0xfffffeee
 34c:	00004003 	andeq	r4, r0, r3
 350:	51011200 	mrspl	r1, R9_usr
 354:	00000305 	andeq	r0, r0, r5, lsl #6
 358:	01120000 	tsteq	r2, r0
 35c:	30030552 	andcc	r0, r3, r2, asr r5
 360:	12000000 	andne	r0, r0, #0
 364:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 368:	7d02126d 	stcvc	2, cr1, [r2, #-436]	@ 0xfffffe4c
 36c:	c0030500 	andgt	r0, r3, r0, lsl #10
 370:	00000000 	andeq	r0, r0, r0
 374:	0002b813 	andeq	fp, r2, r3, lsl r8
 378:	00087100 	andeq	r7, r8, r0, lsl #2
 37c:	02d41100 	sbcseq	r1, r4, #0, 2
 380:	08650000 	stmdaeq	r5!, {}^	@ <UNPREDICTABLE>
 384:	03b60000 			@ <UNDEFINED> instruction: 0x03b60000
 388:	01120000 	tsteq	r2, r0
 38c:	28030550 	stmdacs	r3, {r4, r6, r8, sl}
 390:	12000001 	andne	r0, r0, #1
 394:	03055101 	movweq	r5, #20737	@ 0x5101
 398:	00000000 	andeq	r0, r0, r0
 39c:	05520112 	ldrbeq	r0, [r2, #-274]	@ 0xfffffeee
 3a0:	00003003 	andeq	r3, r0, r3
 3a4:	53011200 	movwpl	r1, #4608	@ 0x1200
 3a8:	126e0802 	rsbne	r0, lr, #131072	@ 0x20000
 3ac:	05007d02 	streq	r7, [r0, #-3330]	@ 0xfffff2fe
 3b0:	00016803 	andeq	r6, r1, r3, lsl #16
 3b4:	d8130000 	ldmdale	r3, {}	@ <UNPREDICTABLE>
 3b8:	71000002 	tstvc	r0, r2
 3bc:	11000008 	tstne	r0, r8
 3c0:	00000314 	andeq	r0, r0, r4, lsl r3
 3c4:	00000865 	andeq	r0, r0, r5, ror #16
 3c8:	000003f8 	strdeq	r0, [r0], -r8
 3cc:	05500112 	ldrbeq	r0, [r0, #-274]	@ 0xfffffeee
 3d0:	00018803 	andeq	r8, r1, r3, lsl #16
 3d4:	51011200 	mrspl	r1, R9_usr
 3d8:	00000305 	andeq	r0, r0, r5, lsl #6
 3dc:	01120000 	tsteq	r2, r0
 3e0:	30030552 	andcc	r0, r3, r2, asr r5
 3e4:	12000000 	andne	r0, r0, #0
 3e8:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 3ec:	7d021276 	stcvc	2, cr1, [r2, #-472]	@ 0xfffffe28
 3f0:	c0030500 	andgt	r0, r3, r0, lsl #10
 3f4:	00000001 	andeq	r0, r0, r1
 3f8:	00031813 	andeq	r1, r3, r3, lsl r8
 3fc:	00087100 	andeq	r7, r8, r0, lsl #2
 400:	860a0000 	strhi	r0, [sl], -r0
 404:	12000000 	andne	r0, r0, #0
 408:	14000004 	strne	r0, [r0], #-4
 40c:	0000002c 	andeq	r0, r0, ip, lsr #32
 410:	0207000f 	andeq	r0, r7, #15
 414:	16000004 	strne	r0, [r0], -r4
 418:	000000a8 	andeq	r0, r0, r8, lsr #1
 41c:	77076101 	strvc	r6, [r7, -r1, lsl #2]
 420:	d0000000 	andle	r0, r0, r0
 424:	64000001 	strvs	r0, [r0], #-1
 428:	01000000 	mrseq	r0, (UNDEF: 0)
 42c:	0004de9c 	muleq	r4, ip, lr
 430:	02a61700 	adceq	r1, r6, #0, 14
 434:	61010000 	mrsvs	r0, (UNDEF: 1)
 438:	00002c18 	andeq	r2, r0, r8, lsl ip
 43c:	00036300 	andeq	r6, r3, r0, lsl #6
 440:	00035b00 	andeq	r5, r3, r0, lsl #22
 444:	00cd1000 	sbceq	r1, sp, r0
 448:	04ee0000 	strbteq	r0, [lr], #0
 44c:	03050000 	movweq	r0, #20480	@ 0x5000
 450:	00000028 	andeq	r0, r0, r8, lsr #32
 454:	0000991d 	andeq	r9, r0, sp, lsl r9
 458:	0b630100 	bleq	18c0860 <kfree_pop+0x18c0508>
 45c:	00000077 	andeq	r0, r0, r7, ror r0
 460:	0000039b 	muleq	r0, fp, r3
 464:	00000397 	muleq	r0, r7, r3
 468:	0001e811 	andeq	lr, r1, r1, lsl r8
 46c:	0004f300 	andeq	pc, r4, r0, lsl #6
 470:	00047c00 	andeq	r7, r4, r0, lsl #24
 474:	50011200 	andpl	r1, r1, r0, lsl #4
 478:	00007402 	andeq	r7, r0, r2, lsl #8
 47c:	0001f811 	andeq	pc, r1, r1, lsl r8	@ <UNPREDICTABLE>
 480:	00087d00 	andeq	r7, r8, r0, lsl #26
 484:	00049b00 	andeq	r9, r4, r0, lsl #22
 488:	50011200 	andpl	r1, r1, r0, lsl #4
 48c:	12007502 	andne	r7, r0, #8388608	@ 0x800000
 490:	30015101 	andcc	r5, r1, r1, lsl #2
 494:	02520112 	subseq	r0, r2, #-2147483644	@ 0x80000004
 498:	11000074 	tstne	r0, r4, ror r0
 49c:	00000220 	andeq	r0, r0, r0, lsr #4
 4a0:	00000865 	andeq	r0, r0, r5, ror #16
 4a4:	000004d4 	ldrdeq	r0, [r0], -r4
 4a8:	05500112 	ldrbeq	r0, [r0, #-274]	@ 0xfffffeee
 4ac:	00004003 	andeq	r4, r0, r3
 4b0:	51011200 	mrspl	r1, R9_usr
 4b4:	00000305 	andeq	r0, r0, r5, lsl #6
 4b8:	01120000 	tsteq	r2, r0
 4bc:	28030552 	stmdacs	r3, {r1, r4, r6, r8, sl}
 4c0:	12000000 	andne	r0, r0, #0
 4c4:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 4c8:	7d021262 	stcvc	2, cr1, [r2, #-392]	@ 0xfffffe78
 4cc:	c0030500 	andgt	r0, r3, r0, lsl #10
 4d0:	00000000 	andeq	r0, r0, r0
 4d4:	00022413 	andeq	r2, r2, r3, lsl r4
 4d8:	00087100 	andeq	r7, r8, r0, lsl #2
 4dc:	860a0000 	strhi	r0, [sl], -r0
 4e0:	ee000000 	cdp	0, 0, cr0, cr0, cr0, {0}
 4e4:	14000004 	strne	r0, [r0], #-4
 4e8:	0000002c 	andeq	r0, r0, ip, lsr #32
 4ec:	de070007 	cdple	0, 0, cr0, cr7, cr7, {0}
 4f0:	16000004 	strne	r0, [r0], -r4
 4f4:	0000011e 	andeq	r0, r0, lr, lsl r1
 4f8:	77075201 	strvc	r5, [r7, -r1, lsl #4]
 4fc:	08000000 	stmdaeq	r0, {}	@ <UNPREDICTABLE>
 500:	c8000001 	stmdagt	r0, {r0}
 504:	01000000 	mrseq	r0, (UNDEF: 0)
 508:	0006439c 	muleq	r6, ip, r3
 50c:	02a61700 	adceq	r1, r6, #0, 14
 510:	52010000 	andpl	r0, r1, #0
 514:	00002c20 	andeq	r2, r0, r0, lsr #24
 518:	0003cd00 	andeq	ip, r3, r0, lsl #26
 51c:	0003b900 	andeq	fp, r3, r0, lsl #18
 520:	00cd1000 	sbceq	r1, sp, r0
 524:	04120000 	ldreq	r0, [r2], #-0
 528:	03050000 	movweq	r0, #20480	@ 0x5000
 52c:	00000018 	andeq	r0, r0, r8, lsl r0
 530:	0000991d 	andeq	r9, r0, sp, lsl r9
 534:	0b580100 	bleq	160093c <kfree_pop+0x16005e4>
 538:	00000077 	andeq	r0, r0, r7, ror r0
 53c:	0000045f 	andeq	r0, r0, pc, asr r4
 540:	00000459 	andeq	r0, r0, r9, asr r4
 544:	0007c81b 	andeq	ip, r7, fp, lsl r8
 548:	00011800 	andeq	r1, r1, r0, lsl #16
 54c:	00000200 	andeq	r0, r0, r0, lsl #4
 550:	54010000 	strpl	r0, [r1], #-0
 554:	0005790e 	andeq	r7, r5, lr, lsl #18
 558:	07e31a00 	strbeq	r1, [r3, r0, lsl #20]!
 55c:	048e0000 	streq	r0, [lr], #0
 560:	048c0000 	streq	r0, [ip], #0
 564:	d91a0000 	ldmdble	sl, {}	@ <UNPREDICTABLE>
 568:	a6000007 	strge	r0, [r0], -r7
 56c:	a2000004 	andge	r0, r0, #4
 570:	1e000004 	cdpne	0, 0, cr0, cr0, cr4, {0}
 574:	00000000 	andeq	r0, r0, r0
 578:	016c1100 	cmneq	ip, r0, lsl #2
 57c:	08650000 	stmdaeq	r5!, {}^	@ <UNPREDICTABLE>
 580:	05b20000 	ldreq	r0, [r2, #0]!
 584:	01120000 	tsteq	r2, r0
 588:	40030550 	andmi	r0, r3, r0, asr r5
 58c:	12000000 	andne	r0, r0, #0
 590:	03055101 	movweq	r5, #20737	@ 0x5101
 594:	00000000 	andeq	r0, r0, r0
 598:	05520112 	ldrbeq	r0, [r2, #-274]	@ 0xfffffeee
 59c:	00001803 	andeq	r1, r0, r3, lsl #16
 5a0:	53011200 	movwpl	r1, #4608	@ 0x1200
 5a4:	12530802 	subsne	r0, r3, #131072	@ 0x20000
 5a8:	05007d02 	streq	r7, [r0, #-3330]	@ 0xfffff2fe
 5ac:	0000c003 	andeq	ip, r0, r3
 5b0:	70130000 	andsvc	r0, r3, r0
 5b4:	71000001 	tstvc	r0, r1
 5b8:	11000008 	tstne	r0, r8
 5bc:	0000018c 	andeq	r0, r0, ip, lsl #3
 5c0:	00000865 	andeq	r0, r0, r5, ror #16
 5c4:	000005f4 	strdeq	r0, [r0], -r4
 5c8:	05500112 	ldrbeq	r0, [r0, #-274]	@ 0xfffffeee
 5cc:	00004003 	andeq	r4, r0, r3
 5d0:	51011200 	mrspl	r1, R9_usr
 5d4:	00000305 	andeq	r0, r0, r5, lsl #6
 5d8:	01120000 	tsteq	r2, r0
 5dc:	18030552 	stmdane	r3, {r1, r4, r6, r8, sl}
 5e0:	12000000 	andne	r0, r0, #0
 5e4:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 5e8:	7d021256 	stcvc	2, cr1, [r2, #-344]	@ 0xfffffea8
 5ec:	c8030500 	stmdagt	r3, {r8, sl}
 5f0:	00000000 	andeq	r0, r0, r0
 5f4:	00019013 	andeq	r9, r1, r3, lsl r0
 5f8:	00087100 	andeq	r7, r8, r0, lsl #2
 5fc:	01b01100 	lslseq	r1, r0, #2
 600:	08650000 	stmdaeq	r5!, {}^	@ <UNPREDICTABLE>
 604:	06390000 	ldrteq	r0, [r9], -r0
 608:	01120000 	tsteq	r2, r0
 60c:	e0030550 	and	r0, r3, r0, asr r5
 610:	12000000 	andne	r0, r0, #0
 614:	03055101 	movweq	r5, #20737	@ 0x5101
 618:	00000000 	andeq	r0, r0, r0
 61c:	05520112 	ldrbeq	r0, [r2, #-274]	@ 0xfffffeee
 620:	00001803 	andeq	r1, r0, r3, lsl #16
 624:	53011200 	movwpl	r1, #4608	@ 0x1200
 628:	125b0802 	subsne	r0, fp, #131072	@ 0x20000
 62c:	08007d02 	stmdaeq	r0, {r1, r8, sl, fp, ip, sp, lr}
 630:	235001f3 	cmpcs	r0, #-1073741764	@ 0xc000003c
 634:	1af80907 	bne	ffe02a58 <kfree_pop+0xffe02700>
 638:	01b41300 			@ <UNDEFINED> instruction: 0x01b41300
 63c:	08710000 	ldmdaeq	r1!, {}^	@ <UNPREDICTABLE>
 640:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 644:	0000028f 	andeq	r0, r0, pc, lsl #5
 648:	30062e01 	andcc	r2, r6, r1, lsl #28
 64c:	d8000000 	stmdale	r0, {}	@ <UNPREDICTABLE>
 650:	01000000 	mrseq	r0, (UNDEF: 0)
 654:	0007719c 	muleq	r7, ip, r1
 658:	00b81700 	adcseq	r1, r8, r0, lsl #14
 65c:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
 660:	00007723 	andeq	r7, r0, r3, lsr #14
 664:	0004d800 	andeq	sp, r4, r0, lsl #16
 668:	0004c600 	andeq	ip, r4, r0, lsl #12
 66c:	007c1700 	rsbseq	r1, ip, r0, lsl #14
 670:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
 674:	00002c33 	andeq	r2, r0, r3, lsr ip
 678:	00055d00 	andeq	r5, r5, r0, lsl #26
 67c:	00055100 	andeq	r5, r5, r0, lsl #2
 680:	005a0d00 	subseq	r0, sl, r0, lsl #26
 684:	2f010000 	svccs	0x00010000
 688:	00002510 	andeq	r2, r0, r0, lsl r5
 68c:	00030500 	andeq	r0, r3, r0, lsl #10
 690:	10000000 	andne	r0, r0, r0
 694:	000000cd 	andeq	r0, r0, sp, asr #1
 698:	00000781 	andeq	r0, r0, r1, lsl #15
 69c:	00000305 	andeq	r0, r0, r5, lsl #6
 6a0:	991d0000 	ldmdbls	sp, {}	@ <UNPREDICTABLE>
 6a4:	01000000 	mrseq	r0, (UNDEF: 0)
 6a8:	00790b34 	rsbseq	r0, r9, r4, lsr fp
 6ac:	05be0000 	ldreq	r0, [lr, #0]!
 6b0:	05b00000 	ldreq	r0, [r0, #0]!
 6b4:	9c110000 	ldcls	0, cr0, [r1], {-0}
 6b8:	65000000 	strvs	r0, [r0, #-0]
 6bc:	e5000008 	str	r0, [r0, #-8]
 6c0:	12000006 	andne	r0, r0, #6
 6c4:	03055001 	movweq	r5, #20481	@ 0x5001
 6c8:	0000000c 	andeq	r0, r0, ip
 6cc:	05510112 	ldrbeq	r0, [r1, #-274]	@ 0xfffffeee
 6d0:	00000003 	andeq	r0, r0, r3
 6d4:	52011200 	andpl	r1, r1, #0, 4
 6d8:	00000305 	andeq	r0, r0, r5, lsl #6
 6dc:	01120000 	tsteq	r2, r0
 6e0:	31080253 	tstcc	r8, r3, asr r2
 6e4:	00a01300 	adceq	r1, r0, r0, lsl #6
 6e8:	08710000 	ldmdaeq	r1!, {}^	@ <UNPREDICTABLE>
 6ec:	bc110000 	ldclt	0, cr0, [r1], {-0}
 6f0:	65000000 	strvs	r0, [r0, #-0]
 6f4:	27000008 	strcs	r0, [r0, -r8]
 6f8:	12000007 	andne	r0, r0, #7
 6fc:	03055001 	movweq	r5, #20481	@ 0x5001
 700:	00000040 	andeq	r0, r0, r0, asr #32
 704:	05510112 	ldrbeq	r0, [r1, #-274]	@ 0xfffffeee
 708:	00000003 	andeq	r0, r0, r3
 70c:	52011200 	andpl	r1, r1, #0, 4
 710:	00000305 	andeq	r0, r0, r5, lsl #6
 714:	01120000 	tsteq	r2, r0
 718:	36080253 			@ <UNDEFINED> instruction: 0x36080253
 71c:	007d0212 	rsbseq	r0, sp, r2, lsl r2
 720:	00700305 	rsbseq	r0, r0, r5, lsl #6
 724:	13000000 	movwne	r0, #0
 728:	000000c0 	andeq	r0, r0, r0, asr #1
 72c:	00000871 	andeq	r0, r0, r1, ror r8
 730:	0000e411 	andeq	lr, r0, r1, lsl r4
 734:	00086500 	andeq	r6, r8, r0, lsl #10
 738:	00076700 	andeq	r6, r7, r0, lsl #14
 73c:	50011200 	andpl	r1, r1, r0, lsl #4
 740:	007c0305 	rsbseq	r0, ip, r5, lsl #6
 744:	01120000 	tsteq	r2, r0
 748:	00030551 	andeq	r0, r3, r1, asr r5
 74c:	12000000 	andne	r0, r0, #0
 750:	03055201 	movweq	r5, #20993	@ 0x5201
 754:	00000000 	andeq	r0, r0, r0
 758:	02530112 	subseq	r0, r3, #-2147483644	@ 0x80000004
 75c:	02123a08 	andseq	r3, r2, #8, 20	@ 0x8000
 760:	f303007d 	vqadd.u8	q0, <illegal reg q1.5>, <illegal reg q14.5>
 764:	13005001 	movwne	r5, #1
 768:	000000e8 	andeq	r0, r0, r8, ror #1
 76c:	00000871 	andeq	r0, r0, r1, ror r8
 770:	00860a00 	addeq	r0, r6, r0, lsl #20
 774:	07810000 	streq	r0, [r1, r0]
 778:	2c140000 	ldccs	0, cr0, [r4], {-0}
 77c:	16000000 	strne	r0, [r0], -r0
 780:	07710700 	ldrbeq	r0, [r1, -r0, lsl #14]!
 784:	0d1f0000 	ldceq	0, cr0, [pc, #-0]	@ 78c <.debug_info+0x78c>
 788:	01000001 	tsteq	r0, r1
 78c:	0077072b 	rsbseq	r0, r7, fp, lsr #14
 790:	00200000 	eoreq	r0, r0, r0
 794:	00100000 	andseq	r0, r0, r0
 798:	9c010000 	stcls	0, cr0, [r1], {-0}
 79c:	0001a01f 	andeq	sl, r1, pc, lsl r0
 7a0:	072a0100 	streq	r0, [sl, -r0, lsl #2]!
 7a4:	00000077 	andeq	r0, r0, r7, ror r0
 7a8:	00000010 	andeq	r0, r0, r0, lsl r0
 7ac:	00000010 	andeq	r0, r0, r0, lsl r0
 7b0:	491f9c01 	ldmdbmi	pc, {r0, sl, fp, ip, pc}	@ <UNPREDICTABLE>
 7b4:	01000000 	mrseq	r0, (UNDEF: 0)
 7b8:	00770729 	rsbseq	r0, r7, r9, lsr #14
 7bc:	00000000 	andeq	r0, r0, r0
 7c0:	00100000 	andseq	r0, r0, r0
 7c4:	9c010000 	stcls	0, cr0, [r1], {-0}
 7c8:	0000be20 	andeq	fp, r0, r0, lsr #28
 7cc:	18100100 	ldmdane	r0, {r8}
 7d0:	0000002c 	andeq	r0, r0, ip, lsr #32
 7d4:	0007fd03 	andeq	pc, r7, r3, lsl #26
 7d8:	00782100 	rsbseq	r2, r8, r0, lsl #2
 7dc:	2c291001 	stccs	0, cr1, [r9], #-4
 7e0:	21000000 	mrscs	r0, (UNDEF: 0)
 7e4:	1001006e 	andne	r0, r1, lr, rrx
 7e8:	00002c35 	andeq	r2, r0, r5, lsr ip
 7ec:	00cd1000 	sbceq	r1, sp, r0
 7f0:	04ee0000 	strbteq	r0, [lr], #0
 7f4:	03050000 	movweq	r0, #20480	@ 0x5000
 7f8:	00000040 	andeq	r0, r0, r0, asr #32
 7fc:	00b02000 	adcseq	r2, r0, r0
 800:	0d010000 	stceq	0, cr0, [r1, #-0]
 804:	00002c18 	andeq	r2, r0, r8, lsl ip
 808:	08190300 	ldmdaeq	r9, {r8, r9}
 80c:	78210000 	stmdavc	r1!, {}	@ <UNPREDICTABLE>
 810:	290d0100 	stmdbcs	sp, {r8}
 814:	0000002c 	andeq	r0, r0, ip, lsr #32
 818:	02782000 	rsbseq	r2, r8, #0
 81c:	07010000 	streq	r0, [r1, -r0]
 820:	00002c18 	andeq	r2, r0, r8, lsl ip
 824:	083f0300 	ldmdaeq	pc!, {r8, r9}	@ <UNPREDICTABLE>
 828:	78210000 	stmdavc	r1!, {}	@ <UNPREDICTABLE>
 82c:	2c070100 	stccs	1, cr0, [r7], {-0}
 830:	0000002c 	andeq	r0, r0, ip, lsr #32
 834:	01006e21 	tsteq	r0, r1, lsr #28
 838:	002c3807 	eoreq	r3, ip, r7, lsl #16
 83c:	20000000 	andcs	r0, r0, r0
 840:	0000017e 	andeq	r0, r0, lr, ror r1
 844:	5d180401 	ldcpl	4, cr0, [r8, #-4]
 848:	03000000 	movweq	r0, #0
 84c:	00000865 	andeq	r0, r0, r5, ror #16
 850:	01007821 	tsteq	r0, r1, lsr #16
 854:	005d2904 	subseq	r2, sp, r4, lsl #18
 858:	79210000 	stmdbvc	r1!, {}	@ <UNPREDICTABLE>
 85c:	35040100 	strcc	r0, [r4, #-256]	@ 0xffffff00
 860:	0000005d 	andeq	r0, r0, sp, asr r0
 864:	01992200 	orrseq	r2, r9, r0, lsl #4
 868:	01990000 	orrseq	r0, r9, r0
 86c:	2e030000 	cdpcs	0, 0, cr0, cr3, cr0, {0}
 870:	006f2205 	rsbeq	r2, pc, r5, lsl #4
 874:	006f0000 	rsbeq	r0, pc, r0
 878:	73030000 	movwvc	r0, #12288	@ 0x3000
 87c:	00252206 	eoreq	r2, r5, r6, lsl #4
 880:	00250000 	eoreq	r0, r5, r0
 884:	21040000 	mrscs	r0, (UNDEF: 4)
 888:	Address 0x888 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	@ 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	@ 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <kfree_pop+0x2bfd54>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <kfree_pop+0xe834e8>
  30:	0b390b3b 	bleq	e42d24 <kfree_pop+0xe429cc>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	0b000f05 	bleq	3c54 <kfree_pop+0x38fc>
  3c:	0600000b 	streq	r0, [r0], -fp
  40:	0b0b000f 	bleq	2c0084 <kfree_pop+0x2bfd2c>
  44:	00001349 	andeq	r1, r0, r9, asr #6
  48:	49002607 	stmdbmi	r0, {r0, r1, r2, r9, sl, sp}
  4c:	08000013 	stmdaeq	r0, {r0, r1, r4}
  50:	0b3e0104 	bleq	f80468 <kfree_pop+0xf80110>
  54:	13490b0b 	movtne	r0, #39691	@ 0x9b0b
  58:	0b3b0b3a 	bleq	ec2d48 <kfree_pop+0xec29f0>
  5c:	13010b39 	movwne	r0, #6969	@ 0x1b39
  60:	28090000 	stmdacs	r9, {}	@ <UNPREDICTABLE>
  64:	1c0e0300 	stcne	3, cr0, [lr], {-0}
  68:	0a000006 	beq	88 <.debug_abbrev+0x88>
  6c:	13490101 	movtne	r0, #37121	@ 0x9101
  70:	00001301 	andeq	r1, r0, r1, lsl #6
  74:	0000210b 	andeq	r2, r0, fp, lsl #2
  78:	00340c00 	eorseq	r0, r4, r0, lsl #24
  7c:	0b3a0e03 	bleq	e83890 <kfree_pop+0xe83538>
  80:	0b390b3b 	bleq	e42d74 <kfree_pop+0xe42a1c>
  84:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	@ <UNPREDICTABLE>
  88:	0000193c 	andeq	r1, r0, ip, lsr r9
  8c:	0300340d 	movweq	r3, #1037	@ 0x40d
  90:	3b0b3a0e 	blcc	2ce8d0 <kfree_pop+0x2ce578>
  94:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  98:	00180213 	andseq	r0, r8, r3, lsl r2
  9c:	012e0e00 			@ <UNDEFINED> instruction: 0x012e0e00
  a0:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
  a4:	0b3b0b3a 	bleq	ec2d94 <kfree_pop+0xec2a3c>
  a8:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  ac:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  b0:	42971840 	addsmi	r1, r7, #64, 16	@ 0x400000
  b4:	00130119 	andseq	r0, r3, r9, lsl r1
  b8:	00050f00 	andeq	r0, r5, r0, lsl #30
  bc:	0b3a0803 	bleq	e820d0 <kfree_pop+0xe81d78>
  c0:	0b390b3b 	bleq	e42db4 <kfree_pop+0xe42a5c>
  c4:	17021349 	strne	r1, [r2, -r9, asr #6]
  c8:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
  cc:	00341000 	eorseq	r1, r4, r0
  d0:	13490e03 	movtne	r0, #40451	@ 0x9e03
  d4:	18021934 	stmdane	r2, {r2, r4, r5, r8, fp, ip}
  d8:	89110000 	ldmdbhi	r1, {}	@ <UNPREDICTABLE>
  dc:	11010182 	smlabbne	r1, r2, r1, r0
  e0:	01133101 	tsteq	r3, r1, lsl #2
  e4:	12000013 	andne	r0, r0, #19
  e8:	0001828a 	andeq	r8, r1, sl, lsl #5
  ec:	42911802 	addsmi	r1, r1, #131072	@ 0x20000
  f0:	13000018 	movwne	r0, #24
  f4:	00018289 	andeq	r8, r1, r9, lsl #5
  f8:	13310111 	teqne	r1, #1073741828	@ 0x40000004
  fc:	21140000 	tstcs	r4, r0
 100:	2f134900 	svccs	0x00134900
 104:	1500000b 	strne	r0, [r0, #-11]
 108:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	@ <UNPREDICTABLE>
 10c:	0b3a0e03 	bleq	e83920 <kfree_pop+0xe835c8>
 110:	0b390b3b 	bleq	e42e04 <kfree_pop+0xe42aac>
 114:	01111927 	tsteq	r1, r7, lsr #18
 118:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 11c:	00194297 	mulseq	r9, r7, r2
 120:	012e1600 			@ <UNDEFINED> instruction: 0x012e1600
 124:	0e03193f 			@ <UNDEFINED> instruction: 0x0e03193f
 128:	0b3b0b3a 	bleq	ec2e18 <kfree_pop+0xec2ac0>
 12c:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 130:	01111349 	tsteq	r1, r9, asr #6
 134:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 138:	01194297 			@ <UNDEFINED> instruction: 0x01194297
 13c:	17000013 	smladne	r0, r3, r0, r0
 140:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 144:	0b3b0b3a 	bleq	ec2e34 <kfree_pop+0xec2adc>
 148:	13490b39 	movtne	r0, #39737	@ 0x9b39
 14c:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
 150:	18000017 	stmdane	r0, {r0, r1, r2, r4}
 154:	08030034 	stmdaeq	r3, {r2, r4, r5}
 158:	0b3b0b3a 	bleq	ec2e48 <kfree_pop+0xec2af0>
 15c:	13490b39 	movtne	r0, #39737	@ 0x9b39
 160:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
 164:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
 168:	1331011d 	teqne	r1, #1073741831	@ 0x40000007
 16c:	42b80152 	adcsmi	r0, r8, #-2147483628	@ 0x80000014
 170:	1201110b 	andne	r1, r1, #-1073741822	@ 0xc0000002
 174:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
 178:	010b570b 	tsteq	fp, fp, lsl #14
 17c:	1a000013 	bne	1d0 <.debug_abbrev+0x1d0>
 180:	13310005 	teqne	r1, #5
 184:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
 188:	1b000017 	blne	1ec <.debug_abbrev+0x1ec>
 18c:	1331011d 	teqne	r1, #1073741831	@ 0x40000007
 190:	42b80152 	adcsmi	r0, r8, #-2147483628	@ 0x80000014
 194:	5817550b 	ldmdapl	r7, {r0, r1, r3, r8, sl, ip, lr}
 198:	570b590b 	strpl	r5, [fp, -fp, lsl #18]
 19c:	0013010b 	andseq	r0, r3, fp, lsl #2
 1a0:	010b1c00 	tsteq	fp, r0, lsl #24
 1a4:	00001755 	andeq	r1, r0, r5, asr r7
 1a8:	0300341d 	movweq	r3, #1053	@ 0x41d
 1ac:	3b0b3a0e 	blcc	2ce9ec <kfree_pop+0x2ce694>
 1b0:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 1b4:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
 1b8:	00001742 	andeq	r1, r0, r2, asr #14
 1bc:	55000b1e 	strpl	r0, [r0, #-2846]	@ 0xfffff4e2
 1c0:	1f000017 	svcne	0x00000017
 1c4:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	@ <UNPREDICTABLE>
 1c8:	0b3a0e03 	bleq	e839dc <kfree_pop+0xe83684>
 1cc:	0b390b3b 	bleq	e42ec0 <kfree_pop+0xe42b68>
 1d0:	13491927 	movtne	r1, #39207	@ 0x9927
 1d4:	06120111 			@ <UNDEFINED> instruction: 0x06120111
 1d8:	42971840 	addsmi	r1, r7, #64, 16	@ 0x400000
 1dc:	20000019 	andcs	r0, r0, r9, lsl r0
 1e0:	0e03012e 	cdpeq	1, 0, cr0, cr3, cr14, {1}
 1e4:	0b3b0b3a 	bleq	ec2ed4 <kfree_pop+0xec2b7c>
 1e8:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 1ec:	0b201349 	bleq	804f18 <kfree_pop+0x804bc0>
 1f0:	00001301 	andeq	r1, r0, r1, lsl #6
 1f4:	03000521 	movweq	r0, #1313	@ 0x521
 1f8:	3b0b3a08 	blcc	2cea20 <kfree_pop+0x2ce6c8>
 1fc:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 200:	22000013 	andcs	r0, r0, #19
 204:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	@ <UNPREDICTABLE>
 208:	0e6e193c 			@ <UNDEFINED> instruction: 0x0e6e193c
 20c:	0b3a0e03 	bleq	e83a20 <kfree_pop+0xe836c8>
 210:	0b390b3b 	bleq	e42f04 <kfree_pop+0xe42bac>
 214:	Address 0x214 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	03580000 	cmpeq	r8, #0
   8:	03a00000 	moveq	r0, #0
   c:	00010000 	andeq	r0, r1, r0
  10:	0003a050 	andeq	sl, r3, r0, asr r0
  14:	0003a300 	andeq	sl, r3, r0, lsl #6
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0003a368 	andeq	sl, r3, r8, ror #6
  20:	0003b800 	andeq	fp, r3, r0, lsl #16
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
	...
  44:	34000000 	strcc	r0, [r0], #-0
  48:	8f000002 	svchi	0x00000002
  4c:	01000002 	tsteq	r0, r2
  50:	028f5000 	addeq	r5, pc, #0
  54:	02980000 	addseq	r0, r8, #0
  58:	00040000 	andeq	r0, r4, r0
  5c:	9f5001f3 	svcls	0x005001f3
  60:	00000298 	muleq	r0, r8, r2
  64:	000002b0 			@ <UNDEFINED> instruction: 0x000002b0
  68:	b0500001 	subslt	r0, r0, r1
  6c:	b8000002 	stmdalt	r0, {r1}
  70:	04000002 	streq	r0, [r0], #-2
  74:	5001f300 	andpl	pc, r1, r0, lsl #6
  78:	0002b89f 	muleq	r2, pc, r8	@ <UNPREDICTABLE>
  7c:	0002d000 	andeq	sp, r2, r0
  80:	50000100 	andpl	r0, r0, r0, lsl #2
  84:	000002d0 	ldrdeq	r0, [r0], -r0	@ <UNPREDICTABLE>
  88:	000002d8 	ldrdeq	r0, [r0], -r8
  8c:	01f30004 	mvnseq	r0, r4
  90:	02d89f50 	sbcseq	r9, r8, #80, 30	@ 0x140
  94:	02f00000 	rscseq	r0, r0, #0
  98:	00010000 	andeq	r0, r1, r0
  9c:	0002f050 	andeq	pc, r2, r0, asr r0	@ <UNPREDICTABLE>
  a0:	0002f800 	andeq	pc, r2, r0, lsl #16
  a4:	f3000400 	vshl.u8	d0, d0, d0
  a8:	f89f5001 			@ <UNDEFINED> instruction: 0xf89f5001
  ac:	10000002 	andne	r0, r0, r2
  b0:	01000003 	tsteq	r0, r3
  b4:	03105000 	tsteq	r0, #0
  b8:	03440000 	movteq	r0, #16384	@ 0x4000
  bc:	00040000 	andeq	r0, r4, r0
  c0:	9f5001f3 	svcls	0x005001f3
	...
  e0:	00000234 	andeq	r0, r0, r4, lsr r2
  e4:	00000258 	andeq	r0, r0, r8, asr r2
  e8:	58510001 	ldmdapl	r1, {r0}^
  ec:	7c000002 	stcvc	0, cr0, [r0], {2}
  f0:	01000002 	tsteq	r0, r2
  f4:	027c5100 	rsbseq	r5, ip, #0, 2
  f8:	028f0000 	addeq	r0, pc, #0
  fc:	00030000 	andeq	r0, r3, r0
 100:	8f9f0171 	svchi	0x009f0171
 104:	98000002 	stmdals	r0, {r1}
 108:	17000002 	strne	r0, [r0, -r2]
 10c:	01f33800 	mvnseq	r3, r0, lsl #16
 110:	5101f351 	tstpl	r1, r1, asr r3	@ <UNPREDICTABLE>
 114:	22244b40 	eorcs	r4, r4, #64, 22	@ 0x10000
 118:	0000080c 	andeq	r0, r0, ip, lsl #16
 11c:	01282d80 	smlawbeq	r8, r0, sp, r2
 120:	9f131600 	svcls	0x00131600
 124:	00000298 	muleq	r0, r8, r2
 128:	000002ac 	andeq	r0, r0, ip, lsr #5
 12c:	ac510001 	mrrcge	0, 0, r0, r1, cr1
 130:	b8000002 	stmdalt	r0, {r1}
 134:	04000002 	streq	r0, [r0], #-2
 138:	5101f300 	mrspl	pc, SP_irq	@ <UNPREDICTABLE>
 13c:	0002b89f 	muleq	r2, pc, r8	@ <UNPREDICTABLE>
 140:	0002cc00 	andeq	ip, r2, r0, lsl #24
 144:	51000100 	mrspl	r0, (UNDEF: 16)
 148:	000002cc 	andeq	r0, r0, ip, asr #5
 14c:	000002d8 	ldrdeq	r0, [r0], -r8
 150:	01f30004 	mvnseq	r0, r4
 154:	02d89f51 	sbcseq	r9, r8, #324	@ 0x144
 158:	02ec0000 	rsceq	r0, ip, #0
 15c:	00010000 	andeq	r0, r1, r0
 160:	0002ec51 	andeq	lr, r2, r1, asr ip
 164:	00034400 	andeq	r4, r3, r0, lsl #8
 168:	38001700 	stmdacc	r0, {r8, r9, sl, ip}
 16c:	f35101f3 	vbsl	q8, <illegal reg q8.5>, <illegal reg q9.5>
 170:	4b405101 	blmi	101457c <kfree_pop+0x1014224>
 174:	080c2224 	stmdaeq	ip, {r2, r5, r9, sp}
 178:	2d800000 	stccs	0, cr0, [r0]
 17c:	16000128 	strne	r0, [r0], -r8, lsr #2
 180:	00009f13 	andeq	r9, r0, r3, lsl pc
	...
 198:	02600000 	rsbeq	r0, r0, #0
 19c:	02700000 	rsbseq	r0, r0, #0
 1a0:	00010000 	andeq	r0, r1, r0
 1a4:	00027052 	andeq	r7, r2, r2, asr r0
 1a8:	00027800 	andeq	r7, r2, r0, lsl #16
 1ac:	03000500 	movweq	r0, #1280	@ 0x500
 1b0:	00000008 	andeq	r0, r0, r8
 1b4:	00000278 	andeq	r0, r0, r8, ror r2
 1b8:	0000028f 	andeq	r0, r0, pc, lsl #5
 1bc:	d8530001 	ldmdale	r3, {r0}^
 1c0:	e8000002 	stmda	r0, {r1}
 1c4:	01000002 	tsteq	r0, r2
 1c8:	02e85200 	rsceq	r5, r8, #0, 4
 1cc:	02f30000 	rscseq	r0, r3, #0
 1d0:	00050000 	andeq	r0, r5, r0
 1d4:	00000803 	andeq	r0, r0, r3, lsl #16
 1d8:	0002f800 	andeq	pc, r2, r0, lsl #16
 1dc:	0002fc00 	andeq	pc, r2, r0, lsl #24
 1e0:	53000100 	movwpl	r0, #256	@ 0x100
 1e4:	000002fc 	strdeq	r0, [r0], -ip
 1e8:	00000308 	andeq	r0, r0, r8, lsl #6
 1ec:	f338001b 	vqadd.u64	d0, d8, d11
 1f0:	01f35101 	mvnseq	r5, r1, lsl #2
 1f4:	244b4051 	strbcs	r4, [fp], #-81	@ 0xffffffaf
 1f8:	00080c22 	andeq	r0, r8, r2, lsr #24
 1fc:	282d8000 	stmdacs	sp!, {pc}
 200:	13160001 	tstne	r6, #1
 204:	1a00721f 	bne	1ca88 <kfree_pop+0x1c730>
 208:	0003089f 	muleq	r3, pc, r8	@ <UNPREDICTABLE>
 20c:	00031300 	andeq	r1, r3, r0, lsl #6
 210:	38003800 	stmdacc	r0, {fp, ip, sp}
 214:	f35101f3 	vbsl	q8, <illegal reg q8.5>, <illegal reg q9.5>
 218:	4b405101 	blmi	1014624 <kfree_pop+0x10142cc>
 21c:	080c2224 	stmdaeq	ip, {r2, r5, r9, sp}
 220:	2d800000 	stccs	0, cr0, [r0]
 224:	16000128 	strne	r0, [r0], -r8, lsr #2
 228:	00080313 	andeq	r0, r8, r3, lsl r3
 22c:	22060000 	andcs	r0, r6, #0
 230:	f3381c31 	vqrdmlsh.s<illegal width 64>	d1, d8, d17
 234:	01f35101 	mvnseq	r5, r1, lsl #2
 238:	244b4051 	strbcs	r4, [fp], #-81	@ 0xffffffaf
 23c:	00080c22 	andeq	r0, r8, r2, lsr #24
 240:	282d8000 	stmdacs	sp!, {pc}
 244:	13160001 	tstne	r6, #1
 248:	009f1a1f 	addseq	r1, pc, pc, lsl sl	@ <UNPREDICTABLE>
 24c:	00000000 	andeq	r0, r0, r0
 250:	03000000 	movweq	r0, #0
 254:	00024400 	andeq	r4, r2, r0, lsl #8
 258:	00024800 	andeq	r4, r2, r0, lsl #16
 25c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
 268:	02500002 	subseq	r0, r0, #2
 26c:	02580000 	subseq	r0, r8, #0
 270:	00020000 	andeq	r0, r2, r0
 274:	00009f38 	andeq	r9, r0, r8, lsr pc
 278:	00000000 	andeq	r0, r0, r0
 27c:	00020000 	andeq	r0, r2, r0
 280:	00000250 	andeq	r0, r0, r0, asr r2
 284:	00000258 	andeq	r0, r0, r8, asr r2
 288:	00510001 	subseq	r0, r1, r1
 28c:	00000000 	andeq	r0, r0, r0
 290:	01000000 	mrseq	r0, (UNDEF: 0)
 294:	00000000 	andeq	r0, r0, r0
 298:	00026000 	andeq	r6, r2, r0
 29c:	00027800 	andeq	r7, r2, r0, lsl #16
 2a0:	51000100 	mrspl	r0, (UNDEF: 16)
 2a4:	000002d8 	ldrdeq	r0, [r0], -r8
 2a8:	000002ec 	andeq	r0, r0, ip, ror #5
 2ac:	ec510001 	mrrc	0, 0, r0, r1, cr1
 2b0:	f8000002 			@ <UNDEFINED> instruction: 0xf8000002
 2b4:	17000002 	strne	r0, [r0, -r2]
 2b8:	01f33800 	mvnseq	r3, r0, lsl #16
 2bc:	5101f351 	tstpl	r1, r1, asr r3	@ <UNPREDICTABLE>
 2c0:	22244b40 	eorcs	r4, r4, #64, 22	@ 0x10000
 2c4:	0000080c 	andeq	r0, r0, ip, lsl #16
 2c8:	01282d80 	smlawbeq	r8, r0, sp, r2
 2cc:	9f131600 	svcls	0x00131600
	...
 2d8:	00000001 	andeq	r0, r0, r1
 2dc:	00000000 	andeq	r0, r0, r0
 2e0:	00000260 	andeq	r0, r0, r0, ror #4
 2e4:	00000270 	andeq	r0, r0, r0, ror r2
 2e8:	70520001 	subsvc	r0, r2, r1
 2ec:	78000002 	stmdavc	r0, {r1}
 2f0:	05000002 	streq	r0, [r0, #-2]
 2f4:	00080300 	andeq	r0, r8, r0, lsl #6
 2f8:	02d80000 	sbcseq	r0, r8, #0
 2fc:	02e80000 	rsceq	r0, r8, #0
 300:	00010000 	andeq	r0, r1, r0
 304:	0002e852 	andeq	lr, r2, r2, asr r8
 308:	0002f300 	andeq	pc, r2, r0, lsl #6
 30c:	03000500 	movweq	r0, #1280	@ 0x500
 310:	00000008 	andeq	r0, r0, r8
	...
 31c:	02600004 	rsbeq	r0, r0, #4
 320:	02640000 	rsbeq	r0, r4, #0
 324:	00010000 	andeq	r0, r1, r0
 328:	00000051 	andeq	r0, r0, r1, asr r0
 32c:	00000000 	andeq	r0, r0, r0
 330:	78000300 	stmdavc	r0, {r8, r9}
 334:	7c000002 	stcvc	0, cr0, [r0], {2}
 338:	01000002 	tsteq	r0, r2
 33c:	00005100 	andeq	r5, r0, r0, lsl #2
 340:	00000000 	andeq	r0, r0, r0
 344:	00030000 	andeq	r0, r3, r0
 348:	00000278 	andeq	r0, r0, r8, ror r2
 34c:	0000027c 	andeq	r0, r0, ip, ror r2
 350:	00530001 	subseq	r0, r3, r1
	...
 360:	d0000000 	andle	r0, r0, r0
 364:	e7000001 	str	r0, [r0, -r1]
 368:	01000001 	tsteq	r0, r1
 36c:	01e75000 	mvneq	r5, r0
 370:	02040000 	andeq	r0, r4, #0
 374:	00010000 	andeq	r0, r1, r0
 378:	00020454 	andeq	r0, r2, r4, asr r4
 37c:	00021c00 	andeq	r1, r2, r0, lsl #24
 380:	50000100 	andpl	r0, r0, r0, lsl #2
 384:	0000021c 	andeq	r0, r0, ip, lsl r2
 388:	00000234 	andeq	r0, r0, r4, lsr r2
 38c:	00540001 	subseq	r0, r4, r1
	...
 398:	ec000000 	stc	0, cr0, [r0], {-0}
 39c:	f7000001 			@ <UNDEFINED> instruction: 0xf7000001
 3a0:	01000001 	tsteq	r0, r1
 3a4:	01f75000 	mvnseq	r5, r0
 3a8:	02040000 	andeq	r0, r4, #0
 3ac:	00010000 	andeq	r0, r1, r0
 3b0:	00000055 	andeq	r0, r0, r5, asr r0
	...
 3cc:	00010800 	andeq	r0, r1, r0, lsl #16
 3d0:	00011c00 	andeq	r1, r1, r0, lsl #24
 3d4:	50000100 	andpl	r0, r0, r0, lsl #2
 3d8:	0000011c 	andeq	r0, r0, ip, lsl r1
 3dc:	00000120 	andeq	r0, r0, r0, lsr #2
 3e0:	79700003 	ldmdbvc	r0!, {r0, r1}^
 3e4:	0001209f 	muleq	r1, pc, r0	@ <UNPREDICTABLE>
 3e8:	00015000 	andeq	r5, r1, r0
 3ec:	53000100 	movwpl	r0, #256	@ 0x100
 3f0:	00000150 	andeq	r0, r0, r0, asr r1
 3f4:	00000168 	andeq	r0, r0, r8, ror #2
 3f8:	68500001 	ldmdavs	r0, {r0}^
 3fc:	70000001 	andvc	r0, r0, r1
 400:	04000001 	streq	r0, [r0], #-1
 404:	5001f300 	andpl	pc, r1, r0, lsl #6
 408:	0001709f 	muleq	r1, pc, r0	@ <UNPREDICTABLE>
 40c:	00017400 	andeq	r7, r1, r0, lsl #8
 410:	53000100 	movwpl	r0, #256	@ 0x100
 414:	00000174 	andeq	r0, r0, r4, ror r1
 418:	00000190 	muleq	r0, r0, r1
 41c:	01f30009 	mvnseq	r0, r9
 420:	09072350 	stmdbeq	r7, {r4, r6, r8, r9, sp}
 424:	909f1af8 			@ <UNDEFINED> instruction: 0x909f1af8
 428:	a0000001 	andge	r0, r0, r1
 42c:	01000001 	tsteq	r0, r1
 430:	01a05300 	lsleq	r5, r0, #6
 434:	01af0000 			@ <UNDEFINED> instruction: 0x01af0000
 438:	00020000 	andeq	r0, r2, r0
 43c:	01af6891 			@ <UNDEFINED> instruction: 0x01af6891
 440:	01d00000 	bicseq	r0, r0, r0
 444:	00090000 	andeq	r0, r9, r0
 448:	235001f3 	cmpcs	r0, #-1073741764	@ 0xc000003c
 44c:	1af80907 	bne	ffe02870 <kfree_pop+0xffe02518>
 450:	0000009f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
 454:	00000000 	andeq	r0, r0, r0
 458:	00000200 	andeq	r0, r0, r0, lsl #4
 45c:	30000000 	andcc	r0, r0, r0
 460:	50000001 	andpl	r0, r0, r1
 464:	01000001 	tsteq	r0, r1
 468:	01905000 	orrseq	r5, r0, r0
 46c:	01ac0000 			@ <UNDEFINED> instruction: 0x01ac0000
 470:	00010000 	andeq	r0, r1, r0
 474:	0001ac50 	andeq	sl, r1, r0, asr ip
 478:	0001af00 	andeq	sl, r1, r0, lsl #30
 47c:	03000500 	movweq	r0, #1280	@ 0x500
 480:	00000008 	andeq	r0, r0, r8
	...
 48c:	01180002 	tsteq	r8, r2
 490:	01200000 			@ <UNDEFINED> instruction: 0x01200000
 494:	00020000 	andeq	r0, r2, r0
 498:	00009f38 	andeq	r9, r0, r8, lsr pc
 49c:	00000000 	andeq	r0, r0, r0
 4a0:	00020000 	andeq	r0, r2, r0
 4a4:	01180000 	tsteq	r8, r0
 4a8:	011c0000 	tsteq	ip, r0
 4ac:	00010000 	andeq	r0, r1, r0
 4b0:	00011c50 	andeq	r1, r1, r0, asr ip
 4b4:	00012000 	andeq	r2, r1, r0
 4b8:	70000300 	andvc	r0, r0, r0, lsl #6
 4bc:	00009f79 	andeq	r9, r0, r9, ror pc
	...
 4d8:	00000030 	andeq	r0, r0, r0, lsr r0
 4dc:	0000007c 	andeq	r0, r0, ip, ror r0
 4e0:	7c500001 	mrrcvc	0, 0, r0, r0, cr1	@ <UNPREDICTABLE>
 4e4:	88000000 	stmdahi	r0, {}	@ <UNPREDICTABLE>
 4e8:	05000000 	streq	r0, [r0, #-0]
 4ec:	00080300 	andeq	r0, r8, r0, lsl #6
 4f0:	00880000 	addeq	r0, r8, r0
 4f4:	00980000 	addseq	r0, r8, r0
 4f8:	00010000 	andeq	r0, r1, r0
 4fc:	00009850 	andeq	r9, r0, r0, asr r8
 500:	0000a000 	andeq	sl, r0, r0
 504:	f3000400 	vshl.u8	d0, d0, d0
 508:	a09f5001 	addsge	r5, pc, r1
 50c:	b8000000 	stmdalt	r0, {}	@ <UNPREDICTABLE>
 510:	01000000 	mrseq	r0, (UNDEF: 0)
 514:	00b85000 	adcseq	r5, r8, r0
 518:	00c00000 	sbceq	r0, r0, r0
 51c:	00040000 	andeq	r0, r4, r0
 520:	9f5001f3 	svcls	0x005001f3
 524:	000000c0 	andeq	r0, r0, r0, asr #1
 528:	000000e0 	andeq	r0, r0, r0, ror #1
 52c:	e0500001 	subs	r0, r0, r1
 530:	e3000000 	movw	r0, #0
 534:	02000000 	andeq	r0, r0, #0
 538:	e3689100 	cmn	r8, #0, 2
 53c:	08000000 	stmdaeq	r0, {}	@ <UNPREDICTABLE>
 540:	04000001 	streq	r0, [r0], #-1
 544:	5001f300 	andpl	pc, r1, r0, lsl #6
 548:	0000009f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
	...
 55c:	00003000 	andeq	r3, r0, r0
 560:	00009400 	andeq	r9, r0, r0, lsl #8
 564:	51000100 	mrspl	r0, (UNDEF: 16)
 568:	00000094 	muleq	r0, r4, r0
 56c:	000000a0 	andeq	r0, r0, r0, lsr #1
 570:	01f30004 	mvnseq	r0, r4
 574:	00a09f51 	adceq	r9, r0, r1, asr pc
 578:	00b40000 	adcseq	r0, r4, r0
 57c:	00010000 	andeq	r0, r1, r0
 580:	0000b451 	andeq	fp, r0, r1, asr r4
 584:	0000c000 	andeq	ip, r0, r0
 588:	f3000400 	vshl.u8	d0, d0, d0
 58c:	c09f5101 	addsgt	r5, pc, r1, lsl #2
 590:	dc000000 	stcle	0, cr0, [r0], {-0}
 594:	01000000 	mrseq	r0, (UNDEF: 0)
 598:	00dc5100 	sbcseq	r5, ip, r0, lsl #2
 59c:	01080000 	mrseq	r0, (UNDEF: 8)
 5a0:	00040000 	andeq	r0, r4, r0
 5a4:	9f5101f3 	svcls	0x005101f3
	...
 5b0:	00000001 	andeq	r0, r0, r1
	...
 5bc:	00540000 	subseq	r0, r4, r0
 5c0:	007c0000 	rsbseq	r0, ip, r0
 5c4:	00010000 	andeq	r0, r1, r0
 5c8:	00007c50 	andeq	r7, r0, r0, asr ip
 5cc:	00008800 	andeq	r8, r0, r0, lsl #16
 5d0:	03000500 	movweq	r0, #1280	@ 0x500
 5d4:	00000008 	andeq	r0, r0, r8
 5d8:	000000a0 	andeq	r0, r0, r0, lsr #1
 5dc:	000000b8 	strheq	r0, [r0], -r8
 5e0:	b8500001 	ldmdalt	r0, {r0}^
 5e4:	c0000000 	andgt	r0, r0, r0
 5e8:	04000000 	streq	r0, [r0], #-0
 5ec:	5001f300 	andpl	pc, r1, r0, lsl #6
 5f0:	0000c09f 	muleq	r0, pc, r0	@ <UNPREDICTABLE>
 5f4:	0000e000 	andeq	lr, r0, r0
 5f8:	50000100 	andpl	r0, r0, r0, lsl #2
 5fc:	000000e0 	andeq	r0, r0, r0, ror #1
 600:	000000e3 	andeq	r0, r0, r3, ror #1
 604:	68910002 	ldmvs	r1, {r1}
 608:	000000e3 	andeq	r0, r0, r3, ror #1
 60c:	00000108 	andeq	r0, r0, r8, lsl #2
 610:	01f30004 	mvnseq	r0, r4
 614:	00009f50 	andeq	r9, r0, r0, asr pc
 618:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000003b8 			@ <UNDEFINED> instruction: 0x000003b8
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000118 	andeq	r0, r0, r8, lsl r1
   4:	00000118 	andeq	r0, r0, r8, lsl r1
   8:	00000118 	andeq	r0, r0, r8, lsl r1
   c:	00000120 	andeq	r0, r0, r0, lsr #2
	...
  18:	00000260 	andeq	r0, r0, r0, ror #4
  1c:	00000278 	andeq	r0, r0, r8, ror r2
  20:	000002d8 	ldrdeq	r0, [r0], -r8
  24:	000002f8 	strdeq	r0, [r0], -r8
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000003f9 	strdeq	r0, [r0], -r9
   4:	010f0003 	tsteq	pc, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	@ 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	@ 0x6300
  2c:	73632f73 	cmnvc	r3, #460	@ 0x1cc
  30:	65303431 	ldrvs	r3, [r0, #-1073]!	@ 0xfffffbcf
  34:	7734322d 	ldrvc	r3, [r4, -sp, lsr #4]!
  38:	2f2f6e69 	svccs	0x002f6e69
  3c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  40:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  44:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  48:	752f0065 	strvc	r0, [pc, #-101]!	@ ffffffeb <kfree_pop+0xfffffc93>
  4c:	732f7273 			@ <UNDEFINED> instruction: 0x732f7273
  50:	65726168 	ldrbvs	r6, [r2, #-360]!	@ 0xfffffe98
  54:	6363672f 	cmnvs	r3, #12320768	@ 0xbc0000
  58:	6d72612d 	ldclvs	1, cr6, [r2, #-180]!	@ 0xffffff4c
  5c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  60:	61652d65 	cmnvs	r5, r5, ror #26
  64:	312d6962 			@ <UNDEFINED> instruction: 0x312d6962
  68:	2d332e30 	ldccs	14, cr2, [r3, #-192]!	@ 0xffffff40
  6c:	31323032 	teqcc	r2, r2, lsr r0
  70:	2f30312e 	svccs	0x0030312e
  74:	2d6d7261 	stclcs	2, cr7, [sp, #-388]!	@ 0xfffffe7c
  78:	656e6f6e 	strbvs	r6, [lr, #-3950]!	@ 0xfffff092
  7c:	6261652d 	rsbvs	r6, r1, #188743680	@ 0xb400000
  80:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  84:	64756c63 	ldrbtvs	r6, [r5], #-3171	@ 0xfffff39d
  88:	752f0065 	strvc	r0, [pc, #-101]!	@ 2b <.debug_line+0x2b>
  8c:	732f7273 			@ <UNDEFINED> instruction: 0x732f7273
  90:	65726168 	ldrbvs	r6, [r2, #-360]!	@ 0xfffffe98
  94:	6363672f 	cmnvs	r3, #12320768	@ 0xbc0000
  98:	6d72612d 	ldclvs	1, cr6, [r2, #-180]!	@ 0xffffff4c
  9c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  a0:	61652d65 	cmnvs	r5, r5, ror #26
  a4:	312d6962 			@ <UNDEFINED> instruction: 0x312d6962
  a8:	2d332e30 	ldccs	14, cr2, [r3, #-192]!	@ 0xffffff40
  ac:	31323032 	teqcc	r2, r2, lsr r0
  b0:	2f30312e 	svccs	0x0030312e
  b4:	2f62696c 	svccs	0x0062696c
  b8:	2f636367 	svccs	0x00636367
  bc:	2d6d7261 	stclcs	2, cr7, [sp, #-388]!	@ 0xfffffe7c
  c0:	656e6f6e 	strbvs	r6, [lr, #-3950]!	@ 0xfffff092
  c4:	6261652d 	rsbvs	r6, r1, #188743680	@ 0xb400000
  c8:	30312f69 	eorscc	r2, r1, r9, ror #30
  cc:	312e332e 			@ <UNDEFINED> instruction: 0x312e332e
  d0:	636e692f 	cmnvs	lr, #770048	@ 0xbc000
  d4:	6564756c 	strbvs	r7, [r4, #-1388]!	@ 0xfffffa94
  d8:	6d6b0000 	stclvs	0, cr0, [fp, #-0]
  dc:	6f6c6c61 	svcvs	0x006c6c61
  e0:	00632e63 	rsbeq	r2, r3, r3, ror #28
  e4:	6d000000 	stcvs	0, cr0, [r0, #-0]
  e8:	616d6d65 	cmnvs	sp, r5, ror #26
  ec:	00682e70 	rsbeq	r2, r8, r0, ror lr
  f0:	72000001 	andvc	r0, r0, #1
  f4:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  f8:	00000100 	andeq	r0, r0, r0, lsl #2
  fc:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 100:	682e676e 	stmdavs	lr!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 104:	00000200 	andeq	r0, r0, r0, lsl #4
 108:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 10c:	672d746e 	strvs	r7, [sp, -lr, ror #8]!
 110:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
 114:	00000300 	andeq	r0, r0, r0, lsl #6
 118:	001e0500 	andseq	r0, lr, r0, lsl #10
 11c:	00000205 	andeq	r0, r0, r5, lsl #4
 120:	28030000 	stmdacs	r3, {}	@ <UNPREDICTABLE>
 124:	01200501 			@ <UNDEFINED> instruction: 0x01200501
 128:	01063105 	tsteq	r6, r5, lsl #2
 12c:	83062005 	movwhi	r2, #24581	@ 0x6005
 130:	05012205 	streq	r2, [r1, #-517]	@ 0xfffffdfb
 134:	05010635 	streq	r0, [r1, #-1589]	@ 0xfffff9cb
 138:	0583061e 	streq	r0, [r3, #1566]	@ 0x61e
 13c:	2d050120 	stccs	1, cr0, [r5, #-128]	@ 0xffffff80
 140:	3f050106 	svccc	0x00050106
 144:	01068506 	tsteq	r6, r6, lsl #10
 148:	4b060505 	blmi	181564 <kfree_pop+0x18120c>
 14c:	06080513 			@ <UNDEFINED> instruction: 0x06080513
 150:	4a070501 	bmi	1c155c <kfree_pop+0x1c1204>
 154:	4b060905 	blmi	182570 <kfree_pop+0x182218>
 158:	05130505 	ldreq	r0, [r3, #-1285]	@ 0xfffffafb
 15c:	0501060c 	streq	r0, [r1, #-1548]	@ 0xfffff9f4
 160:	14680605 	strbtne	r0, [r8], #-1541	@ 0xfffff9fb
 164:	04020001 	streq	r0, [r2], #-1
 168:	02004a02 	andeq	r4, r0, #8192	@ 0x2000
 16c:	05150204 	ldreq	r0, [r5, #-516]	@ 0xfffffdfc
 170:	0402000d 	streq	r0, [r2], #-13
 174:	05010602 	streq	r0, [r1, #-1538]	@ 0xfffff9fe
 178:	04020007 	streq	r0, [r2], #-7
 17c:	09054a02 	stmdbeq	r5, {r1, r9, fp, lr}
 180:	05054b06 	streq	r4, [r5, #-2822]	@ 0xfffff4fa
 184:	06170515 			@ <UNDEFINED> instruction: 0x06170515
 188:	4a100501 	bmi	401594 <kfree_pop+0x40123c>
 18c:	2f060505 	svccs	0x00060505
 190:	01061b05 	tsteq	r6, r5, lsl #22
 194:	052e0e05 	streq	r0, [lr, #-3589]!	@ 0xfffff1fb
 198:	09052f01 	stmdbeq	r5, {r0, r8, r9, sl, fp, sp}
 19c:	4a720306 	bmi	1c80dbc <kfree_pop+0x1c80a64>
 1a0:	2e660601 	cdpcs	6, 6, cr0, cr6, cr1, {0}
 1a4:	05052e06 	streq	r2, [r5, #-3590]	@ 0xfffff1fa
 1a8:	01040200 	mrseq	r0, R12_usr
 1ac:	04020033 	streq	r0, [r2], #-51	@ 0xffffffcd
 1b0:	009e0601 	addseq	r0, lr, r1, lsl #12
 1b4:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 1b8:	01040200 	mrseq	r0, R12_usr
 1bc:	09052e06 	stmdbeq	r5, {r1, r2, r9, sl, fp, sp}
 1c0:	d6060132 			@ <UNDEFINED> instruction: 0xd6060132
 1c4:	052e062e 	streq	r0, [lr, #-1582]!	@ 0xfffff9d2
 1c8:	08180328 	ldmdaeq	r8, {r3, r5, r8, r9}
 1cc:	05010620 	streq	r0, [r1, #-1568]	@ 0xfffff9e0
 1d0:	014b0605 	cmpeq	fp, r5, lsl #12
 1d4:	2e062e06 	cdpcs	14, 0, cr2, cr6, cr6, {0}
 1d8:	03180513 	tsteq	r8, #79691776	@ 0x4c00000
 1dc:	05017fbc 	streq	r7, [r1, #-4028]	@ 0xfffff044
 1e0:	06011305 	streq	r1, [r1], -r5, lsl #6
 1e4:	150f0601 	strne	r0, [pc, #-1537]	@ fffffbeb <kfree_pop+0xfffff893>
 1e8:	060e0513 			@ <UNDEFINED> instruction: 0x060e0513
 1ec:	2e160501 	cdpcs	5, 1, cr0, cr6, cr1, {0}
 1f0:	0605052e 	streq	r0, [r5], -lr, lsr #10
 1f4:	0100c403 	tsteq	r0, r3, lsl #8
 1f8:	04020001 	streq	r0, [r2], #-1
 1fc:	02008202 	andeq	r8, r0, #536870912	@ 0x20000000
 200:	00140204 	andseq	r0, r4, r4, lsl #4
 204:	13020402 	movwne	r0, #9218	@ 0x2402
 208:	02000a05 	andeq	r0, r0, #20480	@ 0x5000
 20c:	01060204 	tsteq	r6, r4, lsl #4
 210:	02000505 	andeq	r0, r0, #20971520	@ 0x1400000
 214:	67060204 	strvs	r0, [r6, -r4, lsl #4]
 218:	02000d05 	andeq	r0, r0, #320	@ 0x140
 21c:	01060204 	tsteq	r6, r4, lsl #4
 220:	02000705 	andeq	r0, r0, #1310720	@ 0x140000
 224:	052e0204 	streq	r0, [lr, #-516]!	@ 0xfffffdfc
 228:	05054e01 	streq	r4, [r5, #-3585]	@ 0xfffff1ff
 22c:	01040200 	mrseq	r0, R12_usr
 230:	4a750306 	bmi	1d40e50 <kfree_pop+0x1d40af8>
 234:	01040200 	mrseq	r0, R12_usr
 238:	0200ba06 	andeq	fp, r0, #24576	@ 0x6000
 23c:	2e060104 	cdpcs	1, 0, cr0, cr6, cr4, {0}
 240:	01040200 	mrseq	r0, R12_usr
 244:	04020031 	streq	r0, [r2], #-49	@ 0xffffffcf
 248:	002e0601 	eoreq	r0, lr, r1, lsl #12
 24c:	06010402 	streq	r0, [r1], -r2, lsl #8
 250:	330905ba 	movwcc	r0, #38330	@ 0x95ba
 254:	66820601 	strvs	r0, [r2], r1, lsl #12
 258:	20052e06 	andcs	r2, r5, r6, lsl #28
 25c:	050106f8 	streq	r0, [r1, #-1784]	@ 0xfffff908
 260:	014b0605 	cmpeq	fp, r5, lsl #12
 264:	02040200 	andeq	r0, r4, #0, 4
 268:	0402004a 	streq	r0, [r2], #-74	@ 0xffffffb6
 26c:	12051302 	andne	r1, r5, #134217728	@ 0x8000000
 270:	02040200 	andeq	r0, r4, #0, 4
 274:	02000106 	andeq	r0, r0, #-2147483647	@ 0x80000001
 278:	002e0204 	eoreq	r0, lr, r4, lsl #4
 27c:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
 280:	02000505 	andeq	r0, r0, #20971520	@ 0x1400000
 284:	2f060204 	svccs	0x00060204
 288:	02040200 	andeq	r0, r4, #0, 4
 28c:	00010567 	andeq	r0, r1, r7, ror #10
 290:	06020402 	streq	r0, [r2], -r2, lsl #8
 294:	00050513 	andeq	r0, r5, r3, lsl r5
 298:	06010402 	streq	r0, [r1], -r2, lsl #8
 29c:	04020062 	streq	r0, [r2], #-98	@ 0xffffff9e
 2a0:	00ba0601 	adcseq	r0, sl, r1, lsl #12
 2a4:	06010402 	streq	r0, [r1], -r2, lsl #8
 2a8:	033c052e 	teqeq	ip, #192937984	@ 0xb800000
 2ac:	01069e0a 	tsteq	r6, sl, lsl #28
 2b0:	4b060505 	blmi	1816cc <kfree_pop+0x181374>
 2b4:	062e0601 	strteq	r0, [lr], -r1, lsl #12
 2b8:	0501132e 	streq	r1, [r1, #-814]	@ 0xfffffcd2
 2bc:	7f9f0318 	svcvc	0x009f0318
 2c0:	13050501 	movwne	r0, #21761	@ 0x5501
 2c4:	01061105 	tsteq	r6, r5, lsl #2
 2c8:	0305052e 	movweq	r0, #21806	@ 0x552e
 2cc:	060100e0 	streq	r0, [r1], -r0, ror #1
 2d0:	1805134a 	stmdane	r5, {r1, r3, r6, r8, r9, ip}
 2d4:	017f9503 	cmneq	pc, r3, lsl #10
 2d8:	05130505 	ldreq	r0, [r3, #-1285]	@ 0xfffffafb
 2dc:	4a010616 	bmi	41b3c <kfree_pop+0x417e4>
 2e0:	03060505 	movweq	r0, #25861	@ 0x6505
 2e4:	050100ef 	streq	r0, [r1, #-239]	@ 0xffffff11
 2e8:	05010612 	streq	r0, [r1, #-1554]	@ 0xfffff9ee
 2ec:	054b0605 	strbeq	r0, [fp, #-1541]	@ 0xfffff9fb
 2f0:	7f9b0318 	svcvc	0x009b0318
 2f4:	13050501 	movwne	r0, #21761	@ 0x5501
 2f8:	0e180501 	cdpeq	5, 1, cr0, cr8, cr1, {0}
 2fc:	05130505 	ldreq	r0, [r3, #-1285]	@ 0xfffffafb
 300:	2e010611 	mcrcs	6, 0, r0, cr1, cr1, {0}
 304:	06150505 	ldreq	r0, [r5], -r5, lsl #10
 308:	0e05134a 	cdpeq	3, 0, cr1, cr5, cr10, {2}
 30c:	052e0106 	streq	r0, [lr, #-262]!	@ 0xfffffefa
 310:	052e2e16 	streq	r2, [lr, #-3606]!	@ 0xfffff1ea
 314:	e4030605 	str	r0, [r3], #-1541	@ 0xfffff9fb
 318:	05010100 	streq	r0, [r1, #-256]	@ 0xffffff00
 31c:	7f910318 	svcvc	0x00910318
 320:	13050501 	movwne	r0, #21761	@ 0x5501
 324:	01061905 	tsteq	r6, r5, lsl #18
 328:	0305052e 	movweq	r0, #21806	@ 0x552e
 32c:	000100ee 	andeq	r0, r1, lr, ror #1
 330:	06020402 	streq	r0, [r2], -r2, lsl #8
 334:	0402004a 	streq	r0, [r2], #-74	@ 0xffffffb6
 338:	0a051402 	beq	145348 <kfree_pop+0x144ff0>
 33c:	02040200 	andeq	r0, r4, #0, 4
 340:	05050106 	streq	r0, [r5, #-262]	@ 0xfffffefa
 344:	02040200 	andeq	r0, r4, #0, 4
 348:	0c054b06 			@ <UNDEFINED> instruction: 0x0c054b06
 34c:	02040200 	andeq	r0, r4, #0, 4
 350:	01050106 	tsteq	r5, r6, lsl #2
 354:	02040200 	andeq	r0, r4, #0, 4
 358:	0005052f 	andeq	r0, r5, pc, lsr #10
 35c:	06010402 	streq	r0, [r1], -r2, lsl #8
 360:	004a7303 	subeq	r7, sl, r3, lsl #6
 364:	06010402 	streq	r0, [r1], -r2, lsl #8
 368:	0402009e 	streq	r0, [r2], #-158	@ 0xffffff62
 36c:	02002e01 	andeq	r2, r0, #1, 28
 370:	2e060104 	cdpcs	1, 0, cr0, cr6, cr4, {0}
 374:	01040200 	mrseq	r0, R12_usr
 378:	0402002f 	streq	r0, [r2], #-47	@ 0xffffffd1
 37c:	009e0601 	addseq	r0, lr, r1, lsl #12
 380:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 384:	01040200 	mrseq	r0, R12_usr
 388:	a3032e06 	movwge	r2, #15878	@ 0x3e06
 38c:	82062e7f 	andhi	r2, r6, #2032	@ 0x7f0
 390:	2e062e2e 	cdpcs	14, 0, cr2, cr6, cr14, {1}
 394:	02002e06 	andeq	r2, r0, #6, 28	@ 0x60
 398:	03060104 	movweq	r0, #24836	@ 0x6104
 39c:	000100e5 	andeq	r0, r1, r5, ror #1
 3a0:	06010402 	streq	r0, [r1], -r2, lsl #8
 3a4:	0402002e 	streq	r0, [r2], #-46	@ 0xffffffd2
 3a8:	02006601 	andeq	r6, r0, #1048576	@ 0x100000
 3ac:	004a0104 	subeq	r0, sl, r4, lsl #2
 3b0:	06010402 	streq	r0, [r1], -r2, lsl #8
 3b4:	0316052e 	tsteq	r6, #192937984	@ 0xb800000
 3b8:	0574080a 	ldrbeq	r0, [r4, #-2058]!	@ 0xfffff7f6
 3bc:	1d050118 	stcne	1, cr0, [r5, #-96]	@ 0xffffffa0
 3c0:	2b050106 	blcs	1407e0 <kfree_pop+0x140488>
 3c4:	06190566 	ldreq	r0, [r9], -r6, ror #10
 3c8:	1305054d 	movwne	r0, #21837	@ 0x554d
 3cc:	01060c05 	tsteq	r6, r5, lsl #24
 3d0:	054a0705 	strbeq	r0, [sl, #-1797]	@ 0xfffff8fb
 3d4:	04020025 	streq	r0, [r2], #-37	@ 0xffffffdb
 3d8:	1e054a01 	vmlane.f32	s8, s10, s2
 3dc:	01040200 	mrseq	r0, R12_usr
 3e0:	0609054a 	streq	r0, [r9], -sl, asr #10
 3e4:	1305054b 	movwne	r0, #21835	@ 0x554b
 3e8:	01060a05 	tsteq	r6, r5, lsl #20
 3ec:	05631905 	strbeq	r1, [r3, #-2309]!	@ 0xfffff6fb
 3f0:	014c0609 	cmpeq	ip, r9, lsl #12
 3f4:	2e069e06 	cdpcs	14, 0, cr9, cr6, cr6, {0}
 3f8:	01000a02 	tsteq	r0, r2, lsl #20
 3fc:	Address 0x3fc is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6572666b 	ldrbvs	r6, [r2, #-1643]!	@ 0xfffff995
   4:	6f705f65 	svcvs	0x00705f65
   8:	65680070 	strbvs	r0, [r8, #-112]!	@ 0xffffff90
   c:	735f7061 	cmpvc	pc, #97	@ 0x61
  10:	74726174 	ldrbtvc	r6, [r2], #-372	@ 0xfffffe8c
  14:	616d6b00 	cmnvs	sp, r0, lsl #22
  18:	636f6c6c 	cmnvs	pc, #108, 24	@ 0x6c00
  1c:	696c615f 	stmdbvs	ip!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
  20:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  24:	6d656d00 	stclvs	13, cr6, [r5, #-0]
  28:	00746573 	rsbseq	r6, r4, r3, ror r5
  2c:	726f6873 	rsbvc	r6, pc, #7536640	@ 0x730000
  30:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  34:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  38:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  3c:	6b00746e 	blvs	1d1fc <kfree_pop+0x1cea4>
  40:	65657266 	strbvs	r7, [r5, #-614]!	@ 0xfffffd9a
  44:	6c6c615f 	stclvs	1, cr6, [ip], #-380	@ 0xfffffe84
  48:	616d6b00 	cmnvs	sp, r0, lsl #22
  4c:	636f6c6c 	cmnvs	pc, #108, 24	@ 0x6c00
  50:	6165685f 	cmnvs	r5, pc, asr r8
  54:	6e655f70 	mcrvs	15, 3, r5, cr5, cr0, {3}
  58:	6e690064 	cdpvs	0, 6, cr0, cr9, cr4, {3}
  5c:	705f7469 	subsvc	r7, pc, r9, ror #8
  60:	736e7500 	cmnvc	lr, #0, 10
  64:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  68:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  6c:	63007261 	movwvs	r7, #609	@ 0x261
  70:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  74:	6265725f 	rsbvs	r7, r5, #-268435451	@ 0xf0000005
  78:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  7c:	5f78616d 	svcpl	0x0078616d
  80:	7479626e 	ldrbtvc	r6, [r9], #-622	@ 0xfffffd92
  84:	6c007365 	stcvs	3, cr7, [r0], {101}	@ 0x65
  88:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  8c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  90:	64656e67 	strbtvs	r6, [r5], #-3687	@ 0xfffff199
  94:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
  98:	64646100 	strbtvs	r6, [r4], #-256	@ 0xffffff00
  9c:	6c610072 	stclvs	0, cr0, [r1], #-456	@ 0xfffffe38
  a0:	6d6e6769 	stclvs	7, cr6, [lr, #-420]!	@ 0xfffffe5c
  a4:	00746e65 	rsbseq	r6, r4, r5, ror #28
  a8:	6c616d6b 	stclvs	13, cr6, [r1], #-428	@ 0xfffffe54
  ac:	00636f6c 	rsbeq	r6, r3, ip, ror #30
  b0:	705f7369 	subsvc	r7, pc, r9, ror #6
  b4:	0032776f 	eorseq	r7, r2, pc, ror #14
  b8:	6464615f 	strbtvs	r6, [r4], #-351	@ 0xfffffea1
  bc:	6f720072 	svcvs	0x00720072
  c0:	75646e75 	strbvc	r6, [r4, #-3701]!	@ 0xfffff18b
  c4:	6f640070 	svcvs	0x00640070
  c8:	656c6275 	strbvs	r6, [ip, #-629]!	@ 0xfffffd8b
  cc:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  d0:	54434e55 	strbpl	r4, [r3], #-3669	@ 0xfffff1ab
  d4:	5f4e4f49 	svcpl	0x004e4f49
  d8:	6e75005f 	mrcvs	0, 3, r0, cr5, cr15, {2}
  dc:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  e0:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  e4:	6c00746e 	stcvs	4, cr7, [r0], {110}	@ 0x6e
  e8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  ec:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  f0:	736e7520 	cmnvc	lr, #32, 10	@ 0x8000000
  f4:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
  f8:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  fc:	65680074 	strbvs	r0, [r8, #-116]!	@ 0xffffff8c
 100:	6b007061 	blvs	1c28c <kfree_pop+0x1bf34>
 104:	6c6c616d 	stclvs	1, cr6, [ip], #-436	@ 0xfffffe4c
 108:	632e636f 			@ <UNDEFINED> instruction: 0x632e636f
 10c:	616d6b00 	cmnvs	sp, r0, lsl #22
 110:	636f6c6c 	cmnvs	pc, #108, 24	@ 0x6c00
 114:	6165685f 	cmnvs	r5, pc, asr r8
 118:	74705f70 	ldrbtvc	r5, [r0], #-3952	@ 0xfffff090
 11c:	6d6b0072 	stclvs	0, cr0, [fp, #-456]!	@ 0xfffffe38
 120:	6f6c6c61 	svcvs	0x006c6c61
 124:	6f6e5f63 	svcvs	0x006e5f63
 128:	72657a74 	rsbvc	r7, r5, #116, 20	@ 0x74000
 12c:	682f006f 	stmdavs	pc!, {r0, r1, r2, r3, r5, r6}	@ <UNPREDICTABLE>
 130:	2f656d6f 	svccs	0x00656d6f
 134:	6c676e65 	stclvs	14, cr6, [r7], #-404	@ 0xfffffe6c
 138:	632f7265 			@ <UNDEFINED> instruction: 0x632f7265
 13c:	7373616c 	cmnvc	r3, #108, 2
 140:	3173632f 	cmncc	r3, pc, lsr #6
 144:	2d653034 	stclcs	0, cr3, [r5, #-208]!	@ 0xffffff30
 148:	69773432 	ldmdbvs	r7!, {r1, r4, r5, sl, ip, sp}^
 14c:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
 150:	2f697062 	svccs	0x00697062
 154:	66617473 			@ <UNDEFINED> instruction: 0x66617473
 158:	72702d66 	rsbsvc	r2, r0, #6528	@ 0x1980
 15c:	74617669 	strbtvc	r7, [r1], #-1641	@ 0xfffff997
 160:	6f6c0065 	svcvs	0x006c0065
 164:	6c20676e 	stcvs	7, cr6, [r0], #-440	@ 0xfffffe48
 168:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 16c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 170:	70616568 	rsbvc	r6, r1, r8, ror #10
 174:	646e655f 	strbtvs	r6, [lr], #-1375	@ 0xfffffaa1
 178:	61686300 	cmnvs	r8, r0, lsl #6
 17c:	616d0072 	smcvs	53250	@ 0xd002
 180:	33755f78 	cmncc	r5, #120, 30	@ 0x1e0
 184:	65680032 	strbvs	r0, [r8, #-50]!	@ 0xffffffce
 188:	6d5f7061 	ldclvs	0, cr7, [pc, #-388]	@ c <.debug_str+0xc>
 18c:	73007861 	movwvc	r7, #2145	@ 0x861
 190:	74726f68 	ldrbtvc	r6, [r2], #-3944	@ 0xfffff098
 194:	746e6920 	strbtvc	r6, [lr], #-2336	@ 0xfffff6e0
 198:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
 19c:	006b746e 	rsbeq	r7, fp, lr, ror #8
 1a0:	6c616d6b 	stclvs	13, cr6, [r1], #-428	@ 0xfffffe54
 1a4:	5f636f6c 	svcpl	0x00636f6c
 1a8:	70616568 	rsbvc	r6, r1, r8, ror #10
 1ac:	6174735f 	cmnvs	r4, pc, asr r3
 1b0:	47007472 	smlsdxmi	r0, r2, r4, r7
 1b4:	4320554e 			@ <UNDEFINED> instruction: 0x4320554e
 1b8:	31203939 			@ <UNDEFINED> instruction: 0x31203939
 1bc:	2e332e30 	mrccs	14, 1, r2, cr3, cr0, {1}
 1c0:	30322031 	eorscc	r2, r2, r1, lsr r0
 1c4:	38303132 	ldmdacc	r0!, {r1, r4, r5, r8, ip, sp}
 1c8:	28203432 	stmdacs	r0!, {r1, r4, r5, sl, ip, sp}
 1cc:	656c6572 	strbvs	r6, [ip, #-1394]!	@ 0xfffffa8e
 1d0:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 1d4:	636d2d20 	cmnvs	sp, #32, 26	@ 0x800
 1d8:	613d7570 	teqvs	sp, r0, ror r5
 1dc:	31316d72 	teqcc	r1, r2, ror sp
 1e0:	7a6a3637 	bvc	1a8dac4 <kfree_pop+0x1a8d76c>
 1e4:	20732d66 	rsbscs	r2, r3, r6, ror #26
 1e8:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	@ 0xfffff2d3
 1ec:	613d656e 	teqvs	sp, lr, ror #10
 1f0:	31316d72 	teqcc	r1, r2, ror sp
 1f4:	7a6a3637 	bvc	1a8dad8 <kfree_pop+0x1a8d780>
 1f8:	20732d66 	rsbscs	r2, r3, r6, ror #26
 1fc:	6f6e6d2d 	svcvs	0x006e6d2d
 200:	616e752d 	cmnvs	lr, sp, lsr #10
 204:	6e67696c 	vnmulvs.f16	s13, s14, s25	@ <UNPREDICTABLE>
 208:	612d6465 			@ <UNDEFINED> instruction: 0x612d6465
 20c:	73656363 	cmnvc	r5, #-1946157055	@ 0x8c000001
 210:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	@ 0xfffffe34
 214:	733d7074 	teqvc	sp, #116	@ 0x74
 218:	2074666f 	rsbscs	r6, r4, pc, ror #12
 21c:	6c666d2d 	stclvs	13, cr6, [r6], #-180	@ 0xffffff4c
 220:	2d74616f 	ldclcs	1, cr6, [r4, #-444]!	@ 0xfffffe44
 224:	3d696261 	stclcc	2, cr6, [r9, #-388]!	@ 0xfffffe7c
 228:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
 22c:	616d2d20 	cmnvs	sp, r0, lsr #26
 230:	2d206d72 	stccs	13, cr6, [r0, #-456]!	@ 0xfffffe38
 234:	6372616d 	cmnvs	r2, #1073741851	@ 0x4000001b
 238:	72613d68 	rsbvc	r3, r1, #104, 26	@ 0x1a00
 23c:	6b36766d 	blvs	d9dbf8 <kfree_pop+0xd9d8a0>
 240:	672d207a 			@ <UNDEFINED> instruction: 0x672d207a
 244:	20626467 	rsbcs	r6, r2, r7, ror #8
 248:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 24c:	6474732d 	ldrbtvs	r7, [r4], #-813	@ 0xfffffcd3
 250:	756e673d 	strbvc	r6, [lr, #-1853]!	@ 0xfffff8c3
 254:	2d203939 			@ <UNDEFINED> instruction: 0x2d203939
 258:	65726666 	ldrbvs	r6, [r2, #-1638]!	@ 0xfffff99a
 25c:	61747365 	cmnvs	r4, r5, ror #6
 260:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 264:	69750067 	ldmdbvs	r5!, {r0, r1, r2, r5, r6}^
 268:	3233746e 	eorscc	r7, r3, #1845493760	@ 0x6e000000
 26c:	6c00745f 	stcvs	4, cr7, [r0], {95}	@ 0x5f
 270:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 274:	00746e69 	rsbseq	r6, r4, r9, ror #28
 278:	615f7369 	cmpvs	pc, r9, ror #6
 27c:	6e67696c 	vnmulvs.f16	s13, s14, s25	@ <UNPREDICTABLE>
 280:	73006465 	movwvc	r6, #1125	@ 0x465
 284:	656e6769 	strbvs	r6, [lr, #-1897]!	@ 0xfffff897
 288:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 28c:	6b007261 	blvs	1cc18 <kfree_pop+0x1c8c0>
 290:	6c6c616d 	stclvs	1, cr6, [ip], #-436	@ 0xfffffe4c
 294:	695f636f 	ldmdbvs	pc, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^	@ <UNPREDICTABLE>
 298:	5f74696e 	svcpl	0x0074696e
 29c:	5f746573 	svcpl	0x00746573
 2a0:	72617473 	rsbvc	r7, r1, #1929379840	@ 0x73000000
 2a4:	626e0074 	rsbvs	r0, lr, #116	@ 0x74
 2a8:	73657479 	cmnvc	r5, #2030043136	@ 0x79000000
 2ac:	685f5f00 	ldmdavs	pc, {r8, r9, sl, fp, ip, lr}^	@ <UNPREDICTABLE>
 2b0:	5f706165 	svcpl	0x00706165
 2b4:	72617473 	rsbvc	r7, r1, #1929379840	@ 0x73000000
 2b8:	005f5f74 	subseq	r5, pc, r4, ror pc	@ <UNPREDICTABLE>

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	@ 0x3700
   4:	4728203a 			@ <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			@ <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	@ 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	@ 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	@ fffffed0 <kfree_pop+0xfffffb78>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	@ 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			@ <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	@ 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	stclvs	2, cr7, [r5], #-160	@ 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	@ 0xfffffe9b
  48:	Address 0x48 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000010 	andeq	r0, r0, r0, lsl r0
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	00000010 	andeq	r0, r0, r0, lsl r0
  2c:	00000010 	andeq	r0, r0, r0, lsl r0
  30:	0000000c 	andeq	r0, r0, ip
  34:	00000000 	andeq	r0, r0, r0
  38:	00000020 	andeq	r0, r0, r0, lsr #32
  3c:	00000010 	andeq	r0, r0, r0, lsl r0
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	00000000 	andeq	r0, r0, r0
  48:	00000030 	andeq	r0, r0, r0, lsr r0
  4c:	000000d8 	ldrdeq	r0, [r0], -r8
  50:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  54:	100e4201 	andne	r4, lr, r1, lsl #4
  58:	040e0a66 	streq	r0, [lr], #-2662	@ 0xfffff59a
  5c:	00000b42 	andeq	r0, r0, r2, asr #22
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	00000000 	andeq	r0, r0, r0
  68:	00000108 	andeq	r0, r0, r8, lsl #2
  6c:	000000c8 	andeq	r0, r0, r8, asr #1
  70:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  74:	100e4201 	andne	r4, lr, r1, lsl #4
  78:	040e0a5e 	streq	r0, [lr], #-2654	@ 0xfffff5a2
  7c:	00000b42 	andeq	r0, r0, r2, asr #22
  80:	00000020 	andeq	r0, r0, r0, lsr #32
  84:	00000000 	andeq	r0, r0, r0
  88:	000001d0 	ldrdeq	r0, [r0], -r0	@ <UNPREDICTABLE>
  8c:	00000064 	andeq	r0, r0, r4, rrx
  90:	840c0e42 	strhi	r0, [ip], #-3650	@ 0xfffff1be
  94:	8e028503 	cdphi	5, 0, cr8, cr2, cr3, {0}
  98:	180e4201 	stmdane	lr, {r0, r9, lr}
  9c:	0c0e0a54 			@ <UNDEFINED> instruction: 0x0c0e0a54
  a0:	00000b42 	andeq	r0, r0, r2, asr #22
  a4:	0000001c 	andeq	r0, r0, ip, lsl r0
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00000234 	andeq	r0, r0, r4, lsr r2
  b0:	00000110 	andeq	r0, r0, r0, lsl r1
  b4:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  b8:	100e4201 	andne	r4, lr, r1, lsl #4
  bc:	040e0a6c 	streq	r0, [lr], #-2668	@ 0xfffff594
  c0:	00000b42 	andeq	r0, r0, r2, asr #22
  c4:	0000000c 	andeq	r0, r0, ip
  c8:	00000000 	andeq	r0, r0, r0
  cc:	00000344 	andeq	r0, r0, r4, asr #6
  d0:	00000014 	andeq	r0, r0, r4, lsl r0
  d4:	00000014 	andeq	r0, r0, r4, lsl r0
  d8:	00000000 	andeq	r0, r0, r0
  dc:	00000358 	andeq	r0, r0, r8, asr r3
  e0:	00000060 	andeq	r0, r0, r0, rrx
  e4:	8e040e58 	mcrhi	14, 0, r0, cr4, cr8, {2}
  e8:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <kfree_pop+0x12cd4d4>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	@ 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	@ 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <kfree_pop+0x460d8>
  28:	44011e01 	strmi	r1, [r1], #-3585	@ 0xfffff1ff
  2c:	Address 0x2c is out of bounds.

