module PRG_RAM (input logic [15:0] address, 
					 input Clk,
					 output logic [7:0] read_data
					 );
					 
logic [7:0] rom [0:32767];

always_ff @ (posedge clk) begin
read_data <= rom[address];
end
endmodule 