-- VHDL for IBM SMS ALD group AChannelDataControl
-- Title: AChannelDataControl
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 9/9/2020 9:43:01 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity AChannelDataControl is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PS_A_CYCLE: in STD_LOGIC;
		PS_B_CYCLE_1: in STD_LOGIC;
		MS_I_CYCLE_DOT_NOT_CR_DISABLE: in STD_LOGIC;
		MS_X_CYCLE_DOT_NOT_CR_DISABLE: in STD_LOGIC;
		MS_C_CYCLE_DOT_NOT_CR_DISABLE: in STD_LOGIC;
		MS_D_CYCLE_DOT_NOT_CR_DISABLE: in STD_LOGIC;
		PS_CONTROL_REG_DISABLE: in STD_LOGIC;
		MS_CONTROL_REG_DISABLE: in STD_LOGIC;
		MS_1401_STORE_AR_OP_CODES: in STD_LOGIC;
		PS_1401_STORE_AR_OP_CODES: in STD_LOGIC;
		PS_A_REG_TO_A_CH_ON_B_CY_OPS: in STD_LOGIC;
		PS_OP_MOD_TO_A_CH_ON_B_CY_OPS: in STD_LOGIC;
		MS_OUTPUT_CYCLE: in STD_LOGIC;
		MS_INTERRUPT_DOT_B_CYCLE: in STD_LOGIC;
		MS_GATE_CONSOLE_TO_ASSEMBLY: in STD_LOGIC;
		PS_E_CYCLE: in STD_LOGIC;
		PS_E_CH_INPUT_MODE: in STD_LOGIC;
		PS_F_CYCLE: in STD_LOGIC;
		PS_F_CH_INPUT_MODE: in STD_LOGIC;
		PS_GATE_A_DATA_REG_TO_A_CH: out STD_LOGIC;
		PS_GATE_OP_MOD_REG_TO_A_CH: out STD_LOGIC;
		PS_GATE_E2_DATA_REG_TO_A_CH: out STD_LOGIC;
		PS_GATE_F2_DATA_REG_TO_A_CH: out STD_LOGIC;
		LAMP_11C8C14: out STD_LOGIC;
		LAMP_11C8D14: out STD_LOGIC;
		LAMP_11C8E14: out STD_LOGIC;
		LAMP_11C8F14: out STD_LOGIC);
end AChannelDataControl;


ARCHITECTURE structural of AChannelDataControl is

BEGIN

Page_15_38_02_1: ENTITY ALD_15_38_02_1_A_CHANNEL_DATA_CONTROL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_I_CYCLE_DOT_NOT_CR_DISABLE =>
		MS_I_CYCLE_DOT_NOT_CR_DISABLE,
	MS_C_CYCLE_DOT_NOT_CR_DISABLE =>
		MS_C_CYCLE_DOT_NOT_CR_DISABLE,
	MS_D_CYCLE_DOT_NOT_CR_DISABLE =>
		MS_D_CYCLE_DOT_NOT_CR_DISABLE,
	MS_X_CYCLE_DOT_NOT_CR_DISABLE =>
		MS_X_CYCLE_DOT_NOT_CR_DISABLE,
	MS_OUTPUT_CYCLE =>
		MS_OUTPUT_CYCLE,
	PS_B_CYCLE_1 =>
		PS_B_CYCLE_1,
	PS_A_REG_TO_A_CH_ON_B_CY_OPS =>
		PS_A_REG_TO_A_CH_ON_B_CY_OPS,
	PS_1401_STORE_AR_OP_CODES =>
		PS_1401_STORE_AR_OP_CODES,
	PS_A_CYCLE =>
		PS_A_CYCLE,
	MS_INTERRUPT_DOT_B_CYCLE =>
		MS_INTERRUPT_DOT_B_CYCLE,
	PS_CONTROL_REG_DISABLE =>
		PS_CONTROL_REG_DISABLE,
	MS_GATE_CONSOLE_TO_ASSEMBLY =>
		MS_GATE_CONSOLE_TO_ASSEMBLY,
	MS_1401_STORE_AR_OP_CODES =>
		MS_1401_STORE_AR_OP_CODES,
	MS_CONTROL_REG_DISABLE =>
		MS_CONTROL_REG_DISABLE,
	PS_OP_MOD_TO_A_CH_ON_B_CY_OPS =>
		PS_OP_MOD_TO_A_CH_ON_B_CY_OPS,
	PS_GATE_A_DATA_REG_TO_A_CH =>
		PS_GATE_A_DATA_REG_TO_A_CH,
	PS_GATE_OP_MOD_REG_TO_A_CH =>
		PS_GATE_OP_MOD_REG_TO_A_CH,
	LAMP_11C8C14 =>
		LAMP_11C8C14,
	LAMP_11C8D14 =>
		LAMP_11C8D14
	);

Page_15_38_03_1: ENTITY ALD_15_38_03_1_A_CHANNEL_DATA_CONTROL_E2
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_GATE_CONSOLE_TO_ASSEMBLY =>
		MS_GATE_CONSOLE_TO_ASSEMBLY,
	PS_E_CH_INPUT_MODE =>
		PS_E_CH_INPUT_MODE,
	MS_CONTROL_REG_DISABLE =>
		MS_CONTROL_REG_DISABLE,
	PS_E_CYCLE =>
		PS_E_CYCLE,
	PS_GATE_E2_DATA_REG_TO_A_CH =>
		PS_GATE_E2_DATA_REG_TO_A_CH,
	LAMP_11C8E14 =>
		LAMP_11C8E14
	);

Page_15_38_05_1: ENTITY ALD_15_38_05_1_F2_REG_TO_A_CH_CONTROL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_F_CYCLE =>
		PS_F_CYCLE,
	PS_F_CH_INPUT_MODE =>
		PS_F_CH_INPUT_MODE,
	MS_CONTROL_REG_DISABLE =>
		MS_CONTROL_REG_DISABLE,
	PS_GATE_F2_DATA_REG_TO_A_CH =>
		PS_GATE_F2_DATA_REG_TO_A_CH,
	LAMP_11C8F14 =>
		LAMP_11C8F14
	);


END;
