$comment
	File created using the following command:
		vcd file jkflipflop.msim.vcd -direction
$end
$date
	Wed Oct 22 16:07:51 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module jkflipflop_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " j $end
$var reg 1 # k $end
$var wire 1 $ q $end
$var wire 1 % qbar $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - j~input_o $end
$var wire 1 . q~output_o $end
$var wire 1 / qbar~output_o $end
$var wire 1 0 clk~input_o $end
$var wire 1 1 k~input_o $end
$var wire 1 2 q~0_combout $end
$var wire 1 3 q~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
1#
0$
1%
x&
0'
1(
x)
1*
1+
1,
1-
0.
1/
10
11
12
03
$end
#30000
0"
0-
0&
02
#60000
1"
1-
1&
12
#90000
0"
0-
0&
02
#120000
1"
1-
1&
12
#150000
0"
0-
0&
02
#180000
1"
1-
1&
12
#210000
0"
0-
0&
02
#240000
1"
1-
1&
12
#270000
0"
0-
0&
02
#300000
1"
1-
1&
12
#330000
0#
0"
01
0-
0&
02
#360000
1#
1"
11
1-
1&
12
#390000
0#
0"
01
0-
0&
02
#420000
1#
1"
11
1-
1&
12
#450000
0#
0"
01
0-
0&
02
#480000
1#
1"
11
1-
1&
12
#510000
0#
0"
01
0-
0&
02
#530000
1#
11
1&
#540000
1"
1-
0&
12
#570000
0"
0-
1&
02
#600000
1"
1-
0&
12
#630000
0"
0-
1&
02
#640000
0!
00
0&
#660000
1"
1-
1&
12
#670000
0#
1!
01
10
0&
13
1.
0/
1$
0%
#690000
0"
0-
1&
#700000
1#
0!
11
00
0&
02
#720000
1"
1-
1&
#730000
0#
1!
01
10
0&
12
03
0.
1/
0$
1%
#750000
0"
0-
1&
02
#760000
1#
0!
11
00
0&
#780000
1"
1-
1&
12
#790000
0#
1!
01
10
0&
13
1.
0/
1$
0%
#810000
0"
1#
0-
11
1&
02
#840000
1"
1-
0&
#870000
0"
0-
1&
#900000
1"
1-
0&
#930000
0"
0-
1&
#960000
1"
1-
0&
#990000
0"
0-
1&
#1000000
