19:23:04 **** Incremental Build of configuration Nios II for project niosLab2 ****
make all 
Info: Building ../niosLab2_bsp/
make --no-print-directory -C ../niosLab2_bsp/
[BSP build complete]
Info: Compiling motor.c to obj/default/motor.o
nios2-elf-gcc -xc -MP -MMD -c -I../niosLab2_bsp//HAL/inc -I../niosLab2_bsp/ -I../niosLab2_bsp//drivers/inc -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_SINGLE_THREADED    -O0 -g -Wall  -mno-hw-div -mhw-mul -mno-hw-mulx -mgpopt=global  -o obj/default/motor.o motor.c
Info: Linking niosLab2.elf
nios2-elf-g++ -T'../niosLab2_bsp//linker.x' -msys-crt0='../niosLab2_bsp//obj/HAL/src/crt0.o' -msys-lib=hal_bsp -L../niosLab2_bsp/   -Wl,-Map=niosLab2.map   -O0 -g -Wall  -mno-hw-div -mhw-mul -mno-hw-mulx -mgpopt=global  -o niosLab2.elf obj/default/motor.o -lm -msys-lib=m
nios2-elf-insert niosLab2.elf --thread_model hal --cpu_name nios2_gen2_0 --qsys true --simulation_enabled false --stderr_dev jtag_uart_0 --stdin_dev jtag_uart_0 --stdout_dev jtag_uart_0 --sopc_system_name niosLab2 --quartus_project_dir "/home/henryrocha/repos/soc-embedded-linux/Entrega_3_FPGA_NIOS_IP" --jdi ../..//output_files/lab1_fpga_rtl.jdi --sopcinfo /home/henryrocha/repos/soc-embedded-linux/Entrega_3_FPGA_NIOS_IP/software/niosLab2_bsp/../../niosLab2.sopcinfo
Info: (niosLab2.elf) 69 KBytes program size (code + initialized data).
Info:                116 KBytes free for stack + heap.
Info: Creating niosLab2.objdump
nios2-elf-objdump --disassemble --syms --all-header --source niosLab2.elf >niosLab2.objdump
[niosLab2 build complete]
19:23:08 **** Build of configuration Nios II for project niosLab2 ****
make all 
Info: Building ../niosLab2_bsp/
make --no-print-directory -C ../niosLab2_bsp/
[BSP build complete]
[niosLab2 build complete]
19:23:09 **** Incremental Build of configuration Nios II for project niosLab2 ****
make all 
Info: Building ../niosLab2_bsp/
make --no-print-directory -C ../niosLab2_bsp/
[BSP build complete]
[niosLab2 build complete]
