TimeQuest Timing Analyzer report for DE4_530_D5M_DVI
Wed Feb 19 14:25:27 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 900mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 900mV 85C Model Setup Summary
  9. Slow 900mV 85C Model Hold Summary
 10. Slow 900mV 85C Model Recovery Summary
 11. Slow 900mV 85C Model Removal Summary
 12. Slow 900mV 85C Model Minimum Pulse Width Summary
 13. Setup Times
 14. Hold Times
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Propagation Delay
 18. Minimum Propagation Delay
 19. Output Enable Times
 20. Minimum Output Enable Times
 21. Output Disable Times
 22. Minimum Output Disable Times
 23. MTBF Summary
 24. Synchronizer Summary
 25. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 26. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 27. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
 28. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
 29. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
 30. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
 31. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
 32. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
 33. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
 34. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
 35. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
 36. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
 37. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
 38. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
 39. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
 57. Slow 900mV 0C Model Fmax Summary
 58. Slow 900mV 0C Model Setup Summary
 59. Slow 900mV 0C Model Hold Summary
 60. Slow 900mV 0C Model Recovery Summary
 61. Slow 900mV 0C Model Removal Summary
 62. Slow 900mV 0C Model Minimum Pulse Width Summary
 63. Setup Times
 64. Hold Times
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Propagation Delay
 68. Minimum Propagation Delay
 69. Output Enable Times
 70. Minimum Output Enable Times
 71. Output Disable Times
 72. Minimum Output Disable Times
 73. MTBF Summary
 74. Synchronizer Summary
 75. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 76. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 77. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
 78. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
 79. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
 80. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
 81. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
 82. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
 83. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
 84. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
 85. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
 86. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
 87. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
 88. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
 89. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
 90. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
 91. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
 92. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
 93. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
 94. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
 95. Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
 96. Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
 97. Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
 98. Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
 99. Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
100. Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
101. Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
102. Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
103. Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
104. Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
105. Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
106. Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
107. Fast 900mV 0C Model Setup Summary
108. Fast 900mV 0C Model Hold Summary
109. Fast 900mV 0C Model Recovery Summary
110. Fast 900mV 0C Model Removal Summary
111. Fast 900mV 0C Model Minimum Pulse Width Summary
112. Setup Times
113. Hold Times
114. Clock to Output Times
115. Minimum Clock to Output Times
116. Propagation Delay
117. Minimum Propagation Delay
118. Output Enable Times
119. Minimum Output Enable Times
120. Output Disable Times
121. Minimum Output Disable Times
122. MTBF Summary
123. Synchronizer Summary
124. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
125. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
126. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
127. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
128. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
129. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
130. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
131. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
132. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
133. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
134. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
135. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
136. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
137. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
138. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
139. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
140. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
141. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
142. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
143. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
144. Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
145. Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
146. Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
147. Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
148. Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
149. Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
150. Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
151. Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
152. Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
153. Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
154. Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
155. Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
156. Multicorner Timing Analysis Summary
157. Setup Times
158. Hold Times
159. Clock to Output Times
160. Minimum Clock to Output Times
161. Progagation Delay
162. Minimum Progagation Delay
163. Board Trace Model Assignments
164. Input Transition Times
165. Signal Integrity Metrics (Slow 900mv 0c Model)
166. Signal Integrity Metrics (Slow 900mv 85c Model)
167. Signal Integrity Metrics (Fast 900mv 0c Model)
168. Setup Transfers
169. Hold Transfers
170. Recovery Transfers
171. Removal Transfers
172. Report TCCS
173. Report RSKM
174. Unconstrained Paths
175. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; DE4_530_D5M_DVI                                                    ;
; Device Family      ; Stratix IV                                                         ;
; Device Name        ; EP4SGX530KH40C2                                                    ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.13        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  12.5%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------+
; SDC File List                                          ;
+--------------------+--------+--------------------------+
; SDC File Path      ; Status ; Read at                  ;
+--------------------+--------+--------------------------+
; DE4_530_CAMERA.SDC ; OK     ; Wed Feb 19 14:25:08 2014 ;
+--------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                                                 ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                   ; Source                                                                                                                                       ; Targets                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; D5M_PIXLCLK                                                                                                                                ; Base      ; 40.000 ; 25.0 MHz   ; 0.000  ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                          ;                                                                                                                                              ; { D5M_PIXLCLK }                                                                                                                                ;
; D5M_XCLKIN                                                                                                                                 ; Base      ; 40.000 ; 25.0 MHz   ; 0.000  ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                          ;                                                                                                                                              ; { D5M_XCLKIN }                                                                                                                                 ;
; OSC_50_BANK2                                                                                                                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                          ;                                                                                                                                              ; { OSC_50_BANK2 }                                                                                                                               ;
; OSC_50_BANK3                                                                                                                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                          ;                                                                                                                                              ; { OSC_50_BANK3 }                                                                                                                               ;
; OSC_50_BANK4                                                                                                                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                          ;                                                                                                                                              ; { OSC_50_BANK4 }                                                                                                                               ;
; OSC_50_BANK5                                                                                                                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                          ;                                                                                                                                              ; { OSC_50_BANK5 }                                                                                                                               ;
; OSC_50_BANK6                                                                                                                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                          ;                                                                                                                                              ; { OSC_50_BANK6 }                                                                                                                               ;
; OSC_50_BANK7                                                                                                                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                          ;                                                                                                                                              ; { OSC_50_BANK7 }                                                                                                                               ;
; sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                   ; Generated ; 10.000 ; 100.0 MHz  ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; OSC_50_BANK2                                             ; sys_pll_inst|altpll_component|auto_generated|pll1|inclk[0]                                                                                   ; { sys_pll_inst|altpll_component|auto_generated|pll1|clk[0] }                                                                                   ;
; sys_pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                   ; Generated ; 40.000 ; 25.0 MHz   ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; OSC_50_BANK2                                             ; sys_pll_inst|altpll_component|auto_generated|pll1|inclk[0]                                                                                   ; { sys_pll_inst|altpll_component|auto_generated|pll1|clk[2] }                                                                                   ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 5.000  ; 200.0 MHz  ; 0.390  ; 2.890  ; 50.00      ; 1         ; 4           ; 28.1  ;        ;           ;            ; false    ; OSC_50_BANK2                                             ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0] ; { u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] } ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 2.500  ; 400.0 MHz  ; 0.000  ; 1.250  ; 50.00      ; 1         ; 8           ;       ;        ;           ;            ; false    ; OSC_50_BANK2                                             ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0] ; { u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] } ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 2.500  ; 400.0 MHz  ; -0.625 ; 0.625  ; 50.00      ; 1         ; 8           ; -90.0 ;        ;           ;            ; false    ; OSC_50_BANK2                                             ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0] ; { u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] } ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ; Generated ; 2.500  ; 400.0 MHz  ; 0.000  ; 1.250  ; 50.00      ; 1         ; 8           ;       ;        ;           ;            ; false    ; OSC_50_BANK2                                             ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0] ; { u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] } ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ; Generated ; 5.000  ; 200.0 MHz  ; 0.000  ; 2.500  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; OSC_50_BANK2                                             ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0] ; { u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] } ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ; Generated ; 5.000  ; 200.0 MHz  ; 3.359  ; 5.859  ; 50.00      ; 1         ; 4           ; 241.9 ;        ;           ;            ; false    ; OSC_50_BANK2                                             ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0] ; { u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] } ;
; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ; Generated ; 6.176  ; 161.92 MHz ; 0.000  ; 3.088  ; 50.00      ; 21        ; 34          ;       ;        ;           ;            ; false    ; sys_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|inclk[0]                                                                          ; { vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] }                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 85C Model Fmax Summary                                                                                                                                                                                           ;
+-------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                                                                 ; Note                                           ;
+-------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 98.15 MHz   ; 98.15 MHz       ; D5M_PIXLCLK                                                                                                                                ;                                                ;
; 112.36 MHz  ; 112.36 MHz      ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 177.4 MHz   ; 100.0 MHz       ; sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                   ; limit due to minimum period restriction (tmin) ;
; 244.62 MHz  ; 244.62 MHz      ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                                                ;
; 309.79 MHz  ; 309.79 MHz      ; OSC_50_BANK2                                                                                                                               ;                                                ;
; 344.71 MHz  ; 344.71 MHz      ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ;                                                ;
; 500.5 MHz   ; 500.5 MHz       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;                                                ;
; 1555.21 MHz ; 800.0 MHz       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 85C Model Setup Summary                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; -3.900 ; -2918.942     ;
; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ; -1.128 ; -53.263       ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ; 0.363  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ; 0.450  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ; 0.483  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ; 0.792  ; 0.000         ;
; sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                   ; 1.114  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ; 2.099  ; 0.000         ;
; D5M_PIXLCLK                                                                                                                                ; 15.430 ; 0.000         ;
; OSC_50_BANK2                                                                                                                               ; 16.772 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 85C Model Hold Summary                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ; -0.181 ; -22.940       ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; 0.206  ; 0.000         ;
; OSC_50_BANK2                                                                                                                               ; 0.243  ; 0.000         ;
; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ; 0.275  ; 0.000         ;
; D5M_PIXLCLK                                                                                                                                ; 0.294  ; 0.000         ;
; sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                   ; 0.295  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ; 0.298  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ; 0.305  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ; 0.580  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ; 1.232  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 85C Model Recovery Summary                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ; -6.102 ; -305.210      ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; -2.888 ; -188.772      ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ; -0.688 ; -3.883        ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ; 1.036  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ; 1.375  ; 0.000         ;
; sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                   ; 1.785  ; 0.000         ;
; OSC_50_BANK2                                                                                                                               ; 14.718 ; 0.000         ;
; D5M_PIXLCLK                                                                                                                                ; 16.603 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 85C Model Removal Summary                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                      ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ; 0.352 ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; 0.478 ; 0.000         ;
; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ; 0.492 ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ; 0.560 ; 0.000         ;
; OSC_50_BANK2                                                                                                                               ; 1.381 ; 0.000         ;
; D5M_PIXLCLK                                                                                                                                ; 1.552 ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ; 2.248 ; 0.000         ;
; sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                   ; 5.101 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 85C Model Minimum Pulse Width Summary                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                   ; 0.000  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ; 0.466  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ; 0.504  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ; 0.625  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; 1.707  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ; 1.880  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ; 1.960  ; 0.000         ;
; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ; 2.340  ; 0.000         ;
; OSC_50_BANK2                                                                                                                               ; 9.410  ; 0.000         ;
; D5M_PIXLCLK                                                                                                                                ; 19.012 ; 0.000         ;
; sys_pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                   ; 19.962 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                ;
+-----------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port       ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                            ;
+-----------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; D5M_D[*]        ; D5M_PIXLCLK  ; 3.788  ; 3.927  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[0]       ; D5M_PIXLCLK  ; 2.739  ; 2.920  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[1]       ; D5M_PIXLCLK  ; 2.783  ; 2.960  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[2]       ; D5M_PIXLCLK  ; 3.002  ; 3.152  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[3]       ; D5M_PIXLCLK  ; 2.259  ; 2.412  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[4]       ; D5M_PIXLCLK  ; 3.596  ; 3.766  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[5]       ; D5M_PIXLCLK  ; 2.637  ; 2.750  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[6]       ; D5M_PIXLCLK  ; 3.139  ; 3.282  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[7]       ; D5M_PIXLCLK  ; 2.924  ; 3.039  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[8]       ; D5M_PIXLCLK  ; 3.507  ; 3.669  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[9]       ; D5M_PIXLCLK  ; 3.788  ; 3.927  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[10]      ; D5M_PIXLCLK  ; 3.625  ; 3.788  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[11]      ; D5M_PIXLCLK  ; 3.535  ; 3.677  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
; D5M_FVAL        ; D5M_PIXLCLK  ; 2.656  ; 2.854  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
; D5M_LVAL        ; D5M_PIXLCLK  ; 2.631  ; 2.823  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
; BUTTON[*]       ; D5M_PIXLCLK  ; 5.513  ; 5.468  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  BUTTON[0]      ; D5M_PIXLCLK  ; 5.513  ; 5.468  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  BUTTON[2]      ; D5M_PIXLCLK  ; 3.718  ; 3.792  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  BUTTON[3]      ; D5M_PIXLCLK  ; 4.284  ; 4.367  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
; BUTTON[*]       ; OSC_50_BANK2 ; 5.052  ; 5.032  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
;  BUTTON[1]      ; OSC_50_BANK2 ; 5.052  ; 5.032  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; SLIDE_SW[*]     ; OSC_50_BANK2 ; 5.936  ; 5.810  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
;  SLIDE_SW[0]    ; OSC_50_BANK2 ; 5.936  ; 5.810  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; BUTTON[*]       ; OSC_50_BANK2 ; 4.128  ; 3.971  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0]      ; OSC_50_BANK2 ; 4.128  ; 3.971  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; M1_DDR2_clk[*]  ; OSC_50_BANK2 ; -4.396 ; -4.367 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ;
;  M1_DDR2_clk[0] ; OSC_50_BANK2 ; -4.396 ; -4.367 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ;
+-----------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                 ;
+-----------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port       ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                            ;
+-----------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; D5M_D[*]        ; D5M_PIXLCLK  ; -1.775 ; -1.924 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[0]       ; D5M_PIXLCLK  ; -2.270 ; -2.444 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[1]       ; D5M_PIXLCLK  ; -2.302 ; -2.473 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[2]       ; D5M_PIXLCLK  ; -2.513 ; -2.658 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[3]       ; D5M_PIXLCLK  ; -1.775 ; -1.924 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[4]       ; D5M_PIXLCLK  ; -3.061 ; -3.224 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[5]       ; D5M_PIXLCLK  ; -2.123 ; -2.239 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[6]       ; D5M_PIXLCLK  ; -2.631 ; -2.769 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[7]       ; D5M_PIXLCLK  ; -2.431 ; -2.545 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[8]       ; D5M_PIXLCLK  ; -2.935 ; -3.092 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[9]       ; D5M_PIXLCLK  ; -3.200 ; -3.334 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[10]      ; D5M_PIXLCLK  ; -3.101 ; -3.260 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[11]      ; D5M_PIXLCLK  ; -3.005 ; -3.143 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
; D5M_FVAL        ; D5M_PIXLCLK  ; -2.136 ; -2.326 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
; D5M_LVAL        ; D5M_PIXLCLK  ; -2.112 ; -2.297 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
; BUTTON[*]       ; D5M_PIXLCLK  ; -2.415 ; -2.406 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  BUTTON[0]      ; D5M_PIXLCLK  ; -2.415 ; -2.406 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  BUTTON[2]      ; D5M_PIXLCLK  ; -3.086 ; -3.159 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  BUTTON[3]      ; D5M_PIXLCLK  ; -3.641 ; -3.723 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
; BUTTON[*]       ; OSC_50_BANK2 ; -2.784 ; -2.750 ; Rise       ; OSC_50_BANK2                                                                                                                               ;
;  BUTTON[1]      ; OSC_50_BANK2 ; -2.784 ; -2.750 ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; SLIDE_SW[*]     ; OSC_50_BANK2 ; -3.653 ; -3.567 ; Rise       ; OSC_50_BANK2                                                                                                                               ;
;  SLIDE_SW[0]    ; OSC_50_BANK2 ; -3.653 ; -3.567 ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; BUTTON[*]       ; OSC_50_BANK2 ; -1.423 ; -1.420 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0]      ; OSC_50_BANK2 ; -1.423 ; -1.420 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; M1_DDR2_clk[*]  ; OSC_50_BANK2 ; 4.756  ; 4.729  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ;
;  M1_DDR2_clk[0] ; OSC_50_BANK2 ; 4.756  ; 4.729  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ;
+-----------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                        ;
+-------------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port         ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                            ;
+-------------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SEG0_D[*]         ; D5M_PIXLCLK  ; 16.989 ; 16.673 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[0]        ; D5M_PIXLCLK  ; 12.511 ; 12.150 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[1]        ; D5M_PIXLCLK  ; 13.827 ; 13.425 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[2]        ; D5M_PIXLCLK  ; 15.426 ; 15.064 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[3]        ; D5M_PIXLCLK  ; 14.815 ; 14.418 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[4]        ; D5M_PIXLCLK  ; 16.989 ; 16.496 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[5]        ; D5M_PIXLCLK  ; 12.475 ; 12.129 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[6]        ; D5M_PIXLCLK  ; 16.215 ; 16.673 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
; SEG1_D[*]         ; D5M_PIXLCLK  ; 18.471 ; 17.981 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[0]        ; D5M_PIXLCLK  ; 18.002 ; 17.412 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[1]        ; D5M_PIXLCLK  ; 16.684 ; 16.195 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[2]        ; D5M_PIXLCLK  ; 14.079 ; 13.686 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[3]        ; D5M_PIXLCLK  ; 18.471 ; 17.981 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[4]        ; D5M_PIXLCLK  ; 17.601 ; 17.099 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[5]        ; D5M_PIXLCLK  ; 17.275 ; 16.756 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[6]        ; D5M_PIXLCLK  ; 12.775 ; 13.111 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
; D5M_ESETn         ; OSC_50_BANK2 ; 7.781  ; 7.757  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; D5M_SCLK          ; OSC_50_BANK2 ; 12.819 ; 12.558 ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; MAX_I2C_SCLK      ; OSC_50_BANK2 ; 8.005  ; 8.061  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; MAX_I2C_SDAT      ; OSC_50_BANK2 ; 6.653  ; 6.637  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; D5M_XCLKIN        ; OSC_50_BANK2 ; 6.342  ;        ; Rise       ; sys_pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                   ;
; D5M_XCLKIN        ; OSC_50_BANK2 ;        ; 6.304  ; Fall       ; sys_pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                   ;
; M1_DDR2_clk[*]    ; OSC_50_BANK2 ; 8.904  ; 8.916  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk[0]   ; OSC_50_BANK2 ; 8.904  ; 8.916  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk[1]   ; OSC_50_BANK2 ; 8.902  ; 8.914  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_clk_n[*]  ; OSC_50_BANK2 ; 8.906  ; 8.952  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk_n[0] ; OSC_50_BANK2 ; 8.906  ; 8.952  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk_n[1] ; OSC_50_BANK2 ; 8.894  ; 8.940  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqs[*]    ; OSC_50_BANK2 ; 8.915  ; 8.927  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]   ; OSC_50_BANK2 ; 8.870  ; 8.882  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]   ; OSC_50_BANK2 ; 8.902  ; 8.914  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]   ; OSC_50_BANK2 ; 8.890  ; 8.902  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]   ; OSC_50_BANK2 ; 8.915  ; 8.927  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]   ; OSC_50_BANK2 ; 8.911  ; 8.923  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]   ; OSC_50_BANK2 ; 8.912  ; 8.924  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]   ; OSC_50_BANK2 ; 8.872  ; 8.884  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]   ; OSC_50_BANK2 ; 8.894  ; 8.906  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]   ; OSC_50_BANK2 ; 8.917  ; 8.963  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0]  ; OSC_50_BANK2 ; 8.872  ; 8.918  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1]  ; OSC_50_BANK2 ; 8.904  ; 8.950  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2]  ; OSC_50_BANK2 ; 8.902  ; 8.948  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3]  ; OSC_50_BANK2 ; 8.917  ; 8.963  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4]  ; OSC_50_BANK2 ; 8.903  ; 8.949  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5]  ; OSC_50_BANK2 ; 8.914  ; 8.960  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6]  ; OSC_50_BANK2 ; 8.874  ; 8.920  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7]  ; OSC_50_BANK2 ; 8.896  ; 8.942  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_clk[*]    ; OSC_50_BANK2 ; 8.914  ; 8.915  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk[0]   ; OSC_50_BANK2 ; 8.914  ; 8.915  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk[1]   ; OSC_50_BANK2 ; 8.912  ; 8.913  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_clk_n[*]  ; OSC_50_BANK2 ; 8.905  ; 8.962  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk_n[0] ; OSC_50_BANK2 ; 8.905  ; 8.962  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk_n[1] ; OSC_50_BANK2 ; 8.893  ; 8.950  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqs[*]    ; OSC_50_BANK2 ; 8.927  ; 8.928  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]   ; OSC_50_BANK2 ; 8.881  ; 8.882  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]   ; OSC_50_BANK2 ; 8.913  ; 8.914  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]   ; OSC_50_BANK2 ; 8.901  ; 8.902  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]   ; OSC_50_BANK2 ; 8.927  ; 8.928  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]   ; OSC_50_BANK2 ; 8.922  ; 8.923  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]   ; OSC_50_BANK2 ; 8.923  ; 8.924  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]   ; OSC_50_BANK2 ; 8.883  ; 8.884  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]   ; OSC_50_BANK2 ; 8.905  ; 8.906  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]   ; OSC_50_BANK2 ; 8.918  ; 8.975  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0]  ; OSC_50_BANK2 ; 8.872  ; 8.929  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1]  ; OSC_50_BANK2 ; 8.904  ; 8.961  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2]  ; OSC_50_BANK2 ; 8.902  ; 8.959  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3]  ; OSC_50_BANK2 ; 8.918  ; 8.975  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4]  ; OSC_50_BANK2 ; 8.903  ; 8.960  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5]  ; OSC_50_BANK2 ; 8.914  ; 8.971  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6]  ; OSC_50_BANK2 ; 8.874  ; 8.931  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7]  ; OSC_50_BANK2 ; 8.896  ; 8.953  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dm[*]     ; OSC_50_BANK2 ; 8.359  ; 8.306  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[0]    ; OSC_50_BANK2 ; 8.309  ; 8.253  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[1]    ; OSC_50_BANK2 ; 8.359  ; 8.306  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[2]    ; OSC_50_BANK2 ; 8.300  ; 8.247  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[3]    ; OSC_50_BANK2 ; 8.313  ; 8.257  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[4]    ; OSC_50_BANK2 ; 8.303  ; 8.250  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[5]    ; OSC_50_BANK2 ; 8.293  ; 8.237  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[6]    ; OSC_50_BANK2 ; 8.306  ; 8.250  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[7]    ; OSC_50_BANK2 ; 8.255  ; 8.199  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; M1_DDR2_dq[*]     ; OSC_50_BANK2 ; 8.358  ; 8.304  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[0]    ; OSC_50_BANK2 ; 8.320  ; 8.266  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[1]    ; OSC_50_BANK2 ; 8.309  ; 8.253  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[2]    ; OSC_50_BANK2 ; 8.308  ; 8.255  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[3]    ; OSC_50_BANK2 ; 8.307  ; 8.253  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[4]    ; OSC_50_BANK2 ; 8.342  ; 8.286  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[5]    ; OSC_50_BANK2 ; 8.342  ; 8.286  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[6]    ; OSC_50_BANK2 ; 8.309  ; 8.253  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[7]    ; OSC_50_BANK2 ; 8.319  ; 8.263  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[8]    ; OSC_50_BANK2 ; 8.310  ; 8.254  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[9]    ; OSC_50_BANK2 ; 8.358  ; 8.304  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[10]   ; OSC_50_BANK2 ; 8.350  ; 8.294  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[11]   ; OSC_50_BANK2 ; 8.350  ; 8.294  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[12]   ; OSC_50_BANK2 ; 8.308  ; 8.252  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[13]   ; OSC_50_BANK2 ; 8.308  ; 8.252  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[14]   ; OSC_50_BANK2 ; 8.310  ; 8.254  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[15]   ; OSC_50_BANK2 ; 8.306  ; 8.252  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[16]   ; OSC_50_BANK2 ; 8.264  ; 8.208  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[17]   ; OSC_50_BANK2 ; 8.291  ; 8.235  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[18]   ; OSC_50_BANK2 ; 8.239  ; 8.183  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[19]   ; OSC_50_BANK2 ; 8.252  ; 8.198  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[20]   ; OSC_50_BANK2 ; 8.254  ; 8.198  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[21]   ; OSC_50_BANK2 ; 8.291  ; 8.235  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[22]   ; OSC_50_BANK2 ; 8.299  ; 8.245  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[23]   ; OSC_50_BANK2 ; 8.229  ; 8.173  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[24]   ; OSC_50_BANK2 ; 8.290  ; 8.234  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[25]   ; OSC_50_BANK2 ; 8.298  ; 8.244  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[26]   ; OSC_50_BANK2 ; 8.321  ; 8.267  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[27]   ; OSC_50_BANK2 ; 8.333  ; 8.277  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[28]   ; OSC_50_BANK2 ; 8.280  ; 8.224  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[29]   ; OSC_50_BANK2 ; 8.299  ; 8.246  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[30]   ; OSC_50_BANK2 ; 8.314  ; 8.258  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[31]   ; OSC_50_BANK2 ; 8.324  ; 8.268  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[32]   ; OSC_50_BANK2 ; 8.302  ; 8.248  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[33]   ; OSC_50_BANK2 ; 8.314  ; 8.258  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[34]   ; OSC_50_BANK2 ; 8.284  ; 8.228  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[35]   ; OSC_50_BANK2 ; 8.304  ; 8.248  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[36]   ; OSC_50_BANK2 ; 8.284  ; 8.228  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[37]   ; OSC_50_BANK2 ; 8.287  ; 8.231  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[38]   ; OSC_50_BANK2 ; 8.292  ; 8.238  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[39]   ; OSC_50_BANK2 ; 8.317  ; 8.261  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[40]   ; OSC_50_BANK2 ; 8.302  ; 8.249  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[41]   ; OSC_50_BANK2 ; 8.293  ; 8.237  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[42]   ; OSC_50_BANK2 ; 8.308  ; 8.254  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[43]   ; OSC_50_BANK2 ; 8.313  ; 8.257  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[44]   ; OSC_50_BANK2 ; 8.293  ; 8.237  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[45]   ; OSC_50_BANK2 ; 8.301  ; 8.247  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[46]   ; OSC_50_BANK2 ; 8.310  ; 8.254  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[47]   ; OSC_50_BANK2 ; 8.310  ; 8.254  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[48]   ; OSC_50_BANK2 ; 8.303  ; 8.247  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[49]   ; OSC_50_BANK2 ; 8.303  ; 8.247  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[50]   ; OSC_50_BANK2 ; 8.306  ; 8.250  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[51]   ; OSC_50_BANK2 ; 8.281  ; 8.225  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[52]   ; OSC_50_BANK2 ; 8.315  ; 8.262  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[53]   ; OSC_50_BANK2 ; 8.314  ; 8.260  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[54]   ; OSC_50_BANK2 ; 8.289  ; 8.235  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[55]   ; OSC_50_BANK2 ; 8.281  ; 8.225  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[56]   ; OSC_50_BANK2 ; 8.264  ; 8.208  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[57]   ; OSC_50_BANK2 ; 8.264  ; 8.208  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[58]   ; OSC_50_BANK2 ; 8.255  ; 8.199  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[59]   ; OSC_50_BANK2 ; 8.260  ; 8.204  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[60]   ; OSC_50_BANK2 ; 8.273  ; 8.220  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[61]   ; OSC_50_BANK2 ; 8.272  ; 8.218  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[62]   ; OSC_50_BANK2 ; 8.260  ; 8.204  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[63]   ; OSC_50_BANK2 ; 8.258  ; 8.204  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; M1_DDR2_dm[*]     ; OSC_50_BANK2 ; 8.375  ; 8.311  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[0]    ; OSC_50_BANK2 ; 8.323  ; 8.256  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[1]    ; OSC_50_BANK2 ; 8.375  ; 8.311  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[2]    ; OSC_50_BANK2 ; 8.315  ; 8.251  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[3]    ; OSC_50_BANK2 ; 8.328  ; 8.261  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[4]    ; OSC_50_BANK2 ; 8.316  ; 8.252  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[5]    ; OSC_50_BANK2 ; 8.307  ; 8.240  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[6]    ; OSC_50_BANK2 ; 8.321  ; 8.254  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[7]    ; OSC_50_BANK2 ; 8.268  ; 8.201  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; M1_DDR2_dq[*]     ; OSC_50_BANK2 ; 8.374  ; 8.309  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[0]    ; OSC_50_BANK2 ; 8.334  ; 8.269  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[1]    ; OSC_50_BANK2 ; 8.323  ; 8.256  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[2]    ; OSC_50_BANK2 ; 8.324  ; 8.260  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[3]    ; OSC_50_BANK2 ; 8.323  ; 8.258  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[4]    ; OSC_50_BANK2 ; 8.356  ; 8.289  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[5]    ; OSC_50_BANK2 ; 8.356  ; 8.289  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[6]    ; OSC_50_BANK2 ; 8.325  ; 8.258  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[7]    ; OSC_50_BANK2 ; 8.335  ; 8.268  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[8]    ; OSC_50_BANK2 ; 8.324  ; 8.257  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[9]    ; OSC_50_BANK2 ; 8.374  ; 8.309  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[10]   ; OSC_50_BANK2 ; 8.366  ; 8.299  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[11]   ; OSC_50_BANK2 ; 8.366  ; 8.299  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[12]   ; OSC_50_BANK2 ; 8.323  ; 8.256  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[13]   ; OSC_50_BANK2 ; 8.323  ; 8.256  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[14]   ; OSC_50_BANK2 ; 8.324  ; 8.257  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[15]   ; OSC_50_BANK2 ; 8.321  ; 8.256  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[16]   ; OSC_50_BANK2 ; 8.278  ; 8.211  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[17]   ; OSC_50_BANK2 ; 8.306  ; 8.239  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[18]   ; OSC_50_BANK2 ; 8.253  ; 8.186  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[19]   ; OSC_50_BANK2 ; 8.266  ; 8.201  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[20]   ; OSC_50_BANK2 ; 8.268  ; 8.201  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[21]   ; OSC_50_BANK2 ; 8.306  ; 8.239  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[22]   ; OSC_50_BANK2 ; 8.314  ; 8.249  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[23]   ; OSC_50_BANK2 ; 8.243  ; 8.176  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[24]   ; OSC_50_BANK2 ; 8.306  ; 8.239  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[25]   ; OSC_50_BANK2 ; 8.314  ; 8.249  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[26]   ; OSC_50_BANK2 ; 8.336  ; 8.271  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[27]   ; OSC_50_BANK2 ; 8.348  ; 8.281  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[28]   ; OSC_50_BANK2 ; 8.296  ; 8.229  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[29]   ; OSC_50_BANK2 ; 8.315  ; 8.251  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[30]   ; OSC_50_BANK2 ; 8.328  ; 8.261  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[31]   ; OSC_50_BANK2 ; 8.338  ; 8.271  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[32]   ; OSC_50_BANK2 ; 8.315  ; 8.250  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[33]   ; OSC_50_BANK2 ; 8.327  ; 8.260  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[34]   ; OSC_50_BANK2 ; 8.299  ; 8.232  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[35]   ; OSC_50_BANK2 ; 8.317  ; 8.250  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[36]   ; OSC_50_BANK2 ; 8.299  ; 8.232  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[37]   ; OSC_50_BANK2 ; 8.298  ; 8.231  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[38]   ; OSC_50_BANK2 ; 8.307  ; 8.242  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[39]   ; OSC_50_BANK2 ; 8.328  ; 8.261  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[40]   ; OSC_50_BANK2 ; 8.317  ; 8.253  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[41]   ; OSC_50_BANK2 ; 8.308  ; 8.241  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[42]   ; OSC_50_BANK2 ; 8.322  ; 8.257  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[43]   ; OSC_50_BANK2 ; 8.327  ; 8.260  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[44]   ; OSC_50_BANK2 ; 8.308  ; 8.241  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[45]   ; OSC_50_BANK2 ; 8.316  ; 8.251  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[46]   ; OSC_50_BANK2 ; 8.324  ; 8.257  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[47]   ; OSC_50_BANK2 ; 8.324  ; 8.257  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[48]   ; OSC_50_BANK2 ; 8.316  ; 8.249  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[49]   ; OSC_50_BANK2 ; 8.316  ; 8.249  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[50]   ; OSC_50_BANK2 ; 8.321  ; 8.254  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[51]   ; OSC_50_BANK2 ; 8.295  ; 8.228  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[52]   ; OSC_50_BANK2 ; 8.330  ; 8.266  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[53]   ; OSC_50_BANK2 ; 8.329  ; 8.264  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[54]   ; OSC_50_BANK2 ; 8.303  ; 8.238  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[55]   ; OSC_50_BANK2 ; 8.295  ; 8.228  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[56]   ; OSC_50_BANK2 ; 8.279  ; 8.212  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[57]   ; OSC_50_BANK2 ; 8.279  ; 8.212  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[58]   ; OSC_50_BANK2 ; 8.268  ; 8.201  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[59]   ; OSC_50_BANK2 ; 8.275  ; 8.208  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[60]   ; OSC_50_BANK2 ; 8.288  ; 8.224  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[61]   ; OSC_50_BANK2 ; 8.287  ; 8.222  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[62]   ; OSC_50_BANK2 ; 8.275  ; 8.208  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[63]   ; OSC_50_BANK2 ; 8.273  ; 8.208  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; M1_DDR2_addr[*]   ; OSC_50_BANK2 ; 12.267 ; 12.212 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[0]  ; OSC_50_BANK2 ; 12.257 ; 12.200 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[1]  ; OSC_50_BANK2 ; 12.173 ; 12.113 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[2]  ; OSC_50_BANK2 ; 12.267 ; 12.212 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[3]  ; OSC_50_BANK2 ; 12.234 ; 12.177 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[4]  ; OSC_50_BANK2 ; 12.224 ; 12.169 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[5]  ; OSC_50_BANK2 ; 12.225 ; 12.170 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[6]  ; OSC_50_BANK2 ; 12.256 ; 12.201 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[7]  ; OSC_50_BANK2 ; 12.256 ; 12.199 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[8]  ; OSC_50_BANK2 ; 12.189 ; 12.129 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[9]  ; OSC_50_BANK2 ; 12.186 ; 12.125 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[10] ; OSC_50_BANK2 ; 12.225 ; 12.168 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[11] ; OSC_50_BANK2 ; 12.254 ; 12.199 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[12] ; OSC_50_BANK2 ; 12.174 ; 12.113 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[13] ; OSC_50_BANK2 ; 12.186 ; 12.126 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_ba[*]     ; OSC_50_BANK2 ; 12.190 ; 12.129 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[0]    ; OSC_50_BANK2 ; 12.190 ; 12.129 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[1]    ; OSC_50_BANK2 ; 12.180 ; 12.119 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[2]    ; OSC_50_BANK2 ; 12.185 ; 12.125 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cas_n     ; OSC_50_BANK2 ; 12.238 ; 12.181 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cke[*]    ; OSC_50_BANK2 ; 12.254 ; 12.197 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_cke[0]   ; OSC_50_BANK2 ; 12.254 ; 12.197 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cs_n[*]   ; OSC_50_BANK2 ; 12.175 ; 12.115 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_cs_n[0]  ; OSC_50_BANK2 ; 12.175 ; 12.115 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_odt[*]    ; OSC_50_BANK2 ; 12.177 ; 12.116 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_odt[0]   ; OSC_50_BANK2 ; 12.177 ; 12.116 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_ras_n     ; OSC_50_BANK2 ; 12.196 ; 12.135 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_we_n      ; OSC_50_BANK2 ; 12.238 ; 12.183 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_addr[*]   ; OSC_50_BANK2 ; 12.279 ; 12.213 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[0]  ; OSC_50_BANK2 ; 12.269 ; 12.201 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[1]  ; OSC_50_BANK2 ; 12.186 ; 12.115 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[2]  ; OSC_50_BANK2 ; 12.279 ; 12.213 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[3]  ; OSC_50_BANK2 ; 12.249 ; 12.181 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[4]  ; OSC_50_BANK2 ; 12.239 ; 12.173 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[5]  ; OSC_50_BANK2 ; 12.238 ; 12.172 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[6]  ; OSC_50_BANK2 ; 12.269 ; 12.203 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[7]  ; OSC_50_BANK2 ; 12.269 ; 12.201 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[8]  ; OSC_50_BANK2 ; 12.204 ; 12.133 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[9]  ; OSC_50_BANK2 ; 12.201 ; 12.129 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[10] ; OSC_50_BANK2 ; 12.238 ; 12.170 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[11] ; OSC_50_BANK2 ; 12.268 ; 12.202 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[12] ; OSC_50_BANK2 ; 12.187 ; 12.115 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[13] ; OSC_50_BANK2 ; 12.197 ; 12.126 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_ba[*]     ; OSC_50_BANK2 ; 12.205 ; 12.133 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[0]    ; OSC_50_BANK2 ; 12.205 ; 12.133 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[1]    ; OSC_50_BANK2 ; 12.193 ; 12.121 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[2]    ; OSC_50_BANK2 ; 12.200 ; 12.129 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cas_n     ; OSC_50_BANK2 ; 12.253 ; 12.185 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cke[*]    ; OSC_50_BANK2 ; 12.268 ; 12.200 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_cke[0]   ; OSC_50_BANK2 ; 12.268 ; 12.200 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cs_n[*]   ; OSC_50_BANK2 ; 12.187 ; 12.116 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_cs_n[0]  ; OSC_50_BANK2 ; 12.187 ; 12.116 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_odt[*]    ; OSC_50_BANK2 ; 12.188 ; 12.116 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_odt[0]   ; OSC_50_BANK2 ; 12.188 ; 12.116 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_ras_n     ; OSC_50_BANK2 ; 12.208 ; 12.136 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_we_n      ; OSC_50_BANK2 ; 12.253 ; 12.187 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; DVI_TX_CLK        ; OSC_50_BANK2 ; 6.579  ;        ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_D[*]       ; OSC_50_BANK2 ; 18.841 ; 18.518 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[0]      ; OSC_50_BANK2 ; 16.630 ; 16.474 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[1]      ; OSC_50_BANK2 ; 18.841 ; 18.518 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[2]      ; OSC_50_BANK2 ; 13.871 ; 13.592 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[3]      ; OSC_50_BANK2 ; 16.053 ; 15.994 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[4]      ; OSC_50_BANK2 ; 16.034 ; 15.730 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[5]      ; OSC_50_BANK2 ; 16.482 ; 16.170 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[6]      ; OSC_50_BANK2 ; 16.602 ; 16.356 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[7]      ; OSC_50_BANK2 ; 17.059 ; 16.679 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[8]      ; OSC_50_BANK2 ; 16.390 ; 16.240 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[9]      ; OSC_50_BANK2 ; 16.727 ; 16.585 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[10]     ; OSC_50_BANK2 ; 16.575 ; 16.237 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[11]     ; OSC_50_BANK2 ; 17.362 ; 17.063 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[12]     ; OSC_50_BANK2 ; 16.198 ; 15.943 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[13]     ; OSC_50_BANK2 ; 15.636 ; 15.571 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[14]     ; OSC_50_BANK2 ; 14.240 ; 14.037 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[15]     ; OSC_50_BANK2 ; 16.839 ; 16.530 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[16]     ; OSC_50_BANK2 ; 18.289 ; 17.856 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[17]     ; OSC_50_BANK2 ; 16.097 ; 15.927 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[18]     ; OSC_50_BANK2 ; 16.499 ; 16.318 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[19]     ; OSC_50_BANK2 ; 16.385 ; 16.006 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[20]     ; OSC_50_BANK2 ; 16.883 ; 16.684 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[21]     ; OSC_50_BANK2 ; 17.054 ; 16.835 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[22]     ; OSC_50_BANK2 ; 17.870 ; 17.590 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[23]     ; OSC_50_BANK2 ; 17.862 ; 17.562 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_DE         ; OSC_50_BANK2 ; 10.159 ; 10.060 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_HS         ; OSC_50_BANK2 ; 9.469  ; 9.662  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_VS         ; OSC_50_BANK2 ; 11.537 ; 11.795 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_CLK        ; OSC_50_BANK2 ;        ; 6.583  ; Fall       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
+-------------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                ;
+-------------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port         ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                            ;
+-------------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SEG0_D[*]         ; D5M_PIXLCLK  ; 10.780 ; 10.454 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[0]        ; D5M_PIXLCLK  ; 10.780 ; 10.454 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[1]        ; D5M_PIXLCLK  ; 12.054 ; 11.688 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[2]        ; D5M_PIXLCLK  ; 13.542 ; 13.189 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[3]        ; D5M_PIXLCLK  ; 12.919 ; 12.543 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[4]        ; D5M_PIXLCLK  ; 14.993 ; 14.536 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[5]        ; D5M_PIXLCLK  ; 10.790 ; 10.483 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[6]        ; D5M_PIXLCLK  ; 14.422 ; 14.856 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
; SEG1_D[*]         ; D5M_PIXLCLK  ; 11.800 ; 12.140 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[0]        ; D5M_PIXLCLK  ; 16.605 ; 16.050 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[1]        ; D5M_PIXLCLK  ; 15.328 ; 14.870 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[2]        ; D5M_PIXLCLK  ; 13.027 ; 12.680 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[3]        ; D5M_PIXLCLK  ; 17.127 ; 16.669 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[4]        ; D5M_PIXLCLK  ; 16.316 ; 15.803 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[5]        ; D5M_PIXLCLK  ; 15.867 ; 15.412 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[6]        ; D5M_PIXLCLK  ; 11.800 ; 12.140 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
; D5M_ESETn         ; OSC_50_BANK2 ; 7.477  ; 7.456  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; D5M_SCLK          ; OSC_50_BANK2 ; 12.051 ; 11.809 ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; MAX_I2C_SCLK      ; OSC_50_BANK2 ; 7.447  ; 7.462  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; MAX_I2C_SDAT      ; OSC_50_BANK2 ; 6.431  ; 6.419  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; D5M_XCLKIN        ; OSC_50_BANK2 ; 5.952  ;        ; Rise       ; sys_pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                   ;
; D5M_XCLKIN        ; OSC_50_BANK2 ;        ; 5.919  ; Fall       ; sys_pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                   ;
; M1_DDR2_clk[*]    ; OSC_50_BANK2 ; 8.622  ; 8.633  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk[0]   ; OSC_50_BANK2 ; 8.625  ; 8.636  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk[1]   ; OSC_50_BANK2 ; 8.622  ; 8.633  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_clk_n[*]  ; OSC_50_BANK2 ; 8.579  ; 8.632  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk_n[0] ; OSC_50_BANK2 ; 8.592  ; 8.645  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk_n[1] ; OSC_50_BANK2 ; 8.579  ; 8.632  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqs[*]    ; OSC_50_BANK2 ; 8.590  ; 8.600  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]   ; OSC_50_BANK2 ; 8.590  ; 8.600  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]   ; OSC_50_BANK2 ; 8.621  ; 8.631  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]   ; OSC_50_BANK2 ; 8.610  ; 8.621  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]   ; OSC_50_BANK2 ; 8.634  ; 8.645  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]   ; OSC_50_BANK2 ; 8.629  ; 8.640  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]   ; OSC_50_BANK2 ; 8.631  ; 8.642  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]   ; OSC_50_BANK2 ; 8.592  ; 8.602  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]   ; OSC_50_BANK2 ; 8.613  ; 8.624  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]   ; OSC_50_BANK2 ; 8.557  ; 8.609  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0]  ; OSC_50_BANK2 ; 8.557  ; 8.609  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1]  ; OSC_50_BANK2 ; 8.588  ; 8.640  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2]  ; OSC_50_BANK2 ; 8.587  ; 8.640  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3]  ; OSC_50_BANK2 ; 8.601  ; 8.654  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4]  ; OSC_50_BANK2 ; 8.586  ; 8.639  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5]  ; OSC_50_BANK2 ; 8.598  ; 8.651  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6]  ; OSC_50_BANK2 ; 8.559  ; 8.611  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7]  ; OSC_50_BANK2 ; 8.580  ; 8.633  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_clk[*]    ; OSC_50_BANK2 ; 8.633  ; 8.632  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk[0]   ; OSC_50_BANK2 ; 8.635  ; 8.634  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk[1]   ; OSC_50_BANK2 ; 8.633  ; 8.632  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_clk_n[*]  ; OSC_50_BANK2 ; 8.578  ; 8.643  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk_n[0] ; OSC_50_BANK2 ; 8.590  ; 8.655  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk_n[1] ; OSC_50_BANK2 ; 8.578  ; 8.643  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqs[*]    ; OSC_50_BANK2 ; 8.602  ; 8.600  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]   ; OSC_50_BANK2 ; 8.602  ; 8.600  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]   ; OSC_50_BANK2 ; 8.633  ; 8.631  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]   ; OSC_50_BANK2 ; 8.622  ; 8.621  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]   ; OSC_50_BANK2 ; 8.646  ; 8.645  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]   ; OSC_50_BANK2 ; 8.642  ; 8.641  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]   ; OSC_50_BANK2 ; 8.643  ; 8.642  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]   ; OSC_50_BANK2 ; 8.605  ; 8.603  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]   ; OSC_50_BANK2 ; 8.625  ; 8.624  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]   ; OSC_50_BANK2 ; 8.557  ; 8.621  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0]  ; OSC_50_BANK2 ; 8.557  ; 8.621  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1]  ; OSC_50_BANK2 ; 8.588  ; 8.652  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2]  ; OSC_50_BANK2 ; 8.587  ; 8.652  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3]  ; OSC_50_BANK2 ; 8.601  ; 8.666  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4]  ; OSC_50_BANK2 ; 8.587  ; 8.652  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5]  ; OSC_50_BANK2 ; 8.598  ; 8.663  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6]  ; OSC_50_BANK2 ; 8.560  ; 8.624  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7]  ; OSC_50_BANK2 ; 8.580  ; 8.645  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dm[*]     ; OSC_50_BANK2 ; 7.966  ; 7.909  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[0]    ; OSC_50_BANK2 ; 8.019  ; 7.962  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[1]    ; OSC_50_BANK2 ; 8.069  ; 8.017  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[2]    ; OSC_50_BANK2 ; 8.010  ; 7.958  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[3]    ; OSC_50_BANK2 ; 8.022  ; 7.965  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[4]    ; OSC_50_BANK2 ; 8.013  ; 7.961  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[5]    ; OSC_50_BANK2 ; 8.004  ; 7.947  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[6]    ; OSC_50_BANK2 ; 8.015  ; 7.958  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[7]    ; OSC_50_BANK2 ; 7.966  ; 7.909  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; M1_DDR2_dq[*]     ; OSC_50_BANK2 ; 7.940  ; 7.883  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[0]    ; OSC_50_BANK2 ; 8.031  ; 7.978  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[1]    ; OSC_50_BANK2 ; 8.019  ; 7.962  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[2]    ; OSC_50_BANK2 ; 8.019  ; 7.967  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[3]    ; OSC_50_BANK2 ; 8.018  ; 7.965  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[4]    ; OSC_50_BANK2 ; 8.051  ; 7.994  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[5]    ; OSC_50_BANK2 ; 8.051  ; 7.994  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[6]    ; OSC_50_BANK2 ; 8.018  ; 7.961  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[7]    ; OSC_50_BANK2 ; 8.028  ; 7.971  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[8]    ; OSC_50_BANK2 ; 8.020  ; 7.963  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[9]    ; OSC_50_BANK2 ; 8.068  ; 8.015  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[10]   ; OSC_50_BANK2 ; 8.058  ; 8.001  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[11]   ; OSC_50_BANK2 ; 8.058  ; 8.001  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[12]   ; OSC_50_BANK2 ; 8.017  ; 7.960  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[13]   ; OSC_50_BANK2 ; 8.017  ; 7.960  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[14]   ; OSC_50_BANK2 ; 8.020  ; 7.963  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[15]   ; OSC_50_BANK2 ; 8.017  ; 7.964  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[16]   ; OSC_50_BANK2 ; 7.973  ; 7.916  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[17]   ; OSC_50_BANK2 ; 7.999  ; 7.942  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[18]   ; OSC_50_BANK2 ; 7.950  ; 7.893  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[19]   ; OSC_50_BANK2 ; 7.963  ; 7.910  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[20]   ; OSC_50_BANK2 ; 7.963  ; 7.906  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[21]   ; OSC_50_BANK2 ; 7.999  ; 7.942  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[22]   ; OSC_50_BANK2 ; 8.009  ; 7.956  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[23]   ; OSC_50_BANK2 ; 7.940  ; 7.883  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[24]   ; OSC_50_BANK2 ; 7.999  ; 7.942  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[25]   ; OSC_50_BANK2 ; 8.009  ; 7.956  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[26]   ; OSC_50_BANK2 ; 8.032  ; 7.979  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[27]   ; OSC_50_BANK2 ; 8.042  ; 7.985  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[28]   ; OSC_50_BANK2 ; 7.989  ; 7.932  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[29]   ; OSC_50_BANK2 ; 8.010  ; 7.958  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[30]   ; OSC_50_BANK2 ; 8.024  ; 7.967  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[31]   ; OSC_50_BANK2 ; 8.034  ; 7.977  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[32]   ; OSC_50_BANK2 ; 8.012  ; 7.959  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[33]   ; OSC_50_BANK2 ; 8.022  ; 7.965  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[34]   ; OSC_50_BANK2 ; 7.994  ; 7.937  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[35]   ; OSC_50_BANK2 ; 8.012  ; 7.955  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[36]   ; OSC_50_BANK2 ; 7.994  ; 7.937  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[37]   ; OSC_50_BANK2 ; 7.997  ; 7.940  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[38]   ; OSC_50_BANK2 ; 8.004  ; 7.951  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[39]   ; OSC_50_BANK2 ; 8.027  ; 7.970  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[40]   ; OSC_50_BANK2 ; 8.012  ; 7.960  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[41]   ; OSC_50_BANK2 ; 8.001  ; 7.944  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[42]   ; OSC_50_BANK2 ; 8.020  ; 7.967  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[43]   ; OSC_50_BANK2 ; 8.024  ; 7.967  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[44]   ; OSC_50_BANK2 ; 8.001  ; 7.944  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[45]   ; OSC_50_BANK2 ; 8.011  ; 7.958  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[46]   ; OSC_50_BANK2 ; 8.020  ; 7.963  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[47]   ; OSC_50_BANK2 ; 8.020  ; 7.963  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[48]   ; OSC_50_BANK2 ; 8.014  ; 7.957  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[49]   ; OSC_50_BANK2 ; 8.014  ; 7.957  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[50]   ; OSC_50_BANK2 ; 8.015  ; 7.958  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[51]   ; OSC_50_BANK2 ; 7.991  ; 7.934  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[52]   ; OSC_50_BANK2 ; 8.026  ; 7.974  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[53]   ; OSC_50_BANK2 ; 8.025  ; 7.972  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[54]   ; OSC_50_BANK2 ; 8.001  ; 7.948  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[55]   ; OSC_50_BANK2 ; 7.991  ; 7.934  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[56]   ; OSC_50_BANK2 ; 7.973  ; 7.916  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[57]   ; OSC_50_BANK2 ; 7.973  ; 7.916  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[58]   ; OSC_50_BANK2 ; 7.966  ; 7.909  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[59]   ; OSC_50_BANK2 ; 7.970  ; 7.913  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[60]   ; OSC_50_BANK2 ; 7.984  ; 7.932  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[61]   ; OSC_50_BANK2 ; 7.983  ; 7.930  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[62]   ; OSC_50_BANK2 ; 7.970  ; 7.913  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[63]   ; OSC_50_BANK2 ; 7.970  ; 7.917  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; M1_DDR2_dm[*]     ; OSC_50_BANK2 ; 7.980  ; 7.911  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[0]    ; OSC_50_BANK2 ; 8.034  ; 7.965  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[1]    ; OSC_50_BANK2 ; 8.085  ; 8.021  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[2]    ; OSC_50_BANK2 ; 8.027  ; 7.963  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[3]    ; OSC_50_BANK2 ; 8.037  ; 7.968  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[4]    ; OSC_50_BANK2 ; 8.027  ; 7.963  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[5]    ; OSC_50_BANK2 ; 8.018  ; 7.949  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[6]    ; OSC_50_BANK2 ; 8.031  ; 7.962  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[7]    ; OSC_50_BANK2 ; 7.980  ; 7.911  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; M1_DDR2_dq[*]     ; OSC_50_BANK2 ; 7.954  ; 7.885  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[0]    ; OSC_50_BANK2 ; 8.046  ; 7.981  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[1]    ; OSC_50_BANK2 ; 8.034  ; 7.965  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[2]    ; OSC_50_BANK2 ; 8.036  ; 7.972  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[3]    ; OSC_50_BANK2 ; 8.035  ; 7.970  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[4]    ; OSC_50_BANK2 ; 8.066  ; 7.997  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[5]    ; OSC_50_BANK2 ; 8.066  ; 7.997  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[6]    ; OSC_50_BANK2 ; 8.035  ; 7.966  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[7]    ; OSC_50_BANK2 ; 8.045  ; 7.976  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[8]    ; OSC_50_BANK2 ; 8.034  ; 7.965  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[9]    ; OSC_50_BANK2 ; 8.084  ; 8.019  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[10]   ; OSC_50_BANK2 ; 8.074  ; 8.005  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[11]   ; OSC_50_BANK2 ; 8.074  ; 8.005  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[12]   ; OSC_50_BANK2 ; 8.032  ; 7.963  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[13]   ; OSC_50_BANK2 ; 8.032  ; 7.963  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[14]   ; OSC_50_BANK2 ; 8.034  ; 7.965  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[15]   ; OSC_50_BANK2 ; 8.032  ; 7.967  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[16]   ; OSC_50_BANK2 ; 7.989  ; 7.920  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[17]   ; OSC_50_BANK2 ; 8.016  ; 7.947  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[18]   ; OSC_50_BANK2 ; 7.964  ; 7.895  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[19]   ; OSC_50_BANK2 ; 7.979  ; 7.914  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[20]   ; OSC_50_BANK2 ; 7.979  ; 7.910  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[21]   ; OSC_50_BANK2 ; 8.016  ; 7.947  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[22]   ; OSC_50_BANK2 ; 8.026  ; 7.961  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[23]   ; OSC_50_BANK2 ; 7.954  ; 7.885  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[24]   ; OSC_50_BANK2 ; 8.015  ; 7.946  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[25]   ; OSC_50_BANK2 ; 8.025  ; 7.960  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[26]   ; OSC_50_BANK2 ; 8.047  ; 7.982  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[27]   ; OSC_50_BANK2 ; 8.057  ; 7.988  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[28]   ; OSC_50_BANK2 ; 8.005  ; 7.936  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[29]   ; OSC_50_BANK2 ; 8.026  ; 7.962  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[30]   ; OSC_50_BANK2 ; 8.038  ; 7.969  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[31]   ; OSC_50_BANK2 ; 8.048  ; 7.979  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[32]   ; OSC_50_BANK2 ; 8.026  ; 7.961  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[33]   ; OSC_50_BANK2 ; 8.036  ; 7.967  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[34]   ; OSC_50_BANK2 ; 8.009  ; 7.940  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[35]   ; OSC_50_BANK2 ; 8.026  ; 7.957  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[36]   ; OSC_50_BANK2 ; 8.009  ; 7.940  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[37]   ; OSC_50_BANK2 ; 8.009  ; 7.940  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[38]   ; OSC_50_BANK2 ; 8.019  ; 7.954  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[39]   ; OSC_50_BANK2 ; 8.039  ; 7.970  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[40]   ; OSC_50_BANK2 ; 8.028  ; 7.964  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[41]   ; OSC_50_BANK2 ; 8.017  ; 7.948  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[42]   ; OSC_50_BANK2 ; 8.035  ; 7.970  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[43]   ; OSC_50_BANK2 ; 8.038  ; 7.969  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[44]   ; OSC_50_BANK2 ; 8.017  ; 7.948  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[45]   ; OSC_50_BANK2 ; 8.027  ; 7.962  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[46]   ; OSC_50_BANK2 ; 8.035  ; 7.966  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[47]   ; OSC_50_BANK2 ; 8.035  ; 7.966  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[48]   ; OSC_50_BANK2 ; 8.028  ; 7.959  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[49]   ; OSC_50_BANK2 ; 8.028  ; 7.959  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[50]   ; OSC_50_BANK2 ; 8.031  ; 7.962  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[51]   ; OSC_50_BANK2 ; 8.006  ; 7.937  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[52]   ; OSC_50_BANK2 ; 8.042  ; 7.978  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[53]   ; OSC_50_BANK2 ; 8.041  ; 7.976  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[54]   ; OSC_50_BANK2 ; 8.016  ; 7.951  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[55]   ; OSC_50_BANK2 ; 8.006  ; 7.937  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[56]   ; OSC_50_BANK2 ; 7.989  ; 7.920  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[57]   ; OSC_50_BANK2 ; 7.989  ; 7.920  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[58]   ; OSC_50_BANK2 ; 7.980  ; 7.911  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[59]   ; OSC_50_BANK2 ; 7.985  ; 7.916  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[60]   ; OSC_50_BANK2 ; 8.000  ; 7.936  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[61]   ; OSC_50_BANK2 ; 7.999  ; 7.934  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[62]   ; OSC_50_BANK2 ; 7.985  ; 7.916  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[63]   ; OSC_50_BANK2 ; 7.985  ; 7.920  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; M1_DDR2_addr[*]   ; OSC_50_BANK2 ; 11.886 ; 11.827 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[0]  ; OSC_50_BANK2 ; 11.970 ; 11.914 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[1]  ; OSC_50_BANK2 ; 11.886 ; 11.827 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[2]  ; OSC_50_BANK2 ; 11.980 ; 11.926 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[3]  ; OSC_50_BANK2 ; 11.945 ; 11.889 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[4]  ; OSC_50_BANK2 ; 11.935 ; 11.881 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[5]  ; OSC_50_BANK2 ; 11.937 ; 11.883 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[6]  ; OSC_50_BANK2 ; 11.968 ; 11.914 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[7]  ; OSC_50_BANK2 ; 11.968 ; 11.912 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[8]  ; OSC_50_BANK2 ; 11.900 ; 11.841 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[9]  ; OSC_50_BANK2 ; 11.897 ; 11.837 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[10] ; OSC_50_BANK2 ; 11.937 ; 11.881 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[11] ; OSC_50_BANK2 ; 11.966 ; 11.912 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[12] ; OSC_50_BANK2 ; 11.887 ; 11.827 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[13] ; OSC_50_BANK2 ; 11.899 ; 11.840 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_ba[*]     ; OSC_50_BANK2 ; 11.893 ; 11.833 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[0]    ; OSC_50_BANK2 ; 11.901 ; 11.841 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[1]    ; OSC_50_BANK2 ; 11.893 ; 11.833 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[2]    ; OSC_50_BANK2 ; 11.896 ; 11.837 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cas_n     ; OSC_50_BANK2 ; 11.949 ; 11.893 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cke[*]    ; OSC_50_BANK2 ; 11.966 ; 11.910 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_cke[0]   ; OSC_50_BANK2 ; 11.966 ; 11.910 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cs_n[*]   ; OSC_50_BANK2 ; 11.887 ; 11.828 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_cs_n[0]  ; OSC_50_BANK2 ; 11.887 ; 11.828 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_odt[*]    ; OSC_50_BANK2 ; 11.890 ; 11.830 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_odt[0]   ; OSC_50_BANK2 ; 11.890 ; 11.830 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_ras_n     ; OSC_50_BANK2 ; 11.908 ; 11.848 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_we_n      ; OSC_50_BANK2 ; 11.949 ; 11.895 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_addr[*]   ; OSC_50_BANK2 ; 11.900 ; 11.829 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[0]  ; OSC_50_BANK2 ; 11.982 ; 11.914 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[1]  ; OSC_50_BANK2 ; 11.900 ; 11.829 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[2]  ; OSC_50_BANK2 ; 11.992 ; 11.926 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[3]  ; OSC_50_BANK2 ; 11.961 ; 11.893 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[4]  ; OSC_50_BANK2 ; 11.951 ; 11.885 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[5]  ; OSC_50_BANK2 ; 11.951 ; 11.885 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[6]  ; OSC_50_BANK2 ; 11.982 ; 11.916 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[7]  ; OSC_50_BANK2 ; 11.982 ; 11.914 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[8]  ; OSC_50_BANK2 ; 11.916 ; 11.845 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[9]  ; OSC_50_BANK2 ; 11.913 ; 11.841 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[10] ; OSC_50_BANK2 ; 11.951 ; 11.883 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[11] ; OSC_50_BANK2 ; 11.981 ; 11.915 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[12] ; OSC_50_BANK2 ; 11.901 ; 11.829 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[13] ; OSC_50_BANK2 ; 11.911 ; 11.840 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_ba[*]     ; OSC_50_BANK2 ; 11.907 ; 11.835 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[0]    ; OSC_50_BANK2 ; 11.917 ; 11.845 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[1]    ; OSC_50_BANK2 ; 11.907 ; 11.835 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[2]    ; OSC_50_BANK2 ; 11.912 ; 11.841 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cas_n     ; OSC_50_BANK2 ; 11.965 ; 11.897 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cke[*]    ; OSC_50_BANK2 ; 11.981 ; 11.913 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_cke[0]   ; OSC_50_BANK2 ; 11.981 ; 11.913 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cs_n[*]   ; OSC_50_BANK2 ; 11.900 ; 11.829 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_cs_n[0]  ; OSC_50_BANK2 ; 11.900 ; 11.829 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_odt[*]    ; OSC_50_BANK2 ; 11.902 ; 11.830 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_odt[0]   ; OSC_50_BANK2 ; 11.902 ; 11.830 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_ras_n     ; OSC_50_BANK2 ; 11.921 ; 11.849 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_we_n      ; OSC_50_BANK2 ; 11.965 ; 11.899 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; DVI_TX_CLK        ; OSC_50_BANK2 ; 5.969  ;        ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_D[*]       ; OSC_50_BANK2 ; 8.347  ; 8.257  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[0]      ; OSC_50_BANK2 ; 9.647  ; 9.495  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[1]      ; OSC_50_BANK2 ; 11.911 ; 11.594 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[2]      ; OSC_50_BANK2 ; 9.681  ; 9.427  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[3]      ; OSC_50_BANK2 ; 9.481  ; 9.332  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[4]      ; OSC_50_BANK2 ; 9.252  ; 9.077  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[5]      ; OSC_50_BANK2 ; 9.297  ; 9.085  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[6]      ; OSC_50_BANK2 ; 9.587  ; 9.457  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[7]      ; OSC_50_BANK2 ; 9.686  ; 9.439  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[8]      ; OSC_50_BANK2 ; 9.105  ; 8.963  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[9]      ; OSC_50_BANK2 ; 8.829  ; 8.704  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[10]     ; OSC_50_BANK2 ; 9.266  ; 9.065  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[11]     ; OSC_50_BANK2 ; 9.434  ; 9.244  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[12]     ; OSC_50_BANK2 ; 8.569  ; 8.418  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[13]     ; OSC_50_BANK2 ; 8.347  ; 8.257  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[14]     ; OSC_50_BANK2 ; 9.345  ; 9.178  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[15]     ; OSC_50_BANK2 ; 9.181  ; 9.050  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[16]     ; OSC_50_BANK2 ; 10.929 ; 10.660 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[17]     ; OSC_50_BANK2 ; 9.381  ; 9.239  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[18]     ; OSC_50_BANK2 ; 10.584 ; 10.337 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[19]     ; OSC_50_BANK2 ; 9.369  ; 9.170  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[20]     ; OSC_50_BANK2 ; 9.834  ; 9.593  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[21]     ; OSC_50_BANK2 ; 9.940  ; 9.687  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[22]     ; OSC_50_BANK2 ; 10.057 ; 9.868  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[23]     ; OSC_50_BANK2 ; 10.109 ; 9.902  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_DE         ; OSC_50_BANK2 ; 9.293  ; 9.204  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_HS         ; OSC_50_BANK2 ; 8.651  ; 8.835  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_VS         ; OSC_50_BANK2 ; 10.576 ; 10.821 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_CLK        ; OSC_50_BANK2 ;        ; 5.978  ; Fall       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
+-------------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Propagation Delay                                             ;
+------------+--------------+--------+--------+--------+--------+
; Input Port ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+------------+--------------+--------+--------+--------+--------+
; SW[0]      ; DVI_TX_D[0]  ; 13.567 ; 13.486 ; 13.469 ; 13.400 ;
; SW[0]      ; DVI_TX_D[1]  ; 15.783 ; 15.532 ; 15.676 ; 15.437 ;
; SW[0]      ; DVI_TX_D[2]  ; 13.243 ; 13.024 ; 13.120 ; 12.933 ;
; SW[0]      ; DVI_TX_D[3]  ; 13.180 ; 13.102 ; 13.073 ; 13.008 ;
; SW[0]      ; DVI_TX_D[4]  ; 12.982 ; 12.842 ; 12.865 ; 12.757 ;
; SW[0]      ; DVI_TX_D[5]  ; 13.119 ; 12.975 ; 13.009 ; 12.877 ;
; SW[0]      ; DVI_TX_D[6]  ; 13.230 ; 13.166 ; 13.120 ; 13.069 ;
; SW[0]      ; DVI_TX_D[7]  ; 13.556 ; 13.355 ; 13.448 ; 13.260 ;
; SW[0]      ; DVI_TX_D[8]  ; 12.833 ; 12.695 ; 12.764 ; 12.636 ;
; SW[0]      ; DVI_TX_D[9]  ; 12.713 ; 12.603 ; 12.644 ; 12.543 ;
; SW[0]      ; DVI_TX_D[10] ; 13.161 ; 13.015 ; 13.065 ; 12.932 ;
; SW[0]      ; DVI_TX_D[11] ; 12.973 ; 12.786 ; 12.914 ; 12.729 ;
; SW[0]      ; DVI_TX_D[12] ; 12.331 ; 12.158 ; 12.237 ; 12.105 ;
; SW[0]      ; DVI_TX_D[13] ; 12.029 ; 11.949 ; 11.958 ; 11.888 ;
; SW[0]      ; DVI_TX_D[14] ; 13.134 ; 12.978 ; 13.063 ; 12.916 ;
; SW[0]      ; DVI_TX_D[15] ; 12.890 ; 12.754 ; 12.819 ; 12.692 ;
; SW[0]      ; DVI_TX_D[16] ; 14.830 ; 14.529 ; 14.733 ; 14.473 ;
; SW[0]      ; DVI_TX_D[17] ; 13.213 ; 13.132 ; 13.113 ; 13.045 ;
; SW[0]      ; DVI_TX_D[18] ; 14.449 ; 14.276 ; 14.349 ; 14.188 ;
; SW[0]      ; DVI_TX_D[19] ; 13.199 ; 13.058 ; 13.100 ; 12.972 ;
; SW[0]      ; DVI_TX_D[20] ; 13.476 ; 13.327 ; 13.368 ; 13.231 ;
; SW[0]      ; DVI_TX_D[21] ; 13.767 ; 13.592 ; 13.671 ; 13.508 ;
; SW[0]      ; DVI_TX_D[22] ; 14.034 ; 13.853 ; 13.948 ; 13.782 ;
; SW[0]      ; DVI_TX_D[23] ; 13.970 ; 13.765 ; 13.878 ; 13.690 ;
+------------+--------------+--------+--------+--------+--------+


+---------------------------------------------------------------+
; Minimum Propagation Delay                                     ;
+------------+--------------+--------+--------+--------+--------+
; Input Port ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+------------+--------------+--------+--------+--------+--------+
; SW[0]      ; DVI_TX_D[0]  ; 12.829 ; 12.757 ; 12.744 ; 12.682 ;
; SW[0]      ; DVI_TX_D[1]  ; 14.893 ; 14.663 ; 14.799 ; 14.579 ;
; SW[0]      ; DVI_TX_D[2]  ; 12.506 ; 12.318 ; 12.403 ; 12.224 ;
; SW[0]      ; DVI_TX_D[3]  ; 12.474 ; 12.405 ; 12.380 ; 12.323 ;
; SW[0]      ; DVI_TX_D[4]  ; 12.263 ; 12.149 ; 12.165 ; 12.060 ;
; SW[0]      ; DVI_TX_D[5]  ; 12.417 ; 12.286 ; 12.321 ; 12.200 ;
; SW[0]      ; DVI_TX_D[6]  ; 12.514 ; 12.458 ; 12.418 ; 12.374 ;
; SW[0]      ; DVI_TX_D[7]  ; 12.820 ; 12.637 ; 12.725 ; 12.554 ;
; SW[0]      ; DVI_TX_D[8]  ; 12.150 ; 12.025 ; 12.091 ; 11.976 ;
; SW[0]      ; DVI_TX_D[9]  ; 12.041 ; 11.942 ; 11.982 ; 11.891 ;
; SW[0]      ; DVI_TX_D[10] ; 12.451 ; 12.319 ; 12.367 ; 12.247 ;
; SW[0]      ; DVI_TX_D[11] ; 12.282 ; 12.111 ; 12.233 ; 12.064 ;
; SW[0]      ; DVI_TX_D[12] ; 11.685 ; 11.527 ; 11.604 ; 11.483 ;
; SW[0]      ; DVI_TX_D[13] ; 11.400 ; 11.328 ; 11.339 ; 11.277 ;
; SW[0]      ; DVI_TX_D[14] ; 12.428 ; 12.286 ; 12.367 ; 12.233 ;
; SW[0]      ; DVI_TX_D[15] ; 12.199 ; 12.075 ; 12.139 ; 12.023 ;
; SW[0]      ; DVI_TX_D[16] ; 14.007 ; 13.730 ; 13.924 ; 13.684 ;
; SW[0]      ; DVI_TX_D[17] ; 12.504 ; 12.432 ; 12.418 ; 12.358 ;
; SW[0]      ; DVI_TX_D[18] ; 13.653 ; 13.495 ; 13.567 ; 13.419 ;
; SW[0]      ; DVI_TX_D[19] ; 12.490 ; 12.362 ; 12.404 ; 12.288 ;
; SW[0]      ; DVI_TX_D[20] ; 12.749 ; 12.613 ; 12.654 ; 12.528 ;
; SW[0]      ; DVI_TX_D[21] ; 13.018 ; 12.858 ; 12.934 ; 12.784 ;
; SW[0]      ; DVI_TX_D[22] ; 13.272 ; 13.105 ; 13.197 ; 13.044 ;
; SW[0]      ; DVI_TX_D[23] ; 13.211 ; 13.022 ; 13.132 ; 12.959 ;
+------------+--------------+--------+--------+--------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                                                       ;
+------------------+--------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                                            ;
+------------------+--------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; M1_DDR2_dqs[*]   ; OSC_50_BANK2 ; 8.769 ; 8.767 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]  ; OSC_50_BANK2 ; 8.769 ; 8.767 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]  ; OSC_50_BANK2 ; 8.811 ; 8.809 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]  ; OSC_50_BANK2 ; 8.810 ; 8.808 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]  ; OSC_50_BANK2 ; 8.865 ; 8.863 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]  ; OSC_50_BANK2 ; 8.860 ; 8.858 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]  ; OSC_50_BANK2 ; 8.842 ; 8.840 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]  ; OSC_50_BANK2 ; 8.771 ; 8.769 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]  ; OSC_50_BANK2 ; 8.823 ; 8.821 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]  ; OSC_50_BANK2 ; 8.769 ; 8.767 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0] ; OSC_50_BANK2 ; 8.769 ; 8.767 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1] ; OSC_50_BANK2 ; 8.811 ; 8.809 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2] ; OSC_50_BANK2 ; 8.810 ; 8.808 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3] ; OSC_50_BANK2 ; 8.865 ; 8.863 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4] ; OSC_50_BANK2 ; 8.860 ; 8.858 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5] ; OSC_50_BANK2 ; 8.842 ; 8.840 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6] ; OSC_50_BANK2 ; 8.771 ; 8.769 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7] ; OSC_50_BANK2 ; 8.823 ; 8.821 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqs[*]   ; OSC_50_BANK2 ; 8.799 ; 8.797 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]  ; OSC_50_BANK2 ; 8.799 ; 8.797 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]  ; OSC_50_BANK2 ; 8.841 ; 8.839 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]  ; OSC_50_BANK2 ; 8.840 ; 8.838 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]  ; OSC_50_BANK2 ; 8.895 ; 8.893 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]  ; OSC_50_BANK2 ; 8.891 ; 8.889 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]  ; OSC_50_BANK2 ; 8.872 ; 8.870 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]  ; OSC_50_BANK2 ; 8.801 ; 8.799 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]  ; OSC_50_BANK2 ; 8.853 ; 8.851 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]  ; OSC_50_BANK2 ; 8.799 ; 8.797 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0] ; OSC_50_BANK2 ; 8.799 ; 8.797 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1] ; OSC_50_BANK2 ; 8.841 ; 8.839 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2] ; OSC_50_BANK2 ; 8.840 ; 8.838 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3] ; OSC_50_BANK2 ; 8.895 ; 8.893 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4] ; OSC_50_BANK2 ; 8.891 ; 8.889 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5] ; OSC_50_BANK2 ; 8.872 ; 8.870 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6] ; OSC_50_BANK2 ; 8.801 ; 8.799 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7] ; OSC_50_BANK2 ; 8.853 ; 8.851 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dq[*]    ; OSC_50_BANK2 ; 8.168 ; 8.103 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[0]   ; OSC_50_BANK2 ; 8.237 ; 8.173 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[1]   ; OSC_50_BANK2 ; 8.178 ; 8.112 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[2]   ; OSC_50_BANK2 ; 8.234 ; 8.171 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[3]   ; OSC_50_BANK2 ; 8.234 ; 8.170 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[4]   ; OSC_50_BANK2 ; 8.192 ; 8.126 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[5]   ; OSC_50_BANK2 ; 8.191 ; 8.126 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[6]   ; OSC_50_BANK2 ; 8.189 ; 8.123 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[7]   ; OSC_50_BANK2 ; 8.188 ; 8.123 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[8]   ; OSC_50_BANK2 ; 8.220 ; 8.154 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[9]   ; OSC_50_BANK2 ; 8.285 ; 8.221 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[10]  ; OSC_50_BANK2 ; 8.239 ; 8.174 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[11]  ; OSC_50_BANK2 ; 8.240 ; 8.174 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[12]  ; OSC_50_BANK2 ; 8.228 ; 8.162 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[13]  ; OSC_50_BANK2 ; 8.227 ; 8.162 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[14]  ; OSC_50_BANK2 ; 8.219 ; 8.154 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[15]  ; OSC_50_BANK2 ; 8.273 ; 8.209 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[16]  ; OSC_50_BANK2 ; 8.183 ; 8.117 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[17]  ; OSC_50_BANK2 ; 8.199 ; 8.134 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[18]  ; OSC_50_BANK2 ; 8.168 ; 8.103 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[19]  ; OSC_50_BANK2 ; 8.228 ; 8.164 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[20]  ; OSC_50_BANK2 ; 8.182 ; 8.117 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[21]  ; OSC_50_BANK2 ; 8.200 ; 8.134 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[22]  ; OSC_50_BANK2 ; 8.245 ; 8.181 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[23]  ; OSC_50_BANK2 ; 8.169 ; 8.103 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[24]  ; OSC_50_BANK2 ; 8.219 ; 8.154 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[25]  ; OSC_50_BANK2 ; 8.265 ; 8.201 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[26]  ; OSC_50_BANK2 ; 8.278 ; 8.214 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[27]  ; OSC_50_BANK2 ; 8.232 ; 8.167 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[28]  ; OSC_50_BANK2 ; 8.220 ; 8.154 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[29]  ; OSC_50_BANK2 ; 8.265 ; 8.202 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[30]  ; OSC_50_BANK2 ; 8.223 ; 8.158 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[31]  ; OSC_50_BANK2 ; 8.224 ; 8.158 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[32]  ; OSC_50_BANK2 ; 8.279 ; 8.215 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[33]  ; OSC_50_BANK2 ; 8.234 ; 8.168 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[34]  ; OSC_50_BANK2 ; 8.203 ; 8.138 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[35]  ; OSC_50_BANK2 ; 8.233 ; 8.168 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[36]  ; OSC_50_BANK2 ; 8.204 ; 8.138 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[37]  ; OSC_50_BANK2 ; 8.216 ; 8.151 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[38]  ; OSC_50_BANK2 ; 8.249 ; 8.185 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[39]  ; OSC_50_BANK2 ; 8.217 ; 8.151 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[40]  ; OSC_50_BANK2 ; 8.257 ; 8.194 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[41]  ; OSC_50_BANK2 ; 8.211 ; 8.146 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[42]  ; OSC_50_BANK2 ; 8.245 ; 8.181 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[43]  ; OSC_50_BANK2 ; 8.192 ; 8.127 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[44]  ; OSC_50_BANK2 ; 8.212 ; 8.146 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[45]  ; OSC_50_BANK2 ; 8.257 ; 8.193 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[46]  ; OSC_50_BANK2 ; 8.199 ; 8.134 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[47]  ; OSC_50_BANK2 ; 8.200 ; 8.134 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[48]  ; OSC_50_BANK2 ; 8.172 ; 8.106 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[49]  ; OSC_50_BANK2 ; 8.171 ; 8.106 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[50]  ; OSC_50_BANK2 ; 8.194 ; 8.129 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[51]  ; OSC_50_BANK2 ; 8.170 ; 8.104 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[52]  ; OSC_50_BANK2 ; 8.240 ; 8.177 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[53]  ; OSC_50_BANK2 ; 8.240 ; 8.176 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[54]  ; OSC_50_BANK2 ; 8.215 ; 8.151 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[55]  ; OSC_50_BANK2 ; 8.169 ; 8.104 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[56]  ; OSC_50_BANK2 ; 8.183 ; 8.118 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[57]  ; OSC_50_BANK2 ; 8.184 ; 8.118 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[58]  ; OSC_50_BANK2 ; 8.174 ; 8.108 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[59]  ; OSC_50_BANK2 ; 8.190 ; 8.124 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[60]  ; OSC_50_BANK2 ; 8.229 ; 8.166 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[61]  ; OSC_50_BANK2 ; 8.229 ; 8.165 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[62]  ; OSC_50_BANK2 ; 8.189 ; 8.124 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[63]  ; OSC_50_BANK2 ; 8.235 ; 8.171 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
+------------------+--------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                                                               ;
+------------------+--------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                                            ;
+------------------+--------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; M1_DDR2_dqs[*]   ; OSC_50_BANK2 ; 8.488 ; 8.488 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]  ; OSC_50_BANK2 ; 8.488 ; 8.488 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]  ; OSC_50_BANK2 ; 8.529 ; 8.529 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]  ; OSC_50_BANK2 ; 8.528 ; 8.529 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]  ; OSC_50_BANK2 ; 8.582 ; 8.583 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]  ; OSC_50_BANK2 ; 8.577 ; 8.578 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]  ; OSC_50_BANK2 ; 8.559 ; 8.560 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]  ; OSC_50_BANK2 ; 8.490 ; 8.490 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]  ; OSC_50_BANK2 ; 8.541 ; 8.542 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]  ; OSC_50_BANK2 ; 8.488 ; 8.488 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0] ; OSC_50_BANK2 ; 8.488 ; 8.488 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1] ; OSC_50_BANK2 ; 8.529 ; 8.529 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2] ; OSC_50_BANK2 ; 8.528 ; 8.529 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3] ; OSC_50_BANK2 ; 8.582 ; 8.583 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4] ; OSC_50_BANK2 ; 8.577 ; 8.578 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5] ; OSC_50_BANK2 ; 8.559 ; 8.560 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6] ; OSC_50_BANK2 ; 8.490 ; 8.490 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7] ; OSC_50_BANK2 ; 8.541 ; 8.542 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqs[*]   ; OSC_50_BANK2 ; 8.518 ; 8.518 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]  ; OSC_50_BANK2 ; 8.518 ; 8.518 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]  ; OSC_50_BANK2 ; 8.559 ; 8.559 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]  ; OSC_50_BANK2 ; 8.558 ; 8.559 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]  ; OSC_50_BANK2 ; 8.612 ; 8.613 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]  ; OSC_50_BANK2 ; 8.607 ; 8.608 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]  ; OSC_50_BANK2 ; 8.589 ; 8.590 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]  ; OSC_50_BANK2 ; 8.520 ; 8.520 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]  ; OSC_50_BANK2 ; 8.571 ; 8.572 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]  ; OSC_50_BANK2 ; 8.518 ; 8.518 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0] ; OSC_50_BANK2 ; 8.518 ; 8.518 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1] ; OSC_50_BANK2 ; 8.559 ; 8.559 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2] ; OSC_50_BANK2 ; 8.558 ; 8.559 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3] ; OSC_50_BANK2 ; 8.612 ; 8.613 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4] ; OSC_50_BANK2 ; 8.607 ; 8.608 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5] ; OSC_50_BANK2 ; 8.589 ; 8.590 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6] ; OSC_50_BANK2 ; 8.520 ; 8.520 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7] ; OSC_50_BANK2 ; 8.571 ; 8.572 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dq[*]    ; OSC_50_BANK2 ; 7.884 ; 7.821 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[0]   ; OSC_50_BANK2 ; 7.951 ; 7.889 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[1]   ; OSC_50_BANK2 ; 7.894 ; 7.830 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[2]   ; OSC_50_BANK2 ; 7.948 ; 7.887 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[3]   ; OSC_50_BANK2 ; 7.948 ; 7.886 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[4]   ; OSC_50_BANK2 ; 7.906 ; 7.842 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[5]   ; OSC_50_BANK2 ; 7.905 ; 7.842 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[6]   ; OSC_50_BANK2 ; 7.903 ; 7.839 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[7]   ; OSC_50_BANK2 ; 7.902 ; 7.839 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[8]   ; OSC_50_BANK2 ; 7.935 ; 7.871 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[9]   ; OSC_50_BANK2 ; 7.998 ; 7.936 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[10]  ; OSC_50_BANK2 ; 7.952 ; 7.889 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[11]  ; OSC_50_BANK2 ; 7.953 ; 7.889 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[12]  ; OSC_50_BANK2 ; 7.942 ; 7.878 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[13]  ; OSC_50_BANK2 ; 7.941 ; 7.878 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[14]  ; OSC_50_BANK2 ; 7.934 ; 7.871 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[15]  ; OSC_50_BANK2 ; 7.987 ; 7.925 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[16]  ; OSC_50_BANK2 ; 7.898 ; 7.834 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[17]  ; OSC_50_BANK2 ; 7.913 ; 7.850 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[18]  ; OSC_50_BANK2 ; 7.884 ; 7.821 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[19]  ; OSC_50_BANK2 ; 7.943 ; 7.881 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[20]  ; OSC_50_BANK2 ; 7.897 ; 7.834 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[21]  ; OSC_50_BANK2 ; 7.914 ; 7.850 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[22]  ; OSC_50_BANK2 ; 7.959 ; 7.897 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[23]  ; OSC_50_BANK2 ; 7.885 ; 7.821 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[24]  ; OSC_50_BANK2 ; 7.933 ; 7.870 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[25]  ; OSC_50_BANK2 ; 7.979 ; 7.917 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[26]  ; OSC_50_BANK2 ; 7.992 ; 7.930 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[27]  ; OSC_50_BANK2 ; 7.946 ; 7.883 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[28]  ; OSC_50_BANK2 ; 7.934 ; 7.870 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[29]  ; OSC_50_BANK2 ; 7.979 ; 7.918 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[30]  ; OSC_50_BANK2 ; 7.938 ; 7.875 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[31]  ; OSC_50_BANK2 ; 7.939 ; 7.875 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[32]  ; OSC_50_BANK2 ; 7.992 ; 7.930 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[33]  ; OSC_50_BANK2 ; 7.947 ; 7.883 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[34]  ; OSC_50_BANK2 ; 7.918 ; 7.855 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[35]  ; OSC_50_BANK2 ; 7.946 ; 7.883 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[36]  ; OSC_50_BANK2 ; 7.919 ; 7.855 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[37]  ; OSC_50_BANK2 ; 7.931 ; 7.868 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[38]  ; OSC_50_BANK2 ; 7.964 ; 7.902 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[39]  ; OSC_50_BANK2 ; 7.932 ; 7.868 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[40]  ; OSC_50_BANK2 ; 7.971 ; 7.910 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[41]  ; OSC_50_BANK2 ; 7.925 ; 7.862 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[42]  ; OSC_50_BANK2 ; 7.960 ; 7.898 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[43]  ; OSC_50_BANK2 ; 7.908 ; 7.845 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[44]  ; OSC_50_BANK2 ; 7.926 ; 7.862 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[45]  ; OSC_50_BANK2 ; 7.971 ; 7.909 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[46]  ; OSC_50_BANK2 ; 7.914 ; 7.851 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[47]  ; OSC_50_BANK2 ; 7.915 ; 7.851 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[48]  ; OSC_50_BANK2 ; 7.889 ; 7.825 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[49]  ; OSC_50_BANK2 ; 7.888 ; 7.825 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[50]  ; OSC_50_BANK2 ; 7.909 ; 7.846 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[51]  ; OSC_50_BANK2 ; 7.886 ; 7.822 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[52]  ; OSC_50_BANK2 ; 7.955 ; 7.894 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[53]  ; OSC_50_BANK2 ; 7.955 ; 7.893 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[54]  ; OSC_50_BANK2 ; 7.931 ; 7.869 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[55]  ; OSC_50_BANK2 ; 7.885 ; 7.822 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[56]  ; OSC_50_BANK2 ; 7.897 ; 7.834 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[57]  ; OSC_50_BANK2 ; 7.898 ; 7.834 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[58]  ; OSC_50_BANK2 ; 7.891 ; 7.827 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[59]  ; OSC_50_BANK2 ; 7.905 ; 7.841 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[60]  ; OSC_50_BANK2 ; 7.943 ; 7.882 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[61]  ; OSC_50_BANK2 ; 7.943 ; 7.881 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[62]  ; OSC_50_BANK2 ; 7.904 ; 7.841 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[63]  ; OSC_50_BANK2 ; 7.950 ; 7.888 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
+------------------+--------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                                                              ;
+------------------+--------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                                                            ;
+------------------+--------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; M1_DDR2_dqs[*]   ; OSC_50_BANK2 ; 8.755     ; 8.757     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]  ; OSC_50_BANK2 ; 8.755     ; 8.757     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]  ; OSC_50_BANK2 ; 8.797     ; 8.799     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]  ; OSC_50_BANK2 ; 8.796     ; 8.798     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]  ; OSC_50_BANK2 ; 8.851     ; 8.853     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]  ; OSC_50_BANK2 ; 8.846     ; 8.848     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]  ; OSC_50_BANK2 ; 8.828     ; 8.830     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]  ; OSC_50_BANK2 ; 8.757     ; 8.759     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]  ; OSC_50_BANK2 ; 8.809     ; 8.811     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]  ; OSC_50_BANK2 ; 8.755     ; 8.757     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0] ; OSC_50_BANK2 ; 8.755     ; 8.757     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1] ; OSC_50_BANK2 ; 8.797     ; 8.799     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2] ; OSC_50_BANK2 ; 8.796     ; 8.798     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3] ; OSC_50_BANK2 ; 8.851     ; 8.853     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4] ; OSC_50_BANK2 ; 8.846     ; 8.848     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5] ; OSC_50_BANK2 ; 8.828     ; 8.830     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6] ; OSC_50_BANK2 ; 8.757     ; 8.759     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7] ; OSC_50_BANK2 ; 8.809     ; 8.811     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqs[*]   ; OSC_50_BANK2 ; 8.784     ; 8.786     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]  ; OSC_50_BANK2 ; 8.784     ; 8.786     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]  ; OSC_50_BANK2 ; 8.826     ; 8.828     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]  ; OSC_50_BANK2 ; 8.825     ; 8.827     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]  ; OSC_50_BANK2 ; 8.880     ; 8.882     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]  ; OSC_50_BANK2 ; 8.876     ; 8.878     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]  ; OSC_50_BANK2 ; 8.857     ; 8.859     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]  ; OSC_50_BANK2 ; 8.786     ; 8.788     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]  ; OSC_50_BANK2 ; 8.838     ; 8.840     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]  ; OSC_50_BANK2 ; 8.784     ; 8.786     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0] ; OSC_50_BANK2 ; 8.784     ; 8.786     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1] ; OSC_50_BANK2 ; 8.826     ; 8.828     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2] ; OSC_50_BANK2 ; 8.825     ; 8.827     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3] ; OSC_50_BANK2 ; 8.880     ; 8.882     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4] ; OSC_50_BANK2 ; 8.876     ; 8.878     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5] ; OSC_50_BANK2 ; 8.857     ; 8.859     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6] ; OSC_50_BANK2 ; 8.786     ; 8.788     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7] ; OSC_50_BANK2 ; 8.838     ; 8.840     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dq[*]    ; OSC_50_BANK2 ; 8.087     ; 8.152     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[0]   ; OSC_50_BANK2 ; 8.157     ; 8.221     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[1]   ; OSC_50_BANK2 ; 8.096     ; 8.162     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[2]   ; OSC_50_BANK2 ; 8.155     ; 8.218     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[3]   ; OSC_50_BANK2 ; 8.154     ; 8.218     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[4]   ; OSC_50_BANK2 ; 8.110     ; 8.176     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[5]   ; OSC_50_BANK2 ; 8.110     ; 8.175     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[6]   ; OSC_50_BANK2 ; 8.107     ; 8.173     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[7]   ; OSC_50_BANK2 ; 8.107     ; 8.172     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[8]   ; OSC_50_BANK2 ; 8.138     ; 8.204     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[9]   ; OSC_50_BANK2 ; 8.205     ; 8.269     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[10]  ; OSC_50_BANK2 ; 8.158     ; 8.223     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[11]  ; OSC_50_BANK2 ; 8.158     ; 8.224     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[12]  ; OSC_50_BANK2 ; 8.146     ; 8.212     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[13]  ; OSC_50_BANK2 ; 8.146     ; 8.211     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[14]  ; OSC_50_BANK2 ; 8.138     ; 8.203     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[15]  ; OSC_50_BANK2 ; 8.193     ; 8.257     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[16]  ; OSC_50_BANK2 ; 8.101     ; 8.167     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[17]  ; OSC_50_BANK2 ; 8.118     ; 8.183     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[18]  ; OSC_50_BANK2 ; 8.087     ; 8.152     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[19]  ; OSC_50_BANK2 ; 8.148     ; 8.212     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[20]  ; OSC_50_BANK2 ; 8.101     ; 8.166     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[21]  ; OSC_50_BANK2 ; 8.118     ; 8.184     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[22]  ; OSC_50_BANK2 ; 8.165     ; 8.229     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[23]  ; OSC_50_BANK2 ; 8.087     ; 8.153     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[24]  ; OSC_50_BANK2 ; 8.138     ; 8.203     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[25]  ; OSC_50_BANK2 ; 8.185     ; 8.249     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[26]  ; OSC_50_BANK2 ; 8.198     ; 8.262     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[27]  ; OSC_50_BANK2 ; 8.151     ; 8.216     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[28]  ; OSC_50_BANK2 ; 8.138     ; 8.204     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[29]  ; OSC_50_BANK2 ; 8.186     ; 8.249     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[30]  ; OSC_50_BANK2 ; 8.142     ; 8.207     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[31]  ; OSC_50_BANK2 ; 8.142     ; 8.208     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[32]  ; OSC_50_BANK2 ; 8.199     ; 8.263     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[33]  ; OSC_50_BANK2 ; 8.152     ; 8.218     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[34]  ; OSC_50_BANK2 ; 8.122     ; 8.187     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[35]  ; OSC_50_BANK2 ; 8.152     ; 8.217     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[36]  ; OSC_50_BANK2 ; 8.122     ; 8.188     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[37]  ; OSC_50_BANK2 ; 8.135     ; 8.200     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[38]  ; OSC_50_BANK2 ; 8.169     ; 8.233     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[39]  ; OSC_50_BANK2 ; 8.135     ; 8.201     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[40]  ; OSC_50_BANK2 ; 8.178     ; 8.241     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[41]  ; OSC_50_BANK2 ; 8.130     ; 8.195     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[42]  ; OSC_50_BANK2 ; 8.165     ; 8.229     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[43]  ; OSC_50_BANK2 ; 8.111     ; 8.176     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[44]  ; OSC_50_BANK2 ; 8.130     ; 8.196     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[45]  ; OSC_50_BANK2 ; 8.177     ; 8.241     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[46]  ; OSC_50_BANK2 ; 8.118     ; 8.183     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[47]  ; OSC_50_BANK2 ; 8.118     ; 8.184     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[48]  ; OSC_50_BANK2 ; 8.090     ; 8.156     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[49]  ; OSC_50_BANK2 ; 8.090     ; 8.155     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[50]  ; OSC_50_BANK2 ; 8.113     ; 8.178     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[51]  ; OSC_50_BANK2 ; 8.088     ; 8.154     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[52]  ; OSC_50_BANK2 ; 8.161     ; 8.224     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[53]  ; OSC_50_BANK2 ; 8.160     ; 8.224     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[54]  ; OSC_50_BANK2 ; 8.135     ; 8.199     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[55]  ; OSC_50_BANK2 ; 8.088     ; 8.153     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[56]  ; OSC_50_BANK2 ; 8.102     ; 8.167     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[57]  ; OSC_50_BANK2 ; 8.102     ; 8.168     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[58]  ; OSC_50_BANK2 ; 8.092     ; 8.158     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[59]  ; OSC_50_BANK2 ; 8.108     ; 8.174     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[60]  ; OSC_50_BANK2 ; 8.150     ; 8.213     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[61]  ; OSC_50_BANK2 ; 8.149     ; 8.213     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[62]  ; OSC_50_BANK2 ; 8.108     ; 8.173     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[63]  ; OSC_50_BANK2 ; 8.155     ; 8.219     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
+------------------+--------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                                                      ;
+------------------+--------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                                                            ;
+------------------+--------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; M1_DDR2_dqs[*]   ; OSC_50_BANK2 ; 8.476     ; 8.476     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]  ; OSC_50_BANK2 ; 8.476     ; 8.476     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]  ; OSC_50_BANK2 ; 8.517     ; 8.517     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]  ; OSC_50_BANK2 ; 8.517     ; 8.516     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]  ; OSC_50_BANK2 ; 8.571     ; 8.570     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]  ; OSC_50_BANK2 ; 8.566     ; 8.565     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]  ; OSC_50_BANK2 ; 8.548     ; 8.547     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]  ; OSC_50_BANK2 ; 8.478     ; 8.478     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]  ; OSC_50_BANK2 ; 8.530     ; 8.529     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]  ; OSC_50_BANK2 ; 8.476     ; 8.476     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0] ; OSC_50_BANK2 ; 8.476     ; 8.476     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1] ; OSC_50_BANK2 ; 8.517     ; 8.517     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2] ; OSC_50_BANK2 ; 8.517     ; 8.516     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3] ; OSC_50_BANK2 ; 8.571     ; 8.570     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4] ; OSC_50_BANK2 ; 8.566     ; 8.565     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5] ; OSC_50_BANK2 ; 8.548     ; 8.547     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6] ; OSC_50_BANK2 ; 8.478     ; 8.478     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7] ; OSC_50_BANK2 ; 8.530     ; 8.529     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqs[*]   ; OSC_50_BANK2 ; 8.505     ; 8.505     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]  ; OSC_50_BANK2 ; 8.505     ; 8.505     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]  ; OSC_50_BANK2 ; 8.546     ; 8.546     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]  ; OSC_50_BANK2 ; 8.546     ; 8.545     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]  ; OSC_50_BANK2 ; 8.600     ; 8.599     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]  ; OSC_50_BANK2 ; 8.595     ; 8.594     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]  ; OSC_50_BANK2 ; 8.577     ; 8.576     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]  ; OSC_50_BANK2 ; 8.507     ; 8.507     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]  ; OSC_50_BANK2 ; 8.559     ; 8.558     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]  ; OSC_50_BANK2 ; 8.505     ; 8.505     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0] ; OSC_50_BANK2 ; 8.505     ; 8.505     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1] ; OSC_50_BANK2 ; 8.546     ; 8.546     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2] ; OSC_50_BANK2 ; 8.546     ; 8.545     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3] ; OSC_50_BANK2 ; 8.600     ; 8.599     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4] ; OSC_50_BANK2 ; 8.595     ; 8.594     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5] ; OSC_50_BANK2 ; 8.577     ; 8.576     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6] ; OSC_50_BANK2 ; 8.507     ; 8.507     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7] ; OSC_50_BANK2 ; 8.559     ; 8.558     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dq[*]    ; OSC_50_BANK2 ; 7.806     ; 7.869     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[0]   ; OSC_50_BANK2 ; 7.874     ; 7.936     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[1]   ; OSC_50_BANK2 ; 7.815     ; 7.879     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[2]   ; OSC_50_BANK2 ; 7.872     ; 7.933     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[3]   ; OSC_50_BANK2 ; 7.871     ; 7.933     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[4]   ; OSC_50_BANK2 ; 7.827     ; 7.891     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[5]   ; OSC_50_BANK2 ; 7.827     ; 7.890     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[6]   ; OSC_50_BANK2 ; 7.824     ; 7.888     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[7]   ; OSC_50_BANK2 ; 7.824     ; 7.887     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[8]   ; OSC_50_BANK2 ; 7.856     ; 7.920     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[9]   ; OSC_50_BANK2 ; 7.921     ; 7.983     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[10]  ; OSC_50_BANK2 ; 7.874     ; 7.937     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[11]  ; OSC_50_BANK2 ; 7.874     ; 7.938     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[12]  ; OSC_50_BANK2 ; 7.863     ; 7.927     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[13]  ; OSC_50_BANK2 ; 7.863     ; 7.926     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[14]  ; OSC_50_BANK2 ; 7.856     ; 7.919     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[15]  ; OSC_50_BANK2 ; 7.910     ; 7.972     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[16]  ; OSC_50_BANK2 ; 7.819     ; 7.883     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[17]  ; OSC_50_BANK2 ; 7.835     ; 7.898     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[18]  ; OSC_50_BANK2 ; 7.806     ; 7.869     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[19]  ; OSC_50_BANK2 ; 7.866     ; 7.928     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[20]  ; OSC_50_BANK2 ; 7.819     ; 7.882     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[21]  ; OSC_50_BANK2 ; 7.835     ; 7.899     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[22]  ; OSC_50_BANK2 ; 7.882     ; 7.944     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[23]  ; OSC_50_BANK2 ; 7.806     ; 7.870     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[24]  ; OSC_50_BANK2 ; 7.855     ; 7.918     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[25]  ; OSC_50_BANK2 ; 7.902     ; 7.964     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[26]  ; OSC_50_BANK2 ; 7.915     ; 7.977     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[27]  ; OSC_50_BANK2 ; 7.868     ; 7.931     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[28]  ; OSC_50_BANK2 ; 7.855     ; 7.919     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[29]  ; OSC_50_BANK2 ; 7.903     ; 7.964     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[30]  ; OSC_50_BANK2 ; 7.860     ; 7.923     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[31]  ; OSC_50_BANK2 ; 7.860     ; 7.924     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[32]  ; OSC_50_BANK2 ; 7.915     ; 7.977     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[33]  ; OSC_50_BANK2 ; 7.868     ; 7.932     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[34]  ; OSC_50_BANK2 ; 7.840     ; 7.903     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[35]  ; OSC_50_BANK2 ; 7.868     ; 7.931     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[36]  ; OSC_50_BANK2 ; 7.840     ; 7.904     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[37]  ; OSC_50_BANK2 ; 7.853     ; 7.916     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[38]  ; OSC_50_BANK2 ; 7.887     ; 7.949     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[39]  ; OSC_50_BANK2 ; 7.853     ; 7.917     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[40]  ; OSC_50_BANK2 ; 7.895     ; 7.956     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[41]  ; OSC_50_BANK2 ; 7.847     ; 7.910     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[42]  ; OSC_50_BANK2 ; 7.883     ; 7.945     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[43]  ; OSC_50_BANK2 ; 7.830     ; 7.893     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[44]  ; OSC_50_BANK2 ; 7.847     ; 7.911     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[45]  ; OSC_50_BANK2 ; 7.894     ; 7.956     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[46]  ; OSC_50_BANK2 ; 7.836     ; 7.899     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[47]  ; OSC_50_BANK2 ; 7.836     ; 7.900     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[48]  ; OSC_50_BANK2 ; 7.810     ; 7.874     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[49]  ; OSC_50_BANK2 ; 7.810     ; 7.873     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[50]  ; OSC_50_BANK2 ; 7.831     ; 7.894     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[51]  ; OSC_50_BANK2 ; 7.807     ; 7.871     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[52]  ; OSC_50_BANK2 ; 7.879     ; 7.940     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[53]  ; OSC_50_BANK2 ; 7.878     ; 7.940     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[54]  ; OSC_50_BANK2 ; 7.854     ; 7.916     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[55]  ; OSC_50_BANK2 ; 7.807     ; 7.870     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[56]  ; OSC_50_BANK2 ; 7.819     ; 7.882     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[57]  ; OSC_50_BANK2 ; 7.819     ; 7.883     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[58]  ; OSC_50_BANK2 ; 7.812     ; 7.876     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[59]  ; OSC_50_BANK2 ; 7.826     ; 7.890     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[60]  ; OSC_50_BANK2 ; 7.867     ; 7.928     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[61]  ; OSC_50_BANK2 ; 7.866     ; 7.928     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[62]  ; OSC_50_BANK2 ; 7.826     ; 7.889     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[63]  ; OSC_50_BANK2 ; 7.873     ; 7.935     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
+------------------+--------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 32
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 5.634 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 52.0
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                       ; Synchronization Node                                                                                                                                                                                                                       ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[3]              ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[3]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[6] ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[1] ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[6]              ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[6]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[3] ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[2] ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[7]              ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[7]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[2]              ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[2]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[7] ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[4]              ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[4]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[0] ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[4] ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[0]              ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[0]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[5] ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[1]              ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[1]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[5]              ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[5]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[7]      ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[7]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[6]      ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[6]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[3]      ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[3]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[4]      ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[4]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[0]      ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[0]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[2]      ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[2]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[1]      ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[1]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[5]      ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[5]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[4]         ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[0]         ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[6]         ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[2]         ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[7]         ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[3]         ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[1]         ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[5]         ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 5.634                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 20.24                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 4.354        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 1.280        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 7.023                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 4.413        ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 2.610        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 7.444                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 3.938        ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 3.506        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 7.668                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 20.24                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 4.290        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 3.378        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 7.754                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 4.301        ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 3.453        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 7.835                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 4.279        ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 3.556        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 7.851                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 20.24                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 4.302        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 3.549        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 8.025                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 20.24                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 4.298        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 3.727        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 8.040                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 4.338        ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 3.702        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 8.178                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 20.24                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 4.282        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 3.896        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 8.199                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 4.310        ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 3.889        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 8.220                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 4.338        ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 3.882        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 8.294                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 20.24                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 4.287        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 4.007        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 8.321                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 4.444        ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 3.877        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 8.657                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 20.24                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 4.338        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 4.319        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 8.706                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 20.24                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 4.317        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 4.389        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 15.215                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 5.470        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 4.974        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 4.771        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 15.247                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 5.502        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 4.974        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 4.771        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 15.257                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 5.405        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 4.997        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 4.855        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 15.309                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 5.465        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 5.073        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 4.771        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 15.472                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 5.509        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 5.108        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 4.855        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 15.499                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 5.475        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 5.169        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 4.855        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 15.785                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 5.432        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 5.498        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 4.855        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 15.881                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 5.594        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 5.516        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 4.771        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 78.207                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 39.352       ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 38.855       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 78.336                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 39.341       ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 38.995       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 78.350                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 39.343       ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 39.007       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 78.449                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 39.352       ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 39.097       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 78.459                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 39.387       ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 39.072       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 78.483                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 39.360       ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 39.123       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 78.586                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 39.347       ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 39.239       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 78.630                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 39.386       ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 39.244       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 0C Model Fmax Summary                                                                                                                                                                                           ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                                                 ; Note                                           ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 104.96 MHz ; 104.96 MHz      ; D5M_PIXLCLK                                                                                                                                ;                                                ;
; 116.99 MHz ; 116.99 MHz      ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 192.83 MHz ; 100.0 MHz       ; sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                   ; limit due to minimum period restriction (tmin) ;
; 251.95 MHz ; 251.95 MHz      ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                                                ;
; 323.0 MHz  ; 323.0 MHz       ; OSC_50_BANK2                                                                                                                               ;                                                ;
; 354.11 MHz ; 354.11 MHz      ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ;                                                ;
; 516.8 MHz  ; 516.8 MHz       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;                                                ;
; 1612.9 MHz ; 800.0 MHz       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 0C Model Setup Summary                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; -3.548 ; -2452.428     ;
; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ; -1.098 ; -51.738       ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ; 0.455  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ; 0.458  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ; 0.624  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ; 0.835  ; 0.000         ;
; sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                   ; 1.418  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ; 2.176  ; 0.000         ;
; D5M_PIXLCLK                                                                                                                                ; 15.621 ; 0.000         ;
; OSC_50_BANK2                                                                                                                               ; 16.904 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 0C Model Hold Summary                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ; -0.166 ; -21.024       ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; 0.192  ; 0.000         ;
; OSC_50_BANK2                                                                                                                               ; 0.240  ; 0.000         ;
; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ; 0.276  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ; 0.283  ; 0.000         ;
; sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                   ; 0.293  ; 0.000         ;
; D5M_PIXLCLK                                                                                                                                ; 0.298  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ; 0.300  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ; 0.566  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ; 1.217  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 0C Model Recovery Summary                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ; -5.837 ; -292.390      ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; -2.761 ; -180.448      ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ; -0.559 ; -3.002        ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ; 1.135  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ; 1.576  ; 0.000         ;
; sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                   ; 2.149  ; 0.000         ;
; OSC_50_BANK2                                                                                                                               ; 14.944 ; 0.000         ;
; D5M_PIXLCLK                                                                                                                                ; 16.820 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 0C Model Removal Summary                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                      ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ; 0.325 ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; 0.463 ; 0.000         ;
; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ; 0.492 ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ; 0.537 ; 0.000         ;
; OSC_50_BANK2                                                                                                                               ; 1.190 ; 0.000         ;
; D5M_PIXLCLK                                                                                                                                ; 1.408 ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ; 2.178 ; 0.000         ;
; sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                   ; 4.847 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 0C Model Minimum Pulse Width Summary                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                   ; 0.000  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ; 0.456  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ; 0.473  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ; 0.644  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; 1.702  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ; 1.897  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ; 1.940  ; 0.000         ;
; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ; 2.362  ; 0.000         ;
; OSC_50_BANK2                                                                                                                               ; 9.408  ; 0.000         ;
; D5M_PIXLCLK                                                                                                                                ; 19.051 ; 0.000         ;
; sys_pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                   ; 19.984 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                ;
+-----------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port       ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                            ;
+-----------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; D5M_D[*]        ; D5M_PIXLCLK  ; 3.479  ; 3.571  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[0]       ; D5M_PIXLCLK  ; 2.523  ; 2.683  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[1]       ; D5M_PIXLCLK  ; 2.538  ; 2.689  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[2]       ; D5M_PIXLCLK  ; 2.762  ; 2.885  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[3]       ; D5M_PIXLCLK  ; 2.085  ; 2.219  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[4]       ; D5M_PIXLCLK  ; 3.290  ; 3.427  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[5]       ; D5M_PIXLCLK  ; 2.435  ; 2.530  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[6]       ; D5M_PIXLCLK  ; 2.878  ; 2.983  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[7]       ; D5M_PIXLCLK  ; 2.690  ; 2.772  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[8]       ; D5M_PIXLCLK  ; 3.232  ; 3.352  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[9]       ; D5M_PIXLCLK  ; 3.479  ; 3.571  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[10]      ; D5M_PIXLCLK  ; 3.331  ; 3.459  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[11]      ; D5M_PIXLCLK  ; 3.261  ; 3.354  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
; D5M_FVAL        ; D5M_PIXLCLK  ; 2.426  ; 2.583  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
; D5M_LVAL        ; D5M_PIXLCLK  ; 2.410  ; 2.557  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
; BUTTON[*]       ; D5M_PIXLCLK  ; 5.215  ; 5.096  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  BUTTON[0]      ; D5M_PIXLCLK  ; 5.215  ; 5.096  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  BUTTON[2]      ; D5M_PIXLCLK  ; 3.466  ; 3.493  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  BUTTON[3]      ; D5M_PIXLCLK  ; 3.952  ; 3.999  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
; BUTTON[*]       ; OSC_50_BANK2 ; 4.828  ; 4.780  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
;  BUTTON[1]      ; OSC_50_BANK2 ; 4.828  ; 4.780  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; SLIDE_SW[*]     ; OSC_50_BANK2 ; 5.699  ; 5.491  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
;  SLIDE_SW[0]    ; OSC_50_BANK2 ; 5.699  ; 5.491  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; BUTTON[*]       ; OSC_50_BANK2 ; 3.953  ; 3.720  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0]      ; OSC_50_BANK2 ; 3.953  ; 3.720  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; M1_DDR2_clk[*]  ; OSC_50_BANK2 ; -4.157 ; -4.138 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ;
;  M1_DDR2_clk[0] ; OSC_50_BANK2 ; -4.157 ; -4.138 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ;
+-----------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                 ;
+-----------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port       ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                            ;
+-----------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; D5M_D[*]        ; D5M_PIXLCLK  ; -1.660 ; -1.793 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[0]       ; D5M_PIXLCLK  ; -2.108 ; -2.263 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[1]       ; D5M_PIXLCLK  ; -2.112 ; -2.261 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[2]       ; D5M_PIXLCLK  ; -2.329 ; -2.450 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[3]       ; D5M_PIXLCLK  ; -1.660 ; -1.793 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[4]       ; D5M_PIXLCLK  ; -2.815 ; -2.949 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[5]       ; D5M_PIXLCLK  ; -1.980 ; -2.079 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[6]       ; D5M_PIXLCLK  ; -2.426 ; -2.532 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[7]       ; D5M_PIXLCLK  ; -2.251 ; -2.335 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[8]       ; D5M_PIXLCLK  ; -2.721 ; -2.841 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[9]       ; D5M_PIXLCLK  ; -2.955 ; -3.048 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[10]      ; D5M_PIXLCLK  ; -2.866 ; -2.992 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[11]      ; D5M_PIXLCLK  ; -2.788 ; -2.882 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
; D5M_FVAL        ; D5M_PIXLCLK  ; -1.964 ; -2.119 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
; D5M_LVAL        ; D5M_PIXLCLK  ; -1.949 ; -2.094 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
; BUTTON[*]       ; D5M_PIXLCLK  ; -2.393 ; -2.277 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  BUTTON[0]      ; D5M_PIXLCLK  ; -2.393 ; -2.277 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  BUTTON[2]      ; D5M_PIXLCLK  ; -2.903 ; -2.939 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  BUTTON[3]      ; D5M_PIXLCLK  ; -3.379 ; -3.433 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
; BUTTON[*]       ; OSC_50_BANK2 ; -2.702 ; -2.633 ; Rise       ; OSC_50_BANK2                                                                                                                               ;
;  BUTTON[1]      ; OSC_50_BANK2 ; -2.702 ; -2.633 ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; SLIDE_SW[*]     ; OSC_50_BANK2 ; -3.525 ; -3.375 ; Rise       ; OSC_50_BANK2                                                                                                                               ;
;  SLIDE_SW[0]    ; OSC_50_BANK2 ; -3.525 ; -3.375 ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; BUTTON[*]       ; OSC_50_BANK2 ; -1.437 ; -1.368 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0]      ; OSC_50_BANK2 ; -1.437 ; -1.368 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; M1_DDR2_clk[*]  ; OSC_50_BANK2 ; 4.489  ; 4.470  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ;
;  M1_DDR2_clk[0] ; OSC_50_BANK2 ; 4.489  ; 4.470  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ;
+-----------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                        ;
+-------------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port         ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                            ;
+-------------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SEG0_D[*]         ; D5M_PIXLCLK  ; 16.019 ; 15.726 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[0]        ; D5M_PIXLCLK  ; 11.980 ; 11.539 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[1]        ; D5M_PIXLCLK  ; 13.138 ; 12.646 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[2]        ; D5M_PIXLCLK  ; 14.584 ; 14.085 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[3]        ; D5M_PIXLCLK  ; 14.081 ; 13.549 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[4]        ; D5M_PIXLCLK  ; 16.019 ; 15.368 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[5]        ; D5M_PIXLCLK  ; 11.925 ; 11.476 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[6]        ; D5M_PIXLCLK  ; 15.122 ; 15.726 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
; SEG1_D[*]         ; D5M_PIXLCLK  ; 17.386 ; 16.727 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[0]        ; D5M_PIXLCLK  ; 16.937 ; 16.188 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[1]        ; D5M_PIXLCLK  ; 15.705 ; 15.093 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[2]        ; D5M_PIXLCLK  ; 13.385 ; 12.880 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[3]        ; D5M_PIXLCLK  ; 17.386 ; 16.727 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[4]        ; D5M_PIXLCLK  ; 16.553 ; 15.888 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[5]        ; D5M_PIXLCLK  ; 16.270 ; 15.603 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[6]        ; D5M_PIXLCLK  ; 12.080 ; 12.554 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
; D5M_ESETn         ; OSC_50_BANK2 ; 7.389  ; 7.332  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; D5M_SCLK          ; OSC_50_BANK2 ; 12.123 ; 11.803 ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; MAX_I2C_SCLK      ; OSC_50_BANK2 ; 7.549  ; 7.567  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; MAX_I2C_SDAT      ; OSC_50_BANK2 ; 6.238  ; 6.241  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; D5M_XCLKIN        ; OSC_50_BANK2 ; 5.956  ;        ; Rise       ; sys_pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                   ;
; D5M_XCLKIN        ; OSC_50_BANK2 ;        ; 5.943  ; Fall       ; sys_pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                   ;
; M1_DDR2_clk[*]    ; OSC_50_BANK2 ; 8.382  ; 8.392  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk[0]   ; OSC_50_BANK2 ; 8.382  ; 8.392  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk[1]   ; OSC_50_BANK2 ; 8.379  ; 8.389  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_clk_n[*]  ; OSC_50_BANK2 ; 8.384  ; 8.428  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk_n[0] ; OSC_50_BANK2 ; 8.384  ; 8.428  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk_n[1] ; OSC_50_BANK2 ; 8.371  ; 8.415  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqs[*]    ; OSC_50_BANK2 ; 8.386  ; 8.396  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]   ; OSC_50_BANK2 ; 8.354  ; 8.365  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]   ; OSC_50_BANK2 ; 8.375  ; 8.386  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]   ; OSC_50_BANK2 ; 8.373  ; 8.383  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]   ; OSC_50_BANK2 ; 8.385  ; 8.395  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]   ; OSC_50_BANK2 ; 8.380  ; 8.390  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]   ; OSC_50_BANK2 ; 8.386  ; 8.396  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]   ; OSC_50_BANK2 ; 8.354  ; 8.365  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]   ; OSC_50_BANK2 ; 8.372  ; 8.382  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]   ; OSC_50_BANK2 ; 8.388  ; 8.432  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0]  ; OSC_50_BANK2 ; 8.356  ; 8.401  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1]  ; OSC_50_BANK2 ; 8.377  ; 8.422  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2]  ; OSC_50_BANK2 ; 8.385  ; 8.429  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3]  ; OSC_50_BANK2 ; 8.387  ; 8.431  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4]  ; OSC_50_BANK2 ; 8.372  ; 8.416  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5]  ; OSC_50_BANK2 ; 8.388  ; 8.432  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6]  ; OSC_50_BANK2 ; 8.356  ; 8.401  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7]  ; OSC_50_BANK2 ; 8.374  ; 8.418  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_clk[*]    ; OSC_50_BANK2 ; 8.404  ; 8.403  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk[0]   ; OSC_50_BANK2 ; 8.404  ; 8.403  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk[1]   ; OSC_50_BANK2 ; 8.402  ; 8.401  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_clk_n[*]  ; OSC_50_BANK2 ; 8.395  ; 8.450  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk_n[0] ; OSC_50_BANK2 ; 8.395  ; 8.450  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk_n[1] ; OSC_50_BANK2 ; 8.383  ; 8.438  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqs[*]    ; OSC_50_BANK2 ; 8.409  ; 8.408  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]   ; OSC_50_BANK2 ; 8.378  ; 8.378  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]   ; OSC_50_BANK2 ; 8.398  ; 8.398  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]   ; OSC_50_BANK2 ; 8.397  ; 8.396  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]   ; OSC_50_BANK2 ; 8.408  ; 8.407  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]   ; OSC_50_BANK2 ; 8.404  ; 8.403  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]   ; OSC_50_BANK2 ; 8.409  ; 8.408  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]   ; OSC_50_BANK2 ; 8.377  ; 8.377  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]   ; OSC_50_BANK2 ; 8.396  ; 8.395  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]   ; OSC_50_BANK2 ; 8.400  ; 8.455  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0]  ; OSC_50_BANK2 ; 8.369  ; 8.425  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1]  ; OSC_50_BANK2 ; 8.389  ; 8.445  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2]  ; OSC_50_BANK2 ; 8.398  ; 8.453  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3]  ; OSC_50_BANK2 ; 8.399  ; 8.454  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4]  ; OSC_50_BANK2 ; 8.385  ; 8.440  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5]  ; OSC_50_BANK2 ; 8.400  ; 8.455  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6]  ; OSC_50_BANK2 ; 8.368  ; 8.424  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7]  ; OSC_50_BANK2 ; 8.387  ; 8.442  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dm[*]     ; OSC_50_BANK2 ; 7.825  ; 7.774  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[0]    ; OSC_50_BANK2 ; 7.779  ; 7.728  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[1]    ; OSC_50_BANK2 ; 7.825  ; 7.774  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[2]    ; OSC_50_BANK2 ; 7.774  ; 7.723  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[3]    ; OSC_50_BANK2 ; 7.771  ; 7.720  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[4]    ; OSC_50_BANK2 ; 7.770  ; 7.719  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[5]    ; OSC_50_BANK2 ; 7.758  ; 7.707  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[6]    ; OSC_50_BANK2 ; 7.774  ; 7.723  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[7]    ; OSC_50_BANK2 ; 7.724  ; 7.673  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; M1_DDR2_dq[*]     ; OSC_50_BANK2 ; 7.824  ; 7.773  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[0]    ; OSC_50_BANK2 ; 7.796  ; 7.745  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[1]    ; OSC_50_BANK2 ; 7.779  ; 7.728  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[2]    ; OSC_50_BANK2 ; 7.787  ; 7.736  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[3]    ; OSC_50_BANK2 ; 7.786  ; 7.735  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[4]    ; OSC_50_BANK2 ; 7.811  ; 7.760  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[5]    ; OSC_50_BANK2 ; 7.811  ; 7.760  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[6]    ; OSC_50_BANK2 ; 7.781  ; 7.730  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[7]    ; OSC_50_BANK2 ; 7.791  ; 7.740  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[8]    ; OSC_50_BANK2 ; 7.769  ; 7.718  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[9]    ; OSC_50_BANK2 ; 7.824  ; 7.773  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[10]   ; OSC_50_BANK2 ; 7.809  ; 7.758  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[11]   ; OSC_50_BANK2 ; 7.809  ; 7.758  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[12]   ; OSC_50_BANK2 ; 7.768  ; 7.717  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[13]   ; OSC_50_BANK2 ; 7.768  ; 7.717  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[14]   ; OSC_50_BANK2 ; 7.769  ; 7.718  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[15]   ; OSC_50_BANK2 ; 7.773  ; 7.722  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[16]   ; OSC_50_BANK2 ; 7.734  ; 7.683  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[17]   ; OSC_50_BANK2 ; 7.758  ; 7.707  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[18]   ; OSC_50_BANK2 ; 7.710  ; 7.659  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[19]   ; OSC_50_BANK2 ; 7.729  ; 7.678  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[20]   ; OSC_50_BANK2 ; 7.724  ; 7.673  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[21]   ; OSC_50_BANK2 ; 7.758  ; 7.707  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[22]   ; OSC_50_BANK2 ; 7.773  ; 7.722  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[23]   ; OSC_50_BANK2 ; 7.700  ; 7.649  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[24]   ; OSC_50_BANK2 ; 7.753  ; 7.702  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[25]   ; OSC_50_BANK2 ; 7.768  ; 7.717  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[26]   ; OSC_50_BANK2 ; 7.786  ; 7.735  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[27]   ; OSC_50_BANK2 ; 7.791  ; 7.740  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[28]   ; OSC_50_BANK2 ; 7.743  ; 7.692  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[29]   ; OSC_50_BANK2 ; 7.769  ; 7.718  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[30]   ; OSC_50_BANK2 ; 7.772  ; 7.721  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[31]   ; OSC_50_BANK2 ; 7.782  ; 7.731  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[32]   ; OSC_50_BANK2 ; 7.769  ; 7.718  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[33]   ; OSC_50_BANK2 ; 7.774  ; 7.723  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[34]   ; OSC_50_BANK2 ; 7.748  ; 7.697  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[35]   ; OSC_50_BANK2 ; 7.764  ; 7.713  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[36]   ; OSC_50_BANK2 ; 7.748  ; 7.697  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[37]   ; OSC_50_BANK2 ; 7.747  ; 7.696  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[38]   ; OSC_50_BANK2 ; 7.763  ; 7.712  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[39]   ; OSC_50_BANK2 ; 7.777  ; 7.726  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[40]   ; OSC_50_BANK2 ; 7.773  ; 7.722  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[41]   ; OSC_50_BANK2 ; 7.757  ; 7.706  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[42]   ; OSC_50_BANK2 ; 7.780  ; 7.729  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[43]   ; OSC_50_BANK2 ; 7.778  ; 7.727  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[44]   ; OSC_50_BANK2 ; 7.757  ; 7.706  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[45]   ; OSC_50_BANK2 ; 7.772  ; 7.721  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[46]   ; OSC_50_BANK2 ; 7.775  ; 7.724  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[47]   ; OSC_50_BANK2 ; 7.775  ; 7.724  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[48]   ; OSC_50_BANK2 ; 7.773  ; 7.722  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[49]   ; OSC_50_BANK2 ; 7.773  ; 7.722  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[50]   ; OSC_50_BANK2 ; 7.774  ; 7.723  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[51]   ; OSC_50_BANK2 ; 7.753  ; 7.702  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[52]   ; OSC_50_BANK2 ; 7.790  ; 7.739  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[53]   ; OSC_50_BANK2 ; 7.789  ; 7.738  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[54]   ; OSC_50_BANK2 ; 7.768  ; 7.717  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[55]   ; OSC_50_BANK2 ; 7.753  ; 7.702  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[56]   ; OSC_50_BANK2 ; 7.736  ; 7.685  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[57]   ; OSC_50_BANK2 ; 7.736  ; 7.685  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[58]   ; OSC_50_BANK2 ; 7.724  ; 7.673  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[59]   ; OSC_50_BANK2 ; 7.728  ; 7.677  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[60]   ; OSC_50_BANK2 ; 7.752  ; 7.701  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[61]   ; OSC_50_BANK2 ; 7.751  ; 7.700  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[62]   ; OSC_50_BANK2 ; 7.728  ; 7.677  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[63]   ; OSC_50_BANK2 ; 7.733  ; 7.682  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; M1_DDR2_dm[*]     ; OSC_50_BANK2 ; 7.852  ; 7.790  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[0]    ; OSC_50_BANK2 ; 7.804  ; 7.742  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[1]    ; OSC_50_BANK2 ; 7.852  ; 7.790  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[2]    ; OSC_50_BANK2 ; 7.802  ; 7.740  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[3]    ; OSC_50_BANK2 ; 7.797  ; 7.735  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[4]    ; OSC_50_BANK2 ; 7.796  ; 7.734  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[5]    ; OSC_50_BANK2 ; 7.783  ; 7.721  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[6]    ; OSC_50_BANK2 ; 7.801  ; 7.739  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[7]    ; OSC_50_BANK2 ; 7.750  ; 7.688  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; M1_DDR2_dq[*]     ; OSC_50_BANK2 ; 7.851  ; 7.789  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[0]    ; OSC_50_BANK2 ; 7.823  ; 7.761  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[1]    ; OSC_50_BANK2 ; 7.804  ; 7.742  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[2]    ; OSC_50_BANK2 ; 7.815  ; 7.753  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[3]    ; OSC_50_BANK2 ; 7.814  ; 7.752  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[4]    ; OSC_50_BANK2 ; 7.838  ; 7.776  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[5]    ; OSC_50_BANK2 ; 7.838  ; 7.776  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[6]    ; OSC_50_BANK2 ; 7.809  ; 7.747  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[7]    ; OSC_50_BANK2 ; 7.819  ; 7.757  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[8]    ; OSC_50_BANK2 ; 7.795  ; 7.733  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[9]    ; OSC_50_BANK2 ; 7.851  ; 7.789  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[10]   ; OSC_50_BANK2 ; 7.836  ; 7.774  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[11]   ; OSC_50_BANK2 ; 7.836  ; 7.774  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[12]   ; OSC_50_BANK2 ; 7.794  ; 7.732  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[13]   ; OSC_50_BANK2 ; 7.794  ; 7.732  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[14]   ; OSC_50_BANK2 ; 7.795  ; 7.733  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[15]   ; OSC_50_BANK2 ; 7.799  ; 7.737  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[16]   ; OSC_50_BANK2 ; 7.760  ; 7.698  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[17]   ; OSC_50_BANK2 ; 7.786  ; 7.724  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[18]   ; OSC_50_BANK2 ; 7.736  ; 7.674  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[19]   ; OSC_50_BANK2 ; 7.755  ; 7.693  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[20]   ; OSC_50_BANK2 ; 7.750  ; 7.688  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[21]   ; OSC_50_BANK2 ; 7.786  ; 7.724  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[22]   ; OSC_50_BANK2 ; 7.801  ; 7.739  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[23]   ; OSC_50_BANK2 ; 7.726  ; 7.664  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[24]   ; OSC_50_BANK2 ; 7.780  ; 7.718  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[25]   ; OSC_50_BANK2 ; 7.795  ; 7.733  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[26]   ; OSC_50_BANK2 ; 7.812  ; 7.750  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[27]   ; OSC_50_BANK2 ; 7.817  ; 7.755  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[28]   ; OSC_50_BANK2 ; 7.770  ; 7.708  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[29]   ; OSC_50_BANK2 ; 7.796  ; 7.734  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[30]   ; OSC_50_BANK2 ; 7.798  ; 7.736  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[31]   ; OSC_50_BANK2 ; 7.808  ; 7.746  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[32]   ; OSC_50_BANK2 ; 7.795  ; 7.733  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[33]   ; OSC_50_BANK2 ; 7.800  ; 7.738  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[34]   ; OSC_50_BANK2 ; 7.774  ; 7.712  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[35]   ; OSC_50_BANK2 ; 7.790  ; 7.728  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[36]   ; OSC_50_BANK2 ; 7.774  ; 7.712  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[37]   ; OSC_50_BANK2 ; 7.770  ; 7.708  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[38]   ; OSC_50_BANK2 ; 7.789  ; 7.727  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[39]   ; OSC_50_BANK2 ; 7.800  ; 7.738  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[40]   ; OSC_50_BANK2 ; 7.800  ; 7.738  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[41]   ; OSC_50_BANK2 ; 7.784  ; 7.722  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[42]   ; OSC_50_BANK2 ; 7.806  ; 7.744  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[43]   ; OSC_50_BANK2 ; 7.803  ; 7.741  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[44]   ; OSC_50_BANK2 ; 7.784  ; 7.722  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[45]   ; OSC_50_BANK2 ; 7.799  ; 7.737  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[46]   ; OSC_50_BANK2 ; 7.801  ; 7.739  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[47]   ; OSC_50_BANK2 ; 7.801  ; 7.739  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[48]   ; OSC_50_BANK2 ; 7.798  ; 7.736  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[49]   ; OSC_50_BANK2 ; 7.798  ; 7.736  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[50]   ; OSC_50_BANK2 ; 7.801  ; 7.739  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[51]   ; OSC_50_BANK2 ; 7.780  ; 7.718  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[52]   ; OSC_50_BANK2 ; 7.817  ; 7.755  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[53]   ; OSC_50_BANK2 ; 7.816  ; 7.754  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[54]   ; OSC_50_BANK2 ; 7.795  ; 7.733  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[55]   ; OSC_50_BANK2 ; 7.780  ; 7.718  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[56]   ; OSC_50_BANK2 ; 7.763  ; 7.701  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[57]   ; OSC_50_BANK2 ; 7.763  ; 7.701  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[58]   ; OSC_50_BANK2 ; 7.750  ; 7.688  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[59]   ; OSC_50_BANK2 ; 7.754  ; 7.692  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[60]   ; OSC_50_BANK2 ; 7.779  ; 7.717  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[61]   ; OSC_50_BANK2 ; 7.778  ; 7.716  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[62]   ; OSC_50_BANK2 ; 7.754  ; 7.692  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[63]   ; OSC_50_BANK2 ; 7.759  ; 7.697  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; M1_DDR2_addr[*]   ; OSC_50_BANK2 ; 11.741 ; 11.691 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[0]  ; OSC_50_BANK2 ; 11.730 ; 11.680 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[1]  ; OSC_50_BANK2 ; 11.650 ; 11.597 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[2]  ; OSC_50_BANK2 ; 11.741 ; 11.691 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[3]  ; OSC_50_BANK2 ; 11.712 ; 11.662 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[4]  ; OSC_50_BANK2 ; 11.703 ; 11.653 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[5]  ; OSC_50_BANK2 ; 11.702 ; 11.652 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[6]  ; OSC_50_BANK2 ; 11.730 ; 11.680 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[7]  ; OSC_50_BANK2 ; 11.729 ; 11.679 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[8]  ; OSC_50_BANK2 ; 11.666 ; 11.613 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[9]  ; OSC_50_BANK2 ; 11.663 ; 11.611 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[10] ; OSC_50_BANK2 ; 11.701 ; 11.651 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[11] ; OSC_50_BANK2 ; 11.729 ; 11.679 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[12] ; OSC_50_BANK2 ; 11.650 ; 11.598 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[13] ; OSC_50_BANK2 ; 11.661 ; 11.608 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_ba[*]     ; OSC_50_BANK2 ; 11.666 ; 11.614 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[0]    ; OSC_50_BANK2 ; 11.666 ; 11.614 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[1]    ; OSC_50_BANK2 ; 11.654 ; 11.602 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[2]    ; OSC_50_BANK2 ; 11.663 ; 11.610 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cas_n     ; OSC_50_BANK2 ; 11.715 ; 11.665 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cke[*]    ; OSC_50_BANK2 ; 11.728 ; 11.678 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_cke[0]   ; OSC_50_BANK2 ; 11.728 ; 11.678 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cs_n[*]   ; OSC_50_BANK2 ; 11.648 ; 11.595 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_cs_n[0]  ; OSC_50_BANK2 ; 11.648 ; 11.595 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_odt[*]    ; OSC_50_BANK2 ; 11.651 ; 11.599 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_odt[0]   ; OSC_50_BANK2 ; 11.651 ; 11.599 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_ras_n     ; OSC_50_BANK2 ; 11.668 ; 11.616 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_we_n      ; OSC_50_BANK2 ; 11.716 ; 11.666 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_addr[*]   ; OSC_50_BANK2 ; 11.764 ; 11.703 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[0]  ; OSC_50_BANK2 ; 11.753 ; 11.692 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[1]  ; OSC_50_BANK2 ; 11.675 ; 11.611 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[2]  ; OSC_50_BANK2 ; 11.764 ; 11.703 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[3]  ; OSC_50_BANK2 ; 11.740 ; 11.679 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[4]  ; OSC_50_BANK2 ; 11.731 ; 11.670 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[5]  ; OSC_50_BANK2 ; 11.726 ; 11.665 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[6]  ; OSC_50_BANK2 ; 11.755 ; 11.694 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[7]  ; OSC_50_BANK2 ; 11.754 ; 11.693 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[8]  ; OSC_50_BANK2 ; 11.693 ; 11.629 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[9]  ; OSC_50_BANK2 ; 11.691 ; 11.628 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[10] ; OSC_50_BANK2 ; 11.725 ; 11.664 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[11] ; OSC_50_BANK2 ; 11.754 ; 11.693 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[12] ; OSC_50_BANK2 ; 11.675 ; 11.612 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[13] ; OSC_50_BANK2 ; 11.685 ; 11.621 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_ba[*]     ; OSC_50_BANK2 ; 11.693 ; 11.630 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[0]    ; OSC_50_BANK2 ; 11.693 ; 11.630 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[1]    ; OSC_50_BANK2 ; 11.679 ; 11.616 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[2]    ; OSC_50_BANK2 ; 11.691 ; 11.627 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cas_n     ; OSC_50_BANK2 ; 11.742 ; 11.681 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cke[*]    ; OSC_50_BANK2 ; 11.753 ; 11.692 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_cke[0]   ; OSC_50_BANK2 ; 11.753 ; 11.692 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cs_n[*]   ; OSC_50_BANK2 ; 11.671 ; 11.607 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_cs_n[0]  ; OSC_50_BANK2 ; 11.671 ; 11.607 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_odt[*]    ; OSC_50_BANK2 ; 11.675 ; 11.612 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_odt[0]   ; OSC_50_BANK2 ; 11.675 ; 11.612 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_ras_n     ; OSC_50_BANK2 ; 11.691 ; 11.628 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_we_n      ; OSC_50_BANK2 ; 11.743 ; 11.682 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; DVI_TX_CLK        ; OSC_50_BANK2 ; 6.149  ;        ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_D[*]       ; OSC_50_BANK2 ; 17.721 ; 17.187 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[0]      ; OSC_50_BANK2 ; 15.701 ; 15.351 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[1]      ; OSC_50_BANK2 ; 17.721 ; 17.187 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[2]      ; OSC_50_BANK2 ; 13.177 ; 12.783 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[3]      ; OSC_50_BANK2 ; 15.144 ; 14.909 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[4]      ; OSC_50_BANK2 ; 15.149 ; 14.691 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[5]      ; OSC_50_BANK2 ; 15.552 ; 15.104 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[6]      ; OSC_50_BANK2 ; 15.657 ; 15.253 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[7]      ; OSC_50_BANK2 ; 16.080 ; 15.561 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[8]      ; OSC_50_BANK2 ; 15.460 ; 15.136 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[9]      ; OSC_50_BANK2 ; 15.774 ; 15.493 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[10]     ; OSC_50_BANK2 ; 15.595 ; 15.081 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[11]     ; OSC_50_BANK2 ; 16.332 ; 15.858 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[12]     ; OSC_50_BANK2 ; 15.235 ; 14.824 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[13]     ; OSC_50_BANK2 ; 14.755 ; 14.544 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[14]     ; OSC_50_BANK2 ; 13.568 ; 13.233 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[15]     ; OSC_50_BANK2 ; 15.869 ; 15.430 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[16]     ; OSC_50_BANK2 ; 17.185 ; 16.593 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[17]     ; OSC_50_BANK2 ; 15.195 ; 14.917 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[18]     ; OSC_50_BANK2 ; 15.535 ; 15.224 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[19]     ; OSC_50_BANK2 ; 15.422 ; 14.939 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[20]     ; OSC_50_BANK2 ; 15.931 ; 15.563 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[21]     ; OSC_50_BANK2 ; 16.046 ; 15.665 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[22]     ; OSC_50_BANK2 ; 16.790 ; 16.372 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[23]     ; OSC_50_BANK2 ; 16.776 ; 16.337 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_DE         ; OSC_50_BANK2 ; 9.634  ; 9.454  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_HS         ; OSC_50_BANK2 ; 8.920  ; 9.155  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_VS         ; OSC_50_BANK2 ; 10.702 ; 11.036 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_CLK        ; OSC_50_BANK2 ;        ; 6.162  ; Fall       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
+-------------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                ;
+-------------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port         ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                            ;
+-------------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SEG0_D[*]         ; D5M_PIXLCLK  ; 10.324 ; 9.930  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[0]        ; D5M_PIXLCLK  ; 10.344 ; 9.948  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[1]        ; D5M_PIXLCLK  ; 11.459 ; 11.016 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[2]        ; D5M_PIXLCLK  ; 12.805 ; 12.327 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[3]        ; D5M_PIXLCLK  ; 12.289 ; 11.792 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[4]        ; D5M_PIXLCLK  ; 14.133 ; 13.539 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[5]        ; D5M_PIXLCLK  ; 10.324 ; 9.930  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[6]        ; D5M_PIXLCLK  ; 13.455 ; 14.015 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
; SEG1_D[*]         ; D5M_PIXLCLK  ; 11.170 ; 11.631 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[0]        ; D5M_PIXLCLK  ; 15.634 ; 14.933 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[1]        ; D5M_PIXLCLK  ; 14.432 ; 13.858 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[2]        ; D5M_PIXLCLK  ; 12.390 ; 11.946 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[3]        ; D5M_PIXLCLK  ; 16.124 ; 15.523 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[4]        ; D5M_PIXLCLK  ; 15.358 ; 14.691 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[5]        ; D5M_PIXLCLK  ; 14.962 ; 14.369 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[6]        ; D5M_PIXLCLK  ; 11.170 ; 11.631 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
; D5M_ESETn         ; OSC_50_BANK2 ; 7.108  ; 7.055  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; D5M_SCLK          ; OSC_50_BANK2 ; 11.412 ; 11.115 ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; MAX_I2C_SCLK      ; OSC_50_BANK2 ; 7.026  ; 7.003  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; MAX_I2C_SDAT      ; OSC_50_BANK2 ; 6.039  ; 6.043  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; D5M_XCLKIN        ; OSC_50_BANK2 ; 5.595  ;        ; Rise       ; sys_pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                   ;
; D5M_XCLKIN        ; OSC_50_BANK2 ;        ; 5.585  ; Fall       ; sys_pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                   ;
; M1_DDR2_clk[*]    ; OSC_50_BANK2 ; 8.130  ; 8.134  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk[0]   ; OSC_50_BANK2 ; 8.133  ; 8.137  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk[1]   ; OSC_50_BANK2 ; 8.130  ; 8.134  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_clk_n[*]  ; OSC_50_BANK2 ; 8.085  ; 8.135  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk_n[0] ; OSC_50_BANK2 ; 8.098  ; 8.148  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk_n[1] ; OSC_50_BANK2 ; 8.085  ; 8.135  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqs[*]    ; OSC_50_BANK2 ; 8.106  ; 8.109  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]   ; OSC_50_BANK2 ; 8.106  ; 8.109  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]   ; OSC_50_BANK2 ; 8.126  ; 8.129  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]   ; OSC_50_BANK2 ; 8.123  ; 8.127  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]   ; OSC_50_BANK2 ; 8.134  ; 8.138  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]   ; OSC_50_BANK2 ; 8.130  ; 8.134  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]   ; OSC_50_BANK2 ; 8.136  ; 8.140  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]   ; OSC_50_BANK2 ; 8.106  ; 8.109  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]   ; OSC_50_BANK2 ; 8.122  ; 8.126  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]   ; OSC_50_BANK2 ; 8.071  ; 8.120  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0]  ; OSC_50_BANK2 ; 8.071  ; 8.120  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1]  ; OSC_50_BANK2 ; 8.091  ; 8.140  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2]  ; OSC_50_BANK2 ; 8.098  ; 8.148  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3]  ; OSC_50_BANK2 ; 8.099  ; 8.149  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4]  ; OSC_50_BANK2 ; 8.085  ; 8.135  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5]  ; OSC_50_BANK2 ; 8.101  ; 8.151  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6]  ; OSC_50_BANK2 ; 8.071  ; 8.120  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7]  ; OSC_50_BANK2 ; 8.087  ; 8.137  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_clk[*]    ; OSC_50_BANK2 ; 8.153  ; 8.146  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk[0]   ; OSC_50_BANK2 ; 8.156  ; 8.149  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk[1]   ; OSC_50_BANK2 ; 8.153  ; 8.146  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_clk_n[*]  ; OSC_50_BANK2 ; 8.097  ; 8.158  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk_n[0] ; OSC_50_BANK2 ; 8.110  ; 8.171  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk_n[1] ; OSC_50_BANK2 ; 8.097  ; 8.158  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqs[*]    ; OSC_50_BANK2 ; 8.131  ; 8.123  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]   ; OSC_50_BANK2 ; 8.131  ; 8.123  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]   ; OSC_50_BANK2 ; 8.151  ; 8.143  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]   ; OSC_50_BANK2 ; 8.149  ; 8.142  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]   ; OSC_50_BANK2 ; 8.159  ; 8.152  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]   ; OSC_50_BANK2 ; 8.155  ; 8.148  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]   ; OSC_50_BANK2 ; 8.160  ; 8.153  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]   ; OSC_50_BANK2 ; 8.131  ; 8.123  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]   ; OSC_50_BANK2 ; 8.148  ; 8.141  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]   ; OSC_50_BANK2 ; 8.085  ; 8.145  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0]  ; OSC_50_BANK2 ; 8.085  ; 8.145  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1]  ; OSC_50_BANK2 ; 8.105  ; 8.165  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2]  ; OSC_50_BANK2 ; 8.113  ; 8.174  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3]  ; OSC_50_BANK2 ; 8.113  ; 8.174  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4]  ; OSC_50_BANK2 ; 8.099  ; 8.160  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5]  ; OSC_50_BANK2 ; 8.114  ; 8.175  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6]  ; OSC_50_BANK2 ; 8.085  ; 8.145  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7]  ; OSC_50_BANK2 ; 8.102  ; 8.163  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dm[*]     ; OSC_50_BANK2 ; 7.469  ; 7.414  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[0]    ; OSC_50_BANK2 ; 7.523  ; 7.468  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[1]    ; OSC_50_BANK2 ; 7.566  ; 7.512  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[2]    ; OSC_50_BANK2 ; 7.517  ; 7.463  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[3]    ; OSC_50_BANK2 ; 7.513  ; 7.458  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[4]    ; OSC_50_BANK2 ; 7.512  ; 7.458  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[5]    ; OSC_50_BANK2 ; 7.502  ; 7.447  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[6]    ; OSC_50_BANK2 ; 7.517  ; 7.462  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[7]    ; OSC_50_BANK2 ; 7.469  ; 7.414  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; M1_DDR2_dq[*]     ; OSC_50_BANK2 ; 7.445  ; 7.390  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[0]    ; OSC_50_BANK2 ; 7.539  ; 7.485  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[1]    ; OSC_50_BANK2 ; 7.523  ; 7.468  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[2]    ; OSC_50_BANK2 ; 7.529  ; 7.475  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[3]    ; OSC_50_BANK2 ; 7.528  ; 7.474  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[4]    ; OSC_50_BANK2 ; 7.554  ; 7.499  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[5]    ; OSC_50_BANK2 ; 7.554  ; 7.499  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[6]    ; OSC_50_BANK2 ; 7.523  ; 7.468  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[7]    ; OSC_50_BANK2 ; 7.533  ; 7.478  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[8]    ; OSC_50_BANK2 ; 7.513  ; 7.458  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[9]    ; OSC_50_BANK2 ; 7.565  ; 7.511  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[10]   ; OSC_50_BANK2 ; 7.550  ; 7.495  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[11]   ; OSC_50_BANK2 ; 7.550  ; 7.495  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[12]   ; OSC_50_BANK2 ; 7.510  ; 7.455  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[13]   ; OSC_50_BANK2 ; 7.510  ; 7.455  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[14]   ; OSC_50_BANK2 ; 7.513  ; 7.458  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[15]   ; OSC_50_BANK2 ; 7.515  ; 7.461  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[16]   ; OSC_50_BANK2 ; 7.477  ; 7.422  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[17]   ; OSC_50_BANK2 ; 7.501  ; 7.446  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[18]   ; OSC_50_BANK2 ; 7.455  ; 7.400  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[19]   ; OSC_50_BANK2 ; 7.472  ; 7.418  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[20]   ; OSC_50_BANK2 ; 7.467  ; 7.412  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[21]   ; OSC_50_BANK2 ; 7.501  ; 7.446  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[22]   ; OSC_50_BANK2 ; 7.516  ; 7.462  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[23]   ; OSC_50_BANK2 ; 7.445  ; 7.390  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[24]   ; OSC_50_BANK2 ; 7.495  ; 7.440  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[25]   ; OSC_50_BANK2 ; 7.510  ; 7.456  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[26]   ; OSC_50_BANK2 ; 7.528  ; 7.474  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[27]   ; OSC_50_BANK2 ; 7.533  ; 7.478  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[28]   ; OSC_50_BANK2 ; 7.485  ; 7.430  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[29]   ; OSC_50_BANK2 ; 7.511  ; 7.457  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[30]   ; OSC_50_BANK2 ; 7.515  ; 7.460  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[31]   ; OSC_50_BANK2 ; 7.525  ; 7.470  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[32]   ; OSC_50_BANK2 ; 7.511  ; 7.457  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[33]   ; OSC_50_BANK2 ; 7.516  ; 7.461  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[34]   ; OSC_50_BANK2 ; 7.491  ; 7.436  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[35]   ; OSC_50_BANK2 ; 7.506  ; 7.451  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[36]   ; OSC_50_BANK2 ; 7.491  ; 7.436  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[37]   ; OSC_50_BANK2 ; 7.490  ; 7.435  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[38]   ; OSC_50_BANK2 ; 7.506  ; 7.452  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[39]   ; OSC_50_BANK2 ; 7.520  ; 7.465  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[40]   ; OSC_50_BANK2 ; 7.515  ; 7.461  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[41]   ; OSC_50_BANK2 ; 7.499  ; 7.444  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[42]   ; OSC_50_BANK2 ; 7.523  ; 7.469  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[43]   ; OSC_50_BANK2 ; 7.522  ; 7.467  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[44]   ; OSC_50_BANK2 ; 7.499  ; 7.444  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[45]   ; OSC_50_BANK2 ; 7.514  ; 7.460  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[46]   ; OSC_50_BANK2 ; 7.518  ; 7.463  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[47]   ; OSC_50_BANK2 ; 7.518  ; 7.463  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[48]   ; OSC_50_BANK2 ; 7.517  ; 7.462  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[49]   ; OSC_50_BANK2 ; 7.517  ; 7.462  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[50]   ; OSC_50_BANK2 ; 7.517  ; 7.462  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[51]   ; OSC_50_BANK2 ; 7.497  ; 7.442  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[52]   ; OSC_50_BANK2 ; 7.533  ; 7.479  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[53]   ; OSC_50_BANK2 ; 7.532  ; 7.478  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[54]   ; OSC_50_BANK2 ; 7.512  ; 7.458  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[55]   ; OSC_50_BANK2 ; 7.497  ; 7.442  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[56]   ; OSC_50_BANK2 ; 7.478  ; 7.423  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[57]   ; OSC_50_BANK2 ; 7.478  ; 7.423  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[58]   ; OSC_50_BANK2 ; 7.469  ; 7.414  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[59]   ; OSC_50_BANK2 ; 7.471  ; 7.416  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[60]   ; OSC_50_BANK2 ; 7.494  ; 7.440  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[61]   ; OSC_50_BANK2 ; 7.493  ; 7.439  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[62]   ; OSC_50_BANK2 ; 7.471  ; 7.416  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[63]   ; OSC_50_BANK2 ; 7.476  ; 7.422  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; M1_DDR2_dm[*]     ; OSC_50_BANK2 ; 7.496  ; 7.430  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[0]    ; OSC_50_BANK2 ; 7.550  ; 7.484  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[1]    ; OSC_50_BANK2 ; 7.597  ; 7.532  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[2]    ; OSC_50_BANK2 ; 7.547  ; 7.482  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[3]    ; OSC_50_BANK2 ; 7.542  ; 7.476  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[4]    ; OSC_50_BANK2 ; 7.541  ; 7.476  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[5]    ; OSC_50_BANK2 ; 7.528  ; 7.462  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[6]    ; OSC_50_BANK2 ; 7.547  ; 7.481  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[7]    ; OSC_50_BANK2 ; 7.496  ; 7.430  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; M1_DDR2_dq[*]     ; OSC_50_BANK2 ; 7.472  ; 7.406  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[0]    ; OSC_50_BANK2 ; 7.568  ; 7.503  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[1]    ; OSC_50_BANK2 ; 7.550  ; 7.484  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[2]    ; OSC_50_BANK2 ; 7.561  ; 7.496  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[3]    ; OSC_50_BANK2 ; 7.560  ; 7.495  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[4]    ; OSC_50_BANK2 ; 7.583  ; 7.517  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[5]    ; OSC_50_BANK2 ; 7.583  ; 7.517  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[6]    ; OSC_50_BANK2 ; 7.555  ; 7.489  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[7]    ; OSC_50_BANK2 ; 7.565  ; 7.499  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[8]    ; OSC_50_BANK2 ; 7.540  ; 7.474  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[9]    ; OSC_50_BANK2 ; 7.596  ; 7.531  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[10]   ; OSC_50_BANK2 ; 7.581  ; 7.515  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[11]   ; OSC_50_BANK2 ; 7.581  ; 7.515  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[12]   ; OSC_50_BANK2 ; 7.539  ; 7.473  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[13]   ; OSC_50_BANK2 ; 7.539  ; 7.473  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[14]   ; OSC_50_BANK2 ; 7.540  ; 7.474  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[15]   ; OSC_50_BANK2 ; 7.544  ; 7.479  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[16]   ; OSC_50_BANK2 ; 7.506  ; 7.440  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[17]   ; OSC_50_BANK2 ; 7.531  ; 7.465  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[18]   ; OSC_50_BANK2 ; 7.482  ; 7.416  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[19]   ; OSC_50_BANK2 ; 7.501  ; 7.436  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[20]   ; OSC_50_BANK2 ; 7.496  ; 7.430  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[21]   ; OSC_50_BANK2 ; 7.531  ; 7.465  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[22]   ; OSC_50_BANK2 ; 7.546  ; 7.481  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[23]   ; OSC_50_BANK2 ; 7.472  ; 7.406  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[24]   ; OSC_50_BANK2 ; 7.525  ; 7.459  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[25]   ; OSC_50_BANK2 ; 7.540  ; 7.475  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[26]   ; OSC_50_BANK2 ; 7.557  ; 7.492  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[27]   ; OSC_50_BANK2 ; 7.562  ; 7.496  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[28]   ; OSC_50_BANK2 ; 7.515  ; 7.449  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[29]   ; OSC_50_BANK2 ; 7.541  ; 7.476  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[30]   ; OSC_50_BANK2 ; 7.543  ; 7.477  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[31]   ; OSC_50_BANK2 ; 7.553  ; 7.487  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[32]   ; OSC_50_BANK2 ; 7.540  ; 7.475  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[33]   ; OSC_50_BANK2 ; 7.545  ; 7.479  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[34]   ; OSC_50_BANK2 ; 7.520  ; 7.454  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[35]   ; OSC_50_BANK2 ; 7.535  ; 7.469  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[36]   ; OSC_50_BANK2 ; 7.520  ; 7.454  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[37]   ; OSC_50_BANK2 ; 7.516  ; 7.450  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[38]   ; OSC_50_BANK2 ; 7.535  ; 7.470  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[39]   ; OSC_50_BANK2 ; 7.546  ; 7.480  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[40]   ; OSC_50_BANK2 ; 7.545  ; 7.480  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[41]   ; OSC_50_BANK2 ; 7.529  ; 7.463  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[42]   ; OSC_50_BANK2 ; 7.552  ; 7.487  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[43]   ; OSC_50_BANK2 ; 7.548  ; 7.482  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[44]   ; OSC_50_BANK2 ; 7.529  ; 7.463  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[45]   ; OSC_50_BANK2 ; 7.544  ; 7.479  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[46]   ; OSC_50_BANK2 ; 7.547  ; 7.481  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[47]   ; OSC_50_BANK2 ; 7.547  ; 7.481  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[48]   ; OSC_50_BANK2 ; 7.544  ; 7.478  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[49]   ; OSC_50_BANK2 ; 7.544  ; 7.478  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[50]   ; OSC_50_BANK2 ; 7.547  ; 7.481  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[51]   ; OSC_50_BANK2 ; 7.526  ; 7.460  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[52]   ; OSC_50_BANK2 ; 7.563  ; 7.498  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[53]   ; OSC_50_BANK2 ; 7.562  ; 7.497  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[54]   ; OSC_50_BANK2 ; 7.541  ; 7.476  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[55]   ; OSC_50_BANK2 ; 7.526  ; 7.460  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[56]   ; OSC_50_BANK2 ; 7.509  ; 7.443  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[57]   ; OSC_50_BANK2 ; 7.509  ; 7.443  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[58]   ; OSC_50_BANK2 ; 7.496  ; 7.430  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[59]   ; OSC_50_BANK2 ; 7.500  ; 7.434  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[60]   ; OSC_50_BANK2 ; 7.525  ; 7.460  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[61]   ; OSC_50_BANK2 ; 7.524  ; 7.459  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[62]   ; OSC_50_BANK2 ; 7.500  ; 7.434  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[63]   ; OSC_50_BANK2 ; 7.505  ; 7.440  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; M1_DDR2_addr[*]   ; OSC_50_BANK2 ; 11.394 ; 11.338 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[0]  ; OSC_50_BANK2 ; 11.474 ; 11.421 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[1]  ; OSC_50_BANK2 ; 11.394 ; 11.338 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[2]  ; OSC_50_BANK2 ; 11.485 ; 11.432 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[3]  ; OSC_50_BANK2 ; 11.454 ; 11.401 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[4]  ; OSC_50_BANK2 ; 11.445 ; 11.392 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[5]  ; OSC_50_BANK2 ; 11.446 ; 11.393 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[6]  ; OSC_50_BANK2 ; 11.474 ; 11.421 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[7]  ; OSC_50_BANK2 ; 11.473 ; 11.420 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[8]  ; OSC_50_BANK2 ; 11.408 ; 11.352 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[9]  ; OSC_50_BANK2 ; 11.405 ; 11.350 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[10] ; OSC_50_BANK2 ; 11.445 ; 11.392 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[11] ; OSC_50_BANK2 ; 11.473 ; 11.420 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[12] ; OSC_50_BANK2 ; 11.394 ; 11.339 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[13] ; OSC_50_BANK2 ; 11.405 ; 11.349 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_ba[*]     ; OSC_50_BANK2 ; 11.399 ; 11.344 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[0]    ; OSC_50_BANK2 ; 11.408 ; 11.353 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[1]    ; OSC_50_BANK2 ; 11.399 ; 11.344 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[2]    ; OSC_50_BANK2 ; 11.405 ; 11.349 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cas_n     ; OSC_50_BANK2 ; 11.457 ; 11.404 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cke[*]    ; OSC_50_BANK2 ; 11.472 ; 11.419 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_cke[0]   ; OSC_50_BANK2 ; 11.472 ; 11.419 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cs_n[*]   ; OSC_50_BANK2 ; 11.392 ; 11.336 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_cs_n[0]  ; OSC_50_BANK2 ; 11.392 ; 11.336 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_odt[*]    ; OSC_50_BANK2 ; 11.395 ; 11.340 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_odt[0]   ; OSC_50_BANK2 ; 11.395 ; 11.340 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_ras_n     ; OSC_50_BANK2 ; 11.412 ; 11.357 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_we_n      ; OSC_50_BANK2 ; 11.458 ; 11.405 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_addr[*]   ; OSC_50_BANK2 ; 11.420 ; 11.353 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[0]  ; OSC_50_BANK2 ; 11.498 ; 11.434 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[1]  ; OSC_50_BANK2 ; 11.420 ; 11.353 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[2]  ; OSC_50_BANK2 ; 11.509 ; 11.445 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[3]  ; OSC_50_BANK2 ; 11.485 ; 11.421 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[4]  ; OSC_50_BANK2 ; 11.476 ; 11.412 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[5]  ; OSC_50_BANK2 ; 11.472 ; 11.408 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[6]  ; OSC_50_BANK2 ; 11.500 ; 11.436 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[7]  ; OSC_50_BANK2 ; 11.499 ; 11.435 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[8]  ; OSC_50_BANK2 ; 11.439 ; 11.372 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[9]  ; OSC_50_BANK2 ; 11.436 ; 11.370 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[10] ; OSC_50_BANK2 ; 11.471 ; 11.407 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[11] ; OSC_50_BANK2 ; 11.499 ; 11.435 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[12] ; OSC_50_BANK2 ; 11.420 ; 11.354 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[13] ; OSC_50_BANK2 ; 11.431 ; 11.364 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_ba[*]     ; OSC_50_BANK2 ; 11.424 ; 11.358 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[0]    ; OSC_50_BANK2 ; 11.439 ; 11.373 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[1]    ; OSC_50_BANK2 ; 11.424 ; 11.358 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[2]    ; OSC_50_BANK2 ; 11.436 ; 11.369 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cas_n     ; OSC_50_BANK2 ; 11.488 ; 11.424 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cke[*]    ; OSC_50_BANK2 ; 11.498 ; 11.434 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_cke[0]   ; OSC_50_BANK2 ; 11.498 ; 11.434 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cs_n[*]   ; OSC_50_BANK2 ; 11.417 ; 11.350 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_cs_n[0]  ; OSC_50_BANK2 ; 11.417 ; 11.350 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_odt[*]    ; OSC_50_BANK2 ; 11.421 ; 11.355 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_odt[0]   ; OSC_50_BANK2 ; 11.421 ; 11.355 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_ras_n     ; OSC_50_BANK2 ; 11.437 ; 11.371 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_we_n      ; OSC_50_BANK2 ; 11.489 ; 11.425 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; DVI_TX_CLK        ; OSC_50_BANK2 ; 5.582  ;        ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_D[*]       ; OSC_50_BANK2 ; 7.896  ; 7.770  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[0]      ; OSC_50_BANK2 ; 9.141  ; 8.914  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[1]      ; OSC_50_BANK2 ; 11.205 ; 10.788 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[2]      ; OSC_50_BANK2 ; 9.151  ; 8.836  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[3]      ; OSC_50_BANK2 ; 8.978  ; 8.767  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[4]      ; OSC_50_BANK2 ; 8.742  ; 8.508  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[5]      ; OSC_50_BANK2 ; 8.796  ; 8.521  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[6]      ; OSC_50_BANK2 ; 9.091  ; 8.897  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[7]      ; OSC_50_BANK2 ; 9.172  ; 8.860  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[8]      ; OSC_50_BANK2 ; 8.612  ; 8.408  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[9]      ; OSC_50_BANK2 ; 8.354  ; 8.182  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[10]     ; OSC_50_BANK2 ; 8.734  ; 8.460  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[11]     ; OSC_50_BANK2 ; 8.900  ; 8.646  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[12]     ; OSC_50_BANK2 ; 8.083  ; 7.876  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[13]     ; OSC_50_BANK2 ; 7.896  ; 7.770  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[14]     ; OSC_50_BANK2 ; 8.853  ; 8.627  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[15]     ; OSC_50_BANK2 ; 8.706  ; 8.520  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[16]     ; OSC_50_BANK2 ; 10.262 ; 9.909  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[17]     ; OSC_50_BANK2 ; 8.871  ; 8.693  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[18]     ; OSC_50_BANK2 ; 9.924  ; 9.637  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[19]     ; OSC_50_BANK2 ; 8.855  ; 8.620  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[20]     ; OSC_50_BANK2 ; 9.309  ; 9.010  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[21]     ; OSC_50_BANK2 ; 9.378  ; 9.066  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[22]     ; OSC_50_BANK2 ; 9.453  ; 9.219  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[23]     ; OSC_50_BANK2 ; 9.505  ; 9.258  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_DE         ; OSC_50_BANK2 ; 8.820  ; 8.655  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_HS         ; OSC_50_BANK2 ; 8.156  ; 8.378  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_VS         ; OSC_50_BANK2 ; 9.815  ; 10.128 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_CLK        ; OSC_50_BANK2 ;        ; 5.599  ; Fall       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
+-------------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Propagation Delay                                             ;
+------------+--------------+--------+--------+--------+--------+
; Input Port ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+------------+--------------+--------+--------+--------+--------+
; SW[0]      ; DVI_TX_D[0]  ; 12.909 ; 12.752 ; 12.747 ; 12.605 ;
; SW[0]      ; DVI_TX_D[1]  ; 14.938 ; 14.574 ; 14.771 ; 14.422 ;
; SW[0]      ; DVI_TX_D[2]  ; 12.576 ; 12.297 ; 12.402 ; 12.149 ;
; SW[0]      ; DVI_TX_D[3]  ; 12.535 ; 12.387 ; 12.371 ; 12.238 ;
; SW[0]      ; DVI_TX_D[4]  ; 12.334 ; 12.141 ; 12.163 ; 11.996 ;
; SW[0]      ; DVI_TX_D[5]  ; 12.484 ; 12.273 ; 12.314 ; 12.118 ;
; SW[0]      ; DVI_TX_D[6]  ; 12.605 ; 12.470 ; 12.435 ; 12.315 ;
; SW[0]      ; DVI_TX_D[7]  ; 12.901 ; 12.632 ; 12.733 ; 12.479 ;
; SW[0]      ; DVI_TX_D[8]  ; 12.223 ; 12.018 ; 12.081 ; 11.887 ;
; SW[0]      ; DVI_TX_D[9]  ; 12.117 ; 11.956 ; 11.974 ; 11.825 ;
; SW[0]      ; DVI_TX_D[10] ; 12.484 ; 12.260 ; 12.321 ; 12.112 ;
; SW[0]      ; DVI_TX_D[11] ; 12.325 ; 12.063 ; 12.193 ; 11.933 ;
; SW[0]      ; DVI_TX_D[12] ; 11.720 ; 11.495 ; 11.553 ; 11.368 ;
; SW[0]      ; DVI_TX_D[13] ; 11.464 ; 11.344 ; 11.321 ; 11.212 ;
; SW[0]      ; DVI_TX_D[14] ; 12.528 ; 12.302 ; 12.384 ; 12.170 ;
; SW[0]      ; DVI_TX_D[15] ; 12.301 ; 12.104 ; 12.157 ; 11.972 ;
; SW[0]      ; DVI_TX_D[16] ; 14.030 ; 13.645 ; 13.865 ; 13.520 ;
; SW[0]      ; DVI_TX_D[17] ; 12.547 ; 12.433 ; 12.386 ; 12.287 ;
; SW[0]      ; DVI_TX_D[18] ; 13.647 ; 13.422 ; 13.486 ; 13.276 ;
; SW[0]      ; DVI_TX_D[19] ; 12.529 ; 12.353 ; 12.367 ; 12.206 ;
; SW[0]      ; DVI_TX_D[20] ; 12.829 ; 12.630 ; 12.661 ; 12.477 ;
; SW[0]      ; DVI_TX_D[21] ; 13.063 ; 12.829 ; 12.900 ; 12.681 ;
; SW[0]      ; DVI_TX_D[22] ; 13.304 ; 13.070 ; 13.150 ; 12.932 ;
; SW[0]      ; DVI_TX_D[23] ; 13.241 ; 12.984 ; 13.083 ; 12.845 ;
+------------+--------------+--------+--------+--------+--------+


+---------------------------------------------------------------+
; Minimum Propagation Delay                                     ;
+------------+--------------+--------+--------+--------+--------+
; Input Port ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+------------+--------------+--------+--------+--------+--------+
; SW[0]      ; DVI_TX_D[0]  ; 12.242 ; 12.097 ; 12.099 ; 11.967 ;
; SW[0]      ; DVI_TX_D[1]  ; 14.131 ; 13.794 ; 13.983 ; 13.659 ;
; SW[0]      ; DVI_TX_D[2]  ; 11.908 ; 11.664 ; 11.755 ; 11.526 ;
; SW[0]      ; DVI_TX_D[3]  ; 11.899 ; 11.764 ; 11.753 ; 11.632 ;
; SW[0]      ; DVI_TX_D[4]  ; 11.683 ; 11.519 ; 11.532 ; 11.383 ;
; SW[0]      ; DVI_TX_D[5]  ; 11.851 ; 11.657 ; 11.701 ; 11.520 ;
; SW[0]      ; DVI_TX_D[6]  ; 11.958 ; 11.834 ; 11.808 ; 11.698 ;
; SW[0]      ; DVI_TX_D[7]  ; 12.235 ; 11.987 ; 12.086 ; 11.852 ;
; SW[0]      ; DVI_TX_D[8]  ; 11.606 ; 11.418 ; 11.482 ; 11.305 ;
; SW[0]      ; DVI_TX_D[9]  ; 11.510 ; 11.362 ; 11.385 ; 11.247 ;
; SW[0]      ; DVI_TX_D[10] ; 11.845 ; 11.639 ; 11.702 ; 11.510 ;
; SW[0]      ; DVI_TX_D[11] ; 11.700 ; 11.459 ; 11.584 ; 11.345 ;
; SW[0]      ; DVI_TX_D[12] ; 11.139 ; 10.930 ; 10.993 ; 10.821 ;
; SW[0]      ; DVI_TX_D[13] ; 10.898 ; 10.788 ; 10.773 ; 10.674 ;
; SW[0]      ; DVI_TX_D[14] ; 11.888 ; 11.680 ; 11.762 ; 11.564 ;
; SW[0]      ; DVI_TX_D[15] ; 11.676 ; 11.494 ; 11.549 ; 11.377 ;
; SW[0]      ; DVI_TX_D[16] ; 13.285 ; 12.929 ; 13.140 ; 12.821 ;
; SW[0]      ; DVI_TX_D[17] ; 11.909 ; 11.806 ; 11.767 ; 11.678 ;
; SW[0]      ; DVI_TX_D[18] ; 12.932 ; 12.725 ; 12.790 ; 12.596 ;
; SW[0]      ; DVI_TX_D[19] ; 11.891 ; 11.730 ; 11.748 ; 11.601 ;
; SW[0]      ; DVI_TX_D[20] ; 12.170 ; 11.986 ; 12.021 ; 11.850 ;
; SW[0]      ; DVI_TX_D[21] ; 12.387 ; 12.172 ; 12.244 ; 12.042 ;
; SW[0]      ; DVI_TX_D[22] ; 12.615 ; 12.399 ; 12.479 ; 12.279 ;
; SW[0]      ; DVI_TX_D[23] ; 12.557 ; 12.319 ; 12.417 ; 12.197 ;
+------------+--------------+--------+--------+--------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                                                       ;
+------------------+--------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                                            ;
+------------------+--------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; M1_DDR2_dqs[*]   ; OSC_50_BANK2 ; 8.251 ; 8.251 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]  ; OSC_50_BANK2 ; 8.252 ; 8.252 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]  ; OSC_50_BANK2 ; 8.282 ; 8.282 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]  ; OSC_50_BANK2 ; 8.290 ; 8.289 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]  ; OSC_50_BANK2 ; 8.332 ; 8.331 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]  ; OSC_50_BANK2 ; 8.328 ; 8.327 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]  ; OSC_50_BANK2 ; 8.313 ; 8.312 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]  ; OSC_50_BANK2 ; 8.251 ; 8.251 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]  ; OSC_50_BANK2 ; 8.300 ; 8.299 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]  ; OSC_50_BANK2 ; 8.251 ; 8.251 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0] ; OSC_50_BANK2 ; 8.252 ; 8.252 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1] ; OSC_50_BANK2 ; 8.282 ; 8.282 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2] ; OSC_50_BANK2 ; 8.290 ; 8.289 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3] ; OSC_50_BANK2 ; 8.332 ; 8.331 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4] ; OSC_50_BANK2 ; 8.328 ; 8.327 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5] ; OSC_50_BANK2 ; 8.313 ; 8.312 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6] ; OSC_50_BANK2 ; 8.251 ; 8.251 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7] ; OSC_50_BANK2 ; 8.300 ; 8.299 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqs[*]   ; OSC_50_BANK2 ; 8.292 ; 8.292 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]  ; OSC_50_BANK2 ; 8.293 ; 8.293 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]  ; OSC_50_BANK2 ; 8.323 ; 8.323 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]  ; OSC_50_BANK2 ; 8.332 ; 8.331 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]  ; OSC_50_BANK2 ; 8.373 ; 8.372 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]  ; OSC_50_BANK2 ; 8.369 ; 8.368 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]  ; OSC_50_BANK2 ; 8.354 ; 8.353 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]  ; OSC_50_BANK2 ; 8.292 ; 8.292 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]  ; OSC_50_BANK2 ; 8.341 ; 8.340 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]  ; OSC_50_BANK2 ; 8.292 ; 8.292 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0] ; OSC_50_BANK2 ; 8.293 ; 8.293 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1] ; OSC_50_BANK2 ; 8.323 ; 8.323 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2] ; OSC_50_BANK2 ; 8.332 ; 8.331 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3] ; OSC_50_BANK2 ; 8.373 ; 8.372 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4] ; OSC_50_BANK2 ; 8.369 ; 8.368 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5] ; OSC_50_BANK2 ; 8.354 ; 8.353 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6] ; OSC_50_BANK2 ; 8.292 ; 8.292 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7] ; OSC_50_BANK2 ; 8.341 ; 8.340 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dq[*]    ; OSC_50_BANK2 ; 7.642 ; 7.584 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[0]   ; OSC_50_BANK2 ; 7.709 ; 7.652 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[1]   ; OSC_50_BANK2 ; 7.651 ; 7.592 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[2]   ; OSC_50_BANK2 ; 7.710 ; 7.653 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[3]   ; OSC_50_BANK2 ; 7.709 ; 7.652 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[4]   ; OSC_50_BANK2 ; 7.663 ; 7.604 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[5]   ; OSC_50_BANK2 ; 7.662 ; 7.604 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[6]   ; OSC_50_BANK2 ; 7.663 ; 7.604 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[7]   ; OSC_50_BANK2 ; 7.662 ; 7.604 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[8]   ; OSC_50_BANK2 ; 7.682 ; 7.623 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[9]   ; OSC_50_BANK2 ; 7.747 ; 7.690 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[10]  ; OSC_50_BANK2 ; 7.700 ; 7.642 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[11]  ; OSC_50_BANK2 ; 7.701 ; 7.642 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[12]  ; OSC_50_BANK2 ; 7.690 ; 7.631 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[13]  ; OSC_50_BANK2 ; 7.689 ; 7.631 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[14]  ; OSC_50_BANK2 ; 7.681 ; 7.623 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[15]  ; OSC_50_BANK2 ; 7.736 ; 7.679 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[16]  ; OSC_50_BANK2 ; 7.656 ; 7.597 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[17]  ; OSC_50_BANK2 ; 7.670 ; 7.612 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[18]  ; OSC_50_BANK2 ; 7.642 ; 7.584 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[19]  ; OSC_50_BANK2 ; 7.702 ; 7.645 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[20]  ; OSC_50_BANK2 ; 7.655 ; 7.597 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[21]  ; OSC_50_BANK2 ; 7.671 ; 7.612 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[22]  ; OSC_50_BANK2 ; 7.717 ; 7.660 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[23]  ; OSC_50_BANK2 ; 7.643 ; 7.584 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[24]  ; OSC_50_BANK2 ; 7.684 ; 7.626 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[25]  ; OSC_50_BANK2 ; 7.731 ; 7.674 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[26]  ; OSC_50_BANK2 ; 7.739 ; 7.682 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[27]  ; OSC_50_BANK2 ; 7.692 ; 7.634 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[28]  ; OSC_50_BANK2 ; 7.685 ; 7.626 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[29]  ; OSC_50_BANK2 ; 7.732 ; 7.675 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[30]  ; OSC_50_BANK2 ; 7.684 ; 7.626 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[31]  ; OSC_50_BANK2 ; 7.685 ; 7.626 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[32]  ; OSC_50_BANK2 ; 7.743 ; 7.686 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[33]  ; OSC_50_BANK2 ; 7.697 ; 7.638 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[34]  ; OSC_50_BANK2 ; 7.670 ; 7.612 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[35]  ; OSC_50_BANK2 ; 7.696 ; 7.638 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[36]  ; OSC_50_BANK2 ; 7.671 ; 7.612 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[37]  ; OSC_50_BANK2 ; 7.678 ; 7.620 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[38]  ; OSC_50_BANK2 ; 7.717 ; 7.660 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[39]  ; OSC_50_BANK2 ; 7.679 ; 7.620 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[40]  ; OSC_50_BANK2 ; 7.726 ; 7.669 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[41]  ; OSC_50_BANK2 ; 7.678 ; 7.620 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[42]  ; OSC_50_BANK2 ; 7.714 ; 7.657 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[43]  ; OSC_50_BANK2 ; 7.659 ; 7.601 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[44]  ; OSC_50_BANK2 ; 7.679 ; 7.620 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[45]  ; OSC_50_BANK2 ; 7.725 ; 7.668 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[46]  ; OSC_50_BANK2 ; 7.667 ; 7.609 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[47]  ; OSC_50_BANK2 ; 7.668 ; 7.609 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[48]  ; OSC_50_BANK2 ; 7.645 ; 7.586 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[49]  ; OSC_50_BANK2 ; 7.644 ; 7.586 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[50]  ; OSC_50_BANK2 ; 7.666 ; 7.608 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[51]  ; OSC_50_BANK2 ; 7.646 ; 7.587 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[52]  ; OSC_50_BANK2 ; 7.714 ; 7.657 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[53]  ; OSC_50_BANK2 ; 7.713 ; 7.656 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[54]  ; OSC_50_BANK2 ; 7.692 ; 7.635 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[55]  ; OSC_50_BANK2 ; 7.645 ; 7.587 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[56]  ; OSC_50_BANK2 ; 7.657 ; 7.599 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[57]  ; OSC_50_BANK2 ; 7.658 ; 7.599 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[58]  ; OSC_50_BANK2 ; 7.647 ; 7.588 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[59]  ; OSC_50_BANK2 ; 7.660 ; 7.601 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[60]  ; OSC_50_BANK2 ; 7.705 ; 7.648 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[61]  ; OSC_50_BANK2 ; 7.704 ; 7.647 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[62]  ; OSC_50_BANK2 ; 7.659 ; 7.601 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[63]  ; OSC_50_BANK2 ; 7.706 ; 7.649 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
+------------------+--------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                                                               ;
+------------------+--------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                                            ;
+------------------+--------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; M1_DDR2_dqs[*]   ; OSC_50_BANK2 ; 7.999 ; 7.997 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]  ; OSC_50_BANK2 ; 7.999 ; 7.997 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]  ; OSC_50_BANK2 ; 8.029 ; 8.027 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]  ; OSC_50_BANK2 ; 8.036 ; 8.035 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]  ; OSC_50_BANK2 ; 8.077 ; 8.076 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]  ; OSC_50_BANK2 ; 8.072 ; 8.071 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]  ; OSC_50_BANK2 ; 8.058 ; 8.057 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]  ; OSC_50_BANK2 ; 7.999 ; 7.997 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]  ; OSC_50_BANK2 ; 8.045 ; 8.044 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]  ; OSC_50_BANK2 ; 7.999 ; 7.997 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0] ; OSC_50_BANK2 ; 7.999 ; 7.997 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1] ; OSC_50_BANK2 ; 8.029 ; 8.027 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2] ; OSC_50_BANK2 ; 8.036 ; 8.035 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3] ; OSC_50_BANK2 ; 8.077 ; 8.076 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4] ; OSC_50_BANK2 ; 8.072 ; 8.071 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5] ; OSC_50_BANK2 ; 8.058 ; 8.057 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6] ; OSC_50_BANK2 ; 7.999 ; 7.997 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7] ; OSC_50_BANK2 ; 8.045 ; 8.044 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqs[*]   ; OSC_50_BANK2 ; 8.042 ; 8.040 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]  ; OSC_50_BANK2 ; 8.042 ; 8.040 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]  ; OSC_50_BANK2 ; 8.072 ; 8.070 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]  ; OSC_50_BANK2 ; 8.079 ; 8.078 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]  ; OSC_50_BANK2 ; 8.120 ; 8.119 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]  ; OSC_50_BANK2 ; 8.116 ; 8.115 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]  ; OSC_50_BANK2 ; 8.101 ; 8.100 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]  ; OSC_50_BANK2 ; 8.042 ; 8.040 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]  ; OSC_50_BANK2 ; 8.088 ; 8.087 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]  ; OSC_50_BANK2 ; 8.042 ; 8.040 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0] ; OSC_50_BANK2 ; 8.042 ; 8.040 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1] ; OSC_50_BANK2 ; 8.072 ; 8.070 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2] ; OSC_50_BANK2 ; 8.079 ; 8.078 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3] ; OSC_50_BANK2 ; 8.120 ; 8.119 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4] ; OSC_50_BANK2 ; 8.116 ; 8.115 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5] ; OSC_50_BANK2 ; 8.101 ; 8.100 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6] ; OSC_50_BANK2 ; 8.042 ; 8.040 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7] ; OSC_50_BANK2 ; 8.088 ; 8.087 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dq[*]    ; OSC_50_BANK2 ; 7.388 ; 7.330 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[0]   ; OSC_50_BANK2 ; 7.453 ; 7.396 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[1]   ; OSC_50_BANK2 ; 7.397 ; 7.338 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[2]   ; OSC_50_BANK2 ; 7.454 ; 7.397 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[3]   ; OSC_50_BANK2 ; 7.453 ; 7.396 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[4]   ; OSC_50_BANK2 ; 7.407 ; 7.348 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[5]   ; OSC_50_BANK2 ; 7.406 ; 7.348 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[6]   ; OSC_50_BANK2 ; 7.407 ; 7.348 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[7]   ; OSC_50_BANK2 ; 7.406 ; 7.348 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[8]   ; OSC_50_BANK2 ; 7.426 ; 7.367 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[9]   ; OSC_50_BANK2 ; 7.490 ; 7.433 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[10]  ; OSC_50_BANK2 ; 7.443 ; 7.385 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[11]  ; OSC_50_BANK2 ; 7.444 ; 7.385 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[12]  ; OSC_50_BANK2 ; 7.434 ; 7.375 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[13]  ; OSC_50_BANK2 ; 7.433 ; 7.375 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[14]  ; OSC_50_BANK2 ; 7.425 ; 7.367 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[15]  ; OSC_50_BANK2 ; 7.480 ; 7.423 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[16]  ; OSC_50_BANK2 ; 7.401 ; 7.342 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[17]  ; OSC_50_BANK2 ; 7.413 ; 7.355 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[18]  ; OSC_50_BANK2 ; 7.388 ; 7.330 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[19]  ; OSC_50_BANK2 ; 7.447 ; 7.390 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[20]  ; OSC_50_BANK2 ; 7.400 ; 7.342 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[21]  ; OSC_50_BANK2 ; 7.414 ; 7.355 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[22]  ; OSC_50_BANK2 ; 7.460 ; 7.403 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[23]  ; OSC_50_BANK2 ; 7.389 ; 7.330 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[24]  ; OSC_50_BANK2 ; 7.427 ; 7.369 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[25]  ; OSC_50_BANK2 ; 7.474 ; 7.417 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[26]  ; OSC_50_BANK2 ; 7.483 ; 7.426 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[27]  ; OSC_50_BANK2 ; 7.436 ; 7.378 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[28]  ; OSC_50_BANK2 ; 7.428 ; 7.369 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[29]  ; OSC_50_BANK2 ; 7.475 ; 7.418 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[30]  ; OSC_50_BANK2 ; 7.428 ; 7.370 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[31]  ; OSC_50_BANK2 ; 7.429 ; 7.370 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[32]  ; OSC_50_BANK2 ; 7.486 ; 7.429 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[33]  ; OSC_50_BANK2 ; 7.440 ; 7.381 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[34]  ; OSC_50_BANK2 ; 7.414 ; 7.356 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[35]  ; OSC_50_BANK2 ; 7.439 ; 7.381 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[36]  ; OSC_50_BANK2 ; 7.415 ; 7.356 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[37]  ; OSC_50_BANK2 ; 7.423 ; 7.365 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[38]  ; OSC_50_BANK2 ; 7.461 ; 7.404 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[39]  ; OSC_50_BANK2 ; 7.424 ; 7.365 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[40]  ; OSC_50_BANK2 ; 7.470 ; 7.413 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[41]  ; OSC_50_BANK2 ; 7.422 ; 7.364 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[42]  ; OSC_50_BANK2 ; 7.458 ; 7.401 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[43]  ; OSC_50_BANK2 ; 7.405 ; 7.347 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[44]  ; OSC_50_BANK2 ; 7.423 ; 7.364 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[45]  ; OSC_50_BANK2 ; 7.469 ; 7.412 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[46]  ; OSC_50_BANK2 ; 7.411 ; 7.353 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[47]  ; OSC_50_BANK2 ; 7.412 ; 7.353 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[48]  ; OSC_50_BANK2 ; 7.391 ; 7.332 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[49]  ; OSC_50_BANK2 ; 7.390 ; 7.332 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[50]  ; OSC_50_BANK2 ; 7.410 ; 7.352 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[51]  ; OSC_50_BANK2 ; 7.391 ; 7.332 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[52]  ; OSC_50_BANK2 ; 7.458 ; 7.401 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[53]  ; OSC_50_BANK2 ; 7.457 ; 7.400 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[54]  ; OSC_50_BANK2 ; 7.437 ; 7.380 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[55]  ; OSC_50_BANK2 ; 7.390 ; 7.332 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[56]  ; OSC_50_BANK2 ; 7.401 ; 7.343 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[57]  ; OSC_50_BANK2 ; 7.402 ; 7.343 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[58]  ; OSC_50_BANK2 ; 7.393 ; 7.334 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[59]  ; OSC_50_BANK2 ; 7.405 ; 7.346 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[60]  ; OSC_50_BANK2 ; 7.449 ; 7.392 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[61]  ; OSC_50_BANK2 ; 7.448 ; 7.391 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[62]  ; OSC_50_BANK2 ; 7.404 ; 7.346 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[63]  ; OSC_50_BANK2 ; 7.451 ; 7.394 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
+------------------+--------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                                                              ;
+------------------+--------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                                                            ;
+------------------+--------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; M1_DDR2_dqs[*]   ; OSC_50_BANK2 ; 8.238     ; 8.238     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]  ; OSC_50_BANK2 ; 8.239     ; 8.239     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]  ; OSC_50_BANK2 ; 8.269     ; 8.269     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]  ; OSC_50_BANK2 ; 8.276     ; 8.277     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]  ; OSC_50_BANK2 ; 8.318     ; 8.319     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]  ; OSC_50_BANK2 ; 8.314     ; 8.315     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]  ; OSC_50_BANK2 ; 8.299     ; 8.300     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]  ; OSC_50_BANK2 ; 8.238     ; 8.238     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]  ; OSC_50_BANK2 ; 8.286     ; 8.287     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]  ; OSC_50_BANK2 ; 8.238     ; 8.238     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0] ; OSC_50_BANK2 ; 8.239     ; 8.239     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1] ; OSC_50_BANK2 ; 8.269     ; 8.269     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2] ; OSC_50_BANK2 ; 8.276     ; 8.277     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3] ; OSC_50_BANK2 ; 8.318     ; 8.319     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4] ; OSC_50_BANK2 ; 8.314     ; 8.315     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5] ; OSC_50_BANK2 ; 8.299     ; 8.300     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6] ; OSC_50_BANK2 ; 8.238     ; 8.238     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7] ; OSC_50_BANK2 ; 8.286     ; 8.287     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqs[*]   ; OSC_50_BANK2 ; 8.280     ; 8.280     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]  ; OSC_50_BANK2 ; 8.281     ; 8.281     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]  ; OSC_50_BANK2 ; 8.311     ; 8.311     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]  ; OSC_50_BANK2 ; 8.319     ; 8.320     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]  ; OSC_50_BANK2 ; 8.360     ; 8.361     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]  ; OSC_50_BANK2 ; 8.356     ; 8.357     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]  ; OSC_50_BANK2 ; 8.341     ; 8.342     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]  ; OSC_50_BANK2 ; 8.280     ; 8.280     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]  ; OSC_50_BANK2 ; 8.328     ; 8.329     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]  ; OSC_50_BANK2 ; 8.280     ; 8.280     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0] ; OSC_50_BANK2 ; 8.281     ; 8.281     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1] ; OSC_50_BANK2 ; 8.311     ; 8.311     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2] ; OSC_50_BANK2 ; 8.319     ; 8.320     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3] ; OSC_50_BANK2 ; 8.360     ; 8.361     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4] ; OSC_50_BANK2 ; 8.356     ; 8.357     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5] ; OSC_50_BANK2 ; 8.341     ; 8.342     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6] ; OSC_50_BANK2 ; 8.280     ; 8.280     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7] ; OSC_50_BANK2 ; 8.328     ; 8.329     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dq[*]    ; OSC_50_BANK2 ; 7.568     ; 7.626     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[0]   ; OSC_50_BANK2 ; 7.636     ; 7.693     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[1]   ; OSC_50_BANK2 ; 7.576     ; 7.635     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[2]   ; OSC_50_BANK2 ; 7.637     ; 7.694     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[3]   ; OSC_50_BANK2 ; 7.636     ; 7.693     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[4]   ; OSC_50_BANK2 ; 7.588     ; 7.647     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[5]   ; OSC_50_BANK2 ; 7.588     ; 7.646     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[6]   ; OSC_50_BANK2 ; 7.588     ; 7.647     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[7]   ; OSC_50_BANK2 ; 7.588     ; 7.646     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[8]   ; OSC_50_BANK2 ; 7.607     ; 7.666     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[9]   ; OSC_50_BANK2 ; 7.674     ; 7.731     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[10]  ; OSC_50_BANK2 ; 7.626     ; 7.684     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[11]  ; OSC_50_BANK2 ; 7.626     ; 7.685     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[12]  ; OSC_50_BANK2 ; 7.615     ; 7.674     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[13]  ; OSC_50_BANK2 ; 7.615     ; 7.673     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[14]  ; OSC_50_BANK2 ; 7.607     ; 7.665     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[15]  ; OSC_50_BANK2 ; 7.663     ; 7.720     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[16]  ; OSC_50_BANK2 ; 7.581     ; 7.640     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[17]  ; OSC_50_BANK2 ; 7.596     ; 7.654     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[18]  ; OSC_50_BANK2 ; 7.568     ; 7.626     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[19]  ; OSC_50_BANK2 ; 7.629     ; 7.686     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[20]  ; OSC_50_BANK2 ; 7.581     ; 7.639     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[21]  ; OSC_50_BANK2 ; 7.596     ; 7.655     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[22]  ; OSC_50_BANK2 ; 7.644     ; 7.701     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[23]  ; OSC_50_BANK2 ; 7.568     ; 7.627     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[24]  ; OSC_50_BANK2 ; 7.610     ; 7.668     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[25]  ; OSC_50_BANK2 ; 7.658     ; 7.715     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[26]  ; OSC_50_BANK2 ; 7.666     ; 7.723     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[27]  ; OSC_50_BANK2 ; 7.618     ; 7.676     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[28]  ; OSC_50_BANK2 ; 7.610     ; 7.669     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[29]  ; OSC_50_BANK2 ; 7.659     ; 7.716     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[30]  ; OSC_50_BANK2 ; 7.610     ; 7.668     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[31]  ; OSC_50_BANK2 ; 7.610     ; 7.669     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[32]  ; OSC_50_BANK2 ; 7.670     ; 7.727     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[33]  ; OSC_50_BANK2 ; 7.622     ; 7.681     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[34]  ; OSC_50_BANK2 ; 7.596     ; 7.654     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[35]  ; OSC_50_BANK2 ; 7.622     ; 7.680     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[36]  ; OSC_50_BANK2 ; 7.596     ; 7.655     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[37]  ; OSC_50_BANK2 ; 7.604     ; 7.662     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[38]  ; OSC_50_BANK2 ; 7.644     ; 7.701     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[39]  ; OSC_50_BANK2 ; 7.604     ; 7.663     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[40]  ; OSC_50_BANK2 ; 7.653     ; 7.710     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[41]  ; OSC_50_BANK2 ; 7.604     ; 7.662     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[42]  ; OSC_50_BANK2 ; 7.641     ; 7.698     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[43]  ; OSC_50_BANK2 ; 7.585     ; 7.643     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[44]  ; OSC_50_BANK2 ; 7.604     ; 7.663     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[45]  ; OSC_50_BANK2 ; 7.652     ; 7.709     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[46]  ; OSC_50_BANK2 ; 7.593     ; 7.651     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[47]  ; OSC_50_BANK2 ; 7.593     ; 7.652     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[48]  ; OSC_50_BANK2 ; 7.570     ; 7.629     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[49]  ; OSC_50_BANK2 ; 7.570     ; 7.628     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[50]  ; OSC_50_BANK2 ; 7.592     ; 7.650     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[51]  ; OSC_50_BANK2 ; 7.571     ; 7.630     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[52]  ; OSC_50_BANK2 ; 7.641     ; 7.698     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[53]  ; OSC_50_BANK2 ; 7.640     ; 7.697     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[54]  ; OSC_50_BANK2 ; 7.619     ; 7.676     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[55]  ; OSC_50_BANK2 ; 7.571     ; 7.629     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[56]  ; OSC_50_BANK2 ; 7.583     ; 7.641     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[57]  ; OSC_50_BANK2 ; 7.583     ; 7.642     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[58]  ; OSC_50_BANK2 ; 7.572     ; 7.631     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[59]  ; OSC_50_BANK2 ; 7.585     ; 7.644     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[60]  ; OSC_50_BANK2 ; 7.632     ; 7.689     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[61]  ; OSC_50_BANK2 ; 7.631     ; 7.688     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[62]  ; OSC_50_BANK2 ; 7.585     ; 7.643     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[63]  ; OSC_50_BANK2 ; 7.633     ; 7.690     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
+------------------+--------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                                                      ;
+------------------+--------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                                                            ;
+------------------+--------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; M1_DDR2_dqs[*]   ; OSC_50_BANK2 ; 7.985     ; 7.987     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]  ; OSC_50_BANK2 ; 7.985     ; 7.987     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]  ; OSC_50_BANK2 ; 8.015     ; 8.017     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]  ; OSC_50_BANK2 ; 8.023     ; 8.024     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]  ; OSC_50_BANK2 ; 8.064     ; 8.065     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]  ; OSC_50_BANK2 ; 8.059     ; 8.060     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]  ; OSC_50_BANK2 ; 8.045     ; 8.046     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]  ; OSC_50_BANK2 ; 7.985     ; 7.987     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]  ; OSC_50_BANK2 ; 8.032     ; 8.033     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]  ; OSC_50_BANK2 ; 7.985     ; 7.987     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0] ; OSC_50_BANK2 ; 7.985     ; 7.987     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1] ; OSC_50_BANK2 ; 8.015     ; 8.017     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2] ; OSC_50_BANK2 ; 8.023     ; 8.024     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3] ; OSC_50_BANK2 ; 8.064     ; 8.065     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4] ; OSC_50_BANK2 ; 8.059     ; 8.060     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5] ; OSC_50_BANK2 ; 8.045     ; 8.046     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6] ; OSC_50_BANK2 ; 7.985     ; 7.987     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7] ; OSC_50_BANK2 ; 8.032     ; 8.033     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqs[*]   ; OSC_50_BANK2 ; 8.028     ; 8.030     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]  ; OSC_50_BANK2 ; 8.028     ; 8.030     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]  ; OSC_50_BANK2 ; 8.058     ; 8.060     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]  ; OSC_50_BANK2 ; 8.066     ; 8.067     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]  ; OSC_50_BANK2 ; 8.107     ; 8.108     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]  ; OSC_50_BANK2 ; 8.103     ; 8.104     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]  ; OSC_50_BANK2 ; 8.088     ; 8.089     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]  ; OSC_50_BANK2 ; 8.028     ; 8.030     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]  ; OSC_50_BANK2 ; 8.075     ; 8.076     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]  ; OSC_50_BANK2 ; 8.028     ; 8.030     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0] ; OSC_50_BANK2 ; 8.028     ; 8.030     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1] ; OSC_50_BANK2 ; 8.058     ; 8.060     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2] ; OSC_50_BANK2 ; 8.066     ; 8.067     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3] ; OSC_50_BANK2 ; 8.107     ; 8.108     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4] ; OSC_50_BANK2 ; 8.103     ; 8.104     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5] ; OSC_50_BANK2 ; 8.088     ; 8.089     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6] ; OSC_50_BANK2 ; 8.028     ; 8.030     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7] ; OSC_50_BANK2 ; 8.075     ; 8.076     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dq[*]    ; OSC_50_BANK2 ; 7.315     ; 7.373     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[0]   ; OSC_50_BANK2 ; 7.381     ; 7.438     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[1]   ; OSC_50_BANK2 ; 7.323     ; 7.382     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[2]   ; OSC_50_BANK2 ; 7.382     ; 7.439     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[3]   ; OSC_50_BANK2 ; 7.381     ; 7.438     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[4]   ; OSC_50_BANK2 ; 7.333     ; 7.392     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[5]   ; OSC_50_BANK2 ; 7.333     ; 7.391     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[6]   ; OSC_50_BANK2 ; 7.333     ; 7.392     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[7]   ; OSC_50_BANK2 ; 7.333     ; 7.391     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[8]   ; OSC_50_BANK2 ; 7.352     ; 7.411     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[9]   ; OSC_50_BANK2 ; 7.418     ; 7.475     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[10]  ; OSC_50_BANK2 ; 7.370     ; 7.428     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[11]  ; OSC_50_BANK2 ; 7.370     ; 7.429     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[12]  ; OSC_50_BANK2 ; 7.360     ; 7.419     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[13]  ; OSC_50_BANK2 ; 7.360     ; 7.418     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[14]  ; OSC_50_BANK2 ; 7.352     ; 7.410     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[15]  ; OSC_50_BANK2 ; 7.408     ; 7.465     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[16]  ; OSC_50_BANK2 ; 7.327     ; 7.386     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[17]  ; OSC_50_BANK2 ; 7.340     ; 7.398     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[18]  ; OSC_50_BANK2 ; 7.315     ; 7.373     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[19]  ; OSC_50_BANK2 ; 7.375     ; 7.432     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[20]  ; OSC_50_BANK2 ; 7.327     ; 7.385     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[21]  ; OSC_50_BANK2 ; 7.340     ; 7.399     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[22]  ; OSC_50_BANK2 ; 7.388     ; 7.445     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[23]  ; OSC_50_BANK2 ; 7.315     ; 7.374     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[24]  ; OSC_50_BANK2 ; 7.354     ; 7.412     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[25]  ; OSC_50_BANK2 ; 7.402     ; 7.459     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[26]  ; OSC_50_BANK2 ; 7.411     ; 7.468     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[27]  ; OSC_50_BANK2 ; 7.363     ; 7.421     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[28]  ; OSC_50_BANK2 ; 7.354     ; 7.413     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[29]  ; OSC_50_BANK2 ; 7.403     ; 7.460     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[30]  ; OSC_50_BANK2 ; 7.355     ; 7.413     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[31]  ; OSC_50_BANK2 ; 7.355     ; 7.414     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[32]  ; OSC_50_BANK2 ; 7.414     ; 7.471     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[33]  ; OSC_50_BANK2 ; 7.366     ; 7.425     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[34]  ; OSC_50_BANK2 ; 7.341     ; 7.399     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[35]  ; OSC_50_BANK2 ; 7.366     ; 7.424     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[36]  ; OSC_50_BANK2 ; 7.341     ; 7.400     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[37]  ; OSC_50_BANK2 ; 7.350     ; 7.408     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[38]  ; OSC_50_BANK2 ; 7.389     ; 7.446     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[39]  ; OSC_50_BANK2 ; 7.350     ; 7.409     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[40]  ; OSC_50_BANK2 ; 7.398     ; 7.455     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[41]  ; OSC_50_BANK2 ; 7.349     ; 7.407     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[42]  ; OSC_50_BANK2 ; 7.386     ; 7.443     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[43]  ; OSC_50_BANK2 ; 7.332     ; 7.390     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[44]  ; OSC_50_BANK2 ; 7.349     ; 7.408     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[45]  ; OSC_50_BANK2 ; 7.397     ; 7.454     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[46]  ; OSC_50_BANK2 ; 7.338     ; 7.396     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[47]  ; OSC_50_BANK2 ; 7.338     ; 7.397     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[48]  ; OSC_50_BANK2 ; 7.317     ; 7.376     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[49]  ; OSC_50_BANK2 ; 7.317     ; 7.375     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[50]  ; OSC_50_BANK2 ; 7.337     ; 7.395     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[51]  ; OSC_50_BANK2 ; 7.317     ; 7.376     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[52]  ; OSC_50_BANK2 ; 7.386     ; 7.443     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[53]  ; OSC_50_BANK2 ; 7.385     ; 7.442     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[54]  ; OSC_50_BANK2 ; 7.365     ; 7.422     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[55]  ; OSC_50_BANK2 ; 7.317     ; 7.375     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[56]  ; OSC_50_BANK2 ; 7.328     ; 7.386     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[57]  ; OSC_50_BANK2 ; 7.328     ; 7.387     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[58]  ; OSC_50_BANK2 ; 7.319     ; 7.378     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[59]  ; OSC_50_BANK2 ; 7.331     ; 7.390     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[60]  ; OSC_50_BANK2 ; 7.377     ; 7.434     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[61]  ; OSC_50_BANK2 ; 7.376     ; 7.433     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[62]  ; OSC_50_BANK2 ; 7.331     ; 7.389     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[63]  ; OSC_50_BANK2 ; 7.379     ; 7.436     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
+------------------+--------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 32
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 5.911 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                       ; Synchronization Node                                                                                                                                                                                                                       ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[3]              ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[3]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[6] ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[1] ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[6]              ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[6]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[3] ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[2] ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[7]              ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[7]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[2]              ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[2]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[7] ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[4]              ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[4]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[0] ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[4] ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[0]              ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[0]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[5] ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[1]              ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[1]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[5]              ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[5]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[7]      ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[7]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[6]      ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[6]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[3]      ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[3]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[4]      ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[4]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[0]      ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[0]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[2]      ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[2]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[1]      ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[1]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[5]      ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[5]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[4]         ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[0]         ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[6]         ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[2]         ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[7]         ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[3]         ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[1]         ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[5]         ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 5.911                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 20.24                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 4.366        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 1.545        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 7.138                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 4.437        ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 2.701        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 7.531                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 3.990        ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 3.541        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 7.730                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 20.24                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 4.309        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 3.421        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 7.814                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 4.319        ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 3.495        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 7.890                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 4.292        ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 3.598        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 7.903                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 20.24                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 4.320        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 3.583        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 8.077                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 20.24                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 4.311        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 3.766        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 8.101                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 4.356        ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 3.745        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 8.229                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 20.24                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 4.305        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 3.924        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 8.258                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 4.326        ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 3.932        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 8.270                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 4.355        ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 3.915        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 8.340                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 20.24                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 4.303        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 4.037        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 8.370                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 4.460        ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 3.910        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 8.684                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 20.24                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 4.349        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 4.335        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 8.745                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 20.24                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 4.337        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 4.408        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 15.321                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 5.484        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 5.014        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 4.823        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 15.351                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 5.516        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 5.012        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 4.823        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 15.353                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 5.416        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 5.037        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 4.900        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 15.412                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 5.480        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 5.109        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 4.823        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 15.567                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 5.522        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 5.145        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 4.900        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 15.592                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 5.487        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 5.205        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 4.900        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 15.862                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 5.443        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 5.519        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 4.900        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 15.973                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 5.615        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 5.535        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 4.823        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 78.250                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 39.362       ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 38.888       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 78.386                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 39.356       ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 39.030       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 78.396                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 39.358       ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 39.038       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 78.494                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 39.370       ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 39.124       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 78.508                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 39.408       ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 39.100       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 78.522                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 39.373       ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 39.149       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 78.628                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 39.359       ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 39.269       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 78.676                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 39.407       ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 39.269       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 900mV 0C Model Setup Summary                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; -1.326 ; -48.010       ;
; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ; -0.518 ; -23.822       ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ; 0.778  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ; 1.048  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ; 1.056  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ; 1.491  ; 0.000         ;
; sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                   ; 2.853  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ; 3.250  ; 0.000         ;
; D5M_PIXLCLK                                                                                                                                ; 17.075 ; 0.000         ;
; OSC_50_BANK2                                                                                                                               ; 18.164 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 900mV 0C Model Hold Summary                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ; -0.101 ; -12.776       ;
; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ; 0.106  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; 0.127  ; 0.000         ;
; OSC_50_BANK2                                                                                                                               ; 0.130  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ; 0.152  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ; 0.153  ; 0.000         ;
; sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                   ; 0.155  ; 0.000         ;
; D5M_PIXLCLK                                                                                                                                ; 0.178  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ; 0.478  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ; 1.132  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 900mV 0C Model Recovery Summary                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ; -4.044 ; -196.249      ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; -1.904 ; -125.347      ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ; 0.557  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ; 1.877  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ; 2.711  ; 0.000         ;
; sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                   ; 4.835  ; 0.000         ;
; OSC_50_BANK2                                                                                                                               ; 16.962 ; 0.000         ;
; D5M_PIXLCLK                                                                                                                                ; 17.955 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 900mV 0C Model Removal Summary                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                      ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ; 0.204 ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; 0.264 ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ; 0.294 ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ; 0.376 ; 0.000         ;
; D5M_PIXLCLK                                                                                                                                ; 0.810 ; 0.000         ;
; OSC_50_BANK2                                                                                                                               ; 0.834 ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ; 1.306 ; 0.000         ;
; sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                   ; 3.330 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 900mV 0C Model Minimum Pulse Width Summary                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                   ; 0.000  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ; 0.484  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ; 0.505  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ; 0.833  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; 1.716  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ; 2.085  ; 0.000         ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ; 2.155  ; 0.000         ;
; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ; 2.331  ; 0.000         ;
; OSC_50_BANK2                                                                                                                               ; 9.334  ; 0.000         ;
; D5M_PIXLCLK                                                                                                                                ; 18.735 ; 0.000         ;
; sys_pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                   ; 19.974 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                ;
+-----------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port       ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                            ;
+-----------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; D5M_D[*]        ; D5M_PIXLCLK  ; 2.318  ; 2.764  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[0]       ; D5M_PIXLCLK  ; 1.701  ; 2.172  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[1]       ; D5M_PIXLCLK  ; 1.689  ; 2.163  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[2]       ; D5M_PIXLCLK  ; 1.843  ; 2.317  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[3]       ; D5M_PIXLCLK  ; 1.351  ; 1.808  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[4]       ; D5M_PIXLCLK  ; 2.217  ; 2.680  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[5]       ; D5M_PIXLCLK  ; 1.613  ; 2.049  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[6]       ; D5M_PIXLCLK  ; 1.876  ; 2.340  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[7]       ; D5M_PIXLCLK  ; 1.726  ; 2.176  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[8]       ; D5M_PIXLCLK  ; 2.133  ; 2.597  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[9]       ; D5M_PIXLCLK  ; 2.318  ; 2.764  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[10]      ; D5M_PIXLCLK  ; 2.235  ; 2.692  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[11]      ; D5M_PIXLCLK  ; 2.145  ; 2.602  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
; D5M_FVAL        ; D5M_PIXLCLK  ; 1.581  ; 2.069  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
; D5M_LVAL        ; D5M_PIXLCLK  ; 1.556  ; 2.044  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
; BUTTON[*]       ; D5M_PIXLCLK  ; 2.902  ; 3.297  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  BUTTON[0]      ; D5M_PIXLCLK  ; 2.902  ; 3.297  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  BUTTON[2]      ; D5M_PIXLCLK  ; 1.835  ; 2.260  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  BUTTON[3]      ; D5M_PIXLCLK  ; 2.230  ; 2.654  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
; BUTTON[*]       ; OSC_50_BANK2 ; 2.782  ; 3.183  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
;  BUTTON[1]      ; OSC_50_BANK2 ; 2.782  ; 3.183  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; SLIDE_SW[*]     ; OSC_50_BANK2 ; 3.372  ; 3.661  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
;  SLIDE_SW[0]    ; OSC_50_BANK2 ; 3.372  ; 3.661  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; BUTTON[*]       ; OSC_50_BANK2 ; 2.187  ; 2.509  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0]      ; OSC_50_BANK2 ; 2.187  ; 2.509  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; M1_DDR2_clk[*]  ; OSC_50_BANK2 ; -2.772 ; -2.767 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ;
;  M1_DDR2_clk[0] ; OSC_50_BANK2 ; -2.772 ; -2.767 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ;
+-----------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                 ;
+-----------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port       ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                            ;
+-----------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; D5M_D[*]        ; D5M_PIXLCLK  ; -1.093 ; -1.547 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[0]       ; D5M_PIXLCLK  ; -1.449 ; -1.916 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[1]       ; D5M_PIXLCLK  ; -1.427 ; -1.896 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[2]       ; D5M_PIXLCLK  ; -1.581 ; -2.050 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[3]       ; D5M_PIXLCLK  ; -1.093 ; -1.547 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[4]       ; D5M_PIXLCLK  ; -1.922 ; -2.380 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[5]       ; D5M_PIXLCLK  ; -1.335 ; -1.770 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[6]       ; D5M_PIXLCLK  ; -1.600 ; -2.059 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[7]       ; D5M_PIXLCLK  ; -1.460 ; -1.907 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[8]       ; D5M_PIXLCLK  ; -1.817 ; -2.278 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[9]       ; D5M_PIXLCLK  ; -1.993 ; -2.436 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[10]      ; D5M_PIXLCLK  ; -1.947 ; -2.401 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[11]      ; D5M_PIXLCLK  ; -1.860 ; -2.313 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
; D5M_FVAL        ; D5M_PIXLCLK  ; -1.297 ; -1.779 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
; D5M_LVAL        ; D5M_PIXLCLK  ; -1.273 ; -1.755 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
; BUTTON[*]       ; D5M_PIXLCLK  ; -1.038 ; -1.458 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  BUTTON[0]      ; D5M_PIXLCLK  ; -1.038 ; -1.458 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  BUTTON[2]      ; D5M_PIXLCLK  ; -1.494 ; -1.913 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  BUTTON[3]      ; D5M_PIXLCLK  ; -1.874 ; -2.294 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
; BUTTON[*]       ; OSC_50_BANK2 ; -1.644 ; -2.015 ; Rise       ; OSC_50_BANK2                                                                                                                               ;
;  BUTTON[1]      ; OSC_50_BANK2 ; -1.644 ; -2.015 ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; SLIDE_SW[*]     ; OSC_50_BANK2 ; -2.205 ; -2.498 ; Rise       ; OSC_50_BANK2                                                                                                                               ;
;  SLIDE_SW[0]    ; OSC_50_BANK2 ; -2.205 ; -2.498 ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; BUTTON[*]       ; OSC_50_BANK2 ; -0.595 ; -0.983 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0]      ; OSC_50_BANK2 ; -0.595 ; -0.983 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; M1_DDR2_clk[*]  ; OSC_50_BANK2 ; 2.977  ; 2.970  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ;
;  M1_DDR2_clk[0] ; OSC_50_BANK2 ; 2.977  ; 2.970  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ;
+-----------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                        ;
+-------------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port         ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                            ;
+-------------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SEG0_D[*]         ; D5M_PIXLCLK  ; 10.830 ; 10.650 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[0]        ; D5M_PIXLCLK  ; 8.025  ; 7.887  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[1]        ; D5M_PIXLCLK  ; 8.865  ; 8.681  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[2]        ; D5M_PIXLCLK  ; 9.867  ; 9.707  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[3]        ; D5M_PIXLCLK  ; 9.412  ; 9.237  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[4]        ; D5M_PIXLCLK  ; 10.830 ; 10.598 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[5]        ; D5M_PIXLCLK  ; 7.969  ; 7.838  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[6]        ; D5M_PIXLCLK  ; 10.446 ; 10.650 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
; SEG1_D[*]         ; D5M_PIXLCLK  ; 11.787 ; 11.542 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[0]        ; D5M_PIXLCLK  ; 11.454 ; 11.159 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[1]        ; D5M_PIXLCLK  ; 10.692 ; 10.432 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[2]        ; D5M_PIXLCLK  ; 9.034  ; 8.864  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[3]        ; D5M_PIXLCLK  ; 11.787 ; 11.542 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[4]        ; D5M_PIXLCLK  ; 11.222 ; 10.962 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[5]        ; D5M_PIXLCLK  ; 11.060 ; 10.791 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[6]        ; D5M_PIXLCLK  ; 8.269  ; 8.378  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
; D5M_ESETn         ; OSC_50_BANK2 ; 4.918  ; 4.921  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; D5M_SCLK          ; OSC_50_BANK2 ; 7.961  ; 7.852  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; MAX_I2C_SCLK      ; OSC_50_BANK2 ; 5.007  ; 5.067  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; MAX_I2C_SDAT      ; OSC_50_BANK2 ; 4.210  ; 4.187  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; D5M_XCLKIN        ; OSC_50_BANK2 ; 4.152  ;        ; Rise       ; sys_pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                   ;
; D5M_XCLKIN        ; OSC_50_BANK2 ;        ; 4.126  ; Fall       ; sys_pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                   ;
; M1_DDR2_clk[*]    ; OSC_50_BANK2 ; 5.683  ; 5.682  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk[0]   ; OSC_50_BANK2 ; 5.683  ; 5.682  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk[1]   ; OSC_50_BANK2 ; 5.682  ; 5.681  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_clk_n[*]  ; OSC_50_BANK2 ; 5.680  ; 5.710  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk_n[0] ; OSC_50_BANK2 ; 5.680  ; 5.710  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk_n[1] ; OSC_50_BANK2 ; 5.669  ; 5.699  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqs[*]    ; OSC_50_BANK2 ; 5.687  ; 5.686  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]   ; OSC_50_BANK2 ; 5.667  ; 5.667  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]   ; OSC_50_BANK2 ; 5.686  ; 5.686  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]   ; OSC_50_BANK2 ; 5.675  ; 5.674  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]   ; OSC_50_BANK2 ; 5.683  ; 5.682  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]   ; OSC_50_BANK2 ; 5.680  ; 5.679  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]   ; OSC_50_BANK2 ; 5.687  ; 5.686  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]   ; OSC_50_BANK2 ; 5.670  ; 5.670  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]   ; OSC_50_BANK2 ; 5.675  ; 5.674  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]   ; OSC_50_BANK2 ; 5.684  ; 5.714  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0]  ; OSC_50_BANK2 ; 5.664  ; 5.695  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1]  ; OSC_50_BANK2 ; 5.683  ; 5.714  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2]  ; OSC_50_BANK2 ; 5.682  ; 5.712  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3]  ; OSC_50_BANK2 ; 5.680  ; 5.710  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4]  ; OSC_50_BANK2 ; 5.667  ; 5.697  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5]  ; OSC_50_BANK2 ; 5.684  ; 5.714  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6]  ; OSC_50_BANK2 ; 5.667  ; 5.698  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7]  ; OSC_50_BANK2 ; 5.672  ; 5.702  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_clk[*]    ; OSC_50_BANK2 ; 5.682  ; 5.675  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk[0]   ; OSC_50_BANK2 ; 5.682  ; 5.675  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk[1]   ; OSC_50_BANK2 ; 5.681  ; 5.674  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_clk_n[*]  ; OSC_50_BANK2 ; 5.673  ; 5.709  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk_n[0] ; OSC_50_BANK2 ; 5.673  ; 5.709  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk_n[1] ; OSC_50_BANK2 ; 5.662  ; 5.698  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqs[*]    ; OSC_50_BANK2 ; 5.686  ; 5.679  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]   ; OSC_50_BANK2 ; 5.666  ; 5.660  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]   ; OSC_50_BANK2 ; 5.684  ; 5.678  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]   ; OSC_50_BANK2 ; 5.674  ; 5.667  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]   ; OSC_50_BANK2 ; 5.681  ; 5.674  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]   ; OSC_50_BANK2 ; 5.678  ; 5.671  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]   ; OSC_50_BANK2 ; 5.686  ; 5.679  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]   ; OSC_50_BANK2 ; 5.668  ; 5.662  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]   ; OSC_50_BANK2 ; 5.673  ; 5.666  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]   ; OSC_50_BANK2 ; 5.677  ; 5.713  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0]  ; OSC_50_BANK2 ; 5.657  ; 5.694  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1]  ; OSC_50_BANK2 ; 5.675  ; 5.712  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2]  ; OSC_50_BANK2 ; 5.675  ; 5.711  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3]  ; OSC_50_BANK2 ; 5.672  ; 5.708  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4]  ; OSC_50_BANK2 ; 5.659  ; 5.695  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5]  ; OSC_50_BANK2 ; 5.677  ; 5.713  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6]  ; OSC_50_BANK2 ; 5.659  ; 5.696  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7]  ; OSC_50_BANK2 ; 5.664  ; 5.700  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dm[*]     ; OSC_50_BANK2 ; 5.121  ; 5.088  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[0]    ; OSC_50_BANK2 ; 5.082  ; 5.045  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[1]    ; OSC_50_BANK2 ; 5.121  ; 5.088  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[2]    ; OSC_50_BANK2 ; 5.074  ; 5.041  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[3]    ; OSC_50_BANK2 ; 5.070  ; 5.033  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[4]    ; OSC_50_BANK2 ; 5.066  ; 5.033  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[5]    ; OSC_50_BANK2 ; 5.063  ; 5.026  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[6]    ; OSC_50_BANK2 ; 5.077  ; 5.040  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[7]    ; OSC_50_BANK2 ; 5.031  ; 4.994  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; M1_DDR2_dq[*]     ; OSC_50_BANK2 ; 5.120  ; 5.088  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[0]    ; OSC_50_BANK2 ; 5.096  ; 5.064  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[1]    ; OSC_50_BANK2 ; 5.082  ; 5.045  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[2]    ; OSC_50_BANK2 ; 5.085  ; 5.052  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[3]    ; OSC_50_BANK2 ; 5.084  ; 5.052  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[4]    ; OSC_50_BANK2 ; 5.112  ; 5.075  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[5]    ; OSC_50_BANK2 ; 5.112  ; 5.075  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[6]    ; OSC_50_BANK2 ; 5.080  ; 5.043  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[7]    ; OSC_50_BANK2 ; 5.090  ; 5.053  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[8]    ; OSC_50_BANK2 ; 5.070  ; 5.033  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[9]    ; OSC_50_BANK2 ; 5.120  ; 5.088  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[10]   ; OSC_50_BANK2 ; 5.106  ; 5.069  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[11]   ; OSC_50_BANK2 ; 5.106  ; 5.069  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[12]   ; OSC_50_BANK2 ; 5.067  ; 5.030  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[13]   ; OSC_50_BANK2 ; 5.067  ; 5.030  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[14]   ; OSC_50_BANK2 ; 5.070  ; 5.033  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[15]   ; OSC_50_BANK2 ; 5.071  ; 5.039  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[16]   ; OSC_50_BANK2 ; 5.036  ; 4.999  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[17]   ; OSC_50_BANK2 ; 5.059  ; 5.022  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[18]   ; OSC_50_BANK2 ; 5.015  ; 4.978  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[19]   ; OSC_50_BANK2 ; 5.030  ; 4.998  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[20]   ; OSC_50_BANK2 ; 5.026  ; 4.989  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[21]   ; OSC_50_BANK2 ; 5.059  ; 5.022  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[22]   ; OSC_50_BANK2 ; 5.073  ; 5.041  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[23]   ; OSC_50_BANK2 ; 5.005  ; 4.968  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[24]   ; OSC_50_BANK2 ; 5.052  ; 5.015  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[25]   ; OSC_50_BANK2 ; 5.066  ; 5.034  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[26]   ; OSC_50_BANK2 ; 5.084  ; 5.052  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[27]   ; OSC_50_BANK2 ; 5.090  ; 5.053  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[28]   ; OSC_50_BANK2 ; 5.042  ; 5.005  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[29]   ; OSC_50_BANK2 ; 5.067  ; 5.034  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[30]   ; OSC_50_BANK2 ; 5.073  ; 5.036  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[31]   ; OSC_50_BANK2 ; 5.083  ; 5.046  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[32]   ; OSC_50_BANK2 ; 5.065  ; 5.033  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[33]   ; OSC_50_BANK2 ; 5.071  ; 5.034  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[34]   ; OSC_50_BANK2 ; 5.051  ; 5.014  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[35]   ; OSC_50_BANK2 ; 5.061  ; 5.024  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[36]   ; OSC_50_BANK2 ; 5.051  ; 5.014  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[37]   ; OSC_50_BANK2 ; 5.048  ; 5.011  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[38]   ; OSC_50_BANK2 ; 5.065  ; 5.033  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[39]   ; OSC_50_BANK2 ; 5.078  ; 5.041  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[40]   ; OSC_50_BANK2 ; 5.073  ; 5.040  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[41]   ; OSC_50_BANK2 ; 5.058  ; 5.021  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[42]   ; OSC_50_BANK2 ; 5.082  ; 5.050  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[43]   ; OSC_50_BANK2 ; 5.083  ; 5.046  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[44]   ; OSC_50_BANK2 ; 5.058  ; 5.021  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[45]   ; OSC_50_BANK2 ; 5.072  ; 5.040  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[46]   ; OSC_50_BANK2 ; 5.078  ; 5.041  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[47]   ; OSC_50_BANK2 ; 5.078  ; 5.041  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[48]   ; OSC_50_BANK2 ; 5.079  ; 5.042  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[49]   ; OSC_50_BANK2 ; 5.079  ; 5.042  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[50]   ; OSC_50_BANK2 ; 5.077  ; 5.040  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[51]   ; OSC_50_BANK2 ; 5.058  ; 5.021  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[52]   ; OSC_50_BANK2 ; 5.092  ; 5.059  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[53]   ; OSC_50_BANK2 ; 5.091  ; 5.059  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[54]   ; OSC_50_BANK2 ; 5.072  ; 5.040  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[55]   ; OSC_50_BANK2 ; 5.058  ; 5.021  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[56]   ; OSC_50_BANK2 ; 5.038  ; 5.001  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[57]   ; OSC_50_BANK2 ; 5.038  ; 5.001  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[58]   ; OSC_50_BANK2 ; 5.031  ; 4.994  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[59]   ; OSC_50_BANK2 ; 5.032  ; 4.995  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[60]   ; OSC_50_BANK2 ; 5.053  ; 5.020  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[61]   ; OSC_50_BANK2 ; 5.052  ; 5.020  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[62]   ; OSC_50_BANK2 ; 5.032  ; 4.995  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[63]   ; OSC_50_BANK2 ; 5.036  ; 5.004  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; M1_DDR2_dm[*]     ; OSC_50_BANK2 ; 5.120  ; 5.081  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[0]    ; OSC_50_BANK2 ; 5.081  ; 5.038  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[1]    ; OSC_50_BANK2 ; 5.120  ; 5.081  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[2]    ; OSC_50_BANK2 ; 5.073  ; 5.034  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[3]    ; OSC_50_BANK2 ; 5.069  ; 5.026  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[4]    ; OSC_50_BANK2 ; 5.064  ; 5.025  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[5]    ; OSC_50_BANK2 ; 5.062  ; 5.019  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[6]    ; OSC_50_BANK2 ; 5.075  ; 5.032  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[7]    ; OSC_50_BANK2 ; 5.029  ; 4.986  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; M1_DDR2_dq[*]     ; OSC_50_BANK2 ; 5.119  ; 5.081  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[0]    ; OSC_50_BANK2 ; 5.095  ; 5.057  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[1]    ; OSC_50_BANK2 ; 5.081  ; 5.038  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[2]    ; OSC_50_BANK2 ; 5.085  ; 5.046  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[3]    ; OSC_50_BANK2 ; 5.084  ; 5.046  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[4]    ; OSC_50_BANK2 ; 5.111  ; 5.068  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[5]    ; OSC_50_BANK2 ; 5.111  ; 5.068  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[6]    ; OSC_50_BANK2 ; 5.080  ; 5.037  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[7]    ; OSC_50_BANK2 ; 5.090  ; 5.047  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[8]    ; OSC_50_BANK2 ; 5.070  ; 5.027  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[9]    ; OSC_50_BANK2 ; 5.119  ; 5.081  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[10]   ; OSC_50_BANK2 ; 5.105  ; 5.062  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[11]   ; OSC_50_BANK2 ; 5.105  ; 5.062  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[12]   ; OSC_50_BANK2 ; 5.066  ; 5.023  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[13]   ; OSC_50_BANK2 ; 5.066  ; 5.023  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[14]   ; OSC_50_BANK2 ; 5.070  ; 5.027  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[15]   ; OSC_50_BANK2 ; 5.070  ; 5.032  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[16]   ; OSC_50_BANK2 ; 5.036  ; 4.993  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[17]   ; OSC_50_BANK2 ; 5.058  ; 5.015  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[18]   ; OSC_50_BANK2 ; 5.015  ; 4.972  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[19]   ; OSC_50_BANK2 ; 5.030  ; 4.992  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[20]   ; OSC_50_BANK2 ; 5.026  ; 4.983  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[21]   ; OSC_50_BANK2 ; 5.058  ; 5.015  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[22]   ; OSC_50_BANK2 ; 5.072  ; 5.034  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[23]   ; OSC_50_BANK2 ; 5.005  ; 4.962  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[24]   ; OSC_50_BANK2 ; 5.052  ; 5.009  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[25]   ; OSC_50_BANK2 ; 5.066  ; 5.028  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[26]   ; OSC_50_BANK2 ; 5.083  ; 5.045  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[27]   ; OSC_50_BANK2 ; 5.089  ; 5.046  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[28]   ; OSC_50_BANK2 ; 5.042  ; 4.999  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[29]   ; OSC_50_BANK2 ; 5.067  ; 5.028  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[30]   ; OSC_50_BANK2 ; 5.072  ; 5.029  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[31]   ; OSC_50_BANK2 ; 5.082  ; 5.039  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[32]   ; OSC_50_BANK2 ; 5.063  ; 5.025  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[33]   ; OSC_50_BANK2 ; 5.069  ; 5.026  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[34]   ; OSC_50_BANK2 ; 5.050  ; 5.007  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[35]   ; OSC_50_BANK2 ; 5.059  ; 5.016  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[36]   ; OSC_50_BANK2 ; 5.050  ; 5.007  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[37]   ; OSC_50_BANK2 ; 5.046  ; 5.003  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[38]   ; OSC_50_BANK2 ; 5.064  ; 5.026  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[39]   ; OSC_50_BANK2 ; 5.076  ; 5.033  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[40]   ; OSC_50_BANK2 ; 5.072  ; 5.033  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[41]   ; OSC_50_BANK2 ; 5.057  ; 5.014  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[42]   ; OSC_50_BANK2 ; 5.081  ; 5.043  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[43]   ; OSC_50_BANK2 ; 5.082  ; 5.039  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[44]   ; OSC_50_BANK2 ; 5.057  ; 5.014  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[45]   ; OSC_50_BANK2 ; 5.071  ; 5.033  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[46]   ; OSC_50_BANK2 ; 5.077  ; 5.034  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[47]   ; OSC_50_BANK2 ; 5.077  ; 5.034  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[48]   ; OSC_50_BANK2 ; 5.078  ; 5.035  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[49]   ; OSC_50_BANK2 ; 5.078  ; 5.035  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[50]   ; OSC_50_BANK2 ; 5.075  ; 5.032  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[51]   ; OSC_50_BANK2 ; 5.057  ; 5.014  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[52]   ; OSC_50_BANK2 ; 5.090  ; 5.051  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[53]   ; OSC_50_BANK2 ; 5.089  ; 5.051  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[54]   ; OSC_50_BANK2 ; 5.071  ; 5.033  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[55]   ; OSC_50_BANK2 ; 5.057  ; 5.014  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[56]   ; OSC_50_BANK2 ; 5.037  ; 4.994  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[57]   ; OSC_50_BANK2 ; 5.037  ; 4.994  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[58]   ; OSC_50_BANK2 ; 5.029  ; 4.986  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[59]   ; OSC_50_BANK2 ; 5.030  ; 4.987  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[60]   ; OSC_50_BANK2 ; 5.052  ; 5.013  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[61]   ; OSC_50_BANK2 ; 5.051  ; 5.013  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[62]   ; OSC_50_BANK2 ; 5.030  ; 4.987  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[63]   ; OSC_50_BANK2 ; 5.034  ; 4.996  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; M1_DDR2_addr[*]   ; OSC_50_BANK2 ; 9.045  ; 9.012  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[0]  ; OSC_50_BANK2 ; 9.035  ; 9.001  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[1]  ; OSC_50_BANK2 ; 8.968  ; 8.929  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[2]  ; OSC_50_BANK2 ; 9.045  ; 9.012  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[3]  ; OSC_50_BANK2 ; 9.015  ; 8.981  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[4]  ; OSC_50_BANK2 ; 9.005  ; 8.972  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[5]  ; OSC_50_BANK2 ; 9.007  ; 8.974  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[6]  ; OSC_50_BANK2 ; 9.034  ; 9.001  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[7]  ; OSC_50_BANK2 ; 9.034  ; 9.000  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[8]  ; OSC_50_BANK2 ; 8.981  ; 8.942  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[9]  ; OSC_50_BANK2 ; 8.979  ; 8.940  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[10] ; OSC_50_BANK2 ; 9.007  ; 8.973  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[11] ; OSC_50_BANK2 ; 9.033  ; 9.000  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[12] ; OSC_50_BANK2 ; 8.969  ; 8.930  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[13] ; OSC_50_BANK2 ; 8.980  ; 8.941  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_ba[*]     ; OSC_50_BANK2 ; 8.982  ; 8.943  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[0]    ; OSC_50_BANK2 ; 8.982  ; 8.943  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[1]    ; OSC_50_BANK2 ; 8.975  ; 8.936  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[2]    ; OSC_50_BANK2 ; 8.978  ; 8.939  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cas_n     ; OSC_50_BANK2 ; 9.018  ; 8.984  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cke[*]    ; OSC_50_BANK2 ; 9.033  ; 8.999  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_cke[0]   ; OSC_50_BANK2 ; 9.033  ; 8.999  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cs_n[*]   ; OSC_50_BANK2 ; 8.966  ; 8.927  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_cs_n[0]  ; OSC_50_BANK2 ; 8.966  ; 8.927  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_odt[*]    ; OSC_50_BANK2 ; 8.971  ; 8.932  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_odt[0]   ; OSC_50_BANK2 ; 8.971  ; 8.932  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_ras_n     ; OSC_50_BANK2 ; 8.987  ; 8.948  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_we_n      ; OSC_50_BANK2 ; 9.018  ; 8.985  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_addr[*]   ; OSC_50_BANK2 ; 9.043  ; 9.004  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[0]  ; OSC_50_BANK2 ; 9.033  ; 8.993  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[1]  ; OSC_50_BANK2 ; 8.966  ; 8.921  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[2]  ; OSC_50_BANK2 ; 9.043  ; 9.004  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[3]  ; OSC_50_BANK2 ; 9.013  ; 8.973  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[4]  ; OSC_50_BANK2 ; 9.003  ; 8.964  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[5]  ; OSC_50_BANK2 ; 9.005  ; 8.966  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[6]  ; OSC_50_BANK2 ; 9.033  ; 8.994  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[7]  ; OSC_50_BANK2 ; 9.033  ; 8.993  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[8]  ; OSC_50_BANK2 ; 8.979  ; 8.934  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[9]  ; OSC_50_BANK2 ; 8.977  ; 8.932  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[10] ; OSC_50_BANK2 ; 9.005  ; 8.965  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[11] ; OSC_50_BANK2 ; 9.032  ; 8.993  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[12] ; OSC_50_BANK2 ; 8.967  ; 8.922  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[13] ; OSC_50_BANK2 ; 8.977  ; 8.932  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_ba[*]     ; OSC_50_BANK2 ; 8.980  ; 8.935  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[0]    ; OSC_50_BANK2 ; 8.980  ; 8.935  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[1]    ; OSC_50_BANK2 ; 8.974  ; 8.929  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[2]    ; OSC_50_BANK2 ; 8.976  ; 8.931  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cas_n     ; OSC_50_BANK2 ; 9.016  ; 8.976  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cke[*]    ; OSC_50_BANK2 ; 9.032  ; 8.992  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_cke[0]   ; OSC_50_BANK2 ; 9.032  ; 8.992  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cs_n[*]   ; OSC_50_BANK2 ; 8.963  ; 8.918  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_cs_n[0]  ; OSC_50_BANK2 ; 8.963  ; 8.918  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_odt[*]    ; OSC_50_BANK2 ; 8.968  ; 8.923  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_odt[0]   ; OSC_50_BANK2 ; 8.968  ; 8.923  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_ras_n     ; OSC_50_BANK2 ; 8.984  ; 8.939  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_we_n      ; OSC_50_BANK2 ; 9.016  ; 8.977  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; DVI_TX_CLK        ; OSC_50_BANK2 ; 4.259  ;        ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_D[*]       ; OSC_50_BANK2 ; 12.218 ; 12.107 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[0]      ; OSC_50_BANK2 ; 10.849 ; 10.866 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[1]      ; OSC_50_BANK2 ; 12.218 ; 12.107 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[2]      ; OSC_50_BANK2 ; 9.055  ; 8.996  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[3]      ; OSC_50_BANK2 ; 10.556 ; 10.643 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[4]      ; OSC_50_BANK2 ; 10.413 ; 10.326 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[5]      ; OSC_50_BANK2 ; 10.762 ; 10.645 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[6]      ; OSC_50_BANK2 ; 10.774 ; 10.725 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[7]      ; OSC_50_BANK2 ; 11.052 ; 10.918 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[8]      ; OSC_50_BANK2 ; 10.738 ; 10.736 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[9]      ; OSC_50_BANK2 ; 10.967 ; 10.958 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[10]     ; OSC_50_BANK2 ; 10.728 ; 10.619 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[11]     ; OSC_50_BANK2 ; 11.268 ; 11.186 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[12]     ; OSC_50_BANK2 ; 10.605 ; 10.533 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[13]     ; OSC_50_BANK2 ; 10.344 ; 10.370 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[14]     ; OSC_50_BANK2 ; 9.302  ; 9.283  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[15]     ; OSC_50_BANK2 ; 10.943 ; 10.849 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[16]     ; OSC_50_BANK2 ; 11.866 ; 11.682 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[17]     ; OSC_50_BANK2 ; 10.582 ; 10.559 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[18]     ; OSC_50_BANK2 ; 10.807 ; 10.768 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[19]     ; OSC_50_BANK2 ; 10.696 ; 10.527 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[20]     ; OSC_50_BANK2 ; 11.009 ; 10.967 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[21]     ; OSC_50_BANK2 ; 11.124 ; 11.067 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[22]     ; OSC_50_BANK2 ; 11.671 ; 11.554 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[23]     ; OSC_50_BANK2 ; 11.702 ; 11.561 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_DE         ; OSC_50_BANK2 ; 6.353  ; 6.353  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_HS         ; OSC_50_BANK2 ; 6.009  ; 6.080  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_VS         ; OSC_50_BANK2 ; 7.291  ; 7.422  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_CLK        ; OSC_50_BANK2 ;        ; 4.279  ; Fall       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
+-------------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                ;
+-------------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port         ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                            ;
+-------------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SEG0_D[*]         ; D5M_PIXLCLK  ; 6.966  ; 6.848  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[0]        ; D5M_PIXLCLK  ; 6.988  ; 6.862  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[1]        ; D5M_PIXLCLK  ; 7.808  ; 7.638  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[2]        ; D5M_PIXLCLK  ; 8.742  ; 8.584  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[3]        ; D5M_PIXLCLK  ; 8.279  ; 8.112  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[4]        ; D5M_PIXLCLK  ; 9.638  ; 9.421  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[5]        ; D5M_PIXLCLK  ; 6.966  ; 6.848  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[6]        ; D5M_PIXLCLK  ; 9.353  ; 9.552  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
; SEG1_D[*]         ; D5M_PIXLCLK  ; 7.711  ; 7.831  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[0]        ; D5M_PIXLCLK  ; 10.656 ; 10.377 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[1]        ; D5M_PIXLCLK  ; 9.921  ; 9.674  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[2]        ; D5M_PIXLCLK  ; 8.442  ; 8.287  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[3]        ; D5M_PIXLCLK  ; 11.018 ; 10.788 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[4]        ; D5M_PIXLCLK  ; 10.486 ; 10.220 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[5]        ; D5M_PIXLCLK  ; 10.254 ; 10.009 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[6]        ; D5M_PIXLCLK  ; 7.711  ; 7.831  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
; D5M_ESETn         ; OSC_50_BANK2 ; 4.746  ; 4.747  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; D5M_SCLK          ; OSC_50_BANK2 ; 7.519  ; 7.416  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; MAX_I2C_SCLK      ; OSC_50_BANK2 ; 4.696  ; 4.735  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; MAX_I2C_SDAT      ; OSC_50_BANK2 ; 4.083  ; 4.062  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; D5M_XCLKIN        ; OSC_50_BANK2 ; 3.915  ;        ; Rise       ; sys_pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                   ;
; D5M_XCLKIN        ; OSC_50_BANK2 ;        ; 3.889  ; Fall       ; sys_pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                   ;
; M1_DDR2_clk[*]    ; OSC_50_BANK2 ; 5.514  ; 5.511  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk[0]   ; OSC_50_BANK2 ; 5.515  ; 5.512  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk[1]   ; OSC_50_BANK2 ; 5.514  ; 5.511  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_clk_n[*]  ; OSC_50_BANK2 ; 5.479  ; 5.511  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk_n[0] ; OSC_50_BANK2 ; 5.490  ; 5.522  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk_n[1] ; OSC_50_BANK2 ; 5.479  ; 5.511  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqs[*]    ; OSC_50_BANK2 ; 5.501  ; 5.498  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]   ; OSC_50_BANK2 ; 5.501  ; 5.498  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]   ; OSC_50_BANK2 ; 5.519  ; 5.516  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]   ; OSC_50_BANK2 ; 5.506  ; 5.503  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]   ; OSC_50_BANK2 ; 5.513  ; 5.510  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]   ; OSC_50_BANK2 ; 5.510  ; 5.507  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]   ; OSC_50_BANK2 ; 5.518  ; 5.515  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]   ; OSC_50_BANK2 ; 5.503  ; 5.500  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]   ; OSC_50_BANK2 ; 5.506  ; 5.503  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]   ; OSC_50_BANK2 ; 5.475  ; 5.507  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0]  ; OSC_50_BANK2 ; 5.476  ; 5.508  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1]  ; OSC_50_BANK2 ; 5.494  ; 5.526  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2]  ; OSC_50_BANK2 ; 5.491  ; 5.523  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3]  ; OSC_50_BANK2 ; 5.488  ; 5.520  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4]  ; OSC_50_BANK2 ; 5.475  ; 5.507  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5]  ; OSC_50_BANK2 ; 5.493  ; 5.525  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6]  ; OSC_50_BANK2 ; 5.478  ; 5.510  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7]  ; OSC_50_BANK2 ; 5.481  ; 5.513  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_clk[*]    ; OSC_50_BANK2 ; 5.513  ; 5.503  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk[0]   ; OSC_50_BANK2 ; 5.513  ; 5.503  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk[1]   ; OSC_50_BANK2 ; 5.513  ; 5.503  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_clk_n[*]  ; OSC_50_BANK2 ; 5.471  ; 5.510  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk_n[0] ; OSC_50_BANK2 ; 5.481  ; 5.520  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk_n[1] ; OSC_50_BANK2 ; 5.471  ; 5.510  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqs[*]    ; OSC_50_BANK2 ; 5.500  ; 5.490  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]   ; OSC_50_BANK2 ; 5.500  ; 5.490  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]   ; OSC_50_BANK2 ; 5.518  ; 5.508  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]   ; OSC_50_BANK2 ; 5.506  ; 5.496  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]   ; OSC_50_BANK2 ; 5.512  ; 5.502  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]   ; OSC_50_BANK2 ; 5.510  ; 5.500  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]   ; OSC_50_BANK2 ; 5.518  ; 5.508  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]   ; OSC_50_BANK2 ; 5.502  ; 5.492  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]   ; OSC_50_BANK2 ; 5.505  ; 5.495  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]   ; OSC_50_BANK2 ; 5.468  ; 5.507  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0]  ; OSC_50_BANK2 ; 5.468  ; 5.507  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1]  ; OSC_50_BANK2 ; 5.486  ; 5.525  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2]  ; OSC_50_BANK2 ; 5.484  ; 5.523  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3]  ; OSC_50_BANK2 ; 5.480  ; 5.519  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4]  ; OSC_50_BANK2 ; 5.468  ; 5.507  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5]  ; OSC_50_BANK2 ; 5.486  ; 5.525  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6]  ; OSC_50_BANK2 ; 5.470  ; 5.509  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7]  ; OSC_50_BANK2 ; 5.473  ; 5.512  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dm[*]     ; OSC_50_BANK2 ; 4.862  ; 4.825  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[0]    ; OSC_50_BANK2 ; 4.913  ; 4.876  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[1]    ; OSC_50_BANK2 ; 4.950  ; 4.916  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[2]    ; OSC_50_BANK2 ; 4.904  ; 4.870  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[3]    ; OSC_50_BANK2 ; 4.900  ; 4.863  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[4]    ; OSC_50_BANK2 ; 4.896  ; 4.862  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[5]    ; OSC_50_BANK2 ; 4.894  ; 4.857  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[6]    ; OSC_50_BANK2 ; 4.906  ; 4.869  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[7]    ; OSC_50_BANK2 ; 4.862  ; 4.825  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; M1_DDR2_dq[*]     ; OSC_50_BANK2 ; 4.837  ; 4.800  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[0]    ; OSC_50_BANK2 ; 4.927  ; 4.894  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[1]    ; OSC_50_BANK2 ; 4.913  ; 4.876  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[2]    ; OSC_50_BANK2 ; 4.916  ; 4.882  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[3]    ; OSC_50_BANK2 ; 4.915  ; 4.882  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[4]    ; OSC_50_BANK2 ; 4.942  ; 4.905  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[5]    ; OSC_50_BANK2 ; 4.942  ; 4.905  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[6]    ; OSC_50_BANK2 ; 4.910  ; 4.873  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[7]    ; OSC_50_BANK2 ; 4.920  ; 4.883  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[8]    ; OSC_50_BANK2 ; 4.901  ; 4.864  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[9]    ; OSC_50_BANK2 ; 4.949  ; 4.916  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[10]   ; OSC_50_BANK2 ; 4.934  ; 4.897  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[11]   ; OSC_50_BANK2 ; 4.934  ; 4.897  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[12]   ; OSC_50_BANK2 ; 4.896  ; 4.859  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[13]   ; OSC_50_BANK2 ; 4.896  ; 4.859  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[14]   ; OSC_50_BANK2 ; 4.901  ; 4.864  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[15]   ; OSC_50_BANK2 ; 4.901  ; 4.868  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[16]   ; OSC_50_BANK2 ; 4.867  ; 4.830  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[17]   ; OSC_50_BANK2 ; 4.888  ; 4.851  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[18]   ; OSC_50_BANK2 ; 4.847  ; 4.810  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[19]   ; OSC_50_BANK2 ; 4.862  ; 4.829  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[20]   ; OSC_50_BANK2 ; 4.857  ; 4.820  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[21]   ; OSC_50_BANK2 ; 4.888  ; 4.851  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[22]   ; OSC_50_BANK2 ; 4.903  ; 4.870  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[23]   ; OSC_50_BANK2 ; 4.837  ; 4.800  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[24]   ; OSC_50_BANK2 ; 4.881  ; 4.844  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[25]   ; OSC_50_BANK2 ; 4.896  ; 4.863  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[26]   ; OSC_50_BANK2 ; 4.915  ; 4.882  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[27]   ; OSC_50_BANK2 ; 4.920  ; 4.883  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[28]   ; OSC_50_BANK2 ; 4.871  ; 4.834  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[29]   ; OSC_50_BANK2 ; 4.897  ; 4.863  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[30]   ; OSC_50_BANK2 ; 4.904  ; 4.867  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[31]   ; OSC_50_BANK2 ; 4.914  ; 4.877  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[32]   ; OSC_50_BANK2 ; 4.895  ; 4.862  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[33]   ; OSC_50_BANK2 ; 4.900  ; 4.863  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[34]   ; OSC_50_BANK2 ; 4.881  ; 4.844  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[35]   ; OSC_50_BANK2 ; 4.890  ; 4.853  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[36]   ; OSC_50_BANK2 ; 4.881  ; 4.844  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[37]   ; OSC_50_BANK2 ; 4.879  ; 4.842  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[38]   ; OSC_50_BANK2 ; 4.896  ; 4.863  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[39]   ; OSC_50_BANK2 ; 4.909  ; 4.872  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[40]   ; OSC_50_BANK2 ; 4.903  ; 4.869  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[41]   ; OSC_50_BANK2 ; 4.887  ; 4.850  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[42]   ; OSC_50_BANK2 ; 4.914  ; 4.881  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[43]   ; OSC_50_BANK2 ; 4.914  ; 4.877  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[44]   ; OSC_50_BANK2 ; 4.887  ; 4.850  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[45]   ; OSC_50_BANK2 ; 4.902  ; 4.869  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[46]   ; OSC_50_BANK2 ; 4.909  ; 4.872  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[47]   ; OSC_50_BANK2 ; 4.909  ; 4.872  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[48]   ; OSC_50_BANK2 ; 4.911  ; 4.874  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[49]   ; OSC_50_BANK2 ; 4.911  ; 4.874  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[50]   ; OSC_50_BANK2 ; 4.906  ; 4.869  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[51]   ; OSC_50_BANK2 ; 4.889  ; 4.852  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[52]   ; OSC_50_BANK2 ; 4.922  ; 4.888  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[53]   ; OSC_50_BANK2 ; 4.921  ; 4.888  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[54]   ; OSC_50_BANK2 ; 4.904  ; 4.871  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[55]   ; OSC_50_BANK2 ; 4.889  ; 4.852  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[56]   ; OSC_50_BANK2 ; 4.868  ; 4.831  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[57]   ; OSC_50_BANK2 ; 4.868  ; 4.831  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[58]   ; OSC_50_BANK2 ; 4.862  ; 4.825  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[59]   ; OSC_50_BANK2 ; 4.862  ; 4.825  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[60]   ; OSC_50_BANK2 ; 4.884  ; 4.850  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[61]   ; OSC_50_BANK2 ; 4.883  ; 4.850  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[62]   ; OSC_50_BANK2 ; 4.862  ; 4.825  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[63]   ; OSC_50_BANK2 ; 4.867  ; 4.834  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; M1_DDR2_dm[*]     ; OSC_50_BANK2 ; 4.861  ; 4.817  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[0]    ; OSC_50_BANK2 ; 4.913  ; 4.869  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[1]    ; OSC_50_BANK2 ; 4.952  ; 4.911  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[2]    ; OSC_50_BANK2 ; 4.906  ; 4.865  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[3]    ; OSC_50_BANK2 ; 4.900  ; 4.856  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[4]    ; OSC_50_BANK2 ; 4.897  ; 4.856  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[5]    ; OSC_50_BANK2 ; 4.893  ; 4.849  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[6]    ; OSC_50_BANK2 ; 4.907  ; 4.863  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[7]    ; OSC_50_BANK2 ; 4.861  ; 4.817  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; M1_DDR2_dq[*]     ; OSC_50_BANK2 ; 4.837  ; 4.793  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[0]    ; OSC_50_BANK2 ; 4.928  ; 4.888  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[1]    ; OSC_50_BANK2 ; 4.913  ; 4.869  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[2]    ; OSC_50_BANK2 ; 4.918  ; 4.877  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[3]    ; OSC_50_BANK2 ; 4.917  ; 4.877  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[4]    ; OSC_50_BANK2 ; 4.943  ; 4.899  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[5]    ; OSC_50_BANK2 ; 4.943  ; 4.899  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[6]    ; OSC_50_BANK2 ; 4.912  ; 4.868  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[7]    ; OSC_50_BANK2 ; 4.922  ; 4.878  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[8]    ; OSC_50_BANK2 ; 4.901  ; 4.857  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[9]    ; OSC_50_BANK2 ; 4.951  ; 4.911  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[10]   ; OSC_50_BANK2 ; 4.936  ; 4.892  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[11]   ; OSC_50_BANK2 ; 4.936  ; 4.892  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[12]   ; OSC_50_BANK2 ; 4.897  ; 4.853  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[13]   ; OSC_50_BANK2 ; 4.897  ; 4.853  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[14]   ; OSC_50_BANK2 ; 4.901  ; 4.857  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[15]   ; OSC_50_BANK2 ; 4.902  ; 4.862  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[16]   ; OSC_50_BANK2 ; 4.868  ; 4.824  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[17]   ; OSC_50_BANK2 ; 4.890  ; 4.846  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[18]   ; OSC_50_BANK2 ; 4.847  ; 4.803  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[19]   ; OSC_50_BANK2 ; 4.863  ; 4.823  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[20]   ; OSC_50_BANK2 ; 4.858  ; 4.814  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[21]   ; OSC_50_BANK2 ; 4.890  ; 4.846  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[22]   ; OSC_50_BANK2 ; 4.905  ; 4.865  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[23]   ; OSC_50_BANK2 ; 4.837  ; 4.793  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[24]   ; OSC_50_BANK2 ; 4.884  ; 4.840  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[25]   ; OSC_50_BANK2 ; 4.899  ; 4.859  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[26]   ; OSC_50_BANK2 ; 4.915  ; 4.875  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[27]   ; OSC_50_BANK2 ; 4.920  ; 4.876  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[28]   ; OSC_50_BANK2 ; 4.874  ; 4.830  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[29]   ; OSC_50_BANK2 ; 4.900  ; 4.859  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[30]   ; OSC_50_BANK2 ; 4.903  ; 4.859  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[31]   ; OSC_50_BANK2 ; 4.913  ; 4.869  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[32]   ; OSC_50_BANK2 ; 4.896  ; 4.856  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[33]   ; OSC_50_BANK2 ; 4.901  ; 4.857  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[34]   ; OSC_50_BANK2 ; 4.882  ; 4.838  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[35]   ; OSC_50_BANK2 ; 4.891  ; 4.847  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[36]   ; OSC_50_BANK2 ; 4.882  ; 4.838  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[37]   ; OSC_50_BANK2 ; 4.877  ; 4.833  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[38]   ; OSC_50_BANK2 ; 4.897  ; 4.857  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[39]   ; OSC_50_BANK2 ; 4.907  ; 4.863  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[40]   ; OSC_50_BANK2 ; 4.904  ; 4.863  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[41]   ; OSC_50_BANK2 ; 4.888  ; 4.844  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[42]   ; OSC_50_BANK2 ; 4.914  ; 4.874  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[43]   ; OSC_50_BANK2 ; 4.913  ; 4.869  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[44]   ; OSC_50_BANK2 ; 4.888  ; 4.844  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[45]   ; OSC_50_BANK2 ; 4.903  ; 4.863  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[46]   ; OSC_50_BANK2 ; 4.909  ; 4.865  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[47]   ; OSC_50_BANK2 ; 4.909  ; 4.865  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[48]   ; OSC_50_BANK2 ; 4.910  ; 4.866  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[49]   ; OSC_50_BANK2 ; 4.910  ; 4.866  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[50]   ; OSC_50_BANK2 ; 4.907  ; 4.863  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[51]   ; OSC_50_BANK2 ; 4.889  ; 4.845  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[52]   ; OSC_50_BANK2 ; 4.923  ; 4.882  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[53]   ; OSC_50_BANK2 ; 4.922  ; 4.882  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[54]   ; OSC_50_BANK2 ; 4.904  ; 4.864  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[55]   ; OSC_50_BANK2 ; 4.889  ; 4.845  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[56]   ; OSC_50_BANK2 ; 4.869  ; 4.825  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[57]   ; OSC_50_BANK2 ; 4.869  ; 4.825  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[58]   ; OSC_50_BANK2 ; 4.861  ; 4.817  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[59]   ; OSC_50_BANK2 ; 4.862  ; 4.818  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[60]   ; OSC_50_BANK2 ; 4.885  ; 4.844  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[61]   ; OSC_50_BANK2 ; 4.884  ; 4.844  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[62]   ; OSC_50_BANK2 ; 4.862  ; 4.818  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[63]   ; OSC_50_BANK2 ; 4.867  ; 4.827  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; M1_DDR2_addr[*]   ; OSC_50_BANK2 ; 8.800  ; 8.760  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[0]  ; OSC_50_BANK2 ; 8.867  ; 8.832  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[1]  ; OSC_50_BANK2 ; 8.800  ; 8.760  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[2]  ; OSC_50_BANK2 ; 8.877  ; 8.843  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[3]  ; OSC_50_BANK2 ; 8.845  ; 8.810  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[4]  ; OSC_50_BANK2 ; 8.835  ; 8.801  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[5]  ; OSC_50_BANK2 ; 8.839  ; 8.805  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[6]  ; OSC_50_BANK2 ; 8.866  ; 8.832  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[7]  ; OSC_50_BANK2 ; 8.866  ; 8.831  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[8]  ; OSC_50_BANK2 ; 8.811  ; 8.771  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[9]  ; OSC_50_BANK2 ; 8.809  ; 8.769  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[10] ; OSC_50_BANK2 ; 8.839  ; 8.804  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[11] ; OSC_50_BANK2 ; 8.865  ; 8.831  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[12] ; OSC_50_BANK2 ; 8.801  ; 8.761  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[13] ; OSC_50_BANK2 ; 8.812  ; 8.772  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_ba[*]     ; OSC_50_BANK2 ; 8.808  ; 8.768  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[0]    ; OSC_50_BANK2 ; 8.812  ; 8.772  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[1]    ; OSC_50_BANK2 ; 8.809  ; 8.769  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[2]    ; OSC_50_BANK2 ; 8.808  ; 8.768  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cas_n     ; OSC_50_BANK2 ; 8.848  ; 8.813  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cke[*]    ; OSC_50_BANK2 ; 8.865  ; 8.830  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_cke[0]   ; OSC_50_BANK2 ; 8.865  ; 8.830  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cs_n[*]   ; OSC_50_BANK2 ; 8.798  ; 8.758  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_cs_n[0]  ; OSC_50_BANK2 ; 8.798  ; 8.758  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_odt[*]    ; OSC_50_BANK2 ; 8.803  ; 8.763  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_odt[0]   ; OSC_50_BANK2 ; 8.803  ; 8.763  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_ras_n     ; OSC_50_BANK2 ; 8.819  ; 8.779  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_we_n      ; OSC_50_BANK2 ; 8.848  ; 8.814  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_addr[*]   ; OSC_50_BANK2 ; 8.799  ; 8.752  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[0]  ; OSC_50_BANK2 ; 8.866  ; 8.824  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[1]  ; OSC_50_BANK2 ; 8.799  ; 8.752  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[2]  ; OSC_50_BANK2 ; 8.876  ; 8.835  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[3]  ; OSC_50_BANK2 ; 8.846  ; 8.804  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[4]  ; OSC_50_BANK2 ; 8.836  ; 8.795  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[5]  ; OSC_50_BANK2 ; 8.838  ; 8.797  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[6]  ; OSC_50_BANK2 ; 8.866  ; 8.825  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[7]  ; OSC_50_BANK2 ; 8.866  ; 8.824  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[8]  ; OSC_50_BANK2 ; 8.812  ; 8.765  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[9]  ; OSC_50_BANK2 ; 8.810  ; 8.763  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[10] ; OSC_50_BANK2 ; 8.838  ; 8.796  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[11] ; OSC_50_BANK2 ; 8.865  ; 8.824  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[12] ; OSC_50_BANK2 ; 8.800  ; 8.753  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[13] ; OSC_50_BANK2 ; 8.810  ; 8.763  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_ba[*]     ; OSC_50_BANK2 ; 8.807  ; 8.760  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[0]    ; OSC_50_BANK2 ; 8.813  ; 8.766  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[1]    ; OSC_50_BANK2 ; 8.807  ; 8.760  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[2]    ; OSC_50_BANK2 ; 8.809  ; 8.762  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cas_n     ; OSC_50_BANK2 ; 8.849  ; 8.807  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cke[*]    ; OSC_50_BANK2 ; 8.865  ; 8.823  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_cke[0]   ; OSC_50_BANK2 ; 8.865  ; 8.823  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cs_n[*]   ; OSC_50_BANK2 ; 8.796  ; 8.749  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_cs_n[0]  ; OSC_50_BANK2 ; 8.796  ; 8.749  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_odt[*]    ; OSC_50_BANK2 ; 8.801  ; 8.754  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_odt[0]   ; OSC_50_BANK2 ; 8.801  ; 8.754  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_ras_n     ; OSC_50_BANK2 ; 8.817  ; 8.770  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_we_n      ; OSC_50_BANK2 ; 8.849  ; 8.808  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; DVI_TX_CLK        ; OSC_50_BANK2 ; 3.887  ;        ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_D[*]       ; OSC_50_BANK2 ; 5.281  ; 5.266  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[0]      ; OSC_50_BANK2 ; 6.082  ; 6.060  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[1]      ; OSC_50_BANK2 ; 7.445  ; 7.304  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[2]      ; OSC_50_BANK2 ; 6.068  ; 5.979  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[3]      ; OSC_50_BANK2 ; 5.977  ; 5.955  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[4]      ; OSC_50_BANK2 ; 5.827  ; 5.775  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[5]      ; OSC_50_BANK2 ; 5.871  ; 5.798  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[6]      ; OSC_50_BANK2 ; 5.969  ; 5.950  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[7]      ; OSC_50_BANK2 ; 6.050  ; 5.970  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[8]      ; OSC_50_BANK2 ; 5.722  ; 5.700  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[9]      ; OSC_50_BANK2 ; 5.579  ; 5.558  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[10]     ; OSC_50_BANK2 ; 5.773  ; 5.719  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[11]     ; OSC_50_BANK2 ; 5.897  ; 5.844  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[12]     ; OSC_50_BANK2 ; 5.408  ; 5.365  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[13]     ; OSC_50_BANK2 ; 5.281  ; 5.266  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[14]     ; OSC_50_BANK2 ; 5.836  ; 5.791  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[15]     ; OSC_50_BANK2 ; 5.743  ; 5.721  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[16]     ; OSC_50_BANK2 ; 6.864  ; 6.756  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[17]     ; OSC_50_BANK2 ; 5.940  ; 5.903  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[18]     ; OSC_50_BANK2 ; 6.669  ; 6.556  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[19]     ; OSC_50_BANK2 ; 5.914  ; 5.836  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[20]     ; OSC_50_BANK2 ; 6.173  ; 6.078  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[21]     ; OSC_50_BANK2 ; 6.228  ; 6.124  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[22]     ; OSC_50_BANK2 ; 6.370  ; 6.283  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[23]     ; OSC_50_BANK2 ; 6.413  ; 6.303  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_DE         ; OSC_50_BANK2 ; 5.838  ; 5.840  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_HS         ; OSC_50_BANK2 ; 5.517  ; 5.586  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_VS         ; OSC_50_BANK2 ; 6.714  ; 6.840  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_CLK        ; OSC_50_BANK2 ;        ; 3.906  ; Fall       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
+-------------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; SW[0]      ; DVI_TX_D[0]  ; 8.286 ; 8.304 ; 8.647 ; 8.670 ;
; SW[0]      ; DVI_TX_D[1]  ; 9.628 ; 9.526 ; 9.985 ; 9.888 ;
; SW[0]      ; DVI_TX_D[2]  ; 8.076 ; 8.001 ; 8.424 ; 8.365 ;
; SW[0]      ; DVI_TX_D[3]  ; 8.056 ; 8.079 ; 8.413 ; 8.442 ;
; SW[0]      ; DVI_TX_D[4]  ; 7.930 ; 7.895 ; 8.281 ; 8.262 ;
; SW[0]      ; DVI_TX_D[5]  ; 8.010 ; 7.972 ; 8.365 ; 8.332 ;
; SW[0]      ; DVI_TX_D[6]  ; 8.015 ; 8.036 ; 8.370 ; 8.397 ;
; SW[0]      ; DVI_TX_D[7]  ; 8.212 ; 8.159 ; 8.568 ; 8.521 ;
; SW[0]      ; DVI_TX_D[8]  ; 7.830 ; 7.813 ; 8.203 ; 8.191 ;
; SW[0]      ; DVI_TX_D[9]  ; 7.775 ; 7.764 ; 8.148 ; 8.142 ;
; SW[0]      ; DVI_TX_D[10] ; 7.966 ; 7.940 ; 8.327 ; 8.307 ;
; SW[0]      ; DVI_TX_D[11] ; 7.905 ; 7.858 ; 8.281 ; 8.237 ;
; SW[0]      ; DVI_TX_D[12] ; 7.541 ; 7.484 ; 7.901 ; 7.865 ;
; SW[0]      ; DVI_TX_D[13] ; 7.366 ; 7.358 ; 7.739 ; 7.736 ;
; SW[0]      ; DVI_TX_D[14] ; 7.973 ; 7.942 ; 8.346 ; 8.320 ;
; SW[0]      ; DVI_TX_D[15] ; 7.840 ; 7.821 ; 8.214 ; 8.200 ;
; SW[0]      ; DVI_TX_D[16] ; 9.076 ; 8.950 ; 9.436 ; 9.331 ;
; SW[0]      ; DVI_TX_D[17] ; 8.103 ; 8.096 ; 8.461 ; 8.460 ;
; SW[0]      ; DVI_TX_D[18] ; 8.851 ; 8.774 ; 9.209 ; 9.137 ;
; SW[0]      ; DVI_TX_D[19] ; 8.075 ; 8.025 ; 8.435 ; 8.391 ;
; SW[0]      ; DVI_TX_D[20] ; 8.226 ; 8.171 ; 8.582 ; 8.532 ;
; SW[0]      ; DVI_TX_D[21] ; 8.389 ; 8.321 ; 8.750 ; 8.687 ;
; SW[0]      ; DVI_TX_D[22] ; 8.627 ; 8.544 ; 8.992 ; 8.918 ;
; SW[0]      ; DVI_TX_D[23] ; 8.600 ; 8.497 ; 8.965 ; 8.873 ;
+------------+--------------+-------+-------+-------+-------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; SW[0]      ; DVI_TX_D[0]  ; 7.875 ; 7.893 ; 8.237 ; 8.261 ;
; SW[0]      ; DVI_TX_D[1]  ; 9.131 ; 9.037 ; 9.490 ; 9.402 ;
; SW[0]      ; DVI_TX_D[2]  ; 7.673 ; 7.612 ; 8.024 ; 7.965 ;
; SW[0]      ; DVI_TX_D[3]  ; 7.665 ; 7.690 ; 8.024 ; 8.054 ;
; SW[0]      ; DVI_TX_D[4]  ; 7.536 ; 7.512 ; 7.890 ; 7.868 ;
; SW[0]      ; DVI_TX_D[5]  ; 7.621 ; 7.587 ; 7.979 ; 7.951 ;
; SW[0]      ; DVI_TX_D[6]  ; 7.621 ; 7.643 ; 7.979 ; 8.006 ;
; SW[0]      ; DVI_TX_D[7]  ; 7.807 ; 7.760 ; 8.166 ; 8.124 ;
; SW[0]      ; DVI_TX_D[8]  ; 7.452 ; 7.438 ; 7.827 ; 7.817 ;
; SW[0]      ; DVI_TX_D[9]  ; 7.402 ; 7.394 ; 7.776 ; 7.773 ;
; SW[0]      ; DVI_TX_D[10] ; 7.576 ; 7.555 ; 7.940 ; 7.924 ;
; SW[0]      ; DVI_TX_D[11] ; 7.521 ; 7.480 ; 7.900 ; 7.861 ;
; SW[0]      ; DVI_TX_D[12] ; 7.182 ; 7.132 ; 7.546 ; 7.515 ;
; SW[0]      ; DVI_TX_D[13] ; 7.016 ; 7.011 ; 7.392 ; 7.391 ;
; SW[0]      ; DVI_TX_D[14] ; 7.583 ; 7.556 ; 7.958 ; 7.936 ;
; SW[0]      ; DVI_TX_D[15] ; 7.458 ; 7.443 ; 7.832 ; 7.822 ;
; SW[0]      ; DVI_TX_D[16] ; 8.615 ; 8.499 ; 8.979 ; 8.882 ;
; SW[0]      ; DVI_TX_D[17] ; 7.709 ; 7.704 ; 8.070 ; 8.070 ;
; SW[0]      ; DVI_TX_D[18] ; 8.408 ; 8.335 ; 8.769 ; 8.702 ;
; SW[0]      ; DVI_TX_D[19] ; 7.683 ; 7.637 ; 8.044 ; 8.003 ;
; SW[0]      ; DVI_TX_D[20] ; 7.822 ; 7.770 ; 8.181 ; 8.135 ;
; SW[0]      ; DVI_TX_D[21] ; 7.975 ; 7.911 ; 8.339 ; 8.281 ;
; SW[0]      ; DVI_TX_D[22] ; 8.200 ; 8.123 ; 8.568 ; 8.499 ;
; SW[0]      ; DVI_TX_D[23] ; 8.176 ; 8.080 ; 8.543 ; 8.457 ;
+------------+--------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                                                       ;
+------------------+--------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                                            ;
+------------------+--------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; M1_DDR2_dqs[*]   ; OSC_50_BANK2 ; 5.586 ; 5.585 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]  ; OSC_50_BANK2 ; 5.586 ; 5.585 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]  ; OSC_50_BANK2 ; 5.615 ; 5.614 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]  ; OSC_50_BANK2 ; 5.614 ; 5.612 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]  ; OSC_50_BANK2 ; 5.652 ; 5.650 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]  ; OSC_50_BANK2 ; 5.649 ; 5.647 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]  ; OSC_50_BANK2 ; 5.636 ; 5.634 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]  ; OSC_50_BANK2 ; 5.588 ; 5.587 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]  ; OSC_50_BANK2 ; 5.624 ; 5.622 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]  ; OSC_50_BANK2 ; 5.586 ; 5.585 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0] ; OSC_50_BANK2 ; 5.586 ; 5.585 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1] ; OSC_50_BANK2 ; 5.615 ; 5.614 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2] ; OSC_50_BANK2 ; 5.614 ; 5.612 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3] ; OSC_50_BANK2 ; 5.652 ; 5.650 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4] ; OSC_50_BANK2 ; 5.649 ; 5.647 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5] ; OSC_50_BANK2 ; 5.636 ; 5.634 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6] ; OSC_50_BANK2 ; 5.588 ; 5.587 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7] ; OSC_50_BANK2 ; 5.624 ; 5.622 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqs[*]   ; OSC_50_BANK2 ; 5.597 ; 5.596 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]  ; OSC_50_BANK2 ; 5.597 ; 5.596 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]  ; OSC_50_BANK2 ; 5.625 ; 5.624 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]  ; OSC_50_BANK2 ; 5.624 ; 5.622 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]  ; OSC_50_BANK2 ; 5.662 ; 5.660 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]  ; OSC_50_BANK2 ; 5.659 ; 5.657 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]  ; OSC_50_BANK2 ; 5.646 ; 5.644 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]  ; OSC_50_BANK2 ; 5.599 ; 5.598 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]  ; OSC_50_BANK2 ; 5.634 ; 5.632 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]  ; OSC_50_BANK2 ; 5.597 ; 5.596 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0] ; OSC_50_BANK2 ; 5.597 ; 5.596 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1] ; OSC_50_BANK2 ; 5.625 ; 5.624 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2] ; OSC_50_BANK2 ; 5.624 ; 5.622 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3] ; OSC_50_BANK2 ; 5.662 ; 5.660 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4] ; OSC_50_BANK2 ; 5.659 ; 5.657 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5] ; OSC_50_BANK2 ; 5.646 ; 5.644 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6] ; OSC_50_BANK2 ; 5.599 ; 5.598 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7] ; OSC_50_BANK2 ; 5.634 ; 5.632 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dq[*]    ; OSC_50_BANK2 ; 4.972 ; 4.931 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[0]   ; OSC_50_BANK2 ; 5.025 ; 4.986 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[1]   ; OSC_50_BANK2 ; 4.980 ; 4.938 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[2]   ; OSC_50_BANK2 ; 5.023 ; 4.984 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[3]   ; OSC_50_BANK2 ; 5.023 ; 4.984 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[4]   ; OSC_50_BANK2 ; 4.990 ; 4.948 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[5]   ; OSC_50_BANK2 ; 4.989 ; 4.948 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[6]   ; OSC_50_BANK2 ; 4.988 ; 4.946 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[7]   ; OSC_50_BANK2 ; 4.987 ; 4.946 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[8]   ; OSC_50_BANK2 ; 5.008 ; 4.966 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[9]   ; OSC_50_BANK2 ; 5.059 ; 5.020 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[10]  ; OSC_50_BANK2 ; 5.023 ; 4.982 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[11]  ; OSC_50_BANK2 ; 5.024 ; 4.982 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[12]  ; OSC_50_BANK2 ; 5.014 ; 4.972 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[13]  ; OSC_50_BANK2 ; 5.013 ; 4.972 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[14]  ; OSC_50_BANK2 ; 5.007 ; 4.966 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[15]  ; OSC_50_BANK2 ; 5.049 ; 5.010 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[16]  ; OSC_50_BANK2 ; 4.984 ; 4.942 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[17]  ; OSC_50_BANK2 ; 4.996 ; 4.955 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[18]  ; OSC_50_BANK2 ; 4.972 ; 4.931 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[19]  ; OSC_50_BANK2 ; 5.019 ; 4.980 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[20]  ; OSC_50_BANK2 ; 4.983 ; 4.942 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[21]  ; OSC_50_BANK2 ; 4.997 ; 4.955 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[22]  ; OSC_50_BANK2 ; 5.032 ; 4.993 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[23]  ; OSC_50_BANK2 ; 4.973 ; 4.931 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[24]  ; OSC_50_BANK2 ; 5.009 ; 4.968 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[25]  ; OSC_50_BANK2 ; 5.045 ; 5.006 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[26]  ; OSC_50_BANK2 ; 5.053 ; 5.014 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[27]  ; OSC_50_BANK2 ; 5.017 ; 4.976 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[28]  ; OSC_50_BANK2 ; 5.010 ; 4.968 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[29]  ; OSC_50_BANK2 ; 5.045 ; 5.006 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[30]  ; OSC_50_BANK2 ; 5.010 ; 4.969 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[31]  ; OSC_50_BANK2 ; 5.011 ; 4.969 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[32]  ; OSC_50_BANK2 ; 5.054 ; 5.015 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[33]  ; OSC_50_BANK2 ; 5.019 ; 4.977 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[34]  ; OSC_50_BANK2 ; 4.998 ; 4.957 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[35]  ; OSC_50_BANK2 ; 5.018 ; 4.977 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[36]  ; OSC_50_BANK2 ; 4.999 ; 4.957 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[37]  ; OSC_50_BANK2 ; 5.005 ; 4.964 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[38]  ; OSC_50_BANK2 ; 5.034 ; 4.995 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[39]  ; OSC_50_BANK2 ; 5.006 ; 4.964 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[40]  ; OSC_50_BANK2 ; 5.040 ; 5.001 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[41]  ; OSC_50_BANK2 ; 5.004 ; 4.963 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[42]  ; OSC_50_BANK2 ; 5.031 ; 4.992 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[43]  ; OSC_50_BANK2 ; 4.990 ; 4.949 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[44]  ; OSC_50_BANK2 ; 5.005 ; 4.963 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[45]  ; OSC_50_BANK2 ; 5.040 ; 5.001 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[46]  ; OSC_50_BANK2 ; 4.995 ; 4.954 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[47]  ; OSC_50_BANK2 ; 4.996 ; 4.954 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[48]  ; OSC_50_BANK2 ; 4.977 ; 4.935 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[49]  ; OSC_50_BANK2 ; 4.976 ; 4.935 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[50]  ; OSC_50_BANK2 ; 4.994 ; 4.953 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[51]  ; OSC_50_BANK2 ; 4.976 ; 4.934 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[52]  ; OSC_50_BANK2 ; 5.030 ; 4.991 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[53]  ; OSC_50_BANK2 ; 5.030 ; 4.991 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[54]  ; OSC_50_BANK2 ; 5.011 ; 4.972 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[55]  ; OSC_50_BANK2 ; 4.975 ; 4.934 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[56]  ; OSC_50_BANK2 ; 4.985 ; 4.944 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[57]  ; OSC_50_BANK2 ; 4.986 ; 4.944 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[58]  ; OSC_50_BANK2 ; 4.978 ; 4.936 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[59]  ; OSC_50_BANK2 ; 4.990 ; 4.948 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[60]  ; OSC_50_BANK2 ; 5.021 ; 4.982 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[61]  ; OSC_50_BANK2 ; 5.021 ; 4.982 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[62]  ; OSC_50_BANK2 ; 4.989 ; 4.948 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[63]  ; OSC_50_BANK2 ; 5.025 ; 4.986 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
+------------------+--------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                                                               ;
+------------------+--------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                                            ;
+------------------+--------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; M1_DDR2_dqs[*]   ; OSC_50_BANK2 ; 5.421 ; 5.419 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]  ; OSC_50_BANK2 ; 5.421 ; 5.419 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]  ; OSC_50_BANK2 ; 5.449 ; 5.447 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]  ; OSC_50_BANK2 ; 5.447 ; 5.445 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]  ; OSC_50_BANK2 ; 5.484 ; 5.482 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]  ; OSC_50_BANK2 ; 5.481 ; 5.479 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]  ; OSC_50_BANK2 ; 5.469 ; 5.467 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]  ; OSC_50_BANK2 ; 5.423 ; 5.421 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]  ; OSC_50_BANK2 ; 5.457 ; 5.455 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]  ; OSC_50_BANK2 ; 5.421 ; 5.419 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0] ; OSC_50_BANK2 ; 5.421 ; 5.419 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1] ; OSC_50_BANK2 ; 5.449 ; 5.447 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2] ; OSC_50_BANK2 ; 5.447 ; 5.445 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3] ; OSC_50_BANK2 ; 5.484 ; 5.482 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4] ; OSC_50_BANK2 ; 5.481 ; 5.479 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5] ; OSC_50_BANK2 ; 5.469 ; 5.467 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6] ; OSC_50_BANK2 ; 5.423 ; 5.421 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7] ; OSC_50_BANK2 ; 5.457 ; 5.455 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqs[*]   ; OSC_50_BANK2 ; 5.430 ; 5.428 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]  ; OSC_50_BANK2 ; 5.430 ; 5.428 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]  ; OSC_50_BANK2 ; 5.458 ; 5.456 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]  ; OSC_50_BANK2 ; 5.456 ; 5.454 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]  ; OSC_50_BANK2 ; 5.492 ; 5.490 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]  ; OSC_50_BANK2 ; 5.490 ; 5.488 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]  ; OSC_50_BANK2 ; 5.478 ; 5.476 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]  ; OSC_50_BANK2 ; 5.432 ; 5.430 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]  ; OSC_50_BANK2 ; 5.466 ; 5.464 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]  ; OSC_50_BANK2 ; 5.430 ; 5.428 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0] ; OSC_50_BANK2 ; 5.430 ; 5.428 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1] ; OSC_50_BANK2 ; 5.458 ; 5.456 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2] ; OSC_50_BANK2 ; 5.456 ; 5.454 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3] ; OSC_50_BANK2 ; 5.492 ; 5.490 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4] ; OSC_50_BANK2 ; 5.490 ; 5.488 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5] ; OSC_50_BANK2 ; 5.478 ; 5.476 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6] ; OSC_50_BANK2 ; 5.432 ; 5.430 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7] ; OSC_50_BANK2 ; 5.466 ; 5.464 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dq[*]    ; OSC_50_BANK2 ; 4.807 ; 4.765 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[0]   ; OSC_50_BANK2 ; 4.858 ; 4.818 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[1]   ; OSC_50_BANK2 ; 4.814 ; 4.771 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[2]   ; OSC_50_BANK2 ; 4.856 ; 4.816 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[3]   ; OSC_50_BANK2 ; 4.856 ; 4.816 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[4]   ; OSC_50_BANK2 ; 4.823 ; 4.780 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[5]   ; OSC_50_BANK2 ; 4.822 ; 4.780 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[6]   ; OSC_50_BANK2 ; 4.821 ; 4.778 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[7]   ; OSC_50_BANK2 ; 4.820 ; 4.778 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[8]   ; OSC_50_BANK2 ; 4.842 ; 4.799 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[9]   ; OSC_50_BANK2 ; 4.891 ; 4.851 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[10]  ; OSC_50_BANK2 ; 4.855 ; 4.813 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[11]  ; OSC_50_BANK2 ; 4.856 ; 4.813 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[12]  ; OSC_50_BANK2 ; 4.848 ; 4.805 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[13]  ; OSC_50_BANK2 ; 4.847 ; 4.805 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[14]  ; OSC_50_BANK2 ; 4.841 ; 4.799 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[15]  ; OSC_50_BANK2 ; 4.883 ; 4.843 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[16]  ; OSC_50_BANK2 ; 4.818 ; 4.775 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[17]  ; OSC_50_BANK2 ; 4.829 ; 4.787 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[18]  ; OSC_50_BANK2 ; 4.807 ; 4.765 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[19]  ; OSC_50_BANK2 ; 4.853 ; 4.813 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[20]  ; OSC_50_BANK2 ; 4.817 ; 4.775 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[21]  ; OSC_50_BANK2 ; 4.830 ; 4.787 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[22]  ; OSC_50_BANK2 ; 4.865 ; 4.825 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[23]  ; OSC_50_BANK2 ; 4.808 ; 4.765 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[24]  ; OSC_50_BANK2 ; 4.842 ; 4.800 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[25]  ; OSC_50_BANK2 ; 4.878 ; 4.838 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[26]  ; OSC_50_BANK2 ; 4.886 ; 4.846 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[27]  ; OSC_50_BANK2 ; 4.850 ; 4.808 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[28]  ; OSC_50_BANK2 ; 4.843 ; 4.800 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[29]  ; OSC_50_BANK2 ; 4.878 ; 4.838 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[30]  ; OSC_50_BANK2 ; 4.844 ; 4.802 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[31]  ; OSC_50_BANK2 ; 4.845 ; 4.802 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[32]  ; OSC_50_BANK2 ; 4.886 ; 4.846 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[33]  ; OSC_50_BANK2 ; 4.851 ; 4.808 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[34]  ; OSC_50_BANK2 ; 4.831 ; 4.789 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[35]  ; OSC_50_BANK2 ; 4.850 ; 4.808 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[36]  ; OSC_50_BANK2 ; 4.832 ; 4.789 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[37]  ; OSC_50_BANK2 ; 4.839 ; 4.797 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[38]  ; OSC_50_BANK2 ; 4.867 ; 4.827 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[39]  ; OSC_50_BANK2 ; 4.840 ; 4.797 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[40]  ; OSC_50_BANK2 ; 4.873 ; 4.833 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[41]  ; OSC_50_BANK2 ; 4.837 ; 4.795 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[42]  ; OSC_50_BANK2 ; 4.865 ; 4.825 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[43]  ; OSC_50_BANK2 ; 4.824 ; 4.782 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[44]  ; OSC_50_BANK2 ; 4.838 ; 4.795 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[45]  ; OSC_50_BANK2 ; 4.873 ; 4.833 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[46]  ; OSC_50_BANK2 ; 4.829 ; 4.787 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[47]  ; OSC_50_BANK2 ; 4.830 ; 4.787 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[48]  ; OSC_50_BANK2 ; 4.812 ; 4.769 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[49]  ; OSC_50_BANK2 ; 4.811 ; 4.769 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[50]  ; OSC_50_BANK2 ; 4.827 ; 4.785 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[51]  ; OSC_50_BANK2 ; 4.810 ; 4.767 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[52]  ; OSC_50_BANK2 ; 4.863 ; 4.823 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[53]  ; OSC_50_BANK2 ; 4.863 ; 4.823 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[54]  ; OSC_50_BANK2 ; 4.845 ; 4.805 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[55]  ; OSC_50_BANK2 ; 4.809 ; 4.767 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[56]  ; OSC_50_BANK2 ; 4.818 ; 4.776 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[57]  ; OSC_50_BANK2 ; 4.819 ; 4.776 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[58]  ; OSC_50_BANK2 ; 4.813 ; 4.770 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[59]  ; OSC_50_BANK2 ; 4.824 ; 4.781 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[60]  ; OSC_50_BANK2 ; 4.854 ; 4.814 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[61]  ; OSC_50_BANK2 ; 4.854 ; 4.814 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[62]  ; OSC_50_BANK2 ; 4.823 ; 4.781 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[63]  ; OSC_50_BANK2 ; 4.859 ; 4.819 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
+------------------+--------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                                                              ;
+------------------+--------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                                                            ;
+------------------+--------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; M1_DDR2_dqs[*]   ; OSC_50_BANK2 ; 5.587     ; 5.588     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]  ; OSC_50_BANK2 ; 5.587     ; 5.588     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]  ; OSC_50_BANK2 ; 5.616     ; 5.617     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]  ; OSC_50_BANK2 ; 5.614     ; 5.616     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]  ; OSC_50_BANK2 ; 5.652     ; 5.654     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]  ; OSC_50_BANK2 ; 5.649     ; 5.651     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]  ; OSC_50_BANK2 ; 5.636     ; 5.638     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]  ; OSC_50_BANK2 ; 5.589     ; 5.590     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]  ; OSC_50_BANK2 ; 5.624     ; 5.626     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]  ; OSC_50_BANK2 ; 5.587     ; 5.588     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0] ; OSC_50_BANK2 ; 5.587     ; 5.588     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1] ; OSC_50_BANK2 ; 5.616     ; 5.617     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2] ; OSC_50_BANK2 ; 5.614     ; 5.616     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3] ; OSC_50_BANK2 ; 5.652     ; 5.654     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4] ; OSC_50_BANK2 ; 5.649     ; 5.651     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5] ; OSC_50_BANK2 ; 5.636     ; 5.638     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6] ; OSC_50_BANK2 ; 5.589     ; 5.590     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7] ; OSC_50_BANK2 ; 5.624     ; 5.626     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqs[*]   ; OSC_50_BANK2 ; 5.597     ; 5.598     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]  ; OSC_50_BANK2 ; 5.597     ; 5.598     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]  ; OSC_50_BANK2 ; 5.625     ; 5.626     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]  ; OSC_50_BANK2 ; 5.623     ; 5.625     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]  ; OSC_50_BANK2 ; 5.661     ; 5.663     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]  ; OSC_50_BANK2 ; 5.658     ; 5.660     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]  ; OSC_50_BANK2 ; 5.645     ; 5.647     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]  ; OSC_50_BANK2 ; 5.599     ; 5.600     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]  ; OSC_50_BANK2 ; 5.633     ; 5.635     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]  ; OSC_50_BANK2 ; 5.597     ; 5.598     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0] ; OSC_50_BANK2 ; 5.597     ; 5.598     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1] ; OSC_50_BANK2 ; 5.625     ; 5.626     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2] ; OSC_50_BANK2 ; 5.623     ; 5.625     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3] ; OSC_50_BANK2 ; 5.661     ; 5.663     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4] ; OSC_50_BANK2 ; 5.658     ; 5.660     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5] ; OSC_50_BANK2 ; 5.645     ; 5.647     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6] ; OSC_50_BANK2 ; 5.599     ; 5.600     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7] ; OSC_50_BANK2 ; 5.633     ; 5.635     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dq[*]    ; OSC_50_BANK2 ; 4.929     ; 4.970     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[0]   ; OSC_50_BANK2 ; 4.984     ; 5.023     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[1]   ; OSC_50_BANK2 ; 4.936     ; 4.978     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[2]   ; OSC_50_BANK2 ; 4.982     ; 5.021     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[3]   ; OSC_50_BANK2 ; 4.982     ; 5.021     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[4]   ; OSC_50_BANK2 ; 4.946     ; 4.988     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[5]   ; OSC_50_BANK2 ; 4.946     ; 4.987     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[6]   ; OSC_50_BANK2 ; 4.944     ; 4.986     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[7]   ; OSC_50_BANK2 ; 4.944     ; 4.985     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[8]   ; OSC_50_BANK2 ; 4.964     ; 5.006     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[9]   ; OSC_50_BANK2 ; 5.018     ; 5.057     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[10]  ; OSC_50_BANK2 ; 4.980     ; 5.021     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[11]  ; OSC_50_BANK2 ; 4.980     ; 5.022     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[12]  ; OSC_50_BANK2 ; 4.970     ; 5.012     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[13]  ; OSC_50_BANK2 ; 4.970     ; 5.011     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[14]  ; OSC_50_BANK2 ; 4.964     ; 5.005     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[15]  ; OSC_50_BANK2 ; 5.008     ; 5.047     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[16]  ; OSC_50_BANK2 ; 4.940     ; 4.982     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[17]  ; OSC_50_BANK2 ; 4.953     ; 4.994     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[18]  ; OSC_50_BANK2 ; 4.929     ; 4.970     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[19]  ; OSC_50_BANK2 ; 4.978     ; 5.017     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[20]  ; OSC_50_BANK2 ; 4.940     ; 4.981     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[21]  ; OSC_50_BANK2 ; 4.953     ; 4.995     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[22]  ; OSC_50_BANK2 ; 4.991     ; 5.030     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[23]  ; OSC_50_BANK2 ; 4.929     ; 4.971     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[24]  ; OSC_50_BANK2 ; 4.966     ; 5.007     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[25]  ; OSC_50_BANK2 ; 5.004     ; 5.043     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[26]  ; OSC_50_BANK2 ; 5.012     ; 5.051     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[27]  ; OSC_50_BANK2 ; 4.974     ; 5.015     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[28]  ; OSC_50_BANK2 ; 4.966     ; 5.008     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[29]  ; OSC_50_BANK2 ; 5.004     ; 5.043     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[30]  ; OSC_50_BANK2 ; 4.967     ; 5.008     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[31]  ; OSC_50_BANK2 ; 4.967     ; 5.009     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[32]  ; OSC_50_BANK2 ; 5.013     ; 5.052     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[33]  ; OSC_50_BANK2 ; 4.975     ; 5.017     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[34]  ; OSC_50_BANK2 ; 4.955     ; 4.996     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[35]  ; OSC_50_BANK2 ; 4.975     ; 5.016     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[36]  ; OSC_50_BANK2 ; 4.955     ; 4.997     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[37]  ; OSC_50_BANK2 ; 4.962     ; 5.003     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[38]  ; OSC_50_BANK2 ; 4.993     ; 5.032     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[39]  ; OSC_50_BANK2 ; 4.962     ; 5.004     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[40]  ; OSC_50_BANK2 ; 4.999     ; 5.038     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[41]  ; OSC_50_BANK2 ; 4.961     ; 5.002     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[42]  ; OSC_50_BANK2 ; 4.990     ; 5.029     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[43]  ; OSC_50_BANK2 ; 4.947     ; 4.988     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[44]  ; OSC_50_BANK2 ; 4.961     ; 5.003     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[45]  ; OSC_50_BANK2 ; 4.999     ; 5.038     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[46]  ; OSC_50_BANK2 ; 4.952     ; 4.993     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[47]  ; OSC_50_BANK2 ; 4.952     ; 4.994     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[48]  ; OSC_50_BANK2 ; 4.933     ; 4.975     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[49]  ; OSC_50_BANK2 ; 4.933     ; 4.974     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[50]  ; OSC_50_BANK2 ; 4.951     ; 4.992     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[51]  ; OSC_50_BANK2 ; 4.932     ; 4.974     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[52]  ; OSC_50_BANK2 ; 4.989     ; 5.028     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[53]  ; OSC_50_BANK2 ; 4.989     ; 5.028     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[54]  ; OSC_50_BANK2 ; 4.970     ; 5.009     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[55]  ; OSC_50_BANK2 ; 4.932     ; 4.973     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[56]  ; OSC_50_BANK2 ; 4.942     ; 4.983     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[57]  ; OSC_50_BANK2 ; 4.942     ; 4.984     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[58]  ; OSC_50_BANK2 ; 4.934     ; 4.976     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[59]  ; OSC_50_BANK2 ; 4.946     ; 4.988     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[60]  ; OSC_50_BANK2 ; 4.980     ; 5.019     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[61]  ; OSC_50_BANK2 ; 4.980     ; 5.019     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[62]  ; OSC_50_BANK2 ; 4.946     ; 4.987     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[63]  ; OSC_50_BANK2 ; 4.984     ; 5.023     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
+------------------+--------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                                                      ;
+------------------+--------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                                                            ;
+------------------+--------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; M1_DDR2_dqs[*]   ; OSC_50_BANK2 ; 5.421     ; 5.423     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]  ; OSC_50_BANK2 ; 5.421     ; 5.423     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]  ; OSC_50_BANK2 ; 5.449     ; 5.451     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]  ; OSC_50_BANK2 ; 5.447     ; 5.449     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]  ; OSC_50_BANK2 ; 5.484     ; 5.486     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]  ; OSC_50_BANK2 ; 5.481     ; 5.483     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]  ; OSC_50_BANK2 ; 5.469     ; 5.471     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]  ; OSC_50_BANK2 ; 5.423     ; 5.425     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]  ; OSC_50_BANK2 ; 5.457     ; 5.459     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]  ; OSC_50_BANK2 ; 5.421     ; 5.423     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0] ; OSC_50_BANK2 ; 5.421     ; 5.423     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1] ; OSC_50_BANK2 ; 5.449     ; 5.451     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2] ; OSC_50_BANK2 ; 5.447     ; 5.449     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3] ; OSC_50_BANK2 ; 5.484     ; 5.486     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4] ; OSC_50_BANK2 ; 5.481     ; 5.483     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5] ; OSC_50_BANK2 ; 5.469     ; 5.471     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6] ; OSC_50_BANK2 ; 5.423     ; 5.425     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7] ; OSC_50_BANK2 ; 5.457     ; 5.459     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqs[*]   ; OSC_50_BANK2 ; 5.430     ; 5.432     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]  ; OSC_50_BANK2 ; 5.430     ; 5.432     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]  ; OSC_50_BANK2 ; 5.458     ; 5.460     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]  ; OSC_50_BANK2 ; 5.456     ; 5.458     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]  ; OSC_50_BANK2 ; 5.492     ; 5.494     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]  ; OSC_50_BANK2 ; 5.490     ; 5.492     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]  ; OSC_50_BANK2 ; 5.478     ; 5.480     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]  ; OSC_50_BANK2 ; 5.432     ; 5.434     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]  ; OSC_50_BANK2 ; 5.466     ; 5.468     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]  ; OSC_50_BANK2 ; 5.430     ; 5.432     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0] ; OSC_50_BANK2 ; 5.430     ; 5.432     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1] ; OSC_50_BANK2 ; 5.458     ; 5.460     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2] ; OSC_50_BANK2 ; 5.456     ; 5.458     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3] ; OSC_50_BANK2 ; 5.492     ; 5.494     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4] ; OSC_50_BANK2 ; 5.490     ; 5.492     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5] ; OSC_50_BANK2 ; 5.478     ; 5.480     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6] ; OSC_50_BANK2 ; 5.432     ; 5.434     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7] ; OSC_50_BANK2 ; 5.466     ; 5.468     ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dq[*]    ; OSC_50_BANK2 ; 4.763     ; 4.805     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[0]   ; OSC_50_BANK2 ; 4.816     ; 4.856     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[1]   ; OSC_50_BANK2 ; 4.769     ; 4.812     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[2]   ; OSC_50_BANK2 ; 4.814     ; 4.854     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[3]   ; OSC_50_BANK2 ; 4.814     ; 4.854     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[4]   ; OSC_50_BANK2 ; 4.778     ; 4.821     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[5]   ; OSC_50_BANK2 ; 4.778     ; 4.820     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[6]   ; OSC_50_BANK2 ; 4.776     ; 4.819     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[7]   ; OSC_50_BANK2 ; 4.776     ; 4.818     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[8]   ; OSC_50_BANK2 ; 4.797     ; 4.840     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[9]   ; OSC_50_BANK2 ; 4.849     ; 4.889     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[10]  ; OSC_50_BANK2 ; 4.811     ; 4.853     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[11]  ; OSC_50_BANK2 ; 4.811     ; 4.854     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[12]  ; OSC_50_BANK2 ; 4.803     ; 4.846     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[13]  ; OSC_50_BANK2 ; 4.803     ; 4.845     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[14]  ; OSC_50_BANK2 ; 4.797     ; 4.839     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[15]  ; OSC_50_BANK2 ; 4.841     ; 4.881     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[16]  ; OSC_50_BANK2 ; 4.773     ; 4.816     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[17]  ; OSC_50_BANK2 ; 4.785     ; 4.827     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[18]  ; OSC_50_BANK2 ; 4.763     ; 4.805     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[19]  ; OSC_50_BANK2 ; 4.811     ; 4.851     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[20]  ; OSC_50_BANK2 ; 4.773     ; 4.815     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[21]  ; OSC_50_BANK2 ; 4.785     ; 4.828     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[22]  ; OSC_50_BANK2 ; 4.823     ; 4.863     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[23]  ; OSC_50_BANK2 ; 4.763     ; 4.806     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[24]  ; OSC_50_BANK2 ; 4.798     ; 4.840     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[25]  ; OSC_50_BANK2 ; 4.836     ; 4.876     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[26]  ; OSC_50_BANK2 ; 4.844     ; 4.884     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[27]  ; OSC_50_BANK2 ; 4.806     ; 4.848     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[28]  ; OSC_50_BANK2 ; 4.798     ; 4.841     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[29]  ; OSC_50_BANK2 ; 4.836     ; 4.876     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[30]  ; OSC_50_BANK2 ; 4.800     ; 4.842     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[31]  ; OSC_50_BANK2 ; 4.800     ; 4.843     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[32]  ; OSC_50_BANK2 ; 4.844     ; 4.884     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[33]  ; OSC_50_BANK2 ; 4.806     ; 4.849     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[34]  ; OSC_50_BANK2 ; 4.787     ; 4.829     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[35]  ; OSC_50_BANK2 ; 4.806     ; 4.848     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[36]  ; OSC_50_BANK2 ; 4.787     ; 4.830     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[37]  ; OSC_50_BANK2 ; 4.795     ; 4.837     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[38]  ; OSC_50_BANK2 ; 4.825     ; 4.865     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[39]  ; OSC_50_BANK2 ; 4.795     ; 4.838     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[40]  ; OSC_50_BANK2 ; 4.831     ; 4.871     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[41]  ; OSC_50_BANK2 ; 4.793     ; 4.835     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[42]  ; OSC_50_BANK2 ; 4.823     ; 4.863     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[43]  ; OSC_50_BANK2 ; 4.780     ; 4.822     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[44]  ; OSC_50_BANK2 ; 4.793     ; 4.836     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[45]  ; OSC_50_BANK2 ; 4.831     ; 4.871     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[46]  ; OSC_50_BANK2 ; 4.785     ; 4.827     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[47]  ; OSC_50_BANK2 ; 4.785     ; 4.828     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[48]  ; OSC_50_BANK2 ; 4.767     ; 4.810     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[49]  ; OSC_50_BANK2 ; 4.767     ; 4.809     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[50]  ; OSC_50_BANK2 ; 4.783     ; 4.825     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[51]  ; OSC_50_BANK2 ; 4.765     ; 4.808     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[52]  ; OSC_50_BANK2 ; 4.821     ; 4.861     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[53]  ; OSC_50_BANK2 ; 4.821     ; 4.861     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[54]  ; OSC_50_BANK2 ; 4.803     ; 4.843     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[55]  ; OSC_50_BANK2 ; 4.765     ; 4.807     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[56]  ; OSC_50_BANK2 ; 4.774     ; 4.816     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[57]  ; OSC_50_BANK2 ; 4.774     ; 4.817     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[58]  ; OSC_50_BANK2 ; 4.768     ; 4.811     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[59]  ; OSC_50_BANK2 ; 4.779     ; 4.822     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[60]  ; OSC_50_BANK2 ; 4.812     ; 4.852     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[61]  ; OSC_50_BANK2 ; 4.812     ; 4.852     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[62]  ; OSC_50_BANK2 ; 4.779     ; 4.821     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[63]  ; OSC_50_BANK2 ; 4.817     ; 4.857     ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
+------------------+--------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 32
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 7.370 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                       ; Synchronization Node                                                                                                                                                                                                                       ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[3]              ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[3]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[6] ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[1] ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[6]              ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[6]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[3] ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[7]              ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[7]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[2] ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[2]              ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[2]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[7] ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[4]              ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[4]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[0] ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[4] ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[5] ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[0]              ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[0]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[1]              ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[1]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[5]              ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[5]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[7]      ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[7]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[6]      ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[6]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[3]      ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[3]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[4]      ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[4]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[0]      ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[0]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[2]      ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[2]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[1]      ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[1]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[5]      ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[5]      ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[4]         ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[0]         ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[6]         ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[2]         ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[7]         ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[3]         ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[1]         ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[5]         ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 7.370                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 20.24                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 4.654        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 2.716        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 8.328                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 4.682        ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 3.646        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 8.544                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 4.366        ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 4.178        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 8.728                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 20.24                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 4.626        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 4.102        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 8.784                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 4.634        ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 4.150        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 8.841                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 20.24                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 4.639        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 4.202        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 8.844                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 4.627        ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 4.217        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 8.944                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 20.24                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 4.627        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 4.317        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 8.954                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 4.657        ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 4.297        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 9.023                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 20.24                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 4.627        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 4.396        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 9.035                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 4.641        ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 4.394        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 9.052                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 4.658        ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 4.394        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 9.074                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 4.703        ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 4.371        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 9.084                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 20.24                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 4.620        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 4.464        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 9.282                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 20.24                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 4.649        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 4.633        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 9.312                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 20.24                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 4.642        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 4.670        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 16.674                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 5.800        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 5.531        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 5.343        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 16.693                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 5.820        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 5.530        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 5.343        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 16.697                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 5.762        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 5.538        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 5.397        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 16.715                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 5.796        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 5.576        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 5.343        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 16.817                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 5.824        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 5.596        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 5.397        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 16.829                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 5.803        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 5.629        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 5.397        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 16.989                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 5.782        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 5.810        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 5.397        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 17.023                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                            ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 6.176        ; 161.92 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 5.861        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 5.819        ;
;  ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 5.343        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 79.043                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 39.658       ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 39.385       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 79.118                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 39.653       ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 39.465       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 79.127                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 39.654       ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 39.473       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 79.169                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 39.656       ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 39.513       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 79.183                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 39.678       ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 39.505       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 79.187                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 39.662       ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 39.525       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 79.248                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 39.653       ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 39.595       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                ; 79.281                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                   ; 25                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                 ;                        ; 5.000        ; 200.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  D5M_PIXLCLK (INVERTED)                                                                                                                                                                                                                     ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 39.678       ;
;  ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 39.603       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                                                                                                                       ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                                                            ; -3.900    ; -0.181  ; -6.102   ; 0.204   ; 0.000               ;
;  D5M_PIXLCLK                                                                                                                                ; 15.430    ; 0.178   ; 16.603   ; 0.810   ; 18.735              ;
;  OSC_50_BANK2                                                                                                                               ; 16.772    ; 0.130   ; 14.718   ; 0.834   ; 9.334               ;
;  sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                   ; 1.114     ; 0.155   ; 1.785    ; 3.330   ; 0.000               ;
;  sys_pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                   ; N/A       ; N/A     ; N/A      ; N/A     ; 19.962              ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; -3.900    ; 0.127   ; -2.888   ; 0.264   ; 1.702               ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ; 0.363     ; 0.478   ; N/A      ; N/A     ; 0.466               ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ; 0.792     ; 1.132   ; N/A      ; N/A     ; 0.625               ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ; 0.450     ; -0.181  ; -0.688   ; 0.325   ; 0.456               ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ; 2.099     ; 0.152   ; 1.375    ; 0.294   ; 1.940               ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ; 0.483     ; 0.153   ; 1.036    ; 1.306   ; 1.880               ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ; -1.128    ; 0.106   ; -6.102   ; 0.204   ; 2.331               ;
; Design-wide TNS                                                                                                                             ; -2972.205 ; -22.94  ; -497.865 ; 0.0     ; 0.0                 ;
;  D5M_PIXLCLK                                                                                                                                ; 0.000     ; 0.000   ; 0.000    ; 0.000   ; 0.000               ;
;  OSC_50_BANK2                                                                                                                               ; 0.000     ; 0.000   ; 0.000    ; 0.000   ; 0.000               ;
;  sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                   ; 0.000     ; 0.000   ; 0.000    ; 0.000   ; 0.000               ;
;  sys_pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                   ; N/A       ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; -2918.942 ; 0.000   ; -188.772 ; 0.000   ; 0.000               ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000     ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000     ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000     ; -22.940 ; -3.883   ; 0.000   ; 0.000               ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ; 0.000     ; 0.000   ; 0.000    ; 0.000   ; 0.000               ;
;  u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ; 0.000     ; 0.000   ; 0.000    ; 0.000   ; 0.000               ;
;  vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ; -53.263   ; 0.000   ; -305.210 ; 0.000   ; 0.000               ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                ;
+-----------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port       ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                            ;
+-----------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; D5M_D[*]        ; D5M_PIXLCLK  ; 3.788  ; 3.927  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[0]       ; D5M_PIXLCLK  ; 2.739  ; 2.920  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[1]       ; D5M_PIXLCLK  ; 2.783  ; 2.960  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[2]       ; D5M_PIXLCLK  ; 3.002  ; 3.152  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[3]       ; D5M_PIXLCLK  ; 2.259  ; 2.412  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[4]       ; D5M_PIXLCLK  ; 3.596  ; 3.766  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[5]       ; D5M_PIXLCLK  ; 2.637  ; 2.750  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[6]       ; D5M_PIXLCLK  ; 3.139  ; 3.282  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[7]       ; D5M_PIXLCLK  ; 2.924  ; 3.039  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[8]       ; D5M_PIXLCLK  ; 3.507  ; 3.669  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[9]       ; D5M_PIXLCLK  ; 3.788  ; 3.927  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[10]      ; D5M_PIXLCLK  ; 3.625  ; 3.788  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[11]      ; D5M_PIXLCLK  ; 3.535  ; 3.677  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
; D5M_FVAL        ; D5M_PIXLCLK  ; 2.656  ; 2.854  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
; D5M_LVAL        ; D5M_PIXLCLK  ; 2.631  ; 2.823  ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
; BUTTON[*]       ; D5M_PIXLCLK  ; 5.513  ; 5.468  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  BUTTON[0]      ; D5M_PIXLCLK  ; 5.513  ; 5.468  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  BUTTON[2]      ; D5M_PIXLCLK  ; 3.718  ; 3.792  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  BUTTON[3]      ; D5M_PIXLCLK  ; 4.284  ; 4.367  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
; BUTTON[*]       ; OSC_50_BANK2 ; 5.052  ; 5.032  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
;  BUTTON[1]      ; OSC_50_BANK2 ; 5.052  ; 5.032  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; SLIDE_SW[*]     ; OSC_50_BANK2 ; 5.936  ; 5.810  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
;  SLIDE_SW[0]    ; OSC_50_BANK2 ; 5.936  ; 5.810  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; BUTTON[*]       ; OSC_50_BANK2 ; 4.128  ; 3.971  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0]      ; OSC_50_BANK2 ; 4.128  ; 3.971  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; M1_DDR2_clk[*]  ; OSC_50_BANK2 ; -2.772 ; -2.767 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ;
;  M1_DDR2_clk[0] ; OSC_50_BANK2 ; -2.772 ; -2.767 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ;
+-----------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                 ;
+-----------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port       ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                            ;
+-----------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; D5M_D[*]        ; D5M_PIXLCLK  ; -1.093 ; -1.547 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[0]       ; D5M_PIXLCLK  ; -1.449 ; -1.916 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[1]       ; D5M_PIXLCLK  ; -1.427 ; -1.896 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[2]       ; D5M_PIXLCLK  ; -1.581 ; -2.050 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[3]       ; D5M_PIXLCLK  ; -1.093 ; -1.547 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[4]       ; D5M_PIXLCLK  ; -1.922 ; -2.380 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[5]       ; D5M_PIXLCLK  ; -1.335 ; -1.770 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[6]       ; D5M_PIXLCLK  ; -1.600 ; -2.059 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[7]       ; D5M_PIXLCLK  ; -1.460 ; -1.907 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[8]       ; D5M_PIXLCLK  ; -1.817 ; -2.278 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[9]       ; D5M_PIXLCLK  ; -1.993 ; -2.436 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[10]      ; D5M_PIXLCLK  ; -1.947 ; -2.401 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
;  D5M_D[11]      ; D5M_PIXLCLK  ; -1.860 ; -2.313 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
; D5M_FVAL        ; D5M_PIXLCLK  ; -1.297 ; -1.779 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
; D5M_LVAL        ; D5M_PIXLCLK  ; -1.273 ; -1.755 ; Rise       ; D5M_PIXLCLK                                                                                                                                ;
; BUTTON[*]       ; D5M_PIXLCLK  ; -1.038 ; -1.458 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  BUTTON[0]      ; D5M_PIXLCLK  ; -1.038 ; -1.458 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  BUTTON[2]      ; D5M_PIXLCLK  ; -1.494 ; -1.913 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  BUTTON[3]      ; D5M_PIXLCLK  ; -1.874 ; -2.294 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
; BUTTON[*]       ; OSC_50_BANK2 ; -1.644 ; -2.015 ; Rise       ; OSC_50_BANK2                                                                                                                               ;
;  BUTTON[1]      ; OSC_50_BANK2 ; -1.644 ; -2.015 ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; SLIDE_SW[*]     ; OSC_50_BANK2 ; -2.205 ; -2.498 ; Rise       ; OSC_50_BANK2                                                                                                                               ;
;  SLIDE_SW[0]    ; OSC_50_BANK2 ; -2.205 ; -2.498 ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; BUTTON[*]       ; OSC_50_BANK2 ; -0.595 ; -0.983 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0]      ; OSC_50_BANK2 ; -0.595 ; -0.983 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; M1_DDR2_clk[*]  ; OSC_50_BANK2 ; 4.756  ; 4.729  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ;
;  M1_DDR2_clk[0] ; OSC_50_BANK2 ; 4.756  ; 4.729  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ;
+-----------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                        ;
+-------------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port         ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                            ;
+-------------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SEG0_D[*]         ; D5M_PIXLCLK  ; 16.989 ; 16.673 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[0]        ; D5M_PIXLCLK  ; 12.511 ; 12.150 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[1]        ; D5M_PIXLCLK  ; 13.827 ; 13.425 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[2]        ; D5M_PIXLCLK  ; 15.426 ; 15.064 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[3]        ; D5M_PIXLCLK  ; 14.815 ; 14.418 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[4]        ; D5M_PIXLCLK  ; 16.989 ; 16.496 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[5]        ; D5M_PIXLCLK  ; 12.475 ; 12.129 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[6]        ; D5M_PIXLCLK  ; 16.215 ; 16.673 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
; SEG1_D[*]         ; D5M_PIXLCLK  ; 18.471 ; 17.981 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[0]        ; D5M_PIXLCLK  ; 18.002 ; 17.412 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[1]        ; D5M_PIXLCLK  ; 16.684 ; 16.195 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[2]        ; D5M_PIXLCLK  ; 14.079 ; 13.686 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[3]        ; D5M_PIXLCLK  ; 18.471 ; 17.981 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[4]        ; D5M_PIXLCLK  ; 17.601 ; 17.099 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[5]        ; D5M_PIXLCLK  ; 17.275 ; 16.756 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[6]        ; D5M_PIXLCLK  ; 12.775 ; 13.111 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
; D5M_ESETn         ; OSC_50_BANK2 ; 7.781  ; 7.757  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; D5M_SCLK          ; OSC_50_BANK2 ; 12.819 ; 12.558 ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; MAX_I2C_SCLK      ; OSC_50_BANK2 ; 8.005  ; 8.061  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; MAX_I2C_SDAT      ; OSC_50_BANK2 ; 6.653  ; 6.637  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; D5M_XCLKIN        ; OSC_50_BANK2 ; 6.342  ;        ; Rise       ; sys_pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                   ;
; D5M_XCLKIN        ; OSC_50_BANK2 ;        ; 6.304  ; Fall       ; sys_pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                   ;
; M1_DDR2_clk[*]    ; OSC_50_BANK2 ; 8.904  ; 8.916  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk[0]   ; OSC_50_BANK2 ; 8.904  ; 8.916  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk[1]   ; OSC_50_BANK2 ; 8.902  ; 8.914  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_clk_n[*]  ; OSC_50_BANK2 ; 8.906  ; 8.952  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk_n[0] ; OSC_50_BANK2 ; 8.906  ; 8.952  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk_n[1] ; OSC_50_BANK2 ; 8.894  ; 8.940  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqs[*]    ; OSC_50_BANK2 ; 8.915  ; 8.927  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]   ; OSC_50_BANK2 ; 8.870  ; 8.882  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]   ; OSC_50_BANK2 ; 8.902  ; 8.914  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]   ; OSC_50_BANK2 ; 8.890  ; 8.902  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]   ; OSC_50_BANK2 ; 8.915  ; 8.927  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]   ; OSC_50_BANK2 ; 8.911  ; 8.923  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]   ; OSC_50_BANK2 ; 8.912  ; 8.924  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]   ; OSC_50_BANK2 ; 8.872  ; 8.884  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]   ; OSC_50_BANK2 ; 8.894  ; 8.906  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]   ; OSC_50_BANK2 ; 8.917  ; 8.963  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0]  ; OSC_50_BANK2 ; 8.872  ; 8.918  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1]  ; OSC_50_BANK2 ; 8.904  ; 8.950  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2]  ; OSC_50_BANK2 ; 8.902  ; 8.948  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3]  ; OSC_50_BANK2 ; 8.917  ; 8.963  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4]  ; OSC_50_BANK2 ; 8.903  ; 8.949  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5]  ; OSC_50_BANK2 ; 8.914  ; 8.960  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6]  ; OSC_50_BANK2 ; 8.874  ; 8.920  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7]  ; OSC_50_BANK2 ; 8.896  ; 8.942  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_clk[*]    ; OSC_50_BANK2 ; 8.914  ; 8.915  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk[0]   ; OSC_50_BANK2 ; 8.914  ; 8.915  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk[1]   ; OSC_50_BANK2 ; 8.912  ; 8.913  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_clk_n[*]  ; OSC_50_BANK2 ; 8.905  ; 8.962  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk_n[0] ; OSC_50_BANK2 ; 8.905  ; 8.962  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk_n[1] ; OSC_50_BANK2 ; 8.893  ; 8.950  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqs[*]    ; OSC_50_BANK2 ; 8.927  ; 8.928  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]   ; OSC_50_BANK2 ; 8.881  ; 8.882  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]   ; OSC_50_BANK2 ; 8.913  ; 8.914  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]   ; OSC_50_BANK2 ; 8.901  ; 8.902  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]   ; OSC_50_BANK2 ; 8.927  ; 8.928  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]   ; OSC_50_BANK2 ; 8.922  ; 8.923  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]   ; OSC_50_BANK2 ; 8.923  ; 8.924  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]   ; OSC_50_BANK2 ; 8.883  ; 8.884  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]   ; OSC_50_BANK2 ; 8.905  ; 8.906  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]   ; OSC_50_BANK2 ; 8.918  ; 8.975  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0]  ; OSC_50_BANK2 ; 8.872  ; 8.929  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1]  ; OSC_50_BANK2 ; 8.904  ; 8.961  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2]  ; OSC_50_BANK2 ; 8.902  ; 8.959  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3]  ; OSC_50_BANK2 ; 8.918  ; 8.975  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4]  ; OSC_50_BANK2 ; 8.903  ; 8.960  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5]  ; OSC_50_BANK2 ; 8.914  ; 8.971  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6]  ; OSC_50_BANK2 ; 8.874  ; 8.931  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7]  ; OSC_50_BANK2 ; 8.896  ; 8.953  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dm[*]     ; OSC_50_BANK2 ; 8.359  ; 8.306  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[0]    ; OSC_50_BANK2 ; 8.309  ; 8.253  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[1]    ; OSC_50_BANK2 ; 8.359  ; 8.306  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[2]    ; OSC_50_BANK2 ; 8.300  ; 8.247  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[3]    ; OSC_50_BANK2 ; 8.313  ; 8.257  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[4]    ; OSC_50_BANK2 ; 8.303  ; 8.250  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[5]    ; OSC_50_BANK2 ; 8.293  ; 8.237  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[6]    ; OSC_50_BANK2 ; 8.306  ; 8.250  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[7]    ; OSC_50_BANK2 ; 8.255  ; 8.199  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; M1_DDR2_dq[*]     ; OSC_50_BANK2 ; 8.358  ; 8.304  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[0]    ; OSC_50_BANK2 ; 8.320  ; 8.266  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[1]    ; OSC_50_BANK2 ; 8.309  ; 8.253  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[2]    ; OSC_50_BANK2 ; 8.308  ; 8.255  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[3]    ; OSC_50_BANK2 ; 8.307  ; 8.253  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[4]    ; OSC_50_BANK2 ; 8.342  ; 8.286  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[5]    ; OSC_50_BANK2 ; 8.342  ; 8.286  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[6]    ; OSC_50_BANK2 ; 8.309  ; 8.253  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[7]    ; OSC_50_BANK2 ; 8.319  ; 8.263  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[8]    ; OSC_50_BANK2 ; 8.310  ; 8.254  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[9]    ; OSC_50_BANK2 ; 8.358  ; 8.304  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[10]   ; OSC_50_BANK2 ; 8.350  ; 8.294  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[11]   ; OSC_50_BANK2 ; 8.350  ; 8.294  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[12]   ; OSC_50_BANK2 ; 8.308  ; 8.252  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[13]   ; OSC_50_BANK2 ; 8.308  ; 8.252  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[14]   ; OSC_50_BANK2 ; 8.310  ; 8.254  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[15]   ; OSC_50_BANK2 ; 8.306  ; 8.252  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[16]   ; OSC_50_BANK2 ; 8.264  ; 8.208  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[17]   ; OSC_50_BANK2 ; 8.291  ; 8.235  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[18]   ; OSC_50_BANK2 ; 8.239  ; 8.183  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[19]   ; OSC_50_BANK2 ; 8.252  ; 8.198  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[20]   ; OSC_50_BANK2 ; 8.254  ; 8.198  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[21]   ; OSC_50_BANK2 ; 8.291  ; 8.235  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[22]   ; OSC_50_BANK2 ; 8.299  ; 8.245  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[23]   ; OSC_50_BANK2 ; 8.229  ; 8.173  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[24]   ; OSC_50_BANK2 ; 8.290  ; 8.234  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[25]   ; OSC_50_BANK2 ; 8.298  ; 8.244  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[26]   ; OSC_50_BANK2 ; 8.321  ; 8.267  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[27]   ; OSC_50_BANK2 ; 8.333  ; 8.277  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[28]   ; OSC_50_BANK2 ; 8.280  ; 8.224  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[29]   ; OSC_50_BANK2 ; 8.299  ; 8.246  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[30]   ; OSC_50_BANK2 ; 8.314  ; 8.258  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[31]   ; OSC_50_BANK2 ; 8.324  ; 8.268  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[32]   ; OSC_50_BANK2 ; 8.302  ; 8.248  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[33]   ; OSC_50_BANK2 ; 8.314  ; 8.258  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[34]   ; OSC_50_BANK2 ; 8.284  ; 8.228  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[35]   ; OSC_50_BANK2 ; 8.304  ; 8.248  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[36]   ; OSC_50_BANK2 ; 8.284  ; 8.228  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[37]   ; OSC_50_BANK2 ; 8.287  ; 8.231  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[38]   ; OSC_50_BANK2 ; 8.292  ; 8.238  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[39]   ; OSC_50_BANK2 ; 8.317  ; 8.261  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[40]   ; OSC_50_BANK2 ; 8.302  ; 8.249  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[41]   ; OSC_50_BANK2 ; 8.293  ; 8.237  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[42]   ; OSC_50_BANK2 ; 8.308  ; 8.254  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[43]   ; OSC_50_BANK2 ; 8.313  ; 8.257  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[44]   ; OSC_50_BANK2 ; 8.293  ; 8.237  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[45]   ; OSC_50_BANK2 ; 8.301  ; 8.247  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[46]   ; OSC_50_BANK2 ; 8.310  ; 8.254  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[47]   ; OSC_50_BANK2 ; 8.310  ; 8.254  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[48]   ; OSC_50_BANK2 ; 8.303  ; 8.247  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[49]   ; OSC_50_BANK2 ; 8.303  ; 8.247  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[50]   ; OSC_50_BANK2 ; 8.306  ; 8.250  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[51]   ; OSC_50_BANK2 ; 8.281  ; 8.225  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[52]   ; OSC_50_BANK2 ; 8.315  ; 8.262  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[53]   ; OSC_50_BANK2 ; 8.314  ; 8.260  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[54]   ; OSC_50_BANK2 ; 8.289  ; 8.235  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[55]   ; OSC_50_BANK2 ; 8.281  ; 8.225  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[56]   ; OSC_50_BANK2 ; 8.264  ; 8.208  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[57]   ; OSC_50_BANK2 ; 8.264  ; 8.208  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[58]   ; OSC_50_BANK2 ; 8.255  ; 8.199  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[59]   ; OSC_50_BANK2 ; 8.260  ; 8.204  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[60]   ; OSC_50_BANK2 ; 8.273  ; 8.220  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[61]   ; OSC_50_BANK2 ; 8.272  ; 8.218  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[62]   ; OSC_50_BANK2 ; 8.260  ; 8.204  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[63]   ; OSC_50_BANK2 ; 8.258  ; 8.204  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; M1_DDR2_dm[*]     ; OSC_50_BANK2 ; 8.375  ; 8.311  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[0]    ; OSC_50_BANK2 ; 8.323  ; 8.256  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[1]    ; OSC_50_BANK2 ; 8.375  ; 8.311  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[2]    ; OSC_50_BANK2 ; 8.315  ; 8.251  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[3]    ; OSC_50_BANK2 ; 8.328  ; 8.261  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[4]    ; OSC_50_BANK2 ; 8.316  ; 8.252  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[5]    ; OSC_50_BANK2 ; 8.307  ; 8.240  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[6]    ; OSC_50_BANK2 ; 8.321  ; 8.254  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[7]    ; OSC_50_BANK2 ; 8.268  ; 8.201  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; M1_DDR2_dq[*]     ; OSC_50_BANK2 ; 8.374  ; 8.309  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[0]    ; OSC_50_BANK2 ; 8.334  ; 8.269  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[1]    ; OSC_50_BANK2 ; 8.323  ; 8.256  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[2]    ; OSC_50_BANK2 ; 8.324  ; 8.260  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[3]    ; OSC_50_BANK2 ; 8.323  ; 8.258  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[4]    ; OSC_50_BANK2 ; 8.356  ; 8.289  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[5]    ; OSC_50_BANK2 ; 8.356  ; 8.289  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[6]    ; OSC_50_BANK2 ; 8.325  ; 8.258  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[7]    ; OSC_50_BANK2 ; 8.335  ; 8.268  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[8]    ; OSC_50_BANK2 ; 8.324  ; 8.257  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[9]    ; OSC_50_BANK2 ; 8.374  ; 8.309  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[10]   ; OSC_50_BANK2 ; 8.366  ; 8.299  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[11]   ; OSC_50_BANK2 ; 8.366  ; 8.299  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[12]   ; OSC_50_BANK2 ; 8.323  ; 8.256  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[13]   ; OSC_50_BANK2 ; 8.323  ; 8.256  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[14]   ; OSC_50_BANK2 ; 8.324  ; 8.257  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[15]   ; OSC_50_BANK2 ; 8.321  ; 8.256  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[16]   ; OSC_50_BANK2 ; 8.278  ; 8.211  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[17]   ; OSC_50_BANK2 ; 8.306  ; 8.239  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[18]   ; OSC_50_BANK2 ; 8.253  ; 8.186  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[19]   ; OSC_50_BANK2 ; 8.266  ; 8.201  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[20]   ; OSC_50_BANK2 ; 8.268  ; 8.201  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[21]   ; OSC_50_BANK2 ; 8.306  ; 8.239  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[22]   ; OSC_50_BANK2 ; 8.314  ; 8.249  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[23]   ; OSC_50_BANK2 ; 8.243  ; 8.176  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[24]   ; OSC_50_BANK2 ; 8.306  ; 8.239  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[25]   ; OSC_50_BANK2 ; 8.314  ; 8.249  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[26]   ; OSC_50_BANK2 ; 8.336  ; 8.271  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[27]   ; OSC_50_BANK2 ; 8.348  ; 8.281  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[28]   ; OSC_50_BANK2 ; 8.296  ; 8.229  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[29]   ; OSC_50_BANK2 ; 8.315  ; 8.251  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[30]   ; OSC_50_BANK2 ; 8.328  ; 8.261  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[31]   ; OSC_50_BANK2 ; 8.338  ; 8.271  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[32]   ; OSC_50_BANK2 ; 8.315  ; 8.250  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[33]   ; OSC_50_BANK2 ; 8.327  ; 8.260  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[34]   ; OSC_50_BANK2 ; 8.299  ; 8.232  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[35]   ; OSC_50_BANK2 ; 8.317  ; 8.250  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[36]   ; OSC_50_BANK2 ; 8.299  ; 8.232  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[37]   ; OSC_50_BANK2 ; 8.298  ; 8.231  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[38]   ; OSC_50_BANK2 ; 8.307  ; 8.242  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[39]   ; OSC_50_BANK2 ; 8.328  ; 8.261  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[40]   ; OSC_50_BANK2 ; 8.317  ; 8.253  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[41]   ; OSC_50_BANK2 ; 8.308  ; 8.241  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[42]   ; OSC_50_BANK2 ; 8.322  ; 8.257  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[43]   ; OSC_50_BANK2 ; 8.327  ; 8.260  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[44]   ; OSC_50_BANK2 ; 8.308  ; 8.241  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[45]   ; OSC_50_BANK2 ; 8.316  ; 8.251  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[46]   ; OSC_50_BANK2 ; 8.324  ; 8.257  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[47]   ; OSC_50_BANK2 ; 8.324  ; 8.257  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[48]   ; OSC_50_BANK2 ; 8.316  ; 8.249  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[49]   ; OSC_50_BANK2 ; 8.316  ; 8.249  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[50]   ; OSC_50_BANK2 ; 8.321  ; 8.254  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[51]   ; OSC_50_BANK2 ; 8.295  ; 8.228  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[52]   ; OSC_50_BANK2 ; 8.330  ; 8.266  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[53]   ; OSC_50_BANK2 ; 8.329  ; 8.264  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[54]   ; OSC_50_BANK2 ; 8.303  ; 8.238  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[55]   ; OSC_50_BANK2 ; 8.295  ; 8.228  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[56]   ; OSC_50_BANK2 ; 8.279  ; 8.212  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[57]   ; OSC_50_BANK2 ; 8.279  ; 8.212  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[58]   ; OSC_50_BANK2 ; 8.268  ; 8.201  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[59]   ; OSC_50_BANK2 ; 8.275  ; 8.208  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[60]   ; OSC_50_BANK2 ; 8.288  ; 8.224  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[61]   ; OSC_50_BANK2 ; 8.287  ; 8.222  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[62]   ; OSC_50_BANK2 ; 8.275  ; 8.208  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[63]   ; OSC_50_BANK2 ; 8.273  ; 8.208  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; M1_DDR2_addr[*]   ; OSC_50_BANK2 ; 12.267 ; 12.212 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[0]  ; OSC_50_BANK2 ; 12.257 ; 12.200 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[1]  ; OSC_50_BANK2 ; 12.173 ; 12.113 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[2]  ; OSC_50_BANK2 ; 12.267 ; 12.212 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[3]  ; OSC_50_BANK2 ; 12.234 ; 12.177 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[4]  ; OSC_50_BANK2 ; 12.224 ; 12.169 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[5]  ; OSC_50_BANK2 ; 12.225 ; 12.170 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[6]  ; OSC_50_BANK2 ; 12.256 ; 12.201 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[7]  ; OSC_50_BANK2 ; 12.256 ; 12.199 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[8]  ; OSC_50_BANK2 ; 12.189 ; 12.129 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[9]  ; OSC_50_BANK2 ; 12.186 ; 12.125 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[10] ; OSC_50_BANK2 ; 12.225 ; 12.168 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[11] ; OSC_50_BANK2 ; 12.254 ; 12.199 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[12] ; OSC_50_BANK2 ; 12.174 ; 12.113 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[13] ; OSC_50_BANK2 ; 12.186 ; 12.126 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_ba[*]     ; OSC_50_BANK2 ; 12.190 ; 12.129 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[0]    ; OSC_50_BANK2 ; 12.190 ; 12.129 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[1]    ; OSC_50_BANK2 ; 12.180 ; 12.119 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[2]    ; OSC_50_BANK2 ; 12.185 ; 12.125 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cas_n     ; OSC_50_BANK2 ; 12.238 ; 12.181 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cke[*]    ; OSC_50_BANK2 ; 12.254 ; 12.197 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_cke[0]   ; OSC_50_BANK2 ; 12.254 ; 12.197 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cs_n[*]   ; OSC_50_BANK2 ; 12.175 ; 12.115 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_cs_n[0]  ; OSC_50_BANK2 ; 12.175 ; 12.115 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_odt[*]    ; OSC_50_BANK2 ; 12.177 ; 12.116 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_odt[0]   ; OSC_50_BANK2 ; 12.177 ; 12.116 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_ras_n     ; OSC_50_BANK2 ; 12.196 ; 12.135 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_we_n      ; OSC_50_BANK2 ; 12.238 ; 12.183 ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_addr[*]   ; OSC_50_BANK2 ; 12.279 ; 12.213 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[0]  ; OSC_50_BANK2 ; 12.269 ; 12.201 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[1]  ; OSC_50_BANK2 ; 12.186 ; 12.115 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[2]  ; OSC_50_BANK2 ; 12.279 ; 12.213 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[3]  ; OSC_50_BANK2 ; 12.249 ; 12.181 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[4]  ; OSC_50_BANK2 ; 12.239 ; 12.173 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[5]  ; OSC_50_BANK2 ; 12.238 ; 12.172 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[6]  ; OSC_50_BANK2 ; 12.269 ; 12.203 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[7]  ; OSC_50_BANK2 ; 12.269 ; 12.201 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[8]  ; OSC_50_BANK2 ; 12.204 ; 12.133 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[9]  ; OSC_50_BANK2 ; 12.201 ; 12.129 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[10] ; OSC_50_BANK2 ; 12.238 ; 12.170 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[11] ; OSC_50_BANK2 ; 12.268 ; 12.202 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[12] ; OSC_50_BANK2 ; 12.187 ; 12.115 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[13] ; OSC_50_BANK2 ; 12.197 ; 12.126 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_ba[*]     ; OSC_50_BANK2 ; 12.205 ; 12.133 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[0]    ; OSC_50_BANK2 ; 12.205 ; 12.133 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[1]    ; OSC_50_BANK2 ; 12.193 ; 12.121 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[2]    ; OSC_50_BANK2 ; 12.200 ; 12.129 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cas_n     ; OSC_50_BANK2 ; 12.253 ; 12.185 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cke[*]    ; OSC_50_BANK2 ; 12.268 ; 12.200 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_cke[0]   ; OSC_50_BANK2 ; 12.268 ; 12.200 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cs_n[*]   ; OSC_50_BANK2 ; 12.187 ; 12.116 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_cs_n[0]  ; OSC_50_BANK2 ; 12.187 ; 12.116 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_odt[*]    ; OSC_50_BANK2 ; 12.188 ; 12.116 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_odt[0]   ; OSC_50_BANK2 ; 12.188 ; 12.116 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_ras_n     ; OSC_50_BANK2 ; 12.208 ; 12.136 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_we_n      ; OSC_50_BANK2 ; 12.253 ; 12.187 ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; DVI_TX_CLK        ; OSC_50_BANK2 ; 6.579  ;        ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_D[*]       ; OSC_50_BANK2 ; 18.841 ; 18.518 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[0]      ; OSC_50_BANK2 ; 16.630 ; 16.474 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[1]      ; OSC_50_BANK2 ; 18.841 ; 18.518 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[2]      ; OSC_50_BANK2 ; 13.871 ; 13.592 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[3]      ; OSC_50_BANK2 ; 16.053 ; 15.994 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[4]      ; OSC_50_BANK2 ; 16.034 ; 15.730 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[5]      ; OSC_50_BANK2 ; 16.482 ; 16.170 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[6]      ; OSC_50_BANK2 ; 16.602 ; 16.356 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[7]      ; OSC_50_BANK2 ; 17.059 ; 16.679 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[8]      ; OSC_50_BANK2 ; 16.390 ; 16.240 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[9]      ; OSC_50_BANK2 ; 16.727 ; 16.585 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[10]     ; OSC_50_BANK2 ; 16.575 ; 16.237 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[11]     ; OSC_50_BANK2 ; 17.362 ; 17.063 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[12]     ; OSC_50_BANK2 ; 16.198 ; 15.943 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[13]     ; OSC_50_BANK2 ; 15.636 ; 15.571 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[14]     ; OSC_50_BANK2 ; 14.240 ; 14.037 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[15]     ; OSC_50_BANK2 ; 16.839 ; 16.530 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[16]     ; OSC_50_BANK2 ; 18.289 ; 17.856 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[17]     ; OSC_50_BANK2 ; 16.097 ; 15.927 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[18]     ; OSC_50_BANK2 ; 16.499 ; 16.318 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[19]     ; OSC_50_BANK2 ; 16.385 ; 16.006 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[20]     ; OSC_50_BANK2 ; 16.883 ; 16.684 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[21]     ; OSC_50_BANK2 ; 17.054 ; 16.835 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[22]     ; OSC_50_BANK2 ; 17.870 ; 17.590 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[23]     ; OSC_50_BANK2 ; 17.862 ; 17.562 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_DE         ; OSC_50_BANK2 ; 10.159 ; 10.060 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_HS         ; OSC_50_BANK2 ; 9.469  ; 9.662  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_VS         ; OSC_50_BANK2 ; 11.537 ; 11.795 ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_CLK        ; OSC_50_BANK2 ;        ; 6.583  ; Fall       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
+-------------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                ;
+-------------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port         ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                            ;
+-------------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SEG0_D[*]         ; D5M_PIXLCLK  ; 6.966  ; 6.848  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[0]        ; D5M_PIXLCLK  ; 6.988  ; 6.862  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[1]        ; D5M_PIXLCLK  ; 7.808  ; 7.638  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[2]        ; D5M_PIXLCLK  ; 8.742  ; 8.584  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[3]        ; D5M_PIXLCLK  ; 8.279  ; 8.112  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[4]        ; D5M_PIXLCLK  ; 9.638  ; 9.421  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[5]        ; D5M_PIXLCLK  ; 6.966  ; 6.848  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG0_D[6]        ; D5M_PIXLCLK  ; 9.353  ; 9.552  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
; SEG1_D[*]         ; D5M_PIXLCLK  ; 7.711  ; 7.831  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[0]        ; D5M_PIXLCLK  ; 10.656 ; 10.377 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[1]        ; D5M_PIXLCLK  ; 9.921  ; 9.674  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[2]        ; D5M_PIXLCLK  ; 8.442  ; 8.287  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[3]        ; D5M_PIXLCLK  ; 11.018 ; 10.788 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[4]        ; D5M_PIXLCLK  ; 10.486 ; 10.220 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[5]        ; D5M_PIXLCLK  ; 10.254 ; 10.009 ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
;  SEG1_D[6]        ; D5M_PIXLCLK  ; 7.711  ; 7.831  ; Fall       ; D5M_PIXLCLK                                                                                                                                ;
; D5M_ESETn         ; OSC_50_BANK2 ; 4.746  ; 4.747  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; D5M_SCLK          ; OSC_50_BANK2 ; 7.519  ; 7.416  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; MAX_I2C_SCLK      ; OSC_50_BANK2 ; 4.696  ; 4.735  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; MAX_I2C_SDAT      ; OSC_50_BANK2 ; 4.083  ; 4.062  ; Rise       ; OSC_50_BANK2                                                                                                                               ;
; D5M_XCLKIN        ; OSC_50_BANK2 ; 3.915  ;        ; Rise       ; sys_pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                   ;
; D5M_XCLKIN        ; OSC_50_BANK2 ;        ; 3.889  ; Fall       ; sys_pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                   ;
; M1_DDR2_clk[*]    ; OSC_50_BANK2 ; 5.514  ; 5.511  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk[0]   ; OSC_50_BANK2 ; 5.515  ; 5.512  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk[1]   ; OSC_50_BANK2 ; 5.514  ; 5.511  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_clk_n[*]  ; OSC_50_BANK2 ; 5.479  ; 5.511  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk_n[0] ; OSC_50_BANK2 ; 5.490  ; 5.522  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk_n[1] ; OSC_50_BANK2 ; 5.479  ; 5.511  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqs[*]    ; OSC_50_BANK2 ; 5.501  ; 5.498  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]   ; OSC_50_BANK2 ; 5.501  ; 5.498  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]   ; OSC_50_BANK2 ; 5.519  ; 5.516  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]   ; OSC_50_BANK2 ; 5.506  ; 5.503  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]   ; OSC_50_BANK2 ; 5.513  ; 5.510  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]   ; OSC_50_BANK2 ; 5.510  ; 5.507  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]   ; OSC_50_BANK2 ; 5.518  ; 5.515  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]   ; OSC_50_BANK2 ; 5.503  ; 5.500  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]   ; OSC_50_BANK2 ; 5.506  ; 5.503  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]   ; OSC_50_BANK2 ; 5.475  ; 5.507  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0]  ; OSC_50_BANK2 ; 5.476  ; 5.508  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1]  ; OSC_50_BANK2 ; 5.494  ; 5.526  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2]  ; OSC_50_BANK2 ; 5.491  ; 5.523  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3]  ; OSC_50_BANK2 ; 5.488  ; 5.520  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4]  ; OSC_50_BANK2 ; 5.475  ; 5.507  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5]  ; OSC_50_BANK2 ; 5.493  ; 5.525  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6]  ; OSC_50_BANK2 ; 5.478  ; 5.510  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7]  ; OSC_50_BANK2 ; 5.481  ; 5.513  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_clk[*]    ; OSC_50_BANK2 ; 5.513  ; 5.503  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk[0]   ; OSC_50_BANK2 ; 5.513  ; 5.503  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk[1]   ; OSC_50_BANK2 ; 5.513  ; 5.503  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_clk_n[*]  ; OSC_50_BANK2 ; 5.471  ; 5.510  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk_n[0] ; OSC_50_BANK2 ; 5.481  ; 5.520  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_clk_n[1] ; OSC_50_BANK2 ; 5.471  ; 5.510  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqs[*]    ; OSC_50_BANK2 ; 5.500  ; 5.490  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[0]   ; OSC_50_BANK2 ; 5.500  ; 5.490  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[1]   ; OSC_50_BANK2 ; 5.518  ; 5.508  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[2]   ; OSC_50_BANK2 ; 5.506  ; 5.496  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[3]   ; OSC_50_BANK2 ; 5.512  ; 5.502  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[4]   ; OSC_50_BANK2 ; 5.510  ; 5.500  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[5]   ; OSC_50_BANK2 ; 5.518  ; 5.508  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[6]   ; OSC_50_BANK2 ; 5.502  ; 5.492  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqs[7]   ; OSC_50_BANK2 ; 5.505  ; 5.495  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dqsn[*]   ; OSC_50_BANK2 ; 5.468  ; 5.507  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[0]  ; OSC_50_BANK2 ; 5.468  ; 5.507  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[1]  ; OSC_50_BANK2 ; 5.486  ; 5.525  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[2]  ; OSC_50_BANK2 ; 5.484  ; 5.523  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[3]  ; OSC_50_BANK2 ; 5.480  ; 5.519  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[4]  ; OSC_50_BANK2 ; 5.468  ; 5.507  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[5]  ; OSC_50_BANK2 ; 5.486  ; 5.525  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[6]  ; OSC_50_BANK2 ; 5.470  ; 5.509  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  M1_DDR2_dqsn[7]  ; OSC_50_BANK2 ; 5.473  ; 5.512  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; M1_DDR2_dm[*]     ; OSC_50_BANK2 ; 4.862  ; 4.825  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[0]    ; OSC_50_BANK2 ; 4.913  ; 4.876  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[1]    ; OSC_50_BANK2 ; 4.950  ; 4.916  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[2]    ; OSC_50_BANK2 ; 4.904  ; 4.870  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[3]    ; OSC_50_BANK2 ; 4.900  ; 4.863  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[4]    ; OSC_50_BANK2 ; 4.896  ; 4.862  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[5]    ; OSC_50_BANK2 ; 4.894  ; 4.857  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[6]    ; OSC_50_BANK2 ; 4.906  ; 4.869  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[7]    ; OSC_50_BANK2 ; 4.862  ; 4.825  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; M1_DDR2_dq[*]     ; OSC_50_BANK2 ; 4.837  ; 4.800  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[0]    ; OSC_50_BANK2 ; 4.927  ; 4.894  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[1]    ; OSC_50_BANK2 ; 4.913  ; 4.876  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[2]    ; OSC_50_BANK2 ; 4.916  ; 4.882  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[3]    ; OSC_50_BANK2 ; 4.915  ; 4.882  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[4]    ; OSC_50_BANK2 ; 4.942  ; 4.905  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[5]    ; OSC_50_BANK2 ; 4.942  ; 4.905  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[6]    ; OSC_50_BANK2 ; 4.910  ; 4.873  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[7]    ; OSC_50_BANK2 ; 4.920  ; 4.883  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[8]    ; OSC_50_BANK2 ; 4.901  ; 4.864  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[9]    ; OSC_50_BANK2 ; 4.949  ; 4.916  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[10]   ; OSC_50_BANK2 ; 4.934  ; 4.897  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[11]   ; OSC_50_BANK2 ; 4.934  ; 4.897  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[12]   ; OSC_50_BANK2 ; 4.896  ; 4.859  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[13]   ; OSC_50_BANK2 ; 4.896  ; 4.859  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[14]   ; OSC_50_BANK2 ; 4.901  ; 4.864  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[15]   ; OSC_50_BANK2 ; 4.901  ; 4.868  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[16]   ; OSC_50_BANK2 ; 4.867  ; 4.830  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[17]   ; OSC_50_BANK2 ; 4.888  ; 4.851  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[18]   ; OSC_50_BANK2 ; 4.847  ; 4.810  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[19]   ; OSC_50_BANK2 ; 4.862  ; 4.829  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[20]   ; OSC_50_BANK2 ; 4.857  ; 4.820  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[21]   ; OSC_50_BANK2 ; 4.888  ; 4.851  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[22]   ; OSC_50_BANK2 ; 4.903  ; 4.870  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[23]   ; OSC_50_BANK2 ; 4.837  ; 4.800  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[24]   ; OSC_50_BANK2 ; 4.881  ; 4.844  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[25]   ; OSC_50_BANK2 ; 4.896  ; 4.863  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[26]   ; OSC_50_BANK2 ; 4.915  ; 4.882  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[27]   ; OSC_50_BANK2 ; 4.920  ; 4.883  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[28]   ; OSC_50_BANK2 ; 4.871  ; 4.834  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[29]   ; OSC_50_BANK2 ; 4.897  ; 4.863  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[30]   ; OSC_50_BANK2 ; 4.904  ; 4.867  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[31]   ; OSC_50_BANK2 ; 4.914  ; 4.877  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[32]   ; OSC_50_BANK2 ; 4.895  ; 4.862  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[33]   ; OSC_50_BANK2 ; 4.900  ; 4.863  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[34]   ; OSC_50_BANK2 ; 4.881  ; 4.844  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[35]   ; OSC_50_BANK2 ; 4.890  ; 4.853  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[36]   ; OSC_50_BANK2 ; 4.881  ; 4.844  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[37]   ; OSC_50_BANK2 ; 4.879  ; 4.842  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[38]   ; OSC_50_BANK2 ; 4.896  ; 4.863  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[39]   ; OSC_50_BANK2 ; 4.909  ; 4.872  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[40]   ; OSC_50_BANK2 ; 4.903  ; 4.869  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[41]   ; OSC_50_BANK2 ; 4.887  ; 4.850  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[42]   ; OSC_50_BANK2 ; 4.914  ; 4.881  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[43]   ; OSC_50_BANK2 ; 4.914  ; 4.877  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[44]   ; OSC_50_BANK2 ; 4.887  ; 4.850  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[45]   ; OSC_50_BANK2 ; 4.902  ; 4.869  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[46]   ; OSC_50_BANK2 ; 4.909  ; 4.872  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[47]   ; OSC_50_BANK2 ; 4.909  ; 4.872  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[48]   ; OSC_50_BANK2 ; 4.911  ; 4.874  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[49]   ; OSC_50_BANK2 ; 4.911  ; 4.874  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[50]   ; OSC_50_BANK2 ; 4.906  ; 4.869  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[51]   ; OSC_50_BANK2 ; 4.889  ; 4.852  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[52]   ; OSC_50_BANK2 ; 4.922  ; 4.888  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[53]   ; OSC_50_BANK2 ; 4.921  ; 4.888  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[54]   ; OSC_50_BANK2 ; 4.904  ; 4.871  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[55]   ; OSC_50_BANK2 ; 4.889  ; 4.852  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[56]   ; OSC_50_BANK2 ; 4.868  ; 4.831  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[57]   ; OSC_50_BANK2 ; 4.868  ; 4.831  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[58]   ; OSC_50_BANK2 ; 4.862  ; 4.825  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[59]   ; OSC_50_BANK2 ; 4.862  ; 4.825  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[60]   ; OSC_50_BANK2 ; 4.884  ; 4.850  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[61]   ; OSC_50_BANK2 ; 4.883  ; 4.850  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[62]   ; OSC_50_BANK2 ; 4.862  ; 4.825  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[63]   ; OSC_50_BANK2 ; 4.867  ; 4.834  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; M1_DDR2_dm[*]     ; OSC_50_BANK2 ; 4.861  ; 4.817  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[0]    ; OSC_50_BANK2 ; 4.913  ; 4.869  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[1]    ; OSC_50_BANK2 ; 4.952  ; 4.911  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[2]    ; OSC_50_BANK2 ; 4.906  ; 4.865  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[3]    ; OSC_50_BANK2 ; 4.900  ; 4.856  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[4]    ; OSC_50_BANK2 ; 4.897  ; 4.856  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[5]    ; OSC_50_BANK2 ; 4.893  ; 4.849  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[6]    ; OSC_50_BANK2 ; 4.907  ; 4.863  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dm[7]    ; OSC_50_BANK2 ; 4.861  ; 4.817  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; M1_DDR2_dq[*]     ; OSC_50_BANK2 ; 4.837  ; 4.793  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[0]    ; OSC_50_BANK2 ; 4.928  ; 4.888  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[1]    ; OSC_50_BANK2 ; 4.913  ; 4.869  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[2]    ; OSC_50_BANK2 ; 4.918  ; 4.877  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[3]    ; OSC_50_BANK2 ; 4.917  ; 4.877  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[4]    ; OSC_50_BANK2 ; 4.943  ; 4.899  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[5]    ; OSC_50_BANK2 ; 4.943  ; 4.899  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[6]    ; OSC_50_BANK2 ; 4.912  ; 4.868  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[7]    ; OSC_50_BANK2 ; 4.922  ; 4.878  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[8]    ; OSC_50_BANK2 ; 4.901  ; 4.857  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[9]    ; OSC_50_BANK2 ; 4.951  ; 4.911  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[10]   ; OSC_50_BANK2 ; 4.936  ; 4.892  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[11]   ; OSC_50_BANK2 ; 4.936  ; 4.892  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[12]   ; OSC_50_BANK2 ; 4.897  ; 4.853  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[13]   ; OSC_50_BANK2 ; 4.897  ; 4.853  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[14]   ; OSC_50_BANK2 ; 4.901  ; 4.857  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[15]   ; OSC_50_BANK2 ; 4.902  ; 4.862  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[16]   ; OSC_50_BANK2 ; 4.868  ; 4.824  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[17]   ; OSC_50_BANK2 ; 4.890  ; 4.846  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[18]   ; OSC_50_BANK2 ; 4.847  ; 4.803  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[19]   ; OSC_50_BANK2 ; 4.863  ; 4.823  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[20]   ; OSC_50_BANK2 ; 4.858  ; 4.814  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[21]   ; OSC_50_BANK2 ; 4.890  ; 4.846  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[22]   ; OSC_50_BANK2 ; 4.905  ; 4.865  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[23]   ; OSC_50_BANK2 ; 4.837  ; 4.793  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[24]   ; OSC_50_BANK2 ; 4.884  ; 4.840  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[25]   ; OSC_50_BANK2 ; 4.899  ; 4.859  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[26]   ; OSC_50_BANK2 ; 4.915  ; 4.875  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[27]   ; OSC_50_BANK2 ; 4.920  ; 4.876  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[28]   ; OSC_50_BANK2 ; 4.874  ; 4.830  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[29]   ; OSC_50_BANK2 ; 4.900  ; 4.859  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[30]   ; OSC_50_BANK2 ; 4.903  ; 4.859  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[31]   ; OSC_50_BANK2 ; 4.913  ; 4.869  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[32]   ; OSC_50_BANK2 ; 4.896  ; 4.856  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[33]   ; OSC_50_BANK2 ; 4.901  ; 4.857  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[34]   ; OSC_50_BANK2 ; 4.882  ; 4.838  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[35]   ; OSC_50_BANK2 ; 4.891  ; 4.847  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[36]   ; OSC_50_BANK2 ; 4.882  ; 4.838  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[37]   ; OSC_50_BANK2 ; 4.877  ; 4.833  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[38]   ; OSC_50_BANK2 ; 4.897  ; 4.857  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[39]   ; OSC_50_BANK2 ; 4.907  ; 4.863  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[40]   ; OSC_50_BANK2 ; 4.904  ; 4.863  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[41]   ; OSC_50_BANK2 ; 4.888  ; 4.844  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[42]   ; OSC_50_BANK2 ; 4.914  ; 4.874  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[43]   ; OSC_50_BANK2 ; 4.913  ; 4.869  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[44]   ; OSC_50_BANK2 ; 4.888  ; 4.844  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[45]   ; OSC_50_BANK2 ; 4.903  ; 4.863  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[46]   ; OSC_50_BANK2 ; 4.909  ; 4.865  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[47]   ; OSC_50_BANK2 ; 4.909  ; 4.865  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[48]   ; OSC_50_BANK2 ; 4.910  ; 4.866  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[49]   ; OSC_50_BANK2 ; 4.910  ; 4.866  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[50]   ; OSC_50_BANK2 ; 4.907  ; 4.863  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[51]   ; OSC_50_BANK2 ; 4.889  ; 4.845  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[52]   ; OSC_50_BANK2 ; 4.923  ; 4.882  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[53]   ; OSC_50_BANK2 ; 4.922  ; 4.882  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[54]   ; OSC_50_BANK2 ; 4.904  ; 4.864  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[55]   ; OSC_50_BANK2 ; 4.889  ; 4.845  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[56]   ; OSC_50_BANK2 ; 4.869  ; 4.825  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[57]   ; OSC_50_BANK2 ; 4.869  ; 4.825  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[58]   ; OSC_50_BANK2 ; 4.861  ; 4.817  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[59]   ; OSC_50_BANK2 ; 4.862  ; 4.818  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[60]   ; OSC_50_BANK2 ; 4.885  ; 4.844  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[61]   ; OSC_50_BANK2 ; 4.884  ; 4.844  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[62]   ; OSC_50_BANK2 ; 4.862  ; 4.818  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  M1_DDR2_dq[63]   ; OSC_50_BANK2 ; 4.867  ; 4.827  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; M1_DDR2_addr[*]   ; OSC_50_BANK2 ; 8.800  ; 8.760  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[0]  ; OSC_50_BANK2 ; 8.867  ; 8.832  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[1]  ; OSC_50_BANK2 ; 8.800  ; 8.760  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[2]  ; OSC_50_BANK2 ; 8.877  ; 8.843  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[3]  ; OSC_50_BANK2 ; 8.845  ; 8.810  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[4]  ; OSC_50_BANK2 ; 8.835  ; 8.801  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[5]  ; OSC_50_BANK2 ; 8.839  ; 8.805  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[6]  ; OSC_50_BANK2 ; 8.866  ; 8.832  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[7]  ; OSC_50_BANK2 ; 8.866  ; 8.831  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[8]  ; OSC_50_BANK2 ; 8.811  ; 8.771  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[9]  ; OSC_50_BANK2 ; 8.809  ; 8.769  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[10] ; OSC_50_BANK2 ; 8.839  ; 8.804  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[11] ; OSC_50_BANK2 ; 8.865  ; 8.831  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[12] ; OSC_50_BANK2 ; 8.801  ; 8.761  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[13] ; OSC_50_BANK2 ; 8.812  ; 8.772  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_ba[*]     ; OSC_50_BANK2 ; 8.808  ; 8.768  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[0]    ; OSC_50_BANK2 ; 8.812  ; 8.772  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[1]    ; OSC_50_BANK2 ; 8.809  ; 8.769  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[2]    ; OSC_50_BANK2 ; 8.808  ; 8.768  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cas_n     ; OSC_50_BANK2 ; 8.848  ; 8.813  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cke[*]    ; OSC_50_BANK2 ; 8.865  ; 8.830  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_cke[0]   ; OSC_50_BANK2 ; 8.865  ; 8.830  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cs_n[*]   ; OSC_50_BANK2 ; 8.798  ; 8.758  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_cs_n[0]  ; OSC_50_BANK2 ; 8.798  ; 8.758  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_odt[*]    ; OSC_50_BANK2 ; 8.803  ; 8.763  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_odt[0]   ; OSC_50_BANK2 ; 8.803  ; 8.763  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_ras_n     ; OSC_50_BANK2 ; 8.819  ; 8.779  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_we_n      ; OSC_50_BANK2 ; 8.848  ; 8.814  ; Rise       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_addr[*]   ; OSC_50_BANK2 ; 8.799  ; 8.752  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[0]  ; OSC_50_BANK2 ; 8.866  ; 8.824  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[1]  ; OSC_50_BANK2 ; 8.799  ; 8.752  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[2]  ; OSC_50_BANK2 ; 8.876  ; 8.835  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[3]  ; OSC_50_BANK2 ; 8.846  ; 8.804  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[4]  ; OSC_50_BANK2 ; 8.836  ; 8.795  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[5]  ; OSC_50_BANK2 ; 8.838  ; 8.797  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[6]  ; OSC_50_BANK2 ; 8.866  ; 8.825  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[7]  ; OSC_50_BANK2 ; 8.866  ; 8.824  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[8]  ; OSC_50_BANK2 ; 8.812  ; 8.765  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[9]  ; OSC_50_BANK2 ; 8.810  ; 8.763  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[10] ; OSC_50_BANK2 ; 8.838  ; 8.796  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[11] ; OSC_50_BANK2 ; 8.865  ; 8.824  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[12] ; OSC_50_BANK2 ; 8.800  ; 8.753  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_addr[13] ; OSC_50_BANK2 ; 8.810  ; 8.763  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_ba[*]     ; OSC_50_BANK2 ; 8.807  ; 8.760  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[0]    ; OSC_50_BANK2 ; 8.813  ; 8.766  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[1]    ; OSC_50_BANK2 ; 8.807  ; 8.760  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_ba[2]    ; OSC_50_BANK2 ; 8.809  ; 8.762  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cas_n     ; OSC_50_BANK2 ; 8.849  ; 8.807  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cke[*]    ; OSC_50_BANK2 ; 8.865  ; 8.823  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_cke[0]   ; OSC_50_BANK2 ; 8.865  ; 8.823  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_cs_n[*]   ; OSC_50_BANK2 ; 8.796  ; 8.749  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_cs_n[0]  ; OSC_50_BANK2 ; 8.796  ; 8.749  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_odt[*]    ; OSC_50_BANK2 ; 8.801  ; 8.754  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  M1_DDR2_odt[0]   ; OSC_50_BANK2 ; 8.801  ; 8.754  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_ras_n     ; OSC_50_BANK2 ; 8.817  ; 8.770  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; M1_DDR2_we_n      ; OSC_50_BANK2 ; 8.849  ; 8.808  ; Fall       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; DVI_TX_CLK        ; OSC_50_BANK2 ; 3.887  ;        ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_D[*]       ; OSC_50_BANK2 ; 5.281  ; 5.266  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[0]      ; OSC_50_BANK2 ; 6.082  ; 6.060  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[1]      ; OSC_50_BANK2 ; 7.445  ; 7.304  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[2]      ; OSC_50_BANK2 ; 6.068  ; 5.979  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[3]      ; OSC_50_BANK2 ; 5.977  ; 5.955  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[4]      ; OSC_50_BANK2 ; 5.827  ; 5.775  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[5]      ; OSC_50_BANK2 ; 5.871  ; 5.798  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[6]      ; OSC_50_BANK2 ; 5.969  ; 5.950  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[7]      ; OSC_50_BANK2 ; 6.050  ; 5.970  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[8]      ; OSC_50_BANK2 ; 5.722  ; 5.700  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[9]      ; OSC_50_BANK2 ; 5.579  ; 5.558  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[10]     ; OSC_50_BANK2 ; 5.773  ; 5.719  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[11]     ; OSC_50_BANK2 ; 5.897  ; 5.844  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[12]     ; OSC_50_BANK2 ; 5.408  ; 5.365  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[13]     ; OSC_50_BANK2 ; 5.281  ; 5.266  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[14]     ; OSC_50_BANK2 ; 5.836  ; 5.791  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[15]     ; OSC_50_BANK2 ; 5.743  ; 5.721  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[16]     ; OSC_50_BANK2 ; 6.864  ; 6.756  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[17]     ; OSC_50_BANK2 ; 5.940  ; 5.903  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[18]     ; OSC_50_BANK2 ; 6.669  ; 6.556  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[19]     ; OSC_50_BANK2 ; 5.914  ; 5.836  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[20]     ; OSC_50_BANK2 ; 6.173  ; 6.078  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[21]     ; OSC_50_BANK2 ; 6.228  ; 6.124  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[22]     ; OSC_50_BANK2 ; 6.370  ; 6.283  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
;  DVI_TX_D[23]     ; OSC_50_BANK2 ; 6.413  ; 6.303  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_DE         ; OSC_50_BANK2 ; 5.838  ; 5.840  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_HS         ; OSC_50_BANK2 ; 5.517  ; 5.586  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_VS         ; OSC_50_BANK2 ; 6.714  ; 6.840  ; Rise       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; DVI_TX_CLK        ; OSC_50_BANK2 ;        ; 3.906  ; Fall       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
+-------------------+--------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Progagation Delay                                             ;
+------------+--------------+--------+--------+--------+--------+
; Input Port ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+------------+--------------+--------+--------+--------+--------+
; SW[0]      ; DVI_TX_D[0]  ; 13.567 ; 13.486 ; 13.469 ; 13.400 ;
; SW[0]      ; DVI_TX_D[1]  ; 15.783 ; 15.532 ; 15.676 ; 15.437 ;
; SW[0]      ; DVI_TX_D[2]  ; 13.243 ; 13.024 ; 13.120 ; 12.933 ;
; SW[0]      ; DVI_TX_D[3]  ; 13.180 ; 13.102 ; 13.073 ; 13.008 ;
; SW[0]      ; DVI_TX_D[4]  ; 12.982 ; 12.842 ; 12.865 ; 12.757 ;
; SW[0]      ; DVI_TX_D[5]  ; 13.119 ; 12.975 ; 13.009 ; 12.877 ;
; SW[0]      ; DVI_TX_D[6]  ; 13.230 ; 13.166 ; 13.120 ; 13.069 ;
; SW[0]      ; DVI_TX_D[7]  ; 13.556 ; 13.355 ; 13.448 ; 13.260 ;
; SW[0]      ; DVI_TX_D[8]  ; 12.833 ; 12.695 ; 12.764 ; 12.636 ;
; SW[0]      ; DVI_TX_D[9]  ; 12.713 ; 12.603 ; 12.644 ; 12.543 ;
; SW[0]      ; DVI_TX_D[10] ; 13.161 ; 13.015 ; 13.065 ; 12.932 ;
; SW[0]      ; DVI_TX_D[11] ; 12.973 ; 12.786 ; 12.914 ; 12.729 ;
; SW[0]      ; DVI_TX_D[12] ; 12.331 ; 12.158 ; 12.237 ; 12.105 ;
; SW[0]      ; DVI_TX_D[13] ; 12.029 ; 11.949 ; 11.958 ; 11.888 ;
; SW[0]      ; DVI_TX_D[14] ; 13.134 ; 12.978 ; 13.063 ; 12.916 ;
; SW[0]      ; DVI_TX_D[15] ; 12.890 ; 12.754 ; 12.819 ; 12.692 ;
; SW[0]      ; DVI_TX_D[16] ; 14.830 ; 14.529 ; 14.733 ; 14.473 ;
; SW[0]      ; DVI_TX_D[17] ; 13.213 ; 13.132 ; 13.113 ; 13.045 ;
; SW[0]      ; DVI_TX_D[18] ; 14.449 ; 14.276 ; 14.349 ; 14.188 ;
; SW[0]      ; DVI_TX_D[19] ; 13.199 ; 13.058 ; 13.100 ; 12.972 ;
; SW[0]      ; DVI_TX_D[20] ; 13.476 ; 13.327 ; 13.368 ; 13.231 ;
; SW[0]      ; DVI_TX_D[21] ; 13.767 ; 13.592 ; 13.671 ; 13.508 ;
; SW[0]      ; DVI_TX_D[22] ; 14.034 ; 13.853 ; 13.948 ; 13.782 ;
; SW[0]      ; DVI_TX_D[23] ; 13.970 ; 13.765 ; 13.878 ; 13.690 ;
+------------+--------------+--------+--------+--------+--------+


+-----------------------------------------------------------+
; Minimum Progagation Delay                                 ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; SW[0]      ; DVI_TX_D[0]  ; 7.875 ; 7.893 ; 8.237 ; 8.261 ;
; SW[0]      ; DVI_TX_D[1]  ; 9.131 ; 9.037 ; 9.490 ; 9.402 ;
; SW[0]      ; DVI_TX_D[2]  ; 7.673 ; 7.612 ; 8.024 ; 7.965 ;
; SW[0]      ; DVI_TX_D[3]  ; 7.665 ; 7.690 ; 8.024 ; 8.054 ;
; SW[0]      ; DVI_TX_D[4]  ; 7.536 ; 7.512 ; 7.890 ; 7.868 ;
; SW[0]      ; DVI_TX_D[5]  ; 7.621 ; 7.587 ; 7.979 ; 7.951 ;
; SW[0]      ; DVI_TX_D[6]  ; 7.621 ; 7.643 ; 7.979 ; 8.006 ;
; SW[0]      ; DVI_TX_D[7]  ; 7.807 ; 7.760 ; 8.166 ; 8.124 ;
; SW[0]      ; DVI_TX_D[8]  ; 7.452 ; 7.438 ; 7.827 ; 7.817 ;
; SW[0]      ; DVI_TX_D[9]  ; 7.402 ; 7.394 ; 7.776 ; 7.773 ;
; SW[0]      ; DVI_TX_D[10] ; 7.576 ; 7.555 ; 7.940 ; 7.924 ;
; SW[0]      ; DVI_TX_D[11] ; 7.521 ; 7.480 ; 7.900 ; 7.861 ;
; SW[0]      ; DVI_TX_D[12] ; 7.182 ; 7.132 ; 7.546 ; 7.515 ;
; SW[0]      ; DVI_TX_D[13] ; 7.016 ; 7.011 ; 7.392 ; 7.391 ;
; SW[0]      ; DVI_TX_D[14] ; 7.583 ; 7.556 ; 7.958 ; 7.936 ;
; SW[0]      ; DVI_TX_D[15] ; 7.458 ; 7.443 ; 7.832 ; 7.822 ;
; SW[0]      ; DVI_TX_D[16] ; 8.615 ; 8.499 ; 8.979 ; 8.882 ;
; SW[0]      ; DVI_TX_D[17] ; 7.709 ; 7.704 ; 8.070 ; 8.070 ;
; SW[0]      ; DVI_TX_D[18] ; 8.408 ; 8.335 ; 8.769 ; 8.702 ;
; SW[0]      ; DVI_TX_D[19] ; 7.683 ; 7.637 ; 8.044 ; 8.003 ;
; SW[0]      ; DVI_TX_D[20] ; 7.822 ; 7.770 ; 8.181 ; 8.135 ;
; SW[0]      ; DVI_TX_D[21] ; 7.975 ; 7.911 ; 8.339 ; 8.281 ;
; SW[0]      ; DVI_TX_D[22] ; 8.200 ; 8.123 ; 8.568 ; 8.499 ;
; SW[0]      ; DVI_TX_D[23] ; 8.176 ; 8.080 ; 8.543 ; 8.457 ;
+------------+--------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------+---------------------------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard                    ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+---------------------------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; GCLKOUT_FPGA     ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MAX_I2C_SCLK     ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SMA_CLKOUT_p     ; LVDS                            ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; LED[0]           ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]           ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]           ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]           ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]           ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]           ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]           ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]           ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG0_D[0]        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG0_D[1]        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG0_D[2]        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG0_D[3]        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG0_D[4]        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG0_D[5]        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG0_D[6]        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG0_DP          ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG1_D[0]        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG1_D[1]        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG1_D[2]        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG1_D[3]        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG1_D[4]        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG1_D[5]        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG1_D[6]        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG1_DP          ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TEMP_SMCLK       ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CSENSE_ADC_FO    ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CSENSE_CS_n[0]   ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CSENSE_CS_n[1]   ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CSENSE_SCK       ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CSENSE_SDI       ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FAN_CTRL         ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_SCL          ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK           ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH_MDC[0]       ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH_MDC[1]       ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH_MDC[2]       ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH_MDC[3]       ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH_PSE_RST_n    ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH_PSE_SCK      ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH_RST_n        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH_TX_p[0]      ; LVDS                            ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; ETH_TX_p[1]      ; LVDS                            ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; ETH_TX_p[2]      ; LVDS                            ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; ETH_TX_p[3]      ; LVDS                            ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; FSM_A[1]         ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_A[2]         ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_A[3]         ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_A[4]         ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_A[5]         ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_A[6]         ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_A[7]         ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_A[8]         ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_A[9]         ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_A[10]        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_A[11]        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_A[12]        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_A[13]        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_A[14]        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_A[15]        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_A[16]        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_A[17]        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_A[18]        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_A[19]        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_A[20]        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_A[21]        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_A[22]        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_A[23]        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_A[24]        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_A[25]        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FLASH_ADV_n      ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FLASH_CE_n       ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FLASH_CLK        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FLASH_OE_n       ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FLASH_RESET_n    ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FLASH_WE_n       ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_ADV        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BWA_n      ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BWB_n      ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_CE_n       ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_CKE_n      ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_CLK        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_OE_n       ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_WE_n       ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_A[1]         ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_A[2]         ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_A[3]         ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_A[4]         ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_A[5]         ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_A[6]         ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_A[7]         ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_A[8]         ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_A[9]         ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_A[10]        ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_A[11]        ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_A[12]        ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_A[13]        ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_A[14]        ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_A[15]        ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_A[16]        ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_A[17]        ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_n         ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DC_DACK      ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_HC_DACK      ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_OE_n         ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RESET_n      ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WE_n         ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_addr[0]  ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_addr[1]  ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_addr[2]  ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_addr[3]  ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_addr[4]  ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_addr[5]  ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_addr[6]  ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_addr[7]  ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_addr[8]  ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_addr[9]  ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_addr[10] ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_addr[11] ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_addr[12] ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_addr[13] ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_addr[14] ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_addr[15] ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_ba[0]    ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_ba[1]    ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_ba[2]    ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_cas_n    ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_cke[0]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_cke[1]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_cs_n[0]  ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_cs_n[1]  ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dm[0]    ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dm[1]    ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dm[2]    ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dm[3]    ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dm[4]    ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dm[5]    ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dm[6]    ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dm[7]    ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_odt[0]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_odt[1]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_ras_n    ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_SA[0]    ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_SA[1]    ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_SCL      ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_we_n     ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_ESETn        ; 3.0-V PCI-X                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; 10p F ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SCLK         ; 3.0-V PCI-X                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; 10p F ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_TRIGGER      ; 3.0-V PCI-X                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; 10p F ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_XCLKIN       ; 3.0-V PCI-X                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; 10p F ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_EDID_WP      ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_CLK       ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_CTL[1]    ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_CTL[2]    ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_CTL[3]    ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_D[0]      ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_D[1]      ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_D[2]      ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_D[3]      ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_D[4]      ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_D[5]      ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_D[6]      ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_D[7]      ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_D[8]      ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_D[9]      ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_D[10]     ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_D[11]     ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_D[12]     ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_D[13]     ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_D[14]     ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_D[15]     ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_D[16]     ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_D[17]     ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_D[18]     ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_D[19]     ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_D[20]     ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_D[21]     ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_D[22]     ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_D[23]     ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_DE        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_DKEN      ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_HS        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_HTPLG     ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_ISEL      ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_MSEN      ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_PD_N      ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_SCL       ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_VS        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_SCL         ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EXT_IO           ; 3.0-V PCI-X                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; 10p F ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TEMP_SMDAT       ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_SDA          ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD           ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]        ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]        ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]        ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]        ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH_MDIO[0]      ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH_MDIO[1]      ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH_MDIO[2]      ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH_MDIO[3]      ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH_PSE_SDA      ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_D[0]         ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_D[1]         ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_D[2]         ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_D[3]         ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_D[4]         ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_D[5]         ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_D[6]         ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_D[7]         ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_D[8]         ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_D[9]         ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_D[10]        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_D[11]        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_D[12]        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_D[13]        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_D[14]        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSM_D[15]        ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_D[0]         ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_D[1]         ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_D[2]         ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_D[3]         ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_D[4]         ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_D[5]         ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_D[6]         ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_D[7]         ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_D[8]         ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_D[9]         ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_D[10]        ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_D[11]        ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_D[12]        ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_D[13]        ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_D[14]        ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_D[15]        ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_D[16]        ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_D[17]        ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_D[18]        ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_D[19]        ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_D[20]        ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_D[21]        ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_D[22]        ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_D[23]        ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_D[24]        ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_D[25]        ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_D[26]        ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_D[27]        ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_D[28]        ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_D[29]        ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_D[30]        ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_D[31]        ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_SDA      ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_RX_DDCSCL    ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_RX_DDCSDA    ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_DDCSCL    ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_DDCSDA    ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_SDA         ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MAX_I2C_SDAT     ; 1.8 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_clk[0]   ; Differential 1.8-V SSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; open               ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_clk[1]   ; Differential 1.8-V SSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; open               ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_clk_n[0] ; Differential 1.8-V SSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; open               ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_clk_n[1] ; Differential 1.8-V SSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; open               ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[0]    ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[1]    ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[2]    ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[3]    ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[4]    ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[5]    ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[6]    ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[7]    ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[8]    ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[9]    ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[10]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[11]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[12]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[13]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[14]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[15]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[16]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[17]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[18]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[19]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[20]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[21]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[22]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[23]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[24]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[25]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[26]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[27]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[28]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[29]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[30]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[31]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[32]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[33]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[34]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[35]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[36]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[37]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[38]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[39]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[40]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[41]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[42]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[43]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[44]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[45]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[46]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[47]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[48]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[49]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[50]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[51]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[52]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[53]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[54]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[55]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[56]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[57]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[58]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[59]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[60]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[61]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[62]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dq[63]   ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dqs[0]   ; Differential 1.8-V SSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; open               ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dqs[1]   ; Differential 1.8-V SSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; open               ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dqs[2]   ; Differential 1.8-V SSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; open               ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dqs[3]   ; Differential 1.8-V SSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; open               ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dqs[4]   ; Differential 1.8-V SSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; open               ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dqs[5]   ; Differential 1.8-V SSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; open               ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dqs[6]   ; Differential 1.8-V SSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; open               ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dqs[7]   ; Differential 1.8-V SSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; open               ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dqsn[0]  ; Differential 1.8-V SSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; open               ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dqsn[1]  ; Differential 1.8-V SSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; open               ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dqsn[2]  ; Differential 1.8-V SSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; open               ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dqsn[3]  ; Differential 1.8-V SSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; open               ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dqsn[4]  ; Differential 1.8-V SSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; open               ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dqsn[5]  ; Differential 1.8-V SSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; open               ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dqsn[6]  ; Differential 1.8-V SSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; open               ; n/a           ; n/a             ; n/a         ;
; M1_DDR2_dqsn[7]  ; Differential 1.8-V SSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; open               ; n/a           ; n/a             ; n/a         ;
; D5M_SDATA        ; 3.0-V PCI-X                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; 10p F ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVI_TX_SDA       ; 2.5 V                           ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SMA_CLKOUT_p(n)  ; LVDS                            ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; ETH_TX_p[0](n)   ; LVDS                            ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; ETH_TX_p[1](n)   ; LVDS                            ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; ETH_TX_p[2](n)   ; LVDS                            ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; ETH_TX_p[3](n)   ; LVDS                            ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
+------------------+---------------------------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------------------------------------+
; Input Transition Times                                                                          ;
+---------------------------+---------------------------------+-----------------+-----------------+
; Pin                       ; I/O Standard                    ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------------+---------------------------------+-----------------+-----------------+
; GCLKIN                    ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; OSC_50_BANK3              ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; OSC_50_BANK4              ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; OSC_50_BANK5              ; 3.0-V PCI-X                     ; 2400 ps         ; 2400 ps         ;
; OSC_50_BANK6              ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; OSC_50_BANK7              ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; PLL_CLKIN_p               ; LVDS                            ; 2000 ps         ; 2000 ps         ;
; SMA_CLKIN_p               ; LVDS                            ; 2000 ps         ; 2000 ps         ;
; CPU_RESET_n               ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; SW[1]                     ; 3.0-V PCI-X                     ; 2400 ps         ; 2400 ps         ;
; SW[2]                     ; 3.0-V PCI-X                     ; 2400 ps         ; 2400 ps         ;
; SW[3]                     ; 3.0-V PCI-X                     ; 2400 ps         ; 2400 ps         ;
; SW[4]                     ; 3.0-V PCI-X                     ; 2400 ps         ; 2400 ps         ;
; SW[5]                     ; 3.0-V PCI-X                     ; 2400 ps         ; 2400 ps         ;
; SW[6]                     ; 3.0-V PCI-X                     ; 2400 ps         ; 2400 ps         ;
; SW[7]                     ; 3.0-V PCI-X                     ; 2400 ps         ; 2400 ps         ;
; SLIDE_SW[2]               ; 3.0-V PCI-X                     ; 2400 ps         ; 2400 ps         ;
; SLIDE_SW[3]               ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; TEMP_INT_n                ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; CSENSE_SDO                ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; SD_WP_n                   ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; ETH_INT_n[0]              ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; ETH_INT_n[1]              ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; ETH_INT_n[2]              ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; ETH_INT_n[3]              ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; ETH_PSE_INT_n             ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; ETH_RX_p[0]               ; LVDS                            ; 2000 ps         ; 2000 ps         ;
; ETH_RX_p[1]               ; LVDS                            ; 2000 ps         ; 2000 ps         ;
; ETH_RX_p[2]               ; LVDS                            ; 2000 ps         ; 2000 ps         ;
; ETH_RX_p[3]               ; LVDS                            ; 2000 ps         ; 2000 ps         ;
; FLASH_RYBY_n              ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; OTG_DC_DREQ               ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; OTG_DC_IRQ                ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; OTG_HC_DREQ               ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; OTG_HC_IRQ                ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; D5M_STROBE                ; 3.0-V PCI-X                     ; 2400 ps         ; 2400 ps         ;
; DVI_RX_CLK                ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; DVI_RX_CTL[1]             ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; DVI_RX_CTL[2]             ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; DVI_RX_CTL[3]             ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; DVI_RX_D[0]               ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; DVI_RX_D[1]               ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; DVI_RX_D[2]               ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; DVI_RX_D[3]               ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; DVI_RX_D[4]               ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; DVI_RX_D[5]               ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; DVI_RX_D[6]               ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; DVI_RX_D[7]               ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; DVI_RX_D[8]               ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; DVI_RX_D[9]               ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; DVI_RX_D[10]              ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; DVI_RX_D[11]              ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; DVI_RX_D[12]              ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; DVI_RX_D[13]              ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; DVI_RX_D[14]              ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; DVI_RX_D[15]              ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; DVI_RX_D[16]              ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; DVI_RX_D[17]              ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; DVI_RX_D[18]              ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; DVI_RX_D[19]              ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; DVI_RX_D[20]              ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; DVI_RX_D[21]              ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; DVI_RX_D[22]              ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; DVI_RX_D[23]              ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; DVI_RX_DE                 ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; DVI_RX_HS                 ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; DVI_RX_SCDT               ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; DVI_RX_VS                 ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; EXT_IO                    ; 3.0-V PCI-X                     ; 2400 ps         ; 2400 ps         ;
; TEMP_SMDAT                ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; EEP_SDA                   ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; SD_CMD                    ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; SD_DAT[0]                 ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; SD_DAT[1]                 ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; SD_DAT[2]                 ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; SD_DAT[3]                 ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; ETH_MDIO[0]               ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; ETH_MDIO[1]               ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; ETH_MDIO[2]               ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; ETH_MDIO[3]               ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; ETH_PSE_SDA               ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; FSM_D[0]                  ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; FSM_D[1]                  ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; FSM_D[2]                  ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; FSM_D[3]                  ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; FSM_D[4]                  ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; FSM_D[5]                  ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; FSM_D[6]                  ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; FSM_D[7]                  ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; FSM_D[8]                  ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; FSM_D[9]                  ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; FSM_D[10]                 ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; FSM_D[11]                 ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; FSM_D[12]                 ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; FSM_D[13]                 ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; FSM_D[14]                 ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; FSM_D[15]                 ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; OTG_D[0]                  ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; OTG_D[1]                  ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; OTG_D[2]                  ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; OTG_D[3]                  ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; OTG_D[4]                  ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; OTG_D[5]                  ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; OTG_D[6]                  ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; OTG_D[7]                  ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; OTG_D[8]                  ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; OTG_D[9]                  ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; OTG_D[10]                 ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; OTG_D[11]                 ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; OTG_D[12]                 ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; OTG_D[13]                 ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; OTG_D[14]                 ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; OTG_D[15]                 ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; OTG_D[16]                 ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; OTG_D[17]                 ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; OTG_D[18]                 ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; OTG_D[19]                 ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; OTG_D[20]                 ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; OTG_D[21]                 ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; OTG_D[22]                 ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; OTG_D[23]                 ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; OTG_D[24]                 ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; OTG_D[25]                 ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; OTG_D[26]                 ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; OTG_D[27]                 ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; OTG_D[28]                 ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; OTG_D[29]                 ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; OTG_D[30]                 ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; OTG_D[31]                 ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_SDA               ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; DVI_RX_DDCSCL             ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; DVI_RX_DDCSDA             ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; DVI_TX_DDCSCL             ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; DVI_TX_DDCSDA             ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; HSMC_SDA                  ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; MAX_I2C_SDAT              ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_clk[0]            ; Differential 1.8-V SSTL Class I ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_clk[1]            ; Differential 1.8-V SSTL Class I ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_clk_n[0]          ; Differential 1.8-V SSTL Class I ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_clk_n[1]          ; Differential 1.8-V SSTL Class I ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[0]             ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[1]             ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[2]             ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[3]             ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[4]             ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[5]             ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[6]             ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[7]             ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[8]             ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[9]             ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[10]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[11]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[12]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[13]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[14]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[15]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[16]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[17]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[18]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[19]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[20]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[21]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[22]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[23]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[24]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[25]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[26]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[27]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[28]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[29]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[30]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[31]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[32]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[33]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[34]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[35]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[36]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[37]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[38]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[39]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[40]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[41]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[42]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[43]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[44]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[45]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[46]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[47]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[48]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[49]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[50]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[51]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[52]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[53]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[54]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[55]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[56]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[57]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[58]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[59]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[60]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[61]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[62]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dq[63]            ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dqs[0]            ; Differential 1.8-V SSTL Class I ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dqs[1]            ; Differential 1.8-V SSTL Class I ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dqs[2]            ; Differential 1.8-V SSTL Class I ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dqs[3]            ; Differential 1.8-V SSTL Class I ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dqs[4]            ; Differential 1.8-V SSTL Class I ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dqs[5]            ; Differential 1.8-V SSTL Class I ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dqs[6]            ; Differential 1.8-V SSTL Class I ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dqs[7]            ; Differential 1.8-V SSTL Class I ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dqsn[0]           ; Differential 1.8-V SSTL Class I ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dqsn[1]           ; Differential 1.8-V SSTL Class I ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dqsn[2]           ; Differential 1.8-V SSTL Class I ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dqsn[3]           ; Differential 1.8-V SSTL Class I ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dqsn[4]           ; Differential 1.8-V SSTL Class I ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dqsn[5]           ; Differential 1.8-V SSTL Class I ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dqsn[6]           ; Differential 1.8-V SSTL Class I ; 1440 ps         ; 1440 ps         ;
; M1_DDR2_dqsn[7]           ; Differential 1.8-V SSTL Class I ; 1440 ps         ; 1440 ps         ;
; D5M_SDATA                 ; 3.0-V PCI-X                     ; 2400 ps         ; 2400 ps         ;
; DVI_TX_SDA                ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; SW[0]                     ; 3.0-V PCI-X                     ; 2400 ps         ; 2400 ps         ;
; OSC_50_BANK2              ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; BUTTON[0]                 ; 3.0-V PCI-X                     ; 2400 ps         ; 2400 ps         ;
; D5M_PIXLCLK               ; 3.0-V PCI-X                     ; 2400 ps         ; 2400 ps         ;
; D5M_FVAL                  ; 3.0-V PCI-X                     ; 2400 ps         ; 2400 ps         ;
; BUTTON[2]                 ; 3.0-V PCI-X                     ; 2400 ps         ; 2400 ps         ;
; BUTTON[3]                 ; 3.0-V PCI-X                     ; 2400 ps         ; 2400 ps         ;
; BUTTON[1]                 ; 3.0-V PCI-X                     ; 2400 ps         ; 2400 ps         ;
; SLIDE_SW[1]               ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; SLIDE_SW[0]               ; 2.5 V                           ; 2000 ps         ; 2000 ps         ;
; D5M_LVAL                  ; 3.0-V PCI-X                     ; 2400 ps         ; 2400 ps         ;
; D5M_D[2]                  ; 3.0-V PCI-X                     ; 2400 ps         ; 2400 ps         ;
; D5M_D[3]                  ; 3.0-V PCI-X                     ; 2400 ps         ; 2400 ps         ;
; D5M_D[4]                  ; 3.0-V PCI-X                     ; 2400 ps         ; 2400 ps         ;
; D5M_D[5]                  ; 3.0-V PCI-X                     ; 2400 ps         ; 2400 ps         ;
; D5M_D[6]                  ; 3.0-V PCI-X                     ; 2400 ps         ; 2400 ps         ;
; D5M_D[7]                  ; 3.0-V PCI-X                     ; 2400 ps         ; 2400 ps         ;
; D5M_D[8]                  ; 3.0-V PCI-X                     ; 2400 ps         ; 2400 ps         ;
; D5M_D[9]                  ; 3.0-V PCI-X                     ; 2400 ps         ; 2400 ps         ;
; D5M_D[10]                 ; 3.0-V PCI-X                     ; 2400 ps         ; 2400 ps         ;
; D5M_D[11]                 ; 3.0-V PCI-X                     ; 2400 ps         ; 2400 ps         ;
; D5M_D[1]                  ; 3.0-V PCI-X                     ; 2400 ps         ; 2400 ps         ;
; D5M_D[0]                  ; 3.0-V PCI-X                     ; 2400 ps         ; 2400 ps         ;
; ~ALTERA_DATA0~            ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; PLL_CLKIN_p(n)            ; LVDS                            ; 2000 ps         ; 2000 ps         ;
; SMA_CLKIN_p(n)            ; LVDS                            ; 2000 ps         ; 2000 ps         ;
; ETH_RX_p[0](n)            ; LVDS                            ; 2000 ps         ; 2000 ps         ;
; ETH_RX_p[1](n)            ; LVDS                            ; 2000 ps         ; 2000 ps         ;
; ETH_RX_p[2](n)            ; LVDS                            ; 2000 ps         ; 2000 ps         ;
; ETH_RX_p[3](n)            ; LVDS                            ; 2000 ps         ; 2000 ps         ;
; termination_blk0~_rup_pad ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; termination_blk0~_rdn_pad ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
+---------------------------+---------------------------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------+---------------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard                    ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+---------------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GCLKOUT_FPGA     ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; MAX_I2C_SCLK     ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; SMA_CLKOUT_p     ; LVDS                            ; 0 s                 ; 0 s                 ; 0.37 V                       ; -0.37 V                      ; -                   ; -                   ; -                                    ; -                                    ; 8.1e-11 s                   ; 8.06e-11 s                  ; Yes                        ; Yes                        ; 0.37 V                      ; -0.37 V                     ; -                  ; -                  ; -                                   ; -                                   ; 8.1e-11 s                  ; 8.06e-11 s                 ; Yes                       ; Yes                       ;
; LED[0]           ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; LED[1]           ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; LED[2]           ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; LED[3]           ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; LED[4]           ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; LED[5]           ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; LED[6]           ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; LED[7]           ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; SEG0_D[0]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; SEG0_D[1]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; SEG0_D[2]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; SEG0_D[3]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; SEG0_D[4]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; SEG0_D[5]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; SEG0_D[6]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; SEG0_DP          ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; SEG1_D[0]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; SEG1_D[1]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; SEG1_D[2]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; SEG1_D[3]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; SEG1_D[4]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; SEG1_D[5]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; SEG1_D[6]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; SEG1_DP          ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; TEMP_SMCLK       ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; CSENSE_ADC_FO    ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; CSENSE_CS_n[0]   ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; CSENSE_CS_n[1]   ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; CSENSE_SCK       ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; CSENSE_SDI       ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; FAN_CTRL         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00605 V          ; 0.167 V                              ; 0.072 V                              ; 6.53e-10 s                  ; 6.28e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00605 V         ; 0.167 V                             ; 0.072 V                             ; 6.53e-10 s                 ; 6.28e-10 s                 ; No                        ; Yes                       ;
; EEP_SCL          ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; SD_CLK           ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; ETH_MDC[0]       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; ETH_MDC[1]       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; ETH_MDC[2]       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; ETH_MDC[3]       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; ETH_PSE_RST_n    ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; ETH_PSE_SCK      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; ETH_RST_n        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; ETH_TX_p[0]      ; LVDS                            ; 0 s                 ; 0 s                 ; 0.37 V                       ; -0.37 V                      ; -                   ; -                   ; -                                    ; -                                    ; 7.32e-11 s                  ; 7.28e-11 s                  ; Yes                        ; Yes                        ; 0.37 V                      ; -0.37 V                     ; -                  ; -                  ; -                                   ; -                                   ; 7.32e-11 s                 ; 7.28e-11 s                 ; Yes                       ; Yes                       ;
; ETH_TX_p[1]      ; LVDS                            ; 0 s                 ; 0 s                 ; 0.37 V                       ; -0.37 V                      ; -                   ; -                   ; -                                    ; -                                    ; 7.32e-11 s                  ; 7.28e-11 s                  ; Yes                        ; Yes                        ; 0.37 V                      ; -0.37 V                     ; -                  ; -                  ; -                                   ; -                                   ; 7.32e-11 s                 ; 7.28e-11 s                 ; Yes                       ; Yes                       ;
; ETH_TX_p[2]      ; LVDS                            ; 0 s                 ; 0 s                 ; 0.37 V                       ; -0.37 V                      ; -                   ; -                   ; -                                    ; -                                    ; 7.32e-11 s                  ; 7.28e-11 s                  ; Yes                        ; Yes                        ; 0.37 V                      ; -0.37 V                     ; -                  ; -                  ; -                                   ; -                                   ; 7.32e-11 s                 ; 7.28e-11 s                 ; Yes                       ; Yes                       ;
; ETH_TX_p[3]      ; LVDS                            ; 0 s                 ; 0 s                 ; 0.37 V                       ; -0.37 V                      ; -                   ; -                   ; -                                    ; -                                    ; 7.32e-11 s                  ; 7.28e-11 s                  ; Yes                        ; Yes                        ; 0.37 V                      ; -0.37 V                     ; -                  ; -                  ; -                                   ; -                                   ; 7.32e-11 s                 ; 7.28e-11 s                 ; Yes                       ; Yes                       ;
; FSM_A[1]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.77e-07 V                   ; 2.34 V              ; -0.0118 V           ; 0.226 V                              ; 0.059 V                              ; 3.93e-10 s                  ; 3.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.77e-07 V                  ; 2.34 V             ; -0.0118 V          ; 0.226 V                             ; 0.059 V                             ; 3.93e-10 s                 ; 3.69e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[2]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.77e-07 V                   ; 2.34 V              ; -0.0118 V           ; 0.226 V                              ; 0.059 V                              ; 3.93e-10 s                  ; 3.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.77e-07 V                  ; 2.34 V             ; -0.0118 V          ; 0.226 V                             ; 0.059 V                             ; 3.93e-10 s                 ; 3.69e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[3]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.77e-07 V                   ; 2.34 V              ; -0.0118 V           ; 0.226 V                              ; 0.059 V                              ; 3.93e-10 s                  ; 3.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.77e-07 V                  ; 2.34 V             ; -0.0118 V          ; 0.226 V                             ; 0.059 V                             ; 3.93e-10 s                 ; 3.69e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[4]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.77e-07 V                   ; 2.34 V              ; -0.0118 V           ; 0.226 V                              ; 0.059 V                              ; 3.93e-10 s                  ; 3.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.77e-07 V                  ; 2.34 V             ; -0.0118 V          ; 0.226 V                             ; 0.059 V                             ; 3.93e-10 s                 ; 3.69e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[5]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.77e-07 V                   ; 2.34 V              ; -0.0118 V           ; 0.226 V                              ; 0.059 V                              ; 3.93e-10 s                  ; 3.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.77e-07 V                  ; 2.34 V             ; -0.0118 V          ; 0.226 V                             ; 0.059 V                             ; 3.93e-10 s                 ; 3.69e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[6]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.77e-07 V                   ; 2.34 V              ; -0.0118 V           ; 0.226 V                              ; 0.059 V                              ; 3.93e-10 s                  ; 3.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.77e-07 V                  ; 2.34 V             ; -0.0118 V          ; 0.226 V                             ; 0.059 V                             ; 3.93e-10 s                 ; 3.69e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[7]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.77e-07 V                   ; 2.34 V              ; -0.0118 V           ; 0.226 V                              ; 0.059 V                              ; 3.93e-10 s                  ; 3.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.77e-07 V                  ; 2.34 V             ; -0.0118 V          ; 0.226 V                             ; 0.059 V                             ; 3.93e-10 s                 ; 3.69e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[8]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.77e-07 V                   ; 2.34 V              ; -0.0118 V           ; 0.226 V                              ; 0.059 V                              ; 3.93e-10 s                  ; 3.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.77e-07 V                  ; 2.34 V             ; -0.0118 V          ; 0.226 V                             ; 0.059 V                             ; 3.93e-10 s                 ; 3.69e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[9]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.77e-07 V                   ; 2.34 V              ; -0.0118 V           ; 0.226 V                              ; 0.059 V                              ; 3.93e-10 s                  ; 3.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.77e-07 V                  ; 2.34 V             ; -0.0118 V          ; 0.226 V                             ; 0.059 V                             ; 3.93e-10 s                 ; 3.69e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[10]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; FSM_A[11]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; FSM_A[12]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; FSM_A[13]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; FSM_A[14]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; FSM_A[15]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.77e-07 V                   ; 2.34 V              ; -0.0118 V           ; 0.226 V                              ; 0.059 V                              ; 3.93e-10 s                  ; 3.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.77e-07 V                  ; 2.34 V             ; -0.0118 V          ; 0.226 V                             ; 0.059 V                             ; 3.93e-10 s                 ; 3.69e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[16]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.77e-07 V                   ; 2.34 V              ; -0.0118 V           ; 0.226 V                              ; 0.059 V                              ; 3.93e-10 s                  ; 3.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.77e-07 V                  ; 2.34 V             ; -0.0118 V          ; 0.226 V                             ; 0.059 V                             ; 3.93e-10 s                 ; 3.69e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[17]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.77e-07 V                   ; 2.34 V              ; -0.0118 V           ; 0.226 V                              ; 0.059 V                              ; 3.93e-10 s                  ; 3.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.77e-07 V                  ; 2.34 V             ; -0.0118 V          ; 0.226 V                             ; 0.059 V                             ; 3.93e-10 s                 ; 3.69e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[18]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.77e-07 V                   ; 2.34 V              ; -0.0118 V           ; 0.226 V                              ; 0.059 V                              ; 3.93e-10 s                  ; 3.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.77e-07 V                  ; 2.34 V             ; -0.0118 V          ; 0.226 V                             ; 0.059 V                             ; 3.93e-10 s                 ; 3.69e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[19]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; FSM_A[20]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; FSM_A[21]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.77e-07 V                   ; 2.34 V              ; -0.0118 V           ; 0.226 V                              ; 0.059 V                              ; 3.93e-10 s                  ; 3.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.77e-07 V                  ; 2.34 V             ; -0.0118 V          ; 0.226 V                             ; 0.059 V                             ; 3.93e-10 s                 ; 3.69e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[22]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.77e-07 V                   ; 2.34 V              ; -0.0118 V           ; 0.226 V                              ; 0.059 V                              ; 3.93e-10 s                  ; 3.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.77e-07 V                  ; 2.34 V             ; -0.0118 V          ; 0.226 V                             ; 0.059 V                             ; 3.93e-10 s                 ; 3.69e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[23]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.77e-07 V                   ; 2.34 V              ; -0.0118 V           ; 0.226 V                              ; 0.059 V                              ; 3.93e-10 s                  ; 3.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.77e-07 V                  ; 2.34 V             ; -0.0118 V          ; 0.226 V                             ; 0.059 V                             ; 3.93e-10 s                 ; 3.69e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[24]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.77e-07 V                   ; 2.34 V              ; -0.0118 V           ; 0.226 V                              ; 0.059 V                              ; 3.93e-10 s                  ; 3.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.77e-07 V                  ; 2.34 V             ; -0.0118 V          ; 0.226 V                             ; 0.059 V                             ; 3.93e-10 s                 ; 3.69e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[25]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.77e-07 V                   ; 2.34 V              ; -0.0118 V           ; 0.226 V                              ; 0.059 V                              ; 3.93e-10 s                  ; 3.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.77e-07 V                  ; 2.34 V             ; -0.0118 V          ; 0.226 V                             ; 0.059 V                             ; 3.93e-10 s                 ; 3.69e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_ADV_n      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.77e-07 V                   ; 2.34 V              ; -0.0118 V           ; 0.226 V                              ; 0.059 V                              ; 3.93e-10 s                  ; 3.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.77e-07 V                  ; 2.34 V             ; -0.0118 V          ; 0.226 V                             ; 0.059 V                             ; 3.93e-10 s                 ; 3.69e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_CE_n       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.77e-07 V                   ; 2.34 V              ; -0.0118 V           ; 0.226 V                              ; 0.059 V                              ; 3.93e-10 s                  ; 3.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.77e-07 V                  ; 2.34 V             ; -0.0118 V          ; 0.226 V                             ; 0.059 V                             ; 3.93e-10 s                 ; 3.69e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_CLK        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.77e-07 V                   ; 2.34 V              ; -0.0118 V           ; 0.226 V                              ; 0.059 V                              ; 3.93e-10 s                  ; 3.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.77e-07 V                  ; 2.34 V             ; -0.0118 V          ; 0.226 V                             ; 0.059 V                             ; 3.93e-10 s                 ; 3.69e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_OE_n       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.77e-07 V                   ; 2.34 V              ; -0.0118 V           ; 0.226 V                              ; 0.059 V                              ; 3.93e-10 s                  ; 3.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.77e-07 V                  ; 2.34 V             ; -0.0118 V          ; 0.226 V                             ; 0.059 V                             ; 3.93e-10 s                 ; 3.69e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_RESET_n    ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.77e-07 V                   ; 2.34 V              ; -0.0118 V           ; 0.226 V                              ; 0.059 V                              ; 3.93e-10 s                  ; 3.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.77e-07 V                  ; 2.34 V             ; -0.0118 V          ; 0.226 V                             ; 0.059 V                             ; 3.93e-10 s                 ; 3.69e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_WE_n       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.77e-07 V                   ; 2.34 V              ; -0.0118 V           ; 0.226 V                              ; 0.059 V                              ; 3.93e-10 s                  ; 3.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.77e-07 V                  ; 2.34 V             ; -0.0118 V          ; 0.226 V                             ; 0.059 V                             ; 3.93e-10 s                 ; 3.69e-10 s                 ; Yes                       ; Yes                       ;
; SSRAM_ADV        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; SSRAM_BWA_n      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; SSRAM_BWB_n      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; SSRAM_CE_n       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; SSRAM_CKE_n      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; SSRAM_CLK        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; SSRAM_OE_n       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; SSRAM_WE_n       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; OTG_A[1]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_A[2]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_A[3]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_A[4]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_A[5]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_A[6]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_A[7]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_A[8]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_A[9]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_A[10]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_A[11]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_A[12]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_A[13]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_A[14]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_A[15]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_A[16]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_A[17]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_CS_n         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00605 V          ; 0.167 V                              ; 0.072 V                              ; 6.53e-10 s                  ; 6.28e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00605 V         ; 0.167 V                             ; 0.072 V                             ; 6.53e-10 s                 ; 6.28e-10 s                 ; No                        ; Yes                       ;
; OTG_DC_DACK      ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_HC_DACK      ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_OE_n         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00605 V          ; 0.167 V                              ; 0.072 V                              ; 6.53e-10 s                  ; 6.28e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00605 V         ; 0.167 V                             ; 0.072 V                             ; 6.53e-10 s                 ; 6.28e-10 s                 ; No                        ; Yes                       ;
; OTG_RESET_n      ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_WE_n         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; M1_DDR2_addr[0]  ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.5 V                        ; 0.153 V                      ; 1.5 V               ; 0.153 V             ; 0 V                                  ; 0 V                                  ; 2.35e-10 s                  ; 2e-10 s                     ; Yes                        ; Yes                        ; 1.28 V                      ; 0.379 V                     ; 1.28 V             ; 0.379 V            ; 0 V                                 ; 0 V                                 ; 2.35e-10 s                 ; 2e-10 s                    ; Yes                       ; Yes                       ;
; M1_DDR2_addr[1]  ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.5 V                        ; 0.153 V                      ; 1.5 V               ; 0.153 V             ; 0 V                                  ; 0 V                                  ; 2.35e-10 s                  ; 2e-10 s                     ; Yes                        ; Yes                        ; 1.28 V                      ; 0.379 V                     ; 1.28 V             ; 0.379 V            ; 0 V                                 ; 0 V                                 ; 2.35e-10 s                 ; 2e-10 s                    ; Yes                       ; Yes                       ;
; M1_DDR2_addr[2]  ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.5 V                        ; 0.153 V                      ; 1.5 V               ; 0.153 V             ; 0 V                                  ; 0 V                                  ; 2.35e-10 s                  ; 2e-10 s                     ; Yes                        ; Yes                        ; 1.28 V                      ; 0.379 V                     ; 1.28 V             ; 0.379 V            ; 0 V                                 ; 0 V                                 ; 2.35e-10 s                 ; 2e-10 s                    ; Yes                       ; Yes                       ;
; M1_DDR2_addr[3]  ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.5 V                        ; 0.153 V                      ; 1.5 V               ; 0.153 V             ; 0 V                                  ; 0 V                                  ; 2.35e-10 s                  ; 2e-10 s                     ; Yes                        ; Yes                        ; 1.28 V                      ; 0.379 V                     ; 1.28 V             ; 0.379 V            ; 0 V                                 ; 0 V                                 ; 2.35e-10 s                 ; 2e-10 s                    ; Yes                       ; Yes                       ;
; M1_DDR2_addr[4]  ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.5 V                        ; 0.153 V                      ; 1.5 V               ; 0.153 V             ; 0 V                                  ; 0 V                                  ; 2.35e-10 s                  ; 2e-10 s                     ; Yes                        ; Yes                        ; 1.28 V                      ; 0.379 V                     ; 1.28 V             ; 0.379 V            ; 0 V                                 ; 0 V                                 ; 2.35e-10 s                 ; 2e-10 s                    ; Yes                       ; Yes                       ;
; M1_DDR2_addr[5]  ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.5 V                        ; 0.153 V                      ; 1.5 V               ; 0.153 V             ; 0 V                                  ; 0 V                                  ; 2.35e-10 s                  ; 2e-10 s                     ; Yes                        ; Yes                        ; 1.28 V                      ; 0.379 V                     ; 1.28 V             ; 0.379 V            ; 0 V                                 ; 0 V                                 ; 2.35e-10 s                 ; 2e-10 s                    ; Yes                       ; Yes                       ;
; M1_DDR2_addr[6]  ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.5 V                        ; 0.153 V                      ; 1.5 V               ; 0.153 V             ; 0 V                                  ; 0 V                                  ; 2.35e-10 s                  ; 2e-10 s                     ; Yes                        ; Yes                        ; 1.28 V                      ; 0.379 V                     ; 1.28 V             ; 0.379 V            ; 0 V                                 ; 0 V                                 ; 2.35e-10 s                 ; 2e-10 s                    ; Yes                       ; Yes                       ;
; M1_DDR2_addr[7]  ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.5 V                        ; 0.153 V                      ; 1.5 V               ; 0.153 V             ; 0 V                                  ; 0 V                                  ; 2.35e-10 s                  ; 2e-10 s                     ; Yes                        ; Yes                        ; 1.28 V                      ; 0.379 V                     ; 1.28 V             ; 0.379 V            ; 0 V                                 ; 0 V                                 ; 2.35e-10 s                 ; 2e-10 s                    ; Yes                       ; Yes                       ;
; M1_DDR2_addr[8]  ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.5 V                        ; 0.153 V                      ; 1.5 V               ; 0.153 V             ; 0 V                                  ; 0 V                                  ; 2.35e-10 s                  ; 2e-10 s                     ; Yes                        ; Yes                        ; 1.28 V                      ; 0.379 V                     ; 1.28 V             ; 0.379 V            ; 0 V                                 ; 0 V                                 ; 2.35e-10 s                 ; 2e-10 s                    ; Yes                       ; Yes                       ;
; M1_DDR2_addr[9]  ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.5 V                        ; 0.153 V                      ; 1.5 V               ; 0.153 V             ; 0 V                                  ; 0 V                                  ; 2.35e-10 s                  ; 2e-10 s                     ; Yes                        ; Yes                        ; 1.28 V                      ; 0.379 V                     ; 1.28 V             ; 0.379 V            ; 0 V                                 ; 0 V                                 ; 2.35e-10 s                 ; 2e-10 s                    ; Yes                       ; Yes                       ;
; M1_DDR2_addr[10] ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.5 V                        ; 0.153 V                      ; 1.5 V               ; 0.153 V             ; 0 V                                  ; 0 V                                  ; 2.35e-10 s                  ; 2e-10 s                     ; Yes                        ; Yes                        ; 1.28 V                      ; 0.379 V                     ; 1.28 V             ; 0.379 V            ; 0 V                                 ; 0 V                                 ; 2.35e-10 s                 ; 2e-10 s                    ; Yes                       ; Yes                       ;
; M1_DDR2_addr[11] ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.5 V                        ; 0.153 V                      ; 1.5 V               ; 0.153 V             ; 0 V                                  ; 0 V                                  ; 2.35e-10 s                  ; 2e-10 s                     ; Yes                        ; Yes                        ; 1.28 V                      ; 0.379 V                     ; 1.28 V             ; 0.379 V            ; 0 V                                 ; 0 V                                 ; 2.35e-10 s                 ; 2e-10 s                    ; Yes                       ; Yes                       ;
; M1_DDR2_addr[12] ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.5 V                        ; 0.153 V                      ; 1.5 V               ; 0.153 V             ; 0 V                                  ; 0 V                                  ; 2.35e-10 s                  ; 2e-10 s                     ; Yes                        ; Yes                        ; 1.28 V                      ; 0.379 V                     ; 1.28 V             ; 0.379 V            ; 0 V                                 ; 0 V                                 ; 2.35e-10 s                 ; 2e-10 s                    ; Yes                       ; Yes                       ;
; M1_DDR2_addr[13] ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.5 V                        ; 0.153 V                      ; 1.5 V               ; 0.153 V             ; 0 V                                  ; 0 V                                  ; 2.35e-10 s                  ; 2e-10 s                     ; Yes                        ; Yes                        ; 1.28 V                      ; 0.379 V                     ; 1.28 V             ; 0.379 V            ; 0 V                                 ; 0 V                                 ; 2.35e-10 s                 ; 2e-10 s                    ; Yes                       ; Yes                       ;
; M1_DDR2_addr[14] ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.5 V                        ; 0.153 V                      ; 1.5 V               ; 0.153 V             ; 0 V                                  ; 0 V                                  ; 2.35e-10 s                  ; 2e-10 s                     ; Yes                        ; Yes                        ; 1.28 V                      ; 0.379 V                     ; 1.28 V             ; 0.379 V            ; 0 V                                 ; 0 V                                 ; 2.35e-10 s                 ; 2e-10 s                    ; Yes                       ; Yes                       ;
; M1_DDR2_addr[15] ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_ba[0]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.5 V                        ; 0.153 V                      ; 1.5 V               ; 0.153 V             ; 0 V                                  ; 0 V                                  ; 2.35e-10 s                  ; 2e-10 s                     ; Yes                        ; Yes                        ; 1.28 V                      ; 0.379 V                     ; 1.28 V             ; 0.379 V            ; 0 V                                 ; 0 V                                 ; 2.35e-10 s                 ; 2e-10 s                    ; Yes                       ; Yes                       ;
; M1_DDR2_ba[1]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.5 V                        ; 0.153 V                      ; 1.5 V               ; 0.153 V             ; 0 V                                  ; 0 V                                  ; 2.35e-10 s                  ; 2e-10 s                     ; Yes                        ; Yes                        ; 1.28 V                      ; 0.379 V                     ; 1.28 V             ; 0.379 V            ; 0 V                                 ; 0 V                                 ; 2.35e-10 s                 ; 2e-10 s                    ; Yes                       ; Yes                       ;
; M1_DDR2_ba[2]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.5 V                        ; 0.153 V                      ; 1.5 V               ; 0.153 V             ; 0 V                                  ; 0 V                                  ; 2.35e-10 s                  ; 2e-10 s                     ; Yes                        ; Yes                        ; 1.28 V                      ; 0.379 V                     ; 1.28 V             ; 0.379 V            ; 0 V                                 ; 0 V                                 ; 2.35e-10 s                 ; 2e-10 s                    ; Yes                       ; Yes                       ;
; M1_DDR2_cas_n    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.5 V                        ; 0.153 V                      ; 1.5 V               ; 0.153 V             ; 0 V                                  ; 0 V                                  ; 2.35e-10 s                  ; 2e-10 s                     ; Yes                        ; Yes                        ; 1.28 V                      ; 0.379 V                     ; 1.28 V             ; 0.379 V            ; 0 V                                 ; 0 V                                 ; 2.35e-10 s                 ; 2e-10 s                    ; Yes                       ; Yes                       ;
; M1_DDR2_cke[0]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.5 V                        ; 0.153 V                      ; 1.5 V               ; 0.153 V             ; 0 V                                  ; 0 V                                  ; 2.35e-10 s                  ; 2e-10 s                     ; Yes                        ; Yes                        ; 1.28 V                      ; 0.379 V                     ; 1.28 V             ; 0.379 V            ; 0 V                                 ; 0 V                                 ; 2.35e-10 s                 ; 2e-10 s                    ; Yes                       ; Yes                       ;
; M1_DDR2_cke[1]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.5 V                        ; 0.153 V                      ; 1.5 V               ; 0.153 V             ; 0 V                                  ; 0 V                                  ; 2.35e-10 s                  ; 2e-10 s                     ; Yes                        ; Yes                        ; 1.28 V                      ; 0.379 V                     ; 1.28 V             ; 0.379 V            ; 0 V                                 ; 0 V                                 ; 2.35e-10 s                 ; 2e-10 s                    ; Yes                       ; Yes                       ;
; M1_DDR2_cs_n[0]  ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.5 V                        ; 0.153 V                      ; 1.5 V               ; 0.153 V             ; 0 V                                  ; 0 V                                  ; 2.35e-10 s                  ; 2e-10 s                     ; Yes                        ; Yes                        ; 1.28 V                      ; 0.379 V                     ; 1.28 V             ; 0.379 V            ; 0 V                                 ; 0 V                                 ; 2.35e-10 s                 ; 2e-10 s                    ; Yes                       ; Yes                       ;
; M1_DDR2_cs_n[1]  ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.5 V                        ; 0.153 V                      ; 1.5 V               ; 0.153 V             ; 0 V                                  ; 0 V                                  ; 2.35e-10 s                  ; 2e-10 s                     ; Yes                        ; Yes                        ; 1.28 V                      ; 0.379 V                     ; 1.28 V             ; 0.379 V            ; 0 V                                 ; 0 V                                 ; 2.35e-10 s                 ; 2e-10 s                    ; Yes                       ; Yes                       ;
; M1_DDR2_dm[0]    ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dm[1]    ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dm[2]    ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dm[3]    ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dm[4]    ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dm[5]    ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dm[6]    ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dm[7]    ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_odt[0]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.5 V                        ; 0.153 V                      ; 1.5 V               ; 0.153 V             ; 0 V                                  ; 0 V                                  ; 2.35e-10 s                  ; 2e-10 s                     ; Yes                        ; Yes                        ; 1.28 V                      ; 0.379 V                     ; 1.28 V             ; 0.379 V            ; 0 V                                 ; 0 V                                 ; 2.35e-10 s                 ; 2e-10 s                    ; Yes                       ; Yes                       ;
; M1_DDR2_odt[1]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.5 V                        ; 0.153 V                      ; 1.5 V               ; 0.153 V             ; 0 V                                  ; 0 V                                  ; 2.35e-10 s                  ; 2e-10 s                     ; Yes                        ; Yes                        ; 1.28 V                      ; 0.379 V                     ; 1.28 V             ; 0.379 V            ; 0 V                                 ; 0 V                                 ; 2.35e-10 s                 ; 2e-10 s                    ; Yes                       ; Yes                       ;
; M1_DDR2_ras_n    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.5 V                        ; 0.153 V                      ; 1.5 V               ; 0.153 V             ; 0 V                                  ; 0 V                                  ; 2.35e-10 s                  ; 2e-10 s                     ; Yes                        ; Yes                        ; 1.28 V                      ; 0.379 V                     ; 1.28 V             ; 0.379 V            ; 0 V                                 ; 0 V                                 ; 2.35e-10 s                 ; 2e-10 s                    ; Yes                       ; Yes                       ;
; M1_DDR2_SA[0]    ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; M1_DDR2_SA[1]    ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; M1_DDR2_SCL      ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; M1_DDR2_we_n     ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.5 V                        ; 0.153 V                      ; 1.5 V               ; 0.153 V             ; 0 V                                  ; 0 V                                  ; 2.35e-10 s                  ; 2e-10 s                     ; Yes                        ; Yes                        ; 1.28 V                      ; 0.379 V                     ; 1.28 V             ; 0.379 V            ; 0 V                                 ; 0 V                                 ; 2.35e-10 s                 ; 2e-10 s                    ; Yes                       ; Yes                       ;
; D5M_ESETn        ; 3.0-V PCI-X                     ; 0 s                 ; 0 s                 ; 2.8 V                        ; 5.75e-08 V                   ; 2.8 V               ; -0.0582 V           ; 0.007 V                              ; 0.02 V                               ; 4.38e-10 s                  ; 2.78e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 5.75e-08 V                  ; 2.8 V              ; -0.0582 V          ; 0.007 V                             ; 0.02 V                              ; 4.38e-10 s                 ; 2.78e-10 s                 ; Yes                       ; Yes                       ;
; D5M_SCLK         ; 3.0-V PCI-X                     ; 0 s                 ; 0 s                 ; 2.8 V                        ; 5.71e-08 V                   ; 2.8 V               ; -0.0298 V           ; 0.02 V                               ; 0.011 V                              ; 5.13e-10 s                  ; 2.84e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 5.71e-08 V                  ; 2.8 V              ; -0.0298 V          ; 0.02 V                              ; 0.011 V                             ; 5.13e-10 s                 ; 2.84e-10 s                 ; Yes                       ; Yes                       ;
; D5M_TRIGGER      ; 3.0-V PCI-X                     ; 0 s                 ; 0 s                 ; 2.8 V                        ; 5.75e-08 V                   ; 2.8 V               ; -0.0582 V           ; 0.007 V                              ; 0.02 V                               ; 4.38e-10 s                  ; 2.78e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 5.75e-08 V                  ; 2.8 V              ; -0.0582 V          ; 0.007 V                             ; 0.02 V                              ; 4.38e-10 s                 ; 2.78e-10 s                 ; Yes                       ; Yes                       ;
; D5M_XCLKIN       ; 3.0-V PCI-X                     ; 0 s                 ; 0 s                 ; 2.8 V                        ; 5.71e-08 V                   ; 2.8 V               ; -0.0298 V           ; 0.02 V                               ; 0.011 V                              ; 5.13e-10 s                  ; 2.84e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 5.71e-08 V                  ; 2.8 V              ; -0.0298 V          ; 0.02 V                              ; 0.011 V                             ; 5.13e-10 s                 ; 2.84e-10 s                 ; Yes                       ; Yes                       ;
; DVI_EDID_WP      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_CLK       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_CTL[1]    ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_CTL[2]    ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_CTL[3]    ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_D[0]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_D[1]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_D[2]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_D[3]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_D[4]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_D[5]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_D[6]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_D[7]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_D[8]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_D[9]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_D[10]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_D[11]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_D[12]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_D[13]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_D[14]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_D[15]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_D[16]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_D[17]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_D[18]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_D[19]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_D[20]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_D[21]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_D[22]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_D[23]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_DE        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_DKEN      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_HS        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_HTPLG     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_ISEL      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_MSEN      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_PD_N      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_SCL       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_VS        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; HSMC_SCL         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; EXT_IO           ; 3.0-V PCI-X                     ; 0 s                 ; 0 s                 ; 2.8 V                        ; 5.71e-08 V                   ; 2.8 V               ; -0.0298 V           ; 0.02 V                               ; 0.011 V                              ; 5.13e-10 s                  ; 2.84e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 5.71e-08 V                  ; 2.8 V              ; -0.0298 V          ; 0.02 V                              ; 0.011 V                             ; 5.13e-10 s                 ; 2.84e-10 s                 ; Yes                       ; Yes                       ;
; TEMP_SMDAT       ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; EEP_SDA          ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; SD_CMD           ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[0]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[1]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[2]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[3]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; ETH_MDIO[0]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; ETH_MDIO[1]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; ETH_MDIO[2]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; ETH_MDIO[3]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; ETH_PSE_SDA      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; FSM_D[0]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; FSM_D[1]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; FSM_D[2]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; FSM_D[3]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; FSM_D[4]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; FSM_D[5]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; FSM_D[6]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; FSM_D[7]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; FSM_D[8]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; FSM_D[9]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; FSM_D[10]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; FSM_D[11]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; FSM_D[12]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.77e-07 V                   ; 2.34 V              ; -0.0118 V           ; 0.226 V                              ; 0.059 V                              ; 3.93e-10 s                  ; 3.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.77e-07 V                  ; 2.34 V             ; -0.0118 V          ; 0.226 V                             ; 0.059 V                             ; 3.93e-10 s                 ; 3.69e-10 s                 ; Yes                       ; Yes                       ;
; FSM_D[13]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; FSM_D[14]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; FSM_D[15]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; OTG_D[0]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_D[1]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_D[2]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_D[3]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_D[4]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_D[5]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_D[6]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_D[7]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_D[8]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_D[9]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_D[10]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_D[11]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_D[12]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_D[13]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_D[14]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_D[15]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_D[16]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_D[17]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_D[18]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_D[19]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_D[20]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_D[21]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_D[22]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_D[23]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_D[24]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_D[25]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_D[26]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_D[27]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_D[28]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_D[29]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_D[30]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; OTG_D[31]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; M1_DDR2_SDA      ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; DVI_RX_DDCSCL    ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; DVI_RX_DDCSDA    ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_DDCSCL    ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_DDCSDA    ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; HSMC_SDA         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; MAX_I2C_SDAT     ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.31e-07 V                   ; 1.68 V              ; -0.00662 V          ; 0.098 V                              ; 0.063 V                              ; 4.66e-10 s                  ; 3.98e-10 s                  ; No                         ; Yes                        ; 1.66 V                      ; 2.31e-07 V                  ; 1.68 V             ; -0.00662 V         ; 0.098 V                             ; 0.063 V                             ; 4.66e-10 s                 ; 3.98e-10 s                 ; No                        ; Yes                       ;
; M1_DDR2_clk[0]   ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.13 V                       ; -1.13 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.28e-10 s                  ; 3.28e-10 s                  ; Yes                        ; Yes                        ; 0.757 V                     ; -0.757 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.28e-10 s                 ; 3.28e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_clk[1]   ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.13 V                       ; -1.13 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.28e-10 s                  ; 3.28e-10 s                  ; Yes                        ; Yes                        ; 0.757 V                     ; -0.757 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.28e-10 s                 ; 3.28e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_clk_n[0] ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.13 V                       ; -1.13 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.28e-10 s                  ; 3.28e-10 s                  ; Yes                        ; Yes                        ; 0.757 V                     ; -0.757 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.28e-10 s                 ; 3.28e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_clk_n[1] ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.13 V                       ; -1.13 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.28e-10 s                  ; 3.28e-10 s                  ; Yes                        ; Yes                        ; 0.757 V                     ; -0.757 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.28e-10 s                 ; 3.28e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[0]    ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[1]    ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[2]    ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[3]    ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[4]    ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[5]    ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[6]    ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[7]    ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[8]    ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[9]    ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[10]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[11]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[12]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[13]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[14]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[15]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[16]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[17]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[18]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[19]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[20]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[21]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[22]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[23]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[24]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[25]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[26]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[27]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[28]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[29]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[30]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[31]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[32]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[33]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[34]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[35]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[36]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[37]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[38]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[39]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[40]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[41]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[42]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[43]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[44]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[45]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[46]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[47]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[48]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[49]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[50]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[51]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[52]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[53]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[54]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[55]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[56]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[57]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[58]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[59]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[60]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[61]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[62]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[63]   ; SSTL-18 Class I                 ; -2.2e-12 s          ; 2.13e-12 s          ; 1.39 V                       ; 0.254 V                      ; 1.39 V              ; 0.254 V             ; 0 V                                  ; 0 V                                  ; 3.51e-10 s                  ; 3.02e-10 s                  ; Yes                        ; Yes                        ; 1.2 V                       ; 0.446 V                     ; 1.2 V              ; 0.446 V            ; 0 V                                 ; 0 V                                 ; 3.51e-10 s                 ; 3.02e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dqs[0]   ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.13 V                       ; -1.13 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.28e-10 s                  ; 3.28e-10 s                  ; Yes                        ; Yes                        ; 0.757 V                     ; -0.757 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.28e-10 s                 ; 3.28e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dqs[1]   ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.13 V                       ; -1.13 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.28e-10 s                  ; 3.28e-10 s                  ; Yes                        ; Yes                        ; 0.757 V                     ; -0.757 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.28e-10 s                 ; 3.28e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dqs[2]   ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.13 V                       ; -1.13 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.28e-10 s                  ; 3.28e-10 s                  ; Yes                        ; Yes                        ; 0.757 V                     ; -0.757 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.28e-10 s                 ; 3.28e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dqs[3]   ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.13 V                       ; -1.13 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.28e-10 s                  ; 3.28e-10 s                  ; Yes                        ; Yes                        ; 0.757 V                     ; -0.757 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.28e-10 s                 ; 3.28e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dqs[4]   ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.13 V                       ; -1.13 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.28e-10 s                  ; 3.28e-10 s                  ; Yes                        ; Yes                        ; 0.757 V                     ; -0.757 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.28e-10 s                 ; 3.28e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dqs[5]   ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.13 V                       ; -1.13 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.28e-10 s                  ; 3.28e-10 s                  ; Yes                        ; Yes                        ; 0.757 V                     ; -0.757 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.28e-10 s                 ; 3.28e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dqs[6]   ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.13 V                       ; -1.13 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.28e-10 s                  ; 3.28e-10 s                  ; Yes                        ; Yes                        ; 0.757 V                     ; -0.757 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.28e-10 s                 ; 3.28e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dqs[7]   ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.13 V                       ; -1.13 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.28e-10 s                  ; 3.28e-10 s                  ; Yes                        ; Yes                        ; 0.757 V                     ; -0.757 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.28e-10 s                 ; 3.28e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dqsn[0]  ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.13 V                       ; -1.13 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.28e-10 s                  ; 3.28e-10 s                  ; Yes                        ; Yes                        ; 0.757 V                     ; -0.757 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.28e-10 s                 ; 3.28e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dqsn[1]  ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.13 V                       ; -1.13 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.28e-10 s                  ; 3.28e-10 s                  ; Yes                        ; Yes                        ; 0.757 V                     ; -0.757 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.28e-10 s                 ; 3.28e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dqsn[2]  ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.13 V                       ; -1.13 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.28e-10 s                  ; 3.28e-10 s                  ; Yes                        ; Yes                        ; 0.757 V                     ; -0.757 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.28e-10 s                 ; 3.28e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dqsn[3]  ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.13 V                       ; -1.13 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.28e-10 s                  ; 3.28e-10 s                  ; Yes                        ; Yes                        ; 0.757 V                     ; -0.757 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.28e-10 s                 ; 3.28e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dqsn[4]  ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.13 V                       ; -1.13 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.28e-10 s                  ; 3.28e-10 s                  ; Yes                        ; Yes                        ; 0.757 V                     ; -0.757 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.28e-10 s                 ; 3.28e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dqsn[5]  ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.13 V                       ; -1.13 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.28e-10 s                  ; 3.28e-10 s                  ; Yes                        ; Yes                        ; 0.757 V                     ; -0.757 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.28e-10 s                 ; 3.28e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dqsn[6]  ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.13 V                       ; -1.13 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.28e-10 s                  ; 3.28e-10 s                  ; Yes                        ; Yes                        ; 0.757 V                     ; -0.757 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.28e-10 s                 ; 3.28e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dqsn[7]  ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.13 V                       ; -1.13 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.28e-10 s                  ; 3.28e-10 s                  ; Yes                        ; Yes                        ; 0.757 V                     ; -0.757 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.28e-10 s                 ; 3.28e-10 s                 ; Yes                       ; Yes                       ;
; D5M_SDATA        ; 3.0-V PCI-X                     ; 0 s                 ; 0 s                 ; 2.8 V                        ; 5.75e-08 V                   ; 2.8 V               ; -0.0582 V           ; 0.007 V                              ; 0.02 V                               ; 4.38e-10 s                  ; 2.78e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 5.75e-08 V                  ; 2.8 V              ; -0.0582 V          ; 0.007 V                             ; 0.02 V                              ; 4.38e-10 s                 ; 2.78e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_SDA       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; SMA_CLKOUT_p(n)  ; LVDS                            ; 0 s                 ; 0 s                 ; 0.37 V                       ; -0.37 V                      ; -                   ; -                   ; -                                    ; -                                    ; 8.1e-11 s                   ; 8.06e-11 s                  ; Yes                        ; Yes                        ; 0.37 V                      ; -0.37 V                     ; -                  ; -                  ; -                                   ; -                                   ; 8.1e-11 s                  ; 8.06e-11 s                 ; Yes                       ; Yes                       ;
; ETH_TX_p[0](n)   ; LVDS                            ; 0 s                 ; 0 s                 ; 0.37 V                       ; -0.37 V                      ; -                   ; -                   ; -                                    ; -                                    ; 7.32e-11 s                  ; 7.28e-11 s                  ; Yes                        ; Yes                        ; 0.37 V                      ; -0.37 V                     ; -                  ; -                  ; -                                   ; -                                   ; 7.32e-11 s                 ; 7.28e-11 s                 ; Yes                       ; Yes                       ;
; ETH_TX_p[1](n)   ; LVDS                            ; 0 s                 ; 0 s                 ; 0.37 V                       ; -0.37 V                      ; -                   ; -                   ; -                                    ; -                                    ; 7.32e-11 s                  ; 7.28e-11 s                  ; Yes                        ; Yes                        ; 0.37 V                      ; -0.37 V                     ; -                  ; -                  ; -                                   ; -                                   ; 7.32e-11 s                 ; 7.28e-11 s                 ; Yes                       ; Yes                       ;
; ETH_TX_p[2](n)   ; LVDS                            ; 0 s                 ; 0 s                 ; 0.37 V                       ; -0.37 V                      ; -                   ; -                   ; -                                    ; -                                    ; 7.32e-11 s                  ; 7.28e-11 s                  ; Yes                        ; Yes                        ; 0.37 V                      ; -0.37 V                     ; -                  ; -                  ; -                                   ; -                                   ; 7.32e-11 s                 ; 7.28e-11 s                 ; Yes                       ; Yes                       ;
; ETH_TX_p[3](n)   ; LVDS                            ; 0 s                 ; 0 s                 ; 0.37 V                       ; -0.37 V                      ; -                   ; -                   ; -                                    ; -                                    ; 7.32e-11 s                  ; 7.28e-11 s                  ; Yes                        ; Yes                        ; 0.37 V                      ; -0.37 V                     ; -                  ; -                  ; -                                   ; -                                   ; 7.32e-11 s                 ; 7.28e-11 s                 ; Yes                       ; Yes                       ;
+------------------+---------------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------+---------------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard                    ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+---------------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GCLKOUT_FPGA     ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; MAX_I2C_SCLK     ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; SMA_CLKOUT_p     ; LVDS                            ; 0 s                 ; 0 s                 ; 0.362 V                      ; -0.362 V                     ; -                   ; -                   ; -                                    ; -                                    ; 9.95e-11 s                  ; 9.86e-11 s                  ; Yes                        ; Yes                        ; 0.362 V                     ; -0.362 V                    ; -                  ; -                  ; -                                   ; -                                   ; 9.95e-11 s                 ; 9.86e-11 s                 ; Yes                       ; Yes                       ;
; LED[0]           ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]           ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]           ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]           ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]           ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]           ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; LED[6]           ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]           ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; SEG0_D[0]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; SEG0_D[1]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; SEG0_D[2]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; SEG0_D[3]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; SEG0_D[4]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; SEG0_D[5]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; SEG0_D[6]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; SEG0_DP          ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; SEG1_D[0]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; SEG1_D[1]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; SEG1_D[2]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; SEG1_D[3]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; SEG1_D[4]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; SEG1_D[5]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; SEG1_D[6]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; SEG1_DP          ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; TEMP_SMCLK       ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; CSENSE_ADC_FO    ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; CSENSE_CS_n[0]   ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; CSENSE_CS_n[1]   ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; CSENSE_SCK       ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; CSENSE_SDI       ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; FAN_CTRL         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00507 V          ; 0.149 V                              ; 0.065 V                              ; 7.69e-10 s                  ; 8.08e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00507 V         ; 0.149 V                             ; 0.065 V                             ; 7.69e-10 s                 ; 8.08e-10 s                 ; Yes                       ; Yes                       ;
; EEP_SCL          ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; SD_CLK           ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; ETH_MDC[0]       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; ETH_MDC[1]       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; ETH_MDC[2]       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; ETH_MDC[3]       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; ETH_PSE_RST_n    ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; ETH_PSE_SCK      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; ETH_RST_n        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; ETH_TX_p[0]      ; LVDS                            ; 0 s                 ; 0 s                 ; 0.362 V                      ; -0.362 V                     ; -                   ; -                   ; -                                    ; -                                    ; 8.95e-11 s                  ; 8.9e-11 s                   ; Yes                        ; Yes                        ; 0.362 V                     ; -0.362 V                    ; -                  ; -                  ; -                                   ; -                                   ; 8.95e-11 s                 ; 8.9e-11 s                  ; Yes                       ; Yes                       ;
; ETH_TX_p[1]      ; LVDS                            ; 0 s                 ; 0 s                 ; 0.362 V                      ; -0.362 V                     ; -                   ; -                   ; -                                    ; -                                    ; 8.95e-11 s                  ; 8.9e-11 s                   ; Yes                        ; Yes                        ; 0.362 V                     ; -0.362 V                    ; -                  ; -                  ; -                                   ; -                                   ; 8.95e-11 s                 ; 8.9e-11 s                  ; Yes                       ; Yes                       ;
; ETH_TX_p[2]      ; LVDS                            ; 0 s                 ; 0 s                 ; 0.362 V                      ; -0.362 V                     ; -                   ; -                   ; -                                    ; -                                    ; 8.95e-11 s                  ; 8.9e-11 s                   ; Yes                        ; Yes                        ; 0.362 V                     ; -0.362 V                    ; -                  ; -                  ; -                                   ; -                                   ; 8.95e-11 s                 ; 8.9e-11 s                  ; Yes                       ; Yes                       ;
; ETH_TX_p[3]      ; LVDS                            ; 0 s                 ; 0 s                 ; 0.362 V                      ; -0.362 V                     ; -                   ; -                   ; -                                    ; -                                    ; 8.95e-11 s                  ; 8.9e-11 s                   ; Yes                        ; Yes                        ; 0.362 V                     ; -0.362 V                    ; -                  ; -                  ; -                                   ; -                                   ; 8.95e-11 s                 ; 8.9e-11 s                  ; Yes                       ; Yes                       ;
; FSM_A[1]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.98e-05 V                   ; 2.33 V              ; -0.00506 V          ; 0.168 V                              ; 0.059 V                              ; 4.83e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.98e-05 V                  ; 2.33 V             ; -0.00506 V         ; 0.168 V                             ; 0.059 V                             ; 4.83e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[2]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.98e-05 V                   ; 2.33 V              ; -0.00506 V          ; 0.168 V                              ; 0.059 V                              ; 4.83e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.98e-05 V                  ; 2.33 V             ; -0.00506 V         ; 0.168 V                             ; 0.059 V                             ; 4.83e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[3]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.98e-05 V                   ; 2.33 V              ; -0.00506 V          ; 0.168 V                              ; 0.059 V                              ; 4.83e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.98e-05 V                  ; 2.33 V             ; -0.00506 V         ; 0.168 V                             ; 0.059 V                             ; 4.83e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[4]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.98e-05 V                   ; 2.33 V              ; -0.00506 V          ; 0.168 V                              ; 0.059 V                              ; 4.83e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.98e-05 V                  ; 2.33 V             ; -0.00506 V         ; 0.168 V                             ; 0.059 V                             ; 4.83e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[5]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.98e-05 V                   ; 2.33 V              ; -0.00506 V          ; 0.168 V                              ; 0.059 V                              ; 4.83e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.98e-05 V                  ; 2.33 V             ; -0.00506 V         ; 0.168 V                             ; 0.059 V                             ; 4.83e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[6]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.98e-05 V                   ; 2.33 V              ; -0.00506 V          ; 0.168 V                              ; 0.059 V                              ; 4.83e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.98e-05 V                  ; 2.33 V             ; -0.00506 V         ; 0.168 V                             ; 0.059 V                             ; 4.83e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[7]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.98e-05 V                   ; 2.33 V              ; -0.00506 V          ; 0.168 V                              ; 0.059 V                              ; 4.83e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.98e-05 V                  ; 2.33 V             ; -0.00506 V         ; 0.168 V                             ; 0.059 V                             ; 4.83e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[8]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.98e-05 V                   ; 2.33 V              ; -0.00506 V          ; 0.168 V                              ; 0.059 V                              ; 4.83e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.98e-05 V                  ; 2.33 V             ; -0.00506 V         ; 0.168 V                             ; 0.059 V                             ; 4.83e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[9]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.98e-05 V                   ; 2.33 V              ; -0.00506 V          ; 0.168 V                              ; 0.059 V                              ; 4.83e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.98e-05 V                  ; 2.33 V             ; -0.00506 V         ; 0.168 V                             ; 0.059 V                             ; 4.83e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[10]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[11]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[12]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[13]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[14]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[15]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.98e-05 V                   ; 2.33 V              ; -0.00506 V          ; 0.168 V                              ; 0.059 V                              ; 4.83e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.98e-05 V                  ; 2.33 V             ; -0.00506 V         ; 0.168 V                             ; 0.059 V                             ; 4.83e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[16]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.98e-05 V                   ; 2.33 V              ; -0.00506 V          ; 0.168 V                              ; 0.059 V                              ; 4.83e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.98e-05 V                  ; 2.33 V             ; -0.00506 V         ; 0.168 V                             ; 0.059 V                             ; 4.83e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[17]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.98e-05 V                   ; 2.33 V              ; -0.00506 V          ; 0.168 V                              ; 0.059 V                              ; 4.83e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.98e-05 V                  ; 2.33 V             ; -0.00506 V         ; 0.168 V                             ; 0.059 V                             ; 4.83e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[18]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.98e-05 V                   ; 2.33 V              ; -0.00506 V          ; 0.168 V                              ; 0.059 V                              ; 4.83e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.98e-05 V                  ; 2.33 V             ; -0.00506 V         ; 0.168 V                             ; 0.059 V                             ; 4.83e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[19]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[20]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[21]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.98e-05 V                   ; 2.33 V              ; -0.00506 V          ; 0.168 V                              ; 0.059 V                              ; 4.83e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.98e-05 V                  ; 2.33 V             ; -0.00506 V         ; 0.168 V                             ; 0.059 V                             ; 4.83e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[22]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.98e-05 V                   ; 2.33 V              ; -0.00506 V          ; 0.168 V                              ; 0.059 V                              ; 4.83e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.98e-05 V                  ; 2.33 V             ; -0.00506 V         ; 0.168 V                             ; 0.059 V                             ; 4.83e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[23]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.98e-05 V                   ; 2.33 V              ; -0.00506 V          ; 0.168 V                              ; 0.059 V                              ; 4.83e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.98e-05 V                  ; 2.33 V             ; -0.00506 V         ; 0.168 V                             ; 0.059 V                             ; 4.83e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[24]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.98e-05 V                   ; 2.33 V              ; -0.00506 V          ; 0.168 V                              ; 0.059 V                              ; 4.83e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.98e-05 V                  ; 2.33 V             ; -0.00506 V         ; 0.168 V                             ; 0.059 V                             ; 4.83e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; FSM_A[25]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.98e-05 V                   ; 2.33 V              ; -0.00506 V          ; 0.168 V                              ; 0.059 V                              ; 4.83e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.98e-05 V                  ; 2.33 V             ; -0.00506 V         ; 0.168 V                             ; 0.059 V                             ; 4.83e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_ADV_n      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.98e-05 V                   ; 2.33 V              ; -0.00506 V          ; 0.168 V                              ; 0.059 V                              ; 4.83e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.98e-05 V                  ; 2.33 V             ; -0.00506 V         ; 0.168 V                             ; 0.059 V                             ; 4.83e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_CE_n       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.98e-05 V                   ; 2.33 V              ; -0.00506 V          ; 0.168 V                              ; 0.059 V                              ; 4.83e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.98e-05 V                  ; 2.33 V             ; -0.00506 V         ; 0.168 V                             ; 0.059 V                             ; 4.83e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_CLK        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.98e-05 V                   ; 2.33 V              ; -0.00506 V          ; 0.168 V                              ; 0.059 V                              ; 4.83e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.98e-05 V                  ; 2.33 V             ; -0.00506 V         ; 0.168 V                             ; 0.059 V                             ; 4.83e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_OE_n       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.98e-05 V                   ; 2.33 V              ; -0.00506 V          ; 0.168 V                              ; 0.059 V                              ; 4.83e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.98e-05 V                  ; 2.33 V             ; -0.00506 V         ; 0.168 V                             ; 0.059 V                             ; 4.83e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_RESET_n    ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.98e-05 V                   ; 2.33 V              ; -0.00506 V          ; 0.168 V                              ; 0.059 V                              ; 4.83e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.98e-05 V                  ; 2.33 V             ; -0.00506 V         ; 0.168 V                             ; 0.059 V                             ; 4.83e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_WE_n       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.98e-05 V                   ; 2.33 V              ; -0.00506 V          ; 0.168 V                              ; 0.059 V                              ; 4.83e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.98e-05 V                  ; 2.33 V             ; -0.00506 V         ; 0.168 V                             ; 0.059 V                             ; 4.83e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; SSRAM_ADV        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; SSRAM_BWA_n      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; SSRAM_BWB_n      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; SSRAM_CE_n       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; SSRAM_CKE_n      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; SSRAM_CLK        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; SSRAM_OE_n       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; SSRAM_WE_n       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; OTG_A[1]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_A[2]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_A[3]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_A[4]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_A[5]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_A[6]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_A[7]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_A[8]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_A[9]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_A[10]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_A[11]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_A[12]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_A[13]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_A[14]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_A[15]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_A[16]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_A[17]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_CS_n         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00507 V          ; 0.149 V                              ; 0.065 V                              ; 7.69e-10 s                  ; 8.08e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00507 V         ; 0.149 V                             ; 0.065 V                             ; 7.69e-10 s                 ; 8.08e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DC_DACK      ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_HC_DACK      ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_OE_n         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00507 V          ; 0.149 V                              ; 0.065 V                              ; 7.69e-10 s                  ; 8.08e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00507 V         ; 0.149 V                             ; 0.065 V                             ; 7.69e-10 s                 ; 8.08e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RESET_n      ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_WE_n         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_addr[0]  ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.48 V                       ; 0.188 V                      ; 1.48 V              ; 0.188 V             ; 0 V                                  ; 0 V                                  ; 2.59e-10 s                  ; 2.45e-10 s                  ; Yes                        ; Yes                        ; 1.26 V                      ; 0.402 V                     ; 1.26 V             ; 0.402 V            ; 0 V                                 ; 0 V                                 ; 2.59e-10 s                 ; 2.45e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_addr[1]  ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.48 V                       ; 0.188 V                      ; 1.48 V              ; 0.188 V             ; 0 V                                  ; 0 V                                  ; 2.59e-10 s                  ; 2.45e-10 s                  ; Yes                        ; Yes                        ; 1.26 V                      ; 0.402 V                     ; 1.26 V             ; 0.402 V            ; 0 V                                 ; 0 V                                 ; 2.59e-10 s                 ; 2.45e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_addr[2]  ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.48 V                       ; 0.188 V                      ; 1.48 V              ; 0.188 V             ; 0 V                                  ; 0 V                                  ; 2.59e-10 s                  ; 2.45e-10 s                  ; Yes                        ; Yes                        ; 1.26 V                      ; 0.402 V                     ; 1.26 V             ; 0.402 V            ; 0 V                                 ; 0 V                                 ; 2.59e-10 s                 ; 2.45e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_addr[3]  ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.48 V                       ; 0.188 V                      ; 1.48 V              ; 0.188 V             ; 0 V                                  ; 0 V                                  ; 2.59e-10 s                  ; 2.45e-10 s                  ; Yes                        ; Yes                        ; 1.26 V                      ; 0.402 V                     ; 1.26 V             ; 0.402 V            ; 0 V                                 ; 0 V                                 ; 2.59e-10 s                 ; 2.45e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_addr[4]  ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.48 V                       ; 0.188 V                      ; 1.48 V              ; 0.188 V             ; 0 V                                  ; 0 V                                  ; 2.59e-10 s                  ; 2.45e-10 s                  ; Yes                        ; Yes                        ; 1.26 V                      ; 0.402 V                     ; 1.26 V             ; 0.402 V            ; 0 V                                 ; 0 V                                 ; 2.59e-10 s                 ; 2.45e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_addr[5]  ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.48 V                       ; 0.188 V                      ; 1.48 V              ; 0.188 V             ; 0 V                                  ; 0 V                                  ; 2.59e-10 s                  ; 2.45e-10 s                  ; Yes                        ; Yes                        ; 1.26 V                      ; 0.402 V                     ; 1.26 V             ; 0.402 V            ; 0 V                                 ; 0 V                                 ; 2.59e-10 s                 ; 2.45e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_addr[6]  ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.48 V                       ; 0.188 V                      ; 1.48 V              ; 0.188 V             ; 0 V                                  ; 0 V                                  ; 2.59e-10 s                  ; 2.45e-10 s                  ; Yes                        ; Yes                        ; 1.26 V                      ; 0.402 V                     ; 1.26 V             ; 0.402 V            ; 0 V                                 ; 0 V                                 ; 2.59e-10 s                 ; 2.45e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_addr[7]  ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.48 V                       ; 0.188 V                      ; 1.48 V              ; 0.188 V             ; 0 V                                  ; 0 V                                  ; 2.59e-10 s                  ; 2.45e-10 s                  ; Yes                        ; Yes                        ; 1.26 V                      ; 0.402 V                     ; 1.26 V             ; 0.402 V            ; 0 V                                 ; 0 V                                 ; 2.59e-10 s                 ; 2.45e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_addr[8]  ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.48 V                       ; 0.188 V                      ; 1.48 V              ; 0.188 V             ; 0 V                                  ; 0 V                                  ; 2.59e-10 s                  ; 2.45e-10 s                  ; Yes                        ; Yes                        ; 1.26 V                      ; 0.402 V                     ; 1.26 V             ; 0.402 V            ; 0 V                                 ; 0 V                                 ; 2.59e-10 s                 ; 2.45e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_addr[9]  ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.48 V                       ; 0.188 V                      ; 1.48 V              ; 0.188 V             ; 0 V                                  ; 0 V                                  ; 2.59e-10 s                  ; 2.45e-10 s                  ; Yes                        ; Yes                        ; 1.26 V                      ; 0.402 V                     ; 1.26 V             ; 0.402 V            ; 0 V                                 ; 0 V                                 ; 2.59e-10 s                 ; 2.45e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_addr[10] ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.48 V                       ; 0.188 V                      ; 1.48 V              ; 0.188 V             ; 0 V                                  ; 0 V                                  ; 2.59e-10 s                  ; 2.45e-10 s                  ; Yes                        ; Yes                        ; 1.26 V                      ; 0.402 V                     ; 1.26 V             ; 0.402 V            ; 0 V                                 ; 0 V                                 ; 2.59e-10 s                 ; 2.45e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_addr[11] ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.48 V                       ; 0.188 V                      ; 1.48 V              ; 0.188 V             ; 0 V                                  ; 0 V                                  ; 2.59e-10 s                  ; 2.45e-10 s                  ; Yes                        ; Yes                        ; 1.26 V                      ; 0.402 V                     ; 1.26 V             ; 0.402 V            ; 0 V                                 ; 0 V                                 ; 2.59e-10 s                 ; 2.45e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_addr[12] ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.48 V                       ; 0.188 V                      ; 1.48 V              ; 0.188 V             ; 0 V                                  ; 0 V                                  ; 2.59e-10 s                  ; 2.45e-10 s                  ; Yes                        ; Yes                        ; 1.26 V                      ; 0.402 V                     ; 1.26 V             ; 0.402 V            ; 0 V                                 ; 0 V                                 ; 2.59e-10 s                 ; 2.45e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_addr[13] ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.48 V                       ; 0.188 V                      ; 1.48 V              ; 0.188 V             ; 0 V                                  ; 0 V                                  ; 2.59e-10 s                  ; 2.45e-10 s                  ; Yes                        ; Yes                        ; 1.26 V                      ; 0.402 V                     ; 1.26 V             ; 0.402 V            ; 0 V                                 ; 0 V                                 ; 2.59e-10 s                 ; 2.45e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_addr[14] ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.48 V                       ; 0.188 V                      ; 1.48 V              ; 0.188 V             ; 0 V                                  ; 0 V                                  ; 2.59e-10 s                  ; 2.45e-10 s                  ; Yes                        ; Yes                        ; 1.26 V                      ; 0.402 V                     ; 1.26 V             ; 0.402 V            ; 0 V                                 ; 0 V                                 ; 2.59e-10 s                 ; 2.45e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_addr[15] ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_ba[0]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.48 V                       ; 0.188 V                      ; 1.48 V              ; 0.188 V             ; 0 V                                  ; 0 V                                  ; 2.59e-10 s                  ; 2.45e-10 s                  ; Yes                        ; Yes                        ; 1.26 V                      ; 0.402 V                     ; 1.26 V             ; 0.402 V            ; 0 V                                 ; 0 V                                 ; 2.59e-10 s                 ; 2.45e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_ba[1]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.48 V                       ; 0.188 V                      ; 1.48 V              ; 0.188 V             ; 0 V                                  ; 0 V                                  ; 2.59e-10 s                  ; 2.45e-10 s                  ; Yes                        ; Yes                        ; 1.26 V                      ; 0.402 V                     ; 1.26 V             ; 0.402 V            ; 0 V                                 ; 0 V                                 ; 2.59e-10 s                 ; 2.45e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_ba[2]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.48 V                       ; 0.188 V                      ; 1.48 V              ; 0.188 V             ; 0 V                                  ; 0 V                                  ; 2.59e-10 s                  ; 2.45e-10 s                  ; Yes                        ; Yes                        ; 1.26 V                      ; 0.402 V                     ; 1.26 V             ; 0.402 V            ; 0 V                                 ; 0 V                                 ; 2.59e-10 s                 ; 2.45e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_cas_n    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.48 V                       ; 0.188 V                      ; 1.48 V              ; 0.188 V             ; 0 V                                  ; 0 V                                  ; 2.59e-10 s                  ; 2.45e-10 s                  ; Yes                        ; Yes                        ; 1.26 V                      ; 0.402 V                     ; 1.26 V             ; 0.402 V            ; 0 V                                 ; 0 V                                 ; 2.59e-10 s                 ; 2.45e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_cke[0]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.48 V                       ; 0.188 V                      ; 1.48 V              ; 0.188 V             ; 0 V                                  ; 0 V                                  ; 2.59e-10 s                  ; 2.45e-10 s                  ; Yes                        ; Yes                        ; 1.26 V                      ; 0.402 V                     ; 1.26 V             ; 0.402 V            ; 0 V                                 ; 0 V                                 ; 2.59e-10 s                 ; 2.45e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_cke[1]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.48 V                       ; 0.188 V                      ; 1.48 V              ; 0.188 V             ; 0 V                                  ; 0 V                                  ; 2.59e-10 s                  ; 2.45e-10 s                  ; Yes                        ; Yes                        ; 1.26 V                      ; 0.402 V                     ; 1.26 V             ; 0.402 V            ; 0 V                                 ; 0 V                                 ; 2.59e-10 s                 ; 2.45e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_cs_n[0]  ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.48 V                       ; 0.188 V                      ; 1.48 V              ; 0.188 V             ; 0 V                                  ; 0 V                                  ; 2.59e-10 s                  ; 2.45e-10 s                  ; Yes                        ; Yes                        ; 1.26 V                      ; 0.402 V                     ; 1.26 V             ; 0.402 V            ; 0 V                                 ; 0 V                                 ; 2.59e-10 s                 ; 2.45e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_cs_n[1]  ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.48 V                       ; 0.188 V                      ; 1.48 V              ; 0.188 V             ; 0 V                                  ; 0 V                                  ; 2.59e-10 s                  ; 2.45e-10 s                  ; Yes                        ; Yes                        ; 1.26 V                      ; 0.402 V                     ; 1.26 V             ; 0.402 V            ; 0 V                                 ; 0 V                                 ; 2.59e-10 s                 ; 2.45e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dm[0]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dm[1]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dm[2]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dm[3]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dm[4]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dm[5]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dm[6]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dm[7]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_odt[0]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.48 V                       ; 0.188 V                      ; 1.48 V              ; 0.188 V             ; 0 V                                  ; 0 V                                  ; 2.59e-10 s                  ; 2.45e-10 s                  ; Yes                        ; Yes                        ; 1.26 V                      ; 0.402 V                     ; 1.26 V             ; 0.402 V            ; 0 V                                 ; 0 V                                 ; 2.59e-10 s                 ; 2.45e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_odt[1]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.48 V                       ; 0.188 V                      ; 1.48 V              ; 0.188 V             ; 0 V                                  ; 0 V                                  ; 2.59e-10 s                  ; 2.45e-10 s                  ; Yes                        ; Yes                        ; 1.26 V                      ; 0.402 V                     ; 1.26 V             ; 0.402 V            ; 0 V                                 ; 0 V                                 ; 2.59e-10 s                 ; 2.45e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_ras_n    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.48 V                       ; 0.188 V                      ; 1.48 V              ; 0.188 V             ; 0 V                                  ; 0 V                                  ; 2.59e-10 s                  ; 2.45e-10 s                  ; Yes                        ; Yes                        ; 1.26 V                      ; 0.402 V                     ; 1.26 V             ; 0.402 V            ; 0 V                                 ; 0 V                                 ; 2.59e-10 s                 ; 2.45e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_SA[0]    ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_SA[1]    ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_SCL      ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_we_n     ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.48 V                       ; 0.188 V                      ; 1.48 V              ; 0.188 V             ; 0 V                                  ; 0 V                                  ; 2.59e-10 s                  ; 2.45e-10 s                  ; Yes                        ; Yes                        ; 1.26 V                      ; 0.402 V                     ; 1.26 V             ; 0.402 V            ; 0 V                                 ; 0 V                                 ; 2.59e-10 s                 ; 2.45e-10 s                 ; Yes                       ; Yes                       ;
; D5M_ESETn        ; 3.0-V PCI-X                     ; 0 s                 ; 0 s                 ; 2.8 V                        ; 5.66e-06 V                   ; 2.8 V               ; -0.055 V            ; 0.001 V                              ; 0.016 V                              ; 5.21e-10 s                  ; 4.2e-10 s                   ; Yes                        ; Yes                        ; 2.8 V                       ; 5.66e-06 V                  ; 2.8 V              ; -0.055 V           ; 0.001 V                             ; 0.016 V                             ; 5.21e-10 s                 ; 4.2e-10 s                  ; Yes                       ; Yes                       ;
; D5M_SCLK         ; 3.0-V PCI-X                     ; 0 s                 ; 0 s                 ; 2.8 V                        ; 5.64e-06 V                   ; 2.8 V               ; -0.0492 V           ; 0.052 V                              ; 0.017 V                              ; 5.72e-10 s                  ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 5.64e-06 V                  ; 2.8 V              ; -0.0492 V          ; 0.052 V                             ; 0.017 V                             ; 5.72e-10 s                 ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; D5M_TRIGGER      ; 3.0-V PCI-X                     ; 0 s                 ; 0 s                 ; 2.8 V                        ; 5.66e-06 V                   ; 2.8 V               ; -0.055 V            ; 0.001 V                              ; 0.016 V                              ; 5.21e-10 s                  ; 4.2e-10 s                   ; Yes                        ; Yes                        ; 2.8 V                       ; 5.66e-06 V                  ; 2.8 V              ; -0.055 V           ; 0.001 V                             ; 0.016 V                             ; 5.21e-10 s                 ; 4.2e-10 s                  ; Yes                       ; Yes                       ;
; D5M_XCLKIN       ; 3.0-V PCI-X                     ; 0 s                 ; 0 s                 ; 2.8 V                        ; 5.64e-06 V                   ; 2.8 V               ; -0.0492 V           ; 0.052 V                              ; 0.017 V                              ; 5.72e-10 s                  ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 5.64e-06 V                  ; 2.8 V              ; -0.0492 V          ; 0.052 V                             ; 0.017 V                             ; 5.72e-10 s                 ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DVI_EDID_WP      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_CLK       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_CTL[1]    ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_CTL[2]    ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_CTL[3]    ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_D[0]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_D[1]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_D[2]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_D[3]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_D[4]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_D[5]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_D[6]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_D[7]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_D[8]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_D[9]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_D[10]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_D[11]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_D[12]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_D[13]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_D[14]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_D[15]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_D[16]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_D[17]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_D[18]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_D[19]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_D[20]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_D[21]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_D[22]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_D[23]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_DE        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_DKEN      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_HS        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_HTPLG     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_ISEL      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_MSEN      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_PD_N      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_SCL       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_VS        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_SCL         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; EXT_IO           ; 3.0-V PCI-X                     ; 0 s                 ; 0 s                 ; 2.8 V                        ; 5.64e-06 V                   ; 2.8 V               ; -0.0492 V           ; 0.052 V                              ; 0.017 V                              ; 5.72e-10 s                  ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 5.64e-06 V                  ; 2.8 V              ; -0.0492 V          ; 0.052 V                             ; 0.017 V                             ; 5.72e-10 s                 ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; TEMP_SMDAT       ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; EEP_SDA          ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; SD_CMD           ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[0]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[1]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[2]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[3]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; ETH_MDIO[0]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; ETH_MDIO[1]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; ETH_MDIO[2]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; ETH_MDIO[3]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; ETH_PSE_SDA      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; FSM_D[0]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; FSM_D[1]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; FSM_D[2]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; FSM_D[3]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; FSM_D[4]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; FSM_D[5]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; FSM_D[6]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; FSM_D[7]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; FSM_D[8]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; FSM_D[9]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; FSM_D[10]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; FSM_D[11]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; FSM_D[12]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.98e-05 V                   ; 2.33 V              ; -0.00506 V          ; 0.168 V                              ; 0.059 V                              ; 4.83e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.98e-05 V                  ; 2.33 V             ; -0.00506 V         ; 0.168 V                             ; 0.059 V                             ; 4.83e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; FSM_D[13]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; FSM_D[14]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; FSM_D[15]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; OTG_D[0]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_D[1]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_D[2]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_D[3]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_D[4]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_D[5]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_D[6]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_D[7]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_D[8]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_D[9]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_D[10]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_D[11]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_D[12]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_D[13]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_D[14]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_D[15]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_D[16]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_D[17]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_D[18]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_D[19]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_D[20]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_D[21]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_D[22]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_D[23]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_D[24]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_D[25]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_D[26]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_D[27]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_D[28]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_D[29]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_D[30]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; OTG_D[31]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_SDA      ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; DVI_RX_DDCSCL    ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; DVI_RX_DDCSDA    ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_DDCSCL    ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_DDCSDA    ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_SDA         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; MAX_I2C_SDAT     ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.66e-05 V                   ; 1.67 V              ; -0.00317 V          ; 0.136 V                              ; 0.038 V                              ; 4.93e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.66e-05 V                  ; 1.67 V             ; -0.00317 V         ; 0.136 V                             ; 0.038 V                             ; 4.93e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_clk[0]   ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.05 V                       ; -1.05 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.7e-10 s                   ; 3.7e-10 s                   ; Yes                        ; Yes                        ; 0.703 V                     ; -0.703 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.7e-10 s                  ; 3.7e-10 s                  ; Yes                       ; Yes                       ;
; M1_DDR2_clk[1]   ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.05 V                       ; -1.05 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.7e-10 s                   ; 3.7e-10 s                   ; Yes                        ; Yes                        ; 0.703 V                     ; -0.703 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.7e-10 s                  ; 3.7e-10 s                  ; Yes                       ; Yes                       ;
; M1_DDR2_clk_n[0] ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.05 V                       ; -1.05 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.7e-10 s                   ; 3.7e-10 s                   ; Yes                        ; Yes                        ; 0.703 V                     ; -0.703 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.7e-10 s                  ; 3.7e-10 s                  ; Yes                       ; Yes                       ;
; M1_DDR2_clk_n[1] ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.05 V                       ; -1.05 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.7e-10 s                   ; 3.7e-10 s                   ; Yes                        ; Yes                        ; 0.703 V                     ; -0.703 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.7e-10 s                  ; 3.7e-10 s                  ; Yes                       ; Yes                       ;
; M1_DDR2_dq[0]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[1]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[2]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[3]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[4]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[5]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[6]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[7]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[8]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[9]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[10]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[11]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[12]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[13]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[14]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[15]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[16]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[17]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[18]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[19]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[20]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[21]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[22]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[23]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[24]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[25]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[26]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[27]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[28]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[29]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[30]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[31]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[32]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[33]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[34]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[35]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[36]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[37]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[38]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[39]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[40]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[41]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[42]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[43]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[44]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[45]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[46]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[47]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[48]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[49]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[50]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[51]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[52]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[53]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[54]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[55]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[56]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[57]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[58]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[59]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[60]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[61]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[62]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[63]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.36 V                       ; 0.304 V                      ; 1.36 V              ; 0.304 V             ; 0 V                                  ; 0 V                                  ; 3.79e-10 s                  ; 3.54e-10 s                  ; Yes                        ; Yes                        ; 1.18 V                      ; 0.48 V                      ; 1.18 V             ; 0.48 V             ; 0 V                                 ; 0 V                                 ; 3.79e-10 s                 ; 3.54e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dqs[0]   ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.05 V                       ; -1.05 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.7e-10 s                   ; 3.7e-10 s                   ; Yes                        ; Yes                        ; 0.703 V                     ; -0.703 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.7e-10 s                  ; 3.7e-10 s                  ; Yes                       ; Yes                       ;
; M1_DDR2_dqs[1]   ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.05 V                       ; -1.05 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.7e-10 s                   ; 3.7e-10 s                   ; Yes                        ; Yes                        ; 0.703 V                     ; -0.703 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.7e-10 s                  ; 3.7e-10 s                  ; Yes                       ; Yes                       ;
; M1_DDR2_dqs[2]   ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.05 V                       ; -1.05 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.7e-10 s                   ; 3.7e-10 s                   ; Yes                        ; Yes                        ; 0.703 V                     ; -0.703 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.7e-10 s                  ; 3.7e-10 s                  ; Yes                       ; Yes                       ;
; M1_DDR2_dqs[3]   ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.05 V                       ; -1.05 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.7e-10 s                   ; 3.7e-10 s                   ; Yes                        ; Yes                        ; 0.703 V                     ; -0.703 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.7e-10 s                  ; 3.7e-10 s                  ; Yes                       ; Yes                       ;
; M1_DDR2_dqs[4]   ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.05 V                       ; -1.05 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.7e-10 s                   ; 3.7e-10 s                   ; Yes                        ; Yes                        ; 0.703 V                     ; -0.703 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.7e-10 s                  ; 3.7e-10 s                  ; Yes                       ; Yes                       ;
; M1_DDR2_dqs[5]   ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.05 V                       ; -1.05 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.7e-10 s                   ; 3.7e-10 s                   ; Yes                        ; Yes                        ; 0.703 V                     ; -0.703 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.7e-10 s                  ; 3.7e-10 s                  ; Yes                       ; Yes                       ;
; M1_DDR2_dqs[6]   ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.05 V                       ; -1.05 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.7e-10 s                   ; 3.7e-10 s                   ; Yes                        ; Yes                        ; 0.703 V                     ; -0.703 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.7e-10 s                  ; 3.7e-10 s                  ; Yes                       ; Yes                       ;
; M1_DDR2_dqs[7]   ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.05 V                       ; -1.05 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.7e-10 s                   ; 3.7e-10 s                   ; Yes                        ; Yes                        ; 0.703 V                     ; -0.703 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.7e-10 s                  ; 3.7e-10 s                  ; Yes                       ; Yes                       ;
; M1_DDR2_dqsn[0]  ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.05 V                       ; -1.05 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.7e-10 s                   ; 3.7e-10 s                   ; Yes                        ; Yes                        ; 0.703 V                     ; -0.703 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.7e-10 s                  ; 3.7e-10 s                  ; Yes                       ; Yes                       ;
; M1_DDR2_dqsn[1]  ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.05 V                       ; -1.05 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.7e-10 s                   ; 3.7e-10 s                   ; Yes                        ; Yes                        ; 0.703 V                     ; -0.703 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.7e-10 s                  ; 3.7e-10 s                  ; Yes                       ; Yes                       ;
; M1_DDR2_dqsn[2]  ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.05 V                       ; -1.05 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.7e-10 s                   ; 3.7e-10 s                   ; Yes                        ; Yes                        ; 0.703 V                     ; -0.703 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.7e-10 s                  ; 3.7e-10 s                  ; Yes                       ; Yes                       ;
; M1_DDR2_dqsn[3]  ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.05 V                       ; -1.05 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.7e-10 s                   ; 3.7e-10 s                   ; Yes                        ; Yes                        ; 0.703 V                     ; -0.703 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.7e-10 s                  ; 3.7e-10 s                  ; Yes                       ; Yes                       ;
; M1_DDR2_dqsn[4]  ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.05 V                       ; -1.05 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.7e-10 s                   ; 3.7e-10 s                   ; Yes                        ; Yes                        ; 0.703 V                     ; -0.703 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.7e-10 s                  ; 3.7e-10 s                  ; Yes                       ; Yes                       ;
; M1_DDR2_dqsn[5]  ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.05 V                       ; -1.05 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.7e-10 s                   ; 3.7e-10 s                   ; Yes                        ; Yes                        ; 0.703 V                     ; -0.703 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.7e-10 s                  ; 3.7e-10 s                  ; Yes                       ; Yes                       ;
; M1_DDR2_dqsn[6]  ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.05 V                       ; -1.05 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.7e-10 s                   ; 3.7e-10 s                   ; Yes                        ; Yes                        ; 0.703 V                     ; -0.703 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.7e-10 s                  ; 3.7e-10 s                  ; Yes                       ; Yes                       ;
; M1_DDR2_dqsn[7]  ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.05 V                       ; -1.05 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.7e-10 s                   ; 3.7e-10 s                   ; Yes                        ; Yes                        ; 0.703 V                     ; -0.703 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.7e-10 s                  ; 3.7e-10 s                  ; Yes                       ; Yes                       ;
; D5M_SDATA        ; 3.0-V PCI-X                     ; 0 s                 ; 0 s                 ; 2.8 V                        ; 5.66e-06 V                   ; 2.8 V               ; -0.055 V            ; 0.001 V                              ; 0.016 V                              ; 5.21e-10 s                  ; 4.2e-10 s                   ; Yes                        ; Yes                        ; 2.8 V                       ; 5.66e-06 V                  ; 2.8 V              ; -0.055 V           ; 0.001 V                             ; 0.016 V                             ; 5.21e-10 s                 ; 4.2e-10 s                  ; Yes                       ; Yes                       ;
; DVI_TX_SDA       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; SMA_CLKOUT_p(n)  ; LVDS                            ; 0 s                 ; 0 s                 ; 0.362 V                      ; -0.362 V                     ; -                   ; -                   ; -                                    ; -                                    ; 9.95e-11 s                  ; 9.86e-11 s                  ; Yes                        ; Yes                        ; 0.362 V                     ; -0.362 V                    ; -                  ; -                  ; -                                   ; -                                   ; 9.95e-11 s                 ; 9.86e-11 s                 ; Yes                       ; Yes                       ;
; ETH_TX_p[0](n)   ; LVDS                            ; 0 s                 ; 0 s                 ; 0.362 V                      ; -0.362 V                     ; -                   ; -                   ; -                                    ; -                                    ; 8.95e-11 s                  ; 8.9e-11 s                   ; Yes                        ; Yes                        ; 0.362 V                     ; -0.362 V                    ; -                  ; -                  ; -                                   ; -                                   ; 8.95e-11 s                 ; 8.9e-11 s                  ; Yes                       ; Yes                       ;
; ETH_TX_p[1](n)   ; LVDS                            ; 0 s                 ; 0 s                 ; 0.362 V                      ; -0.362 V                     ; -                   ; -                   ; -                                    ; -                                    ; 8.95e-11 s                  ; 8.9e-11 s                   ; Yes                        ; Yes                        ; 0.362 V                     ; -0.362 V                    ; -                  ; -                  ; -                                   ; -                                   ; 8.95e-11 s                 ; 8.9e-11 s                  ; Yes                       ; Yes                       ;
; ETH_TX_p[2](n)   ; LVDS                            ; 0 s                 ; 0 s                 ; 0.362 V                      ; -0.362 V                     ; -                   ; -                   ; -                                    ; -                                    ; 8.95e-11 s                  ; 8.9e-11 s                   ; Yes                        ; Yes                        ; 0.362 V                     ; -0.362 V                    ; -                  ; -                  ; -                                   ; -                                   ; 8.95e-11 s                 ; 8.9e-11 s                  ; Yes                       ; Yes                       ;
; ETH_TX_p[3](n)   ; LVDS                            ; 0 s                 ; 0 s                 ; 0.362 V                      ; -0.362 V                     ; -                   ; -                   ; -                                    ; -                                    ; 8.95e-11 s                  ; 8.9e-11 s                   ; Yes                        ; Yes                        ; 0.362 V                     ; -0.362 V                    ; -                  ; -                  ; -                                   ; -                                   ; 8.95e-11 s                 ; 8.9e-11 s                  ; Yes                       ; Yes                       ;
+------------------+---------------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 900mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------+---------------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard                    ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+---------------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GCLKOUT_FPGA     ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; MAX_I2C_SCLK     ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; SMA_CLKOUT_p     ; LVDS                            ; 0 s                 ; 0 s                 ; 0.387 V                      ; -0.387 V                     ; -                   ; -                   ; -                                    ; -                                    ; 6.86e-11 s                  ; 6.81e-11 s                  ; Yes                        ; Yes                        ; 0.387 V                     ; -0.387 V                    ; -                  ; -                  ; -                                   ; -                                   ; 6.86e-11 s                 ; 6.81e-11 s                 ; Yes                       ; Yes                       ;
; LED[0]           ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; LED[1]           ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; LED[2]           ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; LED[3]           ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; LED[4]           ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; LED[5]           ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; LED[6]           ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; LED[7]           ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; SEG0_D[0]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SEG0_D[1]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SEG0_D[2]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SEG0_D[3]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SEG0_D[4]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; SEG0_D[5]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SEG0_D[6]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; SEG0_DP          ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SEG1_D[0]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SEG1_D[1]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SEG1_D[2]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SEG1_D[3]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SEG1_D[4]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SEG1_D[5]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SEG1_D[6]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SEG1_DP          ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; TEMP_SMCLK       ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; CSENSE_ADC_FO    ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; CSENSE_CS_n[0]   ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; CSENSE_CS_n[1]   ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; CSENSE_SCK       ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; CSENSE_SDI       ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; FAN_CTRL         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0142 V           ; 0.173 V                              ; 0.103 V                              ; 5.14e-10 s                  ; 5.79e-10 s                  ; No                         ; No                         ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0142 V          ; 0.173 V                             ; 0.103 V                             ; 5.14e-10 s                 ; 5.79e-10 s                 ; No                        ; No                        ;
; EEP_SCL          ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SD_CLK           ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; ETH_MDC[0]       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; ETH_MDC[1]       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ETH_MDC[2]       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ETH_MDC[3]       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ETH_PSE_RST_n    ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ETH_PSE_SCK      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ETH_RST_n        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; ETH_TX_p[0]      ; LVDS                            ; 0 s                 ; 0 s                 ; 0.387 V                      ; -0.387 V                     ; -                   ; -                   ; -                                    ; -                                    ; 6.33e-11 s                  ; 6.21e-11 s                  ; Yes                        ; Yes                        ; 0.387 V                     ; -0.387 V                    ; -                  ; -                  ; -                                   ; -                                   ; 6.33e-11 s                 ; 6.21e-11 s                 ; Yes                       ; Yes                       ;
; ETH_TX_p[1]      ; LVDS                            ; 0 s                 ; 0 s                 ; 0.387 V                      ; -0.387 V                     ; -                   ; -                   ; -                                    ; -                                    ; 6.33e-11 s                  ; 6.21e-11 s                  ; Yes                        ; Yes                        ; 0.387 V                     ; -0.387 V                    ; -                  ; -                  ; -                                   ; -                                   ; 6.33e-11 s                 ; 6.21e-11 s                 ; Yes                       ; Yes                       ;
; ETH_TX_p[2]      ; LVDS                            ; 0 s                 ; 0 s                 ; 0.387 V                      ; -0.387 V                     ; -                   ; -                   ; -                                    ; -                                    ; 6.33e-11 s                  ; 6.21e-11 s                  ; Yes                        ; Yes                        ; 0.387 V                     ; -0.387 V                    ; -                  ; -                  ; -                                   ; -                                   ; 6.33e-11 s                 ; 6.21e-11 s                 ; Yes                       ; Yes                       ;
; ETH_TX_p[3]      ; LVDS                            ; 0 s                 ; 0 s                 ; 0.387 V                      ; -0.387 V                     ; -                   ; -                   ; -                                    ; -                                    ; 6.33e-11 s                  ; 6.21e-11 s                  ; Yes                        ; Yes                        ; 0.387 V                     ; -0.387 V                    ; -                  ; -                  ; -                                   ; -                                   ; 6.33e-11 s                 ; 6.21e-11 s                 ; Yes                       ; Yes                       ;
; FSM_A[1]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.79e-06 V                   ; 2.66 V              ; -0.0167 V           ; 0.165 V                              ; 0.104 V                              ; 3.61e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.79e-06 V                  ; 2.66 V             ; -0.0167 V          ; 0.165 V                             ; 0.104 V                             ; 3.61e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; FSM_A[2]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.79e-06 V                   ; 2.66 V              ; -0.0167 V           ; 0.165 V                              ; 0.104 V                              ; 3.61e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.79e-06 V                  ; 2.66 V             ; -0.0167 V          ; 0.165 V                             ; 0.104 V                             ; 3.61e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; FSM_A[3]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.79e-06 V                   ; 2.66 V              ; -0.0167 V           ; 0.165 V                              ; 0.104 V                              ; 3.61e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.79e-06 V                  ; 2.66 V             ; -0.0167 V          ; 0.165 V                             ; 0.104 V                             ; 3.61e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; FSM_A[4]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.79e-06 V                   ; 2.66 V              ; -0.0167 V           ; 0.165 V                              ; 0.104 V                              ; 3.61e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.79e-06 V                  ; 2.66 V             ; -0.0167 V          ; 0.165 V                             ; 0.104 V                             ; 3.61e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; FSM_A[5]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.79e-06 V                   ; 2.66 V              ; -0.0167 V           ; 0.165 V                              ; 0.104 V                              ; 3.61e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.79e-06 V                  ; 2.66 V             ; -0.0167 V          ; 0.165 V                             ; 0.104 V                             ; 3.61e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; FSM_A[6]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.79e-06 V                   ; 2.66 V              ; -0.0167 V           ; 0.165 V                              ; 0.104 V                              ; 3.61e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.79e-06 V                  ; 2.66 V             ; -0.0167 V          ; 0.165 V                             ; 0.104 V                             ; 3.61e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; FSM_A[7]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.79e-06 V                   ; 2.66 V              ; -0.0167 V           ; 0.165 V                              ; 0.104 V                              ; 3.61e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.79e-06 V                  ; 2.66 V             ; -0.0167 V          ; 0.165 V                             ; 0.104 V                             ; 3.61e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; FSM_A[8]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.79e-06 V                   ; 2.66 V              ; -0.0167 V           ; 0.165 V                              ; 0.104 V                              ; 3.61e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.79e-06 V                  ; 2.66 V             ; -0.0167 V          ; 0.165 V                             ; 0.104 V                             ; 3.61e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; FSM_A[9]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.79e-06 V                   ; 2.66 V              ; -0.0167 V           ; 0.165 V                              ; 0.104 V                              ; 3.61e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.79e-06 V                  ; 2.66 V             ; -0.0167 V          ; 0.165 V                             ; 0.104 V                             ; 3.61e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; FSM_A[10]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FSM_A[11]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FSM_A[12]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FSM_A[13]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; FSM_A[14]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FSM_A[15]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.79e-06 V                   ; 2.66 V              ; -0.0167 V           ; 0.165 V                              ; 0.104 V                              ; 3.61e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.79e-06 V                  ; 2.66 V             ; -0.0167 V          ; 0.165 V                             ; 0.104 V                             ; 3.61e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; FSM_A[16]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.79e-06 V                   ; 2.66 V              ; -0.0167 V           ; 0.165 V                              ; 0.104 V                              ; 3.61e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.79e-06 V                  ; 2.66 V             ; -0.0167 V          ; 0.165 V                             ; 0.104 V                             ; 3.61e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; FSM_A[17]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.79e-06 V                   ; 2.66 V              ; -0.0167 V           ; 0.165 V                              ; 0.104 V                              ; 3.61e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.79e-06 V                  ; 2.66 V             ; -0.0167 V          ; 0.165 V                             ; 0.104 V                             ; 3.61e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; FSM_A[18]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.79e-06 V                   ; 2.66 V              ; -0.0167 V           ; 0.165 V                              ; 0.104 V                              ; 3.61e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.79e-06 V                  ; 2.66 V             ; -0.0167 V          ; 0.165 V                             ; 0.104 V                             ; 3.61e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; FSM_A[19]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; FSM_A[20]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; FSM_A[21]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.79e-06 V                   ; 2.66 V              ; -0.0167 V           ; 0.165 V                              ; 0.104 V                              ; 3.61e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.79e-06 V                  ; 2.66 V             ; -0.0167 V          ; 0.165 V                             ; 0.104 V                             ; 3.61e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; FSM_A[22]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.79e-06 V                   ; 2.66 V              ; -0.0167 V           ; 0.165 V                              ; 0.104 V                              ; 3.61e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.79e-06 V                  ; 2.66 V             ; -0.0167 V          ; 0.165 V                             ; 0.104 V                             ; 3.61e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; FSM_A[23]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.79e-06 V                   ; 2.66 V              ; -0.0167 V           ; 0.165 V                              ; 0.104 V                              ; 3.61e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.79e-06 V                  ; 2.66 V             ; -0.0167 V          ; 0.165 V                             ; 0.104 V                             ; 3.61e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; FSM_A[24]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.79e-06 V                   ; 2.66 V              ; -0.0167 V           ; 0.165 V                              ; 0.104 V                              ; 3.61e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.79e-06 V                  ; 2.66 V             ; -0.0167 V          ; 0.165 V                             ; 0.104 V                             ; 3.61e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; FSM_A[25]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.79e-06 V                   ; 2.66 V              ; -0.0167 V           ; 0.165 V                              ; 0.104 V                              ; 3.61e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.79e-06 V                  ; 2.66 V             ; -0.0167 V          ; 0.165 V                             ; 0.104 V                             ; 3.61e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; FLASH_ADV_n      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.79e-06 V                   ; 2.66 V              ; -0.0167 V           ; 0.165 V                              ; 0.104 V                              ; 3.61e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.79e-06 V                  ; 2.66 V             ; -0.0167 V          ; 0.165 V                             ; 0.104 V                             ; 3.61e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; FLASH_CE_n       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.79e-06 V                   ; 2.66 V              ; -0.0167 V           ; 0.165 V                              ; 0.104 V                              ; 3.61e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.79e-06 V                  ; 2.66 V             ; -0.0167 V          ; 0.165 V                             ; 0.104 V                             ; 3.61e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; FLASH_CLK        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.79e-06 V                   ; 2.66 V              ; -0.0167 V           ; 0.165 V                              ; 0.104 V                              ; 3.61e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.79e-06 V                  ; 2.66 V             ; -0.0167 V          ; 0.165 V                             ; 0.104 V                             ; 3.61e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; FLASH_OE_n       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.79e-06 V                   ; 2.66 V              ; -0.0167 V           ; 0.165 V                              ; 0.104 V                              ; 3.61e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.79e-06 V                  ; 2.66 V             ; -0.0167 V          ; 0.165 V                             ; 0.104 V                             ; 3.61e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; FLASH_RESET_n    ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.79e-06 V                   ; 2.66 V              ; -0.0167 V           ; 0.165 V                              ; 0.104 V                              ; 3.61e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.79e-06 V                  ; 2.66 V             ; -0.0167 V          ; 0.165 V                             ; 0.104 V                             ; 3.61e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; FLASH_WE_n       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.79e-06 V                   ; 2.66 V              ; -0.0167 V           ; 0.165 V                              ; 0.104 V                              ; 3.61e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.79e-06 V                  ; 2.66 V             ; -0.0167 V          ; 0.165 V                             ; 0.104 V                             ; 3.61e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; SSRAM_ADV        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SSRAM_BWA_n      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; SSRAM_BWB_n      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; SSRAM_CE_n       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; SSRAM_CKE_n      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; SSRAM_CLK        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; SSRAM_OE_n       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SSRAM_WE_n       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; OTG_A[1]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_A[2]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_A[3]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_A[4]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_A[5]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_A[6]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_A[7]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_A[8]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_A[9]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_A[10]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_A[11]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_A[12]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_A[13]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_A[14]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_A[15]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_A[16]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_A[17]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_CS_n         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0142 V           ; 0.173 V                              ; 0.103 V                              ; 5.14e-10 s                  ; 5.79e-10 s                  ; No                         ; No                         ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0142 V          ; 0.173 V                             ; 0.103 V                             ; 5.14e-10 s                 ; 5.79e-10 s                 ; No                        ; No                        ;
; OTG_DC_DACK      ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_HC_DACK      ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_OE_n         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0142 V           ; 0.173 V                              ; 0.103 V                              ; 5.14e-10 s                  ; 5.79e-10 s                  ; No                         ; No                         ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0142 V          ; 0.173 V                             ; 0.103 V                             ; 5.14e-10 s                 ; 5.79e-10 s                 ; No                        ; No                        ;
; OTG_RESET_n      ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_WE_n         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; M1_DDR2_addr[0]  ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.74 V                       ; 0.157 V                      ; 1.74 V              ; 0.157 V             ; 0 V                                  ; 0 V                                  ; 1.74e-10 s                  ; 1.74e-10 s                  ; Yes                        ; Yes                        ; 1.47 V                      ; 0.42 V                      ; 1.47 V             ; 0.42 V             ; 0 V                                 ; 0 V                                 ; 1.74e-10 s                 ; 1.74e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_addr[1]  ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.74 V                       ; 0.157 V                      ; 1.74 V              ; 0.157 V             ; 0 V                                  ; 0 V                                  ; 1.74e-10 s                  ; 1.74e-10 s                  ; Yes                        ; Yes                        ; 1.47 V                      ; 0.42 V                      ; 1.47 V             ; 0.42 V             ; 0 V                                 ; 0 V                                 ; 1.74e-10 s                 ; 1.74e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_addr[2]  ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.74 V                       ; 0.157 V                      ; 1.74 V              ; 0.157 V             ; 0 V                                  ; 0 V                                  ; 1.74e-10 s                  ; 1.74e-10 s                  ; Yes                        ; Yes                        ; 1.47 V                      ; 0.42 V                      ; 1.47 V             ; 0.42 V             ; 0 V                                 ; 0 V                                 ; 1.74e-10 s                 ; 1.74e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_addr[3]  ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.74 V                       ; 0.157 V                      ; 1.74 V              ; 0.157 V             ; 0 V                                  ; 0 V                                  ; 1.74e-10 s                  ; 1.74e-10 s                  ; Yes                        ; Yes                        ; 1.47 V                      ; 0.42 V                      ; 1.47 V             ; 0.42 V             ; 0 V                                 ; 0 V                                 ; 1.74e-10 s                 ; 1.74e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_addr[4]  ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.74 V                       ; 0.157 V                      ; 1.74 V              ; 0.157 V             ; 0 V                                  ; 0 V                                  ; 1.74e-10 s                  ; 1.74e-10 s                  ; Yes                        ; Yes                        ; 1.47 V                      ; 0.42 V                      ; 1.47 V             ; 0.42 V             ; 0 V                                 ; 0 V                                 ; 1.74e-10 s                 ; 1.74e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_addr[5]  ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.74 V                       ; 0.157 V                      ; 1.74 V              ; 0.157 V             ; 0 V                                  ; 0 V                                  ; 1.74e-10 s                  ; 1.74e-10 s                  ; Yes                        ; Yes                        ; 1.47 V                      ; 0.42 V                      ; 1.47 V             ; 0.42 V             ; 0 V                                 ; 0 V                                 ; 1.74e-10 s                 ; 1.74e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_addr[6]  ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.74 V                       ; 0.157 V                      ; 1.74 V              ; 0.157 V             ; 0 V                                  ; 0 V                                  ; 1.74e-10 s                  ; 1.74e-10 s                  ; Yes                        ; Yes                        ; 1.47 V                      ; 0.42 V                      ; 1.47 V             ; 0.42 V             ; 0 V                                 ; 0 V                                 ; 1.74e-10 s                 ; 1.74e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_addr[7]  ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.74 V                       ; 0.157 V                      ; 1.74 V              ; 0.157 V             ; 0 V                                  ; 0 V                                  ; 1.74e-10 s                  ; 1.74e-10 s                  ; Yes                        ; Yes                        ; 1.47 V                      ; 0.42 V                      ; 1.47 V             ; 0.42 V             ; 0 V                                 ; 0 V                                 ; 1.74e-10 s                 ; 1.74e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_addr[8]  ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.74 V                       ; 0.157 V                      ; 1.74 V              ; 0.157 V             ; 0 V                                  ; 0 V                                  ; 1.74e-10 s                  ; 1.74e-10 s                  ; Yes                        ; Yes                        ; 1.47 V                      ; 0.42 V                      ; 1.47 V             ; 0.42 V             ; 0 V                                 ; 0 V                                 ; 1.74e-10 s                 ; 1.74e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_addr[9]  ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.74 V                       ; 0.157 V                      ; 1.74 V              ; 0.157 V             ; 0 V                                  ; 0 V                                  ; 1.74e-10 s                  ; 1.74e-10 s                  ; Yes                        ; Yes                        ; 1.47 V                      ; 0.42 V                      ; 1.47 V             ; 0.42 V             ; 0 V                                 ; 0 V                                 ; 1.74e-10 s                 ; 1.74e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_addr[10] ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.74 V                       ; 0.157 V                      ; 1.74 V              ; 0.157 V             ; 0 V                                  ; 0 V                                  ; 1.74e-10 s                  ; 1.74e-10 s                  ; Yes                        ; Yes                        ; 1.47 V                      ; 0.42 V                      ; 1.47 V             ; 0.42 V             ; 0 V                                 ; 0 V                                 ; 1.74e-10 s                 ; 1.74e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_addr[11] ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.74 V                       ; 0.157 V                      ; 1.74 V              ; 0.157 V             ; 0 V                                  ; 0 V                                  ; 1.74e-10 s                  ; 1.74e-10 s                  ; Yes                        ; Yes                        ; 1.47 V                      ; 0.42 V                      ; 1.47 V             ; 0.42 V             ; 0 V                                 ; 0 V                                 ; 1.74e-10 s                 ; 1.74e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_addr[12] ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.74 V                       ; 0.157 V                      ; 1.74 V              ; 0.157 V             ; 0 V                                  ; 0 V                                  ; 1.74e-10 s                  ; 1.74e-10 s                  ; Yes                        ; Yes                        ; 1.47 V                      ; 0.42 V                      ; 1.47 V             ; 0.42 V             ; 0 V                                 ; 0 V                                 ; 1.74e-10 s                 ; 1.74e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_addr[13] ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.74 V                       ; 0.157 V                      ; 1.74 V              ; 0.157 V             ; 0 V                                  ; 0 V                                  ; 1.74e-10 s                  ; 1.74e-10 s                  ; Yes                        ; Yes                        ; 1.47 V                      ; 0.42 V                      ; 1.47 V             ; 0.42 V             ; 0 V                                 ; 0 V                                 ; 1.74e-10 s                 ; 1.74e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_addr[14] ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.74 V                       ; 0.157 V                      ; 1.74 V              ; 0.157 V             ; 0 V                                  ; 0 V                                  ; 1.74e-10 s                  ; 1.74e-10 s                  ; Yes                        ; Yes                        ; 1.47 V                      ; 0.42 V                      ; 1.47 V             ; 0.42 V             ; 0 V                                 ; 0 V                                 ; 1.74e-10 s                 ; 1.74e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_addr[15] ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_ba[0]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.74 V                       ; 0.157 V                      ; 1.74 V              ; 0.157 V             ; 0 V                                  ; 0 V                                  ; 1.74e-10 s                  ; 1.74e-10 s                  ; Yes                        ; Yes                        ; 1.47 V                      ; 0.42 V                      ; 1.47 V             ; 0.42 V             ; 0 V                                 ; 0 V                                 ; 1.74e-10 s                 ; 1.74e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_ba[1]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.74 V                       ; 0.157 V                      ; 1.74 V              ; 0.157 V             ; 0 V                                  ; 0 V                                  ; 1.74e-10 s                  ; 1.74e-10 s                  ; Yes                        ; Yes                        ; 1.47 V                      ; 0.42 V                      ; 1.47 V             ; 0.42 V             ; 0 V                                 ; 0 V                                 ; 1.74e-10 s                 ; 1.74e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_ba[2]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.74 V                       ; 0.157 V                      ; 1.74 V              ; 0.157 V             ; 0 V                                  ; 0 V                                  ; 1.74e-10 s                  ; 1.74e-10 s                  ; Yes                        ; Yes                        ; 1.47 V                      ; 0.42 V                      ; 1.47 V             ; 0.42 V             ; 0 V                                 ; 0 V                                 ; 1.74e-10 s                 ; 1.74e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_cas_n    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.74 V                       ; 0.157 V                      ; 1.74 V              ; 0.157 V             ; 0 V                                  ; 0 V                                  ; 1.74e-10 s                  ; 1.74e-10 s                  ; Yes                        ; Yes                        ; 1.47 V                      ; 0.42 V                      ; 1.47 V             ; 0.42 V             ; 0 V                                 ; 0 V                                 ; 1.74e-10 s                 ; 1.74e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_cke[0]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.74 V                       ; 0.157 V                      ; 1.74 V              ; 0.157 V             ; 0 V                                  ; 0 V                                  ; 1.74e-10 s                  ; 1.74e-10 s                  ; Yes                        ; Yes                        ; 1.47 V                      ; 0.42 V                      ; 1.47 V             ; 0.42 V             ; 0 V                                 ; 0 V                                 ; 1.74e-10 s                 ; 1.74e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_cke[1]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.74 V                       ; 0.157 V                      ; 1.74 V              ; 0.157 V             ; 0 V                                  ; 0 V                                  ; 1.74e-10 s                  ; 1.74e-10 s                  ; Yes                        ; Yes                        ; 1.47 V                      ; 0.42 V                      ; 1.47 V             ; 0.42 V             ; 0 V                                 ; 0 V                                 ; 1.74e-10 s                 ; 1.74e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_cs_n[0]  ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.74 V                       ; 0.157 V                      ; 1.74 V              ; 0.157 V             ; 0 V                                  ; 0 V                                  ; 1.74e-10 s                  ; 1.74e-10 s                  ; Yes                        ; Yes                        ; 1.47 V                      ; 0.42 V                      ; 1.47 V             ; 0.42 V             ; 0 V                                 ; 0 V                                 ; 1.74e-10 s                 ; 1.74e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_cs_n[1]  ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.74 V                       ; 0.157 V                      ; 1.74 V              ; 0.157 V             ; 0 V                                  ; 0 V                                  ; 1.74e-10 s                  ; 1.74e-10 s                  ; Yes                        ; Yes                        ; 1.47 V                      ; 0.42 V                      ; 1.47 V             ; 0.42 V             ; 0 V                                 ; 0 V                                 ; 1.74e-10 s                 ; 1.74e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dm[0]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dm[1]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dm[2]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dm[3]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dm[4]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dm[5]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dm[6]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dm[7]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_odt[0]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.74 V                       ; 0.157 V                      ; 1.74 V              ; 0.157 V             ; 0 V                                  ; 0 V                                  ; 1.74e-10 s                  ; 1.74e-10 s                  ; Yes                        ; Yes                        ; 1.47 V                      ; 0.42 V                      ; 1.47 V             ; 0.42 V             ; 0 V                                 ; 0 V                                 ; 1.74e-10 s                 ; 1.74e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_odt[1]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.74 V                       ; 0.157 V                      ; 1.74 V              ; 0.157 V             ; 0 V                                  ; 0 V                                  ; 1.74e-10 s                  ; 1.74e-10 s                  ; Yes                        ; Yes                        ; 1.47 V                      ; 0.42 V                      ; 1.47 V             ; 0.42 V             ; 0 V                                 ; 0 V                                 ; 1.74e-10 s                 ; 1.74e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_ras_n    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.74 V                       ; 0.157 V                      ; 1.74 V              ; 0.157 V             ; 0 V                                  ; 0 V                                  ; 1.74e-10 s                  ; 1.74e-10 s                  ; Yes                        ; Yes                        ; 1.47 V                      ; 0.42 V                      ; 1.47 V             ; 0.42 V             ; 0 V                                 ; 0 V                                 ; 1.74e-10 s                 ; 1.74e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_SA[0]    ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; M1_DDR2_SA[1]    ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; M1_DDR2_SCL      ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; M1_DDR2_we_n     ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.74 V                       ; 0.157 V                      ; 1.74 V              ; 0.157 V             ; 0 V                                  ; 0 V                                  ; 1.74e-10 s                  ; 1.74e-10 s                  ; Yes                        ; Yes                        ; 1.47 V                      ; 0.42 V                      ; 1.47 V             ; 0.42 V             ; 0 V                                 ; 0 V                                 ; 1.74e-10 s                 ; 1.74e-10 s                 ; Yes                       ; Yes                       ;
; D5M_ESETn        ; 3.0-V PCI-X                     ; 0 s                 ; 0 s                 ; 3.15 V                       ; 4.03e-07 V                   ; 3.16 V              ; -0.193 V            ; 0.002 V                              ; 0.075 V                              ; 2.63e-10 s                  ; 2.21e-10 s                  ; Yes                        ; Yes                        ; 3.15 V                      ; 4.03e-07 V                  ; 3.16 V             ; -0.193 V           ; 0.002 V                             ; 0.075 V                             ; 2.63e-10 s                 ; 2.21e-10 s                 ; Yes                       ; Yes                       ;
; D5M_SCLK         ; 3.0-V PCI-X                     ; 0 s                 ; 0 s                 ; 3.15 V                       ; 4.02e-07 V                   ; 3.17 V              ; -0.151 V            ; 0.191 V                              ; 0.067 V                              ; 2.68e-10 s                  ; 2.28e-10 s                  ; Yes                        ; Yes                        ; 3.15 V                      ; 4.02e-07 V                  ; 3.17 V             ; -0.151 V           ; 0.191 V                             ; 0.067 V                             ; 2.68e-10 s                 ; 2.28e-10 s                 ; Yes                       ; Yes                       ;
; D5M_TRIGGER      ; 3.0-V PCI-X                     ; 0 s                 ; 0 s                 ; 3.15 V                       ; 4.03e-07 V                   ; 3.16 V              ; -0.193 V            ; 0.002 V                              ; 0.075 V                              ; 2.63e-10 s                  ; 2.21e-10 s                  ; Yes                        ; Yes                        ; 3.15 V                      ; 4.03e-07 V                  ; 3.16 V             ; -0.193 V           ; 0.002 V                             ; 0.075 V                             ; 2.63e-10 s                 ; 2.21e-10 s                 ; Yes                       ; Yes                       ;
; D5M_XCLKIN       ; 3.0-V PCI-X                     ; 0 s                 ; 0 s                 ; 3.15 V                       ; 4.02e-07 V                   ; 3.17 V              ; -0.151 V            ; 0.191 V                              ; 0.067 V                              ; 2.68e-10 s                  ; 2.28e-10 s                  ; Yes                        ; Yes                        ; 3.15 V                      ; 4.02e-07 V                  ; 3.17 V             ; -0.151 V           ; 0.191 V                             ; 0.067 V                             ; 2.68e-10 s                 ; 2.28e-10 s                 ; Yes                       ; Yes                       ;
; DVI_EDID_WP      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; DVI_TX_CLK       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; DVI_TX_CTL[1]    ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_CTL[2]    ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_CTL[3]    ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_D[0]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; DVI_TX_D[1]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; DVI_TX_D[2]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; DVI_TX_D[3]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; DVI_TX_D[4]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; DVI_TX_D[5]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; DVI_TX_D[6]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; DVI_TX_D[7]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; DVI_TX_D[8]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; DVI_TX_D[9]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; DVI_TX_D[10]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; DVI_TX_D[11]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; DVI_TX_D[12]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; DVI_TX_D[13]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; DVI_TX_D[14]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; DVI_TX_D[15]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; DVI_TX_D[16]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; DVI_TX_D[17]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_D[18]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_D[19]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_D[20]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_D[21]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_D[22]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_D[23]     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_DE        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; DVI_TX_DKEN      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_HS        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_HTPLG     ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_ISEL      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_MSEN      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_PD_N      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_SCL       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DVI_TX_VS        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HSMC_SCL         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; EXT_IO           ; 3.0-V PCI-X                     ; 0 s                 ; 0 s                 ; 3.15 V                       ; 4.02e-07 V                   ; 3.17 V              ; -0.151 V            ; 0.191 V                              ; 0.067 V                              ; 2.68e-10 s                  ; 2.28e-10 s                  ; Yes                        ; Yes                        ; 3.15 V                      ; 4.02e-07 V                  ; 3.17 V             ; -0.151 V           ; 0.191 V                             ; 0.067 V                             ; 2.68e-10 s                 ; 2.28e-10 s                 ; Yes                       ; Yes                       ;
; TEMP_SMDAT       ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; EEP_SDA          ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SD_CMD           ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[0]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[1]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[2]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[3]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; ETH_MDIO[0]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; ETH_MDIO[1]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ETH_MDIO[2]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ETH_MDIO[3]      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ETH_PSE_SDA      ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FSM_D[0]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; FSM_D[1]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; FSM_D[2]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; FSM_D[3]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; FSM_D[4]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; FSM_D[5]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FSM_D[6]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FSM_D[7]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; FSM_D[8]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FSM_D[9]         ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FSM_D[10]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FSM_D[11]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FSM_D[12]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.79e-06 V                   ; 2.66 V              ; -0.0167 V           ; 0.165 V                              ; 0.104 V                              ; 3.61e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.79e-06 V                  ; 2.66 V             ; -0.0167 V          ; 0.165 V                             ; 0.104 V                             ; 3.61e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; FSM_D[13]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; FSM_D[14]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FSM_D[15]        ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_D[0]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_D[1]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_D[2]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_D[3]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_D[4]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_D[5]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_D[6]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_D[7]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_D[8]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_D[9]         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_D[10]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_D[11]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_D[12]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_D[13]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_D[14]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_D[15]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_D[16]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_D[17]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_D[18]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_D[19]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_D[20]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_D[21]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_D[22]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_D[23]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_D[24]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_D[25]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_D[26]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_D[27]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_D[28]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_D[29]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_D[30]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; OTG_D[31]        ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; M1_DDR2_SDA      ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; DVI_RX_DDCSCL    ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; DVI_RX_DDCSDA    ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; DVI_TX_DDCSCL    ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; DVI_TX_DDCSDA    ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; HSMC_SDA         ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; MAX_I2C_SDAT     ; 1.8 V                           ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.38e-06 V                   ; 1.92 V              ; -0.0136 V           ; 0.123 V                              ; 0.114 V                              ; 3.62e-10 s                  ; 3.58e-10 s                  ; No                         ; Yes                        ; 1.89 V                      ; 1.38e-06 V                  ; 1.92 V             ; -0.0136 V          ; 0.123 V                             ; 0.114 V                             ; 3.62e-10 s                 ; 3.58e-10 s                 ; No                        ; Yes                       ;
; M1_DDR2_clk[0]   ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.37 V                       ; -1.37 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.71e-10 s                  ; 2.71e-10 s                  ; Yes                        ; Yes                        ; 0.911 V                     ; -0.911 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.71e-10 s                 ; 2.71e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_clk[1]   ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.37 V                       ; -1.37 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.71e-10 s                  ; 2.71e-10 s                  ; Yes                        ; Yes                        ; 0.911 V                     ; -0.911 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.71e-10 s                 ; 2.71e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_clk_n[0] ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.37 V                       ; -1.37 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.71e-10 s                  ; 2.71e-10 s                  ; Yes                        ; Yes                        ; 0.911 V                     ; -0.911 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.71e-10 s                 ; 2.71e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_clk_n[1] ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.37 V                       ; -1.37 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.71e-10 s                  ; 2.71e-10 s                  ; Yes                        ; Yes                        ; 0.911 V                     ; -0.911 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.71e-10 s                 ; 2.71e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[0]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[1]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[2]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[3]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[4]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[5]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[6]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[7]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[8]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[9]    ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[10]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[11]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[12]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[13]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[14]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[15]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[16]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[17]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[18]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[19]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[20]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[21]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[22]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[23]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[24]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[25]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[26]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[27]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[28]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[29]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[30]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[31]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[32]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[33]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[34]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[35]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[36]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[37]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[38]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[39]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[40]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[41]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[42]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[43]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[44]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[45]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[46]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[47]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[48]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[49]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[50]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[51]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[52]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[53]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[54]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[55]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[56]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[57]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[58]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[59]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[60]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[61]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[62]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dq[63]   ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.263 V                      ; 1.63 V              ; 0.263 V             ; 0 V                                  ; 0 V                                  ; 2.67e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 1.4 V                       ; 0.491 V                     ; 1.4 V              ; 0.491 V            ; 0 V                                 ; 0 V                                 ; 2.67e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dqs[0]   ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.37 V                       ; -1.37 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.71e-10 s                  ; 2.71e-10 s                  ; Yes                        ; Yes                        ; 0.911 V                     ; -0.911 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.71e-10 s                 ; 2.71e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dqs[1]   ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.37 V                       ; -1.37 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.71e-10 s                  ; 2.71e-10 s                  ; Yes                        ; Yes                        ; 0.911 V                     ; -0.911 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.71e-10 s                 ; 2.71e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dqs[2]   ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.37 V                       ; -1.37 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.71e-10 s                  ; 2.71e-10 s                  ; Yes                        ; Yes                        ; 0.911 V                     ; -0.911 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.71e-10 s                 ; 2.71e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dqs[3]   ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.37 V                       ; -1.37 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.71e-10 s                  ; 2.71e-10 s                  ; Yes                        ; Yes                        ; 0.911 V                     ; -0.911 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.71e-10 s                 ; 2.71e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dqs[4]   ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.37 V                       ; -1.37 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.71e-10 s                  ; 2.71e-10 s                  ; Yes                        ; Yes                        ; 0.911 V                     ; -0.911 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.71e-10 s                 ; 2.71e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dqs[5]   ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.37 V                       ; -1.37 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.71e-10 s                  ; 2.71e-10 s                  ; Yes                        ; Yes                        ; 0.911 V                     ; -0.911 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.71e-10 s                 ; 2.71e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dqs[6]   ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.37 V                       ; -1.37 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.71e-10 s                  ; 2.71e-10 s                  ; Yes                        ; Yes                        ; 0.911 V                     ; -0.911 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.71e-10 s                 ; 2.71e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dqs[7]   ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.37 V                       ; -1.37 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.71e-10 s                  ; 2.71e-10 s                  ; Yes                        ; Yes                        ; 0.911 V                     ; -0.911 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.71e-10 s                 ; 2.71e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dqsn[0]  ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.37 V                       ; -1.37 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.71e-10 s                  ; 2.71e-10 s                  ; Yes                        ; Yes                        ; 0.911 V                     ; -0.911 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.71e-10 s                 ; 2.71e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dqsn[1]  ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.37 V                       ; -1.37 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.71e-10 s                  ; 2.71e-10 s                  ; Yes                        ; Yes                        ; 0.911 V                     ; -0.911 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.71e-10 s                 ; 2.71e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dqsn[2]  ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.37 V                       ; -1.37 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.71e-10 s                  ; 2.71e-10 s                  ; Yes                        ; Yes                        ; 0.911 V                     ; -0.911 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.71e-10 s                 ; 2.71e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dqsn[3]  ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.37 V                       ; -1.37 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.71e-10 s                  ; 2.71e-10 s                  ; Yes                        ; Yes                        ; 0.911 V                     ; -0.911 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.71e-10 s                 ; 2.71e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dqsn[4]  ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.37 V                       ; -1.37 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.71e-10 s                  ; 2.71e-10 s                  ; Yes                        ; Yes                        ; 0.911 V                     ; -0.911 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.71e-10 s                 ; 2.71e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dqsn[5]  ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.37 V                       ; -1.37 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.71e-10 s                  ; 2.71e-10 s                  ; Yes                        ; Yes                        ; 0.911 V                     ; -0.911 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.71e-10 s                 ; 2.71e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dqsn[6]  ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.37 V                       ; -1.37 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.71e-10 s                  ; 2.71e-10 s                  ; Yes                        ; Yes                        ; 0.911 V                     ; -0.911 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.71e-10 s                 ; 2.71e-10 s                 ; Yes                       ; Yes                       ;
; M1_DDR2_dqsn[7]  ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.37 V                       ; -1.37 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.71e-10 s                  ; 2.71e-10 s                  ; Yes                        ; Yes                        ; 0.911 V                     ; -0.911 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.71e-10 s                 ; 2.71e-10 s                 ; Yes                       ; Yes                       ;
; D5M_SDATA        ; 3.0-V PCI-X                     ; 0 s                 ; 0 s                 ; 3.15 V                       ; 4.03e-07 V                   ; 3.16 V              ; -0.193 V            ; 0.002 V                              ; 0.075 V                              ; 2.63e-10 s                  ; 2.21e-10 s                  ; Yes                        ; Yes                        ; 3.15 V                      ; 4.03e-07 V                  ; 3.16 V             ; -0.193 V           ; 0.002 V                             ; 0.075 V                             ; 2.63e-10 s                 ; 2.21e-10 s                 ; Yes                       ; Yes                       ;
; DVI_TX_SDA       ; 2.5 V                           ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SMA_CLKOUT_p(n)  ; LVDS                            ; 0 s                 ; 0 s                 ; 0.387 V                      ; -0.387 V                     ; -                   ; -                   ; -                                    ; -                                    ; 6.86e-11 s                  ; 6.81e-11 s                  ; Yes                        ; Yes                        ; 0.387 V                     ; -0.387 V                    ; -                  ; -                  ; -                                   ; -                                   ; 6.86e-11 s                 ; 6.81e-11 s                 ; Yes                       ; Yes                       ;
; ETH_TX_p[0](n)   ; LVDS                            ; 0 s                 ; 0 s                 ; 0.387 V                      ; -0.387 V                     ; -                   ; -                   ; -                                    ; -                                    ; 6.33e-11 s                  ; 6.21e-11 s                  ; Yes                        ; Yes                        ; 0.387 V                     ; -0.387 V                    ; -                  ; -                  ; -                                   ; -                                   ; 6.33e-11 s                 ; 6.21e-11 s                 ; Yes                       ; Yes                       ;
; ETH_TX_p[1](n)   ; LVDS                            ; 0 s                 ; 0 s                 ; 0.387 V                      ; -0.387 V                     ; -                   ; -                   ; -                                    ; -                                    ; 6.33e-11 s                  ; 6.21e-11 s                  ; Yes                        ; Yes                        ; 0.387 V                     ; -0.387 V                    ; -                  ; -                  ; -                                   ; -                                   ; 6.33e-11 s                 ; 6.21e-11 s                 ; Yes                       ; Yes                       ;
; ETH_TX_p[2](n)   ; LVDS                            ; 0 s                 ; 0 s                 ; 0.387 V                      ; -0.387 V                     ; -                   ; -                   ; -                                    ; -                                    ; 6.33e-11 s                  ; 6.21e-11 s                  ; Yes                        ; Yes                        ; 0.387 V                     ; -0.387 V                    ; -                  ; -                  ; -                                   ; -                                   ; 6.33e-11 s                 ; 6.21e-11 s                 ; Yes                       ; Yes                       ;
; ETH_TX_p[3](n)   ; LVDS                            ; 0 s                 ; 0 s                 ; 0.387 V                      ; -0.387 V                     ; -                   ; -                   ; -                                    ; -                                    ; 6.33e-11 s                  ; 6.21e-11 s                  ; Yes                        ; Yes                        ; 0.387 V                     ; -0.387 V                    ; -                  ; -                  ; -                                   ; -                                   ; 6.33e-11 s                 ; 6.21e-11 s                 ; Yes                       ; Yes                       ;
+------------------+---------------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                                 ; To Clock                                                                                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; D5M_PIXLCLK                                                                                                                                ; D5M_PIXLCLK                                                                                                                                ; 1537     ; 2999     ; 222      ; 1505     ;
; OSC_50_BANK2                                                                                                                               ; D5M_PIXLCLK                                                                                                                                ; 0        ; 0        ; 2        ; 0        ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; D5M_PIXLCLK                                                                                                                                ; 0        ; 0        ; 8        ; 0        ;
; OSC_50_BANK2                                                                                                                               ; OSC_50_BANK2                                                                                                                               ; 3586     ; 0        ; 0        ; 0        ;
; D5M_PIXLCLK                                                                                                                                ; sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                   ; 0        ; 7        ; 0        ; 0        ;
; sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                   ; sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                   ; 1814     ; 4        ; 31       ; 1        ;
; D5M_PIXLCLK                                                                                                                                ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 8006     ; 0        ; 0        ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; 2207199  ; 0        ; 3192     ; 0        ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; 8        ; 0        ; 0        ; 0        ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ; 114      ; 112      ; 0        ; 0        ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ; 208      ; 208      ; 0        ; 0        ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ; 264      ; 1288     ; 384      ; 713      ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ; 1        ; 0        ; 0        ; 0        ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ; 124      ; 0        ; 0        ; 0        ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ; 128      ; 0        ; 0        ; 0        ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ; 3        ; 0        ; 0        ; 0        ;
; sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                   ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ; 78       ; 0        ; 0        ; 0        ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ; 8        ; 0        ; 0        ; 0        ;
; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ; 13365    ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                                 ; To Clock                                                                                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; D5M_PIXLCLK                                                                                                                                ; D5M_PIXLCLK                                                                                                                                ; 1537     ; 2999     ; 222      ; 1505     ;
; OSC_50_BANK2                                                                                                                               ; D5M_PIXLCLK                                                                                                                                ; 0        ; 0        ; 2        ; 0        ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; D5M_PIXLCLK                                                                                                                                ; 0        ; 0        ; 8        ; 0        ;
; OSC_50_BANK2                                                                                                                               ; OSC_50_BANK2                                                                                                                               ; 3586     ; 0        ; 0        ; 0        ;
; D5M_PIXLCLK                                                                                                                                ; sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                   ; 0        ; 7        ; 0        ; 0        ;
; sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                   ; sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                   ; 1814     ; 4        ; 31       ; 1        ;
; D5M_PIXLCLK                                                                                                                                ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 8006     ; 0        ; 0        ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; 2207199  ; 0        ; 3192     ; 0        ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; 8        ; 0        ; 0        ; 0        ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ; 114      ; 112      ; 0        ; 0        ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ; 208      ; 208      ; 0        ; 0        ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ; 264      ; 1288     ; 384      ; 713      ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ; 1        ; 0        ; 0        ; 0        ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ; 124      ; 0        ; 0        ; 0        ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ; 128      ; 0        ; 0        ; 0        ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ; 3        ; 0        ; 0        ; 0        ;
; sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                   ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ; 78       ; 0        ; 0        ; 0        ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ; 8        ; 0        ; 0        ; 0        ;
; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ; 13365    ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                                 ; To Clock                                                                                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; OSC_50_BANK2                                                                                                                               ; D5M_PIXLCLK                                                                                                                                ; 99       ; 0        ; 56       ; 0        ;
; OSC_50_BANK2                                                                                                                               ; OSC_50_BANK2                                                                                                                               ; 519      ; 0        ; 0        ; 0        ;
; D5M_PIXLCLK                                                                                                                                ; sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                   ; 0        ; 28       ; 0        ; 0        ;
; D5M_PIXLCLK                                                                                                                                ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 67       ; 0        ; 0        ;
; OSC_50_BANK2                                                                                                                               ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; 2310     ; 0        ; 0        ; 0        ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ; 0        ; 0        ; 4        ; 0        ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ; 0        ; 0        ; 0        ; 95       ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ; 2        ; 0        ; 0        ; 0        ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ; 24       ; 0        ; 0        ; 0        ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ; 4        ; 0        ; 0        ; 0        ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ; 46       ; 0        ; 0        ; 0        ;
; D5M_PIXLCLK                                                                                                                                ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ; 0        ; 46       ; 0        ; 0        ;
; sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                   ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ; 27       ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                                 ; To Clock                                                                                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; OSC_50_BANK2                                                                                                                               ; D5M_PIXLCLK                                                                                                                                ; 99       ; 0        ; 56       ; 0        ;
; OSC_50_BANK2                                                                                                                               ; OSC_50_BANK2                                                                                                                               ; 519      ; 0        ; 0        ; 0        ;
; D5M_PIXLCLK                                                                                                                                ; sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                   ; 0        ; 28       ; 0        ; 0        ;
; D5M_PIXLCLK                                                                                                                                ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 67       ; 0        ; 0        ;
; OSC_50_BANK2                                                                                                                               ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; 2310     ; 0        ; 0        ; 0        ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ; 0        ; 0        ; 4        ; 0        ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ; 0        ; 0        ; 0        ; 95       ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ; 2        ; 0        ; 0        ; 0        ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ; 24       ; 0        ; 0        ; 0        ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ; 4        ; 0        ; 0        ; 0        ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ; 46       ; 0        ; 0        ; 0        ;
; D5M_PIXLCLK                                                                                                                                ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ; 0        ; 46       ; 0        ; 0        ;
; sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                   ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ; 27       ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 11    ; 11   ;
; Unconstrained Input Ports       ; 87    ; 87   ;
; Unconstrained Input Port Paths  ; 476   ; 476  ;
; Unconstrained Output Ports      ; 163   ; 163  ;
; Unconstrained Output Port Paths ; 357   ; 357  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Feb 19 14:25:01 2014
Info: Command: quartus_sta DE4_530_CAMERA -c DE4_530_D5M_DVI
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altpll_r5v3
        Info (332166): set_false_path -from ** -to *phasedone_state* 
        Info (332166): set_false_path -from ** -to *internal_phasestep* 
    Info (332165): Entity dcfifo_1cu1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_id9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_nht1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a* 
Info (332104): Reading SDC File: 'DE4_530_CAMERA.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -phase 28.13 -duty_cycle 50.00 -name {u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]} {u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 8 -duty_cycle 50.00 -name {u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]} {u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 8 -phase -90.00 -duty_cycle 50.00 -name {u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]} {u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 8 -duty_cycle 50.00 -name {u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]} {u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}
    Info (332110): create_generated_clock -source {u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]} {u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}
    Info (332110): create_generated_clock -source {u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -phase 241.88 -duty_cycle 50.00 -name {u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]} {u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}
    Info (332110): create_generated_clock -source {vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 21 -multiply_by 34 -duty_cycle 50.00 -name {vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]} {vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {sys_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]} {sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {sys_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {sys_pll_inst|altpll_component|auto_generated|pll1|clk[2]} {sys_pll_inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332125): Found combinational loop of 15 nodes
    Warning (332126): Node "u8|the_Write_Port0|write_port0|Mux8~6|combout"
    Warning (332126): Node "u8|the_ddr2_multi_port_burst_1_downstream|r_0~2|datad"
    Warning (332126): Node "u8|the_ddr2_multi_port_burst_1_downstream|r_0~2|combout"
    Warning (332126): Node "u8|the_ddr2_multi_port_burst_1_downstream|r_0~1DUPLICATE|datab"
    Warning (332126): Node "u8|the_ddr2_multi_port_burst_1_downstream|r_0~1DUPLICATE|combout"
    Warning (332126): Node "u8|the_Write_Port0_avalon_master|r_0|datad"
    Warning (332126): Node "u8|the_Write_Port0_avalon_master|r_0|combout"
    Warning (332126): Node "u8|the_Write_Port0|write_port0|Mux8~6|datab"
    Warning (332126): Node "u8|the_Write_Port0|write_port0|Mux8~3|datac"
    Warning (332126): Node "u8|the_Write_Port0|write_port0|Mux8~3|combout"
    Warning (332126): Node "u8|the_Write_Port0|write_port0|Mux8~11|datab"
    Warning (332126): Node "u8|the_Write_Port0|write_port0|Mux8~11|combout"
    Warning (332126): Node "u8|the_Write_Port0|write_port0|Mux8~7|dataa"
    Warning (332126): Node "u8|the_Write_Port0|write_port0|Mux8~7|combout"
    Warning (332126): Node "u8|the_Write_Port0_avalon_master|r_0|datac"
Warning (332060): Node: ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|scan_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: M1_DDR2_dqs[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: M1_DDR2_dqs[2] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: M1_DDR2_dqs[5] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: M1_DDR2_dqs[1] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: M1_DDR2_dqs[7] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: M1_DDR2_dqs[3] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: M1_DDR2_dqs[6] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: M1_DDR2_dqs[4] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: I2C_CCD_Config:u10|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: sys_pll_inst|altpll_component|auto_generated|pll1  from: inclk[0]  to: observablevcoout
    Info (332098): Cell: u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1  from: inclk[0]  to: observablevcoout
    Info (332098): Cell: u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info (332098): Cell: u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info (332098): Cell: u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[2].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info (332098): Cell: u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[3].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info (332098): Cell: u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[4].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info (332098): Cell: u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[5].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info (332098): Cell: u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[6].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info (332098): Cell: u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[7].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info (332098): Cell: vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1  from: inclk[0]  to: observablevcoout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 900mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.900
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.900     -2918.942 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.128       -53.263 vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.363         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.450         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.483         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] 
    Info (332119):     0.792         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     1.114         0.000 sys_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.099         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] 
    Info (332119):    15.430         0.000 D5M_PIXLCLK 
    Info (332119):    16.772         0.000 OSC_50_BANK2 
Info (332146): Worst-case hold slack is -0.181
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.181       -22.940 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.206         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.243         0.000 OSC_50_BANK2 
    Info (332119):     0.275         0.000 vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.294         0.000 D5M_PIXLCLK 
    Info (332119):     0.295         0.000 sys_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.298         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] 
    Info (332119):     0.305         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] 
    Info (332119):     0.580         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.232         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case recovery slack is -6.102
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.102      -305.210 vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.888      -188.772 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.688        -3.883 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     1.036         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] 
    Info (332119):     1.375         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] 
    Info (332119):     1.785         0.000 sys_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.718         0.000 OSC_50_BANK2 
    Info (332119):    16.603         0.000 D5M_PIXLCLK 
Info (332146): Worst-case removal slack is 0.352
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.352         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.478         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.492         0.000 vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.560         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] 
    Info (332119):     1.381         0.000 OSC_50_BANK2 
    Info (332119):     1.552         0.000 D5M_PIXLCLK 
    Info (332119):     2.248         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] 
    Info (332119):     5.101         0.000 sys_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.000         0.000 sys_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.466         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.504         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.625         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     1.707         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.880         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] 
    Info (332119):     1.960         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] 
    Info (332119):     2.340         0.000 vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.410         0.000 OSC_50_BANK2 
    Info (332119):    19.012         0.000 D5M_PIXLCLK 
    Info (332119):    19.962         0.000 sys_pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 32 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 32
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 5.634 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 52.0
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9
Info: Analyzing Slow 900mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|scan_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: M1_DDR2_dqs[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: M1_DDR2_dqs[2] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: M1_DDR2_dqs[5] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: M1_DDR2_dqs[1] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: M1_DDR2_dqs[7] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: M1_DDR2_dqs[3] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: M1_DDR2_dqs[6] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: M1_DDR2_dqs[4] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: I2C_CCD_Config:u10|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: sys_pll_inst|altpll_component|auto_generated|pll1  from: inclk[0]  to: observablevcoout
    Info (332098): Cell: u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1  from: inclk[0]  to: observablevcoout
    Info (332098): Cell: u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info (332098): Cell: u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info (332098): Cell: u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[2].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info (332098): Cell: u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[3].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info (332098): Cell: u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[4].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info (332098): Cell: u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[5].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info (332098): Cell: u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[6].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info (332098): Cell: u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[7].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info (332098): Cell: vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1  from: inclk[0]  to: observablevcoout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.548
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.548     -2452.428 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.098       -51.738 vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.455         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.458         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.624         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] 
    Info (332119):     0.835         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     1.418         0.000 sys_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.176         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] 
    Info (332119):    15.621         0.000 D5M_PIXLCLK 
    Info (332119):    16.904         0.000 OSC_50_BANK2 
Info (332146): Worst-case hold slack is -0.166
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.166       -21.024 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.192         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.240         0.000 OSC_50_BANK2 
    Info (332119):     0.276         0.000 vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.283         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] 
    Info (332119):     0.293         0.000 sys_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.298         0.000 D5M_PIXLCLK 
    Info (332119):     0.300         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] 
    Info (332119):     0.566         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.217         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case recovery slack is -5.837
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.837      -292.390 vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.761      -180.448 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.559        -3.002 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     1.135         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] 
    Info (332119):     1.576         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] 
    Info (332119):     2.149         0.000 sys_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.944         0.000 OSC_50_BANK2 
    Info (332119):    16.820         0.000 D5M_PIXLCLK 
Info (332146): Worst-case removal slack is 0.325
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.325         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.463         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.492         0.000 vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.537         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] 
    Info (332119):     1.190         0.000 OSC_50_BANK2 
    Info (332119):     1.408         0.000 D5M_PIXLCLK 
    Info (332119):     2.178         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] 
    Info (332119):     4.847         0.000 sys_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.000         0.000 sys_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.456         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.473         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.644         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     1.702         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.897         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] 
    Info (332119):     1.940         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] 
    Info (332119):     2.362         0.000 vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.408         0.000 OSC_50_BANK2 
    Info (332119):    19.051         0.000 D5M_PIXLCLK 
    Info (332119):    19.984         0.000 sys_pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 32 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 32
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 5.911 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9
Info: Analyzing Fast 900mV 0C Model
Warning (332060): Node: ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|scan_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: M1_DDR2_dqs[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: M1_DDR2_dqs[2] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: M1_DDR2_dqs[5] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: M1_DDR2_dqs[1] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: M1_DDR2_dqs[7] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: M1_DDR2_dqs[3] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: M1_DDR2_dqs[6] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: M1_DDR2_dqs[4] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: I2C_CCD_Config:u10|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: sys_pll_inst|altpll_component|auto_generated|pll1  from: inclk[0]  to: observablevcoout
    Info (332098): Cell: u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1  from: inclk[0]  to: observablevcoout
    Info (332098): Cell: u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info (332098): Cell: u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info (332098): Cell: u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[2].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info (332098): Cell: u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[3].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info (332098): Cell: u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[4].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info (332098): Cell: u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[5].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info (332098): Cell: u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[6].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info (332098): Cell: u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[7].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info (332098): Cell: vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1  from: inclk[0]  to: observablevcoout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.326
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.326       -48.010 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.518       -23.822 vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.778         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     1.048         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.056         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     1.491         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] 
    Info (332119):     2.853         0.000 sys_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.250         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] 
    Info (332119):    17.075         0.000 D5M_PIXLCLK 
    Info (332119):    18.164         0.000 OSC_50_BANK2 
Info (332146): Worst-case hold slack is -0.101
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.101       -12.776 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.106         0.000 vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.127         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.130         0.000 OSC_50_BANK2 
    Info (332119):     0.152         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] 
    Info (332119):     0.153         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] 
    Info (332119):     0.155         0.000 sys_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.178         0.000 D5M_PIXLCLK 
    Info (332119):     0.478         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.132         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case recovery slack is -4.044
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.044      -196.249 vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.904      -125.347 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.557         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     1.877         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] 
    Info (332119):     2.711         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] 
    Info (332119):     4.835         0.000 sys_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.962         0.000 OSC_50_BANK2 
    Info (332119):    17.955         0.000 D5M_PIXLCLK 
Info (332146): Worst-case removal slack is 0.204
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.204         0.000 vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.264         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.294         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] 
    Info (332119):     0.376         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.810         0.000 D5M_PIXLCLK 
    Info (332119):     0.834         0.000 OSC_50_BANK2 
    Info (332119):     1.306         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] 
    Info (332119):     3.330         0.000 sys_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.000         0.000 sys_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.484         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.505         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.833         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     1.716         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.085         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] 
    Info (332119):     2.155         0.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] 
    Info (332119):     2.331         0.000 vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.334         0.000 OSC_50_BANK2 
    Info (332119):    18.735         0.000 D5M_PIXLCLK 
    Info (332119):    19.974         0.000 sys_pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 32 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 32
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 7.370 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 999 megabytes
    Info: Processing ended: Wed Feb 19 14:25:27 2014
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:27


