{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\n",
    "# Lab: D Flip-Flop Frequency Divider\n",
    "\n",
    "*Build edge-triggered D flip-flops from fundamental logic gates*\n",
    "\n",
    "---\n",
    "\n",
    "## Project Goal\n",
    "\n",
    "Build a 4-stage binary frequency divider that takes a 555 timer clock input and creates four different frequencies: f/2, f/4, f/8, and f/16, where f is the input frequency.\n",
    "\n",
    "## Why This Project Matters\n",
    "\n",
    "**Demonstrates key concepts:**\n",
    "- Edge-triggered vs level-triggered behavior\n",
    "- Binary counting principles\n",
    "- Clock domain relationships\n",
    "- Foundation of computer timing systems\n",
    "\n",
    "**Real-world applications:**\n",
    "- CPU clock generation (base clock \u2192 CPU, bus, peripheral clocks)\n",
    "- Digital watch circuits (32.768kHz crystal \u2192 1 Hz seconds)\n",
    "- PWM generation for motor control\n",
    "- Baud rate generation for serial communication"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## D Flip-Flop Implementation\n",
    "\n",
    "### Master-Slave Configuration\n",
    "\n",
    "The master-slave D flip-flop consists of two D latches in series with inverted clock signals:\n",
    "\n",
    "```\n",
    "                    MASTER D LATCH              SLAVE D LATCH\n",
    "                  \u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510        \u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510\n",
    "                  \u2502                  \u2502        \u2502                  \u2502\n",
    "    D Input \u2500\u2500\u2500\u2500\u2500\u2500\u2524 D          Q_m  \u251c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2524 D          Q \u2500\u2500\u2500\u2500\u253c\u2500\u2500\u2500\u2500 Q Output\n",
    "                  \u2502                  \u2502        \u2502                  \u2502\n",
    "    Clock \u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2524 EN              \u2502   \u250c\u2500\u2500\u2500\u2500\u2524 EN              \u2502\n",
    "         \u2502        \u2502                  \u2502   \u2502    \u2502                  \u2502\n",
    "         \u2502        \u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518   \u2502    \u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518\n",
    "         \u2502                               \u2502\n",
    "         \u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500[NOT]\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518\n",
    "                   Clock Inverter\n",
    "```\n",
    "\n",
    "### Operation Principle\n",
    "\n",
    "**Clock HIGH Phase:**\n",
    "- Master latch transparent (follows D input)\n",
    "- Slave latch holds previous value\n",
    "- Data propagates to Q_master but not to output\n",
    "\n",
    "**Clock LOW Phase:**\n",
    "- Master latch holds (freezes current D value)\n",
    "- Slave latch transparent (Q_master \u2192 Q output)\n",
    "- Output changes during LOW phase\n",
    "\n",
    "**Result:** Output changes only on falling edge of clock"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## Complete Frequency Divider Circuit\n",
    "\n",
    "### System Overview\n",
    "\n",
    "```\n",
    "   555 Timer                    Frequency Divider Chain\n",
    "  \u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510     \u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2510     \u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2510     \u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2510     \u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2510\n",
    "  \u2502  4 Hz   \u251c\u2500\u2500\u2500\u2500\u25ba\u2502 FF1  \u251c\u2500\u2500\u2500\u2500\u25ba\u2502 FF2  \u251c\u2500\u2500\u2500\u2500\u25ba\u2502 FF3  \u251c\u2500\u2500\u2500\u2500\u25ba\u2502 FF4  \u2502\n",
    "  \u2502  Clock  \u2502     \u2502 \u00f72   \u2502     \u2502 \u00f72   \u2502     \u2502 \u00f72   \u2502     \u2502 \u00f72   \u2502\n",
    "  \u2514\u2500\u2500\u2500\u2500\u252c\u2500\u2500\u2500\u2500\u2518     \u2514\u2500\u2500\u252c\u2500\u2500\u2500\u2518     \u2514\u2500\u2500\u252c\u2500\u2500\u2500\u2518     \u2514\u2500\u2500\u252c\u2500\u2500\u2500\u2518     \u2514\u2500\u2500\u252c\u2500\u2500\u2500\u2518\n",
    "       \u2502             \u2502            \u2502            \u2502            \u2502\n",
    "       \u25bc             \u25bc            \u25bc            \u25bc            \u25bc\n",
    "     LED0          LED1         LED2         LED3         LED4\n",
    "     4 Hz          2 Hz         1 Hz        0.5 Hz       0.25 Hz\n",
    "```\n",
    "\n",
    "### Key Connection: Q\u0304 \u2192 D Feedback\n",
    "\n",
    "Each flip-flop has its **inverted output (Q\u0304) connected to its data input (D)**:\n",
    "- When Q=0, D=1 \u2192 next clock edge sets Q=1\n",
    "- When Q=1, D=0 \u2192 next clock edge sets Q=0\n",
    "- **Result:** Output toggles on every clock edge = frequency division by 2"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## Components Required\n",
    "\n",
    "| Component | Quantity | Usage | Source |\n",
    "|-----------|----------|-------|--------|\n",
    "| 74HC00 (NAND) | 4 | D flip-flop logic | Rapid Electronics |\n",
    "| 74HC04 (NOT) | 2 | Clock inversion, Q\u0304 generation | Rapid Electronics |\n",
    "| NE555 Timer | 1 | Clock source | ELEGOO kit |\n",
    "| LEDs | 5 | Frequency visualization | ELEGOO kit |\n",
    "| 220\u03a9 Resistors | 5 | LED current limiting | ELEGOO kit |\n",
    "| 10k\u03a9, 47k\u03a9, 10\u00b5F | 1 each | 555 timing | ELEGOO kit |"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## Build Instructions\n",
    "\n",
    "### Step 1: Build One D Flip-Flop\n",
    "\n",
    "**Master D Latch:**\n",
    "1. Use 2 NAND gates from 74HC00 for SR latch core\n",
    "2. Use 2 NAND gates for input AND logic\n",
    "3. Use 1 NOT gate from 74HC04 for data inversion\n",
    "\n",
    "**Slave D Latch:**\n",
    "1. Use 2 NAND gates from second 74HC00 for SR latch core  \n",
    "2. Use 2 NAND gates for input AND logic\n",
    "3. Use 1 NOT gate for data inversion\n",
    "\n",
    "**Clock Distribution:**\n",
    "1. Master gets direct clock signal\n",
    "2. Slave gets inverted clock signal (from 74HC04)\n",
    "\n",
    "### Step 2: Test Single Flip-Flop\n",
    "\n",
    "**Verify edge-triggered behavior:**\n",
    "1. Connect D input to toggle switch\n",
    "2. Connect clock to manual button\n",
    "3. Observe output changes only on button release (falling edge)\n",
    "\n",
    "### Step 3: Build Frequency Divider\n",
    "\n",
    "**Connect Q\u0304 to D for each flip-flop:**\n",
    "1. Use spare NOT gate to generate Q\u0304 from Q\n",
    "2. Connect Q\u0304 output to D input of same flip-flop\n",
    "3. Connect Q output to input clock of next flip-flop\n",
    "\n",
    "### Step 4: Add Visual Indicators\n",
    "\n",
    "**LED connections:**\n",
    "1. Connect each frequency output to LED via 220\u03a9 resistor\n",
    "2. Include original clock signal LED for reference\n",
    "3. Arrange LEDs in sequence for visual pattern"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## Expected Behavior\n",
    "\n",
    "### Timing Relationships\n",
    "\n",
    "**555 Timer at 4 Hz:**\n",
    "- LED0 (original): Blinks 4 times per second\n",
    "- LED1 (\u00f72): Blinks 2 times per second  \n",
    "- LED2 (\u00f74): Blinks 1 time per second\n",
    "- LED3 (\u00f78): Blinks every 2 seconds\n",
    "- LED4 (\u00f716): Blinks every 4 seconds\n",
    "\n",
    "### Visual Pattern\n",
    "\n",
    "**Binary counting sequence:** Each LED represents a bit position\n",
    "- LED1 = LSB (changes most frequently)\n",
    "- LED4 = MSB (changes least frequently)\n",
    "- **Pattern creates binary counter display**\n",
    "\n",
    "**Example sequence over 16 clock cycles:**\n",
    "```\n",
    "Clock | LED4 | LED3 | LED2 | LED1 | Binary\n",
    "------|------|------|------|------|-------\n",
    "  0   |  0   |  0   |  0   |  0   | 0000\n",
    "  1   |  0   |  0   |  0   |  1   | 0001\n",
    "  2   |  0   |  0   |  1   |  0   | 0010\n",
    "  3   |  0   |  0   |  1   |  1   | 0011\n",
    "  4   |  0   |  1   |  0   |  0   | 0100\n",
    "...   | ...  | ...  | ...  | ...  | ...\n",
    " 15   |  1   |  1   |  1   |  1   | 1111\n",
    " 16   |  0   |  0   |  0   |  0   | 0000 (repeats)\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## Measurements and Analysis\n",
    "\n",
    "### Timing Verification\n",
    "\n",
    "**With oscilloscope or logic analyzer:**\n",
    "1. Measure input clock frequency\n",
    "2. Verify each output is exactly half the previous frequency\n",
    "3. Check phase relationships between stages\n",
    "4. Confirm edge-triggered behavior (changes on falling edge)\n",
    "\n",
    "**Manual timing check:**\n",
    "1. Count LED blinks over 60 seconds\n",
    "2. Verify mathematical relationships\n",
    "3. Document any timing drift\n",
    "\n",
    "### Troubleshooting\n",
    "\n",
    "| Problem | Possible Cause | Solution |\n",
    "|---------|----------------|----------|\n",
    "| No division | Q\u0304 to D feedback missing | Check feedback connections |\n",
    "| Wrong frequency | Clock signal problems | Verify clock signal integrity |\n",
    "| Multiple transitions | Switch bounce | Add debounce on manual clock |\n",
    "| Missing stages | Individual FF failure | Test each flip-flop independently |"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## Extensions and Improvements\n",
    "\n",
    "### Advanced Features\n",
    "\n",
    "**Reset functionality:**\n",
    "- Add master reset to all flip-flops\n",
    "- Allows synchronous restart of counting sequence\n",
    "\n",
    "**Enable control:**\n",
    "- Add enable inputs to gate clock signals\n",
    "- Allows stopping/starting frequency division\n",
    "\n",
    "**Different division ratios:**\n",
    "- Modify feedback connections for \u00f73, \u00f75, \u00f710 dividers\n",
    "- Requires additional logic gates and state control\n",
    "\n",
    "### Real-World Applications\n",
    "\n",
    "**Clock tree generation:**\n",
    "- CPU systems use similar circuits for multiple clock domains\n",
    "- Different peripherals need different clock speeds\n",
    "\n",
    "**Timing reference:**\n",
    "- Digital watches divide 32.768 kHz crystal to 1 Hz\n",
    "- Same principle as your circuit but different frequencies\n",
    "\n",
    "**PWM generation:**\n",
    "- Variable frequency outputs for motor speed control\n",
    "- Audio frequency synthesis"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## Learning Outcomes\n",
    "\n",
    "After completing this project, you understand:\n",
    "\n",
    "1. **Edge-triggered vs level-triggered memory** - Why master-slave configuration prevents race conditions\n",
    "2. **Binary counting and frequency relationships** - Each stage divides by 2\n",
    "3. **Clock domain concepts** - How multiple frequencies derive from one source\n",
    "4. **Foundation knowledge** - Basis for understanding CPU timing and microarchitecture\n",
    "\n",
    "---\n",
    "\n",
    "## Next Steps\n",
    "\n",
    "After mastering frequency dividers:\n",
    "- **Counters with Reset**: Add synchronous/asynchronous reset\n",
    "- **Programmable Dividers**: Select division ratio with switches\n",
    "- **State Machines**: Use flip-flops for sequential control (see Moore FSM lab)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "name": "python",
   "version": "3.8.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}