
---------- Begin Simulation Statistics ----------
final_tick                                 1122050400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 190538                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402744                       # Number of bytes of host memory used
host_op_rate                                   330405                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.48                       # Real time elapsed on the host
host_tick_rate                               97777914                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2186499                       # Number of instructions simulated
sim_ops                                       3791554                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001122                       # Number of seconds simulated
sim_ticks                                  1122050400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               444353                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23492                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            466722                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             249162                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          444353                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           195191                       # Number of indirect misses.
system.cpu.branchPred.lookups                  498101                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13919                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11393                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2437986                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2051826                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             23549                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     359706                       # Number of branches committed
system.cpu.commit.bw_lim_events                630519                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          856815                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2186499                       # Number of instructions committed
system.cpu.commit.committedOps                3791554                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2421263                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.565941                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.722625                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1170376     48.34%     48.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       204402      8.44%     56.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       182822      7.55%     64.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       233144      9.63%     73.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       630519     26.04%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2421263                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      73106                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                12148                       # Number of function calls committed.
system.cpu.commit.int_insts                   3737087                       # Number of committed integer instructions.
system.cpu.commit.loads                        508602                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20279      0.53%      0.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2994713     78.98%     79.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5371      0.14%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37861      1.00%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2852      0.08%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6206      0.16%     80.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11160      0.29%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12094      0.32%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6501      0.17%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1091      0.03%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          489504     12.91%     94.65% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         171555      4.52%     99.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19098      0.50%     99.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.32%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3791554                       # Class of committed instruction
system.cpu.commit.refs                         692226                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2186499                       # Number of Instructions Simulated
system.cpu.committedOps                       3791554                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.282931                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.282931                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8677                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34098                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        50364                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4856                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1050902                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4857499                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   306003                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1180384                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  23619                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 93788                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      589310                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1894                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      202555                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           177                       # TLB misses on write requests
system.cpu.fetch.Branches                      498101                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    259303                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2285335                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4448                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2931843                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   80                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           431                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   47238                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.177568                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             345225                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             263081                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.045173                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2654696                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.929832                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.927301                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1262199     47.55%     47.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    77841      2.93%     50.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    64348      2.42%     52.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    84653      3.19%     56.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1165655     43.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2654696                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    118131                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    64800                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    227283200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    227282800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    227282800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    227282800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    227282800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    227282800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      9444000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      9443600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       554400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       554400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       554000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       553600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4349200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4295200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4476800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4531600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     80644800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     80683600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     80630000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     80634800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1725047200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          150431                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                27736                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   388819                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.534714                       # Inst execution rate
system.cpu.iew.exec_refs                       793721                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     202544                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  683635                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                620596                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                924                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               519                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               212818                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4648305                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                591177                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             33592                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4305068                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3260                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8051                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  23619                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14192                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           622                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            44638                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          226                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           84                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       111992                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29193                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             84                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        19338                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8398                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6069530                       # num instructions consuming a value
system.cpu.iew.wb_count                       4283606                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.564936                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3428899                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.527063                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4290232                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6694321                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3708240                       # number of integer regfile writes
system.cpu.ipc                               0.779465                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.779465                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26042      0.60%      0.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3409244     78.58%     79.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5413      0.12%     79.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41806      0.96%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4299      0.10%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1242      0.03%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6796      0.16%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14514      0.33%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13727      0.32%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7041      0.16%     81.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2054      0.05%     81.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               576683     13.29%     94.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              191786      4.42%     99.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           24622      0.57%     99.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13394      0.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4338663                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   88673                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              178573                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        85463                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             126602                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4223948                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11171085                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4198143                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5378524                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4647207                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4338663                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1098                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          856740                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17639                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            366                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1277025                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2654696                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.634335                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.663023                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1177002     44.34%     44.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              194592      7.33%     51.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              313457     11.81%     63.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              361423     13.61%     77.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              608222     22.91%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2654696                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.546690                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      259375                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           310                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             15510                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             6688                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               620596                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              212818                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1610826                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2805127                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  837987                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5220442                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               30                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  53307                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   358871                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  14869                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4619                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12442328                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4784961                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6571607                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1212351                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  94082                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  23619                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                201480                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1351142                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            149699                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7613542                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20388                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                869                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    225194                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            920                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6439113                       # The number of ROB reads
system.cpu.rob.rob_writes                     9531049                       # The number of ROB writes
system.cpu.timesIdled                            1480                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18674                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          444                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38628                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              444                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          819                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            819                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               81                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9657                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23434                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1122050400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12256                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1349                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8308                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1521                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1521                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12256                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        37211                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        37211                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  37211                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       968064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       968064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  968064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13777                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13777    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13777                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11569413                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29918987                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1122050400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17666                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4328                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24096                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1175                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2288                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2288                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17666                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7533                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        51047                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58580                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       166080                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1301504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1467584                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10927                       # Total snoops (count)
system.l2bus.snoopTraffic                       86464                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30879                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014703                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120361                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30425     98.53%     98.53% # Request fanout histogram
system.l2bus.snoop_fanout::1                      454      1.47%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30879                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20829597                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19390682                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3116799                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1122050400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1122050400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       256041                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           256041                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       256041                       # number of overall hits
system.cpu.icache.overall_hits::total          256041                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3261                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3261                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3261                       # number of overall misses
system.cpu.icache.overall_misses::total          3261                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    166103600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    166103600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    166103600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    166103600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       259302                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       259302                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       259302                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       259302                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012576                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012576                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012576                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012576                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50936.399877                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50936.399877                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50936.399877                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50936.399877                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           52                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          664                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          664                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          664                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          664                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2597                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2597                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2597                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2597                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    133068800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    133068800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    133068800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    133068800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010015                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010015                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 51239.430112                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51239.430112                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 51239.430112                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51239.430112                       # average overall mshr miss latency
system.cpu.icache.replacements                   2341                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       256041                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          256041                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3261                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3261                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    166103600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    166103600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       259302                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       259302                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012576                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012576                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50936.399877                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50936.399877                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          664                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          664                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2597                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2597                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    133068800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    133068800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 51239.430112                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51239.430112                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1122050400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1122050400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.530710                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              200630                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2341                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             85.702691                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.530710                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990354                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990354                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            521201                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           521201                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1122050400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1122050400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1122050400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       692578                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           692578                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       692578                       # number of overall hits
system.cpu.dcache.overall_hits::total          692578                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34732                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34732                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34732                       # number of overall misses
system.cpu.dcache.overall_misses::total         34732                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1699398400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1699398400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1699398400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1699398400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       727310                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       727310                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       727310                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       727310                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.047754                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047754                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.047754                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.047754                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48928.895543                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48928.895543                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48928.895543                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48928.895543                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        30319                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          175                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               767                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.529335                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    87.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1917                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2979                       # number of writebacks
system.cpu.dcache.writebacks::total              2979                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22129                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22129                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22129                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22129                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12603                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12603                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12603                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4754                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17357                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    587174000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    587174000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    587174000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    259933722                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    847107722                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017328                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017328                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017328                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023865                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46590.018250                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46590.018250                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46590.018250                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 54676.845183                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48804.961802                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16333                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       511270                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          511270                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32410                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32410                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1580667600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1580667600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       543680                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       543680                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059612                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059612                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48770.984264                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48770.984264                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22095                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22095                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10315                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10315                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    471637200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    471637200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018973                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018973                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45723.431895                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45723.431895                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       181308                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         181308                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2322                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2322                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    118730800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    118730800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       183630                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       183630                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012645                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012645                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51132.988803                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51132.988803                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           34                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           34                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2288                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2288                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    115536800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    115536800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012460                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012460                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 50496.853147                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50496.853147                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4754                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4754                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    259933722                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    259933722                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 54676.845183                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 54676.845183                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1122050400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1122050400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           979.268384                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              654940                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16333                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.099186                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   734.789680                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   244.478704                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.717568                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.238749                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.956317                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          321                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          703                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          199                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          333                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          255                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.313477                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.686523                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1471977                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1471977                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1122050400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             790                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4837                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher         1189                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6816                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            790                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4837                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher         1189                       # number of overall hits
system.l2cache.overall_hits::total               6816                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1805                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7766                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3565                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13136                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1805                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7766                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3565                       # number of overall misses
system.l2cache.overall_misses::total            13136                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    123286400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    531098000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    247158726                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    901543126                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    123286400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    531098000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    247158726                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    901543126                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2595                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12603                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4754                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19952                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2595                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12603                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4754                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19952                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.695568                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.616202                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.749895                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.658380                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.695568                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.616202                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.749895                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.658380                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68302.714681                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68387.586917                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69329.235905                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68631.480359                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68302.714681                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68387.586917                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69329.235905                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68631.480359                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    3                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1349                       # number of writebacks
system.l2cache.writebacks::total                 1349                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           41                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             49                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           41                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            49                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1805                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7758                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3524                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13087                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1805                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7758                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3524                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          690                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13777                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    108846400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    468716400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    217396368                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    794959168                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    108846400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    468716400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    217396368                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     40893721                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    835852889                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.695568                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.615568                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.741271                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.655924                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.695568                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.615568                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.741271                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.690507                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60302.714681                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60417.169374                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61690.229285                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60744.186445                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60302.714681                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60417.169374                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61690.229285                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59266.262319                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60670.166872                       # average overall mshr miss latency
system.l2cache.replacements                      9750                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2979                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2979                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2979                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2979                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          351                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          351                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          690                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          690                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     40893721                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     40893721                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59266.262319                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59266.262319                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          766                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              766                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1522                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1522                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    106247600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    106247600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2288                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2288                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.665210                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.665210                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69807.884363                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69807.884363                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1521                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1521                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     94061600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     94061600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.664773                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.664773                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61841.946088                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61841.946088                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          790                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4071                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         1189                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6050                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1805                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6244                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3565                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11614                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    123286400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    424850400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    247158726                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    795295526                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2595                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10315                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4754                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17664                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.695568                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.605332                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.749895                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.657495                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68302.714681                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68041.383728                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69329.235905                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68477.314104                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           41                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           48                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1805                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6237                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3524                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11566                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    108846400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    374654800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    217396368                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    700897568                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.695568                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.604653                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.741271                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.654778                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60302.714681                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60069.713003                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61690.229285                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60599.824313                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1122050400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1122050400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3728.612349                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26768                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9750                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.745436                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.527621                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   301.027089                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2366.739364                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   909.767916                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   137.550358                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003303                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.073493                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.577817                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.222111                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033582                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.910306                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1249                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2847                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           36                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          257                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          956                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          651                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2042                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.304932                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.695068                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               322782                       # Number of tag accesses
system.l2cache.tags.data_accesses              322782                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1122050400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          115520                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          496512                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       225536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        44160                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              881728                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       115520                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         115520                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86336                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86336                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1805                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7758                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3524                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          690                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13777                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1349                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1349                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          102954377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          442504187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    201003449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     39356521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              785818534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     102954377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         102954377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        76944850                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              76944850                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        76944850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         102954377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         442504187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    201003449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     39356521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             862763384                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3015312800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 412993                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403768                       # Number of bytes of host memory used
host_op_rate                                   615837                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.92                       # Real time elapsed on the host
host_tick_rate                              100064051                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7814013                       # Number of instructions simulated
sim_ops                                      11651932                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001893                       # Number of seconds simulated
sim_ticks                                  1893262400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               173157                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               320                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            173110                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             172564                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          173157                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              593                       # Number of indirect misses.
system.cpu.branchPred.lookups                  173243                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      53                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           98                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  17785188                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4770629                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               320                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     172586                       # Number of branches committed
system.cpu.commit.bw_lim_events                711041                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            4948                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              5627514                       # Number of instructions committed
system.cpu.commit.committedOps                7860378                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      4730200                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.661743                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.267091                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       477437     10.09%     10.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2724481     57.60%     67.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       159990      3.38%     71.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       657251     13.89%     84.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       711041     15.03%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4730200                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        390                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   27                       # Number of function calls committed.
system.cpu.commit.int_insts                   7859983                       # Number of committed integer instructions.
system.cpu.commit.loads                        513671                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          258      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7004880     89.12%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              35      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            21      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     89.12% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          513555      6.53%     95.66% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         341246      4.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           7860378                       # Class of committed instruction
system.cpu.commit.refs                         854989                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     5627514                       # Number of Instructions Simulated
system.cpu.committedOps                       7860378                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.841074                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.841074                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           28                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           14                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           48                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            12                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               2370951                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                7868630                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   388845                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1044765                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    332                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                926698                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      513936                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            12                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      341409                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                      173243                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    514500                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4216202                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    86                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        5636602                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     664                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.036602                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             515057                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             172617                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.190876                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            4731591                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.664268                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.839155                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2420844     51.16%     51.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   172458      3.64%     54.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   340915      7.21%     62.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   169150      3.57%     65.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1628224     34.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4731591                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       667                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      406                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    467114400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    467114800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    467114800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    467114800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    467114800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    467114800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        11600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        11600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         6800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         6800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         6800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        24000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        24400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        24000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        24400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     85746800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     85330800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     85745600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     85334000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     3144992400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1565                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  347                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   172698                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.661187                       # Inst execution rate
system.cpu.iew.exec_refs                       855341                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     341409                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    3155                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                514329                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               100                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               341469                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             7865327                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                513932                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               167                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               7862659                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     29                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    332                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    35                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            15406                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          658                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          152                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             12                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          133                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            214                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  20874585                       # num instructions consuming a value
system.cpu.iew.wb_count                       7862590                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.338002                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7055661                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.661173                       # insts written-back per cycle
system.cpu.iew.wb_sent                        7862613                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 17091142                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7347884                       # number of integer regfile writes
system.cpu.ipc                               1.188956                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.188956                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               345      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7006723     89.11%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    58      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  35      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   32      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   74      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   74      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  30      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 32      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               513788      6.53%     95.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              341340      4.34%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             185      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             78      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7862826                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     578                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1158                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          536                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1036                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                7861903                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           20456186                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      7862054                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           7869251                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    7865306                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   7862826                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            4948                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               101                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        10360                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4731591                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.661772                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.992008                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              608233     12.85%     12.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1385638     29.28%     42.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1924588     40.68%     82.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              624516     13.20%     96.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              188616      3.99%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4731591                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.661223                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      514500                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads            331930                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           331702                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               514329                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              341469                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1200802                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                          4733156                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                  560295                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              12116069                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                1663593                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   864596                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     39                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    10                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              36095758                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                7867387                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12125836                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1475728                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    603                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    332                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1830295                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     9765                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1072                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         17100801                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            345                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   2971319                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     11884485                       # The number of ROB reads
system.cpu.rob.rob_writes                    15732047                       # The number of ROB writes
system.cpu.timesIdled                              15                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          117                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            234                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                2                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           41                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            81                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1893262400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 40                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict               38                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            40                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                40                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      40    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  40                       # Request fanout histogram
system.membus.reqLayer2.occupancy               37204                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              85196                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1893262400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 117                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            66                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                94                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            117                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           72                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          279                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     351                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1536                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         9984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    11520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                43                       # Total snoops (count)
system.l2bus.snoopTraffic                         192                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                160                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.012500                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.111451                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      158     98.75%     98.75% # Request fanout histogram
system.l2bus.snoop_fanout::1                        2      1.25%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  160                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              111600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               149184                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               28800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1893262400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1893262400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       514473                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           514473                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       514473                       # number of overall hits
system.cpu.icache.overall_hits::total          514473                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           27                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             27                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           27                       # number of overall misses
system.cpu.icache.overall_misses::total            27                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1467200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1467200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1467200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1467200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       514500                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       514500                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       514500                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       514500                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000052                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000052                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 54340.740741                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54340.740741                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 54340.740741                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54340.740741                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           25                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           25                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1358400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1358400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1358400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1358400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000049                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000049                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000049                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000049                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        54336                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        54336                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        54336                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        54336                       # average overall mshr miss latency
system.cpu.icache.replacements                     24                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       514473                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          514473                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           27                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            27                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1467200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1467200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       514500                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       514500                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 54340.740741                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54340.740741                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           25                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1358400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1358400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        54336                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        54336                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1893262400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1893262400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1061                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                24                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             44.208333                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1029024                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1029024                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1893262400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1893262400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1893262400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       839702                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           839702                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       839702                       # number of overall hits
system.cpu.dcache.overall_hits::total          839702                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          143                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            143                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          143                       # number of overall misses
system.cpu.dcache.overall_misses::total           143                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      4160800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      4160800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      4160800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      4160800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       839845                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       839845                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       839845                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       839845                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000170                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000170                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000170                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000170                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 29096.503497                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29096.503497                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 29096.503497                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29096.503497                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            8                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 9                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           63                       # number of writebacks
system.cpu.dcache.writebacks::total                63                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           71                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           71                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           71                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           71                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           72                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           72                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           72                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           21                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           93                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1740000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1740000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1740000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       473581                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2213581                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000086                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000086                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000086                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000111                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24166.666667                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24166.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24166.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 22551.476190                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23801.946237                       # average overall mshr miss latency
system.cpu.dcache.replacements                     93                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       498384                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          498384                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          143                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           143                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      4160800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      4160800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       498527                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       498527                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000287                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000287                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29096.503497                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29096.503497                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           71                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           71                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           72                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           72                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1740000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1740000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000144                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000144                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24166.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24166.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       341318                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         341318                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data       341318                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       341318                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           21                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           21                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       473581                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       473581                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 22551.476190                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 22551.476190                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1893262400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1893262400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               10545                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                93                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            113.387097                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   711.940408                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   312.059592                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.695254                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.304746                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          309                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          715                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          309                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          703                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.301758                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.698242                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1679783                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1679783                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1893262400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               4                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              57                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           16                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  77                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              4                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             57                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           16                       # number of overall hits
system.l2cache.overall_hits::total                 77                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            20                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            15                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            5                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                40                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           20                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           15                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            5                       # number of overall misses
system.l2cache.overall_misses::total               40                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1296000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1171600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       321196                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2788796                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1296000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1171600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       321196                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2788796                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           24                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           72                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           21                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             117                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           24                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           72                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           21                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            117                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.833333                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.208333                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.238095                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.341880                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.833333                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.208333                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.238095                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.341880                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        64800                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 78106.666667                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 64239.200000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 69719.900000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        64800                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 78106.666667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 64239.200000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 69719.900000                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              3                       # number of writebacks
system.l2cache.writebacks::total                    3                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           20                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           15                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            5                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           20                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           15                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            5                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1136000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1051600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       281196                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2468796                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1136000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1051600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       281196                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2468796                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.833333                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.208333                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.238095                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.341880                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.833333                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.208333                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.238095                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.341880                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        56800                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 70106.666667                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56239.200000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 61719.900000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        56800                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 70106.666667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56239.200000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 61719.900000                       # average overall mshr miss latency
system.l2cache.replacements                        43                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           63                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           63                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           63                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           63                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst            4                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           57                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           16                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           77                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           20                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           15                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            5                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           40                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1296000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1171600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       321196                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2788796                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           24                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           72                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           21                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          117                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.833333                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.208333                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.238095                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.341880                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        64800                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 78106.666667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 64239.200000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 69719.900000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           20                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           15                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            5                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           40                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1136000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1051600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       281196                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2468796                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.833333                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.208333                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.238095                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.341880                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        56800                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70106.666667                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56239.200000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61719.900000                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1893262400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1893262400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    140                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   43                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.255814                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    47.317659                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   877.981894                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1931.018314                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   969.682133                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          270                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.011552                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.214351                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.471440                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.236739                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.065918                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1243                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2853                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1243                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2853                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.303467                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.696533                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1915                       # Number of tag accesses
system.l2cache.tags.data_accesses                1915                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1893262400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          320                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2560                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              192                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               20                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               15                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            5                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   40                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             3                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   3                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             676082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data             507061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher       169020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                1352163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        676082                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            676082                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          101412                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                101412                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          101412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            676082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data            507061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher       169020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               1453576                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3726788000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 973566                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412984                       # Number of bytes of host memory used
host_op_rate                                  1550141                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    10.09                       # Real time elapsed on the host
host_tick_rate                               70499587                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9825068                       # Number of instructions simulated
sim_ops                                      15643855                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000711                       # Number of seconds simulated
sim_ticks                                   711475200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               420630                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             14615                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            414036                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             196332                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          420630                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           224298                       # Number of indirect misses.
system.cpu.branchPred.lookups                  479293                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   32726                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        10853                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2305053                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1240490                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             14672                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     414757                       # Number of branches committed
system.cpu.commit.bw_lim_events                632413                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             195                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          291454                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2011055                       # Number of instructions committed
system.cpu.commit.committedOps                3991923                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1658507                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.406938                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.526140                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       265897     16.03%     16.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       301181     18.16%     34.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       215958     13.02%     47.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       243058     14.66%     61.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       632413     38.13%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1658507                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     157434                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                31071                       # Number of function calls committed.
system.cpu.commit.int_insts                   3864416                       # Number of committed integer instructions.
system.cpu.commit.loads                        518363                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        15788      0.40%      0.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2986739     74.82%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           15132      0.38%     75.59% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              342      0.01%     75.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           6350      0.16%     75.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            336      0.01%     75.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             168      0.00%     75.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           24848      0.62%     76.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           24956      0.63%     77.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          55571      1.39%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           134      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          498737     12.49%     90.91% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         336230      8.42%     99.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19626      0.49%     99.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         6966      0.17%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3991923                       # Class of committed instruction
system.cpu.commit.refs                         861559                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2011055                       # Number of Instructions Simulated
system.cpu.committedOps                       3991923                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.884455                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.884455                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          188                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          228                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          502                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            38                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 97609                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4391732                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   397431                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1213300                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  14705                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 17163                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      543850                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           133                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      353829                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             6                       # TLB misses on write requests
system.cpu.fetch.Branches                      479293                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    360616                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1337526                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1239                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2232612                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   60                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           353                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   29410                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.269464                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             387558                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             229058                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.255202                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1740208                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.552799                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.788176                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   484934     27.87%     27.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   123814      7.11%     34.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    64295      3.69%     38.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    78663      4.52%     43.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   988502     56.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1740208                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    263199                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   138258                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    208838400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    208838400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    208838400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    208838400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    208838400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    208838000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      3112000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      3112000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       683200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       682800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       683600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       683600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     10813200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     10812400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     10812000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      9993600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     91054000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     90973200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     91013200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     90996000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1668454800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           38480                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                18548                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   430282                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.340412                       # Inst execution rate
system.cpu.iew.exec_refs                       897250                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     353416                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   74994                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                563080                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                299                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                60                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               368768                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4283366                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                543834                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             27284                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4162862                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     68                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  14705                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   109                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            40010                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          716                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          160                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        44719                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        25572                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             37                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        16640                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1908                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   4662401                       # num instructions consuming a value
system.cpu.iew.wb_count                       4153288                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.623523                       # average fanout of values written-back
system.cpu.iew.wb_producers                   2907116                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.335029                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4157013                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6196014                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3238156                       # number of integer regfile writes
system.cpu.ipc                               1.130640                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.130640                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             19009      0.45%      0.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3132572     74.76%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                15135      0.36%     75.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   425      0.01%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                6447      0.15%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 386      0.01%     75.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  209      0.00%     75.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                24990      0.60%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                25056      0.60%     76.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55604      1.33%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                219      0.01%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               532516     12.71%     90.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              350291      8.36%     99.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           20130      0.48%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           7154      0.17%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4190143                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  158684                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              317414                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       158267                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             160702                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4012450                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            9815380                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3995021                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           4414155                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4282920                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4190143                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 446                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          291454                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             12297                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            251                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       386024                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1740208                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.407840                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.435012                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              279895     16.08%     16.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              199758     11.48%     27.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              333471     19.16%     46.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              384893     22.12%     68.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              542191     31.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1740208                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.355749                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      360676                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           108                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             20230                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            11524                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               563080                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              368768                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1792364                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    189                       # number of misc regfile writes
system.cpu.numCycles                          1778688                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      6                       # Number of system calls
system.cpu.rename.BlockCycles                   78933                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4456570                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   3574                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   408473                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    800                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   449                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11121233                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4360957                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             4823503                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1218112                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   6944                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  14705                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 15105                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   366958                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            264718                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          6514052                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           4880                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                223                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     16858                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            244                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      5309471                       # The number of ROB reads
system.cpu.rob.rob_writes                     8649465                       # The number of ROB writes
system.cpu.timesIdled                             489                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1683                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           45                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           3362                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               45                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued           37                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified             37                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                3                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          780                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1577                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    711475200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                686                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           61                       # Transaction distribution
system.membus.trans_dist::CleanEvict              719                       # Transaction distribution
system.membus.trans_dist::ReadExReq               111                       # Transaction distribution
system.membus.trans_dist::ReadExResp              111                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           686                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         2374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         2374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        54912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        54912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   54912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               797                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     797    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 797                       # Request fanout histogram
system.membus.reqLayer2.occupancy              732031                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1715269                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    711475200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1531                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           546                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1939                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                 43                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 2                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                149                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               149                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1532                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2710                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2332                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    5042                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        57728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        80704                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   138432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               851                       # Total snoops (count)
system.l2bus.snoopTraffic                        4032                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2532                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.022512                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.148370                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2475     97.75%     97.75% # Request fanout histogram
system.l2bus.snoop_fanout::1                       57      2.25%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2532                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              932399                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1774684                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1084800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       711475200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    711475200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       359541                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           359541                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       359541                       # number of overall hits
system.cpu.icache.overall_hits::total          359541                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1075                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1075                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1075                       # number of overall misses
system.cpu.icache.overall_misses::total          1075                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     41539600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41539600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     41539600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41539600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       360616                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       360616                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       360616                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       360616                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002981                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002981                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002981                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002981                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38641.488372                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38641.488372                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38641.488372                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38641.488372                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            5                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          171                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          171                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          171                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          171                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          904                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          904                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          904                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          904                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33281200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33281200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33281200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33281200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002507                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002507                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002507                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002507                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 36815.486726                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 36815.486726                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 36815.486726                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 36815.486726                       # average overall mshr miss latency
system.cpu.icache.replacements                    903                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       359541                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          359541                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1075                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1075                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     41539600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41539600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       360616                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       360616                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002981                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002981                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38641.488372                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38641.488372                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          171                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          171                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          904                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          904                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33281200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33281200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002507                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002507                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 36815.486726                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36815.486726                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    711475200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    711475200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.991354                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              931889                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1160                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            803.352586                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.991354                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999966                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999966                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            722136                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           722136                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    711475200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    711475200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    711475200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       846267                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           846267                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       846267                       # number of overall hits
system.cpu.dcache.overall_hits::total          846267                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          978                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            978                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          978                       # number of overall misses
system.cpu.dcache.overall_misses::total           978                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     41385600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     41385600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     41385600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     41385600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       847245                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       847245                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       847245                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       847245                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001154                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001154                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001154                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001154                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42316.564417                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42316.564417                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42316.564417                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42316.564417                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          261                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    52.200000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                59                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          485                       # number of writebacks
system.cpu.dcache.writebacks::total               485                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          358                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          358                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          358                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          358                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          620                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          620                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          620                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher          158                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          778                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     24167600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     24167600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     24167600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      4757870                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     28925470                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000732                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000732                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000732                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000918                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        38980                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        38980                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        38980                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 30113.101266                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37179.267352                       # average overall mshr miss latency
system.cpu.dcache.replacements                    776                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       502809                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          502809                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          827                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           827                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     32934000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     32934000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       503636                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       503636                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001642                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001642                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39823.458283                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39823.458283                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          358                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          358                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          469                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          469                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     15836800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     15836800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000931                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000931                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33767.164179                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33767.164179                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       343458                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         343458                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          151                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          151                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      8451600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8451600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       343609                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       343609                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000439                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000439                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55970.860927                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55970.860927                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          151                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          151                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8330800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8330800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000439                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000439                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55170.860927                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55170.860927                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher          158                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          158                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      4757870                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      4757870                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 30113.101266                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 30113.101266                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    711475200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    711475200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1731290                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1800                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            961.827778                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   776.498008                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   247.501992                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.758299                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.241701                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          200                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          824                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          267                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          395                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.195312                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1695266                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1695266                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    711475200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             486                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             317                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          102                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 905                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            486                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            317                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          102                       # number of overall hits
system.l2cache.overall_hits::total                905                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           417                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           301                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           56                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               774                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          417                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          301                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           56                       # number of overall misses
system.l2cache.overall_misses::total              774                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     28100000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     20707600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3770757                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     52578357                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     28100000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     20707600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3770757                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     52578357                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          903                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          618                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher          158                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1679                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          903                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          618                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher          158                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1679                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.461794                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.487055                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.354430                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.460989                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.461794                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.487055                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.354430                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.460989                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67386.091127                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68796.013289                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67334.946429                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67930.693798                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67386.091127                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68796.013289                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67334.946429                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67930.693798                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             61                       # number of writebacks
system.l2cache.writebacks::total                   61                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              2                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             2                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          417                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          300                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           55                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          772                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          417                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          300                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           55                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher           26                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          798                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     24772000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     18251200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      3306758                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     46329958                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     24772000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     18251200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3306758                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher      1558765                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     47888723                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.461794                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.485437                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.348101                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.459797                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.461794                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.485437                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.348101                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.475283                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59405.275779                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60837.333333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60122.872727                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60012.898964                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59405.275779                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60837.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60122.872727                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59952.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60010.931078                       # average overall mshr miss latency
system.l2cache.replacements                       806                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          485                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          485                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          485                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          485                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           19                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           19                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher           26                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total           26                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher      1558765                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total      1558765                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59952.500000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59952.500000                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            2                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               2                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data           38                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               38                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data          111                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            111                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      7805600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      7805600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          149                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          149                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.744966                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.744966                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 70320.720721                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 70320.720721                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data          111                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          111                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      6917600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      6917600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.744966                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.744966                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 62320.720721                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 62320.720721                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          486                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          279                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          102                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          867                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          417                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          190                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           56                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          663                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     28100000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     12902000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3770757                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     44772757                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          903                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          469                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher          158                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1530                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.461794                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.405117                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.354430                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.433333                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67386.091127                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67905.263158                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67334.946429                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67530.553544                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          417                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          189                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           55                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          661                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     24772000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     11333600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      3306758                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     39412358                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.461794                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.402985                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.348101                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.432026                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59405.275779                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59966.137566                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60122.872727                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59625.352496                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    711475200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    711475200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  15589                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4902                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.180131                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    49.379223                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1040.494391                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1858.884213                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   879.144968                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   268.097205                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.012055                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.254027                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.453829                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.214635                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.065453                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1066                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3030                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2           69                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          984                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          175                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          508                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2306                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.260254                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.739746                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                27622                       # Number of tag accesses
system.l2cache.tags.data_accesses               27622                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    711475200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           26624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           19200                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3520                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher         1664                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               51008                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        26624                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          26624                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         3904                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             3904                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              416                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              300                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           55                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher           26                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  797                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            61                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  61                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           37420841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           26986183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      4947467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      2338803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               71693293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      37420841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          37420841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         5487191                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               5487191                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         5487191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          37420841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          26986183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      4947467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      2338803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              77180484                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
