Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Nov 28 16:50:07 2024
| Host         : Eleclab61 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file calculator_top_timing_summary_routed.rpt -rpx calculator_top_timing_summary_routed.rpx
| Design       : calculator_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    188.294        0.000                      0                  402        0.199        0.000                      0                  402        3.000        0.000                       0                   162  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  clk5_0     {0.000 100.000}      200.000         5.000           
  clkfbout   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clk5_0          188.294        0.000                      0                  260        0.199        0.000                      0                  260       13.360        0.000                       0                   159  
  clkfbout                                                                                                                                                     48.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk5_0             clk5_0                 193.777        0.000                      0                  142        0.756        0.000                      0                  142  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkGen/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkGen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkGen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkGen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkGen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkGen/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk5_0
  To Clock:  clk5_0

Setup :            0  Failing Endpoints,  Worst Slack      188.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             188.294ns  (required time - arrival time)
  Source:                 y_up/Y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            mem/M_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_0 rise@200.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        11.408ns  (logic 6.963ns (61.035%)  route 4.445ns (38.965%))
  Logic Levels:           6  (DSP48E1=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.752ns = ( 205.752 - 200.000 ) 
    Source Clock Delay      (SCD):    6.095ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.233     2.715    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.475     4.278    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.374 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.720     6.095    y_up/clk5
    SLICE_X80Y62         FDCE                                         r  y_up/Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y62         FDCE (Prop_fdce_C_Q)         0.478     6.573 r  y_up/Y_reg[3]/Q
                         net (fo=4, routed)           1.377     7.950    arithm/MULT/Y_reg[24][3]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.208    12.158 r  arithm/MULT/R0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.160    arithm/MULT/R0_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    13.678 r  arithm/MULT/R0__0/P[3]
                         net (fo=1, routed)           1.168    14.846    arithm/MULT/data6[20]
    SLICE_X74Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.970 r  arithm/MULT/M[20]_i_5/O
                         net (fo=1, routed)           0.000    14.970    arithm/MEM_ADD/R0__0_3
    SLICE_X74Y68         MUXF7 (Prop_muxf7_I1_O)      0.214    15.184 r  arithm/MEM_ADD/M_reg[20]_i_3/O
                         net (fo=1, routed)           0.659    15.843    opUpdate/OP_reg[2]_4
    SLICE_X75Y68         LUT6 (Prop_lut6_I5_O)        0.297    16.140 r  opUpdate/M[20]_i_2/O
                         net (fo=2, routed)           1.239    17.379    opUpdate/M[20]_i_2_n_0
    SLICE_X82Y67         LUT6 (Prop_lut6_I5_O)        0.124    17.503 r  opUpdate/M[20]_i_1/O
                         net (fo=1, routed)           0.000    17.503    mem/D[20]
    SLICE_X82Y67         FDCE                                         r  mem/M_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)   200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100 (IN)
                         net (fo=0)                   0.000   200.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.162   202.573    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.402   204.058    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.149 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.602   205.752    mem/clk5
    SLICE_X82Y67         FDCE                                         r  mem/M_reg[20]/C
                         clock pessimism              0.304   206.056    
                         clock uncertainty           -0.289   205.766    
    SLICE_X82Y67         FDCE (Setup_fdce_C_D)        0.031   205.797    mem/M_reg[20]
  -------------------------------------------------------------------
                         required time                        205.797    
                         arrival time                         -17.503    
  -------------------------------------------------------------------
                         slack                                188.294    

Slack (MET) :             188.522ns  (required time - arrival time)
  Source:                 y_up/Y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dispUp/X_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_0 rise@200.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        11.181ns  (logic 6.963ns (62.278%)  route 4.218ns (37.722%))
  Logic Levels:           6  (DSP48E1=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.752ns = ( 205.752 - 200.000 ) 
    Source Clock Delay      (SCD):    6.095ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.233     2.715    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.475     4.278    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.374 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.720     6.095    y_up/clk5
    SLICE_X80Y62         FDCE                                         r  y_up/Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y62         FDCE (Prop_fdce_C_Q)         0.478     6.573 r  y_up/Y_reg[3]/Q
                         net (fo=4, routed)           1.377     7.950    arithm/MULT/Y_reg[24][3]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.208    12.158 r  arithm/MULT/R0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.160    arithm/MULT/R0_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    13.678 r  arithm/MULT/R0__0/P[3]
                         net (fo=1, routed)           1.168    14.846    arithm/MULT/data6[20]
    SLICE_X74Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.970 r  arithm/MULT/M[20]_i_5/O
                         net (fo=1, routed)           0.000    14.970    arithm/MEM_ADD/R0__0_3
    SLICE_X74Y68         MUXF7 (Prop_muxf7_I1_O)      0.214    15.184 r  arithm/MEM_ADD/M_reg[20]_i_3/O
                         net (fo=1, routed)           0.659    15.843    opUpdate/OP_reg[2]_4
    SLICE_X75Y68         LUT6 (Prop_lut6_I5_O)        0.297    16.140 r  opUpdate/M[20]_i_2/O
                         net (fo=2, routed)           1.011    17.151    opUpdate/M[20]_i_2_n_0
    SLICE_X83Y67         LUT6 (Prop_lut6_I4_O)        0.124    17.275 r  opUpdate/X[20]_i_1/O
                         net (fo=1, routed)           0.000    17.275    dispUp/D[20]
    SLICE_X83Y67         FDCE                                         r  dispUp/X_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)   200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100 (IN)
                         net (fo=0)                   0.000   200.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.162   202.573    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.402   204.058    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.149 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.602   205.752    dispUp/clk5
    SLICE_X83Y67         FDCE                                         r  dispUp/X_reg[20]/C
                         clock pessimism              0.304   206.056    
                         clock uncertainty           -0.289   205.766    
    SLICE_X83Y67         FDCE (Setup_fdce_C_D)        0.031   205.797    dispUp/X_reg[20]
  -------------------------------------------------------------------
                         required time                        205.797    
                         arrival time                         -17.275    
  -------------------------------------------------------------------
                         slack                                188.522    

Slack (MET) :             188.884ns  (required time - arrival time)
  Source:                 y_up/Y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            mem/M_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_0 rise@200.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        10.819ns  (logic 6.968ns (64.402%)  route 3.851ns (35.598%))
  Logic Levels:           6  (DSP48E1=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.752ns = ( 205.752 - 200.000 ) 
    Source Clock Delay      (SCD):    6.095ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.233     2.715    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.475     4.278    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.374 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.720     6.095    y_up/clk5
    SLICE_X80Y62         FDCE                                         r  y_up/Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y62         FDCE (Prop_fdce_C_Q)         0.478     6.573 r  y_up/Y_reg[3]/Q
                         net (fo=4, routed)           1.377     7.950    arithm/MULT/Y_reg[24][3]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.208    12.158 r  arithm/MULT/R0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.160    arithm/MULT/R0_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    13.678 r  arithm/MULT/R0__0/P[5]
                         net (fo=1, routed)           1.144    14.821    arithm/MULT/data6[22]
    SLICE_X81Y69         LUT6 (Prop_lut6_I1_O)        0.124    14.945 r  arithm/MULT/M[22]_i_5/O
                         net (fo=1, routed)           0.000    14.945    arithm/MEM_ADD/R0__0_1
    SLICE_X81Y69         MUXF7 (Prop_muxf7_I1_O)      0.217    15.162 r  arithm/MEM_ADD/M_reg[22]_i_3/O
                         net (fo=1, routed)           0.436    15.599    opUpdate/OP_reg[2]_2
    SLICE_X81Y69         LUT6 (Prop_lut6_I5_O)        0.299    15.898 r  opUpdate/M[22]_i_2/O
                         net (fo=2, routed)           0.893    16.790    opUpdate/M[22]_i_2_n_0
    SLICE_X82Y67         LUT6 (Prop_lut6_I5_O)        0.124    16.914 r  opUpdate/M[22]_i_1/O
                         net (fo=1, routed)           0.000    16.914    mem/D[22]
    SLICE_X82Y67         FDCE                                         r  mem/M_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)   200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100 (IN)
                         net (fo=0)                   0.000   200.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.162   202.573    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.402   204.058    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.149 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.602   205.752    mem/clk5
    SLICE_X82Y67         FDCE                                         r  mem/M_reg[22]/C
                         clock pessimism              0.304   206.056    
                         clock uncertainty           -0.289   205.766    
    SLICE_X82Y67         FDCE (Setup_fdce_C_D)        0.032   205.798    mem/M_reg[22]
  -------------------------------------------------------------------
                         required time                        205.798    
                         arrival time                         -16.914    
  -------------------------------------------------------------------
                         slack                                188.884    

Slack (MET) :             188.956ns  (required time - arrival time)
  Source:                 y_up/Y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dispUp/X_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_0 rise@200.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        10.745ns  (logic 6.968ns (64.851%)  route 3.777ns (35.149%))
  Logic Levels:           6  (DSP48E1=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 205.750 - 200.000 ) 
    Source Clock Delay      (SCD):    6.095ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.233     2.715    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.475     4.278    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.374 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.720     6.095    y_up/clk5
    SLICE_X80Y62         FDCE                                         r  y_up/Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y62         FDCE (Prop_fdce_C_Q)         0.478     6.573 r  y_up/Y_reg[3]/Q
                         net (fo=4, routed)           1.377     7.950    arithm/MULT/Y_reg[24][3]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.208    12.158 r  arithm/MULT/R0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.160    arithm/MULT/R0_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    13.678 r  arithm/MULT/R0__0/P[5]
                         net (fo=1, routed)           1.144    14.821    arithm/MULT/data6[22]
    SLICE_X81Y69         LUT6 (Prop_lut6_I1_O)        0.124    14.945 r  arithm/MULT/M[22]_i_5/O
                         net (fo=1, routed)           0.000    14.945    arithm/MEM_ADD/R0__0_1
    SLICE_X81Y69         MUXF7 (Prop_muxf7_I1_O)      0.217    15.162 r  arithm/MEM_ADD/M_reg[22]_i_3/O
                         net (fo=1, routed)           0.436    15.599    opUpdate/OP_reg[2]_2
    SLICE_X81Y69         LUT6 (Prop_lut6_I5_O)        0.299    15.898 r  opUpdate/M[22]_i_2/O
                         net (fo=2, routed)           0.818    16.715    opUpdate/M[22]_i_2_n_0
    SLICE_X82Y68         LUT6 (Prop_lut6_I4_O)        0.124    16.839 r  opUpdate/X[22]_i_1/O
                         net (fo=1, routed)           0.000    16.839    dispUp/D[22]
    SLICE_X82Y68         FDCE                                         r  dispUp/X_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)   200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100 (IN)
                         net (fo=0)                   0.000   200.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.162   202.573    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.402   204.058    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.149 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.600   205.750    dispUp/clk5
    SLICE_X82Y68         FDCE                                         r  dispUp/X_reg[22]/C
                         clock pessimism              0.304   206.054    
                         clock uncertainty           -0.289   205.764    
    SLICE_X82Y68         FDCE (Setup_fdce_C_D)        0.031   205.795    dispUp/X_reg[22]
  -------------------------------------------------------------------
                         required time                        205.795    
                         arrival time                         -16.839    
  -------------------------------------------------------------------
                         slack                                188.956    

Slack (MET) :             189.066ns  (required time - arrival time)
  Source:                 y_up/Y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dispUp/X_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_0 rise@200.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        10.634ns  (logic 6.968ns (65.524%)  route 3.666ns (34.476%))
  Logic Levels:           6  (DSP48E1=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 205.750 - 200.000 ) 
    Source Clock Delay      (SCD):    6.095ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.233     2.715    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.475     4.278    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.374 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.720     6.095    y_up/clk5
    SLICE_X80Y62         FDCE                                         r  y_up/Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y62         FDCE (Prop_fdce_C_Q)         0.478     6.573 r  y_up/Y_reg[3]/Q
                         net (fo=4, routed)           1.377     7.950    arithm/MULT/Y_reg[24][3]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.208    12.158 r  arithm/MULT/R0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.160    arithm/MULT/R0_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    13.678 r  arithm/MULT/R0__0/P[6]
                         net (fo=1, routed)           0.793    14.470    arithm/MULT/data6[23]
    SLICE_X79Y70         LUT6 (Prop_lut6_I1_O)        0.124    14.594 r  arithm/MULT/M[23]_i_5/O
                         net (fo=1, routed)           0.000    14.594    arithm/MEM_ADD/R0__0_0
    SLICE_X79Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    14.811 r  arithm/MEM_ADD/M_reg[23]_i_3/O
                         net (fo=1, routed)           0.433    15.244    opUpdate/OP_reg[2]_1
    SLICE_X80Y70         LUT6 (Prop_lut6_I5_O)        0.299    15.543 r  opUpdate/M[23]_i_2/O
                         net (fo=2, routed)           1.062    16.605    opUpdate/M[23]_i_2_n_0
    SLICE_X82Y68         LUT6 (Prop_lut6_I4_O)        0.124    16.729 r  opUpdate/X[23]_i_1/O
                         net (fo=1, routed)           0.000    16.729    dispUp/D[23]
    SLICE_X82Y68         FDCE                                         r  dispUp/X_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)   200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100 (IN)
                         net (fo=0)                   0.000   200.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.162   202.573    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.402   204.058    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.149 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.600   205.750    dispUp/clk5
    SLICE_X82Y68         FDCE                                         r  dispUp/X_reg[23]/C
                         clock pessimism              0.304   206.054    
                         clock uncertainty           -0.289   205.764    
    SLICE_X82Y68         FDCE (Setup_fdce_C_D)        0.031   205.795    dispUp/X_reg[23]
  -------------------------------------------------------------------
                         required time                        205.795    
                         arrival time                         -16.729    
  -------------------------------------------------------------------
                         slack                                189.066    

Slack (MET) :             189.228ns  (required time - arrival time)
  Source:                 y_up/Y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            mem/M_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_0 rise@200.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        10.474ns  (logic 6.997ns (66.802%)  route 3.477ns (33.198%))
  Logic Levels:           6  (DSP48E1=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.752ns = ( 205.752 - 200.000 ) 
    Source Clock Delay      (SCD):    6.095ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.233     2.715    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.475     4.278    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.374 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.720     6.095    y_up/clk5
    SLICE_X80Y62         FDCE                                         r  y_up/Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y62         FDCE (Prop_fdce_C_Q)         0.478     6.573 r  y_up/Y_reg[3]/Q
                         net (fo=4, routed)           1.377     7.950    arithm/MULT/Y_reg[24][3]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.208    12.158 r  arithm/MULT/R0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.160    arithm/MULT/R0_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    13.678 r  arithm/MULT/R0__0/P[4]
                         net (fo=1, routed)           0.789    14.466    arithm/MULT/data6[21]
    SLICE_X76Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.590 r  arithm/MULT/M[21]_i_5/O
                         net (fo=1, routed)           0.000    14.590    arithm/MEM_ADD/R0__0_2
    SLICE_X76Y68         MUXF7 (Prop_muxf7_I1_O)      0.247    14.837 r  arithm/MEM_ADD/M_reg[21]_i_3/O
                         net (fo=1, routed)           0.292    15.129    opUpdate/OP_reg[2]_3
    SLICE_X75Y68         LUT6 (Prop_lut6_I5_O)        0.298    15.427 r  opUpdate/M[21]_i_2/O
                         net (fo=2, routed)           1.018    16.445    opUpdate/M[21]_i_2_n_0
    SLICE_X82Y67         LUT6 (Prop_lut6_I5_O)        0.124    16.569 r  opUpdate/M[21]_i_1/O
                         net (fo=1, routed)           0.000    16.569    mem/D[21]
    SLICE_X82Y67         FDCE                                         r  mem/M_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)   200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100 (IN)
                         net (fo=0)                   0.000   200.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.162   202.573    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.402   204.058    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.149 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.602   205.752    mem/clk5
    SLICE_X82Y67         FDCE                                         r  mem/M_reg[21]/C
                         clock pessimism              0.304   206.056    
                         clock uncertainty           -0.289   205.766    
    SLICE_X82Y67         FDCE (Setup_fdce_C_D)        0.031   205.797    mem/M_reg[21]
  -------------------------------------------------------------------
                         required time                        205.797    
                         arrival time                         -16.569    
  -------------------------------------------------------------------
                         slack                                189.228    

Slack (MET) :             189.236ns  (required time - arrival time)
  Source:                 y_up/Y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dispUp/X_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_0 rise@200.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        10.467ns  (logic 6.997ns (66.849%)  route 3.470ns (33.151%))
  Logic Levels:           6  (DSP48E1=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.752ns = ( 205.752 - 200.000 ) 
    Source Clock Delay      (SCD):    6.095ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.233     2.715    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.475     4.278    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.374 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.720     6.095    y_up/clk5
    SLICE_X80Y62         FDCE                                         r  y_up/Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y62         FDCE (Prop_fdce_C_Q)         0.478     6.573 r  y_up/Y_reg[3]/Q
                         net (fo=4, routed)           1.377     7.950    arithm/MULT/Y_reg[24][3]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.208    12.158 r  arithm/MULT/R0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.160    arithm/MULT/R0_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    13.678 r  arithm/MULT/R0__0/P[4]
                         net (fo=1, routed)           0.789    14.466    arithm/MULT/data6[21]
    SLICE_X76Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.590 r  arithm/MULT/M[21]_i_5/O
                         net (fo=1, routed)           0.000    14.590    arithm/MEM_ADD/R0__0_2
    SLICE_X76Y68         MUXF7 (Prop_muxf7_I1_O)      0.247    14.837 r  arithm/MEM_ADD/M_reg[21]_i_3/O
                         net (fo=1, routed)           0.292    15.129    opUpdate/OP_reg[2]_3
    SLICE_X75Y68         LUT6 (Prop_lut6_I5_O)        0.298    15.427 r  opUpdate/M[21]_i_2/O
                         net (fo=2, routed)           1.011    16.438    opUpdate/M[21]_i_2_n_0
    SLICE_X83Y67         LUT6 (Prop_lut6_I4_O)        0.124    16.562 r  opUpdate/X[21]_i_1/O
                         net (fo=1, routed)           0.000    16.562    dispUp/D[21]
    SLICE_X83Y67         FDCE                                         r  dispUp/X_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)   200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100 (IN)
                         net (fo=0)                   0.000   200.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.162   202.573    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.402   204.058    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.149 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.602   205.752    dispUp/clk5
    SLICE_X83Y67         FDCE                                         r  dispUp/X_reg[21]/C
                         clock pessimism              0.304   206.056    
                         clock uncertainty           -0.289   205.766    
    SLICE_X83Y67         FDCE (Setup_fdce_C_D)        0.031   205.797    dispUp/X_reg[21]
  -------------------------------------------------------------------
                         required time                        205.797    
                         arrival time                         -16.562    
  -------------------------------------------------------------------
                         slack                                189.236    

Slack (MET) :             189.314ns  (required time - arrival time)
  Source:                 dispUp/X_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dispUp/X_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_0 rise@200.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        10.400ns  (logic 6.382ns (61.368%)  route 4.018ns (38.632%))
  Logic Levels:           5  (DSP48E1=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.752ns = ( 205.752 - 200.000 ) 
    Source Clock Delay      (SCD):    6.098ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.233     2.715    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.475     4.278    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.374 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.723     6.098    dispUp/clk5
    SLICE_X85Y65         FDCE                                         r  dispUp/X_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y65         FDCE (Prop_fdce_C_Q)         0.456     6.554 r  dispUp/X_reg[14]/Q
                         net (fo=13, routed)          1.628     8.182    arithm/SQUARE/Q[14]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    12.218 r  arithm/SQUARE/R0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.220    arithm/SQUARE/R0_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.738 r  arithm/SQUARE/R0__0/P[1]
                         net (fo=1, routed)           0.653    14.391    opUpdate/data7[18]
    SLICE_X75Y66         LUT4 (Prop_lut4_I0_O)        0.124    14.515 r  opUpdate/M[18]_i_3/O
                         net (fo=1, routed)           0.636    15.151    opUpdate/M[18]_i_3_n_0
    SLICE_X75Y67         LUT5 (Prop_lut5_I0_O)        0.124    15.275 r  opUpdate/M[18]_i_2/O
                         net (fo=2, routed)           1.098    16.373    opUpdate/M[18]_i_2_n_0
    SLICE_X83Y67         LUT6 (Prop_lut6_I4_O)        0.124    16.497 r  opUpdate/X[18]_i_1/O
                         net (fo=1, routed)           0.000    16.497    dispUp/D[18]
    SLICE_X83Y67         FDCE                                         r  dispUp/X_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)   200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100 (IN)
                         net (fo=0)                   0.000   200.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.162   202.573    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.402   204.058    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.149 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.602   205.752    dispUp/clk5
    SLICE_X83Y67         FDCE                                         r  dispUp/X_reg[18]/C
                         clock pessimism              0.320   206.072    
                         clock uncertainty           -0.289   205.782    
    SLICE_X83Y67         FDCE (Setup_fdce_C_D)        0.029   205.811    dispUp/X_reg[18]
  -------------------------------------------------------------------
                         required time                        205.811    
                         arrival time                         -16.497    
  -------------------------------------------------------------------
                         slack                                189.314    

Slack (MET) :             189.446ns  (required time - arrival time)
  Source:                 y_up/Y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            mem/M_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_0 rise@200.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        10.261ns  (logic 6.963ns (67.856%)  route 3.298ns (32.144%))
  Logic Levels:           6  (DSP48E1=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.742ns = ( 205.742 - 200.000 ) 
    Source Clock Delay      (SCD):    6.095ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.233     2.715    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.475     4.278    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.374 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.720     6.095    y_up/clk5
    SLICE_X80Y62         FDCE                                         r  y_up/Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y62         FDCE (Prop_fdce_C_Q)         0.478     6.573 r  y_up/Y_reg[3]/Q
                         net (fo=4, routed)           1.377     7.950    arithm/MULT/Y_reg[24][3]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.208    12.158 r  arithm/MULT/R0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.160    arithm/MULT/R0_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    13.678 r  arithm/MULT/R0__0/P[7]
                         net (fo=2, routed)           1.179    14.857    arithm/MULT/multiply[24]
    SLICE_X80Y69         LUT6 (Prop_lut6_I1_O)        0.124    14.981 r  arithm/MULT/M[24]_i_6/O
                         net (fo=1, routed)           0.000    14.981    arithm/MEM_ADD/R0__0
    SLICE_X80Y69         MUXF7 (Prop_muxf7_I1_O)      0.214    15.195 r  arithm/MEM_ADD/M_reg[24]_i_4/O
                         net (fo=1, routed)           0.296    15.490    opUpdate/OP_reg[2]_0
    SLICE_X81Y70         LUT6 (Prop_lut6_I5_O)        0.297    15.787 r  opUpdate/M[24]_i_3/O
                         net (fo=2, routed)           0.445    16.232    opUpdate/M[24]_i_3_n_0
    SLICE_X81Y70         LUT6 (Prop_lut6_I5_O)        0.124    16.356 r  opUpdate/M[24]_i_2/O
                         net (fo=1, routed)           0.000    16.356    mem/D[24]
    SLICE_X81Y70         FDCE                                         r  mem/M_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)   200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100 (IN)
                         net (fo=0)                   0.000   200.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.162   202.573    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.402   204.058    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.149 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.592   205.742    mem/clk5
    SLICE_X81Y70         FDCE                                         r  mem/M_reg[24]/C
                         clock pessimism              0.321   206.063    
                         clock uncertainty           -0.289   205.773    
    SLICE_X81Y70         FDCE (Setup_fdce_C_D)        0.029   205.802    mem/M_reg[24]
  -------------------------------------------------------------------
                         required time                        205.802    
                         arrival time                         -16.356    
  -------------------------------------------------------------------
                         slack                                189.446    

Slack (MET) :             189.454ns  (required time - arrival time)
  Source:                 y_up/Y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dispUp/X_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_0 rise@200.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        10.301ns  (logic 5.284ns (51.294%)  route 5.017ns (48.706%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 205.755 - 200.000 ) 
    Source Clock Delay      (SCD):    6.095ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.233     2.715    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.475     4.278    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.374 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.720     6.095    y_up/clk5
    SLICE_X80Y62         FDCE                                         r  y_up/Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y62         FDCE (Prop_fdce_C_Q)         0.478     6.573 r  y_up/Y_reg[3]/Q
                         net (fo=4, routed)           1.377     7.950    arithm/MULT/Y_reg[24][3]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[3]_P[8])
                                                      4.013    11.963 r  arithm/MULT/R0/P[8]
                         net (fo=1, routed)           1.369    13.332    arithm/MULT/data6[8]
    SLICE_X76Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.456 r  arithm/MULT/M[8]_i_5/O
                         net (fo=1, routed)           0.000    13.456    arithm/MEM_ADD/R0_7
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    13.703 r  arithm/MEM_ADD/M_reg[8]_i_3/O
                         net (fo=1, routed)           1.026    14.728    opUpdate/OP_reg[2]_15
    SLICE_X79Y61         LUT6 (Prop_lut6_I5_O)        0.298    15.026 r  opUpdate/M[8]_i_2/O
                         net (fo=2, routed)           1.246    16.272    opUpdate/M[8]_i_2_n_0
    SLICE_X84Y64         LUT6 (Prop_lut6_I4_O)        0.124    16.396 r  opUpdate/X[8]_i_1/O
                         net (fo=1, routed)           0.000    16.396    dispUp/D[8]
    SLICE_X84Y64         FDCE                                         r  dispUp/X_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)   200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100 (IN)
                         net (fo=0)                   0.000   200.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.162   202.573    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.402   204.058    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.149 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.605   205.755    dispUp/clk5
    SLICE_X84Y64         FDCE                                         r  dispUp/X_reg[8]/C
                         clock pessimism              0.304   206.059    
                         clock uncertainty           -0.289   205.769    
    SLICE_X84Y64         FDCE (Setup_fdce_C_D)        0.081   205.850    dispUp/X_reg[8]
  -------------------------------------------------------------------
                         required time                        205.850    
                         arrival time                         -16.396    
  -------------------------------------------------------------------
                         slack                                189.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dispUp/X_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dispUp/X_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_0 rise@0.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.910%)  route 0.119ns (39.090%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.413     1.153    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.602     1.780    dispUp/clk5
    SLICE_X83Y63         FDCE                                         r  dispUp/X_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDCE (Prop_fdce_C_Q)         0.141     1.921 r  dispUp/X_reg[6]/Q
                         net (fo=14, routed)          0.119     2.041    opUpdate/X_reg[23][6]
    SLICE_X83Y64         LUT6 (Prop_lut6_I2_O)        0.045     2.086 r  opUpdate/X[10]_i_1/O
                         net (fo=1, routed)           0.000     2.086    dispUp/D[10]
    SLICE_X83Y64         FDCE                                         r  dispUp/X_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.480     0.918    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.448     1.418    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.873     2.320    dispUp/clk5
    SLICE_X83Y64         FDCE                                         r  dispUp/X_reg[10]/C
                         clock pessimism             -0.524     1.795    
    SLICE_X83Y64         FDCE (Hold_fdce_C_D)         0.091     1.886    dispUp/X_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 disp/slowedCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/slowedCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_0 rise@0.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.024%)  route 0.131ns (40.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.413     1.153    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.595     1.773    disp/clk5
    SLICE_X87Y73         FDRE                                         r  disp/slowedCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.141     1.914 r  disp/slowedCounter_reg[1]/Q
                         net (fo=8, routed)           0.131     2.046    disp/slowedCounter[1]
    SLICE_X86Y73         LUT5 (Prop_lut5_I3_O)        0.048     2.094 r  disp/slowedCounter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.094    disp/slowedCounterNXT[3]
    SLICE_X86Y73         FDRE                                         r  disp/slowedCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.480     0.918    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.448     1.418    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.864     2.311    disp/clk5
    SLICE_X86Y73         FDRE                                         r  disp/slowedCounter_reg[3]/C
                         clock pessimism             -0.524     1.786    
    SLICE_X86Y73         FDRE (Hold_fdre_C_D)         0.107     1.893    disp/slowedCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 disp/slowedCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/slowedCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_0 rise@0.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.413     1.153    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.595     1.773    disp/clk5
    SLICE_X87Y73         FDRE                                         r  disp/slowedCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.141     1.914 r  disp/slowedCounter_reg[1]/Q
                         net (fo=8, routed)           0.131     2.046    disp/slowedCounter[1]
    SLICE_X86Y73         LUT4 (Prop_lut4_I2_O)        0.045     2.091 r  disp/slowedCounter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.091    disp/slowedCounterNXT[2]
    SLICE_X86Y73         FDRE                                         r  disp/slowedCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.480     0.918    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.448     1.418    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.864     2.311    disp/clk5
    SLICE_X86Y73         FDRE                                         r  disp/slowedCounter_reg[2]/C
                         clock pessimism             -0.524     1.786    
    SLICE_X86Y73         FDRE (Hold_fdre_C_D)         0.091     1.877    disp/slowedCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 disp/slowedCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/slowedCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_0 rise@0.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.413     1.153    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.595     1.773    disp/clk5
    SLICE_X87Y73         FDRE                                         r  disp/slowedCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.141     1.914 r  disp/slowedCounter_reg[1]/Q
                         net (fo=8, routed)           0.132     2.047    disp/slowedCounter[1]
    SLICE_X86Y73         LUT6 (Prop_lut6_I5_O)        0.045     2.092 r  disp/slowedCounter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.092    disp/slowedCounterNXT[4]
    SLICE_X86Y73         FDRE                                         r  disp/slowedCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.480     0.918    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.448     1.418    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.864     2.311    disp/clk5
    SLICE_X86Y73         FDRE                                         r  disp/slowedCounter_reg[4]/C
                         clock pessimism             -0.524     1.786    
    SLICE_X86Y73         FDRE (Hold_fdre_C_D)         0.092     1.878    disp/slowedCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 keypd/scan_ff_3/C
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            keypd/scan_ff_3/D
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_0 rise@0.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.413     1.153    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.605     1.783    keypd/clk
    SLICE_X87Y88         FDCE                                         r  keypd/scan_ff_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y88         FDCE (Prop_fdce_C_Q)         0.141     1.924 r  keypd/scan_ff_3/Q
                         net (fo=1, routed)           0.108     2.033    keypd/scan_ff[3]
    SLICE_X87Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.141 r  keypd/Mcount_scan_ff_cy<0>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.141    keypd/Result[3]
    SLICE_X87Y88         FDCE                                         r  keypd/scan_ff_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.480     0.918    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.448     1.418    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.877     2.324    keypd/clk
    SLICE_X87Y88         FDCE                                         r  keypd/scan_ff_3/C
                         clock pessimism             -0.540     1.783    
    SLICE_X87Y88         FDCE (Hold_fdce_C_D)         0.105     1.888    keypd/scan_ff_3
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 keypd/scan_ff_7/C
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            keypd/scan_ff_7/D
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_0 rise@0.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.413     1.153    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.605     1.783    keypd/clk
    SLICE_X87Y89         FDCE                                         r  keypd/scan_ff_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDCE (Prop_fdce_C_Q)         0.141     1.924 r  keypd/scan_ff_7/Q
                         net (fo=1, routed)           0.108     2.033    keypd/scan_ff[7]
    SLICE_X87Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.141 r  keypd/Mcount_scan_ff_cy<4>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.141    keypd/Result[7]
    SLICE_X87Y89         FDCE                                         r  keypd/scan_ff_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.480     0.918    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.448     1.418    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.877     2.324    keypd/clk
    SLICE_X87Y89         FDCE                                         r  keypd/scan_ff_7/C
                         clock pessimism             -0.540     1.783    
    SLICE_X87Y89         FDCE (Hold_fdce_C_D)         0.105     1.888    keypd/scan_ff_7
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 keypd/scan_ff_4/C
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            keypd/scan_ff_4/D
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_0 rise@0.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.413     1.153    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.605     1.783    keypd/clk
    SLICE_X87Y89         FDCE                                         r  keypd/scan_ff_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDCE (Prop_fdce_C_Q)         0.141     1.924 r  keypd/scan_ff_4/Q
                         net (fo=1, routed)           0.105     2.030    keypd/scan_ff[4]
    SLICE_X87Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.145 r  keypd/Mcount_scan_ff_cy<4>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.145    keypd/Result[4]
    SLICE_X87Y89         FDCE                                         r  keypd/scan_ff_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.480     0.918    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.448     1.418    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.877     2.324    keypd/clk
    SLICE_X87Y89         FDCE                                         r  keypd/scan_ff_4/C
                         clock pessimism             -0.540     1.783    
    SLICE_X87Y89         FDCE (Hold_fdce_C_D)         0.105     1.888    keypd/scan_ff_4
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 keypd/scan_ff_8/C
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            keypd/scan_ff_8/D
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_0 rise@0.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.413     1.153    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.606     1.784    keypd/clk
    SLICE_X87Y90         FDCE                                         r  keypd/scan_ff_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y90         FDCE (Prop_fdce_C_Q)         0.141     1.925 r  keypd/scan_ff_8/Q
                         net (fo=1, routed)           0.105     2.031    keypd/scan_ff[8]
    SLICE_X87Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.146 r  keypd/Mcount_scan_ff_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.146    keypd/Result[8]
    SLICE_X87Y90         FDCE                                         r  keypd/scan_ff_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.480     0.918    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.448     1.418    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.878     2.325    keypd/clk
    SLICE_X87Y90         FDCE                                         r  keypd/scan_ff_8/C
                         clock pessimism             -0.540     1.784    
    SLICE_X87Y90         FDCE (Hold_fdce_C_D)         0.105     1.889    keypd/scan_ff_8
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 keypd/scan_ff_2/C
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            keypd/scan_ff_2/D
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_0 rise@0.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.413     1.153    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.605     1.783    keypd/clk
    SLICE_X87Y88         FDCE                                         r  keypd/scan_ff_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y88         FDCE (Prop_fdce_C_Q)         0.141     1.924 r  keypd/scan_ff_2/Q
                         net (fo=1, routed)           0.109     2.034    keypd/scan_ff[2]
    SLICE_X87Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.145 r  keypd/Mcount_scan_ff_cy<0>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.145    keypd/Result[2]
    SLICE_X87Y88         FDCE                                         r  keypd/scan_ff_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.480     0.918    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.448     1.418    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.877     2.324    keypd/clk
    SLICE_X87Y88         FDCE                                         r  keypd/scan_ff_2/C
                         clock pessimism             -0.540     1.783    
    SLICE_X87Y88         FDCE (Hold_fdce_C_D)         0.105     1.888    keypd/scan_ff_2
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 keypd/scan_ff_6/C
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            keypd/scan_ff_6/D
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_0 rise@0.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.413     1.153    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.605     1.783    keypd/clk
    SLICE_X87Y89         FDCE                                         r  keypd/scan_ff_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDCE (Prop_fdce_C_Q)         0.141     1.924 r  keypd/scan_ff_6/Q
                         net (fo=1, routed)           0.109     2.034    keypd/scan_ff[6]
    SLICE_X87Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.145 r  keypd/Mcount_scan_ff_cy<4>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.145    keypd/Result[6]
    SLICE_X87Y89         FDCE                                         r  keypd/scan_ff_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.480     0.918    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.448     1.418    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.877     2.324    keypd/clk
    SLICE_X87Y89         FDCE                                         r  keypd/scan_ff_6/C
                         clock pessimism             -0.540     1.783    
    SLICE_X87Y89         FDCE (Hold_fdce_C_D)         0.105     1.888    keypd/scan_ff_6
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk5_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clkGen/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clkGen/clkout1_bufg/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  clkGen/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X82Y94     clkGen/resetFFn_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X87Y74     disp/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X86Y72     disp/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X86Y72     disp/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X86Y73     disp/slowedCounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X87Y74     disp/slowedCounter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X87Y73     disp/slowedCounter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X86Y73     disp/slowedCounter_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  clkGen/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X86Y69     dispBuff/display_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X74Y66     dispUp/X_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X86Y80     keypd/timer_ff_0/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X86Y80     keypd/timer_ff_1/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X86Y80     keypd/timer_ff_2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X86Y80     keypd/timer_ff_3/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X75Y66     mem/M_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X76Y66     y_up/Y_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X76Y66     y_up/Y_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X87Y74     disp/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X82Y94     clkGen/resetFFn_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X87Y74     disp/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X86Y72     disp/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X86Y72     disp/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X86Y73     disp/slowedCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X87Y74     disp/slowedCounter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X87Y73     disp/slowedCounter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X86Y73     disp/slowedCounter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X86Y73     disp/slowedCounter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X86Y73     disp/slowedCounter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkGen/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkGen/MMCME2_BASE_inst/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkGen/MMCME2_BASE_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkGen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkGen/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk5_0
  To Clock:  clk5_0

Setup :            0  Failing Endpoints,  Worst Slack      193.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.756ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.777ns  (required time - arrival time)
  Source:                 clkGen/resetFFn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            y_up/Y_reg[11]/CLR
                            (recovery check against rising-edge clock clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_0 rise@200.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        5.512ns  (logic 0.580ns (10.523%)  route 4.932ns (89.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.740ns = ( 205.740 - 200.000 ) 
    Source Clock Delay      (SCD):    6.105ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.233     2.715    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.475     4.278    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.374 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.730     6.105    clkGen/clk5
    SLICE_X82Y94         FDCE                                         r  clkGen/resetFFn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDCE (Prop_fdce_C_Q)         0.456     6.561 r  clkGen/resetFFn_reg/Q
                         net (fo=1, routed)           0.651     7.211    clkGen/resetFFn
    SLICE_X82Y93         LUT1 (Prop_lut1_I0_O)        0.124     7.335 f  clkGen/keypd_i_1/O
                         net (fo=156, routed)         4.281    11.617    y_up/reset
    SLICE_X76Y66         FDCE                                         f  y_up/Y_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)   200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100 (IN)
                         net (fo=0)                   0.000   200.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.162   202.573    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.402   204.058    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.149 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.590   205.740    y_up/clk5
    SLICE_X76Y66         FDCE                                         r  y_up/Y_reg[11]/C
                         clock pessimism              0.304   206.044    
                         clock uncertainty           -0.289   205.754    
    SLICE_X76Y66         FDCE (Recov_fdce_C_CLR)     -0.361   205.393    y_up/Y_reg[11]
  -------------------------------------------------------------------
                         required time                        205.393    
                         arrival time                         -11.617    
  -------------------------------------------------------------------
                         slack                                193.777    

Slack (MET) :             193.819ns  (required time - arrival time)
  Source:                 clkGen/resetFFn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            y_up/Y_reg[10]/CLR
                            (recovery check against rising-edge clock clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_0 rise@200.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        5.512ns  (logic 0.580ns (10.523%)  route 4.932ns (89.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.740ns = ( 205.740 - 200.000 ) 
    Source Clock Delay      (SCD):    6.105ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.233     2.715    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.475     4.278    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.374 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.730     6.105    clkGen/clk5
    SLICE_X82Y94         FDCE                                         r  clkGen/resetFFn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDCE (Prop_fdce_C_Q)         0.456     6.561 r  clkGen/resetFFn_reg/Q
                         net (fo=1, routed)           0.651     7.211    clkGen/resetFFn
    SLICE_X82Y93         LUT1 (Prop_lut1_I0_O)        0.124     7.335 f  clkGen/keypd_i_1/O
                         net (fo=156, routed)         4.281    11.617    y_up/reset
    SLICE_X76Y66         FDCE                                         f  y_up/Y_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)   200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100 (IN)
                         net (fo=0)                   0.000   200.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.162   202.573    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.402   204.058    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.149 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.590   205.740    y_up/clk5
    SLICE_X76Y66         FDCE                                         r  y_up/Y_reg[10]/C
                         clock pessimism              0.304   206.044    
                         clock uncertainty           -0.289   205.754    
    SLICE_X76Y66         FDCE (Recov_fdce_C_CLR)     -0.319   205.435    y_up/Y_reg[10]
  -------------------------------------------------------------------
                         required time                        205.435    
                         arrival time                         -11.617    
  -------------------------------------------------------------------
                         slack                                193.819    

Slack (MET) :             193.884ns  (required time - arrival time)
  Source:                 clkGen/resetFFn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dispUp/X_reg[8]/CLR
                            (recovery check against rising-edge clock clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_0 rise@200.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        5.462ns  (logic 0.580ns (10.619%)  route 4.882ns (89.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 205.755 - 200.000 ) 
    Source Clock Delay      (SCD):    6.105ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.233     2.715    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.475     4.278    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.374 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.730     6.105    clkGen/clk5
    SLICE_X82Y94         FDCE                                         r  clkGen/resetFFn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDCE (Prop_fdce_C_Q)         0.456     6.561 r  clkGen/resetFFn_reg/Q
                         net (fo=1, routed)           0.651     7.211    clkGen/resetFFn
    SLICE_X82Y93         LUT1 (Prop_lut1_I0_O)        0.124     7.335 f  clkGen/keypd_i_1/O
                         net (fo=156, routed)         4.231    11.566    dispUp/reset
    SLICE_X84Y64         FDCE                                         f  dispUp/X_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)   200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100 (IN)
                         net (fo=0)                   0.000   200.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.162   202.573    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.402   204.058    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.149 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.605   205.755    dispUp/clk5
    SLICE_X84Y64         FDCE                                         r  dispUp/X_reg[8]/C
                         clock pessimism              0.304   206.059    
                         clock uncertainty           -0.289   205.769    
    SLICE_X84Y64         FDCE (Recov_fdce_C_CLR)     -0.319   205.450    dispUp/X_reg[8]
  -------------------------------------------------------------------
                         required time                        205.450    
                         arrival time                         -11.566    
  -------------------------------------------------------------------
                         slack                                193.884    

Slack (MET) :             193.884ns  (required time - arrival time)
  Source:                 clkGen/resetFFn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dispUp/X_reg[9]/CLR
                            (recovery check against rising-edge clock clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_0 rise@200.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        5.462ns  (logic 0.580ns (10.619%)  route 4.882ns (89.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 205.755 - 200.000 ) 
    Source Clock Delay      (SCD):    6.105ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.233     2.715    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.475     4.278    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.374 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.730     6.105    clkGen/clk5
    SLICE_X82Y94         FDCE                                         r  clkGen/resetFFn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDCE (Prop_fdce_C_Q)         0.456     6.561 r  clkGen/resetFFn_reg/Q
                         net (fo=1, routed)           0.651     7.211    clkGen/resetFFn
    SLICE_X82Y93         LUT1 (Prop_lut1_I0_O)        0.124     7.335 f  clkGen/keypd_i_1/O
                         net (fo=156, routed)         4.231    11.566    dispUp/reset
    SLICE_X84Y64         FDCE                                         f  dispUp/X_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)   200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100 (IN)
                         net (fo=0)                   0.000   200.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.162   202.573    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.402   204.058    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.149 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.605   205.755    dispUp/clk5
    SLICE_X84Y64         FDCE                                         r  dispUp/X_reg[9]/C
                         clock pessimism              0.304   206.059    
                         clock uncertainty           -0.289   205.769    
    SLICE_X84Y64         FDCE (Recov_fdce_C_CLR)     -0.319   205.450    dispUp/X_reg[9]
  -------------------------------------------------------------------
                         required time                        205.450    
                         arrival time                         -11.566    
  -------------------------------------------------------------------
                         slack                                193.884    

Slack (MET) :             193.901ns  (required time - arrival time)
  Source:                 clkGen/resetFFn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            mem/M_reg[2]/CLR
                            (recovery check against rising-edge clock clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_0 rise@200.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 0.580ns (10.849%)  route 4.766ns (89.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.742ns = ( 205.742 - 200.000 ) 
    Source Clock Delay      (SCD):    6.105ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.233     2.715    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.475     4.278    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.374 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.730     6.105    clkGen/clk5
    SLICE_X82Y94         FDCE                                         r  clkGen/resetFFn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDCE (Prop_fdce_C_Q)         0.456     6.561 r  clkGen/resetFFn_reg/Q
                         net (fo=1, routed)           0.651     7.211    clkGen/resetFFn
    SLICE_X82Y93         LUT1 (Prop_lut1_I0_O)        0.124     7.335 f  clkGen/keypd_i_1/O
                         net (fo=156, routed)         4.115    11.451    mem/reset
    SLICE_X75Y63         FDCE                                         f  mem/M_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)   200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100 (IN)
                         net (fo=0)                   0.000   200.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.162   202.573    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.402   204.058    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.149 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.592   205.742    mem/clk5
    SLICE_X75Y63         FDCE                                         r  mem/M_reg[2]/C
                         clock pessimism              0.304   206.046    
                         clock uncertainty           -0.289   205.756    
    SLICE_X75Y63         FDCE (Recov_fdce_C_CLR)     -0.405   205.351    mem/M_reg[2]
  -------------------------------------------------------------------
                         required time                        205.351    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                193.901    

Slack (MET) :             193.906ns  (required time - arrival time)
  Source:                 clkGen/resetFFn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dispUp/X_reg[4]/CLR
                            (recovery check against rising-edge clock clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_0 rise@200.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 0.580ns (10.834%)  route 4.774ns (89.166%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 205.755 - 200.000 ) 
    Source Clock Delay      (SCD):    6.105ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.233     2.715    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.475     4.278    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.374 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.730     6.105    clkGen/clk5
    SLICE_X82Y94         FDCE                                         r  clkGen/resetFFn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDCE (Prop_fdce_C_Q)         0.456     6.561 r  clkGen/resetFFn_reg/Q
                         net (fo=1, routed)           0.651     7.211    clkGen/resetFFn
    SLICE_X82Y93         LUT1 (Prop_lut1_I0_O)        0.124     7.335 f  clkGen/keypd_i_1/O
                         net (fo=156, routed)         4.123    11.458    dispUp/reset
    SLICE_X85Y63         FDCE                                         f  dispUp/X_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)   200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100 (IN)
                         net (fo=0)                   0.000   200.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.162   202.573    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.402   204.058    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.149 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.605   205.755    dispUp/clk5
    SLICE_X85Y63         FDCE                                         r  dispUp/X_reg[4]/C
                         clock pessimism              0.304   206.059    
                         clock uncertainty           -0.289   205.769    
    SLICE_X85Y63         FDCE (Recov_fdce_C_CLR)     -0.405   205.364    dispUp/X_reg[4]
  -------------------------------------------------------------------
                         required time                        205.364    
                         arrival time                         -11.458    
  -------------------------------------------------------------------
                         slack                                193.906    

Slack (MET) :             193.906ns  (required time - arrival time)
  Source:                 clkGen/resetFFn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dispUp/X_reg[5]/CLR
                            (recovery check against rising-edge clock clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_0 rise@200.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 0.580ns (10.834%)  route 4.774ns (89.166%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 205.755 - 200.000 ) 
    Source Clock Delay      (SCD):    6.105ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.233     2.715    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.475     4.278    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.374 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.730     6.105    clkGen/clk5
    SLICE_X82Y94         FDCE                                         r  clkGen/resetFFn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDCE (Prop_fdce_C_Q)         0.456     6.561 r  clkGen/resetFFn_reg/Q
                         net (fo=1, routed)           0.651     7.211    clkGen/resetFFn
    SLICE_X82Y93         LUT1 (Prop_lut1_I0_O)        0.124     7.335 f  clkGen/keypd_i_1/O
                         net (fo=156, routed)         4.123    11.458    dispUp/reset
    SLICE_X85Y63         FDCE                                         f  dispUp/X_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)   200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100 (IN)
                         net (fo=0)                   0.000   200.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.162   202.573    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.402   204.058    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.149 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.605   205.755    dispUp/clk5
    SLICE_X85Y63         FDCE                                         r  dispUp/X_reg[5]/C
                         clock pessimism              0.304   206.059    
                         clock uncertainty           -0.289   205.769    
    SLICE_X85Y63         FDCE (Recov_fdce_C_CLR)     -0.405   205.364    dispUp/X_reg[5]
  -------------------------------------------------------------------
                         required time                        205.364    
                         arrival time                         -11.458    
  -------------------------------------------------------------------
                         slack                                193.906    

Slack (MET) :             193.938ns  (required time - arrival time)
  Source:                 clkGen/resetFFn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            y_up/Y_reg[1]/CLR
                            (recovery check against rising-edge clock clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_0 rise@200.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 0.580ns (10.836%)  route 4.773ns (89.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.742ns = ( 205.742 - 200.000 ) 
    Source Clock Delay      (SCD):    6.105ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.233     2.715    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.475     4.278    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.374 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.730     6.105    clkGen/clk5
    SLICE_X82Y94         FDCE                                         r  clkGen/resetFFn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDCE (Prop_fdce_C_Q)         0.456     6.561 r  clkGen/resetFFn_reg/Q
                         net (fo=1, routed)           0.651     7.211    clkGen/resetFFn
    SLICE_X82Y93         LUT1 (Prop_lut1_I0_O)        0.124     7.335 f  clkGen/keypd_i_1/O
                         net (fo=156, routed)         4.122    11.457    y_up/reset
    SLICE_X76Y63         FDCE                                         f  y_up/Y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)   200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100 (IN)
                         net (fo=0)                   0.000   200.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.162   202.573    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.402   204.058    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.149 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.592   205.742    y_up/clk5
    SLICE_X76Y63         FDCE                                         r  y_up/Y_reg[1]/C
                         clock pessimism              0.304   206.046    
                         clock uncertainty           -0.289   205.756    
    SLICE_X76Y63         FDCE (Recov_fdce_C_CLR)     -0.361   205.395    y_up/Y_reg[1]
  -------------------------------------------------------------------
                         required time                        205.395    
                         arrival time                         -11.457    
  -------------------------------------------------------------------
                         slack                                193.938    

Slack (MET) :             193.980ns  (required time - arrival time)
  Source:                 clkGen/resetFFn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            y_up/Y_reg[0]/CLR
                            (recovery check against rising-edge clock clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_0 rise@200.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 0.580ns (10.836%)  route 4.773ns (89.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.742ns = ( 205.742 - 200.000 ) 
    Source Clock Delay      (SCD):    6.105ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.233     2.715    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.475     4.278    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.374 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.730     6.105    clkGen/clk5
    SLICE_X82Y94         FDCE                                         r  clkGen/resetFFn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDCE (Prop_fdce_C_Q)         0.456     6.561 r  clkGen/resetFFn_reg/Q
                         net (fo=1, routed)           0.651     7.211    clkGen/resetFFn
    SLICE_X82Y93         LUT1 (Prop_lut1_I0_O)        0.124     7.335 f  clkGen/keypd_i_1/O
                         net (fo=156, routed)         4.122    11.457    y_up/reset
    SLICE_X76Y63         FDCE                                         f  y_up/Y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)   200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100 (IN)
                         net (fo=0)                   0.000   200.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.162   202.573    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.402   204.058    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.149 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.592   205.742    y_up/clk5
    SLICE_X76Y63         FDCE                                         r  y_up/Y_reg[0]/C
                         clock pessimism              0.304   206.046    
                         clock uncertainty           -0.289   205.756    
    SLICE_X76Y63         FDCE (Recov_fdce_C_CLR)     -0.319   205.437    y_up/Y_reg[0]
  -------------------------------------------------------------------
                         required time                        205.437    
                         arrival time                         -11.457    
  -------------------------------------------------------------------
                         slack                                193.980    

Slack (MET) :             193.992ns  (required time - arrival time)
  Source:                 clkGen/resetFFn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            mem/M_reg[4]/CLR
                            (recovery check against rising-edge clock clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_0 rise@200.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 0.580ns (10.834%)  route 4.774ns (89.166%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 205.755 - 200.000 ) 
    Source Clock Delay      (SCD):    6.105ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.233     2.715    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.475     4.278    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.374 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.730     6.105    clkGen/clk5
    SLICE_X82Y94         FDCE                                         r  clkGen/resetFFn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDCE (Prop_fdce_C_Q)         0.456     6.561 r  clkGen/resetFFn_reg/Q
                         net (fo=1, routed)           0.651     7.211    clkGen/resetFFn
    SLICE_X82Y93         LUT1 (Prop_lut1_I0_O)        0.124     7.335 f  clkGen/keypd_i_1/O
                         net (fo=156, routed)         4.123    11.458    mem/reset
    SLICE_X84Y63         FDCE                                         f  mem/M_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)   200.000   200.000 r  
    E3                                                0.000   200.000 r  clk100 (IN)
                         net (fo=0)                   0.000   200.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           1.162   202.573    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.402   204.058    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.149 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         1.605   205.755    mem/clk5
    SLICE_X84Y63         FDCE                                         r  mem/M_reg[4]/C
                         clock pessimism              0.304   206.059    
                         clock uncertainty           -0.289   205.769    
    SLICE_X84Y63         FDCE (Recov_fdce_C_CLR)     -0.319   205.450    mem/M_reg[4]
  -------------------------------------------------------------------
                         required time                        205.450    
                         arrival time                         -11.458    
  -------------------------------------------------------------------
                         slack                                193.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 clkGen/resetFFn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            keypd/scan_ff_10/CLR
                            (removal check against rising-edge clock clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_0 rise@0.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.186ns (26.507%)  route 0.516ns (73.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.413     1.153    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.606     1.784    clkGen/clk5
    SLICE_X82Y94         FDCE                                         r  clkGen/resetFFn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDCE (Prop_fdce_C_Q)         0.141     1.925 r  clkGen/resetFFn_reg/Q
                         net (fo=1, routed)           0.227     2.152    clkGen/resetFFn
    SLICE_X82Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.197 f  clkGen/keypd_i_1/O
                         net (fo=156, routed)         0.289     2.486    keypd/rst
    SLICE_X87Y90         FDCE                                         f  keypd/scan_ff_10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.480     0.918    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.448     1.418    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.878     2.325    keypd/clk
    SLICE_X87Y90         FDCE                                         r  keypd/scan_ff_10/C
                         clock pessimism             -0.502     1.822    
    SLICE_X87Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.730    keypd/scan_ff_10
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 clkGen/resetFFn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            keypd/scan_ff_11/CLR
                            (removal check against rising-edge clock clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_0 rise@0.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.186ns (26.507%)  route 0.516ns (73.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.413     1.153    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.606     1.784    clkGen/clk5
    SLICE_X82Y94         FDCE                                         r  clkGen/resetFFn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDCE (Prop_fdce_C_Q)         0.141     1.925 r  clkGen/resetFFn_reg/Q
                         net (fo=1, routed)           0.227     2.152    clkGen/resetFFn
    SLICE_X82Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.197 f  clkGen/keypd_i_1/O
                         net (fo=156, routed)         0.289     2.486    keypd/rst
    SLICE_X87Y90         FDCE                                         f  keypd/scan_ff_11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.480     0.918    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.448     1.418    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.878     2.325    keypd/clk
    SLICE_X87Y90         FDCE                                         r  keypd/scan_ff_11/C
                         clock pessimism             -0.502     1.822    
    SLICE_X87Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.730    keypd/scan_ff_11
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 clkGen/resetFFn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            keypd/scan_ff_8/CLR
                            (removal check against rising-edge clock clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_0 rise@0.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.186ns (26.507%)  route 0.516ns (73.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.413     1.153    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.606     1.784    clkGen/clk5
    SLICE_X82Y94         FDCE                                         r  clkGen/resetFFn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDCE (Prop_fdce_C_Q)         0.141     1.925 r  clkGen/resetFFn_reg/Q
                         net (fo=1, routed)           0.227     2.152    clkGen/resetFFn
    SLICE_X82Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.197 f  clkGen/keypd_i_1/O
                         net (fo=156, routed)         0.289     2.486    keypd/rst
    SLICE_X87Y90         FDCE                                         f  keypd/scan_ff_8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.480     0.918    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.448     1.418    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.878     2.325    keypd/clk
    SLICE_X87Y90         FDCE                                         r  keypd/scan_ff_8/C
                         clock pessimism             -0.502     1.822    
    SLICE_X87Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.730    keypd/scan_ff_8
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 clkGen/resetFFn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            keypd/scan_ff_9/CLR
                            (removal check against rising-edge clock clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_0 rise@0.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.186ns (26.507%)  route 0.516ns (73.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.413     1.153    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.606     1.784    clkGen/clk5
    SLICE_X82Y94         FDCE                                         r  clkGen/resetFFn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDCE (Prop_fdce_C_Q)         0.141     1.925 r  clkGen/resetFFn_reg/Q
                         net (fo=1, routed)           0.227     2.152    clkGen/resetFFn
    SLICE_X82Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.197 f  clkGen/keypd_i_1/O
                         net (fo=156, routed)         0.289     2.486    keypd/rst
    SLICE_X87Y90         FDCE                                         f  keypd/scan_ff_9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.480     0.918    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.448     1.418    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.878     2.325    keypd/clk
    SLICE_X87Y90         FDCE                                         r  keypd/scan_ff_9/C
                         clock pessimism             -0.502     1.822    
    SLICE_X87Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.730    keypd/scan_ff_9
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 clkGen/resetFFn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            keypd/scan_ff_4/CLR
                            (removal check against rising-edge clock clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_0 rise@0.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.299%)  route 0.579ns (75.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.413     1.153    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.606     1.784    clkGen/clk5
    SLICE_X82Y94         FDCE                                         r  clkGen/resetFFn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDCE (Prop_fdce_C_Q)         0.141     1.925 r  clkGen/resetFFn_reg/Q
                         net (fo=1, routed)           0.227     2.152    clkGen/resetFFn
    SLICE_X82Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.197 f  clkGen/keypd_i_1/O
                         net (fo=156, routed)         0.353     2.550    keypd/rst
    SLICE_X87Y89         FDCE                                         f  keypd/scan_ff_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.480     0.918    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.448     1.418    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.877     2.324    keypd/clk
    SLICE_X87Y89         FDCE                                         r  keypd/scan_ff_4/C
                         clock pessimism             -0.502     1.821    
    SLICE_X87Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.729    keypd/scan_ff_4
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 clkGen/resetFFn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            keypd/scan_ff_5/CLR
                            (removal check against rising-edge clock clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_0 rise@0.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.299%)  route 0.579ns (75.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.413     1.153    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.606     1.784    clkGen/clk5
    SLICE_X82Y94         FDCE                                         r  clkGen/resetFFn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDCE (Prop_fdce_C_Q)         0.141     1.925 r  clkGen/resetFFn_reg/Q
                         net (fo=1, routed)           0.227     2.152    clkGen/resetFFn
    SLICE_X82Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.197 f  clkGen/keypd_i_1/O
                         net (fo=156, routed)         0.353     2.550    keypd/rst
    SLICE_X87Y89         FDCE                                         f  keypd/scan_ff_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.480     0.918    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.448     1.418    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.877     2.324    keypd/clk
    SLICE_X87Y89         FDCE                                         r  keypd/scan_ff_5/C
                         clock pessimism             -0.502     1.821    
    SLICE_X87Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.729    keypd/scan_ff_5
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 clkGen/resetFFn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            keypd/scan_ff_6/CLR
                            (removal check against rising-edge clock clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_0 rise@0.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.299%)  route 0.579ns (75.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.413     1.153    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.606     1.784    clkGen/clk5
    SLICE_X82Y94         FDCE                                         r  clkGen/resetFFn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDCE (Prop_fdce_C_Q)         0.141     1.925 r  clkGen/resetFFn_reg/Q
                         net (fo=1, routed)           0.227     2.152    clkGen/resetFFn
    SLICE_X82Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.197 f  clkGen/keypd_i_1/O
                         net (fo=156, routed)         0.353     2.550    keypd/rst
    SLICE_X87Y89         FDCE                                         f  keypd/scan_ff_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.480     0.918    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.448     1.418    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.877     2.324    keypd/clk
    SLICE_X87Y89         FDCE                                         r  keypd/scan_ff_6/C
                         clock pessimism             -0.502     1.821    
    SLICE_X87Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.729    keypd/scan_ff_6
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 clkGen/resetFFn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            keypd/scan_ff_7/CLR
                            (removal check against rising-edge clock clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_0 rise@0.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.299%)  route 0.579ns (75.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.413     1.153    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.606     1.784    clkGen/clk5
    SLICE_X82Y94         FDCE                                         r  clkGen/resetFFn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDCE (Prop_fdce_C_Q)         0.141     1.925 r  clkGen/resetFFn_reg/Q
                         net (fo=1, routed)           0.227     2.152    clkGen/resetFFn
    SLICE_X82Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.197 f  clkGen/keypd_i_1/O
                         net (fo=156, routed)         0.353     2.550    keypd/rst
    SLICE_X87Y89         FDCE                                         f  keypd/scan_ff_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.480     0.918    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.448     1.418    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.877     2.324    keypd/clk
    SLICE_X87Y89         FDCE                                         r  keypd/scan_ff_7/C
                         clock pessimism             -0.502     1.821    
    SLICE_X87Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.729    keypd/scan_ff_7
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 clkGen/resetFFn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            keypd/scan_ff_0/CLR
                            (removal check against rising-edge clock clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_0 rise@0.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.166%)  route 0.653ns (77.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.413     1.153    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.606     1.784    clkGen/clk5
    SLICE_X82Y94         FDCE                                         r  clkGen/resetFFn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDCE (Prop_fdce_C_Q)         0.141     1.925 r  clkGen/resetFFn_reg/Q
                         net (fo=1, routed)           0.227     2.152    clkGen/resetFFn
    SLICE_X82Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.197 f  clkGen/keypd_i_1/O
                         net (fo=156, routed)         0.426     2.623    keypd/rst
    SLICE_X87Y88         FDCE                                         f  keypd/scan_ff_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.480     0.918    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.448     1.418    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.877     2.324    keypd/clk
    SLICE_X87Y88         FDCE                                         r  keypd/scan_ff_0/C
                         clock pessimism             -0.502     1.821    
    SLICE_X87Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.729    keypd/scan_ff_0
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 clkGen/resetFFn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            keypd/scan_ff_1/CLR
                            (removal check against rising-edge clock clk5_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_0 rise@0.000ns - clk5_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.166%)  route 0.653ns (77.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.413     1.153    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.606     1.784    clkGen/clk5
    SLICE_X82Y94         FDCE                                         r  clkGen/resetFFn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDCE (Prop_fdce_C_Q)         0.141     1.925 r  clkGen/resetFFn_reg/Q
                         net (fo=1, routed)           0.227     2.152    clkGen/resetFFn
    SLICE_X82Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.197 f  clkGen/keypd_i_1/O
                         net (fo=156, routed)         0.426     2.623    keypd/rst
    SLICE_X87Y88         FDCE                                         f  keypd/scan_ff_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clkGen/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkGen/clkin_ibuf/O
                         net (fo=1, routed)           0.480     0.918    clkGen/clk100buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  clkGen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.448     1.418    clkGen/clk5_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  clkGen/clkout1_bufg/O
                         net (fo=157, routed)         0.877     2.324    keypd/clk
    SLICE_X87Y88         FDCE                                         r  keypd/scan_ff_1/C
                         clock pessimism             -0.502     1.821    
    SLICE_X87Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.729    keypd/scan_ff_1
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  0.894    





