var searchData=
[
  ['oar1_15633',['OAR1',['../struct_i2_c___type_def.html#ae8269169fcbdc2ecb580208d99c2f89f',1,'I2C_TypeDef']]],
  ['oar2_15634',['OAR2',['../struct_i2_c___type_def.html#a73988a218be320999c74a641b3d6e3c1',1,'I2C_TypeDef']]],
  ['ocfastmode_15635',['OCFastMode',['../struct_t_i_m___o_c___init_type_def.html#a4c4203c5ed779ac86fb793bb9d628e55',1,'TIM_OC_InitTypeDef']]],
  ['ocidlestate_15636',['OCIdleState',['../struct_t_i_m___o_c___init_type_def.html#ace3e2b76ca2fca0f4961585ed9ebecf5',1,'TIM_OC_InitTypeDef::OCIdleState()'],['../struct_t_i_m___one_pulse___init_type_def.html#aef11bcea1dbf3e3ddf2a4bbc2846bb1e',1,'TIM_OnePulse_InitTypeDef::OCIdleState()']]],
  ['ocmode_15637',['OCMode',['../struct_t_i_m___o_c___init_type_def.html#ae5faa1cba0b3f1ab6179cc54e1015ee8',1,'TIM_OC_InitTypeDef::OCMode()'],['../struct_t_i_m___one_pulse___init_type_def.html#af127f01162853e39ae616b43cc52b674',1,'TIM_OnePulse_InitTypeDef::OCMode()']]],
  ['ocnidlestate_15638',['OCNIdleState',['../struct_t_i_m___o_c___init_type_def.html#a0d70cc51990d7433fd76cc6ed1d06237',1,'TIM_OC_InitTypeDef::OCNIdleState()'],['../struct_t_i_m___one_pulse___init_type_def.html#a37bc0a680d53458bf4c42ebb277b0c2c',1,'TIM_OnePulse_InitTypeDef::OCNIdleState()']]],
  ['ocnpolarity_15639',['OCNPolarity',['../struct_t_i_m___o_c___init_type_def.html#a21922d8e2fee659d081c4be4c500d1d4',1,'TIM_OC_InitTypeDef::OCNPolarity()'],['../struct_t_i_m___one_pulse___init_type_def.html#a00deac6c3347b0482955d936351c6388',1,'TIM_OnePulse_InitTypeDef::OCNPolarity()']]],
  ['ocolr_15640',['OCOLR',['../struct_d_m_a2_d___type_def.html#a07566e4390ac1c55a3fd7f58dd6e33c6',1,'DMA2D_TypeDef']]],
  ['ocpolarity_15641',['OCPolarity',['../struct_t_i_m___o_c___init_type_def.html#a556b7137d041aceed3e45c87cbfb39cd',1,'TIM_OC_InitTypeDef::OCPolarity()'],['../struct_t_i_m___one_pulse___init_type_def.html#a3028787ad41698072cbf70ddf1b6c984',1,'TIM_OnePulse_InitTypeDef::OCPolarity()']]],
  ['odr_15642',['ODR',['../struct_g_p_i_o___type_def.html#a6fb78f4a978a36032cdeac93ac3c9c8b',1,'GPIO_TypeDef']]],
  ['offstateidlemode_15643',['OffStateIDLEMode',['../struct_t_i_m___break_dead_time_config_type_def.html#a49f39e31ac019b9b7a20751bfd01c6c4',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['offstaterunmode_15644',['OffStateRunMode',['../struct_t_i_m___break_dead_time_config_type_def.html#a5e97751b5e397414e2a5120eb5cef7c6',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['omar_15645',['OMAR',['../struct_d_m_a2_d___type_def.html#a4ecac7187f1a8fcd108b14abdfb4934d',1,'DMA2D_TypeDef']]],
  ['onebitsampling_15646',['OneBitSampling',['../struct_u_a_r_t___init_type_def.html#a1662b82dc43d9137c3a4485794c94388',1,'UART_InitTypeDef']]],
  ['oor_15647',['OOR',['../struct_d_m_a2_d___type_def.html#a118208b8645815a2aa670e92d6277199',1,'DMA2D_TypeDef']]],
  ['opfccr_15648',['OPFCCR',['../struct_d_m_a2_d___type_def.html#a50f9ee49cd295305a56ac58b96d11ded',1,'DMA2D_TypeDef']]],
  ['optcr_15649',['OPTCR',['../struct_f_l_a_s_h___type_def.html#a54026c3b5bc2059f1b187acb6c4817ac',1,'FLASH_TypeDef']]],
  ['optcr1_15650',['OPTCR1',['../struct_f_l_a_s_h___type_def.html#a180354afdf5ff27d04befd794c46156d',1,'FLASH_TypeDef']]],
  ['optiontype_15651',['OptionType',['../struct_f_l_a_s_h___o_b_program_init_type_def.html#a46bffc2a63ea02e15b9187856535d890',1,'FLASH_OBProgramInitTypeDef']]],
  ['optkeyr_15652',['OPTKEYR',['../struct_f_l_a_s_h___type_def.html#a793cd13a4636c9785fdb99316f7fd7ab',1,'FLASH_TypeDef']]],
  ['or_15653',['OR',['../struct_r_t_c___type_def.html#ac4ec213226146fa48aa9b29e0e80b3ad',1,'RTC_TypeDef::OR()'],['../struct_t_i_m___type_def.html#acb0e8a4efa46dac4a2fb1aa3d45924fd',1,'TIM_TypeDef::OR()']]],
  ['oscillatortype_15654',['OscillatorType',['../struct_r_c_c___osc_init_type_def.html#af9e7bc89cab81c1705d94c74c7a81088',1,'RCC_OscInitTypeDef']]],
  ['ospeedr_15655',['OSPEEDR',['../struct_g_p_i_o___type_def.html#a0d233d720f18ae2050f9131fa6faf7c6',1,'GPIO_TypeDef']]],
  ['otyper_15656',['OTYPER',['../struct_g_p_i_o___type_def.html#a910885e4d881c3a459dd11640237107f',1,'GPIO_TypeDef']]],
  ['overrundisable_15657',['OverrunDisable',['../struct_u_a_r_t___adv_feature_init_type_def.html#af2079d3cf82744589352950855551bbb',1,'UART_AdvFeatureInitTypeDef']]],
  ['oversampling_15658',['OverSampling',['../struct_u_a_r_t___init_type_def.html#a77c2c86a2186e09cbf022e27c0c82324',1,'UART_InitTypeDef']]],
  ['ownaddress1_15659',['OwnAddress1',['../struct_i2_c___init_type_def.html#abfb610317ea08e85c8feece82ccc9e16',1,'I2C_InitTypeDef']]],
  ['ownaddress2_15660',['OwnAddress2',['../struct_i2_c___init_type_def.html#a8165caf61b7b52f903edd7517ddaa06b',1,'I2C_InitTypeDef']]],
  ['ownaddress2masks_15661',['OwnAddress2Masks',['../struct_i2_c___init_type_def.html#a2ac60d8926224856693f49c068533ae1',1,'I2C_InitTypeDef']]]
];
