// Seed: 777053306
module module_0 (
    output tri0 id_0,
    input supply0 id_1,
    input wand id_2
);
  logic id_4 = 1;
  supply1 id_5;
  tri0 id_6 = -1;
  assign id_5 = -1;
  wire id_7;
  ;
  wire id_8;
endmodule
module module_1 (
    output wand id_0
    , id_3,
    input  wire id_1
);
  wire id_4;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1
  );
  logic id_5;
  and primCall (id_0, id_1, id_3);
endmodule
module module_2 (
    input  wand  id_0,
    output tri   id_1,
    input  uwire id_2,
    output wire  id_3,
    inout  uwire id_4
);
  wire id_6;
endmodule
module module_3 (
    input uwire id_0,
    inout tri0 id_1,
    input wand id_2,
    input tri id_3,
    output tri1 id_4,
    output wor id_5,
    output uwire id_6,
    input tri0 id_7,
    input tri1 id_8,
    input tri0 id_9,
    output uwire id_10,
    output supply1 id_11,
    output supply0 id_12,
    input tri1 id_13,
    input supply0 id_14
);
  assign id_5 = id_3#(
      .id_3 (1),
      .id_1 (1 - 1),
      .id_9 (-1'd0 ? 1 : -1 ? 1 : 1),
      .id_9 (1),
      .id_14(1 & -1'h0)
  );
  module_2 modCall_1 (
      id_8,
      id_11,
      id_14,
      id_4,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
