

================================================================
== Vitis HLS Report for 'compute_node_embedding'
================================================================
* Date:           Wed Apr 14 23:04:07 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.954 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    58029|    59397|  0.580 ms|  0.594 ms|  58029|  59397|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+-----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency  |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+-----------+-----------+-----------+-------+----------+
        |- Loop 1                             |     5700|     5700|          1|          1|          1|   5700|       yes|
        |- VITIS_LOOP_219_1_VITIS_LOOP_220_2  |    52326|    53694|  306 ~ 314|          -|          -|    171|        no|
        | + VITIS_LOOP_207_1                  |        0|        8|          2|          1|          1|  0 ~ 8|       yes|
        | + VITIS_LOOP_222_3                  |      300|      300|          2|          1|          1|    300|       yes|
        +-------------------------------------+---------+---------+-----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      298|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|      124|    -|
|Memory               |        0|     -|       12|      309|   12|
|Multiplexer          |        -|     -|        -|      173|    -|
|Register             |        -|     -|      137|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      149|      904|   12|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    3|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    1|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+---+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+---------------------+---------+----+---+----+-----+
    |mul_5ns_10ns_14_1_1_U8  |mul_5ns_10ns_14_1_1  |        0|   0|  0|  62|    0|
    |mul_8ns_10ns_16_1_1_U9  |mul_8ns_10ns_16_1_1  |        0|   0|  0|  62|    0|
    +------------------------+---------------------+---------+----+---+----+-----+
    |Total                   |                     |        0|   0|  0| 124|    0|
    +------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+-----------------------------------------------+---------+---+-----+-----+-------+-----+------+-------------+
    |          Memory          |                     Module                    | BRAM_18K| FF| LUT | URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------------------+-----------------------------------------------+---------+---+-----+-----+-------+-----+------+-------------+
    |nd_feature_table_1_U      |compute_node_embedding_nd_feature_table_1      |        0|  8|    9|    0|      9|    5|     1|           45|
    |node_embedding_table_V_U  |compute_node_embedding_node_embedding_table_V  |        0|  4|  300|   12|  51900|   32|     1|      1660800|
    +--------------------------+-----------------------------------------------+---------+---+-----+-----+-------+-----+------+-------------+
    |Total                     |                                               |        0| 12|  309|   12|  51909|   37|     2|      1660845|
    +--------------------------+-----------------------------------------------+---------+---+-----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add5_fu_368_p2            |         +|   0|  0|  15|           8|           8|
    |add_ln207_fu_334_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln219_1_fu_248_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln219_fu_260_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln220_fu_430_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln221_1_fu_300_p2     |         +|   0|  0|  12|           5|           5|
    |add_ln221_fu_310_p2       |         +|   0|  0|  15|           8|           8|
    |add_ln222_fu_383_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln225_fu_413_p2       |         +|   0|  0|  23|          16|          16|
    |add_ln703_37_fu_403_p2    |         +|   0|  0|  21|          14|          14|
    |add_ln703_fu_423_p2       |         +|   0|  0|  39|          32|          32|
    |addr_1_fu_358_p2          |         +|   0|  0|  17|          10|          10|
    |empty_53_fu_231_p2        |         +|   0|  0|  20|          13|           1|
    |exitcond537_fu_237_p2     |      icmp|   0|  0|  12|          13|          13|
    |icmp_ln207_fu_340_p2      |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln219_fu_254_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln220_fu_266_p2      |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln222_fu_389_p2      |      icmp|   0|  0|  11|           9|           9|
    |select_ln219_1_fu_280_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln219_fu_272_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp1             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1   |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1   |       xor|   0|  0|   2|           2|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 298|         182|         149|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |addr_reg_208               |   9|          2|   10|         20|
    |ap_NS_fsm                  |  54|         10|    1|         10|
    |ap_enable_reg_pp1_iter1    |  14|          3|    1|          3|
    |ap_enable_reg_pp2_iter1    |  14|          3|    1|          3|
    |dim_reg_220                |   9|          2|    9|         18|
    |empty_reg_153              |   9|          2|   13|         26|
    |i_reg_197                  |   9|          2|    4|          8|
    |indvar_flatten_reg_164     |   9|          2|    8|         16|
    |nd_reg_175                 |   9|          2|    5|         10|
    |nf_reg_186                 |   9|          2|    4|          8|
    |node_embedding_V_address1  |  14|          3|   16|         48|
    |node_embedding_V_d1        |  14|          3|   32|         96|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 173|         36|  104|        266|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln219_1_reg_443              |   8|   0|    8|          0|
    |addr_reg_208                     |  10|   0|   10|          0|
    |ap_CS_fsm                        |   9|   0|    9|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1          |   1|   0|    1|          0|
    |dim_reg_220                      |   9|   0|    9|          0|
    |empty_reg_153                    |  13|   0|   13|          0|
    |i_reg_197                        |   4|   0|    4|          0|
    |icmp_ln207_reg_483               |   1|   0|    1|          0|
    |icmp_ln222_reg_507               |   1|   0|    1|          0|
    |indvar_flatten_reg_164           |   8|   0|    8|          0|
    |mul_ln222_reg_497                |  16|   0|   16|          0|
    |mul_ln703_reg_468                |  14|   0|   14|          0|
    |nd_reg_175                       |   5|   0|    5|          0|
    |nf_reg_186                       |   4|   0|    4|          0|
    |node_embedding_V_addr_1_reg_511  |  14|   0|   16|          2|
    |select_ln219_1_reg_457           |   5|   0|    5|          0|
    |select_ln219_reg_451             |   4|   0|    4|          0|
    |trunc_ln221_reg_473              |   8|   0|    8|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 137|   0|  139|          2|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  compute_node_embedding|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  compute_node_embedding|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  compute_node_embedding|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  compute_node_embedding|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  compute_node_embedding|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  compute_node_embedding|  return value|
|node_embedding_V_address0  |  out|   16|   ap_memory|        node_embedding_V|         array|
|node_embedding_V_ce0       |  out|    1|   ap_memory|        node_embedding_V|         array|
|node_embedding_V_q0        |   in|   32|   ap_memory|        node_embedding_V|         array|
|node_embedding_V_address1  |  out|   16|   ap_memory|        node_embedding_V|         array|
|node_embedding_V_ce1       |  out|    1|   ap_memory|        node_embedding_V|         array|
|node_embedding_V_we1       |  out|    1|   ap_memory|        node_embedding_V|         array|
|node_embedding_V_d1        |  out|   32|   ap_memory|        node_embedding_V|         array|
|node_feature_address0      |  out|   11|   ap_memory|            node_feature|         array|
|node_feature_ce0           |  out|    1|   ap_memory|            node_feature|         array|
|node_feature_q0            |   in|   32|   ap_memory|            node_feature|         array|
+---------------------------+-----+-----+------------+------------------------+--------------+

