parallelismSelector::VERBO: Summary of inputs: 
parallelismSelector::VERBO: Output directory: "C:\repos\FPGA\lab2\mat_mult\array_mult\hls\csim\code_analyzer\output"
parallelismSelector::VERBO: spec:0:0: info: Will use basepath at location C:\repos\FPGA\lab2\mat_mult
parallelismSelector::VERBO: FPGA clock frequency is set to 100 MHz
parallelismSelector::VERBO: Will use user-driven complete partitioning settings
parallelismSelector::VERBO: Arrays with less than or equal to 4 elements that appear in the codegen directives will be completely partitioned
parallelismSelector::VERBO: spec:0:0: info: Will use IR Module file at location C:\repos\FPGA\lab2\mat_mult\array_mult\hls\csim\code_analyzer\.internal\instrument\app_0\project.symbols.bc
parallelismSelector::VERBO: FPGA frequency: 100000000 Hz
parallelismSelector::VERBO: Using FPGA frequency for HLS estimations: 100000000 Hz
parallelismSelector::VERBO: [Model Builder] Extracting logic model object from: C:\Xilinx\Vitis_HLS\2024.1\vcxx\data\platform\logic\zynq.logic
parallelismSelector::VERBO: Using Program Model file: C:\repos\FPGA\lab2\mat_mult\array_mult\hls\csim\code_analyzer\output\reduced_programmodel.app
parallelismSelector::VERBO: Device characteristics: Area -- (LUTs: 53200, FFs: 106400, DSPs: 220, BRAMs: 280, URAMs: 0)
parallelismSelector::VERBO: Maximum area for the hardware functions: AreaConstraint -- (LUTs: 53200, FFs: 106400, DSPs: 220, BRAMs: 280, URAMs: 0)
parallelismSelector::VERBO: Code Analyzer Id: 0
parallelismSelector::VERBO: Dataflow Hardware Function: _Z10array_multRN3hls6streamINS_4axisI6ap_intILi32EELy0ELy0ELy0ELh56ELb0EEELi0EEEPS3_S6_
parallelismSelector::VERBO: Adding outline as primary transformation
parallelismSelector::VERBO: RecipeFile: "C:\repos\FPGA\lab2\mat_mult\array_mult\hls\csim\code_analyzer\.internal\dataflow\0\recipe.json"
parallelismSelector::VERBO: Applying transformation: (region_outline)
parallelismSelector::VERBO: Applying transformation: (outline)
parallelismSelector::VERBO: Alias Equivalence: (Var <- { Pointees })
                              254 <- {254}
                              255 <- {255}
                              256 <- {256}
                              262 <- {261}
                              263 <- {254}
                              265 <- {256}
                              267 <- {261}
                              268 <- {255}
                            
parallelismSelector::VERBO: Variable Infos:
parallelismSelector::VERBO:     'in_a' C:/repos/FPGA/lab2/mat_mult\../matrix_mult.cpp:13:0 VariableId 254
                                  ElementBitsize=64
                                  IsHlsStream=yes
                                  FunctionId= 323
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HlsStream= { Depth: 2, BitWidth: 96, NumElems: 1}
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'in_b' C:/repos/FPGA/lab2/mat_mult\../matrix_mult.cpp:13:0 VariableId 255
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 323
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=yes
                                  Elements=[ 25 ]
                                  HlsStream=--
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'result' C:/repos/FPGA/lab2/mat_mult\../matrix_mult.cpp:13:0 VariableId 256
                                  ElementBitsize=64
                                  IsHlsStream=yes
                                  FunctionId= 323
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HlsStream= { Depth: 2, BitWidth: 96, NumElems: 1}
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'mult_acc' C:/repos/FPGA/lab2/mat_mult\../matrix_mult.cpp:22:0 VariableId 260
                                  ElementBitsize=96
                                  IsHlsStream=no
                                  FunctionId= 325
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HlsStream=--
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'in_a_store' C:/repos/FPGA/lab2/mat_mult\../matrix_mult.cpp:23:0 VariableId 261
                                  ElementBitsize=96
                                  IsHlsStream=no
                                  FunctionId= 323
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=no
                                  Elements=[ 25 ]
                                  HlsStream=--
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'in_a_store' C:/repos/FPGA/lab2/mat_mult\../matrix_mult.cpp:23:0 VariableId 262
                                  ElementBitsize=96
                                  IsHlsStream=no
                                  FunctionId= 324
                                  IsArray=yes
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[--,  25 ]
                                  HlsStream=--
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'in_a' C:/repos/FPGA/lab2/mat_mult\../matrix_mult.cpp:13:0 VariableId 263
                                  ElementBitsize=64
                                  IsHlsStream=yes
                                  FunctionId= 324
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HlsStream= { Depth: 2, BitWidth: 96, NumElems: 1}
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'result' C:/repos/FPGA/lab2/mat_mult\../matrix_mult.cpp:13:0 VariableId 265
                                  ElementBitsize=64
                                  IsHlsStream=yes
                                  FunctionId= 325
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HlsStream= { Depth: 2, BitWidth: 96, NumElems: 1}
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'in_a_store' C:/repos/FPGA/lab2/mat_mult\../matrix_mult.cpp:23:0 VariableId 267
                                  ElementBitsize=96
                                  IsHlsStream=no
                                  FunctionId= 325
                                  IsArray=yes
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[--,  25 ]
                                  HlsStream=--
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'in_b' C:/repos/FPGA/lab2/mat_mult\../matrix_mult.cpp:13:0 VariableId 268
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 325
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=yes
                                  Elements=[ 25 ]
                                  HlsStream=--
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO: Equivalence table
                             Object with value: 254 is mapped to the object with value: 254
                             Object with value: 255 is mapped to the object with value: 255
                             Object with value: 256 is mapped to the object with value: 256
                             Object with value: 261 is mapped to the object with value: 261
                             Object with value: 262 is mapped to the object with value: 261
                             Object with value: 263 is mapped to the object with value: 254
                             Object with value: 265 is mapped to the object with value: 256
                             Object with value: 267 is mapped to the object with value: 261
                             Object with value: 268 is mapped to the object with value: 255
                            
parallelismSelector::VERBO: Creating MAs for _GLOBAL__sub_I_tb_matrix_mult.cpp
parallelismSelector::VERBO: Creating MAs for __cxx_global_var_init
parallelismSelector::VERBO: Creating MAs for _GLOBAL__sub_I_matrix_mult.cpp
parallelismSelector::VERBO: Creating MAs for __cxx_global_var_init.2
parallelismSelector::VERBO: Creating MAs for _GLOBAL__sub_I_matrix_mult.cpp.6
parallelismSelector::VERBO: Creating MAs for __cxx_global_var_init.7
parallelismSelector::VERBO: Creating MAs for _Z10array_multRN3hls6streamINS_4axisI6ap_intILi32EELy0ELy0ELy0ELh56ELb0EEELi0EEEPS3_S6_
parallelismSelector::VERBO: Creating MAs for Outline_T3_F323_R2_Loop
parallelismSelector::VERBO:     HMA (VariableId 262)  store i32 %i37, i32* %i10, align 4, !dbg !9034 Scev: {%in_a_store,+,12}<nw><%for.body>: IndexFunction: 0 3
parallelismSelector::VERBO:     HMA (VariableId 262)  store i4 %i40, i4* %i11, align 4, !dbg !9034 Scev: {(4 + %in_a_store),+,12}<nw><%for.body>: IndexFunction: 4 12
parallelismSelector::VERBO:     HMA (VariableId 262)  store i4 %i43, i4* %i12, align 1, !dbg !9034 Scev: {(5 + %in_a_store),+,12}<nw><%for.body>: IndexFunction: 5 12
parallelismSelector::VERBO:     HMA (VariableId 262)  store i8 %i44, i8* %i13, align 2, !dbg !9034 Scev: {(6 + %in_a_store),+,12}<nw><%for.body>: IndexFunction: 6 12
parallelismSelector::VERBO:     HMA (VariableId 262)  store i1 %i47, i1* %i14, align 1, !dbg !9034 Scev: {(7 + %in_a_store),+,12}<nw><%for.body>: IndexFunction: 7 12
parallelismSelector::VERBO:     HMA (VariableId 262)  store i8 %i48, i8* %i15, align 4, !dbg !9034 Scev: {(8 + %in_a_store),+,12}<nw><%for.body>: IndexFunction: 8 12
parallelismSelector::VERBO:     HMA (VariableId 262)  store i8 %i49, i8* %i16, align 1, !dbg !9034 Scev: {(9 + %in_a_store),+,12}<nw><%for.body>: IndexFunction: 9 12
parallelismSelector::VERBO:     HMA (VariableId 262)  store i8 %i8.elt14.elt, i8* %Out.repack15.repack.i, align 2, !dbg !9034 Scev: {(10 + %in_a_store),+,12}<nw><%for.body>: IndexFunction: 10 12
parallelismSelector::VERBO:     HMA (VariableId 262)  store i8 %i8.elt14.elt16, i8* %Out.repack15.repack17.i, align 1, !dbg !9034 Scev: {(11 + %in_a_store),+,12}<nw><%for.body>: IndexFunction: 11 12
parallelismSelector::VERBO: Creating MAs for Outline_T4_F323_R14_Loop
parallelismSelector::VERBO:     HMA (VariableId 267)  %i35 = load i32, i32* %data27, align 4, !dbg !9088, !tbaa !9089 Scev: {{%in_a_store,+,60}<%for.body8>,+,12}<nuw><%for.body17>: IndexFunction: 0 3 0 15
parallelismSelector::VERBO:     HMA (VariableId 268)  %i36 = load i32, i32* %arrayidx35, align 4, !dbg !9088, !tbaa !9089 Scev: {{%in_b,+,4}<nuw><%for.body12>,+,20}<%for.body17>: IndexFunction: 0 5 1 0
parallelismSelector::VERBO:     HMA (VariableId 267)  %.unpack.unpack.i23 = load i1, i1* %last, align 1, !dbg !9045 Scev: {{(7 + %in_a_store),+,60}<%for.body8>,+,12}<nuw><%for.body17>: IndexFunction: 7 12 0 60
parallelismSelector::VERBO:     HMA (VariableId 267)  %i52 = load i4, i4* %keep, align 4, !dbg !9046 Scev: {{(4 + %in_a_store),+,60}<%for.body8>,+,12}<nuw><%for.body17>: IndexFunction: 4 12 0 60
parallelismSelector::VERBO:     HMA (VariableId 267)  %i58 = load i4, i4* %strb, align 1, !dbg !9046 Scev: {{(5 + %in_a_store),+,60}<%for.body8>,+,12}<nuw><%for.body17>: IndexFunction: 5 12 0 60
parallelismSelector::VERBO: Nesting structure:
                            +- Loop with id 30, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 25, StaticTripCountUpperBound= 25, MaxDynamicTripCount= 25, MinDynamicTripCount= 25, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=C:/repos/FPGA/lab2/mat_mult\../matrix_mult.cpp:26:2, Vars=254,261,
                            +- Loop with id 27, Label=ROWS_LOOP, HasPerfectlyNestedSubLoop=1, HasComputableTotalTC=1, TripCount= 5, StaticTripCountUpperBound= 5, MaxDynamicTripCount= 5, MinDynamicTripCount= 5, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=C:/repos/FPGA/lab2/mat_mult\../matrix_mult.cpp:30:13
                               +- Loop with id 28, Label=COLS_LOOP, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 5, StaticTripCountUpperBound= 5, MaxDynamicTripCount= 5, MinDynamicTripCount= 5, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=C:/repos/FPGA/lab2/mat_mult\../matrix_mult.cpp:32:14, Vars=256,
                                  +- Loop with id 29, Label=MULT_ACC_LOOP, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 5, StaticTripCountUpperBound= 5, MaxDynamicTripCount= 5, MinDynamicTripCount= 5, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=C:/repos/FPGA/lab2/mat_mult\../matrix_mult.cpp:36:19, Vars=255,261,
                            
parallelismSelector::VERBO: Nesting structure after dynamic trip count update:
                            +- Loop with id 30, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 25, StaticTripCountUpperBound= 25, MaxDynamicTripCount= 25, MinDynamicTripCount= 25, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=C:/repos/FPGA/lab2/mat_mult\../matrix_mult.cpp:26:2, Vars=254,261,
                            +- Loop with id 27, Label=ROWS_LOOP, HasPerfectlyNestedSubLoop=1, HasComputableTotalTC=1, TripCount= 5, StaticTripCountUpperBound= 5, MaxDynamicTripCount= 5, MinDynamicTripCount= 5, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=C:/repos/FPGA/lab2/mat_mult\../matrix_mult.cpp:30:13
                               +- Loop with id 28, Label=COLS_LOOP, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 5, StaticTripCountUpperBound= 5, MaxDynamicTripCount= 5, MinDynamicTripCount= 5, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=C:/repos/FPGA/lab2/mat_mult\../matrix_mult.cpp:32:14, Vars=256,
                                  +- Loop with id 29, Label=MULT_ACC_LOOP, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 5, StaticTripCountUpperBound= 5, MaxDynamicTripCount= 5, MinDynamicTripCount= 5, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=C:/repos/FPGA/lab2/mat_mult\../matrix_mult.cpp:36:19, Vars=255,261,
                            
parallelismSelector::VERBO: Function 'array_mult' not inlined as per top-levels
parallelismSelector::VERBO: Function 'Outline_T3_F323_R2_Loop' not inlined as per dataflow task
parallelismSelector::VERBO: Function 'Outline_T4_F323_R14_Loop' not inlined as per dataflow task
parallelismSelector::VERBO: Nesting structure after static trip count upper bound calculation for symbolically bounded loops:
                            +- Loop with id 30, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 25, StaticTripCountUpperBound= 25, MaxDynamicTripCount= 25, MinDynamicTripCount= 25, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=C:/repos/FPGA/lab2/mat_mult\../matrix_mult.cpp:26:2, Vars=254,261,
                            +- Loop with id 27, Label=ROWS_LOOP, HasPerfectlyNestedSubLoop=1, HasComputableTotalTC=1, TripCount= 5, StaticTripCountUpperBound= 5, MaxDynamicTripCount= 5, MinDynamicTripCount= 5, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=C:/repos/FPGA/lab2/mat_mult\../matrix_mult.cpp:30:13
                               +- Loop with id 28, Label=COLS_LOOP, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 5, StaticTripCountUpperBound= 5, MaxDynamicTripCount= 5, MinDynamicTripCount= 5, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=C:/repos/FPGA/lab2/mat_mult\../matrix_mult.cpp:32:14, Vars=256,
                                  +- Loop with id 29, Label=MULT_ACC_LOOP, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 5, StaticTripCountUpperBound= 5, MaxDynamicTripCount= 5, MinDynamicTripCount= 5, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=C:/repos/FPGA/lab2/mat_mult\../matrix_mult.cpp:36:19, Vars=255,261,
                            
parallelismSelector::VERBO: LCDs collected in function '_GLOBAL__sub_I_tb_matrix_mult':
parallelismSelector::VERBO: LCDs collected in function '__cxx_global_var_init':
parallelismSelector::VERBO: LCDs collected in function '_GLOBAL__sub_I_matrix_mult':
parallelismSelector::VERBO: LCDs collected in function '__cxx_global_var_init':
parallelismSelector::VERBO: LCDs collected in function '_GLOBAL__sub_I_matrix_mult':
parallelismSelector::VERBO: LCDs collected in function '__cxx_global_var_init':
parallelismSelector::VERBO: LCDs collected in function 'array_mult':
parallelismSelector::VERBO: LCDs collected in function 'Outline_T3_F323_R2_Loop':
parallelismSelector::VERBO:     LoopId 30 with label '--', hasRAW: 1
parallelismSelector::VERBO:         Recurrence: LCD=1
parallelismSelector::VERBO:          Src: '2:3' "C:/repos/FPGA/lab2/mat_mult\../matrix_mult.cpp":27:8
parallelismSelector::VERBO:                %i8 = call %"struct.hls::axis.15" @"llvm.fpga.fifo.pop.s_struct.hls::axis.15s.p0s_struct.hls::axis.15s"(%"struct.hls::axis.15"* nonnull %.field) #9, !dbg !9034
parallelismSelector::VERBO:          Sink: '2:3' "C:/repos/FPGA/lab2/mat_mult\../matrix_mult.cpp":27:8
parallelismSelector::VERBO:                 %i8 = call %"struct.hls::axis.15" @"llvm.fpga.fifo.pop.s_struct.hls::axis.15s.p0s_struct.hls::axis.15s"(%"struct.hls::axis.15"* nonnull %.field) #9, !dbg !9034
parallelismSelector::VERBO: LCDs collected in function 'Outline_T4_F323_R14_Loop':
parallelismSelector::VERBO:     LoopId 27 with label ' ROWS_LOOP', hasRAW: 1
parallelismSelector::VERBO:         Recurrence: LCD=2
parallelismSelector::VERBO:          Src: '5:24' "C:/repos/FPGA/lab2/mat_mult\../matrix_mult.cpp":45:11
parallelismSelector::VERBO:                call void @"llvm.fpga.fifo.push.s_struct.hls::axis.15s.p0s_struct.hls::axis.15s"(%"struct.hls::axis.15" %i7631, %"struct.hls::axis.15"* nonnull %.field3) #9, !dbg !9073
parallelismSelector::VERBO:          Sink: '5:24' "C:/repos/FPGA/lab2/mat_mult\../matrix_mult.cpp":45:11
parallelismSelector::VERBO:                 call void @"llvm.fpga.fifo.push.s_struct.hls::axis.15s.p0s_struct.hls::axis.15s"(%"struct.hls::axis.15" %i7631, %"struct.hls::axis.15"* nonnull %.field3) #9, !dbg !9073
parallelismSelector::VERBO:     LoopId 28 with label ' COLS_LOOP', hasRAW: 1
parallelismSelector::VERBO:         Recurrence: LCD=1
parallelismSelector::VERBO:          Src: '5:24' "C:/repos/FPGA/lab2/mat_mult\../matrix_mult.cpp":45:11
parallelismSelector::VERBO:                call void @"llvm.fpga.fifo.push.s_struct.hls::axis.15s.p0s_struct.hls::axis.15s"(%"struct.hls::axis.15" %i7631, %"struct.hls::axis.15"* nonnull %.field3) #9, !dbg !9073
parallelismSelector::VERBO:          Sink: '5:24' "C:/repos/FPGA/lab2/mat_mult\../matrix_mult.cpp":45:11
parallelismSelector::VERBO:                 call void @"llvm.fpga.fifo.push.s_struct.hls::axis.15s.p0s_struct.hls::axis.15s"(%"struct.hls::axis.15" %i7631, %"struct.hls::axis.15"* nonnull %.field3) #9, !dbg !9073
parallelismSelector::VERBO:     LoopId 29 with label ' MULT_ACC_LOOP', hasRAW: 0
parallelismSelector::VERBO: Max iterations for loop 27 are 5
parallelismSelector::VERBO:  - loop 27 is  C:/repos/FPGA/lab2/mat_mult\../matrix_mult.cpp:30:13
parallelismSelector::VERBO: Max iterations for loop 29 are 5
parallelismSelector::VERBO:  - loop 29 is  C:/repos/FPGA/lab2/mat_mult\../matrix_mult.cpp:36:19
parallelismSelector::VERBO: Partitioning variable 'in_b' C:/repos/FPGA/lab2/mat_mult\../matrix_mult.cpp:13:0 VariableId 255
parallelismSelector::VERBO: Partitioning variable 'in_a_store' C:/repos/FPGA/lab2/mat_mult\../matrix_mult.cpp:23:0 VariableId 261
parallelismSelector::VERBO: Initial branch:
                            FunctionPipelineTopLevel: Maybe
                            Reshape {dim 0: cyclic 1, 5 complete} (VariableName in_b) (VariableId 255)
                            Partition {dim 0: cyclic 1, 5 complete} (VariableName in_a_store) (VariableId 261)
                            +- pipeline, unroll with factors 1 (LoopId 30)
                            +- pipeline, unroll with factors 1, 5 (Label ROWS_LOOP) (LoopId 27)
                               +- pipeline, unroll with factors 1 (Label COLS_LOOP) (LoopId 28)
                                  +- pipeline, unroll with factors 1, 5 (Label MULT_ACC_LOOP) (LoopId 29)
                            
parallelismSelector::VERBO: Initial branch after first round of constraints:
                            FunctionPipelineTopLevel: Maybe
                            Reshape {dim 0: cyclic 1, 5 complete} (VariableName in_b) (VariableId 255)
                            Partition {dim 0: cyclic 1, 5 complete} (VariableName in_a_store) (VariableId 261)
                            +- pipeline, unroll with factors 1 (LoopId 30)
                            +- pipeline, unroll with factors 1, 5 (Label ROWS_LOOP) (LoopId 27)
                               +- pipeline, unroll with factors 1 (Label COLS_LOOP) (LoopId 28)
                                  +- pipeline, unroll with factors 1, 5 (Label MULT_ACC_LOOP) (LoopId 29)
                            
parallelismSelector::VERBO: Nesting structure after user pragma constraints:
                            +- Loop with id 30, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 25, StaticTripCountUpperBound= 25, MaxDynamicTripCount= 25, MinDynamicTripCount= 25, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=C:/repos/FPGA/lab2/mat_mult\../matrix_mult.cpp:26:2, Vars=254,261,
                            +- Loop with id 27, Label=ROWS_LOOP, HasPerfectlyNestedSubLoop=1, HasComputableTotalTC=1, TripCount= 5, StaticTripCountUpperBound= 5, MaxDynamicTripCount= 5, MinDynamicTripCount= 5, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=C:/repos/FPGA/lab2/mat_mult\../matrix_mult.cpp:30:13
                               +- Loop with id 28, Label=COLS_LOOP, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 5, StaticTripCountUpperBound= 5, MaxDynamicTripCount= 5, MinDynamicTripCount= 5, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=C:/repos/FPGA/lab2/mat_mult\../matrix_mult.cpp:32:14, Vars=256,
                                  +- Loop with id 29, Label=MULT_ACC_LOOP, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 5, StaticTripCountUpperBound= 5, MaxDynamicTripCount= 5, MinDynamicTripCount= 5, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=C:/repos/FPGA/lab2/mat_mult\../matrix_mult.cpp:36:19, Vars=255,261,
                            
parallelismSelector::VERBO: Initial branch after applying user pragma constraints:
                            FunctionPipelineTopLevel: Maybe
                            Reshape {dim 0: cyclic 1, 5 complete} (VariableName in_b) (VariableId 255)
                            Partition {dim 0: cyclic 1, 5 complete} (VariableName in_a_store) (VariableId 261)
                            +- pipeline, unroll with factors 1 (LoopId 30)
                            +- pipeline, unroll with factors 1, 5 (Label ROWS_LOOP) (LoopId 27)
                               +- pipeline, unroll with factors 1 (Label COLS_LOOP) (LoopId 28)
                                  +- pipeline, unroll with factors 1, 5 (Label MULT_ACC_LOOP) (LoopId 29)
                            
parallelismSelector::VERBO: FunctionPipeline is not applicable since at least one loop does not have full unroll setting available
parallelismSelector::VERBO: Initial branch after applying Xilinx constraints:
                            FunctionPipelineTopLevel: No
                            Reshape {dim 0: cyclic 1, 5 complete} (VariableName in_b) (VariableId 255)
                            Partition {dim 0: cyclic 1, 5 complete} (VariableName in_a_store) (VariableId 261)
                            +- pipeline, unroll with factors 1 (LoopId 30)
                            +- unroll with factors 1 (Label ROWS_LOOP) (LoopId 27)
                               +- pipeline, unroll with factors 1 (Label COLS_LOOP) (LoopId 28)
                                  +- pipeline, unroll with factors 1, 5 (Label MULT_ACC_LOOP) (LoopId 29)
                            
parallelismSelector::VERBO: DataflowConstrainer: Constraining Func/Loop with Id 323
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=254
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=256
parallelismSelector::VERBO: DataflowConstrainer: Constrained: VarId=255
parallelismSelector::VERBO: DataflowConstrainer: Not constrained: VarId=261
parallelismSelector::VERBO: Initial branch after applying dataflow constraints:
                            FunctionPipelineTopLevel: No
                            Reshape {dim 0: cyclic 1} (VariableName in_b) (VariableId 255)
                            Partition {dim 0: cyclic 1, 5 complete} (VariableName in_a_store) (VariableId 261)
                            +- pipeline, unroll with factors 1 (LoopId 30)
                            +- unroll with factors 1 (Label ROWS_LOOP) (LoopId 27)
                               +- pipeline, unroll with factors 1 (Label COLS_LOOP) (LoopId 28)
                                  +- pipeline, unroll with factors 1, 5 (Label MULT_ACC_LOOP) (LoopId 29)
                            
parallelismSelector::VERBO: Removing reshape options from the design space because optimizing reshape is disabled
                            
parallelismSelector::VERBO: Initial branch after applying heuristic constraints:
                            FunctionPipelineTopLevel: No
                            Reshape {dim 0: cyclic 1} (VariableName in_b) (VariableId 255)
                            Partition {dim 0: cyclic 1, 5 complete} (VariableName in_a_store) (VariableId 261)
                            +- pipeline, unroll with factors 1 (LoopId 30)
                            +- unroll with factors 1 (Label ROWS_LOOP) (LoopId 27)
                               +- pipeline, unroll with factors 1 (Label COLS_LOOP) (LoopId 28)
                                  +- pipeline, unroll with factors 1, 5 (Label MULT_ACC_LOOP) (LoopId 29)
                            
parallelismSelector::VERBO: Initial branch after applying second round of Xilinx constraints:
                            FunctionPipelineTopLevel: No
                            Reshape {dim 0: cyclic 1} (VariableName in_b) (VariableId 255)
                            Partition {dim 0: cyclic 1, 5 complete} (VariableName in_a_store) (VariableId 261)
                            +- pipeline, unroll with factors 1 (LoopId 30)
                            +- unroll with factors 1 (Label ROWS_LOOP) (LoopId 27)
                               +- pipeline, unroll with factors 1 (Label COLS_LOOP) (LoopId 28)
                                  +- pipeline, unroll with factors 1, 5 (Label MULT_ACC_LOOP) (LoopId 29)
                            
parallelismSelector::VERBO: Initial branch after PerfEst evaluation constraints:
                            FunctionPipelineTopLevel: No
                            Reshape {dim 0: cyclic 1} (VariableName in_b) (VariableId 255)
                            Partition {dim 0: cyclic 1} (VariableName in_a_store) (VariableId 261)
                            +- unroll with factors 1 (LoopId 30)
                            +- unroll with factors 1 (Label ROWS_LOOP) (LoopId 27)
                               +- unroll with factors 1 (Label COLS_LOOP) (LoopId 28)
                                  +- unroll with factors 1 (Label MULT_ACC_LOOP) (LoopId 29)
                            
parallelismSelector::VERBO: Initial constrained branch:
                            FunctionPipelineTopLevel: No
                            Reshape {dim 0: cyclic 1} (VariableName in_b) (VariableId 255)
                            Partition {dim 0: cyclic 1} (VariableName in_a_store) (VariableId 261)
                            +- unroll with factors 1 (LoopId 30)
                            +- unroll with factors 1 (Label ROWS_LOOP) (LoopId 27)
                               +- unroll with factors 1 (Label COLS_LOOP) (LoopId 28)
                                  +- unroll with factors 1 (Label MULT_ACC_LOOP) (LoopId 29)
                            
parallelismSelector::VERBO: HPE - Calculating latency and area for design space...
                            Setting Space: FunctionPipelineTopLevel: No
                            Reshape {dim 0: cyclic 1} (VariableId 255)
                            Partition {dim 0: cyclic 1} (VariableId 261)
                            +- unroll with factors 1 (LoopId 30)
                            +- unroll with factors 1 (Label ROWS_LOOP) (LoopId 27)
                               +- unroll with factors 1 (Label COLS_LOOP) (LoopId 28)
                                  +- unroll with factors 1 (Label MULT_ACC_LOOP) (LoopId 29)
                            
parallelismSelector::VERBO: Calculating latency for top level hw function: array_mult
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(3 F=324) (262->261)(263->254)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 262 is mapped to the object with value: 261
                             Object with value: 263 is mapped to the object with value: 254
                            
parallelismSelector::VERBO: Analyzing Loop "for.body" (LoopId 30):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 30
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1}
parallelismSelector::VERBO:        - Critical path: for.body
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:        - IIMem: {1: 4.5}, OwnedIIMem: {1: 4.5}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:30 V:261{1: 4}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:30{1: 1}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:300
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T3_F323_R2_Loop" (FunctionId 324):
parallelismSelector::VERBO:         LoopId: 30, TC: 25, IL: {1: 1}, IIMem: {1: 4.5}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 125
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 30): 125
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T3_F323_R2_Loop
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 126}
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 126}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 126}
parallelismSelector::VERBO:        - Critical path: newFuncRoot, for.end, for.body
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:30 V:261{1: 4}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:30{1: 1}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:300
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(4 F=325) (265->256)(267->261)(268->255)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 265 is mapped to the object with value: 256
                             Object with value: 267 is mapped to the object with value: 261
                             Object with value: 268 is mapped to the object with value: 255
                            
parallelismSelector::VERBO: Analyzing Loop "MULT_ACC_LOOP" (LoopId 29):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 29 Label: MULT_ACC_LOOP
parallelismSelector::VERBO:          - EndCycles: for.body17 -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2}
parallelismSelector::VERBO:        - Critical path: for.body17
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:     Recurrence: Circuit=6:0 -> 6:13 -> 6:0
parallelismSelector::VERBO:       distance=1
parallelismSelector::VERBO:        - IIMem: {1: 2}, OwnedIIMem: {1: 2}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:29 V:261{1: 1}
parallelismSelector::VERBO:       L:30 V:261{1: 4}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:29{1: 2}
parallelismSelector::VERBO:       L:30{1: 1}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:291
parallelismSelector::VERBO:       L:300
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "COLS_LOOP" (LoopId 28):
parallelismSelector::VERBO:         LoopId: 29, Label: MULT_ACC_LOOP, TC: 5, IL: {1: 2}, IIMem: {1: 2}, IIDep 1
parallelismSelector::VERBO:         	unroll 1 Cycles: 15
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 29): 15
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 28 Label: COLS_LOOP
parallelismSelector::VERBO:          - EndCycles: for.body12 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.body17 -> {1: 15}
parallelismSelector::VERBO:          - EndCycles: for.end81 -> {1: 16}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 16}
parallelismSelector::VERBO:        - Critical path: for.body12, for.body17, for.end81
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:        - IIMem: {1: 0}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:28 V:261{1: 1}
parallelismSelector::VERBO:       L:29 V:261{1: 1}
parallelismSelector::VERBO:       L:30 V:261{1: 4}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:28{1: 16}
parallelismSelector::VERBO:       L:29{1: 2}
parallelismSelector::VERBO:       L:30{1: 1}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:280
parallelismSelector::VERBO:       L:291
parallelismSelector::VERBO:       L:300
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "ROWS_LOOP" (LoopId 27):
parallelismSelector::VERBO:         LoopId: 28, Label: COLS_LOOP, TC: 5, IL: {1: 16}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 80
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 28): 80
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 27 Label: ROWS_LOOP
parallelismSelector::VERBO:          - EndCycles: for.body8 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end88 -> {1: 80}
parallelismSelector::VERBO:          - EndCycles: for.end81 -> {1: 80}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 80}
parallelismSelector::VERBO:        - Critical path: for.body12, for.body8, for.end88, for.end81
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:        - IIMem: {1: 0}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:27 V:261{1: 1}
parallelismSelector::VERBO:       L:28 V:261{1: 1}
parallelismSelector::VERBO:       L:29 V:261{1: 1}
parallelismSelector::VERBO:       L:30 V:261{1: 4}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:27{1: 80}
parallelismSelector::VERBO:       L:28{1: 16}
parallelismSelector::VERBO:       L:29{1: 2}
parallelismSelector::VERBO:       L:30{1: 1}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:270
parallelismSelector::VERBO:       L:280
parallelismSelector::VERBO:       L:291
parallelismSelector::VERBO:       L:300
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T4_F323_R14_Loop" (FunctionId 325):
parallelismSelector::VERBO:         LoopId: 27, Label: ROWS_LOOP, TC: 5, IL: {1: 80}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 400
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 27): 400
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T4_F323_R14_Loop
parallelismSelector::VERBO:          - EndCycles: for.end95 -> {1: 402}
parallelismSelector::VERBO:          - EndCycles: for.end88 -> {1: 402}
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 402}
parallelismSelector::VERBO:        - Critical path: for.end95, for.body8, for.end88, newFuncRoot
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:27 V:261{1: 1}
parallelismSelector::VERBO:       L:28 V:261{1: 1}
parallelismSelector::VERBO:       L:29 V:261{1: 1}
parallelismSelector::VERBO:       L:30 V:261{1: 4}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:27{1: 80}
parallelismSelector::VERBO:       L:28{1: 16}
parallelismSelector::VERBO:       L:29{1: 2}
parallelismSelector::VERBO:       L:30{1: 1}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:270
parallelismSelector::VERBO:       L:280
parallelismSelector::VERBO:       L:291
parallelismSelector::VERBO:       L:300
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "array_mult" (FunctionId 323):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: _Z10array_multRN3hls6streamINS_4axisI6ap_intILi32EELy0ELy0ELy0ELh56ELb0EEELi0EEEPS3_S6_
parallelismSelector::VERBO:          - EndCycles: codeRepl1 -> {1: 531}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end95_iso9 -> {1: 531}
parallelismSelector::VERBO:          - EndCycles: codeRepl -> {1: 128}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 531}
parallelismSelector::VERBO:        - Critical path: codeRepl1, entry, for.end95_iso9, codeRepl
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:27 V:261{1: 1}
parallelismSelector::VERBO:       L:28 V:261{1: 1}
parallelismSelector::VERBO:       L:29 V:261{1: 1}
parallelismSelector::VERBO:       L:30 V:261{1: 4}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:27{1: 80}
parallelismSelector::VERBO:       L:28{1: 16}
parallelismSelector::VERBO:       L:29{1: 2}
parallelismSelector::VERBO:       L:30{1: 1}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:270
parallelismSelector::VERBO:       L:280
parallelismSelector::VERBO:       L:291
parallelismSelector::VERBO:       L:300
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Filling in latencies and intervals per loop...
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     LoopId: 30, TC: 25, IL: {1: 1}, IIMem: {1: 4.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 5
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 30, TC: 25, IL: {1: 1}, IIMem: {1: 4.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 125
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     LoopId: 29, Label: MULT_ACC_LOOP, TC: 5, IL: {1: 2}, IIMem: {1: 2}, IIDep 1
parallelismSelector::VERBO:     	unroll 1 Cycles: 3
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 29, Label: MULT_ACC_LOOP, TC: 5, IL: {1: 2}, IIMem: {1: 2}, IIDep 1
parallelismSelector::VERBO:     	unroll 1 Cycles: 15
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     LoopId: 28, Label: COLS_LOOP, TC: 5, IL: {1: 16}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 16
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 28, Label: COLS_LOOP, TC: 5, IL: {1: 16}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 80
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     LoopId: 27, Label: ROWS_LOOP, TC: 5, IL: {1: 80}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 80
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 27, Label: ROWS_LOOP, TC: 5, IL: {1: 80}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 400
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: _Z10array_multRN3hls6streamINS_4axisI6ap_intILi32EELy0ELy0ELy0ELh56ELb0EEELi0EEEPS3_S6_ : 323
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(3 F=324) (262->261)(263->254)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 262 is mapped to the object with value: 261
                             Object with value: 263 is mapped to the object with value: 254
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T3_F323_R2_Loop : 324
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 30
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {30: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 264 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 12 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 264 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(4 F=325) (265->256)(267->261)(268->255)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 265 is mapped to the object with value: 256
                             Object with value: 267 is mapped to the object with value: 261
                             Object with value: 268 is mapped to the object with value: 255
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T4_F323_R14_Loop : 325
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 27
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 28
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 29
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {29: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 394 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 258 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 29 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 418 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 24 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 28 LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 494 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 76 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 494 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 261
parallelismSelector::VERBO:     Array bits: 2400. Elements: 25. Element bits: 96
parallelismSelector::VERBO:     Estimate statically allocated area assuming the BRAM resource type
parallelismSelector::VERBO:         Would allocate 3 BRAMs according to the partition factor
parallelismSelector::VERBO: Initial constrained branch with estimates:
                            FunctionPipelineTopLevel: No
                            Reshape {dim 0: cyclic 1} (VariableId 255)
                            Partition {dim 0: cyclic 1} (VariableId 261)
                               +- Penalty on LoopId 27: {1: lat/intv 1} (unroll: latency/interval)
                               +- Penalty on LoopId 28: {1: lat/intv 1} (unroll: latency/interval)
                               +- Penalty on LoopId 29: {1: lat/intv 1} (unroll: latency/interval)
                               +- Penalty on LoopId 30: {1: lat/intv 4} (unroll: latency/interval)
                            +- unroll with factors 1 (LoopId 30), min-max latency/interval: {unroll 1: lat/intv 125}
                               +- Access to VariableId 261: {1: lat/intv 4} (unroll: latency/interval)
                            +- unroll with factors 1 (LoopId 27 [ROWS_LOOP]), min-max latency/interval: {unroll 1: lat/intv 400}
                               +- Access to VariableId 261: {1: lat/intv 1} (unroll: latency/interval)
                               +- unroll with factors 1 (LoopId 28 [COLS_LOOP]), min-max latency/interval: {unroll 1: lat/intv 80}
                                  +- Access to VariableId 261: {1: lat/intv 1} (unroll: latency/interval)
                                  +- unroll with factors 1 (LoopId 29 [MULT_ACC_LOOP]), min-max latency/interval: {unroll 1: lat/intv 15}
                                     +- Access to VariableId 261: {1: lat/intv 1} (unroll: latency/interval)
                            Id:  0 contains valid solution: maybe, min-max latency/interval: lat 531 intv 532, min-max area: LUTs: 778 FFs: 2 DSPs: 3 BRAMs: 3
parallelismSelector::VERBO: Initial FPGA area occupied (min): Area -- (LUTs: 778, FFs: 2, DSPs: 3, BRAMs: 3, URAMs: 0)
parallelismSelector::VERBO: Initial FPGA area occupied (max): Area -- (LUTs: 778, FFs: 2, DSPs: 3, BRAMs: 3, URAMs: 0)
parallelismSelector::VERBO: HPE - Calculating latency and area for design space...
                            Setting Space: FunctionPipelineTopLevel: No
                            Reshape {dim 0: cyclic 1} (VariableId 255)
                            Partition {dim 0: cyclic 1} (VariableId 261)
                            +- unroll with factors 1 (LoopId 30)
                            +- unroll with factors 1 (Label ROWS_LOOP) (LoopId 27)
                               +- unroll with factors 1 (Label COLS_LOOP) (LoopId 28)
                                  +- unroll with factors 1 (Label MULT_ACC_LOOP) (LoopId 29)
                            
parallelismSelector::VERBO: Calculating latency for top level hw function: array_mult
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(3 F=324) (262->261)(263->254)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 262 is mapped to the object with value: 261
                             Object with value: 263 is mapped to the object with value: 254
                            
parallelismSelector::VERBO: Analyzing Loop "for.body" (LoopId 30):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 30
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1}
parallelismSelector::VERBO:        - Critical path: for.body
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Collect memory port metrics for LoopId: 30
                                
parallelismSelector::VERBO:     VarId: 262, number of direct accesses: 9, number of indirect accesses: 0, RequiredPorts: 9, Available ports: 2
                                
parallelismSelector::VERBO:        - IIMem: {1: 4.5}, OwnedIIMem: {1: 4.5}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:30 V:261{1: 4}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:30{1: 1}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:300
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T3_F323_R2_Loop" (FunctionId 324):
parallelismSelector::VERBO:         LoopId: 30, TC: 25, IL: {1: 1}, IIMem: {1: 4.5}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 125
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 30): 125
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T3_F323_R2_Loop
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 126}
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 126}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 126}
parallelismSelector::VERBO:        - Critical path: newFuncRoot, for.end, for.body
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:30 V:261{1: 4}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:30{1: 1}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:300
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(4 F=325) (265->256)(267->261)(268->255)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 265 is mapped to the object with value: 256
                             Object with value: 267 is mapped to the object with value: 261
                             Object with value: 268 is mapped to the object with value: 255
                            
parallelismSelector::VERBO: Analyzing Loop "MULT_ACC_LOOP" (LoopId 29):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 29 Label: MULT_ACC_LOOP
parallelismSelector::VERBO:          - EndCycles: for.body17 -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2}
parallelismSelector::VERBO:        - Critical path: for.body17
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:     Recurrence: Circuit=6:0 -> 6:13 -> 6:0
parallelismSelector::VERBO:       distance=1
parallelismSelector::VERBO:     Collect memory port metrics for LoopId: 29
                                
parallelismSelector::VERBO:     VarId: 267, number of direct accesses: 4, number of indirect accesses: 0, RequiredPorts: 4, Available ports: 2
                                
parallelismSelector::VERBO:     VarId: 268, number of direct accesses: 1, number of indirect accesses: 0, RequiredPorts: 1, Available ports: 1
                                
parallelismSelector::VERBO:        - IIMem: {1: 2}, OwnedIIMem: {1: 2}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:29 V:261{1: 1}
parallelismSelector::VERBO:       L:30 V:261{1: 4}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:29{1: 2}
parallelismSelector::VERBO:       L:30{1: 1}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:291
parallelismSelector::VERBO:       L:300
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "COLS_LOOP" (LoopId 28):
parallelismSelector::VERBO:         LoopId: 29, Label: MULT_ACC_LOOP, TC: 5, IL: {1: 2}, IIMem: {1: 2}, IIDep 1
parallelismSelector::VERBO:         	unroll 1 Cycles: 15
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 29): 15
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 28 Label: COLS_LOOP
parallelismSelector::VERBO:          - EndCycles: for.body12 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.body17 -> {1: 15}
parallelismSelector::VERBO:          - EndCycles: for.end81 -> {1: 16}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 16}
parallelismSelector::VERBO:        - Critical path: for.body12, for.body17, for.end81
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Collect memory port metrics for LoopId: 28
                                
parallelismSelector::VERBO:     VarId: 267, number of direct accesses: 0, number of indirect accesses: 4, RequiredPorts: 4, Available ports: 2
                                
parallelismSelector::VERBO:     VarId: 268, number of direct accesses: 0, number of indirect accesses: 1, RequiredPorts: 1, Available ports: 1
                                
parallelismSelector::VERBO:        - IIMem: {1: 0}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:28 V:261{1: 1}
parallelismSelector::VERBO:       L:29 V:261{1: 1}
parallelismSelector::VERBO:       L:30 V:261{1: 4}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:28{1: 16}
parallelismSelector::VERBO:       L:29{1: 2}
parallelismSelector::VERBO:       L:30{1: 1}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:280
parallelismSelector::VERBO:       L:291
parallelismSelector::VERBO:       L:300
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "ROWS_LOOP" (LoopId 27):
parallelismSelector::VERBO:         LoopId: 28, Label: COLS_LOOP, TC: 5, IL: {1: 16}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 80
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 28): 80
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 27 Label: ROWS_LOOP
parallelismSelector::VERBO:          - EndCycles: for.body8 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end88 -> {1: 80}
parallelismSelector::VERBO:          - EndCycles: for.end81 -> {1: 80}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 80}
parallelismSelector::VERBO:        - Critical path: for.body12, for.body8, for.end88, for.end81
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Collect memory port metrics for LoopId: 27
                                
parallelismSelector::VERBO:     VarId: 267, number of direct accesses: 0, number of indirect accesses: 4, RequiredPorts: 4, Available ports: 2
                                
parallelismSelector::VERBO:     VarId: 268, number of direct accesses: 0, number of indirect accesses: 1, RequiredPorts: 1, Available ports: 1
                                
parallelismSelector::VERBO:        - IIMem: {1: 0}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:27 V:261{1: 1}
parallelismSelector::VERBO:       L:28 V:261{1: 1}
parallelismSelector::VERBO:       L:29 V:261{1: 1}
parallelismSelector::VERBO:       L:30 V:261{1: 4}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:27{1: 80}
parallelismSelector::VERBO:       L:28{1: 16}
parallelismSelector::VERBO:       L:29{1: 2}
parallelismSelector::VERBO:       L:30{1: 1}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:270
parallelismSelector::VERBO:       L:280
parallelismSelector::VERBO:       L:291
parallelismSelector::VERBO:       L:300
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T4_F323_R14_Loop" (FunctionId 325):
parallelismSelector::VERBO:         LoopId: 27, Label: ROWS_LOOP, TC: 5, IL: {1: 80}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 400
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 27): 400
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T4_F323_R14_Loop
parallelismSelector::VERBO:          - EndCycles: for.end95 -> {1: 402}
parallelismSelector::VERBO:          - EndCycles: for.end88 -> {1: 402}
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 402}
parallelismSelector::VERBO:        - Critical path: for.end95, for.body8, for.end88, newFuncRoot
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:27 V:261{1: 1}
parallelismSelector::VERBO:       L:28 V:261{1: 1}
parallelismSelector::VERBO:       L:29 V:261{1: 1}
parallelismSelector::VERBO:       L:30 V:261{1: 4}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:27{1: 80}
parallelismSelector::VERBO:       L:28{1: 16}
parallelismSelector::VERBO:       L:29{1: 2}
parallelismSelector::VERBO:       L:30{1: 1}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:270
parallelismSelector::VERBO:       L:280
parallelismSelector::VERBO:       L:291
parallelismSelector::VERBO:       L:300
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "array_mult" (FunctionId 323):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: _Z10array_multRN3hls6streamINS_4axisI6ap_intILi32EELy0ELy0ELy0ELh56ELb0EEELi0EEEPS3_S6_
parallelismSelector::VERBO:          - EndCycles: codeRepl1 -> {1: 531}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end95_iso9 -> {1: 531}
parallelismSelector::VERBO:          - EndCycles: codeRepl -> {1: 128}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 531}
parallelismSelector::VERBO:        - Critical path: codeRepl1, entry, for.end95_iso9, codeRepl
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:27 V:261{1: 1}
parallelismSelector::VERBO:       L:28 V:261{1: 1}
parallelismSelector::VERBO:       L:29 V:261{1: 1}
parallelismSelector::VERBO:       L:30 V:261{1: 4}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:27{1: 80}
parallelismSelector::VERBO:       L:28{1: 16}
parallelismSelector::VERBO:       L:29{1: 2}
parallelismSelector::VERBO:       L:30{1: 1}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:270
parallelismSelector::VERBO:       L:280
parallelismSelector::VERBO:       L:291
parallelismSelector::VERBO:       L:300
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Filling in latencies and intervals per loop...
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     LoopId: 30, TC: 25, IL: {1: 1}, IIMem: {1: 4.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 5
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 30, TC: 25, IL: {1: 1}, IIMem: {1: 4.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 125
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     LoopId: 29, Label: MULT_ACC_LOOP, TC: 5, IL: {1: 2}, IIMem: {1: 2}, IIDep 1
parallelismSelector::VERBO:     	unroll 1 Cycles: 3
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 29, Label: MULT_ACC_LOOP, TC: 5, IL: {1: 2}, IIMem: {1: 2}, IIDep 1
parallelismSelector::VERBO:     	unroll 1 Cycles: 15
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     LoopId: 28, Label: COLS_LOOP, TC: 5, IL: {1: 16}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 16
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 28, Label: COLS_LOOP, TC: 5, IL: {1: 16}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 80
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     LoopId: 27, Label: ROWS_LOOP, TC: 5, IL: {1: 80}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 80
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 27, Label: ROWS_LOOP, TC: 5, IL: {1: 80}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 400
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: _Z10array_multRN3hls6streamINS_4axisI6ap_intILi32EELy0ELy0ELy0ELh56ELb0EEELi0EEEPS3_S6_ : 323
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(3 F=324) (262->261)(263->254)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 262 is mapped to the object with value: 261
                             Object with value: 263 is mapped to the object with value: 254
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T3_F323_R2_Loop : 324
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 30
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {30: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 264 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 12 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 264 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(4 F=325) (265->256)(267->261)(268->255)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 265 is mapped to the object with value: 256
                             Object with value: 267 is mapped to the object with value: 261
                             Object with value: 268 is mapped to the object with value: 255
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T4_F323_R14_Loop : 325
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 27
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 28
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 29
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {29: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 394 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 258 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 29 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 418 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 24 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 28 LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 494 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 76 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 494 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 261
parallelismSelector::VERBO:     Array bits: 2400. Elements: 25. Element bits: 96
parallelismSelector::VERBO:     Estimate statically allocated area assuming the BRAM resource type
parallelismSelector::VERBO:         Would allocate 3 BRAMs according to the partition factor
parallelismSelector::VERBO: Estimated metrics for the application:
parallelismSelector::VERBO: Loop with Id 27:
parallelismSelector::VERBO:     Variable with Id 267 (in_a_store):
parallelismSelector::VERBO:         II mem: None
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 4 - 4
parallelismSelector::VERBO:     Variable with Id 268 (in_b):
parallelismSelector::VERBO:         II mem: None
                                    NumAvailMemPorts: 1 - 1
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Trip count: 5 - 5
parallelismSelector::VERBO:     II: 80 - 80
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 28:
parallelismSelector::VERBO:     Variable with Id 267 (in_a_store):
parallelismSelector::VERBO:         II mem: None
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 4 - 4
parallelismSelector::VERBO:     Variable with Id 268 (in_b):
parallelismSelector::VERBO:         II mem: None
                                    NumAvailMemPorts: 1 - 1
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Trip count: 5 - 5
parallelismSelector::VERBO:     II: 16 - 16
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 29:
parallelismSelector::VERBO:     Circuit: { i3868 conv3.i }, Cycles: 1
parallelismSelector::VERBO:     Variable with Id 267 (in_a_store):
parallelismSelector::VERBO:         II mem: 2 - 2
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 4 - 4
parallelismSelector::VERBO:     Variable with Id 268 (in_b):
parallelismSelector::VERBO:         II mem: 1 - 2
                                    NumAvailMemPorts: 1 - 1
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Trip count: 5 - 5
parallelismSelector::VERBO:     II: 3 - 3
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 30:
parallelismSelector::VERBO:     Variable with Id 262 (in_a_store):
parallelismSelector::VERBO:         II mem: 5 - 5
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 9 - 9
parallelismSelector::VERBO:     Trip count: 25 - 25
parallelismSelector::VERBO:     II: 5 - 5
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Function with Id 323:
parallelismSelector::VERBO:     Interval: 532 - 532
                                Latency: 531 - 531
parallelismSelector::VERBO: Function with Id 324:
parallelismSelector::VERBO:     Interval: 127 - 127
                                Latency: 126 - 126
parallelismSelector::VERBO: Function with Id 325:
parallelismSelector::VERBO:     Interval: 403 - 403
                                Latency: 402 - 402
