# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: /tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.srcs/sources_1/bd/top/ip/top_system_ila_0_0/top_system_ila_0_0.xci
# IP: The module: 'top_system_ila_0_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# Block Designs: /tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_system_ila_0_0/bd_0/bd_0696.bd
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_0696 || ORIG_REF_NAME==bd_0696} -quiet] -quiet

# IP: /tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_system_ila_0_0/bd_0/ip/ip_0/bd_0696_ila_lib_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_0696_ila_lib_0 || ORIG_REF_NAME==bd_0696_ila_lib_0} -quiet] -quiet

# IP: /tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_system_ila_0_0/bd_0/ip/ip_1/bd_0696_g_inst_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_0696_g_inst_0 || ORIG_REF_NAME==bd_0696_g_inst_0} -quiet] -quiet

# IP: /tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_system_ila_0_0/bd_0/ip/ip_2/bd_0696_slot_0_aw_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_0696_slot_0_aw_0 || ORIG_REF_NAME==bd_0696_slot_0_aw_0} -quiet] -quiet

# IP: /tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_system_ila_0_0/bd_0/ip/ip_3/bd_0696_slot_0_w_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_0696_slot_0_w_0 || ORIG_REF_NAME==bd_0696_slot_0_w_0} -quiet] -quiet

# IP: /tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_system_ila_0_0/bd_0/ip/ip_4/bd_0696_slot_0_b_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_0696_slot_0_b_0 || ORIG_REF_NAME==bd_0696_slot_0_b_0} -quiet] -quiet

# IP: /tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_system_ila_0_0/bd_0/ip/ip_5/bd_0696_slot_0_ar_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_0696_slot_0_ar_0 || ORIG_REF_NAME==bd_0696_slot_0_ar_0} -quiet] -quiet

# IP: /tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_system_ila_0_0/bd_0/ip/ip_6/bd_0696_slot_0_r_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_0696_slot_0_r_0 || ORIG_REF_NAME==bd_0696_slot_0_r_0} -quiet] -quiet

# XDC: /tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc
set_property KEEP_HIERARCHY SOFT [get_cells [split [join [get_cells -hier -filter {REF_NAME==bd_0696_ila_lib_0 || ORIG_REF_NAME==bd_0696_ila_lib_0} -quiet] {/inst } ]/inst ] -quiet] -quiet

# XDC: /tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc
#dup# set_property KEEP_HIERARCHY SOFT [get_cells [split [join [get_cells -hier -filter {REF_NAME==bd_0696_ila_lib_0 || ORIG_REF_NAME==bd_0696_ila_lib_0} -quiet] {/inst } ]/inst ] -quiet] -quiet

# XDC: /tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_system_ila_0_0/bd_0/ip/ip_0/bd_0696_ila_lib_0_ooc.xdc

# XDC: /tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_system_ila_0_0/bd_0/bd_0696_ooc.xdc

# XDC: /tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_system_ila_0_0/top_system_ila_0_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'top_system_ila_0_0'. Do not add the DONT_TOUCH constraint.
set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# IP: /tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.srcs/sources_1/bd/top/ip/top_system_ila_0_0/top_system_ila_0_0.xci
# IP: The module: 'top_system_ila_0_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# Block Designs: /tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_system_ila_0_0/bd_0/bd_0696.bd
#dup# set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_0696 || ORIG_REF_NAME==bd_0696} -quiet] -quiet

# IP: /tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_system_ila_0_0/bd_0/ip/ip_0/bd_0696_ila_lib_0.xci
#dup# set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_0696_ila_lib_0 || ORIG_REF_NAME==bd_0696_ila_lib_0} -quiet] -quiet

# IP: /tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_system_ila_0_0/bd_0/ip/ip_1/bd_0696_g_inst_0.xci
#dup# set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_0696_g_inst_0 || ORIG_REF_NAME==bd_0696_g_inst_0} -quiet] -quiet

# IP: /tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_system_ila_0_0/bd_0/ip/ip_2/bd_0696_slot_0_aw_0.xci
#dup# set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_0696_slot_0_aw_0 || ORIG_REF_NAME==bd_0696_slot_0_aw_0} -quiet] -quiet

# IP: /tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_system_ila_0_0/bd_0/ip/ip_3/bd_0696_slot_0_w_0.xci
#dup# set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_0696_slot_0_w_0 || ORIG_REF_NAME==bd_0696_slot_0_w_0} -quiet] -quiet

# IP: /tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_system_ila_0_0/bd_0/ip/ip_4/bd_0696_slot_0_b_0.xci
#dup# set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_0696_slot_0_b_0 || ORIG_REF_NAME==bd_0696_slot_0_b_0} -quiet] -quiet

# IP: /tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_system_ila_0_0/bd_0/ip/ip_5/bd_0696_slot_0_ar_0.xci
#dup# set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_0696_slot_0_ar_0 || ORIG_REF_NAME==bd_0696_slot_0_ar_0} -quiet] -quiet

# IP: /tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_system_ila_0_0/bd_0/ip/ip_6/bd_0696_slot_0_r_0.xci
#dup# set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_0696_slot_0_r_0 || ORIG_REF_NAME==bd_0696_slot_0_r_0} -quiet] -quiet

# XDC: /tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc
#dup# set_property KEEP_HIERARCHY SOFT [get_cells [split [join [get_cells -hier -filter {REF_NAME==bd_0696_ila_lib_0 || ORIG_REF_NAME==bd_0696_ila_lib_0} -quiet] {/inst } ]/inst ] -quiet] -quiet

# XDC: /tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc
#dup# set_property KEEP_HIERARCHY SOFT [get_cells [split [join [get_cells -hier -filter {REF_NAME==bd_0696_ila_lib_0 || ORIG_REF_NAME==bd_0696_ila_lib_0} -quiet] {/inst } ]/inst ] -quiet] -quiet

# XDC: /tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_system_ila_0_0/bd_0/ip/ip_0/bd_0696_ila_lib_0_ooc.xdc

# XDC: /tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_system_ila_0_0/bd_0/bd_0696_ooc.xdc

# XDC: /tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_system_ila_0_0/top_system_ila_0_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'top_system_ila_0_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet
