*$
* LM76005-Q1
*****************************************************************************
* (C) Copyright 2020 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: Texas Instruments Inc.
* Part: LM76005-Q1
* Date: 13FEB2020
* Model Type: TRANSIENT 
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: LM76005QEVM
* EVM Users Guide: SNVU694–November 2019
* Datasheet: SNVSBK6 –JANUARY 2020
* Topologies Supported: Buck, Inverting Buck Boost and Fly-buck
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
*
* 1. The following features have been modeled
*      a. Power Good Shutdown and Enable
*      b. High side Mosfet current Limit
*	   c. Negative current limit
*	   d. HICCUP functionality
*	   e. SYNC_MODE pin functionality
* 2. Temperature effects are not modeled. 
* 3. The following parameters are used in the model:
*	   a. rdsls: This parameter denotes Low side MOSFET On resistance.
*	   b. imaxneg: This parameter denotes maximum negative inductor current.
*	   c. iminpk: This parameter denotes minimum peak inductor current.
*      d. vcomp_min: This parameter denotes minimum value of COMP.
*	   e. rdshs: This parameter denotes High side MOSFET On resistance.
*      f. vcomp_maxpk: This parameter denotes maximum value of COMP.
*	   g. rsense_hs: This parameter denotes Sense resistance for inductor current
*	   h. imaxvy: This parameter denotes Maximum valley current limit
*	   i. MODE: This parameter is used to observe the startup and steady state behaviour of the model.
*         MODE=0 for start-up and MODE=1 for steady state.     
*	   j. FASTSS: This parameter is used to have fast startup in order to save simulation time.
*		  FASTSS=1 sets soft-start time to 1.25ms & hiccup time to 4.8ms.
*		  FASTSS=0 sets regular soft-start time of 6.3ms & hiccup time of 48ms. 
*
*****************************************************************************
.SUBCKT LM76005-Q1_TRANS AGND_0 AGND_1 AGND_2 BIAS CBOOT EN FB NC_0 NC_1 NC_2
+  NC_3 NC_4 NC_5 NC_6 PAD PGND_0 PGND_1 PGND_2 PGOOD PVIN_0 PVIN_1 PVIN_2 RT
+  SS_TRK SW_0 SW_1 SW_2 SW_3 SW_4 SYNC_MODE VCC PARAMS: MODE=0 FASTSS=0  
R_R211         PGND PGND_1  1m  
R_R219         SW SW_0  0.001m  
E_E24         EN1 0 EN AGND_0 1
C_C254         AGND_0 FB  1f  
R_R222         SW SW_4  0.001m  
R_R215         AGND_0 AGND_1  1m  
D_U227_D45         U227_HSRAMP U227_V5 D_D1 
R_U227_R175         0 U227_N16929017  1e9  
V_U227_V154         U227_N16758010 0 1
X_U227_U168         U227_N16734139 U227_N16734133 U227_PH1_1 PH1 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U227_V156         U227_N16896293 0 {IMINPK/GAIN_COMP2I}
X_U227_U165         U227_PH1_1 SDWN U227_N16929037 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U227_ABM23         U227_N16896344 0 VALUE { LIMIT( (V(U227_N16904754)  
+ -V(U227_VSLOPE) ), 0, 2)   }
X_U227_U172         U227_PH2_1 U227_PREBIAS PH2 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
G_U227_ABMII9         0 U227_N16740446 VALUE { if( V(SDWN)< 0 .5,
+  LIMIT(V(ISLOPE)* {1k/RVTOI_SLOPE}, 0 ,10),0)    }
R_U227_R176         U227_N16734139 U227_N16734133  72.2  
V_U227_V153         U227_V5 0 5
X_U227_U155         SDWN U227_N16756335 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U227_ABMII12         U227_N16740446 0 VALUE { if( V(SDWN)< 0 .5,
+  LIMIT((V(COMP)-.15)* {1k/RVTOI_HS}, 0 ,20),0)    }
E_U227_ABM20         U227_SLOPE_NOSAM 0 VALUE { LIMIT(V(ISLOPE)* 
+ {GAIN_LOWSLOPE2I}, 0,1)    }
E_U227_ABM21         U227_VOFFSET 0 VALUE { LIMIT( (V(U227_N16896293)  
+ -V(U227_N16896344) ), 0, 2)   }
E_U227_ABM22         U227_N16904754 0 VALUE { LIMIT(V(COMP) -{VCOMP_MIN}, -1,1)
+     }
X_U227_U161         U227_GT_PK U227_HS_TIMEOUT U227_N16734815 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U227_U169         U227_PH1_1 U227_N16734677 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=15n
R_U227_R174         U227_HS_CMD PVIN_1  {RSENSE_HS}  
X_U227_U164         U227_N16757793 CONT U227_HS_ON U227_N16757789 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U227_U166         U227_HS_CMD SW U227_HS_COMP_OUT COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
G_U227_ABMII8         U227_V5 U227_HSRAMP VALUE { if(V(SDWN) <0.5, 0.434u,0)   
+  }
X_U227_S57    U227_PH1_1B 0 U227_VSLOPE U227_N16929017 GmIphase_mod_U227_S57 
G_U227_ABMII11         U227_N16908383 0 VALUE { if( V(SDWN)< 0 .5,
+  LIMIT(V(U227_N16913105), 0 ,10),0)    }
D_U227_D46         U227_N16734139 U227_N16734133 D_D1 
X_U227_U157         U227_SET CLK U227_HS_ON OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U227_V152         U227_N16756364 0 1
C_U227_C234         U227_N16929017 0  .45p  TC=0,0 
E_U227_E16         U227_PK_CMD 0 PVIN_1 U227_HS_CMD {1/RDSHS}
C_U227_C233         0 U227_HSRAMP  3.3n  
X_U227_U173         FPWM_GATE U227_FPWM_GATE_B INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U227_U160         U227_HS_TIMEOUT U227_N16757793 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
X_U227_U174         VREF FBI U227_N16734995 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U227_U163         U227_N16734815 U227_N16877764 U227_N16744362 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U227_S58    U227_N16929037 0 U227_N16929017 U227_SLOPE_NOSAM
+  GmIphase_mod_U227_S58 
X_U227_H10    0 U227_N16740446 U227_N16913105 0 GmIphase_mod_U227_H10 
X_U227_U167         U227_HS_COMP_OUT H_BLNCK U227_GT_PK AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U227_V155         U227_N16877764 0 1
R_U227_R177         U227_N16734257 0  1Meg TC=0,0 
X_U227_U158         U227_HS_ON U227_N16744362 U227_PH1_1 U227_PH1_1B
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U227_U175         SDWN U227_N16734995 U227_N16734257 U227_PREBIAS
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U227_ABMII10         U227_HS_CMD 0 VALUE { LIMIT(V(U227_N16908560)*1m,-1,
+ {RDSHS*IMAXPK/RSENSE_HS})    }
X_U227_S56    U227_N16757789 0 U227_HSRAMP 0 GmIphase_mod_U227_S56 
G_U227_ABMII13         U227_N16908383 0 VALUE { if( V(SDWN)< 0 .5 &
+  V(U227_FPWM_GATE_B) >0.5, LIMIT((V(U227_VOFFSET))* {1k/RVTOI_HS}, 0 ,20),0)   
+  }
X_U227_U162         U227_SET U227_N16744485 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=50n
X_U227_U170         U227_N16734677 U227_PH1_1 U227_N16734139 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U227_H9    0 U227_N16908383 U227_N16908560 0 GmIphase_mod_U227_H9 
X_U227_U159         U227_HSRAMP U227_N16758010 U227_HS_TIMEOUT COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U227_U171         PH1 U227_PH2_1 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U227_C235         U227_VSLOPE 0  4.5p  TC=0,0 
X_U227_U156         U227_SET N16744338 U227_N16756335 U227_N16756364
+  U227_N16744485 0 dffsr_rhpbasic_gen PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U227_C236         0 U227_N16734133  1n  
R_R220         SW SW_3  0.001m  
R_R213         PGND PGND_2  1m  
E_E23         FBI 0 FB AGND_0 1
R_R216         PVIN_1 PVIN_0  1m  
R_R217         PVIN_1 PVIN_2  1m  
R_R214         AGND_0 AGND_2  1m  
X_U2_U318         VREF U2_N16727106 SS_DONE COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_U2_V225         U2_N16736482 0 1.1
E_U2_ABM44         U2_N16702433 0 VALUE { if( V(U2_N16732884) >0.5, 1,   
+ MIN(V(U2_SS_INT)  
+ ,V(U2_N16728809) ))  }
X_U2_U319         SDWN HICCUP U2_DISCH OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_S78    U2_DISCH 0 SS_TRK AGND_0 SOFT_START_U2_S78 
V_U2_V227         U2_N16727106 0 0.95
V_U2_V7         U2_N16645820 0 1.2
G_U2_ABMII17         U2_N16728282 SS_TRK VALUE { IF(V(U2_DISCH) > 0.5,0, {2u*
+  (1+ 4*FASTSS))}    }
G_U2_ABMII16         U2_N16645820 U2_SS_INT VALUE { IF(V(U2_DISCH) > 0.5,0, 
+ {2u* (1+ 4*FASTSS))}    }
C_U2_C286         SS_TRK AGND_0  10p IC={MODE*1} 
X_U2_S77    U2_DISCH 0 U2_SS_INT 0 SOFT_START_U2_S77 
E_U2_E30         U2_N16728809 0 SS_TRK AGND_0 1
V_U2_V226         U2_N16732884 0  
+PWL 0 {MODE} 10u {MODE} 10.1u 0 
C_U2_C285         U2_SS_INT 0  12.6n IC={MODE} 
E_U2_ABM45         U2_N16733572 0 VALUE { MIN(V(U2_N16702433) ,1)    }
D_U2_D64         U2_SS_INT U2_N16645820 D_D1 
D_U2_D65         SS_TRK U2_N16728282 D_D1 
X_U2_U317         U2_N16702433 U2_N16736482 PGOODDEL COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U2_V228         U2_N16728282 AGND_0 1.2
E_U2_E29         VREF 0 U2_N16733572 0 1
X_U229_U207         PVIN_1 BIAS U229_BIAS_OK U229_N16735566 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U229_U209         VCC U229_N16735320 U229_N16735276 U229_VCC_OK
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U229_U205         EN1 U229_N16735086 U229_N16735008 U229_EN_OK
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U229_V177         U229_N16735320 0 3.14
V_U229_V173         U229_N16735086 0 1.2
C_U229_C245         0 VCC  1n  TC=0,0 
R_U229_R183         U229_N16750094 VCC  1m  
E_U229_ABM29         U229_N16750094 0 VALUE { IF( V(U229_ENABLE_VCC)>0.5,IF(
+  V(U229_N16735566)>3.15 ,3.15,V(U229_N16735566)) , 0 )    }
X_U229_U210         U229_VCC_OK U229_VCCOK_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U229_U206         U229_EN_OK U229_ENOK_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U229_V170         U229_N16735188 0  
+PULSE {1-MODE} 0 1u 1n 1n 1 2
X_U229_U208         BIAS U229_N16735430 U229_N16735502 U229_BIAS_OK
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U229_V171         U229_N16747929 0 0.85
V_U229_V175         U229_N16735430 0 3.2
V_U229_V172         U229_N16747975 0 0.26
V_U229_V174         U229_N16735008 0 0.22
X_U229_U204         EN1 U229_N16747929 U229_N16747975 U229_ENABLE_VCC
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U229_V176         U229_N16735502 0 0.1
V_U229_V178         U229_N16735276 0 0.5
X_U229_U203         U229_ENOK_B U229_ENOK_B U229_VCCOK_B U229_N16735188 SDWN
+  OR4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U225_R159         PH1 U225_N16800531  21.65 TC=0,0 
R_U225_R158         U225_N16800108 U225_BOOT_UVLO  1 TC=0,0 
X_U225_U127         FFWD U225_N16800038 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=50n
D_U225_D32         SW U225_N16872943 D_D1 
C_U225_C218         SW PVIN_1  10p  TC=0,0 
X_U225_U119         U225_BOOT_UVLO LDRV U225_BOOT_SW_ON OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
D_U225_D30         U225_N16800365 CBOOT D_D1 
D_U225_D31         U225_N16800531 PH1 D_D1 
E_U225_E13         U225_VY_CMD 0 U225_N16799808 0 {1/RDSLS}
E_U225_E10         U225_SWIN 0 SW PGND 1
R_U225_R160         PH2 U225_N16800618  72.15 TC=0,0 
V_U225_V139         PVIN_1 U225_N16872943 -0.25
C_U225_C221         0 U225_N16800147  1n  TC=0,0 
X_U225_U135         PH2 U225_N16799707 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U225_C220         0 U225_N16800618  1n  TC=0,0 
R_U225_R161         PH1 U225_N16800147  115 TC=0,0 
E_U225_ABM10         U225_N16799931 0 VALUE { LIMIT(V(U225_N16799733), 
+ {VCOMP_MAXVY},0)    }
X_U225_U132         U225_N16799707 U225_ZX_NEG_VY U225_ZCDLRES OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U225_S51    U225_N16800211 0 HDRV SW Driver_mod_U225_S51 
D_U225_D35         U225_N16800147 PH1 D_D1 
D_U225_D34         U225_N16800618 PH2 D_D1 
C_U225_C222         0 U225_N16800893  1n  TC=0,0 
E_U225_E11         U225_N16799733 0 COMP 0 1
X_U225_U126         U225_N16800029 U225_N16800038 FFWD N16800715
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U225_R162         PH1 U225_N16800893  230 TC=0,0 
X_U225_U133         U225_VY_OK U225_ZX_NEG_VY U225_LS_READY OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U225_U134         U225_N16800147 PH1 H_BLNCK AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U225_U128         U225_N16800618 PH2 U225_L_BLNCK AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
D_U225_D36         U225_N16800893 PH1 D_D1 
X_U225_U123         HICCUP U225_N16800275 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U225_U121         U225_HDRV_INT U225_N16800211 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U225_ABM9         U225_ZCDTHRESH 0 VALUE { if(V(FPWM_GATE) >0.5, 
+ {-IMAXNEG*RDSLS}, 0.1m)    }
V_U225_V142         U225_N16799931 U225_N16799768 {VCOMP_MIN}
X_U225_S50    HDRV SW PVIN_1 SW Driver_mod_U225_S50 
X_U225_U139         U225_N16800893 PH1 TOFF_TIMEOUT AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U225_S49    U225_HDRV_INT 0 CBOOT HDRV Driver_mod_U225_S49 
X_U225_U125         FPWM_GATE U225_ZX_NEG_VY U225_N16800029 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U225_ABM11         U225_N16799808 0 VALUE { LIMIT(V(U225_N16799768)*
+ {RSENSE_LS/RVTOI_LS}, 10,-10)    }
X_U225_S52    LDRV 0 SW PGND Driver_mod_U225_S52 
X_U225_U129         U225_LDRV_INT U225_LDRV_INTB PH2 U225_S1 U225_ZCDLRES 0
+  dffsr_rhpbasic_gen PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U225_E12         U225_N16799810 0 U225_N16799808 0 -1
V_U225_V140         SW U225_N16873788 -0.25
X_U225_U122         U225_LDRV_INT U225_N16800275 U225_N16800387 LDRV
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U225_U130         U225_SWIN U225_N16799615 U225_ZCD COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U225_U137         U225_SWIN U225_N16799810 U225_N16799878 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U225_U131         U225_ZCD U225_L_BLNCK U225_ZX_NEG_VY AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U225_V141         U225_S1 0 1
X_U225_U120         U225_N16800531 PH1 U225_HDRV_INT AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
D_U225_D33         PGND U225_N16873788 D_D1 
X_U225_U136         U225_LS_READY PH1 CONT U225_CONTBAR srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U225_ABM8         U225_N16800108 0 VALUE { IF(((V(SDWN) < 0.5) &((V(CBOOT) -
+  V(SW)) > 2.8)), 0 , 1)    }
C_U225_C219         PGND SW  10p  TC=0,0 
X_U225_U124         SDWN U225_N16800387 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U225_C217         0 U225_N16800531  1n  TC=0,0 
C_U225_C216         0 U225_BOOT_UVLO  1n  TC=0,0 
E_U225_E9         U225_N16799615 0 U225_ZCDTHRESH 0 1
X_U225_U138         U225_N16799878 U225_L_BLNCK U225_VY_OK AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U225_S48    LDRV 0 U225_N16800365 VCC Driver_mod_U225_S48 
G_U223_ABM2I17         U223_VCOMP 0 VALUE { LIMIT((V(COMP) -
+  V(U223_N16914935))*35m, 0,30u)    }
V_U223_V148         U223_N16915052 U223_N16914884 0.85
X_U223_U141         HICCUP U223_N16914891 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
G_U223_ABM2I15         U223_5V U223_VCOMP VALUE { LIMIT((V(VREF) - V(FBI))*33u,
+  -3u,3u)    }
C_U223_C226         0 FBI  .7p IC={MODE} 
C_U223_C227         0 COMP  0.4p  
C_U223_C229         U223_N16915075 0  2p  
D_U223_D40         U223_N16915052 U223_VCOMP D_Dcheck 
V_U223_V149         U223_N16914916 0 1.38
R_U223_R168         0 U223_N16915075  1G  
G_U223_ABM2I16         U223_VCOMP 0 VALUE { LIMIT((V(COMP) -
+  V(U223_N16915058))*35m, 0,50u)    }
R_U223_R166         U223_N16914851 U223_VCOMP  600k  
I_U223_I9         U223_5V U223_N16914901 DC 1u  
G_U223_ABM2I18         U223_N16914901 0 VALUE { LIMIT((V(U223_N16914903) -
+  V(0)),0,1u)    }
X_U223_U144         CONT RMPOK U223_N16915113 NAND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_U223_D41         U223_N16914901 U223_TOFFTIMERINPUT D_D 
V_U223_V150         U223_5V 0 10
V_U223_V146         U223_N16915031 U223_N16915055 612m
D_U223_D39         U223_VCOMP U223_5V D_D 
E_U223_E15         U223_N16915031 0 U223_VCOMP 0 0.9
X_U223_U142         COMP U223_N16914916 COMP_OCP COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_U223_R165         U223_N16915055 COMP  397k  
R_U223_R167         U223_N16915075 U223_TOFFTIMERINPUT  990k  
X_U223_S54    U223_N16914891 0 U223_VCOMP 0 ERROR_AMPLIFIER_mod_U223_S54 
V_U223_V147         U223_N16915058 0 1.35
X_U223_H8    U223_N16914884 0 U223_N16914903 0 ERROR_AMPLIFIER_mod_U223_H8 
C_U223_C228         0 U223_N16914851  35p  
D_U223_D42         0 U223_N16914901 D_D 
E_U223_ABM15         U223_N16914935 0 VALUE { LIMIT((V(VREF) * 4.05),3.3,0)   
+  }
X_U223_S55    U223_N16915113 0 U223_N16915075 0 ERROR_AMPLIFIER_mod_U223_S55 
V_U223_V151         U223_N16915124 0 0.9
R_U223_R164         FBI FBI  200k  
X_U223_U143         U223_TOFFTIMERINPUT U223_N16915124 TOFFBAR COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_R218         SW SW_1  0.001m  
R_R221         SW SW_2  0.001m  
X_U228_U191         U228_N16864724 U228_H_END INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=5u
X_U228_U183         U228_N16873419 U228_N16873419 U228_HICCUP_N PGOOD_EN
+  U228_N16815454 AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U228_U182         U228_N16875012 U228_N16873419 one_shot PARAMS:  T=20  
V_U228_V159         U228_N16873139 0  
+PWL 0 1 100u 1 101u 0 
X_U228_U189         U228_N16777841 U228_N16777837 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=10u
R_U228_R181         U228_N16777841 HICCUP  1  
X_U228_U188         U228_N16777841 U228_N16777837 U228_N16777926 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U228_V160         U228_N16778004 0 1
C_U228_C243         0 U228_N16778000  4.8u IC=0 
G_U228_G4         0 U228_N16777880 U228_N16815454 0 100m
X_U228_U181         U228_N16875006 PH1 U228_N16875012 N16875009
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U228_U186_R228         U228_N16793743 U228_U186_N00780  144.3001443  
C_U228_U186_C259         0 U228_U186_N00780  1n  
X_U228_U186_U251         U228_U186_N00140 U228_U186_N00220 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U228_U186_U252         U228_U186_N00140 U228_U186_N03610 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
X_U228_U186_U254         U228_U186_N00220 U228_U186_N02470 U228_N16792752
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U228_U186_D52         U228_N16793743 U228_U186_N00780 D_D1 
X_U228_U186_U250         U228_N16793743 U228_U186_N00780 U228_U186_N00140
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U228_U186_U253         U228_U186_N03610 U228_U186_N02470 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
X_U228_U184         U228_N16777880 U228_N16777884 U228_N16777867 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U228_G5         0 U228_N16778000 HICCUP 0 {0.1m* (1 + 9*FASTSS)}
X_U228_U192         U228_N16777952 U228_N16864724 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=5u
X_U228_S62    U228_H_END 0 U228_N16778000 0 HICCUP1_U228_S62 
E_U228_ABM27         U228_N16793743 0 VALUE { {IF(V(COMP) > 1,1,0)}    }
X_U228_U180         UVP TOFF_TIMEOUT U228_N16875006 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U228_V158         U228_N16777884 0 128
C_U228_C241         0 U228_N16777841  1n  
X_U228_U190         U228_N16778000 U228_N16778004 U228_N16777947 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U228_R182         U228_N16777952 U228_N16777947  1  
X_U228_S61    U228_N16777933 0 U228_N16777880 0 HICCUP1_U228_S61 
X_U228_U185         U228_N16777867 U228_H_END HICCUP U228_HICCUP_N
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U228_C242         0 U228_N16777880  2n IC=0 
C_U228_C244         0 U228_N16777952  1n  
X_U228_U187         U228_N16792752 U228_N16873139 U228_N16777926 U228_N16777933
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U224_U313         U224_N16817296 FBI U224_N16817256 U224_N16819234
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U224_U307         HICCUP U224_N16818724 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U224_V220         U224_N16817256 0 15m
X_U224_U314         SS_DONE U224_N16819234 UVP AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U224_ABM43         PGOOD_EN 0 VALUE { if ( V(U224_TDELAY) > 0.5 , 1, 0)    }
X_U224_U309         U224_N16818724 U224_N16818947 U224_HICC_RES AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U224_C277         0 U224_TDELAY  1n  
X_U224_S75    U224_N16799779 0 U224_TDELAY 0 POWERGOOD_U224_S75 
X_U224_U308         U224_N16818724 U224_N16818942 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U224_V215         U224_N16787180 0 900m
R_U224_R243         U224_TONMIN U224_TDELAY  100k  
E_U224_ABM42         U224_PG 0 VALUE { IF( V(PGOODDEL) > 0.5 | {MODE}>0.5,  
+ V(U224_GLITCH),1 )   }
V_U224_V216         U224_N16627165 0 1.1
V_U224_V219         U224_N16817296 0 .4
X_U224_S74    PGOOD_EN AGND_0 PGOOD AGND_0 POWERGOOD_U224_S74 
X_U224_U311         U224_N16627165 FBI U224_N16626981 U224_OVP_N
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U224_U312         U224_OVP_N OVP INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U224_R244         AGND_0 PGOOD  1G  
V_U224_V217         U224_N16625533 0 10m
X_U224_U304_U232         U224_U304_N00420 0 U224_U304_PULSEHI AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U224_U304_C256         0 U224_U304_N02680  1n  
C_U224_U304_C255         0 U224_U304_N00242  1n  
X_U224_U304_U230         U224_U304_PULSEHI U224_U304_N00242 0 N00452
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U224_U304_R224         U224_PG U224_U304_N02680  36k  
X_U224_U304_U231         0 U224_U304_N00420 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=50n
D_U224_U304_D49         U224_U304_PULSEHI U224_U304_N00242 D_D1 
R_U224_U304_R223         U224_U304_PULSEHI U224_U304_N00242  28.86002886k  
X_U224_U304_U233         U224_U304_N02680 U224_TONMIN BUF_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U224_V214         U224_N16805765 0 1
X_U224_U315         UVP U224_HICC_RES U224_UVP_LATCH U224_UVP_N
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U224_U310         U224_N16787180 FBI U224_N16625533 U224_UVPPGOOD
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U224_S73    U224_N16803363 0 U224_TDELAY U224_N16805765 POWERGOOD_U224_S73 
R_U224_U306_R228         PGOOD_EN U224_U306_N00780  144.3001443  
C_U224_U306_C259         0 U224_U306_N00780  1n  
X_U224_U306_U251         U224_U306_N00140 U224_U306_N00220 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U224_U306_U252         U224_U306_N00140 U224_U306_N03610 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
X_U224_U306_U254         U224_U306_N00220 U224_U306_N02470 U224_N16799779
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U224_U306_D52         PGOOD_EN U224_U306_N00780 D_D1 
X_U224_U306_U250         PGOOD_EN U224_U306_N00780 U224_U306_N00140
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U224_U306_U253         U224_U306_N03610 U224_U306_N02470 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
V_U224_V218         U224_N16626981 0 10m
X_U224_U305         U224_UVPPGOOD OVP U224_GLITCH OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U224_U303_U302         PGOOD_EN U224_U303_N04955 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
X_U224_U303_U301         PGOOD_EN U224_U303_N04955 U224_N16803363
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U224_C278         0 U224_N16818947  1n  
R_U224_R245         U224_N16818942 U224_N16818947  1k  
R_R212         PGND PGND_0  1m  
X_U226_S67    U226_RMPOKBAR 0 U226_N33130 U226_RAMP Oscillator_mod_U226_S67 
C_U226_C269         0 U226_N16792801  3n IC=0 
X_U226_U294         SS_DONE U226_FPWMFORCE FPWM_GATE AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U226_U284         HICCUP SDWN U226_N16793408 NOR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U226_U290         U226_N16792801 U226_N16792805 U226_N16792798 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U226_U272         U226_N16868915 PVIN_1 U226_N004973 U226_SYNC_VINB
+  COMPHYS2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 T=10
V_U226_V206         U226_N214670 0 1
E_U226_ABM39         U226_N16782644 0 VALUE { if(V(U226_N16782641) <0.3731m,
+  13.02m, if(V(U226_N16782641) > 13.02m, 13.02m, if(V(U226_N16782641) < 5.2m,
+  5.2m, V(U226_N16782641))))     }
X_U226_U285         U226_N16793415 U226_N16793408 CLK AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U226_U291         U226_N16792798 U226_RESET_CLK U226_N16792781 N16792795
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U226_V204         U226_N16792805 0 10.24
D_U226_D58         U226_N33130 U226_1V D_D1 
C_U226_C267         U226_CLK_INT_DISABLE 0  1.42857n  TC=0,0 
V_U226_V198         U226_N004973 0 1
X_U226_U278         RMPOK U226_RMPOKBAR U226_RAMP_COMP U226_S1 CLK 0
+  dffsr_rhpbasic_gen PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U226_D60         U226_N16792762 U226_CLK_INT_DISABLE D_D1 
R_U226_R234         AGND_0 RT  1e11  
X_U226_U280         U226_CLK_RT U226_CLK_SYNC U226_CLK_SYNC_EN U226_N16793489
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U226_V202         U226_N16782445 0 0.373m
R_U226_R236         U226_CLK_SYNC_EN U226_N16792781  1  
R_U226_R235         U226_N16792762 U226_CLK_INT_DISABLE  5k TC=0,0 
X_U226_U289         U226_CLK_SYNC_I U226_CLK_SYNC U226_N16792773 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U226_D57         U226_N16757548 U226_1V D_D 
V_U226_V205         U226_N36766 0 1.5
E_U226_E28         U226_N16792762 0 U226_CLK_SYNC 0 1
G_U226_G6         U226_1V U226_N16757548 U226_N16782644 0 38.4m
X_U226_S68    U226_DISCHARGE 0 U226_RAMP 0 Oscillator_mod_U226_S68 
X_U226_U282         FFWD U226_N16793492 U226_N16793415 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U226_U288         U226_CLK_INT_DISABLE U226_CLK_SYNC_I BUF_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U226_V201         U226_S1 0 1
X_U226_U281         CONT U226_N16793489 U226_N16793492 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U226_V203         U226_N16845023 0 1
X_U226_U275         TOFFBAR FPWM_GATE U226_N36280 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U226_U273         SDWN U226_SYNC_SDWNB INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY={660u *( 1- MODE* 0.9)}
X_U226_U296         U226_CLK_SYNC_EN U226_N16793001 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=1u
X_U226_H11    U226_N32784 RT U226_N16782641 U226_N16782445
+  Oscillator_mod_U226_H11 
D_U226_D59         0 U226_N33130 D_D 
X_U226_U274         0 HDRV N16756298 N16756288 srlatchrhp_basic_gen PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U226_U295         U226_CLK_SYNC_EN U226_N16793001 U226_N16901806
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U226_U293         SYNC_MODE U226_N36766 U226_N214670 U226_FPWMFORCE
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U226_U277         U226_RAMP U226_N16845023 U226_RAMP_COMP COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U226_V199         U226_1V 0 1.2
X_U226_U287         U226_CLK_SYNC_I U226_RESET_CLK INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U226_S65    U226_DISCHARGE 0 ISLOPE 0 Oscillator_mod_U226_S65 
C_U226_C266         U226_RAMP 0  1n IC=0 
E_U226_E27         U226_N16775006 0 SYNC_MODE AGND_0 1
V_U226_V200         U226_N32784 AGND_0 1
X_U226_U292         U226_RESET_CLK U226_N16901806 U226_N16792835 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U226_U276         U226_RMPOKBAR PH1 U226_N16757802 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U226_U279         U226_N36280 RMPOK U226_CLK_RT AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U226_U283         SDWN CLK U226_DISCHARGE OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U226_C265         ISLOPE 0  1n IC=0 
C_U226_C268         0 U226_CLK_SYNC_EN  1n  
E_U226_ABM40         U226_SYNC_INT 0 VALUE { If(V(U226_SYNC_INT) <0.5,
+  If(V(U226_N16775006)>2, 1, 0), If(V(U226_N16775006)>0.4, 1, 0))     }
G_U226_G7         U226_1V U226_N33130 U226_N16782644 0 38.4m
X_U226_S69    U226_N16792835 0 U226_N16792801 0 Oscillator_mod_U226_S69 
X_U226_U286         U226_SYNC_INT U226_CLK_SYNC one_shot PARAMS:  T=30  
X_U226_S66    U226_N16757802 0 U226_N16757548 ISLOPE Oscillator_mod_U226_S66 
G_U226_G8         0 U226_N16792801 U226_N16792773 0 10m
V_U226_V197         U226_N16868915 0 21
.ENDS LM76005-Q1_TRANS
.PARAM  rdsls=30m gain_comp2i={{imaxvy}/{vcomp_maxvy-vcomp_min}}
+  vcomp_maxvy=0.859 imaxneg=-5 rvtoi_ls={rvtoi_hs} iminpk=1 vcomp_min=0.15
+  rdshs=51m imaxpk=6.8 rvtoi_hs={rsense_hs/gain_comp2i/rdshs} rsense_ls=
+ {rsense_hs*rdsls/rdshs} gain_slope2i={2.427/gain_comp2i/vosc} vcomp_maxpk=1.15
+  gain_lowslope2i={2.427/gain_comp2i/vosc} vosc=1 rsense_hs=51k rvtoi_slope=
+ {rvtoi_hs/gain_slope2i} imaxvy=5.1
*$																	
.subckt GmIphase_mod_U227_S57 1 2 3 4  
S_U227_S57         3 4 1 2 _U227_S57
RS_U227_S57         1 2 1G
.MODEL         _U227_S57 VSWITCH Roff=2e9 Ron=10k Voff=.25 Von=.75
.ends GmIphase_mod_U227_S57
*$
.subckt GmIphase_mod_U227_S58 1 2 3 4  
S_U227_S58         3 4 1 2 _U227_S58
RS_U227_S58         1 2 1G
.MODEL         _U227_S58 VSWITCH Roff=2e9 Ron=1k Voff=.25 Von=.75
.ends GmIphase_mod_U227_S58
*$
.subckt GmIphase_mod_U227_H10 1 2 3 4  
H_U227_H10         3 4 VH_U227_H10 1
VH_U227_H10         1 2 0V
.ends GmIphase_mod_U227_H10
*$
.subckt GmIphase_mod_U227_S56 1 2 3 4  
S_U227_S56         3 4 1 2 _U227_S56
RS_U227_S56         1 2 1G
.MODEL         _U227_S56 VSWITCH Roff=1e6 Ron=1.0 Voff=0.25V Von=.75V
.ends GmIphase_mod_U227_S56
*$
.subckt GmIphase_mod_U227_H9 1 2 3 4  
H_U227_H9         3 4 VH_U227_H9 1
VH_U227_H9         1 2 0V
.ends GmIphase_mod_U227_H9
*$
.subckt SOFT_START_U2_S78 1 2 3 4  
S_U2_S78         3 4 1 2 _U2_S78
RS_U2_S78         1 2 1G
.MODEL         _U2_S78 VSWITCH Roff=1e9 Ron=3k Voff=0.2 Von=0.5
.ends SOFT_START_U2_S78
*$
.subckt SOFT_START_U2_S77 1 2 3 4  
S_U2_S77         3 4 1 2 _U2_S77
RS_U2_S77         1 2 1G
.MODEL         _U2_S77 VSWITCH Roff=1e9 Ron=3k Voff=0.2 Von=0.5
.ends SOFT_START_U2_S77
*$
.subckt Driver_mod_U225_S51 1 2 3 4  
S_U225_S51         3 4 1 2 _U225_S51
RS_U225_S51         1 2 1G
.MODEL         _U225_S51 VSWITCH Roff=1e9 Ron=2 Voff=0.2 Von=0.8
.ends Driver_mod_U225_S51
*$
.subckt Driver_mod_U225_S50 1 2 3 4  
S_U225_S50         3 4 1 2 _U225_S50
RS_U225_S50         1 2 1G
.MODEL         _U225_S50 VSWITCH Roff=1e9 Ron={RDSHS} Voff=0.2 Von=0.5
.ends Driver_mod_U225_S50
*$
.subckt Driver_mod_U225_S49 1 2 3 4  
S_U225_S49         3 4 1 2 _U225_S49
RS_U225_S49         1 2 1G
.MODEL         _U225_S49 VSWITCH Roff=1e9 Ron=2 Voff=0.2 Von=0.8
.ends Driver_mod_U225_S49
*$
.subckt Driver_mod_U225_S52 1 2 3 4  
S_U225_S52         3 4 1 2 _U225_S52
RS_U225_S52         1 2 1G
.MODEL         _U225_S52 VSWITCH Roff=1e9 Ron={RDSLS} Voff=0.2 Von=0.5
.ends Driver_mod_U225_S52
*$
.subckt Driver_mod_U225_S48 1 2 3 4  
S_U225_S48         3 4 1 2 _U225_S48
RS_U225_S48         1 2 1G
.MODEL         _U225_S48 VSWITCH Roff=10e6 Ron=1 Voff=0.2 Von=0.8
.ends Driver_mod_U225_S48
*$
.subckt ERROR_AMPLIFIER_mod_U223_S54 1 2 3 4  
S_U223_S54         3 4 1 2 _U223_S54
RS_U223_S54         1 2 1G
.MODEL         _U223_S54 VSWITCH Roff=1000e6 Ron=3k Voff=0.25V Von=0.75V
.ends ERROR_AMPLIFIER_mod_U223_S54
*$
.subckt ERROR_AMPLIFIER_mod_U223_H8 1 2 3 4  
H_U223_H8         3 4 VH_U223_H8 -3
VH_U223_H8         1 2 0V
.ends ERROR_AMPLIFIER_mod_U223_H8
*$
.subckt ERROR_AMPLIFIER_mod_U223_S55 1 2 3 4  
S_U223_S55         3 4 1 2 _U223_S55
RS_U223_S55         1 2 1G
.MODEL         _U223_S55 VSWITCH Roff=1e9 Ron=1m Voff=0.25V Von=0.75V
.ends ERROR_AMPLIFIER_mod_U223_S55
*$
.subckt HICCUP1_U228_S62 1 2 3 4  
S_U228_S62         3 4 1 2 _U228_S62
RS_U228_S62         1 2 1G
.MODEL         _U228_S62 VSWITCH Roff=1e6 Ron=1m Voff=0.25 Von=0.8
.ends HICCUP1_U228_S62
*$
.subckt HICCUP1_U228_S61 1 2 3 4  
S_U228_S61         3 4 1 2 _U228_S61
RS_U228_S61         1 2 1G
.MODEL         _U228_S61 VSWITCH Roff=1e11 Ron=1.0 Voff=0.25 Von=0.75
.ends HICCUP1_U228_S61
*$
.subckt POWERGOOD_U224_S75 1 2 3 4  
S_U224_S75         3 4 1 2 _U224_S75
RS_U224_S75         1 2 1G
.MODEL         _U224_S75 VSWITCH Roff=100e6 Ron=1m Voff=0.2 Von=0.8
.ends POWERGOOD_U224_S75
*$
.subckt POWERGOOD_U224_S74 1 2 3 4  
S_U224_S74         3 4 1 2 _U224_S74
RS_U224_S74         1 2 1G
.MODEL         _U224_S74 VSWITCH Roff=100e6 Ron=40 Voff=0.2 Von=0.8
.ends POWERGOOD_U224_S74
*$
.subckt POWERGOOD_U224_S73 1 2 3 4  
S_U224_S73         3 4 1 2 _U224_S73
RS_U224_S73         1 2 1G
.MODEL         _U224_S73 VSWITCH Roff=100e6 Ron=1m Voff=0.2 Von=0.8
.ends POWERGOOD_U224_S73
*$
.subckt Oscillator_mod_U226_S67 1 2 3 4  
S_U226_S67         3 4 1 2 _U226_S67
RS_U226_S67         1 2 1G
.MODEL         _U226_S67 VSWITCH Roff=1e9 Ron=1m Voff=0.25V Von=0.75V
.ends Oscillator_mod_U226_S67
*$
.subckt Oscillator_mod_U226_S68 1 2 3 4  
S_U226_S68         3 4 1 2 _U226_S68
RS_U226_S68         1 2 1G
.MODEL         _U226_S68 VSWITCH Roff=1e9 Ron=1m Voff=0.2 Von=0.8
.ends Oscillator_mod_U226_S68
*$
.subckt Oscillator_mod_U226_H11 1 2 3 4  
H_U226_H11         3 4 VH_U226_H11 1K
VH_U226_H11         1 2 0V
.ends Oscillator_mod_U226_H11
*$
.subckt Oscillator_mod_U226_S65 1 2 3 4  
S_U226_S65         3 4 1 2 _U226_S65
RS_U226_S65         1 2 1G
.MODEL         _U226_S65 VSWITCH Roff=1e9 Ron=1m Voff=0.2 Von=0.8
.ends Oscillator_mod_U226_S65
*$
.subckt Oscillator_mod_U226_S69 1 2 3 4  
S_U226_S69         3 4 1 2 _U226_S69
RS_U226_S69         1 2 1G
.MODEL         _U226_S69 VSWITCH Roff=1e11 Ron=1.0 Voff=0.25 Von=0.75
.ends Oscillator_mod_U226_S69
*$
.subckt Oscillator_mod_U226_S66 1 2 3 4  
S_U226_S66         3 4 1 2 _U226_S66
RS_U226_S66         1 2 1G
.MODEL         _U226_S66 VSWITCH Roff=1e9 Ron=1m Voff=0.25V Von=0.75V
.ends Oscillator_mod_U226_S66
*$
.model D_D1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
*$
.subckt srlatchrhp_basic_gen s r q qb params: vdd=1 vss=0 vthresh=0.5 
gq 0 qint value = {if(v(r) > {vthresh},-5,if(v(s)>{vthresh},5, 0))}
cqint qint 0 1n
rqint qint 0 1000meg
d_d10 qint my5 d_d1
v1 my5 0 {vdd}
d_d11 myvss qint d_d1
v2 myvss 0 {vss} 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
rqq qqqd1 q 1
eqb qbr 0 value = {if( v(q) > {vthresh}, {vss},{vdd})}
rqb qbr qb 1 
cdummy1 q 0 1n 
cdummy2 qb 0 1n
.ic v(qint) {vss}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.005
+ n=0.1
.ends srlatchrhp_basic_gen
*$
.subckt dffsr_rhpbasic_gen q qb clk d r s params: vdd=1 vss=0 vthresh=0.5 
x1 clk clkdel1 inv_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
r_clk clkdel1 clkdel 21.64502165
c_clk clkdel 0 1n
x2 clk clkdel clkint and2_basic_gen params: vdd={vdd} vss={vss} vthresh=
+ {vthresh}  
gq 0 qint value = {if(v(r) > {vthresh},-5,if(v(s) > {vthresh},5, if(v(clkint)>
+  {vthresh}, 
+ if(v(d)> {vthresh},5,-5),0)))}
cqint qint 0 1n
d_d10 qint my5 d_d1
v1 my5 0 {vdd}
d_d11 myvss qint d_d1
v2 myvss 0 {vss} 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_delay_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
+  delay = 1n
rqq qqqd1 q 1
eqb qbr 0 value = {if( v(q) > {vthresh}, {vss},{vdd})}
rqb qbr qb 1 
cdummy1 q 0 1nf 
cdummy2 qb 0 1nf 
.ic v(qint) {vss}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.ends dffsr_rhpbasic_gen
*$
.model D_Dcheck d
+ is=1e-015
+ n=0.01
+ tt=1e-011
+ rs=0.005
*$
.model D_D d
+ is=1e-015
+ n=0.001
+ tt=1e-011
+ rs=0.001
+ cjo=1e-014
*$
.subckt one_shot in out
+ params:  t=100
s_s1         meas 0 reset2 0 s1
e_abm1         ch 0 value { if( v(in)>0.5 | v(out)>0.5,1,0)    }
r_r2         reset2 reset  0.1  
e_abm3         out 0 value { if( v(meas)<0.5 & v(ch)>0.5,1,0)    }
r_r1         meas ch  {t} 
c_c2         0 reset2  1.4427n  
c_c1         0 meas  1.4427n  
e_abm2         reset 0 value { if(v(ch)<0.5,1,0)    }
.model s1 vswitch
+ roff=1e+009
+ ron=1
+ voff=0.25
+ von=0.75
.ends one_shot
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT COMPHYS2_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
+ T=10
EIN INP1 INM1 INP INM 1 
EHYS INM2 INM1 VALUE { IF( V(1) > {VTHRESH},-V(HYS)/2,V(HYS)/2) }
EOUT OUT 0 VALUE { IF( V(INP1)>V(INM2), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 {T*1e-9}
RINP1 INP1 0 10K
RINM2 INM2 0 10K
.ENDS COMPHYS2_BASIC_GEN
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=2 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$
.SUBCKT LDCR IN OUT
+ PARAMs:  L=1u DCR=0.01 IC=0
L	IN 1  {L} IC={IC}
RDCR	1 OUT {DCR}
.ENDS LDCR
*$
.SUBCKT T1 P1A P1B S1A S1B PARAMS: NP1=1 NS1=1 RP1=0.16
+ RS1=0.13 LLEAK=0.85E-6 LM=60E-6 RCORE=1000E3 CINTW=0
R_R3         P1B 2  {RCORE}  
L_L1         P1A 1  {LLEAK}  
R_R1         1 2  {RP1}  
L_L2         P1B 2  {LM} IC=0 
E_E1         3 S1B 2 P1B {NS1/NP1}
R_R2         3 4  {RS1}  
F_F1         2 P1B VF_F1 {NS1/NP1}
VF_F1         4 S1A 0V
C_C1		 P1B S1B {CINTW}
.ends T1
*$
.SUBCKT d_d111 1 2
d1 1 2 d_d1 
.MODEL d_d1 d (is=1e-015 tt=1e-011 rs=0.05 n=0.1)
.ENDS d_d111
*$
.SUBCKT D_B140-13-F 1 2
d1 1 2 d_d1 
.MODEL d_d1 d (is=1e-015 tt=1e-011 rs=0.25 n=0.25)
.ENDS D_B140-13-F
*$