#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Mar  1 20:17:51 2021
# Process ID: 21786
# Current directory: /media/psf/DigitalDesign/vivado/salsa20/salsa20.runs/synth_1
# Command line: vivado -log Salsa20.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Salsa20.tcl
# Log file: /media/psf/DigitalDesign/vivado/salsa20/salsa20.runs/synth_1/Salsa20.vds
# Journal file: /media/psf/DigitalDesign/vivado/salsa20/salsa20.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Salsa20.tcl -notrace
Command: synth_design -top Salsa20 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21888
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2327.332 ; gain = 0.000 ; free physical = 1840 ; free virtual = 5776
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Salsa20' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:3]
	Parameter STOP bound to: 2'b00 
	Parameter READY bound to: 2'b01 
	Parameter BLKDID_UPDATE bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:84]
WARNING: [Synth 8-567] referenced signal 'valid' should be on the sensitivity list [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:76]
WARNING: [Synth 8-567] referenced signal 'ready' should be on the sensitivity list [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:76]
WARNING: [Synth 8-567] referenced signal 'initialized' should be on the sensitivity list [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:76]
WARNING: [Synth 8-567] referenced signal 'blkid' should be on the sensitivity list [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:76]
WARNING: [Synth 8-567] referenced signal 'key' should be on the sensitivity list [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:76]
WARNING: [Synth 8-567] referenced signal 'keylength' should be on the sensitivity list [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:76]
WARNING: [Synth 8-567] referenced signal 'nonce' should be on the sensitivity list [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:76]
INFO: [Synth 8-6157] synthesizing module 'Salsa20Core' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Salsa20Key' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20Key.sv:3]
WARNING: [Synth 8-567] referenced signal 'sigma' should be on the sensitivity list [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20Key.sv:68]
WARNING: [Synth 8-567] referenced signal 'tau' should be on the sensitivity list [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20Key.sv:68]
INFO: [Synth 8-6157] synthesizing module 'Salsa20Hash' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20Hash.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Salsa20DoubleRound' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20_rounds.sv:166]
INFO: [Synth 8-6157] synthesizing module 'Salsa20ColumnRound' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20_rounds.sv:109]
INFO: [Synth 8-6157] synthesizing module 'Salsa20QuarterRound' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20_rounds.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Salsa20QuarterRound' (1#1) [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20_rounds.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Salsa20ColumnRound' (2#1) [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20_rounds.sv:109]
INFO: [Synth 8-6157] synthesizing module 'Salsa20RowRound' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20_rounds.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'Salsa20RowRound' (3#1) [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20_rounds.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'Salsa20DoubleRound' (4#1) [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20_rounds.sv:166]
INFO: [Synth 8-6155] done synthesizing module 'Salsa20Hash' (5#1) [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20Hash.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Salsa20Key' (6#1) [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20Key.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Salsa20Core' (7#1) [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20Core.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Salsa20' (8#1) [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2327.332 ; gain = 0.000 ; free physical = 1921 ; free virtual = 5857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2327.332 ; gain = 0.000 ; free physical = 2297 ; free virtual = 6234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2327.332 ; gain = 0.000 ; free physical = 2297 ; free virtual = 6234
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2327.332 ; gain = 0.000 ; free physical = 2282 ; free virtual = 6218
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/constrs_1/new/timing.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2359.281 ; gain = 0.000 ; free physical = 2181 ; free virtual = 6117
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2359.281 ; gain = 0.000 ; free physical = 2180 ; free virtual = 6117
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2359.281 ; gain = 31.949 ; free physical = 2267 ; free virtual = 6203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2359.281 ; gain = 31.949 ; free physical = 2267 ; free virtual = 6203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2359.281 ; gain = 31.949 ; free physical = 2270 ; free virtual = 6206
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Salsa20'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    STOP |                              001 |                               00
                   READY |                              010 |                               01
           BLKDID_UPDATE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Salsa20'
WARNING: [Synth 8-327] inferring latch for variable 'keylength_reg_reg' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'key_reg_reg[0]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:90]
WARNING: [Synth 8-327] inferring latch for variable 'key_reg_reg[1]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:90]
WARNING: [Synth 8-327] inferring latch for variable 'key_reg_reg[2]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:90]
WARNING: [Synth 8-327] inferring latch for variable 'key_reg_reg[3]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:90]
WARNING: [Synth 8-327] inferring latch for variable 'key_reg_reg[4]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:90]
WARNING: [Synth 8-327] inferring latch for variable 'key_reg_reg[5]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:90]
WARNING: [Synth 8-327] inferring latch for variable 'key_reg_reg[6]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:90]
WARNING: [Synth 8-327] inferring latch for variable 'key_reg_reg[7]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:90]
WARNING: [Synth 8-327] inferring latch for variable 'key_reg_reg[8]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:90]
WARNING: [Synth 8-327] inferring latch for variable 'key_reg_reg[9]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:90]
WARNING: [Synth 8-327] inferring latch for variable 'key_reg_reg[10]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:90]
WARNING: [Synth 8-327] inferring latch for variable 'key_reg_reg[11]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:90]
WARNING: [Synth 8-327] inferring latch for variable 'key_reg_reg[12]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:90]
WARNING: [Synth 8-327] inferring latch for variable 'key_reg_reg[13]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:90]
WARNING: [Synth 8-327] inferring latch for variable 'key_reg_reg[14]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:90]
WARNING: [Synth 8-327] inferring latch for variable 'key_reg_reg[15]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:90]
WARNING: [Synth 8-327] inferring latch for variable 'key_reg_reg[16]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:90]
WARNING: [Synth 8-327] inferring latch for variable 'key_reg_reg[17]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:90]
WARNING: [Synth 8-327] inferring latch for variable 'key_reg_reg[18]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:90]
WARNING: [Synth 8-327] inferring latch for variable 'key_reg_reg[19]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:90]
WARNING: [Synth 8-327] inferring latch for variable 'key_reg_reg[20]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:90]
WARNING: [Synth 8-327] inferring latch for variable 'key_reg_reg[21]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:90]
WARNING: [Synth 8-327] inferring latch for variable 'key_reg_reg[22]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:90]
WARNING: [Synth 8-327] inferring latch for variable 'key_reg_reg[23]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:90]
WARNING: [Synth 8-327] inferring latch for variable 'key_reg_reg[24]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:90]
WARNING: [Synth 8-327] inferring latch for variable 'key_reg_reg[25]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:90]
WARNING: [Synth 8-327] inferring latch for variable 'key_reg_reg[26]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:90]
WARNING: [Synth 8-327] inferring latch for variable 'key_reg_reg[27]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:90]
WARNING: [Synth 8-327] inferring latch for variable 'key_reg_reg[28]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:90]
WARNING: [Synth 8-327] inferring latch for variable 'key_reg_reg[29]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:90]
WARNING: [Synth 8-327] inferring latch for variable 'key_reg_reg[30]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:90]
WARNING: [Synth 8-327] inferring latch for variable 'key_reg_reg[31]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:90]
WARNING: [Synth 8-327] inferring latch for variable 'nonce_reg_reg[0]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:92]
WARNING: [Synth 8-327] inferring latch for variable 'nonce_reg_reg[1]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:92]
WARNING: [Synth 8-327] inferring latch for variable 'nonce_reg_reg[2]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:92]
WARNING: [Synth 8-327] inferring latch for variable 'nonce_reg_reg[3]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:92]
WARNING: [Synth 8-327] inferring latch for variable 'nonce_reg_reg[4]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:92]
WARNING: [Synth 8-327] inferring latch for variable 'nonce_reg_reg[5]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:92]
WARNING: [Synth 8-327] inferring latch for variable 'nonce_reg_reg[6]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:92]
WARNING: [Synth 8-327] inferring latch for variable 'nonce_reg_reg[7]' [/media/psf/DigitalDesign/vivado/salsa20/salsa20.srcs/sources_1/new/Salsa20.sv:92]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2359.281 ; gain = 31.949 ; free physical = 2260 ; free virtual = 6196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 336   
+---XORs : 
	   2 Input     32 Bit         XORs := 320   
	   2 Input      8 Bit         XORs := 64    
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 64    
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input   64 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 16    
	   2 Input    6 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2359.281 ; gain = 31.949 ; free physical = 2241 ; free virtual = 6178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2359.281 ; gain = 31.949 ; free physical = 2137 ; free virtual = 6073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2359.281 ; gain = 31.949 ; free physical = 2121 ; free virtual = 6057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2359.281 ; gain = 31.949 ; free physical = 2094 ; free virtual = 6030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 2359.281 ; gain = 31.949 ; free physical = 2092 ; free virtual = 6029
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 2359.281 ; gain = 31.949 ; free physical = 2092 ; free virtual = 6029
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 2359.281 ; gain = 31.949 ; free physical = 2070 ; free virtual = 6006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 2359.281 ; gain = 31.949 ; free physical = 2085 ; free virtual = 6022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 2359.281 ; gain = 31.949 ; free physical = 2085 ; free virtual = 6022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 2359.281 ; gain = 31.949 ; free physical = 2086 ; free virtual = 6022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |  2704|
|3     |LUT1   |    82|
|4     |LUT2   |  2596|
|5     |LUT3   |  4193|
|6     |LUT4   |  3809|
|7     |LUT5   |  5213|
|8     |LUT6   |  5687|
|9     |FDRE   |   582|
|10    |LD     |   329|
|11    |IBUF   |   837|
|12    |OBUF   |   515|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 2359.281 ; gain = 31.949 ; free physical = 2086 ; free virtual = 6022
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2359.281 ; gain = 0.000 ; free physical = 2141 ; free virtual = 6077
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 2359.289 ; gain = 31.949 ; free physical = 2141 ; free virtual = 6077
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2359.289 ; gain = 0.000 ; free physical = 2199 ; free virtual = 6136
INFO: [Netlist 29-17] Analyzing 3033 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2397.344 ; gain = 0.000 ; free physical = 2100 ; free virtual = 6036
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 329 instances were transformed.
  LD => LDCE: 329 instances

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:00 . Memory (MB): peak = 2397.344 ; gain = 70.078 ; free physical = 2266 ; free virtual = 6202
INFO: [Common 17-1381] The checkpoint '/media/psf/DigitalDesign/vivado/salsa20/salsa20.runs/synth_1/Salsa20.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2429.359 ; gain = 32.016 ; free physical = 2267 ; free virtual = 6203
INFO: [runtcl-4] Executing : report_utilization -file Salsa20_utilization_synth.rpt -pb Salsa20_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar  1 20:19:10 2021...
