Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Fri Sep 22 16:55:30 2023

Timing Constraint:
-------------------------------------------------------
create_clock -name {eth_rxc} [get_ports {eth_rxc}] -period {8} -waveform {0.000 4.000}
create_clock -name {sys_clk} [get_ports {sys_clk}] -period {20} -waveform {0.000 10.000}

Inferred clocks commands :
-------------------------------------------------------
create_clock -period {1000} -waveform {0 500} -name {ov5640_udp_pc|cam_pclk} [get_ports {cam_pclk}] -add
create_generated_clock -name {sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred} -master_clock {sys_clk} -source [get_ports {sys_clk}] -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} [get_pins {u_clk_wiz_0/u_pll_e3.CLKOUT0}] -add
create_generated_clock -name {eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred} -master_clock {eth_rxc} -source [get_ports {eth_rxc}] -edges {1 2 3} -edge_shift {2.600000 2.600000 2.600000} [get_pins {u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3.CLKOUT1}] -add
create_generated_clock -name {eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred} -master_clock {eth_rxc} -source [get_ports {eth_rxc}] -edges {1 2 3} -edge_shift {4.000000 4.000000 4.000000} [get_pins {u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3.CLKOUT0}] -add
set_clock_groups -name {Inferred_clock_group_0} -asynchronous -group [get_clocks {ov5640_udp_pc|cam_pclk}]


Logical Constraint:
+--------------------------------------------------------------------------------------------------------------------------+
| Object                                                                | Attribute                     | Value           
+--------------------------------------------------------------------------------------------------------------------------+
| i:cam_pclkbufg                                                        | PAP_CLOCK_DEDICATED_ROUTE     | FALSE           
| i:u_clk_wiz_0/u_pll_e3                                                | PAP_LOC                       | PLL_122_55      
| i:u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3     | PAP_LOC                       | PLL_122_179     
| n:cam_pclk_g                                                          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE           
| n:nt_cam_pclk                                                         | PAP_CLOCK_DEDICATED_ROUTE     | FALSE           
+--------------------------------------------------------------------------------------------------------------------------+

IO Constraint :
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME        | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| cam_sda         | inout             | L6      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_pwdn        | output            | L2      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_rst_n       | output            | M1      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_scl         | output            | P3      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_rst_n       | output            | B6      | 1.8       | LVCMOS18       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_tx_ctl      | output            | F9      | 1.8       | LVCMOS18       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_txc         | output            | G9      | 1.8       | LVCMOS18       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_txd[0]      | output            | F13     | 1.8       | LVCMOS18       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_txd[1]      | output            | E13     | 1.8       | LVCMOS18       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_txd[2]      | output            | B14     | 1.8       | LVCMOS18       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_txd[3]      | output            | A14     | 1.8       | LVCMOS18       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_data[0]     | input             | U1      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_data[1]     | input             | M3      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_data[2]     | input             | U2      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_data[3]     | input             | T1      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_data[4]     | input             | P1      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_data[5]     | input             | T2      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_data[6]     | input             | P2      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_data[7]     | input             | N1      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_href        | input             | M5      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_pclk        | input             | L1      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| cam_vsync       | input             | P4      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_rx_ctl      | input             | D11     | 1.8       | LVCMOS18       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_rxc         | input             | C11     | 1.8       | LVCMOS18       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_rxd[0]      | input             | B16     | 1.8       | LVCMOS18       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_rxd[1]      | input             | A16     | 1.8       | LVCMOS18       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_rxd[2]      | input             | D14     | 1.8       | LVCMOS18       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_rxd[3]      | input             | C14     | 1.8       | LVCMOS18       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_clk         | input             | V9      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_rst_n       | input             | C4      | 1.8       | LVCMOS18       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-----------------------------------------------------------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst                                                     | Clk_Inst_Name     | Net_Name        | Fanout     
+-----------------------------------------------------------------------------------------------------------------------------------------------+
| O                   | cam_pclk_ibuf                                                       | cam_pclkbufg      | cam_pclk_g      | 76         
| CLKOUT0             | u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3     | clkbufg_0         | ntclkbufg_0     | 923        
| CLKOUT0             | u_clk_wiz_0/u_pll_e3                                                | clkbufg_1         | ntclkbufg_1     | 6          
| CLKOUT1             | u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3     | clkbufg_2         | ntclkbufg_2     | 1          
+-----------------------------------------------------------------------------------------------------------------------------------------------+


Reset Signal:
+---------------------------------------------------------------------------------+
| Net_Name                        | Rst_Source_Inst                 | Fanout     
+---------------------------------------------------------------------------------+
| N1                              | N1                              | 1          
| u_eth_top/u_arp/u_arp_rx/N0     | u_eth_top/u_arp/u_arp_rx/N0     | 898        
| _$$_GND_$$_                     | _$$_GND_$$_                     | 12         
| u_img_data_pkt/N95              | u_img_data_pkt/N95              | 108        
+---------------------------------------------------------------------------------+


CE Signal:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                                         | CE_Source_Inst                                                                                   | Fanout     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| i2c_exec                                                                                         | u_i2c_cfg/i2c_exec                                                                               | 8          
| u_i2c_cfg/N3                                                                                     | u_i2c_cfg/N3_mux9                                                                                | 15         
| u_i2c_dri/N2394                                                                                  | u_i2c_dri/N2394                                                                                  | 23         
| u_i2c_dri/N1192                                                                                  | u_i2c_dri/N1192_1_6                                                                              | 1          
| u_img_data_pkt/N86                                                                               | u_img_data_pkt/N86                                                                               | 2          
| u_img_data_pkt/N157                                                                              | u_img_data_pkt/N157_inv                                                                          | 8          
| u_eth_top/u_arp/u_arp_rx/_N10240_cpy                                                             | u_eth_top/u_arp/u_arp_rx/N319_3_cpy                                                              | 81         
| u_eth_top/u_arp/u_arp_rx/N564                                                                    | u_eth_top/u_arp/u_arp_rx/N564_4                                                                  | 5          
| u_eth_top/u_arp/u_arp_rx/N707                                                                    | u_eth_top/u_arp/u_arp_rx/N707                                                                    | 32         
| u_eth_top/u_arp/u_arp_rx/N640                                                                    | u_eth_top/u_arp/u_arp_rx/N640                                                                    | 48         
| u_eth_top/u_arp/u_arp_rx/N1058                                                                   | u_eth_top/u_arp/u_arp_rx/N1058_3                                                                 | 8          
| u_eth_top/u_arp/u_arp_rx/N867                                                                    | u_eth_top/u_arp/u_arp_rx/N867_3                                                                  | 8          
| u_eth_top/u_arp/u_arp_rx/N848                                                                    | u_eth_top/u_arp/u_arp_rx/N848                                                                    | 8          
| u_eth_top/u_arp/u_arp_rx/N835                                                                    | u_eth_top/u_arp/u_arp_rx/N835                                                                    | 32         
| u_eth_top/u_arp/u_arp_rx/N770                                                                    | u_eth_top/u_arp/u_arp_rx/N770                                                                    | 48         
| u_eth_top/u_arp/u_arp_tx/N932                                                                    | u_eth_top/u_arp/u_arp_tx/N411_1                                                                  | 2          
| u_eth_top/u_arp/u_arp_tx/N832                                                                    | u_eth_top/u_arp/u_arp_tx/N832                                                                    | 80         
| u_eth_top/u_arp/u_arp_tx/N765                                                                    | u_eth_top/u_arp/u_arp_tx/N289_1                                                                  | 6          
| u_eth_top/u_arp/u_arp_tx/N781                                                                    | u_eth_top/u_arp/u_arp_tx/N781_1                                                                  | 5          
| u_eth_top/u_arp/u_arp_tx/N817                                                                    | u_eth_top/u_arp/u_arp_tx/N817_1_4                                                                | 8          
| u_eth_top/u_arp/u_crc32_d8/N263                                                                  | u_eth_top/u_arp/u_crc32_d8/N263                                                                  | 32         
| u_eth_top/u_udp/u_crc32_d8/N263                                                                  | u_eth_top/u_udp/u_crc32_d8/N263                                                                  | 32         
| u_eth_top/u_udp/u_udp_rx/N529                                                                    | u_eth_top/u_udp/u_udp_rx/N529_4                                                                  | 5          
| u_eth_top/u_udp/u_udp_rx/N652                                                                    | u_eth_top/u_udp/u_udp_rx/N652                                                                    | 16         
| u_eth_top/u_udp/u_udp_rx/N661                                                                    | u_eth_top/u_udp/u_udp_rx/N661                                                                    | 24         
| u_eth_top/u_udp/u_udp_rx/N592                                                                    | u_eth_top/u_udp/u_udp_rx/N592_8                                                                  | 24         
| u_eth_top/u_udp/u_udp_rx/N543                                                                    | u_eth_top/u_udp/u_udp_rx/N543_3                                                                  | 48         
| u_eth_top/u_udp/u_udp_rx/N697                                                                    | u_eth_top/u_udp/u_udp_rx/N697_4                                                                  | 8          
| u_eth_top/u_udp/u_udp_rx/N281                                                                    | u_eth_top/u_udp/u_udp_rx/N281_2                                                                  | 16         
| u_eth_top/u_udp/u_udp_rx/N626                                                                    | u_eth_top/u_udp/u_udp_rx/N626_2                                                                  | 8          
| u_eth_top/u_udp/u_udp_rx/N557                                                                    | u_eth_top/u_udp/u_udp_rx/N557_2                                                                  | 8          
| u_eth_top/u_udp/u_udp_tx/N888                                                                    | u_eth_top/u_udp/u_udp_tx/N888                                                                    | 20         
| u_eth_top/u_udp/u_udp_tx/N864                                                                    | u_eth_top/u_udp/u_udp_tx/N864_3                                                                  | 5          
| u_eth_top/u_udp/u_udp_tx/N1021                                                                   | u_eth_top/u_udp/u_udp_tx/N1021_1                                                                 | 16         
| u_eth_top/u_udp/u_udp_tx/N1049                                                                   | u_eth_top/u_udp/u_udp_tx/N1049                                                                   | 48         
| u_eth_top/u_udp/u_udp_tx/N963                                                                    | u_eth_top/u_udp/u_udp_tx/N411_1                                                                  | 8          
| u_eth_top/u_udp/u_udp_tx/N900                                                                    | u_eth_top/u_udp/u_udp_tx/N900                                                                    | 36         
| u_eth_top/u_udp/u_udp_tx/N896                                                                    | u_eth_top/u_udp/u_udp_tx/N463_2                                                                  | 16         
| u_eth_top/u_udp/u_udp_tx/N1655                                                                   | u_eth_top/u_udp/u_udp_tx/N1655                                                                   | 16         
| u_eth_top/u_udp/u_udp_tx/N1036                                                                   | u_eth_top/u_udp/u_udp_tx/N1036                                                                   | 5          
| u_eth_top/u_udp/u_udp_tx/N16                                                                     | u_eth_top/u_udp/u_udp_tx/N16                                                                     | 4          
| u_eth_top/u_udp/u_udp_tx/N907                                                                    | u_eth_top/u_udp/u_udp_tx/N867_7_or[2]_6                                                          | 2          
| u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N82_1     | u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N82_1     | 12         
| u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N0_1      | u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N0_1      | 12         
| _$$_VCC_$$_                                                                                      | _$$_VCC_$$_                                                                                      | 1          
| udp_tx_req                                                                                       | u_eth_top/u_udp/u_udp_tx/tx_req                                                                  | 1          
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                                          | Driver                                                                                                           | Fanout     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ntclkbufg_0                                                                                       | clkbufg_0                                                                                                        | 923        
| u_eth_top/u_arp/u_arp_rx/N0                                                                       | u_eth_top/u_arp/u_arp_rx/N0                                                                                      | 898        
| u_eth_top/u_arp/u_arp_rx/_N10240_cpy                                                              | u_eth_top/u_arp/u_arp_rx/N319_3_cpy                                                                              | 200        
| u_i2c_cfg/init_reg_cnt [5]                                                                        | u_i2c_cfg/init_reg_cnt[5]                                                                                        | 156        
| u_i2c_cfg/init_reg_cnt [7]                                                                        | u_i2c_cfg/init_reg_cnt[7]                                                                                        | 143        
| u_i2c_cfg/init_reg_cnt [3]                                                                        | u_i2c_cfg/init_reg_cnt[3]                                                                                        | 137        
| u_i2c_cfg/init_reg_cnt [6]                                                                        | u_i2c_cfg/init_reg_cnt[6]                                                                                        | 135        
| u_i2c_cfg/init_reg_cnt [4]                                                                        | u_i2c_cfg/init_reg_cnt[4]                                                                                        | 132        
| u_img_data_pkt/N95                                                                                | u_img_data_pkt/N95                                                                                               | 108        
| u_i2c_cfg/init_reg_cnt [1]                                                                        | u_i2c_cfg/init_reg_cnt[1]                                                                                        | 106        
| u_i2c_cfg/init_reg_cnt [2]                                                                        | u_i2c_cfg/init_reg_cnt[2]                                                                                        | 100        
| i2c_dri_clk                                                                                       | u_i2c_dri/dri_clk                                                                                                | 91         
| u_i2c_cfg/init_reg_cnt [0]                                                                        | u_i2c_cfg/init_reg_cnt[0]                                                                                        | 81         
| u_eth_top/u_arp/u_arp_tx/N832                                                                     | u_eth_top/u_arp/u_arp_tx/N832                                                                                    | 80         
| cam_pclk_g                                                                                        | cam_pclkbufg                                                                                                     | 76         
| u_eth_top/u_udp/u_udp_tx/cnt [0]                                                                  | u_eth_top/u_udp/u_udp_tx/cnt[0]                                                                                  | 49         
| u_eth_top/u_arp/u_arp_rx/N640                                                                     | u_eth_top/u_arp/u_arp_rx/N640                                                                                    | 48         
| u_eth_top/u_udp/u_udp_tx/N1049                                                                    | u_eth_top/u_udp/u_udp_tx/N1049                                                                                   | 48         
| u_eth_top/u_arp/u_arp_rx/N770                                                                     | u_eth_top/u_arp/u_arp_rx/N770                                                                                    | 48         
| u_eth_top/u_udp/u_udp_rx/N543                                                                     | u_eth_top/u_udp/u_udp_rx/N543_3                                                                                  | 48         
| u_eth_top/u_udp/u_udp_tx/cnt [2]                                                                  | u_eth_top/u_udp/u_udp_tx/cnt[2]                                                                                  | 46         
| u_eth_top/u_udp/u_udp_tx/cnt [1]                                                                  | u_eth_top/u_udp/u_udp_tx/cnt[1]                                                                                  | 39         
| u_eth_top/u_arp/u_arp_tx/cnt [0]                                                                  | u_eth_top/u_arp/u_arp_tx/cnt[0]                                                                                  | 38         
| u_eth_top/u_arp/u_arp_tx/data_cnt [3]                                                             | u_eth_top/u_arp/u_arp_tx/data_cnt[3]                                                                             | 38         
| u_eth_top/u_arp/u_arp_tx/data_cnt [4]                                                             | u_eth_top/u_arp/u_arp_tx/data_cnt[4]                                                                             | 37         
| u_eth_top/u_udp/u_udp_tx/N900                                                                     | u_eth_top/u_udp/u_udp_tx/N900                                                                                    | 36         
| u_eth_top/u_udp/u_udp_tx/N885                                                                     | u_eth_top/u_udp/u_udp_tx/N885                                                                                    | 36         
| udp_tx_done                                                                                       | u_eth_top/u_udp/u_udp_tx/crc_clr                                                                                 | 35         
| u_eth_top/u_udp/u_udp_tx/N896                                                                     | u_eth_top/u_udp/u_udp_tx/N463_2                                                                                  | 35         
| u_eth_top/u_arp/u_arp_tx/cnt [1]                                                                  | u_eth_top/u_arp/u_arp_tx/cnt[1]                                                                                  | 34         
| u_eth_top/gmii_rx_dv                                                                              | u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_dv                                                                  | 34         
| u_eth_top/u_arp/tx_done                                                                           | u_eth_top/u_arp/u_arp_tx/crc_clr                                                                                 | 33         
| u_eth_top/u_udp/u_crc32_d8/N263                                                                   | u_eth_top/u_udp/u_crc32_d8/N263                                                                                  | 32         
| u_eth_top/u_arp/u_crc32_d8/N263                                                                   | u_eth_top/u_arp/u_crc32_d8/N263                                                                                  | 32         
| u_eth_top/u_arp/u_arp_tx/data_cnt [2]                                                             | u_eth_top/u_arp/u_arp_tx/data_cnt[2]                                                                             | 32         
| u_eth_top/u_arp/u_arp_rx/N835                                                                     | u_eth_top/u_arp/u_arp_rx/N835                                                                                    | 32         
| u_eth_top/u_arp/u_arp_rx/N707                                                                     | u_eth_top/u_arp/u_arp_rx/N707                                                                                    | 32         
| u_eth_top/u_udp/u_udp_tx/tx_bit_sel [1]                                                           | u_eth_top/u_udp/u_udp_tx/tx_bit_sel[1]                                                                           | 30         
| u_eth_top/u_udp/u_udp_tx/cnt [3]                                                                  | u_eth_top/u_udp/u_udp_tx/cnt[3]                                                                                  | 28         
| u_i2c_dri/cnt [0]                                                                                 | u_i2c_dri/cnt[0]                                                                                                 | 27         
| u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/wfull      | u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull      | 25         
| u_i2c_dri/cnt [2]                                                                                 | u_i2c_dri/cnt[2]                                                                                                 | 25         
| u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/rempty     | u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty     | 24         
| u_eth_top/u_udp/u_udp_tx/total_num [5]                                                            | u_eth_top/u_udp/u_udp_tx/total_num[5]                                                                            | 24         
| u_eth_top/u_udp/u_udp_rx/N661                                                                     | u_eth_top/u_udp/u_udp_rx/N661                                                                                    | 24         
| u_i2c_dri/N2394                                                                                   | u_i2c_dri/N2394                                                                                                  | 24         
| u_eth_top/u_udp/u_udp_rx/N592                                                                     | u_eth_top/u_udp/u_udp_rx/N592_8                                                                                  | 24         
| u_eth_top/u_udp/u_udp_tx/tx_bit_sel [0]                                                           | u_eth_top/u_udp/u_udp_tx/tx_bit_sel[0]                                                                           | 23         
| u_eth_top/u_udp/u_udp_tx/skip_en                                                                  | u_eth_top/u_udp/u_udp_tx/skip_en                                                                                 | 22         
| u_eth_top/u_arp/u_arp_tx/data_cnt [1]                                                             | u_eth_top/u_arp/u_arp_tx/data_cnt[1]                                                                             | 22         
| u_i2c_dri/cnt [4]                                                                                 | u_i2c_dri/cnt[4]                                                                                                 | 21         
| u_eth_top/u_udp/u_udp_tx/N288                                                                     | u_eth_top/u_udp/u_udp_tx/N288.lt_7                                                                               | 21         
| u_eth_top/u_arp/u_arp_tx/cnt [2]                                                                  | u_eth_top/u_arp/u_arp_tx/cnt[2]                                                                                  | 21         
| u_i2c_dri/cnt [3]                                                                                 | u_i2c_dri/cnt[3]                                                                                                 | 21         
| u_eth_top/u_arp/u_arp_tx/N416                                                                     | u_eth_top/u_arp/u_arp_tx/N416_5                                                                                  | 20         
| u_eth_top/u_udp/u_udp_tx/N888                                                                     | u_eth_top/u_udp/u_udp_tx/N888                                                                                    | 20         
| u_eth_top/u_udp/u_udp_tx/_N1218                                                                   | u_eth_top/u_udp/u_udp_tx/N241_17_3                                                                               | 19         
| u_eth_top/u_udp/u_udp_tx/_N1233                                                                   | u_eth_top/u_udp/u_udp_tx/N241_32                                                                                 | 19         
| u_eth_top/u_udp/u_udp_tx/_N7869                                                                   | u_eth_top/u_udp/u_udp_tx/N241_54                                                                                 | 19         
| u_eth_top/u_arp/u_arp_tx/data_cnt [0]                                                             | u_eth_top/u_arp/u_arp_tx/data_cnt[0]                                                                             | 19         
| u_eth_top/u_udp/u_udp_rx/skip_en                                                                  | u_eth_top/u_udp/u_udp_rx/skip_en                                                                                 | 19         
| u_eth_top/u_udp/u_udp_rx/N238                                                                     | u_eth_top/u_udp/u_udp_rx/N238.eq_7                                                                               | 18         
| u_eth_top/u_arp/u_arp_tx/skip_en                                                                  | u_eth_top/u_arp/u_arp_tx/skip_en                                                                                 | 18         
| u_eth_top/u_udp/u_udp_rx/N281                                                                     | u_eth_top/u_udp/u_udp_rx/N281_2                                                                                  | 17         
| u_eth_top/u_udp/u_udp_tx/total_num [8]                                                            | u_eth_top/u_udp/u_udp_tx/total_num[8]                                                                            | 17         
| u_eth_top/gmii_rxd [7]                                                                            | u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rxd[7]                                                                 | 17         
| u_eth_top/u_udp/u_udp_tx/_N7718                                                                   | u_eth_top/u_udp/u_udp_tx/N553_1                                                                                  | 16         
| u_eth_top/gmii_rxd [2]                                                                            | u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rxd[2]                                                                 | 16         
| u_eth_top/gmii_rxd [6]                                                                            | u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rxd[6]                                                                 | 16         
| u_eth_top/u_udp/u_udp_tx/N1655                                                                    | u_eth_top/u_udp/u_udp_tx/N1655                                                                                   | 16         
| u_eth_top/u_udp/u_udp_rx/cnt [0]                                                                  | u_eth_top/u_udp/u_udp_rx/cnt[0]                                                                                  | 16         
| u_eth_top/u_udp/u_udp_tx/N1021                                                                    | u_eth_top/u_udp/u_udp_tx/N1021_1                                                                                 | 16         
| u_eth_top/u_udp/u_udp_rx/N652                                                                     | u_eth_top/u_udp/u_udp_rx/N652                                                                                    | 16         
| u_eth_top/u_arp/u_arp_tx/cnt [5]                                                                  | u_eth_top/u_arp/u_arp_tx/cnt[5]                                                                                  | 15         
| u_i2c_cfg/N3                                                                                      | u_i2c_cfg/N3_mux9                                                                                                | 15         
| u_eth_top/u_arp/u_arp_tx/cnt [4]                                                                  | u_eth_top/u_arp/u_arp_tx/cnt[4]                                                                                  | 15         
| u_eth_top/u_arp/u_arp_tx/cur_state_reg [2]                                                        | u_eth_top/u_arp/u_arp_tx/cur_state_reg[2]                                                                        | 15         
| u_eth_top/u_udp/u_udp_tx/cnt [4]                                                                  | u_eth_top/u_udp/u_udp_tx/cnt[4]                                                                                  | 14         
| u_eth_top/gmii_rxd [1]                                                                            | u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rxd[1]                                                                 | 14         
| u_eth_top/u_udp/u_udp_rx/cnt [3]                                                                  | u_eth_top/u_udp/u_udp_rx/cnt[3]                                                                                  | 14         
| u_eth_top/gmii_rxd [5]                                                                            | u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rxd[5]                                                                 | 14         
| u_eth_top/gmii_rxd [3]                                                                            | u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rxd[3]                                                                 | 14         
| u_eth_top/gmii_rxd [4]                                                                            | u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rxd[4]                                                                 | 13         
| u_eth_top/u_arp/u_arp_rx/skip_en                                                                  | u_eth_top/u_arp/u_arp_rx/skip_en                                                                                 | 13         
| u_eth_top/u_arp/u_arp_rx/cnt [2]                                                                  | u_eth_top/u_arp/u_arp_rx/cnt[2]                                                                                  | 13         
| u_eth_top/gmii_rxd [0]                                                                            | u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rxd[0]                                                                 | 13         
| u_eth_top/u_arp/u_arp_rx/cnt [1]                                                                  | u_eth_top/u_arp/u_arp_rx/cnt[1]                                                                                  | 13         
| u_i2c_dri/cur_state_reg [5]                                                                       | u_i2c_dri/cur_state_reg[5]                                                                                       | 12         
| u_eth_top/u_arp/u_arp_tx/N419                                                                     | u_eth_top/u_arp/u_arp_tx/N419_5                                                                                  | 12         
| u_eth_top/u_arp/u_arp_rx/cnt [3]                                                                  | u_eth_top/u_arp/u_arp_rx/cnt[3]                                                                                  | 12         
| u_img_data_pkt/head_cnt [2]                                                                       | u_img_data_pkt/head_cnt[2]                                                                                       | 12         
| u_eth_top/udp_gmii_txd [5]                                                                        | u_eth_top/u_udp/u_udp_tx/gmii_txd[5]                                                                             | 12         
| u_eth_top/u_udp/u_udp_tx/cur_state_reg [6]                                                        | u_eth_top/u_udp/u_udp_tx/cur_state_reg[6]                                                                        | 12         
| u_eth_top/u_arp/u_arp_tx/N411                                                                     | u_eth_top/u_arp/u_arp_tx/N411_5                                                                                  | 12         
| u_eth_top/u_udp/u_udp_tx/N570                                                                     | u_eth_top/u_udp/u_udp_tx/N570_5                                                                                  | 12         
| u_eth_top/u_udp/u_udp_tx/N561                                                                     | u_eth_top/u_udp/u_udp_tx/N561_4                                                                                  | 12         
| u_eth_top/u_udp/u_udp_tx/cur_state_reg [4]                                                        | u_eth_top/u_udp/u_udp_tx/cur_state_reg[4]                                                                        | 12         
| u_eth_top/udp_gmii_txd [0]                                                                        | u_eth_top/u_udp/u_udp_tx/gmii_txd[0]                                                                             | 12         
| u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N82_1      | u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N82_1                     | 12         
| u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N0_1       | u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N0_1                      | 12         
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 40            | 0                  
| IOCKDLY               | 0        | 32            | 0                  
| FF                    | 1083     | 33840         | 4                  
| LUT                   | 1532     | 22560         | 7                  
| Distributed RAM       | 0        | 7568          | 0                  
| DLL                   | 0        | 8             | 0                  
| DQSL                  | 0        | 12            | 0                  
| DRM                   | 1        | 60            | 2                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 30       | 226           | 14                 
| IOCKDIV               | 0        | 16            | 0                  
| IOCKGATE              | 0        | 16            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 2        | 4             | 50                 
| RCKB                  | 0        | 16            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 4        | 30            | 14                 
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 4             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.16 sec.


Inputs and Outputs :
+---------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                           
+---------------------------------------------------------------------------------------------------+
| Input      | C:/Users/Admin/Desktop/25G/6_ov5640_udp_pc/prj/synthesize/ov5640_udp_pc_syn.adf     
| Output     | C:/Users/Admin/Desktop/25G/6_ov5640_udp_pc/prj/device_map/ov5640_udp_pc_map.adf     
|            | C:/Users/Admin/Desktop/25G/6_ov5640_udp_pc/prj/device_map/ov5640_udp_pc_dmr.prt     
|            | C:/Users/Admin/Desktop/25G/6_ov5640_udp_pc/prj/device_map/ov5640_udp_pc.dmr         
|            | C:/Users/Admin/Desktop/25G/6_ov5640_udp_pc/prj/device_map/dmr.db                    
+---------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 234 MB
Total CPU time to dev_map completion : 0h:0m:3s
Process Total CPU time to dev_map completion : 0h:0m:3s
Total real time to dev_map completion : 0h:0m:4s
