#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x559d21f84690 .scope module, "AudVid_TB" "AudVid_TB" 2 5;
 .timescale -9 -12;
o0x7f35a1370288 .functor BUFZ 1, C4<z>; HiZ drive
v0x559d21f99740_0 .net "CLK", 0 0, o0x7f35a1370288;  0 drivers
v0x559d21fd08d0_0 .var "MasterCLK", 0 0;
v0x559d21fd0990_0 .var *"_s0", 0 0; Local signal
S_0x559d21f54740 .scope begin, "TEST_CASE" "TEST_CASE" 2 26, 2 26 0, S_0x559d21f84690;
 .timescale -9 -12;
S_0x559d21f92040 .scope module, "uut" "AudVid" 2 10, 3 2 0, S_0x559d21f84690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Reset"
    .port_info 1 /INPUT 1 "CLK"
    .port_info 2 /INPUT 14 "TilesControlRegister"
    .port_info 3 /INPUT 5 "Track1ControlRegister"
    .port_info 4 /INPUT 5 "Track2ControlRegister"
    .port_info 5 /OUTPUT 1 "TFT_SPI_CLK"
    .port_info 6 /OUTPUT 1 "TFT_SPI_CS"
    .port_info 7 /OUTPUT 1 "TFT_SPI_MOSI"
    .port_info 8 /OUTPUT 1 "TFT_RST"
    .port_info 9 /OUTPUT 1 "TFT_RS"
    .port_info 10 /OUTPUT 1 "SD_SPI_CLK"
    .port_info 11 /OUTPUT 1 "SD_SPI_CS"
    .port_info 12 /OUTPUT 1 "SD_SPI_MOSI"
    .port_info 13 /INPUT 1 "SD_SPI_MISO"
    .port_info 14 /OUTPUT 1 "SD_SPI_COUNT_DEBUG"
    .port_info 15 /OUTPUT 1 "SD_SPI_UTILCOUNT_DEBUG"
    .port_info 16 /OUTPUT 1 "DAC_I2S_DATA"
    .port_info 17 /OUTPUT 1 "DAC_I2S_CLK"
    .port_info 18 /OUTPUT 1 "DAC_I2S_WS"
L_0x559d21fe61e0 .functor BUFZ 5, L_0x559d21fe65b0, C4<00000>, C4<00000>, C4<00000>;
v0x559d21fcc240 .array "AddressOperationLUT", 0 12, 4 0;
v0x559d21fcc320_0 .net "CLK", 0 0, o0x7f35a1370288;  alias, 0 drivers
v0x559d21fcc3e0_0 .net "DAC_Data", 31 0, L_0x559d21fe6470;  1 drivers
v0x559d21fcc500_0 .net "DAC_DataClock", 0 0, L_0x559d21fe5a30;  1 drivers
v0x559d21fcc5a0_0 .net "DAC_I2S_CLK", 0 0, L_0x559d21fe5d20;  1 drivers
v0x559d21fcc690_0 .net "DAC_I2S_DATA", 0 0, L_0x559d21fe5b40;  1 drivers
v0x559d21fcc760_0 .net "DAC_I2S_WS", 0 0, v0x559d21fc2360_0;  1 drivers
v0x559d21fcc830_0 .net "I2SCLK", 0 0, L_0x559d21f2aec0;  1 drivers
v0x559d21fcc920_0 .net "MasterCLK", 0 0, L_0x559d21f25630;  1 drivers
v0x559d21fccad0_0 .var "ReadAudio_EnableStorage", 0 0;
o0x7f35a13711b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x559d21fccb70_0 .net "Reset", 0 0, o0x7f35a13711b8;  0 drivers
v0x559d21fccc10_0 .var "SDReadCount", 9 0;
v0x559d21fcccb0_0 .net "SD_EnableDataRead", 0 0, v0x559d21fc5a40_0;  1 drivers
v0x559d21fccd80_0 .var "SD_InputAddress", 23 0;
v0x559d21fcce50_0 .net "SD_InputData", 7 0, v0x559d21fc39f0_0;  1 drivers
v0x559d21fccef0_0 .net "SD_InputDataClock", 0 0, L_0x559d21fe3cc0;  1 drivers
v0x559d21fccf90_0 .net "SD_SPI_CLK", 0 0, v0x559d21fc3c30_0;  1 drivers
o0x7f35a13711e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x559d21fcd190_0 .net "SD_SPI_COUNT_DEBUG", 0 0, o0x7f35a13711e8;  0 drivers
v0x559d21fcd230_0 .net "SD_SPI_CS", 0 0, v0x559d21fc60b0_0;  1 drivers
o0x7f35a1370b88 .functor BUFZ 1, C4<z>; HiZ drive
v0x559d21fcd300_0 .net "SD_SPI_MISO", 0 0, o0x7f35a1370b88;  0 drivers
v0x559d21fcd3f0_0 .net "SD_SPI_MOSI", 0 0, v0x559d21fc3ff0_0;  1 drivers
o0x7f35a1371248 .functor BUFZ 1, C4<z>; HiZ drive
v0x559d21fcd4e0_0 .net "SD_SPI_UTILCOUNT_DEBUG", 0 0, o0x7f35a1371248;  0 drivers
v0x559d21fcd580_0 .net "SD_WorkCLK", 0 0, L_0x559d21f21260;  1 drivers
v0x559d21fcd620_0 .net "TFT_Data", 15 0, L_0x559d21f21170;  1 drivers
v0x559d21fcd710_0 .net "TFT_DataClock", 0 0, L_0x559d21fe57b0;  1 drivers
v0x559d21fcd7b0_0 .var "TFT_DataEncoded", 3 0;
v0x559d21fcd850_0 .net "TFT_RS", 0 0, L_0x559d21fe5340;  1 drivers
L_0x7f35a13274e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x559d21fcd920_0 .net "TFT_RST", 0 0, L_0x7f35a13274e0;  1 drivers
v0x559d21fcd9f0_0 .net "TFT_SPI_CLK", 0 0, L_0x559d21fe46c0;  1 drivers
v0x559d21fcdae0_0 .net "TFT_SPI_CS", 0 0, v0x559d21fc8b00_0;  1 drivers
v0x559d21fcdbd0_0 .net "TFT_SPI_MOSI", 0 0, L_0x559d21fe47d0;  1 drivers
v0x559d21fcdcc0_0 .net "TFT_WorkCLK", 0 0, L_0x559d21f21060;  1 drivers
o0x7f35a1372508 .functor BUFZ 14, C4<zzzzzzzzzzzzzz>; HiZ drive
v0x559d21fcddb0_0 .net "TilesControlRegister", 13 0, o0x7f35a1372508;  0 drivers
v0x559d21fce060 .array "TilesPositionsRegister", 0 319, 4 0;
v0x559d21fce100 .array "TilesRegister", 0 3871, 3 0;
v0x559d21fce1a0_0 .net "TilesWrite_Address", 11 0, L_0x559d21fe6fc0;  1 drivers
v0x559d21fce240_0 .var "TilesWrite_Started", 0 0;
v0x559d21fce2e0_0 .net "TilesWrite_TileAddress", 4 0, L_0x559d21fe61e0;  1 drivers
v0x559d21fce380_0 .var "TilesWrite_TilePosition", 8 0;
v0x559d21fce440_0 .var "TilesWrite_XAddress", 3 0;
v0x559d21fce520_0 .var "TilesWrite_XPosition", 7 0;
v0x559d21fce600_0 .var "TilesWrite_YAddress", 3 0;
v0x559d21fce6e0_0 .var "TilesWrite_YPosition", 7 0;
o0x7f35a13726b8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x559d21fce7c0_0 .net "Track1ControlRegister", 4 0, o0x7f35a13726b8;  0 drivers
v0x559d21fce8a0 .array "Track1Register", 0 255, 31 0;
o0x7f35a13726e8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x559d21fce960_0 .net "Track2ControlRegister", 4 0, o0x7f35a13726e8;  0 drivers
v0x559d21fcea40 .array "Track2Register", 0 255, 31 0;
v0x559d21fceb00 .array "TracksAdressRegister", 0 13, 23 0;
v0x559d21fcebc0_0 .var "WriteAudio_BankSelector", 0 0;
v0x559d21fcec80_0 .var "WriteAudio_EnableSDAudioRead", 0 0;
v0x559d21fced40_0 .var "WriteAudio_PlayCount", 9 0;
v0x559d21fcee20_0 .var "WriteAudio_Track1AddressCount", 23 0;
v0x559d21fcef00_0 .var "WriteAudio_Track1BeginAddress", 23 0;
v0x559d21fcefe0_0 .var "WriteAudio_Track1ControlEnable", 0 0;
v0x559d21fcf0a0_0 .var "WriteAudio_Track1Data", 31 0;
v0x559d21fcf160_0 .var "WriteAudio_Track1EnableLoop", 0 0;
v0x559d21fcf200_0 .var "WriteAudio_Track1EnablePlay", 0 0;
v0x559d21fcf2c0_0 .var "WriteAudio_Track1EndAddress", 23 0;
v0x559d21fcf3a0_0 .var "WriteAudio_Track2AddressCount", 23 0;
v0x559d21fcf480_0 .var "WriteAudio_Track2BeginAddress", 23 0;
v0x559d21fcf560_0 .var "WriteAudio_Track2ControlEnable", 0 0;
v0x559d21fcf620_0 .var "WriteAudio_Track2Data", 31 0;
v0x559d21fcf6e0_0 .var "WriteAudio_Track2EnableLoop", 0 0;
v0x559d21fcf780_0 .var "WriteAudio_Track2EnablePlay", 0 0;
v0x559d21fcf840_0 .var "WriteAudio_Track2EndAddress", 23 0;
v0x559d21fcf920_0 .net *"_s0", 4 0, L_0x559d21fe65b0;  1 drivers
L_0x7f35a13276d8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x559d21fcfa00_0 .net *"_s11", 6 0, L_0x7f35a13276d8;  1 drivers
L_0x7f35a1327720 .functor BUFT 1, C4<000001111001>, C4<0>, C4<0>, C4<0>;
v0x559d21fcfae0_0 .net/2u *"_s12", 11 0, L_0x7f35a1327720;  1 drivers
v0x559d21fcfbc0_0 .net *"_s15", 11 0, L_0x559d21fe6920;  1 drivers
v0x559d21fcfca0_0 .net *"_s16", 11 0, L_0x559d21fe6a60;  1 drivers
L_0x7f35a1327768 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x559d21fcfd80_0 .net *"_s19", 7 0, L_0x7f35a1327768;  1 drivers
v0x559d21fcfe60_0 .net *"_s2", 9 0, L_0x559d21fe6650;  1 drivers
L_0x7f35a13277b0 .functor BUFT 1, C4<000000001011>, C4<0>, C4<0>, C4<0>;
v0x559d21fcff40_0 .net/2u *"_s20", 11 0, L_0x7f35a13277b0;  1 drivers
v0x559d21fd0020_0 .net *"_s23", 11 0, L_0x559d21fe6b50;  1 drivers
v0x559d21fd0100_0 .net *"_s24", 11 0, L_0x559d21fe6cd0;  1 drivers
v0x559d21fd01e0_0 .net *"_s26", 11 0, L_0x559d21fe6e80;  1 drivers
L_0x7f35a13277f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x559d21fd02c0_0 .net *"_s29", 7 0, L_0x7f35a13277f8;  1 drivers
L_0x7f35a1327690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559d21fd03a0_0 .net *"_s5", 0 0, L_0x7f35a1327690;  1 drivers
v0x559d21fd0480_0 .net *"_s8", 11 0, L_0x559d21fe67e0;  1 drivers
E_0x559d21ea83b0 .event posedge, v0x559d21fca7e0_0;
E_0x559d21ea81d0 .event posedge, v0x559d21fc26a0_0;
E_0x559d21fa9110 .event posedge, v0x559d21fc5c70_0;
L_0x559d21fe65b0 .array/port v0x559d21fce060, L_0x559d21fe6650;
L_0x559d21fe6650 .concat [ 9 1 0 0], v0x559d21fce380_0, L_0x7f35a1327690;
L_0x559d21fe67e0 .concat [ 5 7 0 0], L_0x559d21fe61e0, L_0x7f35a13276d8;
L_0x559d21fe6920 .arith/mult 12, L_0x559d21fe67e0, L_0x7f35a1327720;
L_0x559d21fe6a60 .concat [ 4 8 0 0], v0x559d21fce600_0, L_0x7f35a1327768;
L_0x559d21fe6b50 .arith/mult 12, L_0x559d21fe6a60, L_0x7f35a13277b0;
L_0x559d21fe6cd0 .arith/sum 12, L_0x559d21fe6920, L_0x559d21fe6b50;
L_0x559d21fe6e80 .concat [ 4 8 0 0], v0x559d21fce440_0, L_0x7f35a13277f8;
L_0x559d21fe6fc0 .arith/sum 12, L_0x559d21fe6cd0, L_0x559d21fe6e80;
S_0x559d21f84130 .scope module, "adder" "StereoSignedAdder" 3 334, 4 1 0, S_0x559d21f92040;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /OUTPUT 32 "O"
v0x559d21f9b470_0 .net "A", 31 0, v0x559d21fcf0a0_0;  1 drivers
v0x559d21fa3940_0 .net "B", 31 0, v0x559d21fcf620_0;  1 drivers
v0x559d21f5c950_0 .net/s "Chanel1A", 15 0, L_0x559d21fe5e70;  1 drivers
v0x559d21ea2970_0 .net/s "Chanel1B", 15 0, L_0x559d21fe5f10;  1 drivers
v0x559d21fc03f0_0 .net/s "Chanel2A", 15 0, L_0x559d21fe6000;  1 drivers
v0x559d21fc0520_0 .net/s "Chanel2B", 15 0, L_0x559d21fe60a0;  1 drivers
v0x559d21fc0600_0 .net/s "O", 31 0, L_0x559d21fe6470;  alias, 1 drivers
v0x559d21fc06e0_0 .net/s *"_s10", 15 0, L_0x559d21fe62f0;  1 drivers
v0x559d21fc07c0_0 .net/s *"_s8", 15 0, L_0x559d21fe6140;  1 drivers
L_0x559d21fe5e70 .part v0x559d21fcf0a0_0, 0, 16;
L_0x559d21fe5f10 .part v0x559d21fcf620_0, 0, 16;
L_0x559d21fe6000 .part v0x559d21fcf0a0_0, 16, 16;
L_0x559d21fe60a0 .part v0x559d21fcf620_0, 16, 16;
L_0x559d21fe6140 .arith/sum 16, L_0x559d21fe6000, L_0x559d21fe60a0;
L_0x559d21fe62f0 .arith/sum 16, L_0x559d21fe5e70, L_0x559d21fe5f10;
L_0x559d21fe6470 .concat [ 16 16 0 0], L_0x559d21fe62f0, L_0x559d21fe6140;
S_0x559d21fc0920 .scope module, "audvid_clockmanager" "AudVid_ClockManager" 3 156, 5 1 0, S_0x559d21f92040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "MasterCLK"
    .port_info 2 /OUTPUT 1 "I2SCLK"
    .port_info 3 /OUTPUT 1 "TFTCLK"
    .port_info 4 /OUTPUT 1 "SDCLK"
L_0x559d21f25630 .functor BUFZ 1, o0x7f35a1370288, C4<0>, C4<0>, C4<0>;
L_0x559d21f2aec0 .functor BUFZ 1, o0x7f35a1370288, C4<0>, C4<0>, C4<0>;
L_0x559d21f21060 .functor BUFZ 1, o0x7f35a1370288, C4<0>, C4<0>, C4<0>;
L_0x559d21f21260 .functor BUFZ 1, o0x7f35a1370288, C4<0>, C4<0>, C4<0>;
v0x559d21fc0aa0_0 .net "I2SCLK", 0 0, L_0x559d21f2aec0;  alias, 1 drivers
v0x559d21fc0b60_0 .net "InputCLK", 0 0, o0x7f35a1370288;  alias, 0 drivers
v0x559d21fc0c20_0 .net "MasterCLK", 0 0, L_0x559d21f25630;  alias, 1 drivers
v0x559d21fc0cc0_0 .net "SDCLK", 0 0, L_0x559d21f21260;  alias, 1 drivers
v0x559d21fc0d80_0 .net "TFTCLK", 0 0, L_0x559d21f21060;  alias, 1 drivers
S_0x559d21fc0f30 .scope module, "colorDecoder" "ColorDecoder" 3 163, 6 1 0, S_0x559d21f92040;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "Input"
    .port_info 1 /OUTPUT 16 "Output"
L_0x559d21f21170 .functor BUFZ 16, L_0x559d21fd2ba0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x559d21fc1100 .array "Data", 0 15, 15 0;
v0x559d21fc11e0_0 .net "Input", 3 0, v0x559d21fcd7b0_0;  1 drivers
v0x559d21fc12c0_0 .net "Output", 15 0, L_0x559d21f21170;  alias, 1 drivers
v0x559d21fc13b0_0 .net *"_s0", 15 0, L_0x559d21fd2ba0;  1 drivers
v0x559d21fc1490_0 .net *"_s2", 5 0, L_0x559d21fd2c70;  1 drivers
L_0x7f35a1327018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x559d21fc15c0_0 .net *"_s5", 1 0, L_0x7f35a1327018;  1 drivers
L_0x559d21fd2ba0 .array/port v0x559d21fc1100, L_0x559d21fd2c70;
L_0x559d21fd2c70 .concat [ 4 2 0 0], v0x559d21fcd7b0_0, L_0x7f35a1327018;
S_0x559d21fc1700 .scope module, "i2s" "I2S" 3 195, 7 1 0, S_0x559d21f92040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "MasterCLK"
    .port_info 1 /INPUT 1 "I2SCLK"
    .port_info 2 /INPUT 32 "InputData"
    .port_info 3 /OUTPUT 1 "SyncCLK"
    .port_info 4 /OUTPUT 1 "I2S_DATA"
    .port_info 5 /OUTPUT 1 "I2S_CLK"
    .port_info 6 /OUTPUT 1 "I2S_WS"
L_0x559d21fe5a30 .functor NOT 1, v0x559d21fc2360_0, C4<0>, C4<0>, C4<0>;
L_0x559d21fe5d20 .functor BUFZ 1, L_0x559d21f2aec0, C4<0>, C4<0>, C4<0>;
v0x559d21fc2020_0 .var "Data", 31 0;
v0x559d21fc2100_0 .net "I2SCLK", 0 0, L_0x559d21f2aec0;  alias, 1 drivers
v0x559d21fc21f0_0 .net "I2S_CLK", 0 0, L_0x559d21fe5d20;  alias, 1 drivers
v0x559d21fc22c0_0 .net "I2S_DATA", 0 0, L_0x559d21fe5b40;  alias, 1 drivers
v0x559d21fc2360_0 .var "I2S_WS", 0 0;
v0x559d21fc2450_0 .net "InputData", 31 0, L_0x559d21fe6470;  alias, 1 drivers
v0x559d21fc2510_0 .net "MasterCLK", 0 0, L_0x559d21f25630;  alias, 1 drivers
v0x559d21fc2600_0 .net "SquareData", 31 0, v0x559d21fc1ed0_0;  1 drivers
v0x559d21fc26a0_0 .net "SyncCLK", 0 0, L_0x559d21fe5a30;  alias, 1 drivers
L_0x7f35a1327600 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x559d21fc2740_0 .net/2u *"_s0", 31 0, L_0x7f35a1327600;  1 drivers
v0x559d21fc2820_0 .net *"_s2", 31 0, L_0x559d21fe58a0;  1 drivers
L_0x7f35a1327648 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559d21fc2900_0 .net *"_s5", 26 0, L_0x7f35a1327648;  1 drivers
v0x559d21fc29e0_0 .net *"_s6", 31 0, L_0x559d21fe5990;  1 drivers
v0x559d21fc2ac0_0 .var "count", 4 0;
E_0x559d21fc19c0 .event negedge, v0x559d21fc2360_0;
E_0x559d21fc1a20 .event negedge, v0x559d21fc21f0_0;
L_0x559d21fe58a0 .concat [ 5 27 0 0], v0x559d21fc2ac0_0, L_0x7f35a1327648;
L_0x559d21fe5990 .arith/sub 32, L_0x7f35a1327600, L_0x559d21fe58a0;
L_0x559d21fe5b40 .part/v v0x559d21fc2020_0, L_0x559d21fe5990, 1;
S_0x559d21fc1a80 .scope module, "squaregenerator" "SquareGenerator" 7 27, 8 1 0, S_0x559d21fc1700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /OUTPUT 32 "data"
v0x559d21fc1d50_0 .net "CLK", 0 0, L_0x559d21f25630;  alias, 1 drivers
v0x559d21fc1e10_0 .var "count", 31 0;
v0x559d21fc1ed0_0 .var "data", 31 0;
E_0x559d21fc1cd0 .event posedge, v0x559d21fc0c20_0;
S_0x559d21fc2cc0 .scope module, "sd_spi" "SD_SPI" 3 167, 9 1 0, S_0x559d21f92040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "MasterCLK"
    .port_info 1 /INPUT 1 "WorkCLK"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "SPI_MISO"
    .port_info 4 /OUTPUT 1 "SPI_MOSI"
    .port_info 5 /OUTPUT 1 "SPI_CLK"
    .port_info 6 /OUTPUT 1 "SPI_CS"
    .port_info 7 /OUTPUT 1 "SPI_COUNT_DEBUG"
    .port_info 8 /OUTPUT 1 "SPI_UTILCOUNT_DEBUG"
    .port_info 9 /OUTPUT 8 "InputData"
    .port_info 10 /OUTPUT 1 "EnableDataRead"
    .port_info 11 /OUTPUT 1 "InputDataClock"
    .port_info 12 /INPUT 24 "InputAddress"
L_0x559d21fe3a80 .functor BUFZ 1, L_0x559d21f21260, C4<0>, C4<0>, C4<0>;
L_0x559d21fe3af0 .functor NOT 1, L_0x559d21f21260, C4<0>, C4<0>, C4<0>;
L_0x559d21fe3cc0 .functor NOT 1, v0x559d21fc3930_0, C4<0>, C4<0>, C4<0>;
v0x559d21fc57a0_0 .var "Address", 23 0;
v0x559d21fc5880_0 .net "Buffered_MasterCLK", 0 0, L_0x559d21f21390;  1 drivers
v0x559d21fc5940_0 .net "DataClock", 0 0, v0x559d21fc3930_0;  1 drivers
v0x559d21fc5a40_0 .var "EnableDataRead", 0 0;
v0x559d21fc5ae0_0 .net "InputAddress", 23 0, v0x559d21fccd80_0;  1 drivers
v0x559d21fc5bd0_0 .net "InputData", 7 0, v0x559d21fc39f0_0;  alias, 1 drivers
v0x559d21fc5c70_0 .net "InputDataClock", 0 0, L_0x559d21fe3cc0;  alias, 1 drivers
v0x559d21fc5d10_0 .net "MasterCLK", 0 0, L_0x559d21f25630;  alias, 1 drivers
v0x559d21fc5db0_0 .var "OutputData", 7 0;
v0x559d21fc5ea0_0 .net "Reset", 0 0, o0x7f35a13711b8;  alias, 0 drivers
v0x559d21fc5f40_0 .net "SPI_CLK", 0 0, v0x559d21fc3c30_0;  alias, 1 drivers
v0x559d21fc6010_0 .net "SPI_COUNT_DEBUG", 0 0, o0x7f35a13711e8;  alias, 0 drivers
v0x559d21fc60b0_0 .var "SPI_CS", 0 0;
v0x559d21fc6170_0 .var "SPI_Enable", 0 0;
v0x559d21fc6240_0 .net "SPI_InitClock_negedge", 0 0, L_0x559d21fd3010;  1 drivers
v0x559d21fc62e0_0 .net "SPI_InitClock_posedge", 0 0, L_0x559d21fd2eb0;  1 drivers
v0x559d21fc63d0_0 .net "SPI_InputCLK_negedge", 0 0, L_0x559d21fe3870;  1 drivers
v0x559d21fc6470_0 .net "SPI_InputCLK_posedge", 0 0, L_0x559d21fe3440;  1 drivers
v0x559d21fc6510_0 .net "SPI_MISO", 0 0, o0x7f35a1370b88;  alias, 0 drivers
v0x559d21fc65e0_0 .net "SPI_MOSI", 0 0, v0x559d21fc3ff0_0;  alias, 1 drivers
v0x559d21fc66b0_0 .net "SPI_UTILCOUNT_DEBUG", 0 0, o0x7f35a1371248;  alias, 0 drivers
v0x559d21fc6750_0 .net "SPI_WorkClock_negedge", 0 0, L_0x559d21fe3af0;  1 drivers
v0x559d21fc67f0_0 .net "SPI_WorkClock_posedge", 0 0, L_0x559d21fe3a80;  1 drivers
v0x559d21fc6890_0 .var "UtilCount", 9 0;
v0x559d21fc6930_0 .var "VideoCount", 9 0;
v0x559d21fc6a10_0 .net "WorkCLK", 0 0, L_0x559d21f21260;  alias, 1 drivers
v0x559d21fc6ab0_0 .net *"_s0", 31 0, L_0x559d21fd31e0;  1 drivers
v0x559d21fc6b90_0 .net *"_s10", 31 0, L_0x559d21fe3610;  1 drivers
L_0x7f35a1327180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559d21fc6c70_0 .net *"_s13", 25 0, L_0x7f35a1327180;  1 drivers
L_0x7f35a13271c8 .functor BUFT 1, C4<00000000000000000000000000011000>, C4<0>, C4<0>, C4<0>;
v0x559d21fc6d50_0 .net/2u *"_s14", 31 0, L_0x7f35a13271c8;  1 drivers
v0x559d21fc6e30_0 .net *"_s16", 0 0, L_0x559d21fe3730;  1 drivers
L_0x7f35a13270f0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559d21fc6ef0_0 .net *"_s3", 25 0, L_0x7f35a13270f0;  1 drivers
L_0x7f35a1327138 .functor BUFT 1, C4<00000000000000000000000000011000>, C4<0>, C4<0>, C4<0>;
v0x559d21fc6fd0_0 .net/2u *"_s4", 31 0, L_0x7f35a1327138;  1 drivers
v0x559d21fc70b0_0 .net *"_s6", 0 0, L_0x559d21fe3300;  1 drivers
v0x559d21fc7170_0 .var "count", 5 0;
E_0x559d21fc18d0 .event posedge, v0x559d21fc5a40_0;
E_0x559d21fc3010 .event posedge, v0x559d21fc3930_0;
L_0x559d21fd31e0 .concat [ 6 26 0 0], v0x559d21fc7170_0, L_0x7f35a13270f0;
L_0x559d21fe3300 .cmp/gt 32, L_0x7f35a1327138, L_0x559d21fd31e0;
L_0x559d21fe3440 .functor MUXZ 1, L_0x559d21fe3a80, L_0x559d21fd2eb0, L_0x559d21fe3300, C4<>;
L_0x559d21fe3610 .concat [ 6 26 0 0], v0x559d21fc7170_0, L_0x7f35a1327180;
L_0x559d21fe3730 .cmp/gt 32, L_0x7f35a13271c8, L_0x559d21fe3610;
L_0x559d21fe3870 .functor MUXZ 1, L_0x559d21fe3af0, L_0x559d21fd3010, L_0x559d21fe3730, C4<>;
S_0x559d21fc3070 .scope module, "inputBuffer" "BUF" 9 47, 10 2 0, S_0x559d21fc2cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I"
    .port_info 1 /OUTPUT 1 "O"
L_0x559d21f21390 .functor BUFZ 1, L_0x559d21f25630, C4<0>, C4<0>, C4<0>;
v0x559d21fc32c0_0 .net "I", 0 0, L_0x559d21f25630;  alias, 1 drivers
v0x559d21fc3380_0 .net "O", 0 0, L_0x559d21f21390;  alias, 1 drivers
S_0x559d21fc34a0 .scope module, "spi" "FullSPI" 9 66, 11 1 0, S_0x559d21fc2cc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "InputData"
    .port_info 1 /INPUT 8 "OutputData"
    .port_info 2 /OUTPUT 1 "SPI_MOSI"
    .port_info 3 /OUTPUT 1 "SPI_CLK"
    .port_info 4 /INPUT 1 "SPI_MISO"
    .port_info 5 /INPUT 1 "MasterCLK"
    .port_info 6 /INPUT 1 "SPI_InputCLK_posedge"
    .port_info 7 /INPUT 1 "SPI_InputCLK_negedge"
    .port_info 8 /OUTPUT 1 "DataClk"
    .port_info 9 /INPUT 1 "SPI_Enable"
v0x559d21fc3830_0 .var "Data", 7 0;
v0x559d21fc3930_0 .var "DataClk", 0 0;
v0x559d21fc39f0_0 .var "InputData", 7 0;
v0x559d21fc3ab0_0 .net "MasterCLK", 0 0, L_0x559d21f25630;  alias, 1 drivers
v0x559d21fc3b50_0 .net "OutputData", 7 0, v0x559d21fc5db0_0;  1 drivers
v0x559d21fc3c30_0 .var "SPI_CLK", 0 0;
v0x559d21fc3cf0_0 .net "SPI_Enable", 0 0, v0x559d21fc6170_0;  1 drivers
v0x559d21fc3db0_0 .net "SPI_InputCLK_negedge", 0 0, L_0x559d21fe3870;  alias, 1 drivers
v0x559d21fc3e70_0 .net "SPI_InputCLK_posedge", 0 0, L_0x559d21fe3440;  alias, 1 drivers
v0x559d21fc3f30_0 .net "SPI_MISO", 0 0, o0x7f35a1370b88;  alias, 0 drivers
v0x559d21fc3ff0_0 .var "SPI_MOSI", 0 0;
v0x559d21fc40b0_0 .var "count", 2 0;
E_0x559d21fc3770 .event posedge, v0x559d21fc3e70_0;
E_0x559d21fc37d0 .event posedge, v0x559d21fc3db0_0;
S_0x559d21fc42d0 .scope module, "spiInitClock" "FrequencyGenerator" 9 53, 12 1 0, S_0x559d21fc2cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK_posedge"
    .port_info 2 /OUTPUT 1 "OutputCLK_negedge"
P_0x559d21f871f0 .param/l "MasterFrequency" 0 12 3, +C4<00000000101111101011110000100000>;
P_0x559d21f87230 .param/l "bitsNumber" 0 12 5, +C4<00000000000000000000000000000110>;
P_0x559d21f87270 .param/l "frequency" 0 12 4, +C4<00000000000001010101011100110000>;
P_0x559d21f872b0 .param/l "limit" 0 12 11, +C4<00000000000000000000000000100011>;
L_0x559d21fd3150 .functor NOT 1, v0x559d21fc53d0_0, C4<0>, C4<0>, C4<0>;
v0x559d21fc5330_0 .net "InputCLK", 0 0, L_0x559d21f21260;  alias, 1 drivers
v0x559d21fc53d0_0 .var "OutputCLK", 0 0;
v0x559d21fc54c0_0 .net "OutputCLK_negedge", 0 0, L_0x559d21fd3010;  alias, 1 drivers
v0x559d21fc55c0_0 .net "OutputCLK_posedge", 0 0, L_0x559d21fd2eb0;  alias, 1 drivers
v0x559d21fc5690_0 .var "counter", 5 0;
E_0x559d21fc46a0 .event posedge, v0x559d21fc0cc0_0;
S_0x559d21fc4720 .scope module, "negedgeBuffer" "BUFGCE" 12 36, 13 1 0, S_0x559d21fc42d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "O"
    .port_info 1 /INPUT 1 "CE"
    .port_info 2 /INPUT 1 "I"
v0x559d21fc4980_0 .net "CE", 0 0, L_0x559d21f21260;  alias, 1 drivers
v0x559d21fc4a70_0 .net "I", 0 0, L_0x559d21fd3150;  1 drivers
v0x559d21fc4b10_0 .net "O", 0 0, L_0x559d21fd3010;  alias, 1 drivers
L_0x7f35a13270a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559d21fc4be0_0 .net/2u *"_s0", 0 0, L_0x7f35a13270a8;  1 drivers
L_0x559d21fd3010 .functor MUXZ 1, L_0x7f35a13270a8, L_0x559d21fd3150, L_0x559d21fd3150, C4<>;
S_0x559d21fc4d40 .scope module, "posedgeBuffer" "BUFGCE" 12 31, 13 1 0, S_0x559d21fc42d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "O"
    .port_info 1 /INPUT 1 "CE"
    .port_info 2 /INPUT 1 "I"
v0x559d21fc4f60_0 .net "CE", 0 0, L_0x559d21f21260;  alias, 1 drivers
v0x559d21fc5070_0 .net "I", 0 0, v0x559d21fc53d0_0;  1 drivers
v0x559d21fc5130_0 .net "O", 0 0, L_0x559d21fd2eb0;  alias, 1 drivers
L_0x7f35a1327060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559d21fc51d0_0 .net/2u *"_s0", 0 0, L_0x7f35a1327060;  1 drivers
L_0x559d21fd2eb0 .functor MUXZ 1, L_0x7f35a1327060, v0x559d21fc53d0_0, v0x559d21fc53d0_0, C4<>;
S_0x559d21fc73f0 .scope module, "tft_spi" "TFT_SPI" 3 183, 14 1 0, S_0x559d21f92040;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data"
    .port_info 1 /INPUT 1 "MasterCLK"
    .port_info 2 /INPUT 1 "WorkCLK"
    .port_info 3 /OUTPUT 16 "OutputData"
    .port_info 4 /OUTPUT 1 "SPI_MOSI"
    .port_info 5 /OUTPUT 1 "SPI_CLK"
    .port_info 6 /OUTPUT 1 "RS"
    .port_info 7 /OUTPUT 1 "SPI_CS"
    .port_info 8 /OUTPUT 1 "RST"
    .port_info 9 /OUTPUT 1 "DataClock"
P_0x559d21fc7570 .param/l "InitDataSize" 0 14 15, +C4<00000000000000000000000001101000>;
P_0x559d21fc75b0 .param/l "WorkFrequency" 0 14 17, +C4<00000000010111110101111000010000>;
P_0x559d21fc75f0 .param/l "WorkFrequencyBits" 0 14 18, +C4<00000000000000000000000000011000>;
P_0x559d21fc7630 .param/l "delayTime" 0 14 21, +C4<0000000000000000000000000000000000000000000011110100001001000000>;
P_0x559d21fc7670 .param/l "delayUnit" 0 14 20, +C4<00000000000000000001100001101010>;
L_0x559d21fe46c0 .functor BUFZ 1, L_0x559d21f21060, C4<0>, C4<0>, C4<0>;
v0x559d21fca720_0 .net "Buffered_MasterCLK", 0 0, L_0x559d21fe3dd0;  1 drivers
v0x559d21fca7e0_0 .net "DataClock", 0 0, L_0x559d21fe57b0;  alias, 1 drivers
v0x559d21fca8a0_0 .net "InitData", 15 0, L_0x559d21fe4020;  1 drivers
v0x559d21fca940_0 .net "InitRegPointer", 24 0, v0x559d21fc82a0_0;  1 drivers
v0x559d21fcaa30_0 .net "InitReg_RS", 0 0, L_0x559d21fe4390;  1 drivers
v0x559d21fcab20_0 .net "MasterCLK", 0 0, L_0x559d21f25630;  alias, 1 drivers
v0x559d21fcabc0_0 .net "OutputData", 15 0, L_0x559d21fe4b90;  1 drivers
v0x559d21fcac60_0 .net "RS", 0 0, L_0x559d21fe5340;  alias, 1 drivers
v0x559d21fcad00_0 .net "RST", 0 0, L_0x7f35a13274e0;  alias, 1 drivers
v0x559d21fcae50_0 .net "SPI_CLK", 0 0, L_0x559d21fe46c0;  alias, 1 drivers
v0x559d21fcaf20_0 .net "SPI_CS", 0 0, v0x559d21fc8b00_0;  alias, 1 drivers
v0x559d21fcaff0_0 .net "SPI_MOSI", 0 0, L_0x559d21fe47d0;  alias, 1 drivers
v0x559d21fcb0c0_0 .net "WorkCLK", 0 0, L_0x559d21f21060;  alias, 1 drivers
v0x559d21fcb190_0 .net *"_s0", 63 0, L_0x559d21fe4910;  1 drivers
v0x559d21fcb230_0 .net *"_s12", 63 0, L_0x559d21fe4da0;  1 drivers
L_0x7f35a13273c0 .functor BUFT 1, C4<000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559d21fcb2d0_0 .net *"_s15", 38 0, L_0x7f35a13273c0;  1 drivers
L_0x7f35a1327408 .functor BUFT 1, C4<0000000000000000000000000000000000000000000011110100001010101000>, C4<0>, C4<0>, C4<0>;
v0x559d21fcb3b0_0 .net/2u *"_s16", 63 0, L_0x7f35a1327408;  1 drivers
v0x559d21fcb490_0 .net *"_s18", 0 0, L_0x559d21fe4ed0;  1 drivers
v0x559d21fcb550_0 .net *"_s20", 1 0, L_0x559d21fe4f70;  1 drivers
L_0x7f35a1327450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559d21fcb630_0 .net *"_s23", 0 0, L_0x7f35a1327450;  1 drivers
L_0x7f35a1327498 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x559d21fcb710_0 .net/2u *"_s24", 1 0, L_0x7f35a1327498;  1 drivers
v0x559d21fcb7f0_0 .net *"_s26", 1 0, L_0x559d21fe51b0;  1 drivers
L_0x7f35a1327330 .functor BUFT 1, C4<000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559d21fcb8d0_0 .net *"_s3", 38 0, L_0x7f35a1327330;  1 drivers
v0x559d21fcb9b0_0 .net *"_s32", 63 0, L_0x559d21fe5520;  1 drivers
L_0x7f35a1327528 .functor BUFT 1, C4<000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559d21fcba90_0 .net *"_s35", 38 0, L_0x7f35a1327528;  1 drivers
L_0x7f35a1327570 .functor BUFT 1, C4<0000000000000000000000000000000000000000000011110100001010101000>, C4<0>, C4<0>, C4<0>;
v0x559d21fcbb70_0 .net/2u *"_s36", 63 0, L_0x7f35a1327570;  1 drivers
v0x559d21fcbc50_0 .net *"_s38", 0 0, L_0x559d21fe5610;  1 drivers
L_0x7f35a1327378 .functor BUFT 1, C4<0000000000000000000000000000000000000000000011110100001010101000>, C4<0>, C4<0>, C4<0>;
v0x559d21fcbd10_0 .net/2u *"_s4", 63 0, L_0x7f35a1327378;  1 drivers
L_0x7f35a13275b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559d21fcbdf0_0 .net/2u *"_s40", 0 0, L_0x7f35a13275b8;  1 drivers
v0x559d21fcbed0_0 .net *"_s6", 0 0, L_0x559d21fe4a50;  1 drivers
v0x559d21fcbf90_0 .net "data", 15 0, L_0x559d21f21170;  alias, 1 drivers
v0x559d21fcc080_0 .net "dataClk", 0 0, v0x559d21fca3c0_0;  1 drivers
L_0x559d21fe4910 .concat [ 25 39 0 0], v0x559d21fc82a0_0, L_0x7f35a1327330;
L_0x559d21fe4a50 .cmp/gt 64, L_0x7f35a1327378, L_0x559d21fe4910;
L_0x559d21fe4b90 .functor MUXZ 16, L_0x559d21f21170, L_0x559d21fe4020, L_0x559d21fe4a50, C4<>;
L_0x559d21fe4da0 .concat [ 25 39 0 0], v0x559d21fc82a0_0, L_0x7f35a13273c0;
L_0x559d21fe4ed0 .cmp/gt 64, L_0x7f35a1327408, L_0x559d21fe4da0;
L_0x559d21fe4f70 .concat [ 1 1 0 0], L_0x559d21fe4390, L_0x7f35a1327450;
L_0x559d21fe51b0 .functor MUXZ 2, L_0x7f35a1327498, L_0x559d21fe4f70, L_0x559d21fe4ed0, C4<>;
L_0x559d21fe5340 .part L_0x559d21fe51b0, 0, 1;
L_0x559d21fe5520 .concat [ 25 39 0 0], v0x559d21fc82a0_0, L_0x7f35a1327528;
L_0x559d21fe5610 .cmp/gt 64, L_0x7f35a1327570, L_0x559d21fe5520;
L_0x559d21fe57b0 .functor MUXZ 1, v0x559d21fca3c0_0, L_0x7f35a13275b8, L_0x559d21fe5610, C4<>;
S_0x559d21fc7af0 .scope module, "counter" "Counter" 14 60, 15 2 0, S_0x559d21fc73f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 25 "count"
P_0x559d21f84b70 .param/l "Begin" 0 15 2, +C4<00000000000000000000000000000000>;
P_0x559d21f84bb0 .param/l "End" 0 15 2, +C4<00000000000000000000000000000000000000000000011110100001010101000>;
P_0x559d21f84bf0 .param/l "bitsNumber" 0 15 2, +C4<00000000000000000000000000011001>;
P_0x559d21f84c30 .param/l "mode" 0 15 2, +C4<00000000000000000000000000000000>;
o0x7f35a1371818 .functor BUFZ 1, C4<z>; HiZ drive
L_0x559d21fe44c0 .functor OR 1, v0x559d21fca3c0_0, o0x7f35a1371818, C4<0>, C4<0>;
v0x559d21fc8100_0 .net *"_s1", 0 0, L_0x559d21fe44c0;  1 drivers
v0x559d21fc81e0_0 .net "clk", 0 0, v0x559d21fca3c0_0;  alias, 1 drivers
v0x559d21fc82a0_0 .var "count", 24 0;
v0x559d21fc8390_0 .var "init", 0 0;
v0x559d21fc8450_0 .net "reset", 0 0, o0x7f35a1371818;  0 drivers
E_0x559d21fc8080 .event posedge, L_0x559d21fe44c0;
S_0x559d21fc85e0 .scope module, "initializationRegister" "InitializationRegister" 14 52, 16 4 0, S_0x559d21fc73f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "pointer"
    .port_info 1 /OUTPUT 16 "OutData"
    .port_info 2 /OUTPUT 1 "RS"
    .port_info 3 /OUTPUT 1 "CS"
    .port_info 4 /INPUT 1 "CLK"
P_0x559d21fc7710 .param/l "InitFrequency" 0 16 4, +C4<00000000010111110101111000010000>;
P_0x559d21fc7750 .param/l "delayUnit" 0 16 4, +C4<00000000000000000001100001101010>;
v0x559d21fc8a20_0 .net "CLK", 0 0, L_0x559d21fe3dd0;  alias, 1 drivers
v0x559d21fc8b00_0 .var "CS", 0 0;
v0x559d21fc8bc0 .array "Data", 0 103, 16 0;
v0x559d21fc8c90_0 .net "OutData", 15 0, L_0x559d21fe4020;  alias, 1 drivers
v0x559d21fc8d70_0 .net "RS", 0 0, L_0x559d21fe4390;  alias, 1 drivers
v0x559d21fc8e80_0 .net *"_s0", 16 0, L_0x559d21fe3e40;  1 drivers
v0x559d21fc8f60_0 .net *"_s10", 7 0, L_0x559d21fe4200;  1 drivers
L_0x7f35a1327258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559d21fc9040_0 .net *"_s13", 0 0, L_0x7f35a1327258;  1 drivers
v0x559d21fc9120_0 .net *"_s2", 7 0, L_0x559d21fe3ee0;  1 drivers
L_0x7f35a1327210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559d21fc9200_0 .net *"_s5", 0 0, L_0x7f35a1327210;  1 drivers
v0x559d21fc92e0_0 .net *"_s8", 16 0, L_0x559d21fe4160;  1 drivers
v0x559d21fc93c0_0 .var "address", 6 0;
v0x559d21fc94a0_0 .net "pointer", 24 0, v0x559d21fc82a0_0;  alias, 1 drivers
E_0x559d21fc89c0 .event posedge, v0x559d21fc8a20_0;
L_0x559d21fe3e40 .array/port v0x559d21fc8bc0, L_0x559d21fe3ee0;
L_0x559d21fe3ee0 .concat [ 7 1 0 0], v0x559d21fc93c0_0, L_0x7f35a1327210;
L_0x559d21fe4020 .part L_0x559d21fe3e40, 0, 16;
L_0x559d21fe4160 .array/port v0x559d21fc8bc0, L_0x559d21fe4200;
L_0x559d21fe4200 .concat [ 7 1 0 0], v0x559d21fc93c0_0, L_0x7f35a1327258;
L_0x559d21fe4390 .part L_0x559d21fe4160, 16, 1;
S_0x559d21fc9610 .scope module, "inputBuffer" "BUF" 14 38, 10 2 0, S_0x559d21fc73f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I"
    .port_info 1 /OUTPUT 1 "O"
L_0x559d21fe3dd0 .functor BUFZ 1, L_0x559d21f25630, C4<0>, C4<0>, C4<0>;
v0x559d21fc97d0_0 .net "I", 0 0, L_0x559d21f25630;  alias, 1 drivers
v0x559d21fc9890_0 .net "O", 0 0, L_0x559d21fe3dd0;  alias, 1 drivers
S_0x559d21fc99a0 .scope module, "spi" "SPI" 14 65, 17 1 0, S_0x559d21fc73f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data"
    .port_info 1 /INPUT 1 "SPI_CLK"
    .port_info 2 /OUTPUT 1 "SPI_MOSI"
    .port_info 3 /OUTPUT 1 "dataClk"
    .port_info 4 /OUTPUT 1 "reset"
v0x559d21fc9c80_0 .net "SPI_CLK", 0 0, L_0x559d21fe46c0;  alias, 1 drivers
v0x559d21fc9d60_0 .net "SPI_MOSI", 0 0, L_0x559d21fe47d0;  alias, 1 drivers
L_0x7f35a13272a0 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x559d21fc9e20_0 .net/2u *"_s0", 31 0, L_0x7f35a13272a0;  1 drivers
v0x559d21fc9f10_0 .net *"_s2", 31 0, L_0x559d21fe4530;  1 drivers
L_0x7f35a13272e8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559d21fc9ff0_0 .net *"_s5", 27 0, L_0x7f35a13272e8;  1 drivers
v0x559d21fca120_0 .net *"_s6", 31 0, L_0x559d21fe4620;  1 drivers
v0x559d21fca200_0 .var "count", 3 0;
v0x559d21fca2e0_0 .net "data", 15 0, L_0x559d21fe4b90;  alias, 1 drivers
v0x559d21fca3c0_0 .var "dataClk", 0 0;
v0x559d21fca4f0_0 .var "reset", 0 0;
v0x559d21fca590_0 .var "reseted", 0 0;
E_0x559d21fc9c20 .event negedge, v0x559d21fc9c80_0;
L_0x559d21fe4530 .concat [ 4 28 0 0], v0x559d21fca200_0, L_0x7f35a13272e8;
L_0x559d21fe4620 .arith/sub 32, L_0x7f35a13272a0, L_0x559d21fe4530;
L_0x559d21fe47d0 .part/v L_0x559d21fe4b90, L_0x559d21fe4620, 1;
S_0x559d21f5f4e0 .scope module, "BUFG" "BUFG" 18 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I"
    .port_info 1 /OUTPUT 1 "O"
o0x7f35a1373078 .functor BUFZ 1, C4<z>; HiZ drive
L_0x559d21fe6d70 .functor BUFZ 1, o0x7f35a1373078, C4<0>, C4<0>, C4<0>;
v0x559d21fd0a50_0 .net "I", 0 0, o0x7f35a1373078;  0 drivers
v0x559d21fd0b30_0 .net "O", 0 0, L_0x559d21fe6d70;  1 drivers
S_0x559d21f8b580 .scope module, "ButtonDebouncer" "ButtonDebouncer" 19 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "Input"
    .port_info 2 /OUTPUT 1 "Output"
L_0x559d21fe7570 .functor AND 1, v0x559d21fd2690_0, L_0x559d21fe74d0, C4<1>, C4<1>;
o0x7f35a1373468 .functor BUFZ 1, C4<z>; HiZ drive
v0x559d21fd21d0_0 .net "Input", 0 0, o0x7f35a1373468;  0 drivers
v0x559d21fd2290_0 .net "Output", 0 0, L_0x559d21fe7570;  1 drivers
v0x559d21fd2350_0 .net "VerificationClk", 0 0, L_0x559d21fe7100;  1 drivers
v0x559d21fd2440_0 .net *"_s1", 0 0, L_0x559d21fe74d0;  1 drivers
o0x7f35a1373138 .functor BUFZ 1, C4<z>; HiZ drive
v0x559d21fd24e0_0 .net "clk", 0 0, o0x7f35a1373138;  0 drivers
v0x559d21fd25d0_0 .var "prevState", 0 0;
v0x559d21fd2690_0 .var "state", 0 0;
E_0x559d21fd0c50 .event posedge, v0x559d21fd1b10_0;
L_0x559d21fe74d0 .reduce/nor v0x559d21fd25d0_0;
S_0x559d21fd0cb0 .scope module, "verificationCLk" "FrequencyGenerator" 19 15, 12 1 0, S_0x559d21f8b580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK_posedge"
    .port_info 2 /OUTPUT 1 "OutputCLK_negedge"
P_0x559d21fcd030 .param/l "MasterFrequency" 0 12 3, +C4<00000101111101011110000100000000>;
P_0x559d21fcd070 .param/l "bitsNumber" 0 12 5, +C4<00000000000000000000000000010101>;
P_0x559d21fcd0b0 .param/l "frequency" 0 12 4, +C4<00000000000000000000000000110010>;
P_0x559d21fcd0f0 .param/l "limit" 0 12 11, +C4<00000000000111101000010010000000>;
L_0x559d21fe73d0 .functor NOT 1, v0x559d21fd1e30_0, C4<0>, C4<0>, C4<0>;
v0x559d21fd1d40_0 .net "InputCLK", 0 0, o0x7f35a1373138;  alias, 0 drivers
v0x559d21fd1e30_0 .var "OutputCLK", 0 0;
v0x559d21fd1ef0_0 .net "OutputCLK_negedge", 0 0, L_0x559d21fe7240;  1 drivers
v0x559d21fd1ff0_0 .net "OutputCLK_posedge", 0 0, L_0x559d21fe7100;  alias, 1 drivers
v0x559d21fd20c0_0 .var "counter", 20 0;
E_0x559d21fd10b0 .event posedge, v0x559d21fd1390_0;
S_0x559d21fd1130 .scope module, "negedgeBuffer" "BUFGCE" 12 36, 13 1 0, S_0x559d21fd0cb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "O"
    .port_info 1 /INPUT 1 "CE"
    .port_info 2 /INPUT 1 "I"
v0x559d21fd1390_0 .net "CE", 0 0, o0x7f35a1373138;  alias, 0 drivers
v0x559d21fd1470_0 .net "I", 0 0, L_0x559d21fe73d0;  1 drivers
v0x559d21fd1530_0 .net "O", 0 0, L_0x559d21fe7240;  alias, 1 drivers
L_0x7f35a1327888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559d21fd1600_0 .net/2u *"_s0", 0 0, L_0x7f35a1327888;  1 drivers
L_0x559d21fe7240 .functor MUXZ 1, L_0x7f35a1327888, L_0x559d21fe73d0, L_0x559d21fe73d0, C4<>;
S_0x559d21fd1760 .scope module, "posedgeBuffer" "BUFGCE" 12 31, 13 1 0, S_0x559d21fd0cb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "O"
    .port_info 1 /INPUT 1 "CE"
    .port_info 2 /INPUT 1 "I"
v0x559d21fd1980_0 .net "CE", 0 0, o0x7f35a1373138;  alias, 0 drivers
v0x559d21fd1a70_0 .net "I", 0 0, v0x559d21fd1e30_0;  1 drivers
v0x559d21fd1b10_0 .net "O", 0 0, L_0x559d21fe7100;  alias, 1 drivers
L_0x7f35a1327840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559d21fd1be0_0 .net/2u *"_s0", 0 0, L_0x7f35a1327840;  1 drivers
L_0x559d21fe7100 .functor MUXZ 1, L_0x7f35a1327840, v0x559d21fd1e30_0, v0x559d21fd1e30_0, C4<>;
S_0x559d21f54a30 .scope module, "FrequencyDivider" "FrequencyDivider" 20 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK"
P_0x559d21fa6160 .param/l "bitsNumber" 0 20 2, +C4<00000000000000000000000000010100>;
P_0x559d21fa61a0 .param/l "divider" 0 20 2, +C4<00000000000000000000000001100100>;
o0x7f35a13735e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x559d21fd2830_0 .net "InputCLK", 0 0, o0x7f35a13735e8;  0 drivers
v0x559d21fd2910_0 .var "OutputCLK", 0 0;
v0x559d21fd29d0_0 .var "count", 19 0;
E_0x559d21fd27d0 .event posedge, v0x559d21fd2830_0;
    .scope S_0x559d21fc0f30;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc1100, 4, 0;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc1100, 4, 0;
    %pushi/vec4 1007, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc1100, 4, 0;
    %pushi/vec4 2016, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc1100, 4, 0;
    %pushi/vec4 40550, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc1100, 4, 0;
    %pushi/vec4 34429, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc1100, 4, 0;
    %pushi/vec4 15, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc1100, 4, 0;
    %pushi/vec4 63488, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc1100, 4, 0;
    %pushi/vec4 32768, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc1100, 4, 0;
    %pushi/vec4 65184, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc1100, 4, 0;
    %pushi/vec4 64800, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc1100, 4, 0;
    %pushi/vec4 35164, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc1100, 4, 0;
    %pushi/vec4 36890, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc1100, 4, 0;
    %pushi/vec4 65504, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc1100, 4, 0;
    %pushi/vec4 45029, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc1100, 4, 0;
    %pushi/vec4 31727, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc1100, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x559d21fc42d0;
T_1 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x559d21fc5690_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559d21fc53d0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x559d21fc42d0;
T_2 ;
    %wait E_0x559d21fc46a0;
    %load/vec4 v0x559d21fc5690_0;
    %pad/u 32;
    %cmpi/u 17, 0, 32;
    %jmp/0xz  T_2.0, 5;
    %load/vec4 v0x559d21fc5690_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x559d21fc5690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559d21fc53d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x559d21fc5690_0;
    %pad/u 32;
    %cmpi/u 35, 0, 32;
    %jmp/0xz  T_2.2, 5;
    %load/vec4 v0x559d21fc5690_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x559d21fc5690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559d21fc53d0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x559d21fc5690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559d21fc53d0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x559d21fc34a0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x559d21fc40b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559d21fc3930_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x559d21fc34a0;
T_4 ;
    %wait E_0x559d21fc37d0;
    %load/vec4 v0x559d21fc40b0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559d21fc3930_0, 0;
    %load/vec4 v0x559d21fc3830_0;
    %assign/vec4 v0x559d21fc39f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x559d21fc40b0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559d21fc3930_0, 0;
T_4.2 ;
T_4.1 ;
    %load/vec4 v0x559d21fc40b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x559d21fc40b0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x559d21fc34a0;
T_5 ;
    %wait E_0x559d21fc3770;
    %load/vec4 v0x559d21fc3f30_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x559d21fc40b0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %assign/vec4/off/d v0x559d21fc3830_0, 4, 5;
    %jmp T_5;
    .thread T_5;
    .scope S_0x559d21fc34a0;
T_6 ;
    %wait E_0x559d21fc1cd0;
    %load/vec4 v0x559d21fc3cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x559d21fc3b50_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x559d21fc40b0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v0x559d21fc3ff0_0, 0;
    %load/vec4 v0x559d21fc3e70_0;
    %assign/vec4 v0x559d21fc3c30_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559d21fc3ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559d21fc3c30_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x559d21fc2cc0;
T_7 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x559d21fc7170_0, 0, 6;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x559d21fc6890_0, 0, 10;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x559d21fc5db0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559d21fc60b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559d21fc6170_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x559d21fc6930_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559d21fc5a40_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x559d21fc2cc0;
T_8 ;
    %wait E_0x559d21fc3010;
    %load/vec4 v0x559d21fc5ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x559d21fc7170_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x559d21fc7170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_8.25, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_8.26, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_8.27, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_8.28, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_8.29, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_8.30, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_8.31, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_8.32, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_8.33, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.34, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_8.35, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.36, 6;
    %jmp T_8.38;
T_8.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559d21fc5db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559d21fc60b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559d21fc6170_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x559d21fc6930_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x559d21fc7170_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x559d21fc6890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559d21fc5a40_0, 0;
    %jmp T_8.38;
T_8.3 ;
    %pushi/vec4 75, 0, 32;
    %load/vec4 v0x559d21fc6890_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_8.39, 5;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x559d21fc7170_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x559d21fc6890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559d21fc6170_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x559d21fc5db0_0, 0;
    %jmp T_8.40;
T_8.39 ;
    %load/vec4 v0x559d21fc6890_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x559d21fc6890_0, 0;
T_8.40 ;
    %jmp T_8.38;
T_8.4 ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x559d21fc6890_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_8.41, 5;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x559d21fc7170_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x559d21fc6890_0, 0;
    %jmp T_8.42;
T_8.41 ;
    %load/vec4 v0x559d21fc6890_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x559d21fc6890_0, 0;
T_8.42 ;
    %jmp T_8.38;
T_8.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559d21fc60b0_0, 0;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x559d21fc7170_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0x559d21fc5db0_0, 0;
    %jmp T_8.38;
T_8.6 ;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v0x559d21fc7170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559d21fc5db0_0, 0;
    %jmp T_8.38;
T_8.7 ;
    %pushi/vec4 6, 0, 6;
    %assign/vec4 v0x559d21fc7170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559d21fc5db0_0, 0;
    %jmp T_8.38;
T_8.8 ;
    %pushi/vec4 7, 0, 6;
    %assign/vec4 v0x559d21fc7170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559d21fc5db0_0, 0;
    %jmp T_8.38;
T_8.9 ;
    %pushi/vec4 8, 0, 6;
    %assign/vec4 v0x559d21fc7170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559d21fc5db0_0, 0;
    %jmp T_8.38;
T_8.10 ;
    %pushi/vec4 9, 0, 6;
    %assign/vec4 v0x559d21fc7170_0, 0;
    %pushi/vec4 149, 0, 8;
    %assign/vec4 v0x559d21fc5db0_0, 0;
    %jmp T_8.38;
T_8.11 ;
    %load/vec4 v0x559d21fc5bd0_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_8.43, 4;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v0x559d21fc7170_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x559d21fc5db0_0, 0;
    %jmp T_8.44;
T_8.43 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x559d21fc5db0_0, 0;
T_8.44 ;
    %jmp T_8.38;
T_8.12 ;
    %pushi/vec4 11, 0, 6;
    %assign/vec4 v0x559d21fc7170_0, 0;
    %pushi/vec4 119, 0, 8;
    %assign/vec4 v0x559d21fc5db0_0, 0;
    %jmp T_8.38;
T_8.13 ;
    %pushi/vec4 12, 0, 6;
    %assign/vec4 v0x559d21fc7170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559d21fc5db0_0, 0;
    %jmp T_8.38;
T_8.14 ;
    %pushi/vec4 13, 0, 6;
    %assign/vec4 v0x559d21fc7170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559d21fc5db0_0, 0;
    %jmp T_8.38;
T_8.15 ;
    %pushi/vec4 14, 0, 6;
    %assign/vec4 v0x559d21fc7170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559d21fc5db0_0, 0;
    %jmp T_8.38;
T_8.16 ;
    %pushi/vec4 15, 0, 6;
    %assign/vec4 v0x559d21fc7170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559d21fc5db0_0, 0;
    %jmp T_8.38;
T_8.17 ;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v0x559d21fc7170_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x559d21fc5db0_0, 0;
    %jmp T_8.38;
T_8.18 ;
    %load/vec4 v0x559d21fc5bd0_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_8.45, 4;
    %pushi/vec4 17, 0, 6;
    %assign/vec4 v0x559d21fc7170_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x559d21fc5db0_0, 0;
    %jmp T_8.46;
T_8.45 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x559d21fc5db0_0, 0;
T_8.46 ;
    %jmp T_8.38;
T_8.19 ;
    %pushi/vec4 18, 0, 6;
    %assign/vec4 v0x559d21fc7170_0, 0;
    %pushi/vec4 105, 0, 8;
    %assign/vec4 v0x559d21fc5db0_0, 0;
    %jmp T_8.38;
T_8.20 ;
    %pushi/vec4 19, 0, 6;
    %assign/vec4 v0x559d21fc7170_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0x559d21fc5db0_0, 0;
    %jmp T_8.38;
T_8.21 ;
    %pushi/vec4 20, 0, 6;
    %assign/vec4 v0x559d21fc7170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559d21fc5db0_0, 0;
    %jmp T_8.38;
T_8.22 ;
    %pushi/vec4 21, 0, 6;
    %assign/vec4 v0x559d21fc7170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559d21fc5db0_0, 0;
    %jmp T_8.38;
T_8.23 ;
    %pushi/vec4 22, 0, 6;
    %assign/vec4 v0x559d21fc7170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559d21fc5db0_0, 0;
    %jmp T_8.38;
T_8.24 ;
    %pushi/vec4 23, 0, 6;
    %assign/vec4 v0x559d21fc7170_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x559d21fc5db0_0, 0;
    %jmp T_8.38;
T_8.25 ;
    %load/vec4 v0x559d21fc5bd0_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_8.47, 4;
    %load/vec4 v0x559d21fc5bd0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_8.49, 4;
    %pushi/vec4 24, 0, 6;
    %assign/vec4 v0x559d21fc7170_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x559d21fc5db0_0, 0;
    %jmp T_8.50;
T_8.49 ;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v0x559d21fc7170_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x559d21fc5db0_0, 0;
T_8.50 ;
    %jmp T_8.48;
T_8.47 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x559d21fc5db0_0, 0;
T_8.48 ;
    %jmp T_8.38;
T_8.26 ;
    %pushi/vec4 25, 0, 6;
    %assign/vec4 v0x559d21fc7170_0, 0;
    %pushi/vec4 81, 0, 8;
    %assign/vec4 v0x559d21fc5db0_0, 0;
    %jmp T_8.38;
T_8.27 ;
    %pushi/vec4 26, 0, 6;
    %assign/vec4 v0x559d21fc7170_0, 0;
    %load/vec4 v0x559d21fc57a0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x559d21fc5db0_0, 0;
    %jmp T_8.38;
T_8.28 ;
    %pushi/vec4 27, 0, 6;
    %assign/vec4 v0x559d21fc7170_0, 0;
    %load/vec4 v0x559d21fc57a0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x559d21fc5db0_0, 0;
    %jmp T_8.38;
T_8.29 ;
    %pushi/vec4 28, 0, 6;
    %assign/vec4 v0x559d21fc7170_0, 0;
    %load/vec4 v0x559d21fc57a0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x559d21fc5db0_0, 0;
    %jmp T_8.38;
T_8.30 ;
    %pushi/vec4 29, 0, 6;
    %assign/vec4 v0x559d21fc7170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559d21fc5db0_0, 0;
    %jmp T_8.38;
T_8.31 ;
    %pushi/vec4 30, 0, 6;
    %assign/vec4 v0x559d21fc7170_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x559d21fc5db0_0, 0;
    %jmp T_8.38;
T_8.32 ;
    %load/vec4 v0x559d21fc5bd0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_8.51, 4;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v0x559d21fc7170_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x559d21fc5db0_0, 0;
    %jmp T_8.52;
T_8.51 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x559d21fc5db0_0, 0;
T_8.52 ;
    %jmp T_8.38;
T_8.33 ;
    %load/vec4 v0x559d21fc5bd0_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_8.53, 4;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0x559d21fc7170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559d21fc5a40_0, 0;
T_8.53 ;
    %jmp T_8.38;
T_8.34 ;
    %load/vec4 v0x559d21fc6890_0;
    %pad/u 32;
    %cmpi/u 512, 0, 32;
    %jmp/0xz  T_8.55, 5;
    %load/vec4 v0x559d21fc6890_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x559d21fc6890_0, 0;
    %jmp T_8.56;
T_8.55 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x559d21fc6890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559d21fc5a40_0, 0;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v0x559d21fc7170_0, 0;
T_8.56 ;
    %jmp T_8.38;
T_8.35 ;
    %pushi/vec4 24, 0, 6;
    %assign/vec4 v0x559d21fc7170_0, 0;
    %jmp T_8.38;
T_8.36 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x559d21fc5db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559d21fc6170_0, 0;
    %jmp T_8.38;
T_8.38 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x559d21fc2cc0;
T_9 ;
    %wait E_0x559d21fc18d0;
    %load/vec4 v0x559d21fc5ae0_0;
    %assign/vec4 v0x559d21fc57a0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x559d21fc85e0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559d21fc8b00_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x559d21fc93c0_0, 0, 7;
    %pushi/vec4 0, 0, 17;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 16, 0, 17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 17, 0, 17;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 18, 0, 17;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 19, 0, 17;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 20, 0, 17;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 17, 0, 17;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 65560, 0, 17;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 18, 0, 17;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 90401, 0, 17;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 19, 0, 17;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 65647, 0, 17;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 20, 0, 17;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 84319, 0, 17;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 16, 0, 17;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 67584, 0, 17;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 17, 0, 17;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 69691, 0, 17;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 1, 0, 17;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 65820, 0, 17;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 2, 0, 17;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 65792, 0, 17;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 3, 0, 17;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 69688, 0, 17;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 7, 0, 17;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 8, 0, 17;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 67592, 0, 17;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 11, 0, 17;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 69888, 0, 17;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 12, 0, 17;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 15, 0, 17;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 68865, 0, 17;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 21, 0, 17;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 65568, 0, 17;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 32, 0, 17;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 33, 0, 17;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 48, 0, 17;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 49, 0, 17;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 65755, 0, 17;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 50, 0, 17;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 51, 0, 17;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 52, 0, 17;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 65755, 0, 17;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 53, 0, 17;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 54, 0, 17;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 65711, 0, 17;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 55, 0, 17;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 56, 0, 17;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 65755, 0, 17;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 57, 0, 17;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 80, 0, 17;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 66, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 81, 0, 17;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 67592, 0, 17;
    %ix/load 4, 68, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 82, 0, 17;
    %ix/load 4, 69, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 67594, 0, 17;
    %ix/load 4, 70, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 83, 0, 17;
    %ix/load 4, 71, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 65546, 0, 17;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 84, 0, 17;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 68104, 0, 17;
    %ix/load 4, 74, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 85, 0, 17;
    %ix/load 4, 75, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 67592, 0, 17;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 86, 0, 17;
    %ix/load 4, 77, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 78, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 87, 0, 17;
    %ix/load 4, 79, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 68096, 0, 17;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 88, 0, 17;
    %ix/load 4, 81, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 67344, 0, 17;
    %ix/load 4, 82, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 89, 0, 17;
    %ix/load 4, 83, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 67344, 0, 17;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 7, 0, 17;
    %ix/load 4, 85, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 65554, 0, 17;
    %ix/load 4, 86, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 7, 0, 17;
    %ix/load 4, 87, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 69655, 0, 17;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 3, 0, 17;
    %ix/load 4, 89, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 69656, 0, 17;
    %ix/load 4, 90, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 54, 0, 17;
    %ix/load 4, 91, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 65711, 0, 17;
    %ix/load 4, 92, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 55, 0, 17;
    %ix/load 4, 93, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 94, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 56, 0, 17;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 65755, 0, 17;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 57, 0, 17;
    %ix/load 4, 97, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 98, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 32, 0, 17;
    %ix/load 4, 99, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 33, 0, 17;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %pushi/vec4 34, 0, 17;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fc8bc0, 4, 0;
    %end;
    .thread T_10;
    .scope S_0x559d21fc85e0;
T_11 ;
    %wait E_0x559d21fc89c0;
    %load/vec4 v0x559d21fc94a0_0;
    %pad/u 32;
    %cmpi/u 11, 0, 32;
    %jmp/0xz  T_11.0, 5;
    %load/vec4 v0x559d21fc94a0_0;
    %pad/u 7;
    %assign/vec4 v0x559d21fc93c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559d21fc8b00_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 250011, 0, 32;
    %load/vec4 v0x559d21fc94a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x559d21fc94a0_0;
    %pad/u 32;
    %cmpi/u 250021, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x559d21fc94a0_0;
    %pad/u 32;
    %subi 250000, 0, 32;
    %pad/u 7;
    %assign/vec4 v0x559d21fc93c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559d21fc8b00_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 375021, 0, 32;
    %load/vec4 v0x559d21fc94a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x559d21fc94a0_0;
    %pad/u 32;
    %cmpi/u 375023, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x559d21fc94a0_0;
    %pad/u 32;
    %subi 375000, 0, 32;
    %pad/u 7;
    %assign/vec4 v0x559d21fc93c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559d21fc8b00_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 687523, 0, 32;
    %load/vec4 v0x559d21fc94a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x559d21fc94a0_0;
    %pad/u 32;
    %cmpi/u 687587, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x559d21fc94a0_0;
    %pad/u 32;
    %subi 687500, 0, 32;
    %pad/u 7;
    %assign/vec4 v0x559d21fc93c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559d21fc8b00_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %pushi/vec4 1000087, 0, 32;
    %load/vec4 v0x559d21fc94a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_11.8, 5;
    %load/vec4 v0x559d21fc94a0_0;
    %pad/u 32;
    %subi 1000000, 0, 32;
    %pad/u 7;
    %assign/vec4 v0x559d21fc93c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559d21fc8b00_0, 0;
    %jmp T_11.9;
T_11.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559d21fc8b00_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x559d21fc93c0_0, 0;
T_11.9 ;
T_11.7 ;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x559d21fc7af0;
T_12 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x559d21fc82a0_0, 0, 25;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559d21fc8390_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x559d21fc7af0;
T_13 ;
    %wait E_0x559d21fc8080;
    %load/vec4 v0x559d21fc8450_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x559d21fc82a0_0, 0, 25;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559d21fc8390_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x559d21fc8390_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x559d21fc82a0_0, 0, 25;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559d21fc8390_0, 0, 1;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x559d21fc82a0_0;
    %pad/u 65;
    %cmpi/e 1000104, 0, 65;
    %jmp/0xz  T_13.4, 4;
    %pushi/vec4 1000104, 0, 25;
    %store/vec4 v0x559d21fc82a0_0, 0, 25;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x559d21fc82a0_0;
    %addi 1, 0, 25;
    %store/vec4 v0x559d21fc82a0_0, 0, 25;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x559d21fc99a0;
T_14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559d21fca4f0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x559d21fca200_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559d21fca3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559d21fca590_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x559d21fc99a0;
T_15 ;
    %wait E_0x559d21fc9c20;
    %load/vec4 v0x559d21fca200_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559d21fca3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559d21fca4f0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x559d21fca200_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559d21fca3c0_0, 0;
    %load/vec4 v0x559d21fca590_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_15.5, 8;
T_15.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_15.5, 8;
 ; End of false expr.
    %blend;
T_15.5;
    %pad/s 1;
    %assign/vec4 v0x559d21fca4f0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x559d21fca200_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_15.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559d21fca590_0, 0;
T_15.6 ;
T_15.3 ;
T_15.1 ;
    %load/vec4 v0x559d21fca200_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x559d21fca200_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x559d21fc1a80;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559d21fc1e10_0, 0, 32;
    %end;
    .thread T_16;
    .scope S_0x559d21fc1a80;
T_17 ;
    %wait E_0x559d21fc1cd0;
    %load/vec4 v0x559d21fc1e10_0;
    %cmpi/u 100000, 0, 32;
    %jmp/0xz  T_17.0, 5;
    %pushi/vec4 536842239, 0, 32;
    %store/vec4 v0x559d21fc1ed0_0, 0, 32;
    %load/vec4 v0x559d21fc1e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559d21fc1e10_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x559d21fc1e10_0;
    %cmpi/u 200000, 0, 32;
    %jmp/0xz  T_17.2, 5;
    %pushi/vec4 2415861759, 0, 32;
    %store/vec4 v0x559d21fc1ed0_0, 0, 32;
    %load/vec4 v0x559d21fc1e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559d21fc1e10_0, 0, 32;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559d21fc1e10_0, 0, 32;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x559d21fc1700;
T_18 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x559d21fc2ac0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559d21fc2020_0, 0, 32;
    %end;
    .thread T_18;
    .scope S_0x559d21fc1700;
T_19 ;
    %wait E_0x559d21fc1a20;
    %load/vec4 v0x559d21fc2ac0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559d21fc2360_0, 0, 1;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x559d21fc2ac0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_19.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559d21fc2360_0, 0, 1;
T_19.2 ;
T_19.1 ;
    %load/vec4 v0x559d21fc2ac0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x559d21fc2ac0_0, 0, 5;
    %jmp T_19;
    .thread T_19;
    .scope S_0x559d21fc1700;
T_20 ;
    %wait E_0x559d21fc19c0;
    %load/vec4 v0x559d21fc2600_0;
    %store/vec4 v0x559d21fc2020_0, 0, 32;
    %jmp T_20;
    .thread T_20;
    .scope S_0x559d21f92040;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559d21fccad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559d21fcefe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559d21fcf560_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x559d21fcee20_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x559d21fcee20_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559d21fcebc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559d21fcec80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559d21fcf0a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559d21fcf620_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x559d21fced40_0, 0, 10;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x559d21fcef00_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x559d21fcf2c0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559d21fcf200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559d21fcf160_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x559d21fcf480_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x559d21fcf840_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559d21fcf200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559d21fcf160_0, 0, 1;
    %pushi/vec4 40, 0, 24;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fceb00, 4, 0;
    %pushi/vec4 2902, 0, 24;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fceb00, 4, 0;
    %pushi/vec4 2904, 0, 24;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fceb00, 4, 0;
    %pushi/vec4 7040, 0, 24;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fceb00, 4, 0;
    %pushi/vec4 7042, 0, 24;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fceb00, 4, 0;
    %pushi/vec4 9408, 0, 24;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fceb00, 4, 0;
    %pushi/vec4 9410, 0, 24;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fceb00, 4, 0;
    %pushi/vec4 10300, 0, 24;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fceb00, 4, 0;
    %pushi/vec4 10302, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fceb00, 4, 0;
    %pushi/vec4 68636, 0, 24;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fceb00, 4, 0;
    %pushi/vec4 3102, 0, 24;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fceb00, 4, 0;
    %pushi/vec4 183006, 0, 24;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fceb00, 4, 0;
    %pushi/vec4 183008, 0, 24;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fceb00, 4, 0;
    %pushi/vec4 265372, 0, 24;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fceb00, 4, 0;
    %vpi_call 3 120 "$readmemh", "VideoData.mem", v0x559d21fce100 {0 0 0};
    %vpi_call 3 121 "$readmemb", "InitialPosition.mem", v0x559d21fce060 {0 0 0};
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x559d21fcd7b0_0, 0, 4;
    %pushi/vec4 20, 0, 24;
    %store/vec4 v0x559d21fccd80_0, 0, 24;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x559d21fce440_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x559d21fce600_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559d21fce520_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559d21fce6e0_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x559d21fce380_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559d21fce240_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x559d21fccc10_0, 0, 10;
    %pushi/vec4 1, 0, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fcc240, 4, 0;
    %pushi/vec4 2, 0, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fcc240, 4, 0;
    %pushi/vec4 3, 0, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fcc240, 4, 0;
    %pushi/vec4 4, 0, 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fcc240, 4, 0;
    %pushi/vec4 5, 0, 5;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fcc240, 4, 0;
    %pushi/vec4 6, 0, 5;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fcc240, 4, 0;
    %pushi/vec4 7, 0, 5;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fcc240, 4, 0;
    %pushi/vec4 8, 0, 5;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fcc240, 4, 0;
    %pushi/vec4 9, 0, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fcc240, 4, 0;
    %pushi/vec4 10, 0, 5;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fcc240, 4, 0;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fcc240, 4, 0;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fcc240, 4, 0;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x559d21fcc240, 4, 0;
    %end;
    .thread T_21;
    .scope S_0x559d21f92040;
T_22 ;
    %wait E_0x559d21fc1cd0;
    %load/vec4 v0x559d21fccc10_0;
    %pad/u 32;
    %cmpi/u 512, 0, 32;
    %jmp/0xz  T_22.0, 5;
    %load/vec4 v0x559d21fcee20_0;
    %assign/vec4 v0x559d21fccd80_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x559d21fccc10_0;
    %pad/u 32;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz  T_22.2, 5;
    %load/vec4 v0x559d21fcf3a0_0;
    %assign/vec4 v0x559d21fccd80_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x559d21f92040;
T_23 ;
    %wait E_0x559d21fa9110;
    %load/vec4 v0x559d21fcec80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559d21fccad0_0, 0, 1;
T_23.0 ;
    %load/vec4 v0x559d21fcccb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x559d21fccad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x559d21fccc10_0;
    %pad/u 32;
    %cmpi/u 512, 0, 32;
    %jmp/0xz  T_23.6, 5;
    %load/vec4 v0x559d21fcce50_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x559d21fccc10_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %sub;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0x559d21fcebc0_0;
    %load/vec4 v0x559d21fccc10_0;
    %parti/s 7, 2, 3;
    %concat/vec4; draw_concat_vec4
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x559d21fce8a0, 4, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x559d21fccc10_0;
    %pad/u 32;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz  T_23.8, 5;
    %load/vec4 v0x559d21fcce50_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x559d21fccc10_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %sub;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0x559d21fcebc0_0;
    %load/vec4 v0x559d21fccc10_0;
    %parti/s 7, 2, 3;
    %concat/vec4; draw_concat_vec4
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x559d21fcea40, 4, 0;
T_23.8 ;
T_23.7 ;
T_23.4 ;
    %load/vec4 v0x559d21fccc10_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x559d21fccc10_0, 0;
T_23.2 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x559d21f92040;
T_24 ;
    %wait E_0x559d21fc1cd0;
    %load/vec4 v0x559d21fce7c0_0;
    %parti/s 3, 0, 2;
    %pad/u 35;
    %muli 2, 0, 35;
    %ix/vec4 4;
    %load/vec4a v0x559d21fceb00, 4;
    %assign/vec4 v0x559d21fcef00_0, 0;
    %load/vec4 v0x559d21fce7c0_0;
    %parti/s 3, 0, 2;
    %pad/u 36;
    %muli 2, 0, 36;
    %subi 1, 0, 36;
    %ix/vec4 4;
    %load/vec4a v0x559d21fceb00, 4;
    %assign/vec4 v0x559d21fcf2c0_0, 0;
    %load/vec4 v0x559d21fce7c0_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0x559d21fcf200_0, 0;
    %load/vec4 v0x559d21fce7c0_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x559d21fcf160_0, 0;
    %load/vec4 v0x559d21fce960_0;
    %parti/s 3, 0, 2;
    %pad/u 35;
    %muli 2, 0, 35;
    %ix/vec4 4;
    %load/vec4a v0x559d21fceb00, 4;
    %assign/vec4 v0x559d21fcf480_0, 0;
    %load/vec4 v0x559d21fce960_0;
    %parti/s 3, 0, 2;
    %pad/u 36;
    %muli 2, 0, 36;
    %subi 1, 0, 36;
    %ix/vec4 4;
    %load/vec4a v0x559d21fceb00, 4;
    %assign/vec4 v0x559d21fcf840_0, 0;
    %load/vec4 v0x559d21fce960_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0x559d21fcf780_0, 0;
    %load/vec4 v0x559d21fce960_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x559d21fcf6e0_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_0x559d21f92040;
T_25 ;
    %wait E_0x559d21ea81d0;
    %load/vec4 v0x559d21fced40_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x559d21fced40_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_25.0, 4;
    %load/vec4 v0x559d21fced40_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_25.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559d21fcebc0_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x559d21fced40_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_25.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559d21fcebc0_0, 0;
T_25.4 ;
T_25.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559d21fcec80_0, 0;
    %load/vec4 v0x559d21fced40_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x559d21fced40_0, 0;
    %load/vec4 v0x559d21fcf200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %load/vec4 v0x559d21fcee20_0;
    %load/vec4 v0x559d21fcf2c0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x559d21fcef00_0;
    %load/vec4 v0x559d21fcee20_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.8, 8;
    %load/vec4 v0x559d21fcee20_0;
    %load/vec4 v0x559d21fcf2c0_0;
    %cmp/e;
    %jmp/0xz  T_25.10, 4;
    %load/vec4 v0x559d21fcf160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.12, 8;
    %load/vec4 v0x559d21fcef00_0;
    %assign/vec4 v0x559d21fcee20_0, 0;
    %jmp T_25.13;
T_25.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559d21fcefe0_0, 0;
T_25.13 ;
    %jmp T_25.11;
T_25.10 ;
    %load/vec4 v0x559d21fcee20_0;
    %addi 2, 0, 24;
    %assign/vec4 v0x559d21fcee20_0, 0;
T_25.11 ;
    %jmp T_25.9;
T_25.8 ;
    %load/vec4 v0x559d21fcef00_0;
    %assign/vec4 v0x559d21fcee20_0, 0;
T_25.9 ;
    %jmp T_25.7;
T_25.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559d21fcefe0_0, 0;
    %load/vec4 v0x559d21fcef00_0;
    %assign/vec4 v0x559d21fcee20_0, 0;
T_25.7 ;
    %load/vec4 v0x559d21fcf780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.14, 8;
    %load/vec4 v0x559d21fcf3a0_0;
    %load/vec4 v0x559d21fcf840_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x559d21fcf480_0;
    %load/vec4 v0x559d21fcf3a0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.16, 8;
    %load/vec4 v0x559d21fcf3a0_0;
    %load/vec4 v0x559d21fcf840_0;
    %cmp/e;
    %jmp/0xz  T_25.18, 4;
    %load/vec4 v0x559d21fcf6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.20, 8;
    %load/vec4 v0x559d21fcf480_0;
    %assign/vec4 v0x559d21fcf3a0_0, 0;
    %jmp T_25.21;
T_25.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559d21fcf560_0, 0;
T_25.21 ;
    %jmp T_25.19;
T_25.18 ;
    %load/vec4 v0x559d21fcf3a0_0;
    %addi 2, 0, 24;
    %assign/vec4 v0x559d21fcf3a0_0, 0;
T_25.19 ;
    %jmp T_25.17;
T_25.16 ;
    %load/vec4 v0x559d21fcf480_0;
    %assign/vec4 v0x559d21fcf3a0_0, 0;
T_25.17 ;
    %jmp T_25.15;
T_25.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559d21fcf560_0, 0;
    %load/vec4 v0x559d21fcf480_0;
    %assign/vec4 v0x559d21fcf3a0_0, 0;
T_25.15 ;
    %load/vec4 v0x559d21fced40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x559d21fced40_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_25.22, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559d21fcec80_0, 0;
T_25.22 ;
    %load/vec4 v0x559d21fced40_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x559d21fced40_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559d21fcec80_0, 0;
    %load/vec4 v0x559d21fced40_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x559d21fced40_0, 0;
T_25.1 ;
    %load/vec4 v0x559d21fcf200_0;
    %load/vec4 v0x559d21fcefe0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.24, 8;
    %ix/getv 4, v0x559d21fced40_0;
    %load/vec4a v0x559d21fce8a0, 4;
    %assign/vec4 v0x559d21fcf0a0_0, 0;
    %jmp T_25.25;
T_25.24 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559d21fcf0a0_0, 0;
T_25.25 ;
    %load/vec4 v0x559d21fcf780_0;
    %load/vec4 v0x559d21fcf560_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.26, 8;
    %ix/getv 4, v0x559d21fced40_0;
    %load/vec4a v0x559d21fcea40, 4;
    %assign/vec4 v0x559d21fcf620_0, 0;
    %jmp T_25.27;
T_25.26 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559d21fcf620_0, 0;
T_25.27 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x559d21f92040;
T_26 ;
    %wait E_0x559d21ea83b0;
    %load/vec4 v0x559d21fce1a0_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0x559d21fce100, 4;
    %assign/vec4 v0x559d21fcd7b0_0, 0;
    %load/vec4 v0x559d21fce240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x559d21fce440_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x559d21fcc240, 4;
    %pad/u 4;
    %assign/vec4 v0x559d21fce440_0, 0;
    %load/vec4 v0x559d21fce520_0;
    %pad/u 32;
    %cmpi/u 219, 0, 32;
    %jmp/0xz  T_26.2, 5;
    %load/vec4 v0x559d21fce520_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x559d21fce520_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559d21fce520_0, 0;
    %load/vec4 v0x559d21fce600_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x559d21fcc240, 4;
    %pad/u 4;
    %assign/vec4 v0x559d21fce600_0, 0;
    %load/vec4 v0x559d21fce6e0_0;
    %pad/u 32;
    %cmpi/u 175, 0, 32;
    %jmp/0xz  T_26.4, 5;
    %load/vec4 v0x559d21fce6e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x559d21fce6e0_0, 0;
    %jmp T_26.5;
T_26.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559d21fce6e0_0, 0;
T_26.5 ;
T_26.3 ;
    %load/vec4 v0x559d21fce440_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_26.6, 4;
    %load/vec4 v0x559d21fce600_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_26.8, 4;
    %load/vec4 v0x559d21fce380_0;
    %pad/u 32;
    %cmpi/u 319, 0, 32;
    %jmp/0xz  T_26.10, 5;
    %load/vec4 v0x559d21fce380_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x559d21fce380_0, 0;
    %jmp T_26.11;
T_26.10 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x559d21fce380_0, 0;
T_26.11 ;
    %jmp T_26.9;
T_26.8 ;
    %load/vec4 v0x559d21fce520_0;
    %pad/u 32;
    %cmpi/u 219, 0, 32;
    %jmp/0xz  T_26.12, 5;
    %load/vec4 v0x559d21fce380_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x559d21fce380_0, 0;
    %jmp T_26.13;
T_26.12 ;
    %load/vec4 v0x559d21fce380_0;
    %subi 19, 0, 9;
    %assign/vec4 v0x559d21fce380_0, 0;
T_26.13 ;
T_26.9 ;
T_26.6 ;
    %jmp T_26.1;
T_26.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559d21fce240_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x559d21f92040;
T_27 ;
    %wait E_0x559d21fc1cd0;
    %load/vec4 v0x559d21fcddb0_0;
    %parti/s 5, 0, 2;
    %load/vec4 v0x559d21fcddb0_0;
    %parti/s 9, 5, 4;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559d21fce060, 0, 4;
    %jmp T_27;
    .thread T_27;
    .scope S_0x559d21f84690;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559d21fd08d0_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x559d21f84690;
T_29 ;
    %load/vec4 v0x559d21fd08d0_0;
    %inv;
    %store/vec4 v0x559d21fd0990_0, 0, 1;
    %pushi/vec4 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x559d21fd0990_0;
    %store/vec4 v0x559d21fd08d0_0, 0, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0x559d21f84690;
T_30 ;
    %fork t_1, S_0x559d21f54740;
    %jmp t_0;
    .scope S_0x559d21f54740;
t_1 ;
    %vpi_call 2 27 "$dumpfile", "SoC.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb11111111111111111111111111111111, S_0x559d21f92040 {0 0 0};
    %delay 3408248832, 558;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .scope S_0x559d21f84690;
t_0 %join;
    %end;
    .thread T_30;
    .scope S_0x559d21fd0cb0;
T_31 ;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x559d21fd20c0_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559d21fd1e30_0, 0, 1;
    %end;
    .thread T_31;
    .scope S_0x559d21fd0cb0;
T_32 ;
    %wait E_0x559d21fd10b0;
    %load/vec4 v0x559d21fd20c0_0;
    %pad/u 32;
    %cmpi/u 1000000, 0, 32;
    %jmp/0xz  T_32.0, 5;
    %load/vec4 v0x559d21fd20c0_0;
    %addi 1, 0, 21;
    %assign/vec4 v0x559d21fd20c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559d21fd1e30_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x559d21fd20c0_0;
    %pad/u 32;
    %cmpi/u 2000000, 0, 32;
    %jmp/0xz  T_32.2, 5;
    %load/vec4 v0x559d21fd20c0_0;
    %addi 1, 0, 21;
    %assign/vec4 v0x559d21fd20c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559d21fd1e30_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x559d21fd20c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559d21fd1e30_0, 0;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x559d21f8b580;
T_33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559d21fd25d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559d21fd2690_0, 0, 1;
    %end;
    .thread T_33;
    .scope S_0x559d21f8b580;
T_34 ;
    %wait E_0x559d21fd0c50;
    %load/vec4 v0x559d21fd2690_0;
    %store/vec4 v0x559d21fd25d0_0, 0, 1;
    %load/vec4 v0x559d21fd21d0_0;
    %store/vec4 v0x559d21fd2690_0, 0, 1;
    %jmp T_34;
    .thread T_34;
    .scope S_0x559d21f54a30;
T_35 ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x559d21fd29d0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559d21fd2910_0, 0, 1;
    %end;
    .thread T_35;
    .scope S_0x559d21f54a30;
T_36 ;
    %wait E_0x559d21fd27d0;
    %load/vec4 v0x559d21fd29d0_0;
    %pad/u 32;
    %cmpi/e 99, 0, 32;
    %jmp/0xz  T_36.0, 4;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x559d21fd29d0_0, 0, 20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559d21fd2910_0, 0, 1;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x559d21fd29d0_0;
    %pad/u 32;
    %cmpi/e 50, 0, 32;
    %jmp/0xz  T_36.2, 4;
    %load/vec4 v0x559d21fd29d0_0;
    %addi 1, 0, 20;
    %store/vec4 v0x559d21fd29d0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559d21fd2910_0, 0, 1;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x559d21fd29d0_0;
    %addi 1, 0, 20;
    %store/vec4 v0x559d21fd29d0_0, 0, 20;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "Hardware/Peripheral_AudVid/AudVid_TB.v";
    "Hardware/Peripheral_AudVid/AudVid.v";
    "Hardware/utilities/StereoSignedAdder.v";
    "Hardware/utilities/simulationResources/AudVid_ClockManager.v";
    "Hardware/Peripheral_AudVid/ColorDecoder.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_I2S/I2S.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_I2S/SquareGenerator.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_SD_SPI/SD_SPI.v";
    "Hardware/utilities/simulationResources/BUF.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_SD_SPI/FullSPI.v";
    "Hardware/utilities/FrequencyGenerator.v";
    "Hardware/utilities/simulationResources/BUFGCE.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_TFT_SPI/TFT_SPI.v";
    "Hardware/utilities/Counter.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_TFT_SPI/InitializationRegister.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_TFT_SPI/SPI.v";
    "Hardware/utilities/simulationResources/BUFG.v";
    "Hardware/utilities/ButtonDebouncer.v";
    "Hardware/utilities/FrequencyDivider.v";
