<HTML>
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<!-- Created on 2003-09-18 by texi2html 1.64 -->
<!-- 
Written by: Lionel Cons <Lionel.Cons@cern.ch> (original author)
            Karl Berry  <karl@freefriends.org>
            Olaf Bachmann <obachman@mathematik.uni-kl.de>
            and many others.
Maintained by: Olaf Bachmann <obachman@mathematik.uni-kl.de>
Send bugs and suggestions to <texi2html@mathematik.uni-kl.de>
 
-->
<HEAD>
<TITLE>Using the GNU Compiler Collection: MIPS Options</TITLE>

<META NAME="description" CONTENT="Using the GNU Compiler Collection: MIPS Options">
<META NAME="keywords" CONTENT="Using the GNU Compiler Collection: MIPS Options">
<META NAME="resource-type" CONTENT="document">
<META NAME="distribution" CONTENT="global">
<META NAME="Generator" CONTENT="texi2html 1.64">

</HEAD>

<BODY >

<A NAME="SEC30"></A>
<TABLE CELLPADDING=1 CELLSPACING=1 BORDER=0>
<TR><TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_29.html#SEC29"> &lt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_31.html#SEC31"> &gt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_18.html#SEC18"> &lt;&lt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_16.html#SEC16"> Up </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_43.html#SEC43"> &gt;&gt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc.html#SEC_Top">Top</A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_toc.html#SEC_Contents">Contents</A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_157.html#SEC157">Index</A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_abt.html#SEC_About"> ? </A>]</TD>
</TR></TABLE>
<HR SIZE=1>
<H3> 2.14.14 MIPS Options </H3>
<!--docid::SEC30::-->
<P>

These <SAMP>`-m'</SAMP> options are defined for the MIPS family of computers:
</P><P>

<DL COMPACT>
<DT><CODE>-mcpu=<VAR>cpu type</VAR></CODE>
<DD>Assume the defaults for the machine type <VAR>cpu type</VAR> when scheduling
instructions.  The choices for <VAR>cpu type</VAR> are <SAMP>`r2000'</SAMP>, <SAMP>`r3000'</SAMP>,
<SAMP>`r3900'</SAMP>, <SAMP>`r4000'</SAMP>, <SAMP>`r4100'</SAMP>, <SAMP>`r4300'</SAMP>, <SAMP>`r4400'</SAMP>,
<SAMP>`r4600'</SAMP>, <SAMP>`r4650'</SAMP>, <SAMP>`r5000'</SAMP>, <SAMP>`r6000'</SAMP>, <SAMP>`r8000'</SAMP>,
and <SAMP>`orion'</SAMP>.  Additionally, the <SAMP>`r2000'</SAMP>, <SAMP>`r3000'</SAMP>,
<SAMP>`r4000'</SAMP>, <SAMP>`r5000'</SAMP>, and <SAMP>`r6000'</SAMP> can be abbreviated as
<SAMP>`r2k'</SAMP> (or <SAMP>`r2K'</SAMP>), <SAMP>`r3k'</SAMP>, etc.  While picking a specific
<VAR>cpu type</VAR> will schedule things appropriately for that particular
chip, the compiler will not generate any code that does not meet level 1
of the MIPS ISA (instruction set architecture) without a <SAMP>`-mipsX'</SAMP>
or <SAMP>`-mabi'</SAMP> switch being used.
<P>

<DT><CODE>-mips1</CODE>
<DD>Issue instructions from level 1 of the MIPS ISA.  This is the default.
<SAMP>`r3000'</SAMP> is the default <VAR>cpu type</VAR> at this ISA level.
<P>

<DT><CODE>-mips2</CODE>
<DD>Issue instructions from level 2 of the MIPS ISA (branch likely, square
root instructions).  <SAMP>`r6000'</SAMP> is the default <VAR>cpu type</VAR> at this
ISA level.
<P>

<DT><CODE>-mips3</CODE>
<DD>Issue instructions from level 3 of the MIPS ISA (64 bit instructions).
<SAMP>`r4000'</SAMP> is the default <VAR>cpu type</VAR> at this ISA level.
<P>

<DT><CODE>-mips4</CODE>
<DD>Issue instructions from level 4 of the MIPS ISA (conditional move,
prefetch, enhanced FPU instructions).  <SAMP>`r8000'</SAMP> is the default
<VAR>cpu type</VAR> at this ISA level.
<P>

<DT><CODE>-mfp32</CODE>
<DD>Assume that 32 32-bit floating point registers are available.  This is
the default.
<P>

<DT><CODE>-mfp64</CODE>
<DD>Assume that 32 64-bit floating point registers are available.  This is
the default when the <SAMP>`-mips3'</SAMP> option is used.
<P>

<DT><CODE>-mgp32</CODE>
<DD>Assume that 32 32-bit general purpose registers are available.  This is
the default.
<P>

<DT><CODE>-mgp64</CODE>
<DD>Assume that 32 64-bit general purpose registers are available.  This is
the default when the <SAMP>`-mips3'</SAMP> option is used.
<P>

<DT><CODE>-mint64</CODE>
<DD>Force int and long types to be 64 bits wide.  See <SAMP>`-mlong32'</SAMP> for an
explanation of the default, and the width of pointers.
<P>

<DT><CODE>-mlong64</CODE>
<DD>Force long types to be 64 bits wide.  See <SAMP>`-mlong32'</SAMP> for an
explanation of the default, and the width of pointers.
<P>

<DT><CODE>-mlong32</CODE>
<DD>Force long, int, and pointer types to be 32 bits wide.
<P>

If none of <SAMP>`-mlong32'</SAMP>, <SAMP>`-mlong64'</SAMP>, or <SAMP>`-mint64'</SAMP> are set,
the size of ints, longs, and pointers depends on the ABI and ISA choosen.
For <SAMP>`-mabi=32'</SAMP>, and <SAMP>`-mabi=n32'</SAMP>, ints and longs are 32 bits
wide.  For <SAMP>`-mabi=64'</SAMP>, ints are 32 bits, and longs are 64 bits wide.
For <SAMP>`-mabi=eabi'</SAMP> and either <SAMP>`-mips1'</SAMP> or <SAMP>`-mips2'</SAMP>, ints
and longs are 32 bits wide.  For <SAMP>`-mabi=eabi'</SAMP> and higher ISAs, ints
are 32 bits, and longs are 64 bits wide.  The width of pointer types is
the smaller of the width of longs or the width of general purpose
registers (which in turn depends on the ISA).
</P><P>

<DT><CODE>-mabi=32</CODE>
<DD><DT><CODE>-mabi=o64</CODE>
<DD><DT><CODE>-mabi=n32</CODE>
<DD><DT><CODE>-mabi=64</CODE>
<DD><DT><CODE>-mabi=eabi</CODE>
<DD>Generate code for the indicated ABI.  The default instruction level is
<SAMP>`-mips1'</SAMP> for <SAMP>`32'</SAMP>, <SAMP>`-mips3'</SAMP> for <SAMP>`n32'</SAMP>, and
<SAMP>`-mips4'</SAMP> otherwise.  Conversely, with <SAMP>`-mips1'</SAMP> or
<SAMP>`-mips2'</SAMP>, the default ABI is <SAMP>`32'</SAMP>; otherwise, the default ABI
is <SAMP>`64'</SAMP>.
<P>

<DT><CODE>-mmips-as</CODE>
<DD>Generate code for the MIPS assembler, and invoke <TT>`mips-tfile'</TT> to
add normal debug information.  This is the default for all
platforms except for the OSF/1 reference platform, using the OSF/rose
object format.  If the either of the <SAMP>`-gstabs'</SAMP> or <SAMP>`-gstabs+'</SAMP>
switches are used, the <TT>`mips-tfile'</TT> program will encapsulate the
stabs within MIPS ECOFF.
<P>

<DT><CODE>-mgas</CODE>
<DD>Generate code for the GNU assembler.  This is the default on the OSF/1
reference platform, using the OSF/rose object format.  Also, this is
the default if the configure option <SAMP>`--with-gnu-as'</SAMP> is used.
<P>

<DT><CODE>-msplit-addresses</CODE>
<DD><DT><CODE>-mno-split-addresses</CODE>
<DD>Generate code to load the high and low parts of address constants separately.
This allows <CODE>gcc</CODE> to optimize away redundant loads of the high order
bits of addresses.  This optimization requires GNU as and GNU ld.
This optimization is enabled by default for some embedded targets where
GNU as and GNU ld are standard.
<P>

<DT><CODE>-mrnames</CODE>
<DD><DT><CODE>-mno-rnames</CODE>
<DD>The <SAMP>`-mrnames'</SAMP> switch says to output code using the MIPS software
names for the registers, instead of the hardware names (ie, <VAR>a0</VAR>
instead of <VAR>$4</VAR>).  The only known assembler that supports this option
is the Algorithmics assembler.
<P>

<DT><CODE>-mgpopt</CODE>
<DD><DT><CODE>-mno-gpopt</CODE>
<DD>The <SAMP>`-mgpopt'</SAMP> switch says to write all of the data declarations
before the instructions in the text section, this allows the MIPS
assembler to generate one word memory references instead of using two
words for short global or static data items.  This is on by default if
optimization is selected.
<P>

<DT><CODE>-mstats</CODE>
<DD><DT><CODE>-mno-stats</CODE>
<DD>For each non-inline function processed, the <SAMP>`-mstats'</SAMP> switch
causes the compiler to emit one line to the standard error file to
print statistics about the program (number of registers saved, stack
size, etc.).
<P>

<DT><CODE>-mmemcpy</CODE>
<DD><DT><CODE>-mno-memcpy</CODE>
<DD>The <SAMP>`-mmemcpy'</SAMP> switch makes all block moves call the appropriate
string function (<SAMP>`memcpy'</SAMP> or <SAMP>`bcopy'</SAMP>) instead of possibly
generating inline code.
<P>

<DT><CODE>-mmips-tfile</CODE>
<DD><DT><CODE>-mno-mips-tfile</CODE>
<DD>The <SAMP>`-mno-mips-tfile'</SAMP> switch causes the compiler not
postprocess the object file with the <TT>`mips-tfile'</TT> program,
after the MIPS assembler has generated it to add debug support.  If
<TT>`mips-tfile'</TT> is not run, then no local variables will be
available to the debugger.  In addition, <TT>`stage2'</TT> and
<TT>`stage3'</TT> objects will have the temporary file names passed to the
assembler embedded in the object file, which means the objects will
not compare the same.  The <SAMP>`-mno-mips-tfile'</SAMP> switch should only
be used when there are bugs in the <TT>`mips-tfile'</TT> program that
prevents compilation.
<P>

<DT><CODE>-msoft-float</CODE>
<DD>Generate output containing library calls for floating point.
<STRONG>Warning:</STRONG> the requisite libraries are not part of GCC.
Normally the facilities of the machine's usual C compiler are used, but
this can't be done directly in cross-compilation.  You must make your
own arrangements to provide suitable library functions for
cross-compilation.
<P>

<DT><CODE>-mhard-float</CODE>
<DD>Generate output containing floating point instructions.  This is the
default if you use the unmodified sources.
<P>

<DT><CODE>-mabicalls</CODE>
<DD><DT><CODE>-mno-abicalls</CODE>
<DD>Emit (or do not emit) the pseudo operations <SAMP>`.abicalls'</SAMP>,
<SAMP>`.cpload'</SAMP>, and <SAMP>`.cprestore'</SAMP> that some System V.4 ports use for
position independent code.
<P>

<DT><CODE>-mlong-calls</CODE>
<DD><DT><CODE>-mno-long-calls</CODE>
<DD>Do all calls with the <SAMP>`JALR'</SAMP> instruction, which requires
loading up a function's address into a register before the call.
You need to use this switch, if you call outside of the current
512 megabyte segment to functions that are not through pointers.
<P>

<DT><CODE>-mhalf-pic</CODE>
<DD><DT><CODE>-mno-half-pic</CODE>
<DD>Put pointers to extern references into the data section and load them
up, rather than put the references in the text section.
<P>

<DT><CODE>-membedded-pic</CODE>
<DD><DT><CODE>-mno-embedded-pic</CODE>
<DD>Generate PIC code suitable for some embedded systems.  All calls are
made using PC relative address, and all data is addressed using the $gp
register.  No more than 65536 bytes of global data may be used.  This
requires GNU as and GNU ld which do most of the work.  This currently
only works on targets which use ECOFF; it does not work with ELF.
<P>

<DT><CODE>-membedded-data</CODE>
<DD><DT><CODE>-mno-embedded-data</CODE>
<DD>Allocate variables to the read-only data section first if possible, then
next in the small data section if possible, otherwise in data.  This gives
slightly slower code than the default, but reduces the amount of RAM required
when executing, and thus may be preferred for some embedded systems.
<P>

<DT><CODE>-msingle-float</CODE>
<DD><DT><CODE>-mdouble-float</CODE>
<DD>The <SAMP>`-msingle-float'</SAMP> switch tells gcc to assume that the floating
point coprocessor only supports single precision operations, as on the
<SAMP>`r4650'</SAMP> chip.  The <SAMP>`-mdouble-float'</SAMP> switch permits gcc to use
double precision operations.  This is the default.
<P>

<DT><CODE>-mmad</CODE>
<DD><DT><CODE>-mno-mad</CODE>
<DD>Permit use of the <SAMP>`mad'</SAMP>, <SAMP>`madu'</SAMP> and <SAMP>`mul'</SAMP> instructions,
as on the <SAMP>`r4650'</SAMP> chip.
<P>

<DT><CODE>-m4650</CODE>
<DD>Turns on <SAMP>`-msingle-float'</SAMP>, <SAMP>`-mmad'</SAMP>, and, at least for now,
<SAMP>`-mcpu=r4650'</SAMP>.
<P>

<DT><CODE>-mips16</CODE>
<DD><DT><CODE>-mno-mips16</CODE>
<DD>Enable 16-bit instructions.
<P>

<DT><CODE>-mentry</CODE>
<DD>Use the entry and exit pseudo ops.  This option can only be used with
<SAMP>`-mips16'</SAMP>.
<P>

<DT><CODE>-EL</CODE>
<DD>Compile code for the processor in little endian mode.
The requisite libraries are assumed to exist.
<P>

<DT><CODE>-EB</CODE>
<DD>Compile code for the processor in big endian mode.
The requisite libraries are assumed to exist.
<P>

<DT><CODE>-G <VAR>num</VAR></CODE>
<DD><A NAME="IDX212"></A>
<A NAME="IDX213"></A>
Put global and static items less than or equal to <VAR>num</VAR> bytes into
the small data or bss sections instead of the normal data or bss
section.  This allows the assembler to emit one word memory reference
instructions based on the global pointer (<VAR>gp</VAR> or <VAR>$28</VAR>),
instead of the normal two words used.  By default, <VAR>num</VAR> is 8 when
the MIPS assembler is used, and 0 when the GNU assembler is used.  The
<SAMP>`-G <VAR>num</VAR>'</SAMP> switch is also passed to the assembler and linker.
All modules should be compiled with the same <SAMP>`-G <VAR>num</VAR>'</SAMP>
value.
<P>

<DT><CODE>-nocpp</CODE>
<DD>Tell the MIPS assembler to not run its preprocessor over user
assembler files (with a <SAMP>`.s'</SAMP> suffix) when assembling them.
</DL>
<P>

<A NAME="i386 Options"></A>
<HR SIZE=1>
<TABLE CELLPADDING=1 CELLSPACING=1 BORDER=0>
<TR><TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_29.html#SEC29"> &lt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_31.html#SEC31"> &gt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_18.html#SEC18"> &lt;&lt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_16.html#SEC16"> Up </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_43.html#SEC43"> &gt;&gt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc.html#SEC_Top">Top</A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_toc.html#SEC_Contents">Contents</A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_157.html#SEC157">Index</A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_abt.html#SEC_About"> ? </A>]</TD>
</TR></TABLE>

</BODY>
</HTML>
