Magia is available at https://github.com/pulp-platform/MAGIA.git
please run "source setup_env.sh" in the magia folder before running this script
and make sure the risc-v objdump binary is visible on path using "which riscv32-unknown-elf-objdump".
mkdir -p ../sw/tests/test_mesh_gemv_fs && cd ../sw/tests/test_mesh_gemv_fs && mkdir -p build
cp ./build/bin/test_mesh_gemv_fs ../sw/tests/test_mesh_gemv_fs/build/verif
objcopy --srec-len 1 --output-target=srec ../sw/tests/test_mesh_gemv_fs/build/verif ../sw/tests/test_mesh_gemv_fs/build/verif.s19
scripts/parse_s19.pl ../sw/tests/test_mesh_gemv_fs/build/verif.s19 > ../sw/tests/test_mesh_gemv_fs/build/verif.txt
python3 scripts/s19tomem.py ../sw/tests/test_mesh_gemv_fs/build/verif.txt ../sw/tests/test_mesh_gemv_fs/build/stim_instr.txt ../sw/tests/test_mesh_gemv_fs/build/stim_data.txt	
cd ../sw/tests/test_mesh_gemv_fs													&& \
cp -sf ../../../sim/modelsim.ini modelsim.ini    				&& \
ln -sfn ../../../sim/work work         			
riscv32-unknown-elf-objdump -d -S ../sw/tests/test_mesh_gemv_fs/build/verif > ../sw/tests/test_mesh_gemv_fs/build/verif.dump
riscv32-unknown-elf-objdump -d -l -s ../sw/tests/test_mesh_gemv_fs/build/verif > ../sw/tests/test_mesh_gemv_fs/build/verif.objdump
python3 scripts/objdump2itb.py ../sw/tests/test_mesh_gemv_fs/build/verif.objdump > ../sw/tests/test_mesh_gemv_fs/build/verif.itb
cd /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA 												&& \
make run test=test_mesh_gemv_fs gui=0 mesh_dv=1
make[1]: Entering directory '/scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA'
cd sw/tests &&							\
mkdir -p test_mesh_gemv_fs &&							\
cd test_mesh_gemv_fs &&								\
mkdir -p build								
riscv32-unknown-elf-gcc -march=rv32imafc -mabi=ilp32f -D__riscv__ -O3 -g -Wextra -Wall -Wno-unused-parameter -Wno-unused-variable -Wno-unused-function -Wundef -fdata-sections -ffunction-sections -MMD -MP -c sw/kernel/crt0.S -o sw/tests/test_mesh_gemv_fs/build/crt0.o
cd sw/tests/test_mesh_gemv_fs;                                                                		 \
questa-2025.1 vsim -c vopt_tb -t 1ns -suppress 3009 -l transcript -do "run -a"                 \
+INST_HEX=build/stim_instr.txt                                                                    \
+DATA_HEX=build/stim_data.txt                                                                    \
+INST_ENTRY=0xCC000000                                                                    \
+DATA_ENTRY=0xCC100000                                                                    \
+BOOT_ADDR=0xCC000080                                                                      \
 +log_file_0=./core_0_traces.log   +log_file_1=./core_1_traces.log   +log_file_2=./core_2_traces.log   +log_file_3=./core_3_traces.log   +log_file_4=./core_4_traces.log   +log_file_5=./core_5_traces.log   +log_file_6=./core_6_traces.log   +log_file_7=./core_7_traces.log   +log_file_8=./core_8_traces.log   +log_file_9=./core_9_traces.log   +log_file_10=./core_10_traces.log   +log_file_11=./core_11_traces.log   +log_file_12=./core_12_traces.log   +log_file_13=./core_13_traces.log   +log_file_14=./core_14_traces.log   +log_file_15=./core_15_traces.log   +log_file_16=./core_16_traces.log   +log_file_17=./core_17_traces.log   +log_file_18=./core_18_traces.log   +log_file_19=./core_19_traces.log   +log_file_20=./core_20_traces.log   +log_file_21=./core_21_traces.log   +log_file_22=./core_22_traces.log   +log_file_23=./core_23_traces.log   +log_file_24=./core_24_traces.log   +log_file_25=./core_25_traces.log   +log_file_26=./core_26_traces.log   +log_file_27=./core_27_traces.log   +log_file_28=./core_28_traces.log   +log_file_29=./core_29_traces.log   +log_file_30=./core_30_traces.log   +log_file_31=./core_31_traces.log   +log_file_32=./core_32_traces.log   +log_file_33=./core_33_traces.log   +log_file_34=./core_34_traces.log   +log_file_35=./core_35_traces.log   +log_file_36=./core_36_traces.log   +log_file_37=./core_37_traces.log   +log_file_38=./core_38_traces.log   +log_file_39=./core_39_traces.log   +log_file_40=./core_40_traces.log   +log_file_41=./core_41_traces.log   +log_file_42=./core_42_traces.log   +log_file_43=./core_43_traces.log   +log_file_44=./core_44_traces.log   +log_file_45=./core_45_traces.log   +log_file_46=./core_46_traces.log   +log_file_47=./core_47_traces.log   +log_file_48=./core_48_traces.log   +log_file_49=./core_49_traces.log   +log_file_50=./core_50_traces.log   +log_file_51=./core_51_traces.log   +log_file_52=./core_52_traces.log   +log_file_53=./core_53_traces.log   +log_file_54=./core_54_traces.log   +log_file_55=./core_55_traces.log   +log_file_56=./core_56_traces.log   +log_file_57=./core_57_traces.log   +log_file_58=./core_58_traces.log   +log_file_59=./core_59_traces.log   +log_file_60=./core_60_traces.log   +log_file_61=./core_61_traces.log   +log_file_62=./core_62_traces.log   +log_file_63=./core_63_traces.log                                                                                             \
+itb_file=build/verif.itb
Reading pref.tcl

# 2025.1_2

# vsim -c vopt_tb -t 1ns -suppress 3009 -l transcript -do "run -a" "+INST_HEX=build/stim_instr.txt" "+DATA_HEX=build/stim_data.txt" "+INST_ENTRY=0xCC000000" "+DATA_ENTRY=0xCC100000" "+BOOT_ADDR=0xCC000080" "+log_file_0=./core_0_traces.log" "+log_file_1=./core_1_traces.log" "+log_file_2=./core_2_traces.log" "+log_file_3=./core_3_traces.log" "+log_file_4=./core_4_traces.log" "+log_file_5=./core_5_traces.log" "+log_file_6=./core_6_traces.log" "+log_file_7=./core_7_traces.log" "+log_file_8=./core_8_traces.log" "+log_file_9=./core_9_traces.log" "+log_file_10=./core_10_traces.log" "+log_file_11=./core_11_traces.log" "+log_file_12=./core_12_traces.log" "+log_file_13=./core_13_traces.log" "+log_file_14=./core_14_traces.log" "+log_file_15=./core_15_traces.log" "+log_file_16=./core_16_traces.log" "+log_file_17=./core_17_traces.log" "+log_file_18=./core_18_traces.log" "+log_file_19=./core_19_traces.log" "+log_file_20=./core_20_traces.log" "+log_file_21=./core_21_traces.log" "+log_file_22=./core_22_traces.log" "+log_file_23=./core_23_traces.log" "+log_file_24=./core_24_traces.log" "+log_file_25=./core_25_traces.log" "+log_file_26=./core_26_traces.log" "+log_file_27=./core_27_traces.log" "+log_file_28=./core_28_traces.log" "+log_file_29=./core_29_traces.log" "+log_file_30=./core_30_traces.log" "+log_file_31=./core_31_traces.log" "+log_file_32=./core_32_traces.log" "+log_file_33=./core_33_traces.log" "+log_file_34=./core_34_traces.log" "+log_file_35=./core_35_traces.log" "+log_file_36=./core_36_traces.log" "+log_file_37=./core_37_traces.log" "+log_file_38=./core_38_traces.log" "+log_file_39=./core_39_traces.log" "+log_file_40=./core_40_traces.log" "+log_file_41=./core_41_traces.log" "+log_file_42=./core_42_traces.log" "+log_file_43=./core_43_traces.log" "+log_file_44=./core_44_traces.log" "+log_file_45=./core_45_traces.log" "+log_file_46=./core_46_traces.log" "+log_file_47=./core_47_traces.log" "+log_file_48=./core_48_traces.log" "+log_file_49=./core_49_traces.log" "+log_file_50=./core_50_traces.log" "+log_file_51=./core_51_traces.log" "+log_file_52=./core_52_traces.log" "+log_file_53=./core_53_traces.log" "+log_file_54=./core_54_traces.log" "+log_file_55=./core_55_traces.log" "+log_file_56=./core_56_traces.log" "+log_file_57=./core_57_traces.log" "+log_file_58=./core_58_traces.log" "+log_file_59=./core_59_traces.log" "+log_file_60=./core_60_traces.log" "+log_file_61=./core_61_traces.log" "+log_file_62=./core_62_traces.log" "+log_file_63=./core_63_traces.log" "+itb_file=build/verif.itb" 
# Start time: 11:11:03 on Nov 21,2025
# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.axi_pkg(fast)
# Loading work.floo_pkg(fast)
# Loading work.floo_axi_nw_mesh_32x32_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_16x16_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_8x8_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_4x4_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_2x2_noc_pkg(fast)
# Loading work.idma_pkg(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.obi_pkg(fast)
# Loading work.hwpe_stream_package(fast)
# Loading work.hci_package(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.magia_pkg(fast)
# Loading work.magia_tile_pkg(fast)
# Loading work.magia_noc_pkg(fast)
# Loading work.magia_tile_tb_pkg(fast)
# Loading work.magia_tb_pkg(fast)
# Loading work.magia_tb(fast)
# Loading work.fpu_ss_instr_pkg(fast)
# Loading work.fpu_ss_pkg(fast)
# Loading work.fpu_ss_prd_f_pkg(fast)
# Loading work.hwpe_ctrl_package(fast)
# Loading work.snitch_icache_pkg(fast)
# Loading work.cv32e40x_pkg(fast)
# Loading work.redmule_pkg(fast)
# Loading work.magia_tile(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.rr_arb_tree(fast__2)
# Loading work.redmule_ctrl_sv_unit(fast)
# Loading work.hwpe_stream_assign_sv_unit(fast)
# Loading work.redmule_castin_sv_unit(fast)
# Loading work.redmule_castout_sv_unit(fast)
# Loading work.hwpe_stream_fifo_sv_unit(fast)
# Loading work.hwpe_stream_addressgen_v3_sv_unit(fast)
# Loading work.redmule_top(fast)
# Loading work.redmule_mux(fast)
# Loading work.fpnew_cast_multi(fast)
# Loading work.redmule_row(fast)
# Loading work.cv32e40x_rvfi_pkg(fast)
# Loading work.cv32e40x_rvfi(fast)
# Loading work.spill_register(fast)
# Loading work.obi_demux(fast)
# Loading work.local_interconnect(fast)
# Loading work.hci_router(fast)
# Loading work.hci_router_reorder(fast)
# Loading work.hci_arbiter_tree(fast)
# Loading work.hci_router(fast__1)
# Loading work.hci_router_reorder(fast__1)
# Loading work.hci_arbiter_tree(fast__1)
# Loading work.hci_arbiter(fast)
# Loading work.hci_arbiter(fast__1)
# Loading work.hci_arbiter(fast__2)
# Loading work.hci_router(fast__2)
# Loading work.hci_router_reorder(fast__2)
# Loading work.hci_arbiter(fast__3)
# Loading work.l1_spm(fast)
# Loading work.xif_inst_dispatcher(fast)
# Loading work.idma_reg32_3d_reg_pkg(fast)
# Loading work.idma_ctrl(fast)
# Loading work.rr_arb_tree(fast__3)
# Loading work.idma_legalizer_page_splitter(fast)
# Loading work.riscv_instr_branch(fast)
# Loading work.pulp_icache_wrap(fast)
# Loading work.rr_arb_tree(fast__4)
# Loading work.rr_arb_tree(fast__5)
# Loading work.tc_sram_impl(fast)
# Loading work.rr_arb_tree(fast__6)
# Loading work.axi_xbar(fast)
# Loading work.spill_register(fast__5)
# Loading work.spill_register(fast__7)
# Loading work.spill_register(fast__8)
# Loading work.rr_arb_tree(fast__7)
# Loading work.rr_arb_tree(fast__8)
# Loading work.rr_arb_tree(fast__9)
# Loading work.floo_nw_router(fast)
# Loading work.rr_arb_tree(fast__10)
# Loading work.floo_nw_chimney(fast)
# Loading work.addr_decode(fast__2)
# Loading work.fractal_sync_xif_inst_decoder(fast)
# Loading work.fpnew_top(fast)
# Loading work.rr_arb_tree(fast__11)
# Loading work.rr_arb_tree(fast__12)
# Loading work.rr_arb_tree(fast__13)
# Loading work.rr_arb_tree(fast__14)
# Loading work.rr_arb_tree(fast__15)
# Loading work.rr_arb_tree(fast__16)
# Loading work.xif_if2struct(fast)
# Loading work.fractal_sync_pkg(fast)
# Loading work.fractal_sync_2x2_pkg(fast)
# Loading work.fractal_sync_8x8_pkg(fast)
# Loading work.fractal_sync_8x8(fast)
# Loading work.fractal_sync_4x4_pkg(fast)
# Loading work.fractal_sync_4x4_core(fast)
# Loading work.fractal_sync_2x2_core(fast)
# Loading work.fractal_sync_mp_rf(fast)
# Loading work.fractal_sync_mp_rf(fast__1)
# Loading work.fractal_sync_1d(fast__4)
# Loading work.fractal_sync_mp_rf(fast__2)
# Loading work.fractal_sync_1d(fast__5)
# Loading work.axi_dw_upsizer(fast)
# Loading work.rr_arb_tree(fast__17)
# Loading work.rr_arb_tree(fast__18)
# Loading work.rr_arb_tree(fast__19)
# Loading work.spill_register(fast__17)
# Loading work.spill_register(fast__19)
# Loading work.spill_register(fast__20)
# Loading work.rr_arb_tree(fast__20)
# Loading work.floo_nw_chimney(fast__1)
# Loading work.rr_arb_tree(fast__21)
# Loading work.rr_arb_tree(fast__22)
# Loading work.hci_core_intf(fast__10)
# Loading work.hci_core_intf(fast__11)
# Loading work.hci_core_intf(fast__12)
# Loading work.hci_core_intf(fast__1)
# Loading work.hci_core_intf(fast__8)
# Loading work.hci_core_intf(fast__13)
# Loading work.hci_core_intf(fast__14)
# Loading work.hci_core_intf(fast__17)
# Loading work.hci_core_intf(fast__18)
# Loading work.hci_core_intf(fast__19)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# run -a
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_0
# RISC-V Trace: Writing log to: ./core_0_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_1
# RISC-V Trace: Writing log to: ./core_1_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_2
# RISC-V Trace: Writing log to: ./core_2_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_3
# RISC-V Trace: Writing log to: ./core_3_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_4
# RISC-V Trace: Writing log to: ./core_4_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_5
# RISC-V Trace: Writing log to: ./core_5_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_6
# RISC-V Trace: Writing log to: ./core_6_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_7
# RISC-V Trace: Writing log to: ./core_7_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_8
# RISC-V Trace: Writing log to: ./core_8_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_9
# RISC-V Trace: Writing log to: ./core_9_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_10
# RISC-V Trace: Writing log to: ./core_10_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_11
# RISC-V Trace: Writing log to: ./core_11_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_12
# RISC-V Trace: Writing log to: ./core_12_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_13
# RISC-V Trace: Writing log to: ./core_13_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_14
# RISC-V Trace: Writing log to: ./core_14_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_15
# RISC-V Trace: Writing log to: ./core_15_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_16
# RISC-V Trace: Writing log to: ./core_16_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_17
# RISC-V Trace: Writing log to: ./core_17_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_18
# RISC-V Trace: Writing log to: ./core_18_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_19
# RISC-V Trace: Writing log to: ./core_19_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_20
# RISC-V Trace: Writing log to: ./core_20_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_21
# RISC-V Trace: Writing log to: ./core_21_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_22
# RISC-V Trace: Writing log to: ./core_22_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_23
# RISC-V Trace: Writing log to: ./core_23_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_24
# RISC-V Trace: Writing log to: ./core_24_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_25
# RISC-V Trace: Writing log to: ./core_25_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_26
# RISC-V Trace: Writing log to: ./core_26_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_27
# RISC-V Trace: Writing log to: ./core_27_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_28
# RISC-V Trace: Writing log to: ./core_28_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_29
# RISC-V Trace: Writing log to: ./core_29_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_30
# RISC-V Trace: Writing log to: ./core_30_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_31
# RISC-V Trace: Writing log to: ./core_31_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_32
# RISC-V Trace: Writing log to: ./core_32_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_33
# RISC-V Trace: Writing log to: ./core_33_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_34
# RISC-V Trace: Writing log to: ./core_34_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_35
# RISC-V Trace: Writing log to: ./core_35_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_36
# RISC-V Trace: Writing log to: ./core_36_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_37
# RISC-V Trace: Writing log to: ./core_37_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_38
# RISC-V Trace: Writing log to: ./core_38_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_39
# RISC-V Trace: Writing log to: ./core_39_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_40
# RISC-V Trace: Writing log to: ./core_40_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_41
# RISC-V Trace: Writing log to: ./core_41_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_42
# RISC-V Trace: Writing log to: ./core_42_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_43
# RISC-V Trace: Writing log to: ./core_43_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_44
# RISC-V Trace: Writing log to: ./core_44_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_45
# RISC-V Trace: Writing log to: ./core_45_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_46
# RISC-V Trace: Writing log to: ./core_46_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_47
# RISC-V Trace: Writing log to: ./core_47_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_48
# RISC-V Trace: Writing log to: ./core_48_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_49
# RISC-V Trace: Writing log to: ./core_49_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_50
# RISC-V Trace: Writing log to: ./core_50_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_51
# RISC-V Trace: Writing log to: ./core_51_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_52
# RISC-V Trace: Writing log to: ./core_52_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_53
# RISC-V Trace: Writing log to: ./core_53_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_54
# RISC-V Trace: Writing log to: ./core_54_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_55
# RISC-V Trace: Writing log to: ./core_55_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_56
# RISC-V Trace: Writing log to: ./core_56_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_57
# RISC-V Trace: Writing log to: ./core_57_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_58
# RISC-V Trace: Writing log to: ./core_58_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_59
# RISC-V Trace: Writing log to: ./core_59_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_60
# RISC-V Trace: Writing log to: ./core_60_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_61
# RISC-V Trace: Writing log to: ./core_61_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_62
# RISC-V Trace: Writing log to: ./core_62_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_63
# RISC-V Trace: Writing log to: ./core_63_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2948 instructions.
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20415ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20415ns
# [TB][mhartid 16 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20415ns
# [TB][mhartid 24 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20415ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20415ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20415ns
# [TB][mhartid 48 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20415ns
# [TB][mhartid 56 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 20415ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 22970ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 22970ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 22970ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 22970ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 22970ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 22970ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 22970ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 22970ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 22975ns
# [TB][mhartid 8 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 22975ns
# [TB][mhartid 16 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 22975ns
# [TB][mhartid 24 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 22975ns
# [TB][mhartid 32 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 22975ns
# [TB][mhartid 40 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 22975ns
# [TB][mhartid 48 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 22975ns
# [TB][mhartid 56 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 22975ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 23980ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 23980ns
# [TB][mhartid 17 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 23980ns
# [TB][mhartid 25 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 23980ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 23980ns
# [TB][mhartid 41 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 23980ns
# [TB][mhartid 49 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 23980ns
# [TB][mhartid 57 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 23980ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 27165ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 27165ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 27165ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 27165ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 27165ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 27165ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 27165ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 27165ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 27170ns
# [TB][mhartid 9 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 27170ns
# [TB][mhartid 17 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 27170ns
# [TB][mhartid 25 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 27170ns
# [TB][mhartid 33 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 27170ns
# [TB][mhartid 41 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 27170ns
# [TB][mhartid 49 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 27170ns
# [TB][mhartid 57 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 27170ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 27505ns
# [TB][mhartid 10 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 27505ns
# [TB][mhartid 18 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 27505ns
# [TB][mhartid 26 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 27505ns
# [TB][mhartid 34 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 27505ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 27505ns
# [TB][mhartid 50 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 27505ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 27505ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 30000ns
# [TB][mhartid 11 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 30000ns
# [TB][mhartid 19 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 30000ns
# [TB][mhartid 27 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 30000ns
# [TB][mhartid 35 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 30000ns
# [TB][mhartid 43 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 30000ns
# [TB][mhartid 51 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 30000ns
# [TB][mhartid 59 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 30000ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31505ns: start-end pair with latency 3995ns (799 clock cycles) and accumulated latency 3995ns (799 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31505ns: start-end pair with latency 3995ns (799 clock cycles) and accumulated latency 3995ns (799 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31505ns: start-end pair with latency 3995ns (799 clock cycles) and accumulated latency 3995ns (799 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31505ns: start-end pair with latency 3995ns (799 clock cycles) and accumulated latency 3995ns (799 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31505ns: start-end pair with latency 3995ns (799 clock cycles) and accumulated latency 3995ns (799 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31505ns: start-end pair with latency 3995ns (799 clock cycles) and accumulated latency 3995ns (799 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31505ns: start-end pair with latency 3995ns (799 clock cycles) and accumulated latency 3995ns (799 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31505ns: start-end pair with latency 3995ns (799 clock cycles) and accumulated latency 3995ns (799 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 31510ns
# [TB][mhartid 10 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 31510ns
# [TB][mhartid 18 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 31510ns
# [TB][mhartid 26 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 31510ns
# [TB][mhartid 34 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 31510ns
# [TB][mhartid 42 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 31510ns
# [TB][mhartid 50 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 31510ns
# [TB][mhartid 58 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 31510ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32965ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32965ns
# [TB][mhartid 20 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32965ns
# [TB][mhartid 28 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32965ns
# [TB][mhartid 36 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32965ns
# [TB][mhartid 44 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32965ns
# [TB][mhartid 52 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32965ns
# [TB][mhartid 60 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32965ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 34495ns: start-end pair with latency 4490ns (898 clock cycles) and accumulated latency 4490ns (898 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 34495ns: start-end pair with latency 4490ns (898 clock cycles) and accumulated latency 4490ns (898 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 34495ns: start-end pair with latency 4490ns (898 clock cycles) and accumulated latency 4490ns (898 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 34495ns: start-end pair with latency 4490ns (898 clock cycles) and accumulated latency 4490ns (898 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 34495ns: start-end pair with latency 4490ns (898 clock cycles) and accumulated latency 4490ns (898 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 34495ns: start-end pair with latency 4490ns (898 clock cycles) and accumulated latency 4490ns (898 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 34495ns: start-end pair with latency 4490ns (898 clock cycles) and accumulated latency 4490ns (898 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 34495ns: start-end pair with latency 4490ns (898 clock cycles) and accumulated latency 4490ns (898 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 34500ns
# [TB][mhartid 11 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 34500ns
# [TB][mhartid 19 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 34500ns
# [TB][mhartid 27 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 34500ns
# [TB][mhartid 35 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 34500ns
# [TB][mhartid 43 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 34500ns
# [TB][mhartid 51 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 34500ns
# [TB][mhartid 59 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 34500ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 35300ns
# [TB][mhartid 13 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 35300ns
# [TB][mhartid 21 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 35300ns
# [TB][mhartid 29 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 35300ns
# [TB][mhartid 37 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 35300ns
# [TB][mhartid 45 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 35300ns
# [TB][mhartid 53 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 35300ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 35300ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 36915ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 36915ns
# [TB][mhartid 22 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 36915ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 36915ns
# [TB][mhartid 38 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 36915ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 36915ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 36915ns
# [TB][mhartid 62 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 36915ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 38135ns: start-end pair with latency 5165ns (1033 clock cycles) and accumulated latency 5165ns (1033 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 38135ns: start-end pair with latency 5165ns (1033 clock cycles) and accumulated latency 5165ns (1033 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 38135ns: start-end pair with latency 5165ns (1033 clock cycles) and accumulated latency 5165ns (1033 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 38135ns: start-end pair with latency 5165ns (1033 clock cycles) and accumulated latency 5165ns (1033 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 38135ns: start-end pair with latency 5165ns (1033 clock cycles) and accumulated latency 5165ns (1033 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 38135ns: start-end pair with latency 5165ns (1033 clock cycles) and accumulated latency 5165ns (1033 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 38135ns: start-end pair with latency 5165ns (1033 clock cycles) and accumulated latency 5165ns (1033 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 38135ns: start-end pair with latency 5165ns (1033 clock cycles) and accumulated latency 5165ns (1033 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 38140ns
# [TB][mhartid 12 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 38140ns
# [TB][mhartid 20 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 38140ns
# [TB][mhartid 28 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 38140ns
# [TB][mhartid 36 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 38140ns
# [TB][mhartid 44 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 38140ns
# [TB][mhartid 52 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 38140ns
# [TB][mhartid 60 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 38140ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 39840ns
# [TB][mhartid 15 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 39840ns
# [TB][mhartid 23 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 39840ns
# [TB][mhartid 31 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 39840ns
# [TB][mhartid 39 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 39840ns
# [TB][mhartid 47 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 39840ns
# [TB][mhartid 55 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 39840ns
# [TB][mhartid 63 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 39840ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 41275ns: start-end pair with latency 5970ns (1194 clock cycles) and accumulated latency 5970ns (1194 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 41275ns: start-end pair with latency 5970ns (1194 clock cycles) and accumulated latency 5970ns (1194 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 41275ns: start-end pair with latency 5970ns (1194 clock cycles) and accumulated latency 5970ns (1194 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 41275ns: start-end pair with latency 5970ns (1194 clock cycles) and accumulated latency 5970ns (1194 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 41275ns: start-end pair with latency 5970ns (1194 clock cycles) and accumulated latency 5970ns (1194 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 41275ns: start-end pair with latency 5970ns (1194 clock cycles) and accumulated latency 5970ns (1194 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 41275ns: start-end pair with latency 5970ns (1194 clock cycles) and accumulated latency 5970ns (1194 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 41275ns: start-end pair with latency 5970ns (1194 clock cycles) and accumulated latency 5970ns (1194 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 41280ns
# [TB][mhartid 13 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 41280ns
# [TB][mhartid 21 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 41280ns
# [TB][mhartid 29 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 41280ns
# [TB][mhartid 37 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 41280ns
# [TB][mhartid 45 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 41280ns
# [TB][mhartid 53 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 41280ns
# [TB][mhartid 61 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 41280ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 43495ns: start-end pair with latency 6575ns (1315 clock cycles) and accumulated latency 6575ns (1315 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 43495ns: start-end pair with latency 6575ns (1315 clock cycles) and accumulated latency 6575ns (1315 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 43495ns: start-end pair with latency 6575ns (1315 clock cycles) and accumulated latency 6575ns (1315 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 43495ns: start-end pair with latency 6575ns (1315 clock cycles) and accumulated latency 6575ns (1315 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 43495ns: start-end pair with latency 6575ns (1315 clock cycles) and accumulated latency 6575ns (1315 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 43495ns: start-end pair with latency 6575ns (1315 clock cycles) and accumulated latency 6575ns (1315 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 43495ns: start-end pair with latency 6575ns (1315 clock cycles) and accumulated latency 6575ns (1315 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 43495ns: start-end pair with latency 6575ns (1315 clock cycles) and accumulated latency 6575ns (1315 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 43500ns
# [TB][mhartid 14 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 43500ns
# [TB][mhartid 22 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 43500ns
# [TB][mhartid 30 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 43500ns
# [TB][mhartid 38 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 43500ns
# [TB][mhartid 46 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 43500ns
# [TB][mhartid 54 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 43500ns
# [TB][mhartid 62 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 43500ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 47145ns: start-end pair with latency 7300ns (1460 clock cycles) and accumulated latency 7300ns (1460 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 47145ns: start-end pair with latency 7300ns (1460 clock cycles) and accumulated latency 7300ns (1460 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 47145ns: start-end pair with latency 7300ns (1460 clock cycles) and accumulated latency 7300ns (1460 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 47145ns: start-end pair with latency 7300ns (1460 clock cycles) and accumulated latency 7300ns (1460 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 47145ns: start-end pair with latency 7300ns (1460 clock cycles) and accumulated latency 7300ns (1460 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 47145ns: start-end pair with latency 7300ns (1460 clock cycles) and accumulated latency 7300ns (1460 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 47145ns: start-end pair with latency 7300ns (1460 clock cycles) and accumulated latency 7300ns (1460 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 47145ns: start-end pair with latency 7300ns (1460 clock cycles) and accumulated latency 7300ns (1460 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 47150ns
# [TB][mhartid 15 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 47150ns
# [TB][mhartid 23 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 47150ns
# [TB][mhartid 31 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 47150ns
# [TB][mhartid 39 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 47150ns
# [TB][mhartid 47 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 47150ns
# [TB][mhartid 55 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 47150ns
# [TB][mhartid 63 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 47150ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 25255ns (5051 clock cycles) and accumulated latency 25255ns (5051 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 21060ns (4212 clock cycles) and accumulated latency 21060ns (4212 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 16720ns (3344 clock cycles) and accumulated latency 16720ns (3344 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 13730ns (2746 clock cycles) and accumulated latency 13730ns (2746 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 10090ns (2018 clock cycles) and accumulated latency 10090ns (2018 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 6950ns (1390 clock cycles) and accumulated latency 6950ns (1390 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 4730ns (946 clock cycles) and accumulated latency 4730ns (946 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 1080ns (216 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 25255ns (5051 clock cycles) and accumulated latency 25255ns (5051 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 21060ns (4212 clock cycles) and accumulated latency 21060ns (4212 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 16720ns (3344 clock cycles) and accumulated latency 16720ns (3344 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 13730ns (2746 clock cycles) and accumulated latency 13730ns (2746 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 10090ns (2018 clock cycles) and accumulated latency 10090ns (2018 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 6950ns (1390 clock cycles) and accumulated latency 6950ns (1390 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 4730ns (946 clock cycles) and accumulated latency 4730ns (946 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 1080ns (216 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 25255ns (5051 clock cycles) and accumulated latency 25255ns (5051 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 21060ns (4212 clock cycles) and accumulated latency 21060ns (4212 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 16720ns (3344 clock cycles) and accumulated latency 16720ns (3344 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 13730ns (2746 clock cycles) and accumulated latency 13730ns (2746 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 10090ns (2018 clock cycles) and accumulated latency 10090ns (2018 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 6950ns (1390 clock cycles) and accumulated latency 6950ns (1390 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 4730ns (946 clock cycles) and accumulated latency 4730ns (946 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 1080ns (216 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 25255ns (5051 clock cycles) and accumulated latency 25255ns (5051 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 21060ns (4212 clock cycles) and accumulated latency 21060ns (4212 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 16720ns (3344 clock cycles) and accumulated latency 16720ns (3344 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 13730ns (2746 clock cycles) and accumulated latency 13730ns (2746 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 10090ns (2018 clock cycles) and accumulated latency 10090ns (2018 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 6950ns (1390 clock cycles) and accumulated latency 6950ns (1390 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 4730ns (946 clock cycles) and accumulated latency 4730ns (946 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 1080ns (216 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 25255ns (5051 clock cycles) and accumulated latency 25255ns (5051 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 21060ns (4212 clock cycles) and accumulated latency 21060ns (4212 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 16720ns (3344 clock cycles) and accumulated latency 16720ns (3344 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 13730ns (2746 clock cycles) and accumulated latency 13730ns (2746 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 10090ns (2018 clock cycles) and accumulated latency 10090ns (2018 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 6950ns (1390 clock cycles) and accumulated latency 6950ns (1390 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 4730ns (946 clock cycles) and accumulated latency 4730ns (946 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 1080ns (216 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 25255ns (5051 clock cycles) and accumulated latency 25255ns (5051 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 21060ns (4212 clock cycles) and accumulated latency 21060ns (4212 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 16720ns (3344 clock cycles) and accumulated latency 16720ns (3344 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 13730ns (2746 clock cycles) and accumulated latency 13730ns (2746 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 10090ns (2018 clock cycles) and accumulated latency 10090ns (2018 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 6950ns (1390 clock cycles) and accumulated latency 6950ns (1390 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 4730ns (946 clock cycles) and accumulated latency 4730ns (946 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 1080ns (216 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 25255ns (5051 clock cycles) and accumulated latency 25255ns (5051 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 21060ns (4212 clock cycles) and accumulated latency 21060ns (4212 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 16720ns (3344 clock cycles) and accumulated latency 16720ns (3344 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 13730ns (2746 clock cycles) and accumulated latency 13730ns (2746 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 10090ns (2018 clock cycles) and accumulated latency 10090ns (2018 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 6950ns (1390 clock cycles) and accumulated latency 6950ns (1390 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 4730ns (946 clock cycles) and accumulated latency 4730ns (946 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 1080ns (216 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 25255ns (5051 clock cycles) and accumulated latency 25255ns (5051 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 21060ns (4212 clock cycles) and accumulated latency 21060ns (4212 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 16720ns (3344 clock cycles) and accumulated latency 16720ns (3344 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 13730ns (2746 clock cycles) and accumulated latency 13730ns (2746 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 10090ns (2018 clock cycles) and accumulated latency 10090ns (2018 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 6950ns (1390 clock cycles) and accumulated latency 6950ns (1390 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 4730ns (946 clock cycles) and accumulated latency 4730ns (946 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 48235ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 1080ns (216 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 48240ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 48245ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48600ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48600ns
# [TB][mhartid 16 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48600ns
# [TB][mhartid 24 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48600ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48600ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48600ns
# [TB][mhartid 48 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48600ns
# [TB][mhartid 56 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 48600ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49130ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49130ns
# [TB][mhartid 17 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49130ns
# [TB][mhartid 25 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49130ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49130ns
# [TB][mhartid 41 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49130ns
# [TB][mhartid 49 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49130ns
# [TB][mhartid 57 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49130ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49210ns
# [TB][mhartid 10 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49210ns
# [TB][mhartid 18 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49210ns
# [TB][mhartid 26 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49210ns
# [TB][mhartid 34 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49210ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49210ns
# [TB][mhartid 50 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49210ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49210ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49325ns
# [TB][mhartid 11 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49325ns
# [TB][mhartid 19 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49325ns
# [TB][mhartid 27 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49325ns
# [TB][mhartid 35 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49325ns
# [TB][mhartid 43 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49325ns
# [TB][mhartid 51 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49325ns
# [TB][mhartid 59 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49325ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49440ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49440ns
# [TB][mhartid 20 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49440ns
# [TB][mhartid 28 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49440ns
# [TB][mhartid 36 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49440ns
# [TB][mhartid 44 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49440ns
# [TB][mhartid 52 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49440ns
# [TB][mhartid 60 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49440ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49520ns
# [TB][mhartid 13 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49520ns
# [TB][mhartid 21 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49520ns
# [TB][mhartid 29 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49520ns
# [TB][mhartid 37 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49520ns
# [TB][mhartid 45 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49520ns
# [TB][mhartid 53 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49520ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49520ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49600ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49600ns
# [TB][mhartid 22 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49600ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49600ns
# [TB][mhartid 38 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49600ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49600ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49600ns
# [TB][mhartid 62 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49600ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49715ns
# [TB][mhartid 15 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49715ns
# [TB][mhartid 23 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49715ns
# [TB][mhartid 31 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49715ns
# [TB][mhartid 39 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49715ns
# [TB][mhartid 47 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49715ns
# [TB][mhartid 55 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49715ns
# [TB][mhartid 63 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 49715ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 49965ns: start-end pair with latency 1360ns (272 clock cycles) and accumulated latency 3910ns (782 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 49965ns: start-end pair with latency 1360ns (272 clock cycles) and accumulated latency 3910ns (782 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 49965ns: start-end pair with latency 1360ns (272 clock cycles) and accumulated latency 3910ns (782 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 49965ns: start-end pair with latency 1360ns (272 clock cycles) and accumulated latency 3910ns (782 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 49965ns: start-end pair with latency 1360ns (272 clock cycles) and accumulated latency 3910ns (782 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 49965ns: start-end pair with latency 1360ns (272 clock cycles) and accumulated latency 3910ns (782 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 49965ns: start-end pair with latency 1360ns (272 clock cycles) and accumulated latency 3910ns (782 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 49965ns: start-end pair with latency 1360ns (272 clock cycles) and accumulated latency 3910ns (782 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 50480ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 50480ns
# [TB][mhartid 16 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 50480ns
# [TB][mhartid 24 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 50480ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 50480ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 50480ns
# [TB][mhartid 48 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 50480ns
# [TB][mhartid 56 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 50480ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50570ns: start-end pair with latency 1435ns (287 clock cycles) and accumulated latency 4615ns (923 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50570ns: start-end pair with latency 1435ns (287 clock cycles) and accumulated latency 4615ns (923 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50570ns: start-end pair with latency 1435ns (287 clock cycles) and accumulated latency 4615ns (923 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50570ns: start-end pair with latency 1435ns (287 clock cycles) and accumulated latency 4615ns (923 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50570ns: start-end pair with latency 1435ns (287 clock cycles) and accumulated latency 4615ns (923 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50570ns: start-end pair with latency 1435ns (287 clock cycles) and accumulated latency 4615ns (923 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50570ns: start-end pair with latency 1435ns (287 clock cycles) and accumulated latency 4615ns (923 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50570ns: start-end pair with latency 1435ns (287 clock cycles) and accumulated latency 4615ns (923 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50755ns: start-end pair with latency 1540ns (308 clock cycles) and accumulated latency 5535ns (1107 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50755ns: start-end pair with latency 1540ns (308 clock cycles) and accumulated latency 5535ns (1107 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50755ns: start-end pair with latency 1540ns (308 clock cycles) and accumulated latency 5535ns (1107 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50755ns: start-end pair with latency 1540ns (308 clock cycles) and accumulated latency 5535ns (1107 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50755ns: start-end pair with latency 1540ns (308 clock cycles) and accumulated latency 5535ns (1107 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50755ns: start-end pair with latency 1540ns (308 clock cycles) and accumulated latency 5535ns (1107 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50755ns: start-end pair with latency 1540ns (308 clock cycles) and accumulated latency 5535ns (1107 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50755ns: start-end pair with latency 1540ns (308 clock cycles) and accumulated latency 5535ns (1107 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50975ns: start-end pair with latency 1645ns (329 clock cycles) and accumulated latency 6135ns (1227 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50975ns: start-end pair with latency 1645ns (329 clock cycles) and accumulated latency 6135ns (1227 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50975ns: start-end pair with latency 1645ns (329 clock cycles) and accumulated latency 6135ns (1227 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50975ns: start-end pair with latency 1645ns (329 clock cycles) and accumulated latency 6135ns (1227 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50975ns: start-end pair with latency 1645ns (329 clock cycles) and accumulated latency 6135ns (1227 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50975ns: start-end pair with latency 1645ns (329 clock cycles) and accumulated latency 6135ns (1227 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50975ns: start-end pair with latency 1645ns (329 clock cycles) and accumulated latency 6135ns (1227 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 50975ns: start-end pair with latency 1645ns (329 clock cycles) and accumulated latency 6135ns (1227 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51015ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51015ns
# [TB][mhartid 17 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51015ns
# [TB][mhartid 25 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51015ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51015ns
# [TB][mhartid 41 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51015ns
# [TB][mhartid 49 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51015ns
# [TB][mhartid 57 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51015ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51230ns: start-end pair with latency 1785ns (357 clock cycles) and accumulated latency 6950ns (1390 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51230ns: start-end pair with latency 1785ns (357 clock cycles) and accumulated latency 6950ns (1390 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51230ns: start-end pair with latency 1785ns (357 clock cycles) and accumulated latency 6950ns (1390 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51230ns: start-end pair with latency 1785ns (357 clock cycles) and accumulated latency 6950ns (1390 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51230ns: start-end pair with latency 1785ns (357 clock cycles) and accumulated latency 6950ns (1390 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51230ns: start-end pair with latency 1785ns (357 clock cycles) and accumulated latency 6950ns (1390 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51230ns: start-end pair with latency 1785ns (357 clock cycles) and accumulated latency 6950ns (1390 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51230ns: start-end pair with latency 1785ns (357 clock cycles) and accumulated latency 6950ns (1390 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51235ns
# [TB][mhartid 10 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51235ns
# [TB][mhartid 18 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51235ns
# [TB][mhartid 26 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51235ns
# [TB][mhartid 34 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51235ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51235ns
# [TB][mhartid 50 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51235ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51235ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51415ns: start-end pair with latency 1890ns (378 clock cycles) and accumulated latency 7860ns (1572 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51415ns: start-end pair with latency 1890ns (378 clock cycles) and accumulated latency 7860ns (1572 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51415ns: start-end pair with latency 1890ns (378 clock cycles) and accumulated latency 7860ns (1572 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51415ns: start-end pair with latency 1890ns (378 clock cycles) and accumulated latency 7860ns (1572 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51415ns: start-end pair with latency 1890ns (378 clock cycles) and accumulated latency 7860ns (1572 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51415ns: start-end pair with latency 1890ns (378 clock cycles) and accumulated latency 7860ns (1572 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51415ns: start-end pair with latency 1890ns (378 clock cycles) and accumulated latency 7860ns (1572 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51415ns: start-end pair with latency 1890ns (378 clock cycles) and accumulated latency 7860ns (1572 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51530ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 8500ns (1700 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51530ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 8500ns (1700 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51530ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 8500ns (1700 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51530ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 8500ns (1700 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51530ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 8500ns (1700 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51530ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 8500ns (1700 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51530ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 8500ns (1700 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51530ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 8500ns (1700 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51630ns
# [TB][mhartid 11 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51630ns
# [TB][mhartid 19 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51630ns
# [TB][mhartid 27 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51630ns
# [TB][mhartid 35 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51630ns
# [TB][mhartid 43 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51630ns
# [TB][mhartid 51 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51630ns
# [TB][mhartid 59 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51630ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51785ns: start-end pair with latency 2065ns (413 clock cycles) and accumulated latency 9365ns (1873 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51785ns: start-end pair with latency 2065ns (413 clock cycles) and accumulated latency 9365ns (1873 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51785ns: start-end pair with latency 2065ns (413 clock cycles) and accumulated latency 9365ns (1873 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51785ns: start-end pair with latency 2065ns (413 clock cycles) and accumulated latency 9365ns (1873 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51785ns: start-end pair with latency 2065ns (413 clock cycles) and accumulated latency 9365ns (1873 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51785ns: start-end pair with latency 2065ns (413 clock cycles) and accumulated latency 9365ns (1873 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51785ns: start-end pair with latency 2065ns (413 clock cycles) and accumulated latency 9365ns (1873 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 51785ns: start-end pair with latency 2065ns (413 clock cycles) and accumulated latency 9365ns (1873 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51815ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51815ns
# [TB][mhartid 20 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51815ns
# [TB][mhartid 28 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51815ns
# [TB][mhartid 36 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51815ns
# [TB][mhartid 44 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51815ns
# [TB][mhartid 52 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51815ns
# [TB][mhartid 60 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 51815ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 52000ns
# [TB][mhartid 13 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 52000ns
# [TB][mhartid 21 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 52000ns
# [TB][mhartid 29 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 52000ns
# [TB][mhartid 37 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 52000ns
# [TB][mhartid 45 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 52000ns
# [TB][mhartid 53 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 52000ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 52000ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 52185ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 52185ns
# [TB][mhartid 22 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 52185ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 52185ns
# [TB][mhartid 38 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 52185ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 52185ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 52185ns
# [TB][mhartid 62 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 52185ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 52405ns
# [TB][mhartid 15 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 52405ns
# [TB][mhartid 23 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 52405ns
# [TB][mhartid 31 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 52405ns
# [TB][mhartid 39 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 52405ns
# [TB][mhartid 47 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 52405ns
# [TB][mhartid 55 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 52405ns
# [TB][mhartid 63 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 52405ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 53935ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 7360ns (1472 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 53935ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 7360ns (1472 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 53935ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 7360ns (1472 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 53935ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 7360ns (1472 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 53935ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 7360ns (1472 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 53935ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 7360ns (1472 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 53935ns: start-end pair with latency 3450ns (690 clock cycles) and accumulated latency 7360ns (1472 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54030ns: start-end pair with latency 3545ns (709 clock cycles) and accumulated latency 7455ns (1491 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 54055ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 54055ns
# [TB][mhartid 16 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 54055ns
# [TB][mhartid 24 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 54055ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 54055ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 54055ns
# [TB][mhartid 48 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 54055ns
# [TB][mhartid 56 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 54150ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54625ns: start-end pair with latency 565ns (113 clock cycles) and accumulated latency 7925ns (1585 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54625ns: start-end pair with latency 565ns (113 clock cycles) and accumulated latency 7925ns (1585 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54625ns: start-end pair with latency 565ns (113 clock cycles) and accumulated latency 7925ns (1585 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54625ns: start-end pair with latency 565ns (113 clock cycles) and accumulated latency 7925ns (1585 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54625ns: start-end pair with latency 565ns (113 clock cycles) and accumulated latency 7925ns (1585 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54625ns: start-end pair with latency 565ns (113 clock cycles) and accumulated latency 7925ns (1585 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54625ns: start-end pair with latency 565ns (113 clock cycles) and accumulated latency 7925ns (1585 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 54690ns: start-end pair with latency 535ns (107 clock cycles) and accumulated latency 7990ns (1598 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 54745ns
# [TB][mhartid 8 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 54745ns
# [TB][mhartid 16 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 54745ns
# [TB][mhartid 24 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 54745ns
# [TB][mhartid 32 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 54745ns
# [TB][mhartid 40 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 54745ns
# [TB][mhartid 48 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 54745ns
# [TB][mhartid 56 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 54805ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 55305ns: start-end pair with latency 4285ns (857 clock cycles) and accumulated latency 8900ns (1780 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 55305ns: start-end pair with latency 4285ns (857 clock cycles) and accumulated latency 8900ns (1780 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 55305ns: start-end pair with latency 4285ns (857 clock cycles) and accumulated latency 8900ns (1780 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 55305ns: start-end pair with latency 4285ns (857 clock cycles) and accumulated latency 8900ns (1780 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 55305ns: start-end pair with latency 4285ns (857 clock cycles) and accumulated latency 8900ns (1780 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 55305ns: start-end pair with latency 4285ns (857 clock cycles) and accumulated latency 8900ns (1780 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 55305ns: start-end pair with latency 4285ns (857 clock cycles) and accumulated latency 8900ns (1780 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 55335ns: start-end pair with latency 4315ns (863 clock cycles) and accumulated latency 8930ns (1786 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 17 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 25 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 41 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 49 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55450ns
# [TB][mhartid 57 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 55480ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 55830ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 1080ns (216 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 55830ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 1080ns (216 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 55830ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 1080ns (216 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 55830ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 1080ns (216 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 55830ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 1080ns (216 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 55830ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 1080ns (216 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 55830ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 1080ns (216 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 55835ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 55835ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 55835ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 55835ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 55835ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 55835ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 55835ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 55885ns: start-end pair with latency 4645ns (929 clock cycles) and accumulated latency 10180ns (2036 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 55885ns: start-end pair with latency 4645ns (929 clock cycles) and accumulated latency 10180ns (2036 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 55885ns: start-end pair with latency 4645ns (929 clock cycles) and accumulated latency 10180ns (2036 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 55885ns: start-end pair with latency 4645ns (929 clock cycles) and accumulated latency 10180ns (2036 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 55885ns: start-end pair with latency 4645ns (929 clock cycles) and accumulated latency 10180ns (2036 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 55885ns: start-end pair with latency 4645ns (929 clock cycles) and accumulated latency 10180ns (2036 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 55885ns: start-end pair with latency 4645ns (929 clock cycles) and accumulated latency 10180ns (2036 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 55895ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 1085ns (217 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 55900ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 55955ns: start-end pair with latency 4715ns (943 clock cycles) and accumulated latency 10250ns (2050 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 56050ns
# [TB][mhartid 10 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 56050ns
# [TB][mhartid 18 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 56050ns
# [TB][mhartid 26 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 56050ns
# [TB][mhartid 34 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 56050ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 56050ns
# [TB][mhartid 50 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 56050ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 56120ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 56135ns: start-end pair with latency 680ns (136 clock cycles) and accumulated latency 9580ns (1916 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 56135ns: start-end pair with latency 680ns (136 clock cycles) and accumulated latency 9580ns (1916 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 56135ns: start-end pair with latency 680ns (136 clock cycles) and accumulated latency 9580ns (1916 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 56135ns: start-end pair with latency 680ns (136 clock cycles) and accumulated latency 9580ns (1916 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 56135ns: start-end pair with latency 680ns (136 clock cycles) and accumulated latency 9580ns (1916 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 56135ns: start-end pair with latency 680ns (136 clock cycles) and accumulated latency 9580ns (1916 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 56135ns: start-end pair with latency 680ns (136 clock cycles) and accumulated latency 9580ns (1916 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 56150ns: start-end pair with latency 665ns (133 clock cycles) and accumulated latency 9595ns (1919 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 56290ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 56295ns
# [TB][mhartid 9 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 56295ns
# [TB][mhartid 17 - Tile (2, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 56295ns
# [TB][mhartid 25 - Tile (3, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 56295ns
# [TB][mhartid 33 - Tile (4, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 56295ns
# [TB][mhartid 41 - Tile (5, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 56295ns
# [TB][mhartid 49 - Tile (6, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 56295ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 56740ns: start-end pair with latency 5105ns (1021 clock cycles) and accumulated latency 11240ns (2248 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 56740ns: start-end pair with latency 5105ns (1021 clock cycles) and accumulated latency 11240ns (2248 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 56740ns: start-end pair with latency 5105ns (1021 clock cycles) and accumulated latency 11240ns (2248 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 56740ns: start-end pair with latency 5105ns (1021 clock cycles) and accumulated latency 11240ns (2248 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 56740ns: start-end pair with latency 5105ns (1021 clock cycles) and accumulated latency 11240ns (2248 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 56740ns: start-end pair with latency 5105ns (1021 clock cycles) and accumulated latency 11240ns (2248 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 56740ns: start-end pair with latency 5105ns (1021 clock cycles) and accumulated latency 11240ns (2248 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 56775ns
# [TB][mhartid 8 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 56775ns
# [TB][mhartid 16 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 56775ns
# [TB][mhartid 24 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 56775ns
# [TB][mhartid 32 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 56775ns
# [TB][mhartid 40 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 56775ns
# [TB][mhartid 48 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 56775ns
# [TB][mhartid 56 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 56810ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 56845ns: start-end pair with latency 790ns (158 clock cycles) and accumulated latency 10970ns (2194 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 56845ns: start-end pair with latency 790ns (158 clock cycles) and accumulated latency 10970ns (2194 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 56845ns: start-end pair with latency 790ns (158 clock cycles) and accumulated latency 10970ns (2194 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 56845ns: start-end pair with latency 790ns (158 clock cycles) and accumulated latency 10970ns (2194 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 56845ns: start-end pair with latency 790ns (158 clock cycles) and accumulated latency 10970ns (2194 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 56845ns: start-end pair with latency 790ns (158 clock cycles) and accumulated latency 10970ns (2194 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 56845ns: start-end pair with latency 790ns (158 clock cycles) and accumulated latency 10970ns (2194 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 56880ns: start-end pair with latency 755ns (151 clock cycles) and accumulated latency 11005ns (2201 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 56920ns
# [TB][mhartid 11 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 56920ns
# [TB][mhartid 19 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 56920ns
# [TB][mhartid 27 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 56920ns
# [TB][mhartid 35 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 56920ns
# [TB][mhartid 43 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 56920ns
# [TB][mhartid 51 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 56920ns
# [TB][mhartid 59 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 56925ns: start-end pair with latency 5290ns (1058 clock cycles) and accumulated latency 11425ns (2285 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 57000ns
# [TB][mhartid 10 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 57000ns
# [TB][mhartid 18 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 57000ns
# [TB][mhartid 26 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 57000ns
# [TB][mhartid 34 - Tile (4, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 57000ns
# [TB][mhartid 42 - Tile (5, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 57000ns
# [TB][mhartid 50 - Tile (6, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 57000ns
# [TB][mhartid 58 - Tile (7, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 57040ns
# [TB][mhartid 59 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 57130ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 57405ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 1105ns (221 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 57405ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 1105ns (221 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 57405ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 1105ns (221 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 57405ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 1105ns (221 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 57405ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 1105ns (221 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 57405ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 1105ns (221 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 57405ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 1105ns (221 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 57410ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 57410ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 57410ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 57410ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 57410ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 57410ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 57410ns
# [TB][mhartid 57 - Tile (7, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 57410ns: start-end pair with latency 1115ns (223 clock cycles) and accumulated latency 1115ns (223 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 57415ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 57515ns: start-end pair with latency 5695ns (1139 clock cycles) and accumulated latency 12645ns (2529 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 57515ns: start-end pair with latency 5695ns (1139 clock cycles) and accumulated latency 12645ns (2529 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 57515ns: start-end pair with latency 5695ns (1139 clock cycles) and accumulated latency 12645ns (2529 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 57515ns: start-end pair with latency 5695ns (1139 clock cycles) and accumulated latency 12645ns (2529 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 57515ns: start-end pair with latency 5695ns (1139 clock cycles) and accumulated latency 12645ns (2529 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 57515ns: start-end pair with latency 5695ns (1139 clock cycles) and accumulated latency 12645ns (2529 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 57515ns: start-end pair with latency 5695ns (1139 clock cycles) and accumulated latency 12645ns (2529 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 57525ns: start-end pair with latency 5705ns (1141 clock cycles) and accumulated latency 12655ns (2531 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 57720ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 57720ns
# [TB][mhartid 20 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 57720ns
# [TB][mhartid 28 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 57720ns
# [TB][mhartid 36 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 57720ns
# [TB][mhartid 44 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 57720ns
# [TB][mhartid 52 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 57720ns
# [TB][mhartid 60 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 57725ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 57795ns: start-end pair with latency 870ns (174 clock cycles) and accumulated latency 12110ns (2422 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 57795ns: start-end pair with latency 870ns (174 clock cycles) and accumulated latency 12110ns (2422 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 57795ns: start-end pair with latency 870ns (174 clock cycles) and accumulated latency 12110ns (2422 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 57795ns: start-end pair with latency 870ns (174 clock cycles) and accumulated latency 12110ns (2422 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 57795ns: start-end pair with latency 870ns (174 clock cycles) and accumulated latency 12110ns (2422 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 57795ns: start-end pair with latency 870ns (174 clock cycles) and accumulated latency 12110ns (2422 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 57795ns: start-end pair with latency 870ns (174 clock cycles) and accumulated latency 12110ns (2422 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 57965ns: start-end pair with latency 830ns (166 clock cycles) and accumulated latency 12255ns (2451 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 57970ns
# [TB][mhartid 11 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 57970ns
# [TB][mhartid 19 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 57970ns
# [TB][mhartid 27 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 57970ns
# [TB][mhartid 35 - Tile (4, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 57970ns
# [TB][mhartid 43 - Tile (5, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 57970ns
# [TB][mhartid 51 - Tile (6, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 57970ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58125ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 1120ns (224 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58125ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 1120ns (224 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58125ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 1120ns (224 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58125ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 1120ns (224 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58125ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 1120ns (224 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58125ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 1120ns (224 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58125ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 1120ns (224 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58130ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58130ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58130ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58130ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58130ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58130ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58130ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58135ns: start-end pair with latency 6130ns (1226 clock cycles) and accumulated latency 13990ns (2798 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58135ns: start-end pair with latency 6130ns (1226 clock cycles) and accumulated latency 13990ns (2798 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58135ns: start-end pair with latency 6130ns (1226 clock cycles) and accumulated latency 13990ns (2798 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58135ns: start-end pair with latency 6130ns (1226 clock cycles) and accumulated latency 13990ns (2798 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58135ns: start-end pair with latency 6130ns (1226 clock cycles) and accumulated latency 13990ns (2798 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58135ns: start-end pair with latency 6130ns (1226 clock cycles) and accumulated latency 13990ns (2798 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58135ns: start-end pair with latency 6130ns (1226 clock cycles) and accumulated latency 13990ns (2798 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58140ns
# [TB][mhartid 58 - Tile (7, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 58165ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 1120ns (224 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 58170ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58435ns: start-end pair with latency 6430ns (1286 clock cycles) and accumulated latency 14290ns (2858 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58445ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58450ns
# [TB][mhartid 13 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58450ns
# [TB][mhartid 21 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58450ns
# [TB][mhartid 29 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58450ns
# [TB][mhartid 37 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58450ns
# [TB][mhartid 45 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58450ns
# [TB][mhartid 53 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58450ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58515ns
# [TB][mhartid 9 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58515ns
# [TB][mhartid 17 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58515ns
# [TB][mhartid 25 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58515ns
# [TB][mhartid 33 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58515ns
# [TB][mhartid 41 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58515ns
# [TB][mhartid 49 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 58515ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 58675ns
# [TB][mhartid 60 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58710ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 13635ns (2727 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58720ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 13640ns (2728 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58720ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 13640ns (2728 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58720ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 13640ns (2728 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58720ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 13640ns (2728 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58720ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 13640ns (2728 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58720ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 13640ns (2728 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58720ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 13640ns (2728 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58920ns: start-end pair with latency 6730ns (1346 clock cycles) and accumulated latency 15230ns (3046 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58920ns: start-end pair with latency 6730ns (1346 clock cycles) and accumulated latency 15230ns (3046 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58920ns: start-end pair with latency 6730ns (1346 clock cycles) and accumulated latency 15230ns (3046 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58920ns: start-end pair with latency 6730ns (1346 clock cycles) and accumulated latency 15230ns (3046 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58920ns: start-end pair with latency 6730ns (1346 clock cycles) and accumulated latency 15230ns (3046 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58920ns: start-end pair with latency 6730ns (1346 clock cycles) and accumulated latency 15230ns (3046 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 58920ns: start-end pair with latency 6730ns (1346 clock cycles) and accumulated latency 15230ns (3046 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58940ns
# [TB][mhartid 12 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58940ns
# [TB][mhartid 20 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58940ns
# [TB][mhartid 28 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58940ns
# [TB][mhartid 36 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58940ns
# [TB][mhartid 44 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58940ns
# [TB][mhartid 52 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58940ns
# [TB][mhartid 60 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 58945ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 59115ns: start-end pair with latency 1140ns (228 clock cycles) and accumulated latency 1140ns (228 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 59115ns: start-end pair with latency 1140ns (228 clock cycles) and accumulated latency 1140ns (228 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 59115ns: start-end pair with latency 1140ns (228 clock cycles) and accumulated latency 1140ns (228 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 59115ns: start-end pair with latency 1140ns (228 clock cycles) and accumulated latency 1140ns (228 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 59115ns: start-end pair with latency 1140ns (228 clock cycles) and accumulated latency 1140ns (228 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 59115ns: start-end pair with latency 1140ns (228 clock cycles) and accumulated latency 1140ns (228 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 59115ns: start-end pair with latency 1140ns (228 clock cycles) and accumulated latency 1140ns (228 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 59120ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 59120ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 59120ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 59120ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 59120ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 59120ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 59120ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 59225ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 59225ns
# [TB][mhartid 22 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 59225ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 59225ns
# [TB][mhartid 38 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 59225ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 59225ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 59225ns
# [TB][mhartid 62 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 59230ns: start-end pair with latency 7040ns (1408 clock cycles) and accumulated latency 15540ns (3108 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 59295ns
# [TB][mhartid 10 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 59295ns
# [TB][mhartid 18 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 59295ns
# [TB][mhartid 26 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 59295ns
# [TB][mhartid 34 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 59295ns
# [TB][mhartid 42 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 59295ns
# [TB][mhartid 50 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 59295ns
# [TB][mhartid 59 - Tile (7, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 59300ns: start-end pair with latency 1155ns (231 clock cycles) and accumulated latency 1155ns (231 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 59305ns
# [TB][mhartid 58 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 59345ns
# [TB][mhartid 62 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 59470ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 59540ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 15075ns (3015 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 59540ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 15075ns (3015 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 59540ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 15075ns (3015 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 59540ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 15075ns (3015 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 59540ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 15075ns (3015 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 59540ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 15075ns (3015 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 59540ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 15075ns (3015 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 59760ns
# [TB][mhartid 13 - Tile (1, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 59760ns
# [TB][mhartid 21 - Tile (2, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 59760ns
# [TB][mhartid 29 - Tile (3, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 59760ns
# [TB][mhartid 37 - Tile (4, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 59760ns
# [TB][mhartid 45 - Tile (5, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 59760ns
# [TB][mhartid 53 - Tile (6, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 59760ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 59775ns: start-end pair with latency 7365ns (1473 clock cycles) and accumulated latency 16730ns (3346 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 59775ns: start-end pair with latency 7365ns (1473 clock cycles) and accumulated latency 16730ns (3346 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 59775ns: start-end pair with latency 7365ns (1473 clock cycles) and accumulated latency 16730ns (3346 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 59775ns: start-end pair with latency 7365ns (1473 clock cycles) and accumulated latency 16730ns (3346 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 59775ns: start-end pair with latency 7365ns (1473 clock cycles) and accumulated latency 16730ns (3346 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 59775ns: start-end pair with latency 7365ns (1473 clock cycles) and accumulated latency 16730ns (3346 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 59775ns: start-end pair with latency 7365ns (1473 clock cycles) and accumulated latency 16730ns (3346 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 59795ns: start-end pair with latency 1115ns (223 clock cycles) and accumulated latency 15405ns (3081 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 60010ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 60035ns
# [TB][mhartid 15 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 60035ns
# [TB][mhartid 23 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 60035ns
# [TB][mhartid 31 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 60035ns
# [TB][mhartid 39 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 60035ns
# [TB][mhartid 47 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 60035ns
# [TB][mhartid 55 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 60035ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 60105ns: start-end pair with latency 1160ns (232 clock cycles) and accumulated latency 1160ns (232 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 60105ns: start-end pair with latency 1160ns (232 clock cycles) and accumulated latency 1160ns (232 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 60105ns: start-end pair with latency 1160ns (232 clock cycles) and accumulated latency 1160ns (232 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 60105ns: start-end pair with latency 1160ns (232 clock cycles) and accumulated latency 1160ns (232 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 60105ns: start-end pair with latency 1160ns (232 clock cycles) and accumulated latency 1160ns (232 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 60105ns: start-end pair with latency 1160ns (232 clock cycles) and accumulated latency 1160ns (232 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 60105ns: start-end pair with latency 1160ns (232 clock cycles) and accumulated latency 1160ns (232 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 60110ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 60110ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 60110ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 60110ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 60110ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 60110ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 60110ns
# [TB][mhartid 60 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 60110ns: start-end pair with latency 1160ns (232 clock cycles) and accumulated latency 1160ns (232 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 60115ns
# [TB][mhartid 63 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 60115ns: start-end pair with latency 7705ns (1541 clock cycles) and accumulated latency 17070ns (3414 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 60380ns: start-end pair with latency 1150ns (230 clock cycles) and accumulated latency 16380ns (3276 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 60380ns: start-end pair with latency 1150ns (230 clock cycles) and accumulated latency 16380ns (3276 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 60380ns: start-end pair with latency 1150ns (230 clock cycles) and accumulated latency 16380ns (3276 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 60380ns: start-end pair with latency 1150ns (230 clock cycles) and accumulated latency 16380ns (3276 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 60380ns: start-end pair with latency 1150ns (230 clock cycles) and accumulated latency 16380ns (3276 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 60380ns: start-end pair with latency 1150ns (230 clock cycles) and accumulated latency 16380ns (3276 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 60380ns: start-end pair with latency 1150ns (230 clock cycles) and accumulated latency 16380ns (3276 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 60380ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 60415ns
# [TB][mhartid 11 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 60415ns
# [TB][mhartid 19 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 60415ns
# [TB][mhartid 27 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 60415ns
# [TB][mhartid 35 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 60415ns
# [TB][mhartid 43 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 60415ns
# [TB][mhartid 51 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 60415ns
# [TB][mhartid 59 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 60550ns
# [TB][mhartid 6 - Tile (0, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 60615ns
# [TB][mhartid 14 - Tile (1, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 60615ns
# [TB][mhartid 22 - Tile (2, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 60615ns
# [TB][mhartid 30 - Tile (3, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 60615ns
# [TB][mhartid 38 - Tile (4, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 60615ns
# [TB][mhartid 46 - Tile (5, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 60615ns
# [TB][mhartid 54 - Tile (6, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 60615ns
# [TB][mhartid 62 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 60665ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 16730ns (3346 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 60930ns
# [TB][mhartid 5 - Tile (0, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 60945ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 1180ns (236 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 60945ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 1180ns (236 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 60945ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 1180ns (236 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 60945ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 1180ns (236 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 60945ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 1180ns (236 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 60945ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 1180ns (236 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 60945ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 1180ns (236 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 60950ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 60950ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 60950ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 60950ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 60950ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 60950ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 60950ns
# [TB][mhartid 61 - Tile (7, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61195ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 1180ns (236 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61200ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61275ns: start-end pair with latency 1235ns (247 clock cycles) and accumulated latency 17965ns (3593 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61275ns: start-end pair with latency 1235ns (247 clock cycles) and accumulated latency 17965ns (3593 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61275ns: start-end pair with latency 1235ns (247 clock cycles) and accumulated latency 17965ns (3593 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61275ns: start-end pair with latency 1235ns (247 clock cycles) and accumulated latency 17965ns (3593 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61275ns: start-end pair with latency 1235ns (247 clock cycles) and accumulated latency 17965ns (3593 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61275ns: start-end pair with latency 1235ns (247 clock cycles) and accumulated latency 17965ns (3593 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61275ns: start-end pair with latency 1235ns (247 clock cycles) and accumulated latency 17965ns (3593 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61445ns
# [TB][mhartid 12 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61445ns
# [TB][mhartid 20 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61445ns
# [TB][mhartid 28 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61445ns
# [TB][mhartid 36 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61445ns
# [TB][mhartid 44 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61445ns
# [TB][mhartid 52 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61445ns
# [TB][mhartid 60 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 61445ns
# [TB][mhartid 7 - Tile (0, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 61530ns
# [TB][mhartid 15 - Tile (1, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 61530ns
# [TB][mhartid 23 - Tile (2, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 61530ns
# [TB][mhartid 31 - Tile (3, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 61530ns
# [TB][mhartid 39 - Tile (4, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 61530ns
# [TB][mhartid 47 - Tile (5, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 61530ns
# [TB][mhartid 55 - Tile (6, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 61530ns
# [TB][mhartid 63 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 61630ns: start-end pair with latency 1245ns (249 clock cycles) and accumulated latency 18315ns (3663 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61830ns: start-end pair with latency 1210ns (242 clock cycles) and accumulated latency 1210ns (242 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61830ns: start-end pair with latency 1210ns (242 clock cycles) and accumulated latency 1210ns (242 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61830ns: start-end pair with latency 1210ns (242 clock cycles) and accumulated latency 1210ns (242 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61830ns: start-end pair with latency 1210ns (242 clock cycles) and accumulated latency 1210ns (242 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61830ns: start-end pair with latency 1210ns (242 clock cycles) and accumulated latency 1210ns (242 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61830ns: start-end pair with latency 1210ns (242 clock cycles) and accumulated latency 1210ns (242 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 61830ns: start-end pair with latency 1210ns (242 clock cycles) and accumulated latency 1210ns (242 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61835ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61835ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61835ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61835ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61835ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61835ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 61835ns
# [TB][mhartid 63 - Tile (7, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 61925ns
# [TB][mhartid 62 - Tile (7, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 62135ns: start-end pair with latency 1200ns (240 clock cycles) and accumulated latency 1200ns (240 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 62140ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 62390ns
# [TB][mhartid 13 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 62390ns
# [TB][mhartid 21 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 62390ns
# [TB][mhartid 29 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 62390ns
# [TB][mhartid 37 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 62390ns
# [TB][mhartid 45 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 62390ns
# [TB][mhartid 53 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 62390ns
# [TB][mhartid 61 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 62640ns
# [TB][mhartid 7 - Tile (0, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 62755ns: start-end pair with latency 1220ns (244 clock cycles) and accumulated latency 1220ns (244 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 62755ns: start-end pair with latency 1220ns (244 clock cycles) and accumulated latency 1220ns (244 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 62755ns: start-end pair with latency 1220ns (244 clock cycles) and accumulated latency 1220ns (244 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 62755ns: start-end pair with latency 1220ns (244 clock cycles) and accumulated latency 1220ns (244 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 62755ns: start-end pair with latency 1220ns (244 clock cycles) and accumulated latency 1220ns (244 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 62755ns: start-end pair with latency 1220ns (244 clock cycles) and accumulated latency 1220ns (244 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 62755ns: start-end pair with latency 1220ns (244 clock cycles) and accumulated latency 1220ns (244 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 62760ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 62760ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 62760ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 62760ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 62760ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 62760ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 62760ns
# [TB][mhartid 63 - Tile (7, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 63150ns: start-end pair with latency 1220ns (244 clock cycles) and accumulated latency 1220ns (244 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 63155ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 63410ns
# [TB][mhartid 14 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 63410ns
# [TB][mhartid 22 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 63410ns
# [TB][mhartid 30 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 63410ns
# [TB][mhartid 38 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 63410ns
# [TB][mhartid 46 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 63410ns
# [TB][mhartid 54 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 63410ns
# [TB][mhartid 62 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 63705ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 64475ns
# [TB][mhartid 15 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 64475ns
# [TB][mhartid 23 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 64475ns
# [TB][mhartid 31 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 64475ns
# [TB][mhartid 39 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 64475ns
# [TB][mhartid 47 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 64475ns
# [TB][mhartid 55 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 64475ns
# [TB][mhartid 63 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 64860ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65165ns: start-end pair with latency 8385ns (1677 clock cycles) and accumulated latency 33640ns (6728 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65165ns: start-end pair with latency 8385ns (1677 clock cycles) and accumulated latency 33640ns (6728 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65165ns: start-end pair with latency 8385ns (1677 clock cycles) and accumulated latency 33640ns (6728 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65165ns: start-end pair with latency 8385ns (1677 clock cycles) and accumulated latency 33640ns (6728 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65165ns: start-end pair with latency 8385ns (1677 clock cycles) and accumulated latency 33640ns (6728 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65165ns: start-end pair with latency 8385ns (1677 clock cycles) and accumulated latency 33640ns (6728 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65165ns: start-end pair with latency 8385ns (1677 clock cycles) and accumulated latency 33640ns (6728 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65210ns: start-end pair with latency 6690ns (1338 clock cycles) and accumulated latency 27750ns (5550 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65210ns: start-end pair with latency 6690ns (1338 clock cycles) and accumulated latency 27750ns (5550 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65210ns: start-end pair with latency 6690ns (1338 clock cycles) and accumulated latency 27750ns (5550 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65210ns: start-end pair with latency 6690ns (1338 clock cycles) and accumulated latency 27750ns (5550 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65210ns: start-end pair with latency 6690ns (1338 clock cycles) and accumulated latency 27750ns (5550 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65210ns: start-end pair with latency 6690ns (1338 clock cycles) and accumulated latency 27750ns (5550 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65210ns: start-end pair with latency 6690ns (1338 clock cycles) and accumulated latency 27750ns (5550 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65255ns: start-end pair with latency 5955ns (1191 clock cycles) and accumulated latency 22675ns (4535 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65255ns: start-end pair with latency 5955ns (1191 clock cycles) and accumulated latency 22675ns (4535 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65255ns: start-end pair with latency 5955ns (1191 clock cycles) and accumulated latency 22675ns (4535 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65255ns: start-end pair with latency 5955ns (1191 clock cycles) and accumulated latency 22675ns (4535 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65255ns: start-end pair with latency 5955ns (1191 clock cycles) and accumulated latency 22675ns (4535 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65255ns: start-end pair with latency 5955ns (1191 clock cycles) and accumulated latency 22675ns (4535 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65255ns: start-end pair with latency 5955ns (1191 clock cycles) and accumulated latency 22675ns (4535 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65300ns: start-end pair with latency 4880ns (976 clock cycles) and accumulated latency 18610ns (3722 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65300ns: start-end pair with latency 4880ns (976 clock cycles) and accumulated latency 18610ns (3722 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65300ns: start-end pair with latency 4880ns (976 clock cycles) and accumulated latency 18610ns (3722 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65300ns: start-end pair with latency 4880ns (976 clock cycles) and accumulated latency 18610ns (3722 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65300ns: start-end pair with latency 4880ns (976 clock cycles) and accumulated latency 18610ns (3722 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65300ns: start-end pair with latency 4880ns (976 clock cycles) and accumulated latency 18610ns (3722 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65300ns: start-end pair with latency 4880ns (976 clock cycles) and accumulated latency 18610ns (3722 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65345ns: start-end pair with latency 3895ns (779 clock cycles) and accumulated latency 13985ns (2797 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65345ns: start-end pair with latency 3895ns (779 clock cycles) and accumulated latency 13985ns (2797 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65345ns: start-end pair with latency 3895ns (779 clock cycles) and accumulated latency 13985ns (2797 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65345ns: start-end pair with latency 3895ns (779 clock cycles) and accumulated latency 13985ns (2797 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65345ns: start-end pair with latency 3895ns (779 clock cycles) and accumulated latency 13985ns (2797 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65345ns: start-end pair with latency 3895ns (779 clock cycles) and accumulated latency 13985ns (2797 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65345ns: start-end pair with latency 3895ns (779 clock cycles) and accumulated latency 13985ns (2797 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65390ns: start-end pair with latency 2995ns (599 clock cycles) and accumulated latency 9945ns (1989 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65390ns: start-end pair with latency 2995ns (599 clock cycles) and accumulated latency 9945ns (1989 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65390ns: start-end pair with latency 2995ns (599 clock cycles) and accumulated latency 9945ns (1989 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65390ns: start-end pair with latency 2995ns (599 clock cycles) and accumulated latency 9945ns (1989 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65390ns: start-end pair with latency 2995ns (599 clock cycles) and accumulated latency 9945ns (1989 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65390ns: start-end pair with latency 2995ns (599 clock cycles) and accumulated latency 9945ns (1989 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65390ns: start-end pair with latency 2995ns (599 clock cycles) and accumulated latency 9945ns (1989 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65405ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65405ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65405ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65405ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65405ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65405ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65405ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65435ns: start-end pair with latency 2020ns (404 clock cycles) and accumulated latency 6750ns (1350 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65435ns: start-end pair with latency 2020ns (404 clock cycles) and accumulated latency 6750ns (1350 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65435ns: start-end pair with latency 2020ns (404 clock cycles) and accumulated latency 6750ns (1350 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65435ns: start-end pair with latency 2020ns (404 clock cycles) and accumulated latency 6750ns (1350 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65435ns: start-end pair with latency 2020ns (404 clock cycles) and accumulated latency 6750ns (1350 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65435ns: start-end pair with latency 2020ns (404 clock cycles) and accumulated latency 6750ns (1350 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65435ns: start-end pair with latency 2020ns (404 clock cycles) and accumulated latency 6750ns (1350 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65485ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65485ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65485ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65485ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65485ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65485ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65485ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65515ns: start-end pair with latency 1035ns (207 clock cycles) and accumulated latency 2115ns (423 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65515ns: start-end pair with latency 1035ns (207 clock cycles) and accumulated latency 2115ns (423 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65515ns: start-end pair with latency 1035ns (207 clock cycles) and accumulated latency 2115ns (423 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65515ns: start-end pair with latency 1035ns (207 clock cycles) and accumulated latency 2115ns (423 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65515ns: start-end pair with latency 1035ns (207 clock cycles) and accumulated latency 2115ns (423 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65515ns: start-end pair with latency 1035ns (207 clock cycles) and accumulated latency 2115ns (423 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65515ns: start-end pair with latency 1035ns (207 clock cycles) and accumulated latency 2115ns (423 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65530ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65530ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65530ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65530ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65530ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65530ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65530ns
# [TB][mhartid 56 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65550ns: start-end pair with latency 8735ns (1747 clock cycles) and accumulated latency 33990ns (6798 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65575ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65575ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65575ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65575ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65575ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65575ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65575ns
# [TB][mhartid 57 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65595ns: start-end pair with latency 7145ns (1429 clock cycles) and accumulated latency 28205ns (5641 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65620ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65620ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65620ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65620ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65620ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65620ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65620ns
# [TB][mhartid 58 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65640ns: start-end pair with latency 6290ns (1258 clock cycles) and accumulated latency 23010ns (4602 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65685ns: start-end pair with latency 5130ns (1026 clock cycles) and accumulated latency 18860ns (3772 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65700ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65700ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65700ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65700ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65700ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65700ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65700ns
# [TB][mhartid 60 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65730ns: start-end pair with latency 4280ns (856 clock cycles) and accumulated latency 14370ns (2874 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65735ns
# [TB][mhartid 9 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65735ns
# [TB][mhartid 17 - Tile (2, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65735ns
# [TB][mhartid 25 - Tile (3, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65735ns
# [TB][mhartid 33 - Tile (4, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65735ns
# [TB][mhartid 41 - Tile (5, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65735ns
# [TB][mhartid 49 - Tile (6, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65735ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65745ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65745ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65745ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65745ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65745ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65745ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65745ns
# [TB][mhartid 61 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65775ns: start-end pair with latency 3130ns (626 clock cycles) and accumulated latency 10080ns (2016 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 10 - Tile (1, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 18 - Tile (2, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 26 - Tile (3, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 34 - Tile (4, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 42 - Tile (5, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 50 - Tile (6, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65780ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65790ns
# [TB][mhartid 62 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65820ns: start-end pair with latency 2110ns (422 clock cycles) and accumulated latency 6840ns (1368 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65860ns
# [TB][mhartid 8 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65860ns
# [TB][mhartid 16 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65860ns
# [TB][mhartid 24 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65860ns
# [TB][mhartid 32 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65860ns
# [TB][mhartid 40 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65860ns
# [TB][mhartid 48 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 65860ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65860ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65870ns
# [TB][mhartid 63 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 65900ns: start-end pair with latency 1035ns (207 clock cycles) and accumulated latency 2115ns (423 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65915ns
# [TB][mhartid 4 - Tile (0, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65940ns
# [TB][mhartid 12 - Tile (1, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65940ns
# [TB][mhartid 20 - Tile (2, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65940ns
# [TB][mhartid 28 - Tile (3, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65940ns
# [TB][mhartid 36 - Tile (4, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65940ns
# [TB][mhartid 44 - Tile (5, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65940ns
# [TB][mhartid 52 - Tile (6, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 65940ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 65960ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 66005ns
# [TB][mhartid 5 - Tile (0, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 66020ns
# [TB][mhartid 13 - Tile (1, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 66020ns
# [TB][mhartid 21 - Tile (2, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 66020ns
# [TB][mhartid 29 - Tile (3, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 66020ns
# [TB][mhartid 37 - Tile (4, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 66020ns
# [TB][mhartid 45 - Tile (5, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 66020ns
# [TB][mhartid 53 - Tile (6, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 66020ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 66085ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 66100ns
# [TB][mhartid 11 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 66100ns
# [TB][mhartid 19 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 66100ns
# [TB][mhartid 27 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 66100ns
# [TB][mhartid 35 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 66100ns
# [TB][mhartid 43 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 66100ns
# [TB][mhartid 51 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 66100ns
# [TB][mhartid 57 - Tile (7, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 66120ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 66130ns
# [TB][mhartid 58 - Tile (7, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 66165ns
# [TB][mhartid 7 - Tile (0, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 66180ns
# [TB][mhartid 15 - Tile (1, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 66180ns
# [TB][mhartid 23 - Tile (2, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 66180ns
# [TB][mhartid 31 - Tile (3, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 66180ns
# [TB][mhartid 39 - Tile (4, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 66180ns
# [TB][mhartid 47 - Tile (5, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 66180ns
# [TB][mhartid 55 - Tile (6, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 66180ns
# [TB][mhartid 56 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 66245ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 66245ns
# [TB][mhartid 60 - Tile (7, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 66325ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 66340ns
# [TB][mhartid 14 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 66340ns
# [TB][mhartid 22 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 66340ns
# [TB][mhartid 30 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 66340ns
# [TB][mhartid 38 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 66340ns
# [TB][mhartid 46 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 66340ns
# [TB][mhartid 54 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 66340ns
# [TB][mhartid 61 - Tile (7, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 66405ns
# [TB][mhartid 59 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 66485ns
# [TB][mhartid 63 - Tile (7, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 66565ns
# [TB][mhartid 62 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 66725ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66750ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 1010ns (202 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66750ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 1010ns (202 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66750ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 1010ns (202 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66750ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 1010ns (202 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66750ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 1010ns (202 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66750ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 1010ns (202 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66750ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 1010ns (202 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 66755ns
# [TB][mhartid 9 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 66755ns
# [TB][mhartid 17 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 66755ns
# [TB][mhartid 25 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 66755ns
# [TB][mhartid 33 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 66755ns
# [TB][mhartid 41 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 66755ns
# [TB][mhartid 49 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 66755ns
# [TB][mhartid 2 - Tile (0, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66870ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 1085ns (217 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66870ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 1085ns (217 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66870ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 1085ns (217 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66870ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 1085ns (217 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66870ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 1085ns (217 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66870ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 1085ns (217 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 66870ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 1085ns (217 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 66875ns
# [TB][mhartid 10 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 66875ns
# [TB][mhartid 18 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 66875ns
# [TB][mhartid 26 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 66875ns
# [TB][mhartid 34 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 66875ns
# [TB][mhartid 42 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 66875ns
# [TB][mhartid 50 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 66875ns
# [TB][mhartid 57 - Tile (7, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 67135ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 1010ns (202 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 67140ns
# [TB][mhartid 58 - Tile (7, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 67255ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 1085ns (217 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 67260ns
# [TB][mhartid 4 - Tile (0, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 67275ns: start-end pair with latency 1330ns (266 clock cycles) and accumulated latency 1330ns (266 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 67275ns: start-end pair with latency 1330ns (266 clock cycles) and accumulated latency 1330ns (266 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 67275ns: start-end pair with latency 1330ns (266 clock cycles) and accumulated latency 1330ns (266 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 67275ns: start-end pair with latency 1330ns (266 clock cycles) and accumulated latency 1330ns (266 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 67275ns: start-end pair with latency 1330ns (266 clock cycles) and accumulated latency 1330ns (266 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 67275ns: start-end pair with latency 1330ns (266 clock cycles) and accumulated latency 1330ns (266 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 67275ns: start-end pair with latency 1330ns (266 clock cycles) and accumulated latency 1330ns (266 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 67280ns
# [TB][mhartid 12 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 67280ns
# [TB][mhartid 20 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 67280ns
# [TB][mhartid 28 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 67280ns
# [TB][mhartid 36 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 67280ns
# [TB][mhartid 44 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 67280ns
# [TB][mhartid 52 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 67280ns
# [TB][mhartid 5 - Tile (0, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 67445ns: start-end pair with latency 1420ns (284 clock cycles) and accumulated latency 1420ns (284 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 67445ns: start-end pair with latency 1420ns (284 clock cycles) and accumulated latency 1420ns (284 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 67445ns: start-end pair with latency 1420ns (284 clock cycles) and accumulated latency 1420ns (284 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 67445ns: start-end pair with latency 1420ns (284 clock cycles) and accumulated latency 1420ns (284 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 67445ns: start-end pair with latency 1420ns (284 clock cycles) and accumulated latency 1420ns (284 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 67445ns: start-end pair with latency 1420ns (284 clock cycles) and accumulated latency 1420ns (284 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 67445ns: start-end pair with latency 1420ns (284 clock cycles) and accumulated latency 1420ns (284 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 67450ns
# [TB][mhartid 13 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 67450ns
# [TB][mhartid 21 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 67450ns
# [TB][mhartid 29 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 67450ns
# [TB][mhartid 37 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 67450ns
# [TB][mhartid 45 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 67450ns
# [TB][mhartid 53 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 67450ns
# [TB][mhartid 60 - Tile (7, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 67660ns: start-end pair with latency 1330ns (266 clock cycles) and accumulated latency 1330ns (266 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 67665ns
# [TB][mhartid 7 - Tile (0, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 67735ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 1550ns (310 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 67735ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 1550ns (310 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 67735ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 1550ns (310 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 67735ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 1550ns (310 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 67735ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 1550ns (310 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 67735ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 1550ns (310 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 67735ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 1550ns (310 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 67740ns
# [TB][mhartid 15 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 67740ns
# [TB][mhartid 23 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 67740ns
# [TB][mhartid 31 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 67740ns
# [TB][mhartid 39 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 67740ns
# [TB][mhartid 47 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 67740ns
# [TB][mhartid 55 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 67740ns
# [TB][mhartid 61 - Tile (7, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 67830ns: start-end pair with latency 1420ns (284 clock cycles) and accumulated latency 1420ns (284 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 67835ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 2245ns (449 clock cycles) and accumulated latency 35885ns (7177 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 1350ns (270 clock cycles) and accumulated latency 29100ns (5820 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 1230ns (246 clock cycles) and accumulated latency 23905ns (4781 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 2005ns (401 clock cycles) and accumulated latency 20615ns (4123 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 825ns (165 clock cycles) and accumulated latency 14810ns (2962 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 655ns (131 clock cycles) and accumulated latency 10600ns (2120 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 8515ns (1703 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 365ns (73 clock cycles) and accumulated latency 2480ns (496 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 2245ns (449 clock cycles) and accumulated latency 35885ns (7177 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 1350ns (270 clock cycles) and accumulated latency 29100ns (5820 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 1230ns (246 clock cycles) and accumulated latency 23905ns (4781 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 2005ns (401 clock cycles) and accumulated latency 20615ns (4123 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 825ns (165 clock cycles) and accumulated latency 14810ns (2962 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 655ns (131 clock cycles) and accumulated latency 10600ns (2120 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 8515ns (1703 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 365ns (73 clock cycles) and accumulated latency 2480ns (496 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 2245ns (449 clock cycles) and accumulated latency 35885ns (7177 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 1350ns (270 clock cycles) and accumulated latency 29100ns (5820 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 1230ns (246 clock cycles) and accumulated latency 23905ns (4781 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 2005ns (401 clock cycles) and accumulated latency 20615ns (4123 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 825ns (165 clock cycles) and accumulated latency 14810ns (2962 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 655ns (131 clock cycles) and accumulated latency 10600ns (2120 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 8515ns (1703 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 365ns (73 clock cycles) and accumulated latency 2480ns (496 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 2245ns (449 clock cycles) and accumulated latency 35885ns (7177 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 1350ns (270 clock cycles) and accumulated latency 29100ns (5820 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 1230ns (246 clock cycles) and accumulated latency 23905ns (4781 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 2005ns (401 clock cycles) and accumulated latency 20615ns (4123 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 825ns (165 clock cycles) and accumulated latency 14810ns (2962 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 655ns (131 clock cycles) and accumulated latency 10600ns (2120 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 8515ns (1703 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 365ns (73 clock cycles) and accumulated latency 2480ns (496 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 2245ns (449 clock cycles) and accumulated latency 35885ns (7177 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 1350ns (270 clock cycles) and accumulated latency 29100ns (5820 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 1230ns (246 clock cycles) and accumulated latency 23905ns (4781 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 2005ns (401 clock cycles) and accumulated latency 20615ns (4123 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 825ns (165 clock cycles) and accumulated latency 14810ns (2962 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 655ns (131 clock cycles) and accumulated latency 10600ns (2120 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 8515ns (1703 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 365ns (73 clock cycles) and accumulated latency 2480ns (496 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 2245ns (449 clock cycles) and accumulated latency 35885ns (7177 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 1350ns (270 clock cycles) and accumulated latency 29100ns (5820 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 1230ns (246 clock cycles) and accumulated latency 23905ns (4781 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 2005ns (401 clock cycles) and accumulated latency 20615ns (4123 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 825ns (165 clock cycles) and accumulated latency 14810ns (2962 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 655ns (131 clock cycles) and accumulated latency 10600ns (2120 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 8515ns (1703 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 365ns (73 clock cycles) and accumulated latency 2480ns (496 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 2245ns (449 clock cycles) and accumulated latency 35885ns (7177 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 1350ns (270 clock cycles) and accumulated latency 29100ns (5820 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 1230ns (246 clock cycles) and accumulated latency 23905ns (4781 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 2005ns (401 clock cycles) and accumulated latency 20615ns (4123 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 825ns (165 clock cycles) and accumulated latency 14810ns (2962 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 655ns (131 clock cycles) and accumulated latency 10600ns (2120 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 8515ns (1703 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68110ns: start-end pair with latency 365ns (73 clock cycles) and accumulated latency 2480ns (496 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68115ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68115ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68115ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68115ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68115ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68115ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68115ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68115ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68115ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68115ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68115ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68115ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68115ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68115ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68115ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68115ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68115ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68115ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68115ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68115ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68115ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68115ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68115ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68115ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68115ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68115ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68115ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68115ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68115ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68115ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68115ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68115ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68115ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68115ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68115ns
# [TB][mhartid 63 - Tile (7, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 68120ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 1550ns (310 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68125ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68130ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68130ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68130ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68130ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68130ns
# [TB][mhartid 9 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68130ns
# [TB][mhartid 10 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68130ns
# [TB][mhartid 12 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68130ns
# [TB][mhartid 13 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68130ns
# [TB][mhartid 15 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68130ns
# [TB][mhartid 17 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68130ns
# [TB][mhartid 18 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68130ns
# [TB][mhartid 20 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68130ns
# [TB][mhartid 21 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68130ns
# [TB][mhartid 23 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68130ns
# [TB][mhartid 25 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68130ns
# [TB][mhartid 26 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68130ns
# [TB][mhartid 28 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68130ns
# [TB][mhartid 29 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68130ns
# [TB][mhartid 31 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68130ns
# [TB][mhartid 33 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68130ns
# [TB][mhartid 34 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68130ns
# [TB][mhartid 36 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68130ns
# [TB][mhartid 37 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68130ns
# [TB][mhartid 39 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68130ns
# [TB][mhartid 41 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68130ns
# [TB][mhartid 42 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68130ns
# [TB][mhartid 44 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68130ns
# [TB][mhartid 45 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68130ns
# [TB][mhartid 47 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68130ns
# [TB][mhartid 49 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68130ns
# [TB][mhartid 50 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68130ns
# [TB][mhartid 52 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68130ns
# [TB][mhartid 53 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68130ns
# [TB][mhartid 55 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68130ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68310ns
# [TB][mhartid 8 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68310ns
# [TB][mhartid 16 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68310ns
# [TB][mhartid 24 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68310ns
# [TB][mhartid 32 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68310ns
# [TB][mhartid 40 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68310ns
# [TB][mhartid 48 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68310ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68435ns
# [TB][mhartid 11 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68435ns
# [TB][mhartid 19 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68435ns
# [TB][mhartid 27 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68435ns
# [TB][mhartid 35 - Tile (4, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68435ns
# [TB][mhartid 43 - Tile (5, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68435ns
# [TB][mhartid 51 - Tile (6, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68435ns
# [TB][mhartid 56 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68495ns: start-end pair with latency 2245ns (449 clock cycles) and accumulated latency 36235ns (7247 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68495ns: start-end pair with latency 1350ns (270 clock cycles) and accumulated latency 29555ns (5911 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68495ns: start-end pair with latency 1230ns (246 clock cycles) and accumulated latency 24240ns (4848 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68495ns: start-end pair with latency 2005ns (401 clock cycles) and accumulated latency 20865ns (4173 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68495ns: start-end pair with latency 825ns (165 clock cycles) and accumulated latency 15195ns (3039 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68495ns: start-end pair with latency 655ns (131 clock cycles) and accumulated latency 10735ns (2147 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68495ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 8605ns (1721 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 68495ns: start-end pair with latency 365ns (73 clock cycles) and accumulated latency 2480ns (496 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68500ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68500ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68500ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68500ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 68500ns
# [TB][mhartid 57 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68515ns
# [TB][mhartid 58 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68515ns
# [TB][mhartid 60 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68515ns
# [TB][mhartid 61 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68515ns
# [TB][mhartid 63 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 68515ns
# [TB][mhartid 6 - Tile (0, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68560ns
# [TB][mhartid 14 - Tile (1, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68560ns
# [TB][mhartid 22 - Tile (2, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68560ns
# [TB][mhartid 30 - Tile (3, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68560ns
# [TB][mhartid 38 - Tile (4, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68560ns
# [TB][mhartid 46 - Tile (5, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68560ns
# [TB][mhartid 54 - Tile (6, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68560ns
# [TB][mhartid 56 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68695ns
# [TB][mhartid 59 - Tile (7, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68820ns
# [TB][mhartid 62 - Tile (7, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 68945ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 69420ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 2185ns (437 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 69420ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 2185ns (437 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 69420ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 2185ns (437 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 69420ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 2185ns (437 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 69420ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 2185ns (437 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 69420ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 2185ns (437 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 69420ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 2185ns (437 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69485ns
# [TB][mhartid 8 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69485ns
# [TB][mhartid 16 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69485ns
# [TB][mhartid 24 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69485ns
# [TB][mhartid 32 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69485ns
# [TB][mhartid 40 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69485ns
# [TB][mhartid 48 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69485ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 69590ns: start-end pair with latency 1150ns (230 clock cycles) and accumulated latency 2290ns (458 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 69590ns: start-end pair with latency 1150ns (230 clock cycles) and accumulated latency 2290ns (458 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 69590ns: start-end pair with latency 1150ns (230 clock cycles) and accumulated latency 2290ns (458 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 69590ns: start-end pair with latency 1150ns (230 clock cycles) and accumulated latency 2290ns (458 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 69590ns: start-end pair with latency 1150ns (230 clock cycles) and accumulated latency 2290ns (458 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 69590ns: start-end pair with latency 1150ns (230 clock cycles) and accumulated latency 2290ns (458 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 69590ns: start-end pair with latency 1150ns (230 clock cycles) and accumulated latency 2290ns (458 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69655ns
# [TB][mhartid 11 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69655ns
# [TB][mhartid 19 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69655ns
# [TB][mhartid 27 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69655ns
# [TB][mhartid 35 - Tile (4, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69655ns
# [TB][mhartid 43 - Tile (5, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69655ns
# [TB][mhartid 51 - Tile (6, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69655ns
# [TB][mhartid 6 - Tile (0, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 69765ns: start-end pair with latency 1200ns (240 clock cycles) and accumulated latency 2410ns (482 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 69765ns: start-end pair with latency 1200ns (240 clock cycles) and accumulated latency 2410ns (482 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 69765ns: start-end pair with latency 1200ns (240 clock cycles) and accumulated latency 2410ns (482 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 69765ns: start-end pair with latency 1200ns (240 clock cycles) and accumulated latency 2410ns (482 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 69765ns: start-end pair with latency 1200ns (240 clock cycles) and accumulated latency 2410ns (482 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 69765ns: start-end pair with latency 1200ns (240 clock cycles) and accumulated latency 2410ns (482 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 69765ns: start-end pair with latency 1200ns (240 clock cycles) and accumulated latency 2410ns (482 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 69805ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 2190ns (438 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 69870ns
# [TB][mhartid 59 - Tile (7, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 69975ns: start-end pair with latency 1150ns (230 clock cycles) and accumulated latency 2305ns (461 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 70040ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 70045ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 70045ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 70045ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 70045ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 70045ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 70045ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 70045ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 70060ns
# [TB][mhartid 14 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 70060ns
# [TB][mhartid 22 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 70060ns
# [TB][mhartid 30 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 70060ns
# [TB][mhartid 38 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 70060ns
# [TB][mhartid 46 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 70060ns
# [TB][mhartid 54 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 70060ns
# [TB][mhartid 62 - Tile (7, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 70150ns: start-end pair with latency 1200ns (240 clock cycles) and accumulated latency 2400ns (480 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 70430ns
# [TB][mhartid 62 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 70445ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 70485ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 70485ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 70485ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 70485ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 70485ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 70485ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 70485ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 70600ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 70600ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 70600ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 70600ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 70600ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 70600ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 70600ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 70615ns
# [TB][mhartid 8 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 70615ns
# [TB][mhartid 16 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 70615ns
# [TB][mhartid 24 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 70615ns
# [TB][mhartid 32 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 70615ns
# [TB][mhartid 40 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 70615ns
# [TB][mhartid 48 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 70615ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 70655ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 70655ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 70655ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 70655ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 70655ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 70655ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 70655ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 70830ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 70830ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 70830ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 70830ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 70830ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 70830ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 70830ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 70845ns
# [TB][mhartid 11 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 70845ns
# [TB][mhartid 19 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 70845ns
# [TB][mhartid 27 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 70845ns
# [TB][mhartid 35 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 70845ns
# [TB][mhartid 43 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 70845ns
# [TB][mhartid 51 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 70845ns
# [TB][mhartid 56 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 70870ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 70985ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 370ns (74 clock cycles) and accumulated latency 36255ns (7251 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 31955ns (6391 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 26760ns (5352 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 20755ns (4151 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 17665ns (3533 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 13455ns (2691 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 925ns (185 clock cycles) and accumulated latency 9440ns (1888 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 5335ns (1067 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 370ns (74 clock cycles) and accumulated latency 36255ns (7251 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 31955ns (6391 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 26760ns (5352 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 20755ns (4151 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 17665ns (3533 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 13455ns (2691 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 925ns (185 clock cycles) and accumulated latency 9440ns (1888 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 5335ns (1067 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 370ns (74 clock cycles) and accumulated latency 36255ns (7251 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 31955ns (6391 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 26760ns (5352 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 20755ns (4151 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 17665ns (3533 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 13455ns (2691 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 925ns (185 clock cycles) and accumulated latency 9440ns (1888 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 5335ns (1067 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 370ns (74 clock cycles) and accumulated latency 36255ns (7251 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 31955ns (6391 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 26760ns (5352 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 20755ns (4151 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 17665ns (3533 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 13455ns (2691 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 925ns (185 clock cycles) and accumulated latency 9440ns (1888 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 5335ns (1067 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 370ns (74 clock cycles) and accumulated latency 36255ns (7251 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 31955ns (6391 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 26760ns (5352 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 20755ns (4151 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 17665ns (3533 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 13455ns (2691 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 925ns (185 clock cycles) and accumulated latency 9440ns (1888 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 5335ns (1067 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 370ns (74 clock cycles) and accumulated latency 36255ns (7251 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 31955ns (6391 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 26760ns (5352 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 20755ns (4151 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 17665ns (3533 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 13455ns (2691 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 925ns (185 clock cycles) and accumulated latency 9440ns (1888 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 5335ns (1067 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 370ns (74 clock cycles) and accumulated latency 36255ns (7251 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 31955ns (6391 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 26760ns (5352 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 20755ns (4151 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 17665ns (3533 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 13455ns (2691 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 925ns (185 clock cycles) and accumulated latency 9440ns (1888 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 70990ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 5335ns (1067 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 70995ns
# [TB][mhartid 56 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71000ns
# [TB][mhartid 59 - Tile (7, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 71040ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3300ns (660 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71145ns
# [TB][mhartid 9 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71145ns
# [TB][mhartid 17 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71145ns
# [TB][mhartid 25 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71145ns
# [TB][mhartid 33 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71145ns
# [TB][mhartid 41 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71145ns
# [TB][mhartid 49 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71145ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71190ns
# [TB][mhartid 10 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71190ns
# [TB][mhartid 18 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71190ns
# [TB][mhartid 26 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71190ns
# [TB][mhartid 34 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71190ns
# [TB][mhartid 42 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71190ns
# [TB][mhartid 50 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71190ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 71215ns
# [TB][mhartid 59 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71230ns
# [TB][mhartid 3 - Tile (0, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 71245ns
# [TB][mhartid 11 - Tile (1, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 71245ns
# [TB][mhartid 19 - Tile (2, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 71245ns
# [TB][mhartid 27 - Tile (3, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 71245ns
# [TB][mhartid 35 - Tile (4, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 71245ns
# [TB][mhartid 43 - Tile (5, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 71245ns
# [TB][mhartid 51 - Tile (6, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 71245ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71280ns
# [TB][mhartid 12 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71280ns
# [TB][mhartid 20 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71280ns
# [TB][mhartid 28 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71280ns
# [TB][mhartid 36 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71280ns
# [TB][mhartid 44 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71280ns
# [TB][mhartid 52 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71280ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71325ns
# [TB][mhartid 13 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71325ns
# [TB][mhartid 21 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71325ns
# [TB][mhartid 29 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71325ns
# [TB][mhartid 37 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71325ns
# [TB][mhartid 45 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71325ns
# [TB][mhartid 53 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71325ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71345ns
# [TB][mhartid 8 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71345ns
# [TB][mhartid 16 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71345ns
# [TB][mhartid 24 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71345ns
# [TB][mhartid 32 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71345ns
# [TB][mhartid 40 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71345ns
# [TB][mhartid 48 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71345ns
# [TB][mhartid 56 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 71375ns: start-end pair with latency 370ns (74 clock cycles) and accumulated latency 36605ns (7321 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 71375ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 32410ns (6482 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 71375ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 27095ns (5419 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 71375ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 21005ns (4201 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 71375ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 18050ns (3610 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 71375ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 13590ns (2718 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 71375ns: start-end pair with latency 925ns (185 clock cycles) and accumulated latency 9530ns (1906 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 71375ns: start-end pair with latency 2855ns (571 clock cycles) and accumulated latency 5335ns (1067 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 71380ns
# [TB][mhartid 14 - Tile (1, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 71380ns
# [TB][mhartid 22 - Tile (2, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 71380ns
# [TB][mhartid 30 - Tile (3, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 71380ns
# [TB][mhartid 38 - Tile (4, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 71380ns
# [TB][mhartid 46 - Tile (5, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 71380ns
# [TB][mhartid 54 - Tile (6, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 71380ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 71380ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 71380ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 71380ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 71380ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 71380ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 71380ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 71380ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 71380ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71450ns
# [TB][mhartid 15 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71450ns
# [TB][mhartid 23 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71450ns
# [TB][mhartid 31 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71450ns
# [TB][mhartid 39 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71450ns
# [TB][mhartid 47 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71450ns
# [TB][mhartid 55 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71450ns
# [TB][mhartid 57 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71530ns
# [TB][mhartid 58 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71575ns
# [TB][mhartid 59 - Tile (7, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 71630ns
# [TB][mhartid 60 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71665ns
# [TB][mhartid 61 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71710ns
# [TB][mhartid 56 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71730ns
# [TB][mhartid 62 - Tile (7, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 71765ns
# [TB][mhartid 63 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71835ns
# [TB][mhartid 3 - Tile (0, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 71970ns: start-end pair with latency 720ns (144 clock cycles) and accumulated latency 720ns (144 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 71970ns: start-end pair with latency 720ns (144 clock cycles) and accumulated latency 720ns (144 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 71970ns: start-end pair with latency 720ns (144 clock cycles) and accumulated latency 720ns (144 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 71970ns: start-end pair with latency 720ns (144 clock cycles) and accumulated latency 720ns (144 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 71970ns: start-end pair with latency 720ns (144 clock cycles) and accumulated latency 720ns (144 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 71970ns: start-end pair with latency 720ns (144 clock cycles) and accumulated latency 720ns (144 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 71970ns: start-end pair with latency 720ns (144 clock cycles) and accumulated latency 720ns (144 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71975ns
# [TB][mhartid 11 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71975ns
# [TB][mhartid 19 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71975ns
# [TB][mhartid 27 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71975ns
# [TB][mhartid 35 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71975ns
# [TB][mhartid 43 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71975ns
# [TB][mhartid 51 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 71975ns
# [TB][mhartid 6 - Tile (0, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 72320ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 935ns (187 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 72320ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 935ns (187 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 72320ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 935ns (187 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 72320ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 935ns (187 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 72320ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 935ns (187 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 72320ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 935ns (187 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 72320ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 935ns (187 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 72325ns
# [TB][mhartid 14 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 72325ns
# [TB][mhartid 22 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 72325ns
# [TB][mhartid 30 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 72325ns
# [TB][mhartid 38 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 72325ns
# [TB][mhartid 46 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 72325ns
# [TB][mhartid 54 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 72325ns
# [TB][mhartid 59 - Tile (7, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 72355ns: start-end pair with latency 720ns (144 clock cycles) and accumulated latency 720ns (144 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 72360ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 37375ns (7475 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 33275ns (6655 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1275ns (255 clock cycles) and accumulated latency 28035ns (5607 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 490ns (98 clock cycles) and accumulated latency 21245ns (4249 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1185ns (237 clock cycles) and accumulated latency 18850ns (3770 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1140ns (228 clock cycles) and accumulated latency 14595ns (2919 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 9580ns (1916 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 6350ns (1270 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 37375ns (7475 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 33275ns (6655 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1275ns (255 clock cycles) and accumulated latency 28035ns (5607 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 490ns (98 clock cycles) and accumulated latency 21245ns (4249 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1185ns (237 clock cycles) and accumulated latency 18850ns (3770 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1140ns (228 clock cycles) and accumulated latency 14595ns (2919 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 9580ns (1916 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 6350ns (1270 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 37375ns (7475 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 33275ns (6655 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1275ns (255 clock cycles) and accumulated latency 28035ns (5607 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 490ns (98 clock cycles) and accumulated latency 21245ns (4249 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1185ns (237 clock cycles) and accumulated latency 18850ns (3770 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1140ns (228 clock cycles) and accumulated latency 14595ns (2919 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 9580ns (1916 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 6350ns (1270 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 37375ns (7475 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 33275ns (6655 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1275ns (255 clock cycles) and accumulated latency 28035ns (5607 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 490ns (98 clock cycles) and accumulated latency 21245ns (4249 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1185ns (237 clock cycles) and accumulated latency 18850ns (3770 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1140ns (228 clock cycles) and accumulated latency 14595ns (2919 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 9580ns (1916 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 6350ns (1270 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 37375ns (7475 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 33275ns (6655 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1275ns (255 clock cycles) and accumulated latency 28035ns (5607 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 490ns (98 clock cycles) and accumulated latency 21245ns (4249 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1185ns (237 clock cycles) and accumulated latency 18850ns (3770 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1140ns (228 clock cycles) and accumulated latency 14595ns (2919 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 9580ns (1916 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 6350ns (1270 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 37375ns (7475 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 33275ns (6655 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1275ns (255 clock cycles) and accumulated latency 28035ns (5607 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 490ns (98 clock cycles) and accumulated latency 21245ns (4249 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1185ns (237 clock cycles) and accumulated latency 18850ns (3770 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1140ns (228 clock cycles) and accumulated latency 14595ns (2919 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 9580ns (1916 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 6350ns (1270 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 37375ns (7475 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 33275ns (6655 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1275ns (255 clock cycles) and accumulated latency 28035ns (5607 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 490ns (98 clock cycles) and accumulated latency 21245ns (4249 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1185ns (237 clock cycles) and accumulated latency 18850ns (3770 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1140ns (228 clock cycles) and accumulated latency 14595ns (2919 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 9580ns (1916 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72470ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 6350ns (1270 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 72475ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72475ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72475ns
# [TB][mhartid 8 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 72475ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72475ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72475ns
# [TB][mhartid 16 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 72475ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72475ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72475ns
# [TB][mhartid 24 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 72475ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72475ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72475ns
# [TB][mhartid 32 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 72475ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72475ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72475ns
# [TB][mhartid 40 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 72475ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72475ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72475ns
# [TB][mhartid 48 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 72475ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72475ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72475ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72500ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72500ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72500ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72500ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72500ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72500ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72500ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72500ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72500ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72500ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72500ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72500ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72500ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72500ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72500ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72500ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72500ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72500ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72500ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72500ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72500ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72500ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72500ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72500ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72500ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72500ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72500ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72500ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72500ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72500ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72500ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72500ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72500ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72500ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72500ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 72655ns: start-end pair with latency 24410ns (4882 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 72655ns: start-end pair with latency 24410ns (4882 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 72655ns: start-end pair with latency 24410ns (4882 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 72655ns: start-end pair with latency 24410ns (4882 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 72655ns: start-end pair with latency 24410ns (4882 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 72655ns: start-end pair with latency 24410ns (4882 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 72655ns: start-end pair with latency 24410ns (4882 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 72705ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 935ns (187 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 72710ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 72735ns: start-end pair with latency 24490ns (4898 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 72735ns: start-end pair with latency 24490ns (4898 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 72735ns: start-end pair with latency 24490ns (4898 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 72735ns: start-end pair with latency 24490ns (4898 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 72735ns: start-end pair with latency 24490ns (4898 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 72735ns: start-end pair with latency 24490ns (4898 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 72735ns: start-end pair with latency 24490ns (4898 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 72790ns: start-end pair with latency 24545ns (4909 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 72790ns: start-end pair with latency 24545ns (4909 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 72790ns: start-end pair with latency 24545ns (4909 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 72790ns: start-end pair with latency 24545ns (4909 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 72790ns: start-end pair with latency 24545ns (4909 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 72790ns: start-end pair with latency 24545ns (4909 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 72790ns: start-end pair with latency 24545ns (4909 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 72835ns: start-end pair with latency 24590ns (4918 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 72835ns: start-end pair with latency 24590ns (4918 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 72835ns: start-end pair with latency 24590ns (4918 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 72835ns: start-end pair with latency 24590ns (4918 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 72835ns: start-end pair with latency 24590ns (4918 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 72835ns: start-end pair with latency 24590ns (4918 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 72835ns: start-end pair with latency 24590ns (4918 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72855ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 37725ns (7545 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72855ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 33730ns (6746 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72855ns: start-end pair with latency 1275ns (255 clock cycles) and accumulated latency 28370ns (5674 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72855ns: start-end pair with latency 490ns (98 clock cycles) and accumulated latency 21495ns (4299 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72855ns: start-end pair with latency 1185ns (237 clock cycles) and accumulated latency 19235ns (3847 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72855ns: start-end pair with latency 1140ns (228 clock cycles) and accumulated latency 14730ns (2946 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72855ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 9670ns (1934 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 72855ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 6350ns (1270 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 72860ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72860ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72860ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72885ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72885ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72885ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72885ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 72885ns
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMI_PERF] Input communication sentinel accumulator state: 9580ns (1916 clock cycles)
# [TB][PERF][mhartid 9 - Tile (1, 1)][CMI_PERF] Input communication sentinel accumulator state: 9580ns (1916 clock cycles)
# [TB][PERF][mhartid 17 - Tile (2, 1)][CMI_PERF] Input communication sentinel accumulator state: 9580ns (1916 clock cycles)
# [TB][PERF][mhartid 25 - Tile (3, 1)][CMI_PERF] Input communication sentinel accumulator state: 9580ns (1916 clock cycles)
# [TB][PERF][mhartid 33 - Tile (4, 1)][CMI_PERF] Input communication sentinel accumulator state: 9580ns (1916 clock cycles)
# [TB][PERF][mhartid 41 - Tile (5, 1)][CMI_PERF] Input communication sentinel accumulator state: 9580ns (1916 clock cycles)
# [TB][PERF][mhartid 49 - Tile (6, 1)][CMI_PERF] Input communication sentinel accumulator state: 9580ns (1916 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMO_PERF] Output communication sentinel accumulator state: 1010ns (202 clock cycles)
# [TB][PERF][mhartid 9 - Tile (1, 1)][CMO_PERF] Output communication sentinel accumulator state: 1010ns (202 clock cycles)
# [TB][PERF][mhartid 17 - Tile (2, 1)][CMO_PERF] Output communication sentinel accumulator state: 1010ns (202 clock cycles)
# [TB][PERF][mhartid 25 - Tile (3, 1)][CMO_PERF] Output communication sentinel accumulator state: 1010ns (202 clock cycles)
# [TB][PERF][mhartid 33 - Tile (4, 1)][CMO_PERF] Output communication sentinel accumulator state: 1010ns (202 clock cycles)
# [TB][PERF][mhartid 41 - Tile (5, 1)][CMO_PERF] Output communication sentinel accumulator state: 1010ns (202 clock cycles)
# [TB][PERF][mhartid 49 - Tile (6, 1)][CMO_PERF] Output communication sentinel accumulator state: 1010ns (202 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMP_PERF] Computation sentinel accumulator state: 1105ns (221 clock cycles)
# [TB][PERF][mhartid 9 - Tile (1, 1)][CMP_PERF] Computation sentinel accumulator state: 1105ns (221 clock cycles)
# [TB][PERF][mhartid 17 - Tile (2, 1)][CMP_PERF] Computation sentinel accumulator state: 1105ns (221 clock cycles)
# [TB][PERF][mhartid 25 - Tile (3, 1)][CMP_PERF] Computation sentinel accumulator state: 1105ns (221 clock cycles)
# [TB][PERF][mhartid 33 - Tile (4, 1)][CMP_PERF] Computation sentinel accumulator state: 1105ns (221 clock cycles)
# [TB][PERF][mhartid 41 - Tile (5, 1)][CMP_PERF] Computation sentinel accumulator state: 1105ns (221 clock cycles)
# [TB][PERF][mhartid 49 - Tile (6, 1)][CMP_PERF] Computation sentinel accumulator state: 1105ns (221 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 33275ns (6655 clock cycles)
# [TB][PERF][mhartid 9 - Tile (1, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 33275ns (6655 clock cycles)
# [TB][PERF][mhartid 17 - Tile (2, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 33275ns (6655 clock cycles)
# [TB][PERF][mhartid 25 - Tile (3, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 33275ns (6655 clock cycles)
# [TB][PERF][mhartid 33 - Tile (4, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 33275ns (6655 clock cycles)
# [TB][PERF][mhartid 41 - Tile (5, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 33275ns (6655 clock cycles)
# [TB][PERF][mhartid 49 - Tile (6, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 33275ns (6655 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 72925ns: start-end pair with latency 24680ns (4936 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 72925ns: start-end pair with latency 24680ns (4936 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 72925ns: start-end pair with latency 24680ns (4936 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 72925ns: start-end pair with latency 24680ns (4936 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 72925ns: start-end pair with latency 24680ns (4936 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 72925ns: start-end pair with latency 24680ns (4936 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 72925ns: start-end pair with latency 24680ns (4936 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 72955ns: start-end pair with latency 24710ns (4942 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 72955ns: start-end pair with latency 24710ns (4942 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 72955ns: start-end pair with latency 24710ns (4942 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 72955ns: start-end pair with latency 24710ns (4942 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 72955ns: start-end pair with latency 24710ns (4942 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 72955ns: start-end pair with latency 24710ns (4942 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 72955ns: start-end pair with latency 24710ns (4942 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMI_PERF] Input communication sentinel accumulator state: 10970ns (2194 clock cycles)
# [TB][PERF][mhartid 10 - Tile (1, 2)][CMI_PERF] Input communication sentinel accumulator state: 10970ns (2194 clock cycles)
# [TB][PERF][mhartid 18 - Tile (2, 2)][CMI_PERF] Input communication sentinel accumulator state: 10970ns (2194 clock cycles)
# [TB][PERF][mhartid 26 - Tile (3, 2)][CMI_PERF] Input communication sentinel accumulator state: 10970ns (2194 clock cycles)
# [TB][PERF][mhartid 34 - Tile (4, 2)][CMI_PERF] Input communication sentinel accumulator state: 10970ns (2194 clock cycles)
# [TB][PERF][mhartid 42 - Tile (5, 2)][CMI_PERF] Input communication sentinel accumulator state: 10970ns (2194 clock cycles)
# [TB][PERF][mhartid 50 - Tile (6, 2)][CMI_PERF] Input communication sentinel accumulator state: 10970ns (2194 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMO_PERF] Output communication sentinel accumulator state: 1085ns (217 clock cycles)
# [TB][PERF][mhartid 10 - Tile (1, 2)][CMO_PERF] Output communication sentinel accumulator state: 1085ns (217 clock cycles)
# [TB][PERF][mhartid 18 - Tile (2, 2)][CMO_PERF] Output communication sentinel accumulator state: 1085ns (217 clock cycles)
# [TB][PERF][mhartid 26 - Tile (3, 2)][CMO_PERF] Output communication sentinel accumulator state: 1085ns (217 clock cycles)
# [TB][PERF][mhartid 34 - Tile (4, 2)][CMO_PERF] Output communication sentinel accumulator state: 1085ns (217 clock cycles)
# [TB][PERF][mhartid 42 - Tile (5, 2)][CMO_PERF] Output communication sentinel accumulator state: 1085ns (217 clock cycles)
# [TB][PERF][mhartid 50 - Tile (6, 2)][CMO_PERF] Output communication sentinel accumulator state: 1085ns (217 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMP_PERF] Computation sentinel accumulator state: 1120ns (224 clock cycles)
# [TB][PERF][mhartid 10 - Tile (1, 2)][CMP_PERF] Computation sentinel accumulator state: 1120ns (224 clock cycles)
# [TB][PERF][mhartid 18 - Tile (2, 2)][CMP_PERF] Computation sentinel accumulator state: 1120ns (224 clock cycles)
# [TB][PERF][mhartid 26 - Tile (3, 2)][CMP_PERF] Computation sentinel accumulator state: 1120ns (224 clock cycles)
# [TB][PERF][mhartid 34 - Tile (4, 2)][CMP_PERF] Computation sentinel accumulator state: 1120ns (224 clock cycles)
# [TB][PERF][mhartid 42 - Tile (5, 2)][CMP_PERF] Computation sentinel accumulator state: 1120ns (224 clock cycles)
# [TB][PERF][mhartid 50 - Tile (6, 2)][CMP_PERF] Computation sentinel accumulator state: 1120ns (224 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 28035ns (5607 clock cycles)
# [TB][PERF][mhartid 10 - Tile (1, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 28035ns (5607 clock cycles)
# [TB][PERF][mhartid 18 - Tile (2, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 28035ns (5607 clock cycles)
# [TB][PERF][mhartid 26 - Tile (3, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 28035ns (5607 clock cycles)
# [TB][PERF][mhartid 34 - Tile (4, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 28035ns (5607 clock cycles)
# [TB][PERF][mhartid 42 - Tile (5, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 28035ns (5607 clock cycles)
# [TB][PERF][mhartid 50 - Tile (6, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 28035ns (5607 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 73040ns: start-end pair with latency 24795ns (4959 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 73055ns: start-end pair with latency 24810ns (4962 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 73055ns: start-end pair with latency 24810ns (4962 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 73055ns: start-end pair with latency 24810ns (4962 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 73055ns: start-end pair with latency 24810ns (4962 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 73055ns: start-end pair with latency 24810ns (4962 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 73055ns: start-end pair with latency 24810ns (4962 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 73055ns: start-end pair with latency 24810ns (4962 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][CMI_PERF] Input communication sentinel accumulator state: 13640ns (2728 clock cycles)
# [TB][PERF][mhartid 12 - Tile (1, 4)][CMI_PERF] Input communication sentinel accumulator state: 13640ns (2728 clock cycles)
# [TB][PERF][mhartid 20 - Tile (2, 4)][CMI_PERF] Input communication sentinel accumulator state: 13640ns (2728 clock cycles)
# [TB][PERF][mhartid 28 - Tile (3, 4)][CMI_PERF] Input communication sentinel accumulator state: 13640ns (2728 clock cycles)
# [TB][PERF][mhartid 36 - Tile (4, 4)][CMI_PERF] Input communication sentinel accumulator state: 13640ns (2728 clock cycles)
# [TB][PERF][mhartid 44 - Tile (5, 4)][CMI_PERF] Input communication sentinel accumulator state: 13640ns (2728 clock cycles)
# [TB][PERF][mhartid 52 - Tile (6, 4)][CMI_PERF] Input communication sentinel accumulator state: 13640ns (2728 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][CMO_PERF] Output communication sentinel accumulator state: 1330ns (266 clock cycles)
# [TB][PERF][mhartid 12 - Tile (1, 4)][CMO_PERF] Output communication sentinel accumulator state: 1330ns (266 clock cycles)
# [TB][PERF][mhartid 20 - Tile (2, 4)][CMO_PERF] Output communication sentinel accumulator state: 1330ns (266 clock cycles)
# [TB][PERF][mhartid 28 - Tile (3, 4)][CMO_PERF] Output communication sentinel accumulator state: 1330ns (266 clock cycles)
# [TB][PERF][mhartid 36 - Tile (4, 4)][CMO_PERF] Output communication sentinel accumulator state: 1330ns (266 clock cycles)
# [TB][PERF][mhartid 44 - Tile (5, 4)][CMO_PERF] Output communication sentinel accumulator state: 1330ns (266 clock cycles)
# [TB][PERF][mhartid 52 - Tile (6, 4)][CMO_PERF] Output communication sentinel accumulator state: 1330ns (266 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][CMP_PERF] Computation sentinel accumulator state: 1160ns (232 clock cycles)
# [TB][PERF][mhartid 12 - Tile (1, 4)][CMP_PERF] Computation sentinel accumulator state: 1160ns (232 clock cycles)
# [TB][PERF][mhartid 20 - Tile (2, 4)][CMP_PERF] Computation sentinel accumulator state: 1160ns (232 clock cycles)
# [TB][PERF][mhartid 28 - Tile (3, 4)][CMP_PERF] Computation sentinel accumulator state: 1160ns (232 clock cycles)
# [TB][PERF][mhartid 36 - Tile (4, 4)][CMP_PERF] Computation sentinel accumulator state: 1160ns (232 clock cycles)
# [TB][PERF][mhartid 44 - Tile (5, 4)][CMP_PERF] Computation sentinel accumulator state: 1160ns (232 clock cycles)
# [TB][PERF][mhartid 52 - Tile (6, 4)][CMP_PERF] Computation sentinel accumulator state: 1160ns (232 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 18850ns (3770 clock cycles)
# [TB][PERF][mhartid 12 - Tile (1, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 18850ns (3770 clock cycles)
# [TB][PERF][mhartid 20 - Tile (2, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 18850ns (3770 clock cycles)
# [TB][PERF][mhartid 28 - Tile (3, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 18850ns (3770 clock cycles)
# [TB][PERF][mhartid 36 - Tile (4, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 18850ns (3770 clock cycles)
# [TB][PERF][mhartid 44 - Tile (5, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 18850ns (3770 clock cycles)
# [TB][PERF][mhartid 52 - Tile (6, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 18850ns (3770 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][CMI_PERF] Input communication sentinel accumulator state: 15075ns (3015 clock cycles)
# [TB][PERF][mhartid 13 - Tile (1, 5)][CMI_PERF] Input communication sentinel accumulator state: 15075ns (3015 clock cycles)
# [TB][PERF][mhartid 21 - Tile (2, 5)][CMI_PERF] Input communication sentinel accumulator state: 15075ns (3015 clock cycles)
# [TB][PERF][mhartid 29 - Tile (3, 5)][CMI_PERF] Input communication sentinel accumulator state: 15075ns (3015 clock cycles)
# [TB][PERF][mhartid 37 - Tile (4, 5)][CMI_PERF] Input communication sentinel accumulator state: 15075ns (3015 clock cycles)
# [TB][PERF][mhartid 45 - Tile (5, 5)][CMI_PERF] Input communication sentinel accumulator state: 15075ns (3015 clock cycles)
# [TB][PERF][mhartid 53 - Tile (6, 5)][CMI_PERF] Input communication sentinel accumulator state: 15075ns (3015 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][CMO_PERF] Output communication sentinel accumulator state: 1420ns (284 clock cycles)
# [TB][PERF][mhartid 13 - Tile (1, 5)][CMO_PERF] Output communication sentinel accumulator state: 1420ns (284 clock cycles)
# [TB][PERF][mhartid 21 - Tile (2, 5)][CMO_PERF] Output communication sentinel accumulator state: 1420ns (284 clock cycles)
# [TB][PERF][mhartid 29 - Tile (3, 5)][CMO_PERF] Output communication sentinel accumulator state: 1420ns (284 clock cycles)
# [TB][PERF][mhartid 37 - Tile (4, 5)][CMO_PERF] Output communication sentinel accumulator state: 1420ns (284 clock cycles)
# [TB][PERF][mhartid 45 - Tile (5, 5)][CMO_PERF] Output communication sentinel accumulator state: 1420ns (284 clock cycles)
# [TB][PERF][mhartid 53 - Tile (6, 5)][CMO_PERF] Output communication sentinel accumulator state: 1420ns (284 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 73120ns: start-end pair with latency 24875ns (4975 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][CMP_PERF] Computation sentinel accumulator state: 1180ns (236 clock cycles)
# [TB][PERF][mhartid 13 - Tile (1, 5)][CMP_PERF] Computation sentinel accumulator state: 1180ns (236 clock cycles)
# [TB][PERF][mhartid 21 - Tile (2, 5)][CMP_PERF] Computation sentinel accumulator state: 1180ns (236 clock cycles)
# [TB][PERF][mhartid 29 - Tile (3, 5)][CMP_PERF] Computation sentinel accumulator state: 1180ns (236 clock cycles)
# [TB][PERF][mhartid 37 - Tile (4, 5)][CMP_PERF] Computation sentinel accumulator state: 1180ns (236 clock cycles)
# [TB][PERF][mhartid 45 - Tile (5, 5)][CMP_PERF] Computation sentinel accumulator state: 1180ns (236 clock cycles)
# [TB][PERF][mhartid 53 - Tile (6, 5)][CMP_PERF] Computation sentinel accumulator state: 1180ns (236 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 14595ns (2919 clock cycles)
# [TB][PERF][mhartid 13 - Tile (1, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 14595ns (2919 clock cycles)
# [TB][PERF][mhartid 21 - Tile (2, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 14595ns (2919 clock cycles)
# [TB][PERF][mhartid 29 - Tile (3, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 14595ns (2919 clock cycles)
# [TB][PERF][mhartid 37 - Tile (4, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 14595ns (2919 clock cycles)
# [TB][PERF][mhartid 45 - Tile (5, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 14595ns (2919 clock cycles)
# [TB][PERF][mhartid 53 - Tile (6, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 14595ns (2919 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMI_PERF] Input communication sentinel accumulator state: 12110ns (2422 clock cycles)
# [TB][PERF][mhartid 11 - Tile (1, 3)][CMI_PERF] Input communication sentinel accumulator state: 12110ns (2422 clock cycles)
# [TB][PERF][mhartid 19 - Tile (2, 3)][CMI_PERF] Input communication sentinel accumulator state: 12110ns (2422 clock cycles)
# [TB][PERF][mhartid 27 - Tile (3, 3)][CMI_PERF] Input communication sentinel accumulator state: 12110ns (2422 clock cycles)
# [TB][PERF][mhartid 35 - Tile (4, 3)][CMI_PERF] Input communication sentinel accumulator state: 12110ns (2422 clock cycles)
# [TB][PERF][mhartid 43 - Tile (5, 3)][CMI_PERF] Input communication sentinel accumulator state: 12110ns (2422 clock cycles)
# [TB][PERF][mhartid 51 - Tile (6, 3)][CMI_PERF] Input communication sentinel accumulator state: 12110ns (2422 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMO_PERF] Output communication sentinel accumulator state: 720ns (144 clock cycles)
# [TB][PERF][mhartid 11 - Tile (1, 3)][CMO_PERF] Output communication sentinel accumulator state: 720ns (144 clock cycles)
# [TB][PERF][mhartid 19 - Tile (2, 3)][CMO_PERF] Output communication sentinel accumulator state: 720ns (144 clock cycles)
# [TB][PERF][mhartid 27 - Tile (3, 3)][CMO_PERF] Output communication sentinel accumulator state: 720ns (144 clock cycles)
# [TB][PERF][mhartid 35 - Tile (4, 3)][CMO_PERF] Output communication sentinel accumulator state: 720ns (144 clock cycles)
# [TB][PERF][mhartid 43 - Tile (5, 3)][CMO_PERF] Output communication sentinel accumulator state: 720ns (144 clock cycles)
# [TB][PERF][mhartid 51 - Tile (6, 3)][CMO_PERF] Output communication sentinel accumulator state: 720ns (144 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMP_PERF] Computation sentinel accumulator state: 3285ns (657 clock cycles)
# [TB][PERF][mhartid 11 - Tile (1, 3)][CMP_PERF] Computation sentinel accumulator state: 3285ns (657 clock cycles)
# [TB][PERF][mhartid 19 - Tile (2, 3)][CMP_PERF] Computation sentinel accumulator state: 3285ns (657 clock cycles)
# [TB][PERF][mhartid 27 - Tile (3, 3)][CMP_PERF] Computation sentinel accumulator state: 3285ns (657 clock cycles)
# [TB][PERF][mhartid 35 - Tile (4, 3)][CMP_PERF] Computation sentinel accumulator state: 3285ns (657 clock cycles)
# [TB][PERF][mhartid 43 - Tile (5, 3)][CMP_PERF] Computation sentinel accumulator state: 3285ns (657 clock cycles)
# [TB][PERF][mhartid 51 - Tile (6, 3)][CMP_PERF] Computation sentinel accumulator state: 3285ns (657 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 73175ns: start-end pair with latency 24930ns (4986 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 21245ns (4249 clock cycles)
# [TB][PERF][mhartid 11 - Tile (1, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 21245ns (4249 clock cycles)
# [TB][PERF][mhartid 19 - Tile (2, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 21245ns (4249 clock cycles)
# [TB][PERF][mhartid 27 - Tile (3, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 21245ns (4249 clock cycles)
# [TB][PERF][mhartid 35 - Tile (4, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 21245ns (4249 clock cycles)
# [TB][PERF][mhartid 43 - Tile (5, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 21245ns (4249 clock cycles)
# [TB][PERF][mhartid 51 - Tile (6, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 21245ns (4249 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 73220ns: start-end pair with latency 24975ns (4995 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][CMI_PERF] Input communication sentinel accumulator state: 17965ns (3593 clock cycles)
# [TB][PERF][mhartid 15 - Tile (1, 7)][CMI_PERF] Input communication sentinel accumulator state: 17965ns (3593 clock cycles)
# [TB][PERF][mhartid 23 - Tile (2, 7)][CMI_PERF] Input communication sentinel accumulator state: 17965ns (3593 clock cycles)
# [TB][PERF][mhartid 31 - Tile (3, 7)][CMI_PERF] Input communication sentinel accumulator state: 17965ns (3593 clock cycles)
# [TB][PERF][mhartid 39 - Tile (4, 7)][CMI_PERF] Input communication sentinel accumulator state: 17965ns (3593 clock cycles)
# [TB][PERF][mhartid 47 - Tile (5, 7)][CMI_PERF] Input communication sentinel accumulator state: 17965ns (3593 clock cycles)
# [TB][PERF][mhartid 55 - Tile (6, 7)][CMI_PERF] Input communication sentinel accumulator state: 17965ns (3593 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][CMO_PERF] Output communication sentinel accumulator state: 1550ns (310 clock cycles)
# [TB][PERF][mhartid 15 - Tile (1, 7)][CMO_PERF] Output communication sentinel accumulator state: 1550ns (310 clock cycles)
# [TB][PERF][mhartid 23 - Tile (2, 7)][CMO_PERF] Output communication sentinel accumulator state: 1550ns (310 clock cycles)
# [TB][PERF][mhartid 31 - Tile (3, 7)][CMO_PERF] Output communication sentinel accumulator state: 1550ns (310 clock cycles)
# [TB][PERF][mhartid 39 - Tile (4, 7)][CMO_PERF] Output communication sentinel accumulator state: 1550ns (310 clock cycles)
# [TB][PERF][mhartid 47 - Tile (5, 7)][CMO_PERF] Output communication sentinel accumulator state: 1550ns (310 clock cycles)
# [TB][PERF][mhartid 55 - Tile (6, 7)][CMO_PERF] Output communication sentinel accumulator state: 1550ns (310 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][CMP_PERF] Computation sentinel accumulator state: 1220ns (244 clock cycles)
# [TB][PERF][mhartid 15 - Tile (1, 7)][CMP_PERF] Computation sentinel accumulator state: 1220ns (244 clock cycles)
# [TB][PERF][mhartid 23 - Tile (2, 7)][CMP_PERF] Computation sentinel accumulator state: 1220ns (244 clock cycles)
# [TB][PERF][mhartid 31 - Tile (3, 7)][CMP_PERF] Computation sentinel accumulator state: 1220ns (244 clock cycles)
# [TB][PERF][mhartid 39 - Tile (4, 7)][CMP_PERF] Computation sentinel accumulator state: 1220ns (244 clock cycles)
# [TB][PERF][mhartid 47 - Tile (5, 7)][CMP_PERF] Computation sentinel accumulator state: 1220ns (244 clock cycles)
# [TB][PERF][mhartid 55 - Tile (6, 7)][CMP_PERF] Computation sentinel accumulator state: 1220ns (244 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 6350ns (1270 clock cycles)
# [TB][PERF][mhartid 15 - Tile (1, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 6350ns (1270 clock cycles)
# [TB][PERF][mhartid 23 - Tile (2, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 6350ns (1270 clock cycles)
# [TB][PERF][mhartid 31 - Tile (3, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 6350ns (1270 clock cycles)
# [TB][PERF][mhartid 39 - Tile (4, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 6350ns (1270 clock cycles)
# [TB][PERF][mhartid 47 - Tile (5, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 6350ns (1270 clock cycles)
# [TB][PERF][mhartid 55 - Tile (6, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 6350ns (1270 clock cycles)
# [TB][PERF][mhartid 57 - Tile (7, 1)][CMI_PERF] Input communication sentinel accumulator state: 9595ns (1919 clock cycles)
# [TB][PERF][mhartid 57 - Tile (7, 1)][CMO_PERF] Output communication sentinel accumulator state: 1010ns (202 clock cycles)
# [TB][PERF][mhartid 57 - Tile (7, 1)][CMP_PERF] Computation sentinel accumulator state: 1115ns (223 clock cycles)
# [TB][PERF][mhartid 6 - Tile (0, 6)][CMI_PERF] Input communication sentinel accumulator state: 16380ns (3276 clock cycles)
# [TB][PERF][mhartid 14 - Tile (1, 6)][CMI_PERF] Input communication sentinel accumulator state: 16380ns (3276 clock cycles)
# [TB][PERF][mhartid 22 - Tile (2, 6)][CMI_PERF] Input communication sentinel accumulator state: 16380ns (3276 clock cycles)
# [TB][PERF][mhartid 30 - Tile (3, 6)][CMI_PERF] Input communication sentinel accumulator state: 16380ns (3276 clock cycles)
# [TB][PERF][mhartid 38 - Tile (4, 6)][CMI_PERF] Input communication sentinel accumulator state: 16380ns (3276 clock cycles)
# [TB][PERF][mhartid 46 - Tile (5, 6)][CMI_PERF] Input communication sentinel accumulator state: 16380ns (3276 clock cycles)
# [TB][PERF][mhartid 54 - Tile (6, 6)][CMI_PERF] Input communication sentinel accumulator state: 16380ns (3276 clock cycles)
# [TB][PERF][mhartid 57 - Tile (7, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 33730ns (6746 clock cycles)
# [TB][PERF][mhartid 6 - Tile (0, 6)][CMO_PERF] Output communication sentinel accumulator state: 935ns (187 clock cycles)
# [TB][PERF][mhartid 14 - Tile (1, 6)][CMO_PERF] Output communication sentinel accumulator state: 935ns (187 clock cycles)
# [TB][PERF][mhartid 22 - Tile (2, 6)][CMO_PERF] Output communication sentinel accumulator state: 935ns (187 clock cycles)
# [TB][PERF][mhartid 30 - Tile (3, 6)][CMO_PERF] Output communication sentinel accumulator state: 935ns (187 clock cycles)
# [TB][PERF][mhartid 38 - Tile (4, 6)][CMO_PERF] Output communication sentinel accumulator state: 935ns (187 clock cycles)
# [TB][PERF][mhartid 46 - Tile (5, 6)][CMO_PERF] Output communication sentinel accumulator state: 935ns (187 clock cycles)
# [TB][PERF][mhartid 54 - Tile (6, 6)][CMO_PERF] Output communication sentinel accumulator state: 935ns (187 clock cycles)
# [TB][PERF][mhartid 6 - Tile (0, 6)][CMP_PERF] Computation sentinel accumulator state: 2410ns (482 clock cycles)
# [TB][PERF][mhartid 14 - Tile (1, 6)][CMP_PERF] Computation sentinel accumulator state: 2410ns (482 clock cycles)
# [TB][PERF][mhartid 22 - Tile (2, 6)][CMP_PERF] Computation sentinel accumulator state: 2410ns (482 clock cycles)
# [TB][PERF][mhartid 30 - Tile (3, 6)][CMP_PERF] Computation sentinel accumulator state: 2410ns (482 clock cycles)
# [TB][PERF][mhartid 38 - Tile (4, 6)][CMP_PERF] Computation sentinel accumulator state: 2410ns (482 clock cycles)
# [TB][PERF][mhartid 46 - Tile (5, 6)][CMP_PERF] Computation sentinel accumulator state: 2410ns (482 clock cycles)
# [TB][PERF][mhartid 54 - Tile (6, 6)][CMP_PERF] Computation sentinel accumulator state: 2410ns (482 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 73310ns: start-end pair with latency 25065ns (5013 clock cycles)
# [TB][PERF][mhartid 6 - Tile (0, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 9580ns (1916 clock cycles)
# [TB][PERF][mhartid 14 - Tile (1, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 9580ns (1916 clock cycles)
# [TB][PERF][mhartid 22 - Tile (2, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 9580ns (1916 clock cycles)
# [TB][PERF][mhartid 30 - Tile (3, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 9580ns (1916 clock cycles)
# [TB][PERF][mhartid 38 - Tile (4, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 9580ns (1916 clock cycles)
# [TB][PERF][mhartid 46 - Tile (5, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 9580ns (1916 clock cycles)
# [TB][PERF][mhartid 54 - Tile (6, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 9580ns (1916 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 73340ns: start-end pair with latency 25095ns (5019 clock cycles)
# [TB][PERF][mhartid 58 - Tile (7, 2)][CMI_PERF] Input communication sentinel accumulator state: 11005ns (2201 clock cycles)
# [TB][PERF][mhartid 58 - Tile (7, 2)][CMO_PERF] Output communication sentinel accumulator state: 1085ns (217 clock cycles)
# [TB][PERF][mhartid 58 - Tile (7, 2)][CMP_PERF] Computation sentinel accumulator state: 1120ns (224 clock cycles)
# [TB][PERF][mhartid 58 - Tile (7, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 28370ns (5674 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 73440ns: start-end pair with latency 25195ns (5039 clock cycles)
# [TB][PERF][mhartid 60 - Tile (7, 4)][CMI_PERF] Input communication sentinel accumulator state: 13635ns (2727 clock cycles)
# [TB][PERF][mhartid 60 - Tile (7, 4)][CMO_PERF] Output communication sentinel accumulator state: 1330ns (266 clock cycles)
# [TB][PERF][mhartid 60 - Tile (7, 4)][CMP_PERF] Computation sentinel accumulator state: 1160ns (232 clock cycles)
# [TB][PERF][mhartid 60 - Tile (7, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 19235ns (3847 clock cycles)
# [TB][PERF][mhartid 61 - Tile (7, 5)][CMI_PERF] Input communication sentinel accumulator state: 15405ns (3081 clock cycles)
# [TB][PERF][mhartid 61 - Tile (7, 5)][CMO_PERF] Output communication sentinel accumulator state: 1420ns (284 clock cycles)
# [TB][PERF][mhartid 61 - Tile (7, 5)][CMP_PERF] Computation sentinel accumulator state: 1180ns (236 clock cycles)
# [TB][PERF][mhartid 61 - Tile (7, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 14730ns (2946 clock cycles)
# [TB][PERF][mhartid 59 - Tile (7, 3)][CMI_PERF] Input communication sentinel accumulator state: 12255ns (2451 clock cycles)
# [TB][PERF][mhartid 59 - Tile (7, 3)][CMO_PERF] Output communication sentinel accumulator state: 720ns (144 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 73560ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 4260ns (852 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 73560ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 4260ns (852 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 73560ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 4260ns (852 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 73560ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 4260ns (852 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 73560ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 4260ns (852 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 73560ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 4260ns (852 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 73560ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 4260ns (852 clock cycles)
# [TB][PERF][mhartid 59 - Tile (7, 3)][CMP_PERF] Computation sentinel accumulator state: 3300ns (660 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 73565ns
# [TB][mhartid 8 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 73565ns
# [TB][mhartid 16 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 73565ns
# [TB][mhartid 24 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 73565ns
# [TB][mhartid 32 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 73565ns
# [TB][mhartid 40 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 73565ns
# [TB][mhartid 48 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 73565ns
# [TB][PERF][mhartid 59 - Tile (7, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 21495ns (4299 clock cycles)
# [TB][PERF][mhartid 63 - Tile (7, 7)][CMI_PERF] Input communication sentinel accumulator state: 18315ns (3663 clock cycles)
# [TB][PERF][mhartid 63 - Tile (7, 7)][CMO_PERF] Output communication sentinel accumulator state: 1550ns (310 clock cycles)
# [TB][PERF][mhartid 63 - Tile (7, 7)][CMP_PERF] Computation sentinel accumulator state: 1220ns (244 clock cycles)
# [TB][PERF][mhartid 63 - Tile (7, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 6350ns (1270 clock cycles)
# [TB][PERF][mhartid 62 - Tile (7, 6)][CMI_PERF] Input communication sentinel accumulator state: 16730ns (3346 clock cycles)
# [TB][PERF][mhartid 62 - Tile (7, 6)][CMO_PERF] Output communication sentinel accumulator state: 935ns (187 clock cycles)
# [TB][PERF][mhartid 62 - Tile (7, 6)][CMP_PERF] Computation sentinel accumulator state: 2400ns (480 clock cycles)
# [TB][PERF][mhartid 62 - Tile (7, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 9670ns (1934 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 73945ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 4265ns (853 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 73950ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 74650ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 5340ns (1068 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 74650ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 5340ns (1068 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 74650ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 5340ns (1068 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 74650ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 5340ns (1068 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 74650ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 5340ns (1068 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 74650ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 5340ns (1068 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 74650ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 5340ns (1068 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 74665ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 74665ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 74665ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 74665ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 74665ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 74665ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 74665ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 74875ns
# [TB][mhartid 8 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 74875ns
# [TB][mhartid 16 - Tile (2, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 74875ns
# [TB][mhartid 24 - Tile (3, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 74875ns
# [TB][mhartid 32 - Tile (4, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 74875ns
# [TB][mhartid 40 - Tile (5, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 74875ns
# [TB][mhartid 48 - Tile (6, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 74875ns
# [TB][mhartid 56 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 75035ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 5345ns (1069 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 75050ns
# [TB][mhartid 56 - Tile (7, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 75260ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 75415ns: start-end pair with latency 535ns (107 clock cycles) and accumulated latency 535ns (107 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 75415ns: start-end pair with latency 535ns (107 clock cycles) and accumulated latency 535ns (107 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 75415ns: start-end pair with latency 535ns (107 clock cycles) and accumulated latency 535ns (107 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 75415ns: start-end pair with latency 535ns (107 clock cycles) and accumulated latency 535ns (107 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 75415ns: start-end pair with latency 535ns (107 clock cycles) and accumulated latency 535ns (107 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 75415ns: start-end pair with latency 535ns (107 clock cycles) and accumulated latency 535ns (107 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 75415ns: start-end pair with latency 535ns (107 clock cycles) and accumulated latency 535ns (107 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 75420ns: start-end pair with latency 27175ns (5435 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 75420ns: start-end pair with latency 27175ns (5435 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 75420ns: start-end pair with latency 27175ns (5435 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 75420ns: start-end pair with latency 27175ns (5435 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 75420ns: start-end pair with latency 27175ns (5435 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 75420ns: start-end pair with latency 27175ns (5435 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 75420ns: start-end pair with latency 27175ns (5435 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMI_PERF] Input communication sentinel accumulator state: 7925ns (1585 clock cycles)
# [TB][PERF][mhartid 8 - Tile (1, 0)][CMI_PERF] Input communication sentinel accumulator state: 7925ns (1585 clock cycles)
# [TB][PERF][mhartid 16 - Tile (2, 0)][CMI_PERF] Input communication sentinel accumulator state: 7925ns (1585 clock cycles)
# [TB][PERF][mhartid 24 - Tile (3, 0)][CMI_PERF] Input communication sentinel accumulator state: 7925ns (1585 clock cycles)
# [TB][PERF][mhartid 32 - Tile (4, 0)][CMI_PERF] Input communication sentinel accumulator state: 7925ns (1585 clock cycles)
# [TB][PERF][mhartid 40 - Tile (5, 0)][CMI_PERF] Input communication sentinel accumulator state: 7925ns (1585 clock cycles)
# [TB][PERF][mhartid 48 - Tile (6, 0)][CMI_PERF] Input communication sentinel accumulator state: 7925ns (1585 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMO_PERF] Output communication sentinel accumulator state: 535ns (107 clock cycles)
# [TB][PERF][mhartid 8 - Tile (1, 0)][CMO_PERF] Output communication sentinel accumulator state: 535ns (107 clock cycles)
# [TB][PERF][mhartid 16 - Tile (2, 0)][CMO_PERF] Output communication sentinel accumulator state: 535ns (107 clock cycles)
# [TB][PERF][mhartid 24 - Tile (3, 0)][CMO_PERF] Output communication sentinel accumulator state: 535ns (107 clock cycles)
# [TB][PERF][mhartid 32 - Tile (4, 0)][CMO_PERF] Output communication sentinel accumulator state: 535ns (107 clock cycles)
# [TB][PERF][mhartid 40 - Tile (5, 0)][CMO_PERF] Output communication sentinel accumulator state: 535ns (107 clock cycles)
# [TB][PERF][mhartid 48 - Tile (6, 0)][CMO_PERF] Output communication sentinel accumulator state: 535ns (107 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMP_PERF] Computation sentinel accumulator state: 5340ns (1068 clock cycles)
# [TB][PERF][mhartid 8 - Tile (1, 0)][CMP_PERF] Computation sentinel accumulator state: 5340ns (1068 clock cycles)
# [TB][PERF][mhartid 16 - Tile (2, 0)][CMP_PERF] Computation sentinel accumulator state: 5340ns (1068 clock cycles)
# [TB][PERF][mhartid 24 - Tile (3, 0)][CMP_PERF] Computation sentinel accumulator state: 5340ns (1068 clock cycles)
# [TB][PERF][mhartid 32 - Tile (4, 0)][CMP_PERF] Computation sentinel accumulator state: 5340ns (1068 clock cycles)
# [TB][PERF][mhartid 40 - Tile (5, 0)][CMP_PERF] Computation sentinel accumulator state: 5340ns (1068 clock cycles)
# [TB][PERF][mhartid 48 - Tile (6, 0)][CMP_PERF] Computation sentinel accumulator state: 5340ns (1068 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 37375ns (7475 clock cycles)
# [TB][PERF][mhartid 8 - Tile (1, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 37375ns (7475 clock cycles)
# [TB][PERF][mhartid 16 - Tile (2, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 37375ns (7475 clock cycles)
# [TB][PERF][mhartid 24 - Tile (3, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 37375ns (7475 clock cycles)
# [TB][PERF][mhartid 32 - Tile (4, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 37375ns (7475 clock cycles)
# [TB][PERF][mhartid 40 - Tile (5, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 37375ns (7475 clock cycles)
# [TB][PERF][mhartid 48 - Tile (6, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 37375ns (7475 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 75800ns: start-end pair with latency 535ns (107 clock cycles) and accumulated latency 535ns (107 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 75805ns: start-end pair with latency 27560ns (5512 clock cycles)
# [TB][PERF][mhartid 56 - Tile (7, 0)][CMI_PERF] Input communication sentinel accumulator state: 7990ns (1598 clock cycles)
# [TB][PERF][mhartid 56 - Tile (7, 0)][CMO_PERF] Output communication sentinel accumulator state: 535ns (107 clock cycles)
# [TB][PERF][mhartid 56 - Tile (7, 0)][CMP_PERF] Computation sentinel accumulator state: 5345ns (1069 clock cycles)
# [TB][PERF][mhartid 56 - Tile (7, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 37725ns (7545 clock cycles)
# [mhartid 0] Finished test with 0 errors
# SIMULATION FINISHED WITH EXIT CODE: 0
# 
# End time: 11:29:37 on Nov 21,2025, Elapsed time: 0:18:34
# Errors: 0, Warnings: 64
make[1]: Leaving directory '/scratch2/visachi/magia_profiling/k2_m256_8x8/MAGIA'
