# dedo_v01
# 2018-10-26 20:01:54Z

# IO_0@[IOP=(1)][IoId=(0)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 0
# IO_1@[IOP=(1)][IoId=(1)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 1
# IO_3@[IOP=(1)][IoId=(3)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 3
set_location "ClockBlock" clockblockcell -1 -1 0
set_io "PM1_DIR(0)" iocell 12 1
set_io "PM1_BRAKEn(0)" iocell 12 0
set_io "PM1_ENABLE(0)" iocell 12 2
set_io "Rx_1(0)" iocell 12 6
set_io "Tx_1(0)" iocell 12 7
set_io "PM1_input(0)" iocell 2 4
set_io "PM1_input(1)" iocell 2 5
set_io "PM2_BRAKEn(0)" iocell 1 4
set_io "PM2_DIR(0)" iocell 1 5
set_io "PM1_tension(0)" iocell 0 0
set_io "PM2_ENABLE(0)" iocell 1 6
set_io "PM1_SPEED(0)" iocell 3 0
set_io "PM2_input(0)" iocell 2 6
set_io "PM2_input(1)" iocell 2 7
set_io "PM2_SPEED(0)" iocell 3 1
set_io "PM2_tension(0)" iocell 0 1
set_location "Net_234" 0 3 0 1
set_location "\UART:BUART:counter_load_not\" 2 0 1 3
set_location "\UART:BUART:tx_status_0\" 1 1 0 2
set_location "\UART:BUART:tx_status_2\" 0 3 0 0
set_location "\UART:BUART:rx_counter_load\" 1 0 0 2
set_location "\UART:BUART:rx_postpoll\" 1 1 1 0
set_location "\UART:BUART:rx_status_4\" 1 0 1 3
set_location "\UART:BUART:rx_status_5\" 1 1 0 3
set_location "\PM1_HA_TIMER:TimerUDB:fifo_load_polarized\" 2 4 1 0
set_location "\PM1_HA_TIMER:TimerUDB:status_tc\" 1 3 0 3
set_location "\PM1_DirCounter:Cnt16:CounterUDB:reload\" 1 4 1 0
set_location "\PM1_DirCounter:Cnt16:CounterUDB:status_0\" 2 2 1 2
set_location "\PM1_DirCounter:Cnt16:CounterUDB:status_2\" 1 4 1 3
set_location "\PM1_DirCounter:Cnt16:CounterUDB:status_3\" 1 5 1 0
set_location "\PM1_DirCounter:Cnt16:CounterUDB:count_enable\" 3 5 1 1
set_location "\PM1_DirCounter:Net_530\" 2 3 1 2
set_location "\PM1_DirCounter:Net_611\" 2 3 1 3
set_location "\ADC_TS:AMuxHw_2_Decoder_is_active\" 3 0 1 3
set_location "\ADC_TS:bSAR_SEQ:cnt_enable\" 2 2 1 3
set_location "\PM2_HA_TIMER:TimerUDB:fifo_load_polarized\" 3 1 0 1
set_location "\PM2_HA_TIMER:TimerUDB:status_tc\" 2 2 1 1
set_location "\PM2_DirCounter:Cnt16:CounterUDB:reload\" 0 4 1 0
set_location "\PM2_DirCounter:Cnt16:CounterUDB:status_0\" 0 2 0 3
set_location "\PM2_DirCounter:Cnt16:CounterUDB:status_2\" 0 5 1 3
set_location "\PM2_DirCounter:Cnt16:CounterUDB:status_3\" 0 4 1 2
set_location "\PM2_DirCounter:Cnt16:CounterUDB:count_enable\" 3 5 0 0
set_location "\PM2_DirCounter:Net_530\" 0 2 1 3
set_location "\PM2_DirCounter:Net_611\" 0 2 1 0
set_location "\UART:RXInternalInterrupt\" interrupt -1 -1 10
set_location "\UART:BUART:sTX:TxShifter:u0\" 0 1 2
set_location "\UART:BUART:sTX:sCLOCK:TxBitClkGen\" 2 1 2
set_location "\UART:BUART:sTX:TxSts\" 0 3 4
set_location "\UART:BUART:sRX:RxShifter:u0\" 1 1 2
set_location "\UART:BUART:sRX:RxBitCounter\" 1 0 7
set_location "\UART:BUART:sRX:RxSts\" 1 1 4
set_location "CHECK_MOVEMENT_ISR" interrupt -1 -1 0
set_location "SPD_COMMAND_ISR" interrupt -1 -1 5
set_location "\PM2_SPD_VDAC8:viDAC8\" vidaccell -1 -1 3
set_location "TNS_COMMAND_ISR" interrupt -1 -1 6
set_location "RVT_COMMAND_ISR" interrupt -1 -1 3
set_location "\PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\" 1 4 6
set_location "\PM1_HA_TIMER:TimerUDB:sCapCount:counter\" 2 4 7
set_location "\PM1_HA_TIMER:TimerUDB:rstSts:stsreg\" 1 4 4
set_location "\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\" 1 2 2
set_location "\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\" 0 2 2
set_location "\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\" 0 3 2
set_location "\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\" 1 3 2
set_location "\PM1_SPD_VDAC8:viDAC8\" vidaccell -1 -1 1
set_location "\PM1_DirCounter:isr\" interrupt -1 -1 8
set_location "\PM1_DirCounter:Cnt16:CounterUDB:sCTRLReg:ctrlreg\" 3 4 6
set_location "\PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\" 2 5 4
set_location "\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\" 3 5 2
set_location "\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\" 3 4 2
set_location "\PM1_DirCounter:bQuadDec:quad_A_delayed_0\" 2 4 1 1
set_location "\PM1_DirCounter:bQuadDec:quad_A_delayed_1\" 2 4 1 2
set_location "\PM1_DirCounter:bQuadDec:quad_A_delayed_2\" 2 4 0 0
set_location "\PM1_DirCounter:bQuadDec:quad_B_delayed_0\" 0 3 1 3
set_location "\PM1_DirCounter:bQuadDec:quad_B_delayed_1\" 0 3 1 2
set_location "\PM1_DirCounter:bQuadDec:quad_B_delayed_2\" 0 3 1 1
set_location "\PM1_DirCounter:bQuadDec:Stsreg\" 2 3 4
set_location "RxInt" interrupt -1 -1 4
set_location "\ADC_TS:SAR:ADC_SAR\" sarcell -1 -1 0
set_location "\ADC_TS:bSAR_SEQ:CtrlReg\" 1 3 6
set_location "\ADC_TS:bSAR_SEQ:ChannelCounter\" 1 2 7
set_location "\ADC_TS:bSAR_SEQ:EOCSts\" 2 0 3
set_location "\ADC_TS:TempBuf\" drqcell -1 -1 1
set_location "\ADC_TS:FinalBuf\" drqcell -1 -1 0
set_location "\ADC_TS:IRQ\" interrupt -1 -1 7
set_location "\ADC_TS:Sync:genblk1[0]:INST\" 1 5 5 0
set_location "PM2_HA_ISR" interrupt -1 -1 2
set_location "\PM2_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\" 2 2 6
set_location "\PM2_HA_TIMER:TimerUDB:sCapCount:counter\" 3 1 7
set_location "\PM2_HA_TIMER:TimerUDB:rstSts:stsreg\" 2 2 4
set_location "\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\" 2 3 2
set_location "\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\" 3 3 2
set_location "\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\" 3 2 2
set_location "\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\" 2 2 2
set_location "\PM2_DirCounter:isr\" interrupt -1 -1 9
set_location "\PM2_DirCounter:Cnt16:CounterUDB:sCTRLReg:ctrlreg\" 3 5 6
set_location "\PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\" 0 5 4
set_location "\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\" 0 4 2
set_location "\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\" 0 5 2
set_location "\PM2_DirCounter:bQuadDec:quad_A_filt\" 3 4 0 3
set_location "\PM2_DirCounter:bQuadDec:quad_B_filt\" 3 3 1 2
set_location "\PM2_DirCounter:bQuadDec:Stsreg\" 0 4 4
set_location "PM1_HA_ISR" interrupt -1 -1 1
set_location "\UART:BUART:txn\" 0 2 1 1
set_location "\UART:BUART:tx_state_1\" 0 1 1 1
set_location "\UART:BUART:tx_state_0\" 1 1 0 0
set_location "\UART:BUART:tx_state_2\" 0 1 1 0
set_location "\UART:BUART:tx_bitclk\" 1 1 0 1
set_location "\UART:BUART:tx_ctrl_mark_last\" 1 2 1 3
set_location "\UART:BUART:rx_state_0\" 1 0 0 0
set_location "\UART:BUART:rx_load_fifo\" 1 0 0 1
set_location "\UART:BUART:rx_state_3\" 1 2 1 2
set_location "\UART:BUART:rx_state_2\" 1 2 1 0
set_location "\UART:BUART:rx_bitclk_enable\" 1 0 1 1
set_location "\UART:BUART:rx_state_stop1_reg\" 1 2 1 1
set_location "\UART:BUART:pollcount_1\" 1 0 1 0
set_location "\UART:BUART:pollcount_0\" 1 0 1 2
set_location "\UART:BUART:rx_status_3\" 1 0 0 3
set_location "\UART:BUART:rx_last\" 1 1 1 1
set_location "\ADC_TS:AMuxHw_2_Decoder_is_active_split\" 2 0 0 0
set_location "\PM1_HA_TIMER:TimerUDB:cntr_load\" 2 4 0 3
set_location "\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\" 2 4 0 2
set_location "Net_690" 0 3 0 3
set_location "\PM1_DirCounter:Net_1251\" 1 4 1 1
set_location "\PM1_DirCounter:Cnt16:CounterUDB:overflow_reg_i\" 1 3 0 1
set_location "\PM1_DirCounter:Cnt16:CounterUDB:underflow_reg_i\" 1 5 0 0
set_location "\PM1_DirCounter:Net_1275\" 1 4 1 2
set_location "\PM1_DirCounter:Cnt16:CounterUDB:prevCompare\" 2 3 0 3
set_location "\PM1_DirCounter:Net_1251_split\" 1 4 0 0
set_location "\PM1_DirCounter:Cnt16:CounterUDB:count_stored_i\" 3 4 0 2
set_location "\PM1_DirCounter:Net_1203\" 1 5 0 2
set_location "\PM1_DirCounter:bQuadDec:quad_A_filt\" 2 4 1 3
set_location "\PM1_DirCounter:bQuadDec:quad_B_filt\" 0 3 1 0
set_location "\PM1_DirCounter:Net_1260\" 2 3 0 2
set_location "\PM1_DirCounter:bQuadDec:error\" 2 3 0 1
set_location "\PM1_DirCounter:bQuadDec:state_1\" 1 3 0 2
set_location "\PM1_DirCounter:bQuadDec:state_0\" 1 5 0 3
set_location "\ADC_TS:AMuxHw_2_Decoder_old_id_5\" 3 0 1 1
set_location "\ADC_TS:AMuxHw_2_Decoder_old_id_4\" 3 0 0 1
set_location "\ADC_TS:AMuxHw_2_Decoder_old_id_3\" 3 0 1 0
set_location "\ADC_TS:AMuxHw_2_Decoder_old_id_2\" 3 0 1 2
set_location "\ADC_TS:AMuxHw_2_Decoder_old_id_1\" 2 1 0 0
set_location "\ADC_TS:AMuxHw_2_Decoder_old_id_0\" 0 0 0 2
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_0\" 3 4 1 0
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_1\" 3 5 1 0
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_2\" 0 1 0 0
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_3\" 2 5 1 0
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_4\" 3 0 0 2
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_5\" 2 1 1 0
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_6\" 1 3 1 0
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_7\" 2 1 1 2
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_8\" 1 2 0 0
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_9\" 0 0 0 3
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_10\" 2 0 1 1
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_11\" 3 0 0 0
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_12\" 2 5 0 2
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_13\" 1 2 0 1
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_14\" 3 1 1 3
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_15\" 1 3 1 3
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_16\" 3 3 0 1
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_17\" 3 4 1 3
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_18\" 0 5 0 2
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_19\" 3 4 1 2
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_20\" 2 1 0 1
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_21\" 3 3 0 2
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_22\" 2 0 1 0
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_23\" 1 2 0 3
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_24\" 2 5 0 1
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_25\" 2 1 1 1
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_26\" 2 5 1 1
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_27\" 3 0 0 3
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_28\" 0 0 1 1
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_29\" 2 5 0 0
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_30\" 3 4 1 1
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_31\" 0 4 0 3
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_32\" 1 3 1 1
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_33\" 2 1 0 2
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_34\" 1 5 1 3
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_35\" 0 1 0 2
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_36\" 3 1 1 0
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_37\" 2 1 0 3
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_38\" 3 3 0 0
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_39\" 0 4 0 1
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_40\" 0 5 0 0
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_41\" 2 1 1 3
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_42\" 3 1 1 2
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_43\" 0 5 0 1
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_44\" 2 5 0 3
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_45\" 1 5 1 1
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_46\" 2 0 1 2
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_47\" 0 1 0 1
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_48\" 2 3 1 1
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_49\" 0 0 1 2
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_50\" 2 3 1 0
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_51\" 0 5 0 3
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_52\" 2 5 1 3
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_53\" 0 0 1 0
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_54\" 0 4 0 0
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_55\" 0 0 1 3
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_56\" 0 4 0 2
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_57\" 0 0 0 0
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_58\" 1 2 0 2
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_59\" 3 3 0 3
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_60\" 0 0 0 1
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_61\" 0 1 0 3
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_62\" 3 1 1 1
set_location "\ADC_TS:AMuxHw_2_Decoder_one_hot_63\" 1 3 1 2
set_location "Net_192" 2 2 0 0
set_location "\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\" 2 2 1 0
set_location "\ADC_TS:bSAR_SEQ:nrq_reg\" 2 2 0 1
set_location "\PM2_DirCounter:Net_1251_split\" 3 2 0 0
set_location "\PM2_HA_TIMER:TimerUDB:cntr_load\" 3 1 0 3
set_location "\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\" 3 1 0 2
set_location "Net_339" 3 1 0 0
set_location "\PM2_DirCounter:Net_1251\" 3 2 1 0
set_location "\PM2_DirCounter:Cnt16:CounterUDB:overflow_reg_i\" 0 5 1 2
set_location "\PM2_DirCounter:Cnt16:CounterUDB:underflow_reg_i\" 0 4 1 3
set_location "\PM2_DirCounter:Net_1275\" 0 4 1 1
set_location "\PM2_DirCounter:Cnt16:CounterUDB:prevCompare\" 0 2 0 0
set_location "\PM2_DirCounter:Cnt16:CounterUDB:count_stored_i\" 3 5 0 1
set_location "\PM2_DirCounter:Net_1203\" 3 5 0 2
set_location "\PM2_DirCounter:Net_1260\" 3 3 1 1
set_location "\PM2_DirCounter:bQuadDec:error\" 3 2 1 1
set_location "\PM2_DirCounter:bQuadDec:state_1\" 3 3 1 0
set_location "\PM2_DirCounter:bQuadDec:state_0\" 3 5 0 3
