Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/MA_1/CLK_WIZ_SIMU/CLK_WIZ_SIMU.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-163] Analyzing VHDL file "D:/MA_1/CLK_WIZ_SIMU/CLK_WIZ_SIMU.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_clk_wiz_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/MA_1/CLK_WIZ_SIMU/CLK_WIZ_SIMU.srcs/sources_1/bd/design_1/hdl/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/MA_1/CLK_WIZ_SIMU/CLK_WIZ_SIMU.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_wrapper
