===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 35.8779 seconds

  ----Wall Time----  ----Name----
    4.5002 ( 12.5%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    Parse OMIR
    3.7623 ( 10.5%)    Parse modules
    0.7065 (  2.0%)    Verify circuit
   27.1384 ( 75.6%)  'firrtl.circuit' Pipeline
    0.6830 (  1.9%)    LowerFIRRTLAnnotations
    2.3566 (  6.6%)    'firrtl.module' Pipeline
    0.7796 (  2.2%)      DropName
    1.5769 (  4.4%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0738 (  0.2%)    'firrtl.module' Pipeline
    0.0738 (  0.2%)      LowerCHIRRTLPass
    0.1205 (  0.3%)    InferWidths
    0.6735 (  1.9%)    MemToRegOfVec
    0.9117 (  2.5%)    InferResets
    0.0620 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0935 (  0.3%)    WireDFT
    0.5927 (  1.7%)    'firrtl.module' Pipeline
    0.5927 (  1.7%)      FlattenMemory
    0.8311 (  2.3%)    LowerFIRRTLTypes
    0.8827 (  2.5%)    'firrtl.module' Pipeline
    0.8467 (  2.4%)      ExpandWhens
    0.0359 (  0.1%)      SFCCompat
    0.8122 (  2.3%)    Inliner
    0.9234 (  2.6%)    'firrtl.module' Pipeline
    0.9234 (  2.6%)      RandomizeRegisterInit
    0.4461 (  1.2%)    CheckCombCycles
    0.0612 (  0.2%)      (A) circt::firrtl::InstanceGraph
    7.7745 ( 21.7%)    'firrtl.module' Pipeline
    7.3557 ( 20.5%)      Canonicalizer
    0.4188 (  1.2%)      InferReadWrite
    0.1656 (  0.5%)    PrefixModules
    0.0679 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    1.3376 (  3.7%)    IMConstProp
    0.0668 (  0.2%)    AddSeqMemPorts
    0.0668 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4435 (  1.2%)    CreateSiFiveMetadata
    0.0343 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    GrandCentral
    0.0445 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.6140 (  1.7%)    SymbolDCE
    0.0681 (  0.2%)    BlackBoxReader
    0.0681 (  0.2%)      (A) circt::firrtl::InstanceGraph
    5.3610 ( 14.9%)    'firrtl.module' Pipeline
    0.3589 (  1.0%)      DropName
    5.0021 ( 13.9%)      Canonicalizer
    0.6357 (  1.8%)    IMDeadCodeElim
    0.0753 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    EmitOMIR
    0.0349 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.2104 (  0.6%)    LowerXMR
    0.0249 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.5955 (  1.7%)  LowerFIRRTLToHW
    0.0201 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.9615 (  2.7%)  'hw.module' Pipeline
    0.1438 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.2486 (  0.7%)    Canonicalizer
    0.1263 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.4428 (  1.2%)    LowerSeqFIRRTLToSV
    0.0000 (  0.0%)  HWMemSimImpl
    0.8674 (  2.4%)  'hw.module' Pipeline
    0.2602 (  0.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.3117 (  0.9%)    Canonicalizer
    0.1294 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.1661 (  0.5%)    HWCleanup
    0.2157 (  0.6%)  'hw.module' Pipeline
    0.0236 (  0.1%)    HWLegalizeModules
    0.1921 (  0.5%)    PrettifyVerilog
    0.1725 (  0.5%)  StripDebugInfoWithPred
    1.3430 (  3.7%)  ExportVerilog
    0.4284 (  1.2%)  'builtin.module' Pipeline
    0.3920 (  1.1%)    'hw.module' Pipeline
    0.3920 (  1.1%)      PrepareForEmission
   -0.4252 ( -1.2%)  Rest
   35.8779 (100.0%)  Total

{
  totalTime: 35.917,
  maxMemory: 607383552
}
