
verticle_plotter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014e48  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000650  08015020  08015020  00016020  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015670  08015670  00017618  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08015670  08015670  00016670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015678  08015678  00017618  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015678  08015678  00016678  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801567c  0801567c  0001667c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000618  20000000  08015680  00017000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002270  20000618  08015c98  00017618  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002888  08015c98  00017888  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00017618  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002cd60  00000000  00000000  00017648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005617  00000000  00000000  000443a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d90  00000000  00000000  000499c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001735  00000000  00000000  0004b750  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002dbc2  00000000  00000000  0004ce85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002c363  00000000  00000000  0007aa47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011a669  00000000  00000000  000a6daa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001c1413  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008690  00000000  00000000  001c1458  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  001c9ae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000618 	.word	0x20000618
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08015008 	.word	0x08015008

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000061c 	.word	0x2000061c
 8000214:	08015008 	.word	0x08015008

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2iz>:
 8000ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000acc:	d215      	bcs.n	8000afa <__aeabi_d2iz+0x36>
 8000ace:	d511      	bpl.n	8000af4 <__aeabi_d2iz+0x30>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d912      	bls.n	8000b00 <__aeabi_d2iz+0x3c>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aea:	fa23 f002 	lsr.w	r0, r3, r2
 8000aee:	bf18      	it	ne
 8000af0:	4240      	negne	r0, r0
 8000af2:	4770      	bx	lr
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000afe:	d105      	bne.n	8000b0c <__aeabi_d2iz+0x48>
 8000b00:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b04:	bf08      	it	eq
 8000b06:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b0a:	4770      	bx	lr
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <__aeabi_d2uiz>:
 8000b14:	004a      	lsls	r2, r1, #1
 8000b16:	d211      	bcs.n	8000b3c <__aeabi_d2uiz+0x28>
 8000b18:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b1c:	d211      	bcs.n	8000b42 <__aeabi_d2uiz+0x2e>
 8000b1e:	d50d      	bpl.n	8000b3c <__aeabi_d2uiz+0x28>
 8000b20:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b24:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b28:	d40e      	bmi.n	8000b48 <__aeabi_d2uiz+0x34>
 8000b2a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b32:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	4770      	bx	lr
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b46:	d102      	bne.n	8000b4e <__aeabi_d2uiz+0x3a>
 8000b48:	f04f 30ff 	mov.w	r0, #4294967295
 8000b4c:	4770      	bx	lr
 8000b4e:	f04f 0000 	mov.w	r0, #0
 8000b52:	4770      	bx	lr

08000b54 <__aeabi_d2f>:
 8000b54:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b58:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b5c:	bf24      	itt	cs
 8000b5e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b62:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b66:	d90d      	bls.n	8000b84 <__aeabi_d2f+0x30>
 8000b68:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b6c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b70:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b74:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b78:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b7c:	bf08      	it	eq
 8000b7e:	f020 0001 	biceq.w	r0, r0, #1
 8000b82:	4770      	bx	lr
 8000b84:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b88:	d121      	bne.n	8000bce <__aeabi_d2f+0x7a>
 8000b8a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b8e:	bfbc      	itt	lt
 8000b90:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b94:	4770      	bxlt	lr
 8000b96:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b9a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b9e:	f1c2 0218 	rsb	r2, r2, #24
 8000ba2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ba6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000baa:	fa20 f002 	lsr.w	r0, r0, r2
 8000bae:	bf18      	it	ne
 8000bb0:	f040 0001 	orrne.w	r0, r0, #1
 8000bb4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bbc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc0:	ea40 000c 	orr.w	r0, r0, ip
 8000bc4:	fa23 f302 	lsr.w	r3, r3, r2
 8000bc8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bcc:	e7cc      	b.n	8000b68 <__aeabi_d2f+0x14>
 8000bce:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd2:	d107      	bne.n	8000be4 <__aeabi_d2f+0x90>
 8000bd4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bd8:	bf1e      	ittt	ne
 8000bda:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bde:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000be2:	4770      	bxne	lr
 8000be4:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bec:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop

08000bf4 <__aeabi_uldivmod>:
 8000bf4:	b953      	cbnz	r3, 8000c0c <__aeabi_uldivmod+0x18>
 8000bf6:	b94a      	cbnz	r2, 8000c0c <__aeabi_uldivmod+0x18>
 8000bf8:	2900      	cmp	r1, #0
 8000bfa:	bf08      	it	eq
 8000bfc:	2800      	cmpeq	r0, #0
 8000bfe:	bf1c      	itt	ne
 8000c00:	f04f 31ff 	movne.w	r1, #4294967295
 8000c04:	f04f 30ff 	movne.w	r0, #4294967295
 8000c08:	f000 b988 	b.w	8000f1c <__aeabi_idiv0>
 8000c0c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c10:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c14:	f000 f806 	bl	8000c24 <__udivmoddi4>
 8000c18:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c20:	b004      	add	sp, #16
 8000c22:	4770      	bx	lr

08000c24 <__udivmoddi4>:
 8000c24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c28:	9d08      	ldr	r5, [sp, #32]
 8000c2a:	468e      	mov	lr, r1
 8000c2c:	4604      	mov	r4, r0
 8000c2e:	4688      	mov	r8, r1
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d14a      	bne.n	8000cca <__udivmoddi4+0xa6>
 8000c34:	428a      	cmp	r2, r1
 8000c36:	4617      	mov	r7, r2
 8000c38:	d962      	bls.n	8000d00 <__udivmoddi4+0xdc>
 8000c3a:	fab2 f682 	clz	r6, r2
 8000c3e:	b14e      	cbz	r6, 8000c54 <__udivmoddi4+0x30>
 8000c40:	f1c6 0320 	rsb	r3, r6, #32
 8000c44:	fa01 f806 	lsl.w	r8, r1, r6
 8000c48:	fa20 f303 	lsr.w	r3, r0, r3
 8000c4c:	40b7      	lsls	r7, r6
 8000c4e:	ea43 0808 	orr.w	r8, r3, r8
 8000c52:	40b4      	lsls	r4, r6
 8000c54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c58:	fa1f fc87 	uxth.w	ip, r7
 8000c5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c60:	0c23      	lsrs	r3, r4, #16
 8000c62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000c6e:	429a      	cmp	r2, r3
 8000c70:	d909      	bls.n	8000c86 <__udivmoddi4+0x62>
 8000c72:	18fb      	adds	r3, r7, r3
 8000c74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c78:	f080 80ea 	bcs.w	8000e50 <__udivmoddi4+0x22c>
 8000c7c:	429a      	cmp	r2, r3
 8000c7e:	f240 80e7 	bls.w	8000e50 <__udivmoddi4+0x22c>
 8000c82:	3902      	subs	r1, #2
 8000c84:	443b      	add	r3, r7
 8000c86:	1a9a      	subs	r2, r3, r2
 8000c88:	b2a3      	uxth	r3, r4
 8000c8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9a:	459c      	cmp	ip, r3
 8000c9c:	d909      	bls.n	8000cb2 <__udivmoddi4+0x8e>
 8000c9e:	18fb      	adds	r3, r7, r3
 8000ca0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca4:	f080 80d6 	bcs.w	8000e54 <__udivmoddi4+0x230>
 8000ca8:	459c      	cmp	ip, r3
 8000caa:	f240 80d3 	bls.w	8000e54 <__udivmoddi4+0x230>
 8000cae:	443b      	add	r3, r7
 8000cb0:	3802      	subs	r0, #2
 8000cb2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cb6:	eba3 030c 	sub.w	r3, r3, ip
 8000cba:	2100      	movs	r1, #0
 8000cbc:	b11d      	cbz	r5, 8000cc6 <__udivmoddi4+0xa2>
 8000cbe:	40f3      	lsrs	r3, r6
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cca:	428b      	cmp	r3, r1
 8000ccc:	d905      	bls.n	8000cda <__udivmoddi4+0xb6>
 8000cce:	b10d      	cbz	r5, 8000cd4 <__udivmoddi4+0xb0>
 8000cd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd4:	2100      	movs	r1, #0
 8000cd6:	4608      	mov	r0, r1
 8000cd8:	e7f5      	b.n	8000cc6 <__udivmoddi4+0xa2>
 8000cda:	fab3 f183 	clz	r1, r3
 8000cde:	2900      	cmp	r1, #0
 8000ce0:	d146      	bne.n	8000d70 <__udivmoddi4+0x14c>
 8000ce2:	4573      	cmp	r3, lr
 8000ce4:	d302      	bcc.n	8000cec <__udivmoddi4+0xc8>
 8000ce6:	4282      	cmp	r2, r0
 8000ce8:	f200 8105 	bhi.w	8000ef6 <__udivmoddi4+0x2d2>
 8000cec:	1a84      	subs	r4, r0, r2
 8000cee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	4690      	mov	r8, r2
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	d0e5      	beq.n	8000cc6 <__udivmoddi4+0xa2>
 8000cfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000cfe:	e7e2      	b.n	8000cc6 <__udivmoddi4+0xa2>
 8000d00:	2a00      	cmp	r2, #0
 8000d02:	f000 8090 	beq.w	8000e26 <__udivmoddi4+0x202>
 8000d06:	fab2 f682 	clz	r6, r2
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	f040 80a4 	bne.w	8000e58 <__udivmoddi4+0x234>
 8000d10:	1a8a      	subs	r2, r1, r2
 8000d12:	0c03      	lsrs	r3, r0, #16
 8000d14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d18:	b280      	uxth	r0, r0
 8000d1a:	b2bc      	uxth	r4, r7
 8000d1c:	2101      	movs	r1, #1
 8000d1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	d907      	bls.n	8000d42 <__udivmoddi4+0x11e>
 8000d32:	18fb      	adds	r3, r7, r3
 8000d34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d38:	d202      	bcs.n	8000d40 <__udivmoddi4+0x11c>
 8000d3a:	429a      	cmp	r2, r3
 8000d3c:	f200 80e0 	bhi.w	8000f00 <__udivmoddi4+0x2dc>
 8000d40:	46c4      	mov	ip, r8
 8000d42:	1a9b      	subs	r3, r3, r2
 8000d44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d50:	fb02 f404 	mul.w	r4, r2, r4
 8000d54:	429c      	cmp	r4, r3
 8000d56:	d907      	bls.n	8000d68 <__udivmoddi4+0x144>
 8000d58:	18fb      	adds	r3, r7, r3
 8000d5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d5e:	d202      	bcs.n	8000d66 <__udivmoddi4+0x142>
 8000d60:	429c      	cmp	r4, r3
 8000d62:	f200 80ca 	bhi.w	8000efa <__udivmoddi4+0x2d6>
 8000d66:	4602      	mov	r2, r0
 8000d68:	1b1b      	subs	r3, r3, r4
 8000d6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d6e:	e7a5      	b.n	8000cbc <__udivmoddi4+0x98>
 8000d70:	f1c1 0620 	rsb	r6, r1, #32
 8000d74:	408b      	lsls	r3, r1
 8000d76:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7a:	431f      	orrs	r7, r3
 8000d7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000d80:	fa20 f306 	lsr.w	r3, r0, r6
 8000d84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d8c:	4323      	orrs	r3, r4
 8000d8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000d92:	fa1f fc87 	uxth.w	ip, r7
 8000d96:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9a:	0c1c      	lsrs	r4, r3, #16
 8000d9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000da8:	45a6      	cmp	lr, r4
 8000daa:	fa02 f201 	lsl.w	r2, r2, r1
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x1a0>
 8000db0:	193c      	adds	r4, r7, r4
 8000db2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000db6:	f080 809c 	bcs.w	8000ef2 <__udivmoddi4+0x2ce>
 8000dba:	45a6      	cmp	lr, r4
 8000dbc:	f240 8099 	bls.w	8000ef2 <__udivmoddi4+0x2ce>
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	443c      	add	r4, r7
 8000dc4:	eba4 040e 	sub.w	r4, r4, lr
 8000dc8:	fa1f fe83 	uxth.w	lr, r3
 8000dcc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd0:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dd8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ddc:	45a4      	cmp	ip, r4
 8000dde:	d908      	bls.n	8000df2 <__udivmoddi4+0x1ce>
 8000de0:	193c      	adds	r4, r7, r4
 8000de2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000de6:	f080 8082 	bcs.w	8000eee <__udivmoddi4+0x2ca>
 8000dea:	45a4      	cmp	ip, r4
 8000dec:	d97f      	bls.n	8000eee <__udivmoddi4+0x2ca>
 8000dee:	3b02      	subs	r3, #2
 8000df0:	443c      	add	r4, r7
 8000df2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000df6:	eba4 040c 	sub.w	r4, r4, ip
 8000dfa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dfe:	4564      	cmp	r4, ip
 8000e00:	4673      	mov	r3, lr
 8000e02:	46e1      	mov	r9, ip
 8000e04:	d362      	bcc.n	8000ecc <__udivmoddi4+0x2a8>
 8000e06:	d05f      	beq.n	8000ec8 <__udivmoddi4+0x2a4>
 8000e08:	b15d      	cbz	r5, 8000e22 <__udivmoddi4+0x1fe>
 8000e0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000e0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000e12:	fa04 f606 	lsl.w	r6, r4, r6
 8000e16:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1a:	431e      	orrs	r6, r3
 8000e1c:	40cc      	lsrs	r4, r1
 8000e1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000e22:	2100      	movs	r1, #0
 8000e24:	e74f      	b.n	8000cc6 <__udivmoddi4+0xa2>
 8000e26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2a:	0c01      	lsrs	r1, r0, #16
 8000e2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e30:	b280      	uxth	r0, r0
 8000e32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e36:	463b      	mov	r3, r7
 8000e38:	4638      	mov	r0, r7
 8000e3a:	463c      	mov	r4, r7
 8000e3c:	46b8      	mov	r8, r7
 8000e3e:	46be      	mov	lr, r7
 8000e40:	2620      	movs	r6, #32
 8000e42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e46:	eba2 0208 	sub.w	r2, r2, r8
 8000e4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e4e:	e766      	b.n	8000d1e <__udivmoddi4+0xfa>
 8000e50:	4601      	mov	r1, r0
 8000e52:	e718      	b.n	8000c86 <__udivmoddi4+0x62>
 8000e54:	4610      	mov	r0, r2
 8000e56:	e72c      	b.n	8000cb2 <__udivmoddi4+0x8e>
 8000e58:	f1c6 0220 	rsb	r2, r6, #32
 8000e5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000e60:	40b7      	lsls	r7, r6
 8000e62:	40b1      	lsls	r1, r6
 8000e64:	fa20 f202 	lsr.w	r2, r0, r2
 8000e68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e6c:	430a      	orrs	r2, r1
 8000e6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e72:	b2bc      	uxth	r4, r7
 8000e74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e78:	0c11      	lsrs	r1, r2, #16
 8000e7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e7e:	fb08 f904 	mul.w	r9, r8, r4
 8000e82:	40b0      	lsls	r0, r6
 8000e84:	4589      	cmp	r9, r1
 8000e86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8a:	b280      	uxth	r0, r0
 8000e8c:	d93e      	bls.n	8000f0c <__udivmoddi4+0x2e8>
 8000e8e:	1879      	adds	r1, r7, r1
 8000e90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e94:	d201      	bcs.n	8000e9a <__udivmoddi4+0x276>
 8000e96:	4589      	cmp	r9, r1
 8000e98:	d81f      	bhi.n	8000eda <__udivmoddi4+0x2b6>
 8000e9a:	eba1 0109 	sub.w	r1, r1, r9
 8000e9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea2:	fb09 f804 	mul.w	r8, r9, r4
 8000ea6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eaa:	b292      	uxth	r2, r2
 8000eac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d229      	bcs.n	8000f08 <__udivmoddi4+0x2e4>
 8000eb4:	18ba      	adds	r2, r7, r2
 8000eb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eba:	d2c4      	bcs.n	8000e46 <__udivmoddi4+0x222>
 8000ebc:	4542      	cmp	r2, r8
 8000ebe:	d2c2      	bcs.n	8000e46 <__udivmoddi4+0x222>
 8000ec0:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec4:	443a      	add	r2, r7
 8000ec6:	e7be      	b.n	8000e46 <__udivmoddi4+0x222>
 8000ec8:	45f0      	cmp	r8, lr
 8000eca:	d29d      	bcs.n	8000e08 <__udivmoddi4+0x1e4>
 8000ecc:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed4:	3801      	subs	r0, #1
 8000ed6:	46e1      	mov	r9, ip
 8000ed8:	e796      	b.n	8000e08 <__udivmoddi4+0x1e4>
 8000eda:	eba7 0909 	sub.w	r9, r7, r9
 8000ede:	4449      	add	r1, r9
 8000ee0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ee8:	fb09 f804 	mul.w	r8, r9, r4
 8000eec:	e7db      	b.n	8000ea6 <__udivmoddi4+0x282>
 8000eee:	4673      	mov	r3, lr
 8000ef0:	e77f      	b.n	8000df2 <__udivmoddi4+0x1ce>
 8000ef2:	4650      	mov	r0, sl
 8000ef4:	e766      	b.n	8000dc4 <__udivmoddi4+0x1a0>
 8000ef6:	4608      	mov	r0, r1
 8000ef8:	e6fd      	b.n	8000cf6 <__udivmoddi4+0xd2>
 8000efa:	443b      	add	r3, r7
 8000efc:	3a02      	subs	r2, #2
 8000efe:	e733      	b.n	8000d68 <__udivmoddi4+0x144>
 8000f00:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f04:	443b      	add	r3, r7
 8000f06:	e71c      	b.n	8000d42 <__udivmoddi4+0x11e>
 8000f08:	4649      	mov	r1, r9
 8000f0a:	e79c      	b.n	8000e46 <__udivmoddi4+0x222>
 8000f0c:	eba1 0109 	sub.w	r1, r1, r9
 8000f10:	46c4      	mov	ip, r8
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fb09 f804 	mul.w	r8, r9, r4
 8000f1a:	e7c4      	b.n	8000ea6 <__udivmoddi4+0x282>

08000f1c <__aeabi_idiv0>:
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop

08000f20 <ADC_DMA_Init>:

#include "ADC_DMA.h"

void ADC_DMA_Init(ADC_DMA *adc_dma, ADC_HandleTypeDef *hadc,
                 uint16_t *buffer, uint32_t buffer_length,
                 uint8_t num_channels, float vref, float resolution) {
 8000f20:	b480      	push	{r7}
 8000f22:	b089      	sub	sp, #36	@ 0x24
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6178      	str	r0, [r7, #20]
 8000f28:	6139      	str	r1, [r7, #16]
 8000f2a:	60fa      	str	r2, [r7, #12]
 8000f2c:	60bb      	str	r3, [r7, #8]
 8000f2e:	ed87 0a01 	vstr	s0, [r7, #4]
 8000f32:	edc7 0a00 	vstr	s1, [r7]

    adc_dma->hadc = hadc;
 8000f36:	697b      	ldr	r3, [r7, #20]
 8000f38:	693a      	ldr	r2, [r7, #16]
 8000f3a:	601a      	str	r2, [r3, #0]
    adc_dma->dma_buffer = buffer;
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	68fa      	ldr	r2, [r7, #12]
 8000f40:	605a      	str	r2, [r3, #4]
    adc_dma->buffer_length = buffer_length;
 8000f42:	697b      	ldr	r3, [r7, #20]
 8000f44:	68ba      	ldr	r2, [r7, #8]
 8000f46:	609a      	str	r2, [r3, #8]
    adc_dma->num_channels = num_channels;
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8000f4e:	731a      	strb	r2, [r3, #12]
    adc_dma->adc_vref = vref;
 8000f50:	697b      	ldr	r3, [r7, #20]
 8000f52:	687a      	ldr	r2, [r7, #4]
 8000f54:	611a      	str	r2, [r3, #16]
    adc_dma->adc_resolution = resolution;
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	683a      	ldr	r2, [r7, #0]
 8000f5a:	615a      	str	r2, [r3, #20]

    // Default center point and error percentage
    adc_dma->center_point = resolution / 2.0f;  // Typically 2048 for 12-bit ADC
 8000f5c:	ed97 7a00 	vldr	s14, [r7]
 8000f60:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8000f64:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	edc3 7a06 	vstr	s15, [r3, #24]
    adc_dma->error_percentage = 5;              // 5% error by default
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	2205      	movs	r2, #5
 8000f72:	f883 2020 	strb.w	r2, [r3, #32]
    adc_dma->threshold = (adc_dma->error_percentage / 100.0f) * adc_dma->center_point;
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f7c:	ee07 3a90 	vmov	s15, r3
 8000f80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f84:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8000fcc <ADC_DMA_Init+0xac>
 8000f88:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000f8c:	697b      	ldr	r3, [r7, #20]
 8000f8e:	edd3 7a06 	vldr	s15, [r3, #24]
 8000f92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f96:	697b      	ldr	r3, [r7, #20]
 8000f98:	edc3 7a07 	vstr	s15, [r3, #28]

    // Initialize DMA buffer
    for (uint32_t i = 0; i < buffer_length; i++) {
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	61fb      	str	r3, [r7, #28]
 8000fa0:	e008      	b.n	8000fb4 <ADC_DMA_Init+0x94>
        buffer[i] = 0;
 8000fa2:	69fb      	ldr	r3, [r7, #28]
 8000fa4:	005b      	lsls	r3, r3, #1
 8000fa6:	68fa      	ldr	r2, [r7, #12]
 8000fa8:	4413      	add	r3, r2
 8000faa:	2200      	movs	r2, #0
 8000fac:	801a      	strh	r2, [r3, #0]
    for (uint32_t i = 0; i < buffer_length; i++) {
 8000fae:	69fb      	ldr	r3, [r7, #28]
 8000fb0:	3301      	adds	r3, #1
 8000fb2:	61fb      	str	r3, [r7, #28]
 8000fb4:	69fa      	ldr	r2, [r7, #28]
 8000fb6:	68bb      	ldr	r3, [r7, #8]
 8000fb8:	429a      	cmp	r2, r3
 8000fba:	d3f2      	bcc.n	8000fa2 <ADC_DMA_Init+0x82>
    }
}
 8000fbc:	bf00      	nop
 8000fbe:	bf00      	nop
 8000fc0:	3724      	adds	r7, #36	@ 0x24
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop
 8000fcc:	42c80000 	.word	0x42c80000

08000fd0 <ADC_DMA_Start>:

void ADC_DMA_Start(ADC_DMA *adc_dma) {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
    // Perform ADC calibration
    HAL_ADCEx_Calibration_Start(adc_dma->hadc, ADC_SINGLE_ENDED);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	217f      	movs	r1, #127	@ 0x7f
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f00b fb54 	bl	800c68c <HAL_ADCEx_Calibration_Start>

    // Start ADC with DMA
    HAL_ADC_Start_DMA(adc_dma->hadc, (uint32_t*)adc_dma->dma_buffer, adc_dma->buffer_length);
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	6818      	ldr	r0, [r3, #0]
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	6859      	ldr	r1, [r3, #4]
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	689b      	ldr	r3, [r3, #8]
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	f00a fc3d 	bl	800b870 <HAL_ADC_Start_DMA>
}
 8000ff6:	bf00      	nop
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
	...

08001000 <ADC_DMA_GetValue>:

void ADC_DMA_Stop(ADC_DMA *adc_dma) {
    HAL_ADC_Stop_DMA(adc_dma->hadc);
}

float ADC_DMA_GetValue(ADC_DMA *adc_dma, uint8_t channel_index) {
 8001000:	b480      	push	{r7}
 8001002:	b087      	sub	sp, #28
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
 8001008:	460b      	mov	r3, r1
 800100a:	70fb      	strb	r3, [r7, #3]
    uint32_t sum = 0;
 800100c:	2300      	movs	r3, #0
 800100e:	617b      	str	r3, [r7, #20]
    uint32_t samples = 0;
 8001010:	2300      	movs	r3, #0
 8001012:	613b      	str	r3, [r7, #16]

    // Average all samples for this channel
    for (uint32_t j = channel_index; j < adc_dma->buffer_length; j += adc_dma->num_channels) {
 8001014:	78fb      	ldrb	r3, [r7, #3]
 8001016:	60fb      	str	r3, [r7, #12]
 8001018:	e012      	b.n	8001040 <ADC_DMA_GetValue+0x40>
        sum += adc_dma->dma_buffer[j];
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	685a      	ldr	r2, [r3, #4]
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	005b      	lsls	r3, r3, #1
 8001022:	4413      	add	r3, r2
 8001024:	881b      	ldrh	r3, [r3, #0]
 8001026:	461a      	mov	r2, r3
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	4413      	add	r3, r2
 800102c:	617b      	str	r3, [r7, #20]
        samples++;
 800102e:	693b      	ldr	r3, [r7, #16]
 8001030:	3301      	adds	r3, #1
 8001032:	613b      	str	r3, [r7, #16]
    for (uint32_t j = channel_index; j < adc_dma->buffer_length; j += adc_dma->num_channels) {
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	7b1b      	ldrb	r3, [r3, #12]
 8001038:	461a      	mov	r2, r3
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	4413      	add	r3, r2
 800103e:	60fb      	str	r3, [r7, #12]
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	689b      	ldr	r3, [r3, #8]
 8001044:	68fa      	ldr	r2, [r7, #12]
 8001046:	429a      	cmp	r2, r3
 8001048:	d3e7      	bcc.n	800101a <ADC_DMA_GetValue+0x1a>
    }

    // Calculate raw ADC value
    if (samples > 0) {
 800104a:	693b      	ldr	r3, [r7, #16]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d00c      	beq.n	800106a <ADC_DMA_GetValue+0x6a>
        return (float)sum / samples;
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	ee07 3a90 	vmov	s15, r3
 8001056:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800105a:	693b      	ldr	r3, [r7, #16]
 800105c:	ee07 3a90 	vmov	s15, r3
 8001060:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001064:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001068:	e001      	b.n	800106e <ADC_DMA_GetValue+0x6e>
    }

    return 0.0f;
 800106a:	eddf 6a05 	vldr	s13, [pc, #20]	@ 8001080 <ADC_DMA_GetValue+0x80>
}
 800106e:	eef0 7a66 	vmov.f32	s15, s13
 8001072:	eeb0 0a67 	vmov.f32	s0, s15
 8001076:	371c      	adds	r7, #28
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr
 8001080:	00000000 	.word	0x00000000

08001084 <ADC_DMA_SetCenterPoint>:

void ADC_DMA_SetCenterPoint(ADC_DMA *adc_dma, float center_point, uint8_t error_percentage) {
 8001084:	b480      	push	{r7}
 8001086:	b085      	sub	sp, #20
 8001088:	af00      	add	r7, sp, #0
 800108a:	60f8      	str	r0, [r7, #12]
 800108c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001090:	460b      	mov	r3, r1
 8001092:	71fb      	strb	r3, [r7, #7]
    adc_dma->center_point = center_point;
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	68ba      	ldr	r2, [r7, #8]
 8001098:	619a      	str	r2, [r3, #24]
    adc_dma->error_percentage = error_percentage;
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	79fa      	ldrb	r2, [r7, #7]
 800109e:	f883 2020 	strb.w	r2, [r3, #32]
    // Update threshold
    adc_dma->threshold = (adc_dma->error_percentage / 100.0f) * adc_dma->center_point;
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80010a8:	ee07 3a90 	vmov	s15, r3
 80010ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010b0:	eddf 6a08 	vldr	s13, [pc, #32]	@ 80010d4 <ADC_DMA_SetCenterPoint+0x50>
 80010b4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	edd3 7a06 	vldr	s15, [r3, #24]
 80010be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	edc3 7a07 	vstr	s15, [r3, #28]
}
 80010c8:	bf00      	nop
 80010ca:	3714      	adds	r7, #20
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr
 80010d4:	42c80000 	.word	0x42c80000

080010d8 <ADC_DMA_GetJoystickValue>:

float ADC_DMA_GetJoystickValue(ADC_DMA *adc_dma, uint8_t channel_index, float min_output, float max_output) {
 80010d8:	b580      	push	{r7, lr}
 80010da:	b086      	sub	sp, #24
 80010dc:	af00      	add	r7, sp, #0
 80010de:	60f8      	str	r0, [r7, #12]
 80010e0:	460b      	mov	r3, r1
 80010e2:	ed87 0a01 	vstr	s0, [r7, #4]
 80010e6:	edc7 0a00 	vstr	s1, [r7]
 80010ea:	72fb      	strb	r3, [r7, #11]
    // Get raw value
    float value = ADC_DMA_GetValue(adc_dma, channel_index);
 80010ec:	7afb      	ldrb	r3, [r7, #11]
 80010ee:	4619      	mov	r1, r3
 80010f0:	68f8      	ldr	r0, [r7, #12]
 80010f2:	f7ff ff85 	bl	8001000 <ADC_DMA_GetValue>
 80010f6:	ed87 0a05 	vstr	s0, [r7, #20]

    // Apply threshold (dead zone) as in XYAnalog
    if (fabsf(value - adc_dma->center_point) < adc_dma->threshold) {
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	edd3 7a06 	vldr	s15, [r3, #24]
 8001100:	ed97 7a05 	vldr	s14, [r7, #20]
 8001104:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001108:	eeb0 7ae7 	vabs.f32	s14, s15
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	edd3 7a07 	vldr	s15, [r3, #28]
 8001112:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001116:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800111a:	d502      	bpl.n	8001122 <ADC_DMA_GetJoystickValue+0x4a>
        value = adc_dma->center_point;
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	699b      	ldr	r3, [r3, #24]
 8001120:	617b      	str	r3, [r7, #20]
    }

    // Map to desired output range
    return mapf(value, 0.0f, adc_dma->adc_resolution, min_output, max_output);
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	edd3 7a05 	vldr	s15, [r3, #20]
 8001128:	ed97 2a00 	vldr	s4, [r7]
 800112c:	edd7 1a01 	vldr	s3, [r7, #4]
 8001130:	eeb0 1a67 	vmov.f32	s2, s15
 8001134:	eddf 0a06 	vldr	s1, [pc, #24]	@ 8001150 <ADC_DMA_GetJoystickValue+0x78>
 8001138:	ed97 0a05 	vldr	s0, [r7, #20]
 800113c:	f000 fe49 	bl	8001dd2 <mapf>
 8001140:	eef0 7a40 	vmov.f32	s15, s0
}
 8001144:	eeb0 0a67 	vmov.f32	s0, s15
 8001148:	3718      	adds	r7, #24
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	00000000 	.word	0x00000000

08001154 <PWM_Satuation>:
 *  Created on: Apr 14, 2024
 *      Author: beamk
 */
#include "Controller.h"

int32_t PWM_Satuation(float _u, int32_t _upper_limit, int32_t _lower_limit) {
 8001154:	b480      	push	{r7}
 8001156:	b085      	sub	sp, #20
 8001158:	af00      	add	r7, sp, #0
 800115a:	ed87 0a03 	vstr	s0, [r7, #12]
 800115e:	60b8      	str	r0, [r7, #8]
 8001160:	6079      	str	r1, [r7, #4]
	if (_u > _upper_limit)
 8001162:	68bb      	ldr	r3, [r7, #8]
 8001164:	ee07 3a90 	vmov	s15, r3
 8001168:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800116c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001170:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001174:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001178:	dd01      	ble.n	800117e <PWM_Satuation+0x2a>
		return _upper_limit;
 800117a:	68bb      	ldr	r3, [r7, #8]
 800117c:	e013      	b.n	80011a6 <PWM_Satuation+0x52>
	else if (_u < _lower_limit)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	ee07 3a90 	vmov	s15, r3
 8001184:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001188:	ed97 7a03 	vldr	s14, [r7, #12]
 800118c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001190:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001194:	d501      	bpl.n	800119a <PWM_Satuation+0x46>
		return _lower_limit;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	e005      	b.n	80011a6 <PWM_Satuation+0x52>
	return (int32_t) _u;
 800119a:	edd7 7a03 	vldr	s15, [r7, #12]
 800119e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011a2:	ee17 3a90 	vmov	r3, s15
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	3714      	adds	r7, #20
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr

080011b2 <PID_CONTROLLER_Init>:

void PID_CONTROLLER_Init(PID_CONTROLLER *controller, float _Kp, float _Ki,
		float _Kd, float _u_max) {
 80011b2:	b480      	push	{r7}
 80011b4:	b087      	sub	sp, #28
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	6178      	str	r0, [r7, #20]
 80011ba:	ed87 0a04 	vstr	s0, [r7, #16]
 80011be:	edc7 0a03 	vstr	s1, [r7, #12]
 80011c2:	ed87 1a02 	vstr	s2, [r7, #8]
 80011c6:	edc7 1a01 	vstr	s3, [r7, #4]
	controller->Kp = _Kp;
 80011ca:	697b      	ldr	r3, [r7, #20]
 80011cc:	693a      	ldr	r2, [r7, #16]
 80011ce:	601a      	str	r2, [r3, #0]
	controller->Ki = _Ki;
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	68fa      	ldr	r2, [r7, #12]
 80011d4:	605a      	str	r2, [r3, #4]
	controller->Kd = _Kd;
 80011d6:	697b      	ldr	r3, [r7, #20]
 80011d8:	68ba      	ldr	r2, [r7, #8]
 80011da:	609a      	str	r2, [r3, #8]
	controller->prev_Kp = _Kp;
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	693a      	ldr	r2, [r7, #16]
 80011e0:	60da      	str	r2, [r3, #12]
	controller->prev_Ki = _Ki;
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	68fa      	ldr	r2, [r7, #12]
 80011e6:	611a      	str	r2, [r3, #16]
	controller->prev_Kd = _Kd;
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	68ba      	ldr	r2, [r7, #8]
 80011ec:	615a      	str	r2, [r3, #20]
	controller->u_max = _u_max;
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	687a      	ldr	r2, [r7, #4]
 80011f2:	619a      	str	r2, [r3, #24]
	controller->ek_1 = 0.0;
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	f04f 0200 	mov.w	r2, #0
 80011fa:	61da      	str	r2, [r3, #28]
	controller->ek_2 = 0.0;
 80011fc:	697b      	ldr	r3, [r7, #20]
 80011fe:	f04f 0200 	mov.w	r2, #0
 8001202:	621a      	str	r2, [r3, #32]
	controller->u = 0.0;
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	f04f 0200 	mov.w	r2, #0
 800120a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800120c:	bf00      	nop
 800120e:	371c      	adds	r7, #28
 8001210:	46bd      	mov	sp, r7
 8001212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001216:	4770      	bx	lr

08001218 <PID_CONTROLLER_Compute>:

float PID_CONTROLLER_Compute(PID_CONTROLLER *controller, float ek) {
 8001218:	b480      	push	{r7}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
 8001220:	ed87 0a00 	vstr	s0, [r7]
	if (!((controller->u >= controller->u_max && ek > 0)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	edd3 7a06 	vldr	s15, [r3, #24]
 8001230:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001238:	bfac      	ite	ge
 800123a:	2301      	movge	r3, #1
 800123c:	2300      	movlt	r3, #0
 800123e:	b2db      	uxtb	r3, r3
 8001240:	f083 0301 	eor.w	r3, r3, #1
 8001244:	b2db      	uxtb	r3, r3
 8001246:	2b00      	cmp	r3, #0
 8001248:	d10e      	bne.n	8001268 <PID_CONTROLLER_Compute+0x50>
 800124a:	edd7 7a00 	vldr	s15, [r7]
 800124e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001252:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001256:	bfcc      	ite	gt
 8001258:	2301      	movgt	r3, #1
 800125a:	2300      	movle	r3, #0
 800125c:	b2db      	uxtb	r3, r3
 800125e:	f083 0301 	eor.w	r3, r3, #1
 8001262:	b2db      	uxtb	r3, r3
 8001264:	2b00      	cmp	r3, #0
 8001266:	d057      	beq.n	8001318 <PID_CONTROLLER_Compute+0x100>
			|| (controller->u <= -controller->u_max && ek < 0))) {
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	edd3 7a06 	vldr	s15, [r3, #24]
 8001274:	eef1 7a67 	vneg.f32	s15, s15
 8001278:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800127c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001280:	bf94      	ite	ls
 8001282:	2301      	movls	r3, #1
 8001284:	2300      	movhi	r3, #0
 8001286:	b2db      	uxtb	r3, r3
 8001288:	f083 0301 	eor.w	r3, r3, #1
 800128c:	b2db      	uxtb	r3, r3
	if (!((controller->u >= controller->u_max && ek > 0)
 800128e:	2b00      	cmp	r3, #0
 8001290:	d10e      	bne.n	80012b0 <PID_CONTROLLER_Compute+0x98>
			|| (controller->u <= -controller->u_max && ek < 0))) {
 8001292:	edd7 7a00 	vldr	s15, [r7]
 8001296:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800129a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800129e:	bf4c      	ite	mi
 80012a0:	2301      	movmi	r3, #1
 80012a2:	2300      	movpl	r3, #0
 80012a4:	b2db      	uxtb	r3, r3
 80012a6:	f083 0301 	eor.w	r3, r3, #1
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d033      	beq.n	8001318 <PID_CONTROLLER_Compute+0x100>
		controller->u += ((controller->Kp + controller->Ki + controller->Kd)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	edd3 6a00 	vldr	s13, [r3]
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	edd3 7a01 	vldr	s15, [r3, #4]
 80012c2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	edd3 7a02 	vldr	s15, [r3, #8]
 80012cc:	ee76 6aa7 	vadd.f32	s13, s13, s15
				* ek)
 80012d0:	edd7 7a00 	vldr	s15, [r7]
 80012d4:	ee66 6aa7 	vmul.f32	s13, s13, s15
				- ((controller->Kp + (2 * controller->Kd)) * controller->ek_1)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	ed93 6a00 	vldr	s12, [r3]
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	edd3 7a02 	vldr	s15, [r3, #8]
 80012e4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80012e8:	ee36 6a27 	vadd.f32	s12, s12, s15
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	edd3 7a07 	vldr	s15, [r3, #28]
 80012f2:	ee66 7a27 	vmul.f32	s15, s12, s15
 80012f6:	ee76 6ae7 	vsub.f32	s13, s13, s15
				+ (controller->Kd * controller->ek_2);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	ed93 6a02 	vldr	s12, [r3, #8]
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	edd3 7a08 	vldr	s15, [r3, #32]
 8001306:	ee66 7a27 	vmul.f32	s15, s12, s15
 800130a:	ee76 7aa7 	vadd.f32	s15, s13, s15
		controller->u += ((controller->Kp + controller->Ki + controller->Kd)
 800130e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	}
	controller->ek_2 = controller->ek_1;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	69da      	ldr	r2, [r3, #28]
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	621a      	str	r2, [r3, #32]
	controller->ek_1 = ek;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	683a      	ldr	r2, [r7, #0]
 8001324:	61da      	str	r2, [r3, #28]
	return controller->u;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800132a:	ee07 3a90 	vmov	s15, r3
}
 800132e:	eeb0 0a67 	vmov.f32	s0, s15
 8001332:	370c      	adds	r7, #12
 8001334:	46bd      	mov	sp, r7
 8001336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133a:	4770      	bx	lr

0800133c <MDXX_GPIO_init>:
	PWM_init(&(mdxx->pwm), htimp, timp_chx);
	mdxx->mode = 0;
}

void MDXX_GPIO_init(MDXX *mdxx, TIM_HandleTypeDef *htimp, uint16_t timp_chx,
		GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
 8001342:	60f8      	str	r0, [r7, #12]
 8001344:	60b9      	str	r1, [r7, #8]
 8001346:	603b      	str	r3, [r7, #0]
 8001348:	4613      	mov	r3, r2
 800134a:	80fb      	strh	r3, [r7, #6]
	mdxx->htimp = htimp;
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	68ba      	ldr	r2, [r7, #8]
 8001350:	609a      	str	r2, [r3, #8]
	mdxx->timp_chx = timp_chx;
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	88fa      	ldrh	r2, [r7, #6]
 8001356:	819a      	strh	r2, [r3, #12]
	PWM_init(&(mdxx->pwm), htimp, timp_chx);
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	3328      	adds	r3, #40	@ 0x28
 800135c:	88fa      	ldrh	r2, [r7, #6]
 800135e:	68b9      	ldr	r1, [r7, #8]
 8001360:	4618      	mov	r0, r3
 8001362:	f002 fac9 	bl	80038f8 <PWM_init>
	mdxx->GPIOx = GPIOx;
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	683a      	ldr	r2, [r7, #0]
 800136a:	645a      	str	r2, [r3, #68]	@ 0x44
	mdxx->GPIO_Pin = GPIO_Pin;
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	8b3a      	ldrh	r2, [r7, #24]
 8001370:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
	mdxx->mode = 1;
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	2201      	movs	r2, #1
 8001378:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
}
 800137c:	bf00      	nop
 800137e:	3710      	adds	r7, #16
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}

08001384 <MDXX_set_range>:
			mdxx->cmd = fabs(duty);
		}
	}
}

void MDXX_set_range(MDXX *mdxx, float freq, float duty) {
 8001384:	b580      	push	{r7, lr}
 8001386:	b084      	sub	sp, #16
 8001388:	af00      	add	r7, sp, #0
 800138a:	60f8      	str	r0, [r7, #12]
 800138c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001390:	edc7 0a01 	vstr	s1, [r7, #4]
	if (mdxx->mode == 0) {
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 800139a:	2b00      	cmp	r3, #0
 800139c:	d15f      	bne.n	800145e <MDXX_set_range+0xda>
		if (duty == 0) {
 800139e:	edd7 7a01 	vldr	s15, [r7, #4]
 80013a2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80013a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013aa:	d115      	bne.n	80013d8 <MDXX_set_range+0x54>
			PWM_write_range(&(mdxx->dir), freq, 0);
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	3310      	adds	r3, #16
 80013b0:	eddf 0a5f 	vldr	s1, [pc, #380]	@ 8001530 <MDXX_set_range+0x1ac>
 80013b4:	ed97 0a02 	vldr	s0, [r7, #8]
 80013b8:	4618      	mov	r0, r3
 80013ba:	f002 fbc5 	bl	8003b48 <PWM_write_range>
			PWM_write_range(&(mdxx->pwm), freq, 0);
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	3328      	adds	r3, #40	@ 0x28
 80013c2:	eddf 0a5b 	vldr	s1, [pc, #364]	@ 8001530 <MDXX_set_range+0x1ac>
 80013c6:	ed97 0a02 	vldr	s0, [r7, #8]
 80013ca:	4618      	mov	r0, r3
 80013cc:	f002 fbbc 	bl	8003b48 <PWM_write_range>
			mdxx->cmd = 0;
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	2200      	movs	r2, #0
 80013d4:	641a      	str	r2, [r3, #64]	@ 0x40
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 1);
			PWM_write_range(&(mdxx->pwm), freq, fabs(duty));
			mdxx->cmd = fabs(duty);
		}
	}
}
 80013d6:	e0a6      	b.n	8001526 <MDXX_set_range+0x1a2>
		} else if (duty > 0) {
 80013d8:	edd7 7a01 	vldr	s15, [r7, #4]
 80013dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013e4:	dd1a      	ble.n	800141c <MDXX_set_range+0x98>
			PWM_write_range(&(mdxx->dir), freq, 0);
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	3310      	adds	r3, #16
 80013ea:	eddf 0a51 	vldr	s1, [pc, #324]	@ 8001530 <MDXX_set_range+0x1ac>
 80013ee:	ed97 0a02 	vldr	s0, [r7, #8]
 80013f2:	4618      	mov	r0, r3
 80013f4:	f002 fba8 	bl	8003b48 <PWM_write_range>
			PWM_write_range(&(mdxx->pwm), freq, duty);
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	3328      	adds	r3, #40	@ 0x28
 80013fc:	edd7 0a01 	vldr	s1, [r7, #4]
 8001400:	ed97 0a02 	vldr	s0, [r7, #8]
 8001404:	4618      	mov	r0, r3
 8001406:	f002 fb9f 	bl	8003b48 <PWM_write_range>
			mdxx->cmd = duty;
 800140a:	edd7 7a01 	vldr	s15, [r7, #4]
 800140e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001412:	ee17 2a90 	vmov	r2, s15
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800141a:	e084      	b.n	8001526 <MDXX_set_range+0x1a2>
			PWM_write_range(&(mdxx->dir), freq, 100);
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	3310      	adds	r3, #16
 8001420:	eddf 0a44 	vldr	s1, [pc, #272]	@ 8001534 <MDXX_set_range+0x1b0>
 8001424:	ed97 0a02 	vldr	s0, [r7, #8]
 8001428:	4618      	mov	r0, r3
 800142a:	f002 fb8d 	bl	8003b48 <PWM_write_range>
			PWM_write_range(&(mdxx->pwm), freq, fabs(duty));
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	3328      	adds	r3, #40	@ 0x28
 8001432:	edd7 7a01 	vldr	s15, [r7, #4]
 8001436:	eef0 7ae7 	vabs.f32	s15, s15
 800143a:	eef0 0a67 	vmov.f32	s1, s15
 800143e:	ed97 0a02 	vldr	s0, [r7, #8]
 8001442:	4618      	mov	r0, r3
 8001444:	f002 fb80 	bl	8003b48 <PWM_write_range>
			mdxx->cmd = fabs(duty);
 8001448:	edd7 7a01 	vldr	s15, [r7, #4]
 800144c:	eef0 7ae7 	vabs.f32	s15, s15
 8001450:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001454:	ee17 2a90 	vmov	r2, s15
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800145c:	e063      	b.n	8001526 <MDXX_set_range+0x1a2>
	} else if (mdxx->mode == 1) {
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 8001464:	2b01      	cmp	r3, #1
 8001466:	d15e      	bne.n	8001526 <MDXX_set_range+0x1a2>
		if (duty == 0) {
 8001468:	edd7 7a01 	vldr	s15, [r7, #4]
 800146c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001470:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001474:	d115      	bne.n	80014a2 <MDXX_set_range+0x11e>
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 0);
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8001480:	2200      	movs	r2, #0
 8001482:	4619      	mov	r1, r3
 8001484:	f00c f848 	bl	800d518 <HAL_GPIO_WritePin>
			PWM_write_range(&(mdxx->pwm), freq, 0);
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	3328      	adds	r3, #40	@ 0x28
 800148c:	eddf 0a28 	vldr	s1, [pc, #160]	@ 8001530 <MDXX_set_range+0x1ac>
 8001490:	ed97 0a02 	vldr	s0, [r7, #8]
 8001494:	4618      	mov	r0, r3
 8001496:	f002 fb57 	bl	8003b48 <PWM_write_range>
			mdxx->cmd = 0;
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	2200      	movs	r2, #0
 800149e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80014a0:	e041      	b.n	8001526 <MDXX_set_range+0x1a2>
		} else if (duty > 0) {
 80014a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80014a6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ae:	dd1a      	ble.n	80014e6 <MDXX_set_range+0x162>
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 0);
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80014ba:	2200      	movs	r2, #0
 80014bc:	4619      	mov	r1, r3
 80014be:	f00c f82b 	bl	800d518 <HAL_GPIO_WritePin>
			PWM_write_range(&(mdxx->pwm), freq, duty);
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	3328      	adds	r3, #40	@ 0x28
 80014c6:	edd7 0a01 	vldr	s1, [r7, #4]
 80014ca:	ed97 0a02 	vldr	s0, [r7, #8]
 80014ce:	4618      	mov	r0, r3
 80014d0:	f002 fb3a 	bl	8003b48 <PWM_write_range>
			mdxx->cmd = duty;
 80014d4:	edd7 7a01 	vldr	s15, [r7, #4]
 80014d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014dc:	ee17 2a90 	vmov	r2, s15
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80014e4:	e01f      	b.n	8001526 <MDXX_set_range+0x1a2>
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 1);
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80014f0:	2201      	movs	r2, #1
 80014f2:	4619      	mov	r1, r3
 80014f4:	f00c f810 	bl	800d518 <HAL_GPIO_WritePin>
			PWM_write_range(&(mdxx->pwm), freq, fabs(duty));
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	3328      	adds	r3, #40	@ 0x28
 80014fc:	edd7 7a01 	vldr	s15, [r7, #4]
 8001500:	eef0 7ae7 	vabs.f32	s15, s15
 8001504:	eef0 0a67 	vmov.f32	s1, s15
 8001508:	ed97 0a02 	vldr	s0, [r7, #8]
 800150c:	4618      	mov	r0, r3
 800150e:	f002 fb1b 	bl	8003b48 <PWM_write_range>
			mdxx->cmd = fabs(duty);
 8001512:	edd7 7a01 	vldr	s15, [r7, #4]
 8001516:	eef0 7ae7 	vabs.f32	s15, s15
 800151a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800151e:	ee17 2a90 	vmov	r2, s15
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001526:	bf00      	nop
 8001528:	3710      	adds	r7, #16
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	00000000 	.word	0x00000000
 8001534:	42c80000 	.word	0x42c80000

08001538 <REVOLUTE_MOTOR_FFD_Init>:
	.offset = 30.07e-3,
    .c = 24.13e-3,
    .prismatic_pulley_radius = 1.5915e-2 		// m
};

void REVOLUTE_MOTOR_FFD_Init(DC_MOTOR_FFeedward *motor, Motor_Constant_Structure *_Mx){
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
 8001540:	6039      	str	r1, [r7, #0]
    motor->Mx = _Mx;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	683a      	ldr	r2, [r7, #0]
 8001546:	601a      	str	r2, [r3, #0]
}
 8001548:	bf00      	nop
 800154a:	370c      	adds	r7, #12
 800154c:	46bd      	mov	sp, r7
 800154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001552:	4770      	bx	lr

08001554 <REVOLUTE_MOTOR_FFD_Compute>:

float REVOLUTE_MOTOR_FFD_Compute(DC_MOTOR_FFeedward *motor, float qd){
 8001554:	b5b0      	push	{r4, r5, r7, lr}
 8001556:	ed2d 8b02 	vpush	{d8}
 800155a:	b084      	sub	sp, #16
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
 8001560:	ed87 0a00 	vstr	s0, [r7]
    float transfer_function = (motor->Mx->B * motor->Mx->R + motor->Mx->Ke * motor->Mx->Kt) / motor->Mx->Kt;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001574:	f7ff f80c 	bl	8000590 <__aeabi_dmul>
 8001578:	4602      	mov	r2, r0
 800157a:	460b      	mov	r3, r1
 800157c:	4614      	mov	r4, r2
 800157e:	461d      	mov	r5, r3
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001590:	f7fe fffe 	bl	8000590 <__aeabi_dmul>
 8001594:	4602      	mov	r2, r0
 8001596:	460b      	mov	r3, r1
 8001598:	4620      	mov	r0, r4
 800159a:	4629      	mov	r1, r5
 800159c:	f7fe fe42 	bl	8000224 <__adddf3>
 80015a0:	4602      	mov	r2, r0
 80015a2:	460b      	mov	r3, r1
 80015a4:	4610      	mov	r0, r2
 80015a6:	4619      	mov	r1, r3
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80015b0:	f7ff f918 	bl	80007e4 <__aeabi_ddiv>
 80015b4:	4602      	mov	r2, r0
 80015b6:	460b      	mov	r3, r1
 80015b8:	4610      	mov	r0, r2
 80015ba:	4619      	mov	r1, r3
 80015bc:	f7ff faca 	bl	8000b54 <__aeabi_d2f>
 80015c0:	4603      	mov	r3, r0
 80015c2:	60fb      	str	r3, [r7, #12]

    float v = qd * transfer_function;
 80015c4:	ed97 7a00 	vldr	s14, [r7]
 80015c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80015cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015d0:	edc7 7a02 	vstr	s15, [r7, #8]

    return mapf(v, -motor->Mx->V_max, motor->Mx->V_max, -motor->Mx->U_max, motor->Mx->U_max);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80015dc:	4610      	mov	r0, r2
 80015de:	4619      	mov	r1, r3
 80015e0:	f7ff fab8 	bl	8000b54 <__aeabi_d2f>
 80015e4:	4603      	mov	r3, r0
 80015e6:	ee07 3a90 	vmov	s15, r3
 80015ea:	eeb1 8a67 	vneg.f32	s16, s15
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80015f6:	4610      	mov	r0, r2
 80015f8:	4619      	mov	r1, r3
 80015fa:	f7ff faab 	bl	8000b54 <__aeabi_d2f>
 80015fe:	4604      	mov	r4, r0
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001608:	4610      	mov	r0, r2
 800160a:	4619      	mov	r1, r3
 800160c:	f7ff faa2 	bl	8000b54 <__aeabi_d2f>
 8001610:	4603      	mov	r3, r0
 8001612:	ee07 3a90 	vmov	s15, r3
 8001616:	eef1 8a67 	vneg.f32	s17, s15
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001622:	4610      	mov	r0, r2
 8001624:	4619      	mov	r1, r3
 8001626:	f7ff fa95 	bl	8000b54 <__aeabi_d2f>
 800162a:	4603      	mov	r3, r0
 800162c:	ee02 3a10 	vmov	s4, r3
 8001630:	eef0 1a68 	vmov.f32	s3, s17
 8001634:	ee01 4a10 	vmov	s2, r4
 8001638:	eef0 0a48 	vmov.f32	s1, s16
 800163c:	ed97 0a02 	vldr	s0, [r7, #8]
 8001640:	f000 fbc7 	bl	8001dd2 <mapf>
 8001644:	eef0 7a40 	vmov.f32	s15, s0
}
 8001648:	eeb0 0a67 	vmov.f32	s0, s15
 800164c:	3710      	adds	r7, #16
 800164e:	46bd      	mov	sp, r7
 8001650:	ecbd 8b02 	vpop	{d8}
 8001654:	bdb0      	pop	{r4, r5, r7, pc}

08001656 <REVOLUTE_MOTOR_DFD_Init>:

void REVOLUTE_MOTOR_DFD_Init(DC_MOTOR_DFeedward *motor, Motor_Constant_Structure *_Mx, Environment *_En){
 8001656:	b480      	push	{r7}
 8001658:	b085      	sub	sp, #20
 800165a:	af00      	add	r7, sp, #0
 800165c:	60f8      	str	r0, [r7, #12]
 800165e:	60b9      	str	r1, [r7, #8]
 8001660:	607a      	str	r2, [r7, #4]
    motor->Mx = _Mx;
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	68ba      	ldr	r2, [r7, #8]
 8001666:	601a      	str	r2, [r3, #0]
    motor->En = _En;
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	687a      	ldr	r2, [r7, #4]
 800166c:	605a      	str	r2, [r3, #4]
}
 800166e:	bf00      	nop
 8001670:	3714      	adds	r7, #20
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr

0800167a <REVOLUTE_MOTOR_DFD_Compute>:

float REVOLUTE_MOTOR_DFD_Compute(DC_MOTOR_DFeedward *motor, float q, float s){
 800167a:	b5b0      	push	{r4, r5, r7, lr}
 800167c:	ed2d 8b02 	vpush	{d8}
 8001680:	b088      	sub	sp, #32
 8001682:	af00      	add	r7, sp, #0
 8001684:	60f8      	str	r0, [r7, #12]
 8001686:	ed87 0a02 	vstr	s0, [r7, #8]
 800168a:	edc7 0a01 	vstr	s1, [r7, #4]
    float gravity_compensate_plotter = motor->En->plotter_mass * motor->En->g * sin(q) * (s + motor->En->offset);
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	ed93 7a01 	vldr	s14, [r3, #4]
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	edd3 7a00 	vldr	s15, [r3]
 800169e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016a2:	ee17 0a90 	vmov	r0, s15
 80016a6:	f7fe ff1b 	bl	80004e0 <__aeabi_f2d>
 80016aa:	4604      	mov	r4, r0
 80016ac:	460d      	mov	r5, r1
 80016ae:	68b8      	ldr	r0, [r7, #8]
 80016b0:	f7fe ff16 	bl	80004e0 <__aeabi_f2d>
 80016b4:	4602      	mov	r2, r0
 80016b6:	460b      	mov	r3, r1
 80016b8:	ec43 2b10 	vmov	d0, r2, r3
 80016bc:	f011 fdf0 	bl	80132a0 <sin>
 80016c0:	ec53 2b10 	vmov	r2, r3, d0
 80016c4:	4620      	mov	r0, r4
 80016c6:	4629      	mov	r1, r5
 80016c8:	f7fe ff62 	bl	8000590 <__aeabi_dmul>
 80016cc:	4602      	mov	r2, r0
 80016ce:	460b      	mov	r3, r1
 80016d0:	4614      	mov	r4, r2
 80016d2:	461d      	mov	r5, r3
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	ed93 7a05 	vldr	s14, [r3, #20]
 80016dc:	edd7 7a01 	vldr	s15, [r7, #4]
 80016e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016e4:	ee17 0a90 	vmov	r0, s15
 80016e8:	f7fe fefa 	bl	80004e0 <__aeabi_f2d>
 80016ec:	4602      	mov	r2, r0
 80016ee:	460b      	mov	r3, r1
 80016f0:	4620      	mov	r0, r4
 80016f2:	4629      	mov	r1, r5
 80016f4:	f7fe ff4c 	bl	8000590 <__aeabi_dmul>
 80016f8:	4602      	mov	r2, r0
 80016fa:	460b      	mov	r3, r1
 80016fc:	4610      	mov	r0, r2
 80016fe:	4619      	mov	r1, r3
 8001700:	f7ff fa28 	bl	8000b54 <__aeabi_d2f>
 8001704:	4603      	mov	r3, r0
 8001706:	61fb      	str	r3, [r7, #28]

    float gravity_compensate_rail = motor->En->slide_rail_mass * motor->En->g * sin(q) * (motor->En->c);
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	685b      	ldr	r3, [r3, #4]
 800170c:	ed93 7a02 	vldr	s14, [r3, #8]
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	edd3 7a00 	vldr	s15, [r3]
 8001718:	ee67 7a27 	vmul.f32	s15, s14, s15
 800171c:	ee17 0a90 	vmov	r0, s15
 8001720:	f7fe fede 	bl	80004e0 <__aeabi_f2d>
 8001724:	4604      	mov	r4, r0
 8001726:	460d      	mov	r5, r1
 8001728:	68b8      	ldr	r0, [r7, #8]
 800172a:	f7fe fed9 	bl	80004e0 <__aeabi_f2d>
 800172e:	4602      	mov	r2, r0
 8001730:	460b      	mov	r3, r1
 8001732:	ec43 2b10 	vmov	d0, r2, r3
 8001736:	f011 fdb3 	bl	80132a0 <sin>
 800173a:	ec53 2b10 	vmov	r2, r3, d0
 800173e:	4620      	mov	r0, r4
 8001740:	4629      	mov	r1, r5
 8001742:	f7fe ff25 	bl	8000590 <__aeabi_dmul>
 8001746:	4602      	mov	r2, r0
 8001748:	460b      	mov	r3, r1
 800174a:	4614      	mov	r4, r2
 800174c:	461d      	mov	r5, r3
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	68db      	ldr	r3, [r3, #12]
 8001754:	4618      	mov	r0, r3
 8001756:	f7fe fec3 	bl	80004e0 <__aeabi_f2d>
 800175a:	4602      	mov	r2, r0
 800175c:	460b      	mov	r3, r1
 800175e:	4620      	mov	r0, r4
 8001760:	4629      	mov	r1, r5
 8001762:	f7fe ff15 	bl	8000590 <__aeabi_dmul>
 8001766:	4602      	mov	r2, r0
 8001768:	460b      	mov	r3, r1
 800176a:	4610      	mov	r0, r2
 800176c:	4619      	mov	r1, r3
 800176e:	f7ff f9f1 	bl	8000b54 <__aeabi_d2f>
 8001772:	4603      	mov	r3, r0
 8001774:	61bb      	str	r3, [r7, #24]

    float transfer_function = motor->Mx->R / motor->Mx->Kt;
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001786:	f7ff f82d 	bl	80007e4 <__aeabi_ddiv>
 800178a:	4602      	mov	r2, r0
 800178c:	460b      	mov	r3, r1
 800178e:	4610      	mov	r0, r2
 8001790:	4619      	mov	r1, r3
 8001792:	f7ff f9df 	bl	8000b54 <__aeabi_d2f>
 8001796:	4603      	mov	r3, r0
 8001798:	617b      	str	r3, [r7, #20]

    float v = (gravity_compensate_plotter - gravity_compensate_rail) * transfer_function;
 800179a:	ed97 7a07 	vldr	s14, [r7, #28]
 800179e:	edd7 7a06 	vldr	s15, [r7, #24]
 80017a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017a6:	ed97 7a05 	vldr	s14, [r7, #20]
 80017aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017ae:	edc7 7a04 	vstr	s15, [r7, #16]

    return mapf(v, -motor->Mx->V_max, motor->Mx->V_max, -motor->Mx->U_max, motor->Mx->U_max);
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80017ba:	4610      	mov	r0, r2
 80017bc:	4619      	mov	r1, r3
 80017be:	f7ff f9c9 	bl	8000b54 <__aeabi_d2f>
 80017c2:	4603      	mov	r3, r0
 80017c4:	ee07 3a90 	vmov	s15, r3
 80017c8:	eeb1 8a67 	vneg.f32	s16, s15
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80017d4:	4610      	mov	r0, r2
 80017d6:	4619      	mov	r1, r3
 80017d8:	f7ff f9bc 	bl	8000b54 <__aeabi_d2f>
 80017dc:	4604      	mov	r4, r0
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80017e6:	4610      	mov	r0, r2
 80017e8:	4619      	mov	r1, r3
 80017ea:	f7ff f9b3 	bl	8000b54 <__aeabi_d2f>
 80017ee:	4603      	mov	r3, r0
 80017f0:	ee07 3a90 	vmov	s15, r3
 80017f4:	eef1 8a67 	vneg.f32	s17, s15
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001800:	4610      	mov	r0, r2
 8001802:	4619      	mov	r1, r3
 8001804:	f7ff f9a6 	bl	8000b54 <__aeabi_d2f>
 8001808:	4603      	mov	r3, r0
 800180a:	ee02 3a10 	vmov	s4, r3
 800180e:	eef0 1a68 	vmov.f32	s3, s17
 8001812:	ee01 4a10 	vmov	s2, r4
 8001816:	eef0 0a48 	vmov.f32	s1, s16
 800181a:	ed97 0a04 	vldr	s0, [r7, #16]
 800181e:	f000 fad8 	bl	8001dd2 <mapf>
 8001822:	eef0 7a40 	vmov.f32	s15, s0
}
 8001826:	eeb0 0a67 	vmov.f32	s0, s15
 800182a:	3720      	adds	r7, #32
 800182c:	46bd      	mov	sp, r7
 800182e:	ecbd 8b02 	vpop	{d8}
 8001832:	bdb0      	pop	{r4, r5, r7, pc}

08001834 <PRISMATIC_MOTOR_FFD_Init>:

void PRISMATIC_MOTOR_FFD_Init(DC_MOTOR_FFeedward *motor, Motor_Constant_Structure *_Mx) {
 8001834:	b480      	push	{r7}
 8001836:	b083      	sub	sp, #12
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
 800183c:	6039      	str	r1, [r7, #0]
    motor->Mx = _Mx;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	683a      	ldr	r2, [r7, #0]
 8001842:	601a      	str	r2, [r3, #0]
}
 8001844:	bf00      	nop
 8001846:	370c      	adds	r7, #12
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr

08001850 <PRISMATIC_MOTOR_FFD_Compute>:

float PRISMATIC_MOTOR_FFD_Compute(DC_MOTOR_FFeedward *motor, float sd) {
 8001850:	b5b0      	push	{r4, r5, r7, lr}
 8001852:	ed2d 8b02 	vpush	{d8}
 8001856:	b084      	sub	sp, #16
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
 800185c:	ed87 0a00 	vstr	s0, [r7]
    float transfer_function = (motor->Mx->B * motor->Mx->R  + motor->Mx->Ke * motor->Mx->Kt) / motor->Mx->Kt;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001870:	f7fe fe8e 	bl	8000590 <__aeabi_dmul>
 8001874:	4602      	mov	r2, r0
 8001876:	460b      	mov	r3, r1
 8001878:	4614      	mov	r4, r2
 800187a:	461d      	mov	r5, r3
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800188c:	f7fe fe80 	bl	8000590 <__aeabi_dmul>
 8001890:	4602      	mov	r2, r0
 8001892:	460b      	mov	r3, r1
 8001894:	4620      	mov	r0, r4
 8001896:	4629      	mov	r1, r5
 8001898:	f7fe fcc4 	bl	8000224 <__adddf3>
 800189c:	4602      	mov	r2, r0
 800189e:	460b      	mov	r3, r1
 80018a0:	4610      	mov	r0, r2
 80018a2:	4619      	mov	r1, r3
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80018ac:	f7fe ff9a 	bl	80007e4 <__aeabi_ddiv>
 80018b0:	4602      	mov	r2, r0
 80018b2:	460b      	mov	r3, r1
 80018b4:	4610      	mov	r0, r2
 80018b6:	4619      	mov	r1, r3
 80018b8:	f7ff f94c 	bl	8000b54 <__aeabi_d2f>
 80018bc:	4603      	mov	r3, r0
 80018be:	60fb      	str	r3, [r7, #12]

    float v = sd * transfer_function;
 80018c0:	ed97 7a00 	vldr	s14, [r7]
 80018c4:	edd7 7a03 	vldr	s15, [r7, #12]
 80018c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018cc:	edc7 7a02 	vstr	s15, [r7, #8]

    return mapf(v, -motor->Mx->V_max, motor->Mx->V_max, -motor->Mx->U_max, motor->Mx->U_max);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80018d8:	4610      	mov	r0, r2
 80018da:	4619      	mov	r1, r3
 80018dc:	f7ff f93a 	bl	8000b54 <__aeabi_d2f>
 80018e0:	4603      	mov	r3, r0
 80018e2:	ee07 3a90 	vmov	s15, r3
 80018e6:	eeb1 8a67 	vneg.f32	s16, s15
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80018f2:	4610      	mov	r0, r2
 80018f4:	4619      	mov	r1, r3
 80018f6:	f7ff f92d 	bl	8000b54 <__aeabi_d2f>
 80018fa:	4604      	mov	r4, r0
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001904:	4610      	mov	r0, r2
 8001906:	4619      	mov	r1, r3
 8001908:	f7ff f924 	bl	8000b54 <__aeabi_d2f>
 800190c:	4603      	mov	r3, r0
 800190e:	ee07 3a90 	vmov	s15, r3
 8001912:	eef1 8a67 	vneg.f32	s17, s15
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800191e:	4610      	mov	r0, r2
 8001920:	4619      	mov	r1, r3
 8001922:	f7ff f917 	bl	8000b54 <__aeabi_d2f>
 8001926:	4603      	mov	r3, r0
 8001928:	ee02 3a10 	vmov	s4, r3
 800192c:	eef0 1a68 	vmov.f32	s3, s17
 8001930:	ee01 4a10 	vmov	s2, r4
 8001934:	eef0 0a48 	vmov.f32	s1, s16
 8001938:	ed97 0a02 	vldr	s0, [r7, #8]
 800193c:	f000 fa49 	bl	8001dd2 <mapf>
 8001940:	eef0 7a40 	vmov.f32	s15, s0
}
 8001944:	eeb0 0a67 	vmov.f32	s0, s15
 8001948:	3710      	adds	r7, #16
 800194a:	46bd      	mov	sp, r7
 800194c:	ecbd 8b02 	vpop	{d8}
 8001950:	bdb0      	pop	{r4, r5, r7, pc}

08001952 <PRISMATIC_MOTOR_DFD_Init>:

void PRISMATIC_MOTOR_DFD_Init(DC_MOTOR_DFeedward *motor, Motor_Constant_Structure *_Mx, Environment *_En){
 8001952:	b480      	push	{r7}
 8001954:	b085      	sub	sp, #20
 8001956:	af00      	add	r7, sp, #0
 8001958:	60f8      	str	r0, [r7, #12]
 800195a:	60b9      	str	r1, [r7, #8]
 800195c:	607a      	str	r2, [r7, #4]
    motor->Mx = _Mx;
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	68ba      	ldr	r2, [r7, #8]
 8001962:	601a      	str	r2, [r3, #0]
    motor->En = _En;
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	687a      	ldr	r2, [r7, #4]
 8001968:	605a      	str	r2, [r3, #4]
}
 800196a:	bf00      	nop
 800196c:	3714      	adds	r7, #20
 800196e:	46bd      	mov	sp, r7
 8001970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001974:	4770      	bx	lr

08001976 <PRISMATIC_MOTOR_DFD_Compute>:

float PRISMATIC_MOTOR_DFD_Compute(DC_MOTOR_DFeedward *motor, float q, float qd, float s){
 8001976:	b5b0      	push	{r4, r5, r7, lr}
 8001978:	ed2d 8b02 	vpush	{d8}
 800197c:	b088      	sub	sp, #32
 800197e:	af00      	add	r7, sp, #0
 8001980:	60f8      	str	r0, [r7, #12]
 8001982:	ed87 0a02 	vstr	s0, [r7, #8]
 8001986:	edc7 0a01 	vstr	s1, [r7, #4]
 800198a:	ed87 1a00 	vstr	s2, [r7]
    float gravity_compensate_plotter = motor->En->plotter_mass * motor->En->g * cos(q);
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	ed93 7a01 	vldr	s14, [r3, #4]
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	edd3 7a00 	vldr	s15, [r3]
 800199e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019a2:	ee17 0a90 	vmov	r0, s15
 80019a6:	f7fe fd9b 	bl	80004e0 <__aeabi_f2d>
 80019aa:	4604      	mov	r4, r0
 80019ac:	460d      	mov	r5, r1
 80019ae:	68b8      	ldr	r0, [r7, #8]
 80019b0:	f7fe fd96 	bl	80004e0 <__aeabi_f2d>
 80019b4:	4602      	mov	r2, r0
 80019b6:	460b      	mov	r3, r1
 80019b8:	ec43 2b10 	vmov	d0, r2, r3
 80019bc:	f011 fc1c 	bl	80131f8 <cos>
 80019c0:	ec53 2b10 	vmov	r2, r3, d0
 80019c4:	4620      	mov	r0, r4
 80019c6:	4629      	mov	r1, r5
 80019c8:	f7fe fde2 	bl	8000590 <__aeabi_dmul>
 80019cc:	4602      	mov	r2, r0
 80019ce:	460b      	mov	r3, r1
 80019d0:	4610      	mov	r0, r2
 80019d2:	4619      	mov	r1, r3
 80019d4:	f7ff f8be 	bl	8000b54 <__aeabi_d2f>
 80019d8:	4603      	mov	r3, r0
 80019da:	61fb      	str	r3, [r7, #28]

    float centrifugal_force = motor->En->plotter_mass * qd * qd * s;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	ed93 7a01 	vldr	s14, [r3, #4]
 80019e4:	edd7 7a01 	vldr	s15, [r7, #4]
 80019e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019ec:	edd7 7a01 	vldr	s15, [r7, #4]
 80019f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019f4:	ed97 7a00 	vldr	s14, [r7]
 80019f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019fc:	edc7 7a06 	vstr	s15, [r7, #24]

    float transfer_function = (motor->Mx->R * motor->En->prismatic_pulley_radius) / motor->Mx->Kt;
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	691b      	ldr	r3, [r3, #16]
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f7fe fd66 	bl	80004e0 <__aeabi_f2d>
 8001a14:	4602      	mov	r2, r0
 8001a16:	460b      	mov	r3, r1
 8001a18:	4620      	mov	r0, r4
 8001a1a:	4629      	mov	r1, r5
 8001a1c:	f7fe fdb8 	bl	8000590 <__aeabi_dmul>
 8001a20:	4602      	mov	r2, r0
 8001a22:	460b      	mov	r3, r1
 8001a24:	4610      	mov	r0, r2
 8001a26:	4619      	mov	r1, r3
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001a30:	f7fe fed8 	bl	80007e4 <__aeabi_ddiv>
 8001a34:	4602      	mov	r2, r0
 8001a36:	460b      	mov	r3, r1
 8001a38:	4610      	mov	r0, r2
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	f7ff f88a 	bl	8000b54 <__aeabi_d2f>
 8001a40:	4603      	mov	r3, r0
 8001a42:	617b      	str	r3, [r7, #20]

    float v = (gravity_compensate_plotter + centrifugal_force) * transfer_function;
 8001a44:	ed97 7a07 	vldr	s14, [r7, #28]
 8001a48:	edd7 7a06 	vldr	s15, [r7, #24]
 8001a4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a50:	ed97 7a05 	vldr	s14, [r7, #20]
 8001a54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a58:	edc7 7a04 	vstr	s15, [r7, #16]

    return mapf(v, -motor->Mx->V_max, motor->Mx->V_max, -motor->Mx->U_max, motor->Mx->U_max);
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001a64:	4610      	mov	r0, r2
 8001a66:	4619      	mov	r1, r3
 8001a68:	f7ff f874 	bl	8000b54 <__aeabi_d2f>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	ee07 3a90 	vmov	s15, r3
 8001a72:	eeb1 8a67 	vneg.f32	s16, s15
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001a7e:	4610      	mov	r0, r2
 8001a80:	4619      	mov	r1, r3
 8001a82:	f7ff f867 	bl	8000b54 <__aeabi_d2f>
 8001a86:	4604      	mov	r4, r0
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001a90:	4610      	mov	r0, r2
 8001a92:	4619      	mov	r1, r3
 8001a94:	f7ff f85e 	bl	8000b54 <__aeabi_d2f>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	ee07 3a90 	vmov	s15, r3
 8001a9e:	eef1 8a67 	vneg.f32	s17, s15
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001aaa:	4610      	mov	r0, r2
 8001aac:	4619      	mov	r1, r3
 8001aae:	f7ff f851 	bl	8000b54 <__aeabi_d2f>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	ee02 3a10 	vmov	s4, r3
 8001ab8:	eef0 1a68 	vmov.f32	s3, s17
 8001abc:	ee01 4a10 	vmov	s2, r4
 8001ac0:	eef0 0a48 	vmov.f32	s1, s16
 8001ac4:	ed97 0a04 	vldr	s0, [r7, #16]
 8001ac8:	f000 f983 	bl	8001dd2 <mapf>
 8001acc:	eef0 7a40 	vmov.f32	s15, s0
}
 8001ad0:	eeb0 0a67 	vmov.f32	s0, s15
 8001ad4:	3720      	adds	r7, #32
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	ecbd 8b02 	vpop	{d8}
 8001adc:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001ae0 <FIR_init>:
 *      Author: transporter
 */
#include "FIR.h"
#include "arm_math.h"

void FIR_init(FIR *fir, uint16_t numTaps, float cutoffFreq, float samplingFreq) {
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	ed2d 8b02 	vpush	{d8}
 8001ae6:	b08a      	sub	sp, #40	@ 0x28
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	60f8      	str	r0, [r7, #12]
 8001aec:	460b      	mov	r3, r1
 8001aee:	ed87 0a01 	vstr	s0, [r7, #4]
 8001af2:	edc7 0a00 	vstr	s1, [r7]
 8001af6:	817b      	strh	r3, [r7, #10]
    // Make sure numTaps is odd
    if (numTaps % 2 == 0) {
 8001af8:	897b      	ldrh	r3, [r7, #10]
 8001afa:	f003 0301 	and.w	r3, r3, #1
 8001afe:	b29b      	uxth	r3, r3
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d102      	bne.n	8001b0a <FIR_init+0x2a>
        numTaps += 1;
 8001b04:	897b      	ldrh	r3, [r7, #10]
 8001b06:	3301      	adds	r3, #1
 8001b08:	817b      	strh	r3, [r7, #10]
    }

    fir->numTaps = numTaps;
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	897a      	ldrh	r2, [r7, #10]
 8001b0e:	811a      	strh	r2, [r3, #8]
    fir->bufferIndex = 0;
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	2200      	movs	r2, #0
 8001b14:	815a      	strh	r2, [r3, #10]

    // Allocate memory for coefficients and buffer
    fir->coeffs = (float*)malloc(numTaps * sizeof(float));
 8001b16:	897b      	ldrh	r3, [r7, #10]
 8001b18:	009b      	lsls	r3, r3, #2
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f011 fa64 	bl	8012fe8 <malloc>
 8001b20:	4603      	mov	r3, r0
 8001b22:	461a      	mov	r2, r3
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	601a      	str	r2, [r3, #0]
    fir->buffer = (float*)malloc(numTaps * sizeof(float));
 8001b28:	897b      	ldrh	r3, [r7, #10]
 8001b2a:	009b      	lsls	r3, r3, #2
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f011 fa5b 	bl	8012fe8 <malloc>
 8001b32:	4603      	mov	r3, r0
 8001b34:	461a      	mov	r2, r3
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	605a      	str	r2, [r3, #4]

    if (fir->coeffs != NULL && fir->buffer != NULL) {
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	f000 80e0 	beq.w	8001d04 <FIR_init+0x224>
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	f000 80db 	beq.w	8001d04 <FIR_init+0x224>
        // Clear buffer
        for (uint16_t i = 0; i < numTaps; i++) {
 8001b4e:	2300      	movs	r3, #0
 8001b50:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001b52:	e00a      	b.n	8001b6a <FIR_init+0x8a>
            fir->buffer[i] = 0.0f;
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	685a      	ldr	r2, [r3, #4]
 8001b58:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001b5a:	009b      	lsls	r3, r3, #2
 8001b5c:	4413      	add	r3, r2
 8001b5e:	f04f 0200 	mov.w	r2, #0
 8001b62:	601a      	str	r2, [r3, #0]
        for (uint16_t i = 0; i < numTaps; i++) {
 8001b64:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001b66:	3301      	adds	r3, #1
 8001b68:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001b6a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001b6c:	897b      	ldrh	r3, [r7, #10]
 8001b6e:	429a      	cmp	r2, r3
 8001b70:	d3f0      	bcc.n	8001b54 <FIR_init+0x74>
        }

        // Calculate normalized cutoff frequency (0 to 0.5)
        float omega = cutoffFreq / samplingFreq;
 8001b72:	edd7 6a01 	vldr	s13, [r7, #4]
 8001b76:	ed97 7a00 	vldr	s14, [r7]
 8001b7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b7e:	edc7 7a06 	vstr	s15, [r7, #24]

        // Calculate filter coefficients (low-pass)
        int16_t half_taps = numTaps / 2;
 8001b82:	897b      	ldrh	r3, [r7, #10]
 8001b84:	085b      	lsrs	r3, r3, #1
 8001b86:	b29b      	uxth	r3, r3
 8001b88:	82fb      	strh	r3, [r7, #22]
        for (int16_t i = 0; i < numTaps; i++) {
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001b8e:	e077      	b.n	8001c80 <FIR_init+0x1a0>
            if (i == half_taps) {
 8001b90:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 8001b94:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001b98:	429a      	cmp	r2, r3
 8001b9a:	d10c      	bne.n	8001bb6 <FIR_init+0xd6>
                // Center tap
                fir->coeffs[i] = 2.0f * omega;
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	681a      	ldr	r2, [r3, #0]
 8001ba0:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001ba4:	009b      	lsls	r3, r3, #2
 8001ba6:	4413      	add	r3, r2
 8001ba8:	edd7 7a06 	vldr	s15, [r7, #24]
 8001bac:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001bb0:	edc3 7a00 	vstr	s15, [r3]
 8001bb4:	e02c      	b.n	8001c10 <FIR_init+0x130>
            } else {
                // Side taps
                int16_t n = i - half_taps;
 8001bb6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001bb8:	8afb      	ldrh	r3, [r7, #22]
 8001bba:	1ad3      	subs	r3, r2, r3
 8001bbc:	b29b      	uxth	r3, r3
 8001bbe:	82bb      	strh	r3, [r7, #20]
                fir->coeffs[i] = sinf(2.0f * PI * omega * n) / (PI * n);
 8001bc0:	edd7 7a06 	vldr	s15, [r7, #24]
 8001bc4:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8001d10 <FIR_init+0x230>
 8001bc8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001bcc:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001bd0:	ee07 3a90 	vmov	s15, r3
 8001bd4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bdc:	eeb0 0a67 	vmov.f32	s0, s15
 8001be0:	f011 fc34 	bl	801344c <sinf>
 8001be4:	eef0 6a40 	vmov.f32	s13, s0
 8001be8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001bec:	ee07 3a90 	vmov	s15, r3
 8001bf0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bf4:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8001d14 <FIR_init+0x234>
 8001bf8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001c04:	009b      	lsls	r3, r3, #2
 8001c06:	4413      	add	r3, r2
 8001c08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c0c:	edc3 7a00 	vstr	s15, [r3]
            }

            // Apply Hamming window
            fir->coeffs[i] *= (0.54f - 0.46f * cosf(2.0f * PI * i / (numTaps - 1)));
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	681a      	ldr	r2, [r3, #0]
 8001c14:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001c18:	009b      	lsls	r3, r3, #2
 8001c1a:	4413      	add	r3, r2
 8001c1c:	ed93 8a00 	vldr	s16, [r3]
 8001c20:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001c24:	ee07 3a90 	vmov	s15, r3
 8001c28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c2c:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8001d10 <FIR_init+0x230>
 8001c30:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001c34:	897b      	ldrh	r3, [r7, #10]
 8001c36:	3b01      	subs	r3, #1
 8001c38:	ee07 3a90 	vmov	s15, r3
 8001c3c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c40:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001c44:	eeb0 0a66 	vmov.f32	s0, s13
 8001c48:	f011 fbbc 	bl	80133c4 <cosf>
 8001c4c:	eef0 7a40 	vmov.f32	s15, s0
 8001c50:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8001d18 <FIR_init+0x238>
 8001c54:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c58:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8001d1c <FIR_init+0x23c>
 8001c5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	681a      	ldr	r2, [r3, #0]
 8001c64:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001c68:	009b      	lsls	r3, r3, #2
 8001c6a:	4413      	add	r3, r2
 8001c6c:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001c70:	edc3 7a00 	vstr	s15, [r3]
        for (int16_t i = 0; i < numTaps; i++) {
 8001c74:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001c78:	b29b      	uxth	r3, r3
 8001c7a:	3301      	adds	r3, #1
 8001c7c:	b29b      	uxth	r3, r3
 8001c7e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001c80:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 8001c84:	897b      	ldrh	r3, [r7, #10]
 8001c86:	429a      	cmp	r2, r3
 8001c88:	db82      	blt.n	8001b90 <FIR_init+0xb0>
        }

        // Normalize gain
        float sum = 0.0f;
 8001c8a:	f04f 0300 	mov.w	r3, #0
 8001c8e:	623b      	str	r3, [r7, #32]
        for (uint16_t i = 0; i < numTaps; i++) {
 8001c90:	2300      	movs	r3, #0
 8001c92:	83fb      	strh	r3, [r7, #30]
 8001c94:	e00f      	b.n	8001cb6 <FIR_init+0x1d6>
            sum += fir->coeffs[i];
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681a      	ldr	r2, [r3, #0]
 8001c9a:	8bfb      	ldrh	r3, [r7, #30]
 8001c9c:	009b      	lsls	r3, r3, #2
 8001c9e:	4413      	add	r3, r2
 8001ca0:	edd3 7a00 	vldr	s15, [r3]
 8001ca4:	ed97 7a08 	vldr	s14, [r7, #32]
 8001ca8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cac:	edc7 7a08 	vstr	s15, [r7, #32]
        for (uint16_t i = 0; i < numTaps; i++) {
 8001cb0:	8bfb      	ldrh	r3, [r7, #30]
 8001cb2:	3301      	adds	r3, #1
 8001cb4:	83fb      	strh	r3, [r7, #30]
 8001cb6:	8bfa      	ldrh	r2, [r7, #30]
 8001cb8:	897b      	ldrh	r3, [r7, #10]
 8001cba:	429a      	cmp	r2, r3
 8001cbc:	d3eb      	bcc.n	8001c96 <FIR_init+0x1b6>
        }

        if (sum != 0.0f) {
 8001cbe:	edd7 7a08 	vldr	s15, [r7, #32]
 8001cc2:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001cc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cca:	d01b      	beq.n	8001d04 <FIR_init+0x224>
            for (uint16_t i = 0; i < numTaps; i++) {
 8001ccc:	2300      	movs	r3, #0
 8001cce:	83bb      	strh	r3, [r7, #28]
 8001cd0:	e014      	b.n	8001cfc <FIR_init+0x21c>
                fir->coeffs[i] /= sum;
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	681a      	ldr	r2, [r3, #0]
 8001cd6:	8bbb      	ldrh	r3, [r7, #28]
 8001cd8:	009b      	lsls	r3, r3, #2
 8001cda:	4413      	add	r3, r2
 8001cdc:	edd3 6a00 	vldr	s13, [r3]
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	8bbb      	ldrh	r3, [r7, #28]
 8001ce6:	009b      	lsls	r3, r3, #2
 8001ce8:	4413      	add	r3, r2
 8001cea:	ed97 7a08 	vldr	s14, [r7, #32]
 8001cee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cf2:	edc3 7a00 	vstr	s15, [r3]
            for (uint16_t i = 0; i < numTaps; i++) {
 8001cf6:	8bbb      	ldrh	r3, [r7, #28]
 8001cf8:	3301      	adds	r3, #1
 8001cfa:	83bb      	strh	r3, [r7, #28]
 8001cfc:	8bba      	ldrh	r2, [r7, #28]
 8001cfe:	897b      	ldrh	r3, [r7, #10]
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d3e6      	bcc.n	8001cd2 <FIR_init+0x1f2>
            }
        }
    }
}
 8001d04:	bf00      	nop
 8001d06:	3728      	adds	r7, #40	@ 0x28
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	ecbd 8b02 	vpop	{d8}
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	40c90fdb 	.word	0x40c90fdb
 8001d14:	40490fdb 	.word	0x40490fdb
 8001d18:	3eeb851f 	.word	0x3eeb851f
 8001d1c:	3f0a3d71 	.word	0x3f0a3d71

08001d20 <FIR_process>:

float FIR_process(FIR *fir, float input) {
 8001d20:	b480      	push	{r7}
 8001d22:	b085      	sub	sp, #20
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
 8001d28:	ed87 0a00 	vstr	s0, [r7]
    // Update circular buffer with new input
    fir->buffer[fir->bufferIndex] = input;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	685a      	ldr	r2, [r3, #4]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	895b      	ldrh	r3, [r3, #10]
 8001d34:	009b      	lsls	r3, r3, #2
 8001d36:	4413      	add	r3, r2
 8001d38:	683a      	ldr	r2, [r7, #0]
 8001d3a:	601a      	str	r2, [r3, #0]

    // Compute output (convolution)
    float output = 0.0f;
 8001d3c:	f04f 0300 	mov.w	r3, #0
 8001d40:	60fb      	str	r3, [r7, #12]
    uint16_t index = fir->bufferIndex;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	895b      	ldrh	r3, [r3, #10]
 8001d46:	817b      	strh	r3, [r7, #10]

    for (uint16_t i = 0; i < fir->numTaps; i++) {
 8001d48:	2300      	movs	r3, #0
 8001d4a:	813b      	strh	r3, [r7, #8]
 8001d4c:	e023      	b.n	8001d96 <FIR_process+0x76>
        output += fir->buffer[index] * fir->coeffs[i];
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	685a      	ldr	r2, [r3, #4]
 8001d52:	897b      	ldrh	r3, [r7, #10]
 8001d54:	009b      	lsls	r3, r3, #2
 8001d56:	4413      	add	r3, r2
 8001d58:	ed93 7a00 	vldr	s14, [r3]
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681a      	ldr	r2, [r3, #0]
 8001d60:	893b      	ldrh	r3, [r7, #8]
 8001d62:	009b      	lsls	r3, r3, #2
 8001d64:	4413      	add	r3, r2
 8001d66:	edd3 7a00 	vldr	s15, [r3]
 8001d6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d6e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001d72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d76:	edc7 7a03 	vstr	s15, [r7, #12]

        // Move back in circular buffer
        if (index == 0) {
 8001d7a:	897b      	ldrh	r3, [r7, #10]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d104      	bne.n	8001d8a <FIR_process+0x6a>
            index = fir->numTaps - 1;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	891b      	ldrh	r3, [r3, #8]
 8001d84:	3b01      	subs	r3, #1
 8001d86:	817b      	strh	r3, [r7, #10]
 8001d88:	e002      	b.n	8001d90 <FIR_process+0x70>
        } else {
            index--;
 8001d8a:	897b      	ldrh	r3, [r7, #10]
 8001d8c:	3b01      	subs	r3, #1
 8001d8e:	817b      	strh	r3, [r7, #10]
    for (uint16_t i = 0; i < fir->numTaps; i++) {
 8001d90:	893b      	ldrh	r3, [r7, #8]
 8001d92:	3301      	adds	r3, #1
 8001d94:	813b      	strh	r3, [r7, #8]
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	891b      	ldrh	r3, [r3, #8]
 8001d9a:	893a      	ldrh	r2, [r7, #8]
 8001d9c:	429a      	cmp	r2, r3
 8001d9e:	d3d6      	bcc.n	8001d4e <FIR_process+0x2e>
        }
    }

    // Update buffer index for next input
    fir->bufferIndex++;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	895b      	ldrh	r3, [r3, #10]
 8001da4:	3301      	adds	r3, #1
 8001da6:	b29a      	uxth	r2, r3
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	815a      	strh	r2, [r3, #10]
    if (fir->bufferIndex >= fir->numTaps) {
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	895a      	ldrh	r2, [r3, #10]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	891b      	ldrh	r3, [r3, #8]
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d302      	bcc.n	8001dbe <FIR_process+0x9e>
        fir->bufferIndex = 0;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2200      	movs	r2, #0
 8001dbc:	815a      	strh	r2, [r3, #10]
    }

    return output;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	ee07 3a90 	vmov	s15, r3
}
 8001dc4:	eeb0 0a67 	vmov.f32	s0, s15
 8001dc8:	3714      	adds	r7, #20
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr

08001dd2 <mapf>:

}

//Scaling a range of value
float mapf(float input, float min_input, float max_input, float min_output,
		float max_output) {
 8001dd2:	b480      	push	{r7}
 8001dd4:	b089      	sub	sp, #36	@ 0x24
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	ed87 0a05 	vstr	s0, [r7, #20]
 8001ddc:	edc7 0a04 	vstr	s1, [r7, #16]
 8001de0:	ed87 1a03 	vstr	s2, [r7, #12]
 8001de4:	edc7 1a02 	vstr	s3, [r7, #8]
 8001de8:	ed87 2a01 	vstr	s4, [r7, #4]

	// First, find the ratio of the input within the input range
	float input_ratio = (input - min_input) / (max_input - min_input);
 8001dec:	ed97 7a05 	vldr	s14, [r7, #20]
 8001df0:	edd7 7a04 	vldr	s15, [r7, #16]
 8001df4:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001df8:	ed97 7a03 	vldr	s14, [r7, #12]
 8001dfc:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e00:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001e04:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e08:	edc7 7a07 	vstr	s15, [r7, #28]
	// Then, scale this ratio to the output range
	float output = (input_ratio * (max_output - min_output)) + min_output;
 8001e0c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001e10:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e14:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001e18:	edd7 7a07 	vldr	s15, [r7, #28]
 8001e1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e20:	ed97 7a02 	vldr	s14, [r7, #8]
 8001e24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e28:	edc7 7a06 	vstr	s15, [r7, #24]

	return output;
 8001e2c:	69bb      	ldr	r3, [r7, #24]
 8001e2e:	ee07 3a90 	vmov	s15, r3
}
 8001e32:	eeb0 0a67 	vmov.f32	s0, s15
 8001e36:	3724      	adds	r7, #36	@ 0x24
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr

08001e40 <modbus_1t5_Timeout>:
void Modbus_frame_response();
void modbus_ErrorTimeout(UART_HandleTypeDef* huart);

// function for interrupt
void modbus_1t5_Timeout()
{
 8001e40:	b480      	push	{r7}
 8001e42:	af00      	add	r7, sp, #0
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 8001e44:	4b0d      	ldr	r3, [pc, #52]	@ (8001e7c <modbus_1t5_Timeout+0x3c>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	2201      	movs	r2, #1
 8001e4a:	751a      	strb	r2, [r3, #20]
	//set 3t5 Timer
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 8001e4c:	4b0b      	ldr	r3, [pc, #44]	@ (8001e7c <modbus_1t5_Timeout+0x3c>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	691b      	ldr	r3, [r3, #16]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	2200      	movs	r2, #0
 8001e56:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_ENABLE(hModbus->htim);
 8001e58:	4b08      	ldr	r3, [pc, #32]	@ (8001e7c <modbus_1t5_Timeout+0x3c>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	691b      	ldr	r3, [r3, #16]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	681a      	ldr	r2, [r3, #0]
 8001e62:	4b06      	ldr	r3, [pc, #24]	@ (8001e7c <modbus_1t5_Timeout+0x3c>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	691b      	ldr	r3, [r3, #16]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f042 0201 	orr.w	r2, r2, #1
 8001e6e:	601a      	str	r2, [r3, #0]
}
 8001e70:	bf00      	nop
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr
 8001e7a:	bf00      	nop
 8001e7c:	20000634 	.word	0x20000634

08001e80 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b083      	sub	sp, #12
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 8001e88:	4b04      	ldr	r3, [pc, #16]	@ (8001e9c <modbus_3t5_Timeout+0x1c>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	755a      	strb	r2, [r3, #21]

}
 8001e90:	bf00      	nop
 8001e92:	370c      	adds	r7, #12
 8001e94:	46bd      	mov	sp, r7
 8001e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9a:	4770      	bx	lr
 8001e9c:	20000634 	.word	0x20000634

08001ea0 <modbus_ErrorTimeout>:

void modbus_ErrorTimeout(UART_HandleTypeDef* huart)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
	if(HAL_UART_GetError(huart)==HAL_UART_ERROR_RTO)
 8001ea8:	6878      	ldr	r0, [r7, #4]
 8001eaa:	f00f fa83 	bl	80113b4 <HAL_UART_GetError>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	2b20      	cmp	r3, #32
 8001eb2:	d101      	bne.n	8001eb8 <modbus_ErrorTimeout+0x18>
	{
		modbus_1t5_Timeout();
 8001eb4:	f7ff ffc4 	bl	8001e40 <modbus_1t5_Timeout>

	}
}
 8001eb8:	bf00      	nop
 8001eba:	3708      	adds	r7, #8
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}

08001ec0 <Modbus_init>:



void Modbus_init(ModbusHandleTypedef* hmodbus,UART_HandleTypeDef* huart,TIM_HandleTypeDef* htim ,u16u8_t* RegisterStartAddress,uint8_t slaveAddress,uint32_t RegisterSize)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b084      	sub	sp, #16
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	60f8      	str	r0, [r7, #12]
 8001ec8:	60b9      	str	r1, [r7, #8]
 8001eca:	607a      	str	r2, [r7, #4]
 8001ecc:	603b      	str	r3, [r7, #0]
	hModbus = hmodbus;
 8001ece:	4a2d      	ldr	r2, [pc, #180]	@ (8001f84 <Modbus_init+0xc4>)
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	6013      	str	r3, [r2, #0]

	hModbus->huart = huart;
 8001ed4:	4b2b      	ldr	r3, [pc, #172]	@ (8001f84 <Modbus_init+0xc4>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	68ba      	ldr	r2, [r7, #8]
 8001eda:	60da      	str	r2, [r3, #12]
	hModbus->htim = htim;
 8001edc:	4b29      	ldr	r3, [pc, #164]	@ (8001f84 <Modbus_init+0xc4>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	687a      	ldr	r2, [r7, #4]
 8001ee2:	611a      	str	r2, [r3, #16]
	hModbus->RegisterAddress = RegisterStartAddress;
 8001ee4:	4b27      	ldr	r3, [pc, #156]	@ (8001f84 <Modbus_init+0xc4>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	683a      	ldr	r2, [r7, #0]
 8001eea:	605a      	str	r2, [r3, #4]
	hModbus->slaveAddress = slaveAddress;
 8001eec:	4b25      	ldr	r3, [pc, #148]	@ (8001f84 <Modbus_init+0xc4>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	7e3a      	ldrb	r2, [r7, #24]
 8001ef2:	701a      	strb	r2, [r3, #0]
	hModbus->RegisterSize = RegisterSize;
 8001ef4:	4b23      	ldr	r3, [pc, #140]	@ (8001f84 <Modbus_init+0xc4>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	69fa      	ldr	r2, [r7, #28]
 8001efa:	609a      	str	r2, [r3, #8]
	//config timer interrupt

	HAL_TIM_RegisterCallback(hmodbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	691b      	ldr	r3, [r3, #16]
 8001f00:	4a21      	ldr	r2, [pc, #132]	@ (8001f88 <Modbus_init+0xc8>)
 8001f02:	210e      	movs	r1, #14
 8001f04:	4618      	mov	r0, r3
 8001f06:	f00d fc79 	bl	800f7fc <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_ReceiverTimeout_Config(hmodbus->huart, 16);
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	68db      	ldr	r3, [r3, #12]
 8001f0e:	2110      	movs	r1, #16
 8001f10:	4618      	mov	r0, r3
 8001f12:	f00f f9f9 	bl	8011308 <HAL_UART_ReceiverTimeout_Config>
	HAL_UART_EnableReceiverTimeout(hmodbus->huart);
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	68db      	ldr	r3, [r3, #12]
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f00f fa10 	bl	8011340 <HAL_UART_EnableReceiverTimeout>

	HAL_UART_RegisterCallback(hmodbus->huart, HAL_UART_ERROR_CB_ID, (void*)modbus_ErrorTimeout);
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	4a19      	ldr	r2, [pc, #100]	@ (8001f8c <Modbus_init+0xcc>)
 8001f26:	2104      	movs	r1, #4
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f00e fcb7 	bl	801089c <HAL_UART_RegisterCallback>
	//HAL_UART_RegisterCallback(hmodbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
	//start Receive
    HAL_UART_Receive_DMA(hModbus->huart,
 8001f2e:	4b15      	ldr	r3, [pc, #84]	@ (8001f84 <Modbus_init+0xc4>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	68d8      	ldr	r0, [r3, #12]
    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 8001f34:	4b13      	ldr	r3, [pc, #76]	@ (8001f84 <Modbus_init+0xc4>)
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	4b12      	ldr	r3, [pc, #72]	@ (8001f84 <Modbus_init+0xc4>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
    HAL_UART_Receive_DMA(hModbus->huart,
 8001f40:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 8001f44:	4413      	add	r3, r2
 8001f46:	3302      	adds	r3, #2
 8001f48:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	f00e fddf 	bl	8010b10 <HAL_UART_Receive_DMA>
			MODBUS_UART_BUFFER_SIZE );


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 8001f52:	4b0c      	ldr	r3, [pc, #48]	@ (8001f84 <Modbus_init+0xc4>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	691b      	ldr	r3, [r3, #16]
 8001f58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f5c:	b2db      	uxtb	r3, r3
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d10c      	bne.n	8001f7c <Modbus_init+0xbc>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 8001f62:	4b08      	ldr	r3, [pc, #32]	@ (8001f84 <Modbus_init+0xc4>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	691b      	ldr	r3, [r3, #16]
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f00c fc23 	bl	800e7b4 <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 8001f6e:	4b05      	ldr	r3, [pc, #20]	@ (8001f84 <Modbus_init+0xc4>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	691b      	ldr	r3, [r3, #16]
 8001f74:	2100      	movs	r1, #0
 8001f76:	4618      	mov	r0, r3
 8001f78:	f00c fe72 	bl	800ec60 <HAL_TIM_OnePulse_Start_IT>
    	}

}
 8001f7c:	bf00      	nop
 8001f7e:	3710      	adds	r7, #16
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	20000634 	.word	0x20000634
 8001f88:	08001e81 	.word	0x08001e81
 8001f8c:	08001ea1 	.word	0x08001ea1

08001f90 <CRC16>:
} ;

unsigned short CRC16 ( puchMsg, usDataLen ) /* The function returns the CRC as a unsigned short type */
unsigned char *puchMsg ; /* message to calculate CRC upon */
unsigned short usDataLen ; /* quantity of bytes in message */
{
 8001f90:	b480      	push	{r7}
 8001f92:	b085      	sub	sp, #20
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
 8001f98:	460b      	mov	r3, r1
 8001f9a:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF ; /* high byte of CRC initialized */
 8001f9c:	23ff      	movs	r3, #255	@ 0xff
 8001f9e:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF ; /* low byte of CRC initialized */
 8001fa0:	23ff      	movs	r3, #255	@ 0xff
 8001fa2:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex ; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 8001fa4:	e013      	b.n	8001fce <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC */
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	1c5a      	adds	r2, r3, #1
 8001faa:	607a      	str	r2, [r7, #4]
 8001fac:	781a      	ldrb	r2, [r3, #0]
 8001fae:	7bbb      	ldrb	r3, [r7, #14]
 8001fb0:	4053      	eors	r3, r2
 8001fb2:	b2db      	uxtb	r3, r3
 8001fb4:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 8001fb6:	4a10      	ldr	r2, [pc, #64]	@ (8001ff8 <CRC16+0x68>)
 8001fb8:	68bb      	ldr	r3, [r7, #8]
 8001fba:	4413      	add	r3, r2
 8001fbc:	781a      	ldrb	r2, [r3, #0]
 8001fbe:	7bfb      	ldrb	r3, [r7, #15]
 8001fc0:	4053      	eors	r3, r2
 8001fc2:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex] ;
 8001fc4:	4a0d      	ldr	r2, [pc, #52]	@ (8001ffc <CRC16+0x6c>)
 8001fc6:	68bb      	ldr	r3, [r7, #8]
 8001fc8:	4413      	add	r3, r2
 8001fca:	781b      	ldrb	r3, [r3, #0]
 8001fcc:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 8001fce:	883b      	ldrh	r3, [r7, #0]
 8001fd0:	1e5a      	subs	r2, r3, #1
 8001fd2:	803a      	strh	r2, [r7, #0]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d1e6      	bne.n	8001fa6 <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo) ;
 8001fd8:	7bfb      	ldrb	r3, [r7, #15]
 8001fda:	b21b      	sxth	r3, r3
 8001fdc:	021b      	lsls	r3, r3, #8
 8001fde:	b21a      	sxth	r2, r3
 8001fe0:	7bbb      	ldrb	r3, [r7, #14]
 8001fe2:	b21b      	sxth	r3, r3
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	b21b      	sxth	r3, r3
 8001fe8:	b29b      	uxth	r3, r3
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	3714      	adds	r7, #20
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff4:	4770      	bx	lr
 8001ff6:	bf00      	nop
 8001ff8:	20000218 	.word	0x20000218
 8001ffc:	20000118 	.word	0x20000118

08002000 <Modbus_Protocal_Worker>:



void Modbus_Protocal_Worker()
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b082      	sub	sp, #8
 8002004:	af00      	add	r7, sp, #0
	switch(hModbus->Mstatus)
 8002006:	4b7e      	ldr	r3, [pc, #504]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	7ddb      	ldrb	r3, [r3, #23]
 800200c:	3b01      	subs	r3, #1
 800200e:	2b03      	cmp	r3, #3
 8002010:	d80a      	bhi.n	8002028 <Modbus_Protocal_Worker+0x28>
 8002012:	a201      	add	r2, pc, #4	@ (adr r2, 8002018 <Modbus_Protocal_Worker+0x18>)
 8002014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002018:	08002033 	.word	0x08002033
 800201c:	080021c7 	.word	0x080021c7
 8002020:	080020bf 	.word	0x080020bf
 8002024:	08002103 	.word	0x08002103
	{
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 8002028:	4b75      	ldr	r3, [pc, #468]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	2201      	movs	r2, #1
 800202e:	75da      	strb	r2, [r3, #23]
		break;
 8002030:	e0e1      	b.n	80021f6 <Modbus_Protocal_Worker+0x1f6>
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if(hModbus->TxCount)
 8002032:	4b73      	ldr	r3, [pc, #460]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
 800203a:	2b00      	cmp	r3, #0
 800203c:	d006      	beq.n	800204c <Modbus_Protocal_Worker+0x4c>
		{
			/*set state*/
			hModbus->Mstatus= Modbus_state_Emission;
 800203e:	4b70      	ldr	r3, [pc, #448]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	2202      	movs	r2, #2
 8002044:	75da      	strb	r2, [r3, #23]
			Modbus_Emission();
 8002046:	f000 f9cd 	bl	80023e4 <Modbus_Emission>
 800204a:	e018      	b.n	800207e <Modbus_Protocal_Worker+0x7e>
		}

		// Received character
		else if(hModbus->huart->RxXferSize!=hModbus->huart->RxXferCount)
 800204c:	4b6c      	ldr	r3, [pc, #432]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	68db      	ldr	r3, [r3, #12]
 8002052:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8002056:	4b6a      	ldr	r3, [pc, #424]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	68db      	ldr	r3, [r3, #12]
 800205c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8002060:	b29b      	uxth	r3, r3
 8002062:	429a      	cmp	r2, r3
 8002064:	d00b      	beq.n	800207e <Modbus_Protocal_Worker+0x7e>
		{
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 8002066:	4b66      	ldr	r3, [pc, #408]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	2200      	movs	r2, #0
 800206c:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 800206e:	4b64      	ldr	r3, [pc, #400]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	2200      	movs	r2, #0
 8002074:	755a      	strb	r2, [r3, #21]
			/*set state*/
			hModbus->Mstatus= Modbus_state_Reception;
 8002076:	4b62      	ldr	r3, [pc, #392]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	2203      	movs	r2, #3
 800207c:	75da      	strb	r2, [r3, #23]
		}

		//check that if UART RX not start, start receiving
		if(hModbus->huart->RxState == HAL_UART_STATE_READY)
 800207e:	4b60      	ldr	r3, [pc, #384]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	68db      	ldr	r3, [r3, #12]
 8002084:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002088:	2b20      	cmp	r3, #32
 800208a:	f040 80ad 	bne.w	80021e8 <Modbus_Protocal_Worker+0x1e8>
		{
			hModbus->modbusUartStructure.RxTail =0;
 800208e:	4b5c      	ldr	r3, [pc, #368]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	2200      	movs	r2, #0
 8002094:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2
		    HAL_UART_Receive_DMA(hModbus->huart,
 8002098:	4b59      	ldr	r3, [pc, #356]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	68d8      	ldr	r0, [r3, #12]
		    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 800209e:	4b58      	ldr	r3, [pc, #352]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	4b57      	ldr	r3, [pc, #348]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
		    HAL_UART_Receive_DMA(hModbus->huart,
 80020aa:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 80020ae:	4413      	add	r3, r2
 80020b0:	3302      	adds	r3, #2
 80020b2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80020b6:	4619      	mov	r1, r3
 80020b8:	f00e fd2a 	bl	8010b10 <HAL_UART_Receive_DMA>
					MODBUS_UART_BUFFER_SIZE );


		}
		break;
 80020bc:	e094      	b.n	80021e8 <Modbus_Protocal_Worker+0x1e8>
	case Modbus_state_Reception:

		if(hModbus->Flag_T15TimeOut)
 80020be:	4b50      	ldr	r3, [pc, #320]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	7d1b      	ldrb	r3, [r3, #20]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	f000 8091 	beq.w	80021ec <Modbus_Protocal_Worker+0x1ec>
		{
			/*reset recived flag*/
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 80020ca:	4b4d      	ldr	r3, [pc, #308]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	22fe      	movs	r2, #254	@ 0xfe
 80020d0:	759a      	strb	r2, [r3, #22]
			hModbus->modbusUartStructure.RxTail =
					hModbus->huart->RxXferSize - __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); 			/*compute CRC and Slave address*/
 80020d2:	4b4b      	ldr	r3, [pc, #300]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	68db      	ldr	r3, [r3, #12]
 80020d8:	f8b3 105c 	ldrh.w	r1, [r3, #92]	@ 0x5c
 80020dc:	4b48      	ldr	r3, [pc, #288]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	68db      	ldr	r3, [r3, #12]
 80020e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	b29a      	uxth	r2, r3
			hModbus->modbusUartStructure.RxTail =
 80020ec:	4b44      	ldr	r3, [pc, #272]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 80020ee:	681b      	ldr	r3, [r3, #0]
					hModbus->huart->RxXferSize - __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); 			/*compute CRC and Slave address*/
 80020f0:	1a8a      	subs	r2, r1, r2
 80020f2:	b292      	uxth	r2, r2
			hModbus->modbusUartStructure.RxTail =
 80020f4:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2



			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 80020f8:	4b41      	ldr	r3, [pc, #260]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	2204      	movs	r2, #4
 80020fe:	75da      	strb	r2, [r3, #23]
		}
		break;
 8002100:	e074      	b.n	80021ec <Modbus_Protocal_Worker+0x1ec>
	case Modbus_state_ControlAndWaiting:

		/*Frame Calculation , calculate once*/
		if(hModbus->RecvStatus == Modbus_RecvFrame_Null)
 8002102:	4b3f      	ldr	r3, [pc, #252]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f993 3016 	ldrsb.w	r3, [r3, #22]
 800210a:	f113 0f02 	cmn.w	r3, #2
 800210e:	d150      	bne.n	80021b2 <Modbus_Protocal_Worker+0x1b2>
		{
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 8002110:	4b3b      	ldr	r3, [pc, #236]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	2200      	movs	r2, #0
 8002116:	759a      	strb	r2, [r3, #22]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferRx,hModbus->modbusUartStructure.RxTail - 2);
 8002118:	4b39      	ldr	r3, [pc, #228]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f203 2272 	addw	r2, r3, #626	@ 0x272
 8002120:	4b37      	ldr	r3, [pc, #220]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8002128:	3b02      	subs	r3, #2
 800212a:	4619      	mov	r1, r3
 800212c:	4610      	mov	r0, r2
 800212e:	f7ff ff2f 	bl	8001f90 <CRC16>
 8002132:	4603      	mov	r3, r0
 8002134:	80bb      	strh	r3, [r7, #4]

			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8002136:	793a      	ldrb	r2, [r7, #4]
 8002138:	4b31      	ldr	r3, [pc, #196]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 800213a:	6819      	ldr	r1, [r3, #0]
 800213c:	4b30      	ldr	r3, [pc, #192]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8002144:	3b02      	subs	r3, #2
 8002146:	440b      	add	r3, r1
 8002148:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
 800214c:	429a      	cmp	r2, r3
 800214e:	d10c      	bne.n	800216a <Modbus_Protocal_Worker+0x16a>
			&& CalculateCRC.U8[1] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail -1]))
 8002150:	797a      	ldrb	r2, [r7, #5]
 8002152:	4b2b      	ldr	r3, [pc, #172]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 8002154:	6819      	ldr	r1, [r3, #0]
 8002156:	4b2a      	ldr	r3, [pc, #168]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 800215e:	3b01      	subs	r3, #1
 8002160:	440b      	add	r3, r1
 8002162:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8002166:	429a      	cmp	r2, r3
 8002168:	d004      	beq.n	8002174 <Modbus_Protocal_Worker+0x174>
			{
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 800216a:	4b25      	ldr	r3, [pc, #148]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	22ff      	movs	r2, #255	@ 0xff
 8002170:	759a      	strb	r2, [r3, #22]
				break;
 8002172:	e040      	b.n	80021f6 <Modbus_Protocal_Worker+0x1f6>
			}

			//check Slave Address
			if(hModbus->modbusUartStructure.MessageBufferRx[0] != hModbus->slaveAddress)
 8002174:	4b22      	ldr	r3, [pc, #136]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f893 2272 	ldrb.w	r2, [r3, #626]	@ 0x272
 800217c:	4b20      	ldr	r3, [pc, #128]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	781b      	ldrb	r3, [r3, #0]
 8002182:	429a      	cmp	r2, r3
 8002184:	d113      	bne.n	80021ae <Modbus_Protocal_Worker+0x1ae>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe,
 8002186:	4b1e      	ldr	r3, [pc, #120]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f103 0018 	add.w	r0, r3, #24
					hModbus->modbusUartStructure.MessageBufferRx+1,
 800218e:	4b1c      	ldr	r3, [pc, #112]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f203 2372 	addw	r3, r3, #626	@ 0x272
			memcpy(hModbus->Rxframe,
 8002196:	1c59      	adds	r1, r3, #1
					hModbus->modbusUartStructure.RxTail-3);
 8002198:	4b19      	ldr	r3, [pc, #100]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 80021a0:	3b03      	subs	r3, #3
			memcpy(hModbus->Rxframe,
 80021a2:	461a      	mov	r2, r3
 80021a4:	f011 f81a 	bl	80131dc <memcpy>

			//execute command
			Modbus_frame_response();
 80021a8:	f000 f904 	bl	80023b4 <Modbus_frame_response>
 80021ac:	e001      	b.n	80021b2 <Modbus_Protocal_Worker+0x1b2>
				break;
 80021ae:	bf00      	nop
					}
		break;


	}
}
 80021b0:	e021      	b.n	80021f6 <Modbus_Protocal_Worker+0x1f6>
		if(hModbus->Flag_T35TimeOut)
 80021b2:	4b13      	ldr	r3, [pc, #76]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	7d5b      	ldrb	r3, [r3, #21]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d019      	beq.n	80021f0 <Modbus_Protocal_Worker+0x1f0>
			hModbus->Mstatus = Modbus_state_Idle;
 80021bc:	4b10      	ldr	r3, [pc, #64]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	2201      	movs	r2, #1
 80021c2:	75da      	strb	r2, [r3, #23]
		break;
 80021c4:	e014      	b.n	80021f0 <Modbus_Protocal_Worker+0x1f0>
		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 80021c6:	4b0e      	ldr	r3, [pc, #56]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	68db      	ldr	r3, [r3, #12]
 80021cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021d0:	2b20      	cmp	r3, #32
 80021d2:	d10f      	bne.n	80021f4 <Modbus_Protocal_Worker+0x1f4>
			hModbus->TxCount=0;
 80021d4:	4b0a      	ldr	r3, [pc, #40]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	2200      	movs	r2, #0
 80021da:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270
			hModbus->Mstatus = Modbus_state_Idle;
 80021de:	4b08      	ldr	r3, [pc, #32]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	2201      	movs	r2, #1
 80021e4:	75da      	strb	r2, [r3, #23]
		break;
 80021e6:	e005      	b.n	80021f4 <Modbus_Protocal_Worker+0x1f4>
		break;
 80021e8:	bf00      	nop
 80021ea:	e004      	b.n	80021f6 <Modbus_Protocal_Worker+0x1f6>
		break;
 80021ec:	bf00      	nop
 80021ee:	e002      	b.n	80021f6 <Modbus_Protocal_Worker+0x1f6>
		break;
 80021f0:	bf00      	nop
 80021f2:	e000      	b.n	80021f6 <Modbus_Protocal_Worker+0x1f6>
		break;
 80021f4:	bf00      	nop
}
 80021f6:	bf00      	nop
 80021f8:	3708      	adds	r7, #8
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	20000634 	.word	0x20000634

08002204 <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]);
 800220a:	4b1d      	ldr	r3, [pc, #116]	@ (8002280 <modbusWrite1Register+0x7c>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	7e5b      	ldrb	r3, [r3, #25]
 8002210:	021b      	lsls	r3, r3, #8
 8002212:	b29b      	uxth	r3, r3
 8002214:	4a1a      	ldr	r2, [pc, #104]	@ (8002280 <modbusWrite1Register+0x7c>)
 8002216:	6812      	ldr	r2, [r2, #0]
 8002218:	7e92      	ldrb	r2, [r2, #26]
 800221a:	4413      	add	r3, r2
 800221c:	80fb      	strh	r3, [r7, #6]

	if(startAddress > hModbus->RegisterSize)
 800221e:	88fa      	ldrh	r2, [r7, #6]
 8002220:	4b17      	ldr	r3, [pc, #92]	@ (8002280 <modbusWrite1Register+0x7c>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	689b      	ldr	r3, [r3, #8]
 8002226:	429a      	cmp	r2, r3
 8002228:	d903      	bls.n	8002232 <modbusWrite1Register+0x2e>
		{
			 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 800222a:	2002      	movs	r0, #2
 800222c:	f000 f8a0 	bl	8002370 <ModbusErrorReply>
			 return;
 8002230:	e023      	b.n	800227a <modbusWrite1Register+0x76>
		}


	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 8002232:	4b13      	ldr	r3, [pc, #76]	@ (8002280 <modbusWrite1Register+0x7c>)
 8002234:	681a      	ldr	r2, [r3, #0]
 8002236:	4b12      	ldr	r3, [pc, #72]	@ (8002280 <modbusWrite1Register+0x7c>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	6859      	ldr	r1, [r3, #4]
 800223c:	88fb      	ldrh	r3, [r7, #6]
 800223e:	005b      	lsls	r3, r3, #1
 8002240:	440b      	add	r3, r1
 8002242:	7ed2      	ldrb	r2, [r2, #27]
 8002244:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 8002246:	4b0e      	ldr	r3, [pc, #56]	@ (8002280 <modbusWrite1Register+0x7c>)
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	4b0d      	ldr	r3, [pc, #52]	@ (8002280 <modbusWrite1Register+0x7c>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	6859      	ldr	r1, [r3, #4]
 8002250:	88fb      	ldrh	r3, [r7, #6]
 8002252:	005b      	lsls	r3, r3, #1
 8002254:	440b      	add	r3, r1
 8002256:	7f12      	ldrb	r2, [r2, #28]
 8002258:	701a      	strb	r2, [r3, #0]



	//generate response
	memcpy(hModbus->Txframe,
 800225a:	4b09      	ldr	r3, [pc, #36]	@ (8002280 <modbusWrite1Register+0x7c>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f503 70a2 	add.w	r0, r3, #324	@ 0x144
			hModbus->Rxframe,
 8002262:	4b07      	ldr	r3, [pc, #28]	@ (8002280 <modbusWrite1Register+0x7c>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	3318      	adds	r3, #24
	memcpy(hModbus->Txframe,
 8002268:	2208      	movs	r2, #8
 800226a:	4619      	mov	r1, r3
 800226c:	f010 ffb6 	bl	80131dc <memcpy>
			8);
	//set number of byte to sent
	hModbus->TxCount=5;
 8002270:	4b03      	ldr	r3, [pc, #12]	@ (8002280 <modbusWrite1Register+0x7c>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	2205      	movs	r2, #5
 8002276:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270



}
 800227a:	3708      	adds	r7, #8
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}
 8002280:	20000634 	.word	0x20000634

08002284 <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 8002284:	b590      	push	{r4, r7, lr}
 8002286:	b083      	sub	sp, #12
 8002288:	af00      	add	r7, sp, #0



	uint16_t numberOfDataToRead =((hModbus->Rxframe[3]<<8)+(hModbus->Rxframe[4]));
 800228a:	4b38      	ldr	r3, [pc, #224]	@ (800236c <modbusRead1Register+0xe8>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	7edb      	ldrb	r3, [r3, #27]
 8002290:	021b      	lsls	r3, r3, #8
 8002292:	b29b      	uxth	r3, r3
 8002294:	4a35      	ldr	r2, [pc, #212]	@ (800236c <modbusRead1Register+0xe8>)
 8002296:	6812      	ldr	r2, [r2, #0]
 8002298:	7f12      	ldrb	r2, [r2, #28]
 800229a:	4413      	add	r3, r2
 800229c:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress =((hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]));
 800229e:	4b33      	ldr	r3, [pc, #204]	@ (800236c <modbusRead1Register+0xe8>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	7e5b      	ldrb	r3, [r3, #25]
 80022a4:	021b      	lsls	r3, r3, #8
 80022a6:	b29b      	uxth	r3, r3
 80022a8:	4a30      	ldr	r2, [pc, #192]	@ (800236c <modbusRead1Register+0xe8>)
 80022aa:	6812      	ldr	r2, [r2, #0]
 80022ac:	7e92      	ldrb	r2, [r2, #26]
 80022ae:	4413      	add	r3, r2
 80022b0:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if(numberOfDataToRead <1 ||numberOfDataToRead > 0x7D)
 80022b2:	88fb      	ldrh	r3, [r7, #6]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d002      	beq.n	80022be <modbusRead1Register+0x3a>
 80022b8:	88fb      	ldrh	r3, [r7, #6]
 80022ba:	2b7d      	cmp	r3, #125	@ 0x7d
 80022bc:	d903      	bls.n	80022c6 <modbusRead1Register+0x42>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 80022be:	2003      	movs	r0, #3
 80022c0:	f000 f856 	bl	8002370 <ModbusErrorReply>
		 return;
 80022c4:	e04e      	b.n	8002364 <modbusRead1Register+0xe0>
	}

	if(startAddress > hModbus->RegisterSize || (startAddress +  numberOfDataToRead) > hModbus->RegisterSize)
 80022c6:	88ba      	ldrh	r2, [r7, #4]
 80022c8:	4b28      	ldr	r3, [pc, #160]	@ (800236c <modbusRead1Register+0xe8>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	689b      	ldr	r3, [r3, #8]
 80022ce:	429a      	cmp	r2, r3
 80022d0:	d808      	bhi.n	80022e4 <modbusRead1Register+0x60>
 80022d2:	88ba      	ldrh	r2, [r7, #4]
 80022d4:	88fb      	ldrh	r3, [r7, #6]
 80022d6:	4413      	add	r3, r2
 80022d8:	461a      	mov	r2, r3
 80022da:	4b24      	ldr	r3, [pc, #144]	@ (800236c <modbusRead1Register+0xe8>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	689b      	ldr	r3, [r3, #8]
 80022e0:	429a      	cmp	r2, r3
 80022e2:	d903      	bls.n	80022ec <modbusRead1Register+0x68>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 80022e4:	2002      	movs	r0, #2
 80022e6:	f000 f843 	bl	8002370 <ModbusErrorReply>
		 return;
 80022ea:	e03b      	b.n	8002364 <modbusRead1Register+0xe0>
	}


	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 80022ec:	4b1f      	ldr	r3, [pc, #124]	@ (800236c <modbusRead1Register+0xe8>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	2203      	movs	r2, #3
 80022f2:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	hModbus->Txframe[1] = (2*numberOfDataToRead) & 0xFF;
 80022f6:	88fb      	ldrh	r3, [r7, #6]
 80022f8:	b2da      	uxtb	r2, r3
 80022fa:	4b1c      	ldr	r3, [pc, #112]	@ (800236c <modbusRead1Register+0xe8>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	0052      	lsls	r2, r2, #1
 8002300:	b2d2      	uxtb	r2, r2
 8002302:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	register int i;
	for(i=0; i<numberOfDataToRead;i++)
 8002306:	2400      	movs	r4, #0
 8002308:	e020      	b.n	800234c <modbusRead1Register+0xc8>
	{
		hModbus->Txframe[2*i+2]=hModbus->RegisterAddress[startAddress+i].U8[1];
 800230a:	4b18      	ldr	r3, [pc, #96]	@ (800236c <modbusRead1Register+0xe8>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	685a      	ldr	r2, [r3, #4]
 8002310:	88bb      	ldrh	r3, [r7, #4]
 8002312:	4423      	add	r3, r4
 8002314:	005b      	lsls	r3, r3, #1
 8002316:	18d1      	adds	r1, r2, r3
 8002318:	4b14      	ldr	r3, [pc, #80]	@ (800236c <modbusRead1Register+0xe8>)
 800231a:	681a      	ldr	r2, [r3, #0]
 800231c:	1c63      	adds	r3, r4, #1
 800231e:	005b      	lsls	r3, r3, #1
 8002320:	7849      	ldrb	r1, [r1, #1]
 8002322:	4413      	add	r3, r2
 8002324:	460a      	mov	r2, r1
 8002326:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
		hModbus->Txframe[2*i+3]=hModbus->RegisterAddress[startAddress+i].U8[0];
 800232a:	4b10      	ldr	r3, [pc, #64]	@ (800236c <modbusRead1Register+0xe8>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	685a      	ldr	r2, [r3, #4]
 8002330:	88bb      	ldrh	r3, [r7, #4]
 8002332:	4423      	add	r3, r4
 8002334:	005b      	lsls	r3, r3, #1
 8002336:	18d1      	adds	r1, r2, r3
 8002338:	4b0c      	ldr	r3, [pc, #48]	@ (800236c <modbusRead1Register+0xe8>)
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	0063      	lsls	r3, r4, #1
 800233e:	3303      	adds	r3, #3
 8002340:	7809      	ldrb	r1, [r1, #0]
 8002342:	4413      	add	r3, r2
 8002344:	460a      	mov	r2, r1
 8002346:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	for(i=0; i<numberOfDataToRead;i++)
 800234a:	3401      	adds	r4, #1
 800234c:	88fb      	ldrh	r3, [r7, #6]
 800234e:	429c      	cmp	r4, r3
 8002350:	dbdb      	blt.n	800230a <modbusRead1Register+0x86>
	}
	hModbus->TxCount = 2+2*numberOfDataToRead;
 8002352:	88fb      	ldrh	r3, [r7, #6]
 8002354:	3301      	adds	r3, #1
 8002356:	b2da      	uxtb	r2, r3
 8002358:	4b04      	ldr	r3, [pc, #16]	@ (800236c <modbusRead1Register+0xe8>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	0052      	lsls	r2, r2, #1
 800235e:	b2d2      	uxtb	r2, r2
 8002360:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270

}
 8002364:	370c      	adds	r7, #12
 8002366:	46bd      	mov	sp, r7
 8002368:	bd90      	pop	{r4, r7, pc}
 800236a:	bf00      	nop
 800236c:	20000634 	.word	0x20000634

08002370 <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode)
{
 8002370:	b480      	push	{r7}
 8002372:	b083      	sub	sp, #12
 8002374:	af00      	add	r7, sp, #0
 8002376:	4603      	mov	r3, r0
 8002378:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = hModbus->Rxframe[0] | 0x80;
 800237a:	4b0d      	ldr	r3, [pc, #52]	@ (80023b0 <ModbusErrorReply+0x40>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	7e1a      	ldrb	r2, [r3, #24]
 8002380:	4b0b      	ldr	r3, [pc, #44]	@ (80023b0 <ModbusErrorReply+0x40>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8002388:	b2d2      	uxtb	r2, r2
 800238a:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	hModbus->Txframe[1] = Errorcode;
 800238e:	4b08      	ldr	r3, [pc, #32]	@ (80023b0 <ModbusErrorReply+0x40>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	79fa      	ldrb	r2, [r7, #7]
 8002394:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	hModbus->TxCount = 2;
 8002398:	4b05      	ldr	r3, [pc, #20]	@ (80023b0 <ModbusErrorReply+0x40>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	2202      	movs	r2, #2
 800239e:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270
}
 80023a2:	bf00      	nop
 80023a4:	370c      	adds	r7, #12
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr
 80023ae:	bf00      	nop
 80023b0:	20000634 	.word	0x20000634

080023b4 <Modbus_frame_response>:

void Modbus_frame_response()
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	af00      	add	r7, sp, #0
	switch(hModbus->Rxframe[0]) //check funcion
 80023b8:	4b09      	ldr	r3, [pc, #36]	@ (80023e0 <Modbus_frame_response+0x2c>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	7e1b      	ldrb	r3, [r3, #24]
 80023be:	2b03      	cmp	r3, #3
 80023c0:	d004      	beq.n	80023cc <Modbus_frame_response+0x18>
 80023c2:	2b06      	cmp	r3, #6
 80023c4:	d105      	bne.n	80023d2 <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 80023c6:	f7ff ff1d 	bl	8002204 <modbusWrite1Register>
		break;
 80023ca:	e006      	b.n	80023da <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 80023cc:	f7ff ff5a 	bl	8002284 <modbusRead1Register>
		break;
 80023d0:	e003      	b.n	80023da <Modbus_frame_response+0x26>
	default:
		 ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 80023d2:	2001      	movs	r0, #1
 80023d4:	f7ff ffcc 	bl	8002370 <ModbusErrorReply>
		break;
 80023d8:	bf00      	nop

	}
}
 80023da:	bf00      	nop
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	bf00      	nop
 80023e0:	20000634 	.word	0x20000634

080023e4 <Modbus_Emission>:

void Modbus_Emission()
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af00      	add	r7, sp, #0
	if(hModbus->huart->gState==HAL_UART_STATE_READY)
 80023ea:	4b38      	ldr	r3, [pc, #224]	@ (80024cc <Modbus_Emission+0xe8>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023f4:	2b20      	cmp	r3, #32
 80023f6:	d15d      	bne.n	80024b4 <Modbus_Emission+0xd0>
	{
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 80023f8:	4b34      	ldr	r3, [pc, #208]	@ (80024cc <Modbus_Emission+0xe8>)
 80023fa:	681a      	ldr	r2, [r3, #0]
 80023fc:	4b33      	ldr	r3, [pc, #204]	@ (80024cc <Modbus_Emission+0xe8>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	7812      	ldrb	r2, [r2, #0]
 8002402:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		memcpy
		(
				hModbus->modbusUartStructure.MessageBufferTx+1,
 8002406:	4b31      	ldr	r3, [pc, #196]	@ (80024cc <Modbus_Emission+0xe8>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f503 7369 	add.w	r3, r3, #932	@ 0x3a4
		memcpy
 800240e:	1c58      	adds	r0, r3, #1
				hModbus->Txframe,
 8002410:	4b2e      	ldr	r3, [pc, #184]	@ (80024cc <Modbus_Emission+0xe8>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f503 71a2 	add.w	r1, r3, #324	@ 0x144
				hModbus->TxCount
 8002418:	4b2c      	ldr	r3, [pc, #176]	@ (80024cc <Modbus_Emission+0xe8>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
		memcpy
 8002420:	461a      	mov	r2, r3
 8002422:	f010 fedb 	bl	80131dc <memcpy>
		);

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount+3;
 8002426:	4b29      	ldr	r3, [pc, #164]	@ (80024cc <Modbus_Emission+0xe8>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
 800242e:	461a      	mov	r2, r3
 8002430:	4b26      	ldr	r3, [pc, #152]	@ (80024cc <Modbus_Emission+0xe8>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	3203      	adds	r2, #3
 8002436:	b292      	uxth	r2, r2
 8002438:	f8a3 24d4 	strh.w	r2, [r3, #1236]	@ 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 800243c:	4b23      	ldr	r3, [pc, #140]	@ (80024cc <Modbus_Emission+0xe8>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f503 7269 	add.w	r2, r3, #932	@ 0x3a4
				hModbus->modbusUartStructure.TxTail - 2);
 8002444:	4b21      	ldr	r3, [pc, #132]	@ (80024cc <Modbus_Emission+0xe8>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 800244c:	3b02      	subs	r3, #2
 800244e:	4619      	mov	r1, r3
 8002450:	4610      	mov	r0, r2
 8002452:	f7ff fd9d 	bl	8001f90 <CRC16>
 8002456:	4603      	mov	r3, r0
 8002458:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-2]
 800245a:	4b1c      	ldr	r3, [pc, #112]	@ (80024cc <Modbus_Emission+0xe8>)
 800245c:	681a      	ldr	r2, [r3, #0]
 800245e:	4b1b      	ldr	r3, [pc, #108]	@ (80024cc <Modbus_Emission+0xe8>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8002466:	3b02      	subs	r3, #2
													 =CalculateCRC.U8[0];
 8002468:	7939      	ldrb	r1, [r7, #4]
 800246a:	4413      	add	r3, r2
 800246c:	460a      	mov	r2, r1
 800246e:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-1]
 8002472:	4b16      	ldr	r3, [pc, #88]	@ (80024cc <Modbus_Emission+0xe8>)
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	4b15      	ldr	r3, [pc, #84]	@ (80024cc <Modbus_Emission+0xe8>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 800247e:	3b01      	subs	r3, #1
													 =CalculateCRC.U8[1];
 8002480:	7979      	ldrb	r1, [r7, #5]
 8002482:	4413      	add	r3, r2
 8002484:	460a      	mov	r2, r1
 8002486:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4


		//sent modbus

		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 800248a:	4b10      	ldr	r3, [pc, #64]	@ (80024cc <Modbus_Emission+0xe8>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	68db      	ldr	r3, [r3, #12]
 8002490:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002494:	2b20      	cmp	r3, #32
 8002496:	d10d      	bne.n	80024b4 <Modbus_Emission+0xd0>
		{
			HAL_UART_Transmit_DMA(hModbus->huart
 8002498:	4b0c      	ldr	r3, [pc, #48]	@ (80024cc <Modbus_Emission+0xe8>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	68d8      	ldr	r0, [r3, #12]
					,hModbus->modbusUartStructure.MessageBufferTx
 800249e:	4b0b      	ldr	r3, [pc, #44]	@ (80024cc <Modbus_Emission+0xe8>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f503 7169 	add.w	r1, r3, #932	@ 0x3a4
					,hModbus->modbusUartStructure.TxTail);
 80024a6:	4b09      	ldr	r3, [pc, #36]	@ (80024cc <Modbus_Emission+0xe8>)
 80024a8:	681b      	ldr	r3, [r3, #0]
			HAL_UART_Transmit_DMA(hModbus->huart
 80024aa:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 80024ae:	461a      	mov	r2, r3
 80024b0:	f00e faae 	bl	8010a10 <HAL_UART_Transmit_DMA>



	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 80024b4:	4b05      	ldr	r3, [pc, #20]	@ (80024cc <Modbus_Emission+0xe8>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	2200      	movs	r2, #0
 80024ba:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 80024bc:	4b03      	ldr	r3, [pc, #12]	@ (80024cc <Modbus_Emission+0xe8>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	2200      	movs	r2, #0
 80024c2:	755a      	strb	r2, [r3, #21]

}
 80024c4:	bf00      	nop
 80024c6:	3708      	adds	r7, #8
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	20000634 	.word	0x20000634

080024d0 <MotorKalman_Init>:
#include <string.h>
#include "MotorMatrixGenerator.h"

void MotorKalman_Init(MotorKalman* filter, float32_t dt, float32_t J, float32_t b,
                      float32_t K_t, float32_t K_e, float32_t R_a, float32_t L_a,
                      float32_t Q, float32_t R) {
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b08c      	sub	sp, #48	@ 0x30
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6278      	str	r0, [r7, #36]	@ 0x24
 80024d8:	ed87 0a08 	vstr	s0, [r7, #32]
 80024dc:	edc7 0a07 	vstr	s1, [r7, #28]
 80024e0:	ed87 1a06 	vstr	s2, [r7, #24]
 80024e4:	edc7 1a05 	vstr	s3, [r7, #20]
 80024e8:	ed87 2a04 	vstr	s4, [r7, #16]
 80024ec:	edc7 2a03 	vstr	s5, [r7, #12]
 80024f0:	ed87 3a02 	vstr	s6, [r7, #8]
 80024f4:	edc7 3a01 	vstr	s7, [r7, #4]
 80024f8:	ed87 4a00 	vstr	s8, [r7]
    // Store motor parameters
    filter->dt = dt;
 80024fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024fe:	6a3a      	ldr	r2, [r7, #32]
 8002500:	f8c3 2338 	str.w	r2, [r3, #824]	@ 0x338
    filter->J = J;
 8002504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002506:	69fa      	ldr	r2, [r7, #28]
 8002508:	f8c3 233c 	str.w	r2, [r3, #828]	@ 0x33c
    filter->b = b;
 800250c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800250e:	69ba      	ldr	r2, [r7, #24]
 8002510:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340
    filter->K_t = K_t;
 8002514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002516:	697a      	ldr	r2, [r7, #20]
 8002518:	f8c3 2344 	str.w	r2, [r3, #836]	@ 0x344
    filter->K_e = K_e;
 800251c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800251e:	693a      	ldr	r2, [r7, #16]
 8002520:	f8c3 2348 	str.w	r2, [r3, #840]	@ 0x348
    filter->R_a = R_a;
 8002524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002526:	68fa      	ldr	r2, [r7, #12]
 8002528:	f8c3 234c 	str.w	r2, [r3, #844]	@ 0x34c
    filter->L_a = L_a;
 800252c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800252e:	68ba      	ldr	r2, [r7, #8]
 8002530:	f8c3 2350 	str.w	r2, [r3, #848]	@ 0x350

    // Initialize state vector to zeros
    memset(filter->X, 0, sizeof(filter->X));
 8002534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002536:	2210      	movs	r2, #16
 8002538:	2100      	movs	r1, #0
 800253a:	4618      	mov	r0, r3
 800253c:	f010 fe0a 	bl	8013154 <memset>

    // Initialize covariance matrix with high values on diagonal to reflect uncertainty
    memset(filter->P, 0, sizeof(filter->P));
 8002540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002542:	3310      	adds	r3, #16
 8002544:	2240      	movs	r2, #64	@ 0x40
 8002546:	2100      	movs	r1, #0
 8002548:	4618      	mov	r0, r3
 800254a:	f010 fe03 	bl	8013154 <memset>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 800254e:	2300      	movs	r3, #0
 8002550:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002552:	e00c      	b.n	800256e <MotorKalman_Init+0x9e>
        filter->P[i * MOTOR_KALMAN_NUM_STATES + i] = 100.0f;
 8002554:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002556:	4613      	mov	r3, r2
 8002558:	009b      	lsls	r3, r3, #2
 800255a:	4413      	add	r3, r2
 800255c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800255e:	3304      	adds	r3, #4
 8002560:	009b      	lsls	r3, r3, #2
 8002562:	4413      	add	r3, r2
 8002564:	4a79      	ldr	r2, [pc, #484]	@ (800274c <MotorKalman_Init+0x27c>)
 8002566:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002568:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800256a:	3301      	adds	r3, #1
 800256c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800256e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002570:	2b03      	cmp	r3, #3
 8002572:	ddef      	ble.n	8002554 <MotorKalman_Init+0x84>
    }

    // Initialize identity matrix
    memset(filter->I_data, 0, sizeof(filter->I_data));
 8002574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002576:	f503 733e 	add.w	r3, r3, #760	@ 0x2f8
 800257a:	2240      	movs	r2, #64	@ 0x40
 800257c:	2100      	movs	r1, #0
 800257e:	4618      	mov	r0, r3
 8002580:	f010 fde8 	bl	8013154 <memset>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002584:	2300      	movs	r3, #0
 8002586:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002588:	e00d      	b.n	80025a6 <MotorKalman_Init+0xd6>
        filter->I_data[i * MOTOR_KALMAN_NUM_STATES + i] = 1.0f;
 800258a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800258c:	4613      	mov	r3, r2
 800258e:	009b      	lsls	r3, r3, #2
 8002590:	4413      	add	r3, r2
 8002592:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002594:	33be      	adds	r3, #190	@ 0xbe
 8002596:	009b      	lsls	r3, r3, #2
 8002598:	4413      	add	r3, r2
 800259a:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800259e:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80025a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025a2:	3301      	adds	r3, #1
 80025a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80025a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025a8:	2b03      	cmp	r3, #3
 80025aa:	ddee      	ble.n	800258a <MotorKalman_Init+0xba>
    }

    // Initialize output matrix C - measuring only position by default
    memset(filter->C, 0, sizeof(filter->C));
 80025ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ae:	33f0      	adds	r3, #240	@ 0xf0
 80025b0:	2210      	movs	r2, #16
 80025b2:	2100      	movs	r1, #0
 80025b4:	4618      	mov	r0, r3
 80025b6:	f010 fdcd 	bl	8013154 <memset>
    filter->C[0] = 1.0f; // We only measure the position (first state) by default
 80025ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025bc:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80025c0:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

    // Initialize process noise input matrix G
    memset(filter->G, 0, sizeof(filter->G));
 80025c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025c6:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80025ca:	2210      	movs	r2, #16
 80025cc:	2100      	movs	r1, #0
 80025ce:	4618      	mov	r0, r3
 80025d0:	f010 fdc0 	bl	8013154 <memset>
    filter->G[1] = 1.0f; // Process noise primarily affects the velocity state (index 1)
 80025d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025d6:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80025da:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104


    // Set process and measurement noise values
    MotorKalman_SetProcessNoise(filter, Q);
 80025de:	ed97 0a01 	vldr	s0, [r7, #4]
 80025e2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80025e4:	f000 f922 	bl	800282c <MotorKalman_SetProcessNoise>
    MotorKalman_SetMeasurementNoise(filter, R);
 80025e8:	ed97 0a00 	vldr	s0, [r7]
 80025ec:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80025ee:	f000 f94d 	bl	800288c <MotorKalman_SetMeasurementNoise>

    // Initialize ARM CMSIS DSP matrix instances - essential for safely using the functions
    arm_mat_init_f32(&filter->X_matrix, MOTOR_KALMAN_NUM_STATES, 1, filter->X);
 80025f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f4:	f503 70d2 	add.w	r0, r3, #420	@ 0x1a4
 80025f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025fa:	2201      	movs	r2, #1
 80025fc:	2104      	movs	r1, #4
 80025fe:	f010 f838 	bl	8012672 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->P_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->P);
 8002602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002604:	f503 70d6 	add.w	r0, r3, #428	@ 0x1ac
 8002608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800260a:	3310      	adds	r3, #16
 800260c:	2204      	movs	r2, #4
 800260e:	2104      	movs	r1, #4
 8002610:	f010 f82f 	bl	8012672 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->I_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->I_data);
 8002614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002616:	f503 703c 	add.w	r0, r3, #752	@ 0x2f0
 800261a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800261c:	f503 733e 	add.w	r3, r3, #760	@ 0x2f8
 8002620:	2204      	movs	r2, #4
 8002622:	2104      	movs	r1, #4
 8002624:	f010 f825 	bl	8012672 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->R_matrix, MOTOR_KALMAN_NUM_OUTPUTS, MOTOR_KALMAN_NUM_OUTPUTS, filter->R);
 8002628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800262a:	f503 70e6 	add.w	r0, r3, #460	@ 0x1cc
 800262e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002630:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8002634:	2201      	movs	r2, #1
 8002636:	2101      	movs	r1, #1
 8002638:	f010 f81b 	bl	8012672 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->measurement_matrix, MOTOR_KALMAN_NUM_OUTPUTS, 1, filter->measurement_data);
 800263c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800263e:	f503 7036 	add.w	r0, r3, #728	@ 0x2d8
 8002642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002644:	f503 733a 	add.w	r3, r3, #744	@ 0x2e8
 8002648:	2201      	movs	r2, #1
 800264a:	2101      	movs	r1, #1
 800264c:	f010 f811 	bl	8012672 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->input_matrix, MOTOR_KALMAN_NUM_INPUTS, 1, filter->input_data);
 8002650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002652:	f503 7038 	add.w	r0, r3, #736	@ 0x2e0
 8002656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002658:	f503 733b 	add.w	r3, r3, #748	@ 0x2ec
 800265c:	2201      	movs	r2, #1
 800265e:	2101      	movs	r1, #1
 8002660:	f010 f807 	bl	8012672 <arm_mat_init_f32>

    // Initialize matrices for transposed versions
    arm_mat_init_f32(&filter->A_transpose_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->A_transpose_data);
 8002664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002666:	f503 70ee 	add.w	r0, r3, #476	@ 0x1dc
 800266a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800266c:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8002670:	2204      	movs	r2, #4
 8002672:	2104      	movs	r1, #4
 8002674:	f00f fffd 	bl	8012672 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->C_transpose_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_OUTPUTS, filter->C_transpose_data);
 8002678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800267a:	f503 70f2 	add.w	r0, r3, #484	@ 0x1e4
 800267e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002680:	f503 730b 	add.w	r3, r3, #556	@ 0x22c
 8002684:	2201      	movs	r2, #1
 8002686:	2104      	movs	r1, #4
 8002688:	f00f fff3 	bl	8012672 <arm_mat_init_f32>

    // Initialize temp matrices essential for calculations
    arm_mat_init_f32(&filter->temp_state_matrix, MOTOR_KALMAN_NUM_STATES, 1, filter->temp_state_data);
 800268c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800268e:	f503 700f 	add.w	r0, r3, #572	@ 0x23c
 8002692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002694:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002698:	2201      	movs	r2, #1
 800269a:	2104      	movs	r1, #4
 800269c:	f00f ffe9 	bl	8012672 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->temp_state_state_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->temp_state_state_data);
 80026a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026a2:	f503 7011 	add.w	r0, r3, #580	@ 0x244
 80026a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026a8:	f503 731d 	add.w	r3, r3, #628	@ 0x274
 80026ac:	2204      	movs	r2, #4
 80026ae:	2104      	movs	r1, #4
 80026b0:	f00f ffdf 	bl	8012672 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->temp_output_state_matrix, MOTOR_KALMAN_NUM_OUTPUTS, MOTOR_KALMAN_NUM_STATES, filter->temp_output_state_data);
 80026b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026b6:	f503 7013 	add.w	r0, r3, #588	@ 0x24c
 80026ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026bc:	f503 732d 	add.w	r3, r3, #692	@ 0x2b4
 80026c0:	2204      	movs	r2, #4
 80026c2:	2101      	movs	r1, #1
 80026c4:	f00f ffd5 	bl	8012672 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->temp_output_output_matrix, MOTOR_KALMAN_NUM_OUTPUTS, MOTOR_KALMAN_NUM_OUTPUTS, filter->temp_output_output_data);
 80026c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ca:	f503 7015 	add.w	r0, r3, #596	@ 0x254
 80026ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026d0:	f503 7331 	add.w	r3, r3, #708	@ 0x2c4
 80026d4:	2201      	movs	r2, #1
 80026d6:	2101      	movs	r1, #1
 80026d8:	f00f ffcb 	bl	8012672 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->temp_state_output_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_OUTPUTS, filter->temp_state_output_data);
 80026dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026de:	f503 7017 	add.w	r0, r3, #604	@ 0x25c
 80026e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026e4:	f503 7332 	add.w	r3, r3, #712	@ 0x2c8
 80026e8:	2201      	movs	r2, #1
 80026ea:	2104      	movs	r1, #4
 80026ec:	f00f ffc1 	bl	8012672 <arm_mat_init_f32>

    // Generate continuous-time matrices and discretize the model
    MotorKalman_DiscretizeModel(filter);
 80026f0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80026f2:	f000 f82d 	bl	8002750 <MotorKalman_DiscretizeModel>

    // Initialize system matrices after discretization
    arm_mat_init_f32(&filter->A_d_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->A_d);
 80026f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026f8:	f503 70da 	add.w	r0, r3, #436	@ 0x1b4
 80026fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026fe:	3390      	adds	r3, #144	@ 0x90
 8002700:	2204      	movs	r2, #4
 8002702:	2104      	movs	r1, #4
 8002704:	f00f ffb5 	bl	8012672 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->B_d_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_INPUTS, filter->B_d);
 8002708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800270a:	f503 70de 	add.w	r0, r3, #444	@ 0x1bc
 800270e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002710:	33e0      	adds	r3, #224	@ 0xe0
 8002712:	2201      	movs	r2, #1
 8002714:	2104      	movs	r1, #4
 8002716:	f00f ffac 	bl	8012672 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->Q_d_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->Q_d);
 800271a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800271c:	f503 70e2 	add.w	r0, r3, #452	@ 0x1c4
 8002720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002722:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002726:	2204      	movs	r2, #4
 8002728:	2104      	movs	r1, #4
 800272a:	f00f ffa2 	bl	8012672 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->K_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_OUTPUTS, filter->K);
 800272e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002730:	f503 70ea 	add.w	r0, r3, #468	@ 0x1d4
 8002734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002736:	f503 73ca 	add.w	r3, r3, #404	@ 0x194
 800273a:	2201      	movs	r2, #1
 800273c:	2104      	movs	r1, #4
 800273e:	f00f ff98 	bl	8012672 <arm_mat_init_f32>
}
 8002742:	bf00      	nop
 8002744:	3730      	adds	r7, #48	@ 0x30
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	42c80000 	.word	0x42c80000

08002750 <MotorKalman_DiscretizeModel>:

void MotorKalman_DiscretizeModel(MotorKalman* filter) {
 8002750:	b580      	push	{r7, lr}
 8002752:	b082      	sub	sp, #8
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
    // Use the GenerateMotorMatrices function to discretize the model
    GenerateMotorMatrices(
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	edd3 7ad3 	vldr	s15, [r3, #844]	@ 0x34c
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	ed93 7ad4 	vldr	s14, [r3, #848]	@ 0x350
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	edd3 6acf 	vldr	s13, [r3, #828]	@ 0x33c
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	ed93 6ad0 	vldr	s12, [r3, #832]	@ 0x340
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	edd3 5ad2 	vldr	s11, [r3, #840]	@ 0x348
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	ed93 5ad1 	vldr	s10, [r3, #836]	@ 0x344
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	edd3 4ace 	vldr	s9, [r3, #824]	@ 0x338
        filter->J,       // Motor inertia
        filter->b,       // Viscous friction coefficient
        filter->K_e,     // Back-EMF constant
        filter->K_t,     // Torque constant
        filter->dt,      // Sample time
        filter->A_d,     // Output discrete state matrix
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	f103 0290 	add.w	r2, r3, #144	@ 0x90
        filter->B_d      // Output discrete input matrix
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	33e0      	adds	r3, #224	@ 0xe0
    GenerateMotorMatrices(
 800278c:	4619      	mov	r1, r3
 800278e:	4610      	mov	r0, r2
 8002790:	eeb0 3a64 	vmov.f32	s6, s9
 8002794:	eef0 2a45 	vmov.f32	s5, s10
 8002798:	eeb0 2a65 	vmov.f32	s4, s11
 800279c:	eef0 1a46 	vmov.f32	s3, s12
 80027a0:	eeb0 1a66 	vmov.f32	s2, s13
 80027a4:	eef0 0a47 	vmov.f32	s1, s14
 80027a8:	eeb0 0a67 	vmov.f32	s0, s15
 80027ac:	f001 f83c 	bl	8003828 <GenerateMotorMatrices>
    );

    // Initialize discrete process noise matrix Q_d (simplified for stability)
    memset(filter->Q_d, 0, sizeof(filter->Q_d));
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80027b6:	2240      	movs	r2, #64	@ 0x40
 80027b8:	2100      	movs	r1, #0
 80027ba:	4618      	mov	r0, r3
 80027bc:	f010 fcca 	bl	8013154 <memset>

    // Set diagonal elements for process noise (simpler but reliable approach)
    filter->Q_d[0 * MOTOR_KALMAN_NUM_STATES + 0] = 0.01f * filter->dt * filter->dt; // Position noise
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 80027c6:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8002824 <MotorKalman_DiscretizeModel+0xd4>
 80027ca:	ee27 7a87 	vmul.f32	s14, s15, s14
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 80027d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	edc3 7a54 	vstr	s15, [r3, #336]	@ 0x150
    filter->Q_d[1 * MOTOR_KALMAN_NUM_STATES + 1] = filter->Q[1 * MOTOR_KALMAN_NUM_STATES + 1] * filter->dt; // Velocity noise (main process noise)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	ed93 7a49 	vldr	s14, [r3, #292]	@ 0x124
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 80027ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	edc3 7a59 	vstr	s15, [r3, #356]	@ 0x164
    filter->Q_d[2 * MOTOR_KALMAN_NUM_STATES + 2] = 0.1f * filter->dt; // Load torque noise
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 80027fa:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8002828 <MotorKalman_DiscretizeModel+0xd8>
 80027fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	edc3 7a5e 	vstr	s15, [r3, #376]	@ 0x178
    filter->Q_d[3 * MOTOR_KALMAN_NUM_STATES + 3] = 0.01f * filter->dt; // Current noise
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 800280e:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8002824 <MotorKalman_DiscretizeModel+0xd4>
 8002812:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	edc3 7a63 	vstr	s15, [r3, #396]	@ 0x18c
}
 800281c:	bf00      	nop
 800281e:	3708      	adds	r7, #8
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}
 8002824:	3c23d70a 	.word	0x3c23d70a
 8002828:	3dcccccd 	.word	0x3dcccccd

0800282c <MotorKalman_SetProcessNoise>:

void MotorKalman_SetProcessNoise(MotorKalman* filter, float32_t Q) {
 800282c:	b580      	push	{r7, lr}
 800282e:	b082      	sub	sp, #8
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
 8002834:	ed87 0a00 	vstr	s0, [r7]
    // Set the process noise covariance matrix Q (continuous)
    memset(filter->Q, 0, sizeof(filter->Q));
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 800283e:	2240      	movs	r2, #64	@ 0x40
 8002840:	2100      	movs	r1, #0
 8002842:	4618      	mov	r0, r3
 8002844:	f010 fc86 	bl	8013154 <memset>

    // Only the velocity state (index 1) has process noise per G = [0;1;0;0]
    filter->Q[1 * MOTOR_KALMAN_NUM_STATES + 1] = Q * Q;
 8002848:	edd7 7a00 	vldr	s15, [r7]
 800284c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	edc3 7a49 	vstr	s15, [r3, #292]	@ 0x124
    filter->sigma_ml = Q;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	683a      	ldr	r2, [r7, #0]
 800285a:	f8c3 2354 	str.w	r2, [r3, #852]	@ 0x354

    // Update the discrete process noise matrix if A_d has already been initialized
    if (filter->A_d[0] != 0.0f || filter->A_d[1] != 0.0f) {
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8002864:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002868:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800286c:	d107      	bne.n	800287e <MotorKalman_SetProcessNoise+0x52>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8002874:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002878:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800287c:	d002      	beq.n	8002884 <MotorKalman_SetProcessNoise+0x58>
        MotorKalman_DiscretizeModel(filter); // Recompute discretization with new Q
 800287e:	6878      	ldr	r0, [r7, #4]
 8002880:	f7ff ff66 	bl	8002750 <MotorKalman_DiscretizeModel>
    }
}
 8002884:	bf00      	nop
 8002886:	3708      	adds	r7, #8
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}

0800288c <MotorKalman_SetMeasurementNoise>:

void MotorKalman_SetMeasurementNoise(MotorKalman* filter, float32_t R) {
 800288c:	b580      	push	{r7, lr}
 800288e:	b082      	sub	sp, #8
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
 8002894:	ed87 0a00 	vstr	s0, [r7]
    // Store the noise value
    filter->sigma_pos = sqrtf(R);
 8002898:	ed97 0a00 	vldr	s0, [r7]
 800289c:	f010 fd74 	bl	8013388 <sqrtf>
 80028a0:	eef0 7a40 	vmov.f32	s15, s0
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	edc3 7ad6 	vstr	s15, [r3, #856]	@ 0x358

    // Set the measurement noise covariance matrix R
    filter->R[0] = R;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	683a      	ldr	r2, [r7, #0]
 80028ae:	f8c3 2190 	str.w	r2, [r3, #400]	@ 0x190
}
 80028b2:	bf00      	nop
 80028b4:	3708      	adds	r7, #8
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}

080028ba <MotorKalman_Predict>:
    filter->velocity = 0.0f;
    filter->load_torque = 0.0f;
    filter->current = 0.0f;
}

void MotorKalman_Predict(MotorKalman* filter, float32_t voltage_input) {
 80028ba:	b580      	push	{r7, lr}
 80028bc:	b0b2      	sub	sp, #200	@ 0xc8
 80028be:	af00      	add	r7, sp, #0
 80028c0:	6078      	str	r0, [r7, #4]
 80028c2:	ed87 0a00 	vstr	s0, [r7]
    // Store input for next step
    filter->input_data[0] = voltage_input;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	683a      	ldr	r2, [r7, #0]
 80028ca:	f8c3 22ec 	str.w	r2, [r3, #748]	@ 0x2ec

    // 1. State prediction using simplified method (more stable in embedded systems)
    // Compute x = A*x + B*u directly without using matrix operations
    float32_t new_state[MOTOR_KALMAN_NUM_STATES] = {0};
 80028ce:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 80028d2:	2200      	movs	r2, #0
 80028d4:	601a      	str	r2, [r3, #0]
 80028d6:	605a      	str	r2, [r3, #4]
 80028d8:	609a      	str	r2, [r3, #8]
 80028da:	60da      	str	r2, [r3, #12]

    // Calculate A*x (manually)
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80028dc:	2300      	movs	r3, #0
 80028de:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80028e2:	e041      	b.n	8002968 <MotorKalman_Predict+0xae>
        new_state[i] = 0;
 80028e4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80028e8:	009b      	lsls	r3, r3, #2
 80028ea:	33c8      	adds	r3, #200	@ 0xc8
 80028ec:	443b      	add	r3, r7
 80028ee:	3b3c      	subs	r3, #60	@ 0x3c
 80028f0:	f04f 0200 	mov.w	r2, #0
 80028f4:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80028f6:	2300      	movs	r3, #0
 80028f8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80028fc:	e02b      	b.n	8002956 <MotorKalman_Predict+0x9c>
            new_state[i] += filter->A_d[i * MOTOR_KALMAN_NUM_STATES + j] * filter->X[j];
 80028fe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002902:	009b      	lsls	r3, r3, #2
 8002904:	33c8      	adds	r3, #200	@ 0xc8
 8002906:	443b      	add	r3, r7
 8002908:	3b3c      	subs	r3, #60	@ 0x3c
 800290a:	ed93 7a00 	vldr	s14, [r3]
 800290e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002912:	009a      	lsls	r2, r3, #2
 8002914:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002918:	4413      	add	r3, r2
 800291a:	687a      	ldr	r2, [r7, #4]
 800291c:	3324      	adds	r3, #36	@ 0x24
 800291e:	009b      	lsls	r3, r3, #2
 8002920:	4413      	add	r3, r2
 8002922:	edd3 6a00 	vldr	s13, [r3]
 8002926:	687a      	ldr	r2, [r7, #4]
 8002928:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800292c:	009b      	lsls	r3, r3, #2
 800292e:	4413      	add	r3, r2
 8002930:	edd3 7a00 	vldr	s15, [r3]
 8002934:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002938:	ee77 7a27 	vadd.f32	s15, s14, s15
 800293c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	33c8      	adds	r3, #200	@ 0xc8
 8002944:	443b      	add	r3, r7
 8002946:	3b3c      	subs	r3, #60	@ 0x3c
 8002948:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 800294c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002950:	3301      	adds	r3, #1
 8002952:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002956:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800295a:	2b03      	cmp	r3, #3
 800295c:	ddcf      	ble.n	80028fe <MotorKalman_Predict+0x44>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 800295e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002962:	3301      	adds	r3, #1
 8002964:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002968:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800296c:	2b03      	cmp	r3, #3
 800296e:	ddb9      	ble.n	80028e4 <MotorKalman_Predict+0x2a>
        }
    }

    // Add B*u (manually)
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002970:	2300      	movs	r3, #0
 8002972:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8002976:	e021      	b.n	80029bc <MotorKalman_Predict+0x102>
        filter->X[i] = new_state[i] + filter->B_d[i] * voltage_input;
 8002978:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800297c:	009b      	lsls	r3, r3, #2
 800297e:	33c8      	adds	r3, #200	@ 0xc8
 8002980:	443b      	add	r3, r7
 8002982:	3b3c      	subs	r3, #60	@ 0x3c
 8002984:	ed93 7a00 	vldr	s14, [r3]
 8002988:	687a      	ldr	r2, [r7, #4]
 800298a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800298e:	3338      	adds	r3, #56	@ 0x38
 8002990:	009b      	lsls	r3, r3, #2
 8002992:	4413      	add	r3, r2
 8002994:	edd3 6a00 	vldr	s13, [r3]
 8002998:	edd7 7a00 	vldr	s15, [r7]
 800299c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029a4:	687a      	ldr	r2, [r7, #4]
 80029a6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80029aa:	009b      	lsls	r3, r3, #2
 80029ac:	4413      	add	r3, r2
 80029ae:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80029b2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80029b6:	3301      	adds	r3, #1
 80029b8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80029bc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80029c0:	2b03      	cmp	r3, #3
 80029c2:	ddd9      	ble.n	8002978 <MotorKalman_Predict+0xbe>
    }

    // 2. Covariance prediction using simplified method (Joseph form for stability)
    // Using direct matrix computation for P = A*P*A' + Q
    float32_t AP[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES] = {0};
 80029c4:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80029c8:	2240      	movs	r2, #64	@ 0x40
 80029ca:	2100      	movs	r1, #0
 80029cc:	4618      	mov	r0, r3
 80029ce:	f010 fbc1 	bl	8013154 <memset>
    float32_t APAT[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES] = {0};
 80029d2:	f107 030c 	add.w	r3, r7, #12
 80029d6:	2240      	movs	r2, #64	@ 0x40
 80029d8:	2100      	movs	r1, #0
 80029da:	4618      	mov	r0, r3
 80029dc:	f010 fbba 	bl	8013154 <memset>

    // Compute A*P
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80029e0:	2300      	movs	r3, #0
 80029e2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80029e6:	e05f      	b.n	8002aa8 <MotorKalman_Predict+0x1ee>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80029e8:	2300      	movs	r3, #0
 80029ea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80029ee:	e052      	b.n	8002a96 <MotorKalman_Predict+0x1dc>
            AP[i * MOTOR_KALMAN_NUM_STATES + j] = 0;
 80029f0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80029f4:	009a      	lsls	r2, r3, #2
 80029f6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80029fa:	4413      	add	r3, r2
 80029fc:	009b      	lsls	r3, r3, #2
 80029fe:	33c8      	adds	r3, #200	@ 0xc8
 8002a00:	443b      	add	r3, r7
 8002a02:	3b7c      	subs	r3, #124	@ 0x7c
 8002a04:	f04f 0200 	mov.w	r2, #0
 8002a08:	601a      	str	r2, [r3, #0]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002a10:	e038      	b.n	8002a84 <MotorKalman_Predict+0x1ca>
                AP[i * MOTOR_KALMAN_NUM_STATES + j] +=
 8002a12:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002a16:	009a      	lsls	r2, r3, #2
 8002a18:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002a1c:	4413      	add	r3, r2
 8002a1e:	009b      	lsls	r3, r3, #2
 8002a20:	33c8      	adds	r3, #200	@ 0xc8
 8002a22:	443b      	add	r3, r7
 8002a24:	3b7c      	subs	r3, #124	@ 0x7c
 8002a26:	ed93 7a00 	vldr	s14, [r3]
                    filter->A_d[i * MOTOR_KALMAN_NUM_STATES + k] * filter->P[k * MOTOR_KALMAN_NUM_STATES + j];
 8002a2a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002a2e:	009a      	lsls	r2, r3, #2
 8002a30:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002a34:	4413      	add	r3, r2
 8002a36:	687a      	ldr	r2, [r7, #4]
 8002a38:	3324      	adds	r3, #36	@ 0x24
 8002a3a:	009b      	lsls	r3, r3, #2
 8002a3c:	4413      	add	r3, r2
 8002a3e:	edd3 6a00 	vldr	s13, [r3]
 8002a42:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002a46:	009a      	lsls	r2, r3, #2
 8002a48:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002a4c:	4413      	add	r3, r2
 8002a4e:	687a      	ldr	r2, [r7, #4]
 8002a50:	3304      	adds	r3, #4
 8002a52:	009b      	lsls	r3, r3, #2
 8002a54:	4413      	add	r3, r2
 8002a56:	edd3 7a00 	vldr	s15, [r3]
 8002a5a:	ee66 7aa7 	vmul.f32	s15, s13, s15
                AP[i * MOTOR_KALMAN_NUM_STATES + j] +=
 8002a5e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002a62:	009a      	lsls	r2, r3, #2
 8002a64:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002a68:	4413      	add	r3, r2
 8002a6a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a6e:	009b      	lsls	r3, r3, #2
 8002a70:	33c8      	adds	r3, #200	@ 0xc8
 8002a72:	443b      	add	r3, r7
 8002a74:	3b7c      	subs	r3, #124	@ 0x7c
 8002a76:	edc3 7a00 	vstr	s15, [r3]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 8002a7a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002a7e:	3301      	adds	r3, #1
 8002a80:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002a84:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002a88:	2b03      	cmp	r3, #3
 8002a8a:	ddc2      	ble.n	8002a12 <MotorKalman_Predict+0x158>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002a8c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002a90:	3301      	adds	r3, #1
 8002a92:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002a96:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002a9a:	2b03      	cmp	r3, #3
 8002a9c:	dda8      	ble.n	80029f0 <MotorKalman_Predict+0x136>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002a9e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002aa2:	3301      	adds	r3, #1
 8002aa4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002aa8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002aac:	2b03      	cmp	r3, #3
 8002aae:	dd9b      	ble.n	80029e8 <MotorKalman_Predict+0x12e>
            }
        }
    }

    // Compute (A*P)*A'
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002ab6:	e05f      	b.n	8002b78 <MotorKalman_Predict+0x2be>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002ab8:	2300      	movs	r3, #0
 8002aba:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002abe:	e052      	b.n	8002b66 <MotorKalman_Predict+0x2ac>
            APAT[i * MOTOR_KALMAN_NUM_STATES + j] = 0;
 8002ac0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002ac4:	009a      	lsls	r2, r3, #2
 8002ac6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002aca:	4413      	add	r3, r2
 8002acc:	009b      	lsls	r3, r3, #2
 8002ace:	33c8      	adds	r3, #200	@ 0xc8
 8002ad0:	443b      	add	r3, r7
 8002ad2:	3bbc      	subs	r3, #188	@ 0xbc
 8002ad4:	f04f 0200 	mov.w	r2, #0
 8002ad8:	601a      	str	r2, [r3, #0]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 8002ada:	2300      	movs	r3, #0
 8002adc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8002ae0:	e038      	b.n	8002b54 <MotorKalman_Predict+0x29a>
                APAT[i * MOTOR_KALMAN_NUM_STATES + j] +=
 8002ae2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002ae6:	009a      	lsls	r2, r3, #2
 8002ae8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002aec:	4413      	add	r3, r2
 8002aee:	009b      	lsls	r3, r3, #2
 8002af0:	33c8      	adds	r3, #200	@ 0xc8
 8002af2:	443b      	add	r3, r7
 8002af4:	3bbc      	subs	r3, #188	@ 0xbc
 8002af6:	ed93 7a00 	vldr	s14, [r3]
                    AP[i * MOTOR_KALMAN_NUM_STATES + k] * filter->A_d[j * MOTOR_KALMAN_NUM_STATES + k];
 8002afa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002afe:	009a      	lsls	r2, r3, #2
 8002b00:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002b04:	4413      	add	r3, r2
 8002b06:	009b      	lsls	r3, r3, #2
 8002b08:	33c8      	adds	r3, #200	@ 0xc8
 8002b0a:	443b      	add	r3, r7
 8002b0c:	3b7c      	subs	r3, #124	@ 0x7c
 8002b0e:	edd3 6a00 	vldr	s13, [r3]
 8002b12:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002b16:	009a      	lsls	r2, r3, #2
 8002b18:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002b1c:	4413      	add	r3, r2
 8002b1e:	687a      	ldr	r2, [r7, #4]
 8002b20:	3324      	adds	r3, #36	@ 0x24
 8002b22:	009b      	lsls	r3, r3, #2
 8002b24:	4413      	add	r3, r2
 8002b26:	edd3 7a00 	vldr	s15, [r3]
 8002b2a:	ee66 7aa7 	vmul.f32	s15, s13, s15
                APAT[i * MOTOR_KALMAN_NUM_STATES + j] +=
 8002b2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002b32:	009a      	lsls	r2, r3, #2
 8002b34:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002b38:	4413      	add	r3, r2
 8002b3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	33c8      	adds	r3, #200	@ 0xc8
 8002b42:	443b      	add	r3, r7
 8002b44:	3bbc      	subs	r3, #188	@ 0xbc
 8002b46:	edc3 7a00 	vstr	s15, [r3]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 8002b4a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002b4e:	3301      	adds	r3, #1
 8002b50:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8002b54:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002b58:	2b03      	cmp	r3, #3
 8002b5a:	ddc2      	ble.n	8002ae2 <MotorKalman_Predict+0x228>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002b5c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002b60:	3301      	adds	r3, #1
 8002b62:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002b66:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002b6a:	2b03      	cmp	r3, #3
 8002b6c:	dda8      	ble.n	8002ac0 <MotorKalman_Predict+0x206>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002b6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002b72:	3301      	adds	r3, #1
 8002b74:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002b78:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002b7c:	2b03      	cmp	r3, #3
 8002b7e:	dd9b      	ble.n	8002ab8 <MotorKalman_Predict+0x1fe>
            }
        }
    }

    // Add Q to get P = A*P*A' + Q
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002b80:	2300      	movs	r3, #0
 8002b82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002b86:	e037      	b.n	8002bf8 <MotorKalman_Predict+0x33e>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002b88:	2300      	movs	r3, #0
 8002b8a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002b8e:	e02a      	b.n	8002be6 <MotorKalman_Predict+0x32c>
            filter->P[i * MOTOR_KALMAN_NUM_STATES + j] =
                APAT[i * MOTOR_KALMAN_NUM_STATES + j] + filter->Q_d[i * MOTOR_KALMAN_NUM_STATES + j];
 8002b90:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002b94:	009a      	lsls	r2, r3, #2
 8002b96:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002b9a:	4413      	add	r3, r2
 8002b9c:	009b      	lsls	r3, r3, #2
 8002b9e:	33c8      	adds	r3, #200	@ 0xc8
 8002ba0:	443b      	add	r3, r7
 8002ba2:	3bbc      	subs	r3, #188	@ 0xbc
 8002ba4:	ed93 7a00 	vldr	s14, [r3]
 8002ba8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002bac:	009a      	lsls	r2, r3, #2
 8002bae:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002bb2:	4413      	add	r3, r2
 8002bb4:	687a      	ldr	r2, [r7, #4]
 8002bb6:	3354      	adds	r3, #84	@ 0x54
 8002bb8:	009b      	lsls	r3, r3, #2
 8002bba:	4413      	add	r3, r2
 8002bbc:	edd3 7a00 	vldr	s15, [r3]
            filter->P[i * MOTOR_KALMAN_NUM_STATES + j] =
 8002bc0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002bc4:	009a      	lsls	r2, r3, #2
 8002bc6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002bca:	4413      	add	r3, r2
                APAT[i * MOTOR_KALMAN_NUM_STATES + j] + filter->Q_d[i * MOTOR_KALMAN_NUM_STATES + j];
 8002bcc:	ee77 7a27 	vadd.f32	s15, s14, s15
            filter->P[i * MOTOR_KALMAN_NUM_STATES + j] =
 8002bd0:	687a      	ldr	r2, [r7, #4]
 8002bd2:	3304      	adds	r3, #4
 8002bd4:	009b      	lsls	r3, r3, #2
 8002bd6:	4413      	add	r3, r2
 8002bd8:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002bdc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002be0:	3301      	adds	r3, #1
 8002be2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002be6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002bea:	2b03      	cmp	r3, #3
 8002bec:	ddd0      	ble.n	8002b90 <MotorKalman_Predict+0x2d6>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002bee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002bf2:	3301      	adds	r3, #1
 8002bf4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002bf8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002bfc:	2b03      	cmp	r3, #3
 8002bfe:	ddc3      	ble.n	8002b88 <MotorKalman_Predict+0x2ce>
        }
    }

    // Update state estimates for easy access
    filter->position = filter->X[0];
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681a      	ldr	r2, [r3, #0]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	f8c3 235c 	str.w	r2, [r3, #860]	@ 0x35c
    filter->velocity = filter->X[1];
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	685a      	ldr	r2, [r3, #4]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	f8c3 2360 	str.w	r2, [r3, #864]	@ 0x360
    filter->load_torque = filter->X[2];
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	689a      	ldr	r2, [r3, #8]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	f8c3 2364 	str.w	r2, [r3, #868]	@ 0x364
    filter->current = filter->X[3];
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	68da      	ldr	r2, [r3, #12]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	f8c3 2368 	str.w	r2, [r3, #872]	@ 0x368

    // Update CMSIS DSP matrices for next update step
    arm_mat_init_f32(&filter->X_matrix, MOTOR_KALMAN_NUM_STATES, 1, filter->X);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	f503 70d2 	add.w	r0, r3, #420	@ 0x1a4
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2201      	movs	r2, #1
 8002c32:	2104      	movs	r1, #4
 8002c34:	f00f fd1d 	bl	8012672 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->P_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->P);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	f503 70d6 	add.w	r0, r3, #428	@ 0x1ac
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	3310      	adds	r3, #16
 8002c42:	2204      	movs	r2, #4
 8002c44:	2104      	movs	r1, #4
 8002c46:	f00f fd14 	bl	8012672 <arm_mat_init_f32>
}
 8002c4a:	bf00      	nop
 8002c4c:	37c8      	adds	r7, #200	@ 0xc8
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}
	...

08002c54 <MotorKalman_Update>:

void MotorKalman_Update(MotorKalman* filter, float32_t position) {
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b0d0      	sub	sp, #320	@ 0x140
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c5e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c62:	6018      	str	r0, [r3, #0]
 8002c64:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c68:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002c6c:	ed83 0a00 	vstr	s0, [r3]
    // Store the position measurement
    filter->measurement_data[0] = position;
 8002c70:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c74:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002c7e:	f5a2 72a0 	sub.w	r2, r2, #320	@ 0x140
 8002c82:	6812      	ldr	r2, [r2, #0]
 8002c84:	f8c3 22e8 	str.w	r2, [r3, #744]	@ 0x2e8

    // 1. Compute innovation: y - C*x (directly, no matrix operations)
    float32_t Cx = filter->C[0] * filter->X[0] + filter->C[1] * filter->X[1] +
 8002c88:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c8c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	ed93 7a3c 	vldr	s14, [r3, #240]	@ 0xf0
 8002c96:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c9a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	edd3 7a00 	vldr	s15, [r3]
 8002ca4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ca8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002cac:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	edd3 6a3d 	vldr	s13, [r3, #244]	@ 0xf4
 8002cb6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002cba:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	edd3 7a01 	vldr	s15, [r3, #4]
 8002cc4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cc8:	ee37 7a27 	vadd.f32	s14, s14, s15
                  filter->C[2] * filter->X[2] + filter->C[3] * filter->X[3];
 8002ccc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002cd0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	edd3 6a3e 	vldr	s13, [r3, #248]	@ 0xf8
 8002cda:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002cde:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	edd3 7a02 	vldr	s15, [r3, #8]
 8002ce8:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float32_t Cx = filter->C[0] * filter->X[0] + filter->C[1] * filter->X[1] +
 8002cec:	ee37 7a27 	vadd.f32	s14, s14, s15
                  filter->C[2] * filter->X[2] + filter->C[3] * filter->X[3];
 8002cf0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002cf4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	edd3 6a3f 	vldr	s13, [r3, #252]	@ 0xfc
 8002cfe:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002d02:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	edd3 7a03 	vldr	s15, [r3, #12]
 8002d0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float32_t Cx = filter->C[0] * filter->X[0] + filter->C[1] * filter->X[1] +
 8002d10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d14:	edc7 7a40 	vstr	s15, [r7, #256]	@ 0x100
    float32_t innovation = position - Cx;
 8002d18:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002d1c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002d20:	ed93 7a00 	vldr	s14, [r3]
 8002d24:	edd7 7a40 	vldr	s15, [r7, #256]	@ 0x100
 8002d28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d2c:	edc7 7a3f 	vstr	s15, [r7, #252]	@ 0xfc

    // 2. Compute innovation covariance: S = C*P*C' + R (directly)
    float32_t CP[MOTOR_KALMAN_NUM_STATES] = {0};
 8002d30:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 8002d34:	2200      	movs	r2, #0
 8002d36:	601a      	str	r2, [r3, #0]
 8002d38:	605a      	str	r2, [r3, #4]
 8002d3a:	609a      	str	r2, [r3, #8]
 8002d3c:	60da      	str	r2, [r3, #12]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002d3e:	2300      	movs	r3, #0
 8002d40:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8002d44:	e04d      	b.n	8002de2 <MotorKalman_Update+0x18e>
        CP[i] = 0;
 8002d46:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8002d4a:	009b      	lsls	r3, r3, #2
 8002d4c:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002d50:	443b      	add	r3, r7
 8002d52:	3b58      	subs	r3, #88	@ 0x58
 8002d54:	f04f 0200 	mov.w	r2, #0
 8002d58:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8002d60:	e036      	b.n	8002dd0 <MotorKalman_Update+0x17c>
            CP[i] += filter->C[j] * filter->P[j * MOTOR_KALMAN_NUM_STATES + i];
 8002d62:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8002d66:	009b      	lsls	r3, r3, #2
 8002d68:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002d6c:	443b      	add	r3, r7
 8002d6e:	3b58      	subs	r3, #88	@ 0x58
 8002d70:	ed93 7a00 	vldr	s14, [r3]
 8002d74:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002d78:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002d82:	333c      	adds	r3, #60	@ 0x3c
 8002d84:	009b      	lsls	r3, r3, #2
 8002d86:	4413      	add	r3, r2
 8002d88:	edd3 6a00 	vldr	s13, [r3]
 8002d8c:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002d90:	009a      	lsls	r2, r3, #2
 8002d92:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8002d96:	4413      	add	r3, r2
 8002d98:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002d9c:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 8002da0:	6812      	ldr	r2, [r2, #0]
 8002da2:	3304      	adds	r3, #4
 8002da4:	009b      	lsls	r3, r3, #2
 8002da6:	4413      	add	r3, r2
 8002da8:	edd3 7a00 	vldr	s15, [r3]
 8002dac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002db0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002db4:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8002db8:	009b      	lsls	r3, r3, #2
 8002dba:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002dbe:	443b      	add	r3, r7
 8002dc0:	3b58      	subs	r3, #88	@ 0x58
 8002dc2:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002dc6:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002dca:	3301      	adds	r3, #1
 8002dcc:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8002dd0:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002dd4:	2b03      	cmp	r3, #3
 8002dd6:	ddc4      	ble.n	8002d62 <MotorKalman_Update+0x10e>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002dd8:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8002ddc:	3301      	adds	r3, #1
 8002dde:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8002de2:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8002de6:	2b03      	cmp	r3, #3
 8002de8:	ddad      	ble.n	8002d46 <MotorKalman_Update+0xf2>
        }
    }

    float32_t CPCT = 0;
 8002dea:	f04f 0300 	mov.w	r3, #0
 8002dee:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002df2:	2300      	movs	r3, #0
 8002df4:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8002df8:	e021      	b.n	8002e3e <MotorKalman_Update+0x1ea>
        CPCT += CP[i] * filter->C[i];
 8002dfa:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002dfe:	009b      	lsls	r3, r3, #2
 8002e00:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002e04:	443b      	add	r3, r7
 8002e06:	3b58      	subs	r3, #88	@ 0x58
 8002e08:	ed93 7a00 	vldr	s14, [r3]
 8002e0c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002e10:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002e14:	681a      	ldr	r2, [r3, #0]
 8002e16:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002e1a:	333c      	adds	r3, #60	@ 0x3c
 8002e1c:	009b      	lsls	r3, r3, #2
 8002e1e:	4413      	add	r3, r2
 8002e20:	edd3 7a00 	vldr	s15, [r3]
 8002e24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e28:	ed97 7a4d 	vldr	s14, [r7, #308]	@ 0x134
 8002e2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e30:	edc7 7a4d 	vstr	s15, [r7, #308]	@ 0x134
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002e34:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002e38:	3301      	adds	r3, #1
 8002e3a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8002e3e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002e42:	2b03      	cmp	r3, #3
 8002e44:	ddd9      	ble.n	8002dfa <MotorKalman_Update+0x1a6>
    }

    float32_t S = CPCT + filter->R[0];
 8002e46:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002e4a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	edd3 7a64 	vldr	s15, [r3, #400]	@ 0x190
 8002e54:	ed97 7a4d 	vldr	s14, [r7, #308]	@ 0x134
 8002e58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e5c:	edc7 7a3e 	vstr	s15, [r7, #248]	@ 0xf8

    // 3. Compute Kalman gain: K = P*C'/S (directly)
    float32_t PC[MOTOR_KALMAN_NUM_STATES] = {0};
 8002e60:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8002e64:	2200      	movs	r2, #0
 8002e66:	601a      	str	r2, [r3, #0]
 8002e68:	605a      	str	r2, [r3, #4]
 8002e6a:	609a      	str	r2, [r3, #8]
 8002e6c:	60da      	str	r2, [r3, #12]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002e6e:	2300      	movs	r3, #0
 8002e70:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8002e74:	e04d      	b.n	8002f12 <MotorKalman_Update+0x2be>
        PC[i] = 0;
 8002e76:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002e7a:	009b      	lsls	r3, r3, #2
 8002e7c:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002e80:	443b      	add	r3, r7
 8002e82:	3b68      	subs	r3, #104	@ 0x68
 8002e84:	f04f 0200 	mov.w	r2, #0
 8002e88:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8002e90:	e036      	b.n	8002f00 <MotorKalman_Update+0x2ac>
            PC[i] += filter->P[i * MOTOR_KALMAN_NUM_STATES + j] * filter->C[j];
 8002e92:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002e96:	009b      	lsls	r3, r3, #2
 8002e98:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002e9c:	443b      	add	r3, r7
 8002e9e:	3b68      	subs	r3, #104	@ 0x68
 8002ea0:	ed93 7a00 	vldr	s14, [r3]
 8002ea4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002ea8:	009a      	lsls	r2, r3, #2
 8002eaa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002eae:	4413      	add	r3, r2
 8002eb0:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002eb4:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 8002eb8:	6812      	ldr	r2, [r2, #0]
 8002eba:	3304      	adds	r3, #4
 8002ebc:	009b      	lsls	r3, r3, #2
 8002ebe:	4413      	add	r3, r2
 8002ec0:	edd3 6a00 	vldr	s13, [r3]
 8002ec4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002ec8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002ed2:	333c      	adds	r3, #60	@ 0x3c
 8002ed4:	009b      	lsls	r3, r3, #2
 8002ed6:	4413      	add	r3, r2
 8002ed8:	edd3 7a00 	vldr	s15, [r3]
 8002edc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ee0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ee4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002ee8:	009b      	lsls	r3, r3, #2
 8002eea:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002eee:	443b      	add	r3, r7
 8002ef0:	3b68      	subs	r3, #104	@ 0x68
 8002ef2:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002ef6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002efa:	3301      	adds	r3, #1
 8002efc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8002f00:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002f04:	2b03      	cmp	r3, #3
 8002f06:	ddc4      	ble.n	8002e92 <MotorKalman_Update+0x23e>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002f08:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002f0c:	3301      	adds	r3, #1
 8002f0e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8002f12:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002f16:	2b03      	cmp	r3, #3
 8002f18:	ddad      	ble.n	8002e76 <MotorKalman_Update+0x222>
        }
    }

    float32_t K[MOTOR_KALMAN_NUM_STATES] = {0};
 8002f1a:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8002f1e:	2200      	movs	r2, #0
 8002f20:	601a      	str	r2, [r3, #0]
 8002f22:	605a      	str	r2, [r3, #4]
 8002f24:	609a      	str	r2, [r3, #8]
 8002f26:	60da      	str	r2, [r3, #12]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002f28:	2300      	movs	r3, #0
 8002f2a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002f2e:	e01a      	b.n	8002f66 <MotorKalman_Update+0x312>
        K[i] = PC[i] / S;
 8002f30:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002f34:	009b      	lsls	r3, r3, #2
 8002f36:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002f3a:	443b      	add	r3, r7
 8002f3c:	3b68      	subs	r3, #104	@ 0x68
 8002f3e:	edd3 6a00 	vldr	s13, [r3]
 8002f42:	ed97 7a3e 	vldr	s14, [r7, #248]	@ 0xf8
 8002f46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002f4a:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002f4e:	009b      	lsls	r3, r3, #2
 8002f50:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002f54:	443b      	add	r3, r7
 8002f56:	3b78      	subs	r3, #120	@ 0x78
 8002f58:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002f5c:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002f60:	3301      	adds	r3, #1
 8002f62:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002f66:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002f6a:	2b03      	cmp	r3, #3
 8002f6c:	dde0      	ble.n	8002f30 <MotorKalman_Update+0x2dc>
    }

    // 4. Update state estimate: x = x + K*innovation (directly)
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002f6e:	2300      	movs	r3, #0
 8002f70:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002f74:	e029      	b.n	8002fca <MotorKalman_Update+0x376>
        filter->X[i] += K[i] * innovation;
 8002f76:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002f7a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002f7e:	681a      	ldr	r2, [r3, #0]
 8002f80:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002f84:	009b      	lsls	r3, r3, #2
 8002f86:	4413      	add	r3, r2
 8002f88:	ed93 7a00 	vldr	s14, [r3]
 8002f8c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002f90:	009b      	lsls	r3, r3, #2
 8002f92:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002f96:	443b      	add	r3, r7
 8002f98:	3b78      	subs	r3, #120	@ 0x78
 8002f9a:	edd3 6a00 	vldr	s13, [r3]
 8002f9e:	edd7 7a3f 	vldr	s15, [r7, #252]	@ 0xfc
 8002fa2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002fa6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002faa:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002fae:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002fb8:	009b      	lsls	r3, r3, #2
 8002fba:	4413      	add	r3, r2
 8002fbc:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002fc0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002fc4:	3301      	adds	r3, #1
 8002fc6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002fca:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002fce:	2b03      	cmp	r3, #3
 8002fd0:	ddd1      	ble.n	8002f76 <MotorKalman_Update+0x322>
    }

    // 5. Update covariance matrix: P = (I - K*C)*P (Joseph form for better stability)
    float32_t KC[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES] = {0};
 8002fd2:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8002fd6:	2240      	movs	r2, #64	@ 0x40
 8002fd8:	2100      	movs	r1, #0
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f010 f8ba 	bl	8013154 <memset>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002fe6:	e035      	b.n	8003054 <MotorKalman_Update+0x400>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002fe8:	2300      	movs	r3, #0
 8002fea:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8002fee:	e028      	b.n	8003042 <MotorKalman_Update+0x3ee>
            KC[i * MOTOR_KALMAN_NUM_STATES + j] = K[i] * filter->C[j];
 8002ff0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002ff4:	009b      	lsls	r3, r3, #2
 8002ff6:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002ffa:	443b      	add	r3, r7
 8002ffc:	3b78      	subs	r3, #120	@ 0x78
 8002ffe:	ed93 7a00 	vldr	s14, [r3]
 8003002:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003006:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8003010:	333c      	adds	r3, #60	@ 0x3c
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	4413      	add	r3, r2
 8003016:	edd3 7a00 	vldr	s15, [r3]
 800301a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800301e:	009a      	lsls	r2, r3, #2
 8003020:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8003024:	4413      	add	r3, r2
 8003026:	ee67 7a27 	vmul.f32	s15, s14, s15
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8003030:	443b      	add	r3, r7
 8003032:	3bb8      	subs	r3, #184	@ 0xb8
 8003034:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8003038:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800303c:	3301      	adds	r3, #1
 800303e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8003042:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8003046:	2b03      	cmp	r3, #3
 8003048:	ddd2      	ble.n	8002ff0 <MotorKalman_Update+0x39c>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 800304a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800304e:	3301      	adds	r3, #1
 8003050:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8003054:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003058:	2b03      	cmp	r3, #3
 800305a:	ddc5      	ble.n	8002fe8 <MotorKalman_Update+0x394>
        }
    }

    float32_t IKC[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES] = {0};
 800305c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8003060:	2240      	movs	r2, #64	@ 0x40
 8003062:	2100      	movs	r1, #0
 8003064:	4618      	mov	r0, r3
 8003066:	f010 f875 	bl	8013154 <memset>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 800306a:	2300      	movs	r3, #0
 800306c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8003070:	e038      	b.n	80030e4 <MotorKalman_Update+0x490>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8003072:	2300      	movs	r3, #0
 8003074:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8003078:	e02b      	b.n	80030d2 <MotorKalman_Update+0x47e>
            IKC[i * MOTOR_KALMAN_NUM_STATES + j] = (i == j ? 1.0f : 0.0f) - KC[i * MOTOR_KALMAN_NUM_STATES + j];
 800307a:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 800307e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003082:	429a      	cmp	r2, r3
 8003084:	d102      	bne.n	800308c <MotorKalman_Update+0x438>
 8003086:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800308a:	e001      	b.n	8003090 <MotorKalman_Update+0x43c>
 800308c:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 80032a8 <MotorKalman_Update+0x654>
 8003090:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003094:	009a      	lsls	r2, r3, #2
 8003096:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800309a:	4413      	add	r3, r2
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80030a2:	443b      	add	r3, r7
 80030a4:	3bb8      	subs	r3, #184	@ 0xb8
 80030a6:	edd3 7a00 	vldr	s15, [r3]
 80030aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030ae:	009a      	lsls	r2, r3, #2
 80030b0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80030b4:	4413      	add	r3, r2
 80030b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80030c0:	443b      	add	r3, r7
 80030c2:	3bf8      	subs	r3, #248	@ 0xf8
 80030c4:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80030c8:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80030cc:	3301      	adds	r3, #1
 80030ce:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 80030d2:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80030d6:	2b03      	cmp	r3, #3
 80030d8:	ddcf      	ble.n	800307a <MotorKalman_Update+0x426>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80030da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030de:	3301      	adds	r3, #1
 80030e0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80030e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030e8:	2b03      	cmp	r3, #3
 80030ea:	ddc2      	ble.n	8003072 <MotorKalman_Update+0x41e>
        }
    }

    // Store P temporarily
    float32_t P_temp[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES];
    memcpy(P_temp, filter->P, sizeof(P_temp));
 80030ec:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80030f0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f103 0110 	add.w	r1, r3, #16
 80030fa:	f107 0308 	add.w	r3, r7, #8
 80030fe:	2240      	movs	r2, #64	@ 0x40
 8003100:	4618      	mov	r0, r3
 8003102:	f010 f86b 	bl	80131dc <memcpy>

    // Compute (I - K*C)*P
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8003106:	2300      	movs	r3, #0
 8003108:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800310c:	e06e      	b.n	80031ec <MotorKalman_Update+0x598>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 800310e:	2300      	movs	r3, #0
 8003110:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8003114:	e061      	b.n	80031da <MotorKalman_Update+0x586>
            filter->P[i * MOTOR_KALMAN_NUM_STATES + j] = 0;
 8003116:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800311a:	009a      	lsls	r2, r3, #2
 800311c:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8003120:	4413      	add	r3, r2
 8003122:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8003126:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 800312a:	6812      	ldr	r2, [r2, #0]
 800312c:	3304      	adds	r3, #4
 800312e:	009b      	lsls	r3, r3, #2
 8003130:	4413      	add	r3, r2
 8003132:	f04f 0200 	mov.w	r2, #0
 8003136:	601a      	str	r2, [r3, #0]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 8003138:	2300      	movs	r3, #0
 800313a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800313e:	e043      	b.n	80031c8 <MotorKalman_Update+0x574>
                filter->P[i * MOTOR_KALMAN_NUM_STATES + j] +=
 8003140:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003144:	009a      	lsls	r2, r3, #2
 8003146:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800314a:	4413      	add	r3, r2
 800314c:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8003150:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 8003154:	6812      	ldr	r2, [r2, #0]
 8003156:	3304      	adds	r3, #4
 8003158:	009b      	lsls	r3, r3, #2
 800315a:	4413      	add	r3, r2
 800315c:	ed93 7a00 	vldr	s14, [r3]
                    IKC[i * MOTOR_KALMAN_NUM_STATES + k] * P_temp[k * MOTOR_KALMAN_NUM_STATES + j];
 8003160:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003164:	009a      	lsls	r2, r3, #2
 8003166:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800316a:	4413      	add	r3, r2
 800316c:	009b      	lsls	r3, r3, #2
 800316e:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8003172:	443b      	add	r3, r7
 8003174:	3bf8      	subs	r3, #248	@ 0xf8
 8003176:	edd3 6a00 	vldr	s13, [r3]
 800317a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800317e:	009a      	lsls	r2, r3, #2
 8003180:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8003184:	4413      	add	r3, r2
 8003186:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800318a:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 800318e:	009b      	lsls	r3, r3, #2
 8003190:	4413      	add	r3, r2
 8003192:	edd3 7a00 	vldr	s15, [r3]
 8003196:	ee66 7aa7 	vmul.f32	s15, s13, s15
                filter->P[i * MOTOR_KALMAN_NUM_STATES + j] +=
 800319a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800319e:	009a      	lsls	r2, r3, #2
 80031a0:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80031a4:	4413      	add	r3, r2
 80031a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031aa:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80031ae:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 80031b2:	6812      	ldr	r2, [r2, #0]
 80031b4:	3304      	adds	r3, #4
 80031b6:	009b      	lsls	r3, r3, #2
 80031b8:	4413      	add	r3, r2
 80031ba:	edc3 7a00 	vstr	s15, [r3]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 80031be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80031c2:	3301      	adds	r3, #1
 80031c4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80031c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80031cc:	2b03      	cmp	r3, #3
 80031ce:	ddb7      	ble.n	8003140 <MotorKalman_Update+0x4ec>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80031d0:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80031d4:	3301      	adds	r3, #1
 80031d6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80031da:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80031de:	2b03      	cmp	r3, #3
 80031e0:	dd99      	ble.n	8003116 <MotorKalman_Update+0x4c2>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80031e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80031e6:	3301      	adds	r3, #1
 80031e8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80031ec:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80031f0:	2b03      	cmp	r3, #3
 80031f2:	dd8c      	ble.n	800310e <MotorKalman_Update+0x4ba>
            }
        }
    }

    // Update state estimates for easy access
    filter->position = filter->X[0];
 80031f4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80031f8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	681a      	ldr	r2, [r3, #0]
 8003200:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003204:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f8c3 235c 	str.w	r2, [r3, #860]	@ 0x35c
    filter->velocity = filter->X[1];
 800320e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003212:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	685a      	ldr	r2, [r3, #4]
 800321a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800321e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f8c3 2360 	str.w	r2, [r3, #864]	@ 0x360
    filter->load_torque = filter->X[2];
 8003228:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800322c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	689a      	ldr	r2, [r3, #8]
 8003234:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003238:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f8c3 2364 	str.w	r2, [r3, #868]	@ 0x364
    filter->current = filter->X[3];
 8003242:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003246:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	68da      	ldr	r2, [r3, #12]
 800324e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003252:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f8c3 2368 	str.w	r2, [r3, #872]	@ 0x368

    // Update CMSIS DSP matrices for next time
    arm_mat_init_f32(&filter->X_matrix, MOTOR_KALMAN_NUM_STATES, 1, filter->X);
 800325c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003260:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f503 70d2 	add.w	r0, r3, #420	@ 0x1a4
 800326a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800326e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	2201      	movs	r2, #1
 8003276:	2104      	movs	r1, #4
 8003278:	f00f f9fb 	bl	8012672 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->P_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->P);
 800327c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003280:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f503 70d6 	add.w	r0, r3, #428	@ 0x1ac
 800328a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800328e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	3310      	adds	r3, #16
 8003296:	2204      	movs	r2, #4
 8003298:	2104      	movs	r1, #4
 800329a:	f00f f9ea 	bl	8012672 <arm_mat_init_f32>
}
 800329e:	bf00      	nop
 80032a0:	f507 77a0 	add.w	r7, r7, #320	@ 0x140
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}
 80032a8:	00000000 	.word	0x00000000

080032ac <MotorKalman_Estimate>:

float MotorKalman_Estimate(MotorKalman* filter, float32_t voltage_input, float32_t position) {
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b084      	sub	sp, #16
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	60f8      	str	r0, [r7, #12]
 80032b4:	ed87 0a02 	vstr	s0, [r7, #8]
 80032b8:	edc7 0a01 	vstr	s1, [r7, #4]
    // Execute the predict and update steps
    MotorKalman_Predict(filter, voltage_input);
 80032bc:	ed97 0a02 	vldr	s0, [r7, #8]
 80032c0:	68f8      	ldr	r0, [r7, #12]
 80032c2:	f7ff fafa 	bl	80028ba <MotorKalman_Predict>
    MotorKalman_Update(filter, position);
 80032c6:	ed97 0a01 	vldr	s0, [r7, #4]
 80032ca:	68f8      	ldr	r0, [r7, #12]
 80032cc:	f7ff fcc2 	bl	8002c54 <MotorKalman_Update>

    return filter->velocity;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	f8d3 3360 	ldr.w	r3, [r3, #864]	@ 0x360
 80032d6:	ee07 3a90 	vmov	s15, r3
}
 80032da:	eeb0 0a67 	vmov.f32	s0, s15
 80032de:	3710      	adds	r7, #16
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bd80      	pop	{r7, pc}

080032e4 <matrix_copy>:

#include "MotorMatrixGenerator.h"
#include <math.h>
#include <string.h>

static void matrix_copy(float32_t *src, float32_t *dst, int size) {
 80032e4:	b480      	push	{r7}
 80032e6:	b087      	sub	sp, #28
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	60f8      	str	r0, [r7, #12]
 80032ec:	60b9      	str	r1, [r7, #8]
 80032ee:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < size; i++) {
 80032f0:	2300      	movs	r3, #0
 80032f2:	617b      	str	r3, [r7, #20]
 80032f4:	e00c      	b.n	8003310 <matrix_copy+0x2c>
        dst[i] = src[i];
 80032f6:	697b      	ldr	r3, [r7, #20]
 80032f8:	009b      	lsls	r3, r3, #2
 80032fa:	68fa      	ldr	r2, [r7, #12]
 80032fc:	441a      	add	r2, r3
 80032fe:	697b      	ldr	r3, [r7, #20]
 8003300:	009b      	lsls	r3, r3, #2
 8003302:	68b9      	ldr	r1, [r7, #8]
 8003304:	440b      	add	r3, r1
 8003306:	6812      	ldr	r2, [r2, #0]
 8003308:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < size; i++) {
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	3301      	adds	r3, #1
 800330e:	617b      	str	r3, [r7, #20]
 8003310:	697a      	ldr	r2, [r7, #20]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	429a      	cmp	r2, r3
 8003316:	dbee      	blt.n	80032f6 <matrix_copy+0x12>
    }
}
 8003318:	bf00      	nop
 800331a:	bf00      	nop
 800331c:	371c      	adds	r7, #28
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr
	...

08003328 <discretize_system_with_arm>:

static void discretize_system_with_arm(float32_t *A_c, float32_t *B_c, float32_t dt,
                                      float32_t *A_d, float32_t *B_d) {
 8003328:	b590      	push	{r4, r7, lr}
 800332a:	f5ad 7d2f 	sub.w	sp, sp, #700	@ 0x2bc
 800332e:	af00      	add	r7, sp, #0
 8003330:	f507 742e 	add.w	r4, r7, #696	@ 0x2b8
 8003334:	f5a4 7429 	sub.w	r4, r4, #676	@ 0x2a4
 8003338:	6020      	str	r0, [r4, #0]
 800333a:	f507 702e 	add.w	r0, r7, #696	@ 0x2b8
 800333e:	f5a0 702a 	sub.w	r0, r0, #680	@ 0x2a8
 8003342:	6001      	str	r1, [r0, #0]
 8003344:	f507 712e 	add.w	r1, r7, #696	@ 0x2b8
 8003348:	f5a1 712b 	sub.w	r1, r1, #684	@ 0x2ac
 800334c:	ed81 0a00 	vstr	s0, [r1]
 8003350:	f507 712e 	add.w	r1, r7, #696	@ 0x2b8
 8003354:	f5a1 712c 	sub.w	r1, r1, #688	@ 0x2b0
 8003358:	600a      	str	r2, [r1, #0]
 800335a:	f507 722e 	add.w	r2, r7, #696	@ 0x2b8
 800335e:	f5a2 722d 	sub.w	r2, r2, #692	@ 0x2b4
 8003362:	6013      	str	r3, [r2, #0]
    // Initialize ARM matrix instances
    arm_matrix_instance_f32 A_c_matrix, A_d_matrix, B_c_matrix, B_d_matrix;
    arm_mat_init_f32(&A_c_matrix, 4, 4, A_c);
 8003364:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003368:	f5a3 7329 	sub.w	r3, r3, #676	@ 0x2a4
 800336c:	f507 7029 	add.w	r0, r7, #676	@ 0x2a4
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	2204      	movs	r2, #4
 8003374:	2104      	movs	r1, #4
 8003376:	f00f f97c 	bl	8012672 <arm_mat_init_f32>
    arm_mat_init_f32(&A_d_matrix, 4, 4, A_d);
 800337a:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800337e:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 8003382:	f507 7027 	add.w	r0, r7, #668	@ 0x29c
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	2204      	movs	r2, #4
 800338a:	2104      	movs	r1, #4
 800338c:	f00f f971 	bl	8012672 <arm_mat_init_f32>
    arm_mat_init_f32(&B_c_matrix, 4, 1, B_c);
 8003390:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003394:	f5a3 732a 	sub.w	r3, r3, #680	@ 0x2a8
 8003398:	f507 7025 	add.w	r0, r7, #660	@ 0x294
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	2201      	movs	r2, #1
 80033a0:	2104      	movs	r1, #4
 80033a2:	f00f f966 	bl	8012672 <arm_mat_init_f32>
    arm_mat_init_f32(&B_d_matrix, 4, 1, B_d);
 80033a6:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80033aa:	f5a3 732d 	sub.w	r3, r3, #692	@ 0x2b4
 80033ae:	f507 7023 	add.w	r0, r7, #652	@ 0x28c
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	2201      	movs	r2, #1
 80033b6:	2104      	movs	r1, #4
 80033b8:	f00f f95b 	bl	8012672 <arm_mat_init_f32>

    // Create identity matrix
    float32_t I_data[16] = {0};
 80033bc:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 80033c0:	2240      	movs	r2, #64	@ 0x40
 80033c2:	2100      	movs	r1, #0
 80033c4:	4618      	mov	r0, r3
 80033c6:	f00f fec5 	bl	8013154 <memset>
    arm_matrix_instance_f32 I_matrix;
    arm_mat_init_f32(&I_matrix, 4, 4, I_data);
 80033ca:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 80033ce:	f507 7011 	add.w	r0, r7, #580	@ 0x244
 80033d2:	2204      	movs	r2, #4
 80033d4:	2104      	movs	r1, #4
 80033d6:	f00f f94c 	bl	8012672 <arm_mat_init_f32>
    for (int i = 0; i < 4; i++) {
 80033da:	2300      	movs	r3, #0
 80033dc:	f8c7 32b4 	str.w	r3, [r7, #692]	@ 0x2b4
 80033e0:	e011      	b.n	8003406 <discretize_system_with_arm+0xde>
        I_data[i*4 + i] = 1.0f;
 80033e2:	f8d7 22b4 	ldr.w	r2, [r7, #692]	@ 0x2b4
 80033e6:	4613      	mov	r3, r2
 80033e8:	009b      	lsls	r3, r3, #2
 80033ea:	4413      	add	r3, r2
 80033ec:	009b      	lsls	r3, r3, #2
 80033ee:	f503 732e 	add.w	r3, r3, #696	@ 0x2b8
 80033f2:	443b      	add	r3, r7
 80033f4:	3b6c      	subs	r3, #108	@ 0x6c
 80033f6:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80033fa:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 4; i++) {
 80033fc:	f8d7 32b4 	ldr.w	r3, [r7, #692]	@ 0x2b4
 8003400:	3301      	adds	r3, #1
 8003402:	f8c7 32b4 	str.w	r3, [r7, #692]	@ 0x2b4
 8003406:	f8d7 32b4 	ldr.w	r3, [r7, #692]	@ 0x2b4
 800340a:	2b03      	cmp	r3, #3
 800340c:	dde9      	ble.n	80033e2 <discretize_system_with_arm+0xba>
    }

    // Create scaled A matrix (A*dt)
    float32_t A_dt_data[16];
    arm_matrix_instance_f32 A_dt_matrix;
    arm_mat_init_f32(&A_dt_matrix, 4, 4, A_dt_data);
 800340e:	f507 7301 	add.w	r3, r7, #516	@ 0x204
 8003412:	f507 70fe 	add.w	r0, r7, #508	@ 0x1fc
 8003416:	2204      	movs	r2, #4
 8003418:	2104      	movs	r1, #4
 800341a:	f00f f92a 	bl	8012672 <arm_mat_init_f32>
    arm_mat_scale_f32(&A_c_matrix, dt, &A_dt_matrix);
 800341e:	f507 71fe 	add.w	r1, r7, #508	@ 0x1fc
 8003422:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003426:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 800342a:	f507 7229 	add.w	r2, r7, #676	@ 0x2a4
 800342e:	ed93 0a00 	vldr	s0, [r3]
 8003432:	4610      	mov	r0, r2
 8003434:	f00f fd26 	bl	8012e84 <arm_mat_scale_f32>

    // Calculate A_d = exp(A*dt) using Taylor series approximation
    // Initialize A_d to identity matrix
    matrix_copy(I_data, A_d, 16);
 8003438:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800343c:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 8003440:	f507 7013 	add.w	r0, r7, #588	@ 0x24c
 8003444:	2210      	movs	r2, #16
 8003446:	6819      	ldr	r1, [r3, #0]
 8003448:	f7ff ff4c 	bl	80032e4 <matrix_copy>

    // Calculate powers of A*dt and add them to A_d
    float32_t A_power_data[16];
    float32_t temp_data[16];
    arm_matrix_instance_f32 A_power_matrix, temp_matrix;
    arm_mat_init_f32(&A_power_matrix, 4, 4, A_power_data);
 800344c:	f507 73de 	add.w	r3, r7, #444	@ 0x1bc
 8003450:	f507 70ba 	add.w	r0, r7, #372	@ 0x174
 8003454:	2204      	movs	r2, #4
 8003456:	2104      	movs	r1, #4
 8003458:	f00f f90b 	bl	8012672 <arm_mat_init_f32>
    arm_mat_init_f32(&temp_matrix, 4, 4, temp_data);
 800345c:	f507 73be 	add.w	r3, r7, #380	@ 0x17c
 8003460:	f507 70b6 	add.w	r0, r7, #364	@ 0x16c
 8003464:	2204      	movs	r2, #4
 8003466:	2104      	movs	r1, #4
 8003468:	f00f f903 	bl	8012672 <arm_mat_init_f32>

    // First term: I + A*dt
    arm_mat_add_f32(&I_matrix, &A_dt_matrix, &A_d_matrix);
 800346c:	f507 7227 	add.w	r2, r7, #668	@ 0x29c
 8003470:	f507 71fe 	add.w	r1, r7, #508	@ 0x1fc
 8003474:	f507 7311 	add.w	r3, r7, #580	@ 0x244
 8003478:	4618      	mov	r0, r3
 800347a:	f00f f8bf 	bl	80125fc <arm_mat_add_f32>

    // Copy A*dt to A_power for computing higher powers
    matrix_copy(A_dt_data, A_power_data, 16);
 800347e:	f507 71de 	add.w	r1, r7, #444	@ 0x1bc
 8003482:	f507 7301 	add.w	r3, r7, #516	@ 0x204
 8003486:	2210      	movs	r2, #16
 8003488:	4618      	mov	r0, r3
 800348a:	f7ff ff2b 	bl	80032e4 <matrix_copy>

    // Compute higher order terms using Taylor series
    // A_d = I + A*dt + (A*dt)^2/2 + (A*dt)^3/6 + ...
    float32_t factorial = 1.0f;
 800348e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8003492:	f8c7 32b0 	str.w	r3, [r7, #688]	@ 0x2b0
    for (int term = 2; term <= 10; term++) {  // Using more terms for better accuracy
 8003496:	2302      	movs	r3, #2
 8003498:	f8c7 32ac 	str.w	r3, [r7, #684]	@ 0x2ac
 800349c:	e03a      	b.n	8003514 <discretize_system_with_arm+0x1ec>
        factorial *= term;
 800349e:	f8d7 32ac 	ldr.w	r3, [r7, #684]	@ 0x2ac
 80034a2:	ee07 3a90 	vmov	s15, r3
 80034a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80034aa:	ed97 7aac 	vldr	s14, [r7, #688]	@ 0x2b0
 80034ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034b2:	edc7 7aac 	vstr	s15, [r7, #688]	@ 0x2b0

        // Compute next power: A_power = A_power * A_dt
        arm_mat_mult_f32(&A_power_matrix, &A_dt_matrix, &temp_matrix);
 80034b6:	f507 72b6 	add.w	r2, r7, #364	@ 0x16c
 80034ba:	f507 71fe 	add.w	r1, r7, #508	@ 0x1fc
 80034be:	f507 73ba 	add.w	r3, r7, #372	@ 0x174
 80034c2:	4618      	mov	r0, r3
 80034c4:	f00f fc64 	bl	8012d90 <arm_mat_mult_f32>
        matrix_copy(temp_data, A_power_data, 16);
 80034c8:	f507 71de 	add.w	r1, r7, #444	@ 0x1bc
 80034cc:	f507 73be 	add.w	r3, r7, #380	@ 0x17c
 80034d0:	2210      	movs	r2, #16
 80034d2:	4618      	mov	r0, r3
 80034d4:	f7ff ff06 	bl	80032e4 <matrix_copy>

        // Scale by 1/factorial
        arm_mat_scale_f32(&A_power_matrix, 1.0f/factorial, &temp_matrix);
 80034d8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80034dc:	edd7 7aac 	vldr	s15, [r7, #688]	@ 0x2b0
 80034e0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80034e4:	f507 72b6 	add.w	r2, r7, #364	@ 0x16c
 80034e8:	f507 73ba 	add.w	r3, r7, #372	@ 0x174
 80034ec:	4611      	mov	r1, r2
 80034ee:	eeb0 0a47 	vmov.f32	s0, s14
 80034f2:	4618      	mov	r0, r3
 80034f4:	f00f fcc6 	bl	8012e84 <arm_mat_scale_f32>

        // Add to A_d
        arm_mat_add_f32(&A_d_matrix, &temp_matrix, &A_d_matrix);
 80034f8:	f507 7227 	add.w	r2, r7, #668	@ 0x29c
 80034fc:	f507 71b6 	add.w	r1, r7, #364	@ 0x16c
 8003500:	f507 7327 	add.w	r3, r7, #668	@ 0x29c
 8003504:	4618      	mov	r0, r3
 8003506:	f00f f879 	bl	80125fc <arm_mat_add_f32>
    for (int term = 2; term <= 10; term++) {  // Using more terms for better accuracy
 800350a:	f8d7 32ac 	ldr.w	r3, [r7, #684]	@ 0x2ac
 800350e:	3301      	adds	r3, #1
 8003510:	f8c7 32ac 	str.w	r3, [r7, #684]	@ 0x2ac
 8003514:	f8d7 32ac 	ldr.w	r3, [r7, #684]	@ 0x2ac
 8003518:	2b0a      	cmp	r3, #10
 800351a:	ddc0      	ble.n	800349e <discretize_system_with_arm+0x176>

    // We can approximate this integral using the Taylor series for e^(A*s):
    // B_d = [dt*I + (A*dt^2)/2 + (A^2*dt^3)/6 + (A^3*dt^4)/24 + ...] * B_c

    // First term: dt*I * B_c = dt * B_c
    arm_mat_scale_f32(&B_c_matrix, dt, &B_d_matrix);
 800351c:	f507 7123 	add.w	r1, r7, #652	@ 0x28c
 8003520:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003524:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8003528:	f507 7225 	add.w	r2, r7, #660	@ 0x294
 800352c:	ed93 0a00 	vldr	s0, [r3]
 8003530:	4610      	mov	r0, r2
 8003532:	f00f fca7 	bl	8012e84 <arm_mat_scale_f32>

    // Second term: (A*dt^2)/2 * B_c
    float32_t AB_c[4] = {0};
 8003536:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800353a:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800353e:	461a      	mov	r2, r3
 8003540:	2300      	movs	r3, #0
 8003542:	6013      	str	r3, [r2, #0]
 8003544:	6053      	str	r3, [r2, #4]
 8003546:	6093      	str	r3, [r2, #8]
 8003548:	60d3      	str	r3, [r2, #12]
    arm_matrix_instance_f32 AB_c_matrix;
    arm_mat_init_f32(&AB_c_matrix, 4, 1, AB_c);
 800354a:	f507 73ae 	add.w	r3, r7, #348	@ 0x15c
 800354e:	f507 70aa 	add.w	r0, r7, #340	@ 0x154
 8003552:	2201      	movs	r2, #1
 8003554:	2104      	movs	r1, #4
 8003556:	f00f f88c 	bl	8012672 <arm_mat_init_f32>
    arm_mat_mult_f32(&A_c_matrix, &B_c_matrix, &AB_c_matrix);
 800355a:	f507 72aa 	add.w	r2, r7, #340	@ 0x154
 800355e:	f507 7125 	add.w	r1, r7, #660	@ 0x294
 8003562:	f507 7329 	add.w	r3, r7, #676	@ 0x2a4
 8003566:	4618      	mov	r0, r3
 8003568:	f00f fc12 	bl	8012d90 <arm_mat_mult_f32>

    float32_t temp_B[4];
    arm_matrix_instance_f32 temp_B_matrix;
    arm_mat_init_f32(&temp_B_matrix, 4, 1, temp_B);
 800356c:	f507 73a2 	add.w	r3, r7, #324	@ 0x144
 8003570:	f507 709e 	add.w	r0, r7, #316	@ 0x13c
 8003574:	2201      	movs	r2, #1
 8003576:	2104      	movs	r1, #4
 8003578:	f00f f87b 	bl	8012672 <arm_mat_init_f32>
    arm_mat_scale_f32(&AB_c_matrix, dt*dt/2.0f, &temp_B_matrix);
 800357c:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003580:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8003584:	edd3 7a00 	vldr	s15, [r3]
 8003588:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800358c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003590:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003594:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 8003598:	f507 73aa 	add.w	r3, r7, #340	@ 0x154
 800359c:	4611      	mov	r1, r2
 800359e:	eeb0 0a47 	vmov.f32	s0, s14
 80035a2:	4618      	mov	r0, r3
 80035a4:	f00f fc6e 	bl	8012e84 <arm_mat_scale_f32>

    arm_mat_add_f32(&B_d_matrix, &temp_B_matrix, &B_d_matrix);
 80035a8:	f507 7223 	add.w	r2, r7, #652	@ 0x28c
 80035ac:	f507 719e 	add.w	r1, r7, #316	@ 0x13c
 80035b0:	f507 7323 	add.w	r3, r7, #652	@ 0x28c
 80035b4:	4618      	mov	r0, r3
 80035b6:	f00f f821 	bl	80125fc <arm_mat_add_f32>

    // Third term: (A^2*dt^3)/6 * B_c
    float32_t A2_data[16] = {0};
 80035ba:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80035be:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80035c2:	4618      	mov	r0, r3
 80035c4:	2340      	movs	r3, #64	@ 0x40
 80035c6:	461a      	mov	r2, r3
 80035c8:	2100      	movs	r1, #0
 80035ca:	f00f fdc3 	bl	8013154 <memset>
    arm_matrix_instance_f32 A2_matrix;
    arm_mat_init_f32(&A2_matrix, 4, 4, A2_data);
 80035ce:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 80035d2:	f107 00f4 	add.w	r0, r7, #244	@ 0xf4
 80035d6:	2204      	movs	r2, #4
 80035d8:	2104      	movs	r1, #4
 80035da:	f00f f84a 	bl	8012672 <arm_mat_init_f32>
    arm_mat_mult_f32(&A_c_matrix, &A_c_matrix, &A2_matrix);
 80035de:	f107 02f4 	add.w	r2, r7, #244	@ 0xf4
 80035e2:	f507 7129 	add.w	r1, r7, #676	@ 0x2a4
 80035e6:	f507 7329 	add.w	r3, r7, #676	@ 0x2a4
 80035ea:	4618      	mov	r0, r3
 80035ec:	f00f fbd0 	bl	8012d90 <arm_mat_mult_f32>

    float32_t A2B_c[4] = {0};
 80035f0:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80035f4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80035f8:	461a      	mov	r2, r3
 80035fa:	2300      	movs	r3, #0
 80035fc:	6013      	str	r3, [r2, #0]
 80035fe:	6053      	str	r3, [r2, #4]
 8003600:	6093      	str	r3, [r2, #8]
 8003602:	60d3      	str	r3, [r2, #12]
    arm_matrix_instance_f32 A2B_c_matrix;
    arm_mat_init_f32(&A2B_c_matrix, 4, 1, A2B_c);
 8003604:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8003608:	f107 00dc 	add.w	r0, r7, #220	@ 0xdc
 800360c:	2201      	movs	r2, #1
 800360e:	2104      	movs	r1, #4
 8003610:	f00f f82f 	bl	8012672 <arm_mat_init_f32>
    arm_mat_mult_f32(&A2_matrix, &B_c_matrix, &A2B_c_matrix);
 8003614:	f107 02dc 	add.w	r2, r7, #220	@ 0xdc
 8003618:	f507 7125 	add.w	r1, r7, #660	@ 0x294
 800361c:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8003620:	4618      	mov	r0, r3
 8003622:	f00f fbb5 	bl	8012d90 <arm_mat_mult_f32>

    arm_mat_scale_f32(&A2B_c_matrix, dt*dt*dt/6.0f, &temp_B_matrix);
 8003626:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800362a:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 800362e:	edd3 7a00 	vldr	s15, [r3]
 8003632:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8003636:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800363a:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 800363e:	edd3 7a00 	vldr	s15, [r3]
 8003642:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003646:	eef1 6a08 	vmov.f32	s13, #24	@ 0x40c00000  6.0
 800364a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800364e:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 8003652:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003656:	4611      	mov	r1, r2
 8003658:	eeb0 0a47 	vmov.f32	s0, s14
 800365c:	4618      	mov	r0, r3
 800365e:	f00f fc11 	bl	8012e84 <arm_mat_scale_f32>
    arm_mat_add_f32(&B_d_matrix, &temp_B_matrix, &B_d_matrix);
 8003662:	f507 7223 	add.w	r2, r7, #652	@ 0x28c
 8003666:	f507 719e 	add.w	r1, r7, #316	@ 0x13c
 800366a:	f507 7323 	add.w	r3, r7, #652	@ 0x28c
 800366e:	4618      	mov	r0, r3
 8003670:	f00e ffc4 	bl	80125fc <arm_mat_add_f32>

    // Fourth term: (A^3*dt^4)/24 * B_c
    float32_t A3_data[16] = {0};
 8003674:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003678:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 800367c:	4618      	mov	r0, r3
 800367e:	2340      	movs	r3, #64	@ 0x40
 8003680:	461a      	mov	r2, r3
 8003682:	2100      	movs	r1, #0
 8003684:	f00f fd66 	bl	8013154 <memset>
    arm_matrix_instance_f32 A3_matrix;
    arm_mat_init_f32(&A3_matrix, 4, 4, A3_data);
 8003688:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800368c:	f107 0094 	add.w	r0, r7, #148	@ 0x94
 8003690:	2204      	movs	r2, #4
 8003692:	2104      	movs	r1, #4
 8003694:	f00e ffed 	bl	8012672 <arm_mat_init_f32>
    arm_mat_mult_f32(&A2_matrix, &A_c_matrix, &A3_matrix);
 8003698:	f107 0294 	add.w	r2, r7, #148	@ 0x94
 800369c:	f507 7129 	add.w	r1, r7, #676	@ 0x2a4
 80036a0:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80036a4:	4618      	mov	r0, r3
 80036a6:	f00f fb73 	bl	8012d90 <arm_mat_mult_f32>

    float32_t A3B_c[4] = {0};
 80036aa:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80036ae:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 80036b2:	461a      	mov	r2, r3
 80036b4:	2300      	movs	r3, #0
 80036b6:	6013      	str	r3, [r2, #0]
 80036b8:	6053      	str	r3, [r2, #4]
 80036ba:	6093      	str	r3, [r2, #8]
 80036bc:	60d3      	str	r3, [r2, #12]
    arm_matrix_instance_f32 A3B_c_matrix;
    arm_mat_init_f32(&A3B_c_matrix, 4, 1, A3B_c);
 80036be:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 80036c2:	f107 007c 	add.w	r0, r7, #124	@ 0x7c
 80036c6:	2201      	movs	r2, #1
 80036c8:	2104      	movs	r1, #4
 80036ca:	f00e ffd2 	bl	8012672 <arm_mat_init_f32>
    arm_mat_mult_f32(&A3_matrix, &B_c_matrix, &A3B_c_matrix);
 80036ce:	f107 027c 	add.w	r2, r7, #124	@ 0x7c
 80036d2:	f507 7125 	add.w	r1, r7, #660	@ 0x294
 80036d6:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80036da:	4618      	mov	r0, r3
 80036dc:	f00f fb58 	bl	8012d90 <arm_mat_mult_f32>

    arm_mat_scale_f32(&A3B_c_matrix, dt*dt*dt*dt/24.0f, &temp_B_matrix);
 80036e0:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80036e4:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 80036e8:	edd3 7a00 	vldr	s15, [r3]
 80036ec:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80036f0:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80036f4:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 80036f8:	edd3 7a00 	vldr	s15, [r3]
 80036fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003700:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003704:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8003708:	edd3 7a00 	vldr	s15, [r3]
 800370c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003710:	eef3 6a08 	vmov.f32	s13, #56	@ 0x41c00000  24.0
 8003714:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003718:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 800371c:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8003720:	4611      	mov	r1, r2
 8003722:	eeb0 0a47 	vmov.f32	s0, s14
 8003726:	4618      	mov	r0, r3
 8003728:	f00f fbac 	bl	8012e84 <arm_mat_scale_f32>
    arm_mat_add_f32(&B_d_matrix, &temp_B_matrix, &B_d_matrix);
 800372c:	f507 7223 	add.w	r2, r7, #652	@ 0x28c
 8003730:	f507 719e 	add.w	r1, r7, #316	@ 0x13c
 8003734:	f507 7323 	add.w	r3, r7, #652	@ 0x28c
 8003738:	4618      	mov	r0, r3
 800373a:	f00e ff5f 	bl	80125fc <arm_mat_add_f32>

    // Fifth term: (A^4*dt^5)/120 * B_c
    float32_t A4_data[16] = {0};
 800373e:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003742:	f5a3 731f 	sub.w	r3, r3, #636	@ 0x27c
 8003746:	4618      	mov	r0, r3
 8003748:	2340      	movs	r3, #64	@ 0x40
 800374a:	461a      	mov	r2, r3
 800374c:	2100      	movs	r1, #0
 800374e:	f00f fd01 	bl	8013154 <memset>
    arm_matrix_instance_f32 A4_matrix;
    arm_mat_init_f32(&A4_matrix, 4, 4, A4_data);
 8003752:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8003756:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 800375a:	2204      	movs	r2, #4
 800375c:	2104      	movs	r1, #4
 800375e:	f00e ff88 	bl	8012672 <arm_mat_init_f32>
    arm_mat_mult_f32(&A3_matrix, &A_c_matrix, &A4_matrix);
 8003762:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8003766:	f507 7129 	add.w	r1, r7, #676	@ 0x2a4
 800376a:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800376e:	4618      	mov	r0, r3
 8003770:	f00f fb0e 	bl	8012d90 <arm_mat_mult_f32>

    float32_t A4B_c[4] = {0};
 8003774:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003778:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 800377c:	461a      	mov	r2, r3
 800377e:	2300      	movs	r3, #0
 8003780:	6013      	str	r3, [r2, #0]
 8003782:	6053      	str	r3, [r2, #4]
 8003784:	6093      	str	r3, [r2, #8]
 8003786:	60d3      	str	r3, [r2, #12]
    arm_matrix_instance_f32 A4B_c_matrix;
    arm_mat_init_f32(&A4B_c_matrix, 4, 1, A4B_c);
 8003788:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800378c:	f107 001c 	add.w	r0, r7, #28
 8003790:	2201      	movs	r2, #1
 8003792:	2104      	movs	r1, #4
 8003794:	f00e ff6d 	bl	8012672 <arm_mat_init_f32>
    arm_mat_mult_f32(&A4_matrix, &B_c_matrix, &A4B_c_matrix);
 8003798:	f107 021c 	add.w	r2, r7, #28
 800379c:	f507 7125 	add.w	r1, r7, #660	@ 0x294
 80037a0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80037a4:	4618      	mov	r0, r3
 80037a6:	f00f faf3 	bl	8012d90 <arm_mat_mult_f32>

    arm_mat_scale_f32(&A4B_c_matrix, dt*dt*dt*dt*dt/120.0f, &temp_B_matrix);
 80037aa:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80037ae:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 80037b2:	edd3 7a00 	vldr	s15, [r3]
 80037b6:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80037ba:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80037be:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 80037c2:	edd3 7a00 	vldr	s15, [r3]
 80037c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80037ca:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80037ce:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 80037d2:	edd3 7a00 	vldr	s15, [r3]
 80037d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80037da:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80037de:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 80037e2:	edd3 7a00 	vldr	s15, [r3]
 80037e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037ea:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8003824 <discretize_system_with_arm+0x4fc>
 80037ee:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80037f2:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 80037f6:	f107 031c 	add.w	r3, r7, #28
 80037fa:	4611      	mov	r1, r2
 80037fc:	eeb0 0a47 	vmov.f32	s0, s14
 8003800:	4618      	mov	r0, r3
 8003802:	f00f fb3f 	bl	8012e84 <arm_mat_scale_f32>
    arm_mat_add_f32(&B_d_matrix, &temp_B_matrix, &B_d_matrix);
 8003806:	f507 7223 	add.w	r2, r7, #652	@ 0x28c
 800380a:	f507 719e 	add.w	r1, r7, #316	@ 0x13c
 800380e:	f507 7323 	add.w	r3, r7, #652	@ 0x28c
 8003812:	4618      	mov	r0, r3
 8003814:	f00e fef2 	bl	80125fc <arm_mat_add_f32>
}
 8003818:	bf00      	nop
 800381a:	f507 772f 	add.w	r7, r7, #700	@ 0x2bc
 800381e:	46bd      	mov	sp, r7
 8003820:	bd90      	pop	{r4, r7, pc}
 8003822:	bf00      	nop
 8003824:	42f00000 	.word	0x42f00000

08003828 <GenerateMotorMatrices>:

void GenerateMotorMatrices(float32_t R_a, float32_t L_a, float32_t J, float32_t b,
                          float32_t ke, float32_t kt, float32_t dt,
                          float32_t *A, float32_t *B) {
 8003828:	b580      	push	{r7, lr}
 800382a:	b09e      	sub	sp, #120	@ 0x78
 800382c:	af00      	add	r7, sp, #0
 800382e:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
 8003832:	edc7 0a08 	vstr	s1, [r7, #32]
 8003836:	ed87 1a07 	vstr	s2, [r7, #28]
 800383a:	edc7 1a06 	vstr	s3, [r7, #24]
 800383e:	ed87 2a05 	vstr	s4, [r7, #20]
 8003842:	edc7 2a04 	vstr	s5, [r7, #16]
 8003846:	ed87 3a03 	vstr	s6, [r7, #12]
 800384a:	60b8      	str	r0, [r7, #8]
 800384c:	6079      	str	r1, [r7, #4]
    // Generate continuous time matrices
    float32_t A_c[16] = {0}; // 4x4 matrix
 800384e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003852:	2240      	movs	r2, #64	@ 0x40
 8003854:	2100      	movs	r1, #0
 8003856:	4618      	mov	r0, r3
 8003858:	f00f fc7c 	bl	8013154 <memset>
    float32_t B_c[4] = {0};  // 4x1 matrix
 800385c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003860:	2200      	movs	r2, #0
 8003862:	601a      	str	r2, [r3, #0]
 8003864:	605a      	str	r2, [r3, #4]
 8003866:	609a      	str	r2, [r3, #8]
 8003868:	60da      	str	r2, [r3, #12]
    // State Transition Matrix
    // Ac = [0 1 0 0;
    //       0 -b/J -1/J kt/J;
    //       0 0 0 0;
    //       0 -ke/L 0 -R/L];
    A_c[0*4 + 1] = 1.0f;
 800386a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800386e:	63fb      	str	r3, [r7, #60]	@ 0x3c

    A_c[1*4 + 1] = -b/J;
 8003870:	edd7 7a06 	vldr	s15, [r7, #24]
 8003874:	eef1 6a67 	vneg.f32	s13, s15
 8003878:	ed97 7a07 	vldr	s14, [r7, #28]
 800387c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003880:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    A_c[1*4 + 2] = -1.0f/J;
 8003884:	eeff 6a00 	vmov.f32	s13, #240	@ 0xbf800000 -1.0
 8003888:	ed97 7a07 	vldr	s14, [r7, #28]
 800388c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003890:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    A_c[1*4 + 3] = kt/J;
 8003894:	edd7 6a04 	vldr	s13, [r7, #16]
 8003898:	ed97 7a07 	vldr	s14, [r7, #28]
 800389c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80038a0:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

    // Third row all zeros (for load torque state)

    A_c[3*4 + 1] = -ke/L_a;
 80038a4:	edd7 7a05 	vldr	s15, [r7, #20]
 80038a8:	eef1 6a67 	vneg.f32	s13, s15
 80038ac:	ed97 7a08 	vldr	s14, [r7, #32]
 80038b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80038b4:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
    A_c[3*4 + 3] = -R_a/L_a;
 80038b8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80038bc:	eef1 6a67 	vneg.f32	s13, s15
 80038c0:	ed97 7a08 	vldr	s14, [r7, #32]
 80038c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80038c8:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74

    // Input Matrix
    // Bc = [0; 0; 0; 1/L];
    B_c[3] = 1.0f/L_a;
 80038cc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80038d0:	ed97 7a08 	vldr	s14, [r7, #32]
 80038d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80038d8:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    discretize_system_with_arm(A_c, B_c, dt, A, B);
 80038dc:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 80038e0:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	68ba      	ldr	r2, [r7, #8]
 80038e8:	ed97 0a03 	vldr	s0, [r7, #12]
 80038ec:	f7ff fd1c 	bl	8003328 <discretize_system_with_arm>
}
 80038f0:	bf00      	nop
 80038f2:	3778      	adds	r7, #120	@ 0x78
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}

080038f8 <PWM_init>:
 *      Author: beamk
 */

#include "PWM.h"

void PWM_init(PWM* pwm, TIM_HandleTypeDef* htimx, uint16_t tim_chx){
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b084      	sub	sp, #16
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	60f8      	str	r0, [r7, #12]
 8003900:	60b9      	str	r1, [r7, #8]
 8003902:	4613      	mov	r3, r2
 8003904:	80fb      	strh	r3, [r7, #6]
	pwm->CPU_FREQ = 170e6;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	4a0b      	ldr	r2, [pc, #44]	@ (8003938 <PWM_init+0x40>)
 800390a:	611a      	str	r2, [r3, #16]
	pwm->htimx = htimx;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	68ba      	ldr	r2, [r7, #8]
 8003910:	601a      	str	r2, [r3, #0]
	pwm->tim_chx = tim_chx;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	88fa      	ldrh	r2, [r7, #6]
 8003916:	809a      	strh	r2, [r3, #4]
	pwm->OC = 0;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2200      	movs	r2, #0
 800391c:	615a      	str	r2, [r3, #20]
	HAL_TIM_Base_Start(htimx);
 800391e:	68b8      	ldr	r0, [r7, #8]
 8003920:	f00a fed8 	bl	800e6d4 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(htimx, tim_chx);
 8003924:	88fb      	ldrh	r3, [r7, #6]
 8003926:	4619      	mov	r1, r3
 8003928:	68b8      	ldr	r0, [r7, #8]
 800392a:	f00b f81f 	bl	800e96c <HAL_TIM_PWM_Start>
}
 800392e:	bf00      	nop
 8003930:	3710      	adds	r7, #16
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}
 8003936:	bf00      	nop
 8003938:	0a21fe80 	.word	0x0a21fe80

0800393c <PWM_write_duty>:

void PWM_write_duty(PWM* pwm, float freq, float percent_duty){
 800393c:	b5b0      	push	{r4, r5, r7, lr}
 800393e:	b084      	sub	sp, #16
 8003940:	af00      	add	r7, sp, #0
 8003942:	60f8      	str	r0, [r7, #12]
 8003944:	ed87 0a02 	vstr	s0, [r7, #8]
 8003948:	edc7 0a01 	vstr	s1, [r7, #4]
    if (freq == 0) {
 800394c:	edd7 7a02 	vldr	s15, [r7, #8]
 8003950:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003954:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003958:	d137      	bne.n	80039ca <PWM_write_duty+0x8e>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	889b      	ldrh	r3, [r3, #4]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d105      	bne.n	800396e <PWM_write_duty+0x32>
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	2200      	movs	r2, #0
 800396a:	635a      	str	r2, [r3, #52]	@ 0x34
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(percent_duty) / 100.0);
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
    }
}
 800396c:	e0e1      	b.n	8003b32 <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	889b      	ldrh	r3, [r3, #4]
 8003972:	2b04      	cmp	r3, #4
 8003974:	d105      	bne.n	8003982 <PWM_write_duty+0x46>
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	2300      	movs	r3, #0
 800397e:	6393      	str	r3, [r2, #56]	@ 0x38
 8003980:	e0d7      	b.n	8003b32 <PWM_write_duty+0x1f6>
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	889b      	ldrh	r3, [r3, #4]
 8003986:	2b08      	cmp	r3, #8
 8003988:	d105      	bne.n	8003996 <PWM_write_duty+0x5a>
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	2300      	movs	r3, #0
 8003992:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003994:	e0cd      	b.n	8003b32 <PWM_write_duty+0x1f6>
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	889b      	ldrh	r3, [r3, #4]
 800399a:	2b0c      	cmp	r3, #12
 800399c:	d105      	bne.n	80039aa <PWM_write_duty+0x6e>
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	2300      	movs	r3, #0
 80039a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80039a8:	e0c3      	b.n	8003b32 <PWM_write_duty+0x1f6>
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	889b      	ldrh	r3, [r3, #4]
 80039ae:	2b10      	cmp	r3, #16
 80039b0:	d105      	bne.n	80039be <PWM_write_duty+0x82>
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	2300      	movs	r3, #0
 80039ba:	6493      	str	r3, [r2, #72]	@ 0x48
 80039bc:	e0b9      	b.n	8003b32 <PWM_write_duty+0x1f6>
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	681a      	ldr	r2, [r3, #0]
 80039c4:	2300      	movs	r3, #0
 80039c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80039c8:	e0b3      	b.n	8003b32 <PWM_write_duty+0x1f6>
    	pwm->period_cyc = (uint32_t) (pwm->CPU_FREQ / freq);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	691b      	ldr	r3, [r3, #16]
 80039ce:	ee07 3a90 	vmov	s15, r3
 80039d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80039d6:	ed97 7a02 	vldr	s14, [r7, #8]
 80039da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80039de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80039e2:	ee17 2a90 	vmov	r2, s15
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	609a      	str	r2, [r3, #8]
    	pwm->prescaler = (uint16_t) ((pwm->period_cyc + 65535 - 1) / 65535) - 1; // Subtracting 1 since prescaler is zero-based
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 80039f2:	33fe      	adds	r3, #254	@ 0xfe
 80039f4:	4a51      	ldr	r2, [pc, #324]	@ (8003b3c <PWM_write_duty+0x200>)
 80039f6:	fba2 2303 	umull	r2, r3, r2, r3
 80039fa:	0bdb      	lsrs	r3, r3, #15
 80039fc:	b29b      	uxth	r3, r3
 80039fe:	3b01      	subs	r3, #1
 8003a00:	b29a      	uxth	r2, r3
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	819a      	strh	r2, [r3, #12]
    	pwm->overflow = (uint16_t) ((pwm->CPU_FREQ / (float)(pwm->prescaler + 1) / freq) - 1);
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	691b      	ldr	r3, [r3, #16]
 8003a0a:	ee07 3a90 	vmov	s15, r3
 8003a0e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	899b      	ldrh	r3, [r3, #12]
 8003a16:	3301      	adds	r3, #1
 8003a18:	ee07 3a90 	vmov	s15, r3
 8003a1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a20:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003a24:	ed97 7a02 	vldr	s14, [r7, #8]
 8003a28:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003a2c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003a30:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003a34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a38:	ee17 3a90 	vmov	r3, s15
 8003a3c:	b29a      	uxth	r2, r3
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	81da      	strh	r2, [r3, #14]
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(percent_duty) / 100.0);
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	89db      	ldrh	r3, [r3, #14]
 8003a46:	4618      	mov	r0, r3
 8003a48:	f7fc fd38 	bl	80004bc <__aeabi_i2d>
 8003a4c:	4604      	mov	r4, r0
 8003a4e:	460d      	mov	r5, r1
 8003a50:	edd7 7a01 	vldr	s15, [r7, #4]
 8003a54:	eef0 7ae7 	vabs.f32	s15, s15
 8003a58:	ee17 0a90 	vmov	r0, s15
 8003a5c:	f7fc fd40 	bl	80004e0 <__aeabi_f2d>
 8003a60:	4602      	mov	r2, r0
 8003a62:	460b      	mov	r3, r1
 8003a64:	4620      	mov	r0, r4
 8003a66:	4629      	mov	r1, r5
 8003a68:	f7fc fd92 	bl	8000590 <__aeabi_dmul>
 8003a6c:	4602      	mov	r2, r0
 8003a6e:	460b      	mov	r3, r1
 8003a70:	4610      	mov	r0, r2
 8003a72:	4619      	mov	r1, r3
 8003a74:	f04f 0200 	mov.w	r2, #0
 8003a78:	4b31      	ldr	r3, [pc, #196]	@ (8003b40 <PWM_write_duty+0x204>)
 8003a7a:	f7fc feb3 	bl	80007e4 <__aeabi_ddiv>
 8003a7e:	4602      	mov	r2, r0
 8003a80:	460b      	mov	r3, r1
 8003a82:	4610      	mov	r0, r2
 8003a84:	4619      	mov	r1, r3
 8003a86:	f7fd f845 	bl	8000b14 <__aeabi_d2uiz>
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	b29b      	uxth	r3, r3
 8003a8e:	461a      	mov	r2, r3
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	615a      	str	r2, [r3, #20]
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	899a      	ldrh	r2, [r3, #12]
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	629a      	str	r2, [r3, #40]	@ 0x28
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	89da      	ldrh	r2, [r3, #14]
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	89da      	ldrh	r2, [r3, #14]
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	60da      	str	r2, [r3, #12]
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	889b      	ldrh	r3, [r3, #4]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d106      	bne.n	8003acc <PWM_write_duty+0x190>
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	68fa      	ldr	r2, [r7, #12]
 8003ac6:	6952      	ldr	r2, [r2, #20]
 8003ac8:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8003aca:	e032      	b.n	8003b32 <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	889b      	ldrh	r3, [r3, #4]
 8003ad0:	2b04      	cmp	r3, #4
 8003ad2:	d106      	bne.n	8003ae2 <PWM_write_duty+0x1a6>
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	681a      	ldr	r2, [r3, #0]
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	695b      	ldr	r3, [r3, #20]
 8003ade:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8003ae0:	e027      	b.n	8003b32 <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	889b      	ldrh	r3, [r3, #4]
 8003ae6:	2b08      	cmp	r3, #8
 8003ae8:	d106      	bne.n	8003af8 <PWM_write_duty+0x1bc>
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	681a      	ldr	r2, [r3, #0]
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	695b      	ldr	r3, [r3, #20]
 8003af4:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8003af6:	e01c      	b.n	8003b32 <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	889b      	ldrh	r3, [r3, #4]
 8003afc:	2b0c      	cmp	r3, #12
 8003afe:	d106      	bne.n	8003b0e <PWM_write_duty+0x1d2>
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	681a      	ldr	r2, [r3, #0]
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	695b      	ldr	r3, [r3, #20]
 8003b0a:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8003b0c:	e011      	b.n	8003b32 <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	889b      	ldrh	r3, [r3, #4]
 8003b12:	2b10      	cmp	r3, #16
 8003b14:	d106      	bne.n	8003b24 <PWM_write_duty+0x1e8>
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	681a      	ldr	r2, [r3, #0]
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	695b      	ldr	r3, [r3, #20]
 8003b20:	6493      	str	r3, [r2, #72]	@ 0x48
}
 8003b22:	e006      	b.n	8003b32 <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681a      	ldr	r2, [r3, #0]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	695b      	ldr	r3, [r3, #20]
 8003b2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8003b30:	e7ff      	b.n	8003b32 <PWM_write_duty+0x1f6>
 8003b32:	bf00      	nop
 8003b34:	3710      	adds	r7, #16
 8003b36:	46bd      	mov	sp, r7
 8003b38:	bdb0      	pop	{r4, r5, r7, pc}
 8003b3a:	bf00      	nop
 8003b3c:	80008001 	.word	0x80008001
 8003b40:	40590000 	.word	0x40590000
 8003b44:	00000000 	.word	0x00000000

08003b48 <PWM_write_range>:

void PWM_write_range(PWM* pwm, float freq, float duty){
 8003b48:	b5b0      	push	{r4, r5, r7, lr}
 8003b4a:	b084      	sub	sp, #16
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	60f8      	str	r0, [r7, #12]
 8003b50:	ed87 0a02 	vstr	s0, [r7, #8]
 8003b54:	edc7 0a01 	vstr	s1, [r7, #4]
    if (freq == 0) {
 8003b58:	edd7 7a02 	vldr	s15, [r7, #8]
 8003b5c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003b60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b64:	d137      	bne.n	8003bd6 <PWM_write_range+0x8e>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	889b      	ldrh	r3, [r3, #4]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d105      	bne.n	8003b7a <PWM_write_range+0x32>
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	2200      	movs	r2, #0
 8003b76:	635a      	str	r2, [r3, #52]	@ 0x34
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(duty) / 65535.0);
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
    }
}
 8003b78:	e0e1      	b.n	8003d3e <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	889b      	ldrh	r3, [r3, #4]
 8003b7e:	2b04      	cmp	r3, #4
 8003b80:	d105      	bne.n	8003b8e <PWM_write_range+0x46>
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	2300      	movs	r3, #0
 8003b8a:	6393      	str	r3, [r2, #56]	@ 0x38
 8003b8c:	e0d7      	b.n	8003d3e <PWM_write_range+0x1f6>
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	889b      	ldrh	r3, [r3, #4]
 8003b92:	2b08      	cmp	r3, #8
 8003b94:	d105      	bne.n	8003ba2 <PWM_write_range+0x5a>
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	681a      	ldr	r2, [r3, #0]
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003ba0:	e0cd      	b.n	8003d3e <PWM_write_range+0x1f6>
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	889b      	ldrh	r3, [r3, #4]
 8003ba6:	2b0c      	cmp	r3, #12
 8003ba8:	d105      	bne.n	8003bb6 <PWM_write_range+0x6e>
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	681a      	ldr	r2, [r3, #0]
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	6413      	str	r3, [r2, #64]	@ 0x40
 8003bb4:	e0c3      	b.n	8003d3e <PWM_write_range+0x1f6>
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	889b      	ldrh	r3, [r3, #4]
 8003bba:	2b10      	cmp	r3, #16
 8003bbc:	d105      	bne.n	8003bca <PWM_write_range+0x82>
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	6493      	str	r3, [r2, #72]	@ 0x48
 8003bc8:	e0b9      	b.n	8003d3e <PWM_write_range+0x1f6>
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8003bd4:	e0b3      	b.n	8003d3e <PWM_write_range+0x1f6>
    	pwm->period_cyc = (uint32_t) (pwm->CPU_FREQ / freq);
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	691b      	ldr	r3, [r3, #16]
 8003bda:	ee07 3a90 	vmov	s15, r3
 8003bde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003be2:	ed97 7a02 	vldr	s14, [r7, #8]
 8003be6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003bea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003bee:	ee17 2a90 	vmov	r2, s15
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	609a      	str	r2, [r3, #8]
    	pwm->prescaler = (uint16_t) ((pwm->period_cyc + 65535 - 1) / 65535) - 1; // Subtracting 1 since prescaler is zero-based
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	689b      	ldr	r3, [r3, #8]
 8003bfa:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8003bfe:	33fe      	adds	r3, #254	@ 0xfe
 8003c00:	4a53      	ldr	r2, [pc, #332]	@ (8003d50 <PWM_write_range+0x208>)
 8003c02:	fba2 2303 	umull	r2, r3, r2, r3
 8003c06:	0bdb      	lsrs	r3, r3, #15
 8003c08:	b29b      	uxth	r3, r3
 8003c0a:	3b01      	subs	r3, #1
 8003c0c:	b29a      	uxth	r2, r3
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	819a      	strh	r2, [r3, #12]
    	pwm->overflow = (uint16_t) ((pwm->CPU_FREQ / (float)(pwm->prescaler + 1) / freq) - 1);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	691b      	ldr	r3, [r3, #16]
 8003c16:	ee07 3a90 	vmov	s15, r3
 8003c1a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	899b      	ldrh	r3, [r3, #12]
 8003c22:	3301      	adds	r3, #1
 8003c24:	ee07 3a90 	vmov	s15, r3
 8003c28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003c2c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003c30:	ed97 7a02 	vldr	s14, [r7, #8]
 8003c34:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003c38:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003c3c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003c40:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003c44:	ee17 3a90 	vmov	r3, s15
 8003c48:	b29a      	uxth	r2, r3
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	81da      	strh	r2, [r3, #14]
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(duty) / 65535.0);
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	89db      	ldrh	r3, [r3, #14]
 8003c52:	4618      	mov	r0, r3
 8003c54:	f7fc fc32 	bl	80004bc <__aeabi_i2d>
 8003c58:	4604      	mov	r4, r0
 8003c5a:	460d      	mov	r5, r1
 8003c5c:	edd7 7a01 	vldr	s15, [r7, #4]
 8003c60:	eef0 7ae7 	vabs.f32	s15, s15
 8003c64:	ee17 0a90 	vmov	r0, s15
 8003c68:	f7fc fc3a 	bl	80004e0 <__aeabi_f2d>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	460b      	mov	r3, r1
 8003c70:	4620      	mov	r0, r4
 8003c72:	4629      	mov	r1, r5
 8003c74:	f7fc fc8c 	bl	8000590 <__aeabi_dmul>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	460b      	mov	r3, r1
 8003c7c:	4610      	mov	r0, r2
 8003c7e:	4619      	mov	r1, r3
 8003c80:	a331      	add	r3, pc, #196	@ (adr r3, 8003d48 <PWM_write_range+0x200>)
 8003c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c86:	f7fc fdad 	bl	80007e4 <__aeabi_ddiv>
 8003c8a:	4602      	mov	r2, r0
 8003c8c:	460b      	mov	r3, r1
 8003c8e:	4610      	mov	r0, r2
 8003c90:	4619      	mov	r1, r3
 8003c92:	f7fc ff3f 	bl	8000b14 <__aeabi_d2uiz>
 8003c96:	4603      	mov	r3, r0
 8003c98:	b29b      	uxth	r3, r3
 8003c9a:	461a      	mov	r2, r3
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	615a      	str	r2, [r3, #20]
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	899a      	ldrh	r2, [r3, #12]
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	629a      	str	r2, [r3, #40]	@ 0x28
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	89da      	ldrh	r2, [r3, #14]
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	89da      	ldrh	r2, [r3, #14]
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	60da      	str	r2, [r3, #12]
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	889b      	ldrh	r3, [r3, #4]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d106      	bne.n	8003cd8 <PWM_write_range+0x190>
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	68fa      	ldr	r2, [r7, #12]
 8003cd2:	6952      	ldr	r2, [r2, #20]
 8003cd4:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8003cd6:	e032      	b.n	8003d3e <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	889b      	ldrh	r3, [r3, #4]
 8003cdc:	2b04      	cmp	r3, #4
 8003cde:	d106      	bne.n	8003cee <PWM_write_range+0x1a6>
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	695b      	ldr	r3, [r3, #20]
 8003cea:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8003cec:	e027      	b.n	8003d3e <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	889b      	ldrh	r3, [r3, #4]
 8003cf2:	2b08      	cmp	r3, #8
 8003cf4:	d106      	bne.n	8003d04 <PWM_write_range+0x1bc>
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	695b      	ldr	r3, [r3, #20]
 8003d00:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8003d02:	e01c      	b.n	8003d3e <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	889b      	ldrh	r3, [r3, #4]
 8003d08:	2b0c      	cmp	r3, #12
 8003d0a:	d106      	bne.n	8003d1a <PWM_write_range+0x1d2>
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	695b      	ldr	r3, [r3, #20]
 8003d16:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8003d18:	e011      	b.n	8003d3e <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	889b      	ldrh	r3, [r3, #4]
 8003d1e:	2b10      	cmp	r3, #16
 8003d20:	d106      	bne.n	8003d30 <PWM_write_range+0x1e8>
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	695b      	ldr	r3, [r3, #20]
 8003d2c:	6493      	str	r3, [r2, #72]	@ 0x48
}
 8003d2e:	e006      	b.n	8003d3e <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	681a      	ldr	r2, [r3, #0]
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	695b      	ldr	r3, [r3, #20]
 8003d3a:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8003d3c:	e7ff      	b.n	8003d3e <PWM_write_range+0x1f6>
 8003d3e:	bf00      	nop
 8003d40:	3710      	adds	r7, #16
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bdb0      	pop	{r4, r5, r7, pc}
 8003d46:	bf00      	nop
 8003d48:	00000000 	.word	0x00000000
 8003d4c:	40efffe0 	.word	0x40efffe0
 8003d50:	80008001 	.word	0x80008001

08003d54 <QEI_init>:
* Author: pboon
*/

#include "QEI.h"

void QEI_init(QEI *qei, TIM_HandleTypeDef *htimx, int32_t ppr, uint32_t freq, float ratio, float pulley_diameter) {
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b086      	sub	sp, #24
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6178      	str	r0, [r7, #20]
 8003d5c:	6139      	str	r1, [r7, #16]
 8003d5e:	60fa      	str	r2, [r7, #12]
 8003d60:	60bb      	str	r3, [r7, #8]
 8003d62:	ed87 0a01 	vstr	s0, [r7, #4]
 8003d66:	edc7 0a00 	vstr	s1, [r7]
    qei->htimx = htimx;
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	693a      	ldr	r2, [r7, #16]
 8003d6e:	619a      	str	r2, [r3, #24]
    qei->ppr = ppr;
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	68fa      	ldr	r2, [r7, #12]
 8003d74:	621a      	str	r2, [r3, #32]
    qei->freq = freq;
 8003d76:	697b      	ldr	r3, [r7, #20]
 8003d78:	68ba      	ldr	r2, [r7, #8]
 8003d7a:	629a      	str	r2, [r3, #40]	@ 0x28
    qei->gear_ratio = ratio;
 8003d7c:	697b      	ldr	r3, [r7, #20]
 8003d7e:	687a      	ldr	r2, [r7, #4]
 8003d80:	655a      	str	r2, [r3, #84]	@ 0x54
    qei->pulley_diameter = pulley_diameter;
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	683a      	ldr	r2, [r7, #0]
 8003d86:	659a      	str	r2, [r3, #88]	@ 0x58

    qei->c[NOW] = 0;
 8003d88:	697b      	ldr	r3, [r7, #20]
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	601a      	str	r2, [r3, #0]
    qei->c[PREV] = 0;
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	2200      	movs	r2, #0
 8003d92:	605a      	str	r2, [r3, #4]
    qei->r[NOW] = 0;
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	f04f 0200 	mov.w	r2, #0
 8003d9a:	609a      	str	r2, [r3, #8]
    qei->r[PREV] = 0;
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	f04f 0200 	mov.w	r2, #0
 8003da2:	60da      	str	r2, [r3, #12]
    qei->m[NOW] = 0;
 8003da4:	697b      	ldr	r3, [r7, #20]
 8003da6:	f04f 0200 	mov.w	r2, #0
 8003daa:	611a      	str	r2, [r3, #16]
    qei->m[PREV] = 0;
 8003dac:	697b      	ldr	r3, [r7, #20]
 8003dae:	f04f 0200 	mov.w	r2, #0
 8003db2:	615a      	str	r2, [r3, #20]

    qei->enc_period = 65536 - (65536 % ppr);
 8003db4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003db8:	68fa      	ldr	r2, [r7, #12]
 8003dba:	fb93 f2f2 	sdiv	r2, r3, r2
 8003dbe:	68f9      	ldr	r1, [r7, #12]
 8003dc0:	fb01 f202 	mul.w	r2, r1, r2
 8003dc4:	1a9b      	subs	r3, r3, r2
 8003dc6:	f5c3 3280 	rsb	r2, r3, #65536	@ 0x10000
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	61da      	str	r2, [r3, #28]

    qei->diff_counts = 0;
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	625a      	str	r2, [r3, #36]	@ 0x24
    qei->pulses = 0;
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	639a      	str	r2, [r3, #56]	@ 0x38
    qei->rads = 0;
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	f04f 0200 	mov.w	r2, #0
 8003de0:	641a      	str	r2, [r3, #64]	@ 0x40
    qei->mm = 0;
 8003de2:	697b      	ldr	r3, [r7, #20]
 8003de4:	f04f 0200 	mov.w	r2, #0
 8003de8:	649a      	str	r2, [r3, #72]	@ 0x48
    qei->revs = 0;
 8003dea:	697b      	ldr	r3, [r7, #20]
 8003dec:	f04f 0200 	mov.w	r2, #0
 8003df0:	63da      	str	r2, [r3, #60]	@ 0x3c

    qei->pps = 0;
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	f04f 0200 	mov.w	r2, #0
 8003df8:	62da      	str	r2, [r3, #44]	@ 0x2c
    qei->radps = 0;
 8003dfa:	697b      	ldr	r3, [r7, #20]
 8003dfc:	f04f 0200 	mov.w	r2, #0
 8003e00:	635a      	str	r2, [r3, #52]	@ 0x34
    qei->mmps = 0;
 8003e02:	697b      	ldr	r3, [r7, #20]
 8003e04:	f04f 0200 	mov.w	r2, #0
 8003e08:	64da      	str	r2, [r3, #76]	@ 0x4c
    qei->rpm = 0;
 8003e0a:	697b      	ldr	r3, [r7, #20]
 8003e0c:	f04f 0200 	mov.w	r2, #0
 8003e10:	631a      	str	r2, [r3, #48]	@ 0x30

    qei->radpss = 0;
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	f04f 0200 	mov.w	r2, #0
 8003e18:	645a      	str	r2, [r3, #68]	@ 0x44
    qei->mmpss = 0;
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	f04f 0200 	mov.w	r2, #0
 8003e20:	651a      	str	r2, [r3, #80]	@ 0x50

    HAL_TIM_Encoder_Start(htimx, TIM_CHANNEL_ALL);
 8003e22:	213c      	movs	r1, #60	@ 0x3c
 8003e24:	6938      	ldr	r0, [r7, #16]
 8003e26:	f00b f85d 	bl	800eee4 <HAL_TIM_Encoder_Start>
}
 8003e2a:	bf00      	nop
 8003e2c:	3718      	adds	r7, #24
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bd80      	pop	{r7, pc}
 8003e32:	0000      	movs	r0, r0
 8003e34:	0000      	movs	r0, r0
	...

08003e38 <QEI_get_diff_count>:

void QEI_get_diff_count(QEI *qei) {
 8003e38:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003e3c:	b084      	sub	sp, #16
 8003e3e:	af00      	add	r7, sp, #0
 8003e40:	6078      	str	r0, [r7, #4]
    // Get current counter value
    qei->c[NOW] = __HAL_TIM_GET_COUNTER(qei->htimx);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	699b      	ldr	r3, [r3, #24]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	601a      	str	r2, [r3, #0]

    // Calculate difference with handling for timer overflow/underflow
    int32_t diff_counts = qei->c[NOW] - qei->c[PREV];
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681a      	ldr	r2, [r3, #0]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	1ad3      	subs	r3, r2, r3
 8003e58:	60fb      	str	r3, [r7, #12]

    // Handle counter overflow/underflow
    if (diff_counts > qei->enc_period / 2) {
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	69db      	ldr	r3, [r3, #28]
 8003e5e:	0fda      	lsrs	r2, r3, #31
 8003e60:	4413      	add	r3, r2
 8003e62:	105b      	asrs	r3, r3, #1
 8003e64:	461a      	mov	r2, r3
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	dd05      	ble.n	8003e78 <QEI_get_diff_count+0x40>
        diff_counts -= qei->enc_period;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	69db      	ldr	r3, [r3, #28]
 8003e70:	68fa      	ldr	r2, [r7, #12]
 8003e72:	1ad3      	subs	r3, r2, r3
 8003e74:	60fb      	str	r3, [r7, #12]
 8003e76:	e00e      	b.n	8003e96 <QEI_get_diff_count+0x5e>
    } else if (diff_counts < -(qei->enc_period / 2)) {
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	69db      	ldr	r3, [r3, #28]
 8003e7c:	0fda      	lsrs	r2, r3, #31
 8003e7e:	4413      	add	r3, r2
 8003e80:	105b      	asrs	r3, r3, #1
 8003e82:	425b      	negs	r3, r3
 8003e84:	461a      	mov	r2, r3
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	da04      	bge.n	8003e96 <QEI_get_diff_count+0x5e>
        diff_counts += qei->enc_period;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	69db      	ldr	r3, [r3, #28]
 8003e90:	68fa      	ldr	r2, [r7, #12]
 8003e92:	4413      	add	r3, r2
 8003e94:	60fb      	str	r3, [r7, #12]
    }

    qei->diff_counts = diff_counts;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	68fa      	ldr	r2, [r7, #12]
 8003e9a:	625a      	str	r2, [r3, #36]	@ 0x24

    // Update position counters
    qei->pulses += qei->diff_counts;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ea4:	441a      	add	r2, r3
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	639a      	str	r2, [r3, #56]	@ 0x38
    qei->revs += (qei->diff_counts / (float)(qei->ppr)) * qei->gear_ratio;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eb4:	ee07 3a90 	vmov	s15, r3
 8003eb8:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6a1b      	ldr	r3, [r3, #32]
 8003ec0:	ee07 3a90 	vmov	s15, r3
 8003ec4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003ec8:	eec6 6a27 	vdiv.f32	s13, s12, s15
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 8003ed2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003ed6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
    qei->rads += (qei->diff_counts / (float)(qei->ppr)) * 2 * M_PI * qei->gear_ratio;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f7fc fafb 	bl	80004e0 <__aeabi_f2d>
 8003eea:	4604      	mov	r4, r0
 8003eec:	460d      	mov	r5, r1
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef2:	ee07 3a90 	vmov	s15, r3
 8003ef6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6a1b      	ldr	r3, [r3, #32]
 8003efe:	ee07 3a90 	vmov	s15, r3
 8003f02:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003f06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003f0a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003f0e:	ee17 0a90 	vmov	r0, s15
 8003f12:	f7fc fae5 	bl	80004e0 <__aeabi_f2d>
 8003f16:	a33c      	add	r3, pc, #240	@ (adr r3, 8004008 <QEI_get_diff_count+0x1d0>)
 8003f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f1c:	f7fc fb38 	bl	8000590 <__aeabi_dmul>
 8003f20:	4602      	mov	r2, r0
 8003f22:	460b      	mov	r3, r1
 8003f24:	4690      	mov	r8, r2
 8003f26:	4699      	mov	r9, r3
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	f7fc fad7 	bl	80004e0 <__aeabi_f2d>
 8003f32:	4602      	mov	r2, r0
 8003f34:	460b      	mov	r3, r1
 8003f36:	4640      	mov	r0, r8
 8003f38:	4649      	mov	r1, r9
 8003f3a:	f7fc fb29 	bl	8000590 <__aeabi_dmul>
 8003f3e:	4602      	mov	r2, r0
 8003f40:	460b      	mov	r3, r1
 8003f42:	4620      	mov	r0, r4
 8003f44:	4629      	mov	r1, r5
 8003f46:	f7fc f96d 	bl	8000224 <__adddf3>
 8003f4a:	4602      	mov	r2, r0
 8003f4c:	460b      	mov	r3, r1
 8003f4e:	4610      	mov	r0, r2
 8003f50:	4619      	mov	r1, r3
 8003f52:	f7fc fdff 	bl	8000b54 <__aeabi_d2f>
 8003f56:	4602      	mov	r2, r0
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	641a      	str	r2, [r3, #64]	@ 0x40
    qei->mm += (qei->diff_counts / (float)(qei->ppr)) * M_PI * qei->pulley_diameter * qei->gear_ratio;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f60:	4618      	mov	r0, r3
 8003f62:	f7fc fabd 	bl	80004e0 <__aeabi_f2d>
 8003f66:	4604      	mov	r4, r0
 8003f68:	460d      	mov	r5, r1
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f6e:	ee07 3a90 	vmov	s15, r3
 8003f72:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6a1b      	ldr	r3, [r3, #32]
 8003f7a:	ee07 3a90 	vmov	s15, r3
 8003f7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f82:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003f86:	ee16 0a90 	vmov	r0, s13
 8003f8a:	f7fc faa9 	bl	80004e0 <__aeabi_f2d>
 8003f8e:	a31e      	add	r3, pc, #120	@ (adr r3, 8004008 <QEI_get_diff_count+0x1d0>)
 8003f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f94:	f7fc fafc 	bl	8000590 <__aeabi_dmul>
 8003f98:	4602      	mov	r2, r0
 8003f9a:	460b      	mov	r3, r1
 8003f9c:	4690      	mov	r8, r2
 8003f9e:	4699      	mov	r9, r3
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f7fc fa9b 	bl	80004e0 <__aeabi_f2d>
 8003faa:	4602      	mov	r2, r0
 8003fac:	460b      	mov	r3, r1
 8003fae:	4640      	mov	r0, r8
 8003fb0:	4649      	mov	r1, r9
 8003fb2:	f7fc faed 	bl	8000590 <__aeabi_dmul>
 8003fb6:	4602      	mov	r2, r0
 8003fb8:	460b      	mov	r3, r1
 8003fba:	4690      	mov	r8, r2
 8003fbc:	4699      	mov	r9, r3
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	f7fc fa8c 	bl	80004e0 <__aeabi_f2d>
 8003fc8:	4602      	mov	r2, r0
 8003fca:	460b      	mov	r3, r1
 8003fcc:	4640      	mov	r0, r8
 8003fce:	4649      	mov	r1, r9
 8003fd0:	f7fc fade 	bl	8000590 <__aeabi_dmul>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	460b      	mov	r3, r1
 8003fd8:	4620      	mov	r0, r4
 8003fda:	4629      	mov	r1, r5
 8003fdc:	f7fc f922 	bl	8000224 <__adddf3>
 8003fe0:	4602      	mov	r2, r0
 8003fe2:	460b      	mov	r3, r1
 8003fe4:	4610      	mov	r0, r2
 8003fe6:	4619      	mov	r1, r3
 8003fe8:	f7fc fdb4 	bl	8000b54 <__aeabi_d2f>
 8003fec:	4602      	mov	r2, r0
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	649a      	str	r2, [r3, #72]	@ 0x48

    // Store the current counter value for next calculation
    qei->c[PREV] = qei->c[NOW];
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681a      	ldr	r2, [r3, #0]
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	605a      	str	r2, [r3, #4]
}
 8003ffa:	bf00      	nop
 8003ffc:	3710      	adds	r7, #16
 8003ffe:	46bd      	mov	sp, r7
 8004000:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004004:	f3af 8000 	nop.w
 8004008:	54442d18 	.word	0x54442d18
 800400c:	400921fb 	.word	0x400921fb

08004010 <QEI_compute_data>:

void QEI_compute_data(QEI *qei) {
 8004010:	b5b0      	push	{r4, r5, r7, lr}
 8004012:	b084      	sub	sp, #16
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
    // Calculate velocity in pulses per second
    qei->pps = qei->diff_counts * ((int)(qei->freq));
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800401c:	687a      	ldr	r2, [r7, #4]
 800401e:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004020:	fb02 f303 	mul.w	r3, r2, r3
 8004024:	ee07 3a90 	vmov	s15, r3
 8004028:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

    // Calculate angular velocity in different units
    qei->rpm = qei->pps * 60.0 / (float)(qei->ppr) * qei->gear_ratio;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004036:	4618      	mov	r0, r3
 8004038:	f7fc fa52 	bl	80004e0 <__aeabi_f2d>
 800403c:	f04f 0200 	mov.w	r2, #0
 8004040:	4b83      	ldr	r3, [pc, #524]	@ (8004250 <QEI_compute_data+0x240>)
 8004042:	f7fc faa5 	bl	8000590 <__aeabi_dmul>
 8004046:	4602      	mov	r2, r0
 8004048:	460b      	mov	r3, r1
 800404a:	4614      	mov	r4, r2
 800404c:	461d      	mov	r5, r3
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6a1b      	ldr	r3, [r3, #32]
 8004052:	ee07 3a90 	vmov	s15, r3
 8004056:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800405a:	ee17 0a90 	vmov	r0, s15
 800405e:	f7fc fa3f 	bl	80004e0 <__aeabi_f2d>
 8004062:	4602      	mov	r2, r0
 8004064:	460b      	mov	r3, r1
 8004066:	4620      	mov	r0, r4
 8004068:	4629      	mov	r1, r5
 800406a:	f7fc fbbb 	bl	80007e4 <__aeabi_ddiv>
 800406e:	4602      	mov	r2, r0
 8004070:	460b      	mov	r3, r1
 8004072:	4614      	mov	r4, r2
 8004074:	461d      	mov	r5, r3
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800407a:	4618      	mov	r0, r3
 800407c:	f7fc fa30 	bl	80004e0 <__aeabi_f2d>
 8004080:	4602      	mov	r2, r0
 8004082:	460b      	mov	r3, r1
 8004084:	4620      	mov	r0, r4
 8004086:	4629      	mov	r1, r5
 8004088:	f7fc fa82 	bl	8000590 <__aeabi_dmul>
 800408c:	4602      	mov	r2, r0
 800408e:	460b      	mov	r3, r1
 8004090:	4610      	mov	r0, r2
 8004092:	4619      	mov	r1, r3
 8004094:	f7fc fd5e 	bl	8000b54 <__aeabi_d2f>
 8004098:	4602      	mov	r2, r0
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	631a      	str	r2, [r3, #48]	@ 0x30
    qei->radps = qei->pps * 2 * M_PI / (float)(qei->ppr) * qei->gear_ratio;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80040a4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80040a8:	ee17 0a90 	vmov	r0, s15
 80040ac:	f7fc fa18 	bl	80004e0 <__aeabi_f2d>
 80040b0:	a365      	add	r3, pc, #404	@ (adr r3, 8004248 <QEI_compute_data+0x238>)
 80040b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040b6:	f7fc fa6b 	bl	8000590 <__aeabi_dmul>
 80040ba:	4602      	mov	r2, r0
 80040bc:	460b      	mov	r3, r1
 80040be:	4614      	mov	r4, r2
 80040c0:	461d      	mov	r5, r3
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6a1b      	ldr	r3, [r3, #32]
 80040c6:	ee07 3a90 	vmov	s15, r3
 80040ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80040ce:	ee17 0a90 	vmov	r0, s15
 80040d2:	f7fc fa05 	bl	80004e0 <__aeabi_f2d>
 80040d6:	4602      	mov	r2, r0
 80040d8:	460b      	mov	r3, r1
 80040da:	4620      	mov	r0, r4
 80040dc:	4629      	mov	r1, r5
 80040de:	f7fc fb81 	bl	80007e4 <__aeabi_ddiv>
 80040e2:	4602      	mov	r2, r0
 80040e4:	460b      	mov	r3, r1
 80040e6:	4614      	mov	r4, r2
 80040e8:	461d      	mov	r5, r3
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040ee:	4618      	mov	r0, r3
 80040f0:	f7fc f9f6 	bl	80004e0 <__aeabi_f2d>
 80040f4:	4602      	mov	r2, r0
 80040f6:	460b      	mov	r3, r1
 80040f8:	4620      	mov	r0, r4
 80040fa:	4629      	mov	r1, r5
 80040fc:	f7fc fa48 	bl	8000590 <__aeabi_dmul>
 8004100:	4602      	mov	r2, r0
 8004102:	460b      	mov	r3, r1
 8004104:	4610      	mov	r0, r2
 8004106:	4619      	mov	r1, r3
 8004108:	f7fc fd24 	bl	8000b54 <__aeabi_d2f>
 800410c:	4602      	mov	r2, r0
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	635a      	str	r2, [r3, #52]	@ 0x34

    // Calculate linear velocity
    qei->mmps = qei->pps * M_PI * qei->pulley_diameter / (float)(qei->ppr) * qei->gear_ratio;  // Assuming 10mm per rev
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004116:	4618      	mov	r0, r3
 8004118:	f7fc f9e2 	bl	80004e0 <__aeabi_f2d>
 800411c:	a34a      	add	r3, pc, #296	@ (adr r3, 8004248 <QEI_compute_data+0x238>)
 800411e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004122:	f7fc fa35 	bl	8000590 <__aeabi_dmul>
 8004126:	4602      	mov	r2, r0
 8004128:	460b      	mov	r3, r1
 800412a:	4614      	mov	r4, r2
 800412c:	461d      	mov	r5, r3
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004132:	4618      	mov	r0, r3
 8004134:	f7fc f9d4 	bl	80004e0 <__aeabi_f2d>
 8004138:	4602      	mov	r2, r0
 800413a:	460b      	mov	r3, r1
 800413c:	4620      	mov	r0, r4
 800413e:	4629      	mov	r1, r5
 8004140:	f7fc fa26 	bl	8000590 <__aeabi_dmul>
 8004144:	4602      	mov	r2, r0
 8004146:	460b      	mov	r3, r1
 8004148:	4614      	mov	r4, r2
 800414a:	461d      	mov	r5, r3
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6a1b      	ldr	r3, [r3, #32]
 8004150:	ee07 3a90 	vmov	s15, r3
 8004154:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004158:	ee17 0a90 	vmov	r0, s15
 800415c:	f7fc f9c0 	bl	80004e0 <__aeabi_f2d>
 8004160:	4602      	mov	r2, r0
 8004162:	460b      	mov	r3, r1
 8004164:	4620      	mov	r0, r4
 8004166:	4629      	mov	r1, r5
 8004168:	f7fc fb3c 	bl	80007e4 <__aeabi_ddiv>
 800416c:	4602      	mov	r2, r0
 800416e:	460b      	mov	r3, r1
 8004170:	4614      	mov	r4, r2
 8004172:	461d      	mov	r5, r3
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004178:	4618      	mov	r0, r3
 800417a:	f7fc f9b1 	bl	80004e0 <__aeabi_f2d>
 800417e:	4602      	mov	r2, r0
 8004180:	460b      	mov	r3, r1
 8004182:	4620      	mov	r0, r4
 8004184:	4629      	mov	r1, r5
 8004186:	f7fc fa03 	bl	8000590 <__aeabi_dmul>
 800418a:	4602      	mov	r2, r0
 800418c:	460b      	mov	r3, r1
 800418e:	4610      	mov	r0, r2
 8004190:	4619      	mov	r1, r3
 8004192:	f7fc fcdf 	bl	8000b54 <__aeabi_d2f>
 8004196:	4602      	mov	r2, r0
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	64da      	str	r2, [r3, #76]	@ 0x4c

    // Store current angular velocity for acceleration calculation
    qei->r[NOW] = qei->radps;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	609a      	str	r2, [r3, #8]

    // Store current linear velocity for acceleration calculation
    qei->m[NOW] = qei->mmps;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	611a      	str	r2, [r3, #16]

    // Calculate acceleration
    float diff_angular_velocity = qei->r[NOW] - qei->r[PREV];
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	ed93 7a02 	vldr	s14, [r3, #8]
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	edd3 7a03 	vldr	s15, [r3, #12]
 80041b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80041bc:	edc7 7a03 	vstr	s15, [r7, #12]
    qei->radpss = (diff_angular_velocity == 0) ? 0 : diff_angular_velocity * qei->freq;
 80041c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80041c4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80041c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041cc:	d00a      	beq.n	80041e4 <QEI_compute_data+0x1d4>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041d2:	ee07 3a90 	vmov	s15, r3
 80041d6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80041da:	edd7 7a03 	vldr	s15, [r7, #12]
 80041de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041e2:	e001      	b.n	80041e8 <QEI_compute_data+0x1d8>
 80041e4:	eddf 7a1b 	vldr	s15, [pc, #108]	@ 8004254 <QEI_compute_data+0x244>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44

    float diff_linear_velocity = qei->m[NOW] - qei->m[PREV];
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	ed93 7a04 	vldr	s14, [r3, #16]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	edd3 7a05 	vldr	s15, [r3, #20]
 80041fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80041fe:	edc7 7a02 	vstr	s15, [r7, #8]
    qei->mmpss = (diff_linear_velocity == 0) ? 0 : diff_linear_velocity * qei->freq;
 8004202:	edd7 7a02 	vldr	s15, [r7, #8]
 8004206:	eef5 7a40 	vcmp.f32	s15, #0.0
 800420a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800420e:	d00a      	beq.n	8004226 <QEI_compute_data+0x216>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004214:	ee07 3a90 	vmov	s15, r3
 8004218:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800421c:	edd7 7a02 	vldr	s15, [r7, #8]
 8004220:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004224:	e001      	b.n	800422a <QEI_compute_data+0x21a>
 8004226:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8004254 <QEI_compute_data+0x244>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50

    // Store current velocity for next acceleration calculation
    qei->r[PREV] = qei->r[NOW];
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	689a      	ldr	r2, [r3, #8]
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	60da      	str	r2, [r3, #12]
    qei->m[PREV] = qei->m[NOW];
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	691a      	ldr	r2, [r3, #16]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	615a      	str	r2, [r3, #20]
}
 8004240:	bf00      	nop
 8004242:	3710      	adds	r7, #16
 8004244:	46bd      	mov	sp, r7
 8004246:	bdb0      	pop	{r4, r5, r7, pc}
 8004248:	54442d18 	.word	0x54442d18
 800424c:	400921fb 	.word	0x400921fb
 8004250:	404e0000 	.word	0x404e0000
 8004254:	00000000 	.word	0x00000000

08004258 <QEI_reset>:

void QEI_reset(QEI *qei) {
 8004258:	b480      	push	{r7}
 800425a:	b083      	sub	sp, #12
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
    // Reset counter history
    qei->c[NOW] = 0;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2200      	movs	r2, #0
 8004264:	601a      	str	r2, [r3, #0]
    qei->c[PREV] = 0;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2200      	movs	r2, #0
 800426a:	605a      	str	r2, [r3, #4]

    // Reset all position and velocity values
    qei->diff_counts = 0;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2200      	movs	r2, #0
 8004270:	625a      	str	r2, [r3, #36]	@ 0x24
    qei->rpm = 0;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	f04f 0200 	mov.w	r2, #0
 8004278:	631a      	str	r2, [r3, #48]	@ 0x30
    qei->pulses = 0;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2200      	movs	r2, #0
 800427e:	639a      	str	r2, [r3, #56]	@ 0x38
    qei->revs = 0;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	f04f 0200 	mov.w	r2, #0
 8004286:	63da      	str	r2, [r3, #60]	@ 0x3c
    qei->rads = 0;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	f04f 0200 	mov.w	r2, #0
 800428e:	641a      	str	r2, [r3, #64]	@ 0x40
    qei->mm = 0;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	f04f 0200 	mov.w	r2, #0
 8004296:	649a      	str	r2, [r3, #72]	@ 0x48

    // Reset velocity history
    qei->r[NOW] = 0;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	f04f 0200 	mov.w	r2, #0
 800429e:	609a      	str	r2, [r3, #8]
    qei->r[PREV] = 0;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	f04f 0200 	mov.w	r2, #0
 80042a6:	60da      	str	r2, [r3, #12]
    qei->m[NOW] = 0;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	f04f 0200 	mov.w	r2, #0
 80042ae:	611a      	str	r2, [r3, #16]
    qei->m[PREV] = 0;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	f04f 0200 	mov.w	r2, #0
 80042b6:	615a      	str	r2, [r3, #20]
}
 80042b8:	bf00      	nop
 80042ba:	370c      	adds	r7, #12
 80042bc:	46bd      	mov	sp, r7
 80042be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c2:	4770      	bx	lr

080042c4 <Trapezoidal_Generator>:
 */

#include "Trapezoidal.h"

void Trapezoidal_Generator(volatile Trapezoidal_GenStruct *trapGen,
        float32_t initial_p, float32_t target_p, float32_t vmax, float32_t amax) {
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b08e      	sub	sp, #56	@ 0x38
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6178      	str	r0, [r7, #20]
 80042cc:	ed87 0a04 	vstr	s0, [r7, #16]
 80042d0:	edc7 0a03 	vstr	s1, [r7, #12]
 80042d4:	ed87 1a02 	vstr	s2, [r7, #8]
 80042d8:	edc7 1a01 	vstr	s3, [r7, #4]
    // Set default values
    trapGen->dir = 0;
 80042dc:	697b      	ldr	r3, [r7, #20]
 80042de:	2200      	movs	r2, #0
 80042e0:	741a      	strb	r2, [r3, #16]
    trapGen->time_total = 0.0f;
 80042e2:	697b      	ldr	r3, [r7, #20]
 80042e4:	f04f 0200 	mov.w	r2, #0
 80042e8:	60da      	str	r2, [r3, #12]
    trapGen->t1 = 0.0f;
 80042ea:	697b      	ldr	r3, [r7, #20]
 80042ec:	f04f 0200 	mov.w	r2, #0
 80042f0:	601a      	str	r2, [r3, #0]
    trapGen->t2 = 0.0f;
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	f04f 0200 	mov.w	r2, #0
 80042f8:	605a      	str	r2, [r3, #4]
    trapGen->t3 = 0.0f;
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	f04f 0200 	mov.w	r2, #0
 8004300:	609a      	str	r2, [r3, #8]

    // Calculate the distance to travel
    float32_t distance = fabsf(target_p - initial_p);
 8004302:	ed97 7a03 	vldr	s14, [r7, #12]
 8004306:	edd7 7a04 	vldr	s15, [r7, #16]
 800430a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800430e:	eef0 7ae7 	vabs.f32	s15, s15
 8004312:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    // Determine the direction of the motion
    if (target_p - initial_p < 0) {
 8004316:	ed97 7a03 	vldr	s14, [r7, #12]
 800431a:	edd7 7a04 	vldr	s15, [r7, #16]
 800431e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004322:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004326:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800432a:	d503      	bpl.n	8004334 <Trapezoidal_Generator+0x70>
        trapGen->dir = -1;
 800432c:	697b      	ldr	r3, [r7, #20]
 800432e:	22ff      	movs	r2, #255	@ 0xff
 8004330:	741a      	strb	r2, [r3, #16]
 8004332:	e002      	b.n	800433a <Trapezoidal_Generator+0x76>
    } else {
        trapGen->dir = 1;
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	2201      	movs	r2, #1
 8004338:	741a      	strb	r2, [r3, #16]
    }

    // If no movement required or zero acceleration
    if (distance == 0.0f || amax == 0.0f) {
 800433a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800433e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004342:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004346:	d006      	beq.n	8004356 <Trapezoidal_Generator+0x92>
 8004348:	edd7 7a01 	vldr	s15, [r7, #4]
 800434c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004350:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004354:	d104      	bne.n	8004360 <Trapezoidal_Generator+0x9c>
        trapGen->time_total = 0.0f;
 8004356:	697b      	ldr	r3, [r7, #20]
 8004358:	f04f 0200 	mov.w	r2, #0
 800435c:	60da      	str	r2, [r3, #12]
        return;
 800435e:	e06f      	b.n	8004440 <Trapezoidal_Generator+0x17c>
    }

    // Time to reach maximum velocity (assuming we can)
    float32_t ta = vmax / amax;
 8004360:	edd7 6a02 	vldr	s13, [r7, #8]
 8004364:	ed97 7a01 	vldr	s14, [r7, #4]
 8004368:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800436c:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

    // Distance traveled during acceleration and deceleration phases
    float32_t sa = 0.5f * amax * ta * ta;  // Distance in acceleration phase
 8004370:	edd7 7a01 	vldr	s15, [r7, #4]
 8004374:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8004378:	ee27 7a87 	vmul.f32	s14, s15, s14
 800437c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8004380:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004384:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8004388:	ee67 7a27 	vmul.f32	s15, s14, s15
 800438c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float32_t sd = sa;                     // Distance in deceleration phase (same as acceleration)
 8004390:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004392:	62bb      	str	r3, [r7, #40]	@ 0x28
    float32_t s_accdec = sa + sd;          // Total distance for acceleration + deceleration
 8004394:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8004398:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800439c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80043a0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // Check if we have enough distance to reach maximum velocity
    if (distance >= s_accdec) {
 80043a4:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80043a8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80043ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80043b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043b4:	db27      	blt.n	8004406 <Trapezoidal_Generator+0x142>
        // Trapezoidal profile - we can reach maximum velocity
        float32_t sc = distance - s_accdec;  // Distance at constant velocity
 80043b6:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80043ba:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80043be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80043c2:	edc7 7a07 	vstr	s15, [r7, #28]
        float32_t tc = sc / vmax;            // Time at constant velocity
 80043c6:	edd7 6a07 	vldr	s13, [r7, #28]
 80043ca:	ed97 7a02 	vldr	s14, [r7, #8]
 80043ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80043d2:	edc7 7a06 	vstr	s15, [r7, #24]

        trapGen->t1 = ta;                    // End of acceleration phase
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80043da:	601a      	str	r2, [r3, #0]
        trapGen->t2 = ta + tc;               // End of constant velocity phase
 80043dc:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80043e0:	edd7 7a06 	vldr	s15, [r7, #24]
 80043e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	edc3 7a01 	vstr	s15, [r3, #4]
        trapGen->t3 = 2 * ta + tc;           // End of deceleration phase
 80043ee:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80043f2:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80043f6:	edd7 7a06 	vldr	s15, [r7, #24]
 80043fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80043fe:	697b      	ldr	r3, [r7, #20]
 8004400:	edc3 7a02 	vstr	s15, [r3, #8]
 8004404:	e018      	b.n	8004438 <Trapezoidal_Generator+0x174>
        // For a triangular profile, we need to find the time to reach peak velocity
        // and the peak velocity itself

        // Using distance = 2 * (0.5 * amax * tp^2) and solving for tp
        // where tp is the time to reach peak velocity (half the total time)
        float32_t tp = sqrtf(distance / amax);
 8004406:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800440a:	edd7 7a01 	vldr	s15, [r7, #4]
 800440e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004412:	eeb0 0a66 	vmov.f32	s0, s13
 8004416:	f00e ffb7 	bl	8013388 <sqrtf>
 800441a:	ed87 0a08 	vstr	s0, [r7, #32]

        trapGen->t1 = tp;                    // End of acceleration phase
 800441e:	697b      	ldr	r3, [r7, #20]
 8004420:	6a3a      	ldr	r2, [r7, #32]
 8004422:	601a      	str	r2, [r3, #0]
        trapGen->t2 = tp;                    // No constant velocity phase
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	6a3a      	ldr	r2, [r7, #32]
 8004428:	605a      	str	r2, [r3, #4]
        trapGen->t3 = 2 * tp;                // End of deceleration phase
 800442a:	edd7 7a08 	vldr	s15, [r7, #32]
 800442e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	edc3 7a02 	vstr	s15, [r3, #8]
    }

    trapGen->time_total = trapGen->t3;
 8004438:	697b      	ldr	r3, [r7, #20]
 800443a:	689a      	ldr	r2, [r3, #8]
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	60da      	str	r2, [r3, #12]
}
 8004440:	3738      	adds	r7, #56	@ 0x38
 8004442:	46bd      	mov	sp, r7
 8004444:	bd80      	pop	{r7, pc}
	...

08004448 <Trapezoidal_Evaluated>:

void Trapezoidal_Evaluated(volatile Trapezoidal_GenStruct *trapGen,
        volatile Trapezoidal_EvaStruct *evaTrapezoidal, float32_t initial_p,
        float32_t target_p, float32_t vmax, float32_t amax) {
 8004448:	b480      	push	{r7}
 800444a:	b08d      	sub	sp, #52	@ 0x34
 800444c:	af00      	add	r7, sp, #0
 800444e:	6178      	str	r0, [r7, #20]
 8004450:	6139      	str	r1, [r7, #16]
 8004452:	ed87 0a03 	vstr	s0, [r7, #12]
 8004456:	edc7 0a02 	vstr	s1, [r7, #8]
 800445a:	ed87 1a01 	vstr	s2, [r7, #4]
 800445e:	edc7 1a00 	vstr	s3, [r7]

    // Update current time (assuming 1ms intervals)
    evaTrapezoidal->t += 1.0f / 1000.0f;
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	edd3 7a03 	vldr	s15, [r3, #12]
 8004468:	ed9f 7aa0 	vldr	s14, [pc, #640]	@ 80046ec <Trapezoidal_Evaluated+0x2a4>
 800446c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004470:	693b      	ldr	r3, [r7, #16]
 8004472:	edc3 7a03 	vstr	s15, [r3, #12]

    // Check if trajectory is still active
    if (evaTrapezoidal->t <= trapGen->time_total) {
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	ed93 7a03 	vldr	s14, [r3, #12]
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	edd3 7a03 	vldr	s15, [r3, #12]
 8004482:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004486:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800448a:	f200 811b 	bhi.w	80046c4 <Trapezoidal_Evaluated+0x27c>
        evaTrapezoidal->isFinised = false;
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	2200      	movs	r2, #0
 8004492:	741a      	strb	r2, [r3, #16]

        // Calculate direction-adjusted acceleration
        float32_t accel = amax * trapGen->dir;
 8004494:	697b      	ldr	r3, [r7, #20]
 8004496:	7c1b      	ldrb	r3, [r3, #16]
 8004498:	b25b      	sxtb	r3, r3
 800449a:	ee07 3a90 	vmov	s15, r3
 800449e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80044a2:	ed97 7a00 	vldr	s14, [r7]
 80044a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044aa:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

        // Calculate peak velocity (might be vmax or lower for triangular profile)
        float32_t peak_vel;
        if (trapGen->t1 == trapGen->t2) {
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	ed93 7a00 	vldr	s14, [r3]
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	edd3 7a01 	vldr	s15, [r3, #4]
 80044ba:	eeb4 7a67 	vcmp.f32	s14, s15
 80044be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044c2:	d109      	bne.n	80044d8 <Trapezoidal_Evaluated+0x90>
            // Triangular profile - peak velocity is at t1
            peak_vel = accel * trapGen->t1;
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	edd3 7a00 	vldr	s15, [r3]
 80044ca:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80044ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044d2:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
 80044d6:	e00c      	b.n	80044f2 <Trapezoidal_Evaluated+0xaa>
        } else {
            // Trapezoidal profile - peak velocity is vmax with direction
            peak_vel = vmax * trapGen->dir;
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	7c1b      	ldrb	r3, [r3, #16]
 80044dc:	b25b      	sxtb	r3, r3
 80044de:	ee07 3a90 	vmov	s15, r3
 80044e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80044e6:	ed97 7a01 	vldr	s14, [r7, #4]
 80044ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044ee:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
        }

        // Acceleration phase
        if (evaTrapezoidal->t <= trapGen->t1) {
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	ed93 7a03 	vldr	s14, [r3, #12]
 80044f8:	697b      	ldr	r3, [r7, #20]
 80044fa:	edd3 7a00 	vldr	s15, [r3]
 80044fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004502:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004506:	d824      	bhi.n	8004552 <Trapezoidal_Evaluated+0x10a>
            // Position calculation: p = p0 + 0.5*a*t
            evaTrapezoidal->setposition = initial_p + 0.5f * accel * evaTrapezoidal->t * evaTrapezoidal->t;
 8004508:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800450c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8004510:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004514:	693b      	ldr	r3, [r7, #16]
 8004516:	edd3 7a03 	vldr	s15, [r3, #12]
 800451a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800451e:	693b      	ldr	r3, [r7, #16]
 8004520:	edd3 7a03 	vldr	s15, [r3, #12]
 8004524:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004528:	edd7 7a03 	vldr	s15, [r7, #12]
 800452c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	edc3 7a00 	vstr	s15, [r3]

            // Velocity calculation: v = a*t
            evaTrapezoidal->setvelocity = accel * evaTrapezoidal->t;
 8004536:	693b      	ldr	r3, [r7, #16]
 8004538:	ed93 7a03 	vldr	s14, [r3, #12]
 800453c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004540:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004544:	693b      	ldr	r3, [r7, #16]
 8004546:	edc3 7a01 	vstr	s15, [r3, #4]

            // Constant acceleration
            evaTrapezoidal->setacceleration = accel;
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800454e:	609a      	str	r2, [r3, #8]
        // Ensure final position is exactly target_p
        evaTrapezoidal->setposition = target_p;
        evaTrapezoidal->setvelocity = 0.0f;
        evaTrapezoidal->setacceleration = 0.0f;
    }
}
 8004550:	e0c6      	b.n	80046e0 <Trapezoidal_Evaluated+0x298>
        else if (evaTrapezoidal->t <= trapGen->t2) {
 8004552:	693b      	ldr	r3, [r7, #16]
 8004554:	ed93 7a03 	vldr	s14, [r3, #12]
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	edd3 7a01 	vldr	s15, [r3, #4]
 800455e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004562:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004566:	d830      	bhi.n	80045ca <Trapezoidal_Evaluated+0x182>
            float32_t p1 = initial_p + 0.5f * accel * trapGen->t1 * trapGen->t1;
 8004568:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800456c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8004570:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	edd3 7a00 	vldr	s15, [r3]
 800457a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800457e:	697b      	ldr	r3, [r7, #20]
 8004580:	edd3 7a00 	vldr	s15, [r3]
 8004584:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004588:	ed97 7a03 	vldr	s14, [r7, #12]
 800458c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004590:	edc7 7a06 	vstr	s15, [r7, #24]
            evaTrapezoidal->setposition = p1 + peak_vel * (evaTrapezoidal->t - trapGen->t1);
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	ed93 7a03 	vldr	s14, [r3, #12]
 800459a:	697b      	ldr	r3, [r7, #20]
 800459c:	edd3 7a00 	vldr	s15, [r3]
 80045a0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80045a4:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80045a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80045ac:	edd7 7a06 	vldr	s15, [r7, #24]
 80045b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	edc3 7a00 	vstr	s15, [r3]
            evaTrapezoidal->setvelocity = peak_vel;
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80045be:	605a      	str	r2, [r3, #4]
            evaTrapezoidal->setacceleration = 0.0f;
 80045c0:	693b      	ldr	r3, [r7, #16]
 80045c2:	f04f 0200 	mov.w	r2, #0
 80045c6:	609a      	str	r2, [r3, #8]
}
 80045c8:	e08a      	b.n	80046e0 <Trapezoidal_Evaluated+0x298>
        else if (evaTrapezoidal->t <= trapGen->t3) {
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	ed93 7a03 	vldr	s14, [r3, #12]
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	edd3 7a02 	vldr	s15, [r3, #8]
 80045d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80045da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045de:	d900      	bls.n	80045e2 <Trapezoidal_Evaluated+0x19a>
}
 80045e0:	e07e      	b.n	80046e0 <Trapezoidal_Evaluated+0x298>
            float32_t p1 = initial_p + 0.5f * accel * trapGen->t1 * trapGen->t1;
 80045e2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80045e6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80045ea:	ee27 7a87 	vmul.f32	s14, s15, s14
 80045ee:	697b      	ldr	r3, [r7, #20]
 80045f0:	edd3 7a00 	vldr	s15, [r3]
 80045f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80045f8:	697b      	ldr	r3, [r7, #20]
 80045fa:	edd3 7a00 	vldr	s15, [r3]
 80045fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004602:	ed97 7a03 	vldr	s14, [r7, #12]
 8004606:	ee77 7a27 	vadd.f32	s15, s14, s15
 800460a:	edc7 7a08 	vstr	s15, [r7, #32]
            float32_t p2 = p1;
 800460e:	6a3b      	ldr	r3, [r7, #32]
 8004610:	62bb      	str	r3, [r7, #40]	@ 0x28
            if (trapGen->t2 > trapGen->t1) {
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	ed93 7a01 	vldr	s14, [r3, #4]
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	edd3 7a00 	vldr	s15, [r3]
 800461e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004622:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004626:	dd11      	ble.n	800464c <Trapezoidal_Evaluated+0x204>
                p2 += peak_vel * (trapGen->t2 - trapGen->t1);
 8004628:	697b      	ldr	r3, [r7, #20]
 800462a:	ed93 7a01 	vldr	s14, [r3, #4]
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	edd3 7a00 	vldr	s15, [r3]
 8004634:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004638:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800463c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004640:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8004644:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004648:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            float32_t td = evaTrapezoidal->t - trapGen->t2;
 800464c:	693b      	ldr	r3, [r7, #16]
 800464e:	ed93 7a03 	vldr	s14, [r3, #12]
 8004652:	697b      	ldr	r3, [r7, #20]
 8004654:	edd3 7a01 	vldr	s15, [r3, #4]
 8004658:	ee77 7a67 	vsub.f32	s15, s14, s15
 800465c:	edc7 7a07 	vstr	s15, [r7, #28]
            evaTrapezoidal->setposition = p2 + peak_vel * td - 0.5f * accel * td * td;
 8004660:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8004664:	edd7 7a07 	vldr	s15, [r7, #28]
 8004668:	ee27 7a27 	vmul.f32	s14, s14, s15
 800466c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004670:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004674:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004678:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800467c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8004680:	edd7 7a07 	vldr	s15, [r7, #28]
 8004684:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8004688:	edd7 7a07 	vldr	s15, [r7, #28]
 800468c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004690:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	edc3 7a00 	vstr	s15, [r3]
            evaTrapezoidal->setvelocity = peak_vel - accel * td;
 800469a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800469e:	edd7 7a07 	vldr	s15, [r7, #28]
 80046a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046a6:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80046aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	edc3 7a01 	vstr	s15, [r3, #4]
            evaTrapezoidal->setacceleration = -accel;
 80046b4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80046b8:	eef1 7a67 	vneg.f32	s15, s15
 80046bc:	693b      	ldr	r3, [r7, #16]
 80046be:	edc3 7a02 	vstr	s15, [r3, #8]
}
 80046c2:	e00d      	b.n	80046e0 <Trapezoidal_Evaluated+0x298>
        evaTrapezoidal->isFinised = true;
 80046c4:	693b      	ldr	r3, [r7, #16]
 80046c6:	2201      	movs	r2, #1
 80046c8:	741a      	strb	r2, [r3, #16]
        evaTrapezoidal->setposition = target_p;
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	68ba      	ldr	r2, [r7, #8]
 80046ce:	601a      	str	r2, [r3, #0]
        evaTrapezoidal->setvelocity = 0.0f;
 80046d0:	693b      	ldr	r3, [r7, #16]
 80046d2:	f04f 0200 	mov.w	r2, #0
 80046d6:	605a      	str	r2, [r3, #4]
        evaTrapezoidal->setacceleration = 0.0f;
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	f04f 0200 	mov.w	r2, #0
 80046de:	609a      	str	r2, [r3, #8]
}
 80046e0:	bf00      	nop
 80046e2:	3734      	adds	r7, #52	@ 0x34
 80046e4:	46bd      	mov	sp, r7
 80046e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ea:	4770      	bx	lr
 80046ec:	3a83126f 	.word	0x3a83126f

080046f0 <temperature_to_base>:
    "ns", "us", "ms", "s", "min", "hour", "day",
    "C", "F", "K"
};

/* Custom conversion functions for temperature */
static float temperature_to_base(float value, Unit from_unit) {
 80046f0:	b480      	push	{r7}
 80046f2:	b083      	sub	sp, #12
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	ed87 0a01 	vstr	s0, [r7, #4]
 80046fa:	4603      	mov	r3, r0
 80046fc:	70fb      	strb	r3, [r7, #3]
    switch (from_unit) {
 80046fe:	78fb      	ldrb	r3, [r7, #3]
 8004700:	2b1a      	cmp	r3, #26
 8004702:	d018      	beq.n	8004736 <temperature_to_base+0x46>
 8004704:	2b1a      	cmp	r3, #26
 8004706:	dc1d      	bgt.n	8004744 <temperature_to_base+0x54>
 8004708:	2b18      	cmp	r3, #24
 800470a:	d002      	beq.n	8004712 <temperature_to_base+0x22>
 800470c:	2b19      	cmp	r3, #25
 800470e:	d003      	beq.n	8004718 <temperature_to_base+0x28>
 8004710:	e018      	b.n	8004744 <temperature_to_base+0x54>
        case UNIT_CELSIUS:
            return value;  /* Base unit is Celsius */
 8004712:	edd7 7a01 	vldr	s15, [r7, #4]
 8004716:	e017      	b.n	8004748 <temperature_to_base+0x58>
        case UNIT_FAHRENHEIT:
            return (value - 32.0f) * 5.0f / 9.0f;
 8004718:	edd7 7a01 	vldr	s15, [r7, #4]
 800471c:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8004758 <temperature_to_base+0x68>
 8004720:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004724:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8004728:	ee27 7a87 	vmul.f32	s14, s15, s14
 800472c:	eef2 6a02 	vmov.f32	s13, #34	@ 0x41100000  9.0
 8004730:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004734:	e008      	b.n	8004748 <temperature_to_base+0x58>
        case UNIT_KELVIN:
            return value - 273.15f;
 8004736:	edd7 7a01 	vldr	s15, [r7, #4]
 800473a:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 800475c <temperature_to_base+0x6c>
 800473e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004742:	e001      	b.n	8004748 <temperature_to_base+0x58>
        default:
            return value;
 8004744:	edd7 7a01 	vldr	s15, [r7, #4]
    }
}
 8004748:	eeb0 0a67 	vmov.f32	s0, s15
 800474c:	370c      	adds	r7, #12
 800474e:	46bd      	mov	sp, r7
 8004750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004754:	4770      	bx	lr
 8004756:	bf00      	nop
 8004758:	42000000 	.word	0x42000000
 800475c:	43889333 	.word	0x43889333

08004760 <temperature_from_base>:

static float temperature_from_base(float value, Unit to_unit) {
 8004760:	b480      	push	{r7}
 8004762:	b083      	sub	sp, #12
 8004764:	af00      	add	r7, sp, #0
 8004766:	ed87 0a01 	vstr	s0, [r7, #4]
 800476a:	4603      	mov	r3, r0
 800476c:	70fb      	strb	r3, [r7, #3]
    switch (to_unit) {
 800476e:	78fb      	ldrb	r3, [r7, #3]
 8004770:	2b1a      	cmp	r3, #26
 8004772:	d018      	beq.n	80047a6 <temperature_from_base+0x46>
 8004774:	2b1a      	cmp	r3, #26
 8004776:	dc1d      	bgt.n	80047b4 <temperature_from_base+0x54>
 8004778:	2b18      	cmp	r3, #24
 800477a:	d002      	beq.n	8004782 <temperature_from_base+0x22>
 800477c:	2b19      	cmp	r3, #25
 800477e:	d003      	beq.n	8004788 <temperature_from_base+0x28>
 8004780:	e018      	b.n	80047b4 <temperature_from_base+0x54>
        case UNIT_CELSIUS:
            return value;  /* Base unit is Celsius */
 8004782:	edd7 7a01 	vldr	s15, [r7, #4]
 8004786:	e017      	b.n	80047b8 <temperature_from_base+0x58>
        case UNIT_FAHRENHEIT:
            return (value * 9.0f / 5.0f) + 32.0f;
 8004788:	edd7 7a01 	vldr	s15, [r7, #4]
 800478c:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 8004790:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004794:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8004798:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800479c:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 80047c8 <temperature_from_base+0x68>
 80047a0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80047a4:	e008      	b.n	80047b8 <temperature_from_base+0x58>
        case UNIT_KELVIN:
            return value + 273.15f;
 80047a6:	edd7 7a01 	vldr	s15, [r7, #4]
 80047aa:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 80047cc <temperature_from_base+0x6c>
 80047ae:	ee77 7a87 	vadd.f32	s15, s15, s14
 80047b2:	e001      	b.n	80047b8 <temperature_from_base+0x58>
        default:
            return value;
 80047b4:	edd7 7a01 	vldr	s15, [r7, #4]
    }
}
 80047b8:	eeb0 0a67 	vmov.f32	s0, s15
 80047bc:	370c      	adds	r7, #12
 80047be:	46bd      	mov	sp, r7
 80047c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c4:	4770      	bx	lr
 80047c6:	bf00      	nop
 80047c8:	42000000 	.word	0x42000000
 80047cc:	43889333 	.word	0x43889333

080047d0 <init_length_converter>:

/* Initialize unit converters with conversion factors */
static void init_length_converter(UnitConverter *converter) {
 80047d0:	b480      	push	{r7}
 80047d2:	b085      	sub	sp, #20
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
    converter->type = UNIT_TYPE_LENGTH;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2200      	movs	r2, #0
 80047dc:	701a      	strb	r2, [r3, #0]
    converter->base_unit = UNIT_M;  /* Meter is the base unit */
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2202      	movs	r2, #2
 80047e2:	705a      	strb	r2, [r3, #1]

    /* Initialize all conversion factors to 0.0 */
    for (int i = 0; i < UNIT_COUNT; i++) {
 80047e4:	2300      	movs	r3, #0
 80047e6:	60fb      	str	r3, [r7, #12]
 80047e8:	e00a      	b.n	8004800 <init_length_converter+0x30>
        converter->conversion_factors[i] = 0.0f;
 80047ea:	687a      	ldr	r2, [r7, #4]
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	009b      	lsls	r3, r3, #2
 80047f0:	4413      	add	r3, r2
 80047f2:	3304      	adds	r3, #4
 80047f4:	f04f 0200 	mov.w	r2, #0
 80047f8:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < UNIT_COUNT; i++) {
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	3301      	adds	r3, #1
 80047fe:	60fb      	str	r3, [r7, #12]
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	2b1a      	cmp	r3, #26
 8004804:	ddf1      	ble.n	80047ea <init_length_converter+0x1a>
    }

    /* Set conversion factors for length units (to convert to meters) */
    converter->conversion_factors[UNIT_MM] = 0.001f;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	4a11      	ldr	r2, [pc, #68]	@ (8004850 <init_length_converter+0x80>)
 800480a:	605a      	str	r2, [r3, #4]
    converter->conversion_factors[UNIT_CM] = 0.01f;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	4a11      	ldr	r2, [pc, #68]	@ (8004854 <init_length_converter+0x84>)
 8004810:	609a      	str	r2, [r3, #8]
    converter->conversion_factors[UNIT_M] = 1.0f;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8004818:	60da      	str	r2, [r3, #12]
    converter->conversion_factors[UNIT_KM] = 1000.0f;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	4a0e      	ldr	r2, [pc, #56]	@ (8004858 <init_length_converter+0x88>)
 800481e:	611a      	str	r2, [r3, #16]
    converter->conversion_factors[UNIT_INCH] = 0.0254f;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	4a0e      	ldr	r2, [pc, #56]	@ (800485c <init_length_converter+0x8c>)
 8004824:	615a      	str	r2, [r3, #20]
    converter->conversion_factors[UNIT_FOOT] = 0.3048f;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	4a0d      	ldr	r2, [pc, #52]	@ (8004860 <init_length_converter+0x90>)
 800482a:	619a      	str	r2, [r3, #24]
    converter->conversion_factors[UNIT_YARD] = 0.9144f;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	4a0d      	ldr	r2, [pc, #52]	@ (8004864 <init_length_converter+0x94>)
 8004830:	61da      	str	r2, [r3, #28]
    converter->conversion_factors[UNIT_MILE] = 1609.344f;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	4a0c      	ldr	r2, [pc, #48]	@ (8004868 <init_length_converter+0x98>)
 8004836:	621a      	str	r2, [r3, #32]

    converter->to_base = NULL;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2200      	movs	r2, #0
 800483c:	671a      	str	r2, [r3, #112]	@ 0x70
    converter->from_base = NULL;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2200      	movs	r2, #0
 8004842:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004844:	bf00      	nop
 8004846:	3714      	adds	r7, #20
 8004848:	46bd      	mov	sp, r7
 800484a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484e:	4770      	bx	lr
 8004850:	3a83126f 	.word	0x3a83126f
 8004854:	3c23d70a 	.word	0x3c23d70a
 8004858:	447a0000 	.word	0x447a0000
 800485c:	3cd013a9 	.word	0x3cd013a9
 8004860:	3e9c0ebf 	.word	0x3e9c0ebf
 8004864:	3f6a161e 	.word	0x3f6a161e
 8004868:	44c92b02 	.word	0x44c92b02

0800486c <init_mass_converter>:

static void init_mass_converter(UnitConverter *converter) {
 800486c:	b480      	push	{r7}
 800486e:	b085      	sub	sp, #20
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
    converter->type = UNIT_TYPE_MASS;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2201      	movs	r2, #1
 8004878:	701a      	strb	r2, [r3, #0]
    converter->base_unit = UNIT_KG;  /* Kilogram is the base unit */
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	220a      	movs	r2, #10
 800487e:	705a      	strb	r2, [r3, #1]

    /* Initialize all conversion factors to 0.0 */
    for (int i = 0; i < UNIT_COUNT; i++) {
 8004880:	2300      	movs	r3, #0
 8004882:	60fb      	str	r3, [r7, #12]
 8004884:	e00a      	b.n	800489c <init_mass_converter+0x30>
        converter->conversion_factors[i] = 0.0f;
 8004886:	687a      	ldr	r2, [r7, #4]
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	009b      	lsls	r3, r3, #2
 800488c:	4413      	add	r3, r2
 800488e:	3304      	adds	r3, #4
 8004890:	f04f 0200 	mov.w	r2, #0
 8004894:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < UNIT_COUNT; i++) {
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	3301      	adds	r3, #1
 800489a:	60fb      	str	r3, [r7, #12]
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	2b1a      	cmp	r3, #26
 80048a0:	ddf1      	ble.n	8004886 <init_mass_converter+0x1a>
    }

    /* Set conversion factors for mass units (to convert to kilograms) */
    converter->conversion_factors[UNIT_MG] = 0.000001f;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	4a0e      	ldr	r2, [pc, #56]	@ (80048e0 <init_mass_converter+0x74>)
 80048a6:	625a      	str	r2, [r3, #36]	@ 0x24
    converter->conversion_factors[UNIT_G] = 0.001f;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	4a0e      	ldr	r2, [pc, #56]	@ (80048e4 <init_mass_converter+0x78>)
 80048ac:	629a      	str	r2, [r3, #40]	@ 0x28
    converter->conversion_factors[UNIT_KG] = 1.0f;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80048b4:	62da      	str	r2, [r3, #44]	@ 0x2c
    converter->conversion_factors[UNIT_TON] = 1000.0f;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	4a0b      	ldr	r2, [pc, #44]	@ (80048e8 <init_mass_converter+0x7c>)
 80048ba:	631a      	str	r2, [r3, #48]	@ 0x30
    converter->conversion_factors[UNIT_OZ] = 0.0283495f;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	4a0b      	ldr	r2, [pc, #44]	@ (80048ec <init_mass_converter+0x80>)
 80048c0:	635a      	str	r2, [r3, #52]	@ 0x34
    converter->conversion_factors[UNIT_LB] = 0.453592f;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	4a0a      	ldr	r2, [pc, #40]	@ (80048f0 <init_mass_converter+0x84>)
 80048c6:	639a      	str	r2, [r3, #56]	@ 0x38

    converter->to_base = NULL;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2200      	movs	r2, #0
 80048cc:	671a      	str	r2, [r3, #112]	@ 0x70
    converter->from_base = NULL;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2200      	movs	r2, #0
 80048d2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80048d4:	bf00      	nop
 80048d6:	3714      	adds	r7, #20
 80048d8:	46bd      	mov	sp, r7
 80048da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048de:	4770      	bx	lr
 80048e0:	358637bd 	.word	0x358637bd
 80048e4:	3a83126f 	.word	0x3a83126f
 80048e8:	447a0000 	.word	0x447a0000
 80048ec:	3ce83d36 	.word	0x3ce83d36
 80048f0:	3ee83d36 	.word	0x3ee83d36

080048f4 <init_angle_converter>:

static void init_angle_converter(UnitConverter *converter) {
 80048f4:	b480      	push	{r7}
 80048f6:	b085      	sub	sp, #20
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
    converter->type = UNIT_TYPE_ANGLE;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2202      	movs	r2, #2
 8004900:	701a      	strb	r2, [r3, #0]
    converter->base_unit = UNIT_RADIAN;  /* Radian is the base unit */
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	220f      	movs	r2, #15
 8004906:	705a      	strb	r2, [r3, #1]

    /* Initialize all conversion factors to 0.0 */
    for (int i = 0; i < UNIT_COUNT; i++) {
 8004908:	2300      	movs	r3, #0
 800490a:	60fb      	str	r3, [r7, #12]
 800490c:	e00a      	b.n	8004924 <init_angle_converter+0x30>
        converter->conversion_factors[i] = 0.0f;
 800490e:	687a      	ldr	r2, [r7, #4]
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	009b      	lsls	r3, r3, #2
 8004914:	4413      	add	r3, r2
 8004916:	3304      	adds	r3, #4
 8004918:	f04f 0200 	mov.w	r2, #0
 800491c:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < UNIT_COUNT; i++) {
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	3301      	adds	r3, #1
 8004922:	60fb      	str	r3, [r7, #12]
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2b1a      	cmp	r3, #26
 8004928:	ddf1      	ble.n	800490e <init_angle_converter+0x1a>
    }

    /* Set conversion factors for angle units (to convert to radians) */
    converter->conversion_factors[UNIT_DEGREE] = M_PI / 180.0f;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	4a0a      	ldr	r2, [pc, #40]	@ (8004958 <init_angle_converter+0x64>)
 800492e:	63da      	str	r2, [r3, #60]	@ 0x3c
    converter->conversion_factors[UNIT_RADIAN] = 1.0f;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8004936:	641a      	str	r2, [r3, #64]	@ 0x40
    converter->conversion_factors[UNIT_GRADIAN] = M_PI / 200.0f;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	4a08      	ldr	r2, [pc, #32]	@ (800495c <init_angle_converter+0x68>)
 800493c:	645a      	str	r2, [r3, #68]	@ 0x44

    converter->to_base = NULL;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2200      	movs	r2, #0
 8004942:	671a      	str	r2, [r3, #112]	@ 0x70
    converter->from_base = NULL;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2200      	movs	r2, #0
 8004948:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800494a:	bf00      	nop
 800494c:	3714      	adds	r7, #20
 800494e:	46bd      	mov	sp, r7
 8004950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004954:	4770      	bx	lr
 8004956:	bf00      	nop
 8004958:	3c8efa35 	.word	0x3c8efa35
 800495c:	3c80adfd 	.word	0x3c80adfd

08004960 <init_time_converter>:

static void init_time_converter(UnitConverter *converter) {
 8004960:	b480      	push	{r7}
 8004962:	b085      	sub	sp, #20
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
    converter->type = UNIT_TYPE_TIME;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2203      	movs	r2, #3
 800496c:	701a      	strb	r2, [r3, #0]
    converter->base_unit = UNIT_SECOND;  /* Second is the base unit */
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2214      	movs	r2, #20
 8004972:	705a      	strb	r2, [r3, #1]

    /* Initialize all conversion factors to 0.0 */
    for (int i = 0; i < UNIT_COUNT; i++) {
 8004974:	2300      	movs	r3, #0
 8004976:	60fb      	str	r3, [r7, #12]
 8004978:	e00a      	b.n	8004990 <init_time_converter+0x30>
        converter->conversion_factors[i] = 0.0f;
 800497a:	687a      	ldr	r2, [r7, #4]
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	009b      	lsls	r3, r3, #2
 8004980:	4413      	add	r3, r2
 8004982:	3304      	adds	r3, #4
 8004984:	f04f 0200 	mov.w	r2, #0
 8004988:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < UNIT_COUNT; i++) {
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	3301      	adds	r3, #1
 800498e:	60fb      	str	r3, [r7, #12]
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2b1a      	cmp	r3, #26
 8004994:	ddf1      	ble.n	800497a <init_time_converter+0x1a>
    }

    /* Set conversion factors for time units (to convert to seconds) */
    converter->conversion_factors[UNIT_NANOSECOND] = 1e-9f;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	4a10      	ldr	r2, [pc, #64]	@ (80049dc <init_time_converter+0x7c>)
 800499a:	649a      	str	r2, [r3, #72]	@ 0x48
    converter->conversion_factors[UNIT_MICROSECOND] = 1e-6f;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	4a10      	ldr	r2, [pc, #64]	@ (80049e0 <init_time_converter+0x80>)
 80049a0:	64da      	str	r2, [r3, #76]	@ 0x4c
    converter->conversion_factors[UNIT_MILLISECOND] = 1e-3f;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	4a0f      	ldr	r2, [pc, #60]	@ (80049e4 <init_time_converter+0x84>)
 80049a6:	651a      	str	r2, [r3, #80]	@ 0x50
    converter->conversion_factors[UNIT_SECOND] = 1.0f;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80049ae:	655a      	str	r2, [r3, #84]	@ 0x54
    converter->conversion_factors[UNIT_MINUTE] = 60.0f;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	4a0d      	ldr	r2, [pc, #52]	@ (80049e8 <init_time_converter+0x88>)
 80049b4:	659a      	str	r2, [r3, #88]	@ 0x58
    converter->conversion_factors[UNIT_HOUR] = 3600.0f;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	4a0c      	ldr	r2, [pc, #48]	@ (80049ec <init_time_converter+0x8c>)
 80049ba:	65da      	str	r2, [r3, #92]	@ 0x5c
    converter->conversion_factors[UNIT_DAY] = 86400.0f;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	4a0c      	ldr	r2, [pc, #48]	@ (80049f0 <init_time_converter+0x90>)
 80049c0:	661a      	str	r2, [r3, #96]	@ 0x60

    converter->to_base = NULL;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2200      	movs	r2, #0
 80049c6:	671a      	str	r2, [r3, #112]	@ 0x70
    converter->from_base = NULL;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2200      	movs	r2, #0
 80049cc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80049ce:	bf00      	nop
 80049d0:	3714      	adds	r7, #20
 80049d2:	46bd      	mov	sp, r7
 80049d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d8:	4770      	bx	lr
 80049da:	bf00      	nop
 80049dc:	3089705f 	.word	0x3089705f
 80049e0:	358637bd 	.word	0x358637bd
 80049e4:	3a83126f 	.word	0x3a83126f
 80049e8:	42700000 	.word	0x42700000
 80049ec:	45610000 	.word	0x45610000
 80049f0:	47a8c000 	.word	0x47a8c000

080049f4 <init_temperature_converter>:

static void init_temperature_converter(UnitConverter *converter) {
 80049f4:	b480      	push	{r7}
 80049f6:	b085      	sub	sp, #20
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
    converter->type = UNIT_TYPE_TEMPERATURE;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2204      	movs	r2, #4
 8004a00:	701a      	strb	r2, [r3, #0]
    converter->base_unit = UNIT_CELSIUS;  /* Celsius is the base unit */
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2218      	movs	r2, #24
 8004a06:	705a      	strb	r2, [r3, #1]

    /* For temperature, all conversion factors are 0 because we use custom functions */
    for (int i = 0; i < UNIT_COUNT; i++) {
 8004a08:	2300      	movs	r3, #0
 8004a0a:	60fb      	str	r3, [r7, #12]
 8004a0c:	e00a      	b.n	8004a24 <init_temperature_converter+0x30>
        converter->conversion_factors[i] = 0.0f;
 8004a0e:	687a      	ldr	r2, [r7, #4]
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	009b      	lsls	r3, r3, #2
 8004a14:	4413      	add	r3, r2
 8004a16:	3304      	adds	r3, #4
 8004a18:	f04f 0200 	mov.w	r2, #0
 8004a1c:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < UNIT_COUNT; i++) {
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	3301      	adds	r3, #1
 8004a22:	60fb      	str	r3, [r7, #12]
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	2b1a      	cmp	r3, #26
 8004a28:	ddf1      	ble.n	8004a0e <init_temperature_converter+0x1a>
    }

    /* Set custom conversion functions for temperature */
    converter->to_base = temperature_to_base;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	4a05      	ldr	r2, [pc, #20]	@ (8004a44 <init_temperature_converter+0x50>)
 8004a2e:	671a      	str	r2, [r3, #112]	@ 0x70
    converter->from_base = temperature_from_base;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	4a05      	ldr	r2, [pc, #20]	@ (8004a48 <init_temperature_converter+0x54>)
 8004a34:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004a36:	bf00      	nop
 8004a38:	3714      	adds	r7, #20
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a40:	4770      	bx	lr
 8004a42:	bf00      	nop
 8004a44:	080046f1 	.word	0x080046f1
 8004a48:	08004761 	.word	0x08004761

08004a4c <UnitConverter_init>:

/* Initialize the unit converter system */
void UnitConverter_init(UnitConverterSystem *system) {
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b082      	sub	sp, #8
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
    /* Initialize each unit type converter */
    init_length_converter(&system->converters[UNIT_TYPE_LENGTH]);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	4618      	mov	r0, r3
 8004a58:	f7ff feba 	bl	80047d0 <init_length_converter>
    init_mass_converter(&system->converters[UNIT_TYPE_MASS]);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	3378      	adds	r3, #120	@ 0x78
 8004a60:	4618      	mov	r0, r3
 8004a62:	f7ff ff03 	bl	800486c <init_mass_converter>
    init_angle_converter(&system->converters[UNIT_TYPE_ANGLE]);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	33f0      	adds	r3, #240	@ 0xf0
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f7ff ff42 	bl	80048f4 <init_angle_converter>
    init_time_converter(&system->converters[UNIT_TYPE_TIME]);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8004a76:	4618      	mov	r0, r3
 8004a78:	f7ff ff72 	bl	8004960 <init_time_converter>
    init_temperature_converter(&system->converters[UNIT_TYPE_TEMPERATURE]);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 8004a82:	4618      	mov	r0, r3
 8004a84:	f7ff ffb6 	bl	80049f4 <init_temperature_converter>
}
 8004a88:	bf00      	nop
 8004a8a:	3708      	adds	r7, #8
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	bd80      	pop	{r7, pc}

08004a90 <UnitConverter_get_unit_type>:

/* Get the unit type for a given unit */
UnitType UnitConverter_get_unit_type(Unit unit) {
 8004a90:	b480      	push	{r7}
 8004a92:	b083      	sub	sp, #12
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	4603      	mov	r3, r0
 8004a98:	71fb      	strb	r3, [r7, #7]
    if (unit < UNIT_COUNT) {
 8004a9a:	79fb      	ldrb	r3, [r7, #7]
 8004a9c:	2b1a      	cmp	r3, #26
 8004a9e:	d803      	bhi.n	8004aa8 <UnitConverter_get_unit_type+0x18>
        return unit_types[unit];
 8004aa0:	79fb      	ldrb	r3, [r7, #7]
 8004aa2:	4a05      	ldr	r2, [pc, #20]	@ (8004ab8 <UnitConverter_get_unit_type+0x28>)
 8004aa4:	5cd3      	ldrb	r3, [r2, r3]
 8004aa6:	e000      	b.n	8004aaa <UnitConverter_get_unit_type+0x1a>
    }
    return UNIT_TYPE_LENGTH; /* Default to length if invalid */
 8004aa8:	2300      	movs	r3, #0
}
 8004aaa:	4618      	mov	r0, r3
 8004aac:	370c      	adds	r7, #12
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab4:	4770      	bx	lr
 8004ab6:	bf00      	nop
 8004ab8:	20000318 	.word	0x20000318

08004abc <UnitConverter_convert>:

/* Convert a value from one unit to another */
float UnitConverter_convert(UnitConverterSystem *system, float value, Unit from_unit, Unit to_unit) {
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b088      	sub	sp, #32
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	60f8      	str	r0, [r7, #12]
 8004ac4:	ed87 0a02 	vstr	s0, [r7, #8]
 8004ac8:	460b      	mov	r3, r1
 8004aca:	71fb      	strb	r3, [r7, #7]
 8004acc:	4613      	mov	r3, r2
 8004ace:	71bb      	strb	r3, [r7, #6]
    /* Check if units are of the same type */
    UnitType from_type = UnitConverter_get_unit_type(from_unit);
 8004ad0:	79fb      	ldrb	r3, [r7, #7]
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	f7ff ffdc 	bl	8004a90 <UnitConverter_get_unit_type>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	76fb      	strb	r3, [r7, #27]
    UnitType to_type = UnitConverter_get_unit_type(to_unit);
 8004adc:	79bb      	ldrb	r3, [r7, #6]
 8004ade:	4618      	mov	r0, r3
 8004ae0:	f7ff ffd6 	bl	8004a90 <UnitConverter_get_unit_type>
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	76bb      	strb	r3, [r7, #26]

    if (from_type != to_type) {
 8004ae8:	7efa      	ldrb	r2, [r7, #27]
 8004aea:	7ebb      	ldrb	r3, [r7, #26]
 8004aec:	429a      	cmp	r2, r3
 8004aee:	d002      	beq.n	8004af6 <UnitConverter_convert+0x3a>
        /* Cannot convert between different unit types */
        return value;
 8004af0:	edd7 7a02 	vldr	s15, [r7, #8]
 8004af4:	e03b      	b.n	8004b6e <UnitConverter_convert+0xb2>
    }

    /* Get the appropriate converter */
    UnitConverter *converter = &system->converters[from_type];
 8004af6:	7efa      	ldrb	r2, [r7, #27]
 8004af8:	4613      	mov	r3, r2
 8004afa:	011b      	lsls	r3, r3, #4
 8004afc:	1a9b      	subs	r3, r3, r2
 8004afe:	00db      	lsls	r3, r3, #3
 8004b00:	68fa      	ldr	r2, [r7, #12]
 8004b02:	4413      	add	r3, r2
 8004b04:	617b      	str	r3, [r7, #20]

    /* Convert to base unit */
    float base_value;
    if (converter->to_base) {
 8004b06:	697b      	ldr	r3, [r7, #20]
 8004b08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d009      	beq.n	8004b22 <UnitConverter_convert+0x66>
        /* Use custom function if available */
        base_value = converter->to_base(value, from_unit);
 8004b0e:	697b      	ldr	r3, [r7, #20]
 8004b10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b12:	79fa      	ldrb	r2, [r7, #7]
 8004b14:	4610      	mov	r0, r2
 8004b16:	ed97 0a02 	vldr	s0, [r7, #8]
 8004b1a:	4798      	blx	r3
 8004b1c:	ed87 0a07 	vstr	s0, [r7, #28]
 8004b20:	e00c      	b.n	8004b3c <UnitConverter_convert+0x80>
    } else {
        /* Use conversion factor */
        base_value = value * converter->conversion_factors[from_unit];
 8004b22:	79fb      	ldrb	r3, [r7, #7]
 8004b24:	697a      	ldr	r2, [r7, #20]
 8004b26:	009b      	lsls	r3, r3, #2
 8004b28:	4413      	add	r3, r2
 8004b2a:	3304      	adds	r3, #4
 8004b2c:	edd3 7a00 	vldr	s15, [r3]
 8004b30:	ed97 7a02 	vldr	s14, [r7, #8]
 8004b34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b38:	edc7 7a07 	vstr	s15, [r7, #28]
    }

    /* Convert from base unit to target unit */
    if (converter->from_base) {
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d009      	beq.n	8004b58 <UnitConverter_convert+0x9c>
        /* Use custom function if available */
        return converter->from_base(base_value, to_unit);
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b48:	79ba      	ldrb	r2, [r7, #6]
 8004b4a:	4610      	mov	r0, r2
 8004b4c:	ed97 0a07 	vldr	s0, [r7, #28]
 8004b50:	4798      	blx	r3
 8004b52:	eef0 7a40 	vmov.f32	s15, s0
 8004b56:	e00a      	b.n	8004b6e <UnitConverter_convert+0xb2>
    } else {
        /* Use conversion factor */
        return base_value / converter->conversion_factors[to_unit];
 8004b58:	79bb      	ldrb	r3, [r7, #6]
 8004b5a:	697a      	ldr	r2, [r7, #20]
 8004b5c:	009b      	lsls	r3, r3, #2
 8004b5e:	4413      	add	r3, r2
 8004b60:	3304      	adds	r3, #4
 8004b62:	ed93 7a00 	vldr	s14, [r3]
 8004b66:	edd7 6a07 	vldr	s13, [r7, #28]
 8004b6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
    }
}
 8004b6e:	eeb0 0a67 	vmov.f32	s0, s15
 8004b72:	3720      	adds	r7, #32
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bd80      	pop	{r7, pc}

08004b78 <UnitConverter_angle>:
        return UnitConverter_convert(system, value, from_unit, to_unit);
    }
    return value;
}

float UnitConverter_angle(UnitConverterSystem *system, float value, Unit from_unit, Unit to_unit) {
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b084      	sub	sp, #16
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	60f8      	str	r0, [r7, #12]
 8004b80:	ed87 0a02 	vstr	s0, [r7, #8]
 8004b84:	460b      	mov	r3, r1
 8004b86:	71fb      	strb	r3, [r7, #7]
 8004b88:	4613      	mov	r3, r2
 8004b8a:	71bb      	strb	r3, [r7, #6]
    if (UnitConverter_get_unit_type(from_unit) == UNIT_TYPE_ANGLE &&
 8004b8c:	79fb      	ldrb	r3, [r7, #7]
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f7ff ff7e 	bl	8004a90 <UnitConverter_get_unit_type>
 8004b94:	4603      	mov	r3, r0
 8004b96:	2b02      	cmp	r3, #2
 8004b98:	d111      	bne.n	8004bbe <UnitConverter_angle+0x46>
        UnitConverter_get_unit_type(to_unit) == UNIT_TYPE_ANGLE) {
 8004b9a:	79bb      	ldrb	r3, [r7, #6]
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	f7ff ff77 	bl	8004a90 <UnitConverter_get_unit_type>
 8004ba2:	4603      	mov	r3, r0
    if (UnitConverter_get_unit_type(from_unit) == UNIT_TYPE_ANGLE &&
 8004ba4:	2b02      	cmp	r3, #2
 8004ba6:	d10a      	bne.n	8004bbe <UnitConverter_angle+0x46>
        return UnitConverter_convert(system, value, from_unit, to_unit);
 8004ba8:	79ba      	ldrb	r2, [r7, #6]
 8004baa:	79fb      	ldrb	r3, [r7, #7]
 8004bac:	4619      	mov	r1, r3
 8004bae:	ed97 0a02 	vldr	s0, [r7, #8]
 8004bb2:	68f8      	ldr	r0, [r7, #12]
 8004bb4:	f7ff ff82 	bl	8004abc <UnitConverter_convert>
 8004bb8:	eef0 7a40 	vmov.f32	s15, s0
 8004bbc:	e001      	b.n	8004bc2 <UnitConverter_angle+0x4a>
    }
    return value;
 8004bbe:	edd7 7a02 	vldr	s15, [r7, #8]
}
 8004bc2:	eeb0 0a67 	vmov.f32	s0, s15
 8004bc6:	3710      	adds	r7, #16
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}

08004bcc <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b08c      	sub	sp, #48	@ 0x30
 8004bd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8004bd2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	601a      	str	r2, [r3, #0]
 8004bda:	605a      	str	r2, [r3, #4]
 8004bdc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8004bde:	1d3b      	adds	r3, r7, #4
 8004be0:	2220      	movs	r2, #32
 8004be2:	2100      	movs	r1, #0
 8004be4:	4618      	mov	r0, r3
 8004be6:	f00e fab5 	bl	8013154 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8004bea:	4b39      	ldr	r3, [pc, #228]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004bec:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8004bf0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004bf2:	4b37      	ldr	r3, [pc, #220]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004bf4:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004bf8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004bfa:	4b35      	ldr	r3, [pc, #212]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004c00:	4b33      	ldr	r3, [pc, #204]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004c02:	2200      	movs	r2, #0
 8004c04:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8004c06:	4b32      	ldr	r3, [pc, #200]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004c08:	2200      	movs	r2, #0
 8004c0a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8004c0c:	4b30      	ldr	r3, [pc, #192]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004c0e:	2201      	movs	r2, #1
 8004c10:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004c12:	4b2f      	ldr	r3, [pc, #188]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004c14:	2204      	movs	r2, #4
 8004c16:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8004c18:	4b2d      	ldr	r3, [pc, #180]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8004c1e:	4b2c      	ldr	r3, [pc, #176]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004c20:	2201      	movs	r2, #1
 8004c22:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 2;
 8004c24:	4b2a      	ldr	r3, [pc, #168]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004c26:	2202      	movs	r2, #2
 8004c28:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004c2a:	4b29      	ldr	r3, [pc, #164]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004c32:	4b27      	ldr	r3, [pc, #156]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004c34:	2200      	movs	r2, #0
 8004c36:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004c38:	4b25      	ldr	r3, [pc, #148]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8004c3e:	4b24      	ldr	r3, [pc, #144]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004c40:	2201      	movs	r2, #1
 8004c42:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004c46:	4b22      	ldr	r3, [pc, #136]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004c48:	2200      	movs	r2, #0
 8004c4a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8004c4c:	4b20      	ldr	r3, [pc, #128]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004c4e:	2200      	movs	r2, #0
 8004c50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004c54:	481e      	ldr	r0, [pc, #120]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004c56:	f006 fc4f 	bl	800b4f8 <HAL_ADC_Init>
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d001      	beq.n	8004c64 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8004c60:	f004 fc34 	bl	80094cc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8004c64:	2300      	movs	r3, #0
 8004c66:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8004c68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004c6c:	4619      	mov	r1, r3
 8004c6e:	4818      	ldr	r0, [pc, #96]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004c70:	f007 fd6e 	bl	800c750 <HAL_ADCEx_MultiModeConfigChannel>
 8004c74:	4603      	mov	r3, r0
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d001      	beq.n	8004c7e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8004c7a:	f004 fc27 	bl	80094cc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8004c7e:	4b15      	ldr	r3, [pc, #84]	@ (8004cd4 <MX_ADC1_Init+0x108>)
 8004c80:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004c82:	2306      	movs	r3, #6
 8004c84:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8004c86:	2307      	movs	r3, #7
 8004c88:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8004c8a:	237f      	movs	r3, #127	@ 0x7f
 8004c8c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8004c8e:	2304      	movs	r3, #4
 8004c90:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8004c92:	2300      	movs	r3, #0
 8004c94:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004c96:	1d3b      	adds	r3, r7, #4
 8004c98:	4619      	mov	r1, r3
 8004c9a:	480d      	ldr	r0, [pc, #52]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004c9c:	f006 feda 	bl	800ba54 <HAL_ADC_ConfigChannel>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d001      	beq.n	8004caa <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8004ca6:	f004 fc11 	bl	80094cc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8004caa:	4b0b      	ldr	r3, [pc, #44]	@ (8004cd8 <MX_ADC1_Init+0x10c>)
 8004cac:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8004cae:	230c      	movs	r3, #12
 8004cb0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004cb2:	1d3b      	adds	r3, r7, #4
 8004cb4:	4619      	mov	r1, r3
 8004cb6:	4806      	ldr	r0, [pc, #24]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004cb8:	f006 fecc 	bl	800ba54 <HAL_ADC_ConfigChannel>
 8004cbc:	4603      	mov	r3, r0
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d001      	beq.n	8004cc6 <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8004cc2:	f004 fc03 	bl	80094cc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004cc6:	bf00      	nop
 8004cc8:	3730      	adds	r7, #48	@ 0x30
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}
 8004cce:	bf00      	nop
 8004cd0:	20000638 	.word	0x20000638
 8004cd4:	19200040 	.word	0x19200040
 8004cd8:	1d500080 	.word	0x1d500080

08004cdc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b09e      	sub	sp, #120	@ 0x78
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ce4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004ce8:	2200      	movs	r2, #0
 8004cea:	601a      	str	r2, [r3, #0]
 8004cec:	605a      	str	r2, [r3, #4]
 8004cee:	609a      	str	r2, [r3, #8]
 8004cf0:	60da      	str	r2, [r3, #12]
 8004cf2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004cf4:	f107 0310 	add.w	r3, r7, #16
 8004cf8:	2254      	movs	r2, #84	@ 0x54
 8004cfa:	2100      	movs	r1, #0
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	f00e fa29 	bl	8013154 <memset>
  if(adcHandle->Instance==ADC1)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004d0a:	d15e      	bne.n	8004dca <HAL_ADC_MspInit+0xee>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8004d0c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d10:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8004d12:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8004d16:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004d18:	f107 0310 	add.w	r3, r7, #16
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	f009 fa27 	bl	800e170 <HAL_RCCEx_PeriphCLKConfig>
 8004d22:	4603      	mov	r3, r0
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d001      	beq.n	8004d2c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8004d28:	f004 fbd0 	bl	80094cc <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8004d2c:	4b29      	ldr	r3, [pc, #164]	@ (8004dd4 <HAL_ADC_MspInit+0xf8>)
 8004d2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d30:	4a28      	ldr	r2, [pc, #160]	@ (8004dd4 <HAL_ADC_MspInit+0xf8>)
 8004d32:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004d36:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004d38:	4b26      	ldr	r3, [pc, #152]	@ (8004dd4 <HAL_ADC_MspInit+0xf8>)
 8004d3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d3c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004d40:	60fb      	str	r3, [r7, #12]
 8004d42:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004d44:	4b23      	ldr	r3, [pc, #140]	@ (8004dd4 <HAL_ADC_MspInit+0xf8>)
 8004d46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d48:	4a22      	ldr	r2, [pc, #136]	@ (8004dd4 <HAL_ADC_MspInit+0xf8>)
 8004d4a:	f043 0304 	orr.w	r3, r3, #4
 8004d4e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004d50:	4b20      	ldr	r3, [pc, #128]	@ (8004dd4 <HAL_ADC_MspInit+0xf8>)
 8004d52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d54:	f003 0304 	and.w	r3, r3, #4
 8004d58:	60bb      	str	r3, [r7, #8]
 8004d5a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN6
    PC1     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004d5c:	2303      	movs	r3, #3
 8004d5e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004d60:	2303      	movs	r3, #3
 8004d62:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d64:	2300      	movs	r3, #0
 8004d66:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004d68:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004d6c:	4619      	mov	r1, r3
 8004d6e:	481a      	ldr	r0, [pc, #104]	@ (8004dd8 <HAL_ADC_MspInit+0xfc>)
 8004d70:	f008 fa38 	bl	800d1e4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8004d74:	4b19      	ldr	r3, [pc, #100]	@ (8004ddc <HAL_ADC_MspInit+0x100>)
 8004d76:	4a1a      	ldr	r2, [pc, #104]	@ (8004de0 <HAL_ADC_MspInit+0x104>)
 8004d78:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8004d7a:	4b18      	ldr	r3, [pc, #96]	@ (8004ddc <HAL_ADC_MspInit+0x100>)
 8004d7c:	2205      	movs	r2, #5
 8004d7e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004d80:	4b16      	ldr	r3, [pc, #88]	@ (8004ddc <HAL_ADC_MspInit+0x100>)
 8004d82:	2200      	movs	r2, #0
 8004d84:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004d86:	4b15      	ldr	r3, [pc, #84]	@ (8004ddc <HAL_ADC_MspInit+0x100>)
 8004d88:	2200      	movs	r2, #0
 8004d8a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004d8c:	4b13      	ldr	r3, [pc, #76]	@ (8004ddc <HAL_ADC_MspInit+0x100>)
 8004d8e:	2280      	movs	r2, #128	@ 0x80
 8004d90:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004d92:	4b12      	ldr	r3, [pc, #72]	@ (8004ddc <HAL_ADC_MspInit+0x100>)
 8004d94:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004d98:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004d9a:	4b10      	ldr	r3, [pc, #64]	@ (8004ddc <HAL_ADC_MspInit+0x100>)
 8004d9c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004da0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004da2:	4b0e      	ldr	r3, [pc, #56]	@ (8004ddc <HAL_ADC_MspInit+0x100>)
 8004da4:	2220      	movs	r2, #32
 8004da6:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004da8:	4b0c      	ldr	r3, [pc, #48]	@ (8004ddc <HAL_ADC_MspInit+0x100>)
 8004daa:	2200      	movs	r2, #0
 8004dac:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004dae:	480b      	ldr	r0, [pc, #44]	@ (8004ddc <HAL_ADC_MspInit+0x100>)
 8004db0:	f007 fee6 	bl	800cb80 <HAL_DMA_Init>
 8004db4:	4603      	mov	r3, r0
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d001      	beq.n	8004dbe <HAL_ADC_MspInit+0xe2>
    {
      Error_Handler();
 8004dba:	f004 fb87 	bl	80094cc <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	4a06      	ldr	r2, [pc, #24]	@ (8004ddc <HAL_ADC_MspInit+0x100>)
 8004dc2:	655a      	str	r2, [r3, #84]	@ 0x54
 8004dc4:	4a05      	ldr	r2, [pc, #20]	@ (8004ddc <HAL_ADC_MspInit+0x100>)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8004dca:	bf00      	nop
 8004dcc:	3778      	adds	r7, #120	@ 0x78
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bd80      	pop	{r7, pc}
 8004dd2:	bf00      	nop
 8004dd4:	40021000 	.word	0x40021000
 8004dd8:	48000800 	.word	0x48000800
 8004ddc:	200006a4 	.word	0x200006a4
 8004de0:	40020008 	.word	0x40020008

08004de4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b082      	sub	sp, #8
 8004de8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8004dea:	4b22      	ldr	r3, [pc, #136]	@ (8004e74 <MX_DMA_Init+0x90>)
 8004dec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004dee:	4a21      	ldr	r2, [pc, #132]	@ (8004e74 <MX_DMA_Init+0x90>)
 8004df0:	f043 0304 	orr.w	r3, r3, #4
 8004df4:	6493      	str	r3, [r2, #72]	@ 0x48
 8004df6:	4b1f      	ldr	r3, [pc, #124]	@ (8004e74 <MX_DMA_Init+0x90>)
 8004df8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004dfa:	f003 0304 	and.w	r3, r3, #4
 8004dfe:	607b      	str	r3, [r7, #4]
 8004e00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004e02:	4b1c      	ldr	r3, [pc, #112]	@ (8004e74 <MX_DMA_Init+0x90>)
 8004e04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e06:	4a1b      	ldr	r2, [pc, #108]	@ (8004e74 <MX_DMA_Init+0x90>)
 8004e08:	f043 0301 	orr.w	r3, r3, #1
 8004e0c:	6493      	str	r3, [r2, #72]	@ 0x48
 8004e0e:	4b19      	ldr	r3, [pc, #100]	@ (8004e74 <MX_DMA_Init+0x90>)
 8004e10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e12:	f003 0301 	and.w	r3, r3, #1
 8004e16:	603b      	str	r3, [r7, #0]
 8004e18:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	2100      	movs	r1, #0
 8004e1e:	200b      	movs	r0, #11
 8004e20:	f007 fe79 	bl	800cb16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8004e24:	200b      	movs	r0, #11
 8004e26:	f007 fe90 	bl	800cb4a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	2100      	movs	r1, #0
 8004e2e:	200c      	movs	r0, #12
 8004e30:	f007 fe71 	bl	800cb16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8004e34:	200c      	movs	r0, #12
 8004e36:	f007 fe88 	bl	800cb4a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	2100      	movs	r1, #0
 8004e3e:	200d      	movs	r0, #13
 8004e40:	f007 fe69 	bl	800cb16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8004e44:	200d      	movs	r0, #13
 8004e46:	f007 fe80 	bl	800cb4a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	2100      	movs	r1, #0
 8004e4e:	200e      	movs	r0, #14
 8004e50:	f007 fe61 	bl	800cb16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8004e54:	200e      	movs	r0, #14
 8004e56:	f007 fe78 	bl	800cb4a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	2100      	movs	r1, #0
 8004e5e:	200f      	movs	r0, #15
 8004e60:	f007 fe59 	bl	800cb16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8004e64:	200f      	movs	r0, #15
 8004e66:	f007 fe70 	bl	800cb4a <HAL_NVIC_EnableIRQ>

}
 8004e6a:	bf00      	nop
 8004e6c:	3708      	adds	r7, #8
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}
 8004e72:	bf00      	nop
 8004e74:	40021000 	.word	0x40021000

08004e78 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b08a      	sub	sp, #40	@ 0x28
 8004e7c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e7e:	f107 0314 	add.w	r3, r7, #20
 8004e82:	2200      	movs	r2, #0
 8004e84:	601a      	str	r2, [r3, #0]
 8004e86:	605a      	str	r2, [r3, #4]
 8004e88:	609a      	str	r2, [r3, #8]
 8004e8a:	60da      	str	r2, [r3, #12]
 8004e8c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004e8e:	4b7c      	ldr	r3, [pc, #496]	@ (8005080 <MX_GPIO_Init+0x208>)
 8004e90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e92:	4a7b      	ldr	r2, [pc, #492]	@ (8005080 <MX_GPIO_Init+0x208>)
 8004e94:	f043 0304 	orr.w	r3, r3, #4
 8004e98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004e9a:	4b79      	ldr	r3, [pc, #484]	@ (8005080 <MX_GPIO_Init+0x208>)
 8004e9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e9e:	f003 0304 	and.w	r3, r3, #4
 8004ea2:	613b      	str	r3, [r7, #16]
 8004ea4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004ea6:	4b76      	ldr	r3, [pc, #472]	@ (8005080 <MX_GPIO_Init+0x208>)
 8004ea8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004eaa:	4a75      	ldr	r2, [pc, #468]	@ (8005080 <MX_GPIO_Init+0x208>)
 8004eac:	f043 0320 	orr.w	r3, r3, #32
 8004eb0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004eb2:	4b73      	ldr	r3, [pc, #460]	@ (8005080 <MX_GPIO_Init+0x208>)
 8004eb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004eb6:	f003 0320 	and.w	r3, r3, #32
 8004eba:	60fb      	str	r3, [r7, #12]
 8004ebc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ebe:	4b70      	ldr	r3, [pc, #448]	@ (8005080 <MX_GPIO_Init+0x208>)
 8004ec0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ec2:	4a6f      	ldr	r2, [pc, #444]	@ (8005080 <MX_GPIO_Init+0x208>)
 8004ec4:	f043 0301 	orr.w	r3, r3, #1
 8004ec8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004eca:	4b6d      	ldr	r3, [pc, #436]	@ (8005080 <MX_GPIO_Init+0x208>)
 8004ecc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ece:	f003 0301 	and.w	r3, r3, #1
 8004ed2:	60bb      	str	r3, [r7, #8]
 8004ed4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ed6:	4b6a      	ldr	r3, [pc, #424]	@ (8005080 <MX_GPIO_Init+0x208>)
 8004ed8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004eda:	4a69      	ldr	r2, [pc, #420]	@ (8005080 <MX_GPIO_Init+0x208>)
 8004edc:	f043 0302 	orr.w	r3, r3, #2
 8004ee0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004ee2:	4b67      	ldr	r3, [pc, #412]	@ (8005080 <MX_GPIO_Init+0x208>)
 8004ee4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ee6:	f003 0302 	and.w	r3, r3, #2
 8004eea:	607b      	str	r3, [r7, #4]
 8004eec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_9|PILOT_Pin, GPIO_PIN_RESET);
 8004eee:	2200      	movs	r2, #0
 8004ef0:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 8004ef4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004ef8:	f008 fb0e 	bl	800d518 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8004efc:	2200      	movs	r2, #0
 8004efe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004f02:	4860      	ldr	r0, [pc, #384]	@ (8005084 <MX_GPIO_Init+0x20c>)
 8004f04:	f008 fb08 	bl	800d518 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8004f08:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004f0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004f0e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8004f12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f14:	2300      	movs	r3, #0
 8004f16:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004f18:	f107 0314 	add.w	r3, r7, #20
 8004f1c:	4619      	mov	r1, r3
 8004f1e:	4859      	ldr	r0, [pc, #356]	@ (8005084 <MX_GPIO_Init+0x20c>)
 8004f20:	f008 f960 	bl	800d1e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA9 PILOT_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_9|PILOT_Pin;
 8004f24:	f44f 63c4 	mov.w	r3, #1568	@ 0x620
 8004f28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f2e:	2300      	movs	r3, #0
 8004f30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f32:	2300      	movs	r3, #0
 8004f34:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f36:	f107 0314 	add.w	r3, r7, #20
 8004f3a:	4619      	mov	r1, r3
 8004f3c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004f40:	f008 f950 	bl	800d1e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : UPPER_PHOTO_Pin LOWER_PHOTO_Pin */
  GPIO_InitStruct.Pin = UPPER_PHOTO_Pin|LOWER_PHOTO_Pin;
 8004f44:	f241 0301 	movw	r3, #4097	@ 0x1001
 8004f48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004f4a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8004f4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f50:	2300      	movs	r3, #0
 8004f52:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f54:	f107 0314 	add.w	r3, r7, #20
 8004f58:	4619      	mov	r1, r3
 8004f5a:	484b      	ldr	r0, [pc, #300]	@ (8005088 <MX_GPIO_Init+0x210>)
 8004f5c:	f008 f942 	bl	800d1e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LOWER_LIM_Pin UPPER_LIM_Pin */
  GPIO_InitStruct.Pin = LOWER_LIM_Pin|UPPER_LIM_Pin;
 8004f60:	2306      	movs	r3, #6
 8004f62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004f64:	2300      	movs	r3, #0
 8004f66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004f68:	2302      	movs	r3, #2
 8004f6a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f6c:	f107 0314 	add.w	r3, r7, #20
 8004f70:	4619      	mov	r1, r3
 8004f72:	4845      	ldr	r0, [pc, #276]	@ (8005088 <MX_GPIO_Init+0x210>)
 8004f74:	f008 f936 	bl	800d1e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004f78:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004f7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004f7e:	2301      	movs	r3, #1
 8004f80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f82:	2300      	movs	r3, #0
 8004f84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f86:	2300      	movs	r3, #0
 8004f88:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004f8a:	f107 0314 	add.w	r3, r7, #20
 8004f8e:	4619      	mov	r1, r3
 8004f90:	483c      	ldr	r0, [pc, #240]	@ (8005084 <MX_GPIO_Init+0x20c>)
 8004f92:	f008 f927 	bl	800d1e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : upperphoto_Pin */
  GPIO_InitStruct.Pin = upperphoto_Pin;
 8004f96:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004f9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004f9c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8004fa0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(upperphoto_GPIO_Port, &GPIO_InitStruct);
 8004fa6:	f107 0314 	add.w	r3, r7, #20
 8004faa:	4619      	mov	r1, r3
 8004fac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004fb0:	f008 f918 	bl	800d1e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : J3_Pin J4_Pin */
  GPIO_InitStruct.Pin = J3_Pin|J4_Pin;
 8004fb4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004fb8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004fba:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8004fbe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004fc0:	2302      	movs	r3, #2
 8004fc2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004fc4:	f107 0314 	add.w	r3, r7, #20
 8004fc8:	4619      	mov	r1, r3
 8004fca:	482e      	ldr	r0, [pc, #184]	@ (8005084 <MX_GPIO_Init+0x20c>)
 8004fcc:	f008 f90a 	bl	800d1e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : J2_Pin */
  GPIO_InitStruct.Pin = J2_Pin;
 8004fd0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004fd4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004fda:	2302      	movs	r3, #2
 8004fdc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(J2_GPIO_Port, &GPIO_InitStruct);
 8004fde:	f107 0314 	add.w	r3, r7, #20
 8004fe2:	4619      	mov	r1, r3
 8004fe4:	4827      	ldr	r0, [pc, #156]	@ (8005084 <MX_GPIO_Init+0x20c>)
 8004fe6:	f008 f8fd 	bl	800d1e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : EMER_Pin */
  GPIO_InitStruct.Pin = EMER_Pin;
 8004fea:	2310      	movs	r3, #16
 8004fec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004fee:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8004ff2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(EMER_GPIO_Port, &GPIO_InitStruct);
 8004ff8:	f107 0314 	add.w	r3, r7, #20
 8004ffc:	4619      	mov	r1, r3
 8004ffe:	4822      	ldr	r0, [pc, #136]	@ (8005088 <MX_GPIO_Init+0x210>)
 8005000:	f008 f8f0 	bl	800d1e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : prox_Pin PROX_Pin */
  GPIO_InitStruct.Pin = prox_Pin|PROX_Pin;
 8005004:	2360      	movs	r3, #96	@ 0x60
 8005006:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005008:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800500c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800500e:	2301      	movs	r3, #1
 8005010:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005012:	f107 0314 	add.w	r3, r7, #20
 8005016:	4619      	mov	r1, r3
 8005018:	481b      	ldr	r0, [pc, #108]	@ (8005088 <MX_GPIO_Init+0x210>)
 800501a:	f008 f8e3 	bl	800d1e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : J1_Pin */
  GPIO_InitStruct.Pin = J1_Pin;
 800501e:	2380      	movs	r3, #128	@ 0x80
 8005020:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005022:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8005026:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005028:	2302      	movs	r3, #2
 800502a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(J1_GPIO_Port, &GPIO_InitStruct);
 800502c:	f107 0314 	add.w	r3, r7, #20
 8005030:	4619      	mov	r1, r3
 8005032:	4815      	ldr	r0, [pc, #84]	@ (8005088 <MX_GPIO_Init+0x210>)
 8005034:	f008 f8d6 	bl	800d1e4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8005038:	2200      	movs	r2, #0
 800503a:	2100      	movs	r1, #0
 800503c:	2006      	movs	r0, #6
 800503e:	f007 fd6a 	bl	800cb16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8005042:	2006      	movs	r0, #6
 8005044:	f007 fd81 	bl	800cb4a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8005048:	2200      	movs	r2, #0
 800504a:	2100      	movs	r1, #0
 800504c:	200a      	movs	r0, #10
 800504e:	f007 fd62 	bl	800cb16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8005052:	200a      	movs	r0, #10
 8005054:	f007 fd79 	bl	800cb4a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8005058:	2200      	movs	r2, #0
 800505a:	2100      	movs	r1, #0
 800505c:	2017      	movs	r0, #23
 800505e:	f007 fd5a 	bl	800cb16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8005062:	2017      	movs	r0, #23
 8005064:	f007 fd71 	bl	800cb4a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8005068:	2200      	movs	r2, #0
 800506a:	2100      	movs	r1, #0
 800506c:	2028      	movs	r0, #40	@ 0x28
 800506e:	f007 fd52 	bl	800cb16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8005072:	2028      	movs	r0, #40	@ 0x28
 8005074:	f007 fd69 	bl	800cb4a <HAL_NVIC_EnableIRQ>

}
 8005078:	bf00      	nop
 800507a:	3728      	adds	r7, #40	@ 0x28
 800507c:	46bd      	mov	sp, r7
 800507e:	bd80      	pop	{r7, pc}
 8005080:	40021000 	.word	0x40021000
 8005084:	48000800 	.word	0x48000800
 8005088:	48000400 	.word	0x48000400

0800508c <SteadyStateKalmanFilter>:
//arm_matrix_instance_f32 R_matrix;
//arm_matrix_instance_f32 Z_matrix;
//arm_matrix_instance_f32 Velocity_matrix;


float SteadyStateKalmanFilter(KalmanFilter* filter, float32_t Vin,float32_t Velocity){
 800508c:	b580      	push	{r7, lr}
 800508e:	b096      	sub	sp, #88	@ 0x58
 8005090:	af00      	add	r7, sp, #0
 8005092:	60f8      	str	r0, [r7, #12]
 8005094:	ed87 0a02 	vstr	s0, [r7, #8]
 8005098:	edc7 0a01 	vstr	s1, [r7, #4]
	  arm_mat_init_f32(&filter->Velocity_matrix, 1, 1,(float32_t*) &Velocity);
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	f503 705d 	add.w	r0, r3, #884	@ 0x374
 80050a2:	1d3b      	adds	r3, r7, #4
 80050a4:	2201      	movs	r2, #1
 80050a6:	2101      	movs	r1, #1
 80050a8:	f00d fae3 	bl	8012672 <arm_mat_init_f32>
	  arm_mat_trans_f32(&filter->A_matrix, &filter->A_transpose_matrix);
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	f503 722d 	add.w	r2, r3, #692	@ 0x2b4
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	f503 732f 	add.w	r3, r3, #700	@ 0x2bc
 80050b8:	4619      	mov	r1, r3
 80050ba:	4610      	mov	r0, r2
 80050bc:	f00d ff53 	bl	8012f66 <arm_mat_trans_f32>
	  arm_mat_trans_f32(&filter->C_matrix, &filter->C_transpose_matrix);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	f503 7235 	add.w	r2, r3, #724	@ 0x2d4
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	f503 7337 	add.w	r3, r3, #732	@ 0x2dc
 80050cc:	4619      	mov	r1, r3
 80050ce:	4610      	mov	r0, r2
 80050d0:	f00d ff49 	bl	8012f66 <arm_mat_trans_f32>
	  arm_mat_trans_f32(&filter->G_matrix, &filter->G_transpose_matrix);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	f503 7239 	add.w	r2, r3, #740	@ 0x2e4
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	f503 733b 	add.w	r3, r3, #748	@ 0x2ec
 80050e0:	4619      	mov	r1, r3
 80050e2:	4610      	mov	r0, r2
 80050e4:	f00d ff3f 	bl	8012f66 <arm_mat_trans_f32>
	  // Compute Xk = Ax + Bu
	  arm_mat_scale_f32(&filter->B_matrix, Vin, &filter->Bu_matrix); 		   				// Bu
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	f503 7233 	add.w	r2, r3, #716	@ 0x2cc
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	f503 7343 	add.w	r3, r3, #780	@ 0x30c
 80050f4:	4619      	mov	r1, r3
 80050f6:	ed97 0a02 	vldr	s0, [r7, #8]
 80050fa:	4610      	mov	r0, r2
 80050fc:	f00d fec2 	bl	8012e84 <arm_mat_scale_f32>
	  arm_mat_mult_f32(&filter->A_matrix, &filter->X_k_matrix, &filter->Ax_matrix);  		   		// Ax
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	f503 702d 	add.w	r0, r3, #692	@ 0x2b4
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	f503 7129 	add.w	r1, r3, #676	@ 0x2a4
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 8005112:	461a      	mov	r2, r3
 8005114:	f00d fe3c 	bl	8012d90 <arm_mat_mult_f32>
	  arm_mat_add_f32(&filter->Ax_matrix, &filter->Bu_matrix, &filter->X_k_matrix); 		   		// Xk = Ax + Bu
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	f503 7143 	add.w	r1, r3, #780	@ 0x30c
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	f503 7329 	add.w	r3, r3, #676	@ 0x2a4
 800512a:	461a      	mov	r2, r3
 800512c:	f00d fa66 	bl	80125fc <arm_mat_add_f32>

	  // Compute (A * P_pk * A^T + G * Q * G^T)
	  arm_mat_mult_f32(&filter->A_matrix, &filter->P_k_matrix, &filter->P_k_matrix);  		   		// Pk = A * P_pk
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	f503 702d 	add.w	r0, r3, #692	@ 0x2b4
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	f503 712b 	add.w	r1, r3, #684	@ 0x2ac
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	f503 732b 	add.w	r3, r3, #684	@ 0x2ac
 8005142:	461a      	mov	r2, r3
 8005144:	f00d fe24 	bl	8012d90 <arm_mat_mult_f32>
	  arm_mat_mult_f32(&filter->P_k_matrix, &filter->A_transpose_matrix, &filter->P_k_matrix); 		// Pk = A * P_pk * A^T
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	f503 702b 	add.w	r0, r3, #684	@ 0x2ac
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	f503 712f 	add.w	r1, r3, #700	@ 0x2bc
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	f503 732b 	add.w	r3, r3, #684	@ 0x2ac
 800515a:	461a      	mov	r2, r3
 800515c:	f00d fe18 	bl	8012d90 <arm_mat_mult_f32>
	  arm_mat_mult_f32(&filter->G_matrix, &filter->G_transpose_matrix, &filter->GGT_matrix);        // G * G^T
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	f503 7039 	add.w	r0, r3, #740	@ 0x2e4
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	f503 713b 	add.w	r1, r3, #748	@ 0x2ec
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	f503 733f 	add.w	r3, r3, #764	@ 0x2fc
 8005172:	461a      	mov	r2, r3
 8005174:	f00d fe0c 	bl	8012d90 <arm_mat_mult_f32>
	  arm_mat_scale_f32(&filter->GGT_matrix, filter->Q, &filter->GQGT_matrix); 				   	   	// G * Q
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	f503 723f 	add.w	r2, r3, #764	@ 0x2fc
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	edd3 7a30 	vldr	s15, [r3, #192]	@ 0xc0
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800518a:	4619      	mov	r1, r3
 800518c:	eeb0 0a67 	vmov.f32	s0, s15
 8005190:	4610      	mov	r0, r2
 8005192:	f00d fe77 	bl	8012e84 <arm_mat_scale_f32>
	  arm_mat_add_f32(&filter->P_k_matrix, &filter->GQGT_matrix, &filter->P_k_matrix); 	       		// A * P_pk * A^T + G * Q * G^T
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	f503 702b 	add.w	r0, r3, #684	@ 0x2ac
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	f503 7141 	add.w	r1, r3, #772	@ 0x304
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	f503 732b 	add.w	r3, r3, #684	@ 0x2ac
 80051a8:	461a      	mov	r2, r3
 80051aa:	f00d fa27 	bl	80125fc <arm_mat_add_f32>

	  // Compute (C * P_k * C^T + R)
	  arm_mat_mult_f32(&filter->C_matrix, &filter->P_k_matrix, &filter->CP_matrix);			     // C * Pk
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	f503 7035 	add.w	r0, r3, #724	@ 0x2d4
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	f503 712b 	add.w	r1, r3, #684	@ 0x2ac
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	f503 7347 	add.w	r3, r3, #796	@ 0x31c
 80051c0:	461a      	mov	r2, r3
 80051c2:	f00d fde5 	bl	8012d90 <arm_mat_mult_f32>
	  arm_mat_mult_f32(&filter->CP_matrix, &filter->C_transpose_matrix, &filter->CPCT_matrix);   // C * Pk * C^T
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	f503 7047 	add.w	r0, r3, #796	@ 0x31c
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	f503 7137 	add.w	r1, r3, #732	@ 0x2dc
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	f503 7349 	add.w	r3, r3, #804	@ 0x324
 80051d8:	461a      	mov	r2, r3
 80051da:	f00d fdd9 	bl	8012d90 <arm_mat_mult_f32>
	  arm_mat_add_f32(&filter->CPCT_matrix, &filter->R_matrix, &filter->CPCTR_matrix);			 // C * P_k * C^T + R
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	f503 7049 	add.w	r0, r3, #804	@ 0x324
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	f503 7159 	add.w	r1, r3, #868	@ 0x364
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 80051f0:	461a      	mov	r2, r3
 80051f2:	f00d fa03 	bl	80125fc <arm_mat_add_f32>

	  // Compute inverse of (C * P_k * C^T + R)
	  arm_mat_inverse_f32(&filter->CPCTR_matrix, &filter->CPCTRinv_matrix);					 // inverse of (C * P_k * C^T + R)
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	f503 724b 	add.w	r2, r3, #812	@ 0x32c
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	f503 7351 	add.w	r3, r3, #836	@ 0x344
 8005202:	4619      	mov	r1, r3
 8005204:	4610      	mov	r0, r2
 8005206:	f00d fa4c 	bl	80126a2 <arm_mat_inverse_f32>

	  // Compute Kalman Gain: K = P_k * C^T * inv(C * P_k * C^T + R)
	  arm_mat_mult_f32(&filter->P_k_matrix, &filter->C_transpose_matrix, &filter->PCT_matrix); 		 // P_k * C^T
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	f503 702b 	add.w	r0, r3, #684	@ 0x2ac
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	f503 7137 	add.w	r1, r3, #732	@ 0x2dc
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	f503 734f 	add.w	r3, r3, #828	@ 0x33c
 800521c:	461a      	mov	r2, r3
 800521e:	f00d fdb7 	bl	8012d90 <arm_mat_mult_f32>
	  arm_mat_mult_f32(&filter->PCT_matrix, &filter->CPCTRinv_matrix, &filter->K_matrix);  			 // P_k * C^T * inv(C * P_k * C^T + R)
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	f503 704f 	add.w	r0, r3, #828	@ 0x33c
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	f503 7151 	add.w	r1, r3, #836	@ 0x344
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	f503 734d 	add.w	r3, r3, #820	@ 0x334
 8005234:	461a      	mov	r2, r3
 8005236:	f00d fdab 	bl	8012d90 <arm_mat_mult_f32>

	  // Computation of the estimated state
	  arm_mat_mult_f32(&filter->C_matrix, &filter->X_k_matrix, &filter->Cx_matrix);				 // C * X_k
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	f503 7035 	add.w	r0, r3, #724	@ 0x2d4
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	f503 7129 	add.w	r1, r3, #676	@ 0x2a4
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	f503 7353 	add.w	r3, r3, #844	@ 0x34c
 800524c:	461a      	mov	r2, r3
 800524e:	f00d fd9f 	bl	8012d90 <arm_mat_mult_f32>
	  arm_mat_sub_f32(&filter->Velocity_matrix,  &filter->Cx_matrix, &filter->yCx_matrix);			  // y - ( C * X_k )
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	f503 705d 	add.w	r0, r3, #884	@ 0x374
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	f503 7153 	add.w	r1, r3, #844	@ 0x34c
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	f503 7355 	add.w	r3, r3, #852	@ 0x354
 8005264:	461a      	mov	r2, r3
 8005266:	f00d fe43 	bl	8012ef0 <arm_mat_sub_f32>
	  arm_mat_mult_f32(&filter->K_matrix, &filter->yCx_matrix, &filter->KyCx_matrix);		     // K( y - ( C * X_k ) )
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	f503 704d 	add.w	r0, r3, #820	@ 0x334
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	f503 7155 	add.w	r1, r3, #852	@ 0x354
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	f503 7357 	add.w	r3, r3, #860	@ 0x35c
 800527c:	461a      	mov	r2, r3
 800527e:	f00d fd87 	bl	8012d90 <arm_mat_mult_f32>
	  arm_mat_add_f32(&filter->X_k_matrix, &filter->KyCx_matrix, &filter->X_k_matrix);		 	 // X_k + K( y - ( C * X_k ) )
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	f503 7029 	add.w	r0, r3, #676	@ 0x2a4
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	f503 7157 	add.w	r1, r3, #860	@ 0x35c
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	f503 7329 	add.w	r3, r3, #676	@ 0x2a4
 8005294:	461a      	mov	r2, r3
 8005296:	f00d f9b1 	bl	80125fc <arm_mat_add_f32>

	  // Computation of the estimated output
	  arm_mat_mult_f32(&filter->C_matrix, &filter->X_k_matrix, &filter->Output_matrix);
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	f503 7035 	add.w	r0, r3, #724	@ 0x2d4
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	f503 7129 	add.w	r1, r3, #676	@ 0x2a4
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	f503 733d 	add.w	r3, r3, #756	@ 0x2f4
 80052ac:	461a      	mov	r2, r3
 80052ae:	f00d fd6f 	bl	8012d90 <arm_mat_mult_f32>

	  // Computation of the state covariance error
	  arm_matrix_instance_f32 temp_matrix4;
	  float32_t temp_data4[16];
	  arm_mat_init_f32(&temp_matrix4, 4, 4,(float32_t*) &temp_data4);
 80052b2:	f107 0310 	add.w	r3, r7, #16
 80052b6:	f107 0050 	add.w	r0, r7, #80	@ 0x50
 80052ba:	2204      	movs	r2, #4
 80052bc:	2104      	movs	r1, #4
 80052be:	f00d f9d8 	bl	8012672 <arm_mat_init_f32>

	  arm_mat_mult_f32(&filter->K_matrix, &filter->C_matrix, &temp_matrix4);				// K * C
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	f503 704d 	add.w	r0, r3, #820	@ 0x334
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	f503 7335 	add.w	r3, r3, #724	@ 0x2d4
 80052ce:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 80052d2:	4619      	mov	r1, r3
 80052d4:	f00d fd5c 	bl	8012d90 <arm_mat_mult_f32>
	  arm_mat_sub_f32(&filter->eye_matrix, &temp_matrix4, &temp_matrix4);			// (I - (K * C))
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	f503 7331 	add.w	r3, r3, #708	@ 0x2c4
 80052de:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 80052e2:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 80052e6:	4618      	mov	r0, r3
 80052e8:	f00d fe02 	bl	8012ef0 <arm_mat_sub_f32>
	  arm_mat_mult_f32(&temp_matrix4, &filter->P_k_matrix, &filter->P_k_matrix);			// (I - (K * C)) * P_k
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	f503 712b 	add.w	r1, r3, #684	@ 0x2ac
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	f503 722b 	add.w	r2, r3, #684	@ 0x2ac
 80052f8:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80052fc:	4618      	mov	r0, r3
 80052fe:	f00d fd47 	bl	8012d90 <arm_mat_mult_f32>
	  filter->Kalman_Speed = filter->X_k[1];
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	685a      	ldr	r2, [r3, #4]
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
	  return  filter->Kalman_Speed;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005312:	ee07 3a90 	vmov	s15, r3
}
 8005316:	eeb0 0a67 	vmov.f32	s0, s15
 800531a:	3758      	adds	r7, #88	@ 0x58
 800531c:	46bd      	mov	sp, r7
 800531e:	bd80      	pop	{r7, pc}

08005320 <Kalman_Start>:

void Kalman_Start(KalmanFilter* filter, float32_t* A_matrix, float32_t* B_matrix, float32_t Q, float32_t R){
 8005320:	b5b0      	push	{r4, r5, r7, lr}
 8005322:	b0a4      	sub	sp, #144	@ 0x90
 8005324:	af00      	add	r7, sp, #0
 8005326:	6178      	str	r0, [r7, #20]
 8005328:	6139      	str	r1, [r7, #16]
 800532a:	60fa      	str	r2, [r7, #12]
 800532c:	ed87 0a02 	vstr	s0, [r7, #8]
 8005330:	edc7 0a01 	vstr	s1, [r7, #4]
	filter->Q = Q; //1.0
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	68ba      	ldr	r2, [r7, #8]
 8005338:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
	filter->R[0] = R; //0.05
 800533c:	697b      	ldr	r3, [r7, #20]
 800533e:	687a      	ldr	r2, [r7, #4]
 8005340:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4

	float32_t c[4] = {1.0f, 0.0f, 0.0f, 0.0f};
 8005344:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8005348:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800534a:	f04f 0300 	mov.w	r3, #0
 800534e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005352:	f04f 0300 	mov.w	r3, #0
 8005356:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800535a:	f04f 0300 	mov.w	r3, #0
 800535e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

	float32_t g[4] = {0.0f,
 8005362:	f04f 0300 	mov.w	r3, #0
 8005366:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005368:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800536c:	673b      	str	r3, [r7, #112]	@ 0x70
 800536e:	f04f 0300 	mov.w	r3, #0
 8005372:	677b      	str	r3, [r7, #116]	@ 0x74
 8005374:	f04f 0300 	mov.w	r3, #0
 8005378:	67bb      	str	r3, [r7, #120]	@ 0x78
					  1.0f,
					  0.0f,
					  0.0f};

	float32_t iden[16] = {1.0f, 0.0f, 0.0f, 0.0f,
 800537a:	4bc6      	ldr	r3, [pc, #792]	@ (8005694 <Kalman_Start+0x374>)
 800537c:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 8005380:	461d      	mov	r5, r3
 8005382:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005384:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005386:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005388:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800538a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800538c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800538e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8005392:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			  	  	 0.0f, 1.0f, 0.0f, 0.0f,
					 0.0f, 0.0f, 1.0f, 0.0f,
					 0.0f, 0.0f, 0.0f, 1.0f,};

	float32_t x_k[4] = {0.0f, 0.0f, 0.0f, 0.0f};
 8005396:	f107 031c 	add.w	r3, r7, #28
 800539a:	2200      	movs	r2, #0
 800539c:	601a      	str	r2, [r3, #0]
 800539e:	605a      	str	r2, [r3, #4]
 80053a0:	609a      	str	r2, [r3, #8]
 80053a2:	60da      	str	r2, [r3, #12]

	filter->Es_velocity[1] = 0.0f;
 80053a4:	697b      	ldr	r3, [r7, #20]
 80053a6:	f04f 0200 	mov.w	r2, #0
 80053aa:	f8c3 2260 	str.w	r2, [r3, #608]	@ 0x260

	int i;
	for(i=0;i<16;i++)
 80053ae:	2300      	movs	r3, #0
 80053b0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80053b4:	e028      	b.n	8005408 <Kalman_Start+0xe8>
	{
		filter->A[i] = A_matrix[i];
 80053b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80053ba:	009b      	lsls	r3, r3, #2
 80053bc:	693a      	ldr	r2, [r7, #16]
 80053be:	4413      	add	r3, r2
 80053c0:	681a      	ldr	r2, [r3, #0]
 80053c2:	6979      	ldr	r1, [r7, #20]
 80053c4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80053c8:	3314      	adds	r3, #20
 80053ca:	009b      	lsls	r3, r3, #2
 80053cc:	440b      	add	r3, r1
 80053ce:	601a      	str	r2, [r3, #0]
		filter->eye[i] = iden[i];
 80053d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80053d4:	009b      	lsls	r3, r3, #2
 80053d6:	3390      	adds	r3, #144	@ 0x90
 80053d8:	443b      	add	r3, r7
 80053da:	3b64      	subs	r3, #100	@ 0x64
 80053dc:	681a      	ldr	r2, [r3, #0]
 80053de:	6979      	ldr	r1, [r7, #20]
 80053e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80053e4:	3398      	adds	r3, #152	@ 0x98
 80053e6:	009b      	lsls	r3, r3, #2
 80053e8:	440b      	add	r3, r1
 80053ea:	601a      	str	r2, [r3, #0]
		filter->P_k[i] = 0.0f;
 80053ec:	697a      	ldr	r2, [r7, #20]
 80053ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80053f2:	3304      	adds	r3, #4
 80053f4:	009b      	lsls	r3, r3, #2
 80053f6:	4413      	add	r3, r2
 80053f8:	f04f 0200 	mov.w	r2, #0
 80053fc:	601a      	str	r2, [r3, #0]
	for(i=0;i<16;i++)
 80053fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005402:	3301      	adds	r3, #1
 8005404:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005408:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800540c:	2b0f      	cmp	r3, #15
 800540e:	ddd2      	ble.n	80053b6 <Kalman_Start+0x96>
	}

	for(i=0;i<4;i++)
 8005410:	2300      	movs	r3, #0
 8005412:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005416:	e03a      	b.n	800548e <Kalman_Start+0x16e>
	{
		filter->X_k[i] = x_k[i];
 8005418:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800541c:	009b      	lsls	r3, r3, #2
 800541e:	3390      	adds	r3, #144	@ 0x90
 8005420:	443b      	add	r3, r7
 8005422:	3b74      	subs	r3, #116	@ 0x74
 8005424:	681a      	ldr	r2, [r3, #0]
 8005426:	6979      	ldr	r1, [r7, #20]
 8005428:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800542c:	009b      	lsls	r3, r3, #2
 800542e:	440b      	add	r3, r1
 8005430:	601a      	str	r2, [r3, #0]
		filter->B[i] = B_matrix[i];
 8005432:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005436:	009b      	lsls	r3, r3, #2
 8005438:	68fa      	ldr	r2, [r7, #12]
 800543a:	4413      	add	r3, r2
 800543c:	681a      	ldr	r2, [r3, #0]
 800543e:	6979      	ldr	r1, [r7, #20]
 8005440:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005444:	3324      	adds	r3, #36	@ 0x24
 8005446:	009b      	lsls	r3, r3, #2
 8005448:	440b      	add	r3, r1
 800544a:	601a      	str	r2, [r3, #0]
		filter->C[i] = c[i];
 800544c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005450:	009b      	lsls	r3, r3, #2
 8005452:	3390      	adds	r3, #144	@ 0x90
 8005454:	443b      	add	r3, r7
 8005456:	3b14      	subs	r3, #20
 8005458:	681a      	ldr	r2, [r3, #0]
 800545a:	6979      	ldr	r1, [r7, #20]
 800545c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005460:	3328      	adds	r3, #40	@ 0x28
 8005462:	009b      	lsls	r3, r3, #2
 8005464:	440b      	add	r3, r1
 8005466:	601a      	str	r2, [r3, #0]
		filter->G[i] = g[i];
 8005468:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800546c:	009b      	lsls	r3, r3, #2
 800546e:	3390      	adds	r3, #144	@ 0x90
 8005470:	443b      	add	r3, r7
 8005472:	3b24      	subs	r3, #36	@ 0x24
 8005474:	681a      	ldr	r2, [r3, #0]
 8005476:	6979      	ldr	r1, [r7, #20]
 8005478:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800547c:	332c      	adds	r3, #44	@ 0x2c
 800547e:	009b      	lsls	r3, r3, #2
 8005480:	440b      	add	r3, r1
 8005482:	601a      	str	r2, [r3, #0]
	for(i=0;i<4;i++)
 8005484:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005488:	3301      	adds	r3, #1
 800548a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800548e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005492:	2b03      	cmp	r3, #3
 8005494:	ddc0      	ble.n	8005418 <Kalman_Start+0xf8>

	}

	arm_mat_init_f32(&filter->X_k_matrix, 4, 1,filter->X_k);
 8005496:	697b      	ldr	r3, [r7, #20]
 8005498:	f503 7029 	add.w	r0, r3, #676	@ 0x2a4
 800549c:	697b      	ldr	r3, [r7, #20]
 800549e:	2201      	movs	r2, #1
 80054a0:	2104      	movs	r1, #4
 80054a2:	f00d f8e6 	bl	8012672 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->P_k_matrix, 4, 4,filter->P_k);
 80054a6:	697b      	ldr	r3, [r7, #20]
 80054a8:	f503 702b 	add.w	r0, r3, #684	@ 0x2ac
 80054ac:	697b      	ldr	r3, [r7, #20]
 80054ae:	3310      	adds	r3, #16
 80054b0:	2204      	movs	r2, #4
 80054b2:	2104      	movs	r1, #4
 80054b4:	f00d f8dd 	bl	8012672 <arm_mat_init_f32>

	arm_mat_init_f32(&filter->A_matrix, 4, 4,filter->A);
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	f503 702d 	add.w	r0, r3, #692	@ 0x2b4
 80054be:	697b      	ldr	r3, [r7, #20]
 80054c0:	3350      	adds	r3, #80	@ 0x50
 80054c2:	2204      	movs	r2, #4
 80054c4:	2104      	movs	r1, #4
 80054c6:	f00d f8d4 	bl	8012672 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->B_matrix, 4, 1,filter->B);
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	f503 7033 	add.w	r0, r3, #716	@ 0x2cc
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	3390      	adds	r3, #144	@ 0x90
 80054d4:	2201      	movs	r2, #1
 80054d6:	2104      	movs	r1, #4
 80054d8:	f00d f8cb 	bl	8012672 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->C_matrix, 1, 4,filter->C);
 80054dc:	697b      	ldr	r3, [r7, #20]
 80054de:	f503 7035 	add.w	r0, r3, #724	@ 0x2d4
 80054e2:	697b      	ldr	r3, [r7, #20]
 80054e4:	33a0      	adds	r3, #160	@ 0xa0
 80054e6:	2204      	movs	r2, #4
 80054e8:	2101      	movs	r1, #1
 80054ea:	f00d f8c2 	bl	8012672 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->G_matrix, 4, 1,filter->G);
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	f503 7039 	add.w	r0, r3, #740	@ 0x2e4
 80054f4:	697b      	ldr	r3, [r7, #20]
 80054f6:	33b0      	adds	r3, #176	@ 0xb0
 80054f8:	2201      	movs	r2, #1
 80054fa:	2104      	movs	r1, #4
 80054fc:	f00d f8b9 	bl	8012672 <arm_mat_init_f32>

	arm_mat_init_f32(&filter->A_transpose_matrix, 4, 4, filter->A_transpose);
 8005500:	697b      	ldr	r3, [r7, #20]
 8005502:	f503 702f 	add.w	r0, r3, #700	@ 0x2bc
 8005506:	697b      	ldr	r3, [r7, #20]
 8005508:	33c8      	adds	r3, #200	@ 0xc8
 800550a:	2204      	movs	r2, #4
 800550c:	2104      	movs	r1, #4
 800550e:	f00d f8b0 	bl	8012672 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->C_transpose_matrix, 4, 1, filter->C_transpose);
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	f503 7037 	add.w	r0, r3, #732	@ 0x2dc
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 800551e:	2201      	movs	r2, #1
 8005520:	2104      	movs	r1, #4
 8005522:	f00d f8a6 	bl	8012672 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->G_transpose_matrix, 1, 4, filter->G_transpose);
 8005526:	697b      	ldr	r3, [r7, #20]
 8005528:	f503 703b 	add.w	r0, r3, #748	@ 0x2ec
 800552c:	697b      	ldr	r3, [r7, #20]
 800552e:	f503 738c 	add.w	r3, r3, #280	@ 0x118
 8005532:	2204      	movs	r2, #4
 8005534:	2101      	movs	r1, #1
 8005536:	f00d f89c 	bl	8012672 <arm_mat_init_f32>

	arm_mat_init_f32(&filter->GGT_matrix, 4, 4, filter->GGT);
 800553a:	697b      	ldr	r3, [r7, #20]
 800553c:	f503 703f 	add.w	r0, r3, #764	@ 0x2fc
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8005546:	2204      	movs	r2, #4
 8005548:	2104      	movs	r1, #4
 800554a:	f00d f892 	bl	8012672 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->GQGT_matrix, 4, 4, filter->GQGT);
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8005554:	697b      	ldr	r3, [r7, #20]
 8005556:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800555a:	2204      	movs	r2, #4
 800555c:	2104      	movs	r1, #4
 800555e:	f00d f888 	bl	8012672 <arm_mat_init_f32>

	// Compute Xk = Ax + Bu
	arm_mat_init_f32(&filter->Bu_matrix, 4, 1, filter->Bu_data);
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	f503 7043 	add.w	r0, r3, #780	@ 0x30c
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800556e:	2201      	movs	r2, #1
 8005570:	2104      	movs	r1, #4
 8005572:	f00d f87e 	bl	8012672 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->Ax_matrix, 4, 1, filter->Ax_data);
 8005576:	697b      	ldr	r3, [r7, #20]
 8005578:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 800557c:	697b      	ldr	r3, [r7, #20]
 800557e:	f503 73d4 	add.w	r3, r3, #424	@ 0x1a8
 8005582:	2201      	movs	r2, #1
 8005584:	2104      	movs	r1, #4
 8005586:	f00d f874 	bl	8012672 <arm_mat_init_f32>

	// Compute (C * P_k * C^T + R)
	arm_mat_init_f32(&filter->CP_matrix, 1, 4, filter->CP);
 800558a:	697b      	ldr	r3, [r7, #20]
 800558c:	f503 7047 	add.w	r0, r3, #796	@ 0x31c
 8005590:	697b      	ldr	r3, [r7, #20]
 8005592:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 8005596:	2204      	movs	r2, #4
 8005598:	2101      	movs	r1, #1
 800559a:	f00d f86a 	bl	8012672 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->CPCT_matrix, 1, 1, filter->CPCT);
 800559e:	697b      	ldr	r3, [r7, #20]
 80055a0:	f503 7049 	add.w	r0, r3, #804	@ 0x324
 80055a4:	697b      	ldr	r3, [r7, #20]
 80055a6:	f503 7306 	add.w	r3, r3, #536	@ 0x218
 80055aa:	2201      	movs	r2, #1
 80055ac:	2101      	movs	r1, #1
 80055ae:	f00d f860 	bl	8012672 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->CPCTR_matrix, 1, 1, filter->CPCTR);
 80055b2:	697b      	ldr	r3, [r7, #20]
 80055b4:	f503 704b 	add.w	r0, r3, #812	@ 0x32c
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	f503 7307 	add.w	r3, r3, #540	@ 0x21c
 80055be:	2201      	movs	r2, #1
 80055c0:	2101      	movs	r1, #1
 80055c2:	f00d f856 	bl	8012672 <arm_mat_init_f32>

	// Compute Kalman Gain: K = P_k * C^T * inv(C * P_k * C^T + R)
	arm_mat_init_f32(&filter->K_matrix, 4, 1, filter->K);
 80055c6:	697b      	ldr	r3, [r7, #20]
 80055c8:	f503 704d 	add.w	r0, r3, #820	@ 0x334
 80055cc:	697b      	ldr	r3, [r7, #20]
 80055ce:	f503 7308 	add.w	r3, r3, #544	@ 0x220
 80055d2:	2201      	movs	r2, #1
 80055d4:	2104      	movs	r1, #4
 80055d6:	f00d f84c 	bl	8012672 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->PCT_matrix, 4, 1,filter->PCT);
 80055da:	697b      	ldr	r3, [r7, #20]
 80055dc:	f503 704f 	add.w	r0, r3, #828	@ 0x33c
 80055e0:	697b      	ldr	r3, [r7, #20]
 80055e2:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 80055e6:	2201      	movs	r2, #1
 80055e8:	2104      	movs	r1, #4
 80055ea:	f00d f842 	bl	8012672 <arm_mat_init_f32>

	// Compute inverse of (C * P_k * C^T + R)
	arm_mat_init_f32(&filter->CPCTRinv_matrix, 1, 1,filter->CPCTRinv);
 80055ee:	697b      	ldr	r3, [r7, #20]
 80055f0:	f503 7051 	add.w	r0, r3, #836	@ 0x344
 80055f4:	697b      	ldr	r3, [r7, #20]
 80055f6:	f503 7310 	add.w	r3, r3, #576	@ 0x240
 80055fa:	2201      	movs	r2, #1
 80055fc:	2101      	movs	r1, #1
 80055fe:	f00d f838 	bl	8012672 <arm_mat_init_f32>

	// Computation of the estimated state
	arm_mat_init_f32(&filter->Cx_matrix, 1, 1, filter->Cx);
 8005602:	697b      	ldr	r3, [r7, #20]
 8005604:	f503 7053 	add.w	r0, r3, #844	@ 0x34c
 8005608:	697b      	ldr	r3, [r7, #20]
 800560a:	f503 7311 	add.w	r3, r3, #580	@ 0x244
 800560e:	2201      	movs	r2, #1
 8005610:	2101      	movs	r1, #1
 8005612:	f00d f82e 	bl	8012672 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->yCx_matrix, 1, 1, filter->yCx);
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	f503 7055 	add.w	r0, r3, #852	@ 0x354
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	f503 7312 	add.w	r3, r3, #584	@ 0x248
 8005622:	2201      	movs	r2, #1
 8005624:	2101      	movs	r1, #1
 8005626:	f00d f824 	bl	8012672 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->KyCx_matrix, 4, 1, filter->KyCx);
 800562a:	697b      	ldr	r3, [r7, #20]
 800562c:	f503 7057 	add.w	r0, r3, #860	@ 0x35c
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	f503 7313 	add.w	r3, r3, #588	@ 0x24c
 8005636:	2201      	movs	r2, #1
 8005638:	2104      	movs	r1, #4
 800563a:	f00d f81a 	bl	8012672 <arm_mat_init_f32>

	arm_mat_init_f32(&filter->Output_matrix, 1, 1, filter->Es_velocity);
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	f503 703d 	add.w	r0, r3, #756	@ 0x2f4
 8005644:	697b      	ldr	r3, [r7, #20]
 8005646:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800564a:	2201      	movs	r2, #1
 800564c:	2101      	movs	r1, #1
 800564e:	f00d f810 	bl	8012672 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->eye_matrix, 4, 4, filter->eye);
 8005652:	697b      	ldr	r3, [r7, #20]
 8005654:	f503 7031 	add.w	r0, r3, #708	@ 0x2c4
 8005658:	697b      	ldr	r3, [r7, #20]
 800565a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800565e:	2204      	movs	r2, #4
 8005660:	2104      	movs	r1, #4
 8005662:	f00d f806 	bl	8012672 <arm_mat_init_f32>

	arm_mat_init_f32(&filter->R_matrix, 1, 1, filter->R);
 8005666:	697b      	ldr	r3, [r7, #20]
 8005668:	f503 7059 	add.w	r0, r3, #868	@ 0x364
 800566c:	697b      	ldr	r3, [r7, #20]
 800566e:	33c4      	adds	r3, #196	@ 0xc4
 8005670:	2201      	movs	r2, #1
 8005672:	2101      	movs	r1, #1
 8005674:	f00c fffd 	bl	8012672 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->Z_matrix, 1, 1, filter->Z);
 8005678:	697b      	ldr	r3, [r7, #20]
 800567a:	f503 705b 	add.w	r0, r3, #876	@ 0x36c
 800567e:	697b      	ldr	r3, [r7, #20]
 8005680:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 8005684:	2201      	movs	r2, #1
 8005686:	2101      	movs	r1, #1
 8005688:	f00c fff3 	bl	8012672 <arm_mat_init_f32>
}
 800568c:	bf00      	nop
 800568e:	3790      	adds	r7, #144	@ 0x90
 8005690:	46bd      	mov	sp, r7
 8005692:	bdb0      	pop	{r4, r5, r7, pc}
 8005694:	08015020 	.word	0x08015020

08005698 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8005698:	b480      	push	{r7}
 800569a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800569c:	f3bf 8f4f 	dsb	sy
}
 80056a0:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80056a2:	4b06      	ldr	r3, [pc, #24]	@ (80056bc <__NVIC_SystemReset+0x24>)
 80056a4:	68db      	ldr	r3, [r3, #12]
 80056a6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80056aa:	4904      	ldr	r1, [pc, #16]	@ (80056bc <__NVIC_SystemReset+0x24>)
 80056ac:	4b04      	ldr	r3, [pc, #16]	@ (80056c0 <__NVIC_SystemReset+0x28>)
 80056ae:	4313      	orrs	r3, r2
 80056b0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80056b2:	f3bf 8f4f 	dsb	sy
}
 80056b6:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80056b8:	bf00      	nop
 80056ba:	e7fd      	b.n	80056b8 <__NVIC_SystemReset+0x20>
 80056bc:	e000ed00 	.word	0xe000ed00
 80056c0:	05fa0004 	.word	0x05fa0004

080056c4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b082      	sub	sp, #8
 80056c8:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80056ca:	f005 fc3e 	bl	800af4a <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80056ce:	f000 f895 	bl	80057fc <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80056d2:	f7ff fbd1 	bl	8004e78 <MX_GPIO_Init>
	MX_DMA_Init();
 80056d6:	f7ff fb85 	bl	8004de4 <MX_DMA_Init>
	MX_ADC1_Init();
 80056da:	f7ff fa77 	bl	8004bcc <MX_ADC1_Init>
	MX_TIM2_Init();
 80056de:	f004 fe49 	bl	800a374 <MX_TIM2_Init>
	MX_TIM3_Init();
 80056e2:	f004 fe95 	bl	800a410 <MX_TIM3_Init>
	MX_TIM4_Init();
 80056e6:	f004 fee9 	bl	800a4bc <MX_TIM4_Init>
	MX_TIM5_Init();
 80056ea:	f004 ff3d 	bl	800a568 <MX_TIM5_Init>
	MX_TIM8_Init();
 80056ee:	f004 ff91 	bl	800a614 <MX_TIM8_Init>
	MX_USART2_UART_Init();
 80056f2:	f005 fa53 	bl	800ab9c <MX_USART2_UART_Init>
	MX_TIM16_Init();
 80056f6:	f005 f84b 	bl	800a790 <MX_TIM16_Init>
	MX_TIM1_Init();
 80056fa:	f004 fda7 	bl	800a24c <MX_TIM1_Init>
	MX_LPUART1_UART_Init();
 80056fe:	f005 fa03 	bl	800ab08 <MX_LPUART1_UART_Init>
	/* USER CODE BEGIN 2 */
	HAL_Delay(250);
 8005702:	20fa      	movs	r0, #250	@ 0xfa
 8005704:	f005 fc92 	bl	800b02c <HAL_Delay>

	plotter_begin();
 8005708:	f003 fee6 	bl	80094d8 <plotter_begin>

	plotter_pen_up();
 800570c:	f004 fb82 	bl	8009e14 <plotter_pen_up>

	prismatic_axis.position = prismatic_encoder.mm;
 8005710:	4b29      	ldr	r3, [pc, #164]	@ (80057b8 <main+0xf4>)
 8005712:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005714:	4a29      	ldr	r2, [pc, #164]	@ (80057bc <main+0xf8>)
 8005716:	6013      	str	r3, [r2, #0]
	revolute_axis.position = revolute_encoder.rads;
 8005718:	4b29      	ldr	r3, [pc, #164]	@ (80057c0 <main+0xfc>)
 800571a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800571c:	4a29      	ldr	r2, [pc, #164]	@ (80057c4 <main+0x100>)
 800571e:	6013      	str	r3, [r2, #0]

	safety_state = SAFETY_NORMAL;
 8005720:	4b29      	ldr	r3, [pc, #164]	@ (80057c8 <main+0x104>)
 8005722:	2200      	movs	r2, #0
 8005724:	701a      	strb	r2, [r3, #0]
	hardware_emergency_triggered = false;
 8005726:	4b29      	ldr	r3, [pc, #164]	@ (80057cc <main+0x108>)
 8005728:	2200      	movs	r2, #0
 800572a:	701a      	strb	r2, [r3, #0]
	pilot_light_state = false;
 800572c:	4b28      	ldr	r3, [pc, #160]	@ (80057d0 <main+0x10c>)
 800572e:	2200      	movs	r2, #0
 8005730:	701a      	strb	r2, [r3, #0]
	safety_toggle_timer = 0;
 8005732:	4b28      	ldr	r3, [pc, #160]	@ (80057d4 <main+0x110>)
 8005734:	2200      	movs	r2, #0
 8005736:	601a      	str	r2, [r3, #0]
	position_control_tick = 0;
 8005738:	4b27      	ldr	r3, [pc, #156]	@ (80057d8 <main+0x114>)
 800573a:	2200      	movs	r2, #0
 800573c:	601a      	str	r2, [r3, #0]

	if (first_startup) {
 800573e:	4b27      	ldr	r3, [pc, #156]	@ (80057dc <main+0x118>)
 8005740:	781b      	ldrb	r3, [r3, #0]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d034      	beq.n	80057b0 <main+0xec>
		// Check if already at home position
		bool up_photo_detected = HAL_GPIO_ReadPin(upperphoto_GPIO_Port,
 8005746:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800574a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800574e:	f007 fecb 	bl	800d4e8 <HAL_GPIO_ReadPin>
 8005752:	4603      	mov	r3, r0
 8005754:	2b00      	cmp	r3, #0
 8005756:	bf14      	ite	ne
 8005758:	2301      	movne	r3, #1
 800575a:	2300      	moveq	r3, #0
 800575c:	71fb      	strb	r3, [r7, #7]
		upperphoto_Pin);
		bool prox_detected = HAL_GPIO_ReadPin(prox_GPIO_Port, prox_Pin);
 800575e:	2120      	movs	r1, #32
 8005760:	481f      	ldr	r0, [pc, #124]	@ (80057e0 <main+0x11c>)
 8005762:	f007 fec1 	bl	800d4e8 <HAL_GPIO_ReadPin>
 8005766:	4603      	mov	r3, r0
 8005768:	2b00      	cmp	r3, #0
 800576a:	bf14      	ite	ne
 800576c:	2301      	movne	r3, #1
 800576e:	2300      	moveq	r3, #0
 8005770:	71bb      	strb	r3, [r7, #6]

		if (up_photo_detected && prox_detected) {
 8005772:	79fb      	ldrb	r3, [r7, #7]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d018      	beq.n	80057aa <main+0xe6>
 8005778:	79bb      	ldrb	r3, [r7, #6]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d015      	beq.n	80057aa <main+0xe6>
			// Already at home position - no need to home
			first_startup = false;
 800577e:	4b17      	ldr	r3, [pc, #92]	@ (80057dc <main+0x118>)
 8005780:	2200      	movs	r2, #0
 8005782:	701a      	strb	r2, [r3, #0]
			homing_active = false;
 8005784:	4b17      	ldr	r3, [pc, #92]	@ (80057e4 <main+0x120>)
 8005786:	2200      	movs	r2, #0
 8005788:	701a      	strb	r2, [r3, #0]
			homing_state = HOMING_IDLE;
 800578a:	4b17      	ldr	r3, [pc, #92]	@ (80057e8 <main+0x124>)
 800578c:	2200      	movs	r2, #0
 800578e:	701a      	strb	r2, [r3, #0]

			// Clear any sensor flags
			up_photo = false;
 8005790:	4b16      	ldr	r3, [pc, #88]	@ (80057ec <main+0x128>)
 8005792:	2200      	movs	r2, #0
 8005794:	701a      	strb	r2, [r3, #0]
			low_photo = false;
 8005796:	4b16      	ldr	r3, [pc, #88]	@ (80057f0 <main+0x12c>)
 8005798:	2200      	movs	r2, #0
 800579a:	701a      	strb	r2, [r3, #0]
			prox_count = 0;
 800579c:	4b15      	ldr	r3, [pc, #84]	@ (80057f4 <main+0x130>)
 800579e:	2200      	movs	r2, #0
 80057a0:	601a      	str	r2, [r3, #0]

			// Set motion to idle
			motion_sequence_state = MOTION_IDLE;
 80057a2:	4b15      	ldr	r3, [pc, #84]	@ (80057f8 <main+0x134>)
 80057a4:	2200      	movs	r2, #0
 80057a6:	701a      	strb	r2, [r3, #0]
 80057a8:	e002      	b.n	80057b0 <main+0xec>

		} else {
			start_homing_sequence(true);
 80057aa:	2001      	movs	r0, #1
 80057ac:	f000 f872 	bl	8005894 <start_homing_sequence>
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		handle_b2_button_polling();
 80057b0:	f003 f808 	bl	80087c4 <handle_b2_button_polling>
 80057b4:	e7fc      	b.n	80057b0 <main+0xec>
 80057b6:	bf00      	nop
 80057b8:	20000984 	.word	0x20000984
 80057bc:	20000704 	.word	0x20000704
 80057c0:	200009e0 	.word	0x200009e0
 80057c4:	20000748 	.word	0x20000748
 80057c8:	200007ed 	.word	0x200007ed
 80057cc:	200007f5 	.word	0x200007f5
 80057d0:	200007f4 	.word	0x200007f4
 80057d4:	200007f0 	.word	0x200007f0
 80057d8:	200007f8 	.word	0x200007f8
 80057dc:	20000333 	.word	0x20000333
 80057e0:	48000400 	.word	0x48000400
 80057e4:	200007eb 	.word	0x200007eb
 80057e8:	200007ea 	.word	0x200007ea
 80057ec:	200007e8 	.word	0x200007e8
 80057f0:	200007e9 	.word	0x200007e9
 80057f4:	200007e4 	.word	0x200007e4
 80057f8:	2000078c 	.word	0x2000078c

080057fc <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b094      	sub	sp, #80	@ 0x50
 8005800:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8005802:	f107 0318 	add.w	r3, r7, #24
 8005806:	2238      	movs	r2, #56	@ 0x38
 8005808:	2100      	movs	r1, #0
 800580a:	4618      	mov	r0, r3
 800580c:	f00d fca2 	bl	8013154 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8005810:	1d3b      	adds	r3, r7, #4
 8005812:	2200      	movs	r2, #0
 8005814:	601a      	str	r2, [r3, #0]
 8005816:	605a      	str	r2, [r3, #4]
 8005818:	609a      	str	r2, [r3, #8]
 800581a:	60da      	str	r2, [r3, #12]
 800581c:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800581e:	2000      	movs	r0, #0
 8005820:	f007 fec4 	bl	800d5ac <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8005824:	2302      	movs	r3, #2
 8005826:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005828:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800582c:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800582e:	2340      	movs	r3, #64	@ 0x40
 8005830:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005832:	2302      	movs	r3, #2
 8005834:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8005836:	2302      	movs	r3, #2
 8005838:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800583a:	2304      	movs	r3, #4
 800583c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 800583e:	2355      	movs	r3, #85	@ 0x55
 8005840:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005842:	2302      	movs	r3, #2
 8005844:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8005846:	2302      	movs	r3, #2
 8005848:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800584a:	2302      	movs	r3, #2
 800584c:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800584e:	f107 0318 	add.w	r3, r7, #24
 8005852:	4618      	mov	r0, r3
 8005854:	f007 ff5e 	bl	800d714 <HAL_RCC_OscConfig>
 8005858:	4603      	mov	r3, r0
 800585a:	2b00      	cmp	r3, #0
 800585c:	d001      	beq.n	8005862 <SystemClock_Config+0x66>
		Error_Handler();
 800585e:	f003 fe35 	bl	80094cc <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8005862:	230f      	movs	r3, #15
 8005864:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005866:	2303      	movs	r3, #3
 8005868:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800586a:	2300      	movs	r3, #0
 800586c:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800586e:	2300      	movs	r3, #0
 8005870:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005872:	2300      	movs	r3, #0
 8005874:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8005876:	1d3b      	adds	r3, r7, #4
 8005878:	2104      	movs	r1, #4
 800587a:	4618      	mov	r0, r3
 800587c:	f008 fa5c 	bl	800dd38 <HAL_RCC_ClockConfig>
 8005880:	4603      	mov	r3, r0
 8005882:	2b00      	cmp	r3, #0
 8005884:	d001      	beq.n	800588a <SystemClock_Config+0x8e>
		Error_Handler();
 8005886:	f003 fe21 	bl	80094cc <Error_Handler>
	}
}
 800588a:	bf00      	nop
 800588c:	3750      	adds	r7, #80	@ 0x50
 800588e:	46bd      	mov	sp, r7
 8005890:	bd80      	pop	{r7, pc}
	...

08005894 <start_homing_sequence>:

/* USER CODE BEGIN 4 */
void start_homing_sequence(bool is_startup) {
 8005894:	b580      	push	{r7, lr}
 8005896:	b084      	sub	sp, #16
 8005898:	af00      	add	r7, sp, #0
 800589a:	4603      	mov	r3, r0
 800589c:	71fb      	strb	r3, [r7, #7]
	//modbus set home state
	registerFrame[R_Theta_Status].U16 = 1;
 800589e:	4b53      	ldr	r3, [pc, #332]	@ (80059ec <start_homing_sequence+0x158>)
 80058a0:	2201      	movs	r2, #1
 80058a2:	841a      	strh	r2, [r3, #32]
	if (homing_active)
 80058a4:	4b52      	ldr	r3, [pc, #328]	@ (80059f0 <start_homing_sequence+0x15c>)
 80058a6:	781b      	ldrb	r3, [r3, #0]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	f040 809a 	bne.w	80059e2 <start_homing_sequence+0x14e>
		return;

	// Check current sensor states
	bool up_photo_detected = HAL_GPIO_ReadPin(upperphoto_GPIO_Port,
 80058ae:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80058b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80058b6:	f007 fe17 	bl	800d4e8 <HAL_GPIO_ReadPin>
 80058ba:	4603      	mov	r3, r0
 80058bc:	2b00      	cmp	r3, #0
 80058be:	bf14      	ite	ne
 80058c0:	2301      	movne	r3, #1
 80058c2:	2300      	moveq	r3, #0
 80058c4:	73fb      	strb	r3, [r7, #15]
	upperphoto_Pin);
	bool prox_detected = HAL_GPIO_ReadPin(prox_GPIO_Port, prox_Pin);
 80058c6:	2120      	movs	r1, #32
 80058c8:	484a      	ldr	r0, [pc, #296]	@ (80059f4 <start_homing_sequence+0x160>)
 80058ca:	f007 fe0d 	bl	800d4e8 <HAL_GPIO_ReadPin>
 80058ce:	4603      	mov	r3, r0
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	bf14      	ite	ne
 80058d4:	2301      	movne	r3, #1
 80058d6:	2300      	moveq	r3, #0
 80058d8:	73bb      	strb	r3, [r7, #14]

	// Different logic for startup vs manual homing
	if (is_startup || first_startup) {
 80058da:	79fb      	ldrb	r3, [r7, #7]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d103      	bne.n	80058e8 <start_homing_sequence+0x54>
 80058e0:	4b45      	ldr	r3, [pc, #276]	@ (80059f8 <start_homing_sequence+0x164>)
 80058e2:	781b      	ldrb	r3, [r3, #0]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d02e      	beq.n	8005946 <start_homing_sequence+0xb2>
		// STARTUP LOGIC: Skip homing if already at home position
		if (up_photo_detected && prox_detected) {
 80058e8:	7bfb      	ldrb	r3, [r7, #15]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d018      	beq.n	8005920 <start_homing_sequence+0x8c>
 80058ee:	7bbb      	ldrb	r3, [r7, #14]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d015      	beq.n	8005920 <start_homing_sequence+0x8c>
			// Already at home position - no need to home
			homing_active = false;
 80058f4:	4b3e      	ldr	r3, [pc, #248]	@ (80059f0 <start_homing_sequence+0x15c>)
 80058f6:	2200      	movs	r2, #0
 80058f8:	701a      	strb	r2, [r3, #0]
			homing_state = HOMING_IDLE;
 80058fa:	4b40      	ldr	r3, [pc, #256]	@ (80059fc <start_homing_sequence+0x168>)
 80058fc:	2200      	movs	r2, #0
 80058fe:	701a      	strb	r2, [r3, #0]
			first_startup = false;
 8005900:	4b3d      	ldr	r3, [pc, #244]	@ (80059f8 <start_homing_sequence+0x164>)
 8005902:	2200      	movs	r2, #0
 8005904:	701a      	strb	r2, [r3, #0]

			// Clear sensor flags
			up_photo = false;
 8005906:	4b3e      	ldr	r3, [pc, #248]	@ (8005a00 <start_homing_sequence+0x16c>)
 8005908:	2200      	movs	r2, #0
 800590a:	701a      	strb	r2, [r3, #0]
			low_photo = false;
 800590c:	4b3d      	ldr	r3, [pc, #244]	@ (8005a04 <start_homing_sequence+0x170>)
 800590e:	2200      	movs	r2, #0
 8005910:	701a      	strb	r2, [r3, #0]
			prox_count = 0;
 8005912:	4b3d      	ldr	r3, [pc, #244]	@ (8005a08 <start_homing_sequence+0x174>)
 8005914:	2200      	movs	r2, #0
 8005916:	601a      	str	r2, [r3, #0]

			// Set motion to idle
			motion_sequence_state = MOTION_IDLE;
 8005918:	4b3c      	ldr	r3, [pc, #240]	@ (8005a0c <start_homing_sequence+0x178>)
 800591a:	2200      	movs	r2, #0
 800591c:	701a      	strb	r2, [r3, #0]
			return;
 800591e:	e061      	b.n	80059e4 <start_homing_sequence+0x150>
		}

		// Not at home - start startup homing sequence (skip zero degrees)
		homing_active = true;
 8005920:	4b33      	ldr	r3, [pc, #204]	@ (80059f0 <start_homing_sequence+0x15c>)
 8005922:	2201      	movs	r2, #1
 8005924:	701a      	strb	r2, [r3, #0]
		motion_sequence_state = MOTION_IDLE;
 8005926:	4b39      	ldr	r3, [pc, #228]	@ (8005a0c <start_homing_sequence+0x178>)
 8005928:	2200      	movs	r2, #0
 800592a:	701a      	strb	r2, [r3, #0]
		prox_count = 0;
 800592c:	4b36      	ldr	r3, [pc, #216]	@ (8005a08 <start_homing_sequence+0x174>)
 800592e:	2200      	movs	r2, #0
 8005930:	601a      	str	r2, [r3, #0]
		up_photo = false;
 8005932:	4b33      	ldr	r3, [pc, #204]	@ (8005a00 <start_homing_sequence+0x16c>)
 8005934:	2200      	movs	r2, #0
 8005936:	701a      	strb	r2, [r3, #0]
		low_photo = false;
 8005938:	4b32      	ldr	r3, [pc, #200]	@ (8005a04 <start_homing_sequence+0x170>)
 800593a:	2200      	movs	r2, #0
 800593c:	701a      	strb	r2, [r3, #0]
		homing_state = HOMING_PEN_UP;
 800593e:	4b2f      	ldr	r3, [pc, #188]	@ (80059fc <start_homing_sequence+0x168>)
 8005940:	2201      	movs	r2, #1
 8005942:	701a      	strb	r2, [r3, #0]
 8005944:	e04e      	b.n	80059e4 <start_homing_sequence+0x150>

	} else {
		// MANUAL HOMING LOGIC: More sophisticated behavior
		if (up_photo_detected && prox_detected) {
 8005946:	7bfb      	ldrb	r3, [r7, #15]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d018      	beq.n	800597e <start_homing_sequence+0xea>
 800594c:	7bbb      	ldrb	r3, [r7, #14]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d015      	beq.n	800597e <start_homing_sequence+0xea>
			// Already perfectly homed - skip homing completely
			homing_active = false;
 8005952:	4b27      	ldr	r3, [pc, #156]	@ (80059f0 <start_homing_sequence+0x15c>)
 8005954:	2200      	movs	r2, #0
 8005956:	701a      	strb	r2, [r3, #0]
			homing_state = HOMING_IDLE;
 8005958:	4b28      	ldr	r3, [pc, #160]	@ (80059fc <start_homing_sequence+0x168>)
 800595a:	2200      	movs	r2, #0
 800595c:	701a      	strb	r2, [r3, #0]
			first_startup = false;  //  ADDED THIS LINE
 800595e:	4b26      	ldr	r3, [pc, #152]	@ (80059f8 <start_homing_sequence+0x164>)
 8005960:	2200      	movs	r2, #0
 8005962:	701a      	strb	r2, [r3, #0]
			up_photo = false;
 8005964:	4b26      	ldr	r3, [pc, #152]	@ (8005a00 <start_homing_sequence+0x16c>)
 8005966:	2200      	movs	r2, #0
 8005968:	701a      	strb	r2, [r3, #0]
			low_photo = false;
 800596a:	4b26      	ldr	r3, [pc, #152]	@ (8005a04 <start_homing_sequence+0x170>)
 800596c:	2200      	movs	r2, #0
 800596e:	701a      	strb	r2, [r3, #0]
			prox_count = 0;
 8005970:	4b25      	ldr	r3, [pc, #148]	@ (8005a08 <start_homing_sequence+0x174>)
 8005972:	2200      	movs	r2, #0
 8005974:	601a      	str	r2, [r3, #0]
			motion_sequence_state = MOTION_IDLE;
 8005976:	4b25      	ldr	r3, [pc, #148]	@ (8005a0c <start_homing_sequence+0x178>)
 8005978:	2200      	movs	r2, #0
 800597a:	701a      	strb	r2, [r3, #0]
			return;
 800597c:	e032      	b.n	80059e4 <start_homing_sequence+0x150>
			 up_photo = false;
			 low_photo = false;
			 homing_state = HOMING_REV_TO_ZERO_DEG;
			 rev_to_zero_trajectory_started = false;
			 */
		} else if (up_photo_detected && !prox_detected) {
 800597e:	7bfb      	ldrb	r3, [r7, #15]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d01b      	beq.n	80059bc <start_homing_sequence+0x128>
 8005984:	7bbb      	ldrb	r3, [r7, #14]
 8005986:	f083 0301 	eor.w	r3, r3, #1
 800598a:	b2db      	uxtb	r3, r3
 800598c:	2b00      	cmp	r3, #0
 800598e:	d015      	beq.n	80059bc <start_homing_sequence+0x128>
			// At up photo but not at prox - go to zero degrees first
			homing_active = true;
 8005990:	4b17      	ldr	r3, [pc, #92]	@ (80059f0 <start_homing_sequence+0x15c>)
 8005992:	2201      	movs	r2, #1
 8005994:	701a      	strb	r2, [r3, #0]
			motion_sequence_state = MOTION_IDLE;
 8005996:	4b1d      	ldr	r3, [pc, #116]	@ (8005a0c <start_homing_sequence+0x178>)
 8005998:	2200      	movs	r2, #0
 800599a:	701a      	strb	r2, [r3, #0]
			prox_count = 0;
 800599c:	4b1a      	ldr	r3, [pc, #104]	@ (8005a08 <start_homing_sequence+0x174>)
 800599e:	2200      	movs	r2, #0
 80059a0:	601a      	str	r2, [r3, #0]
			up_photo = false;
 80059a2:	4b17      	ldr	r3, [pc, #92]	@ (8005a00 <start_homing_sequence+0x16c>)
 80059a4:	2200      	movs	r2, #0
 80059a6:	701a      	strb	r2, [r3, #0]
			low_photo = false;
 80059a8:	4b16      	ldr	r3, [pc, #88]	@ (8005a04 <start_homing_sequence+0x170>)
 80059aa:	2200      	movs	r2, #0
 80059ac:	701a      	strb	r2, [r3, #0]
			homing_state = HOMING_REV_TO_ZERO_DEG;
 80059ae:	4b13      	ldr	r3, [pc, #76]	@ (80059fc <start_homing_sequence+0x168>)
 80059b0:	2207      	movs	r2, #7
 80059b2:	701a      	strb	r2, [r3, #0]
			rev_to_zero_trajectory_started = false;
 80059b4:	4b16      	ldr	r3, [pc, #88]	@ (8005a10 <start_homing_sequence+0x17c>)
 80059b6:	2200      	movs	r2, #0
 80059b8:	701a      	strb	r2, [r3, #0]
 80059ba:	e013      	b.n	80059e4 <start_homing_sequence+0x150>
		} else {
			// Not at up photo - start full homing sequence
			homing_active = true;
 80059bc:	4b0c      	ldr	r3, [pc, #48]	@ (80059f0 <start_homing_sequence+0x15c>)
 80059be:	2201      	movs	r2, #1
 80059c0:	701a      	strb	r2, [r3, #0]
			motion_sequence_state = MOTION_IDLE;
 80059c2:	4b12      	ldr	r3, [pc, #72]	@ (8005a0c <start_homing_sequence+0x178>)
 80059c4:	2200      	movs	r2, #0
 80059c6:	701a      	strb	r2, [r3, #0]
			prox_count = 0;
 80059c8:	4b0f      	ldr	r3, [pc, #60]	@ (8005a08 <start_homing_sequence+0x174>)
 80059ca:	2200      	movs	r2, #0
 80059cc:	601a      	str	r2, [r3, #0]
			up_photo = false;
 80059ce:	4b0c      	ldr	r3, [pc, #48]	@ (8005a00 <start_homing_sequence+0x16c>)
 80059d0:	2200      	movs	r2, #0
 80059d2:	701a      	strb	r2, [r3, #0]
			low_photo = false;
 80059d4:	4b0b      	ldr	r3, [pc, #44]	@ (8005a04 <start_homing_sequence+0x170>)
 80059d6:	2200      	movs	r2, #0
 80059d8:	701a      	strb	r2, [r3, #0]
			homing_state = HOMING_PEN_UP;
 80059da:	4b08      	ldr	r3, [pc, #32]	@ (80059fc <start_homing_sequence+0x168>)
 80059dc:	2201      	movs	r2, #1
 80059de:	701a      	strb	r2, [r3, #0]
 80059e0:	e000      	b.n	80059e4 <start_homing_sequence+0x150>
		return;
 80059e2:	bf00      	nop
		}
	}
}
 80059e4:	3710      	adds	r7, #16
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bd80      	pop	{r7, pc}
 80059ea:	bf00      	nop
 80059ec:	200015a0 	.word	0x200015a0
 80059f0:	200007eb 	.word	0x200007eb
 80059f4:	48000400 	.word	0x48000400
 80059f8:	20000333 	.word	0x20000333
 80059fc:	200007ea 	.word	0x200007ea
 8005a00:	200007e8 	.word	0x200007e8
 8005a04:	200007e9 	.word	0x200007e9
 8005a08:	200007e4 	.word	0x200007e4
 8005a0c:	2000078c 	.word	0x2000078c
 8005a10:	200007f7 	.word	0x200007f7

08005a14 <update_homing_sequence>:

void update_homing_sequence(void) {
 8005a14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a18:	ed2d 8b02 	vpush	{d8}
 8005a1c:	b08b      	sub	sp, #44	@ 0x2c
 8005a1e:	af00      	add	r7, sp, #0
	if (!homing_active)
 8005a20:	4b9e      	ldr	r3, [pc, #632]	@ (8005c9c <update_homing_sequence+0x288>)
 8005a22:	781b      	ldrb	r3, [r3, #0]
 8005a24:	f083 0301 	eor.w	r3, r3, #1
 8005a28:	b2db      	uxtb	r3, r3
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	f040 8371 	bne.w	8006112 <update_homing_sequence+0x6fe>
		return;

	if (is_emergency_active()) {
 8005a30:	f002 f8a8 	bl	8007b84 <is_emergency_active>
 8005a34:	4603      	mov	r3, r0
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d00e      	beq.n	8005a58 <update_homing_sequence+0x44>
		homing_active = false;
 8005a3a:	4b98      	ldr	r3, [pc, #608]	@ (8005c9c <update_homing_sequence+0x288>)
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	701a      	strb	r2, [r3, #0]
		homing_state = HOMING_IDLE;
 8005a40:	4b97      	ldr	r3, [pc, #604]	@ (8005ca0 <update_homing_sequence+0x28c>)
 8005a42:	2200      	movs	r2, #0
 8005a44:	701a      	strb	r2, [r3, #0]
		prismatic_axis.command_pos = 0.0f;
 8005a46:	4b97      	ldr	r3, [pc, #604]	@ (8005ca4 <update_homing_sequence+0x290>)
 8005a48:	f04f 0200 	mov.w	r2, #0
 8005a4c:	625a      	str	r2, [r3, #36]	@ 0x24
		revolute_axis.command_pos = 0.0f;
 8005a4e:	4b96      	ldr	r3, [pc, #600]	@ (8005ca8 <update_homing_sequence+0x294>)
 8005a50:	f04f 0200 	mov.w	r2, #0
 8005a54:	625a      	str	r2, [r3, #36]	@ 0x24
		return;
 8005a56:	e371      	b.n	800613c <update_homing_sequence+0x728>
	}

	switch (homing_state) {
 8005a58:	4b91      	ldr	r3, [pc, #580]	@ (8005ca0 <update_homing_sequence+0x28c>)
 8005a5a:	781b      	ldrb	r3, [r3, #0]
 8005a5c:	3b01      	subs	r3, #1
 8005a5e:	2b0a      	cmp	r3, #10
 8005a60:	f200 8359 	bhi.w	8006116 <update_homing_sequence+0x702>
 8005a64:	a201      	add	r2, pc, #4	@ (adr r2, 8005a6c <update_homing_sequence+0x58>)
 8005a66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a6a:	bf00      	nop
 8005a6c:	08005a99 	.word	0x08005a99
 8005a70:	08005abb 	.word	0x08005abb
 8005a74:	08005b25 	.word	0x08005b25
 8005a78:	08005c71 	.word	0x08005c71
 8005a7c:	08005ce1 	.word	0x08005ce1
 8005a80:	08005e25 	.word	0x08005e25
 8005a84:	08005e9b 	.word	0x08005e9b
 8005a88:	08005f27 	.word	0x08005f27
 8005a8c:	08005fd9 	.word	0x08005fd9
 8005a90:	080060df 	.word	0x080060df
 8005a94:	08006109 	.word	0x08006109
	case HOMING_PEN_UP:
		// Ensure pen is up
		plotter_pen_up();
 8005a98:	f004 f9bc 	bl	8009e14 <plotter_pen_up>
		prismatic_axis.command_pos = 0.0f;
 8005a9c:	4b81      	ldr	r3, [pc, #516]	@ (8005ca4 <update_homing_sequence+0x290>)
 8005a9e:	f04f 0200 	mov.w	r2, #0
 8005aa2:	625a      	str	r2, [r3, #36]	@ 0x24
		revolute_axis.command_pos = 0.0f;
 8005aa4:	4b80      	ldr	r3, [pc, #512]	@ (8005ca8 <update_homing_sequence+0x294>)
 8005aa6:	f04f 0200 	mov.w	r2, #0
 8005aaa:	625a      	str	r2, [r3, #36]	@ 0x24
		motion_delay_timer = 0;
 8005aac:	4b7f      	ldr	r3, [pc, #508]	@ (8005cac <update_homing_sequence+0x298>)
 8005aae:	2200      	movs	r2, #0
 8005ab0:	601a      	str	r2, [r3, #0]
		homing_state = HOMING_DELAY_AFTER_PEN_UP;
 8005ab2:	4b7b      	ldr	r3, [pc, #492]	@ (8005ca0 <update_homing_sequence+0x28c>)
 8005ab4:	2202      	movs	r2, #2
 8005ab6:	701a      	strb	r2, [r3, #0]
		break;
 8005ab8:	e340      	b.n	800613c <update_homing_sequence+0x728>

	case HOMING_DELAY_AFTER_PEN_UP:
		// Stop motors and wait
		prismatic_axis.command_pos = 0.0f;
 8005aba:	4b7a      	ldr	r3, [pc, #488]	@ (8005ca4 <update_homing_sequence+0x290>)
 8005abc:	f04f 0200 	mov.w	r2, #0
 8005ac0:	625a      	str	r2, [r3, #36]	@ 0x24
		revolute_axis.command_pos = 0.0f;
 8005ac2:	4b79      	ldr	r3, [pc, #484]	@ (8005ca8 <update_homing_sequence+0x294>)
 8005ac4:	f04f 0200 	mov.w	r2, #0
 8005ac8:	625a      	str	r2, [r3, #36]	@ 0x24
		motion_delay_timer++;
 8005aca:	4b78      	ldr	r3, [pc, #480]	@ (8005cac <update_homing_sequence+0x298>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	3301      	adds	r3, #1
 8005ad0:	4a76      	ldr	r2, [pc, #472]	@ (8005cac <update_homing_sequence+0x298>)
 8005ad2:	6013      	str	r3, [r2, #0]
		if (motion_delay_timer >= 150) {
 8005ad4:	4b75      	ldr	r3, [pc, #468]	@ (8005cac <update_homing_sequence+0x298>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	2b95      	cmp	r3, #149	@ 0x95
 8005ada:	f240 831e 	bls.w	800611a <update_homing_sequence+0x706>
			// Check if already at low photo sensor
			low_photo = HAL_GPIO_ReadPin(LOWER_PHOTO_GPIO_Port,
 8005ade:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005ae2:	4873      	ldr	r0, [pc, #460]	@ (8005cb0 <update_homing_sequence+0x29c>)
 8005ae4:	f007 fd00 	bl	800d4e8 <HAL_GPIO_ReadPin>
 8005ae8:	4603      	mov	r3, r0
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	bf14      	ite	ne
 8005aee:	2301      	movne	r3, #1
 8005af0:	2300      	moveq	r3, #0
 8005af2:	b2da      	uxtb	r2, r3
 8005af4:	4b6f      	ldr	r3, [pc, #444]	@ (8005cb4 <update_homing_sequence+0x2a0>)
 8005af6:	701a      	strb	r2, [r3, #0]
			LOWER_PHOTO_Pin);

			if (low_photo) {
 8005af8:	4b6e      	ldr	r3, [pc, #440]	@ (8005cb4 <update_homing_sequence+0x2a0>)
 8005afa:	781b      	ldrb	r3, [r3, #0]
 8005afc:	b2db      	uxtb	r3, r3
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d00c      	beq.n	8005b1c <update_homing_sequence+0x108>
				// Already at low photo, skip moving down and go directly to delay
				motion_delay_timer = 0;
 8005b02:	4b6a      	ldr	r3, [pc, #424]	@ (8005cac <update_homing_sequence+0x298>)
 8005b04:	2200      	movs	r2, #0
 8005b06:	601a      	str	r2, [r3, #0]
				homing_state = HOMING_DELAY_AFTER_LOW_PHOTO;
 8005b08:	4b65      	ldr	r3, [pc, #404]	@ (8005ca0 <update_homing_sequence+0x28c>)
 8005b0a:	2204      	movs	r2, #4
 8005b0c:	701a      	strb	r2, [r3, #0]
				low_photo = false; // Reset flag
 8005b0e:	4b69      	ldr	r3, [pc, #420]	@ (8005cb4 <update_homing_sequence+0x2a0>)
 8005b10:	2200      	movs	r2, #0
 8005b12:	701a      	strb	r2, [r3, #0]
				up_photo = false;  // Reset for next detection
 8005b14:	4b68      	ldr	r3, [pc, #416]	@ (8005cb8 <update_homing_sequence+0x2a4>)
 8005b16:	2200      	movs	r2, #0
 8005b18:	701a      	strb	r2, [r3, #0]
			} else {
				// Not at low photo, need to move down
				homing_state = HOMING_PRIS_DOWN_TO_LOW_PHOTO;
			}
		}
		break;
 8005b1a:	e2fe      	b.n	800611a <update_homing_sequence+0x706>
				homing_state = HOMING_PRIS_DOWN_TO_LOW_PHOTO;
 8005b1c:	4b60      	ldr	r3, [pc, #384]	@ (8005ca0 <update_homing_sequence+0x28c>)
 8005b1e:	2203      	movs	r2, #3
 8005b20:	701a      	strb	r2, [r3, #0]
		break;
 8005b22:	e2fa      	b.n	800611a <update_homing_sequence+0x706>

	case HOMING_PRIS_DOWN_TO_LOW_PHOTO:
		// Move prismatic down at constant velocity
		prismatic_axis.vel_error = HOMING_PRIS_VELOCITY
				- prismatic_axis.kalman_velocity;
 8005b24:	4b5f      	ldr	r3, [pc, #380]	@ (8005ca4 <update_homing_sequence+0x290>)
 8005b26:	edd3 7a07 	vldr	s15, [r3, #28]
 8005b2a:	ed9f 7a64 	vldr	s14, [pc, #400]	@ 8005cbc <update_homing_sequence+0x2a8>
 8005b2e:	ee77 7a67 	vsub.f32	s15, s14, s15
		prismatic_axis.vel_error = HOMING_PRIS_VELOCITY
 8005b32:	4b5c      	ldr	r3, [pc, #368]	@ (8005ca4 <update_homing_sequence+0x290>)
 8005b34:	edc3 7a06 	vstr	s15, [r3, #24]
		prismatic_axis.command_pos = PWM_Satuation(
 8005b38:	4b5a      	ldr	r3, [pc, #360]	@ (8005ca4 <update_homing_sequence+0x290>)
 8005b3a:	edd3 7a06 	vldr	s15, [r3, #24]
 8005b3e:	eeb0 0a67 	vmov.f32	s0, s15
 8005b42:	485f      	ldr	r0, [pc, #380]	@ (8005cc0 <update_homing_sequence+0x2ac>)
 8005b44:	f7fb fb68 	bl	8001218 <PID_CONTROLLER_Compute>
 8005b48:	eeb0 8a40 	vmov.f32	s16, s0
				PID_CONTROLLER_Compute(&prismatic_velocity_pid,
						prismatic_axis.vel_error),
				ZGX45RGG_400RPM_Constant.U_max,
 8005b4c:	4b5d      	ldr	r3, [pc, #372]	@ (8005cc4 <update_homing_sequence+0x2b0>)
 8005b4e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
		prismatic_axis.command_pos = PWM_Satuation(
 8005b52:	4610      	mov	r0, r2
 8005b54:	4619      	mov	r1, r3
 8005b56:	f7fa ffb5 	bl	8000ac4 <__aeabi_d2iz>
 8005b5a:	4604      	mov	r4, r0
				-ZGX45RGG_400RPM_Constant.U_max);
 8005b5c:	4b59      	ldr	r3, [pc, #356]	@ (8005cc4 <update_homing_sequence+0x2b0>)
 8005b5e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8005b62:	613a      	str	r2, [r7, #16]
 8005b64:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8005b68:	617b      	str	r3, [r7, #20]
		prismatic_axis.command_pos = PWM_Satuation(
 8005b6a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005b6e:	f7fa ffa9 	bl	8000ac4 <__aeabi_d2iz>
 8005b72:	4603      	mov	r3, r0
 8005b74:	4619      	mov	r1, r3
 8005b76:	4620      	mov	r0, r4
 8005b78:	eeb0 0a48 	vmov.f32	s0, s16
 8005b7c:	f7fb faea 	bl	8001154 <PWM_Satuation>
 8005b80:	ee07 0a90 	vmov	s15, r0
 8005b84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005b88:	4b46      	ldr	r3, [pc, #280]	@ (8005ca4 <update_homing_sequence+0x290>)
 8005b8a:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

		// Add feedforward compensation during homing
		prismatic_axis.ffd = PRISMATIC_MOTOR_FFD_Compute(&prismatic_motor_ffd,
 8005b8e:	eeb5 0a00 	vmov.f32	s0, #80	@ 0x3e800000  0.250
 8005b92:	484d      	ldr	r0, [pc, #308]	@ (8005cc8 <update_homing_sequence+0x2b4>)
 8005b94:	f7fb fe5c 	bl	8001850 <PRISMATIC_MOTOR_FFD_Compute>
 8005b98:	eef0 7a40 	vmov.f32	s15, s0
 8005b9c:	4b41      	ldr	r3, [pc, #260]	@ (8005ca4 <update_homing_sequence+0x290>)
 8005b9e:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
		HOMING_PRIS_VELOCITY / 1000.0f);
		prismatic_axis.dfd = PRISMATIC_MOTOR_DFD_Compute(&prismatic_motor_dfd,
 8005ba2:	4b4a      	ldr	r3, [pc, #296]	@ (8005ccc <update_homing_sequence+0x2b8>)
 8005ba4:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
				revolute_encoder.rads, 0.0f, prismatic_encoder.mm / 1000.0f);
 8005ba8:	4b49      	ldr	r3, [pc, #292]	@ (8005cd0 <update_homing_sequence+0x2bc>)
 8005baa:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
		prismatic_axis.dfd = PRISMATIC_MOTOR_DFD_Compute(&prismatic_motor_dfd,
 8005bae:	ed9f 6a49 	vldr	s12, [pc, #292]	@ 8005cd4 <update_homing_sequence+0x2c0>
 8005bb2:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8005bb6:	eeb0 1a66 	vmov.f32	s2, s13
 8005bba:	eddf 0a47 	vldr	s1, [pc, #284]	@ 8005cd8 <update_homing_sequence+0x2c4>
 8005bbe:	eeb0 0a47 	vmov.f32	s0, s14
 8005bc2:	4846      	ldr	r0, [pc, #280]	@ (8005cdc <update_homing_sequence+0x2c8>)
 8005bc4:	f7fb fed7 	bl	8001976 <PRISMATIC_MOTOR_DFD_Compute>
 8005bc8:	eef0 7a40 	vmov.f32	s15, s0
 8005bcc:	4b35      	ldr	r3, [pc, #212]	@ (8005ca4 <update_homing_sequence+0x290>)
 8005bce:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
		prismatic_axis.command_pos += prismatic_axis.ffd + prismatic_axis.dfd;
 8005bd2:	4b34      	ldr	r3, [pc, #208]	@ (8005ca4 <update_homing_sequence+0x290>)
 8005bd4:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8005bd8:	4b32      	ldr	r3, [pc, #200]	@ (8005ca4 <update_homing_sequence+0x290>)
 8005bda:	edd3 6a0c 	vldr	s13, [r3, #48]	@ 0x30
 8005bde:	4b31      	ldr	r3, [pc, #196]	@ (8005ca4 <update_homing_sequence+0x290>)
 8005be0:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8005be4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005be8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005bec:	4b2d      	ldr	r3, [pc, #180]	@ (8005ca4 <update_homing_sequence+0x290>)
 8005bee:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

		prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 8005bf2:	4b2c      	ldr	r3, [pc, #176]	@ (8005ca4 <update_homing_sequence+0x290>)
 8005bf4:	ed93 8a09 	vldr	s16, [r3, #36]	@ 0x24
				ZGX45RGG_400RPM_Constant.U_max,
 8005bf8:	4b32      	ldr	r3, [pc, #200]	@ (8005cc4 <update_homing_sequence+0x2b0>)
 8005bfa:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
		prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 8005bfe:	4610      	mov	r0, r2
 8005c00:	4619      	mov	r1, r3
 8005c02:	f7fa ff5f 	bl	8000ac4 <__aeabi_d2iz>
 8005c06:	4604      	mov	r4, r0
				-ZGX45RGG_400RPM_Constant.U_max);
 8005c08:	4b2e      	ldr	r3, [pc, #184]	@ (8005cc4 <update_homing_sequence+0x2b0>)
 8005c0a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8005c0e:	60ba      	str	r2, [r7, #8]
 8005c10:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8005c14:	60fb      	str	r3, [r7, #12]
		prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 8005c16:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005c1a:	f7fa ff53 	bl	8000ac4 <__aeabi_d2iz>
 8005c1e:	4603      	mov	r3, r0
 8005c20:	4619      	mov	r1, r3
 8005c22:	4620      	mov	r0, r4
 8005c24:	eeb0 0a48 	vmov.f32	s0, s16
 8005c28:	f7fb fa94 	bl	8001154 <PWM_Satuation>
 8005c2c:	ee07 0a90 	vmov	s15, r0
 8005c30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005c34:	4b1b      	ldr	r3, [pc, #108]	@ (8005ca4 <update_homing_sequence+0x290>)
 8005c36:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

		if (low_photo) {
 8005c3a:	4b1e      	ldr	r3, [pc, #120]	@ (8005cb4 <update_homing_sequence+0x2a0>)
 8005c3c:	781b      	ldrb	r3, [r3, #0]
 8005c3e:	b2db      	uxtb	r3, r3
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	f000 826c 	beq.w	800611e <update_homing_sequence+0x70a>
			// Found low photo, stop and start delay
			prismatic_axis.command_pos = 0.0f;
 8005c46:	4b17      	ldr	r3, [pc, #92]	@ (8005ca4 <update_homing_sequence+0x290>)
 8005c48:	f04f 0200 	mov.w	r2, #0
 8005c4c:	625a      	str	r2, [r3, #36]	@ 0x24
			revolute_axis.command_pos = 0.0f;
 8005c4e:	4b16      	ldr	r3, [pc, #88]	@ (8005ca8 <update_homing_sequence+0x294>)
 8005c50:	f04f 0200 	mov.w	r2, #0
 8005c54:	625a      	str	r2, [r3, #36]	@ 0x24
			motion_delay_timer = 0;
 8005c56:	4b15      	ldr	r3, [pc, #84]	@ (8005cac <update_homing_sequence+0x298>)
 8005c58:	2200      	movs	r2, #0
 8005c5a:	601a      	str	r2, [r3, #0]
			homing_state = HOMING_DELAY_AFTER_LOW_PHOTO;
 8005c5c:	4b10      	ldr	r3, [pc, #64]	@ (8005ca0 <update_homing_sequence+0x28c>)
 8005c5e:	2204      	movs	r2, #4
 8005c60:	701a      	strb	r2, [r3, #0]
			low_photo = false; // Reset flag after use
 8005c62:	4b14      	ldr	r3, [pc, #80]	@ (8005cb4 <update_homing_sequence+0x2a0>)
 8005c64:	2200      	movs	r2, #0
 8005c66:	701a      	strb	r2, [r3, #0]
			up_photo = false;  // Reset for next detection
 8005c68:	4b13      	ldr	r3, [pc, #76]	@ (8005cb8 <update_homing_sequence+0x2a4>)
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	701a      	strb	r2, [r3, #0]
		}
		break;
 8005c6e:	e256      	b.n	800611e <update_homing_sequence+0x70a>

	case HOMING_DELAY_AFTER_LOW_PHOTO:
		// Stop motors and wait
		prismatic_axis.command_pos = 0.0f;
 8005c70:	4b0c      	ldr	r3, [pc, #48]	@ (8005ca4 <update_homing_sequence+0x290>)
 8005c72:	f04f 0200 	mov.w	r2, #0
 8005c76:	625a      	str	r2, [r3, #36]	@ 0x24
		revolute_axis.command_pos = 0.0f;
 8005c78:	4b0b      	ldr	r3, [pc, #44]	@ (8005ca8 <update_homing_sequence+0x294>)
 8005c7a:	f04f 0200 	mov.w	r2, #0
 8005c7e:	625a      	str	r2, [r3, #36]	@ 0x24
		motion_delay_timer++;
 8005c80:	4b0a      	ldr	r3, [pc, #40]	@ (8005cac <update_homing_sequence+0x298>)
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	3301      	adds	r3, #1
 8005c86:	4a09      	ldr	r2, [pc, #36]	@ (8005cac <update_homing_sequence+0x298>)
 8005c88:	6013      	str	r3, [r2, #0]
		if (motion_delay_timer >= 150) {
 8005c8a:	4b08      	ldr	r3, [pc, #32]	@ (8005cac <update_homing_sequence+0x298>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	2b95      	cmp	r3, #149	@ 0x95
 8005c90:	f240 8247 	bls.w	8006122 <update_homing_sequence+0x70e>
			homing_state = HOMING_PRIS_UP_TO_UP_PHOTO;
 8005c94:	4b02      	ldr	r3, [pc, #8]	@ (8005ca0 <update_homing_sequence+0x28c>)
 8005c96:	2205      	movs	r2, #5
 8005c98:	701a      	strb	r2, [r3, #0]
		}
		break;
 8005c9a:	e242      	b.n	8006122 <update_homing_sequence+0x70e>
 8005c9c:	200007eb 	.word	0x200007eb
 8005ca0:	200007ea 	.word	0x200007ea
 8005ca4:	20000704 	.word	0x20000704
 8005ca8:	20000748 	.word	0x20000748
 8005cac:	200007e0 	.word	0x200007e0
 8005cb0:	48000400 	.word	0x48000400
 8005cb4:	200007e9 	.word	0x200007e9
 8005cb8:	200007e8 	.word	0x200007e8
 8005cbc:	437a0000 	.word	0x437a0000
 8005cc0:	20000a64 	.word	0x20000a64
 8005cc4:	20000080 	.word	0x20000080
 8005cc8:	20000b04 	.word	0x20000b04
 8005ccc:	200009e0 	.word	0x200009e0
 8005cd0:	20000984 	.word	0x20000984
 8005cd4:	447a0000 	.word	0x447a0000
 8005cd8:	00000000 	.word	0x00000000
 8005cdc:	20000b08 	.word	0x20000b08

	case HOMING_PRIS_UP_TO_UP_PHOTO:
		// Move prismatic up at constant velocity
		prismatic_axis.vel_error = -HOMING_PRIS_VELOCITY
				- prismatic_axis.kalman_velocity;
 8005ce0:	4ba6      	ldr	r3, [pc, #664]	@ (8005f7c <update_homing_sequence+0x568>)
 8005ce2:	edd3 7a07 	vldr	s15, [r3, #28]
 8005ce6:	ed9f 7aa6 	vldr	s14, [pc, #664]	@ 8005f80 <update_homing_sequence+0x56c>
 8005cea:	ee77 7a67 	vsub.f32	s15, s14, s15
		prismatic_axis.vel_error = -HOMING_PRIS_VELOCITY
 8005cee:	4ba3      	ldr	r3, [pc, #652]	@ (8005f7c <update_homing_sequence+0x568>)
 8005cf0:	edc3 7a06 	vstr	s15, [r3, #24]
		prismatic_axis.command_pos = PWM_Satuation(
 8005cf4:	4ba1      	ldr	r3, [pc, #644]	@ (8005f7c <update_homing_sequence+0x568>)
 8005cf6:	edd3 7a06 	vldr	s15, [r3, #24]
 8005cfa:	eeb0 0a67 	vmov.f32	s0, s15
 8005cfe:	48a1      	ldr	r0, [pc, #644]	@ (8005f84 <update_homing_sequence+0x570>)
 8005d00:	f7fb fa8a 	bl	8001218 <PID_CONTROLLER_Compute>
 8005d04:	eeb0 8a40 	vmov.f32	s16, s0
				PID_CONTROLLER_Compute(&prismatic_velocity_pid,
						prismatic_axis.vel_error),
				ZGX45RGG_400RPM_Constant.U_max,
 8005d08:	4b9f      	ldr	r3, [pc, #636]	@ (8005f88 <update_homing_sequence+0x574>)
 8005d0a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
		prismatic_axis.command_pos = PWM_Satuation(
 8005d0e:	4610      	mov	r0, r2
 8005d10:	4619      	mov	r1, r3
 8005d12:	f7fa fed7 	bl	8000ac4 <__aeabi_d2iz>
 8005d16:	4604      	mov	r4, r0
				-ZGX45RGG_400RPM_Constant.U_max);
 8005d18:	4b9b      	ldr	r3, [pc, #620]	@ (8005f88 <update_homing_sequence+0x574>)
 8005d1a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8005d1e:	603a      	str	r2, [r7, #0]
 8005d20:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8005d24:	607b      	str	r3, [r7, #4]
		prismatic_axis.command_pos = PWM_Satuation(
 8005d26:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005d2a:	f7fa fecb 	bl	8000ac4 <__aeabi_d2iz>
 8005d2e:	4603      	mov	r3, r0
 8005d30:	4619      	mov	r1, r3
 8005d32:	4620      	mov	r0, r4
 8005d34:	eeb0 0a48 	vmov.f32	s0, s16
 8005d38:	f7fb fa0c 	bl	8001154 <PWM_Satuation>
 8005d3c:	ee07 0a90 	vmov	s15, r0
 8005d40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005d44:	4b8d      	ldr	r3, [pc, #564]	@ (8005f7c <update_homing_sequence+0x568>)
 8005d46:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

		// Add feedforward compensation during homing
		prismatic_axis.ffd = PRISMATIC_MOTOR_FFD_Compute(&prismatic_motor_ffd,
 8005d4a:	eebd 0a00 	vmov.f32	s0, #208	@ 0xbe800000 -0.250
 8005d4e:	488f      	ldr	r0, [pc, #572]	@ (8005f8c <update_homing_sequence+0x578>)
 8005d50:	f7fb fd7e 	bl	8001850 <PRISMATIC_MOTOR_FFD_Compute>
 8005d54:	eef0 7a40 	vmov.f32	s15, s0
 8005d58:	4b88      	ldr	r3, [pc, #544]	@ (8005f7c <update_homing_sequence+0x568>)
 8005d5a:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
				-HOMING_PRIS_VELOCITY / 1000.0f);
		prismatic_axis.dfd = PRISMATIC_MOTOR_DFD_Compute(&prismatic_motor_dfd,
 8005d5e:	4b8c      	ldr	r3, [pc, #560]	@ (8005f90 <update_homing_sequence+0x57c>)
 8005d60:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
				revolute_encoder.rads, 0.0f, prismatic_encoder.mm / 1000.0f);
 8005d64:	4b8b      	ldr	r3, [pc, #556]	@ (8005f94 <update_homing_sequence+0x580>)
 8005d66:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
		prismatic_axis.dfd = PRISMATIC_MOTOR_DFD_Compute(&prismatic_motor_dfd,
 8005d6a:	ed9f 6a8b 	vldr	s12, [pc, #556]	@ 8005f98 <update_homing_sequence+0x584>
 8005d6e:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8005d72:	eeb0 1a66 	vmov.f32	s2, s13
 8005d76:	eddf 0a89 	vldr	s1, [pc, #548]	@ 8005f9c <update_homing_sequence+0x588>
 8005d7a:	eeb0 0a47 	vmov.f32	s0, s14
 8005d7e:	4888      	ldr	r0, [pc, #544]	@ (8005fa0 <update_homing_sequence+0x58c>)
 8005d80:	f7fb fdf9 	bl	8001976 <PRISMATIC_MOTOR_DFD_Compute>
 8005d84:	eef0 7a40 	vmov.f32	s15, s0
 8005d88:	4b7c      	ldr	r3, [pc, #496]	@ (8005f7c <update_homing_sequence+0x568>)
 8005d8a:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
		prismatic_axis.command_pos += prismatic_axis.ffd + prismatic_axis.dfd;
 8005d8e:	4b7b      	ldr	r3, [pc, #492]	@ (8005f7c <update_homing_sequence+0x568>)
 8005d90:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8005d94:	4b79      	ldr	r3, [pc, #484]	@ (8005f7c <update_homing_sequence+0x568>)
 8005d96:	edd3 6a0c 	vldr	s13, [r3, #48]	@ 0x30
 8005d9a:	4b78      	ldr	r3, [pc, #480]	@ (8005f7c <update_homing_sequence+0x568>)
 8005d9c:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8005da0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005da4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005da8:	4b74      	ldr	r3, [pc, #464]	@ (8005f7c <update_homing_sequence+0x568>)
 8005daa:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

		prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 8005dae:	4b73      	ldr	r3, [pc, #460]	@ (8005f7c <update_homing_sequence+0x568>)
 8005db0:	ed93 8a09 	vldr	s16, [r3, #36]	@ 0x24
				ZGX45RGG_400RPM_Constant.U_max,
 8005db4:	4b74      	ldr	r3, [pc, #464]	@ (8005f88 <update_homing_sequence+0x574>)
 8005db6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
		prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 8005dba:	4610      	mov	r0, r2
 8005dbc:	4619      	mov	r1, r3
 8005dbe:	f7fa fe81 	bl	8000ac4 <__aeabi_d2iz>
 8005dc2:	4604      	mov	r4, r0
				-ZGX45RGG_400RPM_Constant.U_max);
 8005dc4:	4b70      	ldr	r3, [pc, #448]	@ (8005f88 <update_homing_sequence+0x574>)
 8005dc6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8005dca:	4615      	mov	r5, r2
 8005dcc:	f083 4600 	eor.w	r6, r3, #2147483648	@ 0x80000000
		prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 8005dd0:	4628      	mov	r0, r5
 8005dd2:	4631      	mov	r1, r6
 8005dd4:	f7fa fe76 	bl	8000ac4 <__aeabi_d2iz>
 8005dd8:	4603      	mov	r3, r0
 8005dda:	4619      	mov	r1, r3
 8005ddc:	4620      	mov	r0, r4
 8005dde:	eeb0 0a48 	vmov.f32	s0, s16
 8005de2:	f7fb f9b7 	bl	8001154 <PWM_Satuation>
 8005de6:	ee07 0a90 	vmov	s15, r0
 8005dea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005dee:	4b63      	ldr	r3, [pc, #396]	@ (8005f7c <update_homing_sequence+0x568>)
 8005df0:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

		if (up_photo) {
 8005df4:	4b6b      	ldr	r3, [pc, #428]	@ (8005fa4 <update_homing_sequence+0x590>)
 8005df6:	781b      	ldrb	r3, [r3, #0]
 8005df8:	b2db      	uxtb	r3, r3
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	f000 8193 	beq.w	8006126 <update_homing_sequence+0x712>
			// Found up photo, stop and start delay before backup
			prismatic_axis.command_pos = 0.0f;
 8005e00:	4b5e      	ldr	r3, [pc, #376]	@ (8005f7c <update_homing_sequence+0x568>)
 8005e02:	f04f 0200 	mov.w	r2, #0
 8005e06:	625a      	str	r2, [r3, #36]	@ 0x24
			revolute_axis.command_pos = 0.0f;
 8005e08:	4b67      	ldr	r3, [pc, #412]	@ (8005fa8 <update_homing_sequence+0x594>)
 8005e0a:	f04f 0200 	mov.w	r2, #0
 8005e0e:	625a      	str	r2, [r3, #36]	@ 0x24
			motion_delay_timer = 0;
 8005e10:	4b66      	ldr	r3, [pc, #408]	@ (8005fac <update_homing_sequence+0x598>)
 8005e12:	2200      	movs	r2, #0
 8005e14:	601a      	str	r2, [r3, #0]
			homing_state = HOMING_DELAY_AFTER_UP_PHOTO;
 8005e16:	4b66      	ldr	r3, [pc, #408]	@ (8005fb0 <update_homing_sequence+0x59c>)
 8005e18:	2206      	movs	r2, #6
 8005e1a:	701a      	strb	r2, [r3, #0]
			up_photo = false; // Reset flag after use
 8005e1c:	4b61      	ldr	r3, [pc, #388]	@ (8005fa4 <update_homing_sequence+0x590>)
 8005e1e:	2200      	movs	r2, #0
 8005e20:	701a      	strb	r2, [r3, #0]
		}
		break;
 8005e22:	e180      	b.n	8006126 <update_homing_sequence+0x712>

	case HOMING_DELAY_AFTER_UP_PHOTO:
		// Stop motors and wait before starting backup procedure
		prismatic_axis.command_pos = 0.0f;
 8005e24:	4b55      	ldr	r3, [pc, #340]	@ (8005f7c <update_homing_sequence+0x568>)
 8005e26:	f04f 0200 	mov.w	r2, #0
 8005e2a:	625a      	str	r2, [r3, #36]	@ 0x24
		revolute_axis.command_pos = 0.0f;
 8005e2c:	4b5e      	ldr	r3, [pc, #376]	@ (8005fa8 <update_homing_sequence+0x594>)
 8005e2e:	f04f 0200 	mov.w	r2, #0
 8005e32:	625a      	str	r2, [r3, #36]	@ 0x24
		motion_delay_timer++;
 8005e34:	4b5d      	ldr	r3, [pc, #372]	@ (8005fac <update_homing_sequence+0x598>)
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	3301      	adds	r3, #1
 8005e3a:	4a5c      	ldr	r2, [pc, #368]	@ (8005fac <update_homing_sequence+0x598>)
 8005e3c:	6013      	str	r3, [r2, #0]
		if (motion_delay_timer >= 150) {
 8005e3e:	4b5b      	ldr	r3, [pc, #364]	@ (8005fac <update_homing_sequence+0x598>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	2b95      	cmp	r3, #149	@ 0x95
 8005e44:	f240 8171 	bls.w	800612a <update_homing_sequence+0x716>
			if (first_startup) {
 8005e48:	4b5a      	ldr	r3, [pc, #360]	@ (8005fb4 <update_homing_sequence+0x5a0>)
 8005e4a:	781b      	ldrb	r3, [r3, #0]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d01d      	beq.n	8005e8c <update_homing_sequence+0x478>
				// STARTUP: Check if prox is already detected before searching
				bool prox_detected = HAL_GPIO_ReadPin(prox_GPIO_Port, prox_Pin);
 8005e50:	2120      	movs	r1, #32
 8005e52:	4859      	ldr	r0, [pc, #356]	@ (8005fb8 <update_homing_sequence+0x5a4>)
 8005e54:	f007 fb48 	bl	800d4e8 <HAL_GPIO_ReadPin>
 8005e58:	4603      	mov	r3, r0
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	bf14      	ite	ne
 8005e5e:	2301      	movne	r3, #1
 8005e60:	2300      	moveq	r3, #0
 8005e62:	77fb      	strb	r3, [r7, #31]

				if (prox_detected) {
 8005e64:	7ffb      	ldrb	r3, [r7, #31]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d009      	beq.n	8005e7e <update_homing_sequence+0x46a>
					// Already at prox - skip search and go to completion
					motion_delay_timer = 0;
 8005e6a:	4b50      	ldr	r3, [pc, #320]	@ (8005fac <update_homing_sequence+0x598>)
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	601a      	str	r2, [r3, #0]
					homing_state = HOMING_DELAY_AFTER_PROX;
 8005e70:	4b4f      	ldr	r3, [pc, #316]	@ (8005fb0 <update_homing_sequence+0x59c>)
 8005e72:	220a      	movs	r2, #10
 8005e74:	701a      	strb	r2, [r3, #0]
					prox_count = 1; // Set count to indicate prox found
 8005e76:	4b51      	ldr	r3, [pc, #324]	@ (8005fbc <update_homing_sequence+0x5a8>)
 8005e78:	2201      	movs	r2, #1
 8005e7a:	601a      	str	r2, [r3, #0]
				homing_state = HOMING_REV_TO_ZERO_DEG;
				// Initialize trajectory variables for zero degree movement
				rev_to_zero_trajectory_started = false;
			}
		}
		break;
 8005e7c:	e155      	b.n	800612a <update_homing_sequence+0x716>
					homing_state = HOMING_REV_CW_TO_PROX1;
 8005e7e:	4b4c      	ldr	r3, [pc, #304]	@ (8005fb0 <update_homing_sequence+0x59c>)
 8005e80:	2209      	movs	r2, #9
 8005e82:	701a      	strb	r2, [r3, #0]
					prox_count = 0; // Reset prox counter
 8005e84:	4b4d      	ldr	r3, [pc, #308]	@ (8005fbc <update_homing_sequence+0x5a8>)
 8005e86:	2200      	movs	r2, #0
 8005e88:	601a      	str	r2, [r3, #0]
		break;
 8005e8a:	e14e      	b.n	800612a <update_homing_sequence+0x716>
				homing_state = HOMING_REV_TO_ZERO_DEG;
 8005e8c:	4b48      	ldr	r3, [pc, #288]	@ (8005fb0 <update_homing_sequence+0x59c>)
 8005e8e:	2207      	movs	r2, #7
 8005e90:	701a      	strb	r2, [r3, #0]
				rev_to_zero_trajectory_started = false;
 8005e92:	4b4b      	ldr	r3, [pc, #300]	@ (8005fc0 <update_homing_sequence+0x5ac>)
 8005e94:	2200      	movs	r2, #0
 8005e96:	701a      	strb	r2, [r3, #0]
		break;
 8005e98:	e147      	b.n	800612a <update_homing_sequence+0x716>

	case HOMING_REV_TO_ZERO_DEG:
		if (!rev_to_zero_trajectory_started) {
 8005e9a:	4b49      	ldr	r3, [pc, #292]	@ (8005fc0 <update_homing_sequence+0x5ac>)
 8005e9c:	781b      	ldrb	r3, [r3, #0]
 8005e9e:	f083 0301 	eor.w	r3, r3, #1
 8005ea2:	b2db      	uxtb	r3, r3
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d02c      	beq.n	8005f02 <update_homing_sequence+0x4ee>
			// Get current prismatic position (keep it where it is)
			float current_rev_deg = normalize_angle(revolute_encoder.rads)
 8005ea8:	4b39      	ldr	r3, [pc, #228]	@ (8005f90 <update_homing_sequence+0x57c>)
 8005eaa:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8005eae:	eeb0 0a67 	vmov.f32	s0, s15
 8005eb2:	f000 f95b 	bl	800616c <normalize_angle>
 8005eb6:	eef0 7a40 	vmov.f32	s15, s0
					* 180.0f / PI;
 8005eba:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8005fc4 <update_homing_sequence+0x5b0>
 8005ebe:	ee27 7a87 	vmul.f32	s14, s15, s14
			float current_rev_deg = normalize_angle(revolute_encoder.rads)
 8005ec2:	eddf 6a41 	vldr	s13, [pc, #260]	@ 8005fc8 <update_homing_sequence+0x5b4>
 8005ec6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005eca:	edc7 7a08 	vstr	s15, [r7, #32]

			check[0] = (int) current_rev_deg;
 8005ece:	edd7 7a08 	vldr	s15, [r7, #32]
 8005ed2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005ed6:	ee17 2a90 	vmov	r2, s15
 8005eda:	4b3c      	ldr	r3, [pc, #240]	@ (8005fcc <update_homing_sequence+0x5b8>)
 8005edc:	601a      	str	r2, [r3, #0]
			check[1] = (int) movement_deg;
 8005ede:	4b3c      	ldr	r3, [pc, #240]	@ (8005fd0 <update_homing_sequence+0x5bc>)
 8005ee0:	edd3 7a00 	vldr	s15, [r3]
 8005ee4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005ee8:	ee17 2a90 	vmov	r2, s15
 8005eec:	4b37      	ldr	r3, [pc, #220]	@ (8005fcc <update_homing_sequence+0x5b8>)
 8005eee:	605a      	str	r2, [r3, #4]

			// Start combined trajectory to move revolute to 0 while keeping prismatic position
			start_combined_trajectory(0.0, 0.0);
 8005ef0:	eddf 0a2a 	vldr	s1, [pc, #168]	@ 8005f9c <update_homing_sequence+0x588>
 8005ef4:	ed9f 0a29 	vldr	s0, [pc, #164]	@ 8005f9c <update_homing_sequence+0x588>
 8005ef8:	f000 faac 	bl	8006454 <start_combined_trajectory>

			rev_to_zero_trajectory_started = true;
 8005efc:	4b30      	ldr	r3, [pc, #192]	@ (8005fc0 <update_homing_sequence+0x5ac>)
 8005efe:	2201      	movs	r2, #1
 8005f00:	701a      	strb	r2, [r3, #0]
		}

		// Wait for trajectory to complete
		if (motion_sequence_state == MOTION_IDLE) {
 8005f02:	4b34      	ldr	r3, [pc, #208]	@ (8005fd4 <update_homing_sequence+0x5c0>)
 8005f04:	781b      	ldrb	r3, [r3, #0]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	f040 8111 	bne.w	800612e <update_homing_sequence+0x71a>
			// Trajectory completed, move to next homing state
			motion_delay_timer = 0;
 8005f0c:	4b27      	ldr	r3, [pc, #156]	@ (8005fac <update_homing_sequence+0x598>)
 8005f0e:	2200      	movs	r2, #0
 8005f10:	601a      	str	r2, [r3, #0]
			homing_state = HOMING_DELAY_AFTER_ZERO_DEG;
 8005f12:	4b27      	ldr	r3, [pc, #156]	@ (8005fb0 <update_homing_sequence+0x59c>)
 8005f14:	2208      	movs	r2, #8
 8005f16:	701a      	strb	r2, [r3, #0]
			prox_count = 0; // Reset prox counter for next stage
 8005f18:	4b28      	ldr	r3, [pc, #160]	@ (8005fbc <update_homing_sequence+0x5a8>)
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	601a      	str	r2, [r3, #0]
			rev_to_zero_trajectory_started = false; // Reset for next time
 8005f1e:	4b28      	ldr	r3, [pc, #160]	@ (8005fc0 <update_homing_sequence+0x5ac>)
 8005f20:	2200      	movs	r2, #0
 8005f22:	701a      	strb	r2, [r3, #0]
		}
		break;
 8005f24:	e103      	b.n	800612e <update_homing_sequence+0x71a>

	case HOMING_DELAY_AFTER_ZERO_DEG:
		// Stop motors and wait - let normal control handle this
		motion_delay_timer++;
 8005f26:	4b21      	ldr	r3, [pc, #132]	@ (8005fac <update_homing_sequence+0x598>)
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	3301      	adds	r3, #1
 8005f2c:	4a1f      	ldr	r2, [pc, #124]	@ (8005fac <update_homing_sequence+0x598>)
 8005f2e:	6013      	str	r3, [r2, #0]
		if (motion_delay_timer >= 150) {
 8005f30:	4b1e      	ldr	r3, [pc, #120]	@ (8005fac <update_homing_sequence+0x598>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	2b95      	cmp	r3, #149	@ 0x95
 8005f36:	f240 80fc 	bls.w	8006132 <update_homing_sequence+0x71e>
			// CHECK IF PROX IS ALREADY DETECTED BEFORE STARTING SEARCH
			bool prox_detected = HAL_GPIO_ReadPin(prox_GPIO_Port, prox_Pin);
 8005f3a:	2120      	movs	r1, #32
 8005f3c:	481e      	ldr	r0, [pc, #120]	@ (8005fb8 <update_homing_sequence+0x5a4>)
 8005f3e:	f007 fad3 	bl	800d4e8 <HAL_GPIO_ReadPin>
 8005f42:	4603      	mov	r3, r0
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	bf14      	ite	ne
 8005f48:	2301      	movne	r3, #1
 8005f4a:	2300      	moveq	r3, #0
 8005f4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			if (prox_detected) {
 8005f50:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d009      	beq.n	8005f6c <update_homing_sequence+0x558>
				// Already at proximity sensor - skip search and go directly to completion
				motion_delay_timer = 0;
 8005f58:	4b14      	ldr	r3, [pc, #80]	@ (8005fac <update_homing_sequence+0x598>)
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	601a      	str	r2, [r3, #0]
				homing_state = HOMING_COMPLETE;
 8005f5e:	4b14      	ldr	r3, [pc, #80]	@ (8005fb0 <update_homing_sequence+0x59c>)
 8005f60:	220b      	movs	r2, #11
 8005f62:	701a      	strb	r2, [r3, #0]
				prox_count = 1; // Set count to indicate prox found
 8005f64:	4b15      	ldr	r3, [pc, #84]	@ (8005fbc <update_homing_sequence+0x5a8>)
 8005f66:	2201      	movs	r2, #1
 8005f68:	601a      	str	r2, [r3, #0]
				// Not at prox - need to search for it
				homing_state = HOMING_REV_CW_TO_PROX1;
				prox_count = 0; // Reset counter for search
			}
		}
		break;
 8005f6a:	e0e2      	b.n	8006132 <update_homing_sequence+0x71e>
				homing_state = HOMING_REV_CW_TO_PROX1;
 8005f6c:	4b10      	ldr	r3, [pc, #64]	@ (8005fb0 <update_homing_sequence+0x59c>)
 8005f6e:	2209      	movs	r2, #9
 8005f70:	701a      	strb	r2, [r3, #0]
				prox_count = 0; // Reset counter for search
 8005f72:	4b12      	ldr	r3, [pc, #72]	@ (8005fbc <update_homing_sequence+0x5a8>)
 8005f74:	2200      	movs	r2, #0
 8005f76:	601a      	str	r2, [r3, #0]
		break;
 8005f78:	e0db      	b.n	8006132 <update_homing_sequence+0x71e>
 8005f7a:	bf00      	nop
 8005f7c:	20000704 	.word	0x20000704
 8005f80:	c37a0000 	.word	0xc37a0000
 8005f84:	20000a64 	.word	0x20000a64
 8005f88:	20000080 	.word	0x20000080
 8005f8c:	20000b04 	.word	0x20000b04
 8005f90:	200009e0 	.word	0x200009e0
 8005f94:	20000984 	.word	0x20000984
 8005f98:	447a0000 	.word	0x447a0000
 8005f9c:	00000000 	.word	0x00000000
 8005fa0:	20000b08 	.word	0x20000b08
 8005fa4:	200007e8 	.word	0x200007e8
 8005fa8:	20000748 	.word	0x20000748
 8005fac:	200007e0 	.word	0x200007e0
 8005fb0:	200007ea 	.word	0x200007ea
 8005fb4:	20000333 	.word	0x20000333
 8005fb8:	48000400 	.word	0x48000400
 8005fbc:	200007e4 	.word	0x200007e4
 8005fc0:	200007f7 	.word	0x200007f7
 8005fc4:	43340000 	.word	0x43340000
 8005fc8:	40490fdb 	.word	0x40490fdb
 8005fcc:	20000870 	.word	0x20000870
 8005fd0:	20000800 	.word	0x20000800
 8005fd4:	2000078c 	.word	0x2000078c

	case HOMING_REV_CW_TO_PROX1:
		// Move revolute clockwise with velocity control until prox count = 1
		revolute_axis.vel_error = -HOMING_REV_VELOCITY
				- revolute_axis.kalman_velocity;
 8005fd8:	4b5b      	ldr	r3, [pc, #364]	@ (8006148 <update_homing_sequence+0x734>)
 8005fda:	edd3 7a07 	vldr	s15, [r3, #28]
 8005fde:	eebf 7a08 	vmov.f32	s14, #248	@ 0xbfc00000 -1.5
 8005fe2:	ee77 7a67 	vsub.f32	s15, s14, s15
		revolute_axis.vel_error = -HOMING_REV_VELOCITY
 8005fe6:	4b58      	ldr	r3, [pc, #352]	@ (8006148 <update_homing_sequence+0x734>)
 8005fe8:	edc3 7a06 	vstr	s15, [r3, #24]
		revolute_axis.command_pos = PWM_Satuation(
 8005fec:	4b56      	ldr	r3, [pc, #344]	@ (8006148 <update_homing_sequence+0x734>)
 8005fee:	edd3 7a06 	vldr	s15, [r3, #24]
 8005ff2:	eeb0 0a67 	vmov.f32	s0, s15
 8005ff6:	4855      	ldr	r0, [pc, #340]	@ (800614c <update_homing_sequence+0x738>)
 8005ff8:	f7fb f90e 	bl	8001218 <PID_CONTROLLER_Compute>
 8005ffc:	eeb0 8a40 	vmov.f32	s16, s0
				PID_CONTROLLER_Compute(&revolute_velocity_pid,
						revolute_axis.vel_error),
				ZGX45RGG_150RPM_Constant.U_max,
 8006000:	4b53      	ldr	r3, [pc, #332]	@ (8006150 <update_homing_sequence+0x73c>)
 8006002:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
		revolute_axis.command_pos = PWM_Satuation(
 8006006:	4610      	mov	r0, r2
 8006008:	4619      	mov	r1, r3
 800600a:	f7fa fd5b 	bl	8000ac4 <__aeabi_d2iz>
 800600e:	4604      	mov	r4, r0
				-ZGX45RGG_150RPM_Constant.U_max);
 8006010:	4b4f      	ldr	r3, [pc, #316]	@ (8006150 <update_homing_sequence+0x73c>)
 8006012:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8006016:	4692      	mov	sl, r2
 8006018:	f083 4b00 	eor.w	fp, r3, #2147483648	@ 0x80000000
		revolute_axis.command_pos = PWM_Satuation(
 800601c:	4650      	mov	r0, sl
 800601e:	4659      	mov	r1, fp
 8006020:	f7fa fd50 	bl	8000ac4 <__aeabi_d2iz>
 8006024:	4603      	mov	r3, r0
 8006026:	4619      	mov	r1, r3
 8006028:	4620      	mov	r0, r4
 800602a:	eeb0 0a48 	vmov.f32	s0, s16
 800602e:	f7fb f891 	bl	8001154 <PWM_Satuation>
 8006032:	ee07 0a90 	vmov	s15, r0
 8006036:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800603a:	4b43      	ldr	r3, [pc, #268]	@ (8006148 <update_homing_sequence+0x734>)
 800603c:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

		// Add feedforward compensation during homing
		revolute_axis.ffd = REVOLUTE_MOTOR_FFD_Compute(&revolute_motor_ffd,
 8006040:	eebf 0a08 	vmov.f32	s0, #248	@ 0xbfc00000 -1.5
 8006044:	4843      	ldr	r0, [pc, #268]	@ (8006154 <update_homing_sequence+0x740>)
 8006046:	f7fb fa85 	bl	8001554 <REVOLUTE_MOTOR_FFD_Compute>
 800604a:	eef0 7a40 	vmov.f32	s15, s0
 800604e:	4b3e      	ldr	r3, [pc, #248]	@ (8006148 <update_homing_sequence+0x734>)
 8006050:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
				-HOMING_REV_VELOCITY);
		revolute_axis.dfd = 0.0;
 8006054:	4b3c      	ldr	r3, [pc, #240]	@ (8006148 <update_homing_sequence+0x734>)
 8006056:	f04f 0200 	mov.w	r2, #0
 800605a:	62da      	str	r2, [r3, #44]	@ 0x2c

		revolute_axis.command_pos += revolute_axis.ffd;
 800605c:	4b3a      	ldr	r3, [pc, #232]	@ (8006148 <update_homing_sequence+0x734>)
 800605e:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8006062:	4b39      	ldr	r3, [pc, #228]	@ (8006148 <update_homing_sequence+0x734>)
 8006064:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8006068:	ee77 7a27 	vadd.f32	s15, s14, s15
 800606c:	4b36      	ldr	r3, [pc, #216]	@ (8006148 <update_homing_sequence+0x734>)
 800606e:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

		revolute_axis.command_pos = PWM_Satuation(revolute_axis.command_pos,
 8006072:	4b35      	ldr	r3, [pc, #212]	@ (8006148 <update_homing_sequence+0x734>)
 8006074:	ed93 8a09 	vldr	s16, [r3, #36]	@ 0x24
				ZGX45RGG_150RPM_Constant.U_max,
 8006078:	4b35      	ldr	r3, [pc, #212]	@ (8006150 <update_homing_sequence+0x73c>)
 800607a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
		revolute_axis.command_pos = PWM_Satuation(revolute_axis.command_pos,
 800607e:	4610      	mov	r0, r2
 8006080:	4619      	mov	r1, r3
 8006082:	f7fa fd1f 	bl	8000ac4 <__aeabi_d2iz>
 8006086:	4604      	mov	r4, r0
				-ZGX45RGG_150RPM_Constant.U_max);
 8006088:	4b31      	ldr	r3, [pc, #196]	@ (8006150 <update_homing_sequence+0x73c>)
 800608a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800608e:	4690      	mov	r8, r2
 8006090:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
		revolute_axis.command_pos = PWM_Satuation(revolute_axis.command_pos,
 8006094:	4640      	mov	r0, r8
 8006096:	4649      	mov	r1, r9
 8006098:	f7fa fd14 	bl	8000ac4 <__aeabi_d2iz>
 800609c:	4603      	mov	r3, r0
 800609e:	4619      	mov	r1, r3
 80060a0:	4620      	mov	r0, r4
 80060a2:	eeb0 0a48 	vmov.f32	s0, s16
 80060a6:	f7fb f855 	bl	8001154 <PWM_Satuation>
 80060aa:	ee07 0a90 	vmov	s15, r0
 80060ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80060b2:	4b25      	ldr	r3, [pc, #148]	@ (8006148 <update_homing_sequence+0x734>)
 80060b4:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

		if (prox_count >= 1) {
 80060b8:	4b27      	ldr	r3, [pc, #156]	@ (8006158 <update_homing_sequence+0x744>)
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d03a      	beq.n	8006136 <update_homing_sequence+0x722>
			// Found prox sensor, stop and start delay
			prismatic_axis.command_pos = 0.0f;
 80060c0:	4b26      	ldr	r3, [pc, #152]	@ (800615c <update_homing_sequence+0x748>)
 80060c2:	f04f 0200 	mov.w	r2, #0
 80060c6:	625a      	str	r2, [r3, #36]	@ 0x24
			revolute_axis.command_pos = 0.0f;
 80060c8:	4b1f      	ldr	r3, [pc, #124]	@ (8006148 <update_homing_sequence+0x734>)
 80060ca:	f04f 0200 	mov.w	r2, #0
 80060ce:	625a      	str	r2, [r3, #36]	@ 0x24
			motion_delay_timer = 0;
 80060d0:	4b23      	ldr	r3, [pc, #140]	@ (8006160 <update_homing_sequence+0x74c>)
 80060d2:	2200      	movs	r2, #0
 80060d4:	601a      	str	r2, [r3, #0]
			homing_state = HOMING_DELAY_AFTER_PROX;
 80060d6:	4b23      	ldr	r3, [pc, #140]	@ (8006164 <update_homing_sequence+0x750>)
 80060d8:	220a      	movs	r2, #10
 80060da:	701a      	strb	r2, [r3, #0]
		}
		break;
 80060dc:	e02b      	b.n	8006136 <update_homing_sequence+0x722>

	case HOMING_DELAY_AFTER_PROX:
		// Stop motors and wait
		prismatic_axis.command_pos = 0.0f;
 80060de:	4b1f      	ldr	r3, [pc, #124]	@ (800615c <update_homing_sequence+0x748>)
 80060e0:	f04f 0200 	mov.w	r2, #0
 80060e4:	625a      	str	r2, [r3, #36]	@ 0x24
		revolute_axis.command_pos = 0.0f;
 80060e6:	4b18      	ldr	r3, [pc, #96]	@ (8006148 <update_homing_sequence+0x734>)
 80060e8:	f04f 0200 	mov.w	r2, #0
 80060ec:	625a      	str	r2, [r3, #36]	@ 0x24
		motion_delay_timer++;
 80060ee:	4b1c      	ldr	r3, [pc, #112]	@ (8006160 <update_homing_sequence+0x74c>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	3301      	adds	r3, #1
 80060f4:	4a1a      	ldr	r2, [pc, #104]	@ (8006160 <update_homing_sequence+0x74c>)
 80060f6:	6013      	str	r3, [r2, #0]
		if (motion_delay_timer >= 150) {
 80060f8:	4b19      	ldr	r3, [pc, #100]	@ (8006160 <update_homing_sequence+0x74c>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	2b95      	cmp	r3, #149	@ 0x95
 80060fe:	d91c      	bls.n	800613a <update_homing_sequence+0x726>
			homing_state = HOMING_COMPLETE;
 8006100:	4b18      	ldr	r3, [pc, #96]	@ (8006164 <update_homing_sequence+0x750>)
 8006102:	220b      	movs	r2, #11
 8006104:	701a      	strb	r2, [r3, #0]
		}
		break;
 8006106:	e018      	b.n	800613a <update_homing_sequence+0x726>

	case HOMING_COMPLETE:
		check[5] = 99;
 8006108:	4b17      	ldr	r3, [pc, #92]	@ (8006168 <update_homing_sequence+0x754>)
 800610a:	2263      	movs	r2, #99	@ 0x63
 800610c:	615a      	str	r2, [r3, #20]
		NVIC_SystemReset();
 800610e:	f7ff fac3 	bl	8005698 <__NVIC_SystemReset>
		return;
 8006112:	bf00      	nop
 8006114:	e012      	b.n	800613c <update_homing_sequence+0x728>
		break;

	case HOMING_IDLE:
	default:
		break;
 8006116:	bf00      	nop
 8006118:	e010      	b.n	800613c <update_homing_sequence+0x728>
		break;
 800611a:	bf00      	nop
 800611c:	e00e      	b.n	800613c <update_homing_sequence+0x728>
		break;
 800611e:	bf00      	nop
 8006120:	e00c      	b.n	800613c <update_homing_sequence+0x728>
		break;
 8006122:	bf00      	nop
 8006124:	e00a      	b.n	800613c <update_homing_sequence+0x728>
		break;
 8006126:	bf00      	nop
 8006128:	e008      	b.n	800613c <update_homing_sequence+0x728>
		break;
 800612a:	bf00      	nop
 800612c:	e006      	b.n	800613c <update_homing_sequence+0x728>
		break;
 800612e:	bf00      	nop
 8006130:	e004      	b.n	800613c <update_homing_sequence+0x728>
		break;
 8006132:	bf00      	nop
 8006134:	e002      	b.n	800613c <update_homing_sequence+0x728>
		break;
 8006136:	bf00      	nop
 8006138:	e000      	b.n	800613c <update_homing_sequence+0x728>
		break;
 800613a:	bf00      	nop
	}
}
 800613c:	372c      	adds	r7, #44	@ 0x2c
 800613e:	46bd      	mov	sp, r7
 8006140:	ecbd 8b02 	vpop	{d8}
 8006144:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006148:	20000748 	.word	0x20000748
 800614c:	20000ab4 	.word	0x20000ab4
 8006150:	20000000 	.word	0x20000000
 8006154:	20000b10 	.word	0x20000b10
 8006158:	200007e4 	.word	0x200007e4
 800615c:	20000704 	.word	0x20000704
 8006160:	200007e0 	.word	0x200007e0
 8006164:	200007ea 	.word	0x200007ea
 8006168:	20000870 	.word	0x20000870

0800616c <normalize_angle>:

float normalize_angle(float angle_rad) {
 800616c:	b580      	push	{r7, lr}
 800616e:	b084      	sub	sp, #16
 8006170:	af00      	add	r7, sp, #0
 8006172:	ed87 0a01 	vstr	s0, [r7, #4]
	float result = fmodf(angle_rad, 2.0f * PI);
 8006176:	eddf 0a0f 	vldr	s1, [pc, #60]	@ 80061b4 <normalize_angle+0x48>
 800617a:	ed97 0a01 	vldr	s0, [r7, #4]
 800617e:	f00d f8e3 	bl	8013348 <fmodf>
 8006182:	ed87 0a03 	vstr	s0, [r7, #12]
	if (result < 0.0f) {
 8006186:	edd7 7a03 	vldr	s15, [r7, #12]
 800618a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800618e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006192:	d507      	bpl.n	80061a4 <normalize_angle+0x38>
		result += 2.0f * PI;
 8006194:	edd7 7a03 	vldr	s15, [r7, #12]
 8006198:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80061b4 <normalize_angle+0x48>
 800619c:	ee77 7a87 	vadd.f32	s15, s15, s14
 80061a0:	edc7 7a03 	vstr	s15, [r7, #12]
	}
	return result;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	ee07 3a90 	vmov	s15, r3
}
 80061aa:	eeb0 0a67 	vmov.f32	s0, s15
 80061ae:	3710      	adds	r7, #16
 80061b0:	46bd      	mov	sp, r7
 80061b2:	bd80      	pop	{r7, pc}
 80061b4:	40c90fdb 	.word	0x40c90fdb

080061b8 <calculate_movement_deg>:

float calculate_movement_deg(float current_deg, float target_deg) {
 80061b8:	b480      	push	{r7}
 80061ba:	b085      	sub	sp, #20
 80061bc:	af00      	add	r7, sp, #0
 80061be:	ed87 0a01 	vstr	s0, [r7, #4]
 80061c2:	edc7 0a00 	vstr	s1, [r7]
	float movement = 0.0f;
 80061c6:	f04f 0300 	mov.w	r3, #0
 80061ca:	60fb      	str	r3, [r7, #12]

	// Validate inputs
	if (!isfinite(current_deg) || !isfinite(target_deg)) {
 80061cc:	edd7 7a01 	vldr	s15, [r7, #4]
 80061d0:	eef0 7ae7 	vabs.f32	s15, s15
 80061d4:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8006434 <calculate_movement_deg+0x27c>
 80061d8:	eef4 7a47 	vcmp.f32	s15, s14
 80061dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061e0:	d80a      	bhi.n	80061f8 <calculate_movement_deg+0x40>
 80061e2:	edd7 7a00 	vldr	s15, [r7]
 80061e6:	eef0 7ae7 	vabs.f32	s15, s15
 80061ea:	ed9f 7a92 	vldr	s14, [pc, #584]	@ 8006434 <calculate_movement_deg+0x27c>
 80061ee:	eef4 7a47 	vcmp.f32	s15, s14
 80061f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061f6:	d902      	bls.n	80061fe <calculate_movement_deg+0x46>
		return 0.0f;
 80061f8:	f04f 0300 	mov.w	r3, #0
 80061fc:	e111      	b.n	8006422 <calculate_movement_deg+0x26a>
	}

	// Normalize angles to 0-360 range
	while (current_deg < 0.0f)
 80061fe:	e007      	b.n	8006210 <calculate_movement_deg+0x58>
		current_deg += 360.0f;
 8006200:	edd7 7a01 	vldr	s15, [r7, #4]
 8006204:	ed9f 7a8c 	vldr	s14, [pc, #560]	@ 8006438 <calculate_movement_deg+0x280>
 8006208:	ee77 7a87 	vadd.f32	s15, s15, s14
 800620c:	edc7 7a01 	vstr	s15, [r7, #4]
	while (current_deg < 0.0f)
 8006210:	edd7 7a01 	vldr	s15, [r7, #4]
 8006214:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006218:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800621c:	d4f0      	bmi.n	8006200 <calculate_movement_deg+0x48>
	while (current_deg >= 360.0f)
 800621e:	e007      	b.n	8006230 <calculate_movement_deg+0x78>
		current_deg -= 360.0f;
 8006220:	edd7 7a01 	vldr	s15, [r7, #4]
 8006224:	ed9f 7a84 	vldr	s14, [pc, #528]	@ 8006438 <calculate_movement_deg+0x280>
 8006228:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800622c:	edc7 7a01 	vstr	s15, [r7, #4]
	while (current_deg >= 360.0f)
 8006230:	edd7 7a01 	vldr	s15, [r7, #4]
 8006234:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8006438 <calculate_movement_deg+0x280>
 8006238:	eef4 7ac7 	vcmpe.f32	s15, s14
 800623c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006240:	daee      	bge.n	8006220 <calculate_movement_deg+0x68>
	while (target_deg < 0.0f)
 8006242:	e007      	b.n	8006254 <calculate_movement_deg+0x9c>
		target_deg += 360.0f;
 8006244:	edd7 7a00 	vldr	s15, [r7]
 8006248:	ed9f 7a7b 	vldr	s14, [pc, #492]	@ 8006438 <calculate_movement_deg+0x280>
 800624c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006250:	edc7 7a00 	vstr	s15, [r7]
	while (target_deg < 0.0f)
 8006254:	edd7 7a00 	vldr	s15, [r7]
 8006258:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800625c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006260:	d4f0      	bmi.n	8006244 <calculate_movement_deg+0x8c>
	while (target_deg >= 360.0f)
 8006262:	e007      	b.n	8006274 <calculate_movement_deg+0xbc>
		target_deg -= 360.0f;
 8006264:	edd7 7a00 	vldr	s15, [r7]
 8006268:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8006438 <calculate_movement_deg+0x280>
 800626c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006270:	edc7 7a00 	vstr	s15, [r7]
	while (target_deg >= 360.0f)
 8006274:	edd7 7a00 	vldr	s15, [r7]
 8006278:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 8006438 <calculate_movement_deg+0x280>
 800627c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006280:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006284:	daee      	bge.n	8006264 <calculate_movement_deg+0xac>

	// If both angles are on the same side of 180
	if ((current_deg < 180.0f && target_deg < 180.0f)
 8006286:	edd7 7a01 	vldr	s15, [r7, #4]
 800628a:	ed9f 7a6c 	vldr	s14, [pc, #432]	@ 800643c <calculate_movement_deg+0x284>
 800628e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006292:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006296:	d508      	bpl.n	80062aa <calculate_movement_deg+0xf2>
 8006298:	edd7 7a00 	vldr	s15, [r7]
 800629c:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 800643c <calculate_movement_deg+0x284>
 80062a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80062a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062a8:	d411      	bmi.n	80062ce <calculate_movement_deg+0x116>
			|| (current_deg >= 180.0f && target_deg >= 180.0f)) {
 80062aa:	edd7 7a01 	vldr	s15, [r7, #4]
 80062ae:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 800643c <calculate_movement_deg+0x284>
 80062b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80062b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062ba:	db33      	blt.n	8006324 <calculate_movement_deg+0x16c>
 80062bc:	edd7 7a00 	vldr	s15, [r7]
 80062c0:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 800643c <calculate_movement_deg+0x284>
 80062c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80062c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062cc:	db2a      	blt.n	8006324 <calculate_movement_deg+0x16c>
		// Simple case - take shortest path
		movement = target_deg - current_deg;
 80062ce:	ed97 7a00 	vldr	s14, [r7]
 80062d2:	edd7 7a01 	vldr	s15, [r7, #4]
 80062d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80062da:	edc7 7a03 	vstr	s15, [r7, #12]

		// Ensure shortest path
		if (movement > 180.0f)
 80062de:	edd7 7a03 	vldr	s15, [r7, #12]
 80062e2:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 800643c <calculate_movement_deg+0x284>
 80062e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80062ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062ee:	dd07      	ble.n	8006300 <calculate_movement_deg+0x148>
			movement -= 360.0f;
 80062f0:	edd7 7a03 	vldr	s15, [r7, #12]
 80062f4:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8006438 <calculate_movement_deg+0x280>
 80062f8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80062fc:	edc7 7a03 	vstr	s15, [r7, #12]
		if (movement < -180.0f)
 8006300:	edd7 7a03 	vldr	s15, [r7, #12]
 8006304:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 8006440 <calculate_movement_deg+0x288>
 8006308:	eef4 7ac7 	vcmpe.f32	s15, s14
 800630c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006310:	d562      	bpl.n	80063d8 <calculate_movement_deg+0x220>
			movement += 360.0f;
 8006312:	edd7 7a03 	vldr	s15, [r7, #12]
 8006316:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8006438 <calculate_movement_deg+0x280>
 800631a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800631e:	edc7 7a03 	vstr	s15, [r7, #12]
		if (movement < -180.0f)
 8006322:	e059      	b.n	80063d8 <calculate_movement_deg+0x220>
	}
	// If we need to cross the 180 boundary
	else {
		// If we need to cross the 180 boundary
		if (current_deg < 180.0f) {
 8006324:	edd7 7a01 	vldr	s15, [r7, #4]
 8006328:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 800643c <calculate_movement_deg+0x284>
 800632c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006330:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006334:	d52a      	bpl.n	800638c <calculate_movement_deg+0x1d4>
			// Current < 180, target > 180
			// Go counterclockwise through 0
			if (current_deg < target_deg - 180.0f) {
 8006336:	edd7 7a00 	vldr	s15, [r7]
 800633a:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 800643c <calculate_movement_deg+0x284>
 800633e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006342:	ed97 7a01 	vldr	s14, [r7, #4]
 8006346:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800634a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800634e:	d50e      	bpl.n	800636e <calculate_movement_deg+0x1b6>
				movement = -(current_deg + (360.0f - target_deg)); // Negative = clockwise
 8006350:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8006438 <calculate_movement_deg+0x280>
 8006354:	edd7 7a00 	vldr	s15, [r7]
 8006358:	ee37 7a67 	vsub.f32	s14, s14, s15
 800635c:	edd7 7a01 	vldr	s15, [r7, #4]
 8006360:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006364:	eef1 7a67 	vneg.f32	s15, s15
 8006368:	edc7 7a03 	vstr	s15, [r7, #12]
 800636c:	e034      	b.n	80063d8 <calculate_movement_deg+0x220>
			} else {
				movement = -(current_deg - target_deg + 360.0f); // Negative = clockwise
 800636e:	ed97 7a01 	vldr	s14, [r7, #4]
 8006372:	edd7 7a00 	vldr	s15, [r7]
 8006376:	ee77 7a67 	vsub.f32	s15, s14, s15
 800637a:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8006438 <calculate_movement_deg+0x280>
 800637e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006382:	eef1 7a67 	vneg.f32	s15, s15
 8006386:	edc7 7a03 	vstr	s15, [r7, #12]
 800638a:	e025      	b.n	80063d8 <calculate_movement_deg+0x220>
			}
		} else {
			// Current > 180, target < 180
			// Go clockwise through 0
			if (target_deg < current_deg - 180.0f) {
 800638c:	edd7 7a01 	vldr	s15, [r7, #4]
 8006390:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 800643c <calculate_movement_deg+0x284>
 8006394:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006398:	ed97 7a00 	vldr	s14, [r7]
 800639c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80063a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063a4:	d50c      	bpl.n	80063c0 <calculate_movement_deg+0x208>
				movement = 360.0f - current_deg + target_deg; // Positive = counterclockwise
 80063a6:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8006438 <calculate_movement_deg+0x280>
 80063aa:	edd7 7a01 	vldr	s15, [r7, #4]
 80063ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80063b2:	ed97 7a00 	vldr	s14, [r7]
 80063b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80063ba:	edc7 7a03 	vstr	s15, [r7, #12]
 80063be:	e00b      	b.n	80063d8 <calculate_movement_deg+0x220>
			} else {
				movement = target_deg - current_deg + 360.0f; // Positive = counterclockwise
 80063c0:	ed97 7a00 	vldr	s14, [r7]
 80063c4:	edd7 7a01 	vldr	s15, [r7, #4]
 80063c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80063cc:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8006438 <calculate_movement_deg+0x280>
 80063d0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80063d4:	edc7 7a03 	vstr	s15, [r7, #12]
			}
		}
	}

	// Final validation
	if (!isfinite(movement)) {
 80063d8:	edd7 7a03 	vldr	s15, [r7, #12]
 80063dc:	eef0 7ae7 	vabs.f32	s15, s15
 80063e0:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8006434 <calculate_movement_deg+0x27c>
 80063e4:	eef4 7a47 	vcmp.f32	s15, s14
 80063e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063ec:	d902      	bls.n	80063f4 <calculate_movement_deg+0x23c>
		movement = 0.0f;
 80063ee:	f04f 0300 	mov.w	r3, #0
 80063f2:	60fb      	str	r3, [r7, #12]
	}

	// Clamp to reasonable range
	if (movement > 359.0f)
 80063f4:	edd7 7a03 	vldr	s15, [r7, #12]
 80063f8:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8006444 <calculate_movement_deg+0x28c>
 80063fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006400:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006404:	dd01      	ble.n	800640a <calculate_movement_deg+0x252>
		movement = 359.0f;
 8006406:	4b10      	ldr	r3, [pc, #64]	@ (8006448 <calculate_movement_deg+0x290>)
 8006408:	60fb      	str	r3, [r7, #12]
	if (movement < -359.0f)
 800640a:	edd7 7a03 	vldr	s15, [r7, #12]
 800640e:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800644c <calculate_movement_deg+0x294>
 8006412:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800641a:	d501      	bpl.n	8006420 <calculate_movement_deg+0x268>
		movement = -359.0f;
 800641c:	4b0c      	ldr	r3, [pc, #48]	@ (8006450 <calculate_movement_deg+0x298>)
 800641e:	60fb      	str	r3, [r7, #12]

	return movement;
 8006420:	68fb      	ldr	r3, [r7, #12]
}
 8006422:	ee07 3a90 	vmov	s15, r3
 8006426:	eeb0 0a67 	vmov.f32	s0, s15
 800642a:	3714      	adds	r7, #20
 800642c:	46bd      	mov	sp, r7
 800642e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006432:	4770      	bx	lr
 8006434:	7f7fffff 	.word	0x7f7fffff
 8006438:	43b40000 	.word	0x43b40000
 800643c:	43340000 	.word	0x43340000
 8006440:	c3340000 	.word	0xc3340000
 8006444:	43b38000 	.word	0x43b38000
 8006448:	43b38000 	.word	0x43b38000
 800644c:	c3b38000 	.word	0xc3b38000
 8006450:	c3b38000 	.word	0xc3b38000

08006454 <start_combined_trajectory>:

void start_combined_trajectory(float prismatic_target_mm,
		float revolute_target_deg) {
 8006454:	b590      	push	{r4, r7, lr}
 8006456:	ed2d 8b02 	vpush	{d8}
 800645a:	b091      	sub	sp, #68	@ 0x44
 800645c:	af00      	add	r7, sp, #0
 800645e:	ed87 0a01 	vstr	s0, [r7, #4]
 8006462:	edc7 0a00 	vstr	s1, [r7]
	bool allow_during_homing = (homing_active
 8006466:	4bb5      	ldr	r3, [pc, #724]	@ (800673c <start_combined_trajectory+0x2e8>)
 8006468:	781b      	ldrb	r3, [r3, #0]
			&& homing_state == HOMING_REV_TO_ZERO_DEG);
 800646a:	2b00      	cmp	r3, #0
 800646c:	d005      	beq.n	800647a <start_combined_trajectory+0x26>
 800646e:	4bb4      	ldr	r3, [pc, #720]	@ (8006740 <start_combined_trajectory+0x2ec>)
 8006470:	781b      	ldrb	r3, [r3, #0]
 8006472:	2b07      	cmp	r3, #7
 8006474:	d101      	bne.n	800647a <start_combined_trajectory+0x26>
 8006476:	2301      	movs	r3, #1
 8006478:	e000      	b.n	800647c <start_combined_trajectory+0x28>
 800647a:	2300      	movs	r3, #0
	bool allow_during_homing = (homing_active
 800647c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8006480:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006484:	f003 0301 	and.w	r3, r3, #1
 8006488:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

	if (is_emergency_active() || (homing_active && !allow_during_homing)) {
 800648c:	f001 fb7a 	bl	8007b84 <is_emergency_active>
 8006490:	4603      	mov	r3, r0
 8006492:	2b00      	cmp	r3, #0
 8006494:	f040 8258 	bne.w	8006948 <start_combined_trajectory+0x4f4>
 8006498:	4ba8      	ldr	r3, [pc, #672]	@ (800673c <start_combined_trajectory+0x2e8>)
 800649a:	781b      	ldrb	r3, [r3, #0]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d007      	beq.n	80064b0 <start_combined_trajectory+0x5c>
 80064a0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80064a4:	f083 0301 	eor.w	r3, r3, #1
 80064a8:	b2db      	uxtb	r3, r3
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	f040 824c 	bne.w	8006948 <start_combined_trajectory+0x4f4>
		return;
	}

	// Check if motion is already active
	if (motion_sequence_state != MOTION_IDLE) {
 80064b0:	4ba4      	ldr	r3, [pc, #656]	@ (8006744 <start_combined_trajectory+0x2f0>)
 80064b2:	781b      	ldrb	r3, [r3, #0]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	f040 8249 	bne.w	800694c <start_combined_trajectory+0x4f8>
		return; // Don't start new trajectory if one is active
	}

	float pris_current = prismatic_encoder.mm;
 80064ba:	4ba3      	ldr	r3, [pc, #652]	@ (8006748 <start_combined_trajectory+0x2f4>)
 80064bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80064be:	633b      	str	r3, [r7, #48]	@ 0x30
	float rev_current = revolute_encoder.rads;
 80064c0:	4ba2      	ldr	r3, [pc, #648]	@ (800674c <start_combined_trajectory+0x2f8>)
 80064c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064c4:	62fb      	str	r3, [r7, #44]	@ 0x2c

	// Reset trajectory structures completely
	memset(&prisEva, 0, sizeof(prisEva));
 80064c6:	2214      	movs	r2, #20
 80064c8:	2100      	movs	r1, #0
 80064ca:	48a1      	ldr	r0, [pc, #644]	@ (8006750 <start_combined_trajectory+0x2fc>)
 80064cc:	f00c fe42 	bl	8013154 <memset>
	memset(&revEva, 0, sizeof(revEva));
 80064d0:	2214      	movs	r2, #20
 80064d2:	2100      	movs	r1, #0
 80064d4:	489f      	ldr	r0, [pc, #636]	@ (8006754 <start_combined_trajectory+0x300>)
 80064d6:	f00c fe3d 	bl	8013154 <memset>
	memset(&prisGen, 0, sizeof(prisGen));
 80064da:	2214      	movs	r2, #20
 80064dc:	2100      	movs	r1, #0
 80064de:	489e      	ldr	r0, [pc, #632]	@ (8006758 <start_combined_trajectory+0x304>)
 80064e0:	f00c fe38 	bl	8013154 <memset>
	memset(&revGen, 0, sizeof(revGen));
 80064e4:	2214      	movs	r2, #20
 80064e6:	2100      	movs	r1, #0
 80064e8:	489c      	ldr	r0, [pc, #624]	@ (800675c <start_combined_trajectory+0x308>)
 80064ea:	f00c fe33 	bl	8013154 <memset>

	prisEva.t = 0.0f;
 80064ee:	4b98      	ldr	r3, [pc, #608]	@ (8006750 <start_combined_trajectory+0x2fc>)
 80064f0:	f04f 0200 	mov.w	r2, #0
 80064f4:	60da      	str	r2, [r3, #12]
	prisEva.isFinised = false;
 80064f6:	4b96      	ldr	r3, [pc, #600]	@ (8006750 <start_combined_trajectory+0x2fc>)
 80064f8:	2200      	movs	r2, #0
 80064fa:	741a      	strb	r2, [r3, #16]
	revEva.t = 0.0f;
 80064fc:	4b95      	ldr	r3, [pc, #596]	@ (8006754 <start_combined_trajectory+0x300>)
 80064fe:	f04f 0200 	mov.w	r2, #0
 8006502:	60da      	str	r2, [r3, #12]
	revEva.isFinised = false;
 8006504:	4b93      	ldr	r3, [pc, #588]	@ (8006754 <start_combined_trajectory+0x300>)
 8006506:	2200      	movs	r2, #0
 8006508:	741a      	strb	r2, [r3, #16]

	prismatic_axis.initial_pos = pris_current;
 800650a:	4a95      	ldr	r2, [pc, #596]	@ (8006760 <start_combined_trajectory+0x30c>)
 800650c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800650e:	60d3      	str	r3, [r2, #12]
	revolute_axis.initial_pos = rev_current;
 8006510:	4a94      	ldr	r2, [pc, #592]	@ (8006764 <start_combined_trajectory+0x310>)
 8006512:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006514:	60d3      	str	r3, [r2, #12]

	prismatic_axis.target_pos = fminf(
 8006516:	eddf 0a94 	vldr	s1, [pc, #592]	@ 8006768 <start_combined_trajectory+0x314>
 800651a:	ed97 0a01 	vldr	s0, [r7, #4]
 800651e:	f00c ffdb 	bl	80134d8 <fmaxf>
 8006522:	eef0 7a40 	vmov.f32	s15, s0
 8006526:	eddf 0a91 	vldr	s1, [pc, #580]	@ 800676c <start_combined_trajectory+0x318>
 800652a:	eeb0 0a67 	vmov.f32	s0, s15
 800652e:	f00c fff0 	bl	8013512 <fminf>
 8006532:	eef0 7a40 	vmov.f32	s15, s0
 8006536:	4b8a      	ldr	r3, [pc, #552]	@ (8006760 <start_combined_trajectory+0x30c>)
 8006538:	edc3 7a04 	vstr	s15, [r3, #16]
			fmaxf(prismatic_target_mm, PRISMATIC_MIN_POS), PRISMATIC_MAX_POS);

	// Check for NaN/infinity
	if (!isfinite(prismatic_axis.target_pos)) {
 800653c:	4b88      	ldr	r3, [pc, #544]	@ (8006760 <start_combined_trajectory+0x30c>)
 800653e:	edd3 7a04 	vldr	s15, [r3, #16]
 8006542:	eef0 7ae7 	vabs.f32	s15, s15
 8006546:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 8006770 <start_combined_trajectory+0x31c>
 800654a:	eef4 7a47 	vcmp.f32	s15, s14
 800654e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006552:	d903      	bls.n	800655c <start_combined_trajectory+0x108>
		prismatic_axis.target_pos = prismatic_axis.initial_pos;
 8006554:	4b82      	ldr	r3, [pc, #520]	@ (8006760 <start_combined_trajectory+0x30c>)
 8006556:	68db      	ldr	r3, [r3, #12]
 8006558:	4a81      	ldr	r2, [pc, #516]	@ (8006760 <start_combined_trajectory+0x30c>)
 800655a:	6113      	str	r3, [r2, #16]
	}

	float normalized_current = normalize_angle(rev_current);
 800655c:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 8006560:	f7ff fe04 	bl	800616c <normalize_angle>
 8006564:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
	float current_deg = normalized_current * 180.0f / PI;
 8006568:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800656c:	ed9f 7a81 	vldr	s14, [pc, #516]	@ 8006774 <start_combined_trajectory+0x320>
 8006570:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006574:	eddf 6a80 	vldr	s13, [pc, #512]	@ 8006778 <start_combined_trajectory+0x324>
 8006578:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800657c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	movement_deg = calculate_movement_deg(current_deg, revolute_target_deg);
 8006580:	edd7 0a00 	vldr	s1, [r7]
 8006584:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8006588:	f7ff fe16 	bl	80061b8 <calculate_movement_deg>
 800658c:	eef0 7a40 	vmov.f32	s15, s0
 8006590:	4b7a      	ldr	r3, [pc, #488]	@ (800677c <start_combined_trajectory+0x328>)
 8006592:	edc3 7a00 	vstr	s15, [r3]

	// Validate movement_deg
	if (!isfinite(movement_deg)) {
 8006596:	4b79      	ldr	r3, [pc, #484]	@ (800677c <start_combined_trajectory+0x328>)
 8006598:	edd3 7a00 	vldr	s15, [r3]
 800659c:	eef0 7ae7 	vabs.f32	s15, s15
 80065a0:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8006770 <start_combined_trajectory+0x31c>
 80065a4:	eef4 7a47 	vcmp.f32	s15, s14
 80065a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065ac:	d903      	bls.n	80065b6 <start_combined_trajectory+0x162>
		movement_deg = 0.0f;
 80065ae:	4b73      	ldr	r3, [pc, #460]	@ (800677c <start_combined_trajectory+0x328>)
 80065b0:	f04f 0200 	mov.w	r2, #0
 80065b4:	601a      	str	r2, [r3, #0]
	}

	float movement_rad = movement_deg * PI / 180.0f;
 80065b6:	4b71      	ldr	r3, [pc, #452]	@ (800677c <start_combined_trajectory+0x328>)
 80065b8:	edd3 7a00 	vldr	s15, [r3]
 80065bc:	ed9f 7a6e 	vldr	s14, [pc, #440]	@ 8006778 <start_combined_trajectory+0x324>
 80065c0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80065c4:	eddf 6a6b 	vldr	s13, [pc, #428]	@ 8006774 <start_combined_trajectory+0x320>
 80065c8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80065cc:	edc7 7a08 	vstr	s15, [r7, #32]
	revolute_axis.target_pos = revolute_axis.initial_pos + movement_rad;
 80065d0:	4b64      	ldr	r3, [pc, #400]	@ (8006764 <start_combined_trajectory+0x310>)
 80065d2:	ed93 7a03 	vldr	s14, [r3, #12]
 80065d6:	edd7 7a08 	vldr	s15, [r7, #32]
 80065da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80065de:	4b61      	ldr	r3, [pc, #388]	@ (8006764 <start_combined_trajectory+0x310>)
 80065e0:	edc3 7a04 	vstr	s15, [r3, #16]

	// Check if we're in HOMING_REV_TO_ZERO_DEG mode
	bool is_homing_zero_deg = (homing_active
 80065e4:	4b55      	ldr	r3, [pc, #340]	@ (800673c <start_combined_trajectory+0x2e8>)
 80065e6:	781b      	ldrb	r3, [r3, #0]
			&& homing_state == HOMING_REV_TO_ZERO_DEG);
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d005      	beq.n	80065f8 <start_combined_trajectory+0x1a4>
 80065ec:	4b54      	ldr	r3, [pc, #336]	@ (8006740 <start_combined_trajectory+0x2ec>)
 80065ee:	781b      	ldrb	r3, [r3, #0]
 80065f0:	2b07      	cmp	r3, #7
 80065f2:	d101      	bne.n	80065f8 <start_combined_trajectory+0x1a4>
 80065f4:	2301      	movs	r3, #1
 80065f6:	e000      	b.n	80065fa <start_combined_trajectory+0x1a6>
 80065f8:	2300      	movs	r3, #0
	bool is_homing_zero_deg = (homing_active
 80065fa:	77fb      	strb	r3, [r7, #31]
 80065fc:	7ffb      	ldrb	r3, [r7, #31]
 80065fe:	f003 0301 	and.w	r3, r3, #1
 8006602:	77fb      	strb	r3, [r7, #31]

	if (is_homing_zero_deg) {
 8006604:	7ffb      	ldrb	r3, [r7, #31]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d047      	beq.n	800669a <start_combined_trajectory+0x246>
		// HOMING_REV_TO_ZERO_DEG: Only generate revolute trajectory

		check[2]++;
 800660a:	4b5d      	ldr	r3, [pc, #372]	@ (8006780 <start_combined_trajectory+0x32c>)
 800660c:	689b      	ldr	r3, [r3, #8]
 800660e:	3301      	adds	r3, #1
 8006610:	4a5b      	ldr	r2, [pc, #364]	@ (8006780 <start_combined_trajectory+0x32c>)
 8006612:	6093      	str	r3, [r2, #8]

		Trapezoidal_Generator(&revGen, revolute_axis.initial_pos,
 8006614:	4b53      	ldr	r3, [pc, #332]	@ (8006764 <start_combined_trajectory+0x310>)
 8006616:	ed93 8a03 	vldr	s16, [r3, #12]
 800661a:	4b52      	ldr	r3, [pc, #328]	@ (8006764 <start_combined_trajectory+0x310>)
 800661c:	edd3 8a04 	vldr	s17, [r3, #16]
				revolute_axis.target_pos,
				ZGX45RGG_150RPM_Constant.traject_qd_max,
 8006620:	4b58      	ldr	r3, [pc, #352]	@ (8006784 <start_combined_trajectory+0x330>)
 8006622:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
		Trapezoidal_Generator(&revGen, revolute_axis.initial_pos,
 8006626:	4610      	mov	r0, r2
 8006628:	4619      	mov	r1, r3
 800662a:	f7fa fa93 	bl	8000b54 <__aeabi_d2f>
 800662e:	4604      	mov	r4, r0
				ZGX45RGG_150RPM_Constant.traject_qdd_max);
 8006630:	4b54      	ldr	r3, [pc, #336]	@ (8006784 <start_combined_trajectory+0x330>)
 8006632:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
		Trapezoidal_Generator(&revGen, revolute_axis.initial_pos,
 8006636:	4610      	mov	r0, r2
 8006638:	4619      	mov	r1, r3
 800663a:	f7fa fa8b 	bl	8000b54 <__aeabi_d2f>
 800663e:	4603      	mov	r3, r0
 8006640:	ee01 3a90 	vmov	s3, r3
 8006644:	ee01 4a10 	vmov	s2, r4
 8006648:	eef0 0a68 	vmov.f32	s1, s17
 800664c:	eeb0 0a48 	vmov.f32	s0, s16
 8006650:	4842      	ldr	r0, [pc, #264]	@ (800675c <start_combined_trajectory+0x308>)
 8006652:	f7fd fe37 	bl	80042c4 <Trapezoidal_Generator>

		sync_motion_active = false;
 8006656:	4b4c      	ldr	r3, [pc, #304]	@ (8006788 <start_combined_trajectory+0x334>)
 8006658:	2200      	movs	r2, #0
 800665a:	701a      	strb	r2, [r3, #0]
		prismatic_axis.trajectory_active = false;
 800665c:	4b40      	ldr	r3, [pc, #256]	@ (8006760 <start_combined_trajectory+0x30c>)
 800665e:	2200      	movs	r2, #0
 8006660:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
		prismatic_axis.position = pris_current;
 8006664:	4a3e      	ldr	r2, [pc, #248]	@ (8006760 <start_combined_trajectory+0x30c>)
 8006666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006668:	6013      	str	r3, [r2, #0]
		prismatic_axis.velocity = 0.0f;
 800666a:	4b3d      	ldr	r3, [pc, #244]	@ (8006760 <start_combined_trajectory+0x30c>)
 800666c:	f04f 0200 	mov.w	r2, #0
 8006670:	605a      	str	r2, [r3, #4]

		revolute_axis.trajectory_active = true;
 8006672:	4b3c      	ldr	r3, [pc, #240]	@ (8006764 <start_combined_trajectory+0x310>)
 8006674:	2201      	movs	r2, #1
 8006676:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

		if (!current_drawing_sequence.sequence_active) {
 800667a:	4b44      	ldr	r3, [pc, #272]	@ (800678c <start_combined_trajectory+0x338>)
 800667c:	799b      	ldrb	r3, [r3, #6]
 800667e:	f083 0301 	eor.w	r3, r3, #1
 8006682:	b2db      	uxtb	r3, r3
 8006684:	2b00      	cmp	r3, #0
 8006686:	d001      	beq.n	800668c <start_combined_trajectory+0x238>
			plotter_pen_up();
 8006688:	f003 fbc4 	bl	8009e14 <plotter_pen_up>
		}

		motion_delay_timer = 0;
 800668c:	4b40      	ldr	r3, [pc, #256]	@ (8006790 <start_combined_trajectory+0x33c>)
 800668e:	2200      	movs	r2, #0
 8006690:	601a      	str	r2, [r3, #0]
		motion_sequence_state = MOTION_PEN_UP_DELAY;
 8006692:	4b2c      	ldr	r3, [pc, #176]	@ (8006744 <start_combined_trajectory+0x2f0>)
 8006694:	2201      	movs	r2, #1
 8006696:	701a      	strb	r2, [r3, #0]
 8006698:	e159      	b.n	800694e <start_combined_trajectory+0x4fa>

	} else {
		// NORMAL TRAJECTORY: Check if this is for drawing or regular motion
		check[3]++;
 800669a:	4b39      	ldr	r3, [pc, #228]	@ (8006780 <start_combined_trajectory+0x32c>)
 800669c:	68db      	ldr	r3, [r3, #12]
 800669e:	3301      	adds	r3, #1
 80066a0:	4a37      	ldr	r2, [pc, #220]	@ (8006780 <start_combined_trajectory+0x32c>)
 80066a2:	60d3      	str	r3, [r2, #12]

		// Generate trajectories
		Trapezoidal_Generator(&prisGen, prismatic_axis.initial_pos,
 80066a4:	4b2e      	ldr	r3, [pc, #184]	@ (8006760 <start_combined_trajectory+0x30c>)
 80066a6:	ed93 8a03 	vldr	s16, [r3, #12]
 80066aa:	4b2d      	ldr	r3, [pc, #180]	@ (8006760 <start_combined_trajectory+0x30c>)
 80066ac:	edd3 8a04 	vldr	s17, [r3, #16]
				prismatic_axis.target_pos,
				ZGX45RGG_400RPM_Constant.traject_sd_max,
 80066b0:	4b38      	ldr	r3, [pc, #224]	@ (8006794 <start_combined_trajectory+0x340>)
 80066b2:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	@ 0x70
		Trapezoidal_Generator(&prisGen, prismatic_axis.initial_pos,
 80066b6:	4610      	mov	r0, r2
 80066b8:	4619      	mov	r1, r3
 80066ba:	f7fa fa4b 	bl	8000b54 <__aeabi_d2f>
 80066be:	4604      	mov	r4, r0
				ZGX45RGG_400RPM_Constant.traject_sdd_max);
 80066c0:	4b34      	ldr	r3, [pc, #208]	@ (8006794 <start_combined_trajectory+0x340>)
 80066c2:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	@ 0x78
		Trapezoidal_Generator(&prisGen, prismatic_axis.initial_pos,
 80066c6:	4610      	mov	r0, r2
 80066c8:	4619      	mov	r1, r3
 80066ca:	f7fa fa43 	bl	8000b54 <__aeabi_d2f>
 80066ce:	4603      	mov	r3, r0
 80066d0:	ee01 3a90 	vmov	s3, r3
 80066d4:	ee01 4a10 	vmov	s2, r4
 80066d8:	eef0 0a68 	vmov.f32	s1, s17
 80066dc:	eeb0 0a48 	vmov.f32	s0, s16
 80066e0:	481d      	ldr	r0, [pc, #116]	@ (8006758 <start_combined_trajectory+0x304>)
 80066e2:	f7fd fdef 	bl	80042c4 <Trapezoidal_Generator>

		Trapezoidal_Generator(&revGen, revolute_axis.initial_pos,
 80066e6:	4b1f      	ldr	r3, [pc, #124]	@ (8006764 <start_combined_trajectory+0x310>)
 80066e8:	ed93 8a03 	vldr	s16, [r3, #12]
 80066ec:	4b1d      	ldr	r3, [pc, #116]	@ (8006764 <start_combined_trajectory+0x310>)
 80066ee:	edd3 8a04 	vldr	s17, [r3, #16]
				revolute_axis.target_pos,
				ZGX45RGG_150RPM_Constant.traject_qd_max,
 80066f2:	4b24      	ldr	r3, [pc, #144]	@ (8006784 <start_combined_trajectory+0x330>)
 80066f4:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
		Trapezoidal_Generator(&revGen, revolute_axis.initial_pos,
 80066f8:	4610      	mov	r0, r2
 80066fa:	4619      	mov	r1, r3
 80066fc:	f7fa fa2a 	bl	8000b54 <__aeabi_d2f>
 8006700:	4604      	mov	r4, r0
				ZGX45RGG_150RPM_Constant.traject_qdd_max);
 8006702:	4b20      	ldr	r3, [pc, #128]	@ (8006784 <start_combined_trajectory+0x330>)
 8006704:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
		Trapezoidal_Generator(&revGen, revolute_axis.initial_pos,
 8006708:	4610      	mov	r0, r2
 800670a:	4619      	mov	r1, r3
 800670c:	f7fa fa22 	bl	8000b54 <__aeabi_d2f>
 8006710:	4603      	mov	r3, r0
 8006712:	ee01 3a90 	vmov	s3, r3
 8006716:	ee01 4a10 	vmov	s2, r4
 800671a:	eef0 0a68 	vmov.f32	s1, s17
 800671e:	eeb0 0a48 	vmov.f32	s0, s16
 8006722:	480e      	ldr	r0, [pc, #56]	@ (800675c <start_combined_trajectory+0x308>)
 8006724:	f7fd fdce 	bl	80042c4 <Trapezoidal_Generator>

		// Determine if this is a drawing operation
		bool is_drawing_operation = current_drawing_sequence.sequence_active
 8006728:	4b18      	ldr	r3, [pc, #96]	@ (800678c <start_combined_trajectory+0x338>)
 800672a:	799b      	ldrb	r3, [r3, #6]
				|| word_drawing_active;
 800672c:	2b00      	cmp	r3, #0
 800672e:	d103      	bne.n	8006738 <start_combined_trajectory+0x2e4>
 8006730:	4b19      	ldr	r3, [pc, #100]	@ (8006798 <start_combined_trajectory+0x344>)
 8006732:	781b      	ldrb	r3, [r3, #0]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d031      	beq.n	800679c <start_combined_trajectory+0x348>
 8006738:	2301      	movs	r3, #1
 800673a:	e030      	b.n	800679e <start_combined_trajectory+0x34a>
 800673c:	200007eb 	.word	0x200007eb
 8006740:	200007ea 	.word	0x200007ea
 8006744:	2000078c 	.word	0x2000078c
 8006748:	20000984 	.word	0x20000984
 800674c:	200009e0 	.word	0x200009e0
 8006750:	200007b8 	.word	0x200007b8
 8006754:	200007cc 	.word	0x200007cc
 8006758:	20000790 	.word	0x20000790
 800675c:	200007a4 	.word	0x200007a4
 8006760:	20000704 	.word	0x20000704
 8006764:	20000748 	.word	0x20000748
 8006768:	00000000 	.word	0x00000000
 800676c:	43960000 	.word	0x43960000
 8006770:	7f7fffff 	.word	0x7f7fffff
 8006774:	43340000 	.word	0x43340000
 8006778:	40490fdb 	.word	0x40490fdb
 800677c:	20000800 	.word	0x20000800
 8006780:	20000870 	.word	0x20000870
 8006784:	20000000 	.word	0x20000000
 8006788:	200008b0 	.word	0x200008b0
 800678c:	200008b4 	.word	0x200008b4
 8006790:	200007e0 	.word	0x200007e0
 8006794:	20000080 	.word	0x20000080
 8006798:	200008c8 	.word	0x200008c8
 800679c:	2300      	movs	r3, #0
		bool is_drawing_operation = current_drawing_sequence.sequence_active
 800679e:	77bb      	strb	r3, [r7, #30]
 80067a0:	7fbb      	ldrb	r3, [r7, #30]
 80067a2:	f003 0301 	and.w	r3, r3, #1
 80067a6:	77bb      	strb	r3, [r7, #30]

		if (is_drawing_operation) {
 80067a8:	7fbb      	ldrb	r3, [r7, #30]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	f000 808b 	beq.w	80068c6 <start_combined_trajectory+0x472>
			// DRAWING MODE: Use synchronized motion
			// Calculate distances
			float pris_distance = fabsf(
					prismatic_axis.target_pos - prismatic_axis.initial_pos);
 80067b0:	4b69      	ldr	r3, [pc, #420]	@ (8006958 <start_combined_trajectory+0x504>)
 80067b2:	ed93 7a04 	vldr	s14, [r3, #16]
 80067b6:	4b68      	ldr	r3, [pc, #416]	@ (8006958 <start_combined_trajectory+0x504>)
 80067b8:	edd3 7a03 	vldr	s15, [r3, #12]
 80067bc:	ee77 7a67 	vsub.f32	s15, s14, s15
			float pris_distance = fabsf(
 80067c0:	eef0 7ae7 	vabs.f32	s15, s15
 80067c4:	edc7 7a06 	vstr	s15, [r7, #24]
			float rev_distance = fabsf(
					revolute_axis.target_pos - revolute_axis.initial_pos);
 80067c8:	4b64      	ldr	r3, [pc, #400]	@ (800695c <start_combined_trajectory+0x508>)
 80067ca:	ed93 7a04 	vldr	s14, [r3, #16]
 80067ce:	4b63      	ldr	r3, [pc, #396]	@ (800695c <start_combined_trajectory+0x508>)
 80067d0:	edd3 7a03 	vldr	s15, [r3, #12]
 80067d4:	ee77 7a67 	vsub.f32	s15, s14, s15
			float rev_distance = fabsf(
 80067d8:	eef0 7ae7 	vabs.f32	s15, s15
 80067dc:	edc7 7a05 	vstr	s15, [r7, #20]

			// Calculate time needed for each axis at their max speeds
			float pris_time_needed = 0.0f;
 80067e0:	f04f 0300 	mov.w	r3, #0
 80067e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
			float rev_time_needed = 0.0f;
 80067e6:	f04f 0300 	mov.w	r3, #0
 80067ea:	63bb      	str	r3, [r7, #56]	@ 0x38

			if (pris_distance > 0.1f) {
 80067ec:	edd7 7a06 	vldr	s15, [r7, #24]
 80067f0:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 8006960 <start_combined_trajectory+0x50c>
 80067f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80067f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067fc:	dd18      	ble.n	8006830 <start_combined_trajectory+0x3dc>
				// Time = distance / max_velocity, factor in acceleration/deceleration
				pris_time_needed = (pris_distance
						/ ZGX45RGG_400RPM_Constant.traject_sd_max) * 2.5f;
 80067fe:	69b8      	ldr	r0, [r7, #24]
 8006800:	f7f9 fe6e 	bl	80004e0 <__aeabi_f2d>
 8006804:	4b57      	ldr	r3, [pc, #348]	@ (8006964 <start_combined_trajectory+0x510>)
 8006806:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	@ 0x70
 800680a:	f7f9 ffeb 	bl	80007e4 <__aeabi_ddiv>
 800680e:	4602      	mov	r2, r0
 8006810:	460b      	mov	r3, r1
 8006812:	4610      	mov	r0, r2
 8006814:	4619      	mov	r1, r3
 8006816:	f04f 0200 	mov.w	r2, #0
 800681a:	4b53      	ldr	r3, [pc, #332]	@ (8006968 <start_combined_trajectory+0x514>)
 800681c:	f7f9 feb8 	bl	8000590 <__aeabi_dmul>
 8006820:	4602      	mov	r2, r0
 8006822:	460b      	mov	r3, r1
				pris_time_needed = (pris_distance
 8006824:	4610      	mov	r0, r2
 8006826:	4619      	mov	r1, r3
 8006828:	f7fa f994 	bl	8000b54 <__aeabi_d2f>
 800682c:	4603      	mov	r3, r0
 800682e:	63fb      	str	r3, [r7, #60]	@ 0x3c
			}

			if (rev_distance > 0.01f) {
 8006830:	edd7 7a05 	vldr	s15, [r7, #20]
 8006834:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800696c <start_combined_trajectory+0x518>
 8006838:	eef4 7ac7 	vcmpe.f32	s15, s14
 800683c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006840:	dd18      	ble.n	8006874 <start_combined_trajectory+0x420>
				rev_time_needed = (rev_distance
						/ ZGX45RGG_150RPM_Constant.traject_qd_max) * 2.5f;
 8006842:	6978      	ldr	r0, [r7, #20]
 8006844:	f7f9 fe4c 	bl	80004e0 <__aeabi_f2d>
 8006848:	4b49      	ldr	r3, [pc, #292]	@ (8006970 <start_combined_trajectory+0x51c>)
 800684a:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800684e:	f7f9 ffc9 	bl	80007e4 <__aeabi_ddiv>
 8006852:	4602      	mov	r2, r0
 8006854:	460b      	mov	r3, r1
 8006856:	4610      	mov	r0, r2
 8006858:	4619      	mov	r1, r3
 800685a:	f04f 0200 	mov.w	r2, #0
 800685e:	4b42      	ldr	r3, [pc, #264]	@ (8006968 <start_combined_trajectory+0x514>)
 8006860:	f7f9 fe96 	bl	8000590 <__aeabi_dmul>
 8006864:	4602      	mov	r2, r0
 8006866:	460b      	mov	r3, r1
				rev_time_needed = (rev_distance
 8006868:	4610      	mov	r0, r2
 800686a:	4619      	mov	r1, r3
 800686c:	f7fa f972 	bl	8000b54 <__aeabi_d2f>
 8006870:	4603      	mov	r3, r0
 8006872:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			// Use the longer time, with minimum time
			sync_total_time = fmaxf(pris_time_needed, rev_time_needed);
 8006874:	edd7 0a0e 	vldr	s1, [r7, #56]	@ 0x38
 8006878:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 800687c:	f00c fe2c 	bl	80134d8 <fmaxf>
 8006880:	eef0 7a40 	vmov.f32	s15, s0
 8006884:	4b3b      	ldr	r3, [pc, #236]	@ (8006974 <start_combined_trajectory+0x520>)
 8006886:	edc3 7a00 	vstr	s15, [r3]
			if (sync_total_time < 1.0f)
 800688a:	4b3a      	ldr	r3, [pc, #232]	@ (8006974 <start_combined_trajectory+0x520>)
 800688c:	edd3 7a00 	vldr	s15, [r3]
 8006890:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006894:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006898:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800689c:	d503      	bpl.n	80068a6 <start_combined_trajectory+0x452>
				sync_total_time = 1.0f; // Minimum 1 second
 800689e:	4b35      	ldr	r3, [pc, #212]	@ (8006974 <start_combined_trajectory+0x520>)
 80068a0:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80068a4:	601a      	str	r2, [r3, #0]

			// Initialize synchronized motion for drawing
			sync_motion_active = true;
 80068a6:	4b34      	ldr	r3, [pc, #208]	@ (8006978 <start_combined_trajectory+0x524>)
 80068a8:	2201      	movs	r2, #1
 80068aa:	701a      	strb	r2, [r3, #0]
			sync_start_time = 0.0f;
 80068ac:	4b33      	ldr	r3, [pc, #204]	@ (800697c <start_combined_trajectory+0x528>)
 80068ae:	f04f 0200 	mov.w	r2, #0
 80068b2:	601a      	str	r2, [r3, #0]
			prismatic_axis.trajectory_active = false;
 80068b4:	4b28      	ldr	r3, [pc, #160]	@ (8006958 <start_combined_trajectory+0x504>)
 80068b6:	2200      	movs	r2, #0
 80068b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
			revolute_axis.trajectory_active = false;
 80068bc:	4b27      	ldr	r3, [pc, #156]	@ (800695c <start_combined_trajectory+0x508>)
 80068be:	2200      	movs	r2, #0
 80068c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
 80068c4:	e00e      	b.n	80068e4 <start_combined_trajectory+0x490>
		} else {
			// NORMAL MODE: Use independent trajectories
			sync_motion_active = false;
 80068c6:	4b2c      	ldr	r3, [pc, #176]	@ (8006978 <start_combined_trajectory+0x524>)
 80068c8:	2200      	movs	r2, #0
 80068ca:	701a      	strb	r2, [r3, #0]
			sync_start_time = 0.0f;
 80068cc:	4b2b      	ldr	r3, [pc, #172]	@ (800697c <start_combined_trajectory+0x528>)
 80068ce:	f04f 0200 	mov.w	r2, #0
 80068d2:	601a      	str	r2, [r3, #0]
			prismatic_axis.trajectory_active = true;
 80068d4:	4b20      	ldr	r3, [pc, #128]	@ (8006958 <start_combined_trajectory+0x504>)
 80068d6:	2201      	movs	r2, #1
 80068d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
			revolute_axis.trajectory_active = true;
 80068dc:	4b1f      	ldr	r3, [pc, #124]	@ (800695c <start_combined_trajectory+0x508>)
 80068de:	2201      	movs	r2, #1
 80068e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
		}

		// Handle pen up/down
		if (current_drawing_sequence.sequence_active
 80068e4:	4b26      	ldr	r3, [pc, #152]	@ (8006980 <start_combined_trajectory+0x52c>)
 80068e6:	799b      	ldrb	r3, [r3, #6]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d01c      	beq.n	8006926 <start_combined_trajectory+0x4d2>
				&& current_drawing_sequence.current_point > 0) {
 80068ec:	4b24      	ldr	r3, [pc, #144]	@ (8006980 <start_combined_trajectory+0x52c>)
 80068ee:	795b      	ldrb	r3, [r3, #5]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d018      	beq.n	8006926 <start_combined_trajectory+0x4d2>
			// 
			DrawingPoint_t current =
					current_drawing_sequence.points[current_drawing_sequence.current_point
 80068f4:	4b22      	ldr	r3, [pc, #136]	@ (8006980 <start_combined_trajectory+0x52c>)
 80068f6:	681a      	ldr	r2, [r3, #0]
 80068f8:	4b21      	ldr	r3, [pc, #132]	@ (8006980 <start_combined_trajectory+0x52c>)
 80068fa:	795b      	ldrb	r3, [r3, #5]
 80068fc:	4619      	mov	r1, r3
 80068fe:	460b      	mov	r3, r1
 8006900:	005b      	lsls	r3, r3, #1
 8006902:	440b      	add	r3, r1
 8006904:	009b      	lsls	r3, r3, #2
 8006906:	3b0c      	subs	r3, #12
 8006908:	441a      	add	r2, r3
			DrawingPoint_t current =
 800690a:	f107 0308 	add.w	r3, r7, #8
 800690e:	ca07      	ldmia	r2, {r0, r1, r2}
 8006910:	e883 0007 	stmia.w	r3, {r0, r1, r2}
							- 1];

			//  
			if (!current.pen_down) {
 8006914:	7c3b      	ldrb	r3, [r7, #16]
 8006916:	f083 0301 	eor.w	r3, r3, #1
 800691a:	b2db      	uxtb	r3, r3
 800691c:	2b00      	cmp	r3, #0
 800691e:	d005      	beq.n	800692c <start_combined_trajectory+0x4d8>
				plotter_pen_up();
 8006920:	f003 fa78 	bl	8009e14 <plotter_pen_up>
				&& current_drawing_sequence.current_point > 0) {
 8006924:	e002      	b.n	800692c <start_combined_trajectory+0x4d8>
			}
		} else {
			//  - 
			plotter_pen_up();
 8006926:	f003 fa75 	bl	8009e14 <plotter_pen_up>
 800692a:	e000      	b.n	800692e <start_combined_trajectory+0x4da>
				&& current_drawing_sequence.current_point > 0) {
 800692c:	bf00      	nop
		}

		motion_delay_timer = 0;
 800692e:	4b15      	ldr	r3, [pc, #84]	@ (8006984 <start_combined_trajectory+0x530>)
 8006930:	2200      	movs	r2, #0
 8006932:	601a      	str	r2, [r3, #0]
		motion_sequence_state = MOTION_PEN_UP_DELAY;
 8006934:	4b14      	ldr	r3, [pc, #80]	@ (8006988 <start_combined_trajectory+0x534>)
 8006936:	2201      	movs	r2, #1
 8006938:	701a      	strb	r2, [r3, #0]

		//modbus reset state
		registerFrame[BaseSystem_Status].U16 = 0;
 800693a:	4b14      	ldr	r3, [pc, #80]	@ (800698c <start_combined_trajectory+0x538>)
 800693c:	2200      	movs	r2, #0
 800693e:	805a      	strh	r2, [r3, #2]
		registerFrame[R_Theta_Status].U16 = 0;
 8006940:	4b12      	ldr	r3, [pc, #72]	@ (800698c <start_combined_trajectory+0x538>)
 8006942:	2200      	movs	r2, #0
 8006944:	841a      	strh	r2, [r3, #32]
 8006946:	e002      	b.n	800694e <start_combined_trajectory+0x4fa>
		return;
 8006948:	bf00      	nop
 800694a:	e000      	b.n	800694e <start_combined_trajectory+0x4fa>
		return; // Don't start new trajectory if one is active
 800694c:	bf00      	nop
	}
}
 800694e:	3744      	adds	r7, #68	@ 0x44
 8006950:	46bd      	mov	sp, r7
 8006952:	ecbd 8b02 	vpop	{d8}
 8006956:	bd90      	pop	{r4, r7, pc}
 8006958:	20000704 	.word	0x20000704
 800695c:	20000748 	.word	0x20000748
 8006960:	3dcccccd 	.word	0x3dcccccd
 8006964:	20000080 	.word	0x20000080
 8006968:	40040000 	.word	0x40040000
 800696c:	3c23d70a 	.word	0x3c23d70a
 8006970:	20000000 	.word	0x20000000
 8006974:	200008ac 	.word	0x200008ac
 8006978:	200008b0 	.word	0x200008b0
 800697c:	200008a8 	.word	0x200008a8
 8006980:	200008b4 	.word	0x200008b4
 8006984:	200007e0 	.word	0x200007e0
 8006988:	2000078c 	.word	0x2000078c
 800698c:	200015a0 	.word	0x200015a0

08006990 <update_position_control>:

void update_position_control(void) {
 8006990:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006994:	ed2d 8b02 	vpush	{d8}
 8006998:	b083      	sub	sp, #12
 800699a:	af00      	add	r7, sp, #0
	prismatic_axis.pos_error = prismatic_axis.position - prismatic_encoder.mm;
 800699c:	4b50      	ldr	r3, [pc, #320]	@ (8006ae0 <update_position_control+0x150>)
 800699e:	ed93 7a00 	vldr	s14, [r3]
 80069a2:	4b50      	ldr	r3, [pc, #320]	@ (8006ae4 <update_position_control+0x154>)
 80069a4:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80069a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80069ac:	4b4c      	ldr	r3, [pc, #304]	@ (8006ae0 <update_position_control+0x150>)
 80069ae:	edc3 7a05 	vstr	s15, [r3, #20]
	prismatic_axis.command_vel = PWM_Satuation(
 80069b2:	4b4b      	ldr	r3, [pc, #300]	@ (8006ae0 <update_position_control+0x150>)
 80069b4:	edd3 7a05 	vldr	s15, [r3, #20]
 80069b8:	eeb0 0a67 	vmov.f32	s0, s15
 80069bc:	484a      	ldr	r0, [pc, #296]	@ (8006ae8 <update_position_control+0x158>)
 80069be:	f7fa fc2b 	bl	8001218 <PID_CONTROLLER_Compute>
 80069c2:	eeb0 8a40 	vmov.f32	s16, s0
			PID_CONTROLLER_Compute(&prismatic_position_pid,
					prismatic_axis.pos_error), ZGX45RGG_400RPM_Constant.sd_max,
 80069c6:	4b49      	ldr	r3, [pc, #292]	@ (8006aec <update_position_control+0x15c>)
 80069c8:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
	prismatic_axis.command_vel = PWM_Satuation(
 80069cc:	4610      	mov	r0, r2
 80069ce:	4619      	mov	r1, r3
 80069d0:	f7fa f878 	bl	8000ac4 <__aeabi_d2iz>
 80069d4:	4606      	mov	r6, r0
			-ZGX45RGG_400RPM_Constant.sd_max);
 80069d6:	4b45      	ldr	r3, [pc, #276]	@ (8006aec <update_position_control+0x15c>)
 80069d8:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 80069dc:	4690      	mov	r8, r2
 80069de:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
	prismatic_axis.command_vel = PWM_Satuation(
 80069e2:	4640      	mov	r0, r8
 80069e4:	4649      	mov	r1, r9
 80069e6:	f7fa f86d 	bl	8000ac4 <__aeabi_d2iz>
 80069ea:	4603      	mov	r3, r0
 80069ec:	4619      	mov	r1, r3
 80069ee:	4630      	mov	r0, r6
 80069f0:	eeb0 0a48 	vmov.f32	s0, s16
 80069f4:	f7fa fbae 	bl	8001154 <PWM_Satuation>
 80069f8:	ee07 0a90 	vmov	s15, r0
 80069fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006a00:	4b37      	ldr	r3, [pc, #220]	@ (8006ae0 <update_position_control+0x150>)
 8006a02:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

	float normalized_position = normalize_angle(revolute_encoder.rads);
 8006a06:	4b3a      	ldr	r3, [pc, #232]	@ (8006af0 <update_position_control+0x160>)
 8006a08:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8006a0c:	eeb0 0a67 	vmov.f32	s0, s15
 8006a10:	f7ff fbac 	bl	800616c <normalize_angle>
 8006a14:	ed87 0a01 	vstr	s0, [r7, #4]
	revolute_axis.pos_error = revolute_axis.position - normalized_position;
 8006a18:	4b36      	ldr	r3, [pc, #216]	@ (8006af4 <update_position_control+0x164>)
 8006a1a:	ed93 7a00 	vldr	s14, [r3]
 8006a1e:	edd7 7a01 	vldr	s15, [r7, #4]
 8006a22:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a26:	4b33      	ldr	r3, [pc, #204]	@ (8006af4 <update_position_control+0x164>)
 8006a28:	edc3 7a05 	vstr	s15, [r3, #20]

	if (revolute_axis.pos_error > PI)
 8006a2c:	4b31      	ldr	r3, [pc, #196]	@ (8006af4 <update_position_control+0x164>)
 8006a2e:	edd3 7a05 	vldr	s15, [r3, #20]
 8006a32:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8006af8 <update_position_control+0x168>
 8006a36:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006a3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a3e:	dd09      	ble.n	8006a54 <update_position_control+0xc4>
		revolute_axis.pos_error -= 2.0f * PI;
 8006a40:	4b2c      	ldr	r3, [pc, #176]	@ (8006af4 <update_position_control+0x164>)
 8006a42:	edd3 7a05 	vldr	s15, [r3, #20]
 8006a46:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8006afc <update_position_control+0x16c>
 8006a4a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006a4e:	4b29      	ldr	r3, [pc, #164]	@ (8006af4 <update_position_control+0x164>)
 8006a50:	edc3 7a05 	vstr	s15, [r3, #20]
	if (revolute_axis.pos_error < -PI)
 8006a54:	4b27      	ldr	r3, [pc, #156]	@ (8006af4 <update_position_control+0x164>)
 8006a56:	edd3 7a05 	vldr	s15, [r3, #20]
 8006a5a:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8006b00 <update_position_control+0x170>
 8006a5e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006a62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a66:	d509      	bpl.n	8006a7c <update_position_control+0xec>
		revolute_axis.pos_error += 2.0f * PI;
 8006a68:	4b22      	ldr	r3, [pc, #136]	@ (8006af4 <update_position_control+0x164>)
 8006a6a:	edd3 7a05 	vldr	s15, [r3, #20]
 8006a6e:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8006afc <update_position_control+0x16c>
 8006a72:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006a76:	4b1f      	ldr	r3, [pc, #124]	@ (8006af4 <update_position_control+0x164>)
 8006a78:	edc3 7a05 	vstr	s15, [r3, #20]

	revolute_axis.command_vel = PWM_Satuation(
 8006a7c:	4b1d      	ldr	r3, [pc, #116]	@ (8006af4 <update_position_control+0x164>)
 8006a7e:	edd3 7a05 	vldr	s15, [r3, #20]
 8006a82:	eeb0 0a67 	vmov.f32	s0, s15
 8006a86:	481f      	ldr	r0, [pc, #124]	@ (8006b04 <update_position_control+0x174>)
 8006a88:	f7fa fbc6 	bl	8001218 <PID_CONTROLLER_Compute>
 8006a8c:	eeb0 8a40 	vmov.f32	s16, s0
			PID_CONTROLLER_Compute(&revolute_position_pid,
					revolute_axis.pos_error), ZGX45RGG_150RPM_Constant.qd_max,
 8006a90:	4b1d      	ldr	r3, [pc, #116]	@ (8006b08 <update_position_control+0x178>)
 8006a92:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	revolute_axis.command_vel = PWM_Satuation(
 8006a96:	4610      	mov	r0, r2
 8006a98:	4619      	mov	r1, r3
 8006a9a:	f7fa f813 	bl	8000ac4 <__aeabi_d2iz>
 8006a9e:	4606      	mov	r6, r0
			-ZGX45RGG_150RPM_Constant.qd_max);
 8006aa0:	4b19      	ldr	r3, [pc, #100]	@ (8006b08 <update_position_control+0x178>)
 8006aa2:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8006aa6:	4614      	mov	r4, r2
 8006aa8:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
	revolute_axis.command_vel = PWM_Satuation(
 8006aac:	4620      	mov	r0, r4
 8006aae:	4629      	mov	r1, r5
 8006ab0:	f7fa f808 	bl	8000ac4 <__aeabi_d2iz>
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	4619      	mov	r1, r3
 8006ab8:	4630      	mov	r0, r6
 8006aba:	eeb0 0a48 	vmov.f32	s0, s16
 8006abe:	f7fa fb49 	bl	8001154 <PWM_Satuation>
 8006ac2:	ee07 0a90 	vmov	s15, r0
 8006ac6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006aca:	4b0a      	ldr	r3, [pc, #40]	@ (8006af4 <update_position_control+0x164>)
 8006acc:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
}
 8006ad0:	bf00      	nop
 8006ad2:	370c      	adds	r7, #12
 8006ad4:	46bd      	mov	sp, r7
 8006ad6:	ecbd 8b02 	vpop	{d8}
 8006ada:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006ade:	bf00      	nop
 8006ae0:	20000704 	.word	0x20000704
 8006ae4:	20000984 	.word	0x20000984
 8006ae8:	20000a3c 	.word	0x20000a3c
 8006aec:	20000080 	.word	0x20000080
 8006af0:	200009e0 	.word	0x200009e0
 8006af4:	20000748 	.word	0x20000748
 8006af8:	40490fdb 	.word	0x40490fdb
 8006afc:	40c90fdb 	.word	0x40c90fdb
 8006b00:	c0490fdb 	.word	0xc0490fdb
 8006b04:	20000a8c 	.word	0x20000a8c
 8006b08:	20000000 	.word	0x20000000
 8006b0c:	00000000 	.word	0x00000000

08006b10 <update_velocity_control>:

void update_velocity_control(void) {
 8006b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b14:	ed2d 8b02 	vpush	{d8}
 8006b18:	b083      	sub	sp, #12
 8006b1a:	af00      	add	r7, sp, #0

	if (prismatic_axis.trajectory_active) {
 8006b1c:	4b96      	ldr	r3, [pc, #600]	@ (8006d78 <update_velocity_control+0x268>)
 8006b1e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d010      	beq.n	8006b48 <update_velocity_control+0x38>
		prismatic_axis.vel_error = prismatic_axis.command_vel
 8006b26:	4b94      	ldr	r3, [pc, #592]	@ (8006d78 <update_velocity_control+0x268>)
 8006b28:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
				+ prismatic_axis.velocity - prismatic_axis.kalman_velocity;
 8006b2c:	4b92      	ldr	r3, [pc, #584]	@ (8006d78 <update_velocity_control+0x268>)
 8006b2e:	edd3 7a01 	vldr	s15, [r3, #4]
 8006b32:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006b36:	4b90      	ldr	r3, [pc, #576]	@ (8006d78 <update_velocity_control+0x268>)
 8006b38:	edd3 7a07 	vldr	s15, [r3, #28]
 8006b3c:	ee77 7a67 	vsub.f32	s15, s14, s15
		prismatic_axis.vel_error = prismatic_axis.command_vel
 8006b40:	4b8d      	ldr	r3, [pc, #564]	@ (8006d78 <update_velocity_control+0x268>)
 8006b42:	edc3 7a06 	vstr	s15, [r3, #24]
 8006b46:	e00a      	b.n	8006b5e <update_velocity_control+0x4e>
	} else {
		prismatic_axis.vel_error = prismatic_axis.command_vel
 8006b48:	4b8b      	ldr	r3, [pc, #556]	@ (8006d78 <update_velocity_control+0x268>)
 8006b4a:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
				- prismatic_axis.kalman_velocity;
 8006b4e:	4b8a      	ldr	r3, [pc, #552]	@ (8006d78 <update_velocity_control+0x268>)
 8006b50:	edd3 7a07 	vldr	s15, [r3, #28]
 8006b54:	ee77 7a67 	vsub.f32	s15, s14, s15
		prismatic_axis.vel_error = prismatic_axis.command_vel
 8006b58:	4b87      	ldr	r3, [pc, #540]	@ (8006d78 <update_velocity_control+0x268>)
 8006b5a:	edc3 7a06 	vstr	s15, [r3, #24]
	}

	prismatic_axis.command_pos = PWM_Satuation(
 8006b5e:	4b86      	ldr	r3, [pc, #536]	@ (8006d78 <update_velocity_control+0x268>)
 8006b60:	edd3 7a06 	vldr	s15, [r3, #24]
 8006b64:	eeb0 0a67 	vmov.f32	s0, s15
 8006b68:	4884      	ldr	r0, [pc, #528]	@ (8006d7c <update_velocity_control+0x26c>)
 8006b6a:	f7fa fb55 	bl	8001218 <PID_CONTROLLER_Compute>
 8006b6e:	eeb0 8a40 	vmov.f32	s16, s0
			PID_CONTROLLER_Compute(&prismatic_velocity_pid,
					prismatic_axis.vel_error), ZGX45RGG_400RPM_Constant.U_max,
 8006b72:	4b83      	ldr	r3, [pc, #524]	@ (8006d80 <update_velocity_control+0x270>)
 8006b74:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	prismatic_axis.command_pos = PWM_Satuation(
 8006b78:	4610      	mov	r0, r2
 8006b7a:	4619      	mov	r1, r3
 8006b7c:	f7f9 ffa2 	bl	8000ac4 <__aeabi_d2iz>
 8006b80:	4606      	mov	r6, r0
			-ZGX45RGG_400RPM_Constant.U_max);
 8006b82:	4b7f      	ldr	r3, [pc, #508]	@ (8006d80 <update_velocity_control+0x270>)
 8006b84:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8006b88:	603a      	str	r2, [r7, #0]
 8006b8a:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8006b8e:	607b      	str	r3, [r7, #4]
	prismatic_axis.command_pos = PWM_Satuation(
 8006b90:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006b94:	f7f9 ff96 	bl	8000ac4 <__aeabi_d2iz>
 8006b98:	4603      	mov	r3, r0
 8006b9a:	4619      	mov	r1, r3
 8006b9c:	4630      	mov	r0, r6
 8006b9e:	eeb0 0a48 	vmov.f32	s0, s16
 8006ba2:	f7fa fad7 	bl	8001154 <PWM_Satuation>
 8006ba6:	ee07 0a90 	vmov	s15, r0
 8006baa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006bae:	4b72      	ldr	r3, [pc, #456]	@ (8006d78 <update_velocity_control+0x268>)
 8006bb0:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

	if (prismatic_axis.trajectory_active) {
 8006bb4:	4b70      	ldr	r3, [pc, #448]	@ (8006d78 <update_velocity_control+0x268>)
 8006bb6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d02c      	beq.n	8006c18 <update_velocity_control+0x108>
		prismatic_axis.ffd = PRISMATIC_MOTOR_FFD_Compute(&prismatic_motor_ffd,
				prismatic_axis.velocity / 1000.0f);
 8006bbe:	4b6e      	ldr	r3, [pc, #440]	@ (8006d78 <update_velocity_control+0x268>)
 8006bc0:	edd3 7a01 	vldr	s15, [r3, #4]
		prismatic_axis.ffd = PRISMATIC_MOTOR_FFD_Compute(&prismatic_motor_ffd,
 8006bc4:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006d84 <update_velocity_control+0x274>
 8006bc8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8006bcc:	eeb0 0a47 	vmov.f32	s0, s14
 8006bd0:	486d      	ldr	r0, [pc, #436]	@ (8006d88 <update_velocity_control+0x278>)
 8006bd2:	f7fa fe3d 	bl	8001850 <PRISMATIC_MOTOR_FFD_Compute>
 8006bd6:	eef0 7a40 	vmov.f32	s15, s0
 8006bda:	4b67      	ldr	r3, [pc, #412]	@ (8006d78 <update_velocity_control+0x268>)
 8006bdc:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
		prismatic_axis.dfd = PRISMATIC_MOTOR_DFD_Compute(&prismatic_motor_dfd,
 8006be0:	4b6a      	ldr	r3, [pc, #424]	@ (8006d8c <update_velocity_control+0x27c>)
 8006be2:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8006be6:	4b6a      	ldr	r3, [pc, #424]	@ (8006d90 <update_velocity_control+0x280>)
 8006be8:	edd3 6a01 	vldr	s13, [r3, #4]
				revolute_encoder.rads, revolute_axis.velocity,
				prismatic_encoder.mm / 1000.0f);
 8006bec:	4b69      	ldr	r3, [pc, #420]	@ (8006d94 <update_velocity_control+0x284>)
 8006bee:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
		prismatic_axis.dfd = PRISMATIC_MOTOR_DFD_Compute(&prismatic_motor_dfd,
 8006bf2:	eddf 5a64 	vldr	s11, [pc, #400]	@ 8006d84 <update_velocity_control+0x274>
 8006bf6:	ee87 6aa5 	vdiv.f32	s12, s15, s11
 8006bfa:	eeb0 1a46 	vmov.f32	s2, s12
 8006bfe:	eef0 0a66 	vmov.f32	s1, s13
 8006c02:	eeb0 0a47 	vmov.f32	s0, s14
 8006c06:	4864      	ldr	r0, [pc, #400]	@ (8006d98 <update_velocity_control+0x288>)
 8006c08:	f7fa feb5 	bl	8001976 <PRISMATIC_MOTOR_DFD_Compute>
 8006c0c:	eef0 7a40 	vmov.f32	s15, s0
 8006c10:	4b59      	ldr	r3, [pc, #356]	@ (8006d78 <update_velocity_control+0x268>)
 8006c12:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
 8006c16:	e007      	b.n	8006c28 <update_velocity_control+0x118>
	} else {
		prismatic_axis.ffd = 0.0f;
 8006c18:	4b57      	ldr	r3, [pc, #348]	@ (8006d78 <update_velocity_control+0x268>)
 8006c1a:	f04f 0200 	mov.w	r2, #0
 8006c1e:	631a      	str	r2, [r3, #48]	@ 0x30
		prismatic_axis.dfd = 0.0f;
 8006c20:	4b55      	ldr	r3, [pc, #340]	@ (8006d78 <update_velocity_control+0x268>)
 8006c22:	f04f 0200 	mov.w	r2, #0
 8006c26:	62da      	str	r2, [r3, #44]	@ 0x2c
	}

	prismatic_axis.command_pos += prismatic_axis.ffd + prismatic_axis.dfd;
 8006c28:	4b53      	ldr	r3, [pc, #332]	@ (8006d78 <update_velocity_control+0x268>)
 8006c2a:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8006c2e:	4b52      	ldr	r3, [pc, #328]	@ (8006d78 <update_velocity_control+0x268>)
 8006c30:	edd3 6a0c 	vldr	s13, [r3, #48]	@ 0x30
 8006c34:	4b50      	ldr	r3, [pc, #320]	@ (8006d78 <update_velocity_control+0x268>)
 8006c36:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8006c3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c3e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006c42:	4b4d      	ldr	r3, [pc, #308]	@ (8006d78 <update_velocity_control+0x268>)
 8006c44:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 8006c48:	4b4b      	ldr	r3, [pc, #300]	@ (8006d78 <update_velocity_control+0x268>)
 8006c4a:	ed93 8a09 	vldr	s16, [r3, #36]	@ 0x24
			ZGX45RGG_400RPM_Constant.U_max, -ZGX45RGG_400RPM_Constant.U_max);
 8006c4e:	4b4c      	ldr	r3, [pc, #304]	@ (8006d80 <update_velocity_control+0x270>)
 8006c50:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 8006c54:	4610      	mov	r0, r2
 8006c56:	4619      	mov	r1, r3
 8006c58:	f7f9 ff34 	bl	8000ac4 <__aeabi_d2iz>
 8006c5c:	4606      	mov	r6, r0
			ZGX45RGG_400RPM_Constant.U_max, -ZGX45RGG_400RPM_Constant.U_max);
 8006c5e:	4b48      	ldr	r3, [pc, #288]	@ (8006d80 <update_velocity_control+0x270>)
 8006c60:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8006c64:	4692      	mov	sl, r2
 8006c66:	f083 4b00 	eor.w	fp, r3, #2147483648	@ 0x80000000
	prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 8006c6a:	4650      	mov	r0, sl
 8006c6c:	4659      	mov	r1, fp
 8006c6e:	f7f9 ff29 	bl	8000ac4 <__aeabi_d2iz>
 8006c72:	4603      	mov	r3, r0
 8006c74:	4619      	mov	r1, r3
 8006c76:	4630      	mov	r0, r6
 8006c78:	eeb0 0a48 	vmov.f32	s0, s16
 8006c7c:	f7fa fa6a 	bl	8001154 <PWM_Satuation>
 8006c80:	ee07 0a90 	vmov	s15, r0
 8006c84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006c88:	4b3b      	ldr	r3, [pc, #236]	@ (8006d78 <update_velocity_control+0x268>)
 8006c8a:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

	if (revolute_axis.trajectory_active) {
 8006c8e:	4b40      	ldr	r3, [pc, #256]	@ (8006d90 <update_velocity_control+0x280>)
 8006c90:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d010      	beq.n	8006cba <update_velocity_control+0x1aa>
		revolute_axis.vel_error = revolute_axis.command_vel
 8006c98:	4b3d      	ldr	r3, [pc, #244]	@ (8006d90 <update_velocity_control+0x280>)
 8006c9a:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
				+ revolute_axis.velocity - revolute_axis.kalman_velocity;
 8006c9e:	4b3c      	ldr	r3, [pc, #240]	@ (8006d90 <update_velocity_control+0x280>)
 8006ca0:	edd3 7a01 	vldr	s15, [r3, #4]
 8006ca4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006ca8:	4b39      	ldr	r3, [pc, #228]	@ (8006d90 <update_velocity_control+0x280>)
 8006caa:	edd3 7a07 	vldr	s15, [r3, #28]
 8006cae:	ee77 7a67 	vsub.f32	s15, s14, s15
		revolute_axis.vel_error = revolute_axis.command_vel
 8006cb2:	4b37      	ldr	r3, [pc, #220]	@ (8006d90 <update_velocity_control+0x280>)
 8006cb4:	edc3 7a06 	vstr	s15, [r3, #24]
 8006cb8:	e00a      	b.n	8006cd0 <update_velocity_control+0x1c0>
	} else {
		revolute_axis.vel_error = revolute_axis.command_vel
 8006cba:	4b35      	ldr	r3, [pc, #212]	@ (8006d90 <update_velocity_control+0x280>)
 8006cbc:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
				- revolute_axis.kalman_velocity;
 8006cc0:	4b33      	ldr	r3, [pc, #204]	@ (8006d90 <update_velocity_control+0x280>)
 8006cc2:	edd3 7a07 	vldr	s15, [r3, #28]
 8006cc6:	ee77 7a67 	vsub.f32	s15, s14, s15
		revolute_axis.vel_error = revolute_axis.command_vel
 8006cca:	4b31      	ldr	r3, [pc, #196]	@ (8006d90 <update_velocity_control+0x280>)
 8006ccc:	edc3 7a06 	vstr	s15, [r3, #24]
	}

	revolute_axis.command_pos = PWM_Satuation(
 8006cd0:	4b2f      	ldr	r3, [pc, #188]	@ (8006d90 <update_velocity_control+0x280>)
 8006cd2:	edd3 7a06 	vldr	s15, [r3, #24]
 8006cd6:	eeb0 0a67 	vmov.f32	s0, s15
 8006cda:	4830      	ldr	r0, [pc, #192]	@ (8006d9c <update_velocity_control+0x28c>)
 8006cdc:	f7fa fa9c 	bl	8001218 <PID_CONTROLLER_Compute>
 8006ce0:	eeb0 8a40 	vmov.f32	s16, s0
			PID_CONTROLLER_Compute(&revolute_velocity_pid,
					revolute_axis.vel_error), ZGX45RGG_150RPM_Constant.U_max,
 8006ce4:	4b2e      	ldr	r3, [pc, #184]	@ (8006da0 <update_velocity_control+0x290>)
 8006ce6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	revolute_axis.command_pos = PWM_Satuation(
 8006cea:	4610      	mov	r0, r2
 8006cec:	4619      	mov	r1, r3
 8006cee:	f7f9 fee9 	bl	8000ac4 <__aeabi_d2iz>
 8006cf2:	4606      	mov	r6, r0
			-ZGX45RGG_150RPM_Constant.U_max);
 8006cf4:	4b2a      	ldr	r3, [pc, #168]	@ (8006da0 <update_velocity_control+0x290>)
 8006cf6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8006cfa:	4690      	mov	r8, r2
 8006cfc:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
	revolute_axis.command_pos = PWM_Satuation(
 8006d00:	4640      	mov	r0, r8
 8006d02:	4649      	mov	r1, r9
 8006d04:	f7f9 fede 	bl	8000ac4 <__aeabi_d2iz>
 8006d08:	4603      	mov	r3, r0
 8006d0a:	4619      	mov	r1, r3
 8006d0c:	4630      	mov	r0, r6
 8006d0e:	eeb0 0a48 	vmov.f32	s0, s16
 8006d12:	f7fa fa1f 	bl	8001154 <PWM_Satuation>
 8006d16:	ee07 0a90 	vmov	s15, r0
 8006d1a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006d1e:	4b1c      	ldr	r3, [pc, #112]	@ (8006d90 <update_velocity_control+0x280>)
 8006d20:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

	if (revolute_axis.trajectory_active) {
 8006d24:	4b1a      	ldr	r3, [pc, #104]	@ (8006d90 <update_velocity_control+0x280>)
 8006d26:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d03e      	beq.n	8006dac <update_velocity_control+0x29c>
		revolute_axis.ffd = REVOLUTE_MOTOR_FFD_Compute(&revolute_motor_ffd,
 8006d2e:	4b18      	ldr	r3, [pc, #96]	@ (8006d90 <update_velocity_control+0x280>)
 8006d30:	edd3 7a01 	vldr	s15, [r3, #4]
 8006d34:	eeb0 0a67 	vmov.f32	s0, s15
 8006d38:	481a      	ldr	r0, [pc, #104]	@ (8006da4 <update_velocity_control+0x294>)
 8006d3a:	f7fa fc0b 	bl	8001554 <REVOLUTE_MOTOR_FFD_Compute>
 8006d3e:	eef0 7a40 	vmov.f32	s15, s0
 8006d42:	4b13      	ldr	r3, [pc, #76]	@ (8006d90 <update_velocity_control+0x280>)
 8006d44:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
				revolute_axis.velocity);
		revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 8006d48:	4b10      	ldr	r3, [pc, #64]	@ (8006d8c <update_velocity_control+0x27c>)
 8006d4a:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
				revolute_encoder.rads, prismatic_encoder.mm / 1000.0f);
 8006d4e:	4b11      	ldr	r3, [pc, #68]	@ (8006d94 <update_velocity_control+0x284>)
 8006d50:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
		revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 8006d54:	ed9f 6a0b 	vldr	s12, [pc, #44]	@ 8006d84 <update_velocity_control+0x274>
 8006d58:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8006d5c:	eef0 0a66 	vmov.f32	s1, s13
 8006d60:	eeb0 0a47 	vmov.f32	s0, s14
 8006d64:	4810      	ldr	r0, [pc, #64]	@ (8006da8 <update_velocity_control+0x298>)
 8006d66:	f7fa fc88 	bl	800167a <REVOLUTE_MOTOR_DFD_Compute>
 8006d6a:	eef0 7a40 	vmov.f32	s15, s0
 8006d6e:	4b08      	ldr	r3, [pc, #32]	@ (8006d90 <update_velocity_control+0x280>)
 8006d70:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
 8006d74:	e034      	b.n	8006de0 <update_velocity_control+0x2d0>
 8006d76:	bf00      	nop
 8006d78:	20000704 	.word	0x20000704
 8006d7c:	20000a64 	.word	0x20000a64
 8006d80:	20000080 	.word	0x20000080
 8006d84:	447a0000 	.word	0x447a0000
 8006d88:	20000b04 	.word	0x20000b04
 8006d8c:	200009e0 	.word	0x200009e0
 8006d90:	20000748 	.word	0x20000748
 8006d94:	20000984 	.word	0x20000984
 8006d98:	20000b08 	.word	0x20000b08
 8006d9c:	20000ab4 	.word	0x20000ab4
 8006da0:	20000000 	.word	0x20000000
 8006da4:	20000b10 	.word	0x20000b10
 8006da8:	20000b14 	.word	0x20000b14
	} else {
		revolute_axis.ffd = 0.0f;
 8006dac:	4b54      	ldr	r3, [pc, #336]	@ (8006f00 <update_velocity_control+0x3f0>)
 8006dae:	f04f 0200 	mov.w	r2, #0
 8006db2:	631a      	str	r2, [r3, #48]	@ 0x30
		revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 8006db4:	4b53      	ldr	r3, [pc, #332]	@ (8006f04 <update_velocity_control+0x3f4>)
 8006db6:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
				revolute_encoder.rads, prismatic_encoder.mm / 1000.0f);
 8006dba:	4b53      	ldr	r3, [pc, #332]	@ (8006f08 <update_velocity_control+0x3f8>)
 8006dbc:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
		revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 8006dc0:	ed9f 6a52 	vldr	s12, [pc, #328]	@ 8006f0c <update_velocity_control+0x3fc>
 8006dc4:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8006dc8:	eef0 0a66 	vmov.f32	s1, s13
 8006dcc:	eeb0 0a47 	vmov.f32	s0, s14
 8006dd0:	484f      	ldr	r0, [pc, #316]	@ (8006f10 <update_velocity_control+0x400>)
 8006dd2:	f7fa fc52 	bl	800167a <REVOLUTE_MOTOR_DFD_Compute>
 8006dd6:	eef0 7a40 	vmov.f32	s15, s0
 8006dda:	4b49      	ldr	r3, [pc, #292]	@ (8006f00 <update_velocity_control+0x3f0>)
 8006ddc:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	}

	static float ffd_filtered = 0.0f;
	static float dfd_filtered = 0.0f;

	ffd_filtered = 0.8f * ffd_filtered + 0.2f * revolute_axis.ffd;
 8006de0:	4b4c      	ldr	r3, [pc, #304]	@ (8006f14 <update_velocity_control+0x404>)
 8006de2:	edd3 7a00 	vldr	s15, [r3]
 8006de6:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 8006f18 <update_velocity_control+0x408>
 8006dea:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006dee:	4b44      	ldr	r3, [pc, #272]	@ (8006f00 <update_velocity_control+0x3f0>)
 8006df0:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8006df4:	eddf 6a49 	vldr	s13, [pc, #292]	@ 8006f1c <update_velocity_control+0x40c>
 8006df8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006dfc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006e00:	4b44      	ldr	r3, [pc, #272]	@ (8006f14 <update_velocity_control+0x404>)
 8006e02:	edc3 7a00 	vstr	s15, [r3]
	dfd_filtered = 0.8f * dfd_filtered + 0.175f * revolute_axis.dfd; //dfd 0.175
 8006e06:	4b46      	ldr	r3, [pc, #280]	@ (8006f20 <update_velocity_control+0x410>)
 8006e08:	edd3 7a00 	vldr	s15, [r3]
 8006e0c:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8006f18 <update_velocity_control+0x408>
 8006e10:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006e14:	4b3a      	ldr	r3, [pc, #232]	@ (8006f00 <update_velocity_control+0x3f0>)
 8006e16:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8006e1a:	eddf 6a42 	vldr	s13, [pc, #264]	@ 8006f24 <update_velocity_control+0x414>
 8006e1e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006e22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006e26:	4b3e      	ldr	r3, [pc, #248]	@ (8006f20 <update_velocity_control+0x410>)
 8006e28:	edc3 7a00 	vstr	s15, [r3]

	revolute_axis.command_pos += 0.01 * (dfd_filtered + ffd_filtered);
 8006e2c:	4b34      	ldr	r3, [pc, #208]	@ (8006f00 <update_velocity_control+0x3f0>)
 8006e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e30:	4618      	mov	r0, r3
 8006e32:	f7f9 fb55 	bl	80004e0 <__aeabi_f2d>
 8006e36:	4680      	mov	r8, r0
 8006e38:	4689      	mov	r9, r1
 8006e3a:	4b39      	ldr	r3, [pc, #228]	@ (8006f20 <update_velocity_control+0x410>)
 8006e3c:	ed93 7a00 	vldr	s14, [r3]
 8006e40:	4b34      	ldr	r3, [pc, #208]	@ (8006f14 <update_velocity_control+0x404>)
 8006e42:	edd3 7a00 	vldr	s15, [r3]
 8006e46:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006e4a:	ee17 0a90 	vmov	r0, s15
 8006e4e:	f7f9 fb47 	bl	80004e0 <__aeabi_f2d>
 8006e52:	a329      	add	r3, pc, #164	@ (adr r3, 8006ef8 <update_velocity_control+0x3e8>)
 8006e54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e58:	f7f9 fb9a 	bl	8000590 <__aeabi_dmul>
 8006e5c:	4602      	mov	r2, r0
 8006e5e:	460b      	mov	r3, r1
 8006e60:	4640      	mov	r0, r8
 8006e62:	4649      	mov	r1, r9
 8006e64:	f7f9 f9de 	bl	8000224 <__adddf3>
 8006e68:	4602      	mov	r2, r0
 8006e6a:	460b      	mov	r3, r1
 8006e6c:	4610      	mov	r0, r2
 8006e6e:	4619      	mov	r1, r3
 8006e70:	f7f9 fe70 	bl	8000b54 <__aeabi_d2f>
 8006e74:	4603      	mov	r3, r0
 8006e76:	4a22      	ldr	r2, [pc, #136]	@ (8006f00 <update_velocity_control+0x3f0>)
 8006e78:	6253      	str	r3, [r2, #36]	@ 0x24

	revolute_axis.command_pos = PWM_Satuation(revolute_axis.command_pos,
 8006e7a:	4b21      	ldr	r3, [pc, #132]	@ (8006f00 <update_velocity_control+0x3f0>)
 8006e7c:	ed93 8a09 	vldr	s16, [r3, #36]	@ 0x24
			ZGX45RGG_150RPM_Constant.U_max, -ZGX45RGG_150RPM_Constant.U_max);
 8006e80:	4b29      	ldr	r3, [pc, #164]	@ (8006f28 <update_velocity_control+0x418>)
 8006e82:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	revolute_axis.command_pos = PWM_Satuation(revolute_axis.command_pos,
 8006e86:	4610      	mov	r0, r2
 8006e88:	4619      	mov	r1, r3
 8006e8a:	f7f9 fe1b 	bl	8000ac4 <__aeabi_d2iz>
 8006e8e:	4606      	mov	r6, r0
			ZGX45RGG_150RPM_Constant.U_max, -ZGX45RGG_150RPM_Constant.U_max);
 8006e90:	4b25      	ldr	r3, [pc, #148]	@ (8006f28 <update_velocity_control+0x418>)
 8006e92:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8006e96:	4614      	mov	r4, r2
 8006e98:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
	revolute_axis.command_pos = PWM_Satuation(revolute_axis.command_pos,
 8006e9c:	4620      	mov	r0, r4
 8006e9e:	4629      	mov	r1, r5
 8006ea0:	f7f9 fe10 	bl	8000ac4 <__aeabi_d2iz>
 8006ea4:	4603      	mov	r3, r0
 8006ea6:	4619      	mov	r1, r3
 8006ea8:	4630      	mov	r0, r6
 8006eaa:	eeb0 0a48 	vmov.f32	s0, s16
 8006eae:	f7fa f951 	bl	8001154 <PWM_Satuation>
 8006eb2:	ee07 0a90 	vmov	s15, r0
 8006eb6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006eba:	4b11      	ldr	r3, [pc, #68]	@ (8006f00 <update_velocity_control+0x3f0>)
 8006ebc:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

	MDXX_set_range(&prismatic_motor, 2000, prismatic_axis.command_pos);
 8006ec0:	4b1a      	ldr	r3, [pc, #104]	@ (8006f2c <update_velocity_control+0x41c>)
 8006ec2:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8006ec6:	eef0 0a67 	vmov.f32	s1, s15
 8006eca:	ed9f 0a19 	vldr	s0, [pc, #100]	@ 8006f30 <update_velocity_control+0x420>
 8006ece:	4819      	ldr	r0, [pc, #100]	@ (8006f34 <update_velocity_control+0x424>)
 8006ed0:	f7fa fa58 	bl	8001384 <MDXX_set_range>
	MDXX_set_range(&revolute_motor, 2000, revolute_axis.command_pos);
 8006ed4:	4b0a      	ldr	r3, [pc, #40]	@ (8006f00 <update_velocity_control+0x3f0>)
 8006ed6:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8006eda:	eef0 0a67 	vmov.f32	s1, s15
 8006ede:	ed9f 0a14 	vldr	s0, [pc, #80]	@ 8006f30 <update_velocity_control+0x420>
 8006ee2:	4815      	ldr	r0, [pc, #84]	@ (8006f38 <update_velocity_control+0x428>)
 8006ee4:	f7fa fa4e 	bl	8001384 <MDXX_set_range>
}
 8006ee8:	bf00      	nop
 8006eea:	370c      	adds	r7, #12
 8006eec:	46bd      	mov	sp, r7
 8006eee:	ecbd 8b02 	vpop	{d8}
 8006ef2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ef6:	bf00      	nop
 8006ef8:	47ae147b 	.word	0x47ae147b
 8006efc:	3f847ae1 	.word	0x3f847ae1
 8006f00:	20000748 	.word	0x20000748
 8006f04:	200009e0 	.word	0x200009e0
 8006f08:	20000984 	.word	0x20000984
 8006f0c:	447a0000 	.word	0x447a0000
 8006f10:	20000b14 	.word	0x20000b14
 8006f14:	200008cc 	.word	0x200008cc
 8006f18:	3f4ccccd 	.word	0x3f4ccccd
 8006f1c:	3e4ccccd 	.word	0x3e4ccccd
 8006f20:	200008d0 	.word	0x200008d0
 8006f24:	3e333333 	.word	0x3e333333
 8006f28:	20000000 	.word	0x20000000
 8006f2c:	20000704 	.word	0x20000704
 8006f30:	44fa0000 	.word	0x44fa0000
 8006f34:	200008ec 	.word	0x200008ec
 8006f38:	20000938 	.word	0x20000938

08006f3c <update_control_loops>:

void update_control_loops(void) {
 8006f3c:	b590      	push	{r4, r7, lr}
 8006f3e:	ed2d 8b02 	vpush	{d8}
 8006f42:	b087      	sub	sp, #28
 8006f44:	af00      	add	r7, sp, #0
	normalized_position = normalize_angle(revolute_encoder.rads);
 8006f46:	4ba7      	ldr	r3, [pc, #668]	@ (80071e4 <update_control_loops+0x2a8>)
 8006f48:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8006f4c:	eeb0 0a67 	vmov.f32	s0, s15
 8006f50:	f7ff f90c 	bl	800616c <normalize_angle>
 8006f54:	eef0 7a40 	vmov.f32	s15, s0
 8006f58:	4ba3      	ldr	r3, [pc, #652]	@ (80071e8 <update_control_loops+0x2ac>)
 8006f5a:	edc3 7a00 	vstr	s15, [r3]

	if (is_emergency_active()) {
 8006f5e:	f000 fe11 	bl	8007b84 <is_emergency_active>
 8006f62:	4603      	mov	r3, r0
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d015      	beq.n	8006f94 <update_control_loops+0x58>
		emergency_stop_all_motors();
 8006f68:	f000 fd5c 	bl	8007a24 <emergency_stop_all_motors>
		prismatic_axis.mm = prismatic_encoder.mm;
 8006f6c:	4b9f      	ldr	r3, [pc, #636]	@ (80071ec <update_control_loops+0x2b0>)
 8006f6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006f70:	4a9f      	ldr	r2, [pc, #636]	@ (80071f0 <update_control_loops+0x2b4>)
 8006f72:	6393      	str	r3, [r2, #56]	@ 0x38
		revolute_axis.deg = UnitConverter_angle(&converter_system,
 8006f74:	4b9c      	ldr	r3, [pc, #624]	@ (80071e8 <update_control_loops+0x2ac>)
 8006f76:	edd3 7a00 	vldr	s15, [r3]
 8006f7a:	220e      	movs	r2, #14
 8006f7c:	210f      	movs	r1, #15
 8006f7e:	eeb0 0a67 	vmov.f32	s0, s15
 8006f82:	489c      	ldr	r0, [pc, #624]	@ (80071f4 <update_control_loops+0x2b8>)
 8006f84:	f7fd fdf8 	bl	8004b78 <UnitConverter_angle>
 8006f88:	eef0 7a40 	vmov.f32	s15, s0
 8006f8c:	4b9a      	ldr	r3, [pc, #616]	@ (80071f8 <update_control_loops+0x2bc>)
 8006f8e:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
				normalized_position, UNIT_RADIAN, UNIT_DEGREE);
		return;
 8006f92:	e33d      	b.n	8007610 <update_control_loops+0x6d4>
	}

	// Handle all homing states except HOMING_REV_TO_ZERO_DEG with direct motor control
	if (homing_active && homing_state != HOMING_REV_TO_ZERO_DEG) {
 8006f94:	4b99      	ldr	r3, [pc, #612]	@ (80071fc <update_control_loops+0x2c0>)
 8006f96:	781b      	ldrb	r3, [r3, #0]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d02d      	beq.n	8006ff8 <update_control_loops+0xbc>
 8006f9c:	4b98      	ldr	r3, [pc, #608]	@ (8007200 <update_control_loops+0x2c4>)
 8006f9e:	781b      	ldrb	r3, [r3, #0]
 8006fa0:	2b07      	cmp	r3, #7
 8006fa2:	d029      	beq.n	8006ff8 <update_control_loops+0xbc>
		update_homing_sequence();
 8006fa4:	f7fe fd36 	bl	8005a14 <update_homing_sequence>
		MDXX_set_range(&prismatic_motor, 2000, prismatic_axis.command_pos);
 8006fa8:	4b91      	ldr	r3, [pc, #580]	@ (80071f0 <update_control_loops+0x2b4>)
 8006faa:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8006fae:	eef0 0a67 	vmov.f32	s1, s15
 8006fb2:	ed9f 0a94 	vldr	s0, [pc, #592]	@ 8007204 <update_control_loops+0x2c8>
 8006fb6:	4894      	ldr	r0, [pc, #592]	@ (8007208 <update_control_loops+0x2cc>)
 8006fb8:	f7fa f9e4 	bl	8001384 <MDXX_set_range>
		MDXX_set_range(&revolute_motor, 2000, revolute_axis.command_pos);
 8006fbc:	4b8e      	ldr	r3, [pc, #568]	@ (80071f8 <update_control_loops+0x2bc>)
 8006fbe:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8006fc2:	eef0 0a67 	vmov.f32	s1, s15
 8006fc6:	ed9f 0a8f 	vldr	s0, [pc, #572]	@ 8007204 <update_control_loops+0x2c8>
 8006fca:	4890      	ldr	r0, [pc, #576]	@ (800720c <update_control_loops+0x2d0>)
 8006fcc:	f7fa f9da 	bl	8001384 <MDXX_set_range>
		prismatic_axis.mm = prismatic_encoder.mm;
 8006fd0:	4b86      	ldr	r3, [pc, #536]	@ (80071ec <update_control_loops+0x2b0>)
 8006fd2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006fd4:	4a86      	ldr	r2, [pc, #536]	@ (80071f0 <update_control_loops+0x2b4>)
 8006fd6:	6393      	str	r3, [r2, #56]	@ 0x38
		revolute_axis.deg = UnitConverter_angle(&converter_system,
 8006fd8:	4b83      	ldr	r3, [pc, #524]	@ (80071e8 <update_control_loops+0x2ac>)
 8006fda:	edd3 7a00 	vldr	s15, [r3]
 8006fde:	220e      	movs	r2, #14
 8006fe0:	210f      	movs	r1, #15
 8006fe2:	eeb0 0a67 	vmov.f32	s0, s15
 8006fe6:	4883      	ldr	r0, [pc, #524]	@ (80071f4 <update_control_loops+0x2b8>)
 8006fe8:	f7fd fdc6 	bl	8004b78 <UnitConverter_angle>
 8006fec:	eef0 7a40 	vmov.f32	s15, s0
 8006ff0:	4b81      	ldr	r3, [pc, #516]	@ (80071f8 <update_control_loops+0x2bc>)
 8006ff2:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
				normalized_position, UNIT_RADIAN, UNIT_DEGREE);
		return;
 8006ff6:	e30b      	b.n	8007610 <update_control_loops+0x6d4>
	}

	// Handle HOMING_REV_TO_ZERO_DEG: use trajectory system + check completion
	if (homing_active && homing_state == HOMING_REV_TO_ZERO_DEG) {
 8006ff8:	4b80      	ldr	r3, [pc, #512]	@ (80071fc <update_control_loops+0x2c0>)
 8006ffa:	781b      	ldrb	r3, [r3, #0]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d01d      	beq.n	800703c <update_control_loops+0x100>
 8007000:	4b7f      	ldr	r3, [pc, #508]	@ (8007200 <update_control_loops+0x2c4>)
 8007002:	781b      	ldrb	r3, [r3, #0]
 8007004:	2b07      	cmp	r3, #7
 8007006:	d119      	bne.n	800703c <update_control_loops+0x100>
		// First, update the homing sequence to handle trajectory start/completion
		update_homing_sequence();
 8007008:	f7fe fd04 	bl	8005a14 <update_homing_sequence>

		// If still in HOMING_REV_TO_ZERO_DEG after update, continue with trajectory control
		if (homing_state == HOMING_REV_TO_ZERO_DEG) {
 800700c:	4b7c      	ldr	r3, [pc, #496]	@ (8007200 <update_control_loops+0x2c4>)
 800700e:	781b      	ldrb	r3, [r3, #0]
 8007010:	2b07      	cmp	r3, #7
 8007012:	d013      	beq.n	800703c <update_control_loops+0x100>
			// Let the trajectory system handle the motion
			// Fall through to the switch statement below
		} else {
			// Homing sequence advanced to next state, return
			prismatic_axis.mm = prismatic_encoder.mm;
 8007014:	4b75      	ldr	r3, [pc, #468]	@ (80071ec <update_control_loops+0x2b0>)
 8007016:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007018:	4a75      	ldr	r2, [pc, #468]	@ (80071f0 <update_control_loops+0x2b4>)
 800701a:	6393      	str	r3, [r2, #56]	@ 0x38
			revolute_axis.deg = UnitConverter_angle(&converter_system,
 800701c:	4b72      	ldr	r3, [pc, #456]	@ (80071e8 <update_control_loops+0x2ac>)
 800701e:	edd3 7a00 	vldr	s15, [r3]
 8007022:	220e      	movs	r2, #14
 8007024:	210f      	movs	r1, #15
 8007026:	eeb0 0a67 	vmov.f32	s0, s15
 800702a:	4872      	ldr	r0, [pc, #456]	@ (80071f4 <update_control_loops+0x2b8>)
 800702c:	f7fd fda4 	bl	8004b78 <UnitConverter_angle>
 8007030:	eef0 7a40 	vmov.f32	s15, s0
 8007034:	4b70      	ldr	r3, [pc, #448]	@ (80071f8 <update_control_loops+0x2bc>)
 8007036:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
					normalized_position, UNIT_RADIAN, UNIT_DEGREE);
			return;
 800703a:	e2e9      	b.n	8007610 <update_control_loops+0x6d4>
		}
	}
	//100 point
	// Modify the J1 update logic in update_control_loops():
	if (j1_active && !j1_in_progress && motion_sequence_state == MOTION_IDLE
 800703c:	4b74      	ldr	r3, [pc, #464]	@ (8007210 <update_control_loops+0x2d4>)
 800703e:	781b      	ldrb	r3, [r3, #0]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d031      	beq.n	80070a8 <update_control_loops+0x16c>
 8007044:	4b73      	ldr	r3, [pc, #460]	@ (8007214 <update_control_loops+0x2d8>)
 8007046:	781b      	ldrb	r3, [r3, #0]
 8007048:	f083 0301 	eor.w	r3, r3, #1
 800704c:	b2db      	uxtb	r3, r3
 800704e:	2b00      	cmp	r3, #0
 8007050:	d02a      	beq.n	80070a8 <update_control_loops+0x16c>
 8007052:	4b71      	ldr	r3, [pc, #452]	@ (8007218 <update_control_loops+0x2dc>)
 8007054:	781b      	ldrb	r3, [r3, #0]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d126      	bne.n	80070a8 <update_control_loops+0x16c>
			&& !word_drawing_active
 800705a:	4b70      	ldr	r3, [pc, #448]	@ (800721c <update_control_loops+0x2e0>)
 800705c:	781b      	ldrb	r3, [r3, #0]
 800705e:	f083 0301 	eor.w	r3, r3, #1
 8007062:	b2db      	uxtb	r3, r3
 8007064:	2b00      	cmp	r3, #0
 8007066:	d01f      	beq.n	80070a8 <update_control_loops+0x16c>
			&& !current_drawing_sequence.sequence_active) {
 8007068:	4b6d      	ldr	r3, [pc, #436]	@ (8007220 <update_control_loops+0x2e4>)
 800706a:	799b      	ldrb	r3, [r3, #6]
 800706c:	f083 0301 	eor.w	r3, r3, #1
 8007070:	b2db      	uxtb	r3, r3
 8007072:	2b00      	cmp	r3, #0
 8007074:	d018      	beq.n	80070a8 <update_control_loops+0x16c>
		j1_in_progress = true;
 8007076:	4b67      	ldr	r3, [pc, #412]	@ (8007214 <update_control_loops+0x2d8>)
 8007078:	2201      	movs	r2, #1
 800707a:	701a      	strb	r2, [r3, #0]
		j1_cycle_count = 0;
 800707c:	4b69      	ldr	r3, [pc, #420]	@ (8007224 <update_control_loops+0x2e8>)
 800707e:	2200      	movs	r2, #0
 8007080:	701a      	strb	r2, [r3, #0]
		j1_going_to_target = true;
 8007082:	4b69      	ldr	r3, [pc, #420]	@ (8007228 <update_control_loops+0x2ec>)
 8007084:	2201      	movs	r2, #1
 8007086:	701a      	strb	r2, [r3, #0]
		j1_pen_down_complete = false;
 8007088:	4b68      	ldr	r3, [pc, #416]	@ (800722c <update_control_loops+0x2f0>)
 800708a:	2200      	movs	r2, #0
 800708c:	701a      	strb	r2, [r3, #0]
		j1_pen_delay = 0;  // Reset delay counter
 800708e:	4b68      	ldr	r3, [pc, #416]	@ (8007230 <update_control_loops+0x2f4>)
 8007090:	2200      	movs	r2, #0
 8007092:	601a      	str	r2, [r3, #0]
		start_combined_trajectory(J1_TARGET_PRIS, J1_TARGET_REV);
 8007094:	eddf 7a67 	vldr	s15, [pc, #412]	@ 8007234 <update_control_loops+0x2f8>
 8007098:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 8007238 <update_control_loops+0x2fc>
 800709c:	eef0 0a47 	vmov.f32	s1, s14
 80070a0:	eeb0 0a67 	vmov.f32	s0, s15
 80070a4:	f7ff f9d6 	bl	8006454 <start_combined_trajectory>
	}

	// 2)  sequence  motion  (idle)   state machine 
	if (j1_in_progress && motion_sequence_state == MOTION_IDLE) {
 80070a8:	4b5a      	ldr	r3, [pc, #360]	@ (8007214 <update_control_loops+0x2d8>)
 80070aa:	781b      	ldrb	r3, [r3, #0]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d05d      	beq.n	800716c <update_control_loops+0x230>
 80070b0:	4b59      	ldr	r3, [pc, #356]	@ (8007218 <update_control_loops+0x2dc>)
 80070b2:	781b      	ldrb	r3, [r3, #0]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d159      	bne.n	800716c <update_control_loops+0x230>
		if (j1_going_to_target) {
 80070b8:	4b5b      	ldr	r3, [pc, #364]	@ (8007228 <update_control_loops+0x2ec>)
 80070ba:	781b      	ldrb	r3, [r3, #0]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d026      	beq.n	800710e <update_control_loops+0x1d2>
			// At target position - handle pen down
			if (!j1_pen_down_complete) {
 80070c0:	4b5a      	ldr	r3, [pc, #360]	@ (800722c <update_control_loops+0x2f0>)
 80070c2:	781b      	ldrb	r3, [r3, #0]
 80070c4:	f083 0301 	eor.w	r3, r3, #1
 80070c8:	b2db      	uxtb	r3, r3
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d007      	beq.n	80070de <update_control_loops+0x1a2>
				plotter_pen_down();  // Actually put pen down
 80070ce:	f002 feb1 	bl	8009e34 <plotter_pen_down>
				j1_pen_down_complete = true;
 80070d2:	4b56      	ldr	r3, [pc, #344]	@ (800722c <update_control_loops+0x2f0>)
 80070d4:	2201      	movs	r2, #1
 80070d6:	701a      	strb	r2, [r3, #0]
				j1_pen_delay = 0;
 80070d8:	4b55      	ldr	r3, [pc, #340]	@ (8007230 <update_control_loops+0x2f4>)
 80070da:	2200      	movs	r2, #0
 80070dc:	601a      	str	r2, [r3, #0]
			}

			// Wait for pen down delay
			j1_pen_delay++;
 80070de:	4b54      	ldr	r3, [pc, #336]	@ (8007230 <update_control_loops+0x2f4>)
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	3301      	adds	r3, #1
 80070e4:	4a52      	ldr	r2, [pc, #328]	@ (8007230 <update_control_loops+0x2f4>)
 80070e6:	6013      	str	r3, [r2, #0]
			if (j1_pen_delay >= 250) {
 80070e8:	4b51      	ldr	r3, [pc, #324]	@ (8007230 <update_control_loops+0x2f4>)
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	2bf9      	cmp	r3, #249	@ 0xf9
 80070ee:	d93d      	bls.n	800716c <update_control_loops+0x230>
				j1_pen_delay = 0;
 80070f0:	4b4f      	ldr	r3, [pc, #316]	@ (8007230 <update_control_loops+0x2f4>)
 80070f2:	2200      	movs	r2, #0
 80070f4:	601a      	str	r2, [r3, #0]
				j1_going_to_target = false;
 80070f6:	4b4c      	ldr	r3, [pc, #304]	@ (8007228 <update_control_loops+0x2ec>)
 80070f8:	2200      	movs	r2, #0
 80070fa:	701a      	strb	r2, [r3, #0]
				plotter_pen_up();  // Lift pen before returning
 80070fc:	f002 fe8a 	bl	8009e14 <plotter_pen_up>
				// Return to 0,0
				start_combined_trajectory(0.0f, 0.0f);
 8007100:	eddf 0a4e 	vldr	s1, [pc, #312]	@ 800723c <update_control_loops+0x300>
 8007104:	ed9f 0a4d 	vldr	s0, [pc, #308]	@ 800723c <update_control_loops+0x300>
 8007108:	f7ff f9a4 	bl	8006454 <start_combined_trajectory>
 800710c:	e02e      	b.n	800716c <update_control_loops+0x230>
			}
		} else {
			// Returned to origin - prepare for next cycle or finish
			j1_pen_down_complete = false;
 800710e:	4b47      	ldr	r3, [pc, #284]	@ (800722c <update_control_loops+0x2f0>)
 8007110:	2200      	movs	r2, #0
 8007112:	701a      	strb	r2, [r3, #0]
			j1_cycle_count++;
 8007114:	4b43      	ldr	r3, [pc, #268]	@ (8007224 <update_control_loops+0x2e8>)
 8007116:	781b      	ldrb	r3, [r3, #0]
 8007118:	3301      	adds	r3, #1
 800711a:	b2da      	uxtb	r2, r3
 800711c:	4b41      	ldr	r3, [pc, #260]	@ (8007224 <update_control_loops+0x2e8>)
 800711e:	701a      	strb	r2, [r3, #0]

			if (j1_cycle_count < 10) {
 8007120:	4b40      	ldr	r3, [pc, #256]	@ (8007224 <update_control_loops+0x2e8>)
 8007122:	781b      	ldrb	r3, [r3, #0]
 8007124:	2b09      	cmp	r3, #9
 8007126:	d810      	bhi.n	800714a <update_control_loops+0x20e>
				// Continue to next cycle
				j1_going_to_target = true;
 8007128:	4b3f      	ldr	r3, [pc, #252]	@ (8007228 <update_control_loops+0x2ec>)
 800712a:	2201      	movs	r2, #1
 800712c:	701a      	strb	r2, [r3, #0]
				j1_pen_delay = 0;  // Reset delay for next cycle
 800712e:	4b40      	ldr	r3, [pc, #256]	@ (8007230 <update_control_loops+0x2f4>)
 8007130:	2200      	movs	r2, #0
 8007132:	601a      	str	r2, [r3, #0]
				start_combined_trajectory(J1_TARGET_PRIS, J1_TARGET_REV);
 8007134:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 8007234 <update_control_loops+0x2f8>
 8007138:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8007238 <update_control_loops+0x2fc>
 800713c:	eef0 0a47 	vmov.f32	s1, s14
 8007140:	eeb0 0a67 	vmov.f32	s0, s15
 8007144:	f7ff f986 	bl	8006454 <start_combined_trajectory>
 8007148:	e010      	b.n	800716c <update_control_loops+0x230>
			} else {
				// All 10 cycles complete - clean up
				j1_active = false;
 800714a:	4b31      	ldr	r3, [pc, #196]	@ (8007210 <update_control_loops+0x2d4>)
 800714c:	2200      	movs	r2, #0
 800714e:	701a      	strb	r2, [r3, #0]
				j1_in_progress = false;
 8007150:	4b30      	ldr	r3, [pc, #192]	@ (8007214 <update_control_loops+0x2d8>)
 8007152:	2200      	movs	r2, #0
 8007154:	701a      	strb	r2, [r3, #0]
				j1_cycle_count = 0;
 8007156:	4b33      	ldr	r3, [pc, #204]	@ (8007224 <update_control_loops+0x2e8>)
 8007158:	2200      	movs	r2, #0
 800715a:	701a      	strb	r2, [r3, #0]
				j1_pen_down_complete = false;
 800715c:	4b33      	ldr	r3, [pc, #204]	@ (800722c <update_control_loops+0x2f0>)
 800715e:	2200      	movs	r2, #0
 8007160:	701a      	strb	r2, [r3, #0]
				j1_pen_delay = 0;
 8007162:	4b33      	ldr	r3, [pc, #204]	@ (8007230 <update_control_loops+0x2f4>)
 8007164:	2200      	movs	r2, #0
 8007166:	601a      	str	r2, [r3, #0]
				plotter_pen_up();  // Ensure pen is up at end
 8007168:	f002 fe54 	bl	8009e14 <plotter_pen_up>
			}
		}
	}

	// Motion sequence handling
	switch (motion_sequence_state) {
 800716c:	4b2a      	ldr	r3, [pc, #168]	@ (8007218 <update_control_loops+0x2dc>)
 800716e:	781b      	ldrb	r3, [r3, #0]
 8007170:	3b01      	subs	r3, #1
 8007172:	2b05      	cmp	r3, #5
 8007174:	f200 8234 	bhi.w	80075e0 <update_control_loops+0x6a4>
 8007178:	a201      	add	r2, pc, #4	@ (adr r2, 8007180 <update_control_loops+0x244>)
 800717a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800717e:	bf00      	nop
 8007180:	08007199 	.word	0x08007199
 8007184:	080075e1 	.word	0x080075e1
 8007188:	080075e1 	.word	0x080075e1
 800718c:	0800724d 	.word	0x0800724d
 8007190:	0800757d 	.word	0x0800757d
 8007194:	080075d9 	.word	0x080075d9
	case MOTION_PEN_UP_DELAY:
		if (++motion_delay_timer >= 500) {
 8007198:	4b29      	ldr	r3, [pc, #164]	@ (8007240 <update_control_loops+0x304>)
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	3301      	adds	r3, #1
 800719e:	4a28      	ldr	r2, [pc, #160]	@ (8007240 <update_control_loops+0x304>)
 80071a0:	6013      	str	r3, [r2, #0]
 80071a2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80071a6:	f0c0 821d 	bcc.w	80075e4 <update_control_loops+0x6a8>
			//  sync motion   homing
			if (current_drawing_sequence.sequence_active && drawing_pen_state) {
 80071aa:	4b1d      	ldr	r3, [pc, #116]	@ (8007220 <update_control_loops+0x2e4>)
 80071ac:	799b      	ldrb	r3, [r3, #6]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d005      	beq.n	80071be <update_control_loops+0x282>
 80071b2:	4b24      	ldr	r3, [pc, #144]	@ (8007244 <update_control_loops+0x308>)
 80071b4:	781b      	ldrb	r3, [r3, #0]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d001      	beq.n	80071be <update_control_loops+0x282>
				plotter_pen_down();
 80071ba:	f002 fe3b 	bl	8009e34 <plotter_pen_down>
			}
			if (!sync_motion_active) {
 80071be:	4b22      	ldr	r3, [pc, #136]	@ (8007248 <update_control_loops+0x30c>)
 80071c0:	781b      	ldrb	r3, [r3, #0]
 80071c2:	f083 0301 	eor.w	r3, r3, #1
 80071c6:	b2db      	uxtb	r3, r3
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d007      	beq.n	80071dc <update_control_loops+0x2a0>
				prismatic_axis.trajectory_active = true;
 80071cc:	4b08      	ldr	r3, [pc, #32]	@ (80071f0 <update_control_loops+0x2b4>)
 80071ce:	2201      	movs	r2, #1
 80071d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
				revolute_axis.trajectory_active = true;
 80071d4:	4b08      	ldr	r3, [pc, #32]	@ (80071f8 <update_control_loops+0x2bc>)
 80071d6:	2201      	movs	r2, #1
 80071d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
			}
			motion_sequence_state = MOTION_BOTH_AXES_ACTIVE;
 80071dc:	4b0e      	ldr	r3, [pc, #56]	@ (8007218 <update_control_loops+0x2dc>)
 80071de:	2204      	movs	r2, #4
 80071e0:	701a      	strb	r2, [r3, #0]
		}
		break;
 80071e2:	e1ff      	b.n	80075e4 <update_control_loops+0x6a8>
 80071e4:	200009e0 	.word	0x200009e0
 80071e8:	200007fc 	.word	0x200007fc
 80071ec:	20000984 	.word	0x20000984
 80071f0:	20000704 	.word	0x20000704
 80071f4:	20000d78 	.word	0x20000d78
 80071f8:	20000748 	.word	0x20000748
 80071fc:	200007eb 	.word	0x200007eb
 8007200:	200007ea 	.word	0x200007ea
 8007204:	44fa0000 	.word	0x44fa0000
 8007208:	200008ec 	.word	0x200008ec
 800720c:	20000938 	.word	0x20000938
 8007210:	20000899 	.word	0x20000899
 8007214:	2000089a 	.word	0x2000089a
 8007218:	2000078c 	.word	0x2000078c
 800721c:	200008c8 	.word	0x200008c8
 8007220:	200008b4 	.word	0x200008b4
 8007224:	20000898 	.word	0x20000898
 8007228:	20000335 	.word	0x20000335
 800722c:	200007ec 	.word	0x200007ec
 8007230:	20000804 	.word	0x20000804
 8007234:	43480000 	.word	0x43480000
 8007238:	42b40000 	.word	0x42b40000
 800723c:	00000000 	.word	0x00000000
 8007240:	200007e0 	.word	0x200007e0
 8007244:	200008c0 	.word	0x200008c0
 8007248:	200008b0 	.word	0x200008b0

	case MOTION_BOTH_AXES_ACTIVE: {
		bool motion_finished = false;
 800724c:	2300      	movs	r3, #0
 800724e:	75fb      	strb	r3, [r7, #23]

		static float last_pris_pos_sync = -999999.0f;
		static float last_rev_pos_sync = -999999.0f;
		static bool last_sync_active = false;

		if (sync_motion_active) {
 8007250:	4b65      	ldr	r3, [pc, #404]	@ (80073e8 <update_control_loops+0x4ac>)
 8007252:	781b      	ldrb	r3, [r3, #0]
 8007254:	2b00      	cmp	r3, #0
 8007256:	f000 80e7 	beq.w	8007428 <update_control_loops+0x4ec>
			// Time-synchronized motion
			sync_start_time += 0.001f; // Assuming 1ms control loop
 800725a:	4b64      	ldr	r3, [pc, #400]	@ (80073ec <update_control_loops+0x4b0>)
 800725c:	edd3 7a00 	vldr	s15, [r3]
 8007260:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 80073f0 <update_control_loops+0x4b4>
 8007264:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007268:	4b60      	ldr	r3, [pc, #384]	@ (80073ec <update_control_loops+0x4b0>)
 800726a:	edc3 7a00 	vstr	s15, [r3]

			float progress = sync_start_time / sync_total_time;
 800726e:	4b5f      	ldr	r3, [pc, #380]	@ (80073ec <update_control_loops+0x4b0>)
 8007270:	edd3 6a00 	vldr	s13, [r3]
 8007274:	4b5f      	ldr	r3, [pc, #380]	@ (80073f4 <update_control_loops+0x4b8>)
 8007276:	ed93 7a00 	vldr	s14, [r3]
 800727a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800727e:	edc7 7a04 	vstr	s15, [r7, #16]
			if (progress >= 1.0f) {
 8007282:	edd7 7a04 	vldr	s15, [r7, #16]
 8007286:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800728a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800728e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007292:	db04      	blt.n	800729e <update_control_loops+0x362>
				progress = 1.0f;
 8007294:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8007298:	613b      	str	r3, [r7, #16]
				motion_finished = true;
 800729a:	2301      	movs	r3, #1
 800729c:	75fb      	strb	r3, [r7, #23]
			}

			// Apply smooth S-curve to progress for better motion profile
			float smooth_progress = progress * progress
 800729e:	edd7 7a04 	vldr	s15, [r7, #16]
 80072a2:	ee27 7aa7 	vmul.f32	s14, s15, s15
					* (3.0f - 2.0f * progress); // Smoothstep function
 80072a6:	edd7 7a04 	vldr	s15, [r7, #16]
 80072aa:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80072ae:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 80072b2:	ee76 7ae7 	vsub.f32	s15, s13, s15
			float smooth_progress = progress * progress
 80072b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072ba:	edc7 7a03 	vstr	s15, [r7, #12]

			// Calculate synchronized positions
			if (!(homing_active && homing_state == HOMING_REV_TO_ZERO_DEG)) {
 80072be:	4b4e      	ldr	r3, [pc, #312]	@ (80073f8 <update_control_loops+0x4bc>)
 80072c0:	781b      	ldrb	r3, [r3, #0]
 80072c2:	f083 0301 	eor.w	r3, r3, #1
 80072c6:	b2db      	uxtb	r3, r3
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d103      	bne.n	80072d4 <update_control_loops+0x398>
 80072cc:	4b4b      	ldr	r3, [pc, #300]	@ (80073fc <update_control_loops+0x4c0>)
 80072ce:	781b      	ldrb	r3, [r3, #0]
 80072d0:	2b07      	cmp	r3, #7
 80072d2:	d035      	beq.n	8007340 <update_control_loops+0x404>
				// Prismatic axis synchronized position
				prismatic_axis.position = prismatic_axis.initial_pos
 80072d4:	4b4a      	ldr	r3, [pc, #296]	@ (8007400 <update_control_loops+0x4c4>)
 80072d6:	ed93 7a03 	vldr	s14, [r3, #12]
						+ (prismatic_axis.target_pos
 80072da:	4b49      	ldr	r3, [pc, #292]	@ (8007400 <update_control_loops+0x4c4>)
 80072dc:	edd3 6a04 	vldr	s13, [r3, #16]
								- prismatic_axis.initial_pos) * smooth_progress;
 80072e0:	4b47      	ldr	r3, [pc, #284]	@ (8007400 <update_control_loops+0x4c4>)
 80072e2:	edd3 7a03 	vldr	s15, [r3, #12]
 80072e6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80072ea:	edd7 7a03 	vldr	s15, [r7, #12]
 80072ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
						+ (prismatic_axis.target_pos
 80072f2:	ee77 7a27 	vadd.f32	s15, s14, s15
				prismatic_axis.position = prismatic_axis.initial_pos
 80072f6:	4b42      	ldr	r3, [pc, #264]	@ (8007400 <update_control_loops+0x4c4>)
 80072f8:	edc3 7a00 	vstr	s15, [r3]

				// Calculate velocity (derivative of position)
				// FIX: Use instance-specific variables instead of static
				if (!last_sync_active) {
 80072fc:	4b41      	ldr	r3, [pc, #260]	@ (8007404 <update_control_loops+0x4c8>)
 80072fe:	781b      	ldrb	r3, [r3, #0]
 8007300:	f083 0301 	eor.w	r3, r3, #1
 8007304:	b2db      	uxtb	r3, r3
 8007306:	2b00      	cmp	r3, #0
 8007308:	d007      	beq.n	800731a <update_control_loops+0x3de>
					last_pris_pos_sync = prismatic_axis.position;
 800730a:	4b3d      	ldr	r3, [pc, #244]	@ (8007400 <update_control_loops+0x4c4>)
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	4a3e      	ldr	r2, [pc, #248]	@ (8007408 <update_control_loops+0x4cc>)
 8007310:	6013      	str	r3, [r2, #0]
					last_rev_pos_sync = revolute_axis.position;
 8007312:	4b3e      	ldr	r3, [pc, #248]	@ (800740c <update_control_loops+0x4d0>)
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	4a3e      	ldr	r2, [pc, #248]	@ (8007410 <update_control_loops+0x4d4>)
 8007318:	6013      	str	r3, [r2, #0]
				}
				prismatic_axis.velocity = (prismatic_axis.position
 800731a:	4b39      	ldr	r3, [pc, #228]	@ (8007400 <update_control_loops+0x4c4>)
 800731c:	ed93 7a00 	vldr	s14, [r3]
						- last_pris_pos_sync) / 0.001f; // mm/s
 8007320:	4b39      	ldr	r3, [pc, #228]	@ (8007408 <update_control_loops+0x4cc>)
 8007322:	edd3 7a00 	vldr	s15, [r3]
 8007326:	ee37 7a67 	vsub.f32	s14, s14, s15
 800732a:	eddf 6a31 	vldr	s13, [pc, #196]	@ 80073f0 <update_control_loops+0x4b4>
 800732e:	eec7 7a26 	vdiv.f32	s15, s14, s13
				prismatic_axis.velocity = (prismatic_axis.position
 8007332:	4b33      	ldr	r3, [pc, #204]	@ (8007400 <update_control_loops+0x4c4>)
 8007334:	edc3 7a01 	vstr	s15, [r3, #4]
				last_pris_pos_sync = prismatic_axis.position;
 8007338:	4b31      	ldr	r3, [pc, #196]	@ (8007400 <update_control_loops+0x4c4>)
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	4a32      	ldr	r2, [pc, #200]	@ (8007408 <update_control_loops+0x4cc>)
 800733e:	6013      	str	r3, [r2, #0]
			}

			// Revolute axis synchronized position
			revolute_axis.position = revolute_axis.initial_pos
 8007340:	4b32      	ldr	r3, [pc, #200]	@ (800740c <update_control_loops+0x4d0>)
 8007342:	ed93 7a03 	vldr	s14, [r3, #12]
					+ (revolute_axis.target_pos - revolute_axis.initial_pos)
 8007346:	4b31      	ldr	r3, [pc, #196]	@ (800740c <update_control_loops+0x4d0>)
 8007348:	edd3 6a04 	vldr	s13, [r3, #16]
 800734c:	4b2f      	ldr	r3, [pc, #188]	@ (800740c <update_control_loops+0x4d0>)
 800734e:	edd3 7a03 	vldr	s15, [r3, #12]
 8007352:	ee76 6ae7 	vsub.f32	s13, s13, s15
							* smooth_progress;
 8007356:	edd7 7a03 	vldr	s15, [r7, #12]
 800735a:	ee66 7aa7 	vmul.f32	s15, s13, s15
					+ (revolute_axis.target_pos - revolute_axis.initial_pos)
 800735e:	ee77 7a27 	vadd.f32	s15, s14, s15
			revolute_axis.position = revolute_axis.initial_pos
 8007362:	4b2a      	ldr	r3, [pc, #168]	@ (800740c <update_control_loops+0x4d0>)
 8007364:	edc3 7a00 	vstr	s15, [r3]

			// Calculate velocity (derivative of position)
			// Initialize to impossible value
			if (last_rev_pos_sync == -999999.0f) {
 8007368:	4b29      	ldr	r3, [pc, #164]	@ (8007410 <update_control_loops+0x4d4>)
 800736a:	edd3 7a00 	vldr	s15, [r3]
 800736e:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8007414 <update_control_loops+0x4d8>
 8007372:	eef4 7a47 	vcmp.f32	s15, s14
 8007376:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800737a:	d103      	bne.n	8007384 <update_control_loops+0x448>
				last_rev_pos_sync = revolute_axis.position;
 800737c:	4b23      	ldr	r3, [pc, #140]	@ (800740c <update_control_loops+0x4d0>)
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	4a23      	ldr	r2, [pc, #140]	@ (8007410 <update_control_loops+0x4d4>)
 8007382:	6013      	str	r3, [r2, #0]
			}
			revolute_axis.velocity =
					(revolute_axis.position - last_rev_pos_sync) / 0.001f; // rad/s
 8007384:	4b21      	ldr	r3, [pc, #132]	@ (800740c <update_control_loops+0x4d0>)
 8007386:	ed93 7a00 	vldr	s14, [r3]
 800738a:	4b21      	ldr	r3, [pc, #132]	@ (8007410 <update_control_loops+0x4d4>)
 800738c:	edd3 7a00 	vldr	s15, [r3]
 8007390:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007394:	eddf 6a16 	vldr	s13, [pc, #88]	@ 80073f0 <update_control_loops+0x4b4>
 8007398:	eec7 7a26 	vdiv.f32	s15, s14, s13
			revolute_axis.velocity =
 800739c:	4b1b      	ldr	r3, [pc, #108]	@ (800740c <update_control_loops+0x4d0>)
 800739e:	edc3 7a01 	vstr	s15, [r3, #4]
			last_rev_pos_sync = revolute_axis.position;
 80073a2:	4b1a      	ldr	r3, [pc, #104]	@ (800740c <update_control_loops+0x4d0>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	4a1a      	ldr	r2, [pc, #104]	@ (8007410 <update_control_loops+0x4d4>)
 80073a8:	6013      	str	r3, [r2, #0]

			if (motion_finished) {
 80073aa:	7dfb      	ldrb	r3, [r7, #23]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	f000 80e0 	beq.w	8007572 <update_control_loops+0x636>
				// Motion completed
				prismatic_axis.position = prismatic_encoder.mm;
 80073b2:	4b19      	ldr	r3, [pc, #100]	@ (8007418 <update_control_loops+0x4dc>)
 80073b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80073b6:	4a12      	ldr	r2, [pc, #72]	@ (8007400 <update_control_loops+0x4c4>)
 80073b8:	6013      	str	r3, [r2, #0]
				revolute_axis.position = revolute_encoder.rads;
 80073ba:	4b18      	ldr	r3, [pc, #96]	@ (800741c <update_control_loops+0x4e0>)
 80073bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073be:	4a13      	ldr	r2, [pc, #76]	@ (800740c <update_control_loops+0x4d0>)
 80073c0:	6013      	str	r3, [r2, #0]
				prismatic_axis.velocity = 0.0f;
 80073c2:	4b0f      	ldr	r3, [pc, #60]	@ (8007400 <update_control_loops+0x4c4>)
 80073c4:	f04f 0200 	mov.w	r2, #0
 80073c8:	605a      	str	r2, [r3, #4]
				revolute_axis.velocity = 0.0f;
 80073ca:	4b10      	ldr	r3, [pc, #64]	@ (800740c <update_control_loops+0x4d0>)
 80073cc:	f04f 0200 	mov.w	r2, #0
 80073d0:	605a      	str	r2, [r3, #4]

				sync_motion_active = false;
 80073d2:	4b05      	ldr	r3, [pc, #20]	@ (80073e8 <update_control_loops+0x4ac>)
 80073d4:	2200      	movs	r2, #0
 80073d6:	701a      	strb	r2, [r3, #0]
				motion_delay_timer = 0;
 80073d8:	4b11      	ldr	r3, [pc, #68]	@ (8007420 <update_control_loops+0x4e4>)
 80073da:	2200      	movs	r2, #0
 80073dc:	601a      	str	r2, [r3, #0]
				motion_sequence_state = MOTION_PEN_DOWN_DELAY;
 80073de:	4b11      	ldr	r3, [pc, #68]	@ (8007424 <update_control_loops+0x4e8>)
 80073e0:	2205      	movs	r2, #5
 80073e2:	701a      	strb	r2, [r3, #0]
 80073e4:	e0c5      	b.n	8007572 <update_control_loops+0x636>
 80073e6:	bf00      	nop
 80073e8:	200008b0 	.word	0x200008b0
 80073ec:	200008a8 	.word	0x200008a8
 80073f0:	3a83126f 	.word	0x3a83126f
 80073f4:	200008ac 	.word	0x200008ac
 80073f8:	200007eb 	.word	0x200007eb
 80073fc:	200007ea 	.word	0x200007ea
 8007400:	20000704 	.word	0x20000704
 8007404:	200008d4 	.word	0x200008d4
 8007408:	200005b4 	.word	0x200005b4
 800740c:	20000748 	.word	0x20000748
 8007410:	200005b8 	.word	0x200005b8
 8007414:	c97423f0 	.word	0xc97423f0
 8007418:	20000984 	.word	0x20000984
 800741c:	200009e0 	.word	0x200009e0
 8007420:	200007e0 	.word	0x200007e0
 8007424:	2000078c 	.word	0x2000078c
			}

		} else {
			// Handle prismatic axis (skip if in homing mode)
			if (!(homing_active && homing_state == HOMING_REV_TO_ZERO_DEG)) {
 8007428:	4b7c      	ldr	r3, [pc, #496]	@ (800761c <update_control_loops+0x6e0>)
 800742a:	781b      	ldrb	r3, [r3, #0]
 800742c:	f083 0301 	eor.w	r3, r3, #1
 8007430:	b2db      	uxtb	r3, r3
 8007432:	2b00      	cmp	r3, #0
 8007434:	d103      	bne.n	800743e <update_control_loops+0x502>
 8007436:	4b7a      	ldr	r3, [pc, #488]	@ (8007620 <update_control_loops+0x6e4>)
 8007438:	781b      	ldrb	r3, [r3, #0]
 800743a:	2b07      	cmp	r3, #7
 800743c:	d045      	beq.n	80074ca <update_control_loops+0x58e>
				if (prismatic_axis.trajectory_active && !prisEva.isFinised) {
 800743e:	4b79      	ldr	r3, [pc, #484]	@ (8007624 <update_control_loops+0x6e8>)
 8007440:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8007444:	2b00      	cmp	r3, #0
 8007446:	d040      	beq.n	80074ca <update_control_loops+0x58e>
 8007448:	4b77      	ldr	r3, [pc, #476]	@ (8007628 <update_control_loops+0x6ec>)
 800744a:	7c1b      	ldrb	r3, [r3, #16]
 800744c:	f083 0301 	eor.w	r3, r3, #1
 8007450:	b2db      	uxtb	r3, r3
 8007452:	2b00      	cmp	r3, #0
 8007454:	d039      	beq.n	80074ca <update_control_loops+0x58e>
					Trapezoidal_Evaluated(&prisGen, &prisEva,
 8007456:	4b73      	ldr	r3, [pc, #460]	@ (8007624 <update_control_loops+0x6e8>)
 8007458:	ed93 8a03 	vldr	s16, [r3, #12]
 800745c:	4b71      	ldr	r3, [pc, #452]	@ (8007624 <update_control_loops+0x6e8>)
 800745e:	edd3 8a04 	vldr	s17, [r3, #16]
							prismatic_axis.initial_pos,
							prismatic_axis.target_pos,
							ZGX45RGG_400RPM_Constant.traject_sd_max,
 8007462:	4b72      	ldr	r3, [pc, #456]	@ (800762c <update_control_loops+0x6f0>)
 8007464:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	@ 0x70
					Trapezoidal_Evaluated(&prisGen, &prisEva,
 8007468:	4610      	mov	r0, r2
 800746a:	4619      	mov	r1, r3
 800746c:	f7f9 fb72 	bl	8000b54 <__aeabi_d2f>
 8007470:	4604      	mov	r4, r0
							ZGX45RGG_400RPM_Constant.traject_sdd_max);
 8007472:	4b6e      	ldr	r3, [pc, #440]	@ (800762c <update_control_loops+0x6f0>)
 8007474:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	@ 0x78
					Trapezoidal_Evaluated(&prisGen, &prisEva,
 8007478:	4610      	mov	r0, r2
 800747a:	4619      	mov	r1, r3
 800747c:	f7f9 fb6a 	bl	8000b54 <__aeabi_d2f>
 8007480:	4603      	mov	r3, r0
 8007482:	ee01 3a90 	vmov	s3, r3
 8007486:	ee01 4a10 	vmov	s2, r4
 800748a:	eef0 0a68 	vmov.f32	s1, s17
 800748e:	eeb0 0a48 	vmov.f32	s0, s16
 8007492:	4965      	ldr	r1, [pc, #404]	@ (8007628 <update_control_loops+0x6ec>)
 8007494:	4866      	ldr	r0, [pc, #408]	@ (8007630 <update_control_loops+0x6f4>)
 8007496:	f7fc ffd7 	bl	8004448 <Trapezoidal_Evaluated>

					prismatic_axis.position = prisEva.setposition;
 800749a:	4b63      	ldr	r3, [pc, #396]	@ (8007628 <update_control_loops+0x6ec>)
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	4a61      	ldr	r2, [pc, #388]	@ (8007624 <update_control_loops+0x6e8>)
 80074a0:	6013      	str	r3, [r2, #0]
					prismatic_axis.velocity = prisEva.setvelocity;
 80074a2:	4b61      	ldr	r3, [pc, #388]	@ (8007628 <update_control_loops+0x6ec>)
 80074a4:	685b      	ldr	r3, [r3, #4]
 80074a6:	4a5f      	ldr	r2, [pc, #380]	@ (8007624 <update_control_loops+0x6e8>)
 80074a8:	6053      	str	r3, [r2, #4]

					if (prisEva.isFinised) {
 80074aa:	4b5f      	ldr	r3, [pc, #380]	@ (8007628 <update_control_loops+0x6ec>)
 80074ac:	7c1b      	ldrb	r3, [r3, #16]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d00b      	beq.n	80074ca <update_control_loops+0x58e>
						prismatic_axis.trajectory_active = false;
 80074b2:	4b5c      	ldr	r3, [pc, #368]	@ (8007624 <update_control_loops+0x6e8>)
 80074b4:	2200      	movs	r2, #0
 80074b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
//						prismatic_axis.position = prisEva.setposition;
						prismatic_axis.position = prismatic_encoder.mm;
 80074ba:	4b5e      	ldr	r3, [pc, #376]	@ (8007634 <update_control_loops+0x6f8>)
 80074bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80074be:	4a59      	ldr	r2, [pc, #356]	@ (8007624 <update_control_loops+0x6e8>)
 80074c0:	6013      	str	r3, [r2, #0]
						prismatic_axis.velocity = 0.0f;
 80074c2:	4b58      	ldr	r3, [pc, #352]	@ (8007624 <update_control_loops+0x6e8>)
 80074c4:	f04f 0200 	mov.w	r2, #0
 80074c8:	605a      	str	r2, [r3, #4]
					}
				}
			}

			// Handle revolute axis
			if (revolute_axis.trajectory_active && !revEva.isFinised) {
 80074ca:	4b5b      	ldr	r3, [pc, #364]	@ (8007638 <update_control_loops+0x6fc>)
 80074cc:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d040      	beq.n	8007556 <update_control_loops+0x61a>
 80074d4:	4b59      	ldr	r3, [pc, #356]	@ (800763c <update_control_loops+0x700>)
 80074d6:	7c1b      	ldrb	r3, [r3, #16]
 80074d8:	f083 0301 	eor.w	r3, r3, #1
 80074dc:	b2db      	uxtb	r3, r3
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d039      	beq.n	8007556 <update_control_loops+0x61a>
				Trapezoidal_Evaluated(&revGen, &revEva,
 80074e2:	4b55      	ldr	r3, [pc, #340]	@ (8007638 <update_control_loops+0x6fc>)
 80074e4:	ed93 8a03 	vldr	s16, [r3, #12]
 80074e8:	4b53      	ldr	r3, [pc, #332]	@ (8007638 <update_control_loops+0x6fc>)
 80074ea:	edd3 8a04 	vldr	s17, [r3, #16]
						revolute_axis.initial_pos, revolute_axis.target_pos,
						ZGX45RGG_150RPM_Constant.traject_qd_max,
 80074ee:	4b54      	ldr	r3, [pc, #336]	@ (8007640 <update_control_loops+0x704>)
 80074f0:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
				Trapezoidal_Evaluated(&revGen, &revEva,
 80074f4:	4610      	mov	r0, r2
 80074f6:	4619      	mov	r1, r3
 80074f8:	f7f9 fb2c 	bl	8000b54 <__aeabi_d2f>
 80074fc:	4604      	mov	r4, r0
						ZGX45RGG_150RPM_Constant.traject_qdd_max);
 80074fe:	4b50      	ldr	r3, [pc, #320]	@ (8007640 <update_control_loops+0x704>)
 8007500:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
				Trapezoidal_Evaluated(&revGen, &revEva,
 8007504:	4610      	mov	r0, r2
 8007506:	4619      	mov	r1, r3
 8007508:	f7f9 fb24 	bl	8000b54 <__aeabi_d2f>
 800750c:	4603      	mov	r3, r0
 800750e:	ee01 3a90 	vmov	s3, r3
 8007512:	ee01 4a10 	vmov	s2, r4
 8007516:	eef0 0a68 	vmov.f32	s1, s17
 800751a:	eeb0 0a48 	vmov.f32	s0, s16
 800751e:	4947      	ldr	r1, [pc, #284]	@ (800763c <update_control_loops+0x700>)
 8007520:	4848      	ldr	r0, [pc, #288]	@ (8007644 <update_control_loops+0x708>)
 8007522:	f7fc ff91 	bl	8004448 <Trapezoidal_Evaluated>

				revolute_axis.position = revEva.setposition;
 8007526:	4b45      	ldr	r3, [pc, #276]	@ (800763c <update_control_loops+0x700>)
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	4a43      	ldr	r2, [pc, #268]	@ (8007638 <update_control_loops+0x6fc>)
 800752c:	6013      	str	r3, [r2, #0]
				revolute_axis.velocity = revEva.setvelocity;
 800752e:	4b43      	ldr	r3, [pc, #268]	@ (800763c <update_control_loops+0x700>)
 8007530:	685b      	ldr	r3, [r3, #4]
 8007532:	4a41      	ldr	r2, [pc, #260]	@ (8007638 <update_control_loops+0x6fc>)
 8007534:	6053      	str	r3, [r2, #4]

				if (revEva.isFinised) {
 8007536:	4b41      	ldr	r3, [pc, #260]	@ (800763c <update_control_loops+0x700>)
 8007538:	7c1b      	ldrb	r3, [r3, #16]
 800753a:	2b00      	cmp	r3, #0
 800753c:	d00b      	beq.n	8007556 <update_control_loops+0x61a>
					revolute_axis.trajectory_active = false;
 800753e:	4b3e      	ldr	r3, [pc, #248]	@ (8007638 <update_control_loops+0x6fc>)
 8007540:	2200      	movs	r2, #0
 8007542:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
//					revolute_axis.position = revEva.setposition;
					revolute_axis.position = revolute_encoder.rads;
 8007546:	4b40      	ldr	r3, [pc, #256]	@ (8007648 <update_control_loops+0x70c>)
 8007548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800754a:	4a3b      	ldr	r2, [pc, #236]	@ (8007638 <update_control_loops+0x6fc>)
 800754c:	6013      	str	r3, [r2, #0]
					revolute_axis.velocity = 0.0f;
 800754e:	4b3a      	ldr	r3, [pc, #232]	@ (8007638 <update_control_loops+0x6fc>)
 8007550:	f04f 0200 	mov.w	r2, #0
 8007554:	605a      	str	r2, [r3, #4]
				}
			}

			// Check if BOTH axes are finished (or only revolute for homing)
			if (prisEva.isFinised && revEva.isFinised) {
 8007556:	4b34      	ldr	r3, [pc, #208]	@ (8007628 <update_control_loops+0x6ec>)
 8007558:	7c1b      	ldrb	r3, [r3, #16]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d009      	beq.n	8007572 <update_control_loops+0x636>
 800755e:	4b37      	ldr	r3, [pc, #220]	@ (800763c <update_control_loops+0x700>)
 8007560:	7c1b      	ldrb	r3, [r3, #16]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d005      	beq.n	8007572 <update_control_loops+0x636>
				motion_delay_timer = 0;
 8007566:	4b39      	ldr	r3, [pc, #228]	@ (800764c <update_control_loops+0x710>)
 8007568:	2200      	movs	r2, #0
 800756a:	601a      	str	r2, [r3, #0]
				motion_sequence_state = MOTION_PEN_DOWN_DELAY;
 800756c:	4b38      	ldr	r3, [pc, #224]	@ (8007650 <update_control_loops+0x714>)
 800756e:	2205      	movs	r2, #5
 8007570:	701a      	strb	r2, [r3, #0]
			}
		}
		last_sync_active = sync_motion_active;
 8007572:	4b38      	ldr	r3, [pc, #224]	@ (8007654 <update_control_loops+0x718>)
 8007574:	781a      	ldrb	r2, [r3, #0]
 8007576:	4b38      	ldr	r3, [pc, #224]	@ (8007658 <update_control_loops+0x71c>)
 8007578:	701a      	strb	r2, [r3, #0]
	}
		break;
 800757a:	e036      	b.n	80075ea <update_control_loops+0x6ae>

	case MOTION_PEN_DOWN_DELAY:
		if (++motion_delay_timer >= 500) {
 800757c:	4b33      	ldr	r3, [pc, #204]	@ (800764c <update_control_loops+0x710>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	3301      	adds	r3, #1
 8007582:	4a32      	ldr	r2, [pc, #200]	@ (800764c <update_control_loops+0x710>)
 8007584:	6013      	str	r3, [r2, #0]
 8007586:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800758a:	d32d      	bcc.n	80075e8 <update_control_loops+0x6ac>
			if (current_drawing_sequence.sequence_active
 800758c:	4b33      	ldr	r3, [pc, #204]	@ (800765c <update_control_loops+0x720>)
 800758e:	799b      	ldrb	r3, [r3, #6]
 8007590:	2b00      	cmp	r3, #0
 8007592:	d01b      	beq.n	80075cc <update_control_loops+0x690>
					&& current_drawing_sequence.current_point > 0) {
 8007594:	4b31      	ldr	r3, [pc, #196]	@ (800765c <update_control_loops+0x720>)
 8007596:	795b      	ldrb	r3, [r3, #5]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d017      	beq.n	80075cc <update_control_loops+0x690>
				// 
				DrawingPoint_t current =
						current_drawing_sequence.points[current_drawing_sequence.current_point
 800759c:	4b2f      	ldr	r3, [pc, #188]	@ (800765c <update_control_loops+0x720>)
 800759e:	681a      	ldr	r2, [r3, #0]
 80075a0:	4b2e      	ldr	r3, [pc, #184]	@ (800765c <update_control_loops+0x720>)
 80075a2:	795b      	ldrb	r3, [r3, #5]
 80075a4:	4619      	mov	r1, r3
 80075a6:	460b      	mov	r3, r1
 80075a8:	005b      	lsls	r3, r3, #1
 80075aa:	440b      	add	r3, r1
 80075ac:	009b      	lsls	r3, r3, #2
 80075ae:	3b0c      	subs	r3, #12
 80075b0:	441a      	add	r2, r3
				DrawingPoint_t current =
 80075b2:	463b      	mov	r3, r7
 80075b4:	ca07      	ldmia	r2, {r0, r1, r2}
 80075b6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
								- 1];

				if (current.pen_down) {
 80075ba:	7a3b      	ldrb	r3, [r7, #8]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d002      	beq.n	80075c6 <update_control_loops+0x68a>
					plotter_pen_down();
 80075c0:	f002 fc38 	bl	8009e34 <plotter_pen_down>
					&& current_drawing_sequence.current_point > 0) {
 80075c4:	e004      	b.n	80075d0 <update_control_loops+0x694>
				} else {
					plotter_pen_up();
 80075c6:	f002 fc25 	bl	8009e14 <plotter_pen_up>
					&& current_drawing_sequence.current_point > 0) {
 80075ca:	e001      	b.n	80075d0 <update_control_loops+0x694>
				}
			} else {
				//  - 
				plotter_pen_down();
 80075cc:	f002 fc32 	bl	8009e34 <plotter_pen_down>
			}
			motion_sequence_state = MOTION_COMPLETE;
 80075d0:	4b1f      	ldr	r3, [pc, #124]	@ (8007650 <update_control_loops+0x714>)
 80075d2:	2206      	movs	r2, #6
 80075d4:	701a      	strb	r2, [r3, #0]
		}
		break;
 80075d6:	e007      	b.n	80075e8 <update_control_loops+0x6ac>

	case MOTION_COMPLETE:
		motion_sequence_state = MOTION_IDLE;
 80075d8:	4b1d      	ldr	r3, [pc, #116]	@ (8007650 <update_control_loops+0x714>)
 80075da:	2200      	movs	r2, #0
 80075dc:	701a      	strb	r2, [r3, #0]
		break;
 80075de:	e004      	b.n	80075ea <update_control_loops+0x6ae>

	default:
		break;
 80075e0:	bf00      	nop
 80075e2:	e002      	b.n	80075ea <update_control_loops+0x6ae>
		break;
 80075e4:	bf00      	nop
 80075e6:	e000      	b.n	80075ea <update_control_loops+0x6ae>
		break;
 80075e8:	bf00      	nop
	}

	prismatic_axis.mm = prismatic_encoder.mm;
 80075ea:	4b12      	ldr	r3, [pc, #72]	@ (8007634 <update_control_loops+0x6f8>)
 80075ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80075ee:	4a0d      	ldr	r2, [pc, #52]	@ (8007624 <update_control_loops+0x6e8>)
 80075f0:	6393      	str	r3, [r2, #56]	@ 0x38
	revolute_axis.deg = UnitConverter_angle(&converter_system,
 80075f2:	4b1b      	ldr	r3, [pc, #108]	@ (8007660 <update_control_loops+0x724>)
 80075f4:	edd3 7a00 	vldr	s15, [r3]
 80075f8:	220e      	movs	r2, #14
 80075fa:	210f      	movs	r1, #15
 80075fc:	eeb0 0a67 	vmov.f32	s0, s15
 8007600:	4818      	ldr	r0, [pc, #96]	@ (8007664 <update_control_loops+0x728>)
 8007602:	f7fd fab9 	bl	8004b78 <UnitConverter_angle>
 8007606:	eef0 7a40 	vmov.f32	s15, s0
 800760a:	4b0b      	ldr	r3, [pc, #44]	@ (8007638 <update_control_loops+0x6fc>)
 800760c:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
			normalized_position, UNIT_RADIAN, UNIT_DEGREE);
}
 8007610:	371c      	adds	r7, #28
 8007612:	46bd      	mov	sp, r7
 8007614:	ecbd 8b02 	vpop	{d8}
 8007618:	bd90      	pop	{r4, r7, pc}
 800761a:	bf00      	nop
 800761c:	200007eb 	.word	0x200007eb
 8007620:	200007ea 	.word	0x200007ea
 8007624:	20000704 	.word	0x20000704
 8007628:	200007b8 	.word	0x200007b8
 800762c:	20000080 	.word	0x20000080
 8007630:	20000790 	.word	0x20000790
 8007634:	20000984 	.word	0x20000984
 8007638:	20000748 	.word	0x20000748
 800763c:	200007cc 	.word	0x200007cc
 8007640:	20000000 	.word	0x20000000
 8007644:	200007a4 	.word	0x200007a4
 8007648:	200009e0 	.word	0x200009e0
 800764c:	200007e0 	.word	0x200007e0
 8007650:	2000078c 	.word	0x2000078c
 8007654:	200008b0 	.word	0x200008b0
 8007658:	200008d4 	.word	0x200008d4
 800765c:	200008b4 	.word	0x200008b4
 8007660:	200007fc 	.word	0x200007fc
 8007664:	20000d78 	.word	0x20000d78

08007668 <check_emergency_button>:

void check_emergency_button(void) {
 8007668:	b580      	push	{r7, lr}
 800766a:	b082      	sub	sp, #8
 800766c:	af00      	add	r7, sp, #0
	static uint32_t emer_debounce_counter = 0;
	const uint32_t EMER_DEBOUNCE_TIME = 50; // 50ms
 800766e:	2332      	movs	r3, #50	@ 0x32
 8007670:	607b      	str	r3, [r7, #4]

	bool current_state = (HAL_GPIO_ReadPin(EMER_GPIO_Port, EMER_Pin)
 8007672:	2110      	movs	r1, #16
 8007674:	4813      	ldr	r0, [pc, #76]	@ (80076c4 <check_emergency_button+0x5c>)
 8007676:	f005 ff37 	bl	800d4e8 <HAL_GPIO_ReadPin>
 800767a:	4603      	mov	r3, r0
 800767c:	2b00      	cmp	r3, #0
 800767e:	bf0c      	ite	eq
 8007680:	2301      	moveq	r3, #1
 8007682:	2300      	movne	r3, #0
 8007684:	70fb      	strb	r3, [r7, #3]
			== GPIO_PIN_RESET);

	if (current_state) {
 8007686:	78fb      	ldrb	r3, [r7, #3]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d013      	beq.n	80076b4 <check_emergency_button+0x4c>
		emer_debounce_counter++;
 800768c:	4b0e      	ldr	r3, [pc, #56]	@ (80076c8 <check_emergency_button+0x60>)
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	3301      	adds	r3, #1
 8007692:	4a0d      	ldr	r2, [pc, #52]	@ (80076c8 <check_emergency_button+0x60>)
 8007694:	6013      	str	r3, [r2, #0]
		if (emer_debounce_counter >= EMER_DEBOUNCE_TIME) {
 8007696:	4b0c      	ldr	r3, [pc, #48]	@ (80076c8 <check_emergency_button+0x60>)
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	687a      	ldr	r2, [r7, #4]
 800769c:	429a      	cmp	r2, r3
 800769e:	d80c      	bhi.n	80076ba <check_emergency_button+0x52>
			if (safety_state != SAFETY_HARDWARE_EMERGENCY) {
 80076a0:	4b0a      	ldr	r3, [pc, #40]	@ (80076cc <check_emergency_button+0x64>)
 80076a2:	781b      	ldrb	r3, [r3, #0]
 80076a4:	2b02      	cmp	r3, #2
 80076a6:	d001      	beq.n	80076ac <check_emergency_button+0x44>
				trigger_hardware_emergency();
 80076a8:	f000 f880 	bl	80077ac <trigger_hardware_emergency>
			}
			emer_debounce_counter = EMER_DEBOUNCE_TIME; // Prevent overflow
 80076ac:	4a06      	ldr	r2, [pc, #24]	@ (80076c8 <check_emergency_button+0x60>)
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	6013      	str	r3, [r2, #0]
		}
	} else {
		emer_debounce_counter = 0;
	}
}
 80076b2:	e002      	b.n	80076ba <check_emergency_button+0x52>
		emer_debounce_counter = 0;
 80076b4:	4b04      	ldr	r3, [pc, #16]	@ (80076c8 <check_emergency_button+0x60>)
 80076b6:	2200      	movs	r2, #0
 80076b8:	601a      	str	r2, [r3, #0]
}
 80076ba:	bf00      	nop
 80076bc:	3708      	adds	r7, #8
 80076be:	46bd      	mov	sp, r7
 80076c0:	bd80      	pop	{r7, pc}
 80076c2:	bf00      	nop
 80076c4:	48000400 	.word	0x48000400
 80076c8:	200008d8 	.word	0x200008d8
 80076cc:	200007ed 	.word	0x200007ed

080076d0 <check_safety_conditions>:
//	 }
//	 }
//	 */
//}

void check_safety_conditions(void) {
 80076d0:	b580      	push	{r7, lr}
 80076d2:	af00      	add	r7, sp, #0
	if (tuning_mode || safety_state != SAFETY_NORMAL || homing_active)
 80076d4:	4b16      	ldr	r3, [pc, #88]	@ (8007730 <check_safety_conditions+0x60>)
 80076d6:	781b      	ldrb	r3, [r3, #0]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d127      	bne.n	800772c <check_safety_conditions+0x5c>
 80076dc:	4b15      	ldr	r3, [pc, #84]	@ (8007734 <check_safety_conditions+0x64>)
 80076de:	781b      	ldrb	r3, [r3, #0]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d123      	bne.n	800772c <check_safety_conditions+0x5c>
 80076e4:	4b14      	ldr	r3, [pc, #80]	@ (8007738 <check_safety_conditions+0x68>)
 80076e6:	781b      	ldrb	r3, [r3, #0]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d11f      	bne.n	800772c <check_safety_conditions+0x5c>
		return;

	if (up_photo && prismatic_axis.command_pos < 0.0f) {
 80076ec:	4b13      	ldr	r3, [pc, #76]	@ (800773c <check_safety_conditions+0x6c>)
 80076ee:	781b      	ldrb	r3, [r3, #0]
 80076f0:	b2db      	uxtb	r3, r3
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d00a      	beq.n	800770c <check_safety_conditions+0x3c>
 80076f6:	4b12      	ldr	r3, [pc, #72]	@ (8007740 <check_safety_conditions+0x70>)
 80076f8:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80076fc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007700:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007704:	d502      	bpl.n	800770c <check_safety_conditions+0x3c>
		trigger_software_emergency();
 8007706:	f000 f81f 	bl	8007748 <trigger_software_emergency>
		return;
 800770a:	e010      	b.n	800772e <check_safety_conditions+0x5e>
	}

	if (low_photo && prismatic_axis.command_pos > 0.0f) {
 800770c:	4b0d      	ldr	r3, [pc, #52]	@ (8007744 <check_safety_conditions+0x74>)
 800770e:	781b      	ldrb	r3, [r3, #0]
 8007710:	b2db      	uxtb	r3, r3
 8007712:	2b00      	cmp	r3, #0
 8007714:	d00b      	beq.n	800772e <check_safety_conditions+0x5e>
 8007716:	4b0a      	ldr	r3, [pc, #40]	@ (8007740 <check_safety_conditions+0x70>)
 8007718:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800771c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007720:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007724:	dd03      	ble.n	800772e <check_safety_conditions+0x5e>
		trigger_software_emergency();
 8007726:	f000 f80f 	bl	8007748 <trigger_software_emergency>
		return;
 800772a:	e000      	b.n	800772e <check_safety_conditions+0x5e>
		return;
 800772c:	bf00      	nop
	}
}
 800772e:	bd80      	pop	{r7, pc}
 8007730:	20000334 	.word	0x20000334
 8007734:	200007ed 	.word	0x200007ed
 8007738:	200007eb 	.word	0x200007eb
 800773c:	200007e8 	.word	0x200007e8
 8007740:	20000704 	.word	0x20000704
 8007744:	200007e9 	.word	0x200007e9

08007748 <trigger_software_emergency>:

void trigger_software_emergency(void) {
 8007748:	b580      	push	{r7, lr}
 800774a:	af00      	add	r7, sp, #0
	if (safety_state == SAFETY_NORMAL) {
 800774c:	4b10      	ldr	r3, [pc, #64]	@ (8007790 <trigger_software_emergency+0x48>)
 800774e:	781b      	ldrb	r3, [r3, #0]
 8007750:	2b00      	cmp	r3, #0
 8007752:	d11b      	bne.n	800778c <trigger_software_emergency+0x44>
		safety_state = SAFETY_SOFTWARE_EMERGENCY;
 8007754:	4b0e      	ldr	r3, [pc, #56]	@ (8007790 <trigger_software_emergency+0x48>)
 8007756:	2201      	movs	r2, #1
 8007758:	701a      	strb	r2, [r3, #0]
		emergency_stop_all_motors();
 800775a:	f000 f963 	bl	8007a24 <emergency_stop_all_motors>
		safety_toggle_timer = 0;
 800775e:	4b0d      	ldr	r3, [pc, #52]	@ (8007794 <trigger_software_emergency+0x4c>)
 8007760:	2200      	movs	r2, #0
 8007762:	601a      	str	r2, [r3, #0]
		pilot_light_state = false;
 8007764:	4b0c      	ldr	r3, [pc, #48]	@ (8007798 <trigger_software_emergency+0x50>)
 8007766:	2200      	movs	r2, #0
 8007768:	701a      	strb	r2, [r3, #0]
		motion_sequence_state = MOTION_IDLE;
 800776a:	4b0c      	ldr	r3, [pc, #48]	@ (800779c <trigger_software_emergency+0x54>)
 800776c:	2200      	movs	r2, #0
 800776e:	701a      	strb	r2, [r3, #0]
		prismatic_axis.trajectory_active = false;
 8007770:	4b0b      	ldr	r3, [pc, #44]	@ (80077a0 <trigger_software_emergency+0x58>)
 8007772:	2200      	movs	r2, #0
 8007774:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
		revolute_axis.trajectory_active = false;
 8007778:	4b0a      	ldr	r3, [pc, #40]	@ (80077a4 <trigger_software_emergency+0x5c>)
 800777a:	2200      	movs	r2, #0
 800777c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

		// Exit joy mode if active
		if (joy_mode_active) {
 8007780:	4b09      	ldr	r3, [pc, #36]	@ (80077a8 <trigger_software_emergency+0x60>)
 8007782:	781b      	ldrb	r3, [r3, #0]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d001      	beq.n	800778c <trigger_software_emergency+0x44>
			exit_joy_mode();
 8007788:	f000 fa6c 	bl	8007c64 <exit_joy_mode>
		}
	}
}
 800778c:	bf00      	nop
 800778e:	bd80      	pop	{r7, pc}
 8007790:	200007ed 	.word	0x200007ed
 8007794:	200007f0 	.word	0x200007f0
 8007798:	200007f4 	.word	0x200007f4
 800779c:	2000078c 	.word	0x2000078c
 80077a0:	20000704 	.word	0x20000704
 80077a4:	20000748 	.word	0x20000748
 80077a8:	20000809 	.word	0x20000809

080077ac <trigger_hardware_emergency>:
//	// Exit joy mode if active
//	if (joy_mode_active) {
//		exit_joy_mode();
//	}
//}
void trigger_hardware_emergency(void) {
 80077ac:	b580      	push	{r7, lr}
 80077ae:	af00      	add	r7, sp, #0
	safety_state = SAFETY_HARDWARE_EMERGENCY;
 80077b0:	4b26      	ldr	r3, [pc, #152]	@ (800784c <trigger_hardware_emergency+0xa0>)
 80077b2:	2202      	movs	r2, #2
 80077b4:	701a      	strb	r2, [r3, #0]
	hardware_emergency_triggered = true;
 80077b6:	4b26      	ldr	r3, [pc, #152]	@ (8007850 <trigger_hardware_emergency+0xa4>)
 80077b8:	2201      	movs	r2, #1
 80077ba:	701a      	strb	r2, [r3, #0]
	emergency_stop_all_motors();
 80077bc:	f000 f932 	bl	8007a24 <emergency_stop_all_motors>
	safety_toggle_timer = 0;
 80077c0:	4b24      	ldr	r3, [pc, #144]	@ (8007854 <trigger_hardware_emergency+0xa8>)
 80077c2:	2200      	movs	r2, #0
 80077c4:	601a      	str	r2, [r3, #0]
	pilot_light_state = false;
 80077c6:	4b24      	ldr	r3, [pc, #144]	@ (8007858 <trigger_hardware_emergency+0xac>)
 80077c8:	2200      	movs	r2, #0
 80077ca:	701a      	strb	r2, [r3, #0]

	// Ensure motion is completely stopped
	ensure_motion_idle();
 80077cc:	f001 fe40 	bl	8009450 <ensure_motion_idle>

	// Reset trajectory structures
	memset(&prisEva, 0, sizeof(prisEva));
 80077d0:	2214      	movs	r2, #20
 80077d2:	2100      	movs	r1, #0
 80077d4:	4821      	ldr	r0, [pc, #132]	@ (800785c <trigger_hardware_emergency+0xb0>)
 80077d6:	f00b fcbd 	bl	8013154 <memset>
	memset(&revEva, 0, sizeof(revEva));
 80077da:	2214      	movs	r2, #20
 80077dc:	2100      	movs	r1, #0
 80077de:	4820      	ldr	r0, [pc, #128]	@ (8007860 <trigger_hardware_emergency+0xb4>)
 80077e0:	f00b fcb8 	bl	8013154 <memset>
	prisEva.isFinised = true;
 80077e4:	4b1d      	ldr	r3, [pc, #116]	@ (800785c <trigger_hardware_emergency+0xb0>)
 80077e6:	2201      	movs	r2, #1
 80077e8:	741a      	strb	r2, [r3, #16]
	revEva.isFinised = true;
 80077ea:	4b1d      	ldr	r3, [pc, #116]	@ (8007860 <trigger_hardware_emergency+0xb4>)
 80077ec:	2201      	movs	r2, #1
 80077ee:	741a      	strb	r2, [r3, #16]

	// IMPORTANT: Stop J1 sequence
	j1_active = false;
 80077f0:	4b1c      	ldr	r3, [pc, #112]	@ (8007864 <trigger_hardware_emergency+0xb8>)
 80077f2:	2200      	movs	r2, #0
 80077f4:	701a      	strb	r2, [r3, #0]
	j1_in_progress = false;
 80077f6:	4b1c      	ldr	r3, [pc, #112]	@ (8007868 <trigger_hardware_emergency+0xbc>)
 80077f8:	2200      	movs	r2, #0
 80077fa:	701a      	strb	r2, [r3, #0]
	j1_cycle_count = 0;
 80077fc:	4b1b      	ldr	r3, [pc, #108]	@ (800786c <trigger_hardware_emergency+0xc0>)
 80077fe:	2200      	movs	r2, #0
 8007800:	701a      	strb	r2, [r3, #0]
	j1_going_to_target = true;
 8007802:	4b1b      	ldr	r3, [pc, #108]	@ (8007870 <trigger_hardware_emergency+0xc4>)
 8007804:	2201      	movs	r2, #1
 8007806:	701a      	strb	r2, [r3, #0]
	j1_pen_down_complete = false;
 8007808:	4b1a      	ldr	r3, [pc, #104]	@ (8007874 <trigger_hardware_emergency+0xc8>)
 800780a:	2200      	movs	r2, #0
 800780c:	701a      	strb	r2, [r3, #0]
	j1_pen_delay = 0;
 800780e:	4b1a      	ldr	r3, [pc, #104]	@ (8007878 <trigger_hardware_emergency+0xcc>)
 8007810:	2200      	movs	r2, #0
 8007812:	601a      	str	r2, [r3, #0]

	// Stop any drawing sequences
	stop_character_drawing();
 8007814:	f001 fd34 	bl	8009280 <stop_character_drawing>
	word_drawing_active = false;
 8007818:	4b18      	ldr	r3, [pc, #96]	@ (800787c <trigger_hardware_emergency+0xd0>)
 800781a:	2200      	movs	r2, #0
 800781c:	701a      	strb	r2, [r3, #0]
	word_progress = 0;
 800781e:	4b18      	ldr	r3, [pc, #96]	@ (8007880 <trigger_hardware_emergency+0xd4>)
 8007820:	2200      	movs	r2, #0
 8007822:	701a      	strb	r2, [r3, #0]
	word_delay_timer = 0;
 8007824:	4b17      	ldr	r3, [pc, #92]	@ (8007884 <trigger_hardware_emergency+0xd8>)
 8007826:	2200      	movs	r2, #0
 8007828:	601a      	str	r2, [r3, #0]

	// Ensure pen is up
	plotter_pen_up();
 800782a:	f002 faf3 	bl	8009e14 <plotter_pen_up>

	homing_active = false;
 800782e:	4b16      	ldr	r3, [pc, #88]	@ (8007888 <trigger_hardware_emergency+0xdc>)
 8007830:	2200      	movs	r2, #0
 8007832:	701a      	strb	r2, [r3, #0]
	homing_state = HOMING_IDLE;
 8007834:	4b15      	ldr	r3, [pc, #84]	@ (800788c <trigger_hardware_emergency+0xe0>)
 8007836:	2200      	movs	r2, #0
 8007838:	701a      	strb	r2, [r3, #0]

	// Exit joy mode if active
	if (joy_mode_active) {
 800783a:	4b15      	ldr	r3, [pc, #84]	@ (8007890 <trigger_hardware_emergency+0xe4>)
 800783c:	781b      	ldrb	r3, [r3, #0]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d001      	beq.n	8007846 <trigger_hardware_emergency+0x9a>
		exit_joy_mode();
 8007842:	f000 fa0f 	bl	8007c64 <exit_joy_mode>
	}
}
 8007846:	bf00      	nop
 8007848:	bd80      	pop	{r7, pc}
 800784a:	bf00      	nop
 800784c:	200007ed 	.word	0x200007ed
 8007850:	200007f5 	.word	0x200007f5
 8007854:	200007f0 	.word	0x200007f0
 8007858:	200007f4 	.word	0x200007f4
 800785c:	200007b8 	.word	0x200007b8
 8007860:	200007cc 	.word	0x200007cc
 8007864:	20000899 	.word	0x20000899
 8007868:	2000089a 	.word	0x2000089a
 800786c:	20000898 	.word	0x20000898
 8007870:	20000335 	.word	0x20000335
 8007874:	200007ec 	.word	0x200007ec
 8007878:	20000804 	.word	0x20000804
 800787c:	200008c8 	.word	0x200008c8
 8007880:	200008c1 	.word	0x200008c1
 8007884:	200008c4 	.word	0x200008c4
 8007888:	200007eb 	.word	0x200007eb
 800788c:	200007ea 	.word	0x200007ea
 8007890:	20000809 	.word	0x20000809

08007894 <clear_emergency_state>:
//    // Keep DFD for revolute axis (gravity compensation)
//    revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
//            revolute_encoder.rads, prismatic_encoder.mm / 1000.0f);
//}

void clear_emergency_state(void) {
 8007894:	b580      	push	{r7, lr}
 8007896:	af00      	add	r7, sp, #0
	// First ensure everything is stopped
	ensure_motion_idle();
 8007898:	f001 fdda 	bl	8009450 <ensure_motion_idle>
	emergency_stop_all_motors();
 800789c:	f000 f8c2 	bl	8007a24 <emergency_stop_all_motors>

	// Reset trajectory structures completely
	memset(&prisEva, 0, sizeof(prisEva));
 80078a0:	2214      	movs	r2, #20
 80078a2:	2100      	movs	r1, #0
 80078a4:	4848      	ldr	r0, [pc, #288]	@ (80079c8 <clear_emergency_state+0x134>)
 80078a6:	f00b fc55 	bl	8013154 <memset>
	memset(&revEva, 0, sizeof(revEva));
 80078aa:	2214      	movs	r2, #20
 80078ac:	2100      	movs	r1, #0
 80078ae:	4847      	ldr	r0, [pc, #284]	@ (80079cc <clear_emergency_state+0x138>)
 80078b0:	f00b fc50 	bl	8013154 <memset>
	prisEva.isFinised = true;
 80078b4:	4b44      	ldr	r3, [pc, #272]	@ (80079c8 <clear_emergency_state+0x134>)
 80078b6:	2201      	movs	r2, #1
 80078b8:	741a      	strb	r2, [r3, #16]
	revEva.isFinised = true;
 80078ba:	4b44      	ldr	r3, [pc, #272]	@ (80079cc <clear_emergency_state+0x138>)
 80078bc:	2201      	movs	r2, #1
 80078be:	741a      	strb	r2, [r3, #16]

	// Set positions for holding
	prismatic_axis.position = prismatic_encoder.mm;
 80078c0:	4b43      	ldr	r3, [pc, #268]	@ (80079d0 <clear_emergency_state+0x13c>)
 80078c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80078c4:	4a43      	ldr	r2, [pc, #268]	@ (80079d4 <clear_emergency_state+0x140>)
 80078c6:	6013      	str	r3, [r2, #0]
	revolute_axis.position = revolute_encoder.rads;
 80078c8:	4b43      	ldr	r3, [pc, #268]	@ (80079d8 <clear_emergency_state+0x144>)
 80078ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078cc:	4a43      	ldr	r2, [pc, #268]	@ (80079dc <clear_emergency_state+0x148>)
 80078ce:	6013      	str	r3, [r2, #0]
	prismatic_axis.target_pos = prismatic_axis.position;
 80078d0:	4b40      	ldr	r3, [pc, #256]	@ (80079d4 <clear_emergency_state+0x140>)
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	4a3f      	ldr	r2, [pc, #252]	@ (80079d4 <clear_emergency_state+0x140>)
 80078d6:	6113      	str	r3, [r2, #16]
	revolute_axis.target_pos = revolute_axis.position;
 80078d8:	4b40      	ldr	r3, [pc, #256]	@ (80079dc <clear_emergency_state+0x148>)
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	4a3f      	ldr	r2, [pc, #252]	@ (80079dc <clear_emergency_state+0x148>)
 80078de:	6113      	str	r3, [r2, #16]

	// Clear all velocities and commands
	prismatic_axis.command_vel = 0.0f;
 80078e0:	4b3c      	ldr	r3, [pc, #240]	@ (80079d4 <clear_emergency_state+0x140>)
 80078e2:	f04f 0200 	mov.w	r2, #0
 80078e6:	629a      	str	r2, [r3, #40]	@ 0x28
	revolute_axis.command_vel = 0.0f;
 80078e8:	4b3c      	ldr	r3, [pc, #240]	@ (80079dc <clear_emergency_state+0x148>)
 80078ea:	f04f 0200 	mov.w	r2, #0
 80078ee:	629a      	str	r2, [r3, #40]	@ 0x28
	prismatic_axis.velocity = 0.0f;
 80078f0:	4b38      	ldr	r3, [pc, #224]	@ (80079d4 <clear_emergency_state+0x140>)
 80078f2:	f04f 0200 	mov.w	r2, #0
 80078f6:	605a      	str	r2, [r3, #4]
	revolute_axis.velocity = 0.0f;
 80078f8:	4b38      	ldr	r3, [pc, #224]	@ (80079dc <clear_emergency_state+0x148>)
 80078fa:	f04f 0200 	mov.w	r2, #0
 80078fe:	605a      	str	r2, [r3, #4]
	prismatic_axis.command_pos = 0.0f;
 8007900:	4b34      	ldr	r3, [pc, #208]	@ (80079d4 <clear_emergency_state+0x140>)
 8007902:	f04f 0200 	mov.w	r2, #0
 8007906:	625a      	str	r2, [r3, #36]	@ 0x24
	revolute_axis.command_pos = 0.0f;
 8007908:	4b34      	ldr	r3, [pc, #208]	@ (80079dc <clear_emergency_state+0x148>)
 800790a:	f04f 0200 	mov.w	r2, #0
 800790e:	625a      	str	r2, [r3, #36]	@ 0x24

	// Clear feedforward
	prismatic_axis.ffd = 0.0f;
 8007910:	4b30      	ldr	r3, [pc, #192]	@ (80079d4 <clear_emergency_state+0x140>)
 8007912:	f04f 0200 	mov.w	r2, #0
 8007916:	631a      	str	r2, [r3, #48]	@ 0x30
	prismatic_axis.dfd = 0.0f;
 8007918:	4b2e      	ldr	r3, [pc, #184]	@ (80079d4 <clear_emergency_state+0x140>)
 800791a:	f04f 0200 	mov.w	r2, #0
 800791e:	62da      	str	r2, [r3, #44]	@ 0x2c
	revolute_axis.ffd = 0.0f;
 8007920:	4b2e      	ldr	r3, [pc, #184]	@ (80079dc <clear_emergency_state+0x148>)
 8007922:	f04f 0200 	mov.w	r2, #0
 8007926:	631a      	str	r2, [r3, #48]	@ 0x30
	revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 8007928:	4b2b      	ldr	r3, [pc, #172]	@ (80079d8 <clear_emergency_state+0x144>)
 800792a:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
			revolute_encoder.rads, prismatic_encoder.mm / 1000.0f);
 800792e:	4b28      	ldr	r3, [pc, #160]	@ (80079d0 <clear_emergency_state+0x13c>)
 8007930:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
	revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 8007934:	ed9f 6a2a 	vldr	s12, [pc, #168]	@ 80079e0 <clear_emergency_state+0x14c>
 8007938:	eec7 6a86 	vdiv.f32	s13, s15, s12
 800793c:	eef0 0a66 	vmov.f32	s1, s13
 8007940:	eeb0 0a47 	vmov.f32	s0, s14
 8007944:	4827      	ldr	r0, [pc, #156]	@ (80079e4 <clear_emergency_state+0x150>)
 8007946:	f7f9 fe98 	bl	800167a <REVOLUTE_MOTOR_DFD_Compute>
 800794a:	eef0 7a40 	vmov.f32	s15, s0
 800794e:	4b23      	ldr	r3, [pc, #140]	@ (80079dc <clear_emergency_state+0x148>)
 8007950:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

	// IMPORTANT: Reset J1 sequence variables
	j1_active = false;
 8007954:	4b24      	ldr	r3, [pc, #144]	@ (80079e8 <clear_emergency_state+0x154>)
 8007956:	2200      	movs	r2, #0
 8007958:	701a      	strb	r2, [r3, #0]
	j1_in_progress = false;
 800795a:	4b24      	ldr	r3, [pc, #144]	@ (80079ec <clear_emergency_state+0x158>)
 800795c:	2200      	movs	r2, #0
 800795e:	701a      	strb	r2, [r3, #0]
	j1_cycle_count = 0;
 8007960:	4b23      	ldr	r3, [pc, #140]	@ (80079f0 <clear_emergency_state+0x15c>)
 8007962:	2200      	movs	r2, #0
 8007964:	701a      	strb	r2, [r3, #0]
	j1_going_to_target = true;
 8007966:	4b23      	ldr	r3, [pc, #140]	@ (80079f4 <clear_emergency_state+0x160>)
 8007968:	2201      	movs	r2, #1
 800796a:	701a      	strb	r2, [r3, #0]
	j1_pen_down_complete = false;
 800796c:	4b22      	ldr	r3, [pc, #136]	@ (80079f8 <clear_emergency_state+0x164>)
 800796e:	2200      	movs	r2, #0
 8007970:	701a      	strb	r2, [r3, #0]
	j1_pen_delay = 0;
 8007972:	4b22      	ldr	r3, [pc, #136]	@ (80079fc <clear_emergency_state+0x168>)
 8007974:	2200      	movs	r2, #0
 8007976:	601a      	str	r2, [r3, #0]

	// Stop any drawing sequences
	stop_character_drawing();
 8007978:	f001 fc82 	bl	8009280 <stop_character_drawing>
	word_drawing_active = false;
 800797c:	4b20      	ldr	r3, [pc, #128]	@ (8007a00 <clear_emergency_state+0x16c>)
 800797e:	2200      	movs	r2, #0
 8007980:	701a      	strb	r2, [r3, #0]
	word_progress = 0;
 8007982:	4b20      	ldr	r3, [pc, #128]	@ (8007a04 <clear_emergency_state+0x170>)
 8007984:	2200      	movs	r2, #0
 8007986:	701a      	strb	r2, [r3, #0]
	word_delay_timer = 0;
 8007988:	4b1f      	ldr	r3, [pc, #124]	@ (8007a08 <clear_emergency_state+0x174>)
 800798a:	2200      	movs	r2, #0
 800798c:	601a      	str	r2, [r3, #0]

	// Ensure pen is up after emergency
	plotter_pen_up();
 800798e:	f002 fa41 	bl	8009e14 <plotter_pen_up>

	// Clear emergency state
	safety_state = SAFETY_NORMAL;
 8007992:	4b1e      	ldr	r3, [pc, #120]	@ (8007a0c <clear_emergency_state+0x178>)
 8007994:	2200      	movs	r2, #0
 8007996:	701a      	strb	r2, [r3, #0]
	hardware_emergency_triggered = false;
 8007998:	4b1d      	ldr	r3, [pc, #116]	@ (8007a10 <clear_emergency_state+0x17c>)
 800799a:	2200      	movs	r2, #0
 800799c:	701a      	strb	r2, [r3, #0]
	safety_toggle_timer = 0;
 800799e:	4b1d      	ldr	r3, [pc, #116]	@ (8007a14 <clear_emergency_state+0x180>)
 80079a0:	2200      	movs	r2, #0
 80079a2:	601a      	str	r2, [r3, #0]
	pilot_light_state = false;
 80079a4:	4b1c      	ldr	r3, [pc, #112]	@ (8007a18 <clear_emergency_state+0x184>)
 80079a6:	2200      	movs	r2, #0
 80079a8:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(PILOT_GPIO_Port, PILOT_Pin, GPIO_PIN_RESET);
 80079aa:	2200      	movs	r2, #0
 80079ac:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80079b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80079b4:	f005 fdb0 	bl	800d518 <HAL_GPIO_WritePin>
	up_photo = false;
 80079b8:	4b18      	ldr	r3, [pc, #96]	@ (8007a1c <clear_emergency_state+0x188>)
 80079ba:	2200      	movs	r2, #0
 80079bc:	701a      	strb	r2, [r3, #0]
	low_photo = false;
 80079be:	4b18      	ldr	r3, [pc, #96]	@ (8007a20 <clear_emergency_state+0x18c>)
 80079c0:	2200      	movs	r2, #0
 80079c2:	701a      	strb	r2, [r3, #0]
}
 80079c4:	bf00      	nop
 80079c6:	bd80      	pop	{r7, pc}
 80079c8:	200007b8 	.word	0x200007b8
 80079cc:	200007cc 	.word	0x200007cc
 80079d0:	20000984 	.word	0x20000984
 80079d4:	20000704 	.word	0x20000704
 80079d8:	200009e0 	.word	0x200009e0
 80079dc:	20000748 	.word	0x20000748
 80079e0:	447a0000 	.word	0x447a0000
 80079e4:	20000b14 	.word	0x20000b14
 80079e8:	20000899 	.word	0x20000899
 80079ec:	2000089a 	.word	0x2000089a
 80079f0:	20000898 	.word	0x20000898
 80079f4:	20000335 	.word	0x20000335
 80079f8:	200007ec 	.word	0x200007ec
 80079fc:	20000804 	.word	0x20000804
 8007a00:	200008c8 	.word	0x200008c8
 8007a04:	200008c1 	.word	0x200008c1
 8007a08:	200008c4 	.word	0x200008c4
 8007a0c:	200007ed 	.word	0x200007ed
 8007a10:	200007f5 	.word	0x200007f5
 8007a14:	200007f0 	.word	0x200007f0
 8007a18:	200007f4 	.word	0x200007f4
 8007a1c:	200007e8 	.word	0x200007e8
 8007a20:	200007e9 	.word	0x200007e9

08007a24 <emergency_stop_all_motors>:

void emergency_stop_all_motors(void) {
 8007a24:	b580      	push	{r7, lr}
 8007a26:	af00      	add	r7, sp, #0
	MDXX_set_range(&prismatic_motor, 2000, 0);
 8007a28:	eddf 0a0f 	vldr	s1, [pc, #60]	@ 8007a68 <emergency_stop_all_motors+0x44>
 8007a2c:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 8007a6c <emergency_stop_all_motors+0x48>
 8007a30:	480f      	ldr	r0, [pc, #60]	@ (8007a70 <emergency_stop_all_motors+0x4c>)
 8007a32:	f7f9 fca7 	bl	8001384 <MDXX_set_range>
	MDXX_set_range(&revolute_motor, 2000, 0);
 8007a36:	eddf 0a0c 	vldr	s1, [pc, #48]	@ 8007a68 <emergency_stop_all_motors+0x44>
 8007a3a:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 8007a6c <emergency_stop_all_motors+0x48>
 8007a3e:	480d      	ldr	r0, [pc, #52]	@ (8007a74 <emergency_stop_all_motors+0x50>)
 8007a40:	f7f9 fca0 	bl	8001384 <MDXX_set_range>

	prismatic_axis.command_pos = 0.0f;
 8007a44:	4b0c      	ldr	r3, [pc, #48]	@ (8007a78 <emergency_stop_all_motors+0x54>)
 8007a46:	f04f 0200 	mov.w	r2, #0
 8007a4a:	625a      	str	r2, [r3, #36]	@ 0x24
	revolute_axis.command_pos = 0.0f;
 8007a4c:	4b0b      	ldr	r3, [pc, #44]	@ (8007a7c <emergency_stop_all_motors+0x58>)
 8007a4e:	f04f 0200 	mov.w	r2, #0
 8007a52:	625a      	str	r2, [r3, #36]	@ 0x24
	prismatic_axis.command_vel = 0.0f;
 8007a54:	4b08      	ldr	r3, [pc, #32]	@ (8007a78 <emergency_stop_all_motors+0x54>)
 8007a56:	f04f 0200 	mov.w	r2, #0
 8007a5a:	629a      	str	r2, [r3, #40]	@ 0x28
	revolute_axis.command_vel = 0.0f;
 8007a5c:	4b07      	ldr	r3, [pc, #28]	@ (8007a7c <emergency_stop_all_motors+0x58>)
 8007a5e:	f04f 0200 	mov.w	r2, #0
 8007a62:	629a      	str	r2, [r3, #40]	@ 0x28
//	PID_CONTROLLER_Reset(&prismatic_velocity_pid);
//	PID_CONTROLLER_Reset(&revolute_position_pid);
//	PID_CONTROLLER_Reset(&revolute_velocity_pid);
//	PID_CONTROLLER_Reset(&revolute_velocity_pid);

}
 8007a64:	bf00      	nop
 8007a66:	bd80      	pop	{r7, pc}
 8007a68:	00000000 	.word	0x00000000
 8007a6c:	44fa0000 	.word	0x44fa0000
 8007a70:	200008ec 	.word	0x200008ec
 8007a74:	20000938 	.word	0x20000938
 8007a78:	20000704 	.word	0x20000704
 8007a7c:	20000748 	.word	0x20000748

08007a80 <update_safety_system>:

void update_safety_system(void) {
 8007a80:	b580      	push	{r7, lr}
 8007a82:	af00      	add	r7, sp, #0
	// Don't control pilot light if joy mode is active
	if (joy_mode_active) {
 8007a84:	4b3a      	ldr	r3, [pc, #232]	@ (8007b70 <update_safety_system+0xf0>)
 8007a86:	781b      	ldrb	r3, [r3, #0]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d16e      	bne.n	8007b6a <update_safety_system+0xea>
		return; // Let joy mode handle pilot light
	}

	if (safety_state == SAFETY_SOFTWARE_EMERGENCY) {
 8007a8c:	4b39      	ldr	r3, [pc, #228]	@ (8007b74 <update_safety_system+0xf4>)
 8007a8e:	781b      	ldrb	r3, [r3, #0]
 8007a90:	2b01      	cmp	r3, #1
 8007a92:	d11f      	bne.n	8007ad4 <update_safety_system+0x54>
		if (++safety_toggle_timer >= SAFETY_TOGGLE_PERIOD) {
 8007a94:	4b38      	ldr	r3, [pc, #224]	@ (8007b78 <update_safety_system+0xf8>)
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	3301      	adds	r3, #1
 8007a9a:	4a37      	ldr	r2, [pc, #220]	@ (8007b78 <update_safety_system+0xf8>)
 8007a9c:	6013      	str	r3, [r2, #0]
 8007a9e:	2bf9      	cmp	r3, #249	@ 0xf9
 8007aa0:	d918      	bls.n	8007ad4 <update_safety_system+0x54>
			HAL_GPIO_TogglePin(PILOT_GPIO_Port, PILOT_Pin);
 8007aa2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8007aa6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007aaa:	f005 fd4d 	bl	800d548 <HAL_GPIO_TogglePin>
			pilot_light_state = !pilot_light_state;
 8007aae:	4b33      	ldr	r3, [pc, #204]	@ (8007b7c <update_safety_system+0xfc>)
 8007ab0:	781b      	ldrb	r3, [r3, #0]
 8007ab2:	b2db      	uxtb	r3, r3
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	bf14      	ite	ne
 8007ab8:	2301      	movne	r3, #1
 8007aba:	2300      	moveq	r3, #0
 8007abc:	b2db      	uxtb	r3, r3
 8007abe:	f083 0301 	eor.w	r3, r3, #1
 8007ac2:	b2db      	uxtb	r3, r3
 8007ac4:	f003 0301 	and.w	r3, r3, #1
 8007ac8:	b2da      	uxtb	r2, r3
 8007aca:	4b2c      	ldr	r3, [pc, #176]	@ (8007b7c <update_safety_system+0xfc>)
 8007acc:	701a      	strb	r2, [r3, #0]
			safety_toggle_timer = 0;
 8007ace:	4b2a      	ldr	r3, [pc, #168]	@ (8007b78 <update_safety_system+0xf8>)
 8007ad0:	2200      	movs	r2, #0
 8007ad2:	601a      	str	r2, [r3, #0]
		}
	}

	if (safety_state == SAFETY_HARDWARE_EMERGENCY) {
 8007ad4:	4b27      	ldr	r3, [pc, #156]	@ (8007b74 <update_safety_system+0xf4>)
 8007ad6:	781b      	ldrb	r3, [r3, #0]
 8007ad8:	2b02      	cmp	r3, #2
 8007ada:	d134      	bne.n	8007b46 <update_safety_system+0xc6>
		if (HAL_GPIO_ReadPin(EMER_GPIO_Port, EMER_Pin) == GPIO_PIN_SET) {
 8007adc:	2110      	movs	r1, #16
 8007ade:	4828      	ldr	r0, [pc, #160]	@ (8007b80 <update_safety_system+0x100>)
 8007ae0:	f005 fd02 	bl	800d4e8 <HAL_GPIO_ReadPin>
 8007ae4:	4603      	mov	r3, r0
 8007ae6:	2b01      	cmp	r3, #1
 8007ae8:	d120      	bne.n	8007b2c <update_safety_system+0xac>
			if (++safety_toggle_timer >= SAFETY_TOGGLE_PERIOD) {
 8007aea:	4b23      	ldr	r3, [pc, #140]	@ (8007b78 <update_safety_system+0xf8>)
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	3301      	adds	r3, #1
 8007af0:	4a21      	ldr	r2, [pc, #132]	@ (8007b78 <update_safety_system+0xf8>)
 8007af2:	6013      	str	r3, [r2, #0]
 8007af4:	2bf9      	cmp	r3, #249	@ 0xf9
 8007af6:	d926      	bls.n	8007b46 <update_safety_system+0xc6>
				HAL_GPIO_TogglePin(PILOT_GPIO_Port, PILOT_Pin);
 8007af8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8007afc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007b00:	f005 fd22 	bl	800d548 <HAL_GPIO_TogglePin>
				pilot_light_state = !pilot_light_state;
 8007b04:	4b1d      	ldr	r3, [pc, #116]	@ (8007b7c <update_safety_system+0xfc>)
 8007b06:	781b      	ldrb	r3, [r3, #0]
 8007b08:	b2db      	uxtb	r3, r3
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	bf14      	ite	ne
 8007b0e:	2301      	movne	r3, #1
 8007b10:	2300      	moveq	r3, #0
 8007b12:	b2db      	uxtb	r3, r3
 8007b14:	f083 0301 	eor.w	r3, r3, #1
 8007b18:	b2db      	uxtb	r3, r3
 8007b1a:	f003 0301 	and.w	r3, r3, #1
 8007b1e:	b2da      	uxtb	r2, r3
 8007b20:	4b16      	ldr	r3, [pc, #88]	@ (8007b7c <update_safety_system+0xfc>)
 8007b22:	701a      	strb	r2, [r3, #0]
				safety_toggle_timer = 0;
 8007b24:	4b14      	ldr	r3, [pc, #80]	@ (8007b78 <update_safety_system+0xf8>)
 8007b26:	2200      	movs	r2, #0
 8007b28:	601a      	str	r2, [r3, #0]
 8007b2a:	e00c      	b.n	8007b46 <update_safety_system+0xc6>
			}
		} else {
			HAL_GPIO_WritePin(PILOT_GPIO_Port, PILOT_Pin, GPIO_PIN_RESET);
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8007b32:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007b36:	f005 fcef 	bl	800d518 <HAL_GPIO_WritePin>
			pilot_light_state = false;
 8007b3a:	4b10      	ldr	r3, [pc, #64]	@ (8007b7c <update_safety_system+0xfc>)
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	701a      	strb	r2, [r3, #0]
			safety_toggle_timer = 0;
 8007b40:	4b0d      	ldr	r3, [pc, #52]	@ (8007b78 <update_safety_system+0xf8>)
 8007b42:	2200      	movs	r2, #0
 8007b44:	601a      	str	r2, [r3, #0]
		}
	}

	if (safety_state == SAFETY_NORMAL) {
 8007b46:	4b0b      	ldr	r3, [pc, #44]	@ (8007b74 <update_safety_system+0xf4>)
 8007b48:	781b      	ldrb	r3, [r3, #0]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d10e      	bne.n	8007b6c <update_safety_system+0xec>
		HAL_GPIO_WritePin(PILOT_GPIO_Port, PILOT_Pin, GPIO_PIN_RESET);
 8007b4e:	2200      	movs	r2, #0
 8007b50:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8007b54:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007b58:	f005 fcde 	bl	800d518 <HAL_GPIO_WritePin>
		pilot_light_state = false;
 8007b5c:	4b07      	ldr	r3, [pc, #28]	@ (8007b7c <update_safety_system+0xfc>)
 8007b5e:	2200      	movs	r2, #0
 8007b60:	701a      	strb	r2, [r3, #0]
		safety_toggle_timer = 0;
 8007b62:	4b05      	ldr	r3, [pc, #20]	@ (8007b78 <update_safety_system+0xf8>)
 8007b64:	2200      	movs	r2, #0
 8007b66:	601a      	str	r2, [r3, #0]
 8007b68:	e000      	b.n	8007b6c <update_safety_system+0xec>
		return; // Let joy mode handle pilot light
 8007b6a:	bf00      	nop
	}
}
 8007b6c:	bd80      	pop	{r7, pc}
 8007b6e:	bf00      	nop
 8007b70:	20000809 	.word	0x20000809
 8007b74:	200007ed 	.word	0x200007ed
 8007b78:	200007f0 	.word	0x200007f0
 8007b7c:	200007f4 	.word	0x200007f4
 8007b80:	48000400 	.word	0x48000400

08007b84 <is_emergency_active>:

bool is_emergency_active(void) {
 8007b84:	b480      	push	{r7}
 8007b86:	af00      	add	r7, sp, #0
	return (safety_state != SAFETY_NORMAL);
 8007b88:	4b05      	ldr	r3, [pc, #20]	@ (8007ba0 <is_emergency_active+0x1c>)
 8007b8a:	781b      	ldrb	r3, [r3, #0]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	bf14      	ite	ne
 8007b90:	2301      	movne	r3, #1
 8007b92:	2300      	moveq	r3, #0
 8007b94:	b2db      	uxtb	r3, r3
}
 8007b96:	4618      	mov	r0, r3
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9e:	4770      	bx	lr
 8007ba0:	200007ed 	.word	0x200007ed

08007ba4 <enter_joy_mode>:

void enter_joy_mode(void) {
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	af00      	add	r7, sp, #0
	if (is_emergency_active() || homing_active || joy_mode_active) {
 8007ba8:	f7ff ffec 	bl	8007b84 <is_emergency_active>
 8007bac:	4603      	mov	r3, r0
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d142      	bne.n	8007c38 <enter_joy_mode+0x94>
 8007bb2:	4b22      	ldr	r3, [pc, #136]	@ (8007c3c <enter_joy_mode+0x98>)
 8007bb4:	781b      	ldrb	r3, [r3, #0]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d13e      	bne.n	8007c38 <enter_joy_mode+0x94>
 8007bba:	4b21      	ldr	r3, [pc, #132]	@ (8007c40 <enter_joy_mode+0x9c>)
 8007bbc:	781b      	ldrb	r3, [r3, #0]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d13a      	bne.n	8007c38 <enter_joy_mode+0x94>
		return;
	}

	ensure_motion_idle();
 8007bc2:	f001 fc45 	bl	8009450 <ensure_motion_idle>

	joy_mode_active = true;
 8007bc6:	4b1e      	ldr	r3, [pc, #120]	@ (8007c40 <enter_joy_mode+0x9c>)
 8007bc8:	2201      	movs	r2, #1
 8007bca:	701a      	strb	r2, [r3, #0]
	joy_mode_state = JOY_MODE_INITIAL_CONTROL; // Start in initial control state
 8007bcc:	4b1d      	ldr	r3, [pc, #116]	@ (8007c44 <enter_joy_mode+0xa0>)
 8007bce:	2201      	movs	r2, #1
 8007bd0:	701a      	strb	r2, [r3, #0]

	// Reset all joy mode data
	reset_joy_mode_data();
 8007bd2:	f000 f9b9 	bl	8007f48 <reset_joy_mode_data>

	// Turn on pilot light to indicate joy mode
	HAL_GPIO_WritePin(PILOT_GPIO_Port, PILOT_Pin, GPIO_PIN_SET);
 8007bd6:	2201      	movs	r2, #1
 8007bd8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8007bdc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007be0:	f005 fc9a 	bl	800d518 <HAL_GPIO_WritePin>
	joy_mode_pilot_state = true;
 8007be4:	4b18      	ldr	r3, [pc, #96]	@ (8007c48 <enter_joy_mode+0xa4>)
 8007be6:	2201      	movs	r2, #1
 8007be8:	701a      	strb	r2, [r3, #0]
	joy_mode_pilot_timer = 0;
 8007bea:	4b18      	ldr	r3, [pc, #96]	@ (8007c4c <enter_joy_mode+0xa8>)
 8007bec:	2200      	movs	r2, #0
 8007bee:	601a      	str	r2, [r3, #0]

	// Stop any current motion
	motion_sequence_state = MOTION_IDLE;
 8007bf0:	4b17      	ldr	r3, [pc, #92]	@ (8007c50 <enter_joy_mode+0xac>)
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	701a      	strb	r2, [r3, #0]
	prismatic_axis.trajectory_active = false;
 8007bf6:	4b17      	ldr	r3, [pc, #92]	@ (8007c54 <enter_joy_mode+0xb0>)
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	revolute_axis.trajectory_active = false;
 8007bfe:	4b16      	ldr	r3, [pc, #88]	@ (8007c58 <enter_joy_mode+0xb4>)
 8007c00:	2200      	movs	r2, #0
 8007c02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

	// Initialize position holding at current positions
	prismatic_axis.position = prismatic_encoder.mm;
 8007c06:	4b15      	ldr	r3, [pc, #84]	@ (8007c5c <enter_joy_mode+0xb8>)
 8007c08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007c0a:	4a12      	ldr	r2, [pc, #72]	@ (8007c54 <enter_joy_mode+0xb0>)
 8007c0c:	6013      	str	r3, [r2, #0]
	revolute_axis.position = revolute_encoder.rads;
 8007c0e:	4b14      	ldr	r3, [pc, #80]	@ (8007c60 <enter_joy_mode+0xbc>)
 8007c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c12:	4a11      	ldr	r2, [pc, #68]	@ (8007c58 <enter_joy_mode+0xb4>)
 8007c14:	6013      	str	r3, [r2, #0]

	// Reset motor commands
	prismatic_axis.command_pos = 0.0f;
 8007c16:	4b0f      	ldr	r3, [pc, #60]	@ (8007c54 <enter_joy_mode+0xb0>)
 8007c18:	f04f 0200 	mov.w	r2, #0
 8007c1c:	625a      	str	r2, [r3, #36]	@ 0x24
	revolute_axis.command_pos = 0.0f;
 8007c1e:	4b0e      	ldr	r3, [pc, #56]	@ (8007c58 <enter_joy_mode+0xb4>)
 8007c20:	f04f 0200 	mov.w	r2, #0
 8007c24:	625a      	str	r2, [r3, #36]	@ 0x24
	prismatic_axis.command_vel = 0.0f;
 8007c26:	4b0b      	ldr	r3, [pc, #44]	@ (8007c54 <enter_joy_mode+0xb0>)
 8007c28:	f04f 0200 	mov.w	r2, #0
 8007c2c:	629a      	str	r2, [r3, #40]	@ 0x28
	revolute_axis.command_vel = 0.0f;
 8007c2e:	4b0a      	ldr	r3, [pc, #40]	@ (8007c58 <enter_joy_mode+0xb4>)
 8007c30:	f04f 0200 	mov.w	r2, #0
 8007c34:	629a      	str	r2, [r3, #40]	@ 0x28
 8007c36:	e000      	b.n	8007c3a <enter_joy_mode+0x96>
		return;
 8007c38:	bf00      	nop
	// Reset PID controllers
//	PID_CONTROLLER_Reset(&prismatic_position_pid);
//	PID_CONTROLLER_Reset(&prismatic_velocity_pid);
//	PID_CONTROLLER_Reset(&revolute_position_pid);
//	PID_CONTROLLER_Reset(&revolute_velocity_pid);
}
 8007c3a:	bd80      	pop	{r7, pc}
 8007c3c:	200007eb 	.word	0x200007eb
 8007c40:	20000809 	.word	0x20000809
 8007c44:	20000808 	.word	0x20000808
 8007c48:	20000864 	.word	0x20000864
 8007c4c:	20000860 	.word	0x20000860
 8007c50:	2000078c 	.word	0x2000078c
 8007c54:	20000704 	.word	0x20000704
 8007c58:	20000748 	.word	0x20000748
 8007c5c:	20000984 	.word	0x20000984
 8007c60:	200009e0 	.word	0x200009e0

08007c64 <exit_joy_mode>:

/* Updated exit joy mode to handle cleanup properly */
void exit_joy_mode(void) {
 8007c64:	b580      	push	{r7, lr}
 8007c66:	af00      	add	r7, sp, #0
	joy_mode_active = false;
 8007c68:	4b2c      	ldr	r3, [pc, #176]	@ (8007d1c <exit_joy_mode+0xb8>)
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	701a      	strb	r2, [r3, #0]
	joy_mode_state = JOY_MODE_IDLE;
 8007c6e:	4b2c      	ldr	r3, [pc, #176]	@ (8007d20 <exit_joy_mode+0xbc>)
 8007c70:	2200      	movs	r2, #0
 8007c72:	701a      	strb	r2, [r3, #0]

	// Reset all data
	reset_joy_mode_data();
 8007c74:	f000 f968 	bl	8007f48 <reset_joy_mode_data>

	// Turn off pilot light
	HAL_GPIO_WritePin(PILOT_GPIO_Port, PILOT_Pin, GPIO_PIN_RESET);
 8007c78:	2200      	movs	r2, #0
 8007c7a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8007c7e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007c82:	f005 fc49 	bl	800d518 <HAL_GPIO_WritePin>
	joy_mode_pilot_state = false;
 8007c86:	4b27      	ldr	r3, [pc, #156]	@ (8007d24 <exit_joy_mode+0xc0>)
 8007c88:	2200      	movs	r2, #0
 8007c8a:	701a      	strb	r2, [r3, #0]
	joy_mode_pilot_timer = 0;
 8007c8c:	4b26      	ldr	r3, [pc, #152]	@ (8007d28 <exit_joy_mode+0xc4>)
 8007c8e:	2200      	movs	r2, #0
 8007c90:	601a      	str	r2, [r3, #0]

	// DON'T stop motors - hold current position
	// Set current positions as target positions for holding
	prismatic_axis.position = prismatic_encoder.mm;
 8007c92:	4b26      	ldr	r3, [pc, #152]	@ (8007d2c <exit_joy_mode+0xc8>)
 8007c94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007c96:	4a26      	ldr	r2, [pc, #152]	@ (8007d30 <exit_joy_mode+0xcc>)
 8007c98:	6013      	str	r3, [r2, #0]
	revolute_axis.position = revolute_encoder.rads;
 8007c9a:	4b26      	ldr	r3, [pc, #152]	@ (8007d34 <exit_joy_mode+0xd0>)
 8007c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c9e:	4a26      	ldr	r2, [pc, #152]	@ (8007d38 <exit_joy_mode+0xd4>)
 8007ca0:	6013      	str	r3, [r2, #0]

	// Reset velocities and feedforward terms
	prismatic_axis.command_vel = 0.0f;
 8007ca2:	4b23      	ldr	r3, [pc, #140]	@ (8007d30 <exit_joy_mode+0xcc>)
 8007ca4:	f04f 0200 	mov.w	r2, #0
 8007ca8:	629a      	str	r2, [r3, #40]	@ 0x28
	revolute_axis.command_vel = 0.0f;
 8007caa:	4b23      	ldr	r3, [pc, #140]	@ (8007d38 <exit_joy_mode+0xd4>)
 8007cac:	f04f 0200 	mov.w	r2, #0
 8007cb0:	629a      	str	r2, [r3, #40]	@ 0x28
	prismatic_axis.ffd = 0.0f;
 8007cb2:	4b1f      	ldr	r3, [pc, #124]	@ (8007d30 <exit_joy_mode+0xcc>)
 8007cb4:	f04f 0200 	mov.w	r2, #0
 8007cb8:	631a      	str	r2, [r3, #48]	@ 0x30
	prismatic_axis.dfd = 0.0f;
 8007cba:	4b1d      	ldr	r3, [pc, #116]	@ (8007d30 <exit_joy_mode+0xcc>)
 8007cbc:	f04f 0200 	mov.w	r2, #0
 8007cc0:	62da      	str	r2, [r3, #44]	@ 0x2c
	revolute_axis.ffd = 0.0f;
 8007cc2:	4b1d      	ldr	r3, [pc, #116]	@ (8007d38 <exit_joy_mode+0xd4>)
 8007cc4:	f04f 0200 	mov.w	r2, #0
 8007cc8:	631a      	str	r2, [r3, #48]	@ 0x30

	// Keep DFD for revolute axis (gravity compensation)
	revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 8007cca:	4b1a      	ldr	r3, [pc, #104]	@ (8007d34 <exit_joy_mode+0xd0>)
 8007ccc:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
			revolute_encoder.rads, prismatic_encoder.mm / 1000.0f);
 8007cd0:	4b16      	ldr	r3, [pc, #88]	@ (8007d2c <exit_joy_mode+0xc8>)
 8007cd2:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
	revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 8007cd6:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 8007d3c <exit_joy_mode+0xd8>
 8007cda:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8007cde:	eef0 0a66 	vmov.f32	s1, s13
 8007ce2:	eeb0 0a47 	vmov.f32	s0, s14
 8007ce6:	4816      	ldr	r0, [pc, #88]	@ (8007d40 <exit_joy_mode+0xdc>)
 8007ce8:	f7f9 fcc7 	bl	800167a <REVOLUTE_MOTOR_DFD_Compute>
 8007cec:	eef0 7a40 	vmov.f32	s15, s0
 8007cf0:	4b11      	ldr	r3, [pc, #68]	@ (8007d38 <exit_joy_mode+0xd4>)
 8007cf2:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
//	PID_CONTROLLER_Reset(&revolute_position_pid);
//	PID_CONTROLLER_Reset(&revolute_velocity_pid);
//	PID_CONTROLLER_Reset(&revolute_velocity_pid);

	// Reset motion state
	motion_sequence_state = MOTION_IDLE;
 8007cf6:	4b13      	ldr	r3, [pc, #76]	@ (8007d44 <exit_joy_mode+0xe0>)
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	701a      	strb	r2, [r3, #0]
	prismatic_axis.trajectory_active = false;
 8007cfc:	4b0c      	ldr	r3, [pc, #48]	@ (8007d30 <exit_joy_mode+0xcc>)
 8007cfe:	2200      	movs	r2, #0
 8007d00:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	revolute_axis.trajectory_active = false;
 8007d04:	4b0c      	ldr	r3, [pc, #48]	@ (8007d38 <exit_joy_mode+0xd4>)
 8007d06:	2200      	movs	r2, #0
 8007d08:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

	//modbus reset state
	registerFrame[BaseSystem_Status].U16 = 0;
 8007d0c:	4b0e      	ldr	r3, [pc, #56]	@ (8007d48 <exit_joy_mode+0xe4>)
 8007d0e:	2200      	movs	r2, #0
 8007d10:	805a      	strh	r2, [r3, #2]
	registerFrame[R_Theta_Status].U16 = 0;
 8007d12:	4b0d      	ldr	r3, [pc, #52]	@ (8007d48 <exit_joy_mode+0xe4>)
 8007d14:	2200      	movs	r2, #0
 8007d16:	841a      	strh	r2, [r3, #32]
}
 8007d18:	bf00      	nop
 8007d1a:	bd80      	pop	{r7, pc}
 8007d1c:	20000809 	.word	0x20000809
 8007d20:	20000808 	.word	0x20000808
 8007d24:	20000864 	.word	0x20000864
 8007d28:	20000860 	.word	0x20000860
 8007d2c:	20000984 	.word	0x20000984
 8007d30:	20000704 	.word	0x20000704
 8007d34:	200009e0 	.word	0x200009e0
 8007d38:	20000748 	.word	0x20000748
 8007d3c:	447a0000 	.word	0x447a0000
 8007d40:	20000b14 	.word	0x20000b14
 8007d44:	2000078c 	.word	0x2000078c
 8007d48:	200015a0 	.word	0x200015a0

08007d4c <save_current_position>:

void save_current_position(void) {
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b086      	sub	sp, #24
 8007d50:	af00      	add	r7, sp, #0
	if (saved_position_count < JOY_MODE_MAX_POSITIONS) {
 8007d52:	4b4f      	ldr	r3, [pc, #316]	@ (8007e90 <save_current_position+0x144>)
 8007d54:	781b      	ldrb	r3, [r3, #0]
 8007d56:	2b09      	cmp	r3, #9
 8007d58:	f200 8097 	bhi.w	8007e8a <save_current_position+0x13e>
		float current_pris = prismatic_encoder.mm;
 8007d5c:	4b4d      	ldr	r3, [pc, #308]	@ (8007e94 <save_current_position+0x148>)
 8007d5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d60:	617b      	str	r3, [r7, #20]
		float current_rev = revolute_encoder.rads;
 8007d62:	4b4d      	ldr	r3, [pc, #308]	@ (8007e98 <save_current_position+0x14c>)
 8007d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d66:	613b      	str	r3, [r7, #16]

		if (saved_position_count > 0) {
 8007d68:	4b49      	ldr	r3, [pc, #292]	@ (8007e90 <save_current_position+0x144>)
 8007d6a:	781b      	ldrb	r3, [r3, #0]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d032      	beq.n	8007dd6 <save_current_position+0x8a>
			float last_pris =
					saved_positions[saved_position_count - 1].prismatic_pos;
 8007d70:	4b47      	ldr	r3, [pc, #284]	@ (8007e90 <save_current_position+0x144>)
 8007d72:	781b      	ldrb	r3, [r3, #0]
 8007d74:	3b01      	subs	r3, #1
			float last_pris =
 8007d76:	4a49      	ldr	r2, [pc, #292]	@ (8007e9c <save_current_position+0x150>)
 8007d78:	00db      	lsls	r3, r3, #3
 8007d7a:	4413      	add	r3, r2
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	60fb      	str	r3, [r7, #12]
			float last_rev =
					saved_positions[saved_position_count - 1].revolute_pos;
 8007d80:	4b43      	ldr	r3, [pc, #268]	@ (8007e90 <save_current_position+0x144>)
 8007d82:	781b      	ldrb	r3, [r3, #0]
 8007d84:	3b01      	subs	r3, #1
			float last_rev =
 8007d86:	4a45      	ldr	r2, [pc, #276]	@ (8007e9c <save_current_position+0x150>)
 8007d88:	00db      	lsls	r3, r3, #3
 8007d8a:	4413      	add	r3, r2
 8007d8c:	3304      	adds	r3, #4
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	60bb      	str	r3, [r7, #8]

			if (fabsf(current_pris - last_pris) < 5.0f
 8007d92:	ed97 7a05 	vldr	s14, [r7, #20]
 8007d96:	edd7 7a03 	vldr	s15, [r7, #12]
 8007d9a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007d9e:	eef0 7ae7 	vabs.f32	s15, s15
 8007da2:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8007da6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007daa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007dae:	d512      	bpl.n	8007dd6 <save_current_position+0x8a>
					&& fabsf(current_rev - last_rev) < 0.1f) {
 8007db0:	ed97 7a04 	vldr	s14, [r7, #16]
 8007db4:	edd7 7a02 	vldr	s15, [r7, #8]
 8007db8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007dbc:	eef0 7ae7 	vabs.f32	s15, s15
 8007dc0:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 8007ea0 <save_current_position+0x154>
 8007dc4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007dc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007dcc:	d503      	bpl.n	8007dd6 <save_current_position+0x8a>
				too_similar = true;
 8007dce:	4b35      	ldr	r3, [pc, #212]	@ (8007ea4 <save_current_position+0x158>)
 8007dd0:	2201      	movs	r2, #1
 8007dd2:	701a      	strb	r2, [r3, #0]
				// DEBUG: Position too similar, not saving
				return;// Exit early if too similar
 8007dd4:	e059      	b.n	8007e8a <save_current_position+0x13e>
			}
		}

		// Only reach here if position should be saved
		saved_positions[saved_position_count].prismatic_pos = current_pris;
 8007dd6:	4b2e      	ldr	r3, [pc, #184]	@ (8007e90 <save_current_position+0x144>)
 8007dd8:	781b      	ldrb	r3, [r3, #0]
 8007dda:	4a30      	ldr	r2, [pc, #192]	@ (8007e9c <save_current_position+0x150>)
 8007ddc:	00db      	lsls	r3, r3, #3
 8007dde:	4413      	add	r3, r2
 8007de0:	697a      	ldr	r2, [r7, #20]
 8007de2:	601a      	str	r2, [r3, #0]
		saved_positions[saved_position_count].revolute_pos = current_rev;
 8007de4:	4b2a      	ldr	r3, [pc, #168]	@ (8007e90 <save_current_position+0x144>)
 8007de6:	781b      	ldrb	r3, [r3, #0]
 8007de8:	4a2c      	ldr	r2, [pc, #176]	@ (8007e9c <save_current_position+0x150>)
 8007dea:	00db      	lsls	r3, r3, #3
 8007dec:	4413      	add	r3, r2
 8007dee:	3304      	adds	r3, #4
 8007df0:	693a      	ldr	r2, [r7, #16]
 8007df2:	601a      	str	r2, [r3, #0]

		uint8_t r_addr = 0x20 + saved_position_count * 2;
 8007df4:	4b26      	ldr	r3, [pc, #152]	@ (8007e90 <save_current_position+0x144>)
 8007df6:	781b      	ldrb	r3, [r3, #0]
 8007df8:	3310      	adds	r3, #16
 8007dfa:	b2db      	uxtb	r3, r3
 8007dfc:	005b      	lsls	r3, r3, #1
 8007dfe:	71fb      	strb	r3, [r7, #7]
		uint8_t t_addr = r_addr + 1;
 8007e00:	79fb      	ldrb	r3, [r7, #7]
 8007e02:	3301      	adds	r3, #1
 8007e04:	71bb      	strb	r3, [r7, #6]

		if (r_addr <= 0x38 && t_addr <= 0x39) {
 8007e06:	79fb      	ldrb	r3, [r7, #7]
 8007e08:	2b38      	cmp	r3, #56	@ 0x38
 8007e0a:	d82e      	bhi.n	8007e6a <save_current_position+0x11e>
 8007e0c:	79bb      	ldrb	r3, [r7, #6]
 8007e0e:	2b39      	cmp	r3, #57	@ 0x39
 8007e10:	d82b      	bhi.n	8007e6a <save_current_position+0x11e>
			int16_t r_mm_fixed = (int16_t) (current_pris * 10.0);
 8007e12:	6978      	ldr	r0, [r7, #20]
 8007e14:	f7f8 fb64 	bl	80004e0 <__aeabi_f2d>
 8007e18:	f04f 0200 	mov.w	r2, #0
 8007e1c:	4b22      	ldr	r3, [pc, #136]	@ (8007ea8 <save_current_position+0x15c>)
 8007e1e:	f7f8 fbb7 	bl	8000590 <__aeabi_dmul>
 8007e22:	4602      	mov	r2, r0
 8007e24:	460b      	mov	r3, r1
 8007e26:	4610      	mov	r0, r2
 8007e28:	4619      	mov	r1, r3
 8007e2a:	f7f8 fe4b 	bl	8000ac4 <__aeabi_d2iz>
 8007e2e:	4603      	mov	r3, r0
 8007e30:	80bb      	strh	r3, [r7, #4]
			int16_t t_deg_fixed = (int16_t) (revolute_axis.deg * 10.0);
 8007e32:	4b1e      	ldr	r3, [pc, #120]	@ (8007eac <save_current_position+0x160>)
 8007e34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e36:	4618      	mov	r0, r3
 8007e38:	f7f8 fb52 	bl	80004e0 <__aeabi_f2d>
 8007e3c:	f04f 0200 	mov.w	r2, #0
 8007e40:	4b19      	ldr	r3, [pc, #100]	@ (8007ea8 <save_current_position+0x15c>)
 8007e42:	f7f8 fba5 	bl	8000590 <__aeabi_dmul>
 8007e46:	4602      	mov	r2, r0
 8007e48:	460b      	mov	r3, r1
 8007e4a:	4610      	mov	r0, r2
 8007e4c:	4619      	mov	r1, r3
 8007e4e:	f7f8 fe39 	bl	8000ac4 <__aeabi_d2iz>
 8007e52:	4603      	mov	r3, r0
 8007e54:	807b      	strh	r3, [r7, #2]

			registerFrame[r_addr].U16 = r_mm_fixed;
 8007e56:	79fb      	ldrb	r3, [r7, #7]
 8007e58:	88b9      	ldrh	r1, [r7, #4]
 8007e5a:	4a15      	ldr	r2, [pc, #84]	@ (8007eb0 <save_current_position+0x164>)
 8007e5c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			registerFrame[t_addr].U16 = t_deg_fixed;
 8007e60:	79bb      	ldrb	r3, [r7, #6]
 8007e62:	8879      	ldrh	r1, [r7, #2]
 8007e64:	4a12      	ldr	r2, [pc, #72]	@ (8007eb0 <save_current_position+0x164>)
 8007e66:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		}

		saved_position_count++;
 8007e6a:	4b09      	ldr	r3, [pc, #36]	@ (8007e90 <save_current_position+0x144>)
 8007e6c:	781b      	ldrb	r3, [r3, #0]
 8007e6e:	3301      	adds	r3, #1
 8007e70:	b2da      	uxtb	r2, r3
 8007e72:	4b07      	ldr	r3, [pc, #28]	@ (8007e90 <save_current_position+0x144>)
 8007e74:	701a      	strb	r2, [r3, #0]

		if (saved_position_count >= JOY_MODE_MAX_POSITIONS) {
 8007e76:	4b06      	ldr	r3, [pc, #24]	@ (8007e90 <save_current_position+0x144>)
 8007e78:	781b      	ldrb	r3, [r3, #0]
 8007e7a:	2b09      	cmp	r3, #9
 8007e7c:	d905      	bls.n	8007e8a <save_current_position+0x13e>
			joy_mode_state = JOY_MODE_POSITION_SAVED;
 8007e7e:	4b0d      	ldr	r3, [pc, #52]	@ (8007eb4 <save_current_position+0x168>)
 8007e80:	2203      	movs	r2, #3
 8007e82:	701a      	strb	r2, [r3, #0]
			joy_mode_pilot_timer = 0;
 8007e84:	4b0c      	ldr	r3, [pc, #48]	@ (8007eb8 <save_current_position+0x16c>)
 8007e86:	2200      	movs	r2, #0
 8007e88:	601a      	str	r2, [r3, #0]
		}
	}
}
 8007e8a:	3718      	adds	r7, #24
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	bd80      	pop	{r7, pc}
 8007e90:	2000085c 	.word	0x2000085c
 8007e94:	20000984 	.word	0x20000984
 8007e98:	200009e0 	.word	0x200009e0
 8007e9c:	2000080c 	.word	0x2000080c
 8007ea0:	3dcccccd 	.word	0x3dcccccd
 8007ea4:	200008c9 	.word	0x200008c9
 8007ea8:	40240000 	.word	0x40240000
 8007eac:	20000748 	.word	0x20000748
 8007eb0:	200015a0 	.word	0x200015a0
 8007eb4:	20000808 	.word	0x20000808
 8007eb8:	20000860 	.word	0x20000860

08007ebc <start_position_playback>:

void start_position_playback(void) {
 8007ebc:	b580      	push	{r7, lr}
 8007ebe:	b084      	sub	sp, #16
 8007ec0:	af00      	add	r7, sp, #0

	if (saved_position_count > 0) {
 8007ec2:	4b19      	ldr	r3, [pc, #100]	@ (8007f28 <start_position_playback+0x6c>)
 8007ec4:	781b      	ldrb	r3, [r3, #0]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d02a      	beq.n	8007f20 <start_position_playback+0x64>
		playback_position_index = 0;
 8007eca:	4b18      	ldr	r3, [pc, #96]	@ (8007f2c <start_position_playback+0x70>)
 8007ecc:	2200      	movs	r2, #0
 8007ece:	701a      	strb	r2, [r3, #0]
		joy_mode_playback_timer = 0;
 8007ed0:	4b17      	ldr	r3, [pc, #92]	@ (8007f30 <start_position_playback+0x74>)
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	601a      	str	r2, [r3, #0]
		joy_mode_state = JOY_MODE_PLAYBACK;
 8007ed6:	4b17      	ldr	r3, [pc, #92]	@ (8007f34 <start_position_playback+0x78>)
 8007ed8:	2204      	movs	r2, #4
 8007eda:	701a      	strb	r2, [r3, #0]
		// Keep pilot light ON during playback (don't turn it off)
		HAL_GPIO_WritePin(PILOT_GPIO_Port, PILOT_Pin, GPIO_PIN_SET);
 8007edc:	2201      	movs	r2, #1
 8007ede:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8007ee2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007ee6:	f005 fb17 	bl	800d518 <HAL_GPIO_WritePin>
		joy_mode_pilot_state = true;
 8007eea:	4b13      	ldr	r3, [pc, #76]	@ (8007f38 <start_position_playback+0x7c>)
 8007eec:	2201      	movs	r2, #1
 8007eee:	701a      	strb	r2, [r3, #0]

		// Start first trajectory
		float target_pris = saved_positions[0].prismatic_pos;
 8007ef0:	4b12      	ldr	r3, [pc, #72]	@ (8007f3c <start_position_playback+0x80>)
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	60fb      	str	r3, [r7, #12]
		float target_rev_rad = saved_positions[0].revolute_pos;
 8007ef6:	4b11      	ldr	r3, [pc, #68]	@ (8007f3c <start_position_playback+0x80>)
 8007ef8:	685b      	ldr	r3, [r3, #4]
 8007efa:	60bb      	str	r3, [r7, #8]
		float target_rev_deg = target_rev_rad * 180.0f / PI;
 8007efc:	edd7 7a02 	vldr	s15, [r7, #8]
 8007f00:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8007f40 <start_position_playback+0x84>
 8007f04:	ee27 7a87 	vmul.f32	s14, s15, s14
 8007f08:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8007f44 <start_position_playback+0x88>
 8007f0c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007f10:	edc7 7a01 	vstr	s15, [r7, #4]

		start_combined_trajectory(target_pris, target_rev_deg);
 8007f14:	edd7 0a01 	vldr	s1, [r7, #4]
 8007f18:	ed97 0a03 	vldr	s0, [r7, #12]
 8007f1c:	f7fe fa9a 	bl	8006454 <start_combined_trajectory>

	}
}
 8007f20:	bf00      	nop
 8007f22:	3710      	adds	r7, #16
 8007f24:	46bd      	mov	sp, r7
 8007f26:	bd80      	pop	{r7, pc}
 8007f28:	2000085c 	.word	0x2000085c
 8007f2c:	2000085d 	.word	0x2000085d
 8007f30:	20000868 	.word	0x20000868
 8007f34:	20000808 	.word	0x20000808
 8007f38:	20000864 	.word	0x20000864
 8007f3c:	2000080c 	.word	0x2000080c
 8007f40:	43340000 	.word	0x43340000
 8007f44:	40490fdb 	.word	0x40490fdb

08007f48 <reset_joy_mode_data>:

void reset_joy_mode_data(void) {
 8007f48:	b480      	push	{r7}
 8007f4a:	b083      	sub	sp, #12
 8007f4c:	af00      	add	r7, sp, #0
	// Reset saved position count
	saved_position_count = 0;
 8007f4e:	4b19      	ldr	r3, [pc, #100]	@ (8007fb4 <reset_joy_mode_data+0x6c>)
 8007f50:	2200      	movs	r2, #0
 8007f52:	701a      	strb	r2, [r3, #0]

	// Reset playback index
	playback_position_index = 0;
 8007f54:	4b18      	ldr	r3, [pc, #96]	@ (8007fb8 <reset_joy_mode_data+0x70>)
 8007f56:	2200      	movs	r2, #0
 8007f58:	701a      	strb	r2, [r3, #0]

	// Clear all saved positions
	for (int i = 0; i < JOY_MODE_MAX_POSITIONS; i++) {
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	607b      	str	r3, [r7, #4]
 8007f5e:	e011      	b.n	8007f84 <reset_joy_mode_data+0x3c>
		saved_positions[i].prismatic_pos = 0.0f;
 8007f60:	4a16      	ldr	r2, [pc, #88]	@ (8007fbc <reset_joy_mode_data+0x74>)
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	00db      	lsls	r3, r3, #3
 8007f66:	4413      	add	r3, r2
 8007f68:	f04f 0200 	mov.w	r2, #0
 8007f6c:	601a      	str	r2, [r3, #0]
		saved_positions[i].revolute_pos = 0.0f;
 8007f6e:	4a13      	ldr	r2, [pc, #76]	@ (8007fbc <reset_joy_mode_data+0x74>)
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	00db      	lsls	r3, r3, #3
 8007f74:	4413      	add	r3, r2
 8007f76:	3304      	adds	r3, #4
 8007f78:	f04f 0200 	mov.w	r2, #0
 8007f7c:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < JOY_MODE_MAX_POSITIONS; i++) {
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	3301      	adds	r3, #1
 8007f82:	607b      	str	r3, [r7, #4]
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	2b09      	cmp	r3, #9
 8007f88:	ddea      	ble.n	8007f60 <reset_joy_mode_data+0x18>
	}

	// Reset pilot light timers
	joy_mode_pilot_timer = 0;
 8007f8a:	4b0d      	ldr	r3, [pc, #52]	@ (8007fc0 <reset_joy_mode_data+0x78>)
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	601a      	str	r2, [r3, #0]
	joy_mode_pilot_state = false;
 8007f90:	4b0c      	ldr	r3, [pc, #48]	@ (8007fc4 <reset_joy_mode_data+0x7c>)
 8007f92:	2200      	movs	r2, #0
 8007f94:	701a      	strb	r2, [r3, #0]

	// Reset playback timer
	joy_mode_playback_timer = 0;
 8007f96:	4b0c      	ldr	r3, [pc, #48]	@ (8007fc8 <reset_joy_mode_data+0x80>)
 8007f98:	2200      	movs	r2, #0
 8007f9a:	601a      	str	r2, [r3, #0]

	// Reset button states
	joy_mode_b2_pressed = false;
 8007f9c:	4b0b      	ldr	r3, [pc, #44]	@ (8007fcc <reset_joy_mode_data+0x84>)
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	701a      	strb	r2, [r3, #0]
	joy_mode_b2_last_state = false;
 8007fa2:	4b0b      	ldr	r3, [pc, #44]	@ (8007fd0 <reset_joy_mode_data+0x88>)
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	701a      	strb	r2, [r3, #0]
}
 8007fa8:	bf00      	nop
 8007faa:	370c      	adds	r7, #12
 8007fac:	46bd      	mov	sp, r7
 8007fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb2:	4770      	bx	lr
 8007fb4:	2000085c 	.word	0x2000085c
 8007fb8:	2000085d 	.word	0x2000085d
 8007fbc:	2000080c 	.word	0x2000080c
 8007fc0:	20000860 	.word	0x20000860
 8007fc4:	20000864 	.word	0x20000864
 8007fc8:	20000868 	.word	0x20000868
 8007fcc:	2000086c 	.word	0x2000086c
 8007fd0:	2000086d 	.word	0x2000086d
 8007fd4:	00000000 	.word	0x00000000

08007fd8 <update_joy_mode_velocity_control>:

void update_joy_mode_velocity_control(void) {
 8007fd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fdc:	ed2d 8b02 	vpush	{d8}
 8007fe0:	b089      	sub	sp, #36	@ 0x24
 8007fe2:	af00      	add	r7, sp, #0
	// Read current photo sensor states directly
	bool up_photo_detected = HAL_GPIO_ReadPin(upperphoto_GPIO_Port,
 8007fe4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8007fe8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007fec:	f005 fa7c 	bl	800d4e8 <HAL_GPIO_ReadPin>
 8007ff0:	4603      	mov	r3, r0
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	bf14      	ite	ne
 8007ff6:	2301      	movne	r3, #1
 8007ff8:	2300      	moveq	r3, #0
 8007ffa:	75bb      	strb	r3, [r7, #22]
			upperphoto_Pin);
	bool low_photo_detected = HAL_GPIO_ReadPin(LOWER_PHOTO_GPIO_Port,
 8007ffc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8008000:	48bf      	ldr	r0, [pc, #764]	@ (8008300 <update_joy_mode_velocity_control+0x328>)
 8008002:	f005 fa71 	bl	800d4e8 <HAL_GPIO_ReadPin>
 8008006:	4603      	mov	r3, r0
 8008008:	2b00      	cmp	r3, #0
 800800a:	bf14      	ite	ne
 800800c:	2301      	movne	r3, #1
 800800e:	2300      	moveq	r3, #0
 8008010:	757b      	strb	r3, [r7, #21]
			LOWER_PHOTO_Pin);

	/* PRISMATIC AXIS - SIMPLE PWM CONTROL (NO PID, NO FEEDFORWARD) */
	float pris_base_pwm = 0.0f;
 8008012:	f04f 0300 	mov.w	r3, #0
 8008016:	61fb      	str	r3, [r7, #28]

	// Check sensor limits and joystick input
	if (up_photo_detected && joystick_x > JOY_MODE_VELOCITY_THRESHOLD) {
 8008018:	7dbb      	ldrb	r3, [r7, #22]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d00d      	beq.n	800803a <update_joy_mode_velocity_control+0x62>
 800801e:	4bb9      	ldr	r3, [pc, #740]	@ (8008304 <update_joy_mode_velocity_control+0x32c>)
 8008020:	edd3 7a00 	vldr	s15, [r3]
 8008024:	ed9f 7ab8 	vldr	s14, [pc, #736]	@ 8008308 <update_joy_mode_velocity_control+0x330>
 8008028:	eef4 7ac7 	vcmpe.f32	s15, s14
 800802c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008030:	dd03      	ble.n	800803a <update_joy_mode_velocity_control+0x62>
		// At up photo and trying to go up - block movement
		pris_base_pwm = 0.0f;
 8008032:	f04f 0300 	mov.w	r3, #0
 8008036:	61fb      	str	r3, [r7, #28]
 8008038:	e08f      	b.n	800815a <update_joy_mode_velocity_control+0x182>
	} else if (low_photo_detected && joystick_x < -JOY_MODE_VELOCITY_THRESHOLD) {
 800803a:	7d7b      	ldrb	r3, [r7, #21]
 800803c:	2b00      	cmp	r3, #0
 800803e:	d00d      	beq.n	800805c <update_joy_mode_velocity_control+0x84>
 8008040:	4bb0      	ldr	r3, [pc, #704]	@ (8008304 <update_joy_mode_velocity_control+0x32c>)
 8008042:	edd3 7a00 	vldr	s15, [r3]
 8008046:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800830c <update_joy_mode_velocity_control+0x334>
 800804a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800804e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008052:	d503      	bpl.n	800805c <update_joy_mode_velocity_control+0x84>
		// At low photo and trying to go down - block movement
		pris_base_pwm = 0.0f;
 8008054:	f04f 0300 	mov.w	r3, #0
 8008058:	61fb      	str	r3, [r7, #28]
 800805a:	e07e      	b.n	800815a <update_joy_mode_velocity_control+0x182>
	} else if (joystick_x < -JOY_MODE_VELOCITY_THRESHOLD) {
 800805c:	4ba9      	ldr	r3, [pc, #676]	@ (8008304 <update_joy_mode_velocity_control+0x32c>)
 800805e:	edd3 7a00 	vldr	s15, [r3]
 8008062:	ed9f 7aaa 	vldr	s14, [pc, #680]	@ 800830c <update_joy_mode_velocity_control+0x334>
 8008066:	eef4 7ac7 	vcmpe.f32	s15, s14
 800806a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800806e:	d533      	bpl.n	80080d8 <update_joy_mode_velocity_control+0x100>
		// Moving down (positive direction)
		float joystick_normalized = joystick_x / 50.0f; // Normalize to -1.0 to +1.0
 8008070:	4ba4      	ldr	r3, [pc, #656]	@ (8008304 <update_joy_mode_velocity_control+0x32c>)
 8008072:	ed93 7a00 	vldr	s14, [r3]
 8008076:	eddf 6aa6 	vldr	s13, [pc, #664]	@ 8008310 <update_joy_mode_velocity_control+0x338>
 800807a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800807e:	edc7 7a03 	vstr	s15, [r7, #12]
		pris_base_pwm = -joystick_normalized
 8008082:	edd7 7a03 	vldr	s15, [r7, #12]
 8008086:	eef1 7a67 	vneg.f32	s15, s15
 800808a:	ee17 3a90 	vmov	r3, s15
 800808e:	4618      	mov	r0, r3
 8008090:	f7f8 fa26 	bl	80004e0 <__aeabi_f2d>
 8008094:	4682      	mov	sl, r0
 8008096:	468b      	mov	fp, r1
				* (ZGX45RGG_400RPM_Constant.U_max * 0.2f); // 40% max PWM
 8008098:	4b9e      	ldr	r3, [pc, #632]	@ (8008314 <update_joy_mode_velocity_control+0x33c>)
 800809a:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800809e:	a394      	add	r3, pc, #592	@ (adr r3, 80082f0 <update_joy_mode_velocity_control+0x318>)
 80080a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080a4:	f7f8 fa74 	bl	8000590 <__aeabi_dmul>
 80080a8:	4602      	mov	r2, r0
 80080aa:	460b      	mov	r3, r1
 80080ac:	4650      	mov	r0, sl
 80080ae:	4659      	mov	r1, fp
 80080b0:	f7f8 fa6e 	bl	8000590 <__aeabi_dmul>
 80080b4:	4602      	mov	r2, r0
 80080b6:	460b      	mov	r3, r1
		pris_base_pwm = -joystick_normalized
 80080b8:	4610      	mov	r0, r2
 80080ba:	4619      	mov	r1, r3
 80080bc:	f7f8 fd4a 	bl	8000b54 <__aeabi_d2f>
 80080c0:	4603      	mov	r3, r0
 80080c2:	61fb      	str	r3, [r7, #28]

		// Clear flags when moving away from sensors
		if (!low_photo_detected) {
 80080c4:	7d7b      	ldrb	r3, [r7, #21]
 80080c6:	f083 0301 	eor.w	r3, r3, #1
 80080ca:	b2db      	uxtb	r3, r3
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d044      	beq.n	800815a <update_joy_mode_velocity_control+0x182>
			up_photo = false;
 80080d0:	4b91      	ldr	r3, [pc, #580]	@ (8008318 <update_joy_mode_velocity_control+0x340>)
 80080d2:	2200      	movs	r2, #0
 80080d4:	701a      	strb	r2, [r3, #0]
 80080d6:	e040      	b.n	800815a <update_joy_mode_velocity_control+0x182>
		}
	} else if (joystick_x > JOY_MODE_VELOCITY_THRESHOLD) {
 80080d8:	4b8a      	ldr	r3, [pc, #552]	@ (8008304 <update_joy_mode_velocity_control+0x32c>)
 80080da:	edd3 7a00 	vldr	s15, [r3]
 80080de:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 8008308 <update_joy_mode_velocity_control+0x330>
 80080e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80080e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080ea:	dd33      	ble.n	8008154 <update_joy_mode_velocity_control+0x17c>
		// Moving up (negative direction)
		float joystick_normalized = joystick_x / 50.0f; // Normalize to -1.0 to +1.0
 80080ec:	4b85      	ldr	r3, [pc, #532]	@ (8008304 <update_joy_mode_velocity_control+0x32c>)
 80080ee:	ed93 7a00 	vldr	s14, [r3]
 80080f2:	eddf 6a87 	vldr	s13, [pc, #540]	@ 8008310 <update_joy_mode_velocity_control+0x338>
 80080f6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80080fa:	edc7 7a04 	vstr	s15, [r7, #16]
		pris_base_pwm = -joystick_normalized
 80080fe:	edd7 7a04 	vldr	s15, [r7, #16]
 8008102:	eef1 7a67 	vneg.f32	s15, s15
 8008106:	ee17 3a90 	vmov	r3, s15
 800810a:	4618      	mov	r0, r3
 800810c:	f7f8 f9e8 	bl	80004e0 <__aeabi_f2d>
 8008110:	4682      	mov	sl, r0
 8008112:	468b      	mov	fp, r1
				* (ZGX45RGG_400RPM_Constant.U_max * 0.2f); // 40% max PWM
 8008114:	4b7f      	ldr	r3, [pc, #508]	@ (8008314 <update_joy_mode_velocity_control+0x33c>)
 8008116:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800811a:	a375      	add	r3, pc, #468	@ (adr r3, 80082f0 <update_joy_mode_velocity_control+0x318>)
 800811c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008120:	f7f8 fa36 	bl	8000590 <__aeabi_dmul>
 8008124:	4602      	mov	r2, r0
 8008126:	460b      	mov	r3, r1
 8008128:	4650      	mov	r0, sl
 800812a:	4659      	mov	r1, fp
 800812c:	f7f8 fa30 	bl	8000590 <__aeabi_dmul>
 8008130:	4602      	mov	r2, r0
 8008132:	460b      	mov	r3, r1
		pris_base_pwm = -joystick_normalized
 8008134:	4610      	mov	r0, r2
 8008136:	4619      	mov	r1, r3
 8008138:	f7f8 fd0c 	bl	8000b54 <__aeabi_d2f>
 800813c:	4603      	mov	r3, r0
 800813e:	61fb      	str	r3, [r7, #28]

		// Clear flags when moving away from sensors
		if (!up_photo_detected) {
 8008140:	7dbb      	ldrb	r3, [r7, #22]
 8008142:	f083 0301 	eor.w	r3, r3, #1
 8008146:	b2db      	uxtb	r3, r3
 8008148:	2b00      	cmp	r3, #0
 800814a:	d006      	beq.n	800815a <update_joy_mode_velocity_control+0x182>
			low_photo = false;
 800814c:	4b73      	ldr	r3, [pc, #460]	@ (800831c <update_joy_mode_velocity_control+0x344>)
 800814e:	2200      	movs	r2, #0
 8008150:	701a      	strb	r2, [r3, #0]
 8008152:	e002      	b.n	800815a <update_joy_mode_velocity_control+0x182>
		}
	} else {
		// Joystick in deadband - no movement
		pris_base_pwm = 0.0f;
 8008154:	f04f 0300 	mov.w	r3, #0
 8008158:	61fb      	str	r3, [r7, #28]
	}

	// Apply prismatic command directly (no feedforward, no PID)
	prismatic_axis.command_pos = pris_base_pwm;
 800815a:	4a71      	ldr	r2, [pc, #452]	@ (8008320 <update_joy_mode_velocity_control+0x348>)
 800815c:	69fb      	ldr	r3, [r7, #28]
 800815e:	6253      	str	r3, [r2, #36]	@ 0x24

	// Saturate final command
	prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 8008160:	4b6f      	ldr	r3, [pc, #444]	@ (8008320 <update_joy_mode_velocity_control+0x348>)
 8008162:	ed93 8a09 	vldr	s16, [r3, #36]	@ 0x24
			ZGX45RGG_400RPM_Constant.U_max, -ZGX45RGG_400RPM_Constant.U_max);
 8008166:	4b6b      	ldr	r3, [pc, #428]	@ (8008314 <update_joy_mode_velocity_control+0x33c>)
 8008168:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 800816c:	4610      	mov	r0, r2
 800816e:	4619      	mov	r1, r3
 8008170:	f7f8 fca8 	bl	8000ac4 <__aeabi_d2iz>
 8008174:	4606      	mov	r6, r0
			ZGX45RGG_400RPM_Constant.U_max, -ZGX45RGG_400RPM_Constant.U_max);
 8008176:	4b67      	ldr	r3, [pc, #412]	@ (8008314 <update_joy_mode_velocity_control+0x33c>)
 8008178:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800817c:	4690      	mov	r8, r2
 800817e:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
	prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 8008182:	4640      	mov	r0, r8
 8008184:	4649      	mov	r1, r9
 8008186:	f7f8 fc9d 	bl	8000ac4 <__aeabi_d2iz>
 800818a:	4603      	mov	r3, r0
 800818c:	4619      	mov	r1, r3
 800818e:	4630      	mov	r0, r6
 8008190:	eeb0 0a48 	vmov.f32	s0, s16
 8008194:	f7f8 ffde 	bl	8001154 <PWM_Satuation>
 8008198:	ee07 0a90 	vmov	s15, r0
 800819c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80081a0:	4b5f      	ldr	r3, [pc, #380]	@ (8008320 <update_joy_mode_velocity_control+0x348>)
 80081a2:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

	// Update position for display
	prismatic_axis.position = prismatic_encoder.mm;
 80081a6:	4b5f      	ldr	r3, [pc, #380]	@ (8008324 <update_joy_mode_velocity_control+0x34c>)
 80081a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80081aa:	4a5d      	ldr	r2, [pc, #372]	@ (8008320 <update_joy_mode_velocity_control+0x348>)
 80081ac:	6013      	str	r3, [r2, #0]

	/* REVOLUTE AXIS - KEEP EXISTING SIMPLE PWM CONTROL */
	float rev_base_pwm = 0.0f;
 80081ae:	f04f 0300 	mov.w	r3, #0
 80081b2:	61bb      	str	r3, [r7, #24]
	bool rev_moving = false;
 80081b4:	2300      	movs	r3, #0
 80081b6:	75fb      	strb	r3, [r7, #23]

	// Get current revolute position in degrees for limit checking
	float revolute_deg = UnitConverter_angle(&converter_system,
 80081b8:	4b5b      	ldr	r3, [pc, #364]	@ (8008328 <update_joy_mode_velocity_control+0x350>)
 80081ba:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 80081be:	220e      	movs	r2, #14
 80081c0:	210f      	movs	r1, #15
 80081c2:	eeb0 0a67 	vmov.f32	s0, s15
 80081c6:	4859      	ldr	r0, [pc, #356]	@ (800832c <update_joy_mode_velocity_control+0x354>)
 80081c8:	f7fc fcd6 	bl	8004b78 <UnitConverter_angle>
 80081cc:	ed87 0a02 	vstr	s0, [r7, #8]
			revolute_encoder.rads, UNIT_RADIAN, UNIT_DEGREE);

	// Process revolute axis joystick control with limits
	if ((revolute_deg > 175.0f && joystick_y > JOY_MODE_VELOCITY_THRESHOLD)
 80081d0:	edd7 7a02 	vldr	s15, [r7, #8]
 80081d4:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 8008330 <update_joy_mode_velocity_control+0x358>
 80081d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80081dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80081e0:	dd09      	ble.n	80081f6 <update_joy_mode_velocity_control+0x21e>
 80081e2:	4b54      	ldr	r3, [pc, #336]	@ (8008334 <update_joy_mode_velocity_control+0x35c>)
 80081e4:	edd3 7a00 	vldr	s15, [r3]
 80081e8:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8008308 <update_joy_mode_velocity_control+0x330>
 80081ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80081f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80081f4:	dc12      	bgt.n	800821c <update_joy_mode_velocity_control+0x244>
			|| (revolute_deg < -175.0f
 80081f6:	edd7 7a02 	vldr	s15, [r7, #8]
 80081fa:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8008338 <update_joy_mode_velocity_control+0x360>
 80081fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008202:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008206:	d50f      	bpl.n	8008228 <update_joy_mode_velocity_control+0x250>
					&& joystick_y < -JOY_MODE_VELOCITY_THRESHOLD)) {
 8008208:	4b4a      	ldr	r3, [pc, #296]	@ (8008334 <update_joy_mode_velocity_control+0x35c>)
 800820a:	edd3 7a00 	vldr	s15, [r3]
 800820e:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800830c <update_joy_mode_velocity_control+0x334>
 8008212:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008216:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800821a:	d505      	bpl.n	8008228 <update_joy_mode_velocity_control+0x250>
		// At revolute limits - block movement
		rev_base_pwm = 0.0f;
 800821c:	f04f 0300 	mov.w	r3, #0
 8008220:	61bb      	str	r3, [r7, #24]
		rev_moving = false;
 8008222:	2300      	movs	r3, #0
 8008224:	75fb      	strb	r3, [r7, #23]
 8008226:	e090      	b.n	800834a <update_joy_mode_velocity_control+0x372>
	} else if (joystick_y > JOY_MODE_VELOCITY_THRESHOLD) {
 8008228:	4b42      	ldr	r3, [pc, #264]	@ (8008334 <update_joy_mode_velocity_control+0x35c>)
 800822a:	edd3 7a00 	vldr	s15, [r3]
 800822e:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8008308 <update_joy_mode_velocity_control+0x330>
 8008232:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008236:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800823a:	dd26      	ble.n	800828a <update_joy_mode_velocity_control+0x2b2>
		float joystick_normalized = joystick_y / 50.0f; // -1.0 to +1.0
 800823c:	4b3d      	ldr	r3, [pc, #244]	@ (8008334 <update_joy_mode_velocity_control+0x35c>)
 800823e:	ed93 7a00 	vldr	s14, [r3]
 8008242:	eddf 6a33 	vldr	s13, [pc, #204]	@ 8008310 <update_joy_mode_velocity_control+0x338>
 8008246:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800824a:	edc7 7a00 	vstr	s15, [r7]
		rev_base_pwm = joystick_normalized
				* (ZGX45RGG_150RPM_Constant.U_max * 0.3f); // 30% max PWM
 800824e:	6838      	ldr	r0, [r7, #0]
 8008250:	f7f8 f946 	bl	80004e0 <__aeabi_f2d>
 8008254:	4680      	mov	r8, r0
 8008256:	4689      	mov	r9, r1
 8008258:	4b38      	ldr	r3, [pc, #224]	@ (800833c <update_joy_mode_velocity_control+0x364>)
 800825a:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800825e:	a326      	add	r3, pc, #152	@ (adr r3, 80082f8 <update_joy_mode_velocity_control+0x320>)
 8008260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008264:	f7f8 f994 	bl	8000590 <__aeabi_dmul>
 8008268:	4602      	mov	r2, r0
 800826a:	460b      	mov	r3, r1
 800826c:	4640      	mov	r0, r8
 800826e:	4649      	mov	r1, r9
 8008270:	f7f8 f98e 	bl	8000590 <__aeabi_dmul>
 8008274:	4602      	mov	r2, r0
 8008276:	460b      	mov	r3, r1
		rev_base_pwm = joystick_normalized
 8008278:	4610      	mov	r0, r2
 800827a:	4619      	mov	r1, r3
 800827c:	f7f8 fc6a 	bl	8000b54 <__aeabi_d2f>
 8008280:	4603      	mov	r3, r0
 8008282:	61bb      	str	r3, [r7, #24]
		rev_moving = true;
 8008284:	2301      	movs	r3, #1
 8008286:	75fb      	strb	r3, [r7, #23]
 8008288:	e05f      	b.n	800834a <update_joy_mode_velocity_control+0x372>
	} else if (joystick_y < -JOY_MODE_VELOCITY_THRESHOLD) {
 800828a:	4b2a      	ldr	r3, [pc, #168]	@ (8008334 <update_joy_mode_velocity_control+0x35c>)
 800828c:	edd3 7a00 	vldr	s15, [r3]
 8008290:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 800830c <update_joy_mode_velocity_control+0x334>
 8008294:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008298:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800829c:	d550      	bpl.n	8008340 <update_joy_mode_velocity_control+0x368>
		float joystick_normalized = joystick_y / 50.0f; // -1.0 to +1.0
 800829e:	4b25      	ldr	r3, [pc, #148]	@ (8008334 <update_joy_mode_velocity_control+0x35c>)
 80082a0:	ed93 7a00 	vldr	s14, [r3]
 80082a4:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 8008310 <update_joy_mode_velocity_control+0x338>
 80082a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80082ac:	edc7 7a01 	vstr	s15, [r7, #4]
		rev_base_pwm = joystick_normalized
				* (ZGX45RGG_150RPM_Constant.U_max * 0.3f); // 30% max PWM
 80082b0:	6878      	ldr	r0, [r7, #4]
 80082b2:	f7f8 f915 	bl	80004e0 <__aeabi_f2d>
 80082b6:	4680      	mov	r8, r0
 80082b8:	4689      	mov	r9, r1
 80082ba:	4b20      	ldr	r3, [pc, #128]	@ (800833c <update_joy_mode_velocity_control+0x364>)
 80082bc:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 80082c0:	a30d      	add	r3, pc, #52	@ (adr r3, 80082f8 <update_joy_mode_velocity_control+0x320>)
 80082c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082c6:	f7f8 f963 	bl	8000590 <__aeabi_dmul>
 80082ca:	4602      	mov	r2, r0
 80082cc:	460b      	mov	r3, r1
 80082ce:	4640      	mov	r0, r8
 80082d0:	4649      	mov	r1, r9
 80082d2:	f7f8 f95d 	bl	8000590 <__aeabi_dmul>
 80082d6:	4602      	mov	r2, r0
 80082d8:	460b      	mov	r3, r1
		rev_base_pwm = joystick_normalized
 80082da:	4610      	mov	r0, r2
 80082dc:	4619      	mov	r1, r3
 80082de:	f7f8 fc39 	bl	8000b54 <__aeabi_d2f>
 80082e2:	4603      	mov	r3, r0
 80082e4:	61bb      	str	r3, [r7, #24]
		rev_moving = true;
 80082e6:	2301      	movs	r3, #1
 80082e8:	75fb      	strb	r3, [r7, #23]
 80082ea:	e02e      	b.n	800834a <update_joy_mode_velocity_control+0x372>
 80082ec:	f3af 8000 	nop.w
 80082f0:	a0000000 	.word	0xa0000000
 80082f4:	3fc99999 	.word	0x3fc99999
 80082f8:	40000000 	.word	0x40000000
 80082fc:	3fd33333 	.word	0x3fd33333
 8008300:	48000400 	.word	0x48000400
 8008304:	20001e6c 	.word	0x20001e6c
 8008308:	42200000 	.word	0x42200000
 800830c:	c2200000 	.word	0xc2200000
 8008310:	42480000 	.word	0x42480000
 8008314:	20000080 	.word	0x20000080
 8008318:	200007e8 	.word	0x200007e8
 800831c:	200007e9 	.word	0x200007e9
 8008320:	20000704 	.word	0x20000704
 8008324:	20000984 	.word	0x20000984
 8008328:	200009e0 	.word	0x200009e0
 800832c:	20000d78 	.word	0x20000d78
 8008330:	432f0000 	.word	0x432f0000
 8008334:	20001e70 	.word	0x20001e70
 8008338:	c32f0000 	.word	0xc32f0000
 800833c:	20000000 	.word	0x20000000
	} else {
		// Joystick in deadband - only compensation
		rev_base_pwm = 0.0f;
 8008340:	f04f 0300 	mov.w	r3, #0
 8008344:	61bb      	str	r3, [r7, #24]
		rev_moving = false;
 8008346:	2300      	movs	r3, #0
 8008348:	75fb      	strb	r3, [r7, #23]
	}

	// Calculate feedforward terms for revolute only
	if (rev_moving) {
 800834a:	7dfb      	ldrb	r3, [r7, #23]
 800834c:	2b00      	cmp	r3, #0
 800834e:	d017      	beq.n	8008380 <update_joy_mode_velocity_control+0x3a8>
		// Simple velocity feedforward proportional to joystick
		revolute_axis.ffd = REVOLUTE_MOTOR_FFD_Compute(&revolute_motor_ffd,
				joystick_y > 0 ?
 8008350:	4b6b      	ldr	r3, [pc, #428]	@ (8008500 <update_joy_mode_velocity_control+0x528>)
 8008352:	edd3 7a00 	vldr	s15, [r3]
		revolute_axis.ffd = REVOLUTE_MOTOR_FFD_Compute(&revolute_motor_ffd,
 8008356:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800835a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800835e:	dd02      	ble.n	8008366 <update_joy_mode_velocity_control+0x38e>
 8008360:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8008364:	e001      	b.n	800836a <update_joy_mode_velocity_control+0x392>
 8008366:	eef8 7a08 	vmov.f32	s15, #136	@ 0xc0400000 -3.0
 800836a:	eeb0 0a67 	vmov.f32	s0, s15
 800836e:	4865      	ldr	r0, [pc, #404]	@ (8008504 <update_joy_mode_velocity_control+0x52c>)
 8008370:	f7f9 f8f0 	bl	8001554 <REVOLUTE_MOTOR_FFD_Compute>
 8008374:	eef0 7a40 	vmov.f32	s15, s0
 8008378:	4b63      	ldr	r3, [pc, #396]	@ (8008508 <update_joy_mode_velocity_control+0x530>)
 800837a:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
 800837e:	e003      	b.n	8008388 <update_joy_mode_velocity_control+0x3b0>
						JOY_MODE_CONSTANT_VELOCITY_REV :
						-JOY_MODE_CONSTANT_VELOCITY_REV);
	} else {
		revolute_axis.ffd = 0.0f;
 8008380:	4b61      	ldr	r3, [pc, #388]	@ (8008508 <update_joy_mode_velocity_control+0x530>)
 8008382:	f04f 0200 	mov.w	r2, #0
 8008386:	631a      	str	r2, [r3, #48]	@ 0x30
	}

	// Always add gravity compensation for revolute
	if (prismatic_encoder.mm < 100.0) {
 8008388:	4b60      	ldr	r3, [pc, #384]	@ (800850c <update_joy_mode_velocity_control+0x534>)
 800838a:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800838e:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 8008510 <update_joy_mode_velocity_control+0x538>
 8008392:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008396:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800839a:	d524      	bpl.n	80083e6 <update_joy_mode_velocity_control+0x40e>
		revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 800839c:	4b5d      	ldr	r3, [pc, #372]	@ (8008514 <update_joy_mode_velocity_control+0x53c>)
 800839e:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
				revolute_encoder.rads, prismatic_encoder.mm / 1000.0f) * 2.5;
 80083a2:	4b5a      	ldr	r3, [pc, #360]	@ (800850c <update_joy_mode_velocity_control+0x534>)
 80083a4:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
		revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 80083a8:	ed9f 6a5b 	vldr	s12, [pc, #364]	@ 8008518 <update_joy_mode_velocity_control+0x540>
 80083ac:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80083b0:	eef0 0a66 	vmov.f32	s1, s13
 80083b4:	eeb0 0a47 	vmov.f32	s0, s14
 80083b8:	4858      	ldr	r0, [pc, #352]	@ (800851c <update_joy_mode_velocity_control+0x544>)
 80083ba:	f7f9 f95e 	bl	800167a <REVOLUTE_MOTOR_DFD_Compute>
 80083be:	ee10 3a10 	vmov	r3, s0
 80083c2:	4618      	mov	r0, r3
 80083c4:	f7f8 f88c 	bl	80004e0 <__aeabi_f2d>
				revolute_encoder.rads, prismatic_encoder.mm / 1000.0f) * 2.5;
 80083c8:	f04f 0200 	mov.w	r2, #0
 80083cc:	4b54      	ldr	r3, [pc, #336]	@ (8008520 <update_joy_mode_velocity_control+0x548>)
 80083ce:	f7f8 f8df 	bl	8000590 <__aeabi_dmul>
 80083d2:	4602      	mov	r2, r0
 80083d4:	460b      	mov	r3, r1
 80083d6:	4610      	mov	r0, r2
 80083d8:	4619      	mov	r1, r3
 80083da:	f7f8 fbbb 	bl	8000b54 <__aeabi_d2f>
 80083de:	4603      	mov	r3, r0
		revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 80083e0:	4a49      	ldr	r2, [pc, #292]	@ (8008508 <update_joy_mode_velocity_control+0x530>)
 80083e2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80083e4:	e015      	b.n	8008412 <update_joy_mode_velocity_control+0x43a>
	} else {
		revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 80083e6:	4b4b      	ldr	r3, [pc, #300]	@ (8008514 <update_joy_mode_velocity_control+0x53c>)
 80083e8:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
				revolute_encoder.rads, prismatic_encoder.mm / 1000.0f);
 80083ec:	4b47      	ldr	r3, [pc, #284]	@ (800850c <update_joy_mode_velocity_control+0x534>)
 80083ee:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
		revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 80083f2:	ed9f 6a49 	vldr	s12, [pc, #292]	@ 8008518 <update_joy_mode_velocity_control+0x540>
 80083f6:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80083fa:	eef0 0a66 	vmov.f32	s1, s13
 80083fe:	eeb0 0a47 	vmov.f32	s0, s14
 8008402:	4846      	ldr	r0, [pc, #280]	@ (800851c <update_joy_mode_velocity_control+0x544>)
 8008404:	f7f9 f939 	bl	800167a <REVOLUTE_MOTOR_DFD_Compute>
 8008408:	eef0 7a40 	vmov.f32	s15, s0
 800840c:	4b3e      	ldr	r3, [pc, #248]	@ (8008508 <update_joy_mode_velocity_control+0x530>)
 800840e:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

	// Apply filtering to feedforward terms
	static float ffd_filtered = 0.0f;
	static float dfd_filtered = 0.0f;

	ffd_filtered = 0.8f * ffd_filtered + 0.2f * revolute_axis.ffd;
 8008412:	4b44      	ldr	r3, [pc, #272]	@ (8008524 <update_joy_mode_velocity_control+0x54c>)
 8008414:	edd3 7a00 	vldr	s15, [r3]
 8008418:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8008528 <update_joy_mode_velocity_control+0x550>
 800841c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008420:	4b39      	ldr	r3, [pc, #228]	@ (8008508 <update_joy_mode_velocity_control+0x530>)
 8008422:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8008426:	eddf 6a41 	vldr	s13, [pc, #260]	@ 800852c <update_joy_mode_velocity_control+0x554>
 800842a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800842e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008432:	4b3c      	ldr	r3, [pc, #240]	@ (8008524 <update_joy_mode_velocity_control+0x54c>)
 8008434:	edc3 7a00 	vstr	s15, [r3]
	dfd_filtered = 0.2f * dfd_filtered + 0.8f * revolute_axis.dfd;
 8008438:	4b3d      	ldr	r3, [pc, #244]	@ (8008530 <update_joy_mode_velocity_control+0x558>)
 800843a:	edd3 7a00 	vldr	s15, [r3]
 800843e:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800852c <update_joy_mode_velocity_control+0x554>
 8008442:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008446:	4b30      	ldr	r3, [pc, #192]	@ (8008508 <update_joy_mode_velocity_control+0x530>)
 8008448:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800844c:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8008528 <update_joy_mode_velocity_control+0x550>
 8008450:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8008454:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008458:	4b35      	ldr	r3, [pc, #212]	@ (8008530 <update_joy_mode_velocity_control+0x558>)
 800845a:	edc3 7a00 	vstr	s15, [r3]

	// Combine base PWM with feedforward compensation
	revolute_axis.command_pos = rev_base_pwm
			+ 0.01f * (ffd_filtered + dfd_filtered);
 800845e:	4b31      	ldr	r3, [pc, #196]	@ (8008524 <update_joy_mode_velocity_control+0x54c>)
 8008460:	ed93 7a00 	vldr	s14, [r3]
 8008464:	4b32      	ldr	r3, [pc, #200]	@ (8008530 <update_joy_mode_velocity_control+0x558>)
 8008466:	edd3 7a00 	vldr	s15, [r3]
 800846a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800846e:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8008534 <update_joy_mode_velocity_control+0x55c>
 8008472:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008476:	edd7 7a06 	vldr	s15, [r7, #24]
 800847a:	ee77 7a27 	vadd.f32	s15, s14, s15
	revolute_axis.command_pos = rev_base_pwm
 800847e:	4b22      	ldr	r3, [pc, #136]	@ (8008508 <update_joy_mode_velocity_control+0x530>)
 8008480:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

	// Saturate final command
	revolute_axis.command_pos = PWM_Satuation(revolute_axis.command_pos,
 8008484:	4b20      	ldr	r3, [pc, #128]	@ (8008508 <update_joy_mode_velocity_control+0x530>)
 8008486:	ed93 8a09 	vldr	s16, [r3, #36]	@ 0x24
			ZGX45RGG_150RPM_Constant.U_max, -ZGX45RGG_150RPM_Constant.U_max);
 800848a:	4b2b      	ldr	r3, [pc, #172]	@ (8008538 <update_joy_mode_velocity_control+0x560>)
 800848c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	revolute_axis.command_pos = PWM_Satuation(revolute_axis.command_pos,
 8008490:	4610      	mov	r0, r2
 8008492:	4619      	mov	r1, r3
 8008494:	f7f8 fb16 	bl	8000ac4 <__aeabi_d2iz>
 8008498:	4606      	mov	r6, r0
			ZGX45RGG_150RPM_Constant.U_max, -ZGX45RGG_150RPM_Constant.U_max);
 800849a:	4b27      	ldr	r3, [pc, #156]	@ (8008538 <update_joy_mode_velocity_control+0x560>)
 800849c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80084a0:	4614      	mov	r4, r2
 80084a2:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
	revolute_axis.command_pos = PWM_Satuation(revolute_axis.command_pos,
 80084a6:	4620      	mov	r0, r4
 80084a8:	4629      	mov	r1, r5
 80084aa:	f7f8 fb0b 	bl	8000ac4 <__aeabi_d2iz>
 80084ae:	4603      	mov	r3, r0
 80084b0:	4619      	mov	r1, r3
 80084b2:	4630      	mov	r0, r6
 80084b4:	eeb0 0a48 	vmov.f32	s0, s16
 80084b8:	f7f8 fe4c 	bl	8001154 <PWM_Satuation>
 80084bc:	ee07 0a90 	vmov	s15, r0
 80084c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80084c4:	4b10      	ldr	r3, [pc, #64]	@ (8008508 <update_joy_mode_velocity_control+0x530>)
 80084c6:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

	// Apply motor commands
	MDXX_set_range(&prismatic_motor, 2000, prismatic_axis.command_pos);
 80084ca:	4b1c      	ldr	r3, [pc, #112]	@ (800853c <update_joy_mode_velocity_control+0x564>)
 80084cc:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80084d0:	eef0 0a67 	vmov.f32	s1, s15
 80084d4:	ed9f 0a1a 	vldr	s0, [pc, #104]	@ 8008540 <update_joy_mode_velocity_control+0x568>
 80084d8:	481a      	ldr	r0, [pc, #104]	@ (8008544 <update_joy_mode_velocity_control+0x56c>)
 80084da:	f7f8 ff53 	bl	8001384 <MDXX_set_range>
	MDXX_set_range(&revolute_motor, 2000, revolute_axis.command_pos);
 80084de:	4b0a      	ldr	r3, [pc, #40]	@ (8008508 <update_joy_mode_velocity_control+0x530>)
 80084e0:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80084e4:	eef0 0a67 	vmov.f32	s1, s15
 80084e8:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 8008540 <update_joy_mode_velocity_control+0x568>
 80084ec:	4816      	ldr	r0, [pc, #88]	@ (8008548 <update_joy_mode_velocity_control+0x570>)
 80084ee:	f7f8 ff49 	bl	8001384 <MDXX_set_range>
}
 80084f2:	bf00      	nop
 80084f4:	3724      	adds	r7, #36	@ 0x24
 80084f6:	46bd      	mov	sp, r7
 80084f8:	ecbd 8b02 	vpop	{d8}
 80084fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008500:	20001e70 	.word	0x20001e70
 8008504:	20000b10 	.word	0x20000b10
 8008508:	20000748 	.word	0x20000748
 800850c:	20000984 	.word	0x20000984
 8008510:	42c80000 	.word	0x42c80000
 8008514:	200009e0 	.word	0x200009e0
 8008518:	447a0000 	.word	0x447a0000
 800851c:	20000b14 	.word	0x20000b14
 8008520:	40040000 	.word	0x40040000
 8008524:	200008dc 	.word	0x200008dc
 8008528:	3f4ccccd 	.word	0x3f4ccccd
 800852c:	3e4ccccd 	.word	0x3e4ccccd
 8008530:	200008e0 	.word	0x200008e0
 8008534:	3c23d70a 	.word	0x3c23d70a
 8008538:	20000000 	.word	0x20000000
 800853c:	20000704 	.word	0x20000704
 8008540:	44fa0000 	.word	0x44fa0000
 8008544:	200008ec 	.word	0x200008ec
 8008548:	20000938 	.word	0x20000938

0800854c <update_joy_mode_pilot_light>:

void update_joy_mode_pilot_light(void) {
 800854c:	b580      	push	{r7, lr}
 800854e:	af00      	add	r7, sp, #0
	if (joy_mode_state == JOY_MODE_POSITION_SAVED) {
 8008550:	4b14      	ldr	r3, [pc, #80]	@ (80085a4 <update_joy_mode_pilot_light+0x58>)
 8008552:	781b      	ldrb	r3, [r3, #0]
 8008554:	2b03      	cmp	r3, #3
 8008556:	d122      	bne.n	800859e <update_joy_mode_pilot_light+0x52>
		// Toggle pilot light every 1 second when 10 positions are saved
		joy_mode_pilot_timer++;
 8008558:	4b13      	ldr	r3, [pc, #76]	@ (80085a8 <update_joy_mode_pilot_light+0x5c>)
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	3301      	adds	r3, #1
 800855e:	4a12      	ldr	r2, [pc, #72]	@ (80085a8 <update_joy_mode_pilot_light+0x5c>)
 8008560:	6013      	str	r3, [r2, #0]
		if (joy_mode_pilot_timer >= JOY_MODE_PILOT_TOGGLE_PERIOD) {
 8008562:	4b11      	ldr	r3, [pc, #68]	@ (80085a8 <update_joy_mode_pilot_light+0x5c>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800856a:	d318      	bcc.n	800859e <update_joy_mode_pilot_light+0x52>
			HAL_GPIO_TogglePin(PILOT_GPIO_Port, PILOT_Pin);
 800856c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8008570:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008574:	f004 ffe8 	bl	800d548 <HAL_GPIO_TogglePin>
			joy_mode_pilot_state = !joy_mode_pilot_state;
 8008578:	4b0c      	ldr	r3, [pc, #48]	@ (80085ac <update_joy_mode_pilot_light+0x60>)
 800857a:	781b      	ldrb	r3, [r3, #0]
 800857c:	b2db      	uxtb	r3, r3
 800857e:	2b00      	cmp	r3, #0
 8008580:	bf14      	ite	ne
 8008582:	2301      	movne	r3, #1
 8008584:	2300      	moveq	r3, #0
 8008586:	b2db      	uxtb	r3, r3
 8008588:	f083 0301 	eor.w	r3, r3, #1
 800858c:	b2db      	uxtb	r3, r3
 800858e:	f003 0301 	and.w	r3, r3, #1
 8008592:	b2da      	uxtb	r2, r3
 8008594:	4b05      	ldr	r3, [pc, #20]	@ (80085ac <update_joy_mode_pilot_light+0x60>)
 8008596:	701a      	strb	r2, [r3, #0]
			joy_mode_pilot_timer = 0;
 8008598:	4b03      	ldr	r3, [pc, #12]	@ (80085a8 <update_joy_mode_pilot_light+0x5c>)
 800859a:	2200      	movs	r2, #0
 800859c:	601a      	str	r2, [r3, #0]
		}
	}
}
 800859e:	bf00      	nop
 80085a0:	bd80      	pop	{r7, pc}
 80085a2:	bf00      	nop
 80085a4:	20000808 	.word	0x20000808
 80085a8:	20000860 	.word	0x20000860
 80085ac:	20000864 	.word	0x20000864

080085b0 <update_joy_mode>:

void update_joy_mode(void) {
 80085b0:	b580      	push	{r7, lr}
 80085b2:	b086      	sub	sp, #24
 80085b4:	af00      	add	r7, sp, #0
	if (!joy_mode_active) {
 80085b6:	4b71      	ldr	r3, [pc, #452]	@ (800877c <update_joy_mode+0x1cc>)
 80085b8:	781b      	ldrb	r3, [r3, #0]
 80085ba:	f083 0301 	eor.w	r3, r3, #1
 80085be:	b2db      	uxtb	r3, r3
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	f040 80d4 	bne.w	800876e <update_joy_mode+0x1be>
		return;
	}

	// ALWAYS update position display values when in joy mode
	normalized_position = normalize_angle(revolute_encoder.rads);
 80085c6:	4b6e      	ldr	r3, [pc, #440]	@ (8008780 <update_joy_mode+0x1d0>)
 80085c8:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 80085cc:	eeb0 0a67 	vmov.f32	s0, s15
 80085d0:	f7fd fdcc 	bl	800616c <normalize_angle>
 80085d4:	eef0 7a40 	vmov.f32	s15, s0
 80085d8:	4b6a      	ldr	r3, [pc, #424]	@ (8008784 <update_joy_mode+0x1d4>)
 80085da:	edc3 7a00 	vstr	s15, [r3]
	prismatic_axis.mm = prismatic_encoder.mm;
 80085de:	4b6a      	ldr	r3, [pc, #424]	@ (8008788 <update_joy_mode+0x1d8>)
 80085e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80085e2:	4a6a      	ldr	r2, [pc, #424]	@ (800878c <update_joy_mode+0x1dc>)
 80085e4:	6393      	str	r3, [r2, #56]	@ 0x38
	revolute_axis.deg = UnitConverter_angle(&converter_system,
 80085e6:	4b67      	ldr	r3, [pc, #412]	@ (8008784 <update_joy_mode+0x1d4>)
 80085e8:	edd3 7a00 	vldr	s15, [r3]
 80085ec:	220e      	movs	r2, #14
 80085ee:	210f      	movs	r1, #15
 80085f0:	eeb0 0a67 	vmov.f32	s0, s15
 80085f4:	4866      	ldr	r0, [pc, #408]	@ (8008790 <update_joy_mode+0x1e0>)
 80085f6:	f7fc fabf 	bl	8004b78 <UnitConverter_angle>
 80085fa:	eef0 7a40 	vmov.f32	s15, s0
 80085fe:	4b65      	ldr	r3, [pc, #404]	@ (8008794 <update_joy_mode+0x1e4>)
 8008600:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
			normalized_position, UNIT_RADIAN, UNIT_DEGREE);

	switch (joy_mode_state) {
 8008604:	4b64      	ldr	r3, [pc, #400]	@ (8008798 <update_joy_mode+0x1e8>)
 8008606:	781b      	ldrb	r3, [r3, #0]
 8008608:	3b01      	subs	r3, #1
 800860a:	2b03      	cmp	r3, #3
 800860c:	f200 80b2 	bhi.w	8008774 <update_joy_mode+0x1c4>
 8008610:	a201      	add	r2, pc, #4	@ (adr r2, 8008618 <update_joy_mode+0x68>)
 8008612:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008616:	bf00      	nop
 8008618:	08008629 	.word	0x08008629
 800861c:	0800862f 	.word	0x0800862f
 8008620:	08008635 	.word	0x08008635
 8008624:	08008643 	.word	0x08008643
	case JOY_MODE_INITIAL_CONTROL:
		// Initial manual joystick control - no position saving yet
		update_joy_mode_velocity_control();
 8008628:	f7ff fcd6 	bl	8007fd8 <update_joy_mode_velocity_control>
		break;
 800862c:	e0a2      	b.n	8008774 <update_joy_mode+0x1c4>

	case JOY_MODE_MANUAL_CONTROL:
		// Manual joystick control with position saving enabled
		update_joy_mode_velocity_control();
 800862e:	f7ff fcd3 	bl	8007fd8 <update_joy_mode_velocity_control>
		break;
 8008632:	e09f      	b.n	8008774 <update_joy_mode+0x1c4>

	case JOY_MODE_POSITION_SAVED:
		revolute_axis.position = revolute_encoder.rads;
 8008634:	4b52      	ldr	r3, [pc, #328]	@ (8008780 <update_joy_mode+0x1d0>)
 8008636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008638:	4a56      	ldr	r2, [pc, #344]	@ (8008794 <update_joy_mode+0x1e4>)
 800863a:	6013      	str	r3, [r2, #0]
		// 10 positions saved, pilot light toggling, waiting for B2 to start playback
		update_joy_mode_pilot_light();
 800863c:	f7ff ff86 	bl	800854c <update_joy_mode_pilot_light>
		break;
 8008640:	e098      	b.n	8008774 <update_joy_mode+0x1c4>

	case JOY_MODE_PLAYBACK:
		// Playing back saved positions - let update_control_loops handle trajectory

		// Check if current trajectory is complete
		if (motion_sequence_state == MOTION_IDLE) {
 8008642:	4b56      	ldr	r3, [pc, #344]	@ (800879c <update_joy_mode+0x1ec>)
 8008644:	781b      	ldrb	r3, [r3, #0]
 8008646:	2b00      	cmp	r3, #0
 8008648:	f040 8093 	bne.w	8008772 <update_joy_mode+0x1c2>
			// Current trajectory finished, wait before starting next
			joy_mode_playback_timer++;
 800864c:	4b54      	ldr	r3, [pc, #336]	@ (80087a0 <update_joy_mode+0x1f0>)
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	3301      	adds	r3, #1
 8008652:	4a53      	ldr	r2, [pc, #332]	@ (80087a0 <update_joy_mode+0x1f0>)
 8008654:	6013      	str	r3, [r2, #0]

			if (joy_mode_playback_timer >= JOY_MODE_PLAYBACK_DELAY) {
 8008656:	4b52      	ldr	r3, [pc, #328]	@ (80087a0 <update_joy_mode+0x1f0>)
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800865e:	f0c0 8088 	bcc.w	8008772 <update_joy_mode+0x1c2>
				playback_position_index++;
 8008662:	4b50      	ldr	r3, [pc, #320]	@ (80087a4 <update_joy_mode+0x1f4>)
 8008664:	781b      	ldrb	r3, [r3, #0]
 8008666:	3301      	adds	r3, #1
 8008668:	b2da      	uxtb	r2, r3
 800866a:	4b4e      	ldr	r3, [pc, #312]	@ (80087a4 <update_joy_mode+0x1f4>)
 800866c:	701a      	strb	r2, [r3, #0]

				if (playback_position_index < saved_position_count) {
 800866e:	4b4d      	ldr	r3, [pc, #308]	@ (80087a4 <update_joy_mode+0x1f4>)
 8008670:	781a      	ldrb	r2, [r3, #0]
 8008672:	4b4d      	ldr	r3, [pc, #308]	@ (80087a8 <update_joy_mode+0x1f8>)
 8008674:	781b      	ldrb	r3, [r3, #0]
 8008676:	429a      	cmp	r2, r3
 8008678:	d224      	bcs.n	80086c4 <update_joy_mode+0x114>
					// Start next trajectory
					float target_pris =
							saved_positions[playback_position_index].prismatic_pos;
 800867a:	4b4a      	ldr	r3, [pc, #296]	@ (80087a4 <update_joy_mode+0x1f4>)
 800867c:	781b      	ldrb	r3, [r3, #0]
					float target_pris =
 800867e:	4a4b      	ldr	r2, [pc, #300]	@ (80087ac <update_joy_mode+0x1fc>)
 8008680:	00db      	lsls	r3, r3, #3
 8008682:	4413      	add	r3, r2
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	60fb      	str	r3, [r7, #12]
					float target_rev_rad =
							saved_positions[playback_position_index].revolute_pos;
 8008688:	4b46      	ldr	r3, [pc, #280]	@ (80087a4 <update_joy_mode+0x1f4>)
 800868a:	781b      	ldrb	r3, [r3, #0]
					float target_rev_rad =
 800868c:	4a47      	ldr	r2, [pc, #284]	@ (80087ac <update_joy_mode+0x1fc>)
 800868e:	00db      	lsls	r3, r3, #3
 8008690:	4413      	add	r3, r2
 8008692:	3304      	adds	r3, #4
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	60bb      	str	r3, [r7, #8]
					float target_rev_deg = target_rev_rad * 180.0f / PI;
 8008698:	edd7 7a02 	vldr	s15, [r7, #8]
 800869c:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 80087b0 <update_joy_mode+0x200>
 80086a0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80086a4:	eddf 6a43 	vldr	s13, [pc, #268]	@ 80087b4 <update_joy_mode+0x204>
 80086a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80086ac:	edc7 7a01 	vstr	s15, [r7, #4]

					start_combined_trajectory(target_pris, target_rev_deg);
 80086b0:	edd7 0a01 	vldr	s1, [r7, #4]
 80086b4:	ed97 0a03 	vldr	s0, [r7, #12]
 80086b8:	f7fd fecc 	bl	8006454 <start_combined_trajectory>
					joy_mode_playback_timer = 0;
 80086bc:	4b38      	ldr	r3, [pc, #224]	@ (80087a0 <update_joy_mode+0x1f0>)
 80086be:	2200      	movs	r2, #0
 80086c0:	601a      	str	r2, [r3, #0]
			}
		}

		// Let update_control_loops handle the actual motion control
		// No need to handle motion states here anymore
		break;
 80086c2:	e056      	b.n	8008772 <update_joy_mode+0x1c2>
					plotter_pen_up();
 80086c4:	f001 fba6 	bl	8009e14 <plotter_pen_up>
					saved_position_count = 0;
 80086c8:	4b37      	ldr	r3, [pc, #220]	@ (80087a8 <update_joy_mode+0x1f8>)
 80086ca:	2200      	movs	r2, #0
 80086cc:	701a      	strb	r2, [r3, #0]
					playback_position_index = 0;
 80086ce:	4b35      	ldr	r3, [pc, #212]	@ (80087a4 <update_joy_mode+0x1f4>)
 80086d0:	2200      	movs	r2, #0
 80086d2:	701a      	strb	r2, [r3, #0]
					for (int i = 0; i < JOY_MODE_MAX_POSITIONS; i++) {
 80086d4:	2300      	movs	r3, #0
 80086d6:	617b      	str	r3, [r7, #20]
 80086d8:	e011      	b.n	80086fe <update_joy_mode+0x14e>
						saved_positions[i].prismatic_pos = 0.0f;
 80086da:	4a34      	ldr	r2, [pc, #208]	@ (80087ac <update_joy_mode+0x1fc>)
 80086dc:	697b      	ldr	r3, [r7, #20]
 80086de:	00db      	lsls	r3, r3, #3
 80086e0:	4413      	add	r3, r2
 80086e2:	f04f 0200 	mov.w	r2, #0
 80086e6:	601a      	str	r2, [r3, #0]
						saved_positions[i].revolute_pos = 0.0f;
 80086e8:	4a30      	ldr	r2, [pc, #192]	@ (80087ac <update_joy_mode+0x1fc>)
 80086ea:	697b      	ldr	r3, [r7, #20]
 80086ec:	00db      	lsls	r3, r3, #3
 80086ee:	4413      	add	r3, r2
 80086f0:	3304      	adds	r3, #4
 80086f2:	f04f 0200 	mov.w	r2, #0
 80086f6:	601a      	str	r2, [r3, #0]
					for (int i = 0; i < JOY_MODE_MAX_POSITIONS; i++) {
 80086f8:	697b      	ldr	r3, [r7, #20]
 80086fa:	3301      	adds	r3, #1
 80086fc:	617b      	str	r3, [r7, #20]
 80086fe:	697b      	ldr	r3, [r7, #20]
 8008700:	2b09      	cmp	r3, #9
 8008702:	ddea      	ble.n	80086da <update_joy_mode+0x12a>
					for (uint8_t i = 0; i < JOY_MODE_MAX_POSITIONS; i++) {
 8008704:	2300      	movs	r3, #0
 8008706:	74fb      	strb	r3, [r7, #19]
 8008708:	e01a      	b.n	8008740 <update_joy_mode+0x190>
						uint8_t r_addr = 0x20 + i * 2;
 800870a:	7cfb      	ldrb	r3, [r7, #19]
 800870c:	3310      	adds	r3, #16
 800870e:	b2db      	uxtb	r3, r3
 8008710:	005b      	lsls	r3, r3, #1
 8008712:	74bb      	strb	r3, [r7, #18]
						uint8_t t_addr = r_addr + 1;
 8008714:	7cbb      	ldrb	r3, [r7, #18]
 8008716:	3301      	adds	r3, #1
 8008718:	747b      	strb	r3, [r7, #17]
						if (r_addr <= 0x38 && t_addr <= 0x39) {
 800871a:	7cbb      	ldrb	r3, [r7, #18]
 800871c:	2b38      	cmp	r3, #56	@ 0x38
 800871e:	d80c      	bhi.n	800873a <update_joy_mode+0x18a>
 8008720:	7c7b      	ldrb	r3, [r7, #17]
 8008722:	2b39      	cmp	r3, #57	@ 0x39
 8008724:	d809      	bhi.n	800873a <update_joy_mode+0x18a>
							registerFrame[r_addr].U16 = 0;
 8008726:	7cbb      	ldrb	r3, [r7, #18]
 8008728:	4a23      	ldr	r2, [pc, #140]	@ (80087b8 <update_joy_mode+0x208>)
 800872a:	2100      	movs	r1, #0
 800872c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
							registerFrame[t_addr].U16 = 0;
 8008730:	7c7b      	ldrb	r3, [r7, #17]
 8008732:	4a21      	ldr	r2, [pc, #132]	@ (80087b8 <update_joy_mode+0x208>)
 8008734:	2100      	movs	r1, #0
 8008736:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					for (uint8_t i = 0; i < JOY_MODE_MAX_POSITIONS; i++) {
 800873a:	7cfb      	ldrb	r3, [r7, #19]
 800873c:	3301      	adds	r3, #1
 800873e:	74fb      	strb	r3, [r7, #19]
 8008740:	7cfb      	ldrb	r3, [r7, #19]
 8008742:	2b09      	cmp	r3, #9
 8008744:	d9e1      	bls.n	800870a <update_joy_mode+0x15a>
					joy_mode_playback_timer = 0;
 8008746:	4b16      	ldr	r3, [pc, #88]	@ (80087a0 <update_joy_mode+0x1f0>)
 8008748:	2200      	movs	r2, #0
 800874a:	601a      	str	r2, [r3, #0]
					joy_mode_pilot_timer = 0;
 800874c:	4b1b      	ldr	r3, [pc, #108]	@ (80087bc <update_joy_mode+0x20c>)
 800874e:	2200      	movs	r2, #0
 8008750:	601a      	str	r2, [r3, #0]
					joy_mode_state = JOY_MODE_INITIAL_CONTROL;
 8008752:	4b11      	ldr	r3, [pc, #68]	@ (8008798 <update_joy_mode+0x1e8>)
 8008754:	2201      	movs	r2, #1
 8008756:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(PILOT_GPIO_Port, PILOT_Pin, GPIO_PIN_SET);
 8008758:	2201      	movs	r2, #1
 800875a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800875e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008762:	f004 fed9 	bl	800d518 <HAL_GPIO_WritePin>
					joy_mode_pilot_state = true;
 8008766:	4b16      	ldr	r3, [pc, #88]	@ (80087c0 <update_joy_mode+0x210>)
 8008768:	2201      	movs	r2, #1
 800876a:	701a      	strb	r2, [r3, #0]
		break;
 800876c:	e001      	b.n	8008772 <update_joy_mode+0x1c2>
		return;
 800876e:	bf00      	nop
 8008770:	e000      	b.n	8008774 <update_joy_mode+0x1c4>
		break;
 8008772:	bf00      	nop

	}
}
 8008774:	3718      	adds	r7, #24
 8008776:	46bd      	mov	sp, r7
 8008778:	bd80      	pop	{r7, pc}
 800877a:	bf00      	nop
 800877c:	20000809 	.word	0x20000809
 8008780:	200009e0 	.word	0x200009e0
 8008784:	200007fc 	.word	0x200007fc
 8008788:	20000984 	.word	0x20000984
 800878c:	20000704 	.word	0x20000704
 8008790:	20000d78 	.word	0x20000d78
 8008794:	20000748 	.word	0x20000748
 8008798:	20000808 	.word	0x20000808
 800879c:	2000078c 	.word	0x2000078c
 80087a0:	20000868 	.word	0x20000868
 80087a4:	2000085d 	.word	0x2000085d
 80087a8:	2000085c 	.word	0x2000085c
 80087ac:	2000080c 	.word	0x2000080c
 80087b0:	43340000 	.word	0x43340000
 80087b4:	40490fdb 	.word	0x40490fdb
 80087b8:	200015a0 	.word	0x200015a0
 80087bc:	20000860 	.word	0x20000860
 80087c0:	20000864 	.word	0x20000864

080087c4 <handle_b2_button_polling>:

void handle_b2_button_polling(void) {
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b082      	sub	sp, #8
 80087c8:	af00      	add	r7, sp, #0
	// Read current B2 button state (assuming active low like other buttons)
	bool b2_current_state = !HAL_GPIO_ReadPin(J2_GPIO_Port, J2_Pin);
 80087ca:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80087ce:	4838      	ldr	r0, [pc, #224]	@ (80088b0 <handle_b2_button_polling+0xec>)
 80087d0:	f004 fe8a 	bl	800d4e8 <HAL_GPIO_ReadPin>
 80087d4:	4603      	mov	r3, r0
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	bf0c      	ite	eq
 80087da:	2301      	moveq	r3, #1
 80087dc:	2300      	movne	r3, #0
 80087de:	71fb      	strb	r3, [r7, #7]

//	b2S[0] = !HAL_GPIO_ReadPin(J2_GPIO_Port, J2_Pin);
	static uint32_t last_press_time = 0;
	static uint32_t press_counter = 0;
	const uint32_t DEBOUNCE_TIME = 200; // 200ms debounce time
 80087e0:	23c8      	movs	r3, #200	@ 0xc8
 80087e2:	603b      	str	r3, [r7, #0]

	press_counter++; // Increment every timer tick (assuming 1ms timer)
 80087e4:	4b33      	ldr	r3, [pc, #204]	@ (80088b4 <handle_b2_button_polling+0xf0>)
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	3301      	adds	r3, #1
 80087ea:	4a32      	ldr	r2, [pc, #200]	@ (80088b4 <handle_b2_button_polling+0xf0>)
 80087ec:	6013      	str	r3, [r2, #0]

//	 Edge detection with debouncing
	if (b2_current_state && !joy_mode_b2_last_state) {
 80087ee:	79fb      	ldrb	r3, [r7, #7]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d04d      	beq.n	8008890 <handle_b2_button_polling+0xcc>
 80087f4:	4b30      	ldr	r3, [pc, #192]	@ (80088b8 <handle_b2_button_polling+0xf4>)
 80087f6:	781b      	ldrb	r3, [r3, #0]
 80087f8:	f083 0301 	eor.w	r3, r3, #1
 80087fc:	b2db      	uxtb	r3, r3
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d046      	beq.n	8008890 <handle_b2_button_polling+0xcc>
//	 Button just pressed - check if enough time has passed since last press
		if ((press_counter - last_press_time) >= DEBOUNCE_TIME) {
 8008802:	4b2c      	ldr	r3, [pc, #176]	@ (80088b4 <handle_b2_button_polling+0xf0>)
 8008804:	681a      	ldr	r2, [r3, #0]
 8008806:	4b2d      	ldr	r3, [pc, #180]	@ (80088bc <handle_b2_button_polling+0xf8>)
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	1ad3      	subs	r3, r2, r3
 800880c:	683a      	ldr	r2, [r7, #0]
 800880e:	429a      	cmp	r2, r3
 8008810:	d83e      	bhi.n	8008890 <handle_b2_button_polling+0xcc>
			// Button press is valid - trigger action
			joy_mode_b2_pressed = true;
 8008812:	4b2b      	ldr	r3, [pc, #172]	@ (80088c0 <handle_b2_button_polling+0xfc>)
 8008814:	2201      	movs	r2, #1
 8008816:	701a      	strb	r2, [r3, #0]
			last_press_time = press_counter;
 8008818:	4b26      	ldr	r3, [pc, #152]	@ (80088b4 <handle_b2_button_polling+0xf0>)
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	4a27      	ldr	r2, [pc, #156]	@ (80088bc <handle_b2_button_polling+0xf8>)
 800881e:	6013      	str	r3, [r2, #0]

//	if (b2S[0] != b2S[1] && b2S[0] == 1) {
			// Handle B2 button press logic
			if (!is_emergency_active() && !homing_active
 8008820:	f7ff f9b0 	bl	8007b84 <is_emergency_active>
 8008824:	4603      	mov	r3, r0
 8008826:	f083 0301 	eor.w	r3, r3, #1
 800882a:	b2db      	uxtb	r3, r3
 800882c:	2b00      	cmp	r3, #0
 800882e:	d02f      	beq.n	8008890 <handle_b2_button_polling+0xcc>
 8008830:	4b24      	ldr	r3, [pc, #144]	@ (80088c4 <handle_b2_button_polling+0x100>)
 8008832:	781b      	ldrb	r3, [r3, #0]
 8008834:	f083 0301 	eor.w	r3, r3, #1
 8008838:	b2db      	uxtb	r3, r3
 800883a:	2b00      	cmp	r3, #0
 800883c:	d028      	beq.n	8008890 <handle_b2_button_polling+0xcc>
					&& motion_sequence_state == MOTION_IDLE) {
 800883e:	4b22      	ldr	r3, [pc, #136]	@ (80088c8 <handle_b2_button_polling+0x104>)
 8008840:	781b      	ldrb	r3, [r3, #0]
 8008842:	2b00      	cmp	r3, #0
 8008844:	d124      	bne.n	8008890 <handle_b2_button_polling+0xcc>
				if (!joy_mode_active) {
 8008846:	4b21      	ldr	r3, [pc, #132]	@ (80088cc <handle_b2_button_polling+0x108>)
 8008848:	781b      	ldrb	r3, [r3, #0]
 800884a:	f083 0301 	eor.w	r3, r3, #1
 800884e:	b2db      	uxtb	r3, r3
 8008850:	2b00      	cmp	r3, #0
 8008852:	d002      	beq.n	800885a <handle_b2_button_polling+0x96>
					// Enter joy mode (starts in JOY_MODE_INITIAL_CONTROL)
					enter_joy_mode();
 8008854:	f7ff f9a6 	bl	8007ba4 <enter_joy_mode>
 8008858:	e01a      	b.n	8008890 <handle_b2_button_polling+0xcc>
				} else {
					// Joy mode is active, handle button press based on current state
					if (joy_mode_state == JOY_MODE_INITIAL_CONTROL) {
 800885a:	4b1d      	ldr	r3, [pc, #116]	@ (80088d0 <handle_b2_button_polling+0x10c>)
 800885c:	781b      	ldrb	r3, [r3, #0]
 800885e:	2b01      	cmp	r3, #1
 8008860:	d103      	bne.n	800886a <handle_b2_button_polling+0xa6>
						// First B2 press in joy mode - start position saving mode
						joy_mode_state = JOY_MODE_MANUAL_CONTROL;
 8008862:	4b1b      	ldr	r3, [pc, #108]	@ (80088d0 <handle_b2_button_polling+0x10c>)
 8008864:	2202      	movs	r2, #2
 8008866:	701a      	strb	r2, [r3, #0]
 8008868:	e012      	b.n	8008890 <handle_b2_button_polling+0xcc>
					} else if (joy_mode_state == JOY_MODE_MANUAL_CONTROL) {
 800886a:	4b19      	ldr	r3, [pc, #100]	@ (80088d0 <handle_b2_button_polling+0x10c>)
 800886c:	781b      	ldrb	r3, [r3, #0]
 800886e:	2b02      	cmp	r3, #2
 8008870:	d108      	bne.n	8008884 <handle_b2_button_polling+0xc0>
						HAL_GPIO_TogglePin(PILOT_GPIO_Port, PILOT_Pin);
 8008872:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8008876:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800887a:	f004 fe65 	bl	800d548 <HAL_GPIO_TogglePin>
						save_current_position();
 800887e:	f7ff fa65 	bl	8007d4c <save_current_position>
 8008882:	e005      	b.n	8008890 <handle_b2_button_polling+0xcc>

						// Save current position
					} else if (joy_mode_state == JOY_MODE_POSITION_SAVED) {
 8008884:	4b12      	ldr	r3, [pc, #72]	@ (80088d0 <handle_b2_button_polling+0x10c>)
 8008886:	781b      	ldrb	r3, [r3, #0]
 8008888:	2b03      	cmp	r3, #3
 800888a:	d101      	bne.n	8008890 <handle_b2_button_polling+0xcc>
						start_position_playback();
 800888c:	f7ff fb16 	bl	8007ebc <start_position_playback>
//	b2S[1] = b2S[0];
		// If not enough time has passed, ignore this button press
	}

// Update last state
	joy_mode_b2_last_state = b2_current_state;
 8008890:	4a09      	ldr	r2, [pc, #36]	@ (80088b8 <handle_b2_button_polling+0xf4>)
 8008892:	79fb      	ldrb	r3, [r7, #7]
 8008894:	7013      	strb	r3, [r2, #0]
//
//// Reset pressed flag when button is released
	if (!b2_current_state) {
 8008896:	79fb      	ldrb	r3, [r7, #7]
 8008898:	f083 0301 	eor.w	r3, r3, #1
 800889c:	b2db      	uxtb	r3, r3
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d002      	beq.n	80088a8 <handle_b2_button_polling+0xe4>
		joy_mode_b2_pressed = false;
 80088a2:	4b07      	ldr	r3, [pc, #28]	@ (80088c0 <handle_b2_button_polling+0xfc>)
 80088a4:	2200      	movs	r2, #0
 80088a6:	701a      	strb	r2, [r3, #0]
	}
}
 80088a8:	bf00      	nop
 80088aa:	3708      	adds	r7, #8
 80088ac:	46bd      	mov	sp, r7
 80088ae:	bd80      	pop	{r7, pc}
 80088b0:	48000800 	.word	0x48000800
 80088b4:	200008e4 	.word	0x200008e4
 80088b8:	2000086d 	.word	0x2000086d
 80088bc:	200008e8 	.word	0x200008e8
 80088c0:	2000086c 	.word	0x2000086c
 80088c4:	200007eb 	.word	0x200007eb
 80088c8:	2000078c 	.word	0x2000078c
 80088cc:	20000809 	.word	0x20000809
 80088d0:	20000808 	.word	0x20000808

080088d4 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80088d4:	b580      	push	{r7, lr}
 80088d6:	b084      	sub	sp, #16
 80088d8:	af00      	add	r7, sp, #0
 80088da:	4603      	mov	r3, r0
 80088dc:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == prox_Pin) {
 80088de:	88fb      	ldrh	r3, [r7, #6]
 80088e0:	2b20      	cmp	r3, #32
 80088e2:	d105      	bne.n	80088f0 <HAL_GPIO_EXTI_Callback+0x1c>
		prox_count++;
 80088e4:	4b6f      	ldr	r3, [pc, #444]	@ (8008aa4 <HAL_GPIO_EXTI_Callback+0x1d0>)
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	3301      	adds	r3, #1
 80088ea:	4a6e      	ldr	r2, [pc, #440]	@ (8008aa4 <HAL_GPIO_EXTI_Callback+0x1d0>)
 80088ec:	6013      	str	r3, [r2, #0]
		return;
 80088ee:	e0d6      	b.n	8008a9e <HAL_GPIO_EXTI_Callback+0x1ca>
	}

	if (GPIO_Pin == upperphoto_Pin) {
 80088f0:	88fb      	ldrh	r3, [r7, #6]
 80088f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80088f6:	d103      	bne.n	8008900 <HAL_GPIO_EXTI_Callback+0x2c>
		up_photo = true;
 80088f8:	4b6b      	ldr	r3, [pc, #428]	@ (8008aa8 <HAL_GPIO_EXTI_Callback+0x1d4>)
 80088fa:	2201      	movs	r2, #1
 80088fc:	701a      	strb	r2, [r3, #0]
		return;
 80088fe:	e0ce      	b.n	8008a9e <HAL_GPIO_EXTI_Callback+0x1ca>
	}

	if (GPIO_Pin == LOWER_PHOTO_Pin) {
 8008900:	88fb      	ldrh	r3, [r7, #6]
 8008902:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008906:	d103      	bne.n	8008910 <HAL_GPIO_EXTI_Callback+0x3c>
		low_photo = true;
 8008908:	4b68      	ldr	r3, [pc, #416]	@ (8008aac <HAL_GPIO_EXTI_Callback+0x1d8>)
 800890a:	2201      	movs	r2, #1
 800890c:	701a      	strb	r2, [r3, #0]
		return;
 800890e:	e0c6      	b.n	8008a9e <HAL_GPIO_EXTI_Callback+0x1ca>
//	if (GPIO_Pin == EMER_Pin) {
//		trigger_hardware_emergency();
//		return;
//	}

	if (GPIO_Pin == J1_Pin) {
 8008910:	88fb      	ldrh	r3, [r7, #6]
 8008912:	2b80      	cmp	r3, #128	@ 0x80
 8008914:	d174      	bne.n	8008a00 <HAL_GPIO_EXTI_Callback+0x12c>
		uint32_t current_time = HAL_GetTick();
 8008916:	f002 fb7d 	bl	800b014 <HAL_GetTick>
 800891a:	60f8      	str	r0, [r7, #12]

		if ((current_time - j1_interrupt_last_time)
 800891c:	4b64      	ldr	r3, [pc, #400]	@ (8008ab0 <HAL_GPIO_EXTI_Callback+0x1dc>)
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	68fa      	ldr	r2, [r7, #12]
 8008922:	1ad3      	subs	r3, r2, r3
				< J1_INTERRUPT_DEBOUNCE_MS) {
 8008924:	2296      	movs	r2, #150	@ 0x96
		if ((current_time - j1_interrupt_last_time)
 8008926:	4293      	cmp	r3, r2
 8008928:	f0c0 80b4 	bcc.w	8008a94 <HAL_GPIO_EXTI_Callback+0x1c0>
			return;
		}
		j1_interrupt_last_time = current_time;
 800892c:	4a60      	ldr	r2, [pc, #384]	@ (8008ab0 <HAL_GPIO_EXTI_Callback+0x1dc>)
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	6013      	str	r3, [r2, #0]

		if (!is_emergency_active() && !homing_active && !joy_mode_active
 8008932:	f7ff f927 	bl	8007b84 <is_emergency_active>
 8008936:	4603      	mov	r3, r0
 8008938:	f083 0301 	eor.w	r3, r3, #1
 800893c:	b2db      	uxtb	r3, r3
 800893e:	2b00      	cmp	r3, #0
 8008940:	d05e      	beq.n	8008a00 <HAL_GPIO_EXTI_Callback+0x12c>
 8008942:	4b5c      	ldr	r3, [pc, #368]	@ (8008ab4 <HAL_GPIO_EXTI_Callback+0x1e0>)
 8008944:	781b      	ldrb	r3, [r3, #0]
 8008946:	f083 0301 	eor.w	r3, r3, #1
 800894a:	b2db      	uxtb	r3, r3
 800894c:	2b00      	cmp	r3, #0
 800894e:	d057      	beq.n	8008a00 <HAL_GPIO_EXTI_Callback+0x12c>
 8008950:	4b59      	ldr	r3, [pc, #356]	@ (8008ab8 <HAL_GPIO_EXTI_Callback+0x1e4>)
 8008952:	781b      	ldrb	r3, [r3, #0]
 8008954:	f083 0301 	eor.w	r3, r3, #1
 8008958:	b2db      	uxtb	r3, r3
 800895a:	2b00      	cmp	r3, #0
 800895c:	d050      	beq.n	8008a00 <HAL_GPIO_EXTI_Callback+0x12c>
				&& !first_startup && !word_drawing_active
 800895e:	4b57      	ldr	r3, [pc, #348]	@ (8008abc <HAL_GPIO_EXTI_Callback+0x1e8>)
 8008960:	781b      	ldrb	r3, [r3, #0]
 8008962:	f083 0301 	eor.w	r3, r3, #1
 8008966:	b2db      	uxtb	r3, r3
 8008968:	2b00      	cmp	r3, #0
 800896a:	d049      	beq.n	8008a00 <HAL_GPIO_EXTI_Callback+0x12c>
 800896c:	4b54      	ldr	r3, [pc, #336]	@ (8008ac0 <HAL_GPIO_EXTI_Callback+0x1ec>)
 800896e:	781b      	ldrb	r3, [r3, #0]
 8008970:	f083 0301 	eor.w	r3, r3, #1
 8008974:	b2db      	uxtb	r3, r3
 8008976:	2b00      	cmp	r3, #0
 8008978:	d042      	beq.n	8008a00 <HAL_GPIO_EXTI_Callback+0x12c>
				&& !current_drawing_sequence.sequence_active) {
 800897a:	4b52      	ldr	r3, [pc, #328]	@ (8008ac4 <HAL_GPIO_EXTI_Callback+0x1f0>)
 800897c:	799b      	ldrb	r3, [r3, #6]
 800897e:	f083 0301 	eor.w	r3, r3, #1
 8008982:	b2db      	uxtb	r3, r3
 8008984:	2b00      	cmp	r3, #0
 8008986:	d03b      	beq.n	8008a00 <HAL_GPIO_EXTI_Callback+0x12c>

			if (!j1_active) {
 8008988:	4b4f      	ldr	r3, [pc, #316]	@ (8008ac8 <HAL_GPIO_EXTI_Callback+0x1f4>)
 800898a:	781b      	ldrb	r3, [r3, #0]
 800898c:	f083 0301 	eor.w	r3, r3, #1
 8008990:	b2db      	uxtb	r3, r3
 8008992:	2b00      	cmp	r3, #0
 8008994:	d023      	beq.n	80089de <HAL_GPIO_EXTI_Callback+0x10a>
				// Start 100 point sequence
				j1_active = true;
 8008996:	4b4c      	ldr	r3, [pc, #304]	@ (8008ac8 <HAL_GPIO_EXTI_Callback+0x1f4>)
 8008998:	2201      	movs	r2, #1
 800899a:	701a      	strb	r2, [r3, #0]
				j1_in_progress = false;  // Will be set true when motion is idle
 800899c:	4b4b      	ldr	r3, [pc, #300]	@ (8008acc <HAL_GPIO_EXTI_Callback+0x1f8>)
 800899e:	2200      	movs	r2, #0
 80089a0:	701a      	strb	r2, [r3, #0]
				j1_cycle_count = 0;
 80089a2:	4b4b      	ldr	r3, [pc, #300]	@ (8008ad0 <HAL_GPIO_EXTI_Callback+0x1fc>)
 80089a4:	2200      	movs	r2, #0
 80089a6:	701a      	strb	r2, [r3, #0]
				j1_going_to_target = true;
 80089a8:	4b4a      	ldr	r3, [pc, #296]	@ (8008ad4 <HAL_GPIO_EXTI_Callback+0x200>)
 80089aa:	2201      	movs	r2, #1
 80089ac:	701a      	strb	r2, [r3, #0]
				j1_pen_down_complete = false;
 80089ae:	4b4a      	ldr	r3, [pc, #296]	@ (8008ad8 <HAL_GPIO_EXTI_Callback+0x204>)
 80089b0:	2200      	movs	r2, #0
 80089b2:	701a      	strb	r2, [r3, #0]
				j1_pen_delay = 0;  // Reset delay counter
 80089b4:	4b49      	ldr	r3, [pc, #292]	@ (8008adc <HAL_GPIO_EXTI_Callback+0x208>)
 80089b6:	2200      	movs	r2, #0
 80089b8:	601a      	str	r2, [r3, #0]

				// Only start if motion is idle
				if (motion_sequence_state == MOTION_IDLE) {
 80089ba:	4b49      	ldr	r3, [pc, #292]	@ (8008ae0 <HAL_GPIO_EXTI_Callback+0x20c>)
 80089bc:	781b      	ldrb	r3, [r3, #0]
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d11e      	bne.n	8008a00 <HAL_GPIO_EXTI_Callback+0x12c>
					j1_in_progress = true;
 80089c2:	4b42      	ldr	r3, [pc, #264]	@ (8008acc <HAL_GPIO_EXTI_Callback+0x1f8>)
 80089c4:	2201      	movs	r2, #1
 80089c6:	701a      	strb	r2, [r3, #0]
					start_combined_trajectory(J1_TARGET_PRIS, J1_TARGET_REV);
 80089c8:	eddf 7a46 	vldr	s15, [pc, #280]	@ 8008ae4 <HAL_GPIO_EXTI_Callback+0x210>
 80089cc:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8008ae8 <HAL_GPIO_EXTI_Callback+0x214>
 80089d0:	eef0 0a47 	vmov.f32	s1, s14
 80089d4:	eeb0 0a67 	vmov.f32	s0, s15
 80089d8:	f7fd fd3c 	bl	8006454 <start_combined_trajectory>
 80089dc:	e010      	b.n	8008a00 <HAL_GPIO_EXTI_Callback+0x12c>
				}
			} else {
				// Stop 100 point sequence - full cleanup
				j1_active = false;
 80089de:	4b3a      	ldr	r3, [pc, #232]	@ (8008ac8 <HAL_GPIO_EXTI_Callback+0x1f4>)
 80089e0:	2200      	movs	r2, #0
 80089e2:	701a      	strb	r2, [r3, #0]
				j1_in_progress = false;
 80089e4:	4b39      	ldr	r3, [pc, #228]	@ (8008acc <HAL_GPIO_EXTI_Callback+0x1f8>)
 80089e6:	2200      	movs	r2, #0
 80089e8:	701a      	strb	r2, [r3, #0]
				j1_cycle_count = 0;
 80089ea:	4b39      	ldr	r3, [pc, #228]	@ (8008ad0 <HAL_GPIO_EXTI_Callback+0x1fc>)
 80089ec:	2200      	movs	r2, #0
 80089ee:	701a      	strb	r2, [r3, #0]
				j1_pen_down_complete = false;
 80089f0:	4b39      	ldr	r3, [pc, #228]	@ (8008ad8 <HAL_GPIO_EXTI_Callback+0x204>)
 80089f2:	2200      	movs	r2, #0
 80089f4:	701a      	strb	r2, [r3, #0]
				j1_pen_delay = 0;
 80089f6:	4b39      	ldr	r3, [pc, #228]	@ (8008adc <HAL_GPIO_EXTI_Callback+0x208>)
 80089f8:	2200      	movs	r2, #0
 80089fa:	601a      	str	r2, [r3, #0]
				plotter_pen_up();
 80089fc:	f001 fa0a 	bl	8009e14 <plotter_pen_up>
			}
		}
	}
// J2 is NOT handled here anymore - it's polled in the main loop

	if (GPIO_Pin == J3_Pin) {
 8008a00:	88fb      	ldrh	r3, [r7, #6]
 8008a02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008a06:	d139      	bne.n	8008a7c <HAL_GPIO_EXTI_Callback+0x1a8>
		uint32_t current_time = HAL_GetTick();
 8008a08:	f002 fb04 	bl	800b014 <HAL_GetTick>
 8008a0c:	60b8      	str	r0, [r7, #8]

		// Reset counter if timeout exceeded
		if ((current_time - j3_last_press_time) > J3_PRESS_TIMEOUT) {
 8008a0e:	4b37      	ldr	r3, [pc, #220]	@ (8008aec <HAL_GPIO_EXTI_Callback+0x218>)
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	68ba      	ldr	r2, [r7, #8]
 8008a14:	1ad3      	subs	r3, r2, r3
 8008a16:	2296      	movs	r2, #150	@ 0x96
 8008a18:	4293      	cmp	r3, r2
 8008a1a:	d902      	bls.n	8008a22 <HAL_GPIO_EXTI_Callback+0x14e>
			j3_press_count = 0;
 8008a1c:	4b34      	ldr	r3, [pc, #208]	@ (8008af0 <HAL_GPIO_EXTI_Callback+0x21c>)
 8008a1e:	2200      	movs	r2, #0
 8008a20:	701a      	strb	r2, [r3, #0]
		}

		j3_last_press_time = current_time;
 8008a22:	4a32      	ldr	r2, [pc, #200]	@ (8008aec <HAL_GPIO_EXTI_Callback+0x218>)
 8008a24:	68bb      	ldr	r3, [r7, #8]
 8008a26:	6013      	str	r3, [r2, #0]
		j3_press_count++;
 8008a28:	4b31      	ldr	r3, [pc, #196]	@ (8008af0 <HAL_GPIO_EXTI_Callback+0x21c>)
 8008a2a:	781b      	ldrb	r3, [r3, #0]
 8008a2c:	3301      	adds	r3, #1
 8008a2e:	b2da      	uxtb	r2, r3
 8008a30:	4b2f      	ldr	r3, [pc, #188]	@ (8008af0 <HAL_GPIO_EXTI_Callback+0x21c>)
 8008a32:	701a      	strb	r2, [r3, #0]

		if (!is_emergency_active() && !joy_mode_active
 8008a34:	f7ff f8a6 	bl	8007b84 <is_emergency_active>
 8008a38:	4603      	mov	r3, r0
 8008a3a:	f083 0301 	eor.w	r3, r3, #1
 8008a3e:	b2db      	uxtb	r3, r3
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d029      	beq.n	8008a98 <HAL_GPIO_EXTI_Callback+0x1c4>
 8008a44:	4b1c      	ldr	r3, [pc, #112]	@ (8008ab8 <HAL_GPIO_EXTI_Callback+0x1e4>)
 8008a46:	781b      	ldrb	r3, [r3, #0]
 8008a48:	f083 0301 	eor.w	r3, r3, #1
 8008a4c:	b2db      	uxtb	r3, r3
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d022      	beq.n	8008a98 <HAL_GPIO_EXTI_Callback+0x1c4>
				&& motion_sequence_state == MOTION_IDLE) {
 8008a52:	4b23      	ldr	r3, [pc, #140]	@ (8008ae0 <HAL_GPIO_EXTI_Callback+0x20c>)
 8008a54:	781b      	ldrb	r3, [r3, #0]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d11e      	bne.n	8008a98 <HAL_GPIO_EXTI_Callback+0x1c4>
			switch (j3_press_count) {
 8008a5a:	4b25      	ldr	r3, [pc, #148]	@ (8008af0 <HAL_GPIO_EXTI_Callback+0x21c>)
 8008a5c:	781b      	ldrb	r3, [r3, #0]
 8008a5e:	2b01      	cmp	r3, #1
 8008a60:	d105      	bne.n	8008a6e <HAL_GPIO_EXTI_Callback+0x19a>
			case 1:
				// :  FIBO_G01
				start_word_FIBO_G01();
 8008a62:	f000 fc37 	bl	80092d4 <start_word_FIBO_G01>
				j3_press_count = 0; // Reset counter
 8008a66:	4b22      	ldr	r3, [pc, #136]	@ (8008af0 <HAL_GPIO_EXTI_Callback+0x21c>)
 8008a68:	2200      	movs	r2, #0
 8008a6a:	701a      	strb	r2, [r3, #0]
				break;
 8008a6c:	e005      	b.n	8008a7a <HAL_GPIO_EXTI_Callback+0x1a6>

			default:
				// Reset if pressed too many times
				stop_character_drawing();
 8008a6e:	f000 fc07 	bl	8009280 <stop_character_drawing>
				j3_press_count = 0;
 8008a72:	4b1f      	ldr	r3, [pc, #124]	@ (8008af0 <HAL_GPIO_EXTI_Callback+0x21c>)
 8008a74:	2200      	movs	r2, #0
 8008a76:	701a      	strb	r2, [r3, #0]
				break;
 8008a78:	bf00      	nop
			}
		}
		return;
 8008a7a:	e00d      	b.n	8008a98 <HAL_GPIO_EXTI_Callback+0x1c4>

	}

// Modified J4 button handler for joy mode exit
	if (GPIO_Pin == J4_Pin) {
 8008a7c:	88fb      	ldrh	r3, [r7, #6]
 8008a7e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008a82:	d10c      	bne.n	8008a9e <HAL_GPIO_EXTI_Callback+0x1ca>
		if (is_emergency_active()) {
 8008a84:	f7ff f87e 	bl	8007b84 <is_emergency_active>
 8008a88:	4603      	mov	r3, r0
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d006      	beq.n	8008a9c <HAL_GPIO_EXTI_Callback+0x1c8>
			clear_emergency_state();
 8008a8e:	f7fe ff01 	bl	8007894 <clear_emergency_state>
		}
		return;
 8008a92:	e003      	b.n	8008a9c <HAL_GPIO_EXTI_Callback+0x1c8>
			return;
 8008a94:	bf00      	nop
 8008a96:	e002      	b.n	8008a9e <HAL_GPIO_EXTI_Callback+0x1ca>
		return;
 8008a98:	bf00      	nop
 8008a9a:	e000      	b.n	8008a9e <HAL_GPIO_EXTI_Callback+0x1ca>
		return;
 8008a9c:	bf00      	nop
	}
}
 8008a9e:	3710      	adds	r7, #16
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	bd80      	pop	{r7, pc}
 8008aa4:	200007e4 	.word	0x200007e4
 8008aa8:	200007e8 	.word	0x200007e8
 8008aac:	200007e9 	.word	0x200007e9
 8008ab0:	2000089c 	.word	0x2000089c
 8008ab4:	200007eb 	.word	0x200007eb
 8008ab8:	20000809 	.word	0x20000809
 8008abc:	20000333 	.word	0x20000333
 8008ac0:	200008c8 	.word	0x200008c8
 8008ac4:	200008b4 	.word	0x200008b4
 8008ac8:	20000899 	.word	0x20000899
 8008acc:	2000089a 	.word	0x2000089a
 8008ad0:	20000898 	.word	0x20000898
 8008ad4:	20000335 	.word	0x20000335
 8008ad8:	200007ec 	.word	0x200007ec
 8008adc:	20000804 	.word	0x20000804
 8008ae0:	2000078c 	.word	0x2000078c
 8008ae4:	43480000 	.word	0x43480000
 8008ae8:	42b40000 	.word	0x42b40000
 8008aec:	200008a4 	.word	0x200008a4
 8008af0:	200008a0 	.word	0x200008a0

08008af4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8008af4:	b580      	push	{r7, lr}
 8008af6:	b082      	sub	sp, #8
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	6078      	str	r0, [r7, #4]
	if (htim == &htim2) {
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	4a9e      	ldr	r2, [pc, #632]	@ (8008d78 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8008b00:	4293      	cmp	r3, r2
 8008b02:	f040 8135 	bne.w	8008d70 <HAL_TIM_PeriodElapsedCallback+0x27c>
		Modbus_Protocal_Worker();
 8008b06:	f7f9 fa7b 	bl	8002000 <Modbus_Protocal_Worker>
		modbus_working();
 8008b0a:	f000 f95d 	bl	8008dc8 <modbus_working>

		plotter_update_sensors();
 8008b0e:	f001 f8d9 	bl	8009cc4 <plotter_update_sensors>
		check_emergency_button();
 8008b12:	f7fe fda9 	bl	8007668 <check_emergency_button>

		QEI_get_diff_count(&prismatic_encoder);
 8008b16:	4899      	ldr	r0, [pc, #612]	@ (8008d7c <HAL_TIM_PeriodElapsedCallback+0x288>)
 8008b18:	f7fb f98e 	bl	8003e38 <QEI_get_diff_count>
		QEI_compute_data(&prismatic_encoder);
 8008b1c:	4897      	ldr	r0, [pc, #604]	@ (8008d7c <HAL_TIM_PeriodElapsedCallback+0x288>)
 8008b1e:	f7fb fa77 	bl	8004010 <QEI_compute_data>
		QEI_get_diff_count(&revolute_encoder);
 8008b22:	4897      	ldr	r0, [pc, #604]	@ (8008d80 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8008b24:	f7fb f988 	bl	8003e38 <QEI_get_diff_count>
		QEI_compute_data(&revolute_encoder);
 8008b28:	4895      	ldr	r0, [pc, #596]	@ (8008d80 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8008b2a:	f7fb fa71 	bl	8004010 <QEI_compute_data>

		revolute_axis.input_voltage = mapf(revolute_axis.command_pos, -65535.0f,
 8008b2e:	4b95      	ldr	r3, [pc, #596]	@ (8008d84 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8008b30:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8008b34:	eeb2 2a08 	vmov.f32	s4, #40	@ 0x41400000  12.0
 8008b38:	eefa 1a08 	vmov.f32	s3, #168	@ 0xc1400000 -12.0
 8008b3c:	ed9f 1a92 	vldr	s2, [pc, #584]	@ 8008d88 <HAL_TIM_PeriodElapsedCallback+0x294>
 8008b40:	eddf 0a92 	vldr	s1, [pc, #584]	@ 8008d8c <HAL_TIM_PeriodElapsedCallback+0x298>
 8008b44:	eeb0 0a67 	vmov.f32	s0, s15
 8008b48:	f7f9 f943 	bl	8001dd2 <mapf>
 8008b4c:	eef0 7a40 	vmov.f32	s15, s0
 8008b50:	4b8c      	ldr	r3, [pc, #560]	@ (8008d84 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8008b52:	edc3 7a08 	vstr	s15, [r3, #32]
				65535.0f, -12.0f, 12.0f);
		revolute_axis.kalman_velocity = SteadyStateKalmanFilter(
 8008b56:	4b8b      	ldr	r3, [pc, #556]	@ (8008d84 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8008b58:	edd3 7a08 	vldr	s15, [r3, #32]
 8008b5c:	4b88      	ldr	r3, [pc, #544]	@ (8008d80 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8008b5e:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8008b62:	eef0 0a47 	vmov.f32	s1, s14
 8008b66:	eeb0 0a67 	vmov.f32	s0, s15
 8008b6a:	4889      	ldr	r0, [pc, #548]	@ (8008d90 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8008b6c:	f7fc fa8e 	bl	800508c <SteadyStateKalmanFilter>
 8008b70:	eef0 7a40 	vmov.f32	s15, s0
 8008b74:	4b83      	ldr	r3, [pc, #524]	@ (8008d84 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8008b76:	edc3 7a07 	vstr	s15, [r3, #28]
				&revolute_kalman, revolute_axis.input_voltage,
				revolute_encoder.rads);
//		revolute_axis.kalman_velocity = FIR_process(&revolute_lp, revolute_encoder.radps);

		if (isnan(revolute_axis.kalman_velocity)) {
 8008b7a:	4b82      	ldr	r3, [pc, #520]	@ (8008d84 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8008b7c:	edd3 7a07 	vldr	s15, [r3, #28]
 8008b80:	eef4 7a67 	vcmp.f32	s15, s15
 8008b84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b88:	d703      	bvc.n	8008b92 <HAL_TIM_PeriodElapsedCallback+0x9e>
			revolute_axis.kalman_velocity = 0.0f;
 8008b8a:	4b7e      	ldr	r3, [pc, #504]	@ (8008d84 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8008b8c:	f04f 0200 	mov.w	r2, #0
 8008b90:	61da      	str	r2, [r3, #28]
		}

		prismatic_axis.input_voltage = mapf(prismatic_axis.command_pos,
 8008b92:	4b80      	ldr	r3, [pc, #512]	@ (8008d94 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8008b94:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8008b98:	eeb2 2a08 	vmov.f32	s4, #40	@ 0x41400000  12.0
 8008b9c:	eefa 1a08 	vmov.f32	s3, #168	@ 0xc1400000 -12.0
 8008ba0:	ed9f 1a79 	vldr	s2, [pc, #484]	@ 8008d88 <HAL_TIM_PeriodElapsedCallback+0x294>
 8008ba4:	eddf 0a79 	vldr	s1, [pc, #484]	@ 8008d8c <HAL_TIM_PeriodElapsedCallback+0x298>
 8008ba8:	eeb0 0a67 	vmov.f32	s0, s15
 8008bac:	f7f9 f911 	bl	8001dd2 <mapf>
 8008bb0:	eef0 7a40 	vmov.f32	s15, s0
 8008bb4:	4b77      	ldr	r3, [pc, #476]	@ (8008d94 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8008bb6:	edc3 7a08 	vstr	s15, [r3, #32]
				-65535.0f, 65535.0f, -12.0f, 12.0f);
		prismatic_axis.kalman_velocity = MotorKalman_Estimate(&prismatic_kalman,
 8008bba:	4b76      	ldr	r3, [pc, #472]	@ (8008d94 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8008bbc:	edd3 7a08 	vldr	s15, [r3, #32]
 8008bc0:	4b6e      	ldr	r3, [pc, #440]	@ (8008d7c <HAL_TIM_PeriodElapsedCallback+0x288>)
 8008bc2:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8008bc6:	eef0 0a47 	vmov.f32	s1, s14
 8008bca:	eeb0 0a67 	vmov.f32	s0, s15
 8008bce:	4872      	ldr	r0, [pc, #456]	@ (8008d98 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8008bd0:	f7fa fb6c 	bl	80032ac <MotorKalman_Estimate>
 8008bd4:	eeb0 7a40 	vmov.f32	s14, s0
				prismatic_axis.input_voltage, prismatic_encoder.rads)
				* Disturbance_Constant.prismatic_pulley_radius * 1000.0f;
 8008bd8:	4b70      	ldr	r3, [pc, #448]	@ (8008d9c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8008bda:	edd3 7a04 	vldr	s15, [r3, #16]
 8008bde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008be2:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 8008da0 <HAL_TIM_PeriodElapsedCallback+0x2ac>
 8008be6:	ee67 7a87 	vmul.f32	s15, s15, s14
		prismatic_axis.kalman_velocity = MotorKalman_Estimate(&prismatic_kalman,
 8008bea:	4b6a      	ldr	r3, [pc, #424]	@ (8008d94 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8008bec:	edc3 7a07 	vstr	s15, [r3, #28]
//		prismatic_axis.kalman_velocity = FIR_process(&prismatic_lp, prismatic_encoder.radps) * Disturbance_Constant.prismatic_pulley_radius * 1000.0f;

		if (isnan(prismatic_axis.kalman_velocity)) {
 8008bf0:	4b68      	ldr	r3, [pc, #416]	@ (8008d94 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8008bf2:	edd3 7a07 	vldr	s15, [r3, #28]
 8008bf6:	eef4 7a67 	vcmp.f32	s15, s15
 8008bfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bfe:	d703      	bvc.n	8008c08 <HAL_TIM_PeriodElapsedCallback+0x114>
			prismatic_axis.kalman_velocity = 0.0f;
 8008c00:	4b64      	ldr	r3, [pc, #400]	@ (8008d94 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8008c02:	f04f 0200 	mov.w	r2, #0
 8008c06:	61da      	str	r2, [r3, #28]
		}

		// Position control update - Allow during HOMING_REV_TO_ZERO_DEG
		if (++position_control_tick >= POSITION_CONTROL_DIVIDER) {
 8008c08:	4b66      	ldr	r3, [pc, #408]	@ (8008da4 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	3301      	adds	r3, #1
 8008c0e:	4a65      	ldr	r2, [pc, #404]	@ (8008da4 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8008c10:	6013      	str	r3, [r2, #0]
 8008c12:	2b09      	cmp	r3, #9
 8008c14:	d922      	bls.n	8008c5c <HAL_TIM_PeriodElapsedCallback+0x168>
			position_control_tick = 0;
 8008c16:	4b63      	ldr	r3, [pc, #396]	@ (8008da4 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8008c18:	2200      	movs	r2, #0
 8008c1a:	601a      	str	r2, [r3, #0]

			if ((!homing_active || homing_state == HOMING_REV_TO_ZERO_DEG) //  FIXED
 8008c1c:	4b62      	ldr	r3, [pc, #392]	@ (8008da8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8008c1e:	781b      	ldrb	r3, [r3, #0]
 8008c20:	f083 0301 	eor.w	r3, r3, #1
 8008c24:	b2db      	uxtb	r3, r3
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d103      	bne.n	8008c32 <HAL_TIM_PeriodElapsedCallback+0x13e>
 8008c2a:	4b60      	ldr	r3, [pc, #384]	@ (8008dac <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8008c2c:	781b      	ldrb	r3, [r3, #0]
 8008c2e:	2b07      	cmp	r3, #7
 8008c30:	d114      	bne.n	8008c5c <HAL_TIM_PeriodElapsedCallback+0x168>
			&& (!joy_mode_active || joy_mode_state == JOY_MODE_PLAYBACK)
 8008c32:	4b5f      	ldr	r3, [pc, #380]	@ (8008db0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8008c34:	781b      	ldrb	r3, [r3, #0]
 8008c36:	f083 0301 	eor.w	r3, r3, #1
 8008c3a:	b2db      	uxtb	r3, r3
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d103      	bne.n	8008c48 <HAL_TIM_PeriodElapsedCallback+0x154>
 8008c40:	4b5c      	ldr	r3, [pc, #368]	@ (8008db4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8008c42:	781b      	ldrb	r3, [r3, #0]
 8008c44:	2b04      	cmp	r3, #4
 8008c46:	d109      	bne.n	8008c5c <HAL_TIM_PeriodElapsedCallback+0x168>
					&& (!is_emergency_active())) {
 8008c48:	f7fe ff9c 	bl	8007b84 <is_emergency_active>
 8008c4c:	4603      	mov	r3, r0
 8008c4e:	f083 0301 	eor.w	r3, r3, #1
 8008c52:	b2db      	uxtb	r3, r3
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d001      	beq.n	8008c5c <HAL_TIM_PeriodElapsedCallback+0x168>
				update_position_control();
 8008c58:	f7fd fe9a 	bl	8006990 <update_position_control>
			}
		}

		// Velocity control update - Allow during HOMING_REV_TO_ZERO_DEG
		if ((!homing_active || homing_state == HOMING_REV_TO_ZERO_DEG) //  FIXED
 8008c5c:	4b52      	ldr	r3, [pc, #328]	@ (8008da8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8008c5e:	781b      	ldrb	r3, [r3, #0]
 8008c60:	f083 0301 	eor.w	r3, r3, #1
 8008c64:	b2db      	uxtb	r3, r3
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d103      	bne.n	8008c72 <HAL_TIM_PeriodElapsedCallback+0x17e>
 8008c6a:	4b50      	ldr	r3, [pc, #320]	@ (8008dac <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8008c6c:	781b      	ldrb	r3, [r3, #0]
 8008c6e:	2b07      	cmp	r3, #7
 8008c70:	d114      	bne.n	8008c9c <HAL_TIM_PeriodElapsedCallback+0x1a8>
		&& (!joy_mode_active || joy_mode_state == JOY_MODE_PLAYBACK)
 8008c72:	4b4f      	ldr	r3, [pc, #316]	@ (8008db0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8008c74:	781b      	ldrb	r3, [r3, #0]
 8008c76:	f083 0301 	eor.w	r3, r3, #1
 8008c7a:	b2db      	uxtb	r3, r3
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d103      	bne.n	8008c88 <HAL_TIM_PeriodElapsedCallback+0x194>
 8008c80:	4b4c      	ldr	r3, [pc, #304]	@ (8008db4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8008c82:	781b      	ldrb	r3, [r3, #0]
 8008c84:	2b04      	cmp	r3, #4
 8008c86:	d109      	bne.n	8008c9c <HAL_TIM_PeriodElapsedCallback+0x1a8>
				&& (!is_emergency_active())) {
 8008c88:	f7fe ff7c 	bl	8007b84 <is_emergency_active>
 8008c8c:	4603      	mov	r3, r0
 8008c8e:	f083 0301 	eor.w	r3, r3, #1
 8008c92:	b2db      	uxtb	r3, r3
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d001      	beq.n	8008c9c <HAL_TIM_PeriodElapsedCallback+0x1a8>
			update_velocity_control();
 8008c98:	f7fd ff3a 	bl	8006b10 <update_velocity_control>
		}

		update_safety_system();
 8008c9c:	f7fe fef0 	bl	8007a80 <update_safety_system>

		if (!is_emergency_active()) {
 8008ca0:	f7fe ff70 	bl	8007b84 <is_emergency_active>
 8008ca4:	4603      	mov	r3, r0
 8008ca6:	f083 0301 	eor.w	r3, r3, #1
 8008caa:	b2db      	uxtb	r3, r3
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d001      	beq.n	8008cb4 <HAL_TIM_PeriodElapsedCallback+0x1c0>
			check_safety_conditions();
 8008cb0:	f7fe fd0e 	bl	80076d0 <check_safety_conditions>
		}

		// Control loops - joy mode handles its own control
		if (!joy_mode_active || joy_mode_state == JOY_MODE_PLAYBACK) {
 8008cb4:	4b3e      	ldr	r3, [pc, #248]	@ (8008db0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8008cb6:	781b      	ldrb	r3, [r3, #0]
 8008cb8:	f083 0301 	eor.w	r3, r3, #1
 8008cbc:	b2db      	uxtb	r3, r3
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d103      	bne.n	8008cca <HAL_TIM_PeriodElapsedCallback+0x1d6>
 8008cc2:	4b3c      	ldr	r3, [pc, #240]	@ (8008db4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8008cc4:	781b      	ldrb	r3, [r3, #0]
 8008cc6:	2b04      	cmp	r3, #4
 8008cc8:	d102      	bne.n	8008cd0 <HAL_TIM_PeriodElapsedCallback+0x1dc>
			update_control_loops();
 8008cca:	f7fe f937 	bl	8006f3c <update_control_loops>
 8008cce:	e001      	b.n	8008cd4 <HAL_TIM_PeriodElapsedCallback+0x1e0>
		} else {
			update_joy_mode();
 8008cd0:	f7ff fc6e 	bl	80085b0 <update_joy_mode>
		}

		if (joy_mode_active && joy_mode_state == JOY_MODE_PLAYBACK) {
 8008cd4:	4b36      	ldr	r3, [pc, #216]	@ (8008db0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8008cd6:	781b      	ldrb	r3, [r3, #0]
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d005      	beq.n	8008ce8 <HAL_TIM_PeriodElapsedCallback+0x1f4>
 8008cdc:	4b35      	ldr	r3, [pc, #212]	@ (8008db4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8008cde:	781b      	ldrb	r3, [r3, #0]
 8008ce0:	2b04      	cmp	r3, #4
 8008ce2:	d101      	bne.n	8008ce8 <HAL_TIM_PeriodElapsedCallback+0x1f4>
			update_joy_mode();
 8008ce4:	f7ff fc64 	bl	80085b0 <update_joy_mode>
		}
		// ALWAYS update display values
		if (!joy_mode_active) {
 8008ce8:	4b31      	ldr	r3, [pc, #196]	@ (8008db0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8008cea:	781b      	ldrb	r3, [r3, #0]
 8008cec:	f083 0301 	eor.w	r3, r3, #1
 8008cf0:	b2db      	uxtb	r3, r3
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d01e      	beq.n	8008d34 <HAL_TIM_PeriodElapsedCallback+0x240>
			// Update display values for normal operation
			normalized_position = normalize_angle(revolute_encoder.rads);
 8008cf6:	4b22      	ldr	r3, [pc, #136]	@ (8008d80 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8008cf8:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8008cfc:	eeb0 0a67 	vmov.f32	s0, s15
 8008d00:	f7fd fa34 	bl	800616c <normalize_angle>
 8008d04:	eef0 7a40 	vmov.f32	s15, s0
 8008d08:	4b2b      	ldr	r3, [pc, #172]	@ (8008db8 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8008d0a:	edc3 7a00 	vstr	s15, [r3]
			prismatic_axis.mm = prismatic_encoder.mm;
 8008d0e:	4b1b      	ldr	r3, [pc, #108]	@ (8008d7c <HAL_TIM_PeriodElapsedCallback+0x288>)
 8008d10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008d12:	4a20      	ldr	r2, [pc, #128]	@ (8008d94 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8008d14:	6393      	str	r3, [r2, #56]	@ 0x38
			revolute_axis.deg = UnitConverter_angle(&converter_system,
 8008d16:	4b28      	ldr	r3, [pc, #160]	@ (8008db8 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8008d18:	edd3 7a00 	vldr	s15, [r3]
 8008d1c:	220e      	movs	r2, #14
 8008d1e:	210f      	movs	r1, #15
 8008d20:	eeb0 0a67 	vmov.f32	s0, s15
 8008d24:	4825      	ldr	r0, [pc, #148]	@ (8008dbc <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8008d26:	f7fb ff27 	bl	8004b78 <UnitConverter_angle>
 8008d2a:	eef0 7a40 	vmov.f32	s15, s0
 8008d2e:	4b15      	ldr	r3, [pc, #84]	@ (8008d84 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8008d30:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
					normalized_position, UNIT_RADIAN, UNIT_DEGREE);
		}
		// Note: joy mode updates its own display values in update_joy_mode()

		prismatic_axis.accel_show = FIR_process(&prismatic_lp_accel,
 8008d34:	4b11      	ldr	r3, [pc, #68]	@ (8008d7c <HAL_TIM_PeriodElapsedCallback+0x288>)
 8008d36:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8008d3a:	eeb0 0a67 	vmov.f32	s0, s15
 8008d3e:	4820      	ldr	r0, [pc, #128]	@ (8008dc0 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8008d40:	f7f8 ffee 	bl	8001d20 <FIR_process>
 8008d44:	eef0 7a40 	vmov.f32	s15, s0
 8008d48:	4b12      	ldr	r3, [pc, #72]	@ (8008d94 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8008d4a:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
				prismatic_encoder.mmpss);
		revolute_axis.accel_show = FIR_process(&revolute_lp_accel,
 8008d4e:	4b0c      	ldr	r3, [pc, #48]	@ (8008d80 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8008d50:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8008d54:	eeb0 0a67 	vmov.f32	s0, s15
 8008d58:	481a      	ldr	r0, [pc, #104]	@ (8008dc4 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8008d5a:	f7f8 ffe1 	bl	8001d20 <FIR_process>
 8008d5e:	eef0 7a40 	vmov.f32	s15, s0
 8008d62:	4b08      	ldr	r3, [pc, #32]	@ (8008d84 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8008d64:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
				revolute_encoder.radpss);

		update_character_drawing();
 8008d68:	f000 fa08 	bl	800917c <update_character_drawing>
		draw_word_FIBO_G01();
 8008d6c:	f000 fad8 	bl	8009320 <draw_word_FIBO_G01>
	}
}
 8008d70:	bf00      	nop
 8008d72:	3708      	adds	r7, #8
 8008d74:	46bd      	mov	sp, r7
 8008d76:	bd80      	pop	{r7, pc}
 8008d78:	20001f5c 	.word	0x20001f5c
 8008d7c:	20000984 	.word	0x20000984
 8008d80:	200009e0 	.word	0x200009e0
 8008d84:	20000748 	.word	0x20000748
 8008d88:	477fff00 	.word	0x477fff00
 8008d8c:	c77fff00 	.word	0xc77fff00
 8008d90:	20001a9c 	.word	0x20001a9c
 8008d94:	20000704 	.word	0x20000704
 8008d98:	20001730 	.word	0x20001730
 8008d9c:	20000100 	.word	0x20000100
 8008da0:	447a0000 	.word	0x447a0000
 8008da4:	200007f8 	.word	0x200007f8
 8008da8:	200007eb 	.word	0x200007eb
 8008dac:	200007ea 	.word	0x200007ea
 8008db0:	20000809 	.word	0x20000809
 8008db4:	20000808 	.word	0x20000808
 8008db8:	200007fc 	.word	0x200007fc
 8008dbc:	20000d78 	.word	0x20000d78
 8008dc0:	20000fd0 	.word	0x20000fd0
 8008dc4:	20000fdc 	.word	0x20000fdc

08008dc8 <modbus_working>:

// Modified modbus_working function
void modbus_working(void) {
 8008dc8:	b580      	push	{r7, lr}
 8008dca:	b086      	sub	sp, #24
 8008dcc:	af00      	add	r7, sp, #0
	uint16_t limit_switch_status = 0;
 8008dce:	2300      	movs	r3, #0
 8008dd0:	82fb      	strh	r3, [r7, #22]
	// heartbeat
	registerFrame[Heartbeat_Protocol].U16 = 22881;
 8008dd2:	4b9a      	ldr	r3, [pc, #616]	@ (800903c <modbus_working+0x274>)
 8008dd4:	f645 1261 	movw	r2, #22881	@ 0x5961
 8008dd8:	801a      	strh	r2, [r3, #0]

	// servo write
	if (registerFrame[Servo_UP].U16 == 1) {
 8008dda:	4b98      	ldr	r3, [pc, #608]	@ (800903c <modbus_working+0x274>)
 8008ddc:	891b      	ldrh	r3, [r3, #8]
 8008dde:	2b01      	cmp	r3, #1
 8008de0:	d102      	bne.n	8008de8 <modbus_working+0x20>
		plotter_pen_up();
 8008de2:	f001 f817 	bl	8009e14 <plotter_pen_up>
 8008de6:	e005      	b.n	8008df4 <modbus_working+0x2c>
	} else if (registerFrame[Servo_Down].U16 == 1) {
 8008de8:	4b94      	ldr	r3, [pc, #592]	@ (800903c <modbus_working+0x274>)
 8008dea:	895b      	ldrh	r3, [r3, #10]
 8008dec:	2b01      	cmp	r3, #1
 8008dee:	d101      	bne.n	8008df4 <modbus_working+0x2c>
		plotter_pen_down();
 8008df0:	f001 f820 	bl	8009e34 <plotter_pen_down>
	}

	// limitSW
	if (up_lim == 1) {
 8008df4:	4b92      	ldr	r3, [pc, #584]	@ (8009040 <modbus_working+0x278>)
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	2b01      	cmp	r3, #1
 8008dfa:	d103      	bne.n	8008e04 <modbus_working+0x3c>
		limit_switch_status |= 0x02;  // Bit 1 = Limit UP
 8008dfc:	8afb      	ldrh	r3, [r7, #22]
 8008dfe:	f043 0302 	orr.w	r3, r3, #2
 8008e02:	82fb      	strh	r3, [r7, #22]
	}
	if (low_lim == 1) {
 8008e04:	4b8f      	ldr	r3, [pc, #572]	@ (8009044 <modbus_working+0x27c>)
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	2b01      	cmp	r3, #1
 8008e0a:	d103      	bne.n	8008e14 <modbus_working+0x4c>
		limit_switch_status |= 0x01;  // Bit 0 = Limit DOWN
 8008e0c:	8afb      	ldrh	r3, [r7, #22]
 8008e0e:	f043 0301 	orr.w	r3, r3, #1
 8008e12:	82fb      	strh	r3, [r7, #22]
	}
	registerFrame[LimitSwitch_Status].U16 = limit_switch_status;
 8008e14:	4a89      	ldr	r2, [pc, #548]	@ (800903c <modbus_working+0x274>)
 8008e16:	8afb      	ldrh	r3, [r7, #22]
 8008e18:	80d3      	strh	r3, [r2, #6]

	if (registerFrame[BaseSystem_Status].U16 == 1) {
 8008e1a:	4b88      	ldr	r3, [pc, #544]	@ (800903c <modbus_working+0x274>)
 8008e1c:	885b      	ldrh	r3, [r3, #2]
 8008e1e:	2b01      	cmp	r3, #1
 8008e20:	d10e      	bne.n	8008e40 <modbus_working+0x78>
		exit_joy_mode();
 8008e22:	f7fe ff1f 	bl	8007c64 <exit_joy_mode>
		registerFrame[R_Theta_Status].U16 = 1;
 8008e26:	4b85      	ldr	r3, [pc, #532]	@ (800903c <modbus_working+0x274>)
 8008e28:	2201      	movs	r2, #1
 8008e2a:	841a      	strh	r2, [r3, #32]
		start_combined_trajectory(0.0, 0.0);
 8008e2c:	eddf 0a86 	vldr	s1, [pc, #536]	@ 8009048 <modbus_working+0x280>
 8008e30:	ed9f 0a85 	vldr	s0, [pc, #532]	@ 8009048 <modbus_working+0x280>
 8008e34:	f7fd fb0e 	bl	8006454 <start_combined_trajectory>
		reset_on_zero_requested = true; // Set flag to trigger reset when reaching (0,0)
 8008e38:	4b84      	ldr	r3, [pc, #528]	@ (800904c <modbus_working+0x284>)
 8008e3a:	2201      	movs	r2, #1
 8008e3c:	701a      	strb	r2, [r3, #0]
 8008e3e:	e03d      	b.n	8008ebc <modbus_working+0xf4>

	} else if (registerFrame[BaseSystem_Status].U16 == 2) {
 8008e40:	4b7e      	ldr	r3, [pc, #504]	@ (800903c <modbus_working+0x274>)
 8008e42:	885b      	ldrh	r3, [r3, #2]
 8008e44:	2b02      	cmp	r3, #2
 8008e46:	d107      	bne.n	8008e58 <modbus_working+0x90>
		registerFrame[R_Theta_Status].U16 = 2;
 8008e48:	4b7c      	ldr	r3, [pc, #496]	@ (800903c <modbus_working+0x274>)
 8008e4a:	2202      	movs	r2, #2
 8008e4c:	841a      	strh	r2, [r3, #32]
		plotter_pen_up();
 8008e4e:	f000 ffe1 	bl	8009e14 <plotter_pen_up>
		enter_joy_mode();
 8008e52:	f7fe fea7 	bl	8007ba4 <enter_joy_mode>
 8008e56:	e031      	b.n	8008ebc <modbus_working+0xf4>
	} else if (registerFrame[BaseSystem_Status].U16 == 4) {
 8008e58:	4b78      	ldr	r3, [pc, #480]	@ (800903c <modbus_working+0x274>)
 8008e5a:	885b      	ldrh	r3, [r3, #2]
 8008e5c:	2b04      	cmp	r3, #4
 8008e5e:	d102      	bne.n	8008e66 <modbus_working+0x9e>
		exit_joy_mode();
 8008e60:	f7fe ff00 	bl	8007c64 <exit_joy_mode>
 8008e64:	e02a      	b.n	8008ebc <modbus_working+0xf4>
	} else if (registerFrame[BaseSystem_Status].U16 == 8) {
 8008e66:	4b75      	ldr	r3, [pc, #468]	@ (800903c <modbus_working+0x274>)
 8008e68:	885b      	ldrh	r3, [r3, #2]
 8008e6a:	2b08      	cmp	r3, #8
 8008e6c:	d126      	bne.n	8008ebc <modbus_working+0xf4>
		registerFrame[R_Theta_Status].U16 = 8;
 8008e6e:	4b73      	ldr	r3, [pc, #460]	@ (800903c <modbus_working+0x274>)
 8008e70:	2208      	movs	r2, #8
 8008e72:	841a      	strh	r2, [r3, #32]
		exit_joy_mode();
 8008e74:	f7fe fef6 	bl	8007c64 <exit_joy_mode>
		float goal_r_mm = (float) (int16_t) registerFrame[Goal_R].U16 / 10.0;
 8008e78:	4b70      	ldr	r3, [pc, #448]	@ (800903c <modbus_working+0x274>)
 8008e7a:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 8008e7e:	b21b      	sxth	r3, r3
 8008e80:	ee07 3a90 	vmov	s15, r3
 8008e84:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008e88:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8008e8c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008e90:	edc7 7a04 	vstr	s15, [r7, #16]
		float goal_theta_deg = (float) (int16_t) registerFrame[Goal_Theta].U16
 8008e94:	4b69      	ldr	r3, [pc, #420]	@ (800903c <modbus_working+0x274>)
 8008e96:	f8b3 3082 	ldrh.w	r3, [r3, #130]	@ 0x82
 8008e9a:	b21b      	sxth	r3, r3
 8008e9c:	ee07 3a90 	vmov	s15, r3
 8008ea0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008ea4:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8008ea8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008eac:	edc7 7a03 	vstr	s15, [r7, #12]
				/ 10.0;
		start_combined_trajectory(goal_r_mm, goal_theta_deg);
 8008eb0:	edd7 0a03 	vldr	s1, [r7, #12]
 8008eb4:	ed97 0a04 	vldr	s0, [r7, #16]
 8008eb8:	f7fd facc 	bl	8006454 <start_combined_trajectory>
	}

	// Check if we need to reset when reaching (0,0)
	if (reset_on_zero_requested && motion_sequence_state == MOTION_IDLE) {
 8008ebc:	4b63      	ldr	r3, [pc, #396]	@ (800904c <modbus_working+0x284>)
 8008ebe:	781b      	ldrb	r3, [r3, #0]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d029      	beq.n	8008f18 <modbus_working+0x150>
 8008ec4:	4b62      	ldr	r3, [pc, #392]	@ (8009050 <modbus_working+0x288>)
 8008ec6:	781b      	ldrb	r3, [r3, #0]
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d125      	bne.n	8008f18 <modbus_working+0x150>
//		NVIC_SystemReset();
		prismatic_encoder.mm = 0.0;
 8008ecc:	4b61      	ldr	r3, [pc, #388]	@ (8009054 <modbus_working+0x28c>)
 8008ece:	f04f 0200 	mov.w	r2, #0
 8008ed2:	649a      	str	r2, [r3, #72]	@ 0x48
		revolute_encoder.rads = 0.0;
 8008ed4:	4b60      	ldr	r3, [pc, #384]	@ (8009058 <modbus_working+0x290>)
 8008ed6:	f04f 0200 	mov.w	r2, #0
 8008eda:	641a      	str	r2, [r3, #64]	@ 0x40

		// Reset axis states
		memset(&prismatic_axis, 0, sizeof(prismatic_axis));
 8008edc:	2244      	movs	r2, #68	@ 0x44
 8008ede:	2100      	movs	r1, #0
 8008ee0:	485e      	ldr	r0, [pc, #376]	@ (800905c <modbus_working+0x294>)
 8008ee2:	f00a f937 	bl	8013154 <memset>
		memset(&revolute_axis, 0, sizeof(revolute_axis));
 8008ee6:	2244      	movs	r2, #68	@ 0x44
 8008ee8:	2100      	movs	r1, #0
 8008eea:	485d      	ldr	r0, [pc, #372]	@ (8009060 <modbus_working+0x298>)
 8008eec:	f00a f932 	bl	8013154 <memset>

		// Reset trajectory structures
		memset(&prisGen, 0, sizeof(prisGen));
 8008ef0:	2214      	movs	r2, #20
 8008ef2:	2100      	movs	r1, #0
 8008ef4:	485b      	ldr	r0, [pc, #364]	@ (8009064 <modbus_working+0x29c>)
 8008ef6:	f00a f92d 	bl	8013154 <memset>
		memset(&revGen, 0, sizeof(revGen));
 8008efa:	2214      	movs	r2, #20
 8008efc:	2100      	movs	r1, #0
 8008efe:	485a      	ldr	r0, [pc, #360]	@ (8009068 <modbus_working+0x2a0>)
 8008f00:	f00a f928 	bl	8013154 <memset>
		memset(&prisEva, 0, sizeof(prisEva));
 8008f04:	2214      	movs	r2, #20
 8008f06:	2100      	movs	r1, #0
 8008f08:	4858      	ldr	r0, [pc, #352]	@ (800906c <modbus_working+0x2a4>)
 8008f0a:	f00a f923 	bl	8013154 <memset>
		memset(&revEva, 0, sizeof(revEva));
 8008f0e:	2214      	movs	r2, #20
 8008f10:	2100      	movs	r1, #0
 8008f12:	4857      	ldr	r0, [pc, #348]	@ (8009070 <modbus_working+0x2a8>)
 8008f14:	f00a f91e 	bl	8013154 <memset>
	}

	if (prismatic_encoder.mm == 0.0 && revolute_encoder.rads == 0.0) {
 8008f18:	4b4e      	ldr	r3, [pc, #312]	@ (8009054 <modbus_working+0x28c>)
 8008f1a:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8008f1e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8008f22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f26:	d10a      	bne.n	8008f3e <modbus_working+0x176>
 8008f28:	4b4b      	ldr	r3, [pc, #300]	@ (8009058 <modbus_working+0x290>)
 8008f2a:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8008f2e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8008f32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f36:	d102      	bne.n	8008f3e <modbus_working+0x176>
		reset_on_zero_requested = false;
 8008f38:	4b44      	ldr	r3, [pc, #272]	@ (800904c <modbus_working+0x284>)
 8008f3a:	2200      	movs	r2, #0
 8008f3c:	701a      	strb	r2, [r3, #0]
	}

	registerFrame[R_Axis_Actual_Position].U16 = prismatic_encoder.mm * 10.0f;
 8008f3e:	4b45      	ldr	r3, [pc, #276]	@ (8009054 <modbus_working+0x28c>)
 8008f40:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8008f44:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8008f48:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008f4c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008f50:	ee17 3a90 	vmov	r3, s15
 8008f54:	b29a      	uxth	r2, r3
 8008f56:	4b39      	ldr	r3, [pc, #228]	@ (800903c <modbus_working+0x274>)
 8008f58:	845a      	strh	r2, [r3, #34]	@ 0x22
	registerFrame[R_Axis_Actual_Speed].U16 = prismatic_axis.kalman_velocity
 8008f5a:	4b40      	ldr	r3, [pc, #256]	@ (800905c <modbus_working+0x294>)
 8008f5c:	edd3 7a07 	vldr	s15, [r3, #28]
			* 10.0f;
 8008f60:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8008f64:	ee67 7a87 	vmul.f32	s15, s15, s14
	registerFrame[R_Axis_Actual_Speed].U16 = prismatic_axis.kalman_velocity
 8008f68:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008f6c:	ee17 3a90 	vmov	r3, s15
 8008f70:	b29a      	uxth	r2, r3
 8008f72:	4b32      	ldr	r3, [pc, #200]	@ (800903c <modbus_working+0x274>)
 8008f74:	84da      	strh	r2, [r3, #38]	@ 0x26

	float pris_accel = FIR_process(&prismatic_lp_accel,
 8008f76:	4b37      	ldr	r3, [pc, #220]	@ (8009054 <modbus_working+0x28c>)
 8008f78:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8008f7c:	eeb0 0a67 	vmov.f32	s0, s15
 8008f80:	483c      	ldr	r0, [pc, #240]	@ (8009074 <modbus_working+0x2ac>)
 8008f82:	f7f8 fecd 	bl	8001d20 <FIR_process>
 8008f86:	ed87 0a02 	vstr	s0, [r7, #8]
			prismatic_encoder.mmpss);
	registerFrame[R_Axis_Acceleration].U16 = pris_accel * 10.0f;
 8008f8a:	edd7 7a02 	vldr	s15, [r7, #8]
 8008f8e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8008f92:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008f96:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008f9a:	ee17 3a90 	vmov	r3, s15
 8008f9e:	b29a      	uxth	r2, r3
 8008fa0:	4b26      	ldr	r3, [pc, #152]	@ (800903c <modbus_working+0x274>)
 8008fa2:	855a      	strh	r2, [r3, #42]	@ 0x2a

	registerFrame[Theta_Axis_Actual_Position].U16 = revolute_axis.deg * 10.0f;
 8008fa4:	4b2e      	ldr	r3, [pc, #184]	@ (8009060 <modbus_working+0x298>)
 8008fa6:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8008faa:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8008fae:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008fb2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008fb6:	ee17 3a90 	vmov	r3, s15
 8008fba:	b29a      	uxth	r2, r3
 8008fbc:	4b1f      	ldr	r3, [pc, #124]	@ (800903c <modbus_working+0x274>)
 8008fbe:	849a      	strh	r2, [r3, #36]	@ 0x24

	float rev_theta_vel = UnitConverter_angle(&converter_system,
 8008fc0:	4b27      	ldr	r3, [pc, #156]	@ (8009060 <modbus_working+0x298>)
 8008fc2:	edd3 7a07 	vldr	s15, [r3, #28]
 8008fc6:	220e      	movs	r2, #14
 8008fc8:	210f      	movs	r1, #15
 8008fca:	eeb0 0a67 	vmov.f32	s0, s15
 8008fce:	482a      	ldr	r0, [pc, #168]	@ (8009078 <modbus_working+0x2b0>)
 8008fd0:	f7fb fdd2 	bl	8004b78 <UnitConverter_angle>
 8008fd4:	ed87 0a01 	vstr	s0, [r7, #4]
			revolute_axis.kalman_velocity, UNIT_RADIAN, UNIT_DEGREE);
	registerFrame[Theta_Axis_Actual_Speed].U16 = rev_theta_vel * 10.0f;
 8008fd8:	edd7 7a01 	vldr	s15, [r7, #4]
 8008fdc:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8008fe0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008fe4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008fe8:	ee17 3a90 	vmov	r3, s15
 8008fec:	b29a      	uxth	r2, r3
 8008fee:	4b13      	ldr	r3, [pc, #76]	@ (800903c <modbus_working+0x274>)
 8008ff0:	851a      	strh	r2, [r3, #40]	@ 0x28

	float rev_theta_accel = UnitConverter_angle(&converter_system,
 8008ff2:	4b19      	ldr	r3, [pc, #100]	@ (8009058 <modbus_working+0x290>)
 8008ff4:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8008ff8:	eeb0 0a67 	vmov.f32	s0, s15
 8008ffc:	481f      	ldr	r0, [pc, #124]	@ (800907c <modbus_working+0x2b4>)
 8008ffe:	f7f8 fe8f 	bl	8001d20 <FIR_process>
 8009002:	eef0 7a40 	vmov.f32	s15, s0
 8009006:	220e      	movs	r2, #14
 8009008:	210f      	movs	r1, #15
 800900a:	eeb0 0a67 	vmov.f32	s0, s15
 800900e:	481a      	ldr	r0, [pc, #104]	@ (8009078 <modbus_working+0x2b0>)
 8009010:	f7fb fdb2 	bl	8004b78 <UnitConverter_angle>
 8009014:	ed87 0a00 	vstr	s0, [r7]
			FIR_process(&revolute_lp_accel, revolute_encoder.radpss),
			UNIT_RADIAN, UNIT_DEGREE);
	registerFrame[Theta_Axis_Acceleration].U16 = rev_theta_accel * 10.0f;
 8009018:	edd7 7a00 	vldr	s15, [r7]
 800901c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8009020:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009024:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009028:	ee17 3a90 	vmov	r3, s15
 800902c:	b29a      	uxth	r2, r3
 800902e:	4b03      	ldr	r3, [pc, #12]	@ (800903c <modbus_working+0x274>)
 8009030:	859a      	strh	r2, [r3, #44]	@ 0x2c
}
 8009032:	bf00      	nop
 8009034:	3718      	adds	r7, #24
 8009036:	46bd      	mov	sp, r7
 8009038:	bd80      	pop	{r7, pc}
 800903a:	bf00      	nop
 800903c:	200015a0 	.word	0x200015a0
 8009040:	20001e74 	.word	0x20001e74
 8009044:	20001e78 	.word	0x20001e78
 8009048:	00000000 	.word	0x00000000
 800904c:	200007f6 	.word	0x200007f6
 8009050:	2000078c 	.word	0x2000078c
 8009054:	20000984 	.word	0x20000984
 8009058:	200009e0 	.word	0x200009e0
 800905c:	20000704 	.word	0x20000704
 8009060:	20000748 	.word	0x20000748
 8009064:	20000790 	.word	0x20000790
 8009068:	200007a4 	.word	0x200007a4
 800906c:	200007b8 	.word	0x200007b8
 8009070:	200007cc 	.word	0x200007cc
 8009074:	20000fd0 	.word	0x20000fd0
 8009078:	20000d78 	.word	0x20000d78
 800907c:	20000fdc 	.word	0x20000fdc

08009080 <start_character_drawing>:

void start_character_drawing(DrawingPoint_t *points, uint8_t num_points,
		const char *character_name) {
 8009080:	b580      	push	{r7, lr}
 8009082:	b084      	sub	sp, #16
 8009084:	af00      	add	r7, sp, #0
 8009086:	60f8      	str	r0, [r7, #12]
 8009088:	460b      	mov	r3, r1
 800908a:	607a      	str	r2, [r7, #4]
 800908c:	72fb      	strb	r3, [r7, #11]
	if (is_emergency_active() || homing_active || joy_mode_active) {
 800908e:	f7fe fd79 	bl	8007b84 <is_emergency_active>
 8009092:	4603      	mov	r3, r0
 8009094:	2b00      	cmp	r3, #0
 8009096:	d120      	bne.n	80090da <start_character_drawing+0x5a>
 8009098:	4b12      	ldr	r3, [pc, #72]	@ (80090e4 <start_character_drawing+0x64>)
 800909a:	781b      	ldrb	r3, [r3, #0]
 800909c:	2b00      	cmp	r3, #0
 800909e:	d11c      	bne.n	80090da <start_character_drawing+0x5a>
 80090a0:	4b11      	ldr	r3, [pc, #68]	@ (80090e8 <start_character_drawing+0x68>)
 80090a2:	781b      	ldrb	r3, [r3, #0]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d118      	bne.n	80090da <start_character_drawing+0x5a>
		return;
	}

	//  ()
	current_drawing_sequence.sequence_active = false;
 80090a8:	4b10      	ldr	r3, [pc, #64]	@ (80090ec <start_character_drawing+0x6c>)
 80090aa:	2200      	movs	r2, #0
 80090ac:	719a      	strb	r2, [r3, #6]

	// 
	current_drawing_sequence.points = points;
 80090ae:	4a0f      	ldr	r2, [pc, #60]	@ (80090ec <start_character_drawing+0x6c>)
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	6013      	str	r3, [r2, #0]
	current_drawing_sequence.num_points = num_points;
 80090b4:	4a0d      	ldr	r2, [pc, #52]	@ (80090ec <start_character_drawing+0x6c>)
 80090b6:	7afb      	ldrb	r3, [r7, #11]
 80090b8:	7113      	strb	r3, [r2, #4]
	current_drawing_sequence.current_point = 0;
 80090ba:	4b0c      	ldr	r3, [pc, #48]	@ (80090ec <start_character_drawing+0x6c>)
 80090bc:	2200      	movs	r2, #0
 80090be:	715a      	strb	r2, [r3, #5]
	current_drawing_sequence.sequence_active = true;
 80090c0:	4b0a      	ldr	r3, [pc, #40]	@ (80090ec <start_character_drawing+0x6c>)
 80090c2:	2201      	movs	r2, #1
 80090c4:	719a      	strb	r2, [r3, #6]
	current_drawing_sequence.character_name = character_name;
 80090c6:	4a09      	ldr	r2, [pc, #36]	@ (80090ec <start_character_drawing+0x6c>)
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	6093      	str	r3, [r2, #8]

	//  motion 
	if (motion_sequence_state == MOTION_IDLE) {
 80090cc:	4b08      	ldr	r3, [pc, #32]	@ (80090f0 <start_character_drawing+0x70>)
 80090ce:	781b      	ldrb	r3, [r3, #0]
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d103      	bne.n	80090dc <start_character_drawing+0x5c>
		execute_next_drawing_point();
 80090d4:	f000 f80e 	bl	80090f4 <execute_next_drawing_point>
 80090d8:	e000      	b.n	80090dc <start_character_drawing+0x5c>
		return;
 80090da:	bf00      	nop
	}
}
 80090dc:	3710      	adds	r7, #16
 80090de:	46bd      	mov	sp, r7
 80090e0:	bd80      	pop	{r7, pc}
 80090e2:	bf00      	nop
 80090e4:	200007eb 	.word	0x200007eb
 80090e8:	20000809 	.word	0x20000809
 80090ec:	200008b4 	.word	0x200008b4
 80090f0:	2000078c 	.word	0x2000078c

080090f4 <execute_next_drawing_point>:

void execute_next_drawing_point(void) {
 80090f4:	b580      	push	{r7, lr}
 80090f6:	b084      	sub	sp, #16
 80090f8:	af00      	add	r7, sp, #0
	if (!current_drawing_sequence.sequence_active) {
 80090fa:	4b1e      	ldr	r3, [pc, #120]	@ (8009174 <execute_next_drawing_point+0x80>)
 80090fc:	799b      	ldrb	r3, [r3, #6]
 80090fe:	f083 0301 	eor.w	r3, r3, #1
 8009102:	b2db      	uxtb	r3, r3
 8009104:	2b00      	cmp	r3, #0
 8009106:	d130      	bne.n	800916a <execute_next_drawing_point+0x76>
		return;
	}

	if (current_drawing_sequence.current_point
 8009108:	4b1a      	ldr	r3, [pc, #104]	@ (8009174 <execute_next_drawing_point+0x80>)
 800910a:	795a      	ldrb	r2, [r3, #5]
			< current_drawing_sequence.num_points) {
 800910c:	4b19      	ldr	r3, [pc, #100]	@ (8009174 <execute_next_drawing_point+0x80>)
 800910e:	791b      	ldrb	r3, [r3, #4]
	if (current_drawing_sequence.current_point
 8009110:	429a      	cmp	r2, r3
 8009112:	d221      	bcs.n	8009158 <execute_next_drawing_point+0x64>
		DrawingPoint_t current_point =
				current_drawing_sequence.points[current_drawing_sequence.current_point];
 8009114:	4b17      	ldr	r3, [pc, #92]	@ (8009174 <execute_next_drawing_point+0x80>)
 8009116:	681a      	ldr	r2, [r3, #0]
 8009118:	4b16      	ldr	r3, [pc, #88]	@ (8009174 <execute_next_drawing_point+0x80>)
 800911a:	795b      	ldrb	r3, [r3, #5]
 800911c:	4619      	mov	r1, r3
 800911e:	460b      	mov	r3, r1
 8009120:	005b      	lsls	r3, r3, #1
 8009122:	440b      	add	r3, r1
 8009124:	009b      	lsls	r3, r3, #2
 8009126:	441a      	add	r2, r3
		DrawingPoint_t current_point =
 8009128:	1d3b      	adds	r3, r7, #4
 800912a:	ca07      	ldmia	r2, {r0, r1, r2}
 800912c:	e883 0007 	stmia.w	r3, {r0, r1, r2}

		// 
		drawing_pen_state = current_point.pen_down;
 8009130:	7b3a      	ldrb	r2, [r7, #12]
 8009132:	4b11      	ldr	r3, [pc, #68]	@ (8009178 <execute_next_drawing_point+0x84>)
 8009134:	701a      	strb	r2, [r3, #0]
		// 
		start_combined_trajectory(current_point.r_mm, current_point.theta_deg);
 8009136:	edd7 7a01 	vldr	s15, [r7, #4]
 800913a:	ed97 7a02 	vldr	s14, [r7, #8]
 800913e:	eef0 0a47 	vmov.f32	s1, s14
 8009142:	eeb0 0a67 	vmov.f32	s0, s15
 8009146:	f7fd f985 	bl	8006454 <start_combined_trajectory>
		current_drawing_sequence.current_point++;
 800914a:	4b0a      	ldr	r3, [pc, #40]	@ (8009174 <execute_next_drawing_point+0x80>)
 800914c:	795b      	ldrb	r3, [r3, #5]
 800914e:	3301      	adds	r3, #1
 8009150:	b2da      	uxtb	r2, r3
 8009152:	4b08      	ldr	r3, [pc, #32]	@ (8009174 <execute_next_drawing_point+0x80>)
 8009154:	715a      	strb	r2, [r3, #5]
 8009156:	e009      	b.n	800916c <execute_next_drawing_point+0x78>

	} else {
		// 
		current_drawing_sequence.sequence_active = false;
 8009158:	4b06      	ldr	r3, [pc, #24]	@ (8009174 <execute_next_drawing_point+0x80>)
 800915a:	2200      	movs	r2, #0
 800915c:	719a      	strb	r2, [r3, #6]
		current_drawing_sequence.current_point = 0;
 800915e:	4b05      	ldr	r3, [pc, #20]	@ (8009174 <execute_next_drawing_point+0x80>)
 8009160:	2200      	movs	r2, #0
 8009162:	715a      	strb	r2, [r3, #5]

		// 
		plotter_pen_up();
 8009164:	f000 fe56 	bl	8009e14 <plotter_pen_up>
 8009168:	e000      	b.n	800916c <execute_next_drawing_point+0x78>
		return;
 800916a:	bf00      	nop
	}
}
 800916c:	3710      	adds	r7, #16
 800916e:	46bd      	mov	sp, r7
 8009170:	bd80      	pop	{r7, pc}
 8009172:	bf00      	nop
 8009174:	200008b4 	.word	0x200008b4
 8009178:	200008c0 	.word	0x200008c0

0800917c <update_character_drawing>:

void update_character_drawing(void) {
 800917c:	b580      	push	{r7, lr}
 800917e:	af00      	add	r7, sp, #0
	//  motion 
	if (current_drawing_sequence.sequence_active
 8009180:	4b05      	ldr	r3, [pc, #20]	@ (8009198 <update_character_drawing+0x1c>)
 8009182:	799b      	ldrb	r3, [r3, #6]
 8009184:	2b00      	cmp	r3, #0
 8009186:	d005      	beq.n	8009194 <update_character_drawing+0x18>
			&& motion_sequence_state == MOTION_IDLE) {
 8009188:	4b04      	ldr	r3, [pc, #16]	@ (800919c <update_character_drawing+0x20>)
 800918a:	781b      	ldrb	r3, [r3, #0]
 800918c:	2b00      	cmp	r3, #0
 800918e:	d101      	bne.n	8009194 <update_character_drawing+0x18>
		execute_next_drawing_point();
 8009190:	f7ff ffb0 	bl	80090f4 <execute_next_drawing_point>
	}
}
 8009194:	bf00      	nop
 8009196:	bd80      	pop	{r7, pc}
 8009198:	200008b4 	.word	0x200008b4
 800919c:	2000078c 	.word	0x2000078c

080091a0 <draw_letter_F>:

void draw_letter_F(void) {
 80091a0:	b580      	push	{r7, lr}
 80091a2:	af00      	add	r7, sp, #0
	start_character_drawing(letter_F, sizeof(letter_F) / sizeof(DrawingPoint_t),
 80091a4:	4a03      	ldr	r2, [pc, #12]	@ (80091b4 <draw_letter_F+0x14>)
 80091a6:	2108      	movs	r1, #8
 80091a8:	4803      	ldr	r0, [pc, #12]	@ (80091b8 <draw_letter_F+0x18>)
 80091aa:	f7ff ff69 	bl	8009080 <start_character_drawing>
			"F");
}
 80091ae:	bf00      	nop
 80091b0:	bd80      	pop	{r7, pc}
 80091b2:	bf00      	nop
 80091b4:	08015060 	.word	0x08015060
 80091b8:	20000338 	.word	0x20000338

080091bc <draw_letter_I>:

void draw_letter_I(void) {
 80091bc:	b580      	push	{r7, lr}
 80091be:	af00      	add	r7, sp, #0
	start_character_drawing(letter_I, sizeof(letter_I) / sizeof(DrawingPoint_t),
 80091c0:	4a03      	ldr	r2, [pc, #12]	@ (80091d0 <draw_letter_I+0x14>)
 80091c2:	2104      	movs	r1, #4
 80091c4:	4803      	ldr	r0, [pc, #12]	@ (80091d4 <draw_letter_I+0x18>)
 80091c6:	f7ff ff5b 	bl	8009080 <start_character_drawing>
			"I");
}
 80091ca:	bf00      	nop
 80091cc:	bd80      	pop	{r7, pc}
 80091ce:	bf00      	nop
 80091d0:	08015064 	.word	0x08015064
 80091d4:	20000398 	.word	0x20000398

080091d8 <draw_letter_B>:

void draw_letter_B(void) {
 80091d8:	b580      	push	{r7, lr}
 80091da:	af00      	add	r7, sp, #0
	start_character_drawing(letter_B, sizeof(letter_B) / sizeof(DrawingPoint_t),
 80091dc:	4a03      	ldr	r2, [pc, #12]	@ (80091ec <draw_letter_B+0x14>)
 80091de:	210a      	movs	r1, #10
 80091e0:	4803      	ldr	r0, [pc, #12]	@ (80091f0 <draw_letter_B+0x18>)
 80091e2:	f7ff ff4d 	bl	8009080 <start_character_drawing>
			"B");
}
 80091e6:	bf00      	nop
 80091e8:	bd80      	pop	{r7, pc}
 80091ea:	bf00      	nop
 80091ec:	08015068 	.word	0x08015068
 80091f0:	200003c8 	.word	0x200003c8

080091f4 <draw_letter_O>:

void draw_letter_O(void) {
 80091f4:	b580      	push	{r7, lr}
 80091f6:	af00      	add	r7, sp, #0
	start_character_drawing(letter_O, sizeof(letter_O) / sizeof(DrawingPoint_t),
 80091f8:	4a03      	ldr	r2, [pc, #12]	@ (8009208 <draw_letter_O+0x14>)
 80091fa:	2107      	movs	r1, #7
 80091fc:	4803      	ldr	r0, [pc, #12]	@ (800920c <draw_letter_O+0x18>)
 80091fe:	f7ff ff3f 	bl	8009080 <start_character_drawing>
			"O");
}
 8009202:	bf00      	nop
 8009204:	bd80      	pop	{r7, pc}
 8009206:	bf00      	nop
 8009208:	0801506c 	.word	0x0801506c
 800920c:	20000440 	.word	0x20000440

08009210 <draw_underscore>:

void draw_underscore(void) {
 8009210:	b580      	push	{r7, lr}
 8009212:	af00      	add	r7, sp, #0
	start_character_drawing(letter_underscore,
 8009214:	4a03      	ldr	r2, [pc, #12]	@ (8009224 <draw_underscore+0x14>)
 8009216:	2104      	movs	r1, #4
 8009218:	4803      	ldr	r0, [pc, #12]	@ (8009228 <draw_underscore+0x18>)
 800921a:	f7ff ff31 	bl	8009080 <start_character_drawing>
			sizeof(letter_underscore) / sizeof(DrawingPoint_t), "_");
}
 800921e:	bf00      	nop
 8009220:	bd80      	pop	{r7, pc}
 8009222:	bf00      	nop
 8009224:	08015070 	.word	0x08015070
 8009228:	20000494 	.word	0x20000494

0800922c <draw_letter_G>:

void draw_letter_G(void) {
 800922c:	b580      	push	{r7, lr}
 800922e:	af00      	add	r7, sp, #0
	start_character_drawing(letter_G, sizeof(letter_G) / sizeof(DrawingPoint_t),
 8009230:	4a03      	ldr	r2, [pc, #12]	@ (8009240 <draw_letter_G+0x14>)
 8009232:	2108      	movs	r1, #8
 8009234:	4803      	ldr	r0, [pc, #12]	@ (8009244 <draw_letter_G+0x18>)
 8009236:	f7ff ff23 	bl	8009080 <start_character_drawing>
			"G");
}
 800923a:	bf00      	nop
 800923c:	bd80      	pop	{r7, pc}
 800923e:	bf00      	nop
 8009240:	08015074 	.word	0x08015074
 8009244:	200004c4 	.word	0x200004c4

08009248 <draw_number_0>:

void draw_number_0(void) {
 8009248:	b580      	push	{r7, lr}
 800924a:	af00      	add	r7, sp, #0
	start_character_drawing(number_0, sizeof(number_0) / sizeof(DrawingPoint_t),
 800924c:	4a03      	ldr	r2, [pc, #12]	@ (800925c <draw_number_0+0x14>)
 800924e:	2107      	movs	r1, #7
 8009250:	4803      	ldr	r0, [pc, #12]	@ (8009260 <draw_number_0+0x18>)
 8009252:	f7ff ff15 	bl	8009080 <start_character_drawing>
			"0");
}
 8009256:	bf00      	nop
 8009258:	bd80      	pop	{r7, pc}
 800925a:	bf00      	nop
 800925c:	08015078 	.word	0x08015078
 8009260:	20000524 	.word	0x20000524

08009264 <draw_number_1>:

void draw_number_1(void) {
 8009264:	b580      	push	{r7, lr}
 8009266:	af00      	add	r7, sp, #0
	start_character_drawing(number_1, sizeof(number_1) / sizeof(DrawingPoint_t),
 8009268:	4a03      	ldr	r2, [pc, #12]	@ (8009278 <draw_number_1+0x14>)
 800926a:	2105      	movs	r1, #5
 800926c:	4803      	ldr	r0, [pc, #12]	@ (800927c <draw_number_1+0x18>)
 800926e:	f7ff ff07 	bl	8009080 <start_character_drawing>
			"1");
}
 8009272:	bf00      	nop
 8009274:	bd80      	pop	{r7, pc}
 8009276:	bf00      	nop
 8009278:	0801507c 	.word	0x0801507c
 800927c:	20000578 	.word	0x20000578

08009280 <stop_character_drawing>:

void stop_character_drawing(void) {
 8009280:	b580      	push	{r7, lr}
 8009282:	af00      	add	r7, sp, #0
	current_drawing_sequence.sequence_active = false;
 8009284:	4b09      	ldr	r3, [pc, #36]	@ (80092ac <stop_character_drawing+0x2c>)
 8009286:	2200      	movs	r2, #0
 8009288:	719a      	strb	r2, [r3, #6]
	current_drawing_sequence.current_point = 0;
 800928a:	4b08      	ldr	r3, [pc, #32]	@ (80092ac <stop_character_drawing+0x2c>)
 800928c:	2200      	movs	r2, #0
 800928e:	715a      	strb	r2, [r3, #5]
	word_drawing_active = false;
 8009290:	4b07      	ldr	r3, [pc, #28]	@ (80092b0 <stop_character_drawing+0x30>)
 8009292:	2200      	movs	r2, #0
 8009294:	701a      	strb	r2, [r3, #0]
	word_progress = 0;
 8009296:	4b07      	ldr	r3, [pc, #28]	@ (80092b4 <stop_character_drawing+0x34>)
 8009298:	2200      	movs	r2, #0
 800929a:	701a      	strb	r2, [r3, #0]
	drawing_pen_state = false;
 800929c:	4b06      	ldr	r3, [pc, #24]	@ (80092b8 <stop_character_drawing+0x38>)
 800929e:	2200      	movs	r2, #0
 80092a0:	701a      	strb	r2, [r3, #0]
	plotter_pen_up();
 80092a2:	f000 fdb7 	bl	8009e14 <plotter_pen_up>
}
 80092a6:	bf00      	nop
 80092a8:	bd80      	pop	{r7, pc}
 80092aa:	bf00      	nop
 80092ac:	200008b4 	.word	0x200008b4
 80092b0:	200008c8 	.word	0x200008c8
 80092b4:	200008c1 	.word	0x200008c1
 80092b8:	200008c0 	.word	0x200008c0

080092bc <is_drawing_active>:

bool is_drawing_active(void) {
 80092bc:	b480      	push	{r7}
 80092be:	af00      	add	r7, sp, #0
	return current_drawing_sequence.sequence_active;
 80092c0:	4b03      	ldr	r3, [pc, #12]	@ (80092d0 <is_drawing_active+0x14>)
 80092c2:	799b      	ldrb	r3, [r3, #6]
}
 80092c4:	4618      	mov	r0, r3
 80092c6:	46bd      	mov	sp, r7
 80092c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092cc:	4770      	bx	lr
 80092ce:	bf00      	nop
 80092d0:	200008b4 	.word	0x200008b4

080092d4 <start_word_FIBO_G01>:

void start_word_FIBO_G01(void) {
 80092d4:	b580      	push	{r7, lr}
 80092d6:	af00      	add	r7, sp, #0
	if (is_emergency_active() || homing_active || joy_mode_active) {
 80092d8:	f7fe fc54 	bl	8007b84 <is_emergency_active>
 80092dc:	4603      	mov	r3, r0
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d111      	bne.n	8009306 <start_word_FIBO_G01+0x32>
 80092e2:	4b0a      	ldr	r3, [pc, #40]	@ (800930c <start_word_FIBO_G01+0x38>)
 80092e4:	781b      	ldrb	r3, [r3, #0]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d10d      	bne.n	8009306 <start_word_FIBO_G01+0x32>
 80092ea:	4b09      	ldr	r3, [pc, #36]	@ (8009310 <start_word_FIBO_G01+0x3c>)
 80092ec:	781b      	ldrb	r3, [r3, #0]
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d109      	bne.n	8009306 <start_word_FIBO_G01+0x32>
		return;
	}

//	stop_character_drawing();
//
	word_drawing_active = true;
 80092f2:	4b08      	ldr	r3, [pc, #32]	@ (8009314 <start_word_FIBO_G01+0x40>)
 80092f4:	2201      	movs	r2, #1
 80092f6:	701a      	strb	r2, [r3, #0]
	word_progress = 0;
 80092f8:	4b07      	ldr	r3, [pc, #28]	@ (8009318 <start_word_FIBO_G01+0x44>)
 80092fa:	2200      	movs	r2, #0
 80092fc:	701a      	strb	r2, [r3, #0]
	word_delay_timer = 0;
 80092fe:	4b07      	ldr	r3, [pc, #28]	@ (800931c <start_word_FIBO_G01+0x48>)
 8009300:	2200      	movs	r2, #0
 8009302:	601a      	str	r2, [r3, #0]
 8009304:	e000      	b.n	8009308 <start_word_FIBO_G01+0x34>
		return;
 8009306:	bf00      	nop

}
 8009308:	bd80      	pop	{r7, pc}
 800930a:	bf00      	nop
 800930c:	200007eb 	.word	0x200007eb
 8009310:	20000809 	.word	0x20000809
 8009314:	200008c8 	.word	0x200008c8
 8009318:	200008c1 	.word	0x200008c1
 800931c:	200008c4 	.word	0x200008c4

08009320 <draw_word_FIBO_G01>:

void draw_word_FIBO_G01(void) {
 8009320:	b580      	push	{r7, lr}
 8009322:	b082      	sub	sp, #8
 8009324:	af00      	add	r7, sp, #0
	const uint32_t LETTER_DELAY = 1; //  3 
 8009326:	2301      	movs	r3, #1
 8009328:	607b      	str	r3, [r7, #4]

	if (!word_drawing_active) {
 800932a:	4b45      	ldr	r3, [pc, #276]	@ (8009440 <draw_word_FIBO_G01+0x120>)
 800932c:	781b      	ldrb	r3, [r3, #0]
 800932e:	f083 0301 	eor.w	r3, r3, #1
 8009332:	b2db      	uxtb	r3, r3
 8009334:	2b00      	cmp	r3, #0
 8009336:	d17e      	bne.n	8009436 <draw_word_FIBO_G01+0x116>
		return;
	}

	if (!is_drawing_active() && motion_sequence_state == MOTION_IDLE) {
 8009338:	f7ff ffc0 	bl	80092bc <is_drawing_active>
 800933c:	4603      	mov	r3, r0
 800933e:	f083 0301 	eor.w	r3, r3, #1
 8009342:	b2db      	uxtb	r3, r3
 8009344:	2b00      	cmp	r3, #0
 8009346:	d077      	beq.n	8009438 <draw_word_FIBO_G01+0x118>
 8009348:	4b3e      	ldr	r3, [pc, #248]	@ (8009444 <draw_word_FIBO_G01+0x124>)
 800934a:	781b      	ldrb	r3, [r3, #0]
 800934c:	2b00      	cmp	r3, #0
 800934e:	d173      	bne.n	8009438 <draw_word_FIBO_G01+0x118>
		word_delay_timer++;
 8009350:	4b3d      	ldr	r3, [pc, #244]	@ (8009448 <draw_word_FIBO_G01+0x128>)
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	3301      	adds	r3, #1
 8009356:	4a3c      	ldr	r2, [pc, #240]	@ (8009448 <draw_word_FIBO_G01+0x128>)
 8009358:	6013      	str	r3, [r2, #0]

		if (word_delay_timer >= LETTER_DELAY) {
 800935a:	4b3b      	ldr	r3, [pc, #236]	@ (8009448 <draw_word_FIBO_G01+0x128>)
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	687a      	ldr	r2, [r7, #4]
 8009360:	429a      	cmp	r2, r3
 8009362:	d869      	bhi.n	8009438 <draw_word_FIBO_G01+0x118>
			word_delay_timer = 0;
 8009364:	4b38      	ldr	r3, [pc, #224]	@ (8009448 <draw_word_FIBO_G01+0x128>)
 8009366:	2200      	movs	r2, #0
 8009368:	601a      	str	r2, [r3, #0]

			switch (word_progress) {
 800936a:	4b38      	ldr	r3, [pc, #224]	@ (800944c <draw_word_FIBO_G01+0x12c>)
 800936c:	781b      	ldrb	r3, [r3, #0]
 800936e:	2b07      	cmp	r3, #7
 8009370:	d85a      	bhi.n	8009428 <draw_word_FIBO_G01+0x108>
 8009372:	a201      	add	r2, pc, #4	@ (adr r2, 8009378 <draw_word_FIBO_G01+0x58>)
 8009374:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009378:	08009399 	.word	0x08009399
 800937c:	080093ab 	.word	0x080093ab
 8009380:	080093bd 	.word	0x080093bd
 8009384:	080093cf 	.word	0x080093cf
 8009388:	080093e1 	.word	0x080093e1
 800938c:	080093f3 	.word	0x080093f3
 8009390:	08009405 	.word	0x08009405
 8009394:	08009417 	.word	0x08009417
			case 0:
				draw_letter_F();
 8009398:	f7ff ff02 	bl	80091a0 <draw_letter_F>
				word_progress++;
 800939c:	4b2b      	ldr	r3, [pc, #172]	@ (800944c <draw_word_FIBO_G01+0x12c>)
 800939e:	781b      	ldrb	r3, [r3, #0]
 80093a0:	3301      	adds	r3, #1
 80093a2:	b2da      	uxtb	r2, r3
 80093a4:	4b29      	ldr	r3, [pc, #164]	@ (800944c <draw_word_FIBO_G01+0x12c>)
 80093a6:	701a      	strb	r2, [r3, #0]
				break;
 80093a8:	e046      	b.n	8009438 <draw_word_FIBO_G01+0x118>
			case 1:
				draw_letter_I();
 80093aa:	f7ff ff07 	bl	80091bc <draw_letter_I>
				word_progress++;
 80093ae:	4b27      	ldr	r3, [pc, #156]	@ (800944c <draw_word_FIBO_G01+0x12c>)
 80093b0:	781b      	ldrb	r3, [r3, #0]
 80093b2:	3301      	adds	r3, #1
 80093b4:	b2da      	uxtb	r2, r3
 80093b6:	4b25      	ldr	r3, [pc, #148]	@ (800944c <draw_word_FIBO_G01+0x12c>)
 80093b8:	701a      	strb	r2, [r3, #0]
				break;
 80093ba:	e03d      	b.n	8009438 <draw_word_FIBO_G01+0x118>
			case 2:
				draw_letter_B();
 80093bc:	f7ff ff0c 	bl	80091d8 <draw_letter_B>
				word_progress++;
 80093c0:	4b22      	ldr	r3, [pc, #136]	@ (800944c <draw_word_FIBO_G01+0x12c>)
 80093c2:	781b      	ldrb	r3, [r3, #0]
 80093c4:	3301      	adds	r3, #1
 80093c6:	b2da      	uxtb	r2, r3
 80093c8:	4b20      	ldr	r3, [pc, #128]	@ (800944c <draw_word_FIBO_G01+0x12c>)
 80093ca:	701a      	strb	r2, [r3, #0]
				break;
 80093cc:	e034      	b.n	8009438 <draw_word_FIBO_G01+0x118>
			case 3:
				draw_letter_O();
 80093ce:	f7ff ff11 	bl	80091f4 <draw_letter_O>
				word_progress++;
 80093d2:	4b1e      	ldr	r3, [pc, #120]	@ (800944c <draw_word_FIBO_G01+0x12c>)
 80093d4:	781b      	ldrb	r3, [r3, #0]
 80093d6:	3301      	adds	r3, #1
 80093d8:	b2da      	uxtb	r2, r3
 80093da:	4b1c      	ldr	r3, [pc, #112]	@ (800944c <draw_word_FIBO_G01+0x12c>)
 80093dc:	701a      	strb	r2, [r3, #0]
				break;
 80093de:	e02b      	b.n	8009438 <draw_word_FIBO_G01+0x118>
			case 4:
				draw_underscore();
 80093e0:	f7ff ff16 	bl	8009210 <draw_underscore>
				word_progress++;
 80093e4:	4b19      	ldr	r3, [pc, #100]	@ (800944c <draw_word_FIBO_G01+0x12c>)
 80093e6:	781b      	ldrb	r3, [r3, #0]
 80093e8:	3301      	adds	r3, #1
 80093ea:	b2da      	uxtb	r2, r3
 80093ec:	4b17      	ldr	r3, [pc, #92]	@ (800944c <draw_word_FIBO_G01+0x12c>)
 80093ee:	701a      	strb	r2, [r3, #0]
				break;
 80093f0:	e022      	b.n	8009438 <draw_word_FIBO_G01+0x118>
			case 5:
				draw_letter_G();
 80093f2:	f7ff ff1b 	bl	800922c <draw_letter_G>
				word_progress++;
 80093f6:	4b15      	ldr	r3, [pc, #84]	@ (800944c <draw_word_FIBO_G01+0x12c>)
 80093f8:	781b      	ldrb	r3, [r3, #0]
 80093fa:	3301      	adds	r3, #1
 80093fc:	b2da      	uxtb	r2, r3
 80093fe:	4b13      	ldr	r3, [pc, #76]	@ (800944c <draw_word_FIBO_G01+0x12c>)
 8009400:	701a      	strb	r2, [r3, #0]
				break;
 8009402:	e019      	b.n	8009438 <draw_word_FIBO_G01+0x118>
			case 6:
				draw_number_0();
 8009404:	f7ff ff20 	bl	8009248 <draw_number_0>
				word_progress++;
 8009408:	4b10      	ldr	r3, [pc, #64]	@ (800944c <draw_word_FIBO_G01+0x12c>)
 800940a:	781b      	ldrb	r3, [r3, #0]
 800940c:	3301      	adds	r3, #1
 800940e:	b2da      	uxtb	r2, r3
 8009410:	4b0e      	ldr	r3, [pc, #56]	@ (800944c <draw_word_FIBO_G01+0x12c>)
 8009412:	701a      	strb	r2, [r3, #0]
				break;
 8009414:	e010      	b.n	8009438 <draw_word_FIBO_G01+0x118>
			case 7:
				draw_number_1();
 8009416:	f7ff ff25 	bl	8009264 <draw_number_1>
				word_progress++;
 800941a:	4b0c      	ldr	r3, [pc, #48]	@ (800944c <draw_word_FIBO_G01+0x12c>)
 800941c:	781b      	ldrb	r3, [r3, #0]
 800941e:	3301      	adds	r3, #1
 8009420:	b2da      	uxtb	r2, r3
 8009422:	4b0a      	ldr	r3, [pc, #40]	@ (800944c <draw_word_FIBO_G01+0x12c>)
 8009424:	701a      	strb	r2, [r3, #0]
				break;
 8009426:	e007      	b.n	8009438 <draw_word_FIBO_G01+0x118>
			default:
				// 
				word_drawing_active = false;
 8009428:	4b05      	ldr	r3, [pc, #20]	@ (8009440 <draw_word_FIBO_G01+0x120>)
 800942a:	2200      	movs	r2, #0
 800942c:	701a      	strb	r2, [r3, #0]
				word_progress = 0;
 800942e:	4b07      	ldr	r3, [pc, #28]	@ (800944c <draw_word_FIBO_G01+0x12c>)
 8009430:	2200      	movs	r2, #0
 8009432:	701a      	strb	r2, [r3, #0]
				break;
 8009434:	e000      	b.n	8009438 <draw_word_FIBO_G01+0x118>
		return;
 8009436:	bf00      	nop
			}
		}
	}
}
 8009438:	3708      	adds	r7, #8
 800943a:	46bd      	mov	sp, r7
 800943c:	bd80      	pop	{r7, pc}
 800943e:	bf00      	nop
 8009440:	200008c8 	.word	0x200008c8
 8009444:	2000078c 	.word	0x2000078c
 8009448:	200008c4 	.word	0x200008c4
 800944c:	200008c1 	.word	0x200008c1

08009450 <ensure_motion_idle>:

void ensure_motion_idle(void) {
 8009450:	b480      	push	{r7}
 8009452:	af00      	add	r7, sp, #0
	// Force motion to idle state
	motion_sequence_state = MOTION_IDLE;
 8009454:	4b16      	ldr	r3, [pc, #88]	@ (80094b0 <ensure_motion_idle+0x60>)
 8009456:	2200      	movs	r2, #0
 8009458:	701a      	strb	r2, [r3, #0]
	motion_delay_timer = 0;
 800945a:	4b16      	ldr	r3, [pc, #88]	@ (80094b4 <ensure_motion_idle+0x64>)
 800945c:	2200      	movs	r2, #0
 800945e:	601a      	str	r2, [r3, #0]

	// Stop all trajectories
	prismatic_axis.trajectory_active = false;
 8009460:	4b15      	ldr	r3, [pc, #84]	@ (80094b8 <ensure_motion_idle+0x68>)
 8009462:	2200      	movs	r2, #0
 8009464:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	revolute_axis.trajectory_active = false;
 8009468:	4b14      	ldr	r3, [pc, #80]	@ (80094bc <ensure_motion_idle+0x6c>)
 800946a:	2200      	movs	r2, #0
 800946c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	sync_motion_active = false;
 8009470:	4b13      	ldr	r3, [pc, #76]	@ (80094c0 <ensure_motion_idle+0x70>)
 8009472:	2200      	movs	r2, #0
 8009474:	701a      	strb	r2, [r3, #0]

	// Reset velocities
	prismatic_axis.velocity = 0.0f;
 8009476:	4b10      	ldr	r3, [pc, #64]	@ (80094b8 <ensure_motion_idle+0x68>)
 8009478:	f04f 0200 	mov.w	r2, #0
 800947c:	605a      	str	r2, [r3, #4]
	revolute_axis.velocity = 0.0f;
 800947e:	4b0f      	ldr	r3, [pc, #60]	@ (80094bc <ensure_motion_idle+0x6c>)
 8009480:	f04f 0200 	mov.w	r2, #0
 8009484:	605a      	str	r2, [r3, #4]
	prismatic_axis.command_vel = 0.0f;
 8009486:	4b0c      	ldr	r3, [pc, #48]	@ (80094b8 <ensure_motion_idle+0x68>)
 8009488:	f04f 0200 	mov.w	r2, #0
 800948c:	629a      	str	r2, [r3, #40]	@ 0x28
	revolute_axis.command_vel = 0.0f;
 800948e:	4b0b      	ldr	r3, [pc, #44]	@ (80094bc <ensure_motion_idle+0x6c>)
 8009490:	f04f 0200 	mov.w	r2, #0
 8009494:	629a      	str	r2, [r3, #40]	@ 0x28

	// Hold current positions
	prismatic_axis.position = prismatic_encoder.mm;
 8009496:	4b0b      	ldr	r3, [pc, #44]	@ (80094c4 <ensure_motion_idle+0x74>)
 8009498:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800949a:	4a07      	ldr	r2, [pc, #28]	@ (80094b8 <ensure_motion_idle+0x68>)
 800949c:	6013      	str	r3, [r2, #0]
	revolute_axis.position = revolute_encoder.rads;
 800949e:	4b0a      	ldr	r3, [pc, #40]	@ (80094c8 <ensure_motion_idle+0x78>)
 80094a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094a2:	4a06      	ldr	r2, [pc, #24]	@ (80094bc <ensure_motion_idle+0x6c>)
 80094a4:	6013      	str	r3, [r2, #0]
}
 80094a6:	bf00      	nop
 80094a8:	46bd      	mov	sp, r7
 80094aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ae:	4770      	bx	lr
 80094b0:	2000078c 	.word	0x2000078c
 80094b4:	200007e0 	.word	0x200007e0
 80094b8:	20000704 	.word	0x20000704
 80094bc:	20000748 	.word	0x20000748
 80094c0:	200008b0 	.word	0x200008b0
 80094c4:	20000984 	.word	0x20000984
 80094c8:	200009e0 	.word	0x200009e0

080094cc <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80094cc:	b480      	push	{r7}
 80094ce:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80094d0:	b672      	cpsid	i
}
 80094d2:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80094d4:	bf00      	nop
 80094d6:	e7fd      	b.n	80094d4 <Error_Handler+0x8>

080094d8 <plotter_begin>:
float prismatic_current = 0.0f;
float revolute_current = 0.0f;

int up_lim, low_lim, b1, b2, b3, b4;

void plotter_begin() {
 80094d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80094dc:	ed2d 8b02 	vpush	{d8}
 80094e0:	b083      	sub	sp, #12
 80094e2:	af02      	add	r7, sp, #8
	ZGX45RGG_400RPM_Constant.sd_max = ZGX45RGG_400RPM_Constant.qd_max
 80094e4:	4bc4      	ldr	r3, [pc, #784]	@ (80097f8 <plotter_begin+0x320>)
 80094e6:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
			* Disturbance_Constant.prismatic_pulley_radius * 1000;
 80094ea:	4bc4      	ldr	r3, [pc, #784]	@ (80097fc <plotter_begin+0x324>)
 80094ec:	691b      	ldr	r3, [r3, #16]
 80094ee:	4618      	mov	r0, r3
 80094f0:	f7f6 fff6 	bl	80004e0 <__aeabi_f2d>
 80094f4:	4602      	mov	r2, r0
 80094f6:	460b      	mov	r3, r1
 80094f8:	4620      	mov	r0, r4
 80094fa:	4629      	mov	r1, r5
 80094fc:	f7f7 f848 	bl	8000590 <__aeabi_dmul>
 8009500:	4602      	mov	r2, r0
 8009502:	460b      	mov	r3, r1
 8009504:	4610      	mov	r0, r2
 8009506:	4619      	mov	r1, r3
 8009508:	f04f 0200 	mov.w	r2, #0
 800950c:	4bbc      	ldr	r3, [pc, #752]	@ (8009800 <plotter_begin+0x328>)
 800950e:	f7f7 f83f 	bl	8000590 <__aeabi_dmul>
 8009512:	4602      	mov	r2, r0
 8009514:	460b      	mov	r3, r1
	ZGX45RGG_400RPM_Constant.sd_max = ZGX45RGG_400RPM_Constant.qd_max
 8009516:	49b8      	ldr	r1, [pc, #736]	@ (80097f8 <plotter_begin+0x320>)
 8009518:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	ZGX45RGG_400RPM_Constant.sdd_max = ZGX45RGG_400RPM_Constant.sd_max * 2;
 800951c:	4bb6      	ldr	r3, [pc, #728]	@ (80097f8 <plotter_begin+0x320>)
 800951e:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8009522:	4602      	mov	r2, r0
 8009524:	460b      	mov	r3, r1
 8009526:	f7f6 fe7d 	bl	8000224 <__adddf3>
 800952a:	4602      	mov	r2, r0
 800952c:	460b      	mov	r3, r1
 800952e:	49b2      	ldr	r1, [pc, #712]	@ (80097f8 <plotter_begin+0x320>)
 8009530:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58

	ZGX45RGG_400RPM_Constant.traject_sd_max = 500.0;
 8009534:	49b0      	ldr	r1, [pc, #704]	@ (80097f8 <plotter_begin+0x320>)
 8009536:	f04f 0200 	mov.w	r2, #0
 800953a:	4bb2      	ldr	r3, [pc, #712]	@ (8009804 <plotter_begin+0x32c>)
 800953c:	e9c1 231c 	strd	r2, r3, [r1, #112]	@ 0x70
	ZGX45RGG_400RPM_Constant.traject_sdd_max = 1000.0;
 8009540:	49ad      	ldr	r1, [pc, #692]	@ (80097f8 <plotter_begin+0x320>)
 8009542:	f04f 0200 	mov.w	r2, #0
 8009546:	4bae      	ldr	r3, [pc, #696]	@ (8009800 <plotter_begin+0x328>)
 8009548:	e9c1 231e 	strd	r2, r3, [r1, #120]	@ 0x78

	ZGX45RGG_150RPM_Constant.qd_max = ZGX45RGG_150RPM_Constant.qd_max
 800954c:	4bae      	ldr	r3, [pc, #696]	@ (8009808 <plotter_begin+0x330>)
 800954e:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
			* (24.0 / 36.0);
 8009552:	a3a7      	add	r3, pc, #668	@ (adr r3, 80097f0 <plotter_begin+0x318>)
 8009554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009558:	f7f7 f81a 	bl	8000590 <__aeabi_dmul>
 800955c:	4602      	mov	r2, r0
 800955e:	460b      	mov	r3, r1
	ZGX45RGG_150RPM_Constant.qd_max = ZGX45RGG_150RPM_Constant.qd_max
 8009560:	49a9      	ldr	r1, [pc, #676]	@ (8009808 <plotter_begin+0x330>)
 8009562:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

	ZGX45RGG_150RPM_Constant.traject_qd_max = 4.0;
 8009566:	49a8      	ldr	r1, [pc, #672]	@ (8009808 <plotter_begin+0x330>)
 8009568:	f04f 0200 	mov.w	r2, #0
 800956c:	4ba7      	ldr	r3, [pc, #668]	@ (800980c <plotter_begin+0x334>)
 800956e:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
	ZGX45RGG_150RPM_Constant.traject_qdd_max = 2.5;
 8009572:	49a5      	ldr	r1, [pc, #660]	@ (8009808 <plotter_begin+0x330>)
 8009574:	f04f 0200 	mov.w	r2, #0
 8009578:	4ba5      	ldr	r3, [pc, #660]	@ (8009810 <plotter_begin+0x338>)
 800957a:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68

	SIGNAL_init(&sine_sg_PWM, SIGNAL_SINE);
 800957e:	2100      	movs	r1, #0
 8009580:	48a4      	ldr	r0, [pc, #656]	@ (8009814 <plotter_begin+0x33c>)
 8009582:	f000 fc67 	bl	8009e54 <SIGNAL_init>
	SIGNAL_config_sine(&sine_sg_PWM, SINE_AMPLITUDE, SINE_FREQUENCY, SINE_PHASE,
 8009586:	eddf 2aa4 	vldr	s5, [pc, #656]	@ 8009818 <plotter_begin+0x340>
 800958a:	ed9f 2aa4 	vldr	s4, [pc, #656]	@ 800981c <plotter_begin+0x344>
 800958e:	eddf 1ab1 	vldr	s3, [pc, #708]	@ 8009854 <plotter_begin+0x37c>
 8009592:	ed9f 1ab0 	vldr	s2, [pc, #704]	@ 8009854 <plotter_begin+0x37c>
 8009596:	eddf 0aa2 	vldr	s1, [pc, #648]	@ 8009820 <plotter_begin+0x348>
 800959a:	ed9f 0a9f 	vldr	s0, [pc, #636]	@ 8009818 <plotter_begin+0x340>
 800959e:	489d      	ldr	r0, [pc, #628]	@ (8009814 <plotter_begin+0x33c>)
 80095a0:	f000 fcb6 	bl	8009f10 <SIGNAL_config_sine>
	SINE_OFFSET, SINE_MIN_SETPOINT, SINE_MAX_SETPOINT);

	SIGNAL_init(&square_sg_PWM, SIGNAL_SQUARE);
 80095a4:	2102      	movs	r1, #2
 80095a6:	489f      	ldr	r0, [pc, #636]	@ (8009824 <plotter_begin+0x34c>)
 80095a8:	f000 fc54 	bl	8009e54 <SIGNAL_init>
	SIGNAL_config_square(&square_sg_PWM, SQUARE_AMPLITUDE, SQUARE_FREQUENCY,
 80095ac:	ed9f 3a9a 	vldr	s6, [pc, #616]	@ 8009818 <plotter_begin+0x340>
 80095b0:	eddf 2a9a 	vldr	s5, [pc, #616]	@ 800981c <plotter_begin+0x344>
 80095b4:	ed9f 2aa7 	vldr	s4, [pc, #668]	@ 8009854 <plotter_begin+0x37c>
 80095b8:	eddf 1aa6 	vldr	s3, [pc, #664]	@ 8009854 <plotter_begin+0x37c>
 80095bc:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 80095c0:	eddf 0a97 	vldr	s1, [pc, #604]	@ 8009820 <plotter_begin+0x348>
 80095c4:	ed9f 0a94 	vldr	s0, [pc, #592]	@ 8009818 <plotter_begin+0x340>
 80095c8:	4896      	ldr	r0, [pc, #600]	@ (8009824 <plotter_begin+0x34c>)
 80095ca:	f000 fccc 	bl	8009f66 <SIGNAL_config_square>
	SQUARE_DUTY_CYCLE, SQUARE_PHASE, SQUARE_OFFSET,
	SQUARE_MIN_SETPOINT, SQUARE_MAX_SETPOINT);

	SIGNAL_init(&sine_sg_cascade, SIGNAL_SINE);
 80095ce:	2100      	movs	r1, #0
 80095d0:	4895      	ldr	r0, [pc, #596]	@ (8009828 <plotter_begin+0x350>)
 80095d2:	f000 fc3f 	bl	8009e54 <SIGNAL_init>
	SIGNAL_config_sine(&sine_sg_cascade, SINE_AMPLITUDE_CASCADE, SINE_FREQUENCY,
 80095d6:	eddf 2a95 	vldr	s5, [pc, #596]	@ 800982c <plotter_begin+0x354>
 80095da:	ed9f 2a95 	vldr	s4, [pc, #596]	@ 8009830 <plotter_begin+0x358>
 80095de:	eddf 1a9d 	vldr	s3, [pc, #628]	@ 8009854 <plotter_begin+0x37c>
 80095e2:	ed9f 1a9c 	vldr	s2, [pc, #624]	@ 8009854 <plotter_begin+0x37c>
 80095e6:	eddf 0a8e 	vldr	s1, [pc, #568]	@ 8009820 <plotter_begin+0x348>
 80095ea:	ed9f 0a90 	vldr	s0, [pc, #576]	@ 800982c <plotter_begin+0x354>
 80095ee:	488e      	ldr	r0, [pc, #568]	@ (8009828 <plotter_begin+0x350>)
 80095f0:	f000 fc8e 	bl	8009f10 <SIGNAL_config_sine>
	SINE_PHASE,
	SINE_OFFSET, SINE_MIN_SETPOINT_CASCADE, SINE_MAX_SETPOINT_CASCADE);

	SIGNAL_init(&square_sg_cascade, SIGNAL_SQUARE);
 80095f4:	2102      	movs	r1, #2
 80095f6:	488f      	ldr	r0, [pc, #572]	@ (8009834 <plotter_begin+0x35c>)
 80095f8:	f000 fc2c 	bl	8009e54 <SIGNAL_init>
	SIGNAL_config_square(&square_sg_cascade, SQUARE_AMPLITUDE_CASCADE,
 80095fc:	eeb3 3a09 	vmov.f32	s6, #57	@ 0x41c80000  25.0
 8009600:	eefb 2a09 	vmov.f32	s5, #185	@ 0xc1c80000 -25.0
 8009604:	ed9f 2a93 	vldr	s4, [pc, #588]	@ 8009854 <plotter_begin+0x37c>
 8009608:	eddf 1a92 	vldr	s3, [pc, #584]	@ 8009854 <plotter_begin+0x37c>
 800960c:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 8009610:	eddf 0a83 	vldr	s1, [pc, #524]	@ 8009820 <plotter_begin+0x348>
 8009614:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 8009618:	4886      	ldr	r0, [pc, #536]	@ (8009834 <plotter_begin+0x35c>)
 800961a:	f000 fca4 	bl	8009f66 <SIGNAL_config_square>
	SQUARE_FREQUENCY,
	SQUARE_DUTY_CYCLE, SQUARE_PHASE, SQUARE_OFFSET,
	SQUARE_MIN_SETPOINT_CASCADE, SQUARE_MAX_SETPOINT_CASCADE);

	SIGNAL_init(&sine_sg_prismatic, SIGNAL_SINE);
 800961e:	2100      	movs	r1, #0
 8009620:	4885      	ldr	r0, [pc, #532]	@ (8009838 <plotter_begin+0x360>)
 8009622:	f000 fc17 	bl	8009e54 <SIGNAL_init>
	SIGNAL_config_sine(&sine_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 8009626:	4b74      	ldr	r3, [pc, #464]	@ (80097f8 <plotter_begin+0x320>)
 8009628:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 800962c:	4610      	mov	r0, r2
 800962e:	4619      	mov	r1, r3
 8009630:	f7f7 fa90 	bl	8000b54 <__aeabi_d2f>
 8009634:	4604      	mov	r4, r0
	SINE_FREQUENCY, SINE_PHASE,
	SINE_OFFSET, -ZGX45RGG_400RPM_Constant.qd_max,
 8009636:	4b70      	ldr	r3, [pc, #448]	@ (80097f8 <plotter_begin+0x320>)
 8009638:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 800963c:	4610      	mov	r0, r2
 800963e:	4619      	mov	r1, r3
 8009640:	f7f7 fa88 	bl	8000b54 <__aeabi_d2f>
 8009644:	4603      	mov	r3, r0
	SIGNAL_config_sine(&sine_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 8009646:	ee07 3a90 	vmov	s15, r3
 800964a:	eeb1 8a67 	vneg.f32	s16, s15
			ZGX45RGG_400RPM_Constant.qd_max);
 800964e:	4b6a      	ldr	r3, [pc, #424]	@ (80097f8 <plotter_begin+0x320>)
 8009650:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	SIGNAL_config_sine(&sine_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 8009654:	4610      	mov	r0, r2
 8009656:	4619      	mov	r1, r3
 8009658:	f7f7 fa7c 	bl	8000b54 <__aeabi_d2f>
 800965c:	4603      	mov	r3, r0
 800965e:	ee02 3a90 	vmov	s5, r3
 8009662:	eeb0 2a48 	vmov.f32	s4, s16
 8009666:	eddf 1a7b 	vldr	s3, [pc, #492]	@ 8009854 <plotter_begin+0x37c>
 800966a:	ed9f 1a7a 	vldr	s2, [pc, #488]	@ 8009854 <plotter_begin+0x37c>
 800966e:	eddf 0a6c 	vldr	s1, [pc, #432]	@ 8009820 <plotter_begin+0x348>
 8009672:	ee00 4a10 	vmov	s0, r4
 8009676:	4870      	ldr	r0, [pc, #448]	@ (8009838 <plotter_begin+0x360>)
 8009678:	f000 fc4a 	bl	8009f10 <SIGNAL_config_sine>

	SIGNAL_init(&square_sg_prismatic, SIGNAL_SQUARE);
 800967c:	2102      	movs	r1, #2
 800967e:	486f      	ldr	r0, [pc, #444]	@ (800983c <plotter_begin+0x364>)
 8009680:	f000 fbe8 	bl	8009e54 <SIGNAL_init>
	SIGNAL_config_square(&square_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 8009684:	4b5c      	ldr	r3, [pc, #368]	@ (80097f8 <plotter_begin+0x320>)
 8009686:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 800968a:	4610      	mov	r0, r2
 800968c:	4619      	mov	r1, r3
 800968e:	f7f7 fa61 	bl	8000b54 <__aeabi_d2f>
 8009692:	4604      	mov	r4, r0
	SQUARE_FREQUENCY,
	SQUARE_DUTY_CYCLE, SQUARE_PHASE, SQUARE_OFFSET,
			-ZGX45RGG_400RPM_Constant.qd_max, ZGX45RGG_400RPM_Constant.qd_max);
 8009694:	4b58      	ldr	r3, [pc, #352]	@ (80097f8 <plotter_begin+0x320>)
 8009696:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 800969a:	4610      	mov	r0, r2
 800969c:	4619      	mov	r1, r3
 800969e:	f7f7 fa59 	bl	8000b54 <__aeabi_d2f>
 80096a2:	4603      	mov	r3, r0
	SIGNAL_config_square(&square_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 80096a4:	ee07 3a90 	vmov	s15, r3
 80096a8:	eeb1 8a67 	vneg.f32	s16, s15
			-ZGX45RGG_400RPM_Constant.qd_max, ZGX45RGG_400RPM_Constant.qd_max);
 80096ac:	4b52      	ldr	r3, [pc, #328]	@ (80097f8 <plotter_begin+0x320>)
 80096ae:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	SIGNAL_config_square(&square_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 80096b2:	4610      	mov	r0, r2
 80096b4:	4619      	mov	r1, r3
 80096b6:	f7f7 fa4d 	bl	8000b54 <__aeabi_d2f>
 80096ba:	4603      	mov	r3, r0
 80096bc:	ee03 3a10 	vmov	s6, r3
 80096c0:	eef0 2a48 	vmov.f32	s5, s16
 80096c4:	ed9f 2a63 	vldr	s4, [pc, #396]	@ 8009854 <plotter_begin+0x37c>
 80096c8:	eddf 1a62 	vldr	s3, [pc, #392]	@ 8009854 <plotter_begin+0x37c>
 80096cc:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 80096d0:	eddf 0a53 	vldr	s1, [pc, #332]	@ 8009820 <plotter_begin+0x348>
 80096d4:	ee00 4a10 	vmov	s0, r4
 80096d8:	4858      	ldr	r0, [pc, #352]	@ (800983c <plotter_begin+0x364>)
 80096da:	f000 fc44 	bl	8009f66 <SIGNAL_config_square>

	SIGNAL_init(&sine_sg_revolute, SIGNAL_SINE);
 80096de:	2100      	movs	r1, #0
 80096e0:	4857      	ldr	r0, [pc, #348]	@ (8009840 <plotter_begin+0x368>)
 80096e2:	f000 fbb7 	bl	8009e54 <SIGNAL_init>
	SIGNAL_config_sine(&sine_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 80096e6:	4b48      	ldr	r3, [pc, #288]	@ (8009808 <plotter_begin+0x330>)
 80096e8:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 80096ec:	4610      	mov	r0, r2
 80096ee:	4619      	mov	r1, r3
 80096f0:	f7f7 fa30 	bl	8000b54 <__aeabi_d2f>
 80096f4:	4604      	mov	r4, r0
	SINE_FREQUENCY, SINE_PHASE,
	SINE_OFFSET, -ZGX45RGG_150RPM_Constant.qd_max,
 80096f6:	4b44      	ldr	r3, [pc, #272]	@ (8009808 <plotter_begin+0x330>)
 80096f8:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 80096fc:	4610      	mov	r0, r2
 80096fe:	4619      	mov	r1, r3
 8009700:	f7f7 fa28 	bl	8000b54 <__aeabi_d2f>
 8009704:	4603      	mov	r3, r0
	SIGNAL_config_sine(&sine_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 8009706:	ee07 3a90 	vmov	s15, r3
 800970a:	eeb1 8a67 	vneg.f32	s16, s15
			ZGX45RGG_150RPM_Constant.qd_max);
 800970e:	4b3e      	ldr	r3, [pc, #248]	@ (8009808 <plotter_begin+0x330>)
 8009710:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	SIGNAL_config_sine(&sine_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 8009714:	4610      	mov	r0, r2
 8009716:	4619      	mov	r1, r3
 8009718:	f7f7 fa1c 	bl	8000b54 <__aeabi_d2f>
 800971c:	4603      	mov	r3, r0
 800971e:	ee02 3a90 	vmov	s5, r3
 8009722:	eeb0 2a48 	vmov.f32	s4, s16
 8009726:	eddf 1a4b 	vldr	s3, [pc, #300]	@ 8009854 <plotter_begin+0x37c>
 800972a:	ed9f 1a4a 	vldr	s2, [pc, #296]	@ 8009854 <plotter_begin+0x37c>
 800972e:	eddf 0a3c 	vldr	s1, [pc, #240]	@ 8009820 <plotter_begin+0x348>
 8009732:	ee00 4a10 	vmov	s0, r4
 8009736:	4842      	ldr	r0, [pc, #264]	@ (8009840 <plotter_begin+0x368>)
 8009738:	f000 fbea 	bl	8009f10 <SIGNAL_config_sine>

	SIGNAL_init(&square_sg_revolute, SIGNAL_SQUARE);
 800973c:	2102      	movs	r1, #2
 800973e:	4841      	ldr	r0, [pc, #260]	@ (8009844 <plotter_begin+0x36c>)
 8009740:	f000 fb88 	bl	8009e54 <SIGNAL_init>
	SIGNAL_config_square(&square_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 8009744:	4b30      	ldr	r3, [pc, #192]	@ (8009808 <plotter_begin+0x330>)
 8009746:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 800974a:	4610      	mov	r0, r2
 800974c:	4619      	mov	r1, r3
 800974e:	f7f7 fa01 	bl	8000b54 <__aeabi_d2f>
 8009752:	4604      	mov	r4, r0
	SQUARE_FREQUENCY,
	SQUARE_DUTY_CYCLE, SQUARE_PHASE, SQUARE_OFFSET,
			-ZGX45RGG_150RPM_Constant.qd_max, ZGX45RGG_150RPM_Constant.qd_max);
 8009754:	4b2c      	ldr	r3, [pc, #176]	@ (8009808 <plotter_begin+0x330>)
 8009756:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 800975a:	4610      	mov	r0, r2
 800975c:	4619      	mov	r1, r3
 800975e:	f7f7 f9f9 	bl	8000b54 <__aeabi_d2f>
 8009762:	4603      	mov	r3, r0
	SIGNAL_config_square(&square_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 8009764:	ee07 3a90 	vmov	s15, r3
 8009768:	eeb1 8a67 	vneg.f32	s16, s15
			-ZGX45RGG_150RPM_Constant.qd_max, ZGX45RGG_150RPM_Constant.qd_max);
 800976c:	4b26      	ldr	r3, [pc, #152]	@ (8009808 <plotter_begin+0x330>)
 800976e:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	SIGNAL_config_square(&square_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 8009772:	4610      	mov	r0, r2
 8009774:	4619      	mov	r1, r3
 8009776:	f7f7 f9ed 	bl	8000b54 <__aeabi_d2f>
 800977a:	4603      	mov	r3, r0
 800977c:	ee03 3a10 	vmov	s6, r3
 8009780:	eef0 2a48 	vmov.f32	s5, s16
 8009784:	ed9f 2a33 	vldr	s4, [pc, #204]	@ 8009854 <plotter_begin+0x37c>
 8009788:	eddf 1a32 	vldr	s3, [pc, #200]	@ 8009854 <plotter_begin+0x37c>
 800978c:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 8009790:	eddf 0a23 	vldr	s1, [pc, #140]	@ 8009820 <plotter_begin+0x348>
 8009794:	ee00 4a10 	vmov	s0, r4
 8009798:	482a      	ldr	r0, [pc, #168]	@ (8009844 <plotter_begin+0x36c>)
 800979a:	f000 fbe4 	bl	8009f66 <SIGNAL_config_square>

	UnitConverter_init(&converter_system);
 800979e:	482a      	ldr	r0, [pc, #168]	@ (8009848 <plotter_begin+0x370>)
 80097a0:	f7fb f954 	bl	8004a4c <UnitConverter_init>

	QEI_init(&prismatic_encoder, ENC_TIM1, ENC_PPR, ENC_FREQ, MOTOR1_RATIO,
			Disturbance_Constant.prismatic_pulley_radius * 2.0 * 1000.0);
 80097a4:	4b15      	ldr	r3, [pc, #84]	@ (80097fc <plotter_begin+0x324>)
 80097a6:	691b      	ldr	r3, [r3, #16]
 80097a8:	4618      	mov	r0, r3
 80097aa:	f7f6 fe99 	bl	80004e0 <__aeabi_f2d>
 80097ae:	4602      	mov	r2, r0
 80097b0:	460b      	mov	r3, r1
 80097b2:	f7f6 fd37 	bl	8000224 <__adddf3>
 80097b6:	4602      	mov	r2, r0
 80097b8:	460b      	mov	r3, r1
 80097ba:	4610      	mov	r0, r2
 80097bc:	4619      	mov	r1, r3
 80097be:	f04f 0200 	mov.w	r2, #0
 80097c2:	4b0f      	ldr	r3, [pc, #60]	@ (8009800 <plotter_begin+0x328>)
 80097c4:	f7f6 fee4 	bl	8000590 <__aeabi_dmul>
 80097c8:	4602      	mov	r2, r0
 80097ca:	460b      	mov	r3, r1
	QEI_init(&prismatic_encoder, ENC_TIM1, ENC_PPR, ENC_FREQ, MOTOR1_RATIO,
 80097cc:	4610      	mov	r0, r2
 80097ce:	4619      	mov	r1, r3
 80097d0:	f7f7 f9c0 	bl	8000b54 <__aeabi_d2f>
 80097d4:	4603      	mov	r3, r0
 80097d6:	ee00 3a90 	vmov	s1, r3
 80097da:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80097de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80097e2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80097e6:	4919      	ldr	r1, [pc, #100]	@ (800984c <plotter_begin+0x374>)
 80097e8:	4819      	ldr	r0, [pc, #100]	@ (8009850 <plotter_begin+0x378>)
 80097ea:	f7fa fab3 	bl	8003d54 <QEI_init>
 80097ee:	e033      	b.n	8009858 <plotter_begin+0x380>
 80097f0:	55555555 	.word	0x55555555
 80097f4:	3fe55555 	.word	0x3fe55555
 80097f8:	20000080 	.word	0x20000080
 80097fc:	20000100 	.word	0x20000100
 8009800:	408f4000 	.word	0x408f4000
 8009804:	407f4000 	.word	0x407f4000
 8009808:	20000000 	.word	0x20000000
 800980c:	40100000 	.word	0x40100000
 8009810:	40040000 	.word	0x40040000
 8009814:	20000b58 	.word	0x20000b58
 8009818:	477fff00 	.word	0x477fff00
 800981c:	c77fff00 	.word	0xc77fff00
 8009820:	3dcccccd 	.word	0x3dcccccd
 8009824:	20000b9c 	.word	0x20000b9c
 8009828:	20000be0 	.word	0x20000be0
 800982c:	43480000 	.word	0x43480000
 8009830:	c3480000 	.word	0xc3480000
 8009834:	20000c24 	.word	0x20000c24
 8009838:	20000c68 	.word	0x20000c68
 800983c:	20000cac 	.word	0x20000cac
 8009840:	20000cf0 	.word	0x20000cf0
 8009844:	20000d34 	.word	0x20000d34
 8009848:	20000d78 	.word	0x20000d78
 800984c:	20002028 	.word	0x20002028
 8009850:	20000984 	.word	0x20000984
 8009854:	00000000 	.word	0x00000000
	QEI_init(&revolute_encoder, ENC_TIM2, ENC_PPR, ENC_FREQ, MOTOR2_RATIO,
 8009858:	ed5f 0a02 	vldr	s1, [pc, #-8]	@ 8009854 <plotter_begin+0x37c>
 800985c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8009860:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8009864:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8009868:	49c1      	ldr	r1, [pc, #772]	@ (8009b70 <plotter_begin+0x698>)
 800986a:	48c2      	ldr	r0, [pc, #776]	@ (8009b74 <plotter_begin+0x69c>)
 800986c:	f7fa fa72 	bl	8003d54 <QEI_init>
	MOTOR2_PULLEY_DIAMETER);

	MDXX_GPIO_init(&prismatic_motor, MOTOR1_TIM, MOTOR1_TIM_CH, MOTOR1_GPIOx,
 8009870:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009874:	9300      	str	r3, [sp, #0]
 8009876:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800987a:	2204      	movs	r2, #4
 800987c:	49be      	ldr	r1, [pc, #760]	@ (8009b78 <plotter_begin+0x6a0>)
 800987e:	48bf      	ldr	r0, [pc, #764]	@ (8009b7c <plotter_begin+0x6a4>)
 8009880:	f7f7 fd5c 	bl	800133c <MDXX_GPIO_init>
	MOTOR1_GPIO_Pin);
	MDXX_GPIO_init(&revolute_motor, MOTOR2_TIM, MOTOR2_TIM_CH, MOTOR2_GPIOx,
 8009884:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009888:	9300      	str	r3, [sp, #0]
 800988a:	4bbd      	ldr	r3, [pc, #756]	@ (8009b80 <plotter_begin+0x6a8>)
 800988c:	2200      	movs	r2, #0
 800988e:	49ba      	ldr	r1, [pc, #744]	@ (8009b78 <plotter_begin+0x6a0>)
 8009890:	48bc      	ldr	r0, [pc, #752]	@ (8009b84 <plotter_begin+0x6ac>)
 8009892:	f7f7 fd53 	bl	800133c <MDXX_GPIO_init>
	MOTOR2_GPIO_Pin);

	PWM_init(&servo, SERVO_TIM, SERVO_TIM_CH);
 8009896:	220c      	movs	r2, #12
 8009898:	49bb      	ldr	r1, [pc, #748]	@ (8009b88 <plotter_begin+0x6b0>)
 800989a:	48bc      	ldr	r0, [pc, #752]	@ (8009b8c <plotter_begin+0x6b4>)
 800989c:	f7fa f82c 	bl	80038f8 <PWM_init>

	MDXX_set_range(&prismatic_motor, 2000, 0);
 80098a0:	eddf 0abb 	vldr	s1, [pc, #748]	@ 8009b90 <plotter_begin+0x6b8>
 80098a4:	ed9f 0abb 	vldr	s0, [pc, #748]	@ 8009b94 <plotter_begin+0x6bc>
 80098a8:	48b4      	ldr	r0, [pc, #720]	@ (8009b7c <plotter_begin+0x6a4>)
 80098aa:	f7f7 fd6b 	bl	8001384 <MDXX_set_range>
	MDXX_set_range(&revolute_motor, 2000, 0);
 80098ae:	eddf 0ab8 	vldr	s1, [pc, #736]	@ 8009b90 <plotter_begin+0x6b8>
 80098b2:	ed9f 0ab8 	vldr	s0, [pc, #736]	@ 8009b94 <plotter_begin+0x6bc>
 80098b6:	48b3      	ldr	r0, [pc, #716]	@ (8009b84 <plotter_begin+0x6ac>)
 80098b8:	f7f7 fd64 	bl	8001384 <MDXX_set_range>
//			ZGX45RGG_400RPM_Constant.sd_max);
//	PID_CONTROLLER_Init(&prismatic_velocity_pid, 148, 0.1, 110,
//			ZGX45RGG_400RPM_Constant.U_max);

	PID_CONTROLLER_Init(&prismatic_position_pid, 95, 3e-1, 200,
			ZGX45RGG_400RPM_Constant.sd_max);
 80098bc:	4bb6      	ldr	r3, [pc, #728]	@ (8009b98 <plotter_begin+0x6c0>)
 80098be:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
	PID_CONTROLLER_Init(&prismatic_position_pid, 95, 3e-1, 200,
 80098c2:	4610      	mov	r0, r2
 80098c4:	4619      	mov	r1, r3
 80098c6:	f7f7 f945 	bl	8000b54 <__aeabi_d2f>
 80098ca:	4603      	mov	r3, r0
 80098cc:	ee01 3a90 	vmov	s3, r3
 80098d0:	ed9f 1ab2 	vldr	s2, [pc, #712]	@ 8009b9c <plotter_begin+0x6c4>
 80098d4:	eddf 0ab2 	vldr	s1, [pc, #712]	@ 8009ba0 <plotter_begin+0x6c8>
 80098d8:	ed9f 0ab2 	vldr	s0, [pc, #712]	@ 8009ba4 <plotter_begin+0x6cc>
 80098dc:	48b2      	ldr	r0, [pc, #712]	@ (8009ba8 <plotter_begin+0x6d0>)
 80098de:	f7f7 fc68 	bl	80011b2 <PID_CONTROLLER_Init>
	PID_CONTROLLER_Init(&prismatic_velocity_pid, 120, 2e-5, 0,
			ZGX45RGG_400RPM_Constant.U_max);
 80098e2:	4bad      	ldr	r3, [pc, #692]	@ (8009b98 <plotter_begin+0x6c0>)
 80098e4:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	PID_CONTROLLER_Init(&prismatic_velocity_pid, 120, 2e-5, 0,
 80098e8:	4610      	mov	r0, r2
 80098ea:	4619      	mov	r1, r3
 80098ec:	f7f7 f932 	bl	8000b54 <__aeabi_d2f>
 80098f0:	4603      	mov	r3, r0
 80098f2:	ee01 3a90 	vmov	s3, r3
 80098f6:	ed9f 1aa6 	vldr	s2, [pc, #664]	@ 8009b90 <plotter_begin+0x6b8>
 80098fa:	eddf 0aac 	vldr	s1, [pc, #688]	@ 8009bac <plotter_begin+0x6d4>
 80098fe:	ed9f 0aac 	vldr	s0, [pc, #688]	@ 8009bb0 <plotter_begin+0x6d8>
 8009902:	48ac      	ldr	r0, [pc, #688]	@ (8009bb4 <plotter_begin+0x6dc>)
 8009904:	f7f7 fc55 	bl	80011b2 <PID_CONTROLLER_Init>

	PID_CONTROLLER_Init(&revolute_position_pid, 250, 0.017, 700,
			ZGX45RGG_150RPM_Constant.qd_max);
 8009908:	4bab      	ldr	r3, [pc, #684]	@ (8009bb8 <plotter_begin+0x6e0>)
 800990a:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	PID_CONTROLLER_Init(&revolute_position_pid, 250, 0.017, 700,
 800990e:	4610      	mov	r0, r2
 8009910:	4619      	mov	r1, r3
 8009912:	f7f7 f91f 	bl	8000b54 <__aeabi_d2f>
 8009916:	4603      	mov	r3, r0
 8009918:	ee01 3a90 	vmov	s3, r3
 800991c:	ed9f 1aa7 	vldr	s2, [pc, #668]	@ 8009bbc <plotter_begin+0x6e4>
 8009920:	eddf 0aa7 	vldr	s1, [pc, #668]	@ 8009bc0 <plotter_begin+0x6e8>
 8009924:	ed9f 0aa7 	vldr	s0, [pc, #668]	@ 8009bc4 <plotter_begin+0x6ec>
 8009928:	48a7      	ldr	r0, [pc, #668]	@ (8009bc8 <plotter_begin+0x6f0>)
 800992a:	f7f7 fc42 	bl	80011b2 <PID_CONTROLLER_Init>
	PID_CONTROLLER_Init(&revolute_velocity_pid, 2280, 25, 3000, //2280->2275 (P), 25->30 (I), 3000 -> 2996 (D)
			ZGX45RGG_150RPM_Constant.U_max);
 800992e:	4ba2      	ldr	r3, [pc, #648]	@ (8009bb8 <plotter_begin+0x6e0>)
 8009930:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	PID_CONTROLLER_Init(&revolute_velocity_pid, 2280, 25, 3000, //2280->2275 (P), 25->30 (I), 3000 -> 2996 (D)
 8009934:	4610      	mov	r0, r2
 8009936:	4619      	mov	r1, r3
 8009938:	f7f7 f90c 	bl	8000b54 <__aeabi_d2f>
 800993c:	4603      	mov	r3, r0
 800993e:	ee01 3a90 	vmov	s3, r3
 8009942:	ed9f 1aa2 	vldr	s2, [pc, #648]	@ 8009bcc <plotter_begin+0x6f4>
 8009946:	eef3 0a09 	vmov.f32	s1, #57	@ 0x41c80000  25.0
 800994a:	ed9f 0aa1 	vldr	s0, [pc, #644]	@ 8009bd0 <plotter_begin+0x6f8>
 800994e:	48a1      	ldr	r0, [pc, #644]	@ (8009bd4 <plotter_begin+0x6fc>)
 8009950:	f7f7 fc2f 	bl	80011b2 <PID_CONTROLLER_Init>
//			ZGX45RGG_150RPM_Constant.qd_max);
//	PID_CONTROLLER_Init(&revolute_velocity_pid, 2275, 30.5, 2996, //2280->2275 (P), 25->30 (I), 3000 -> 2996 (D)
//			ZGX45RGG_150RPM_Constant.U_max);

	PID_CONTROLLER_Init(&revolute_joy_pid, 150, 1e-5, 0,
			ZGX45RGG_150RPM_Constant.U_max);
 8009954:	4b98      	ldr	r3, [pc, #608]	@ (8009bb8 <plotter_begin+0x6e0>)
 8009956:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	PID_CONTROLLER_Init(&revolute_joy_pid, 150, 1e-5, 0,
 800995a:	4610      	mov	r0, r2
 800995c:	4619      	mov	r1, r3
 800995e:	f7f7 f8f9 	bl	8000b54 <__aeabi_d2f>
 8009962:	4603      	mov	r3, r0
 8009964:	ee01 3a90 	vmov	s3, r3
 8009968:	ed9f 1a89 	vldr	s2, [pc, #548]	@ 8009b90 <plotter_begin+0x6b8>
 800996c:	eddf 0a9a 	vldr	s1, [pc, #616]	@ 8009bd8 <plotter_begin+0x700>
 8009970:	ed9f 0a9a 	vldr	s0, [pc, #616]	@ 8009bdc <plotter_begin+0x704>
 8009974:	489a      	ldr	r0, [pc, #616]	@ (8009be0 <plotter_begin+0x708>)
 8009976:	f7f7 fc1c 	bl	80011b2 <PID_CONTROLLER_Init>

	REVOLUTE_MOTOR_FFD_Init(&revolute_motor_ffd, &ZGX45RGG_150RPM_Constant);
 800997a:	498f      	ldr	r1, [pc, #572]	@ (8009bb8 <plotter_begin+0x6e0>)
 800997c:	4899      	ldr	r0, [pc, #612]	@ (8009be4 <plotter_begin+0x70c>)
 800997e:	f7f7 fddb 	bl	8001538 <REVOLUTE_MOTOR_FFD_Init>
	PRISMATIC_MOTOR_FFD_Init(&prismatic_motor_ffd, &ZGX45RGG_400RPM_Constant);
 8009982:	4985      	ldr	r1, [pc, #532]	@ (8009b98 <plotter_begin+0x6c0>)
 8009984:	4898      	ldr	r0, [pc, #608]	@ (8009be8 <plotter_begin+0x710>)
 8009986:	f7f7 ff55 	bl	8001834 <PRISMATIC_MOTOR_FFD_Init>

	REVOLUTE_MOTOR_DFD_Init(&revolute_motor_dfd, &ZGX45RGG_150RPM_Constant,
 800998a:	4a98      	ldr	r2, [pc, #608]	@ (8009bec <plotter_begin+0x714>)
 800998c:	498a      	ldr	r1, [pc, #552]	@ (8009bb8 <plotter_begin+0x6e0>)
 800998e:	4898      	ldr	r0, [pc, #608]	@ (8009bf0 <plotter_begin+0x718>)
 8009990:	f7f7 fe61 	bl	8001656 <REVOLUTE_MOTOR_DFD_Init>
			&Disturbance_Constant);
	PRISMATIC_MOTOR_DFD_Init(&prismatic_motor_dfd, &ZGX45RGG_400RPM_Constant,
 8009994:	4a95      	ldr	r2, [pc, #596]	@ (8009bec <plotter_begin+0x714>)
 8009996:	4980      	ldr	r1, [pc, #512]	@ (8009b98 <plotter_begin+0x6c0>)
 8009998:	4896      	ldr	r0, [pc, #600]	@ (8009bf4 <plotter_begin+0x71c>)
 800999a:	f7f7 ffda 	bl	8001952 <PRISMATIC_MOTOR_DFD_Init>
			&Disturbance_Constant);

	ADC_DMA_Init(&joystick, &hadc1, joystick_buffer, ADC_BUFFER_SIZE,
 800999e:	2302      	movs	r3, #2
 80099a0:	9300      	str	r3, [sp, #0]
 80099a2:	eddf 0a95 	vldr	s1, [pc, #596]	@ 8009bf8 <plotter_begin+0x720>
 80099a6:	ed9f 0a95 	vldr	s0, [pc, #596]	@ 8009bfc <plotter_begin+0x724>
 80099aa:	2364      	movs	r3, #100	@ 0x64
 80099ac:	4a94      	ldr	r2, [pc, #592]	@ (8009c00 <plotter_begin+0x728>)
 80099ae:	4995      	ldr	r1, [pc, #596]	@ (8009c04 <plotter_begin+0x72c>)
 80099b0:	4895      	ldr	r0, [pc, #596]	@ (8009c08 <plotter_begin+0x730>)
 80099b2:	f7f7 fab5 	bl	8000f20 <ADC_DMA_Init>
	ADC_CHANNELS, ADC_VREF, ADC_RESOLUTION);
	ADC_DMA_SetCenterPoint(&joystick, ADC_CENTERPOINT, ADC_ERROR);
 80099b6:	2105      	movs	r1, #5
 80099b8:	ed9f 0a94 	vldr	s0, [pc, #592]	@ 8009c0c <plotter_begin+0x734>
 80099bc:	4892      	ldr	r0, [pc, #584]	@ (8009c08 <plotter_begin+0x730>)
 80099be:	f7f7 fb61 	bl	8001084 <ADC_DMA_SetCenterPoint>
	ADC_DMA_Start(&joystick);
 80099c2:	4891      	ldr	r0, [pc, #580]	@ (8009c08 <plotter_begin+0x730>)
 80099c4:	f7f7 fb04 	bl	8000fd0 <ADC_DMA_Start>

	FIR_init(&prismatic_lp_accel, NUM_TAPS, CUTOFF_FREQ, SAMPLE_RATE);
 80099c8:	eddf 0a91 	vldr	s1, [pc, #580]	@ 8009c10 <plotter_begin+0x738>
 80099cc:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 80099d0:	211f      	movs	r1, #31
 80099d2:	4890      	ldr	r0, [pc, #576]	@ (8009c14 <plotter_begin+0x73c>)
 80099d4:	f7f8 f884 	bl	8001ae0 <FIR_init>
	FIR_init(&revolute_lp_accel, NUM_TAPS, CUTOFF_FREQ, SAMPLE_RATE);
 80099d8:	eddf 0a8d 	vldr	s1, [pc, #564]	@ 8009c10 <plotter_begin+0x738>
 80099dc:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 80099e0:	211f      	movs	r1, #31
 80099e2:	488d      	ldr	r0, [pc, #564]	@ (8009c18 <plotter_begin+0x740>)
 80099e4:	f7f8 f87c 	bl	8001ae0 <FIR_init>

	FIR_init(&prismatic_lp, NUM_TAPS, 25, SAMPLE_RATE);
 80099e8:	eddf 0a89 	vldr	s1, [pc, #548]	@ 8009c10 <plotter_begin+0x738>
 80099ec:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 80099f0:	211f      	movs	r1, #31
 80099f2:	488a      	ldr	r0, [pc, #552]	@ (8009c1c <plotter_begin+0x744>)
 80099f4:	f7f8 f874 	bl	8001ae0 <FIR_init>
	FIR_init(&revolute_lp, NUM_TAPS, 25, SAMPLE_RATE);
 80099f8:	eddf 0a85 	vldr	s1, [pc, #532]	@ 8009c10 <plotter_begin+0x738>
 80099fc:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 8009a00:	211f      	movs	r1, #31
 8009a02:	4887      	ldr	r0, [pc, #540]	@ (8009c20 <plotter_begin+0x748>)
 8009a04:	f7f8 f86c 	bl	8001ae0 <FIR_init>

	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 8009a08:	4b63      	ldr	r3, [pc, #396]	@ (8009b98 <plotter_begin+0x6c0>)
 8009a0a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009a0e:	4610      	mov	r0, r2
 8009a10:	4619      	mov	r1, r3
 8009a12:	f7f7 f89f 	bl	8000b54 <__aeabi_d2f>
 8009a16:	4604      	mov	r4, r0
			ZGX45RGG_400RPM_Constant.B, ZGX45RGG_400RPM_Constant.Kt,
 8009a18:	4b5f      	ldr	r3, [pc, #380]	@ (8009b98 <plotter_begin+0x6c0>)
 8009a1a:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 8009a1e:	4610      	mov	r0, r2
 8009a20:	4619      	mov	r1, r3
 8009a22:	f7f7 f897 	bl	8000b54 <__aeabi_d2f>
 8009a26:	4605      	mov	r5, r0
			ZGX45RGG_400RPM_Constant.B, ZGX45RGG_400RPM_Constant.Kt,
 8009a28:	4b5b      	ldr	r3, [pc, #364]	@ (8009b98 <plotter_begin+0x6c0>)
 8009a2a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 8009a2e:	4610      	mov	r0, r2
 8009a30:	4619      	mov	r1, r3
 8009a32:	f7f7 f88f 	bl	8000b54 <__aeabi_d2f>
 8009a36:	4606      	mov	r6, r0
			ZGX45RGG_400RPM_Constant.Ke, ZGX45RGG_400RPM_Constant.R,
 8009a38:	4b57      	ldr	r3, [pc, #348]	@ (8009b98 <plotter_begin+0x6c0>)
 8009a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 8009a3e:	4610      	mov	r0, r2
 8009a40:	4619      	mov	r1, r3
 8009a42:	f7f7 f887 	bl	8000b54 <__aeabi_d2f>
 8009a46:	4680      	mov	r8, r0
			ZGX45RGG_400RPM_Constant.Ke, ZGX45RGG_400RPM_Constant.R,
 8009a48:	4b53      	ldr	r3, [pc, #332]	@ (8009b98 <plotter_begin+0x6c0>)
 8009a4a:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 8009a4e:	4610      	mov	r0, r2
 8009a50:	4619      	mov	r1, r3
 8009a52:	f7f7 f87f 	bl	8000b54 <__aeabi_d2f>
 8009a56:	4681      	mov	r9, r0
			ZGX45RGG_400RPM_Constant.L, 1.0, 1.0);
 8009a58:	4b4f      	ldr	r3, [pc, #316]	@ (8009b98 <plotter_begin+0x6c0>)
 8009a5a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 8009a5e:	4610      	mov	r0, r2
 8009a60:	4619      	mov	r1, r3
 8009a62:	f7f7 f877 	bl	8000b54 <__aeabi_d2f>
 8009a66:	4603      	mov	r3, r0
 8009a68:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 8009a6c:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 8009a70:	ee03 3a10 	vmov	s6, r3
 8009a74:	ee02 9a90 	vmov	s5, r9
 8009a78:	ee02 8a10 	vmov	s4, r8
 8009a7c:	ee01 6a90 	vmov	s3, r6
 8009a80:	ee01 5a10 	vmov	s2, r5
 8009a84:	ee00 4a90 	vmov	s1, r4
 8009a88:	ed9f 0a66 	vldr	s0, [pc, #408]	@ 8009c24 <plotter_begin+0x74c>
 8009a8c:	4866      	ldr	r0, [pc, #408]	@ (8009c28 <plotter_begin+0x750>)
 8009a8e:	f7f8 fd1f 	bl	80024d0 <MotorKalman_Init>

	GenerateMotorMatrices(ZGX45RGG_150RPM_Constant.R,
 8009a92:	4b49      	ldr	r3, [pc, #292]	@ (8009bb8 <plotter_begin+0x6e0>)
 8009a94:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8009a98:	4610      	mov	r0, r2
 8009a9a:	4619      	mov	r1, r3
 8009a9c:	f7f7 f85a 	bl	8000b54 <__aeabi_d2f>
 8009aa0:	4604      	mov	r4, r0
			ZGX45RGG_150RPM_Constant.L, ZGX45RGG_150RPM_Constant.J,
 8009aa2:	4b45      	ldr	r3, [pc, #276]	@ (8009bb8 <plotter_begin+0x6e0>)
 8009aa4:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
	GenerateMotorMatrices(ZGX45RGG_150RPM_Constant.R,
 8009aa8:	4610      	mov	r0, r2
 8009aaa:	4619      	mov	r1, r3
 8009aac:	f7f7 f852 	bl	8000b54 <__aeabi_d2f>
 8009ab0:	4605      	mov	r5, r0
			ZGX45RGG_150RPM_Constant.L, ZGX45RGG_150RPM_Constant.J,
 8009ab2:	4b41      	ldr	r3, [pc, #260]	@ (8009bb8 <plotter_begin+0x6e0>)
 8009ab4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
	GenerateMotorMatrices(ZGX45RGG_150RPM_Constant.R,
 8009ab8:	4610      	mov	r0, r2
 8009aba:	4619      	mov	r1, r3
 8009abc:	f7f7 f84a 	bl	8000b54 <__aeabi_d2f>
 8009ac0:	4606      	mov	r6, r0
			ZGX45RGG_150RPM_Constant.B * 2.2, ZGX45RGG_150RPM_Constant.Ke,
 8009ac2:	4b3d      	ldr	r3, [pc, #244]	@ (8009bb8 <plotter_begin+0x6e0>)
 8009ac4:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8009ac8:	a327      	add	r3, pc, #156	@ (adr r3, 8009b68 <plotter_begin+0x690>)
 8009aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ace:	f7f6 fd5f 	bl	8000590 <__aeabi_dmul>
 8009ad2:	4602      	mov	r2, r0
 8009ad4:	460b      	mov	r3, r1
	GenerateMotorMatrices(ZGX45RGG_150RPM_Constant.R,
 8009ad6:	4610      	mov	r0, r2
 8009ad8:	4619      	mov	r1, r3
 8009ada:	f7f7 f83b 	bl	8000b54 <__aeabi_d2f>
 8009ade:	4680      	mov	r8, r0
			ZGX45RGG_150RPM_Constant.B * 2.2, ZGX45RGG_150RPM_Constant.Ke,
 8009ae0:	4b35      	ldr	r3, [pc, #212]	@ (8009bb8 <plotter_begin+0x6e0>)
 8009ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
	GenerateMotorMatrices(ZGX45RGG_150RPM_Constant.R,
 8009ae6:	4610      	mov	r0, r2
 8009ae8:	4619      	mov	r1, r3
 8009aea:	f7f7 f833 	bl	8000b54 <__aeabi_d2f>
 8009aee:	4681      	mov	r9, r0
			ZGX45RGG_150RPM_Constant.Kt, 0.001, &revolute_A, &revolute_B);
 8009af0:	4b31      	ldr	r3, [pc, #196]	@ (8009bb8 <plotter_begin+0x6e0>)
 8009af2:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
	GenerateMotorMatrices(ZGX45RGG_150RPM_Constant.R,
 8009af6:	4610      	mov	r0, r2
 8009af8:	4619      	mov	r1, r3
 8009afa:	f7f7 f82b 	bl	8000b54 <__aeabi_d2f>
 8009afe:	4603      	mov	r3, r0
 8009b00:	494a      	ldr	r1, [pc, #296]	@ (8009c2c <plotter_begin+0x754>)
 8009b02:	484b      	ldr	r0, [pc, #300]	@ (8009c30 <plotter_begin+0x758>)
 8009b04:	ed9f 3a47 	vldr	s6, [pc, #284]	@ 8009c24 <plotter_begin+0x74c>
 8009b08:	ee02 3a90 	vmov	s5, r3
 8009b0c:	ee02 9a10 	vmov	s4, r9
 8009b10:	ee01 8a90 	vmov	s3, r8
 8009b14:	ee01 6a10 	vmov	s2, r6
 8009b18:	ee00 5a90 	vmov	s1, r5
 8009b1c:	ee00 4a10 	vmov	s0, r4
 8009b20:	f7f9 fe82 	bl	8003828 <GenerateMotorMatrices>

	Kalman_Start(&revolute_kalman, revolute_A, revolute_B, REVOLUTE_Q,
 8009b24:	eddf 0a43 	vldr	s1, [pc, #268]	@ 8009c34 <plotter_begin+0x75c>
 8009b28:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8009b2c:	4a3f      	ldr	r2, [pc, #252]	@ (8009c2c <plotter_begin+0x754>)
 8009b2e:	4940      	ldr	r1, [pc, #256]	@ (8009c30 <plotter_begin+0x758>)
 8009b30:	4841      	ldr	r0, [pc, #260]	@ (8009c38 <plotter_begin+0x760>)
 8009b32:	f7fb fbf5 	bl	8005320 <Kalman_Start>
	REVOLUTE_R);

	Modbus_init(&ModBus, MODBUS_USART, MODBUS_DATA_SENDING_PERIOD_TIM,
 8009b36:	23c8      	movs	r3, #200	@ 0xc8
 8009b38:	9301      	str	r3, [sp, #4]
 8009b3a:	2315      	movs	r3, #21
 8009b3c:	9300      	str	r3, [sp, #0]
 8009b3e:	4b3f      	ldr	r3, [pc, #252]	@ (8009c3c <plotter_begin+0x764>)
 8009b40:	4a3f      	ldr	r2, [pc, #252]	@ (8009c40 <plotter_begin+0x768>)
 8009b42:	4940      	ldr	r1, [pc, #256]	@ (8009c44 <plotter_begin+0x76c>)
 8009b44:	4840      	ldr	r0, [pc, #256]	@ (8009c48 <plotter_begin+0x770>)
 8009b46:	f7f8 f9bb 	bl	8001ec0 <Modbus_init>
			registerFrame, MODBUS_SLAVE_ADDRESS, MODBUS_REGISTER_FRAME_SIZE);

	HAL_TIM_Base_Start_IT(CONTROL_TIM);
 8009b4a:	4840      	ldr	r0, [pc, #256]	@ (8009c4c <plotter_begin+0x774>)
 8009b4c:	f004 fe32 	bl	800e7b4 <HAL_TIM_Base_Start_IT>

	plotter_reset();
 8009b50:	f000 f87e 	bl	8009c50 <plotter_reset>
}
 8009b54:	bf00      	nop
 8009b56:	3704      	adds	r7, #4
 8009b58:	46bd      	mov	sp, r7
 8009b5a:	ecbd 8b02 	vpop	{d8}
 8009b5e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009b62:	bf00      	nop
 8009b64:	f3af 8000 	nop.w
 8009b68:	9999999a 	.word	0x9999999a
 8009b6c:	40019999 	.word	0x40019999
 8009b70:	200020f4 	.word	0x200020f4
 8009b74:	200009e0 	.word	0x200009e0
 8009b78:	2000228c 	.word	0x2000228c
 8009b7c:	200008ec 	.word	0x200008ec
 8009b80:	48000800 	.word	0x48000800
 8009b84:	20000938 	.word	0x20000938
 8009b88:	20001e90 	.word	0x20001e90
 8009b8c:	20000b1c 	.word	0x20000b1c
 8009b90:	00000000 	.word	0x00000000
 8009b94:	44fa0000 	.word	0x44fa0000
 8009b98:	20000080 	.word	0x20000080
 8009b9c:	43480000 	.word	0x43480000
 8009ba0:	3e99999a 	.word	0x3e99999a
 8009ba4:	42be0000 	.word	0x42be0000
 8009ba8:	20000a3c 	.word	0x20000a3c
 8009bac:	37a7c5ac 	.word	0x37a7c5ac
 8009bb0:	42f00000 	.word	0x42f00000
 8009bb4:	20000a64 	.word	0x20000a64
 8009bb8:	20000000 	.word	0x20000000
 8009bbc:	442f0000 	.word	0x442f0000
 8009bc0:	3c8b4396 	.word	0x3c8b4396
 8009bc4:	437a0000 	.word	0x437a0000
 8009bc8:	20000a8c 	.word	0x20000a8c
 8009bcc:	453b8000 	.word	0x453b8000
 8009bd0:	450e8000 	.word	0x450e8000
 8009bd4:	20000ab4 	.word	0x20000ab4
 8009bd8:	3727c5ac 	.word	0x3727c5ac
 8009bdc:	43160000 	.word	0x43160000
 8009be0:	20000adc 	.word	0x20000adc
 8009be4:	20000b10 	.word	0x20000b10
 8009be8:	20000b04 	.word	0x20000b04
 8009bec:	20000100 	.word	0x20000100
 8009bf0:	20000b14 	.word	0x20000b14
 8009bf4:	20000b08 	.word	0x20000b08
 8009bf8:	457ff000 	.word	0x457ff000
 8009bfc:	40533333 	.word	0x40533333
 8009c00:	20001000 	.word	0x20001000
 8009c04:	20000638 	.word	0x20000638
 8009c08:	20000b34 	.word	0x20000b34
 8009c0c:	45000000 	.word	0x45000000
 8009c10:	447a0000 	.word	0x447a0000
 8009c14:	20000fd0 	.word	0x20000fd0
 8009c18:	20000fdc 	.word	0x20000fdc
 8009c1c:	20000fe8 	.word	0x20000fe8
 8009c20:	20000ff4 	.word	0x20000ff4
 8009c24:	3a83126f 	.word	0x3a83126f
 8009c28:	20001730 	.word	0x20001730
 8009c2c:	20001e5c 	.word	0x20001e5c
 8009c30:	20001e1c 	.word	0x20001e1c
 8009c34:	3d4ccccd 	.word	0x3d4ccccd
 8009c38:	20001a9c 	.word	0x20001a9c
 8009c3c:	200015a0 	.word	0x200015a0
 8009c40:	20002358 	.word	0x20002358
 8009c44:	200024f0 	.word	0x200024f0
 8009c48:	200010c8 	.word	0x200010c8
 8009c4c:	20001f5c 	.word	0x20001f5c

08009c50 <plotter_reset>:

void plotter_reset() {
 8009c50:	b580      	push	{r7, lr}
 8009c52:	af00      	add	r7, sp, #0
	QEI_reset(&prismatic_encoder);
 8009c54:	4819      	ldr	r0, [pc, #100]	@ (8009cbc <plotter_reset+0x6c>)
 8009c56:	f7fa faff 	bl	8004258 <QEI_reset>
	QEI_reset(&prismatic_encoder);
 8009c5a:	4818      	ldr	r0, [pc, #96]	@ (8009cbc <plotter_reset+0x6c>)
 8009c5c:	f7fa fafc 	bl	8004258 <QEI_reset>

	prismatic_encoder.diff_counts = 0;
 8009c60:	4b16      	ldr	r3, [pc, #88]	@ (8009cbc <plotter_reset+0x6c>)
 8009c62:	2200      	movs	r2, #0
 8009c64:	625a      	str	r2, [r3, #36]	@ 0x24
	prismatic_encoder.rpm = 0;
 8009c66:	4b15      	ldr	r3, [pc, #84]	@ (8009cbc <plotter_reset+0x6c>)
 8009c68:	f04f 0200 	mov.w	r2, #0
 8009c6c:	631a      	str	r2, [r3, #48]	@ 0x30
	prismatic_encoder.pulses = 0;
 8009c6e:	4b13      	ldr	r3, [pc, #76]	@ (8009cbc <plotter_reset+0x6c>)
 8009c70:	2200      	movs	r2, #0
 8009c72:	639a      	str	r2, [r3, #56]	@ 0x38
	prismatic_encoder.revs = 0;
 8009c74:	4b11      	ldr	r3, [pc, #68]	@ (8009cbc <plotter_reset+0x6c>)
 8009c76:	f04f 0200 	mov.w	r2, #0
 8009c7a:	63da      	str	r2, [r3, #60]	@ 0x3c
	prismatic_encoder.rads = 0;
 8009c7c:	4b0f      	ldr	r3, [pc, #60]	@ (8009cbc <plotter_reset+0x6c>)
 8009c7e:	f04f 0200 	mov.w	r2, #0
 8009c82:	641a      	str	r2, [r3, #64]	@ 0x40
	prismatic_encoder.mm = 0;
 8009c84:	4b0d      	ldr	r3, [pc, #52]	@ (8009cbc <plotter_reset+0x6c>)
 8009c86:	f04f 0200 	mov.w	r2, #0
 8009c8a:	649a      	str	r2, [r3, #72]	@ 0x48

	revolute_encoder.diff_counts = 0;
 8009c8c:	4b0c      	ldr	r3, [pc, #48]	@ (8009cc0 <plotter_reset+0x70>)
 8009c8e:	2200      	movs	r2, #0
 8009c90:	625a      	str	r2, [r3, #36]	@ 0x24
	revolute_encoder.rpm = 0;
 8009c92:	4b0b      	ldr	r3, [pc, #44]	@ (8009cc0 <plotter_reset+0x70>)
 8009c94:	f04f 0200 	mov.w	r2, #0
 8009c98:	631a      	str	r2, [r3, #48]	@ 0x30
	revolute_encoder.pulses = 0;
 8009c9a:	4b09      	ldr	r3, [pc, #36]	@ (8009cc0 <plotter_reset+0x70>)
 8009c9c:	2200      	movs	r2, #0
 8009c9e:	639a      	str	r2, [r3, #56]	@ 0x38
	revolute_encoder.revs = 0;
 8009ca0:	4b07      	ldr	r3, [pc, #28]	@ (8009cc0 <plotter_reset+0x70>)
 8009ca2:	f04f 0200 	mov.w	r2, #0
 8009ca6:	63da      	str	r2, [r3, #60]	@ 0x3c
	revolute_encoder.rads = 0;
 8009ca8:	4b05      	ldr	r3, [pc, #20]	@ (8009cc0 <plotter_reset+0x70>)
 8009caa:	f04f 0200 	mov.w	r2, #0
 8009cae:	641a      	str	r2, [r3, #64]	@ 0x40
	revolute_encoder.mm = 0;
 8009cb0:	4b03      	ldr	r3, [pc, #12]	@ (8009cc0 <plotter_reset+0x70>)
 8009cb2:	f04f 0200 	mov.w	r2, #0
 8009cb6:	649a      	str	r2, [r3, #72]	@ 0x48
}
 8009cb8:	bf00      	nop
 8009cba:	bd80      	pop	{r7, pc}
 8009cbc:	20000984 	.word	0x20000984
 8009cc0:	200009e0 	.word	0x200009e0

08009cc4 <plotter_update_sensors>:

void plotter_update_sensors() {
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	af00      	add	r7, sp, #0
	joystick_x = ADC_DMA_GetJoystickValue(&joystick, JOYSTICK_X_CHANNEL, -50,
 8009cc8:	eddf 0a42 	vldr	s1, [pc, #264]	@ 8009dd4 <plotter_update_sensors+0x110>
 8009ccc:	ed9f 0a42 	vldr	s0, [pc, #264]	@ 8009dd8 <plotter_update_sensors+0x114>
 8009cd0:	2106      	movs	r1, #6
 8009cd2:	4842      	ldr	r0, [pc, #264]	@ (8009ddc <plotter_update_sensors+0x118>)
 8009cd4:	f7f7 fa00 	bl	80010d8 <ADC_DMA_GetJoystickValue>
 8009cd8:	eef0 7a40 	vmov.f32	s15, s0
 8009cdc:	4b40      	ldr	r3, [pc, #256]	@ (8009de0 <plotter_update_sensors+0x11c>)
 8009cde:	edc3 7a00 	vstr	s15, [r3]
			50);
	joystick_y = ADC_DMA_GetJoystickValue(&joystick, JOYSTICK_Y_CHANNEL, -50,
 8009ce2:	eddf 0a3c 	vldr	s1, [pc, #240]	@ 8009dd4 <plotter_update_sensors+0x110>
 8009ce6:	ed9f 0a3c 	vldr	s0, [pc, #240]	@ 8009dd8 <plotter_update_sensors+0x114>
 8009cea:	2107      	movs	r1, #7
 8009cec:	483b      	ldr	r0, [pc, #236]	@ (8009ddc <plotter_update_sensors+0x118>)
 8009cee:	f7f7 f9f3 	bl	80010d8 <ADC_DMA_GetJoystickValue>
 8009cf2:	eef0 7a40 	vmov.f32	s15, s0
 8009cf6:	4b3b      	ldr	r3, [pc, #236]	@ (8009de4 <plotter_update_sensors+0x120>)
 8009cf8:	edc3 7a00 	vstr	s15, [r3]
			50);

	b1 = !HAL_GPIO_ReadPin(J1_GPIO_Port, J1_Pin);
 8009cfc:	2180      	movs	r1, #128	@ 0x80
 8009cfe:	483a      	ldr	r0, [pc, #232]	@ (8009de8 <plotter_update_sensors+0x124>)
 8009d00:	f003 fbf2 	bl	800d4e8 <HAL_GPIO_ReadPin>
 8009d04:	4603      	mov	r3, r0
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	bf0c      	ite	eq
 8009d0a:	2301      	moveq	r3, #1
 8009d0c:	2300      	movne	r3, #0
 8009d0e:	b2db      	uxtb	r3, r3
 8009d10:	461a      	mov	r2, r3
 8009d12:	4b36      	ldr	r3, [pc, #216]	@ (8009dec <plotter_update_sensors+0x128>)
 8009d14:	601a      	str	r2, [r3, #0]
	b2 = !HAL_GPIO_ReadPin(J2_GPIO_Port, J2_Pin);
 8009d16:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8009d1a:	4835      	ldr	r0, [pc, #212]	@ (8009df0 <plotter_update_sensors+0x12c>)
 8009d1c:	f003 fbe4 	bl	800d4e8 <HAL_GPIO_ReadPin>
 8009d20:	4603      	mov	r3, r0
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	bf0c      	ite	eq
 8009d26:	2301      	moveq	r3, #1
 8009d28:	2300      	movne	r3, #0
 8009d2a:	b2db      	uxtb	r3, r3
 8009d2c:	461a      	mov	r2, r3
 8009d2e:	4b31      	ldr	r3, [pc, #196]	@ (8009df4 <plotter_update_sensors+0x130>)
 8009d30:	601a      	str	r2, [r3, #0]
	b3 = !HAL_GPIO_ReadPin(J3_GPIO_Port, J3_Pin);
 8009d32:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8009d36:	482e      	ldr	r0, [pc, #184]	@ (8009df0 <plotter_update_sensors+0x12c>)
 8009d38:	f003 fbd6 	bl	800d4e8 <HAL_GPIO_ReadPin>
 8009d3c:	4603      	mov	r3, r0
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	bf0c      	ite	eq
 8009d42:	2301      	moveq	r3, #1
 8009d44:	2300      	movne	r3, #0
 8009d46:	b2db      	uxtb	r3, r3
 8009d48:	461a      	mov	r2, r3
 8009d4a:	4b2b      	ldr	r3, [pc, #172]	@ (8009df8 <plotter_update_sensors+0x134>)
 8009d4c:	601a      	str	r2, [r3, #0]
	b4 = !HAL_GPIO_ReadPin(J4_GPIO_Port, J4_Pin);
 8009d4e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8009d52:	4827      	ldr	r0, [pc, #156]	@ (8009df0 <plotter_update_sensors+0x12c>)
 8009d54:	f003 fbc8 	bl	800d4e8 <HAL_GPIO_ReadPin>
 8009d58:	4603      	mov	r3, r0
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	bf0c      	ite	eq
 8009d5e:	2301      	moveq	r3, #1
 8009d60:	2300      	movne	r3, #0
 8009d62:	b2db      	uxtb	r3, r3
 8009d64:	461a      	mov	r2, r3
 8009d66:	4b25      	ldr	r3, [pc, #148]	@ (8009dfc <plotter_update_sensors+0x138>)
 8009d68:	601a      	str	r2, [r3, #0]

	up_lim = HAL_GPIO_ReadPin(UPPER_LIM_GPIO_Port, UPPER_LIM_Pin);
 8009d6a:	2104      	movs	r1, #4
 8009d6c:	481e      	ldr	r0, [pc, #120]	@ (8009de8 <plotter_update_sensors+0x124>)
 8009d6e:	f003 fbbb 	bl	800d4e8 <HAL_GPIO_ReadPin>
 8009d72:	4603      	mov	r3, r0
 8009d74:	461a      	mov	r2, r3
 8009d76:	4b22      	ldr	r3, [pc, #136]	@ (8009e00 <plotter_update_sensors+0x13c>)
 8009d78:	601a      	str	r2, [r3, #0]
	low_lim = HAL_GPIO_ReadPin(LOWER_LIM_GPIO_Port, LOWER_LIM_Pin);
 8009d7a:	2102      	movs	r1, #2
 8009d7c:	481a      	ldr	r0, [pc, #104]	@ (8009de8 <plotter_update_sensors+0x124>)
 8009d7e:	f003 fbb3 	bl	800d4e8 <HAL_GPIO_ReadPin>
 8009d82:	4603      	mov	r3, r0
 8009d84:	461a      	mov	r2, r3
 8009d86:	4b1f      	ldr	r3, [pc, #124]	@ (8009e04 <plotter_update_sensors+0x140>)
 8009d88:	601a      	str	r2, [r3, #0]

	extern bool homing_active;
	if (!homing_active) {
 8009d8a:	4b1f      	ldr	r3, [pc, #124]	@ (8009e08 <plotter_update_sensors+0x144>)
 8009d8c:	781b      	ldrb	r3, [r3, #0]
 8009d8e:	f083 0301 	eor.w	r3, r3, #1
 8009d92:	b2db      	uxtb	r3, r3
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d01a      	beq.n	8009dce <plotter_update_sensors+0x10a>
		extern volatile bool up_photo, low_photo;
		up_photo = HAL_GPIO_ReadPin(upperphoto_GPIO_Port, upperphoto_Pin);
 8009d98:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8009d9c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009da0:	f003 fba2 	bl	800d4e8 <HAL_GPIO_ReadPin>
 8009da4:	4603      	mov	r3, r0
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	bf14      	ite	ne
 8009daa:	2301      	movne	r3, #1
 8009dac:	2300      	moveq	r3, #0
 8009dae:	b2da      	uxtb	r2, r3
 8009db0:	4b16      	ldr	r3, [pc, #88]	@ (8009e0c <plotter_update_sensors+0x148>)
 8009db2:	701a      	strb	r2, [r3, #0]
		low_photo = HAL_GPIO_ReadPin(LOWER_PHOTO_GPIO_Port, LOWER_PHOTO_Pin);
 8009db4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8009db8:	480b      	ldr	r0, [pc, #44]	@ (8009de8 <plotter_update_sensors+0x124>)
 8009dba:	f003 fb95 	bl	800d4e8 <HAL_GPIO_ReadPin>
 8009dbe:	4603      	mov	r3, r0
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	bf14      	ite	ne
 8009dc4:	2301      	movne	r3, #1
 8009dc6:	2300      	moveq	r3, #0
 8009dc8:	b2da      	uxtb	r2, r3
 8009dca:	4b11      	ldr	r3, [pc, #68]	@ (8009e10 <plotter_update_sensors+0x14c>)
 8009dcc:	701a      	strb	r2, [r3, #0]
	}
}
 8009dce:	bf00      	nop
 8009dd0:	bd80      	pop	{r7, pc}
 8009dd2:	bf00      	nop
 8009dd4:	42480000 	.word	0x42480000
 8009dd8:	c2480000 	.word	0xc2480000
 8009ddc:	20000b34 	.word	0x20000b34
 8009de0:	20001e6c 	.word	0x20001e6c
 8009de4:	20001e70 	.word	0x20001e70
 8009de8:	48000400 	.word	0x48000400
 8009dec:	20001e7c 	.word	0x20001e7c
 8009df0:	48000800 	.word	0x48000800
 8009df4:	20001e80 	.word	0x20001e80
 8009df8:	20001e84 	.word	0x20001e84
 8009dfc:	20001e88 	.word	0x20001e88
 8009e00:	20001e74 	.word	0x20001e74
 8009e04:	20001e78 	.word	0x20001e78
 8009e08:	200007eb 	.word	0x200007eb
 8009e0c:	200007e8 	.word	0x200007e8
 8009e10:	200007e9 	.word	0x200007e9

08009e14 <plotter_pen_up>:

void plotter_pen_up() {
 8009e14:	b580      	push	{r7, lr}
 8009e16:	af00      	add	r7, sp, #0
	PWM_write_duty(&servo, 50, 7);
 8009e18:	eef1 0a0c 	vmov.f32	s1, #28	@ 0x40e00000  7.0
 8009e1c:	ed9f 0a03 	vldr	s0, [pc, #12]	@ 8009e2c <plotter_pen_up+0x18>
 8009e20:	4803      	ldr	r0, [pc, #12]	@ (8009e30 <plotter_pen_up+0x1c>)
 8009e22:	f7f9 fd8b 	bl	800393c <PWM_write_duty>
}
 8009e26:	bf00      	nop
 8009e28:	bd80      	pop	{r7, pc}
 8009e2a:	bf00      	nop
 8009e2c:	42480000 	.word	0x42480000
 8009e30:	20000b1c 	.word	0x20000b1c

08009e34 <plotter_pen_down>:

void plotter_pen_down() {
 8009e34:	b580      	push	{r7, lr}
 8009e36:	af00      	add	r7, sp, #0
	PWM_write_duty(&servo, 50, 10);
 8009e38:	eef2 0a04 	vmov.f32	s1, #36	@ 0x41200000  10.0
 8009e3c:	ed9f 0a03 	vldr	s0, [pc, #12]	@ 8009e4c <plotter_pen_down+0x18>
 8009e40:	4803      	ldr	r0, [pc, #12]	@ (8009e50 <plotter_pen_down+0x1c>)
 8009e42:	f7f9 fd7b 	bl	800393c <PWM_write_duty>
}
 8009e46:	bf00      	nop
 8009e48:	bd80      	pop	{r7, pc}
 8009e4a:	bf00      	nop
 8009e4c:	42480000 	.word	0x42480000
 8009e50:	20000b1c 	.word	0x20000b1c

08009e54 <SIGNAL_init>:
    if (value > max_setpoint) return max_setpoint;
    return value;
}

// Initialization function
void SIGNAL_init(SignalGenerator* sg, SignalType type) {
 8009e54:	b480      	push	{r7}
 8009e56:	b083      	sub	sp, #12
 8009e58:	af00      	add	r7, sp, #0
 8009e5a:	6078      	str	r0, [r7, #4]
 8009e5c:	460b      	mov	r3, r1
 8009e5e:	70fb      	strb	r3, [r7, #3]
    // Reset all parameters
    sg->type = type;
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	78fa      	ldrb	r2, [r7, #3]
 8009e64:	701a      	strb	r2, [r3, #0]
    sg->amplitude = 1.0f;
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8009e6c:	605a      	str	r2, [r3, #4]
    sg->frequency = 1.0f;
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8009e74:	609a      	str	r2, [r3, #8]
    sg->phase = 0.0f;
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	f04f 0200 	mov.w	r2, #0
 8009e7c:	60da      	str	r2, [r3, #12]
    sg->offset = 0.0f;
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	f04f 0200 	mov.w	r2, #0
 8009e84:	611a      	str	r2, [r3, #16]
    sg->current_phase = 0.0f;
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	f04f 0200 	mov.w	r2, #0
 8009e8c:	635a      	str	r2, [r3, #52]	@ 0x34
    sg->time_elapsed = 0.0f;
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	f04f 0200 	mov.w	r2, #0
 8009e94:	639a      	str	r2, [r3, #56]	@ 0x38
    sg->min_setpoint = -1.0f;
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	4a1b      	ldr	r2, [pc, #108]	@ (8009f08 <SIGNAL_init+0xb4>)
 8009e9a:	63da      	str	r2, [r3, #60]	@ 0x3c
    sg->max_setpoint = 1.0f;
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8009ea2:	641a      	str	r2, [r3, #64]	@ 0x40

    // Type-specific initializations
    switch (type) {
 8009ea4:	78fb      	ldrb	r3, [r7, #3]
 8009ea6:	2b03      	cmp	r3, #3
 8009ea8:	d828      	bhi.n	8009efc <SIGNAL_init+0xa8>
 8009eaa:	a201      	add	r2, pc, #4	@ (adr r2, 8009eb0 <SIGNAL_init+0x5c>)
 8009eac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009eb0:	08009efb 	.word	0x08009efb
 8009eb4:	08009ec1 	.word	0x08009ec1
 8009eb8:	08009edf 	.word	0x08009edf
 8009ebc:	08009ee9 	.word	0x08009ee9
        case SIGNAL_SINE:
            break;
        case SIGNAL_CHIRP:
            sg->chirp_type = CHIRP_LINEAR;
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	2200      	movs	r2, #0
 8009ec4:	751a      	strb	r2, [r3, #20]
            sg->f_start = 1.0f;
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8009ecc:	619a      	str	r2, [r3, #24]
            sg->f_end = 10.0f;
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	4a0e      	ldr	r2, [pc, #56]	@ (8009f0c <SIGNAL_init+0xb8>)
 8009ed2:	61da      	str	r2, [r3, #28]
            sg->duration = 1.0f;
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8009eda:	621a      	str	r2, [r3, #32]
            break;
 8009edc:	e00e      	b.n	8009efc <SIGNAL_init+0xa8>
        case SIGNAL_SQUARE:
            sg->duty_cycle = 0.5f;
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 8009ee4:	629a      	str	r2, [r3, #40]	@ 0x28
            break;
 8009ee6:	e009      	b.n	8009efc <SIGNAL_init+0xa8>
        case SIGNAL_RAMP:
            sg->ramp_start = 0.0f;
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	f04f 0200 	mov.w	r2, #0
 8009eee:	62da      	str	r2, [r3, #44]	@ 0x2c
            sg->ramp_end = 1.0f;
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8009ef6:	631a      	str	r2, [r3, #48]	@ 0x30
            break;
 8009ef8:	e000      	b.n	8009efc <SIGNAL_init+0xa8>
            break;
 8009efa:	bf00      	nop
    }
}
 8009efc:	bf00      	nop
 8009efe:	370c      	adds	r7, #12
 8009f00:	46bd      	mov	sp, r7
 8009f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f06:	4770      	bx	lr
 8009f08:	bf800000 	.word	0xbf800000
 8009f0c:	41200000 	.word	0x41200000

08009f10 <SIGNAL_config_sine>:
                        float32_t amplitude,
                        float32_t frequency,
                        float32_t phase,
                        float32_t offset,
                        float32_t min_setpoint,
                        float32_t max_setpoint) {
 8009f10:	b480      	push	{r7}
 8009f12:	b089      	sub	sp, #36	@ 0x24
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	61f8      	str	r0, [r7, #28]
 8009f18:	ed87 0a06 	vstr	s0, [r7, #24]
 8009f1c:	edc7 0a05 	vstr	s1, [r7, #20]
 8009f20:	ed87 1a04 	vstr	s2, [r7, #16]
 8009f24:	edc7 1a03 	vstr	s3, [r7, #12]
 8009f28:	ed87 2a02 	vstr	s4, [r7, #8]
 8009f2c:	edc7 2a01 	vstr	s5, [r7, #4]
    sg->type = SIGNAL_SINE;
 8009f30:	69fb      	ldr	r3, [r7, #28]
 8009f32:	2200      	movs	r2, #0
 8009f34:	701a      	strb	r2, [r3, #0]
    sg->amplitude = amplitude;
 8009f36:	69fb      	ldr	r3, [r7, #28]
 8009f38:	69ba      	ldr	r2, [r7, #24]
 8009f3a:	605a      	str	r2, [r3, #4]
    sg->frequency = frequency;
 8009f3c:	69fb      	ldr	r3, [r7, #28]
 8009f3e:	697a      	ldr	r2, [r7, #20]
 8009f40:	609a      	str	r2, [r3, #8]
    sg->phase = phase;
 8009f42:	69fb      	ldr	r3, [r7, #28]
 8009f44:	693a      	ldr	r2, [r7, #16]
 8009f46:	60da      	str	r2, [r3, #12]
    sg->offset = offset;
 8009f48:	69fb      	ldr	r3, [r7, #28]
 8009f4a:	68fa      	ldr	r2, [r7, #12]
 8009f4c:	611a      	str	r2, [r3, #16]
    sg->min_setpoint = min_setpoint;
 8009f4e:	69fb      	ldr	r3, [r7, #28]
 8009f50:	68ba      	ldr	r2, [r7, #8]
 8009f52:	63da      	str	r2, [r3, #60]	@ 0x3c
    sg->max_setpoint = max_setpoint;
 8009f54:	69fb      	ldr	r3, [r7, #28]
 8009f56:	687a      	ldr	r2, [r7, #4]
 8009f58:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8009f5a:	bf00      	nop
 8009f5c:	3724      	adds	r7, #36	@ 0x24
 8009f5e:	46bd      	mov	sp, r7
 8009f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f64:	4770      	bx	lr

08009f66 <SIGNAL_config_square>:
                          float32_t frequency,
                          float32_t duty_cycle,
                          float32_t phase,
                          float32_t offset,
                          float32_t min_setpoint,
                          float32_t max_setpoint) {
 8009f66:	b480      	push	{r7}
 8009f68:	b089      	sub	sp, #36	@ 0x24
 8009f6a:	af00      	add	r7, sp, #0
 8009f6c:	61f8      	str	r0, [r7, #28]
 8009f6e:	ed87 0a06 	vstr	s0, [r7, #24]
 8009f72:	edc7 0a05 	vstr	s1, [r7, #20]
 8009f76:	ed87 1a04 	vstr	s2, [r7, #16]
 8009f7a:	edc7 1a03 	vstr	s3, [r7, #12]
 8009f7e:	ed87 2a02 	vstr	s4, [r7, #8]
 8009f82:	edc7 2a01 	vstr	s5, [r7, #4]
 8009f86:	ed87 3a00 	vstr	s6, [r7]
    sg->type = SIGNAL_SQUARE;
 8009f8a:	69fb      	ldr	r3, [r7, #28]
 8009f8c:	2202      	movs	r2, #2
 8009f8e:	701a      	strb	r2, [r3, #0]
    sg->amplitude = amplitude;
 8009f90:	69fb      	ldr	r3, [r7, #28]
 8009f92:	69ba      	ldr	r2, [r7, #24]
 8009f94:	605a      	str	r2, [r3, #4]
    sg->frequency = frequency;
 8009f96:	69fb      	ldr	r3, [r7, #28]
 8009f98:	697a      	ldr	r2, [r7, #20]
 8009f9a:	609a      	str	r2, [r3, #8]
    sg->duty_cycle = duty_cycle;
 8009f9c:	69fb      	ldr	r3, [r7, #28]
 8009f9e:	693a      	ldr	r2, [r7, #16]
 8009fa0:	629a      	str	r2, [r3, #40]	@ 0x28
    sg->phase = phase;
 8009fa2:	69fb      	ldr	r3, [r7, #28]
 8009fa4:	68fa      	ldr	r2, [r7, #12]
 8009fa6:	60da      	str	r2, [r3, #12]
    sg->offset = offset;
 8009fa8:	69fb      	ldr	r3, [r7, #28]
 8009faa:	68ba      	ldr	r2, [r7, #8]
 8009fac:	611a      	str	r2, [r3, #16]
    sg->min_setpoint = min_setpoint;
 8009fae:	69fb      	ldr	r3, [r7, #28]
 8009fb0:	687a      	ldr	r2, [r7, #4]
 8009fb2:	63da      	str	r2, [r3, #60]	@ 0x3c
    sg->max_setpoint = max_setpoint;
 8009fb4:	69fb      	ldr	r3, [r7, #28]
 8009fb6:	683a      	ldr	r2, [r7, #0]
 8009fb8:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8009fba:	bf00      	nop
 8009fbc:	3724      	adds	r7, #36	@ 0x24
 8009fbe:	46bd      	mov	sp, r7
 8009fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc4:	4770      	bx	lr
	...

08009fc8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8009fc8:	b580      	push	{r7, lr}
 8009fca:	b082      	sub	sp, #8
 8009fcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009fce:	4b0f      	ldr	r3, [pc, #60]	@ (800a00c <HAL_MspInit+0x44>)
 8009fd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009fd2:	4a0e      	ldr	r2, [pc, #56]	@ (800a00c <HAL_MspInit+0x44>)
 8009fd4:	f043 0301 	orr.w	r3, r3, #1
 8009fd8:	6613      	str	r3, [r2, #96]	@ 0x60
 8009fda:	4b0c      	ldr	r3, [pc, #48]	@ (800a00c <HAL_MspInit+0x44>)
 8009fdc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009fde:	f003 0301 	and.w	r3, r3, #1
 8009fe2:	607b      	str	r3, [r7, #4]
 8009fe4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8009fe6:	4b09      	ldr	r3, [pc, #36]	@ (800a00c <HAL_MspInit+0x44>)
 8009fe8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009fea:	4a08      	ldr	r2, [pc, #32]	@ (800a00c <HAL_MspInit+0x44>)
 8009fec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009ff0:	6593      	str	r3, [r2, #88]	@ 0x58
 8009ff2:	4b06      	ldr	r3, [pc, #24]	@ (800a00c <HAL_MspInit+0x44>)
 8009ff4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ff6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009ffa:	603b      	str	r3, [r7, #0]
 8009ffc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8009ffe:	f003 fb79 	bl	800d6f4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800a002:	bf00      	nop
 800a004:	3708      	adds	r7, #8
 800a006:	46bd      	mov	sp, r7
 800a008:	bd80      	pop	{r7, pc}
 800a00a:	bf00      	nop
 800a00c:	40021000 	.word	0x40021000

0800a010 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800a010:	b480      	push	{r7}
 800a012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800a014:	bf00      	nop
 800a016:	e7fd      	b.n	800a014 <NMI_Handler+0x4>

0800a018 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800a018:	b480      	push	{r7}
 800a01a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800a01c:	bf00      	nop
 800a01e:	e7fd      	b.n	800a01c <HardFault_Handler+0x4>

0800a020 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800a020:	b480      	push	{r7}
 800a022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800a024:	bf00      	nop
 800a026:	e7fd      	b.n	800a024 <MemManage_Handler+0x4>

0800a028 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800a028:	b480      	push	{r7}
 800a02a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800a02c:	bf00      	nop
 800a02e:	e7fd      	b.n	800a02c <BusFault_Handler+0x4>

0800a030 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800a030:	b480      	push	{r7}
 800a032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800a034:	bf00      	nop
 800a036:	e7fd      	b.n	800a034 <UsageFault_Handler+0x4>

0800a038 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800a038:	b480      	push	{r7}
 800a03a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800a03c:	bf00      	nop
 800a03e:	46bd      	mov	sp, r7
 800a040:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a044:	4770      	bx	lr

0800a046 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800a046:	b480      	push	{r7}
 800a048:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800a04a:	bf00      	nop
 800a04c:	46bd      	mov	sp, r7
 800a04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a052:	4770      	bx	lr

0800a054 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800a054:	b480      	push	{r7}
 800a056:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800a058:	bf00      	nop
 800a05a:	46bd      	mov	sp, r7
 800a05c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a060:	4770      	bx	lr

0800a062 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800a062:	b580      	push	{r7, lr}
 800a064:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800a066:	f000 ffc3 	bl	800aff0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800a06a:	bf00      	nop
 800a06c:	bd80      	pop	{r7, pc}

0800a06e <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800a06e:	b580      	push	{r7, lr}
 800a070:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(UPPER_PHOTO_Pin);
 800a072:	2001      	movs	r0, #1
 800a074:	f003 fa82 	bl	800d57c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800a078:	bf00      	nop
 800a07a:	bd80      	pop	{r7, pc}

0800a07c <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 800a07c:	b580      	push	{r7, lr}
 800a07e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EMER_Pin);
 800a080:	2010      	movs	r0, #16
 800a082:	f003 fa7b 	bl	800d57c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800a086:	bf00      	nop
 800a088:	bd80      	pop	{r7, pc}
	...

0800a08c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800a08c:	b580      	push	{r7, lr}
 800a08e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800a090:	4802      	ldr	r0, [pc, #8]	@ (800a09c <DMA1_Channel1_IRQHandler+0x10>)
 800a092:	f002 ff58 	bl	800cf46 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800a096:	bf00      	nop
 800a098:	bd80      	pop	{r7, pc}
 800a09a:	bf00      	nop
 800a09c:	200006a4 	.word	0x200006a4

0800a0a0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800a0a0:	b580      	push	{r7, lr}
 800a0a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800a0a4:	4802      	ldr	r0, [pc, #8]	@ (800a0b0 <DMA1_Channel2_IRQHandler+0x10>)
 800a0a6:	f002 ff4e 	bl	800cf46 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800a0aa:	bf00      	nop
 800a0ac:	bd80      	pop	{r7, pc}
 800a0ae:	bf00      	nop
 800a0b0:	2000267c 	.word	0x2000267c

0800a0b4 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800a0b4:	b580      	push	{r7, lr}
 800a0b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800a0b8:	4802      	ldr	r0, [pc, #8]	@ (800a0c4 <DMA1_Channel3_IRQHandler+0x10>)
 800a0ba:	f002 ff44 	bl	800cf46 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800a0be:	bf00      	nop
 800a0c0:	bd80      	pop	{r7, pc}
 800a0c2:	bf00      	nop
 800a0c4:	200026dc 	.word	0x200026dc

0800a0c8 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 800a0c8:	b580      	push	{r7, lr}
 800a0ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 800a0cc:	4802      	ldr	r0, [pc, #8]	@ (800a0d8 <DMA1_Channel4_IRQHandler+0x10>)
 800a0ce:	f002 ff3a 	bl	800cf46 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800a0d2:	bf00      	nop
 800a0d4:	bd80      	pop	{r7, pc}
 800a0d6:	bf00      	nop
 800a0d8:	200025bc 	.word	0x200025bc

0800a0dc <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 800a0dc:	b580      	push	{r7, lr}
 800a0de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 800a0e0:	4802      	ldr	r0, [pc, #8]	@ (800a0ec <DMA1_Channel5_IRQHandler+0x10>)
 800a0e2:	f002 ff30 	bl	800cf46 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800a0e6:	bf00      	nop
 800a0e8:	bd80      	pop	{r7, pc}
 800a0ea:	bf00      	nop
 800a0ec:	2000261c 	.word	0x2000261c

0800a0f0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800a0f0:	b580      	push	{r7, lr}
 800a0f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(prox_Pin);
 800a0f4:	2020      	movs	r0, #32
 800a0f6:	f003 fa41 	bl	800d57c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PROX_Pin);
 800a0fa:	2040      	movs	r0, #64	@ 0x40
 800a0fc:	f003 fa3e 	bl	800d57c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(J1_Pin);
 800a100:	2080      	movs	r0, #128	@ 0x80
 800a102:	f003 fa3b 	bl	800d57c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(upperphoto_Pin);
 800a106:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800a10a:	f003 fa37 	bl	800d57c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800a10e:	bf00      	nop
 800a110:	bd80      	pop	{r7, pc}
	...

0800a114 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 800a114:	b580      	push	{r7, lr}
 800a116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800a118:	4803      	ldr	r0, [pc, #12]	@ (800a128 <TIM1_UP_TIM16_IRQHandler+0x14>)
 800a11a:	f004 ff71 	bl	800f000 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 800a11e:	4803      	ldr	r0, [pc, #12]	@ (800a12c <TIM1_UP_TIM16_IRQHandler+0x18>)
 800a120:	f004 ff6e 	bl	800f000 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800a124:	bf00      	nop
 800a126:	bd80      	pop	{r7, pc}
 800a128:	20001e90 	.word	0x20001e90
 800a12c:	20002358 	.word	0x20002358

0800a130 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800a130:	b580      	push	{r7, lr}
 800a132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800a134:	4802      	ldr	r0, [pc, #8]	@ (800a140 <TIM2_IRQHandler+0x10>)
 800a136:	f004 ff63 	bl	800f000 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800a13a:	bf00      	nop
 800a13c:	bd80      	pop	{r7, pc}
 800a13e:	bf00      	nop
 800a140:	20001f5c 	.word	0x20001f5c

0800a144 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800a144:	b580      	push	{r7, lr}
 800a146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800a148:	4802      	ldr	r0, [pc, #8]	@ (800a154 <TIM3_IRQHandler+0x10>)
 800a14a:	f004 ff59 	bl	800f000 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800a14e:	bf00      	nop
 800a150:	bd80      	pop	{r7, pc}
 800a152:	bf00      	nop
 800a154:	20002028 	.word	0x20002028

0800a158 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800a158:	b580      	push	{r7, lr}
 800a15a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800a15c:	4802      	ldr	r0, [pc, #8]	@ (800a168 <TIM4_IRQHandler+0x10>)
 800a15e:	f004 ff4f 	bl	800f000 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800a162:	bf00      	nop
 800a164:	bd80      	pop	{r7, pc}
 800a166:	bf00      	nop
 800a168:	200020f4 	.word	0x200020f4

0800a16c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 800a16c:	b580      	push	{r7, lr}
 800a16e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800a170:	4802      	ldr	r0, [pc, #8]	@ (800a17c <USART2_IRQHandler+0x10>)
 800a172:	f006 fd19 	bl	8010ba8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800a176:	bf00      	nop
 800a178:	bd80      	pop	{r7, pc}
 800a17a:	bf00      	nop
 800a17c:	200024f0 	.word	0x200024f0

0800a180 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800a180:	b580      	push	{r7, lr}
 800a182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(J3_Pin);
 800a184:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800a188:	f003 f9f8 	bl	800d57c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(J4_Pin);
 800a18c:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800a190:	f003 f9f4 	bl	800d57c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LOWER_PHOTO_Pin);
 800a194:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800a198:	f003 f9f0 	bl	800d57c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800a19c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800a1a0:	f003 f9ec 	bl	800d57c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800a1a4:	bf00      	nop
 800a1a6:	bd80      	pop	{r7, pc}

0800a1a8 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 800a1a8:	b580      	push	{r7, lr}
 800a1aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 800a1ac:	4802      	ldr	r0, [pc, #8]	@ (800a1b8 <LPUART1_IRQHandler+0x10>)
 800a1ae:	f006 fcfb 	bl	8010ba8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 800a1b2:	bf00      	nop
 800a1b4:	bd80      	pop	{r7, pc}
 800a1b6:	bf00      	nop
 800a1b8:	20002424 	.word	0x20002424

0800a1bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800a1bc:	b580      	push	{r7, lr}
 800a1be:	b086      	sub	sp, #24
 800a1c0:	af00      	add	r7, sp, #0
 800a1c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800a1c4:	4a14      	ldr	r2, [pc, #80]	@ (800a218 <_sbrk+0x5c>)
 800a1c6:	4b15      	ldr	r3, [pc, #84]	@ (800a21c <_sbrk+0x60>)
 800a1c8:	1ad3      	subs	r3, r2, r3
 800a1ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800a1cc:	697b      	ldr	r3, [r7, #20]
 800a1ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800a1d0:	4b13      	ldr	r3, [pc, #76]	@ (800a220 <_sbrk+0x64>)
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d102      	bne.n	800a1de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800a1d8:	4b11      	ldr	r3, [pc, #68]	@ (800a220 <_sbrk+0x64>)
 800a1da:	4a12      	ldr	r2, [pc, #72]	@ (800a224 <_sbrk+0x68>)
 800a1dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800a1de:	4b10      	ldr	r3, [pc, #64]	@ (800a220 <_sbrk+0x64>)
 800a1e0:	681a      	ldr	r2, [r3, #0]
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	4413      	add	r3, r2
 800a1e6:	693a      	ldr	r2, [r7, #16]
 800a1e8:	429a      	cmp	r2, r3
 800a1ea:	d207      	bcs.n	800a1fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 800a1ec:	f008 ffca 	bl	8013184 <__errno>
 800a1f0:	4603      	mov	r3, r0
 800a1f2:	220c      	movs	r2, #12
 800a1f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800a1f6:	f04f 33ff 	mov.w	r3, #4294967295
 800a1fa:	e009      	b.n	800a210 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800a1fc:	4b08      	ldr	r3, [pc, #32]	@ (800a220 <_sbrk+0x64>)
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800a202:	4b07      	ldr	r3, [pc, #28]	@ (800a220 <_sbrk+0x64>)
 800a204:	681a      	ldr	r2, [r3, #0]
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	4413      	add	r3, r2
 800a20a:	4a05      	ldr	r2, [pc, #20]	@ (800a220 <_sbrk+0x64>)
 800a20c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800a20e:	68fb      	ldr	r3, [r7, #12]
}
 800a210:	4618      	mov	r0, r3
 800a212:	3718      	adds	r7, #24
 800a214:	46bd      	mov	sp, r7
 800a216:	bd80      	pop	{r7, pc}
 800a218:	20020000 	.word	0x20020000
 800a21c:	00000400 	.word	0x00000400
 800a220:	20001e8c 	.word	0x20001e8c
 800a224:	20002888 	.word	0x20002888

0800a228 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800a228:	b480      	push	{r7}
 800a22a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800a22c:	4b06      	ldr	r3, [pc, #24]	@ (800a248 <SystemInit+0x20>)
 800a22e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a232:	4a05      	ldr	r2, [pc, #20]	@ (800a248 <SystemInit+0x20>)
 800a234:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a238:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800a23c:	bf00      	nop
 800a23e:	46bd      	mov	sp, r7
 800a240:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a244:	4770      	bx	lr
 800a246:	bf00      	nop
 800a248:	e000ed00 	.word	0xe000ed00

0800a24c <MX_TIM1_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim16;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800a24c:	b580      	push	{r7, lr}
 800a24e:	b098      	sub	sp, #96	@ 0x60
 800a250:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a252:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800a256:	2200      	movs	r2, #0
 800a258:	601a      	str	r2, [r3, #0]
 800a25a:	605a      	str	r2, [r3, #4]
 800a25c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800a25e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800a262:	2200      	movs	r2, #0
 800a264:	601a      	str	r2, [r3, #0]
 800a266:	605a      	str	r2, [r3, #4]
 800a268:	609a      	str	r2, [r3, #8]
 800a26a:	60da      	str	r2, [r3, #12]
 800a26c:	611a      	str	r2, [r3, #16]
 800a26e:	615a      	str	r2, [r3, #20]
 800a270:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800a272:	1d3b      	adds	r3, r7, #4
 800a274:	2234      	movs	r2, #52	@ 0x34
 800a276:	2100      	movs	r1, #0
 800a278:	4618      	mov	r0, r3
 800a27a:	f008 ff6b 	bl	8013154 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800a27e:	4b3b      	ldr	r3, [pc, #236]	@ (800a36c <MX_TIM1_Init+0x120>)
 800a280:	4a3b      	ldr	r2, [pc, #236]	@ (800a370 <MX_TIM1_Init+0x124>)
 800a282:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800a284:	4b39      	ldr	r3, [pc, #228]	@ (800a36c <MX_TIM1_Init+0x120>)
 800a286:	2200      	movs	r2, #0
 800a288:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a28a:	4b38      	ldr	r3, [pc, #224]	@ (800a36c <MX_TIM1_Init+0x120>)
 800a28c:	2200      	movs	r2, #0
 800a28e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800a290:	4b36      	ldr	r3, [pc, #216]	@ (800a36c <MX_TIM1_Init+0x120>)
 800a292:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a296:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a298:	4b34      	ldr	r3, [pc, #208]	@ (800a36c <MX_TIM1_Init+0x120>)
 800a29a:	2200      	movs	r2, #0
 800a29c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800a29e:	4b33      	ldr	r3, [pc, #204]	@ (800a36c <MX_TIM1_Init+0x120>)
 800a2a0:	2200      	movs	r2, #0
 800a2a2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a2a4:	4b31      	ldr	r3, [pc, #196]	@ (800a36c <MX_TIM1_Init+0x120>)
 800a2a6:	2200      	movs	r2, #0
 800a2a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800a2aa:	4830      	ldr	r0, [pc, #192]	@ (800a36c <MX_TIM1_Init+0x120>)
 800a2ac:	f004 fafa 	bl	800e8a4 <HAL_TIM_PWM_Init>
 800a2b0:	4603      	mov	r3, r0
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d001      	beq.n	800a2ba <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800a2b6:	f7ff f909 	bl	80094cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a2ba:	2300      	movs	r3, #0
 800a2bc:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800a2be:	2300      	movs	r3, #0
 800a2c0:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a2c2:	2300      	movs	r3, #0
 800a2c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800a2c6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800a2ca:	4619      	mov	r1, r3
 800a2cc:	4827      	ldr	r0, [pc, #156]	@ (800a36c <MX_TIM1_Init+0x120>)
 800a2ce:	f006 f90b 	bl	80104e8 <HAL_TIMEx_MasterConfigSynchronization>
 800a2d2:	4603      	mov	r3, r0
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d001      	beq.n	800a2dc <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800a2d8:	f7ff f8f8 	bl	80094cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800a2dc:	2360      	movs	r3, #96	@ 0x60
 800a2de:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 800a2e0:	2300      	movs	r3, #0
 800a2e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800a2e4:	2300      	movs	r3, #0
 800a2e6:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800a2ec:	2300      	movs	r3, #0
 800a2ee:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800a2f0:	2300      	movs	r3, #0
 800a2f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800a2f4:	2300      	movs	r3, #0
 800a2f6:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800a2f8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800a2fc:	220c      	movs	r2, #12
 800a2fe:	4619      	mov	r1, r3
 800a300:	481a      	ldr	r0, [pc, #104]	@ (800a36c <MX_TIM1_Init+0x120>)
 800a302:	f004 fff7 	bl	800f2f4 <HAL_TIM_PWM_ConfigChannel>
 800a306:	4603      	mov	r3, r0
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d001      	beq.n	800a310 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800a30c:	f7ff f8de 	bl	80094cc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800a310:	2300      	movs	r3, #0
 800a312:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800a314:	2300      	movs	r3, #0
 800a316:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800a318:	2300      	movs	r3, #0
 800a31a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800a31c:	2300      	movs	r3, #0
 800a31e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800a320:	2300      	movs	r3, #0
 800a322:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800a324:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a328:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800a32a:	2300      	movs	r3, #0
 800a32c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800a32e:	2300      	movs	r3, #0
 800a330:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800a332:	2300      	movs	r3, #0
 800a334:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800a336:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a33a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800a33c:	2300      	movs	r3, #0
 800a33e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800a340:	2300      	movs	r3, #0
 800a342:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800a344:	2300      	movs	r3, #0
 800a346:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800a348:	1d3b      	adds	r3, r7, #4
 800a34a:	4619      	mov	r1, r3
 800a34c:	4807      	ldr	r0, [pc, #28]	@ (800a36c <MX_TIM1_Init+0x120>)
 800a34e:	f006 f961 	bl	8010614 <HAL_TIMEx_ConfigBreakDeadTime>
 800a352:	4603      	mov	r3, r0
 800a354:	2b00      	cmp	r3, #0
 800a356:	d001      	beq.n	800a35c <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 800a358:	f7ff f8b8 	bl	80094cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800a35c:	4803      	ldr	r0, [pc, #12]	@ (800a36c <MX_TIM1_Init+0x120>)
 800a35e:	f000 fb77 	bl	800aa50 <HAL_TIM_MspPostInit>

}
 800a362:	bf00      	nop
 800a364:	3760      	adds	r7, #96	@ 0x60
 800a366:	46bd      	mov	sp, r7
 800a368:	bd80      	pop	{r7, pc}
 800a36a:	bf00      	nop
 800a36c:	20001e90 	.word	0x20001e90
 800a370:	40012c00 	.word	0x40012c00

0800a374 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800a374:	b580      	push	{r7, lr}
 800a376:	b088      	sub	sp, #32
 800a378:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a37a:	f107 0310 	add.w	r3, r7, #16
 800a37e:	2200      	movs	r2, #0
 800a380:	601a      	str	r2, [r3, #0]
 800a382:	605a      	str	r2, [r3, #4]
 800a384:	609a      	str	r2, [r3, #8]
 800a386:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a388:	1d3b      	adds	r3, r7, #4
 800a38a:	2200      	movs	r2, #0
 800a38c:	601a      	str	r2, [r3, #0]
 800a38e:	605a      	str	r2, [r3, #4]
 800a390:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800a392:	4b1e      	ldr	r3, [pc, #120]	@ (800a40c <MX_TIM2_Init+0x98>)
 800a394:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800a398:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 800a39a:	4b1c      	ldr	r3, [pc, #112]	@ (800a40c <MX_TIM2_Init+0x98>)
 800a39c:	22a9      	movs	r2, #169	@ 0xa9
 800a39e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a3a0:	4b1a      	ldr	r3, [pc, #104]	@ (800a40c <MX_TIM2_Init+0x98>)
 800a3a2:	2200      	movs	r2, #0
 800a3a4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 800a3a6:	4b19      	ldr	r3, [pc, #100]	@ (800a40c <MX_TIM2_Init+0x98>)
 800a3a8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800a3ac:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a3ae:	4b17      	ldr	r3, [pc, #92]	@ (800a40c <MX_TIM2_Init+0x98>)
 800a3b0:	2200      	movs	r2, #0
 800a3b2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a3b4:	4b15      	ldr	r3, [pc, #84]	@ (800a40c <MX_TIM2_Init+0x98>)
 800a3b6:	2200      	movs	r2, #0
 800a3b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800a3ba:	4814      	ldr	r0, [pc, #80]	@ (800a40c <MX_TIM2_Init+0x98>)
 800a3bc:	f004 f926 	bl	800e60c <HAL_TIM_Base_Init>
 800a3c0:	4603      	mov	r3, r0
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d001      	beq.n	800a3ca <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800a3c6:	f7ff f881 	bl	80094cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a3ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a3ce:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800a3d0:	f107 0310 	add.w	r3, r7, #16
 800a3d4:	4619      	mov	r1, r3
 800a3d6:	480d      	ldr	r0, [pc, #52]	@ (800a40c <MX_TIM2_Init+0x98>)
 800a3d8:	f005 f8a0 	bl	800f51c <HAL_TIM_ConfigClockSource>
 800a3dc:	4603      	mov	r3, r0
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d001      	beq.n	800a3e6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800a3e2:	f7ff f873 	bl	80094cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a3e6:	2300      	movs	r3, #0
 800a3e8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a3ea:	2300      	movs	r3, #0
 800a3ec:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800a3ee:	1d3b      	adds	r3, r7, #4
 800a3f0:	4619      	mov	r1, r3
 800a3f2:	4806      	ldr	r0, [pc, #24]	@ (800a40c <MX_TIM2_Init+0x98>)
 800a3f4:	f006 f878 	bl	80104e8 <HAL_TIMEx_MasterConfigSynchronization>
 800a3f8:	4603      	mov	r3, r0
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d001      	beq.n	800a402 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800a3fe:	f7ff f865 	bl	80094cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800a402:	bf00      	nop
 800a404:	3720      	adds	r7, #32
 800a406:	46bd      	mov	sp, r7
 800a408:	bd80      	pop	{r7, pc}
 800a40a:	bf00      	nop
 800a40c:	20001f5c 	.word	0x20001f5c

0800a410 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800a410:	b580      	push	{r7, lr}
 800a412:	b08c      	sub	sp, #48	@ 0x30
 800a414:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800a416:	f107 030c 	add.w	r3, r7, #12
 800a41a:	2224      	movs	r2, #36	@ 0x24
 800a41c:	2100      	movs	r1, #0
 800a41e:	4618      	mov	r0, r3
 800a420:	f008 fe98 	bl	8013154 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a424:	463b      	mov	r3, r7
 800a426:	2200      	movs	r2, #0
 800a428:	601a      	str	r2, [r3, #0]
 800a42a:	605a      	str	r2, [r3, #4]
 800a42c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800a42e:	4b21      	ldr	r3, [pc, #132]	@ (800a4b4 <MX_TIM3_Init+0xa4>)
 800a430:	4a21      	ldr	r2, [pc, #132]	@ (800a4b8 <MX_TIM3_Init+0xa8>)
 800a432:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800a434:	4b1f      	ldr	r3, [pc, #124]	@ (800a4b4 <MX_TIM3_Init+0xa4>)
 800a436:	2200      	movs	r2, #0
 800a438:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a43a:	4b1e      	ldr	r3, [pc, #120]	@ (800a4b4 <MX_TIM3_Init+0xa4>)
 800a43c:	2200      	movs	r2, #0
 800a43e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800a440:	4b1c      	ldr	r3, [pc, #112]	@ (800a4b4 <MX_TIM3_Init+0xa4>)
 800a442:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a446:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a448:	4b1a      	ldr	r3, [pc, #104]	@ (800a4b4 <MX_TIM3_Init+0xa4>)
 800a44a:	2200      	movs	r2, #0
 800a44c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a44e:	4b19      	ldr	r3, [pc, #100]	@ (800a4b4 <MX_TIM3_Init+0xa4>)
 800a450:	2200      	movs	r2, #0
 800a452:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800a454:	2303      	movs	r3, #3
 800a456:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800a458:	2300      	movs	r3, #0
 800a45a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800a45c:	2301      	movs	r3, #1
 800a45e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800a460:	2300      	movs	r3, #0
 800a462:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800a464:	2300      	movs	r3, #0
 800a466:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800a468:	2300      	movs	r3, #0
 800a46a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800a46c:	2301      	movs	r3, #1
 800a46e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800a470:	2300      	movs	r3, #0
 800a472:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800a474:	2300      	movs	r3, #0
 800a476:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800a478:	f107 030c 	add.w	r3, r7, #12
 800a47c:	4619      	mov	r1, r3
 800a47e:	480d      	ldr	r0, [pc, #52]	@ (800a4b4 <MX_TIM3_Init+0xa4>)
 800a480:	f004 fc7c 	bl	800ed7c <HAL_TIM_Encoder_Init>
 800a484:	4603      	mov	r3, r0
 800a486:	2b00      	cmp	r3, #0
 800a488:	d001      	beq.n	800a48e <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 800a48a:	f7ff f81f 	bl	80094cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a48e:	2300      	movs	r3, #0
 800a490:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a492:	2300      	movs	r3, #0
 800a494:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800a496:	463b      	mov	r3, r7
 800a498:	4619      	mov	r1, r3
 800a49a:	4806      	ldr	r0, [pc, #24]	@ (800a4b4 <MX_TIM3_Init+0xa4>)
 800a49c:	f006 f824 	bl	80104e8 <HAL_TIMEx_MasterConfigSynchronization>
 800a4a0:	4603      	mov	r3, r0
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d001      	beq.n	800a4aa <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800a4a6:	f7ff f811 	bl	80094cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800a4aa:	bf00      	nop
 800a4ac:	3730      	adds	r7, #48	@ 0x30
 800a4ae:	46bd      	mov	sp, r7
 800a4b0:	bd80      	pop	{r7, pc}
 800a4b2:	bf00      	nop
 800a4b4:	20002028 	.word	0x20002028
 800a4b8:	40000400 	.word	0x40000400

0800a4bc <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800a4bc:	b580      	push	{r7, lr}
 800a4be:	b08c      	sub	sp, #48	@ 0x30
 800a4c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800a4c2:	f107 030c 	add.w	r3, r7, #12
 800a4c6:	2224      	movs	r2, #36	@ 0x24
 800a4c8:	2100      	movs	r1, #0
 800a4ca:	4618      	mov	r0, r3
 800a4cc:	f008 fe42 	bl	8013154 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a4d0:	463b      	mov	r3, r7
 800a4d2:	2200      	movs	r2, #0
 800a4d4:	601a      	str	r2, [r3, #0]
 800a4d6:	605a      	str	r2, [r3, #4]
 800a4d8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800a4da:	4b21      	ldr	r3, [pc, #132]	@ (800a560 <MX_TIM4_Init+0xa4>)
 800a4dc:	4a21      	ldr	r2, [pc, #132]	@ (800a564 <MX_TIM4_Init+0xa8>)
 800a4de:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800a4e0:	4b1f      	ldr	r3, [pc, #124]	@ (800a560 <MX_TIM4_Init+0xa4>)
 800a4e2:	2200      	movs	r2, #0
 800a4e4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a4e6:	4b1e      	ldr	r3, [pc, #120]	@ (800a560 <MX_TIM4_Init+0xa4>)
 800a4e8:	2200      	movs	r2, #0
 800a4ea:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800a4ec:	4b1c      	ldr	r3, [pc, #112]	@ (800a560 <MX_TIM4_Init+0xa4>)
 800a4ee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a4f2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a4f4:	4b1a      	ldr	r3, [pc, #104]	@ (800a560 <MX_TIM4_Init+0xa4>)
 800a4f6:	2200      	movs	r2, #0
 800a4f8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a4fa:	4b19      	ldr	r3, [pc, #100]	@ (800a560 <MX_TIM4_Init+0xa4>)
 800a4fc:	2200      	movs	r2, #0
 800a4fe:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800a500:	2303      	movs	r3, #3
 800a502:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800a504:	2300      	movs	r3, #0
 800a506:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800a508:	2301      	movs	r3, #1
 800a50a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800a50c:	2300      	movs	r3, #0
 800a50e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800a510:	2300      	movs	r3, #0
 800a512:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800a514:	2300      	movs	r3, #0
 800a516:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800a518:	2301      	movs	r3, #1
 800a51a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800a51c:	2300      	movs	r3, #0
 800a51e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800a520:	2300      	movs	r3, #0
 800a522:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800a524:	f107 030c 	add.w	r3, r7, #12
 800a528:	4619      	mov	r1, r3
 800a52a:	480d      	ldr	r0, [pc, #52]	@ (800a560 <MX_TIM4_Init+0xa4>)
 800a52c:	f004 fc26 	bl	800ed7c <HAL_TIM_Encoder_Init>
 800a530:	4603      	mov	r3, r0
 800a532:	2b00      	cmp	r3, #0
 800a534:	d001      	beq.n	800a53a <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 800a536:	f7fe ffc9 	bl	80094cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a53a:	2300      	movs	r3, #0
 800a53c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a53e:	2300      	movs	r3, #0
 800a540:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800a542:	463b      	mov	r3, r7
 800a544:	4619      	mov	r1, r3
 800a546:	4806      	ldr	r0, [pc, #24]	@ (800a560 <MX_TIM4_Init+0xa4>)
 800a548:	f005 ffce 	bl	80104e8 <HAL_TIMEx_MasterConfigSynchronization>
 800a54c:	4603      	mov	r3, r0
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d001      	beq.n	800a556 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 800a552:	f7fe ffbb 	bl	80094cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800a556:	bf00      	nop
 800a558:	3730      	adds	r7, #48	@ 0x30
 800a55a:	46bd      	mov	sp, r7
 800a55c:	bd80      	pop	{r7, pc}
 800a55e:	bf00      	nop
 800a560:	200020f4 	.word	0x200020f4
 800a564:	40000800 	.word	0x40000800

0800a568 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 800a568:	b580      	push	{r7, lr}
 800a56a:	b08c      	sub	sp, #48	@ 0x30
 800a56c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800a56e:	f107 030c 	add.w	r3, r7, #12
 800a572:	2224      	movs	r2, #36	@ 0x24
 800a574:	2100      	movs	r1, #0
 800a576:	4618      	mov	r0, r3
 800a578:	f008 fdec 	bl	8013154 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a57c:	463b      	mov	r3, r7
 800a57e:	2200      	movs	r2, #0
 800a580:	601a      	str	r2, [r3, #0]
 800a582:	605a      	str	r2, [r3, #4]
 800a584:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800a586:	4b21      	ldr	r3, [pc, #132]	@ (800a60c <MX_TIM5_Init+0xa4>)
 800a588:	4a21      	ldr	r2, [pc, #132]	@ (800a610 <MX_TIM5_Init+0xa8>)
 800a58a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800a58c:	4b1f      	ldr	r3, [pc, #124]	@ (800a60c <MX_TIM5_Init+0xa4>)
 800a58e:	2200      	movs	r2, #0
 800a590:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a592:	4b1e      	ldr	r3, [pc, #120]	@ (800a60c <MX_TIM5_Init+0xa4>)
 800a594:	2200      	movs	r2, #0
 800a596:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 800a598:	4b1c      	ldr	r3, [pc, #112]	@ (800a60c <MX_TIM5_Init+0xa4>)
 800a59a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a59e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a5a0:	4b1a      	ldr	r3, [pc, #104]	@ (800a60c <MX_TIM5_Init+0xa4>)
 800a5a2:	2200      	movs	r2, #0
 800a5a4:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a5a6:	4b19      	ldr	r3, [pc, #100]	@ (800a60c <MX_TIM5_Init+0xa4>)
 800a5a8:	2200      	movs	r2, #0
 800a5aa:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800a5ac:	2303      	movs	r3, #3
 800a5ae:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800a5b0:	2300      	movs	r3, #0
 800a5b2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800a5b4:	2301      	movs	r3, #1
 800a5b6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800a5b8:	2300      	movs	r3, #0
 800a5ba:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800a5bc:	2300      	movs	r3, #0
 800a5be:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800a5c0:	2300      	movs	r3, #0
 800a5c2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800a5c4:	2301      	movs	r3, #1
 800a5c6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800a5c8:	2300      	movs	r3, #0
 800a5ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800a5cc:	2300      	movs	r3, #0
 800a5ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 800a5d0:	f107 030c 	add.w	r3, r7, #12
 800a5d4:	4619      	mov	r1, r3
 800a5d6:	480d      	ldr	r0, [pc, #52]	@ (800a60c <MX_TIM5_Init+0xa4>)
 800a5d8:	f004 fbd0 	bl	800ed7c <HAL_TIM_Encoder_Init>
 800a5dc:	4603      	mov	r3, r0
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d001      	beq.n	800a5e6 <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 800a5e2:	f7fe ff73 	bl	80094cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a5e6:	2300      	movs	r3, #0
 800a5e8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800a5ee:	463b      	mov	r3, r7
 800a5f0:	4619      	mov	r1, r3
 800a5f2:	4806      	ldr	r0, [pc, #24]	@ (800a60c <MX_TIM5_Init+0xa4>)
 800a5f4:	f005 ff78 	bl	80104e8 <HAL_TIMEx_MasterConfigSynchronization>
 800a5f8:	4603      	mov	r3, r0
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d001      	beq.n	800a602 <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 800a5fe:	f7fe ff65 	bl	80094cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800a602:	bf00      	nop
 800a604:	3730      	adds	r7, #48	@ 0x30
 800a606:	46bd      	mov	sp, r7
 800a608:	bd80      	pop	{r7, pc}
 800a60a:	bf00      	nop
 800a60c:	200021c0 	.word	0x200021c0
 800a610:	40000c00 	.word	0x40000c00

0800a614 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 800a614:	b580      	push	{r7, lr}
 800a616:	b09c      	sub	sp, #112	@ 0x70
 800a618:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a61a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800a61e:	2200      	movs	r2, #0
 800a620:	601a      	str	r2, [r3, #0]
 800a622:	605a      	str	r2, [r3, #4]
 800a624:	609a      	str	r2, [r3, #8]
 800a626:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a628:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800a62c:	2200      	movs	r2, #0
 800a62e:	601a      	str	r2, [r3, #0]
 800a630:	605a      	str	r2, [r3, #4]
 800a632:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800a634:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800a638:	2200      	movs	r2, #0
 800a63a:	601a      	str	r2, [r3, #0]
 800a63c:	605a      	str	r2, [r3, #4]
 800a63e:	609a      	str	r2, [r3, #8]
 800a640:	60da      	str	r2, [r3, #12]
 800a642:	611a      	str	r2, [r3, #16]
 800a644:	615a      	str	r2, [r3, #20]
 800a646:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800a648:	1d3b      	adds	r3, r7, #4
 800a64a:	2234      	movs	r2, #52	@ 0x34
 800a64c:	2100      	movs	r1, #0
 800a64e:	4618      	mov	r0, r3
 800a650:	f008 fd80 	bl	8013154 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800a654:	4b4c      	ldr	r3, [pc, #304]	@ (800a788 <MX_TIM8_Init+0x174>)
 800a656:	4a4d      	ldr	r2, [pc, #308]	@ (800a78c <MX_TIM8_Init+0x178>)
 800a658:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800a65a:	4b4b      	ldr	r3, [pc, #300]	@ (800a788 <MX_TIM8_Init+0x174>)
 800a65c:	2200      	movs	r2, #0
 800a65e:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a660:	4b49      	ldr	r3, [pc, #292]	@ (800a788 <MX_TIM8_Init+0x174>)
 800a662:	2200      	movs	r2, #0
 800a664:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 800a666:	4b48      	ldr	r3, [pc, #288]	@ (800a788 <MX_TIM8_Init+0x174>)
 800a668:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a66c:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 800a66e:	4b46      	ldr	r3, [pc, #280]	@ (800a788 <MX_TIM8_Init+0x174>)
 800a670:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a674:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800a676:	4b44      	ldr	r3, [pc, #272]	@ (800a788 <MX_TIM8_Init+0x174>)
 800a678:	2200      	movs	r2, #0
 800a67a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a67c:	4b42      	ldr	r3, [pc, #264]	@ (800a788 <MX_TIM8_Init+0x174>)
 800a67e:	2200      	movs	r2, #0
 800a680:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800a682:	4841      	ldr	r0, [pc, #260]	@ (800a788 <MX_TIM8_Init+0x174>)
 800a684:	f003 ffc2 	bl	800e60c <HAL_TIM_Base_Init>
 800a688:	4603      	mov	r3, r0
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d001      	beq.n	800a692 <MX_TIM8_Init+0x7e>
  {
    Error_Handler();
 800a68e:	f7fe ff1d 	bl	80094cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a692:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a696:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800a698:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800a69c:	4619      	mov	r1, r3
 800a69e:	483a      	ldr	r0, [pc, #232]	@ (800a788 <MX_TIM8_Init+0x174>)
 800a6a0:	f004 ff3c 	bl	800f51c <HAL_TIM_ConfigClockSource>
 800a6a4:	4603      	mov	r3, r0
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d001      	beq.n	800a6ae <MX_TIM8_Init+0x9a>
  {
    Error_Handler();
 800a6aa:	f7fe ff0f 	bl	80094cc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800a6ae:	4836      	ldr	r0, [pc, #216]	@ (800a788 <MX_TIM8_Init+0x174>)
 800a6b0:	f004 f8f8 	bl	800e8a4 <HAL_TIM_PWM_Init>
 800a6b4:	4603      	mov	r3, r0
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d001      	beq.n	800a6be <MX_TIM8_Init+0xaa>
  {
    Error_Handler();
 800a6ba:	f7fe ff07 	bl	80094cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a6be:	2300      	movs	r3, #0
 800a6c0:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800a6c2:	2300      	movs	r3, #0
 800a6c4:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a6c6:	2300      	movs	r3, #0
 800a6c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800a6ca:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800a6ce:	4619      	mov	r1, r3
 800a6d0:	482d      	ldr	r0, [pc, #180]	@ (800a788 <MX_TIM8_Init+0x174>)
 800a6d2:	f005 ff09 	bl	80104e8 <HAL_TIMEx_MasterConfigSynchronization>
 800a6d6:	4603      	mov	r3, r0
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d001      	beq.n	800a6e0 <MX_TIM8_Init+0xcc>
  {
    Error_Handler();
 800a6dc:	f7fe fef6 	bl	80094cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800a6e0:	2360      	movs	r3, #96	@ 0x60
 800a6e2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 800a6e4:	2300      	movs	r3, #0
 800a6e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800a6ec:	2300      	movs	r3, #0
 800a6ee:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800a6f0:	2300      	movs	r3, #0
 800a6f2:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800a6f4:	2300      	movs	r3, #0
 800a6f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800a6f8:	2300      	movs	r3, #0
 800a6fa:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800a6fc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800a700:	2200      	movs	r2, #0
 800a702:	4619      	mov	r1, r3
 800a704:	4820      	ldr	r0, [pc, #128]	@ (800a788 <MX_TIM8_Init+0x174>)
 800a706:	f004 fdf5 	bl	800f2f4 <HAL_TIM_PWM_ConfigChannel>
 800a70a:	4603      	mov	r3, r0
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d001      	beq.n	800a714 <MX_TIM8_Init+0x100>
  {
    Error_Handler();
 800a710:	f7fe fedc 	bl	80094cc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800a714:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800a718:	2204      	movs	r2, #4
 800a71a:	4619      	mov	r1, r3
 800a71c:	481a      	ldr	r0, [pc, #104]	@ (800a788 <MX_TIM8_Init+0x174>)
 800a71e:	f004 fde9 	bl	800f2f4 <HAL_TIM_PWM_ConfigChannel>
 800a722:	4603      	mov	r3, r0
 800a724:	2b00      	cmp	r3, #0
 800a726:	d001      	beq.n	800a72c <MX_TIM8_Init+0x118>
  {
    Error_Handler();
 800a728:	f7fe fed0 	bl	80094cc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800a72c:	2300      	movs	r3, #0
 800a72e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800a730:	2300      	movs	r3, #0
 800a732:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800a734:	2300      	movs	r3, #0
 800a736:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800a738:	2300      	movs	r3, #0
 800a73a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800a73c:	2300      	movs	r3, #0
 800a73e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800a740:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a744:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800a746:	2300      	movs	r3, #0
 800a748:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800a74a:	2300      	movs	r3, #0
 800a74c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800a74e:	2300      	movs	r3, #0
 800a750:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800a752:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a756:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800a758:	2300      	movs	r3, #0
 800a75a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800a75c:	2300      	movs	r3, #0
 800a75e:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800a760:	2300      	movs	r3, #0
 800a762:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800a764:	1d3b      	adds	r3, r7, #4
 800a766:	4619      	mov	r1, r3
 800a768:	4807      	ldr	r0, [pc, #28]	@ (800a788 <MX_TIM8_Init+0x174>)
 800a76a:	f005 ff53 	bl	8010614 <HAL_TIMEx_ConfigBreakDeadTime>
 800a76e:	4603      	mov	r3, r0
 800a770:	2b00      	cmp	r3, #0
 800a772:	d001      	beq.n	800a778 <MX_TIM8_Init+0x164>
  {
    Error_Handler();
 800a774:	f7fe feaa 	bl	80094cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800a778:	4803      	ldr	r0, [pc, #12]	@ (800a788 <MX_TIM8_Init+0x174>)
 800a77a:	f000 f969 	bl	800aa50 <HAL_TIM_MspPostInit>

}
 800a77e:	bf00      	nop
 800a780:	3770      	adds	r7, #112	@ 0x70
 800a782:	46bd      	mov	sp, r7
 800a784:	bd80      	pop	{r7, pc}
 800a786:	bf00      	nop
 800a788:	2000228c 	.word	0x2000228c
 800a78c:	40013400 	.word	0x40013400

0800a790 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 800a790:	b580      	push	{r7, lr}
 800a792:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 800a794:	4b14      	ldr	r3, [pc, #80]	@ (800a7e8 <MX_TIM16_Init+0x58>)
 800a796:	4a15      	ldr	r2, [pc, #84]	@ (800a7ec <MX_TIM16_Init+0x5c>)
 800a798:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 169;
 800a79a:	4b13      	ldr	r3, [pc, #76]	@ (800a7e8 <MX_TIM16_Init+0x58>)
 800a79c:	22a9      	movs	r2, #169	@ 0xa9
 800a79e:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a7a0:	4b11      	ldr	r3, [pc, #68]	@ (800a7e8 <MX_TIM16_Init+0x58>)
 800a7a2:	2200      	movs	r2, #0
 800a7a4:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1145;
 800a7a6:	4b10      	ldr	r3, [pc, #64]	@ (800a7e8 <MX_TIM16_Init+0x58>)
 800a7a8:	f240 4279 	movw	r2, #1145	@ 0x479
 800a7ac:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a7ae:	4b0e      	ldr	r3, [pc, #56]	@ (800a7e8 <MX_TIM16_Init+0x58>)
 800a7b0:	2200      	movs	r2, #0
 800a7b2:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800a7b4:	4b0c      	ldr	r3, [pc, #48]	@ (800a7e8 <MX_TIM16_Init+0x58>)
 800a7b6:	2200      	movs	r2, #0
 800a7b8:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a7ba:	4b0b      	ldr	r3, [pc, #44]	@ (800a7e8 <MX_TIM16_Init+0x58>)
 800a7bc:	2200      	movs	r2, #0
 800a7be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800a7c0:	4809      	ldr	r0, [pc, #36]	@ (800a7e8 <MX_TIM16_Init+0x58>)
 800a7c2:	f003 ff23 	bl	800e60c <HAL_TIM_Base_Init>
 800a7c6:	4603      	mov	r3, r0
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d001      	beq.n	800a7d0 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 800a7cc:	f7fe fe7e 	bl	80094cc <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim16, TIM_OPMODE_SINGLE) != HAL_OK)
 800a7d0:	2108      	movs	r1, #8
 800a7d2:	4805      	ldr	r0, [pc, #20]	@ (800a7e8 <MX_TIM16_Init+0x58>)
 800a7d4:	f004 f9dc 	bl	800eb90 <HAL_TIM_OnePulse_Init>
 800a7d8:	4603      	mov	r3, r0
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d001      	beq.n	800a7e2 <MX_TIM16_Init+0x52>
  {
    Error_Handler();
 800a7de:	f7fe fe75 	bl	80094cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800a7e2:	bf00      	nop
 800a7e4:	bd80      	pop	{r7, pc}
 800a7e6:	bf00      	nop
 800a7e8:	20002358 	.word	0x20002358
 800a7ec:	40014400 	.word	0x40014400

0800a7f0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800a7f0:	b580      	push	{r7, lr}
 800a7f2:	b084      	sub	sp, #16
 800a7f4:	af00      	add	r7, sp, #0
 800a7f6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	4a0d      	ldr	r2, [pc, #52]	@ (800a834 <HAL_TIM_PWM_MspInit+0x44>)
 800a7fe:	4293      	cmp	r3, r2
 800a800:	d113      	bne.n	800a82a <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800a802:	4b0d      	ldr	r3, [pc, #52]	@ (800a838 <HAL_TIM_PWM_MspInit+0x48>)
 800a804:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a806:	4a0c      	ldr	r2, [pc, #48]	@ (800a838 <HAL_TIM_PWM_MspInit+0x48>)
 800a808:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800a80c:	6613      	str	r3, [r2, #96]	@ 0x60
 800a80e:	4b0a      	ldr	r3, [pc, #40]	@ (800a838 <HAL_TIM_PWM_MspInit+0x48>)
 800a810:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a812:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a816:	60fb      	str	r3, [r7, #12]
 800a818:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800a81a:	2200      	movs	r2, #0
 800a81c:	2100      	movs	r1, #0
 800a81e:	2019      	movs	r0, #25
 800a820:	f002 f979 	bl	800cb16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800a824:	2019      	movs	r0, #25
 800a826:	f002 f990 	bl	800cb4a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800a82a:	bf00      	nop
 800a82c:	3710      	adds	r7, #16
 800a82e:	46bd      	mov	sp, r7
 800a830:	bd80      	pop	{r7, pc}
 800a832:	bf00      	nop
 800a834:	40012c00 	.word	0x40012c00
 800a838:	40021000 	.word	0x40021000

0800a83c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800a83c:	b580      	push	{r7, lr}
 800a83e:	b086      	sub	sp, #24
 800a840:	af00      	add	r7, sp, #0
 800a842:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a84c:	d114      	bne.n	800a878 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800a84e:	4b22      	ldr	r3, [pc, #136]	@ (800a8d8 <HAL_TIM_Base_MspInit+0x9c>)
 800a850:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a852:	4a21      	ldr	r2, [pc, #132]	@ (800a8d8 <HAL_TIM_Base_MspInit+0x9c>)
 800a854:	f043 0301 	orr.w	r3, r3, #1
 800a858:	6593      	str	r3, [r2, #88]	@ 0x58
 800a85a:	4b1f      	ldr	r3, [pc, #124]	@ (800a8d8 <HAL_TIM_Base_MspInit+0x9c>)
 800a85c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a85e:	f003 0301 	and.w	r3, r3, #1
 800a862:	617b      	str	r3, [r7, #20]
 800a864:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800a866:	2200      	movs	r2, #0
 800a868:	2100      	movs	r1, #0
 800a86a:	201c      	movs	r0, #28
 800a86c:	f002 f953 	bl	800cb16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800a870:	201c      	movs	r0, #28
 800a872:	f002 f96a 	bl	800cb4a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 800a876:	e02a      	b.n	800a8ce <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM8)
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	4a17      	ldr	r2, [pc, #92]	@ (800a8dc <HAL_TIM_Base_MspInit+0xa0>)
 800a87e:	4293      	cmp	r3, r2
 800a880:	d10c      	bne.n	800a89c <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800a882:	4b15      	ldr	r3, [pc, #84]	@ (800a8d8 <HAL_TIM_Base_MspInit+0x9c>)
 800a884:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a886:	4a14      	ldr	r2, [pc, #80]	@ (800a8d8 <HAL_TIM_Base_MspInit+0x9c>)
 800a888:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800a88c:	6613      	str	r3, [r2, #96]	@ 0x60
 800a88e:	4b12      	ldr	r3, [pc, #72]	@ (800a8d8 <HAL_TIM_Base_MspInit+0x9c>)
 800a890:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a892:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a896:	613b      	str	r3, [r7, #16]
 800a898:	693b      	ldr	r3, [r7, #16]
}
 800a89a:	e018      	b.n	800a8ce <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM16)
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	4a0f      	ldr	r2, [pc, #60]	@ (800a8e0 <HAL_TIM_Base_MspInit+0xa4>)
 800a8a2:	4293      	cmp	r3, r2
 800a8a4:	d113      	bne.n	800a8ce <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM16_CLK_ENABLE();
 800a8a6:	4b0c      	ldr	r3, [pc, #48]	@ (800a8d8 <HAL_TIM_Base_MspInit+0x9c>)
 800a8a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a8aa:	4a0b      	ldr	r2, [pc, #44]	@ (800a8d8 <HAL_TIM_Base_MspInit+0x9c>)
 800a8ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a8b0:	6613      	str	r3, [r2, #96]	@ 0x60
 800a8b2:	4b09      	ldr	r3, [pc, #36]	@ (800a8d8 <HAL_TIM_Base_MspInit+0x9c>)
 800a8b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a8b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a8ba:	60fb      	str	r3, [r7, #12]
 800a8bc:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800a8be:	2200      	movs	r2, #0
 800a8c0:	2100      	movs	r1, #0
 800a8c2:	2019      	movs	r0, #25
 800a8c4:	f002 f927 	bl	800cb16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800a8c8:	2019      	movs	r0, #25
 800a8ca:	f002 f93e 	bl	800cb4a <HAL_NVIC_EnableIRQ>
}
 800a8ce:	bf00      	nop
 800a8d0:	3718      	adds	r7, #24
 800a8d2:	46bd      	mov	sp, r7
 800a8d4:	bd80      	pop	{r7, pc}
 800a8d6:	bf00      	nop
 800a8d8:	40021000 	.word	0x40021000
 800a8dc:	40013400 	.word	0x40013400
 800a8e0:	40014400 	.word	0x40014400

0800a8e4 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 800a8e4:	b580      	push	{r7, lr}
 800a8e6:	b08e      	sub	sp, #56	@ 0x38
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a8ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a8f0:	2200      	movs	r2, #0
 800a8f2:	601a      	str	r2, [r3, #0]
 800a8f4:	605a      	str	r2, [r3, #4]
 800a8f6:	609a      	str	r2, [r3, #8]
 800a8f8:	60da      	str	r2, [r3, #12]
 800a8fa:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	4a4f      	ldr	r2, [pc, #316]	@ (800aa40 <HAL_TIM_Encoder_MspInit+0x15c>)
 800a902:	4293      	cmp	r3, r2
 800a904:	d131      	bne.n	800a96a <HAL_TIM_Encoder_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800a906:	4b4f      	ldr	r3, [pc, #316]	@ (800aa44 <HAL_TIM_Encoder_MspInit+0x160>)
 800a908:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a90a:	4a4e      	ldr	r2, [pc, #312]	@ (800aa44 <HAL_TIM_Encoder_MspInit+0x160>)
 800a90c:	f043 0302 	orr.w	r3, r3, #2
 800a910:	6593      	str	r3, [r2, #88]	@ 0x58
 800a912:	4b4c      	ldr	r3, [pc, #304]	@ (800aa44 <HAL_TIM_Encoder_MspInit+0x160>)
 800a914:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a916:	f003 0302 	and.w	r3, r3, #2
 800a91a:	623b      	str	r3, [r7, #32]
 800a91c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a91e:	4b49      	ldr	r3, [pc, #292]	@ (800aa44 <HAL_TIM_Encoder_MspInit+0x160>)
 800a920:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a922:	4a48      	ldr	r2, [pc, #288]	@ (800aa44 <HAL_TIM_Encoder_MspInit+0x160>)
 800a924:	f043 0301 	orr.w	r3, r3, #1
 800a928:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a92a:	4b46      	ldr	r3, [pc, #280]	@ (800aa44 <HAL_TIM_Encoder_MspInit+0x160>)
 800a92c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a92e:	f003 0301 	and.w	r3, r3, #1
 800a932:	61fb      	str	r3, [r7, #28]
 800a934:	69fb      	ldr	r3, [r7, #28]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800a936:	23c0      	movs	r3, #192	@ 0xc0
 800a938:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a93a:	2302      	movs	r3, #2
 800a93c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a93e:	2300      	movs	r3, #0
 800a940:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a942:	2300      	movs	r3, #0
 800a944:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800a946:	2302      	movs	r3, #2
 800a948:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a94a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a94e:	4619      	mov	r1, r3
 800a950:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a954:	f002 fc46 	bl	800d1e4 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800a958:	2200      	movs	r2, #0
 800a95a:	2100      	movs	r1, #0
 800a95c:	201d      	movs	r0, #29
 800a95e:	f002 f8da 	bl	800cb16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800a962:	201d      	movs	r0, #29
 800a964:	f002 f8f1 	bl	800cb4a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 800a968:	e065      	b.n	800aa36 <HAL_TIM_Encoder_MspInit+0x152>
  else if(tim_encoderHandle->Instance==TIM4)
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	4a36      	ldr	r2, [pc, #216]	@ (800aa48 <HAL_TIM_Encoder_MspInit+0x164>)
 800a970:	4293      	cmp	r3, r2
 800a972:	d132      	bne.n	800a9da <HAL_TIM_Encoder_MspInit+0xf6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800a974:	4b33      	ldr	r3, [pc, #204]	@ (800aa44 <HAL_TIM_Encoder_MspInit+0x160>)
 800a976:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a978:	4a32      	ldr	r2, [pc, #200]	@ (800aa44 <HAL_TIM_Encoder_MspInit+0x160>)
 800a97a:	f043 0304 	orr.w	r3, r3, #4
 800a97e:	6593      	str	r3, [r2, #88]	@ 0x58
 800a980:	4b30      	ldr	r3, [pc, #192]	@ (800aa44 <HAL_TIM_Encoder_MspInit+0x160>)
 800a982:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a984:	f003 0304 	and.w	r3, r3, #4
 800a988:	61bb      	str	r3, [r7, #24]
 800a98a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a98c:	4b2d      	ldr	r3, [pc, #180]	@ (800aa44 <HAL_TIM_Encoder_MspInit+0x160>)
 800a98e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a990:	4a2c      	ldr	r2, [pc, #176]	@ (800aa44 <HAL_TIM_Encoder_MspInit+0x160>)
 800a992:	f043 0301 	orr.w	r3, r3, #1
 800a996:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a998:	4b2a      	ldr	r3, [pc, #168]	@ (800aa44 <HAL_TIM_Encoder_MspInit+0x160>)
 800a99a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a99c:	f003 0301 	and.w	r3, r3, #1
 800a9a0:	617b      	str	r3, [r7, #20]
 800a9a2:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800a9a4:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800a9a8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a9aa:	2302      	movs	r3, #2
 800a9ac:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a9b2:	2300      	movs	r3, #0
 800a9b4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 800a9b6:	230a      	movs	r3, #10
 800a9b8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a9ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a9be:	4619      	mov	r1, r3
 800a9c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a9c4:	f002 fc0e 	bl	800d1e4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800a9c8:	2200      	movs	r2, #0
 800a9ca:	2100      	movs	r1, #0
 800a9cc:	201e      	movs	r0, #30
 800a9ce:	f002 f8a2 	bl	800cb16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800a9d2:	201e      	movs	r0, #30
 800a9d4:	f002 f8b9 	bl	800cb4a <HAL_NVIC_EnableIRQ>
}
 800a9d8:	e02d      	b.n	800aa36 <HAL_TIM_Encoder_MspInit+0x152>
  else if(tim_encoderHandle->Instance==TIM5)
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	4a1b      	ldr	r2, [pc, #108]	@ (800aa4c <HAL_TIM_Encoder_MspInit+0x168>)
 800a9e0:	4293      	cmp	r3, r2
 800a9e2:	d128      	bne.n	800aa36 <HAL_TIM_Encoder_MspInit+0x152>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800a9e4:	4b17      	ldr	r3, [pc, #92]	@ (800aa44 <HAL_TIM_Encoder_MspInit+0x160>)
 800a9e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a9e8:	4a16      	ldr	r2, [pc, #88]	@ (800aa44 <HAL_TIM_Encoder_MspInit+0x160>)
 800a9ea:	f043 0308 	orr.w	r3, r3, #8
 800a9ee:	6593      	str	r3, [r2, #88]	@ 0x58
 800a9f0:	4b14      	ldr	r3, [pc, #80]	@ (800aa44 <HAL_TIM_Encoder_MspInit+0x160>)
 800a9f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a9f4:	f003 0308 	and.w	r3, r3, #8
 800a9f8:	613b      	str	r3, [r7, #16]
 800a9fa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a9fc:	4b11      	ldr	r3, [pc, #68]	@ (800aa44 <HAL_TIM_Encoder_MspInit+0x160>)
 800a9fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aa00:	4a10      	ldr	r2, [pc, #64]	@ (800aa44 <HAL_TIM_Encoder_MspInit+0x160>)
 800aa02:	f043 0301 	orr.w	r3, r3, #1
 800aa06:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800aa08:	4b0e      	ldr	r3, [pc, #56]	@ (800aa44 <HAL_TIM_Encoder_MspInit+0x160>)
 800aa0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aa0c:	f003 0301 	and.w	r3, r3, #1
 800aa10:	60fb      	str	r3, [r7, #12]
 800aa12:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800aa14:	2303      	movs	r3, #3
 800aa16:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aa18:	2302      	movs	r3, #2
 800aa1a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aa1c:	2300      	movs	r3, #0
 800aa1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800aa20:	2300      	movs	r3, #0
 800aa22:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800aa24:	2302      	movs	r3, #2
 800aa26:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800aa28:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800aa2c:	4619      	mov	r1, r3
 800aa2e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800aa32:	f002 fbd7 	bl	800d1e4 <HAL_GPIO_Init>
}
 800aa36:	bf00      	nop
 800aa38:	3738      	adds	r7, #56	@ 0x38
 800aa3a:	46bd      	mov	sp, r7
 800aa3c:	bd80      	pop	{r7, pc}
 800aa3e:	bf00      	nop
 800aa40:	40000400 	.word	0x40000400
 800aa44:	40021000 	.word	0x40021000
 800aa48:	40000800 	.word	0x40000800
 800aa4c:	40000c00 	.word	0x40000c00

0800aa50 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800aa50:	b580      	push	{r7, lr}
 800aa52:	b08a      	sub	sp, #40	@ 0x28
 800aa54:	af00      	add	r7, sp, #0
 800aa56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800aa58:	f107 0314 	add.w	r3, r7, #20
 800aa5c:	2200      	movs	r2, #0
 800aa5e:	601a      	str	r2, [r3, #0]
 800aa60:	605a      	str	r2, [r3, #4]
 800aa62:	609a      	str	r2, [r3, #8]
 800aa64:	60da      	str	r2, [r3, #12]
 800aa66:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	4a22      	ldr	r2, [pc, #136]	@ (800aaf8 <HAL_TIM_MspPostInit+0xa8>)
 800aa6e:	4293      	cmp	r3, r2
 800aa70:	d11c      	bne.n	800aaac <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800aa72:	4b22      	ldr	r3, [pc, #136]	@ (800aafc <HAL_TIM_MspPostInit+0xac>)
 800aa74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aa76:	4a21      	ldr	r2, [pc, #132]	@ (800aafc <HAL_TIM_MspPostInit+0xac>)
 800aa78:	f043 0304 	orr.w	r3, r3, #4
 800aa7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800aa7e:	4b1f      	ldr	r3, [pc, #124]	@ (800aafc <HAL_TIM_MspPostInit+0xac>)
 800aa80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aa82:	f003 0304 	and.w	r3, r3, #4
 800aa86:	613b      	str	r3, [r7, #16]
 800aa88:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PC3     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800aa8a:	2308      	movs	r3, #8
 800aa8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aa8e:	2302      	movs	r3, #2
 800aa90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aa92:	2300      	movs	r3, #0
 800aa94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800aa96:	2300      	movs	r3, #0
 800aa98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800aa9a:	2302      	movs	r3, #2
 800aa9c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800aa9e:	f107 0314 	add.w	r3, r7, #20
 800aaa2:	4619      	mov	r1, r3
 800aaa4:	4816      	ldr	r0, [pc, #88]	@ (800ab00 <HAL_TIM_MspPostInit+0xb0>)
 800aaa6:	f002 fb9d 	bl	800d1e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800aaaa:	e020      	b.n	800aaee <HAL_TIM_MspPostInit+0x9e>
  else if(timHandle->Instance==TIM8)
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	4a14      	ldr	r2, [pc, #80]	@ (800ab04 <HAL_TIM_MspPostInit+0xb4>)
 800aab2:	4293      	cmp	r3, r2
 800aab4:	d11b      	bne.n	800aaee <HAL_TIM_MspPostInit+0x9e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800aab6:	4b11      	ldr	r3, [pc, #68]	@ (800aafc <HAL_TIM_MspPostInit+0xac>)
 800aab8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aaba:	4a10      	ldr	r2, [pc, #64]	@ (800aafc <HAL_TIM_MspPostInit+0xac>)
 800aabc:	f043 0304 	orr.w	r3, r3, #4
 800aac0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800aac2:	4b0e      	ldr	r3, [pc, #56]	@ (800aafc <HAL_TIM_MspPostInit+0xac>)
 800aac4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aac6:	f003 0304 	and.w	r3, r3, #4
 800aaca:	60fb      	str	r3, [r7, #12]
 800aacc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800aace:	23c0      	movs	r3, #192	@ 0xc0
 800aad0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aad2:	2302      	movs	r3, #2
 800aad4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aad6:	2300      	movs	r3, #0
 800aad8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800aada:	2300      	movs	r3, #0
 800aadc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 800aade:	2304      	movs	r3, #4
 800aae0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800aae2:	f107 0314 	add.w	r3, r7, #20
 800aae6:	4619      	mov	r1, r3
 800aae8:	4805      	ldr	r0, [pc, #20]	@ (800ab00 <HAL_TIM_MspPostInit+0xb0>)
 800aaea:	f002 fb7b 	bl	800d1e4 <HAL_GPIO_Init>
}
 800aaee:	bf00      	nop
 800aaf0:	3728      	adds	r7, #40	@ 0x28
 800aaf2:	46bd      	mov	sp, r7
 800aaf4:	bd80      	pop	{r7, pc}
 800aaf6:	bf00      	nop
 800aaf8:	40012c00 	.word	0x40012c00
 800aafc:	40021000 	.word	0x40021000
 800ab00:	48000800 	.word	0x48000800
 800ab04:	40013400 	.word	0x40013400

0800ab08 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 800ab08:	b580      	push	{r7, lr}
 800ab0a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800ab0c:	4b20      	ldr	r3, [pc, #128]	@ (800ab90 <MX_LPUART1_UART_Init+0x88>)
 800ab0e:	4a21      	ldr	r2, [pc, #132]	@ (800ab94 <MX_LPUART1_UART_Init+0x8c>)
 800ab10:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 2000000;
 800ab12:	4b1f      	ldr	r3, [pc, #124]	@ (800ab90 <MX_LPUART1_UART_Init+0x88>)
 800ab14:	4a20      	ldr	r2, [pc, #128]	@ (800ab98 <MX_LPUART1_UART_Init+0x90>)
 800ab16:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800ab18:	4b1d      	ldr	r3, [pc, #116]	@ (800ab90 <MX_LPUART1_UART_Init+0x88>)
 800ab1a:	2200      	movs	r2, #0
 800ab1c:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800ab1e:	4b1c      	ldr	r3, [pc, #112]	@ (800ab90 <MX_LPUART1_UART_Init+0x88>)
 800ab20:	2200      	movs	r2, #0
 800ab22:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800ab24:	4b1a      	ldr	r3, [pc, #104]	@ (800ab90 <MX_LPUART1_UART_Init+0x88>)
 800ab26:	2200      	movs	r2, #0
 800ab28:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800ab2a:	4b19      	ldr	r3, [pc, #100]	@ (800ab90 <MX_LPUART1_UART_Init+0x88>)
 800ab2c:	220c      	movs	r2, #12
 800ab2e:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800ab30:	4b17      	ldr	r3, [pc, #92]	@ (800ab90 <MX_LPUART1_UART_Init+0x88>)
 800ab32:	2200      	movs	r2, #0
 800ab34:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800ab36:	4b16      	ldr	r3, [pc, #88]	@ (800ab90 <MX_LPUART1_UART_Init+0x88>)
 800ab38:	2200      	movs	r2, #0
 800ab3a:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800ab3c:	4b14      	ldr	r3, [pc, #80]	@ (800ab90 <MX_LPUART1_UART_Init+0x88>)
 800ab3e:	2200      	movs	r2, #0
 800ab40:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800ab42:	4b13      	ldr	r3, [pc, #76]	@ (800ab90 <MX_LPUART1_UART_Init+0x88>)
 800ab44:	2200      	movs	r2, #0
 800ab46:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800ab48:	4811      	ldr	r0, [pc, #68]	@ (800ab90 <MX_LPUART1_UART_Init+0x88>)
 800ab4a:	f005 fe47 	bl	80107dc <HAL_UART_Init>
 800ab4e:	4603      	mov	r3, r0
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d001      	beq.n	800ab58 <MX_LPUART1_UART_Init+0x50>
  {
    Error_Handler();
 800ab54:	f7fe fcba 	bl	80094cc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800ab58:	2100      	movs	r1, #0
 800ab5a:	480d      	ldr	r0, [pc, #52]	@ (800ab90 <MX_LPUART1_UART_Init+0x88>)
 800ab5c:	f007 fc83 	bl	8012466 <HAL_UARTEx_SetTxFifoThreshold>
 800ab60:	4603      	mov	r3, r0
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d001      	beq.n	800ab6a <MX_LPUART1_UART_Init+0x62>
  {
    Error_Handler();
 800ab66:	f7fe fcb1 	bl	80094cc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800ab6a:	2100      	movs	r1, #0
 800ab6c:	4808      	ldr	r0, [pc, #32]	@ (800ab90 <MX_LPUART1_UART_Init+0x88>)
 800ab6e:	f007 fcb8 	bl	80124e2 <HAL_UARTEx_SetRxFifoThreshold>
 800ab72:	4603      	mov	r3, r0
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d001      	beq.n	800ab7c <MX_LPUART1_UART_Init+0x74>
  {
    Error_Handler();
 800ab78:	f7fe fca8 	bl	80094cc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800ab7c:	4804      	ldr	r0, [pc, #16]	@ (800ab90 <MX_LPUART1_UART_Init+0x88>)
 800ab7e:	f007 fc39 	bl	80123f4 <HAL_UARTEx_DisableFifoMode>
 800ab82:	4603      	mov	r3, r0
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d001      	beq.n	800ab8c <MX_LPUART1_UART_Init+0x84>
  {
    Error_Handler();
 800ab88:	f7fe fca0 	bl	80094cc <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800ab8c:	bf00      	nop
 800ab8e:	bd80      	pop	{r7, pc}
 800ab90:	20002424 	.word	0x20002424
 800ab94:	40008000 	.word	0x40008000
 800ab98:	001e8480 	.word	0x001e8480

0800ab9c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800ab9c:	b580      	push	{r7, lr}
 800ab9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800aba0:	4b23      	ldr	r3, [pc, #140]	@ (800ac30 <MX_USART2_UART_Init+0x94>)
 800aba2:	4a24      	ldr	r2, [pc, #144]	@ (800ac34 <MX_USART2_UART_Init+0x98>)
 800aba4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800aba6:	4b22      	ldr	r3, [pc, #136]	@ (800ac30 <MX_USART2_UART_Init+0x94>)
 800aba8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800abac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 800abae:	4b20      	ldr	r3, [pc, #128]	@ (800ac30 <MX_USART2_UART_Init+0x94>)
 800abb0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800abb4:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800abb6:	4b1e      	ldr	r3, [pc, #120]	@ (800ac30 <MX_USART2_UART_Init+0x94>)
 800abb8:	2200      	movs	r2, #0
 800abba:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 800abbc:	4b1c      	ldr	r3, [pc, #112]	@ (800ac30 <MX_USART2_UART_Init+0x94>)
 800abbe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800abc2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800abc4:	4b1a      	ldr	r3, [pc, #104]	@ (800ac30 <MX_USART2_UART_Init+0x94>)
 800abc6:	220c      	movs	r2, #12
 800abc8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800abca:	4b19      	ldr	r3, [pc, #100]	@ (800ac30 <MX_USART2_UART_Init+0x94>)
 800abcc:	2200      	movs	r2, #0
 800abce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800abd0:	4b17      	ldr	r3, [pc, #92]	@ (800ac30 <MX_USART2_UART_Init+0x94>)
 800abd2:	2200      	movs	r2, #0
 800abd4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800abd6:	4b16      	ldr	r3, [pc, #88]	@ (800ac30 <MX_USART2_UART_Init+0x94>)
 800abd8:	2200      	movs	r2, #0
 800abda:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800abdc:	4b14      	ldr	r3, [pc, #80]	@ (800ac30 <MX_USART2_UART_Init+0x94>)
 800abde:	2200      	movs	r2, #0
 800abe0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800abe2:	4b13      	ldr	r3, [pc, #76]	@ (800ac30 <MX_USART2_UART_Init+0x94>)
 800abe4:	2200      	movs	r2, #0
 800abe6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800abe8:	4811      	ldr	r0, [pc, #68]	@ (800ac30 <MX_USART2_UART_Init+0x94>)
 800abea:	f005 fdf7 	bl	80107dc <HAL_UART_Init>
 800abee:	4603      	mov	r3, r0
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d001      	beq.n	800abf8 <MX_USART2_UART_Init+0x5c>
  {
    Error_Handler();
 800abf4:	f7fe fc6a 	bl	80094cc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800abf8:	2100      	movs	r1, #0
 800abfa:	480d      	ldr	r0, [pc, #52]	@ (800ac30 <MX_USART2_UART_Init+0x94>)
 800abfc:	f007 fc33 	bl	8012466 <HAL_UARTEx_SetTxFifoThreshold>
 800ac00:	4603      	mov	r3, r0
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d001      	beq.n	800ac0a <MX_USART2_UART_Init+0x6e>
  {
    Error_Handler();
 800ac06:	f7fe fc61 	bl	80094cc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800ac0a:	2100      	movs	r1, #0
 800ac0c:	4808      	ldr	r0, [pc, #32]	@ (800ac30 <MX_USART2_UART_Init+0x94>)
 800ac0e:	f007 fc68 	bl	80124e2 <HAL_UARTEx_SetRxFifoThreshold>
 800ac12:	4603      	mov	r3, r0
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d001      	beq.n	800ac1c <MX_USART2_UART_Init+0x80>
  {
    Error_Handler();
 800ac18:	f7fe fc58 	bl	80094cc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800ac1c:	4804      	ldr	r0, [pc, #16]	@ (800ac30 <MX_USART2_UART_Init+0x94>)
 800ac1e:	f007 fbe9 	bl	80123f4 <HAL_UARTEx_DisableFifoMode>
 800ac22:	4603      	mov	r3, r0
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d001      	beq.n	800ac2c <MX_USART2_UART_Init+0x90>
  {
    Error_Handler();
 800ac28:	f7fe fc50 	bl	80094cc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800ac2c:	bf00      	nop
 800ac2e:	bd80      	pop	{r7, pc}
 800ac30:	200024f0 	.word	0x200024f0
 800ac34:	40004400 	.word	0x40004400

0800ac38 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800ac38:	b580      	push	{r7, lr}
 800ac3a:	b0a0      	sub	sp, #128	@ 0x80
 800ac3c:	af00      	add	r7, sp, #0
 800ac3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ac40:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800ac44:	2200      	movs	r2, #0
 800ac46:	601a      	str	r2, [r3, #0]
 800ac48:	605a      	str	r2, [r3, #4]
 800ac4a:	609a      	str	r2, [r3, #8]
 800ac4c:	60da      	str	r2, [r3, #12]
 800ac4e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800ac50:	f107 0318 	add.w	r3, r7, #24
 800ac54:	2254      	movs	r2, #84	@ 0x54
 800ac56:	2100      	movs	r1, #0
 800ac58:	4618      	mov	r0, r3
 800ac5a:	f008 fa7b 	bl	8013154 <memset>
  if(uartHandle->Instance==LPUART1)
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	4a99      	ldr	r2, [pc, #612]	@ (800aec8 <HAL_UART_MspInit+0x290>)
 800ac64:	4293      	cmp	r3, r2
 800ac66:	f040 8093 	bne.w	800ad90 <HAL_UART_MspInit+0x158>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800ac6a:	2320      	movs	r3, #32
 800ac6c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800ac6e:	2300      	movs	r3, #0
 800ac70:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800ac72:	f107 0318 	add.w	r3, r7, #24
 800ac76:	4618      	mov	r0, r3
 800ac78:	f003 fa7a 	bl	800e170 <HAL_RCCEx_PeriphCLKConfig>
 800ac7c:	4603      	mov	r3, r0
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d001      	beq.n	800ac86 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800ac82:	f7fe fc23 	bl	80094cc <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800ac86:	4b91      	ldr	r3, [pc, #580]	@ (800aecc <HAL_UART_MspInit+0x294>)
 800ac88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ac8a:	4a90      	ldr	r2, [pc, #576]	@ (800aecc <HAL_UART_MspInit+0x294>)
 800ac8c:	f043 0301 	orr.w	r3, r3, #1
 800ac90:	65d3      	str	r3, [r2, #92]	@ 0x5c
 800ac92:	4b8e      	ldr	r3, [pc, #568]	@ (800aecc <HAL_UART_MspInit+0x294>)
 800ac94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ac96:	f003 0301 	and.w	r3, r3, #1
 800ac9a:	617b      	str	r3, [r7, #20]
 800ac9c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ac9e:	4b8b      	ldr	r3, [pc, #556]	@ (800aecc <HAL_UART_MspInit+0x294>)
 800aca0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aca2:	4a8a      	ldr	r2, [pc, #552]	@ (800aecc <HAL_UART_MspInit+0x294>)
 800aca4:	f043 0302 	orr.w	r3, r3, #2
 800aca8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800acaa:	4b88      	ldr	r3, [pc, #544]	@ (800aecc <HAL_UART_MspInit+0x294>)
 800acac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800acae:	f003 0302 	and.w	r3, r3, #2
 800acb2:	613b      	str	r3, [r7, #16]
 800acb4:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PB10     ------> LPUART1_RX
    PB11     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800acb6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800acba:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800acbc:	2302      	movs	r3, #2
 800acbe:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800acc0:	2300      	movs	r3, #0
 800acc2:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800acc4:	2300      	movs	r3, #0
 800acc6:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800acc8:	2308      	movs	r3, #8
 800acca:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800accc:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800acd0:	4619      	mov	r1, r3
 800acd2:	487f      	ldr	r0, [pc, #508]	@ (800aed0 <HAL_UART_MspInit+0x298>)
 800acd4:	f002 fa86 	bl	800d1e4 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel4;
 800acd8:	4b7e      	ldr	r3, [pc, #504]	@ (800aed4 <HAL_UART_MspInit+0x29c>)
 800acda:	4a7f      	ldr	r2, [pc, #508]	@ (800aed8 <HAL_UART_MspInit+0x2a0>)
 800acdc:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 800acde:	4b7d      	ldr	r3, [pc, #500]	@ (800aed4 <HAL_UART_MspInit+0x29c>)
 800ace0:	2222      	movs	r2, #34	@ 0x22
 800ace2:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800ace4:	4b7b      	ldr	r3, [pc, #492]	@ (800aed4 <HAL_UART_MspInit+0x29c>)
 800ace6:	2200      	movs	r2, #0
 800ace8:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800acea:	4b7a      	ldr	r3, [pc, #488]	@ (800aed4 <HAL_UART_MspInit+0x29c>)
 800acec:	2200      	movs	r2, #0
 800acee:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800acf0:	4b78      	ldr	r3, [pc, #480]	@ (800aed4 <HAL_UART_MspInit+0x29c>)
 800acf2:	2280      	movs	r2, #128	@ 0x80
 800acf4:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800acf6:	4b77      	ldr	r3, [pc, #476]	@ (800aed4 <HAL_UART_MspInit+0x29c>)
 800acf8:	2200      	movs	r2, #0
 800acfa:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800acfc:	4b75      	ldr	r3, [pc, #468]	@ (800aed4 <HAL_UART_MspInit+0x29c>)
 800acfe:	2200      	movs	r2, #0
 800ad00:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 800ad02:	4b74      	ldr	r3, [pc, #464]	@ (800aed4 <HAL_UART_MspInit+0x29c>)
 800ad04:	2200      	movs	r2, #0
 800ad06:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800ad08:	4b72      	ldr	r3, [pc, #456]	@ (800aed4 <HAL_UART_MspInit+0x29c>)
 800ad0a:	2200      	movs	r2, #0
 800ad0c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 800ad0e:	4871      	ldr	r0, [pc, #452]	@ (800aed4 <HAL_UART_MspInit+0x29c>)
 800ad10:	f001 ff36 	bl	800cb80 <HAL_DMA_Init>
 800ad14:	4603      	mov	r3, r0
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d001      	beq.n	800ad1e <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 800ad1a:	f7fe fbd7 	bl	80094cc <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	4a6c      	ldr	r2, [pc, #432]	@ (800aed4 <HAL_UART_MspInit+0x29c>)
 800ad22:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800ad26:	4a6b      	ldr	r2, [pc, #428]	@ (800aed4 <HAL_UART_MspInit+0x29c>)
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel5;
 800ad2c:	4b6b      	ldr	r3, [pc, #428]	@ (800aedc <HAL_UART_MspInit+0x2a4>)
 800ad2e:	4a6c      	ldr	r2, [pc, #432]	@ (800aee0 <HAL_UART_MspInit+0x2a8>)
 800ad30:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 800ad32:	4b6a      	ldr	r3, [pc, #424]	@ (800aedc <HAL_UART_MspInit+0x2a4>)
 800ad34:	2223      	movs	r2, #35	@ 0x23
 800ad36:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800ad38:	4b68      	ldr	r3, [pc, #416]	@ (800aedc <HAL_UART_MspInit+0x2a4>)
 800ad3a:	2210      	movs	r2, #16
 800ad3c:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800ad3e:	4b67      	ldr	r3, [pc, #412]	@ (800aedc <HAL_UART_MspInit+0x2a4>)
 800ad40:	2200      	movs	r2, #0
 800ad42:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800ad44:	4b65      	ldr	r3, [pc, #404]	@ (800aedc <HAL_UART_MspInit+0x2a4>)
 800ad46:	2280      	movs	r2, #128	@ 0x80
 800ad48:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800ad4a:	4b64      	ldr	r3, [pc, #400]	@ (800aedc <HAL_UART_MspInit+0x2a4>)
 800ad4c:	2200      	movs	r2, #0
 800ad4e:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800ad50:	4b62      	ldr	r3, [pc, #392]	@ (800aedc <HAL_UART_MspInit+0x2a4>)
 800ad52:	2200      	movs	r2, #0
 800ad54:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 800ad56:	4b61      	ldr	r3, [pc, #388]	@ (800aedc <HAL_UART_MspInit+0x2a4>)
 800ad58:	2200      	movs	r2, #0
 800ad5a:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800ad5c:	4b5f      	ldr	r3, [pc, #380]	@ (800aedc <HAL_UART_MspInit+0x2a4>)
 800ad5e:	2200      	movs	r2, #0
 800ad60:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 800ad62:	485e      	ldr	r0, [pc, #376]	@ (800aedc <HAL_UART_MspInit+0x2a4>)
 800ad64:	f001 ff0c 	bl	800cb80 <HAL_DMA_Init>
 800ad68:	4603      	mov	r3, r0
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d001      	beq.n	800ad72 <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 800ad6e:	f7fe fbad 	bl	80094cc <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	4a59      	ldr	r2, [pc, #356]	@ (800aedc <HAL_UART_MspInit+0x2a4>)
 800ad76:	67da      	str	r2, [r3, #124]	@ 0x7c
 800ad78:	4a58      	ldr	r2, [pc, #352]	@ (800aedc <HAL_UART_MspInit+0x2a4>)
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 800ad7e:	2200      	movs	r2, #0
 800ad80:	2100      	movs	r1, #0
 800ad82:	205b      	movs	r0, #91	@ 0x5b
 800ad84:	f001 fec7 	bl	800cb16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 800ad88:	205b      	movs	r0, #91	@ 0x5b
 800ad8a:	f001 fede 	bl	800cb4a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800ad8e:	e097      	b.n	800aec0 <HAL_UART_MspInit+0x288>
  else if(uartHandle->Instance==USART2)
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	4a53      	ldr	r2, [pc, #332]	@ (800aee4 <HAL_UART_MspInit+0x2ac>)
 800ad96:	4293      	cmp	r3, r2
 800ad98:	f040 8092 	bne.w	800aec0 <HAL_UART_MspInit+0x288>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800ad9c:	2302      	movs	r3, #2
 800ad9e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800ada0:	2300      	movs	r3, #0
 800ada2:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800ada4:	f107 0318 	add.w	r3, r7, #24
 800ada8:	4618      	mov	r0, r3
 800adaa:	f003 f9e1 	bl	800e170 <HAL_RCCEx_PeriphCLKConfig>
 800adae:	4603      	mov	r3, r0
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d001      	beq.n	800adb8 <HAL_UART_MspInit+0x180>
      Error_Handler();
 800adb4:	f7fe fb8a 	bl	80094cc <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800adb8:	4b44      	ldr	r3, [pc, #272]	@ (800aecc <HAL_UART_MspInit+0x294>)
 800adba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800adbc:	4a43      	ldr	r2, [pc, #268]	@ (800aecc <HAL_UART_MspInit+0x294>)
 800adbe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800adc2:	6593      	str	r3, [r2, #88]	@ 0x58
 800adc4:	4b41      	ldr	r3, [pc, #260]	@ (800aecc <HAL_UART_MspInit+0x294>)
 800adc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800adc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800adcc:	60fb      	str	r3, [r7, #12]
 800adce:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800add0:	4b3e      	ldr	r3, [pc, #248]	@ (800aecc <HAL_UART_MspInit+0x294>)
 800add2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800add4:	4a3d      	ldr	r2, [pc, #244]	@ (800aecc <HAL_UART_MspInit+0x294>)
 800add6:	f043 0301 	orr.w	r3, r3, #1
 800adda:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800addc:	4b3b      	ldr	r3, [pc, #236]	@ (800aecc <HAL_UART_MspInit+0x294>)
 800adde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ade0:	f003 0301 	and.w	r3, r3, #1
 800ade4:	60bb      	str	r3, [r7, #8]
 800ade6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800ade8:	230c      	movs	r3, #12
 800adea:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800adec:	2302      	movs	r3, #2
 800adee:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800adf0:	2300      	movs	r3, #0
 800adf2:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800adf4:	2300      	movs	r3, #0
 800adf6:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800adf8:	2307      	movs	r3, #7
 800adfa:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800adfc:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800ae00:	4619      	mov	r1, r3
 800ae02:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800ae06:	f002 f9ed 	bl	800d1e4 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel2;
 800ae0a:	4b37      	ldr	r3, [pc, #220]	@ (800aee8 <HAL_UART_MspInit+0x2b0>)
 800ae0c:	4a37      	ldr	r2, [pc, #220]	@ (800aeec <HAL_UART_MspInit+0x2b4>)
 800ae0e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 800ae10:	4b35      	ldr	r3, [pc, #212]	@ (800aee8 <HAL_UART_MspInit+0x2b0>)
 800ae12:	221a      	movs	r2, #26
 800ae14:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800ae16:	4b34      	ldr	r3, [pc, #208]	@ (800aee8 <HAL_UART_MspInit+0x2b0>)
 800ae18:	2200      	movs	r2, #0
 800ae1a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800ae1c:	4b32      	ldr	r3, [pc, #200]	@ (800aee8 <HAL_UART_MspInit+0x2b0>)
 800ae1e:	2200      	movs	r2, #0
 800ae20:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800ae22:	4b31      	ldr	r3, [pc, #196]	@ (800aee8 <HAL_UART_MspInit+0x2b0>)
 800ae24:	2280      	movs	r2, #128	@ 0x80
 800ae26:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800ae28:	4b2f      	ldr	r3, [pc, #188]	@ (800aee8 <HAL_UART_MspInit+0x2b0>)
 800ae2a:	2200      	movs	r2, #0
 800ae2c:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800ae2e:	4b2e      	ldr	r3, [pc, #184]	@ (800aee8 <HAL_UART_MspInit+0x2b0>)
 800ae30:	2200      	movs	r2, #0
 800ae32:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800ae34:	4b2c      	ldr	r3, [pc, #176]	@ (800aee8 <HAL_UART_MspInit+0x2b0>)
 800ae36:	2200      	movs	r2, #0
 800ae38:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800ae3a:	4b2b      	ldr	r3, [pc, #172]	@ (800aee8 <HAL_UART_MspInit+0x2b0>)
 800ae3c:	2200      	movs	r2, #0
 800ae3e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800ae40:	4829      	ldr	r0, [pc, #164]	@ (800aee8 <HAL_UART_MspInit+0x2b0>)
 800ae42:	f001 fe9d 	bl	800cb80 <HAL_DMA_Init>
 800ae46:	4603      	mov	r3, r0
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d001      	beq.n	800ae50 <HAL_UART_MspInit+0x218>
      Error_Handler();
 800ae4c:	f7fe fb3e 	bl	80094cc <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	4a25      	ldr	r2, [pc, #148]	@ (800aee8 <HAL_UART_MspInit+0x2b0>)
 800ae54:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800ae58:	4a23      	ldr	r2, [pc, #140]	@ (800aee8 <HAL_UART_MspInit+0x2b0>)
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_usart2_tx.Instance = DMA1_Channel3;
 800ae5e:	4b24      	ldr	r3, [pc, #144]	@ (800aef0 <HAL_UART_MspInit+0x2b8>)
 800ae60:	4a24      	ldr	r2, [pc, #144]	@ (800aef4 <HAL_UART_MspInit+0x2bc>)
 800ae62:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800ae64:	4b22      	ldr	r3, [pc, #136]	@ (800aef0 <HAL_UART_MspInit+0x2b8>)
 800ae66:	221b      	movs	r2, #27
 800ae68:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800ae6a:	4b21      	ldr	r3, [pc, #132]	@ (800aef0 <HAL_UART_MspInit+0x2b8>)
 800ae6c:	2210      	movs	r2, #16
 800ae6e:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800ae70:	4b1f      	ldr	r3, [pc, #124]	@ (800aef0 <HAL_UART_MspInit+0x2b8>)
 800ae72:	2200      	movs	r2, #0
 800ae74:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800ae76:	4b1e      	ldr	r3, [pc, #120]	@ (800aef0 <HAL_UART_MspInit+0x2b8>)
 800ae78:	2280      	movs	r2, #128	@ 0x80
 800ae7a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800ae7c:	4b1c      	ldr	r3, [pc, #112]	@ (800aef0 <HAL_UART_MspInit+0x2b8>)
 800ae7e:	2200      	movs	r2, #0
 800ae80:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800ae82:	4b1b      	ldr	r3, [pc, #108]	@ (800aef0 <HAL_UART_MspInit+0x2b8>)
 800ae84:	2200      	movs	r2, #0
 800ae86:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800ae88:	4b19      	ldr	r3, [pc, #100]	@ (800aef0 <HAL_UART_MspInit+0x2b8>)
 800ae8a:	2200      	movs	r2, #0
 800ae8c:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800ae8e:	4b18      	ldr	r3, [pc, #96]	@ (800aef0 <HAL_UART_MspInit+0x2b8>)
 800ae90:	2200      	movs	r2, #0
 800ae92:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800ae94:	4816      	ldr	r0, [pc, #88]	@ (800aef0 <HAL_UART_MspInit+0x2b8>)
 800ae96:	f001 fe73 	bl	800cb80 <HAL_DMA_Init>
 800ae9a:	4603      	mov	r3, r0
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d001      	beq.n	800aea4 <HAL_UART_MspInit+0x26c>
      Error_Handler();
 800aea0:	f7fe fb14 	bl	80094cc <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	4a12      	ldr	r2, [pc, #72]	@ (800aef0 <HAL_UART_MspInit+0x2b8>)
 800aea8:	67da      	str	r2, [r3, #124]	@ 0x7c
 800aeaa:	4a11      	ldr	r2, [pc, #68]	@ (800aef0 <HAL_UART_MspInit+0x2b8>)
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800aeb0:	2200      	movs	r2, #0
 800aeb2:	2100      	movs	r1, #0
 800aeb4:	2026      	movs	r0, #38	@ 0x26
 800aeb6:	f001 fe2e 	bl	800cb16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800aeba:	2026      	movs	r0, #38	@ 0x26
 800aebc:	f001 fe45 	bl	800cb4a <HAL_NVIC_EnableIRQ>
}
 800aec0:	bf00      	nop
 800aec2:	3780      	adds	r7, #128	@ 0x80
 800aec4:	46bd      	mov	sp, r7
 800aec6:	bd80      	pop	{r7, pc}
 800aec8:	40008000 	.word	0x40008000
 800aecc:	40021000 	.word	0x40021000
 800aed0:	48000400 	.word	0x48000400
 800aed4:	200025bc 	.word	0x200025bc
 800aed8:	40020044 	.word	0x40020044
 800aedc:	2000261c 	.word	0x2000261c
 800aee0:	40020058 	.word	0x40020058
 800aee4:	40004400 	.word	0x40004400
 800aee8:	2000267c 	.word	0x2000267c
 800aeec:	4002001c 	.word	0x4002001c
 800aef0:	200026dc 	.word	0x200026dc
 800aef4:	40020030 	.word	0x40020030

0800aef8 <Reset_Handler>:
*/

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
	Reset_Handler:  ldr   r0, =_estack
 800aef8:	480d      	ldr	r0, [pc, #52]	@ (800af30 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800aefa:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/

    bl  SystemInit
 800aefc:	f7ff f994 	bl	800a228 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800af00:	480c      	ldr	r0, [pc, #48]	@ (800af34 <LoopForever+0x6>)
  ldr r1, =_edata
 800af02:	490d      	ldr	r1, [pc, #52]	@ (800af38 <LoopForever+0xa>)
  ldr r2, =_sidata
 800af04:	4a0d      	ldr	r2, [pc, #52]	@ (800af3c <LoopForever+0xe>)
  movs r3, #0
 800af06:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800af08:	e002      	b.n	800af10 <LoopCopyDataInit>

0800af0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800af0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800af0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800af0e:	3304      	adds	r3, #4

0800af10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800af10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800af12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800af14:	d3f9      	bcc.n	800af0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800af16:	4a0a      	ldr	r2, [pc, #40]	@ (800af40 <LoopForever+0x12>)
  ldr r4, =_ebss
 800af18:	4c0a      	ldr	r4, [pc, #40]	@ (800af44 <LoopForever+0x16>)
  movs r3, #0
 800af1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800af1c:	e001      	b.n	800af22 <LoopFillZerobss>

0800af1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800af1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800af20:	3204      	adds	r2, #4

0800af22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800af22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800af24:	d3fb      	bcc.n	800af1e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800af26:	f008 f933 	bl	8013190 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800af2a:	f7fa fbcb 	bl	80056c4 <main>

0800af2e <LoopForever>:

LoopForever:
    b LoopForever
 800af2e:	e7fe      	b.n	800af2e <LoopForever>
	Reset_Handler:  ldr   r0, =_estack
 800af30:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800af34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800af38:	20000618 	.word	0x20000618
  ldr r2, =_sidata
 800af3c:	08015680 	.word	0x08015680
  ldr r2, =_sbss
 800af40:	20000618 	.word	0x20000618
  ldr r4, =_ebss
 800af44:	20002888 	.word	0x20002888

0800af48 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800af48:	e7fe      	b.n	800af48 <ADC1_2_IRQHandler>

0800af4a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800af4a:	b580      	push	{r7, lr}
 800af4c:	b082      	sub	sp, #8
 800af4e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800af50:	2300      	movs	r3, #0
 800af52:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800af54:	2003      	movs	r0, #3
 800af56:	f001 fdd3 	bl	800cb00 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800af5a:	2000      	movs	r0, #0
 800af5c:	f000 f80e 	bl	800af7c <HAL_InitTick>
 800af60:	4603      	mov	r3, r0
 800af62:	2b00      	cmp	r3, #0
 800af64:	d002      	beq.n	800af6c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800af66:	2301      	movs	r3, #1
 800af68:	71fb      	strb	r3, [r7, #7]
 800af6a:	e001      	b.n	800af70 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800af6c:	f7ff f82c 	bl	8009fc8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800af70:	79fb      	ldrb	r3, [r7, #7]

}
 800af72:	4618      	mov	r0, r3
 800af74:	3708      	adds	r7, #8
 800af76:	46bd      	mov	sp, r7
 800af78:	bd80      	pop	{r7, pc}
	...

0800af7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800af7c:	b580      	push	{r7, lr}
 800af7e:	b084      	sub	sp, #16
 800af80:	af00      	add	r7, sp, #0
 800af82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800af84:	2300      	movs	r3, #0
 800af86:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800af88:	4b16      	ldr	r3, [pc, #88]	@ (800afe4 <HAL_InitTick+0x68>)
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d022      	beq.n	800afd6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800af90:	4b15      	ldr	r3, [pc, #84]	@ (800afe8 <HAL_InitTick+0x6c>)
 800af92:	681a      	ldr	r2, [r3, #0]
 800af94:	4b13      	ldr	r3, [pc, #76]	@ (800afe4 <HAL_InitTick+0x68>)
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800af9c:	fbb1 f3f3 	udiv	r3, r1, r3
 800afa0:	fbb2 f3f3 	udiv	r3, r2, r3
 800afa4:	4618      	mov	r0, r3
 800afa6:	f001 fdde 	bl	800cb66 <HAL_SYSTICK_Config>
 800afaa:	4603      	mov	r3, r0
 800afac:	2b00      	cmp	r3, #0
 800afae:	d10f      	bne.n	800afd0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	2b0f      	cmp	r3, #15
 800afb4:	d809      	bhi.n	800afca <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800afb6:	2200      	movs	r2, #0
 800afb8:	6879      	ldr	r1, [r7, #4]
 800afba:	f04f 30ff 	mov.w	r0, #4294967295
 800afbe:	f001 fdaa 	bl	800cb16 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800afc2:	4a0a      	ldr	r2, [pc, #40]	@ (800afec <HAL_InitTick+0x70>)
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	6013      	str	r3, [r2, #0]
 800afc8:	e007      	b.n	800afda <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800afca:	2301      	movs	r3, #1
 800afcc:	73fb      	strb	r3, [r7, #15]
 800afce:	e004      	b.n	800afda <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800afd0:	2301      	movs	r3, #1
 800afd2:	73fb      	strb	r3, [r7, #15]
 800afd4:	e001      	b.n	800afda <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800afd6:	2301      	movs	r3, #1
 800afd8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800afda:	7bfb      	ldrb	r3, [r7, #15]
}
 800afdc:	4618      	mov	r0, r3
 800afde:	3710      	adds	r7, #16
 800afe0:	46bd      	mov	sp, r7
 800afe2:	bd80      	pop	{r7, pc}
 800afe4:	200005c4 	.word	0x200005c4
 800afe8:	200005bc 	.word	0x200005bc
 800afec:	200005c0 	.word	0x200005c0

0800aff0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800aff0:	b480      	push	{r7}
 800aff2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800aff4:	4b05      	ldr	r3, [pc, #20]	@ (800b00c <HAL_IncTick+0x1c>)
 800aff6:	681a      	ldr	r2, [r3, #0]
 800aff8:	4b05      	ldr	r3, [pc, #20]	@ (800b010 <HAL_IncTick+0x20>)
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	4413      	add	r3, r2
 800affe:	4a03      	ldr	r2, [pc, #12]	@ (800b00c <HAL_IncTick+0x1c>)
 800b000:	6013      	str	r3, [r2, #0]
}
 800b002:	bf00      	nop
 800b004:	46bd      	mov	sp, r7
 800b006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b00a:	4770      	bx	lr
 800b00c:	2000273c 	.word	0x2000273c
 800b010:	200005c4 	.word	0x200005c4

0800b014 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800b014:	b480      	push	{r7}
 800b016:	af00      	add	r7, sp, #0
  return uwTick;
 800b018:	4b03      	ldr	r3, [pc, #12]	@ (800b028 <HAL_GetTick+0x14>)
 800b01a:	681b      	ldr	r3, [r3, #0]
}
 800b01c:	4618      	mov	r0, r3
 800b01e:	46bd      	mov	sp, r7
 800b020:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b024:	4770      	bx	lr
 800b026:	bf00      	nop
 800b028:	2000273c 	.word	0x2000273c

0800b02c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800b02c:	b580      	push	{r7, lr}
 800b02e:	b084      	sub	sp, #16
 800b030:	af00      	add	r7, sp, #0
 800b032:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800b034:	f7ff ffee 	bl	800b014 <HAL_GetTick>
 800b038:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b044:	d004      	beq.n	800b050 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800b046:	4b09      	ldr	r3, [pc, #36]	@ (800b06c <HAL_Delay+0x40>)
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	68fa      	ldr	r2, [r7, #12]
 800b04c:	4413      	add	r3, r2
 800b04e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800b050:	bf00      	nop
 800b052:	f7ff ffdf 	bl	800b014 <HAL_GetTick>
 800b056:	4602      	mov	r2, r0
 800b058:	68bb      	ldr	r3, [r7, #8]
 800b05a:	1ad3      	subs	r3, r2, r3
 800b05c:	68fa      	ldr	r2, [r7, #12]
 800b05e:	429a      	cmp	r2, r3
 800b060:	d8f7      	bhi.n	800b052 <HAL_Delay+0x26>
  {
  }
}
 800b062:	bf00      	nop
 800b064:	bf00      	nop
 800b066:	3710      	adds	r7, #16
 800b068:	46bd      	mov	sp, r7
 800b06a:	bd80      	pop	{r7, pc}
 800b06c:	200005c4 	.word	0x200005c4

0800b070 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800b070:	b480      	push	{r7}
 800b072:	b083      	sub	sp, #12
 800b074:	af00      	add	r7, sp, #0
 800b076:	6078      	str	r0, [r7, #4]
 800b078:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	689b      	ldr	r3, [r3, #8]
 800b07e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800b082:	683b      	ldr	r3, [r7, #0]
 800b084:	431a      	orrs	r2, r3
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	609a      	str	r2, [r3, #8]
}
 800b08a:	bf00      	nop
 800b08c:	370c      	adds	r7, #12
 800b08e:	46bd      	mov	sp, r7
 800b090:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b094:	4770      	bx	lr

0800b096 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800b096:	b480      	push	{r7}
 800b098:	b083      	sub	sp, #12
 800b09a:	af00      	add	r7, sp, #0
 800b09c:	6078      	str	r0, [r7, #4]
 800b09e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	689b      	ldr	r3, [r3, #8]
 800b0a4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800b0a8:	683b      	ldr	r3, [r7, #0]
 800b0aa:	431a      	orrs	r2, r3
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	609a      	str	r2, [r3, #8]
}
 800b0b0:	bf00      	nop
 800b0b2:	370c      	adds	r7, #12
 800b0b4:	46bd      	mov	sp, r7
 800b0b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ba:	4770      	bx	lr

0800b0bc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800b0bc:	b480      	push	{r7}
 800b0be:	b083      	sub	sp, #12
 800b0c0:	af00      	add	r7, sp, #0
 800b0c2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	689b      	ldr	r3, [r3, #8]
 800b0c8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800b0cc:	4618      	mov	r0, r3
 800b0ce:	370c      	adds	r7, #12
 800b0d0:	46bd      	mov	sp, r7
 800b0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0d6:	4770      	bx	lr

0800b0d8 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800b0d8:	b480      	push	{r7}
 800b0da:	b087      	sub	sp, #28
 800b0dc:	af00      	add	r7, sp, #0
 800b0de:	60f8      	str	r0, [r7, #12]
 800b0e0:	60b9      	str	r1, [r7, #8]
 800b0e2:	607a      	str	r2, [r7, #4]
 800b0e4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	3360      	adds	r3, #96	@ 0x60
 800b0ea:	461a      	mov	r2, r3
 800b0ec:	68bb      	ldr	r3, [r7, #8]
 800b0ee:	009b      	lsls	r3, r3, #2
 800b0f0:	4413      	add	r3, r2
 800b0f2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800b0f4:	697b      	ldr	r3, [r7, #20]
 800b0f6:	681a      	ldr	r2, [r3, #0]
 800b0f8:	4b08      	ldr	r3, [pc, #32]	@ (800b11c <LL_ADC_SetOffset+0x44>)
 800b0fa:	4013      	ands	r3, r2
 800b0fc:	687a      	ldr	r2, [r7, #4]
 800b0fe:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800b102:	683a      	ldr	r2, [r7, #0]
 800b104:	430a      	orrs	r2, r1
 800b106:	4313      	orrs	r3, r2
 800b108:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800b10c:	697b      	ldr	r3, [r7, #20]
 800b10e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800b110:	bf00      	nop
 800b112:	371c      	adds	r7, #28
 800b114:	46bd      	mov	sp, r7
 800b116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b11a:	4770      	bx	lr
 800b11c:	03fff000 	.word	0x03fff000

0800b120 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800b120:	b480      	push	{r7}
 800b122:	b085      	sub	sp, #20
 800b124:	af00      	add	r7, sp, #0
 800b126:	6078      	str	r0, [r7, #4]
 800b128:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	3360      	adds	r3, #96	@ 0x60
 800b12e:	461a      	mov	r2, r3
 800b130:	683b      	ldr	r3, [r7, #0]
 800b132:	009b      	lsls	r3, r3, #2
 800b134:	4413      	add	r3, r2
 800b136:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800b140:	4618      	mov	r0, r3
 800b142:	3714      	adds	r7, #20
 800b144:	46bd      	mov	sp, r7
 800b146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b14a:	4770      	bx	lr

0800b14c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800b14c:	b480      	push	{r7}
 800b14e:	b087      	sub	sp, #28
 800b150:	af00      	add	r7, sp, #0
 800b152:	60f8      	str	r0, [r7, #12]
 800b154:	60b9      	str	r1, [r7, #8]
 800b156:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	3360      	adds	r3, #96	@ 0x60
 800b15c:	461a      	mov	r2, r3
 800b15e:	68bb      	ldr	r3, [r7, #8]
 800b160:	009b      	lsls	r3, r3, #2
 800b162:	4413      	add	r3, r2
 800b164:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800b166:	697b      	ldr	r3, [r7, #20]
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	431a      	orrs	r2, r3
 800b172:	697b      	ldr	r3, [r7, #20]
 800b174:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800b176:	bf00      	nop
 800b178:	371c      	adds	r7, #28
 800b17a:	46bd      	mov	sp, r7
 800b17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b180:	4770      	bx	lr

0800b182 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800b182:	b480      	push	{r7}
 800b184:	b087      	sub	sp, #28
 800b186:	af00      	add	r7, sp, #0
 800b188:	60f8      	str	r0, [r7, #12]
 800b18a:	60b9      	str	r1, [r7, #8]
 800b18c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	3360      	adds	r3, #96	@ 0x60
 800b192:	461a      	mov	r2, r3
 800b194:	68bb      	ldr	r3, [r7, #8]
 800b196:	009b      	lsls	r3, r3, #2
 800b198:	4413      	add	r3, r2
 800b19a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800b19c:	697b      	ldr	r3, [r7, #20]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	431a      	orrs	r2, r3
 800b1a8:	697b      	ldr	r3, [r7, #20]
 800b1aa:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800b1ac:	bf00      	nop
 800b1ae:	371c      	adds	r7, #28
 800b1b0:	46bd      	mov	sp, r7
 800b1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1b6:	4770      	bx	lr

0800b1b8 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800b1b8:	b480      	push	{r7}
 800b1ba:	b087      	sub	sp, #28
 800b1bc:	af00      	add	r7, sp, #0
 800b1be:	60f8      	str	r0, [r7, #12]
 800b1c0:	60b9      	str	r1, [r7, #8]
 800b1c2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800b1c4:	68fb      	ldr	r3, [r7, #12]
 800b1c6:	3360      	adds	r3, #96	@ 0x60
 800b1c8:	461a      	mov	r2, r3
 800b1ca:	68bb      	ldr	r3, [r7, #8]
 800b1cc:	009b      	lsls	r3, r3, #2
 800b1ce:	4413      	add	r3, r2
 800b1d0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800b1d2:	697b      	ldr	r3, [r7, #20]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	431a      	orrs	r2, r3
 800b1de:	697b      	ldr	r3, [r7, #20]
 800b1e0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800b1e2:	bf00      	nop
 800b1e4:	371c      	adds	r7, #28
 800b1e6:	46bd      	mov	sp, r7
 800b1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ec:	4770      	bx	lr

0800b1ee <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800b1ee:	b480      	push	{r7}
 800b1f0:	b083      	sub	sp, #12
 800b1f2:	af00      	add	r7, sp, #0
 800b1f4:	6078      	str	r0, [r7, #4]
 800b1f6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	695b      	ldr	r3, [r3, #20]
 800b1fc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800b200:	683b      	ldr	r3, [r7, #0]
 800b202:	431a      	orrs	r2, r3
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	615a      	str	r2, [r3, #20]
}
 800b208:	bf00      	nop
 800b20a:	370c      	adds	r7, #12
 800b20c:	46bd      	mov	sp, r7
 800b20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b212:	4770      	bx	lr

0800b214 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800b214:	b480      	push	{r7}
 800b216:	b083      	sub	sp, #12
 800b218:	af00      	add	r7, sp, #0
 800b21a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	68db      	ldr	r3, [r3, #12]
 800b220:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800b224:	2b00      	cmp	r3, #0
 800b226:	d101      	bne.n	800b22c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800b228:	2301      	movs	r3, #1
 800b22a:	e000      	b.n	800b22e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800b22c:	2300      	movs	r3, #0
}
 800b22e:	4618      	mov	r0, r3
 800b230:	370c      	adds	r7, #12
 800b232:	46bd      	mov	sp, r7
 800b234:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b238:	4770      	bx	lr

0800b23a <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800b23a:	b480      	push	{r7}
 800b23c:	b087      	sub	sp, #28
 800b23e:	af00      	add	r7, sp, #0
 800b240:	60f8      	str	r0, [r7, #12]
 800b242:	60b9      	str	r1, [r7, #8]
 800b244:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	3330      	adds	r3, #48	@ 0x30
 800b24a:	461a      	mov	r2, r3
 800b24c:	68bb      	ldr	r3, [r7, #8]
 800b24e:	0a1b      	lsrs	r3, r3, #8
 800b250:	009b      	lsls	r3, r3, #2
 800b252:	f003 030c 	and.w	r3, r3, #12
 800b256:	4413      	add	r3, r2
 800b258:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800b25a:	697b      	ldr	r3, [r7, #20]
 800b25c:	681a      	ldr	r2, [r3, #0]
 800b25e:	68bb      	ldr	r3, [r7, #8]
 800b260:	f003 031f 	and.w	r3, r3, #31
 800b264:	211f      	movs	r1, #31
 800b266:	fa01 f303 	lsl.w	r3, r1, r3
 800b26a:	43db      	mvns	r3, r3
 800b26c:	401a      	ands	r2, r3
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	0e9b      	lsrs	r3, r3, #26
 800b272:	f003 011f 	and.w	r1, r3, #31
 800b276:	68bb      	ldr	r3, [r7, #8]
 800b278:	f003 031f 	and.w	r3, r3, #31
 800b27c:	fa01 f303 	lsl.w	r3, r1, r3
 800b280:	431a      	orrs	r2, r3
 800b282:	697b      	ldr	r3, [r7, #20]
 800b284:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800b286:	bf00      	nop
 800b288:	371c      	adds	r7, #28
 800b28a:	46bd      	mov	sp, r7
 800b28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b290:	4770      	bx	lr

0800b292 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800b292:	b480      	push	{r7}
 800b294:	b087      	sub	sp, #28
 800b296:	af00      	add	r7, sp, #0
 800b298:	60f8      	str	r0, [r7, #12]
 800b29a:	60b9      	str	r1, [r7, #8]
 800b29c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800b29e:	68fb      	ldr	r3, [r7, #12]
 800b2a0:	3314      	adds	r3, #20
 800b2a2:	461a      	mov	r2, r3
 800b2a4:	68bb      	ldr	r3, [r7, #8]
 800b2a6:	0e5b      	lsrs	r3, r3, #25
 800b2a8:	009b      	lsls	r3, r3, #2
 800b2aa:	f003 0304 	and.w	r3, r3, #4
 800b2ae:	4413      	add	r3, r2
 800b2b0:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800b2b2:	697b      	ldr	r3, [r7, #20]
 800b2b4:	681a      	ldr	r2, [r3, #0]
 800b2b6:	68bb      	ldr	r3, [r7, #8]
 800b2b8:	0d1b      	lsrs	r3, r3, #20
 800b2ba:	f003 031f 	and.w	r3, r3, #31
 800b2be:	2107      	movs	r1, #7
 800b2c0:	fa01 f303 	lsl.w	r3, r1, r3
 800b2c4:	43db      	mvns	r3, r3
 800b2c6:	401a      	ands	r2, r3
 800b2c8:	68bb      	ldr	r3, [r7, #8]
 800b2ca:	0d1b      	lsrs	r3, r3, #20
 800b2cc:	f003 031f 	and.w	r3, r3, #31
 800b2d0:	6879      	ldr	r1, [r7, #4]
 800b2d2:	fa01 f303 	lsl.w	r3, r1, r3
 800b2d6:	431a      	orrs	r2, r3
 800b2d8:	697b      	ldr	r3, [r7, #20]
 800b2da:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800b2dc:	bf00      	nop
 800b2de:	371c      	adds	r7, #28
 800b2e0:	46bd      	mov	sp, r7
 800b2e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2e6:	4770      	bx	lr

0800b2e8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800b2e8:	b480      	push	{r7}
 800b2ea:	b085      	sub	sp, #20
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	60f8      	str	r0, [r7, #12]
 800b2f0:	60b9      	str	r1, [r7, #8]
 800b2f2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800b2fa:	68bb      	ldr	r3, [r7, #8]
 800b2fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b300:	43db      	mvns	r3, r3
 800b302:	401a      	ands	r2, r3
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	f003 0318 	and.w	r3, r3, #24
 800b30a:	4908      	ldr	r1, [pc, #32]	@ (800b32c <LL_ADC_SetChannelSingleDiff+0x44>)
 800b30c:	40d9      	lsrs	r1, r3
 800b30e:	68bb      	ldr	r3, [r7, #8]
 800b310:	400b      	ands	r3, r1
 800b312:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b316:	431a      	orrs	r2, r3
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800b31e:	bf00      	nop
 800b320:	3714      	adds	r7, #20
 800b322:	46bd      	mov	sp, r7
 800b324:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b328:	4770      	bx	lr
 800b32a:	bf00      	nop
 800b32c:	0007ffff 	.word	0x0007ffff

0800b330 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800b330:	b480      	push	{r7}
 800b332:	b083      	sub	sp, #12
 800b334:	af00      	add	r7, sp, #0
 800b336:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	689b      	ldr	r3, [r3, #8]
 800b33c:	f003 031f 	and.w	r3, r3, #31
}
 800b340:	4618      	mov	r0, r3
 800b342:	370c      	adds	r7, #12
 800b344:	46bd      	mov	sp, r7
 800b346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b34a:	4770      	bx	lr

0800b34c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800b34c:	b480      	push	{r7}
 800b34e:	b083      	sub	sp, #12
 800b350:	af00      	add	r7, sp, #0
 800b352:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	689b      	ldr	r3, [r3, #8]
 800b358:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800b35c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b360:	687a      	ldr	r2, [r7, #4]
 800b362:	6093      	str	r3, [r2, #8]
}
 800b364:	bf00      	nop
 800b366:	370c      	adds	r7, #12
 800b368:	46bd      	mov	sp, r7
 800b36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b36e:	4770      	bx	lr

0800b370 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800b370:	b480      	push	{r7}
 800b372:	b083      	sub	sp, #12
 800b374:	af00      	add	r7, sp, #0
 800b376:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	689b      	ldr	r3, [r3, #8]
 800b37c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b380:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b384:	d101      	bne.n	800b38a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800b386:	2301      	movs	r3, #1
 800b388:	e000      	b.n	800b38c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800b38a:	2300      	movs	r3, #0
}
 800b38c:	4618      	mov	r0, r3
 800b38e:	370c      	adds	r7, #12
 800b390:	46bd      	mov	sp, r7
 800b392:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b396:	4770      	bx	lr

0800b398 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800b398:	b480      	push	{r7}
 800b39a:	b083      	sub	sp, #12
 800b39c:	af00      	add	r7, sp, #0
 800b39e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	689b      	ldr	r3, [r3, #8]
 800b3a4:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800b3a8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b3ac:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800b3b4:	bf00      	nop
 800b3b6:	370c      	adds	r7, #12
 800b3b8:	46bd      	mov	sp, r7
 800b3ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3be:	4770      	bx	lr

0800b3c0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800b3c0:	b480      	push	{r7}
 800b3c2:	b083      	sub	sp, #12
 800b3c4:	af00      	add	r7, sp, #0
 800b3c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	689b      	ldr	r3, [r3, #8]
 800b3cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b3d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b3d4:	d101      	bne.n	800b3da <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800b3d6:	2301      	movs	r3, #1
 800b3d8:	e000      	b.n	800b3dc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800b3da:	2300      	movs	r3, #0
}
 800b3dc:	4618      	mov	r0, r3
 800b3de:	370c      	adds	r7, #12
 800b3e0:	46bd      	mov	sp, r7
 800b3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3e6:	4770      	bx	lr

0800b3e8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800b3e8:	b480      	push	{r7}
 800b3ea:	b083      	sub	sp, #12
 800b3ec:	af00      	add	r7, sp, #0
 800b3ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	689b      	ldr	r3, [r3, #8]
 800b3f4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b3f8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b3fc:	f043 0201 	orr.w	r2, r3, #1
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800b404:	bf00      	nop
 800b406:	370c      	adds	r7, #12
 800b408:	46bd      	mov	sp, r7
 800b40a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b40e:	4770      	bx	lr

0800b410 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800b410:	b480      	push	{r7}
 800b412:	b083      	sub	sp, #12
 800b414:	af00      	add	r7, sp, #0
 800b416:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	689b      	ldr	r3, [r3, #8]
 800b41c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b420:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b424:	f043 0202 	orr.w	r2, r3, #2
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800b42c:	bf00      	nop
 800b42e:	370c      	adds	r7, #12
 800b430:	46bd      	mov	sp, r7
 800b432:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b436:	4770      	bx	lr

0800b438 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800b438:	b480      	push	{r7}
 800b43a:	b083      	sub	sp, #12
 800b43c:	af00      	add	r7, sp, #0
 800b43e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	689b      	ldr	r3, [r3, #8]
 800b444:	f003 0301 	and.w	r3, r3, #1
 800b448:	2b01      	cmp	r3, #1
 800b44a:	d101      	bne.n	800b450 <LL_ADC_IsEnabled+0x18>
 800b44c:	2301      	movs	r3, #1
 800b44e:	e000      	b.n	800b452 <LL_ADC_IsEnabled+0x1a>
 800b450:	2300      	movs	r3, #0
}
 800b452:	4618      	mov	r0, r3
 800b454:	370c      	adds	r7, #12
 800b456:	46bd      	mov	sp, r7
 800b458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b45c:	4770      	bx	lr

0800b45e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800b45e:	b480      	push	{r7}
 800b460:	b083      	sub	sp, #12
 800b462:	af00      	add	r7, sp, #0
 800b464:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	689b      	ldr	r3, [r3, #8]
 800b46a:	f003 0302 	and.w	r3, r3, #2
 800b46e:	2b02      	cmp	r3, #2
 800b470:	d101      	bne.n	800b476 <LL_ADC_IsDisableOngoing+0x18>
 800b472:	2301      	movs	r3, #1
 800b474:	e000      	b.n	800b478 <LL_ADC_IsDisableOngoing+0x1a>
 800b476:	2300      	movs	r3, #0
}
 800b478:	4618      	mov	r0, r3
 800b47a:	370c      	adds	r7, #12
 800b47c:	46bd      	mov	sp, r7
 800b47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b482:	4770      	bx	lr

0800b484 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800b484:	b480      	push	{r7}
 800b486:	b083      	sub	sp, #12
 800b488:	af00      	add	r7, sp, #0
 800b48a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	689b      	ldr	r3, [r3, #8]
 800b490:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b494:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b498:	f043 0204 	orr.w	r2, r3, #4
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800b4a0:	bf00      	nop
 800b4a2:	370c      	adds	r7, #12
 800b4a4:	46bd      	mov	sp, r7
 800b4a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4aa:	4770      	bx	lr

0800b4ac <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800b4ac:	b480      	push	{r7}
 800b4ae:	b083      	sub	sp, #12
 800b4b0:	af00      	add	r7, sp, #0
 800b4b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	689b      	ldr	r3, [r3, #8]
 800b4b8:	f003 0304 	and.w	r3, r3, #4
 800b4bc:	2b04      	cmp	r3, #4
 800b4be:	d101      	bne.n	800b4c4 <LL_ADC_REG_IsConversionOngoing+0x18>
 800b4c0:	2301      	movs	r3, #1
 800b4c2:	e000      	b.n	800b4c6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800b4c4:	2300      	movs	r3, #0
}
 800b4c6:	4618      	mov	r0, r3
 800b4c8:	370c      	adds	r7, #12
 800b4ca:	46bd      	mov	sp, r7
 800b4cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4d0:	4770      	bx	lr

0800b4d2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800b4d2:	b480      	push	{r7}
 800b4d4:	b083      	sub	sp, #12
 800b4d6:	af00      	add	r7, sp, #0
 800b4d8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	689b      	ldr	r3, [r3, #8]
 800b4de:	f003 0308 	and.w	r3, r3, #8
 800b4e2:	2b08      	cmp	r3, #8
 800b4e4:	d101      	bne.n	800b4ea <LL_ADC_INJ_IsConversionOngoing+0x18>
 800b4e6:	2301      	movs	r3, #1
 800b4e8:	e000      	b.n	800b4ec <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800b4ea:	2300      	movs	r3, #0
}
 800b4ec:	4618      	mov	r0, r3
 800b4ee:	370c      	adds	r7, #12
 800b4f0:	46bd      	mov	sp, r7
 800b4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4f6:	4770      	bx	lr

0800b4f8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800b4f8:	b590      	push	{r4, r7, lr}
 800b4fa:	b089      	sub	sp, #36	@ 0x24
 800b4fc:	af00      	add	r7, sp, #0
 800b4fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b500:	2300      	movs	r3, #0
 800b502:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800b504:	2300      	movs	r3, #0
 800b506:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d101      	bne.n	800b512 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800b50e:	2301      	movs	r3, #1
 800b510:	e1a9      	b.n	800b866 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	695b      	ldr	r3, [r3, #20]
 800b516:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d109      	bne.n	800b534 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800b520:	6878      	ldr	r0, [r7, #4]
 800b522:	f7f9 fbdb 	bl	8004cdc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	2200      	movs	r2, #0
 800b52a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	2200      	movs	r2, #0
 800b530:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	4618      	mov	r0, r3
 800b53a:	f7ff ff19 	bl	800b370 <LL_ADC_IsDeepPowerDownEnabled>
 800b53e:	4603      	mov	r3, r0
 800b540:	2b00      	cmp	r3, #0
 800b542:	d004      	beq.n	800b54e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	4618      	mov	r0, r3
 800b54a:	f7ff feff 	bl	800b34c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	4618      	mov	r0, r3
 800b554:	f7ff ff34 	bl	800b3c0 <LL_ADC_IsInternalRegulatorEnabled>
 800b558:	4603      	mov	r3, r0
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d115      	bne.n	800b58a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	4618      	mov	r0, r3
 800b564:	f7ff ff18 	bl	800b398 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800b568:	4b9c      	ldr	r3, [pc, #624]	@ (800b7dc <HAL_ADC_Init+0x2e4>)
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	099b      	lsrs	r3, r3, #6
 800b56e:	4a9c      	ldr	r2, [pc, #624]	@ (800b7e0 <HAL_ADC_Init+0x2e8>)
 800b570:	fba2 2303 	umull	r2, r3, r2, r3
 800b574:	099b      	lsrs	r3, r3, #6
 800b576:	3301      	adds	r3, #1
 800b578:	005b      	lsls	r3, r3, #1
 800b57a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800b57c:	e002      	b.n	800b584 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	3b01      	subs	r3, #1
 800b582:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	2b00      	cmp	r3, #0
 800b588:	d1f9      	bne.n	800b57e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	4618      	mov	r0, r3
 800b590:	f7ff ff16 	bl	800b3c0 <LL_ADC_IsInternalRegulatorEnabled>
 800b594:	4603      	mov	r3, r0
 800b596:	2b00      	cmp	r3, #0
 800b598:	d10d      	bne.n	800b5b6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b59e:	f043 0210 	orr.w	r2, r3, #16
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b5aa:	f043 0201 	orr.w	r2, r3, #1
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800b5b2:	2301      	movs	r3, #1
 800b5b4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	4618      	mov	r0, r3
 800b5bc:	f7ff ff76 	bl	800b4ac <LL_ADC_REG_IsConversionOngoing>
 800b5c0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b5c6:	f003 0310 	and.w	r3, r3, #16
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	f040 8142 	bne.w	800b854 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800b5d0:	697b      	ldr	r3, [r7, #20]
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	f040 813e 	bne.w	800b854 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b5dc:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800b5e0:	f043 0202 	orr.w	r2, r3, #2
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	4618      	mov	r0, r3
 800b5ee:	f7ff ff23 	bl	800b438 <LL_ADC_IsEnabled>
 800b5f2:	4603      	mov	r3, r0
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d141      	bne.n	800b67c <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b600:	d004      	beq.n	800b60c <HAL_ADC_Init+0x114>
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	4a77      	ldr	r2, [pc, #476]	@ (800b7e4 <HAL_ADC_Init+0x2ec>)
 800b608:	4293      	cmp	r3, r2
 800b60a:	d10f      	bne.n	800b62c <HAL_ADC_Init+0x134>
 800b60c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800b610:	f7ff ff12 	bl	800b438 <LL_ADC_IsEnabled>
 800b614:	4604      	mov	r4, r0
 800b616:	4873      	ldr	r0, [pc, #460]	@ (800b7e4 <HAL_ADC_Init+0x2ec>)
 800b618:	f7ff ff0e 	bl	800b438 <LL_ADC_IsEnabled>
 800b61c:	4603      	mov	r3, r0
 800b61e:	4323      	orrs	r3, r4
 800b620:	2b00      	cmp	r3, #0
 800b622:	bf0c      	ite	eq
 800b624:	2301      	moveq	r3, #1
 800b626:	2300      	movne	r3, #0
 800b628:	b2db      	uxtb	r3, r3
 800b62a:	e012      	b.n	800b652 <HAL_ADC_Init+0x15a>
 800b62c:	486e      	ldr	r0, [pc, #440]	@ (800b7e8 <HAL_ADC_Init+0x2f0>)
 800b62e:	f7ff ff03 	bl	800b438 <LL_ADC_IsEnabled>
 800b632:	4604      	mov	r4, r0
 800b634:	486d      	ldr	r0, [pc, #436]	@ (800b7ec <HAL_ADC_Init+0x2f4>)
 800b636:	f7ff feff 	bl	800b438 <LL_ADC_IsEnabled>
 800b63a:	4603      	mov	r3, r0
 800b63c:	431c      	orrs	r4, r3
 800b63e:	486c      	ldr	r0, [pc, #432]	@ (800b7f0 <HAL_ADC_Init+0x2f8>)
 800b640:	f7ff fefa 	bl	800b438 <LL_ADC_IsEnabled>
 800b644:	4603      	mov	r3, r0
 800b646:	4323      	orrs	r3, r4
 800b648:	2b00      	cmp	r3, #0
 800b64a:	bf0c      	ite	eq
 800b64c:	2301      	moveq	r3, #1
 800b64e:	2300      	movne	r3, #0
 800b650:	b2db      	uxtb	r3, r3
 800b652:	2b00      	cmp	r3, #0
 800b654:	d012      	beq.n	800b67c <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b65e:	d004      	beq.n	800b66a <HAL_ADC_Init+0x172>
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	4a5f      	ldr	r2, [pc, #380]	@ (800b7e4 <HAL_ADC_Init+0x2ec>)
 800b666:	4293      	cmp	r3, r2
 800b668:	d101      	bne.n	800b66e <HAL_ADC_Init+0x176>
 800b66a:	4a62      	ldr	r2, [pc, #392]	@ (800b7f4 <HAL_ADC_Init+0x2fc>)
 800b66c:	e000      	b.n	800b670 <HAL_ADC_Init+0x178>
 800b66e:	4a62      	ldr	r2, [pc, #392]	@ (800b7f8 <HAL_ADC_Init+0x300>)
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	685b      	ldr	r3, [r3, #4]
 800b674:	4619      	mov	r1, r3
 800b676:	4610      	mov	r0, r2
 800b678:	f7ff fcfa 	bl	800b070 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	7f5b      	ldrb	r3, [r3, #29]
 800b680:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800b686:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800b68c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800b692:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b69a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800b69c:	4313      	orrs	r3, r2
 800b69e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b6a6:	2b01      	cmp	r3, #1
 800b6a8:	d106      	bne.n	800b6b8 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b6ae:	3b01      	subs	r3, #1
 800b6b0:	045b      	lsls	r3, r3, #17
 800b6b2:	69ba      	ldr	r2, [r7, #24]
 800b6b4:	4313      	orrs	r3, r2
 800b6b6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d009      	beq.n	800b6d4 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6c4:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b6cc:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800b6ce:	69ba      	ldr	r2, [r7, #24]
 800b6d0:	4313      	orrs	r3, r2
 800b6d2:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	681b      	ldr	r3, [r3, #0]
 800b6d8:	68da      	ldr	r2, [r3, #12]
 800b6da:	4b48      	ldr	r3, [pc, #288]	@ (800b7fc <HAL_ADC_Init+0x304>)
 800b6dc:	4013      	ands	r3, r2
 800b6de:	687a      	ldr	r2, [r7, #4]
 800b6e0:	6812      	ldr	r2, [r2, #0]
 800b6e2:	69b9      	ldr	r1, [r7, #24]
 800b6e4:	430b      	orrs	r3, r1
 800b6e6:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	691b      	ldr	r3, [r3, #16]
 800b6ee:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	430a      	orrs	r2, r1
 800b6fc:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	4618      	mov	r0, r3
 800b704:	f7ff fee5 	bl	800b4d2 <LL_ADC_INJ_IsConversionOngoing>
 800b708:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800b70a:	697b      	ldr	r3, [r7, #20]
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d17f      	bne.n	800b810 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800b710:	693b      	ldr	r3, [r7, #16]
 800b712:	2b00      	cmp	r3, #0
 800b714:	d17c      	bne.n	800b810 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800b71a:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b722:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800b724:	4313      	orrs	r3, r2
 800b726:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	68db      	ldr	r3, [r3, #12]
 800b72e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b732:	f023 0302 	bic.w	r3, r3, #2
 800b736:	687a      	ldr	r2, [r7, #4]
 800b738:	6812      	ldr	r2, [r2, #0]
 800b73a:	69b9      	ldr	r1, [r7, #24]
 800b73c:	430b      	orrs	r3, r1
 800b73e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	691b      	ldr	r3, [r3, #16]
 800b744:	2b00      	cmp	r3, #0
 800b746:	d017      	beq.n	800b778 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	691a      	ldr	r2, [r3, #16]
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800b756:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800b760:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800b764:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b768:	687a      	ldr	r2, [r7, #4]
 800b76a:	6911      	ldr	r1, [r2, #16]
 800b76c:	687a      	ldr	r2, [r7, #4]
 800b76e:	6812      	ldr	r2, [r2, #0]
 800b770:	430b      	orrs	r3, r1
 800b772:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800b776:	e013      	b.n	800b7a0 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	691a      	ldr	r2, [r3, #16]
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800b786:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800b790:	687a      	ldr	r2, [r7, #4]
 800b792:	6812      	ldr	r2, [r2, #0]
 800b794:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800b798:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b79c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b7a6:	2b01      	cmp	r3, #1
 800b7a8:	d12a      	bne.n	800b800 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	691b      	ldr	r3, [r3, #16]
 800b7b0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800b7b4:	f023 0304 	bic.w	r3, r3, #4
 800b7b8:	687a      	ldr	r2, [r7, #4]
 800b7ba:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 800b7bc:	687a      	ldr	r2, [r7, #4]
 800b7be:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800b7c0:	4311      	orrs	r1, r2
 800b7c2:	687a      	ldr	r2, [r7, #4]
 800b7c4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800b7c6:	4311      	orrs	r1, r2
 800b7c8:	687a      	ldr	r2, [r7, #4]
 800b7ca:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800b7cc:	430a      	orrs	r2, r1
 800b7ce:	431a      	orrs	r2, r3
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	f042 0201 	orr.w	r2, r2, #1
 800b7d8:	611a      	str	r2, [r3, #16]
 800b7da:	e019      	b.n	800b810 <HAL_ADC_Init+0x318>
 800b7dc:	200005bc 	.word	0x200005bc
 800b7e0:	053e2d63 	.word	0x053e2d63
 800b7e4:	50000100 	.word	0x50000100
 800b7e8:	50000400 	.word	0x50000400
 800b7ec:	50000500 	.word	0x50000500
 800b7f0:	50000600 	.word	0x50000600
 800b7f4:	50000300 	.word	0x50000300
 800b7f8:	50000700 	.word	0x50000700
 800b7fc:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	691a      	ldr	r2, [r3, #16]
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	f022 0201 	bic.w	r2, r2, #1
 800b80e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	695b      	ldr	r3, [r3, #20]
 800b814:	2b01      	cmp	r3, #1
 800b816:	d10c      	bne.n	800b832 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b81e:	f023 010f 	bic.w	r1, r3, #15
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	6a1b      	ldr	r3, [r3, #32]
 800b826:	1e5a      	subs	r2, r3, #1
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	430a      	orrs	r2, r1
 800b82e:	631a      	str	r2, [r3, #48]	@ 0x30
 800b830:	e007      	b.n	800b842 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	f022 020f 	bic.w	r2, r2, #15
 800b840:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b846:	f023 0303 	bic.w	r3, r3, #3
 800b84a:	f043 0201 	orr.w	r2, r3, #1
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b852:	e007      	b.n	800b864 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b858:	f043 0210 	orr.w	r2, r3, #16
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800b860:	2301      	movs	r3, #1
 800b862:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800b864:	7ffb      	ldrb	r3, [r7, #31]
}
 800b866:	4618      	mov	r0, r3
 800b868:	3724      	adds	r7, #36	@ 0x24
 800b86a:	46bd      	mov	sp, r7
 800b86c:	bd90      	pop	{r4, r7, pc}
 800b86e:	bf00      	nop

0800b870 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800b870:	b580      	push	{r7, lr}
 800b872:	b086      	sub	sp, #24
 800b874:	af00      	add	r7, sp, #0
 800b876:	60f8      	str	r0, [r7, #12]
 800b878:	60b9      	str	r1, [r7, #8]
 800b87a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b884:	d004      	beq.n	800b890 <HAL_ADC_Start_DMA+0x20>
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	4a5a      	ldr	r2, [pc, #360]	@ (800b9f4 <HAL_ADC_Start_DMA+0x184>)
 800b88c:	4293      	cmp	r3, r2
 800b88e:	d101      	bne.n	800b894 <HAL_ADC_Start_DMA+0x24>
 800b890:	4b59      	ldr	r3, [pc, #356]	@ (800b9f8 <HAL_ADC_Start_DMA+0x188>)
 800b892:	e000      	b.n	800b896 <HAL_ADC_Start_DMA+0x26>
 800b894:	4b59      	ldr	r3, [pc, #356]	@ (800b9fc <HAL_ADC_Start_DMA+0x18c>)
 800b896:	4618      	mov	r0, r3
 800b898:	f7ff fd4a 	bl	800b330 <LL_ADC_GetMultimode>
 800b89c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	4618      	mov	r0, r3
 800b8a4:	f7ff fe02 	bl	800b4ac <LL_ADC_REG_IsConversionOngoing>
 800b8a8:	4603      	mov	r3, r0
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	f040 809b 	bne.w	800b9e6 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800b8b6:	2b01      	cmp	r3, #1
 800b8b8:	d101      	bne.n	800b8be <HAL_ADC_Start_DMA+0x4e>
 800b8ba:	2302      	movs	r3, #2
 800b8bc:	e096      	b.n	800b9ec <HAL_ADC_Start_DMA+0x17c>
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	2201      	movs	r2, #1
 800b8c2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800b8c6:	68fb      	ldr	r3, [r7, #12]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	4a4d      	ldr	r2, [pc, #308]	@ (800ba00 <HAL_ADC_Start_DMA+0x190>)
 800b8cc:	4293      	cmp	r3, r2
 800b8ce:	d008      	beq.n	800b8e2 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800b8d0:	693b      	ldr	r3, [r7, #16]
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d005      	beq.n	800b8e2 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800b8d6:	693b      	ldr	r3, [r7, #16]
 800b8d8:	2b05      	cmp	r3, #5
 800b8da:	d002      	beq.n	800b8e2 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800b8dc:	693b      	ldr	r3, [r7, #16]
 800b8de:	2b09      	cmp	r3, #9
 800b8e0:	d17a      	bne.n	800b9d8 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800b8e2:	68f8      	ldr	r0, [r7, #12]
 800b8e4:	f000 fcf6 	bl	800c2d4 <ADC_Enable>
 800b8e8:	4603      	mov	r3, r0
 800b8ea:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800b8ec:	7dfb      	ldrb	r3, [r7, #23]
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d16d      	bne.n	800b9ce <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b8f6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800b8fa:	f023 0301 	bic.w	r3, r3, #1
 800b8fe:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	4a3a      	ldr	r2, [pc, #232]	@ (800b9f4 <HAL_ADC_Start_DMA+0x184>)
 800b90c:	4293      	cmp	r3, r2
 800b90e:	d009      	beq.n	800b924 <HAL_ADC_Start_DMA+0xb4>
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	4a3b      	ldr	r2, [pc, #236]	@ (800ba04 <HAL_ADC_Start_DMA+0x194>)
 800b916:	4293      	cmp	r3, r2
 800b918:	d002      	beq.n	800b920 <HAL_ADC_Start_DMA+0xb0>
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	e003      	b.n	800b928 <HAL_ADC_Start_DMA+0xb8>
 800b920:	4b39      	ldr	r3, [pc, #228]	@ (800ba08 <HAL_ADC_Start_DMA+0x198>)
 800b922:	e001      	b.n	800b928 <HAL_ADC_Start_DMA+0xb8>
 800b924:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800b928:	68fa      	ldr	r2, [r7, #12]
 800b92a:	6812      	ldr	r2, [r2, #0]
 800b92c:	4293      	cmp	r3, r2
 800b92e:	d002      	beq.n	800b936 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800b930:	693b      	ldr	r3, [r7, #16]
 800b932:	2b00      	cmp	r3, #0
 800b934:	d105      	bne.n	800b942 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b93a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b93e:	68fb      	ldr	r3, [r7, #12]
 800b940:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b946:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d006      	beq.n	800b95c <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800b94e:	68fb      	ldr	r3, [r7, #12]
 800b950:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b952:	f023 0206 	bic.w	r2, r3, #6
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	661a      	str	r2, [r3, #96]	@ 0x60
 800b95a:	e002      	b.n	800b962 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	2200      	movs	r2, #0
 800b960:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b966:	4a29      	ldr	r2, [pc, #164]	@ (800ba0c <HAL_ADC_Start_DMA+0x19c>)
 800b968:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b96e:	4a28      	ldr	r2, [pc, #160]	@ (800ba10 <HAL_ADC_Start_DMA+0x1a0>)
 800b970:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b976:	4a27      	ldr	r2, [pc, #156]	@ (800ba14 <HAL_ADC_Start_DMA+0x1a4>)
 800b978:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	221c      	movs	r2, #28
 800b980:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800b982:	68fb      	ldr	r3, [r7, #12]
 800b984:	2200      	movs	r2, #0
 800b986:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	685a      	ldr	r2, [r3, #4]
 800b990:	68fb      	ldr	r3, [r7, #12]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	f042 0210 	orr.w	r2, r2, #16
 800b998:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800b99a:	68fb      	ldr	r3, [r7, #12]
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	68da      	ldr	r2, [r3, #12]
 800b9a0:	68fb      	ldr	r3, [r7, #12]
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	f042 0201 	orr.w	r2, r2, #1
 800b9a8:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	3340      	adds	r3, #64	@ 0x40
 800b9b4:	4619      	mov	r1, r3
 800b9b6:	68ba      	ldr	r2, [r7, #8]
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	f001 f989 	bl	800ccd0 <HAL_DMA_Start_IT>
 800b9be:	4603      	mov	r3, r0
 800b9c0:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	4618      	mov	r0, r3
 800b9c8:	f7ff fd5c 	bl	800b484 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800b9cc:	e00d      	b.n	800b9ea <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	2200      	movs	r2, #0
 800b9d2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 800b9d6:	e008      	b.n	800b9ea <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800b9d8:	2301      	movs	r3, #1
 800b9da:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800b9dc:	68fb      	ldr	r3, [r7, #12]
 800b9de:	2200      	movs	r2, #0
 800b9e0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800b9e4:	e001      	b.n	800b9ea <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800b9e6:	2302      	movs	r3, #2
 800b9e8:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800b9ea:	7dfb      	ldrb	r3, [r7, #23]
}
 800b9ec:	4618      	mov	r0, r3
 800b9ee:	3718      	adds	r7, #24
 800b9f0:	46bd      	mov	sp, r7
 800b9f2:	bd80      	pop	{r7, pc}
 800b9f4:	50000100 	.word	0x50000100
 800b9f8:	50000300 	.word	0x50000300
 800b9fc:	50000700 	.word	0x50000700
 800ba00:	50000600 	.word	0x50000600
 800ba04:	50000500 	.word	0x50000500
 800ba08:	50000400 	.word	0x50000400
 800ba0c:	0800c4bf 	.word	0x0800c4bf
 800ba10:	0800c597 	.word	0x0800c597
 800ba14:	0800c5b3 	.word	0x0800c5b3

0800ba18 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800ba18:	b480      	push	{r7}
 800ba1a:	b083      	sub	sp, #12
 800ba1c:	af00      	add	r7, sp, #0
 800ba1e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800ba20:	bf00      	nop
 800ba22:	370c      	adds	r7, #12
 800ba24:	46bd      	mov	sp, r7
 800ba26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba2a:	4770      	bx	lr

0800ba2c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800ba2c:	b480      	push	{r7}
 800ba2e:	b083      	sub	sp, #12
 800ba30:	af00      	add	r7, sp, #0
 800ba32:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800ba34:	bf00      	nop
 800ba36:	370c      	adds	r7, #12
 800ba38:	46bd      	mov	sp, r7
 800ba3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba3e:	4770      	bx	lr

0800ba40 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800ba40:	b480      	push	{r7}
 800ba42:	b083      	sub	sp, #12
 800ba44:	af00      	add	r7, sp, #0
 800ba46:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800ba48:	bf00      	nop
 800ba4a:	370c      	adds	r7, #12
 800ba4c:	46bd      	mov	sp, r7
 800ba4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba52:	4770      	bx	lr

0800ba54 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800ba54:	b580      	push	{r7, lr}
 800ba56:	b0b6      	sub	sp, #216	@ 0xd8
 800ba58:	af00      	add	r7, sp, #0
 800ba5a:	6078      	str	r0, [r7, #4]
 800ba5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800ba5e:	2300      	movs	r3, #0
 800ba60:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800ba64:	2300      	movs	r3, #0
 800ba66:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800ba6e:	2b01      	cmp	r3, #1
 800ba70:	d102      	bne.n	800ba78 <HAL_ADC_ConfigChannel+0x24>
 800ba72:	2302      	movs	r3, #2
 800ba74:	f000 bc13 	b.w	800c29e <HAL_ADC_ConfigChannel+0x84a>
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	2201      	movs	r2, #1
 800ba7c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	4618      	mov	r0, r3
 800ba86:	f7ff fd11 	bl	800b4ac <LL_ADC_REG_IsConversionOngoing>
 800ba8a:	4603      	mov	r3, r0
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	f040 83f3 	bne.w	800c278 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	6818      	ldr	r0, [r3, #0]
 800ba96:	683b      	ldr	r3, [r7, #0]
 800ba98:	6859      	ldr	r1, [r3, #4]
 800ba9a:	683b      	ldr	r3, [r7, #0]
 800ba9c:	681b      	ldr	r3, [r3, #0]
 800ba9e:	461a      	mov	r2, r3
 800baa0:	f7ff fbcb 	bl	800b23a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	4618      	mov	r0, r3
 800baaa:	f7ff fcff 	bl	800b4ac <LL_ADC_REG_IsConversionOngoing>
 800baae:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	4618      	mov	r0, r3
 800bab8:	f7ff fd0b 	bl	800b4d2 <LL_ADC_INJ_IsConversionOngoing>
 800babc:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800bac0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	f040 81d9 	bne.w	800be7c <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800baca:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800bace:	2b00      	cmp	r3, #0
 800bad0:	f040 81d4 	bne.w	800be7c <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800bad4:	683b      	ldr	r3, [r7, #0]
 800bad6:	689b      	ldr	r3, [r3, #8]
 800bad8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800badc:	d10f      	bne.n	800bafe <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	6818      	ldr	r0, [r3, #0]
 800bae2:	683b      	ldr	r3, [r7, #0]
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	2200      	movs	r2, #0
 800bae8:	4619      	mov	r1, r3
 800baea:	f7ff fbd2 	bl	800b292 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800baf6:	4618      	mov	r0, r3
 800baf8:	f7ff fb79 	bl	800b1ee <LL_ADC_SetSamplingTimeCommonConfig>
 800bafc:	e00e      	b.n	800bb1c <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	6818      	ldr	r0, [r3, #0]
 800bb02:	683b      	ldr	r3, [r7, #0]
 800bb04:	6819      	ldr	r1, [r3, #0]
 800bb06:	683b      	ldr	r3, [r7, #0]
 800bb08:	689b      	ldr	r3, [r3, #8]
 800bb0a:	461a      	mov	r2, r3
 800bb0c:	f7ff fbc1 	bl	800b292 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	2100      	movs	r1, #0
 800bb16:	4618      	mov	r0, r3
 800bb18:	f7ff fb69 	bl	800b1ee <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800bb1c:	683b      	ldr	r3, [r7, #0]
 800bb1e:	695a      	ldr	r2, [r3, #20]
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	68db      	ldr	r3, [r3, #12]
 800bb26:	08db      	lsrs	r3, r3, #3
 800bb28:	f003 0303 	and.w	r3, r3, #3
 800bb2c:	005b      	lsls	r3, r3, #1
 800bb2e:	fa02 f303 	lsl.w	r3, r2, r3
 800bb32:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800bb36:	683b      	ldr	r3, [r7, #0]
 800bb38:	691b      	ldr	r3, [r3, #16]
 800bb3a:	2b04      	cmp	r3, #4
 800bb3c:	d022      	beq.n	800bb84 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	6818      	ldr	r0, [r3, #0]
 800bb42:	683b      	ldr	r3, [r7, #0]
 800bb44:	6919      	ldr	r1, [r3, #16]
 800bb46:	683b      	ldr	r3, [r7, #0]
 800bb48:	681a      	ldr	r2, [r3, #0]
 800bb4a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800bb4e:	f7ff fac3 	bl	800b0d8 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	6818      	ldr	r0, [r3, #0]
 800bb56:	683b      	ldr	r3, [r7, #0]
 800bb58:	6919      	ldr	r1, [r3, #16]
 800bb5a:	683b      	ldr	r3, [r7, #0]
 800bb5c:	699b      	ldr	r3, [r3, #24]
 800bb5e:	461a      	mov	r2, r3
 800bb60:	f7ff fb0f 	bl	800b182 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	6818      	ldr	r0, [r3, #0]
 800bb68:	683b      	ldr	r3, [r7, #0]
 800bb6a:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800bb6c:	683b      	ldr	r3, [r7, #0]
 800bb6e:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800bb70:	2b01      	cmp	r3, #1
 800bb72:	d102      	bne.n	800bb7a <HAL_ADC_ConfigChannel+0x126>
 800bb74:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800bb78:	e000      	b.n	800bb7c <HAL_ADC_ConfigChannel+0x128>
 800bb7a:	2300      	movs	r3, #0
 800bb7c:	461a      	mov	r2, r3
 800bb7e:	f7ff fb1b 	bl	800b1b8 <LL_ADC_SetOffsetSaturation>
 800bb82:	e17b      	b.n	800be7c <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	2100      	movs	r1, #0
 800bb8a:	4618      	mov	r0, r3
 800bb8c:	f7ff fac8 	bl	800b120 <LL_ADC_GetOffsetChannel>
 800bb90:	4603      	mov	r3, r0
 800bb92:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d10a      	bne.n	800bbb0 <HAL_ADC_ConfigChannel+0x15c>
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	2100      	movs	r1, #0
 800bba0:	4618      	mov	r0, r3
 800bba2:	f7ff fabd 	bl	800b120 <LL_ADC_GetOffsetChannel>
 800bba6:	4603      	mov	r3, r0
 800bba8:	0e9b      	lsrs	r3, r3, #26
 800bbaa:	f003 021f 	and.w	r2, r3, #31
 800bbae:	e01e      	b.n	800bbee <HAL_ADC_ConfigChannel+0x19a>
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	2100      	movs	r1, #0
 800bbb6:	4618      	mov	r0, r3
 800bbb8:	f7ff fab2 	bl	800b120 <LL_ADC_GetOffsetChannel>
 800bbbc:	4603      	mov	r3, r0
 800bbbe:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bbc2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800bbc6:	fa93 f3a3 	rbit	r3, r3
 800bbca:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800bbce:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800bbd2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800bbd6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d101      	bne.n	800bbe2 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800bbde:	2320      	movs	r3, #32
 800bbe0:	e004      	b.n	800bbec <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800bbe2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800bbe6:	fab3 f383 	clz	r3, r3
 800bbea:	b2db      	uxtb	r3, r3
 800bbec:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800bbee:	683b      	ldr	r3, [r7, #0]
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d105      	bne.n	800bc06 <HAL_ADC_ConfigChannel+0x1b2>
 800bbfa:	683b      	ldr	r3, [r7, #0]
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	0e9b      	lsrs	r3, r3, #26
 800bc00:	f003 031f 	and.w	r3, r3, #31
 800bc04:	e018      	b.n	800bc38 <HAL_ADC_ConfigChannel+0x1e4>
 800bc06:	683b      	ldr	r3, [r7, #0]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bc0e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800bc12:	fa93 f3a3 	rbit	r3, r3
 800bc16:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800bc1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc1e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800bc22:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d101      	bne.n	800bc2e <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800bc2a:	2320      	movs	r3, #32
 800bc2c:	e004      	b.n	800bc38 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 800bc2e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bc32:	fab3 f383 	clz	r3, r3
 800bc36:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800bc38:	429a      	cmp	r2, r3
 800bc3a:	d106      	bne.n	800bc4a <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	2200      	movs	r2, #0
 800bc42:	2100      	movs	r1, #0
 800bc44:	4618      	mov	r0, r3
 800bc46:	f7ff fa81 	bl	800b14c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	2101      	movs	r1, #1
 800bc50:	4618      	mov	r0, r3
 800bc52:	f7ff fa65 	bl	800b120 <LL_ADC_GetOffsetChannel>
 800bc56:	4603      	mov	r3, r0
 800bc58:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	d10a      	bne.n	800bc76 <HAL_ADC_ConfigChannel+0x222>
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	2101      	movs	r1, #1
 800bc66:	4618      	mov	r0, r3
 800bc68:	f7ff fa5a 	bl	800b120 <LL_ADC_GetOffsetChannel>
 800bc6c:	4603      	mov	r3, r0
 800bc6e:	0e9b      	lsrs	r3, r3, #26
 800bc70:	f003 021f 	and.w	r2, r3, #31
 800bc74:	e01e      	b.n	800bcb4 <HAL_ADC_ConfigChannel+0x260>
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	2101      	movs	r1, #1
 800bc7c:	4618      	mov	r0, r3
 800bc7e:	f7ff fa4f 	bl	800b120 <LL_ADC_GetOffsetChannel>
 800bc82:	4603      	mov	r3, r0
 800bc84:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bc88:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800bc8c:	fa93 f3a3 	rbit	r3, r3
 800bc90:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800bc94:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bc98:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800bc9c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d101      	bne.n	800bca8 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 800bca4:	2320      	movs	r3, #32
 800bca6:	e004      	b.n	800bcb2 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 800bca8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800bcac:	fab3 f383 	clz	r3, r3
 800bcb0:	b2db      	uxtb	r3, r3
 800bcb2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800bcb4:	683b      	ldr	r3, [r7, #0]
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d105      	bne.n	800bccc <HAL_ADC_ConfigChannel+0x278>
 800bcc0:	683b      	ldr	r3, [r7, #0]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	0e9b      	lsrs	r3, r3, #26
 800bcc6:	f003 031f 	and.w	r3, r3, #31
 800bcca:	e018      	b.n	800bcfe <HAL_ADC_ConfigChannel+0x2aa>
 800bccc:	683b      	ldr	r3, [r7, #0]
 800bcce:	681b      	ldr	r3, [r3, #0]
 800bcd0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bcd4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bcd8:	fa93 f3a3 	rbit	r3, r3
 800bcdc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800bce0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bce4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800bce8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	d101      	bne.n	800bcf4 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 800bcf0:	2320      	movs	r3, #32
 800bcf2:	e004      	b.n	800bcfe <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 800bcf4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800bcf8:	fab3 f383 	clz	r3, r3
 800bcfc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800bcfe:	429a      	cmp	r2, r3
 800bd00:	d106      	bne.n	800bd10 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	2200      	movs	r2, #0
 800bd08:	2101      	movs	r1, #1
 800bd0a:	4618      	mov	r0, r3
 800bd0c:	f7ff fa1e 	bl	800b14c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	2102      	movs	r1, #2
 800bd16:	4618      	mov	r0, r3
 800bd18:	f7ff fa02 	bl	800b120 <LL_ADC_GetOffsetChannel>
 800bd1c:	4603      	mov	r3, r0
 800bd1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	d10a      	bne.n	800bd3c <HAL_ADC_ConfigChannel+0x2e8>
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	2102      	movs	r1, #2
 800bd2c:	4618      	mov	r0, r3
 800bd2e:	f7ff f9f7 	bl	800b120 <LL_ADC_GetOffsetChannel>
 800bd32:	4603      	mov	r3, r0
 800bd34:	0e9b      	lsrs	r3, r3, #26
 800bd36:	f003 021f 	and.w	r2, r3, #31
 800bd3a:	e01e      	b.n	800bd7a <HAL_ADC_ConfigChannel+0x326>
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	2102      	movs	r1, #2
 800bd42:	4618      	mov	r0, r3
 800bd44:	f7ff f9ec 	bl	800b120 <LL_ADC_GetOffsetChannel>
 800bd48:	4603      	mov	r3, r0
 800bd4a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bd4e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bd52:	fa93 f3a3 	rbit	r3, r3
 800bd56:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800bd5a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bd5e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800bd62:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d101      	bne.n	800bd6e <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800bd6a:	2320      	movs	r3, #32
 800bd6c:	e004      	b.n	800bd78 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800bd6e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bd72:	fab3 f383 	clz	r3, r3
 800bd76:	b2db      	uxtb	r3, r3
 800bd78:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800bd7a:	683b      	ldr	r3, [r7, #0]
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d105      	bne.n	800bd92 <HAL_ADC_ConfigChannel+0x33e>
 800bd86:	683b      	ldr	r3, [r7, #0]
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	0e9b      	lsrs	r3, r3, #26
 800bd8c:	f003 031f 	and.w	r3, r3, #31
 800bd90:	e016      	b.n	800bdc0 <HAL_ADC_ConfigChannel+0x36c>
 800bd92:	683b      	ldr	r3, [r7, #0]
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bd9a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800bd9e:	fa93 f3a3 	rbit	r3, r3
 800bda2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800bda4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800bda6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800bdaa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d101      	bne.n	800bdb6 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800bdb2:	2320      	movs	r3, #32
 800bdb4:	e004      	b.n	800bdc0 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800bdb6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bdba:	fab3 f383 	clz	r3, r3
 800bdbe:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800bdc0:	429a      	cmp	r2, r3
 800bdc2:	d106      	bne.n	800bdd2 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	2200      	movs	r2, #0
 800bdca:	2102      	movs	r1, #2
 800bdcc:	4618      	mov	r0, r3
 800bdce:	f7ff f9bd 	bl	800b14c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	2103      	movs	r1, #3
 800bdd8:	4618      	mov	r0, r3
 800bdda:	f7ff f9a1 	bl	800b120 <LL_ADC_GetOffsetChannel>
 800bdde:	4603      	mov	r3, r0
 800bde0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d10a      	bne.n	800bdfe <HAL_ADC_ConfigChannel+0x3aa>
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	2103      	movs	r1, #3
 800bdee:	4618      	mov	r0, r3
 800bdf0:	f7ff f996 	bl	800b120 <LL_ADC_GetOffsetChannel>
 800bdf4:	4603      	mov	r3, r0
 800bdf6:	0e9b      	lsrs	r3, r3, #26
 800bdf8:	f003 021f 	and.w	r2, r3, #31
 800bdfc:	e017      	b.n	800be2e <HAL_ADC_ConfigChannel+0x3da>
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	2103      	movs	r1, #3
 800be04:	4618      	mov	r0, r3
 800be06:	f7ff f98b 	bl	800b120 <LL_ADC_GetOffsetChannel>
 800be0a:	4603      	mov	r3, r0
 800be0c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800be0e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800be10:	fa93 f3a3 	rbit	r3, r3
 800be14:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800be16:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800be18:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800be1a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	d101      	bne.n	800be24 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 800be20:	2320      	movs	r3, #32
 800be22:	e003      	b.n	800be2c <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 800be24:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800be26:	fab3 f383 	clz	r3, r3
 800be2a:	b2db      	uxtb	r3, r3
 800be2c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800be2e:	683b      	ldr	r3, [r7, #0]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800be36:	2b00      	cmp	r3, #0
 800be38:	d105      	bne.n	800be46 <HAL_ADC_ConfigChannel+0x3f2>
 800be3a:	683b      	ldr	r3, [r7, #0]
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	0e9b      	lsrs	r3, r3, #26
 800be40:	f003 031f 	and.w	r3, r3, #31
 800be44:	e011      	b.n	800be6a <HAL_ADC_ConfigChannel+0x416>
 800be46:	683b      	ldr	r3, [r7, #0]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800be4c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800be4e:	fa93 f3a3 	rbit	r3, r3
 800be52:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800be54:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800be56:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800be58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d101      	bne.n	800be62 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800be5e:	2320      	movs	r3, #32
 800be60:	e003      	b.n	800be6a <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800be62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800be64:	fab3 f383 	clz	r3, r3
 800be68:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800be6a:	429a      	cmp	r2, r3
 800be6c:	d106      	bne.n	800be7c <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	2200      	movs	r2, #0
 800be74:	2103      	movs	r1, #3
 800be76:	4618      	mov	r0, r3
 800be78:	f7ff f968 	bl	800b14c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	4618      	mov	r0, r3
 800be82:	f7ff fad9 	bl	800b438 <LL_ADC_IsEnabled>
 800be86:	4603      	mov	r3, r0
 800be88:	2b00      	cmp	r3, #0
 800be8a:	f040 813d 	bne.w	800c108 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	6818      	ldr	r0, [r3, #0]
 800be92:	683b      	ldr	r3, [r7, #0]
 800be94:	6819      	ldr	r1, [r3, #0]
 800be96:	683b      	ldr	r3, [r7, #0]
 800be98:	68db      	ldr	r3, [r3, #12]
 800be9a:	461a      	mov	r2, r3
 800be9c:	f7ff fa24 	bl	800b2e8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800bea0:	683b      	ldr	r3, [r7, #0]
 800bea2:	68db      	ldr	r3, [r3, #12]
 800bea4:	4aa2      	ldr	r2, [pc, #648]	@ (800c130 <HAL_ADC_ConfigChannel+0x6dc>)
 800bea6:	4293      	cmp	r3, r2
 800bea8:	f040 812e 	bne.w	800c108 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800beb0:	683b      	ldr	r3, [r7, #0]
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d10b      	bne.n	800bed4 <HAL_ADC_ConfigChannel+0x480>
 800bebc:	683b      	ldr	r3, [r7, #0]
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	0e9b      	lsrs	r3, r3, #26
 800bec2:	3301      	adds	r3, #1
 800bec4:	f003 031f 	and.w	r3, r3, #31
 800bec8:	2b09      	cmp	r3, #9
 800beca:	bf94      	ite	ls
 800becc:	2301      	movls	r3, #1
 800bece:	2300      	movhi	r3, #0
 800bed0:	b2db      	uxtb	r3, r3
 800bed2:	e019      	b.n	800bf08 <HAL_ADC_ConfigChannel+0x4b4>
 800bed4:	683b      	ldr	r3, [r7, #0]
 800bed6:	681b      	ldr	r3, [r3, #0]
 800bed8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800beda:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bedc:	fa93 f3a3 	rbit	r3, r3
 800bee0:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800bee2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bee4:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800bee6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d101      	bne.n	800bef0 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800beec:	2320      	movs	r3, #32
 800beee:	e003      	b.n	800bef8 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 800bef0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bef2:	fab3 f383 	clz	r3, r3
 800bef6:	b2db      	uxtb	r3, r3
 800bef8:	3301      	adds	r3, #1
 800befa:	f003 031f 	and.w	r3, r3, #31
 800befe:	2b09      	cmp	r3, #9
 800bf00:	bf94      	ite	ls
 800bf02:	2301      	movls	r3, #1
 800bf04:	2300      	movhi	r3, #0
 800bf06:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800bf08:	2b00      	cmp	r3, #0
 800bf0a:	d079      	beq.n	800c000 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800bf0c:	683b      	ldr	r3, [r7, #0]
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d107      	bne.n	800bf28 <HAL_ADC_ConfigChannel+0x4d4>
 800bf18:	683b      	ldr	r3, [r7, #0]
 800bf1a:	681b      	ldr	r3, [r3, #0]
 800bf1c:	0e9b      	lsrs	r3, r3, #26
 800bf1e:	3301      	adds	r3, #1
 800bf20:	069b      	lsls	r3, r3, #26
 800bf22:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800bf26:	e015      	b.n	800bf54 <HAL_ADC_ConfigChannel+0x500>
 800bf28:	683b      	ldr	r3, [r7, #0]
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bf2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bf30:	fa93 f3a3 	rbit	r3, r3
 800bf34:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800bf36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bf38:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800bf3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d101      	bne.n	800bf44 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 800bf40:	2320      	movs	r3, #32
 800bf42:	e003      	b.n	800bf4c <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 800bf44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bf46:	fab3 f383 	clz	r3, r3
 800bf4a:	b2db      	uxtb	r3, r3
 800bf4c:	3301      	adds	r3, #1
 800bf4e:	069b      	lsls	r3, r3, #26
 800bf50:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800bf54:	683b      	ldr	r3, [r7, #0]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d109      	bne.n	800bf74 <HAL_ADC_ConfigChannel+0x520>
 800bf60:	683b      	ldr	r3, [r7, #0]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	0e9b      	lsrs	r3, r3, #26
 800bf66:	3301      	adds	r3, #1
 800bf68:	f003 031f 	and.w	r3, r3, #31
 800bf6c:	2101      	movs	r1, #1
 800bf6e:	fa01 f303 	lsl.w	r3, r1, r3
 800bf72:	e017      	b.n	800bfa4 <HAL_ADC_ConfigChannel+0x550>
 800bf74:	683b      	ldr	r3, [r7, #0]
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bf7a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bf7c:	fa93 f3a3 	rbit	r3, r3
 800bf80:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800bf82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bf84:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800bf86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d101      	bne.n	800bf90 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 800bf8c:	2320      	movs	r3, #32
 800bf8e:	e003      	b.n	800bf98 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 800bf90:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bf92:	fab3 f383 	clz	r3, r3
 800bf96:	b2db      	uxtb	r3, r3
 800bf98:	3301      	adds	r3, #1
 800bf9a:	f003 031f 	and.w	r3, r3, #31
 800bf9e:	2101      	movs	r1, #1
 800bfa0:	fa01 f303 	lsl.w	r3, r1, r3
 800bfa4:	ea42 0103 	orr.w	r1, r2, r3
 800bfa8:	683b      	ldr	r3, [r7, #0]
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d10a      	bne.n	800bfca <HAL_ADC_ConfigChannel+0x576>
 800bfb4:	683b      	ldr	r3, [r7, #0]
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	0e9b      	lsrs	r3, r3, #26
 800bfba:	3301      	adds	r3, #1
 800bfbc:	f003 021f 	and.w	r2, r3, #31
 800bfc0:	4613      	mov	r3, r2
 800bfc2:	005b      	lsls	r3, r3, #1
 800bfc4:	4413      	add	r3, r2
 800bfc6:	051b      	lsls	r3, r3, #20
 800bfc8:	e018      	b.n	800bffc <HAL_ADC_ConfigChannel+0x5a8>
 800bfca:	683b      	ldr	r3, [r7, #0]
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bfd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfd2:	fa93 f3a3 	rbit	r3, r3
 800bfd6:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800bfd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bfda:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800bfdc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	d101      	bne.n	800bfe6 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800bfe2:	2320      	movs	r3, #32
 800bfe4:	e003      	b.n	800bfee <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800bfe6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bfe8:	fab3 f383 	clz	r3, r3
 800bfec:	b2db      	uxtb	r3, r3
 800bfee:	3301      	adds	r3, #1
 800bff0:	f003 021f 	and.w	r2, r3, #31
 800bff4:	4613      	mov	r3, r2
 800bff6:	005b      	lsls	r3, r3, #1
 800bff8:	4413      	add	r3, r2
 800bffa:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800bffc:	430b      	orrs	r3, r1
 800bffe:	e07e      	b.n	800c0fe <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800c000:	683b      	ldr	r3, [r7, #0]
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d107      	bne.n	800c01c <HAL_ADC_ConfigChannel+0x5c8>
 800c00c:	683b      	ldr	r3, [r7, #0]
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	0e9b      	lsrs	r3, r3, #26
 800c012:	3301      	adds	r3, #1
 800c014:	069b      	lsls	r3, r3, #26
 800c016:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800c01a:	e015      	b.n	800c048 <HAL_ADC_ConfigChannel+0x5f4>
 800c01c:	683b      	ldr	r3, [r7, #0]
 800c01e:	681b      	ldr	r3, [r3, #0]
 800c020:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c022:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c024:	fa93 f3a3 	rbit	r3, r3
 800c028:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800c02a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c02c:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800c02e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c030:	2b00      	cmp	r3, #0
 800c032:	d101      	bne.n	800c038 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 800c034:	2320      	movs	r3, #32
 800c036:	e003      	b.n	800c040 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 800c038:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c03a:	fab3 f383 	clz	r3, r3
 800c03e:	b2db      	uxtb	r3, r3
 800c040:	3301      	adds	r3, #1
 800c042:	069b      	lsls	r3, r3, #26
 800c044:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800c048:	683b      	ldr	r3, [r7, #0]
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c050:	2b00      	cmp	r3, #0
 800c052:	d109      	bne.n	800c068 <HAL_ADC_ConfigChannel+0x614>
 800c054:	683b      	ldr	r3, [r7, #0]
 800c056:	681b      	ldr	r3, [r3, #0]
 800c058:	0e9b      	lsrs	r3, r3, #26
 800c05a:	3301      	adds	r3, #1
 800c05c:	f003 031f 	and.w	r3, r3, #31
 800c060:	2101      	movs	r1, #1
 800c062:	fa01 f303 	lsl.w	r3, r1, r3
 800c066:	e017      	b.n	800c098 <HAL_ADC_ConfigChannel+0x644>
 800c068:	683b      	ldr	r3, [r7, #0]
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c06e:	6a3b      	ldr	r3, [r7, #32]
 800c070:	fa93 f3a3 	rbit	r3, r3
 800c074:	61fb      	str	r3, [r7, #28]
  return result;
 800c076:	69fb      	ldr	r3, [r7, #28]
 800c078:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800c07a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	d101      	bne.n	800c084 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 800c080:	2320      	movs	r3, #32
 800c082:	e003      	b.n	800c08c <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 800c084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c086:	fab3 f383 	clz	r3, r3
 800c08a:	b2db      	uxtb	r3, r3
 800c08c:	3301      	adds	r3, #1
 800c08e:	f003 031f 	and.w	r3, r3, #31
 800c092:	2101      	movs	r1, #1
 800c094:	fa01 f303 	lsl.w	r3, r1, r3
 800c098:	ea42 0103 	orr.w	r1, r2, r3
 800c09c:	683b      	ldr	r3, [r7, #0]
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d10d      	bne.n	800c0c4 <HAL_ADC_ConfigChannel+0x670>
 800c0a8:	683b      	ldr	r3, [r7, #0]
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	0e9b      	lsrs	r3, r3, #26
 800c0ae:	3301      	adds	r3, #1
 800c0b0:	f003 021f 	and.w	r2, r3, #31
 800c0b4:	4613      	mov	r3, r2
 800c0b6:	005b      	lsls	r3, r3, #1
 800c0b8:	4413      	add	r3, r2
 800c0ba:	3b1e      	subs	r3, #30
 800c0bc:	051b      	lsls	r3, r3, #20
 800c0be:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800c0c2:	e01b      	b.n	800c0fc <HAL_ADC_ConfigChannel+0x6a8>
 800c0c4:	683b      	ldr	r3, [r7, #0]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c0ca:	697b      	ldr	r3, [r7, #20]
 800c0cc:	fa93 f3a3 	rbit	r3, r3
 800c0d0:	613b      	str	r3, [r7, #16]
  return result;
 800c0d2:	693b      	ldr	r3, [r7, #16]
 800c0d4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800c0d6:	69bb      	ldr	r3, [r7, #24]
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d101      	bne.n	800c0e0 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 800c0dc:	2320      	movs	r3, #32
 800c0de:	e003      	b.n	800c0e8 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 800c0e0:	69bb      	ldr	r3, [r7, #24]
 800c0e2:	fab3 f383 	clz	r3, r3
 800c0e6:	b2db      	uxtb	r3, r3
 800c0e8:	3301      	adds	r3, #1
 800c0ea:	f003 021f 	and.w	r2, r3, #31
 800c0ee:	4613      	mov	r3, r2
 800c0f0:	005b      	lsls	r3, r3, #1
 800c0f2:	4413      	add	r3, r2
 800c0f4:	3b1e      	subs	r3, #30
 800c0f6:	051b      	lsls	r3, r3, #20
 800c0f8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800c0fc:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800c0fe:	683a      	ldr	r2, [r7, #0]
 800c100:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800c102:	4619      	mov	r1, r3
 800c104:	f7ff f8c5 	bl	800b292 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800c108:	683b      	ldr	r3, [r7, #0]
 800c10a:	681a      	ldr	r2, [r3, #0]
 800c10c:	4b09      	ldr	r3, [pc, #36]	@ (800c134 <HAL_ADC_ConfigChannel+0x6e0>)
 800c10e:	4013      	ands	r3, r2
 800c110:	2b00      	cmp	r3, #0
 800c112:	f000 80be 	beq.w	800c292 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c11e:	d004      	beq.n	800c12a <HAL_ADC_ConfigChannel+0x6d6>
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	4a04      	ldr	r2, [pc, #16]	@ (800c138 <HAL_ADC_ConfigChannel+0x6e4>)
 800c126:	4293      	cmp	r3, r2
 800c128:	d10a      	bne.n	800c140 <HAL_ADC_ConfigChannel+0x6ec>
 800c12a:	4b04      	ldr	r3, [pc, #16]	@ (800c13c <HAL_ADC_ConfigChannel+0x6e8>)
 800c12c:	e009      	b.n	800c142 <HAL_ADC_ConfigChannel+0x6ee>
 800c12e:	bf00      	nop
 800c130:	407f0000 	.word	0x407f0000
 800c134:	80080000 	.word	0x80080000
 800c138:	50000100 	.word	0x50000100
 800c13c:	50000300 	.word	0x50000300
 800c140:	4b59      	ldr	r3, [pc, #356]	@ (800c2a8 <HAL_ADC_ConfigChannel+0x854>)
 800c142:	4618      	mov	r0, r3
 800c144:	f7fe ffba 	bl	800b0bc <LL_ADC_GetCommonPathInternalCh>
 800c148:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800c14c:	683b      	ldr	r3, [r7, #0]
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	4a56      	ldr	r2, [pc, #344]	@ (800c2ac <HAL_ADC_ConfigChannel+0x858>)
 800c152:	4293      	cmp	r3, r2
 800c154:	d004      	beq.n	800c160 <HAL_ADC_ConfigChannel+0x70c>
 800c156:	683b      	ldr	r3, [r7, #0]
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	4a55      	ldr	r2, [pc, #340]	@ (800c2b0 <HAL_ADC_ConfigChannel+0x85c>)
 800c15c:	4293      	cmp	r3, r2
 800c15e:	d13a      	bne.n	800c1d6 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800c160:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800c164:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d134      	bne.n	800c1d6 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	681b      	ldr	r3, [r3, #0]
 800c170:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c174:	d005      	beq.n	800c182 <HAL_ADC_ConfigChannel+0x72e>
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	681b      	ldr	r3, [r3, #0]
 800c17a:	4a4e      	ldr	r2, [pc, #312]	@ (800c2b4 <HAL_ADC_ConfigChannel+0x860>)
 800c17c:	4293      	cmp	r3, r2
 800c17e:	f040 8085 	bne.w	800c28c <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c18a:	d004      	beq.n	800c196 <HAL_ADC_ConfigChannel+0x742>
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	4a49      	ldr	r2, [pc, #292]	@ (800c2b8 <HAL_ADC_ConfigChannel+0x864>)
 800c192:	4293      	cmp	r3, r2
 800c194:	d101      	bne.n	800c19a <HAL_ADC_ConfigChannel+0x746>
 800c196:	4a49      	ldr	r2, [pc, #292]	@ (800c2bc <HAL_ADC_ConfigChannel+0x868>)
 800c198:	e000      	b.n	800c19c <HAL_ADC_ConfigChannel+0x748>
 800c19a:	4a43      	ldr	r2, [pc, #268]	@ (800c2a8 <HAL_ADC_ConfigChannel+0x854>)
 800c19c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800c1a0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800c1a4:	4619      	mov	r1, r3
 800c1a6:	4610      	mov	r0, r2
 800c1a8:	f7fe ff75 	bl	800b096 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800c1ac:	4b44      	ldr	r3, [pc, #272]	@ (800c2c0 <HAL_ADC_ConfigChannel+0x86c>)
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	099b      	lsrs	r3, r3, #6
 800c1b2:	4a44      	ldr	r2, [pc, #272]	@ (800c2c4 <HAL_ADC_ConfigChannel+0x870>)
 800c1b4:	fba2 2303 	umull	r2, r3, r2, r3
 800c1b8:	099b      	lsrs	r3, r3, #6
 800c1ba:	1c5a      	adds	r2, r3, #1
 800c1bc:	4613      	mov	r3, r2
 800c1be:	005b      	lsls	r3, r3, #1
 800c1c0:	4413      	add	r3, r2
 800c1c2:	009b      	lsls	r3, r3, #2
 800c1c4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800c1c6:	e002      	b.n	800c1ce <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	3b01      	subs	r3, #1
 800c1cc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	d1f9      	bne.n	800c1c8 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800c1d4:	e05a      	b.n	800c28c <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800c1d6:	683b      	ldr	r3, [r7, #0]
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	4a3b      	ldr	r2, [pc, #236]	@ (800c2c8 <HAL_ADC_ConfigChannel+0x874>)
 800c1dc:	4293      	cmp	r3, r2
 800c1de:	d125      	bne.n	800c22c <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800c1e0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800c1e4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	d11f      	bne.n	800c22c <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	4a31      	ldr	r2, [pc, #196]	@ (800c2b8 <HAL_ADC_ConfigChannel+0x864>)
 800c1f2:	4293      	cmp	r3, r2
 800c1f4:	d104      	bne.n	800c200 <HAL_ADC_ConfigChannel+0x7ac>
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	681b      	ldr	r3, [r3, #0]
 800c1fa:	4a34      	ldr	r2, [pc, #208]	@ (800c2cc <HAL_ADC_ConfigChannel+0x878>)
 800c1fc:	4293      	cmp	r3, r2
 800c1fe:	d047      	beq.n	800c290 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	681b      	ldr	r3, [r3, #0]
 800c204:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c208:	d004      	beq.n	800c214 <HAL_ADC_ConfigChannel+0x7c0>
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	4a2a      	ldr	r2, [pc, #168]	@ (800c2b8 <HAL_ADC_ConfigChannel+0x864>)
 800c210:	4293      	cmp	r3, r2
 800c212:	d101      	bne.n	800c218 <HAL_ADC_ConfigChannel+0x7c4>
 800c214:	4a29      	ldr	r2, [pc, #164]	@ (800c2bc <HAL_ADC_ConfigChannel+0x868>)
 800c216:	e000      	b.n	800c21a <HAL_ADC_ConfigChannel+0x7c6>
 800c218:	4a23      	ldr	r2, [pc, #140]	@ (800c2a8 <HAL_ADC_ConfigChannel+0x854>)
 800c21a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800c21e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c222:	4619      	mov	r1, r3
 800c224:	4610      	mov	r0, r2
 800c226:	f7fe ff36 	bl	800b096 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800c22a:	e031      	b.n	800c290 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800c22c:	683b      	ldr	r3, [r7, #0]
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	4a27      	ldr	r2, [pc, #156]	@ (800c2d0 <HAL_ADC_ConfigChannel+0x87c>)
 800c232:	4293      	cmp	r3, r2
 800c234:	d12d      	bne.n	800c292 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800c236:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800c23a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d127      	bne.n	800c292 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	4a1c      	ldr	r2, [pc, #112]	@ (800c2b8 <HAL_ADC_ConfigChannel+0x864>)
 800c248:	4293      	cmp	r3, r2
 800c24a:	d022      	beq.n	800c292 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c254:	d004      	beq.n	800c260 <HAL_ADC_ConfigChannel+0x80c>
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	4a17      	ldr	r2, [pc, #92]	@ (800c2b8 <HAL_ADC_ConfigChannel+0x864>)
 800c25c:	4293      	cmp	r3, r2
 800c25e:	d101      	bne.n	800c264 <HAL_ADC_ConfigChannel+0x810>
 800c260:	4a16      	ldr	r2, [pc, #88]	@ (800c2bc <HAL_ADC_ConfigChannel+0x868>)
 800c262:	e000      	b.n	800c266 <HAL_ADC_ConfigChannel+0x812>
 800c264:	4a10      	ldr	r2, [pc, #64]	@ (800c2a8 <HAL_ADC_ConfigChannel+0x854>)
 800c266:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800c26a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800c26e:	4619      	mov	r1, r3
 800c270:	4610      	mov	r0, r2
 800c272:	f7fe ff10 	bl	800b096 <LL_ADC_SetCommonPathInternalCh>
 800c276:	e00c      	b.n	800c292 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c27c:	f043 0220 	orr.w	r2, r3, #32
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800c284:	2301      	movs	r3, #1
 800c286:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800c28a:	e002      	b.n	800c292 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800c28c:	bf00      	nop
 800c28e:	e000      	b.n	800c292 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800c290:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	2200      	movs	r2, #0
 800c296:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800c29a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800c29e:	4618      	mov	r0, r3
 800c2a0:	37d8      	adds	r7, #216	@ 0xd8
 800c2a2:	46bd      	mov	sp, r7
 800c2a4:	bd80      	pop	{r7, pc}
 800c2a6:	bf00      	nop
 800c2a8:	50000700 	.word	0x50000700
 800c2ac:	c3210000 	.word	0xc3210000
 800c2b0:	90c00010 	.word	0x90c00010
 800c2b4:	50000600 	.word	0x50000600
 800c2b8:	50000100 	.word	0x50000100
 800c2bc:	50000300 	.word	0x50000300
 800c2c0:	200005bc 	.word	0x200005bc
 800c2c4:	053e2d63 	.word	0x053e2d63
 800c2c8:	c7520000 	.word	0xc7520000
 800c2cc:	50000500 	.word	0x50000500
 800c2d0:	cb840000 	.word	0xcb840000

0800c2d4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800c2d4:	b580      	push	{r7, lr}
 800c2d6:	b084      	sub	sp, #16
 800c2d8:	af00      	add	r7, sp, #0
 800c2da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800c2dc:	2300      	movs	r3, #0
 800c2de:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	681b      	ldr	r3, [r3, #0]
 800c2e4:	4618      	mov	r0, r3
 800c2e6:	f7ff f8a7 	bl	800b438 <LL_ADC_IsEnabled>
 800c2ea:	4603      	mov	r3, r0
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	d176      	bne.n	800c3de <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	689a      	ldr	r2, [r3, #8]
 800c2f6:	4b3c      	ldr	r3, [pc, #240]	@ (800c3e8 <ADC_Enable+0x114>)
 800c2f8:	4013      	ands	r3, r2
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d00d      	beq.n	800c31a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c302:	f043 0210 	orr.w	r2, r3, #16
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c30e:	f043 0201 	orr.w	r2, r3, #1
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800c316:	2301      	movs	r3, #1
 800c318:	e062      	b.n	800c3e0 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	4618      	mov	r0, r3
 800c320:	f7ff f862 	bl	800b3e8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c32c:	d004      	beq.n	800c338 <ADC_Enable+0x64>
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	681b      	ldr	r3, [r3, #0]
 800c332:	4a2e      	ldr	r2, [pc, #184]	@ (800c3ec <ADC_Enable+0x118>)
 800c334:	4293      	cmp	r3, r2
 800c336:	d101      	bne.n	800c33c <ADC_Enable+0x68>
 800c338:	4b2d      	ldr	r3, [pc, #180]	@ (800c3f0 <ADC_Enable+0x11c>)
 800c33a:	e000      	b.n	800c33e <ADC_Enable+0x6a>
 800c33c:	4b2d      	ldr	r3, [pc, #180]	@ (800c3f4 <ADC_Enable+0x120>)
 800c33e:	4618      	mov	r0, r3
 800c340:	f7fe febc 	bl	800b0bc <LL_ADC_GetCommonPathInternalCh>
 800c344:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800c346:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d013      	beq.n	800c376 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800c34e:	4b2a      	ldr	r3, [pc, #168]	@ (800c3f8 <ADC_Enable+0x124>)
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	099b      	lsrs	r3, r3, #6
 800c354:	4a29      	ldr	r2, [pc, #164]	@ (800c3fc <ADC_Enable+0x128>)
 800c356:	fba2 2303 	umull	r2, r3, r2, r3
 800c35a:	099b      	lsrs	r3, r3, #6
 800c35c:	1c5a      	adds	r2, r3, #1
 800c35e:	4613      	mov	r3, r2
 800c360:	005b      	lsls	r3, r3, #1
 800c362:	4413      	add	r3, r2
 800c364:	009b      	lsls	r3, r3, #2
 800c366:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800c368:	e002      	b.n	800c370 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800c36a:	68bb      	ldr	r3, [r7, #8]
 800c36c:	3b01      	subs	r3, #1
 800c36e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800c370:	68bb      	ldr	r3, [r7, #8]
 800c372:	2b00      	cmp	r3, #0
 800c374:	d1f9      	bne.n	800c36a <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800c376:	f7fe fe4d 	bl	800b014 <HAL_GetTick>
 800c37a:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800c37c:	e028      	b.n	800c3d0 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	4618      	mov	r0, r3
 800c384:	f7ff f858 	bl	800b438 <LL_ADC_IsEnabled>
 800c388:	4603      	mov	r3, r0
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d104      	bne.n	800c398 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	4618      	mov	r0, r3
 800c394:	f7ff f828 	bl	800b3e8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800c398:	f7fe fe3c 	bl	800b014 <HAL_GetTick>
 800c39c:	4602      	mov	r2, r0
 800c39e:	68fb      	ldr	r3, [r7, #12]
 800c3a0:	1ad3      	subs	r3, r2, r3
 800c3a2:	2b02      	cmp	r3, #2
 800c3a4:	d914      	bls.n	800c3d0 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	f003 0301 	and.w	r3, r3, #1
 800c3b0:	2b01      	cmp	r3, #1
 800c3b2:	d00d      	beq.n	800c3d0 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c3b8:	f043 0210 	orr.w	r2, r3, #16
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c3c4:	f043 0201 	orr.w	r2, r3, #1
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800c3cc:	2301      	movs	r3, #1
 800c3ce:	e007      	b.n	800c3e0 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	f003 0301 	and.w	r3, r3, #1
 800c3da:	2b01      	cmp	r3, #1
 800c3dc:	d1cf      	bne.n	800c37e <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800c3de:	2300      	movs	r3, #0
}
 800c3e0:	4618      	mov	r0, r3
 800c3e2:	3710      	adds	r7, #16
 800c3e4:	46bd      	mov	sp, r7
 800c3e6:	bd80      	pop	{r7, pc}
 800c3e8:	8000003f 	.word	0x8000003f
 800c3ec:	50000100 	.word	0x50000100
 800c3f0:	50000300 	.word	0x50000300
 800c3f4:	50000700 	.word	0x50000700
 800c3f8:	200005bc 	.word	0x200005bc
 800c3fc:	053e2d63 	.word	0x053e2d63

0800c400 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800c400:	b580      	push	{r7, lr}
 800c402:	b084      	sub	sp, #16
 800c404:	af00      	add	r7, sp, #0
 800c406:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	4618      	mov	r0, r3
 800c40e:	f7ff f826 	bl	800b45e <LL_ADC_IsDisableOngoing>
 800c412:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	4618      	mov	r0, r3
 800c41a:	f7ff f80d 	bl	800b438 <LL_ADC_IsEnabled>
 800c41e:	4603      	mov	r3, r0
 800c420:	2b00      	cmp	r3, #0
 800c422:	d047      	beq.n	800c4b4 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800c424:	68fb      	ldr	r3, [r7, #12]
 800c426:	2b00      	cmp	r3, #0
 800c428:	d144      	bne.n	800c4b4 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	689b      	ldr	r3, [r3, #8]
 800c430:	f003 030d 	and.w	r3, r3, #13
 800c434:	2b01      	cmp	r3, #1
 800c436:	d10c      	bne.n	800c452 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	681b      	ldr	r3, [r3, #0]
 800c43c:	4618      	mov	r0, r3
 800c43e:	f7fe ffe7 	bl	800b410 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	2203      	movs	r2, #3
 800c448:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800c44a:	f7fe fde3 	bl	800b014 <HAL_GetTick>
 800c44e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800c450:	e029      	b.n	800c4a6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c456:	f043 0210 	orr.w	r2, r3, #16
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c462:	f043 0201 	orr.w	r2, r3, #1
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800c46a:	2301      	movs	r3, #1
 800c46c:	e023      	b.n	800c4b6 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800c46e:	f7fe fdd1 	bl	800b014 <HAL_GetTick>
 800c472:	4602      	mov	r2, r0
 800c474:	68bb      	ldr	r3, [r7, #8]
 800c476:	1ad3      	subs	r3, r2, r3
 800c478:	2b02      	cmp	r3, #2
 800c47a:	d914      	bls.n	800c4a6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	689b      	ldr	r3, [r3, #8]
 800c482:	f003 0301 	and.w	r3, r3, #1
 800c486:	2b00      	cmp	r3, #0
 800c488:	d00d      	beq.n	800c4a6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c48e:	f043 0210 	orr.w	r2, r3, #16
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c49a:	f043 0201 	orr.w	r2, r3, #1
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800c4a2:	2301      	movs	r3, #1
 800c4a4:	e007      	b.n	800c4b6 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	689b      	ldr	r3, [r3, #8]
 800c4ac:	f003 0301 	and.w	r3, r3, #1
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	d1dc      	bne.n	800c46e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800c4b4:	2300      	movs	r3, #0
}
 800c4b6:	4618      	mov	r0, r3
 800c4b8:	3710      	adds	r7, #16
 800c4ba:	46bd      	mov	sp, r7
 800c4bc:	bd80      	pop	{r7, pc}

0800c4be <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800c4be:	b580      	push	{r7, lr}
 800c4c0:	b084      	sub	sp, #16
 800c4c2:	af00      	add	r7, sp, #0
 800c4c4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c4ca:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800c4cc:	68fb      	ldr	r3, [r7, #12]
 800c4ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c4d0:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	d14b      	bne.n	800c570 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c4dc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800c4e4:	68fb      	ldr	r3, [r7, #12]
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	f003 0308 	and.w	r3, r3, #8
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d021      	beq.n	800c536 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	4618      	mov	r0, r3
 800c4f8:	f7fe fe8c 	bl	800b214 <LL_ADC_REG_IsTriggerSourceSWStart>
 800c4fc:	4603      	mov	r3, r0
 800c4fe:	2b00      	cmp	r3, #0
 800c500:	d032      	beq.n	800c568 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	68db      	ldr	r3, [r3, #12]
 800c508:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d12b      	bne.n	800c568 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c514:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c520:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c524:	2b00      	cmp	r3, #0
 800c526:	d11f      	bne.n	800c568 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c52c:	f043 0201 	orr.w	r2, r3, #1
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	65da      	str	r2, [r3, #92]	@ 0x5c
 800c534:	e018      	b.n	800c568 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	68db      	ldr	r3, [r3, #12]
 800c53c:	f003 0302 	and.w	r3, r3, #2
 800c540:	2b00      	cmp	r3, #0
 800c542:	d111      	bne.n	800c568 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c548:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800c550:	68fb      	ldr	r3, [r7, #12]
 800c552:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c554:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c558:	2b00      	cmp	r3, #0
 800c55a:	d105      	bne.n	800c568 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c560:	f043 0201 	orr.w	r2, r3, #1
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800c568:	68f8      	ldr	r0, [r7, #12]
 800c56a:	f7ff fa55 	bl	800ba18 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800c56e:	e00e      	b.n	800c58e <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c574:	f003 0310 	and.w	r3, r3, #16
 800c578:	2b00      	cmp	r3, #0
 800c57a:	d003      	beq.n	800c584 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800c57c:	68f8      	ldr	r0, [r7, #12]
 800c57e:	f7ff fa5f 	bl	800ba40 <HAL_ADC_ErrorCallback>
}
 800c582:	e004      	b.n	800c58e <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800c584:	68fb      	ldr	r3, [r7, #12]
 800c586:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c588:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c58a:	6878      	ldr	r0, [r7, #4]
 800c58c:	4798      	blx	r3
}
 800c58e:	bf00      	nop
 800c590:	3710      	adds	r7, #16
 800c592:	46bd      	mov	sp, r7
 800c594:	bd80      	pop	{r7, pc}

0800c596 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800c596:	b580      	push	{r7, lr}
 800c598:	b084      	sub	sp, #16
 800c59a:	af00      	add	r7, sp, #0
 800c59c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c5a2:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800c5a4:	68f8      	ldr	r0, [r7, #12]
 800c5a6:	f7ff fa41 	bl	800ba2c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800c5aa:	bf00      	nop
 800c5ac:	3710      	adds	r7, #16
 800c5ae:	46bd      	mov	sp, r7
 800c5b0:	bd80      	pop	{r7, pc}

0800c5b2 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800c5b2:	b580      	push	{r7, lr}
 800c5b4:	b084      	sub	sp, #16
 800c5b6:	af00      	add	r7, sp, #0
 800c5b8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c5be:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c5c4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c5c8:	68fb      	ldr	r3, [r7, #12]
 800c5ca:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800c5cc:	68fb      	ldr	r3, [r7, #12]
 800c5ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c5d0:	f043 0204 	orr.w	r2, r3, #4
 800c5d4:	68fb      	ldr	r3, [r7, #12]
 800c5d6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800c5d8:	68f8      	ldr	r0, [r7, #12]
 800c5da:	f7ff fa31 	bl	800ba40 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800c5de:	bf00      	nop
 800c5e0:	3710      	adds	r7, #16
 800c5e2:	46bd      	mov	sp, r7
 800c5e4:	bd80      	pop	{r7, pc}

0800c5e6 <LL_ADC_IsEnabled>:
{
 800c5e6:	b480      	push	{r7}
 800c5e8:	b083      	sub	sp, #12
 800c5ea:	af00      	add	r7, sp, #0
 800c5ec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	689b      	ldr	r3, [r3, #8]
 800c5f2:	f003 0301 	and.w	r3, r3, #1
 800c5f6:	2b01      	cmp	r3, #1
 800c5f8:	d101      	bne.n	800c5fe <LL_ADC_IsEnabled+0x18>
 800c5fa:	2301      	movs	r3, #1
 800c5fc:	e000      	b.n	800c600 <LL_ADC_IsEnabled+0x1a>
 800c5fe:	2300      	movs	r3, #0
}
 800c600:	4618      	mov	r0, r3
 800c602:	370c      	adds	r7, #12
 800c604:	46bd      	mov	sp, r7
 800c606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c60a:	4770      	bx	lr

0800c60c <LL_ADC_StartCalibration>:
{
 800c60c:	b480      	push	{r7}
 800c60e:	b083      	sub	sp, #12
 800c610:	af00      	add	r7, sp, #0
 800c612:	6078      	str	r0, [r7, #4]
 800c614:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	689b      	ldr	r3, [r3, #8]
 800c61a:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800c61e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800c622:	683a      	ldr	r2, [r7, #0]
 800c624:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800c628:	4313      	orrs	r3, r2
 800c62a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	609a      	str	r2, [r3, #8]
}
 800c632:	bf00      	nop
 800c634:	370c      	adds	r7, #12
 800c636:	46bd      	mov	sp, r7
 800c638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c63c:	4770      	bx	lr

0800c63e <LL_ADC_IsCalibrationOnGoing>:
{
 800c63e:	b480      	push	{r7}
 800c640:	b083      	sub	sp, #12
 800c642:	af00      	add	r7, sp, #0
 800c644:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	689b      	ldr	r3, [r3, #8]
 800c64a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c64e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c652:	d101      	bne.n	800c658 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800c654:	2301      	movs	r3, #1
 800c656:	e000      	b.n	800c65a <LL_ADC_IsCalibrationOnGoing+0x1c>
 800c658:	2300      	movs	r3, #0
}
 800c65a:	4618      	mov	r0, r3
 800c65c:	370c      	adds	r7, #12
 800c65e:	46bd      	mov	sp, r7
 800c660:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c664:	4770      	bx	lr

0800c666 <LL_ADC_REG_IsConversionOngoing>:
{
 800c666:	b480      	push	{r7}
 800c668:	b083      	sub	sp, #12
 800c66a:	af00      	add	r7, sp, #0
 800c66c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	689b      	ldr	r3, [r3, #8]
 800c672:	f003 0304 	and.w	r3, r3, #4
 800c676:	2b04      	cmp	r3, #4
 800c678:	d101      	bne.n	800c67e <LL_ADC_REG_IsConversionOngoing+0x18>
 800c67a:	2301      	movs	r3, #1
 800c67c:	e000      	b.n	800c680 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800c67e:	2300      	movs	r3, #0
}
 800c680:	4618      	mov	r0, r3
 800c682:	370c      	adds	r7, #12
 800c684:	46bd      	mov	sp, r7
 800c686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c68a:	4770      	bx	lr

0800c68c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 800c68c:	b580      	push	{r7, lr}
 800c68e:	b084      	sub	sp, #16
 800c690:	af00      	add	r7, sp, #0
 800c692:	6078      	str	r0, [r7, #4]
 800c694:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800c696:	2300      	movs	r3, #0
 800c698:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800c6a0:	2b01      	cmp	r3, #1
 800c6a2:	d101      	bne.n	800c6a8 <HAL_ADCEx_Calibration_Start+0x1c>
 800c6a4:	2302      	movs	r3, #2
 800c6a6:	e04d      	b.n	800c744 <HAL_ADCEx_Calibration_Start+0xb8>
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	2201      	movs	r2, #1
 800c6ac:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800c6b0:	6878      	ldr	r0, [r7, #4]
 800c6b2:	f7ff fea5 	bl	800c400 <ADC_Disable>
 800c6b6:	4603      	mov	r3, r0
 800c6b8:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800c6ba:	7bfb      	ldrb	r3, [r7, #15]
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	d136      	bne.n	800c72e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c6c4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800c6c8:	f023 0302 	bic.w	r3, r3, #2
 800c6cc:	f043 0202 	orr.w	r2, r3, #2
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	6839      	ldr	r1, [r7, #0]
 800c6da:	4618      	mov	r0, r3
 800c6dc:	f7ff ff96 	bl	800c60c <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800c6e0:	e014      	b.n	800c70c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800c6e2:	68bb      	ldr	r3, [r7, #8]
 800c6e4:	3301      	adds	r3, #1
 800c6e6:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800c6e8:	68bb      	ldr	r3, [r7, #8]
 800c6ea:	4a18      	ldr	r2, [pc, #96]	@ (800c74c <HAL_ADCEx_Calibration_Start+0xc0>)
 800c6ec:	4293      	cmp	r3, r2
 800c6ee:	d90d      	bls.n	800c70c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c6f4:	f023 0312 	bic.w	r3, r3, #18
 800c6f8:	f043 0210 	orr.w	r2, r3, #16
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	2200      	movs	r2, #0
 800c704:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 800c708:	2301      	movs	r3, #1
 800c70a:	e01b      	b.n	800c744 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	681b      	ldr	r3, [r3, #0]
 800c710:	4618      	mov	r0, r3
 800c712:	f7ff ff94 	bl	800c63e <LL_ADC_IsCalibrationOnGoing>
 800c716:	4603      	mov	r3, r0
 800c718:	2b00      	cmp	r3, #0
 800c71a:	d1e2      	bne.n	800c6e2 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c720:	f023 0303 	bic.w	r3, r3, #3
 800c724:	f043 0201 	orr.w	r2, r3, #1
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800c72c:	e005      	b.n	800c73a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c732:	f043 0210 	orr.w	r2, r3, #16
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	2200      	movs	r2, #0
 800c73e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800c742:	7bfb      	ldrb	r3, [r7, #15]
}
 800c744:	4618      	mov	r0, r3
 800c746:	3710      	adds	r7, #16
 800c748:	46bd      	mov	sp, r7
 800c74a:	bd80      	pop	{r7, pc}
 800c74c:	0004de01 	.word	0x0004de01

0800c750 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800c750:	b590      	push	{r4, r7, lr}
 800c752:	b0a1      	sub	sp, #132	@ 0x84
 800c754:	af00      	add	r7, sp, #0
 800c756:	6078      	str	r0, [r7, #4]
 800c758:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800c75a:	2300      	movs	r3, #0
 800c75c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800c766:	2b01      	cmp	r3, #1
 800c768:	d101      	bne.n	800c76e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800c76a:	2302      	movs	r3, #2
 800c76c:	e0e7      	b.n	800c93e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	2201      	movs	r2, #1
 800c772:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800c776:	2300      	movs	r3, #0
 800c778:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800c77a:	2300      	movs	r3, #0
 800c77c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	681b      	ldr	r3, [r3, #0]
 800c782:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c786:	d102      	bne.n	800c78e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800c788:	4b6f      	ldr	r3, [pc, #444]	@ (800c948 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800c78a:	60bb      	str	r3, [r7, #8]
 800c78c:	e009      	b.n	800c7a2 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	4a6e      	ldr	r2, [pc, #440]	@ (800c94c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800c794:	4293      	cmp	r3, r2
 800c796:	d102      	bne.n	800c79e <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 800c798:	4b6d      	ldr	r3, [pc, #436]	@ (800c950 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800c79a:	60bb      	str	r3, [r7, #8]
 800c79c:	e001      	b.n	800c7a2 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800c79e:	2300      	movs	r3, #0
 800c7a0:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800c7a2:	68bb      	ldr	r3, [r7, #8]
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	d10b      	bne.n	800c7c0 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c7ac:	f043 0220 	orr.w	r2, r3, #32
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	2200      	movs	r2, #0
 800c7b8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800c7bc:	2301      	movs	r3, #1
 800c7be:	e0be      	b.n	800c93e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800c7c0:	68bb      	ldr	r3, [r7, #8]
 800c7c2:	4618      	mov	r0, r3
 800c7c4:	f7ff ff4f 	bl	800c666 <LL_ADC_REG_IsConversionOngoing>
 800c7c8:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	4618      	mov	r0, r3
 800c7d0:	f7ff ff49 	bl	800c666 <LL_ADC_REG_IsConversionOngoing>
 800c7d4:	4603      	mov	r3, r0
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	f040 80a0 	bne.w	800c91c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800c7dc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	f040 809c 	bne.w	800c91c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c7ec:	d004      	beq.n	800c7f8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	681b      	ldr	r3, [r3, #0]
 800c7f2:	4a55      	ldr	r2, [pc, #340]	@ (800c948 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800c7f4:	4293      	cmp	r3, r2
 800c7f6:	d101      	bne.n	800c7fc <HAL_ADCEx_MultiModeConfigChannel+0xac>
 800c7f8:	4b56      	ldr	r3, [pc, #344]	@ (800c954 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800c7fa:	e000      	b.n	800c7fe <HAL_ADCEx_MultiModeConfigChannel+0xae>
 800c7fc:	4b56      	ldr	r3, [pc, #344]	@ (800c958 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 800c7fe:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800c800:	683b      	ldr	r3, [r7, #0]
 800c802:	681b      	ldr	r3, [r3, #0]
 800c804:	2b00      	cmp	r3, #0
 800c806:	d04b      	beq.n	800c8a0 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800c808:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c80a:	689b      	ldr	r3, [r3, #8]
 800c80c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800c810:	683b      	ldr	r3, [r7, #0]
 800c812:	6859      	ldr	r1, [r3, #4]
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800c81a:	035b      	lsls	r3, r3, #13
 800c81c:	430b      	orrs	r3, r1
 800c81e:	431a      	orrs	r2, r3
 800c820:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c822:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c82c:	d004      	beq.n	800c838 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	4a45      	ldr	r2, [pc, #276]	@ (800c948 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800c834:	4293      	cmp	r3, r2
 800c836:	d10f      	bne.n	800c858 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 800c838:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800c83c:	f7ff fed3 	bl	800c5e6 <LL_ADC_IsEnabled>
 800c840:	4604      	mov	r4, r0
 800c842:	4841      	ldr	r0, [pc, #260]	@ (800c948 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800c844:	f7ff fecf 	bl	800c5e6 <LL_ADC_IsEnabled>
 800c848:	4603      	mov	r3, r0
 800c84a:	4323      	orrs	r3, r4
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	bf0c      	ite	eq
 800c850:	2301      	moveq	r3, #1
 800c852:	2300      	movne	r3, #0
 800c854:	b2db      	uxtb	r3, r3
 800c856:	e012      	b.n	800c87e <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 800c858:	483c      	ldr	r0, [pc, #240]	@ (800c94c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800c85a:	f7ff fec4 	bl	800c5e6 <LL_ADC_IsEnabled>
 800c85e:	4604      	mov	r4, r0
 800c860:	483b      	ldr	r0, [pc, #236]	@ (800c950 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800c862:	f7ff fec0 	bl	800c5e6 <LL_ADC_IsEnabled>
 800c866:	4603      	mov	r3, r0
 800c868:	431c      	orrs	r4, r3
 800c86a:	483c      	ldr	r0, [pc, #240]	@ (800c95c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800c86c:	f7ff febb 	bl	800c5e6 <LL_ADC_IsEnabled>
 800c870:	4603      	mov	r3, r0
 800c872:	4323      	orrs	r3, r4
 800c874:	2b00      	cmp	r3, #0
 800c876:	bf0c      	ite	eq
 800c878:	2301      	moveq	r3, #1
 800c87a:	2300      	movne	r3, #0
 800c87c:	b2db      	uxtb	r3, r3
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d056      	beq.n	800c930 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800c882:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c884:	689b      	ldr	r3, [r3, #8]
 800c886:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800c88a:	f023 030f 	bic.w	r3, r3, #15
 800c88e:	683a      	ldr	r2, [r7, #0]
 800c890:	6811      	ldr	r1, [r2, #0]
 800c892:	683a      	ldr	r2, [r7, #0]
 800c894:	6892      	ldr	r2, [r2, #8]
 800c896:	430a      	orrs	r2, r1
 800c898:	431a      	orrs	r2, r3
 800c89a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c89c:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800c89e:	e047      	b.n	800c930 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800c8a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c8a2:	689b      	ldr	r3, [r3, #8]
 800c8a4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800c8a8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c8aa:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c8b4:	d004      	beq.n	800c8c0 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	4a23      	ldr	r2, [pc, #140]	@ (800c948 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800c8bc:	4293      	cmp	r3, r2
 800c8be:	d10f      	bne.n	800c8e0 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800c8c0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800c8c4:	f7ff fe8f 	bl	800c5e6 <LL_ADC_IsEnabled>
 800c8c8:	4604      	mov	r4, r0
 800c8ca:	481f      	ldr	r0, [pc, #124]	@ (800c948 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800c8cc:	f7ff fe8b 	bl	800c5e6 <LL_ADC_IsEnabled>
 800c8d0:	4603      	mov	r3, r0
 800c8d2:	4323      	orrs	r3, r4
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	bf0c      	ite	eq
 800c8d8:	2301      	moveq	r3, #1
 800c8da:	2300      	movne	r3, #0
 800c8dc:	b2db      	uxtb	r3, r3
 800c8de:	e012      	b.n	800c906 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 800c8e0:	481a      	ldr	r0, [pc, #104]	@ (800c94c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800c8e2:	f7ff fe80 	bl	800c5e6 <LL_ADC_IsEnabled>
 800c8e6:	4604      	mov	r4, r0
 800c8e8:	4819      	ldr	r0, [pc, #100]	@ (800c950 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800c8ea:	f7ff fe7c 	bl	800c5e6 <LL_ADC_IsEnabled>
 800c8ee:	4603      	mov	r3, r0
 800c8f0:	431c      	orrs	r4, r3
 800c8f2:	481a      	ldr	r0, [pc, #104]	@ (800c95c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800c8f4:	f7ff fe77 	bl	800c5e6 <LL_ADC_IsEnabled>
 800c8f8:	4603      	mov	r3, r0
 800c8fa:	4323      	orrs	r3, r4
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	bf0c      	ite	eq
 800c900:	2301      	moveq	r3, #1
 800c902:	2300      	movne	r3, #0
 800c904:	b2db      	uxtb	r3, r3
 800c906:	2b00      	cmp	r3, #0
 800c908:	d012      	beq.n	800c930 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800c90a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c90c:	689b      	ldr	r3, [r3, #8]
 800c90e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800c912:	f023 030f 	bic.w	r3, r3, #15
 800c916:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800c918:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800c91a:	e009      	b.n	800c930 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c920:	f043 0220 	orr.w	r2, r3, #32
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800c928:	2301      	movs	r3, #1
 800c92a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800c92e:	e000      	b.n	800c932 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800c930:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	2200      	movs	r2, #0
 800c936:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800c93a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800c93e:	4618      	mov	r0, r3
 800c940:	3784      	adds	r7, #132	@ 0x84
 800c942:	46bd      	mov	sp, r7
 800c944:	bd90      	pop	{r4, r7, pc}
 800c946:	bf00      	nop
 800c948:	50000100 	.word	0x50000100
 800c94c:	50000400 	.word	0x50000400
 800c950:	50000500 	.word	0x50000500
 800c954:	50000300 	.word	0x50000300
 800c958:	50000700 	.word	0x50000700
 800c95c:	50000600 	.word	0x50000600

0800c960 <__NVIC_SetPriorityGrouping>:
{
 800c960:	b480      	push	{r7}
 800c962:	b085      	sub	sp, #20
 800c964:	af00      	add	r7, sp, #0
 800c966:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	f003 0307 	and.w	r3, r3, #7
 800c96e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800c970:	4b0c      	ldr	r3, [pc, #48]	@ (800c9a4 <__NVIC_SetPriorityGrouping+0x44>)
 800c972:	68db      	ldr	r3, [r3, #12]
 800c974:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800c976:	68ba      	ldr	r2, [r7, #8]
 800c978:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800c97c:	4013      	ands	r3, r2
 800c97e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800c984:	68bb      	ldr	r3, [r7, #8]
 800c986:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800c988:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800c98c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c990:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800c992:	4a04      	ldr	r2, [pc, #16]	@ (800c9a4 <__NVIC_SetPriorityGrouping+0x44>)
 800c994:	68bb      	ldr	r3, [r7, #8]
 800c996:	60d3      	str	r3, [r2, #12]
}
 800c998:	bf00      	nop
 800c99a:	3714      	adds	r7, #20
 800c99c:	46bd      	mov	sp, r7
 800c99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9a2:	4770      	bx	lr
 800c9a4:	e000ed00 	.word	0xe000ed00

0800c9a8 <__NVIC_GetPriorityGrouping>:
{
 800c9a8:	b480      	push	{r7}
 800c9aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800c9ac:	4b04      	ldr	r3, [pc, #16]	@ (800c9c0 <__NVIC_GetPriorityGrouping+0x18>)
 800c9ae:	68db      	ldr	r3, [r3, #12]
 800c9b0:	0a1b      	lsrs	r3, r3, #8
 800c9b2:	f003 0307 	and.w	r3, r3, #7
}
 800c9b6:	4618      	mov	r0, r3
 800c9b8:	46bd      	mov	sp, r7
 800c9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9be:	4770      	bx	lr
 800c9c0:	e000ed00 	.word	0xe000ed00

0800c9c4 <__NVIC_EnableIRQ>:
{
 800c9c4:	b480      	push	{r7}
 800c9c6:	b083      	sub	sp, #12
 800c9c8:	af00      	add	r7, sp, #0
 800c9ca:	4603      	mov	r3, r0
 800c9cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c9ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	db0b      	blt.n	800c9ee <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800c9d6:	79fb      	ldrb	r3, [r7, #7]
 800c9d8:	f003 021f 	and.w	r2, r3, #31
 800c9dc:	4907      	ldr	r1, [pc, #28]	@ (800c9fc <__NVIC_EnableIRQ+0x38>)
 800c9de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c9e2:	095b      	lsrs	r3, r3, #5
 800c9e4:	2001      	movs	r0, #1
 800c9e6:	fa00 f202 	lsl.w	r2, r0, r2
 800c9ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800c9ee:	bf00      	nop
 800c9f0:	370c      	adds	r7, #12
 800c9f2:	46bd      	mov	sp, r7
 800c9f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9f8:	4770      	bx	lr
 800c9fa:	bf00      	nop
 800c9fc:	e000e100 	.word	0xe000e100

0800ca00 <__NVIC_SetPriority>:
{
 800ca00:	b480      	push	{r7}
 800ca02:	b083      	sub	sp, #12
 800ca04:	af00      	add	r7, sp, #0
 800ca06:	4603      	mov	r3, r0
 800ca08:	6039      	str	r1, [r7, #0]
 800ca0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ca0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	db0a      	blt.n	800ca2a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ca14:	683b      	ldr	r3, [r7, #0]
 800ca16:	b2da      	uxtb	r2, r3
 800ca18:	490c      	ldr	r1, [pc, #48]	@ (800ca4c <__NVIC_SetPriority+0x4c>)
 800ca1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ca1e:	0112      	lsls	r2, r2, #4
 800ca20:	b2d2      	uxtb	r2, r2
 800ca22:	440b      	add	r3, r1
 800ca24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800ca28:	e00a      	b.n	800ca40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ca2a:	683b      	ldr	r3, [r7, #0]
 800ca2c:	b2da      	uxtb	r2, r3
 800ca2e:	4908      	ldr	r1, [pc, #32]	@ (800ca50 <__NVIC_SetPriority+0x50>)
 800ca30:	79fb      	ldrb	r3, [r7, #7]
 800ca32:	f003 030f 	and.w	r3, r3, #15
 800ca36:	3b04      	subs	r3, #4
 800ca38:	0112      	lsls	r2, r2, #4
 800ca3a:	b2d2      	uxtb	r2, r2
 800ca3c:	440b      	add	r3, r1
 800ca3e:	761a      	strb	r2, [r3, #24]
}
 800ca40:	bf00      	nop
 800ca42:	370c      	adds	r7, #12
 800ca44:	46bd      	mov	sp, r7
 800ca46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca4a:	4770      	bx	lr
 800ca4c:	e000e100 	.word	0xe000e100
 800ca50:	e000ed00 	.word	0xe000ed00

0800ca54 <NVIC_EncodePriority>:
{
 800ca54:	b480      	push	{r7}
 800ca56:	b089      	sub	sp, #36	@ 0x24
 800ca58:	af00      	add	r7, sp, #0
 800ca5a:	60f8      	str	r0, [r7, #12]
 800ca5c:	60b9      	str	r1, [r7, #8]
 800ca5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800ca60:	68fb      	ldr	r3, [r7, #12]
 800ca62:	f003 0307 	and.w	r3, r3, #7
 800ca66:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800ca68:	69fb      	ldr	r3, [r7, #28]
 800ca6a:	f1c3 0307 	rsb	r3, r3, #7
 800ca6e:	2b04      	cmp	r3, #4
 800ca70:	bf28      	it	cs
 800ca72:	2304      	movcs	r3, #4
 800ca74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800ca76:	69fb      	ldr	r3, [r7, #28]
 800ca78:	3304      	adds	r3, #4
 800ca7a:	2b06      	cmp	r3, #6
 800ca7c:	d902      	bls.n	800ca84 <NVIC_EncodePriority+0x30>
 800ca7e:	69fb      	ldr	r3, [r7, #28]
 800ca80:	3b03      	subs	r3, #3
 800ca82:	e000      	b.n	800ca86 <NVIC_EncodePriority+0x32>
 800ca84:	2300      	movs	r3, #0
 800ca86:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800ca88:	f04f 32ff 	mov.w	r2, #4294967295
 800ca8c:	69bb      	ldr	r3, [r7, #24]
 800ca8e:	fa02 f303 	lsl.w	r3, r2, r3
 800ca92:	43da      	mvns	r2, r3
 800ca94:	68bb      	ldr	r3, [r7, #8]
 800ca96:	401a      	ands	r2, r3
 800ca98:	697b      	ldr	r3, [r7, #20]
 800ca9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800ca9c:	f04f 31ff 	mov.w	r1, #4294967295
 800caa0:	697b      	ldr	r3, [r7, #20]
 800caa2:	fa01 f303 	lsl.w	r3, r1, r3
 800caa6:	43d9      	mvns	r1, r3
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800caac:	4313      	orrs	r3, r2
}
 800caae:	4618      	mov	r0, r3
 800cab0:	3724      	adds	r7, #36	@ 0x24
 800cab2:	46bd      	mov	sp, r7
 800cab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cab8:	4770      	bx	lr
	...

0800cabc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800cabc:	b580      	push	{r7, lr}
 800cabe:	b082      	sub	sp, #8
 800cac0:	af00      	add	r7, sp, #0
 800cac2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	3b01      	subs	r3, #1
 800cac8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cacc:	d301      	bcc.n	800cad2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800cace:	2301      	movs	r3, #1
 800cad0:	e00f      	b.n	800caf2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800cad2:	4a0a      	ldr	r2, [pc, #40]	@ (800cafc <SysTick_Config+0x40>)
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	3b01      	subs	r3, #1
 800cad8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800cada:	210f      	movs	r1, #15
 800cadc:	f04f 30ff 	mov.w	r0, #4294967295
 800cae0:	f7ff ff8e 	bl	800ca00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800cae4:	4b05      	ldr	r3, [pc, #20]	@ (800cafc <SysTick_Config+0x40>)
 800cae6:	2200      	movs	r2, #0
 800cae8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800caea:	4b04      	ldr	r3, [pc, #16]	@ (800cafc <SysTick_Config+0x40>)
 800caec:	2207      	movs	r2, #7
 800caee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800caf0:	2300      	movs	r3, #0
}
 800caf2:	4618      	mov	r0, r3
 800caf4:	3708      	adds	r7, #8
 800caf6:	46bd      	mov	sp, r7
 800caf8:	bd80      	pop	{r7, pc}
 800cafa:	bf00      	nop
 800cafc:	e000e010 	.word	0xe000e010

0800cb00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800cb00:	b580      	push	{r7, lr}
 800cb02:	b082      	sub	sp, #8
 800cb04:	af00      	add	r7, sp, #0
 800cb06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800cb08:	6878      	ldr	r0, [r7, #4]
 800cb0a:	f7ff ff29 	bl	800c960 <__NVIC_SetPriorityGrouping>
}
 800cb0e:	bf00      	nop
 800cb10:	3708      	adds	r7, #8
 800cb12:	46bd      	mov	sp, r7
 800cb14:	bd80      	pop	{r7, pc}

0800cb16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800cb16:	b580      	push	{r7, lr}
 800cb18:	b086      	sub	sp, #24
 800cb1a:	af00      	add	r7, sp, #0
 800cb1c:	4603      	mov	r3, r0
 800cb1e:	60b9      	str	r1, [r7, #8]
 800cb20:	607a      	str	r2, [r7, #4]
 800cb22:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800cb24:	f7ff ff40 	bl	800c9a8 <__NVIC_GetPriorityGrouping>
 800cb28:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800cb2a:	687a      	ldr	r2, [r7, #4]
 800cb2c:	68b9      	ldr	r1, [r7, #8]
 800cb2e:	6978      	ldr	r0, [r7, #20]
 800cb30:	f7ff ff90 	bl	800ca54 <NVIC_EncodePriority>
 800cb34:	4602      	mov	r2, r0
 800cb36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cb3a:	4611      	mov	r1, r2
 800cb3c:	4618      	mov	r0, r3
 800cb3e:	f7ff ff5f 	bl	800ca00 <__NVIC_SetPriority>
}
 800cb42:	bf00      	nop
 800cb44:	3718      	adds	r7, #24
 800cb46:	46bd      	mov	sp, r7
 800cb48:	bd80      	pop	{r7, pc}

0800cb4a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800cb4a:	b580      	push	{r7, lr}
 800cb4c:	b082      	sub	sp, #8
 800cb4e:	af00      	add	r7, sp, #0
 800cb50:	4603      	mov	r3, r0
 800cb52:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800cb54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cb58:	4618      	mov	r0, r3
 800cb5a:	f7ff ff33 	bl	800c9c4 <__NVIC_EnableIRQ>
}
 800cb5e:	bf00      	nop
 800cb60:	3708      	adds	r7, #8
 800cb62:	46bd      	mov	sp, r7
 800cb64:	bd80      	pop	{r7, pc}

0800cb66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800cb66:	b580      	push	{r7, lr}
 800cb68:	b082      	sub	sp, #8
 800cb6a:	af00      	add	r7, sp, #0
 800cb6c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800cb6e:	6878      	ldr	r0, [r7, #4]
 800cb70:	f7ff ffa4 	bl	800cabc <SysTick_Config>
 800cb74:	4603      	mov	r3, r0
}
 800cb76:	4618      	mov	r0, r3
 800cb78:	3708      	adds	r7, #8
 800cb7a:	46bd      	mov	sp, r7
 800cb7c:	bd80      	pop	{r7, pc}
	...

0800cb80 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800cb80:	b580      	push	{r7, lr}
 800cb82:	b084      	sub	sp, #16
 800cb84:	af00      	add	r7, sp, #0
 800cb86:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	d101      	bne.n	800cb92 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800cb8e:	2301      	movs	r3, #1
 800cb90:	e08d      	b.n	800ccae <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	681b      	ldr	r3, [r3, #0]
 800cb96:	461a      	mov	r2, r3
 800cb98:	4b47      	ldr	r3, [pc, #284]	@ (800ccb8 <HAL_DMA_Init+0x138>)
 800cb9a:	429a      	cmp	r2, r3
 800cb9c:	d80f      	bhi.n	800cbbe <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	461a      	mov	r2, r3
 800cba4:	4b45      	ldr	r3, [pc, #276]	@ (800ccbc <HAL_DMA_Init+0x13c>)
 800cba6:	4413      	add	r3, r2
 800cba8:	4a45      	ldr	r2, [pc, #276]	@ (800ccc0 <HAL_DMA_Init+0x140>)
 800cbaa:	fba2 2303 	umull	r2, r3, r2, r3
 800cbae:	091b      	lsrs	r3, r3, #4
 800cbb0:	009a      	lsls	r2, r3, #2
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	4a42      	ldr	r2, [pc, #264]	@ (800ccc4 <HAL_DMA_Init+0x144>)
 800cbba:	641a      	str	r2, [r3, #64]	@ 0x40
 800cbbc:	e00e      	b.n	800cbdc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	461a      	mov	r2, r3
 800cbc4:	4b40      	ldr	r3, [pc, #256]	@ (800ccc8 <HAL_DMA_Init+0x148>)
 800cbc6:	4413      	add	r3, r2
 800cbc8:	4a3d      	ldr	r2, [pc, #244]	@ (800ccc0 <HAL_DMA_Init+0x140>)
 800cbca:	fba2 2303 	umull	r2, r3, r2, r3
 800cbce:	091b      	lsrs	r3, r3, #4
 800cbd0:	009a      	lsls	r2, r3, #2
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	4a3c      	ldr	r2, [pc, #240]	@ (800cccc <HAL_DMA_Init+0x14c>)
 800cbda:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	2202      	movs	r2, #2
 800cbe0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	681b      	ldr	r3, [r3, #0]
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800cbf2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cbf6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800cc00:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	691b      	ldr	r3, [r3, #16]
 800cc06:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800cc0c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	699b      	ldr	r3, [r3, #24]
 800cc12:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800cc18:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	6a1b      	ldr	r3, [r3, #32]
 800cc1e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800cc20:	68fa      	ldr	r2, [r7, #12]
 800cc22:	4313      	orrs	r3, r2
 800cc24:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	681b      	ldr	r3, [r3, #0]
 800cc2a:	68fa      	ldr	r2, [r7, #12]
 800cc2c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800cc2e:	6878      	ldr	r0, [r7, #4]
 800cc30:	f000 fa76 	bl	800d120 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	689b      	ldr	r3, [r3, #8]
 800cc38:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cc3c:	d102      	bne.n	800cc44 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	2200      	movs	r2, #0
 800cc42:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	685a      	ldr	r2, [r3, #4]
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cc4c:	b2d2      	uxtb	r2, r2
 800cc4e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cc54:	687a      	ldr	r2, [r7, #4]
 800cc56:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800cc58:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	685b      	ldr	r3, [r3, #4]
 800cc5e:	2b00      	cmp	r3, #0
 800cc60:	d010      	beq.n	800cc84 <HAL_DMA_Init+0x104>
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	685b      	ldr	r3, [r3, #4]
 800cc66:	2b04      	cmp	r3, #4
 800cc68:	d80c      	bhi.n	800cc84 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800cc6a:	6878      	ldr	r0, [r7, #4]
 800cc6c:	f000 fa96 	bl	800d19c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cc74:	2200      	movs	r2, #0
 800cc76:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cc7c:	687a      	ldr	r2, [r7, #4]
 800cc7e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800cc80:	605a      	str	r2, [r3, #4]
 800cc82:	e008      	b.n	800cc96 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	2200      	movs	r2, #0
 800cc88:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	2200      	movs	r2, #0
 800cc8e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	2200      	movs	r2, #0
 800cc94:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	2200      	movs	r2, #0
 800cc9a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	2201      	movs	r2, #1
 800cca0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	2200      	movs	r2, #0
 800cca8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800ccac:	2300      	movs	r3, #0
}
 800ccae:	4618      	mov	r0, r3
 800ccb0:	3710      	adds	r7, #16
 800ccb2:	46bd      	mov	sp, r7
 800ccb4:	bd80      	pop	{r7, pc}
 800ccb6:	bf00      	nop
 800ccb8:	40020407 	.word	0x40020407
 800ccbc:	bffdfff8 	.word	0xbffdfff8
 800ccc0:	cccccccd 	.word	0xcccccccd
 800ccc4:	40020000 	.word	0x40020000
 800ccc8:	bffdfbf8 	.word	0xbffdfbf8
 800cccc:	40020400 	.word	0x40020400

0800ccd0 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800ccd0:	b580      	push	{r7, lr}
 800ccd2:	b086      	sub	sp, #24
 800ccd4:	af00      	add	r7, sp, #0
 800ccd6:	60f8      	str	r0, [r7, #12]
 800ccd8:	60b9      	str	r1, [r7, #8]
 800ccda:	607a      	str	r2, [r7, #4]
 800ccdc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ccde:	2300      	movs	r3, #0
 800cce0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800cce8:	2b01      	cmp	r3, #1
 800ccea:	d101      	bne.n	800ccf0 <HAL_DMA_Start_IT+0x20>
 800ccec:	2302      	movs	r3, #2
 800ccee:	e066      	b.n	800cdbe <HAL_DMA_Start_IT+0xee>
 800ccf0:	68fb      	ldr	r3, [r7, #12]
 800ccf2:	2201      	movs	r2, #1
 800ccf4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800ccfe:	b2db      	uxtb	r3, r3
 800cd00:	2b01      	cmp	r3, #1
 800cd02:	d155      	bne.n	800cdb0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	2202      	movs	r2, #2
 800cd08:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	2200      	movs	r2, #0
 800cd10:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800cd12:	68fb      	ldr	r3, [r7, #12]
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	681a      	ldr	r2, [r3, #0]
 800cd18:	68fb      	ldr	r3, [r7, #12]
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	f022 0201 	bic.w	r2, r2, #1
 800cd20:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800cd22:	683b      	ldr	r3, [r7, #0]
 800cd24:	687a      	ldr	r2, [r7, #4]
 800cd26:	68b9      	ldr	r1, [r7, #8]
 800cd28:	68f8      	ldr	r0, [r7, #12]
 800cd2a:	f000 f9bb 	bl	800d0a4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800cd2e:	68fb      	ldr	r3, [r7, #12]
 800cd30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	d008      	beq.n	800cd48 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800cd36:	68fb      	ldr	r3, [r7, #12]
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	681a      	ldr	r2, [r3, #0]
 800cd3c:	68fb      	ldr	r3, [r7, #12]
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	f042 020e 	orr.w	r2, r2, #14
 800cd44:	601a      	str	r2, [r3, #0]
 800cd46:	e00f      	b.n	800cd68 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	681b      	ldr	r3, [r3, #0]
 800cd4c:	681a      	ldr	r2, [r3, #0]
 800cd4e:	68fb      	ldr	r3, [r7, #12]
 800cd50:	681b      	ldr	r3, [r3, #0]
 800cd52:	f022 0204 	bic.w	r2, r2, #4
 800cd56:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800cd58:	68fb      	ldr	r3, [r7, #12]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	681a      	ldr	r2, [r3, #0]
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	f042 020a 	orr.w	r2, r2, #10
 800cd66:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800cd68:	68fb      	ldr	r3, [r7, #12]
 800cd6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	d007      	beq.n	800cd86 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800cd76:	68fb      	ldr	r3, [r7, #12]
 800cd78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cd7a:	681a      	ldr	r2, [r3, #0]
 800cd7c:	68fb      	ldr	r3, [r7, #12]
 800cd7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cd80:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800cd84:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800cd86:	68fb      	ldr	r3, [r7, #12]
 800cd88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cd8a:	2b00      	cmp	r3, #0
 800cd8c:	d007      	beq.n	800cd9e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cd92:	681a      	ldr	r2, [r3, #0]
 800cd94:	68fb      	ldr	r3, [r7, #12]
 800cd96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cd98:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800cd9c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800cd9e:	68fb      	ldr	r3, [r7, #12]
 800cda0:	681b      	ldr	r3, [r3, #0]
 800cda2:	681a      	ldr	r2, [r3, #0]
 800cda4:	68fb      	ldr	r3, [r7, #12]
 800cda6:	681b      	ldr	r3, [r3, #0]
 800cda8:	f042 0201 	orr.w	r2, r2, #1
 800cdac:	601a      	str	r2, [r3, #0]
 800cdae:	e005      	b.n	800cdbc <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800cdb0:	68fb      	ldr	r3, [r7, #12]
 800cdb2:	2200      	movs	r2, #0
 800cdb4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800cdb8:	2302      	movs	r3, #2
 800cdba:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800cdbc:	7dfb      	ldrb	r3, [r7, #23]
}
 800cdbe:	4618      	mov	r0, r3
 800cdc0:	3718      	adds	r7, #24
 800cdc2:	46bd      	mov	sp, r7
 800cdc4:	bd80      	pop	{r7, pc}

0800cdc6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800cdc6:	b480      	push	{r7}
 800cdc8:	b085      	sub	sp, #20
 800cdca:	af00      	add	r7, sp, #0
 800cdcc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cdce:	2300      	movs	r3, #0
 800cdd0:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800cdd8:	b2db      	uxtb	r3, r3
 800cdda:	2b02      	cmp	r3, #2
 800cddc:	d005      	beq.n	800cdea <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	2204      	movs	r2, #4
 800cde2:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800cde4:	2301      	movs	r3, #1
 800cde6:	73fb      	strb	r3, [r7, #15]
 800cde8:	e037      	b.n	800ce5a <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	681b      	ldr	r3, [r3, #0]
 800cdee:	681a      	ldr	r2, [r3, #0]
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	681b      	ldr	r3, [r3, #0]
 800cdf4:	f022 020e 	bic.w	r2, r2, #14
 800cdf8:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cdfe:	681a      	ldr	r2, [r3, #0]
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ce04:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800ce08:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	681b      	ldr	r3, [r3, #0]
 800ce0e:	681a      	ldr	r2, [r3, #0]
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	681b      	ldr	r3, [r3, #0]
 800ce14:	f022 0201 	bic.w	r2, r2, #1
 800ce18:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ce1e:	f003 021f 	and.w	r2, r3, #31
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ce26:	2101      	movs	r1, #1
 800ce28:	fa01 f202 	lsl.w	r2, r1, r2
 800ce2c:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ce32:	687a      	ldr	r2, [r7, #4]
 800ce34:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800ce36:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d00c      	beq.n	800ce5a <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ce44:	681a      	ldr	r2, [r3, #0]
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ce4a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800ce4e:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ce54:	687a      	ldr	r2, [r7, #4]
 800ce56:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800ce58:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	2201      	movs	r2, #1
 800ce5e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	2200      	movs	r2, #0
 800ce66:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800ce6a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce6c:	4618      	mov	r0, r3
 800ce6e:	3714      	adds	r7, #20
 800ce70:	46bd      	mov	sp, r7
 800ce72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce76:	4770      	bx	lr

0800ce78 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800ce78:	b580      	push	{r7, lr}
 800ce7a:	b084      	sub	sp, #16
 800ce7c:	af00      	add	r7, sp, #0
 800ce7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ce80:	2300      	movs	r3, #0
 800ce82:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800ce8a:	b2db      	uxtb	r3, r3
 800ce8c:	2b02      	cmp	r3, #2
 800ce8e:	d00d      	beq.n	800ceac <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	2204      	movs	r2, #4
 800ce94:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	2201      	movs	r2, #1
 800ce9a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	2200      	movs	r2, #0
 800cea2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800cea6:	2301      	movs	r3, #1
 800cea8:	73fb      	strb	r3, [r7, #15]
 800ceaa:	e047      	b.n	800cf3c <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	681b      	ldr	r3, [r3, #0]
 800ceb0:	681a      	ldr	r2, [r3, #0]
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	681b      	ldr	r3, [r3, #0]
 800ceb6:	f022 020e 	bic.w	r2, r2, #14
 800ceba:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	681a      	ldr	r2, [r3, #0]
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	681b      	ldr	r3, [r3, #0]
 800cec6:	f022 0201 	bic.w	r2, r2, #1
 800ceca:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ced0:	681a      	ldr	r2, [r3, #0]
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ced6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800ceda:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cee0:	f003 021f 	and.w	r2, r3, #31
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cee8:	2101      	movs	r1, #1
 800ceea:	fa01 f202 	lsl.w	r2, r1, r2
 800ceee:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cef4:	687a      	ldr	r2, [r7, #4]
 800cef6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800cef8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	d00c      	beq.n	800cf1c <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cf06:	681a      	ldr	r2, [r3, #0]
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cf0c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800cf10:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cf16:	687a      	ldr	r2, [r7, #4]
 800cf18:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800cf1a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	2201      	movs	r2, #1
 800cf20:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	2200      	movs	r2, #0
 800cf28:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cf30:	2b00      	cmp	r3, #0
 800cf32:	d003      	beq.n	800cf3c <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cf38:	6878      	ldr	r0, [r7, #4]
 800cf3a:	4798      	blx	r3
    }
  }
  return status;
 800cf3c:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf3e:	4618      	mov	r0, r3
 800cf40:	3710      	adds	r7, #16
 800cf42:	46bd      	mov	sp, r7
 800cf44:	bd80      	pop	{r7, pc}

0800cf46 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800cf46:	b580      	push	{r7, lr}
 800cf48:	b084      	sub	sp, #16
 800cf4a:	af00      	add	r7, sp, #0
 800cf4c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf52:	681b      	ldr	r3, [r3, #0]
 800cf54:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	681b      	ldr	r3, [r3, #0]
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cf62:	f003 031f 	and.w	r3, r3, #31
 800cf66:	2204      	movs	r2, #4
 800cf68:	409a      	lsls	r2, r3
 800cf6a:	68fb      	ldr	r3, [r7, #12]
 800cf6c:	4013      	ands	r3, r2
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	d026      	beq.n	800cfc0 <HAL_DMA_IRQHandler+0x7a>
 800cf72:	68bb      	ldr	r3, [r7, #8]
 800cf74:	f003 0304 	and.w	r3, r3, #4
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	d021      	beq.n	800cfc0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	681b      	ldr	r3, [r3, #0]
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	f003 0320 	and.w	r3, r3, #32
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d107      	bne.n	800cf9a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	681b      	ldr	r3, [r3, #0]
 800cf8e:	681a      	ldr	r2, [r3, #0]
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	681b      	ldr	r3, [r3, #0]
 800cf94:	f022 0204 	bic.w	r2, r2, #4
 800cf98:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cf9e:	f003 021f 	and.w	r2, r3, #31
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cfa6:	2104      	movs	r1, #4
 800cfa8:	fa01 f202 	lsl.w	r2, r1, r2
 800cfac:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	d071      	beq.n	800d09a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cfba:	6878      	ldr	r0, [r7, #4]
 800cfbc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800cfbe:	e06c      	b.n	800d09a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cfc4:	f003 031f 	and.w	r3, r3, #31
 800cfc8:	2202      	movs	r2, #2
 800cfca:	409a      	lsls	r2, r3
 800cfcc:	68fb      	ldr	r3, [r7, #12]
 800cfce:	4013      	ands	r3, r2
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	d02e      	beq.n	800d032 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800cfd4:	68bb      	ldr	r3, [r7, #8]
 800cfd6:	f003 0302 	and.w	r3, r3, #2
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d029      	beq.n	800d032 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	681b      	ldr	r3, [r3, #0]
 800cfe2:	681b      	ldr	r3, [r3, #0]
 800cfe4:	f003 0320 	and.w	r3, r3, #32
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d10b      	bne.n	800d004 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	681a      	ldr	r2, [r3, #0]
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	f022 020a 	bic.w	r2, r2, #10
 800cffa:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	2201      	movs	r2, #1
 800d000:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d008:	f003 021f 	and.w	r2, r3, #31
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d010:	2102      	movs	r1, #2
 800d012:	fa01 f202 	lsl.w	r2, r1, r2
 800d016:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	2200      	movs	r2, #0
 800d01c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d024:	2b00      	cmp	r3, #0
 800d026:	d038      	beq.n	800d09a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d02c:	6878      	ldr	r0, [r7, #4]
 800d02e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800d030:	e033      	b.n	800d09a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d036:	f003 031f 	and.w	r3, r3, #31
 800d03a:	2208      	movs	r2, #8
 800d03c:	409a      	lsls	r2, r3
 800d03e:	68fb      	ldr	r3, [r7, #12]
 800d040:	4013      	ands	r3, r2
 800d042:	2b00      	cmp	r3, #0
 800d044:	d02a      	beq.n	800d09c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800d046:	68bb      	ldr	r3, [r7, #8]
 800d048:	f003 0308 	and.w	r3, r3, #8
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d025      	beq.n	800d09c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	681b      	ldr	r3, [r3, #0]
 800d054:	681a      	ldr	r2, [r3, #0]
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	681b      	ldr	r3, [r3, #0]
 800d05a:	f022 020e 	bic.w	r2, r2, #14
 800d05e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d064:	f003 021f 	and.w	r2, r3, #31
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d06c:	2101      	movs	r1, #1
 800d06e:	fa01 f202 	lsl.w	r2, r1, r2
 800d072:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	2201      	movs	r2, #1
 800d078:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	2201      	movs	r2, #1
 800d07e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	2200      	movs	r2, #0
 800d086:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d004      	beq.n	800d09c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d096:	6878      	ldr	r0, [r7, #4]
 800d098:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800d09a:	bf00      	nop
 800d09c:	bf00      	nop
}
 800d09e:	3710      	adds	r7, #16
 800d0a0:	46bd      	mov	sp, r7
 800d0a2:	bd80      	pop	{r7, pc}

0800d0a4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800d0a4:	b480      	push	{r7}
 800d0a6:	b085      	sub	sp, #20
 800d0a8:	af00      	add	r7, sp, #0
 800d0aa:	60f8      	str	r0, [r7, #12]
 800d0ac:	60b9      	str	r1, [r7, #8]
 800d0ae:	607a      	str	r2, [r7, #4]
 800d0b0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800d0b2:	68fb      	ldr	r3, [r7, #12]
 800d0b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d0b6:	68fa      	ldr	r2, [r7, #12]
 800d0b8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800d0ba:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800d0bc:	68fb      	ldr	r3, [r7, #12]
 800d0be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d0c0:	2b00      	cmp	r3, #0
 800d0c2:	d004      	beq.n	800d0ce <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800d0c4:	68fb      	ldr	r3, [r7, #12]
 800d0c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d0c8:	68fa      	ldr	r2, [r7, #12]
 800d0ca:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800d0cc:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800d0ce:	68fb      	ldr	r3, [r7, #12]
 800d0d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d0d2:	f003 021f 	and.w	r2, r3, #31
 800d0d6:	68fb      	ldr	r3, [r7, #12]
 800d0d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d0da:	2101      	movs	r1, #1
 800d0dc:	fa01 f202 	lsl.w	r2, r1, r2
 800d0e0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800d0e2:	68fb      	ldr	r3, [r7, #12]
 800d0e4:	681b      	ldr	r3, [r3, #0]
 800d0e6:	683a      	ldr	r2, [r7, #0]
 800d0e8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800d0ea:	68fb      	ldr	r3, [r7, #12]
 800d0ec:	689b      	ldr	r3, [r3, #8]
 800d0ee:	2b10      	cmp	r3, #16
 800d0f0:	d108      	bne.n	800d104 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800d0f2:	68fb      	ldr	r3, [r7, #12]
 800d0f4:	681b      	ldr	r3, [r3, #0]
 800d0f6:	687a      	ldr	r2, [r7, #4]
 800d0f8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800d0fa:	68fb      	ldr	r3, [r7, #12]
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	68ba      	ldr	r2, [r7, #8]
 800d100:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800d102:	e007      	b.n	800d114 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	681b      	ldr	r3, [r3, #0]
 800d108:	68ba      	ldr	r2, [r7, #8]
 800d10a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800d10c:	68fb      	ldr	r3, [r7, #12]
 800d10e:	681b      	ldr	r3, [r3, #0]
 800d110:	687a      	ldr	r2, [r7, #4]
 800d112:	60da      	str	r2, [r3, #12]
}
 800d114:	bf00      	nop
 800d116:	3714      	adds	r7, #20
 800d118:	46bd      	mov	sp, r7
 800d11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d11e:	4770      	bx	lr

0800d120 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800d120:	b480      	push	{r7}
 800d122:	b087      	sub	sp, #28
 800d124:	af00      	add	r7, sp, #0
 800d126:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	681b      	ldr	r3, [r3, #0]
 800d12c:	461a      	mov	r2, r3
 800d12e:	4b16      	ldr	r3, [pc, #88]	@ (800d188 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800d130:	429a      	cmp	r2, r3
 800d132:	d802      	bhi.n	800d13a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800d134:	4b15      	ldr	r3, [pc, #84]	@ (800d18c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800d136:	617b      	str	r3, [r7, #20]
 800d138:	e001      	b.n	800d13e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800d13a:	4b15      	ldr	r3, [pc, #84]	@ (800d190 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800d13c:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800d13e:	697b      	ldr	r3, [r7, #20]
 800d140:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	681b      	ldr	r3, [r3, #0]
 800d146:	b2db      	uxtb	r3, r3
 800d148:	3b08      	subs	r3, #8
 800d14a:	4a12      	ldr	r2, [pc, #72]	@ (800d194 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800d14c:	fba2 2303 	umull	r2, r3, r2, r3
 800d150:	091b      	lsrs	r3, r3, #4
 800d152:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d158:	089b      	lsrs	r3, r3, #2
 800d15a:	009a      	lsls	r2, r3, #2
 800d15c:	693b      	ldr	r3, [r7, #16]
 800d15e:	4413      	add	r3, r2
 800d160:	461a      	mov	r2, r3
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	4a0b      	ldr	r2, [pc, #44]	@ (800d198 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800d16a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800d16c:	68fb      	ldr	r3, [r7, #12]
 800d16e:	f003 031f 	and.w	r3, r3, #31
 800d172:	2201      	movs	r2, #1
 800d174:	409a      	lsls	r2, r3
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800d17a:	bf00      	nop
 800d17c:	371c      	adds	r7, #28
 800d17e:	46bd      	mov	sp, r7
 800d180:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d184:	4770      	bx	lr
 800d186:	bf00      	nop
 800d188:	40020407 	.word	0x40020407
 800d18c:	40020800 	.word	0x40020800
 800d190:	40020820 	.word	0x40020820
 800d194:	cccccccd 	.word	0xcccccccd
 800d198:	40020880 	.word	0x40020880

0800d19c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800d19c:	b480      	push	{r7}
 800d19e:	b085      	sub	sp, #20
 800d1a0:	af00      	add	r7, sp, #0
 800d1a2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	685b      	ldr	r3, [r3, #4]
 800d1a8:	b2db      	uxtb	r3, r3
 800d1aa:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800d1ac:	68fa      	ldr	r2, [r7, #12]
 800d1ae:	4b0b      	ldr	r3, [pc, #44]	@ (800d1dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800d1b0:	4413      	add	r3, r2
 800d1b2:	009b      	lsls	r3, r3, #2
 800d1b4:	461a      	mov	r2, r3
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	4a08      	ldr	r2, [pc, #32]	@ (800d1e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800d1be:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	3b01      	subs	r3, #1
 800d1c4:	f003 031f 	and.w	r3, r3, #31
 800d1c8:	2201      	movs	r2, #1
 800d1ca:	409a      	lsls	r2, r3
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800d1d0:	bf00      	nop
 800d1d2:	3714      	adds	r7, #20
 800d1d4:	46bd      	mov	sp, r7
 800d1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1da:	4770      	bx	lr
 800d1dc:	1000823f 	.word	0x1000823f
 800d1e0:	40020940 	.word	0x40020940

0800d1e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800d1e4:	b480      	push	{r7}
 800d1e6:	b087      	sub	sp, #28
 800d1e8:	af00      	add	r7, sp, #0
 800d1ea:	6078      	str	r0, [r7, #4]
 800d1ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800d1ee:	2300      	movs	r3, #0
 800d1f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800d1f2:	e15a      	b.n	800d4aa <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800d1f4:	683b      	ldr	r3, [r7, #0]
 800d1f6:	681a      	ldr	r2, [r3, #0]
 800d1f8:	2101      	movs	r1, #1
 800d1fa:	697b      	ldr	r3, [r7, #20]
 800d1fc:	fa01 f303 	lsl.w	r3, r1, r3
 800d200:	4013      	ands	r3, r2
 800d202:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	2b00      	cmp	r3, #0
 800d208:	f000 814c 	beq.w	800d4a4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800d20c:	683b      	ldr	r3, [r7, #0]
 800d20e:	685b      	ldr	r3, [r3, #4]
 800d210:	f003 0303 	and.w	r3, r3, #3
 800d214:	2b01      	cmp	r3, #1
 800d216:	d005      	beq.n	800d224 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800d218:	683b      	ldr	r3, [r7, #0]
 800d21a:	685b      	ldr	r3, [r3, #4]
 800d21c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800d220:	2b02      	cmp	r3, #2
 800d222:	d130      	bne.n	800d286 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	689b      	ldr	r3, [r3, #8]
 800d228:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800d22a:	697b      	ldr	r3, [r7, #20]
 800d22c:	005b      	lsls	r3, r3, #1
 800d22e:	2203      	movs	r2, #3
 800d230:	fa02 f303 	lsl.w	r3, r2, r3
 800d234:	43db      	mvns	r3, r3
 800d236:	693a      	ldr	r2, [r7, #16]
 800d238:	4013      	ands	r3, r2
 800d23a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800d23c:	683b      	ldr	r3, [r7, #0]
 800d23e:	68da      	ldr	r2, [r3, #12]
 800d240:	697b      	ldr	r3, [r7, #20]
 800d242:	005b      	lsls	r3, r3, #1
 800d244:	fa02 f303 	lsl.w	r3, r2, r3
 800d248:	693a      	ldr	r2, [r7, #16]
 800d24a:	4313      	orrs	r3, r2
 800d24c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	693a      	ldr	r2, [r7, #16]
 800d252:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	685b      	ldr	r3, [r3, #4]
 800d258:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800d25a:	2201      	movs	r2, #1
 800d25c:	697b      	ldr	r3, [r7, #20]
 800d25e:	fa02 f303 	lsl.w	r3, r2, r3
 800d262:	43db      	mvns	r3, r3
 800d264:	693a      	ldr	r2, [r7, #16]
 800d266:	4013      	ands	r3, r2
 800d268:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800d26a:	683b      	ldr	r3, [r7, #0]
 800d26c:	685b      	ldr	r3, [r3, #4]
 800d26e:	091b      	lsrs	r3, r3, #4
 800d270:	f003 0201 	and.w	r2, r3, #1
 800d274:	697b      	ldr	r3, [r7, #20]
 800d276:	fa02 f303 	lsl.w	r3, r2, r3
 800d27a:	693a      	ldr	r2, [r7, #16]
 800d27c:	4313      	orrs	r3, r2
 800d27e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	693a      	ldr	r2, [r7, #16]
 800d284:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800d286:	683b      	ldr	r3, [r7, #0]
 800d288:	685b      	ldr	r3, [r3, #4]
 800d28a:	f003 0303 	and.w	r3, r3, #3
 800d28e:	2b03      	cmp	r3, #3
 800d290:	d017      	beq.n	800d2c2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	68db      	ldr	r3, [r3, #12]
 800d296:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800d298:	697b      	ldr	r3, [r7, #20]
 800d29a:	005b      	lsls	r3, r3, #1
 800d29c:	2203      	movs	r2, #3
 800d29e:	fa02 f303 	lsl.w	r3, r2, r3
 800d2a2:	43db      	mvns	r3, r3
 800d2a4:	693a      	ldr	r2, [r7, #16]
 800d2a6:	4013      	ands	r3, r2
 800d2a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800d2aa:	683b      	ldr	r3, [r7, #0]
 800d2ac:	689a      	ldr	r2, [r3, #8]
 800d2ae:	697b      	ldr	r3, [r7, #20]
 800d2b0:	005b      	lsls	r3, r3, #1
 800d2b2:	fa02 f303 	lsl.w	r3, r2, r3
 800d2b6:	693a      	ldr	r2, [r7, #16]
 800d2b8:	4313      	orrs	r3, r2
 800d2ba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	693a      	ldr	r2, [r7, #16]
 800d2c0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800d2c2:	683b      	ldr	r3, [r7, #0]
 800d2c4:	685b      	ldr	r3, [r3, #4]
 800d2c6:	f003 0303 	and.w	r3, r3, #3
 800d2ca:	2b02      	cmp	r3, #2
 800d2cc:	d123      	bne.n	800d316 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800d2ce:	697b      	ldr	r3, [r7, #20]
 800d2d0:	08da      	lsrs	r2, r3, #3
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	3208      	adds	r2, #8
 800d2d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d2da:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800d2dc:	697b      	ldr	r3, [r7, #20]
 800d2de:	f003 0307 	and.w	r3, r3, #7
 800d2e2:	009b      	lsls	r3, r3, #2
 800d2e4:	220f      	movs	r2, #15
 800d2e6:	fa02 f303 	lsl.w	r3, r2, r3
 800d2ea:	43db      	mvns	r3, r3
 800d2ec:	693a      	ldr	r2, [r7, #16]
 800d2ee:	4013      	ands	r3, r2
 800d2f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800d2f2:	683b      	ldr	r3, [r7, #0]
 800d2f4:	691a      	ldr	r2, [r3, #16]
 800d2f6:	697b      	ldr	r3, [r7, #20]
 800d2f8:	f003 0307 	and.w	r3, r3, #7
 800d2fc:	009b      	lsls	r3, r3, #2
 800d2fe:	fa02 f303 	lsl.w	r3, r2, r3
 800d302:	693a      	ldr	r2, [r7, #16]
 800d304:	4313      	orrs	r3, r2
 800d306:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800d308:	697b      	ldr	r3, [r7, #20]
 800d30a:	08da      	lsrs	r2, r3, #3
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	3208      	adds	r2, #8
 800d310:	6939      	ldr	r1, [r7, #16]
 800d312:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	681b      	ldr	r3, [r3, #0]
 800d31a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800d31c:	697b      	ldr	r3, [r7, #20]
 800d31e:	005b      	lsls	r3, r3, #1
 800d320:	2203      	movs	r2, #3
 800d322:	fa02 f303 	lsl.w	r3, r2, r3
 800d326:	43db      	mvns	r3, r3
 800d328:	693a      	ldr	r2, [r7, #16]
 800d32a:	4013      	ands	r3, r2
 800d32c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800d32e:	683b      	ldr	r3, [r7, #0]
 800d330:	685b      	ldr	r3, [r3, #4]
 800d332:	f003 0203 	and.w	r2, r3, #3
 800d336:	697b      	ldr	r3, [r7, #20]
 800d338:	005b      	lsls	r3, r3, #1
 800d33a:	fa02 f303 	lsl.w	r3, r2, r3
 800d33e:	693a      	ldr	r2, [r7, #16]
 800d340:	4313      	orrs	r3, r2
 800d342:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	693a      	ldr	r2, [r7, #16]
 800d348:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800d34a:	683b      	ldr	r3, [r7, #0]
 800d34c:	685b      	ldr	r3, [r3, #4]
 800d34e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800d352:	2b00      	cmp	r3, #0
 800d354:	f000 80a6 	beq.w	800d4a4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800d358:	4b5b      	ldr	r3, [pc, #364]	@ (800d4c8 <HAL_GPIO_Init+0x2e4>)
 800d35a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d35c:	4a5a      	ldr	r2, [pc, #360]	@ (800d4c8 <HAL_GPIO_Init+0x2e4>)
 800d35e:	f043 0301 	orr.w	r3, r3, #1
 800d362:	6613      	str	r3, [r2, #96]	@ 0x60
 800d364:	4b58      	ldr	r3, [pc, #352]	@ (800d4c8 <HAL_GPIO_Init+0x2e4>)
 800d366:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d368:	f003 0301 	and.w	r3, r3, #1
 800d36c:	60bb      	str	r3, [r7, #8]
 800d36e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800d370:	4a56      	ldr	r2, [pc, #344]	@ (800d4cc <HAL_GPIO_Init+0x2e8>)
 800d372:	697b      	ldr	r3, [r7, #20]
 800d374:	089b      	lsrs	r3, r3, #2
 800d376:	3302      	adds	r3, #2
 800d378:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d37c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800d37e:	697b      	ldr	r3, [r7, #20]
 800d380:	f003 0303 	and.w	r3, r3, #3
 800d384:	009b      	lsls	r3, r3, #2
 800d386:	220f      	movs	r2, #15
 800d388:	fa02 f303 	lsl.w	r3, r2, r3
 800d38c:	43db      	mvns	r3, r3
 800d38e:	693a      	ldr	r2, [r7, #16]
 800d390:	4013      	ands	r3, r2
 800d392:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800d39a:	d01f      	beq.n	800d3dc <HAL_GPIO_Init+0x1f8>
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	4a4c      	ldr	r2, [pc, #304]	@ (800d4d0 <HAL_GPIO_Init+0x2ec>)
 800d3a0:	4293      	cmp	r3, r2
 800d3a2:	d019      	beq.n	800d3d8 <HAL_GPIO_Init+0x1f4>
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	4a4b      	ldr	r2, [pc, #300]	@ (800d4d4 <HAL_GPIO_Init+0x2f0>)
 800d3a8:	4293      	cmp	r3, r2
 800d3aa:	d013      	beq.n	800d3d4 <HAL_GPIO_Init+0x1f0>
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	4a4a      	ldr	r2, [pc, #296]	@ (800d4d8 <HAL_GPIO_Init+0x2f4>)
 800d3b0:	4293      	cmp	r3, r2
 800d3b2:	d00d      	beq.n	800d3d0 <HAL_GPIO_Init+0x1ec>
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	4a49      	ldr	r2, [pc, #292]	@ (800d4dc <HAL_GPIO_Init+0x2f8>)
 800d3b8:	4293      	cmp	r3, r2
 800d3ba:	d007      	beq.n	800d3cc <HAL_GPIO_Init+0x1e8>
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	4a48      	ldr	r2, [pc, #288]	@ (800d4e0 <HAL_GPIO_Init+0x2fc>)
 800d3c0:	4293      	cmp	r3, r2
 800d3c2:	d101      	bne.n	800d3c8 <HAL_GPIO_Init+0x1e4>
 800d3c4:	2305      	movs	r3, #5
 800d3c6:	e00a      	b.n	800d3de <HAL_GPIO_Init+0x1fa>
 800d3c8:	2306      	movs	r3, #6
 800d3ca:	e008      	b.n	800d3de <HAL_GPIO_Init+0x1fa>
 800d3cc:	2304      	movs	r3, #4
 800d3ce:	e006      	b.n	800d3de <HAL_GPIO_Init+0x1fa>
 800d3d0:	2303      	movs	r3, #3
 800d3d2:	e004      	b.n	800d3de <HAL_GPIO_Init+0x1fa>
 800d3d4:	2302      	movs	r3, #2
 800d3d6:	e002      	b.n	800d3de <HAL_GPIO_Init+0x1fa>
 800d3d8:	2301      	movs	r3, #1
 800d3da:	e000      	b.n	800d3de <HAL_GPIO_Init+0x1fa>
 800d3dc:	2300      	movs	r3, #0
 800d3de:	697a      	ldr	r2, [r7, #20]
 800d3e0:	f002 0203 	and.w	r2, r2, #3
 800d3e4:	0092      	lsls	r2, r2, #2
 800d3e6:	4093      	lsls	r3, r2
 800d3e8:	693a      	ldr	r2, [r7, #16]
 800d3ea:	4313      	orrs	r3, r2
 800d3ec:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800d3ee:	4937      	ldr	r1, [pc, #220]	@ (800d4cc <HAL_GPIO_Init+0x2e8>)
 800d3f0:	697b      	ldr	r3, [r7, #20]
 800d3f2:	089b      	lsrs	r3, r3, #2
 800d3f4:	3302      	adds	r3, #2
 800d3f6:	693a      	ldr	r2, [r7, #16]
 800d3f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800d3fc:	4b39      	ldr	r3, [pc, #228]	@ (800d4e4 <HAL_GPIO_Init+0x300>)
 800d3fe:	689b      	ldr	r3, [r3, #8]
 800d400:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800d402:	68fb      	ldr	r3, [r7, #12]
 800d404:	43db      	mvns	r3, r3
 800d406:	693a      	ldr	r2, [r7, #16]
 800d408:	4013      	ands	r3, r2
 800d40a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800d40c:	683b      	ldr	r3, [r7, #0]
 800d40e:	685b      	ldr	r3, [r3, #4]
 800d410:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d414:	2b00      	cmp	r3, #0
 800d416:	d003      	beq.n	800d420 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800d418:	693a      	ldr	r2, [r7, #16]
 800d41a:	68fb      	ldr	r3, [r7, #12]
 800d41c:	4313      	orrs	r3, r2
 800d41e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800d420:	4a30      	ldr	r2, [pc, #192]	@ (800d4e4 <HAL_GPIO_Init+0x300>)
 800d422:	693b      	ldr	r3, [r7, #16]
 800d424:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800d426:	4b2f      	ldr	r3, [pc, #188]	@ (800d4e4 <HAL_GPIO_Init+0x300>)
 800d428:	68db      	ldr	r3, [r3, #12]
 800d42a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800d42c:	68fb      	ldr	r3, [r7, #12]
 800d42e:	43db      	mvns	r3, r3
 800d430:	693a      	ldr	r2, [r7, #16]
 800d432:	4013      	ands	r3, r2
 800d434:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800d436:	683b      	ldr	r3, [r7, #0]
 800d438:	685b      	ldr	r3, [r3, #4]
 800d43a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800d43e:	2b00      	cmp	r3, #0
 800d440:	d003      	beq.n	800d44a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800d442:	693a      	ldr	r2, [r7, #16]
 800d444:	68fb      	ldr	r3, [r7, #12]
 800d446:	4313      	orrs	r3, r2
 800d448:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800d44a:	4a26      	ldr	r2, [pc, #152]	@ (800d4e4 <HAL_GPIO_Init+0x300>)
 800d44c:	693b      	ldr	r3, [r7, #16]
 800d44e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800d450:	4b24      	ldr	r3, [pc, #144]	@ (800d4e4 <HAL_GPIO_Init+0x300>)
 800d452:	685b      	ldr	r3, [r3, #4]
 800d454:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800d456:	68fb      	ldr	r3, [r7, #12]
 800d458:	43db      	mvns	r3, r3
 800d45a:	693a      	ldr	r2, [r7, #16]
 800d45c:	4013      	ands	r3, r2
 800d45e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800d460:	683b      	ldr	r3, [r7, #0]
 800d462:	685b      	ldr	r3, [r3, #4]
 800d464:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d003      	beq.n	800d474 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800d46c:	693a      	ldr	r2, [r7, #16]
 800d46e:	68fb      	ldr	r3, [r7, #12]
 800d470:	4313      	orrs	r3, r2
 800d472:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800d474:	4a1b      	ldr	r2, [pc, #108]	@ (800d4e4 <HAL_GPIO_Init+0x300>)
 800d476:	693b      	ldr	r3, [r7, #16]
 800d478:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800d47a:	4b1a      	ldr	r3, [pc, #104]	@ (800d4e4 <HAL_GPIO_Init+0x300>)
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	43db      	mvns	r3, r3
 800d484:	693a      	ldr	r2, [r7, #16]
 800d486:	4013      	ands	r3, r2
 800d488:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800d48a:	683b      	ldr	r3, [r7, #0]
 800d48c:	685b      	ldr	r3, [r3, #4]
 800d48e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d492:	2b00      	cmp	r3, #0
 800d494:	d003      	beq.n	800d49e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800d496:	693a      	ldr	r2, [r7, #16]
 800d498:	68fb      	ldr	r3, [r7, #12]
 800d49a:	4313      	orrs	r3, r2
 800d49c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800d49e:	4a11      	ldr	r2, [pc, #68]	@ (800d4e4 <HAL_GPIO_Init+0x300>)
 800d4a0:	693b      	ldr	r3, [r7, #16]
 800d4a2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800d4a4:	697b      	ldr	r3, [r7, #20]
 800d4a6:	3301      	adds	r3, #1
 800d4a8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800d4aa:	683b      	ldr	r3, [r7, #0]
 800d4ac:	681a      	ldr	r2, [r3, #0]
 800d4ae:	697b      	ldr	r3, [r7, #20]
 800d4b0:	fa22 f303 	lsr.w	r3, r2, r3
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	f47f ae9d 	bne.w	800d1f4 <HAL_GPIO_Init+0x10>
  }
}
 800d4ba:	bf00      	nop
 800d4bc:	bf00      	nop
 800d4be:	371c      	adds	r7, #28
 800d4c0:	46bd      	mov	sp, r7
 800d4c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4c6:	4770      	bx	lr
 800d4c8:	40021000 	.word	0x40021000
 800d4cc:	40010000 	.word	0x40010000
 800d4d0:	48000400 	.word	0x48000400
 800d4d4:	48000800 	.word	0x48000800
 800d4d8:	48000c00 	.word	0x48000c00
 800d4dc:	48001000 	.word	0x48001000
 800d4e0:	48001400 	.word	0x48001400
 800d4e4:	40010400 	.word	0x40010400

0800d4e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800d4e8:	b480      	push	{r7}
 800d4ea:	b085      	sub	sp, #20
 800d4ec:	af00      	add	r7, sp, #0
 800d4ee:	6078      	str	r0, [r7, #4]
 800d4f0:	460b      	mov	r3, r1
 800d4f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	691a      	ldr	r2, [r3, #16]
 800d4f8:	887b      	ldrh	r3, [r7, #2]
 800d4fa:	4013      	ands	r3, r2
 800d4fc:	2b00      	cmp	r3, #0
 800d4fe:	d002      	beq.n	800d506 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800d500:	2301      	movs	r3, #1
 800d502:	73fb      	strb	r3, [r7, #15]
 800d504:	e001      	b.n	800d50a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800d506:	2300      	movs	r3, #0
 800d508:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800d50a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d50c:	4618      	mov	r0, r3
 800d50e:	3714      	adds	r7, #20
 800d510:	46bd      	mov	sp, r7
 800d512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d516:	4770      	bx	lr

0800d518 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800d518:	b480      	push	{r7}
 800d51a:	b083      	sub	sp, #12
 800d51c:	af00      	add	r7, sp, #0
 800d51e:	6078      	str	r0, [r7, #4]
 800d520:	460b      	mov	r3, r1
 800d522:	807b      	strh	r3, [r7, #2]
 800d524:	4613      	mov	r3, r2
 800d526:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800d528:	787b      	ldrb	r3, [r7, #1]
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d003      	beq.n	800d536 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800d52e:	887a      	ldrh	r2, [r7, #2]
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800d534:	e002      	b.n	800d53c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800d536:	887a      	ldrh	r2, [r7, #2]
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800d53c:	bf00      	nop
 800d53e:	370c      	adds	r7, #12
 800d540:	46bd      	mov	sp, r7
 800d542:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d546:	4770      	bx	lr

0800d548 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800d548:	b480      	push	{r7}
 800d54a:	b085      	sub	sp, #20
 800d54c:	af00      	add	r7, sp, #0
 800d54e:	6078      	str	r0, [r7, #4]
 800d550:	460b      	mov	r3, r1
 800d552:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	695b      	ldr	r3, [r3, #20]
 800d558:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800d55a:	887a      	ldrh	r2, [r7, #2]
 800d55c:	68fb      	ldr	r3, [r7, #12]
 800d55e:	4013      	ands	r3, r2
 800d560:	041a      	lsls	r2, r3, #16
 800d562:	68fb      	ldr	r3, [r7, #12]
 800d564:	43d9      	mvns	r1, r3
 800d566:	887b      	ldrh	r3, [r7, #2]
 800d568:	400b      	ands	r3, r1
 800d56a:	431a      	orrs	r2, r3
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	619a      	str	r2, [r3, #24]
}
 800d570:	bf00      	nop
 800d572:	3714      	adds	r7, #20
 800d574:	46bd      	mov	sp, r7
 800d576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d57a:	4770      	bx	lr

0800d57c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800d57c:	b580      	push	{r7, lr}
 800d57e:	b082      	sub	sp, #8
 800d580:	af00      	add	r7, sp, #0
 800d582:	4603      	mov	r3, r0
 800d584:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800d586:	4b08      	ldr	r3, [pc, #32]	@ (800d5a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800d588:	695a      	ldr	r2, [r3, #20]
 800d58a:	88fb      	ldrh	r3, [r7, #6]
 800d58c:	4013      	ands	r3, r2
 800d58e:	2b00      	cmp	r3, #0
 800d590:	d006      	beq.n	800d5a0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800d592:	4a05      	ldr	r2, [pc, #20]	@ (800d5a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800d594:	88fb      	ldrh	r3, [r7, #6]
 800d596:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800d598:	88fb      	ldrh	r3, [r7, #6]
 800d59a:	4618      	mov	r0, r3
 800d59c:	f7fb f99a 	bl	80088d4 <HAL_GPIO_EXTI_Callback>
  }
}
 800d5a0:	bf00      	nop
 800d5a2:	3708      	adds	r7, #8
 800d5a4:	46bd      	mov	sp, r7
 800d5a6:	bd80      	pop	{r7, pc}
 800d5a8:	40010400 	.word	0x40010400

0800d5ac <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800d5ac:	b480      	push	{r7}
 800d5ae:	b085      	sub	sp, #20
 800d5b0:	af00      	add	r7, sp, #0
 800d5b2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d141      	bne.n	800d63e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800d5ba:	4b4b      	ldr	r3, [pc, #300]	@ (800d6e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d5c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d5c6:	d131      	bne.n	800d62c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d5c8:	4b47      	ldr	r3, [pc, #284]	@ (800d6e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d5ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d5ce:	4a46      	ldr	r2, [pc, #280]	@ (800d6e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d5d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d5d4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800d5d8:	4b43      	ldr	r3, [pc, #268]	@ (800d6e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d5da:	681b      	ldr	r3, [r3, #0]
 800d5dc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d5e0:	4a41      	ldr	r2, [pc, #260]	@ (800d6e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d5e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d5e6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800d5e8:	4b40      	ldr	r3, [pc, #256]	@ (800d6ec <HAL_PWREx_ControlVoltageScaling+0x140>)
 800d5ea:	681b      	ldr	r3, [r3, #0]
 800d5ec:	2232      	movs	r2, #50	@ 0x32
 800d5ee:	fb02 f303 	mul.w	r3, r2, r3
 800d5f2:	4a3f      	ldr	r2, [pc, #252]	@ (800d6f0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800d5f4:	fba2 2303 	umull	r2, r3, r2, r3
 800d5f8:	0c9b      	lsrs	r3, r3, #18
 800d5fa:	3301      	adds	r3, #1
 800d5fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d5fe:	e002      	b.n	800d606 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800d600:	68fb      	ldr	r3, [r7, #12]
 800d602:	3b01      	subs	r3, #1
 800d604:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d606:	4b38      	ldr	r3, [pc, #224]	@ (800d6e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d608:	695b      	ldr	r3, [r3, #20]
 800d60a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d60e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d612:	d102      	bne.n	800d61a <HAL_PWREx_ControlVoltageScaling+0x6e>
 800d614:	68fb      	ldr	r3, [r7, #12]
 800d616:	2b00      	cmp	r3, #0
 800d618:	d1f2      	bne.n	800d600 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800d61a:	4b33      	ldr	r3, [pc, #204]	@ (800d6e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d61c:	695b      	ldr	r3, [r3, #20]
 800d61e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d622:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d626:	d158      	bne.n	800d6da <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800d628:	2303      	movs	r3, #3
 800d62a:	e057      	b.n	800d6dc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d62c:	4b2e      	ldr	r3, [pc, #184]	@ (800d6e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d62e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d632:	4a2d      	ldr	r2, [pc, #180]	@ (800d6e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d634:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d638:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800d63c:	e04d      	b.n	800d6da <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d644:	d141      	bne.n	800d6ca <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800d646:	4b28      	ldr	r3, [pc, #160]	@ (800d6e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d648:	681b      	ldr	r3, [r3, #0]
 800d64a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d64e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d652:	d131      	bne.n	800d6b8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d654:	4b24      	ldr	r3, [pc, #144]	@ (800d6e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d656:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d65a:	4a23      	ldr	r2, [pc, #140]	@ (800d6e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d65c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d660:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800d664:	4b20      	ldr	r3, [pc, #128]	@ (800d6e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d666:	681b      	ldr	r3, [r3, #0]
 800d668:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d66c:	4a1e      	ldr	r2, [pc, #120]	@ (800d6e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d66e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d672:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800d674:	4b1d      	ldr	r3, [pc, #116]	@ (800d6ec <HAL_PWREx_ControlVoltageScaling+0x140>)
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	2232      	movs	r2, #50	@ 0x32
 800d67a:	fb02 f303 	mul.w	r3, r2, r3
 800d67e:	4a1c      	ldr	r2, [pc, #112]	@ (800d6f0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800d680:	fba2 2303 	umull	r2, r3, r2, r3
 800d684:	0c9b      	lsrs	r3, r3, #18
 800d686:	3301      	adds	r3, #1
 800d688:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d68a:	e002      	b.n	800d692 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800d68c:	68fb      	ldr	r3, [r7, #12]
 800d68e:	3b01      	subs	r3, #1
 800d690:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d692:	4b15      	ldr	r3, [pc, #84]	@ (800d6e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d694:	695b      	ldr	r3, [r3, #20]
 800d696:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d69a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d69e:	d102      	bne.n	800d6a6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800d6a0:	68fb      	ldr	r3, [r7, #12]
 800d6a2:	2b00      	cmp	r3, #0
 800d6a4:	d1f2      	bne.n	800d68c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800d6a6:	4b10      	ldr	r3, [pc, #64]	@ (800d6e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d6a8:	695b      	ldr	r3, [r3, #20]
 800d6aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d6ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d6b2:	d112      	bne.n	800d6da <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800d6b4:	2303      	movs	r3, #3
 800d6b6:	e011      	b.n	800d6dc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d6b8:	4b0b      	ldr	r3, [pc, #44]	@ (800d6e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d6ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d6be:	4a0a      	ldr	r2, [pc, #40]	@ (800d6e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d6c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d6c4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800d6c8:	e007      	b.n	800d6da <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800d6ca:	4b07      	ldr	r3, [pc, #28]	@ (800d6e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d6cc:	681b      	ldr	r3, [r3, #0]
 800d6ce:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d6d2:	4a05      	ldr	r2, [pc, #20]	@ (800d6e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d6d4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800d6d8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800d6da:	2300      	movs	r3, #0
}
 800d6dc:	4618      	mov	r0, r3
 800d6de:	3714      	adds	r7, #20
 800d6e0:	46bd      	mov	sp, r7
 800d6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6e6:	4770      	bx	lr
 800d6e8:	40007000 	.word	0x40007000
 800d6ec:	200005bc 	.word	0x200005bc
 800d6f0:	431bde83 	.word	0x431bde83

0800d6f4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800d6f4:	b480      	push	{r7}
 800d6f6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800d6f8:	4b05      	ldr	r3, [pc, #20]	@ (800d710 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800d6fa:	689b      	ldr	r3, [r3, #8]
 800d6fc:	4a04      	ldr	r2, [pc, #16]	@ (800d710 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800d6fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800d702:	6093      	str	r3, [r2, #8]
}
 800d704:	bf00      	nop
 800d706:	46bd      	mov	sp, r7
 800d708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d70c:	4770      	bx	lr
 800d70e:	bf00      	nop
 800d710:	40007000 	.word	0x40007000

0800d714 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d714:	b580      	push	{r7, lr}
 800d716:	b088      	sub	sp, #32
 800d718:	af00      	add	r7, sp, #0
 800d71a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d101      	bne.n	800d726 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800d722:	2301      	movs	r3, #1
 800d724:	e2fe      	b.n	800dd24 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	f003 0301 	and.w	r3, r3, #1
 800d72e:	2b00      	cmp	r3, #0
 800d730:	d075      	beq.n	800d81e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d732:	4b97      	ldr	r3, [pc, #604]	@ (800d990 <HAL_RCC_OscConfig+0x27c>)
 800d734:	689b      	ldr	r3, [r3, #8]
 800d736:	f003 030c 	and.w	r3, r3, #12
 800d73a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d73c:	4b94      	ldr	r3, [pc, #592]	@ (800d990 <HAL_RCC_OscConfig+0x27c>)
 800d73e:	68db      	ldr	r3, [r3, #12]
 800d740:	f003 0303 	and.w	r3, r3, #3
 800d744:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800d746:	69bb      	ldr	r3, [r7, #24]
 800d748:	2b0c      	cmp	r3, #12
 800d74a:	d102      	bne.n	800d752 <HAL_RCC_OscConfig+0x3e>
 800d74c:	697b      	ldr	r3, [r7, #20]
 800d74e:	2b03      	cmp	r3, #3
 800d750:	d002      	beq.n	800d758 <HAL_RCC_OscConfig+0x44>
 800d752:	69bb      	ldr	r3, [r7, #24]
 800d754:	2b08      	cmp	r3, #8
 800d756:	d10b      	bne.n	800d770 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d758:	4b8d      	ldr	r3, [pc, #564]	@ (800d990 <HAL_RCC_OscConfig+0x27c>)
 800d75a:	681b      	ldr	r3, [r3, #0]
 800d75c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d760:	2b00      	cmp	r3, #0
 800d762:	d05b      	beq.n	800d81c <HAL_RCC_OscConfig+0x108>
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	685b      	ldr	r3, [r3, #4]
 800d768:	2b00      	cmp	r3, #0
 800d76a:	d157      	bne.n	800d81c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800d76c:	2301      	movs	r3, #1
 800d76e:	e2d9      	b.n	800dd24 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	685b      	ldr	r3, [r3, #4]
 800d774:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d778:	d106      	bne.n	800d788 <HAL_RCC_OscConfig+0x74>
 800d77a:	4b85      	ldr	r3, [pc, #532]	@ (800d990 <HAL_RCC_OscConfig+0x27c>)
 800d77c:	681b      	ldr	r3, [r3, #0]
 800d77e:	4a84      	ldr	r2, [pc, #528]	@ (800d990 <HAL_RCC_OscConfig+0x27c>)
 800d780:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d784:	6013      	str	r3, [r2, #0]
 800d786:	e01d      	b.n	800d7c4 <HAL_RCC_OscConfig+0xb0>
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	685b      	ldr	r3, [r3, #4]
 800d78c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d790:	d10c      	bne.n	800d7ac <HAL_RCC_OscConfig+0x98>
 800d792:	4b7f      	ldr	r3, [pc, #508]	@ (800d990 <HAL_RCC_OscConfig+0x27c>)
 800d794:	681b      	ldr	r3, [r3, #0]
 800d796:	4a7e      	ldr	r2, [pc, #504]	@ (800d990 <HAL_RCC_OscConfig+0x27c>)
 800d798:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d79c:	6013      	str	r3, [r2, #0]
 800d79e:	4b7c      	ldr	r3, [pc, #496]	@ (800d990 <HAL_RCC_OscConfig+0x27c>)
 800d7a0:	681b      	ldr	r3, [r3, #0]
 800d7a2:	4a7b      	ldr	r2, [pc, #492]	@ (800d990 <HAL_RCC_OscConfig+0x27c>)
 800d7a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d7a8:	6013      	str	r3, [r2, #0]
 800d7aa:	e00b      	b.n	800d7c4 <HAL_RCC_OscConfig+0xb0>
 800d7ac:	4b78      	ldr	r3, [pc, #480]	@ (800d990 <HAL_RCC_OscConfig+0x27c>)
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	4a77      	ldr	r2, [pc, #476]	@ (800d990 <HAL_RCC_OscConfig+0x27c>)
 800d7b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d7b6:	6013      	str	r3, [r2, #0]
 800d7b8:	4b75      	ldr	r3, [pc, #468]	@ (800d990 <HAL_RCC_OscConfig+0x27c>)
 800d7ba:	681b      	ldr	r3, [r3, #0]
 800d7bc:	4a74      	ldr	r2, [pc, #464]	@ (800d990 <HAL_RCC_OscConfig+0x27c>)
 800d7be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d7c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	685b      	ldr	r3, [r3, #4]
 800d7c8:	2b00      	cmp	r3, #0
 800d7ca:	d013      	beq.n	800d7f4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d7cc:	f7fd fc22 	bl	800b014 <HAL_GetTick>
 800d7d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d7d2:	e008      	b.n	800d7e6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d7d4:	f7fd fc1e 	bl	800b014 <HAL_GetTick>
 800d7d8:	4602      	mov	r2, r0
 800d7da:	693b      	ldr	r3, [r7, #16]
 800d7dc:	1ad3      	subs	r3, r2, r3
 800d7de:	2b64      	cmp	r3, #100	@ 0x64
 800d7e0:	d901      	bls.n	800d7e6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800d7e2:	2303      	movs	r3, #3
 800d7e4:	e29e      	b.n	800dd24 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d7e6:	4b6a      	ldr	r3, [pc, #424]	@ (800d990 <HAL_RCC_OscConfig+0x27c>)
 800d7e8:	681b      	ldr	r3, [r3, #0]
 800d7ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d7ee:	2b00      	cmp	r3, #0
 800d7f0:	d0f0      	beq.n	800d7d4 <HAL_RCC_OscConfig+0xc0>
 800d7f2:	e014      	b.n	800d81e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d7f4:	f7fd fc0e 	bl	800b014 <HAL_GetTick>
 800d7f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d7fa:	e008      	b.n	800d80e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d7fc:	f7fd fc0a 	bl	800b014 <HAL_GetTick>
 800d800:	4602      	mov	r2, r0
 800d802:	693b      	ldr	r3, [r7, #16]
 800d804:	1ad3      	subs	r3, r2, r3
 800d806:	2b64      	cmp	r3, #100	@ 0x64
 800d808:	d901      	bls.n	800d80e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800d80a:	2303      	movs	r3, #3
 800d80c:	e28a      	b.n	800dd24 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d80e:	4b60      	ldr	r3, [pc, #384]	@ (800d990 <HAL_RCC_OscConfig+0x27c>)
 800d810:	681b      	ldr	r3, [r3, #0]
 800d812:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d816:	2b00      	cmp	r3, #0
 800d818:	d1f0      	bne.n	800d7fc <HAL_RCC_OscConfig+0xe8>
 800d81a:	e000      	b.n	800d81e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d81c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	681b      	ldr	r3, [r3, #0]
 800d822:	f003 0302 	and.w	r3, r3, #2
 800d826:	2b00      	cmp	r3, #0
 800d828:	d075      	beq.n	800d916 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d82a:	4b59      	ldr	r3, [pc, #356]	@ (800d990 <HAL_RCC_OscConfig+0x27c>)
 800d82c:	689b      	ldr	r3, [r3, #8]
 800d82e:	f003 030c 	and.w	r3, r3, #12
 800d832:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d834:	4b56      	ldr	r3, [pc, #344]	@ (800d990 <HAL_RCC_OscConfig+0x27c>)
 800d836:	68db      	ldr	r3, [r3, #12]
 800d838:	f003 0303 	and.w	r3, r3, #3
 800d83c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800d83e:	69bb      	ldr	r3, [r7, #24]
 800d840:	2b0c      	cmp	r3, #12
 800d842:	d102      	bne.n	800d84a <HAL_RCC_OscConfig+0x136>
 800d844:	697b      	ldr	r3, [r7, #20]
 800d846:	2b02      	cmp	r3, #2
 800d848:	d002      	beq.n	800d850 <HAL_RCC_OscConfig+0x13c>
 800d84a:	69bb      	ldr	r3, [r7, #24]
 800d84c:	2b04      	cmp	r3, #4
 800d84e:	d11f      	bne.n	800d890 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d850:	4b4f      	ldr	r3, [pc, #316]	@ (800d990 <HAL_RCC_OscConfig+0x27c>)
 800d852:	681b      	ldr	r3, [r3, #0]
 800d854:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d858:	2b00      	cmp	r3, #0
 800d85a:	d005      	beq.n	800d868 <HAL_RCC_OscConfig+0x154>
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	68db      	ldr	r3, [r3, #12]
 800d860:	2b00      	cmp	r3, #0
 800d862:	d101      	bne.n	800d868 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800d864:	2301      	movs	r3, #1
 800d866:	e25d      	b.n	800dd24 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d868:	4b49      	ldr	r3, [pc, #292]	@ (800d990 <HAL_RCC_OscConfig+0x27c>)
 800d86a:	685b      	ldr	r3, [r3, #4]
 800d86c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	691b      	ldr	r3, [r3, #16]
 800d874:	061b      	lsls	r3, r3, #24
 800d876:	4946      	ldr	r1, [pc, #280]	@ (800d990 <HAL_RCC_OscConfig+0x27c>)
 800d878:	4313      	orrs	r3, r2
 800d87a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800d87c:	4b45      	ldr	r3, [pc, #276]	@ (800d994 <HAL_RCC_OscConfig+0x280>)
 800d87e:	681b      	ldr	r3, [r3, #0]
 800d880:	4618      	mov	r0, r3
 800d882:	f7fd fb7b 	bl	800af7c <HAL_InitTick>
 800d886:	4603      	mov	r3, r0
 800d888:	2b00      	cmp	r3, #0
 800d88a:	d043      	beq.n	800d914 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800d88c:	2301      	movs	r3, #1
 800d88e:	e249      	b.n	800dd24 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	68db      	ldr	r3, [r3, #12]
 800d894:	2b00      	cmp	r3, #0
 800d896:	d023      	beq.n	800d8e0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800d898:	4b3d      	ldr	r3, [pc, #244]	@ (800d990 <HAL_RCC_OscConfig+0x27c>)
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	4a3c      	ldr	r2, [pc, #240]	@ (800d990 <HAL_RCC_OscConfig+0x27c>)
 800d89e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d8a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d8a4:	f7fd fbb6 	bl	800b014 <HAL_GetTick>
 800d8a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d8aa:	e008      	b.n	800d8be <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d8ac:	f7fd fbb2 	bl	800b014 <HAL_GetTick>
 800d8b0:	4602      	mov	r2, r0
 800d8b2:	693b      	ldr	r3, [r7, #16]
 800d8b4:	1ad3      	subs	r3, r2, r3
 800d8b6:	2b02      	cmp	r3, #2
 800d8b8:	d901      	bls.n	800d8be <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800d8ba:	2303      	movs	r3, #3
 800d8bc:	e232      	b.n	800dd24 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d8be:	4b34      	ldr	r3, [pc, #208]	@ (800d990 <HAL_RCC_OscConfig+0x27c>)
 800d8c0:	681b      	ldr	r3, [r3, #0]
 800d8c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d0f0      	beq.n	800d8ac <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d8ca:	4b31      	ldr	r3, [pc, #196]	@ (800d990 <HAL_RCC_OscConfig+0x27c>)
 800d8cc:	685b      	ldr	r3, [r3, #4]
 800d8ce:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	691b      	ldr	r3, [r3, #16]
 800d8d6:	061b      	lsls	r3, r3, #24
 800d8d8:	492d      	ldr	r1, [pc, #180]	@ (800d990 <HAL_RCC_OscConfig+0x27c>)
 800d8da:	4313      	orrs	r3, r2
 800d8dc:	604b      	str	r3, [r1, #4]
 800d8de:	e01a      	b.n	800d916 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d8e0:	4b2b      	ldr	r3, [pc, #172]	@ (800d990 <HAL_RCC_OscConfig+0x27c>)
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	4a2a      	ldr	r2, [pc, #168]	@ (800d990 <HAL_RCC_OscConfig+0x27c>)
 800d8e6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d8ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d8ec:	f7fd fb92 	bl	800b014 <HAL_GetTick>
 800d8f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d8f2:	e008      	b.n	800d906 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d8f4:	f7fd fb8e 	bl	800b014 <HAL_GetTick>
 800d8f8:	4602      	mov	r2, r0
 800d8fa:	693b      	ldr	r3, [r7, #16]
 800d8fc:	1ad3      	subs	r3, r2, r3
 800d8fe:	2b02      	cmp	r3, #2
 800d900:	d901      	bls.n	800d906 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800d902:	2303      	movs	r3, #3
 800d904:	e20e      	b.n	800dd24 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d906:	4b22      	ldr	r3, [pc, #136]	@ (800d990 <HAL_RCC_OscConfig+0x27c>)
 800d908:	681b      	ldr	r3, [r3, #0]
 800d90a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d1f0      	bne.n	800d8f4 <HAL_RCC_OscConfig+0x1e0>
 800d912:	e000      	b.n	800d916 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d914:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	681b      	ldr	r3, [r3, #0]
 800d91a:	f003 0308 	and.w	r3, r3, #8
 800d91e:	2b00      	cmp	r3, #0
 800d920:	d041      	beq.n	800d9a6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	695b      	ldr	r3, [r3, #20]
 800d926:	2b00      	cmp	r3, #0
 800d928:	d01c      	beq.n	800d964 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d92a:	4b19      	ldr	r3, [pc, #100]	@ (800d990 <HAL_RCC_OscConfig+0x27c>)
 800d92c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d930:	4a17      	ldr	r2, [pc, #92]	@ (800d990 <HAL_RCC_OscConfig+0x27c>)
 800d932:	f043 0301 	orr.w	r3, r3, #1
 800d936:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d93a:	f7fd fb6b 	bl	800b014 <HAL_GetTick>
 800d93e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d940:	e008      	b.n	800d954 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d942:	f7fd fb67 	bl	800b014 <HAL_GetTick>
 800d946:	4602      	mov	r2, r0
 800d948:	693b      	ldr	r3, [r7, #16]
 800d94a:	1ad3      	subs	r3, r2, r3
 800d94c:	2b02      	cmp	r3, #2
 800d94e:	d901      	bls.n	800d954 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800d950:	2303      	movs	r3, #3
 800d952:	e1e7      	b.n	800dd24 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d954:	4b0e      	ldr	r3, [pc, #56]	@ (800d990 <HAL_RCC_OscConfig+0x27c>)
 800d956:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d95a:	f003 0302 	and.w	r3, r3, #2
 800d95e:	2b00      	cmp	r3, #0
 800d960:	d0ef      	beq.n	800d942 <HAL_RCC_OscConfig+0x22e>
 800d962:	e020      	b.n	800d9a6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d964:	4b0a      	ldr	r3, [pc, #40]	@ (800d990 <HAL_RCC_OscConfig+0x27c>)
 800d966:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d96a:	4a09      	ldr	r2, [pc, #36]	@ (800d990 <HAL_RCC_OscConfig+0x27c>)
 800d96c:	f023 0301 	bic.w	r3, r3, #1
 800d970:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d974:	f7fd fb4e 	bl	800b014 <HAL_GetTick>
 800d978:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d97a:	e00d      	b.n	800d998 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d97c:	f7fd fb4a 	bl	800b014 <HAL_GetTick>
 800d980:	4602      	mov	r2, r0
 800d982:	693b      	ldr	r3, [r7, #16]
 800d984:	1ad3      	subs	r3, r2, r3
 800d986:	2b02      	cmp	r3, #2
 800d988:	d906      	bls.n	800d998 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800d98a:	2303      	movs	r3, #3
 800d98c:	e1ca      	b.n	800dd24 <HAL_RCC_OscConfig+0x610>
 800d98e:	bf00      	nop
 800d990:	40021000 	.word	0x40021000
 800d994:	200005c0 	.word	0x200005c0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d998:	4b8c      	ldr	r3, [pc, #560]	@ (800dbcc <HAL_RCC_OscConfig+0x4b8>)
 800d99a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d99e:	f003 0302 	and.w	r3, r3, #2
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d1ea      	bne.n	800d97c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	681b      	ldr	r3, [r3, #0]
 800d9aa:	f003 0304 	and.w	r3, r3, #4
 800d9ae:	2b00      	cmp	r3, #0
 800d9b0:	f000 80a6 	beq.w	800db00 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d9b4:	2300      	movs	r3, #0
 800d9b6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800d9b8:	4b84      	ldr	r3, [pc, #528]	@ (800dbcc <HAL_RCC_OscConfig+0x4b8>)
 800d9ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d9bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d9c0:	2b00      	cmp	r3, #0
 800d9c2:	d101      	bne.n	800d9c8 <HAL_RCC_OscConfig+0x2b4>
 800d9c4:	2301      	movs	r3, #1
 800d9c6:	e000      	b.n	800d9ca <HAL_RCC_OscConfig+0x2b6>
 800d9c8:	2300      	movs	r3, #0
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d00d      	beq.n	800d9ea <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d9ce:	4b7f      	ldr	r3, [pc, #508]	@ (800dbcc <HAL_RCC_OscConfig+0x4b8>)
 800d9d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d9d2:	4a7e      	ldr	r2, [pc, #504]	@ (800dbcc <HAL_RCC_OscConfig+0x4b8>)
 800d9d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d9d8:	6593      	str	r3, [r2, #88]	@ 0x58
 800d9da:	4b7c      	ldr	r3, [pc, #496]	@ (800dbcc <HAL_RCC_OscConfig+0x4b8>)
 800d9dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d9de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d9e2:	60fb      	str	r3, [r7, #12]
 800d9e4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800d9e6:	2301      	movs	r3, #1
 800d9e8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d9ea:	4b79      	ldr	r3, [pc, #484]	@ (800dbd0 <HAL_RCC_OscConfig+0x4bc>)
 800d9ec:	681b      	ldr	r3, [r3, #0]
 800d9ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d118      	bne.n	800da28 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d9f6:	4b76      	ldr	r3, [pc, #472]	@ (800dbd0 <HAL_RCC_OscConfig+0x4bc>)
 800d9f8:	681b      	ldr	r3, [r3, #0]
 800d9fa:	4a75      	ldr	r2, [pc, #468]	@ (800dbd0 <HAL_RCC_OscConfig+0x4bc>)
 800d9fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800da00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800da02:	f7fd fb07 	bl	800b014 <HAL_GetTick>
 800da06:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800da08:	e008      	b.n	800da1c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800da0a:	f7fd fb03 	bl	800b014 <HAL_GetTick>
 800da0e:	4602      	mov	r2, r0
 800da10:	693b      	ldr	r3, [r7, #16]
 800da12:	1ad3      	subs	r3, r2, r3
 800da14:	2b02      	cmp	r3, #2
 800da16:	d901      	bls.n	800da1c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800da18:	2303      	movs	r3, #3
 800da1a:	e183      	b.n	800dd24 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800da1c:	4b6c      	ldr	r3, [pc, #432]	@ (800dbd0 <HAL_RCC_OscConfig+0x4bc>)
 800da1e:	681b      	ldr	r3, [r3, #0]
 800da20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800da24:	2b00      	cmp	r3, #0
 800da26:	d0f0      	beq.n	800da0a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	689b      	ldr	r3, [r3, #8]
 800da2c:	2b01      	cmp	r3, #1
 800da2e:	d108      	bne.n	800da42 <HAL_RCC_OscConfig+0x32e>
 800da30:	4b66      	ldr	r3, [pc, #408]	@ (800dbcc <HAL_RCC_OscConfig+0x4b8>)
 800da32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da36:	4a65      	ldr	r2, [pc, #404]	@ (800dbcc <HAL_RCC_OscConfig+0x4b8>)
 800da38:	f043 0301 	orr.w	r3, r3, #1
 800da3c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800da40:	e024      	b.n	800da8c <HAL_RCC_OscConfig+0x378>
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	689b      	ldr	r3, [r3, #8]
 800da46:	2b05      	cmp	r3, #5
 800da48:	d110      	bne.n	800da6c <HAL_RCC_OscConfig+0x358>
 800da4a:	4b60      	ldr	r3, [pc, #384]	@ (800dbcc <HAL_RCC_OscConfig+0x4b8>)
 800da4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da50:	4a5e      	ldr	r2, [pc, #376]	@ (800dbcc <HAL_RCC_OscConfig+0x4b8>)
 800da52:	f043 0304 	orr.w	r3, r3, #4
 800da56:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800da5a:	4b5c      	ldr	r3, [pc, #368]	@ (800dbcc <HAL_RCC_OscConfig+0x4b8>)
 800da5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da60:	4a5a      	ldr	r2, [pc, #360]	@ (800dbcc <HAL_RCC_OscConfig+0x4b8>)
 800da62:	f043 0301 	orr.w	r3, r3, #1
 800da66:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800da6a:	e00f      	b.n	800da8c <HAL_RCC_OscConfig+0x378>
 800da6c:	4b57      	ldr	r3, [pc, #348]	@ (800dbcc <HAL_RCC_OscConfig+0x4b8>)
 800da6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da72:	4a56      	ldr	r2, [pc, #344]	@ (800dbcc <HAL_RCC_OscConfig+0x4b8>)
 800da74:	f023 0301 	bic.w	r3, r3, #1
 800da78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800da7c:	4b53      	ldr	r3, [pc, #332]	@ (800dbcc <HAL_RCC_OscConfig+0x4b8>)
 800da7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da82:	4a52      	ldr	r2, [pc, #328]	@ (800dbcc <HAL_RCC_OscConfig+0x4b8>)
 800da84:	f023 0304 	bic.w	r3, r3, #4
 800da88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	689b      	ldr	r3, [r3, #8]
 800da90:	2b00      	cmp	r3, #0
 800da92:	d016      	beq.n	800dac2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800da94:	f7fd fabe 	bl	800b014 <HAL_GetTick>
 800da98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800da9a:	e00a      	b.n	800dab2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800da9c:	f7fd faba 	bl	800b014 <HAL_GetTick>
 800daa0:	4602      	mov	r2, r0
 800daa2:	693b      	ldr	r3, [r7, #16]
 800daa4:	1ad3      	subs	r3, r2, r3
 800daa6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800daaa:	4293      	cmp	r3, r2
 800daac:	d901      	bls.n	800dab2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800daae:	2303      	movs	r3, #3
 800dab0:	e138      	b.n	800dd24 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800dab2:	4b46      	ldr	r3, [pc, #280]	@ (800dbcc <HAL_RCC_OscConfig+0x4b8>)
 800dab4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dab8:	f003 0302 	and.w	r3, r3, #2
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	d0ed      	beq.n	800da9c <HAL_RCC_OscConfig+0x388>
 800dac0:	e015      	b.n	800daee <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800dac2:	f7fd faa7 	bl	800b014 <HAL_GetTick>
 800dac6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800dac8:	e00a      	b.n	800dae0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800daca:	f7fd faa3 	bl	800b014 <HAL_GetTick>
 800dace:	4602      	mov	r2, r0
 800dad0:	693b      	ldr	r3, [r7, #16]
 800dad2:	1ad3      	subs	r3, r2, r3
 800dad4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dad8:	4293      	cmp	r3, r2
 800dada:	d901      	bls.n	800dae0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800dadc:	2303      	movs	r3, #3
 800dade:	e121      	b.n	800dd24 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800dae0:	4b3a      	ldr	r3, [pc, #232]	@ (800dbcc <HAL_RCC_OscConfig+0x4b8>)
 800dae2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dae6:	f003 0302 	and.w	r3, r3, #2
 800daea:	2b00      	cmp	r3, #0
 800daec:	d1ed      	bne.n	800daca <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800daee:	7ffb      	ldrb	r3, [r7, #31]
 800daf0:	2b01      	cmp	r3, #1
 800daf2:	d105      	bne.n	800db00 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800daf4:	4b35      	ldr	r3, [pc, #212]	@ (800dbcc <HAL_RCC_OscConfig+0x4b8>)
 800daf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800daf8:	4a34      	ldr	r2, [pc, #208]	@ (800dbcc <HAL_RCC_OscConfig+0x4b8>)
 800dafa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800dafe:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800db00:	687b      	ldr	r3, [r7, #4]
 800db02:	681b      	ldr	r3, [r3, #0]
 800db04:	f003 0320 	and.w	r3, r3, #32
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d03c      	beq.n	800db86 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	699b      	ldr	r3, [r3, #24]
 800db10:	2b00      	cmp	r3, #0
 800db12:	d01c      	beq.n	800db4e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800db14:	4b2d      	ldr	r3, [pc, #180]	@ (800dbcc <HAL_RCC_OscConfig+0x4b8>)
 800db16:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800db1a:	4a2c      	ldr	r2, [pc, #176]	@ (800dbcc <HAL_RCC_OscConfig+0x4b8>)
 800db1c:	f043 0301 	orr.w	r3, r3, #1
 800db20:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800db24:	f7fd fa76 	bl	800b014 <HAL_GetTick>
 800db28:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800db2a:	e008      	b.n	800db3e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800db2c:	f7fd fa72 	bl	800b014 <HAL_GetTick>
 800db30:	4602      	mov	r2, r0
 800db32:	693b      	ldr	r3, [r7, #16]
 800db34:	1ad3      	subs	r3, r2, r3
 800db36:	2b02      	cmp	r3, #2
 800db38:	d901      	bls.n	800db3e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800db3a:	2303      	movs	r3, #3
 800db3c:	e0f2      	b.n	800dd24 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800db3e:	4b23      	ldr	r3, [pc, #140]	@ (800dbcc <HAL_RCC_OscConfig+0x4b8>)
 800db40:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800db44:	f003 0302 	and.w	r3, r3, #2
 800db48:	2b00      	cmp	r3, #0
 800db4a:	d0ef      	beq.n	800db2c <HAL_RCC_OscConfig+0x418>
 800db4c:	e01b      	b.n	800db86 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800db4e:	4b1f      	ldr	r3, [pc, #124]	@ (800dbcc <HAL_RCC_OscConfig+0x4b8>)
 800db50:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800db54:	4a1d      	ldr	r2, [pc, #116]	@ (800dbcc <HAL_RCC_OscConfig+0x4b8>)
 800db56:	f023 0301 	bic.w	r3, r3, #1
 800db5a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800db5e:	f7fd fa59 	bl	800b014 <HAL_GetTick>
 800db62:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800db64:	e008      	b.n	800db78 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800db66:	f7fd fa55 	bl	800b014 <HAL_GetTick>
 800db6a:	4602      	mov	r2, r0
 800db6c:	693b      	ldr	r3, [r7, #16]
 800db6e:	1ad3      	subs	r3, r2, r3
 800db70:	2b02      	cmp	r3, #2
 800db72:	d901      	bls.n	800db78 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800db74:	2303      	movs	r3, #3
 800db76:	e0d5      	b.n	800dd24 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800db78:	4b14      	ldr	r3, [pc, #80]	@ (800dbcc <HAL_RCC_OscConfig+0x4b8>)
 800db7a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800db7e:	f003 0302 	and.w	r3, r3, #2
 800db82:	2b00      	cmp	r3, #0
 800db84:	d1ef      	bne.n	800db66 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	69db      	ldr	r3, [r3, #28]
 800db8a:	2b00      	cmp	r3, #0
 800db8c:	f000 80c9 	beq.w	800dd22 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800db90:	4b0e      	ldr	r3, [pc, #56]	@ (800dbcc <HAL_RCC_OscConfig+0x4b8>)
 800db92:	689b      	ldr	r3, [r3, #8]
 800db94:	f003 030c 	and.w	r3, r3, #12
 800db98:	2b0c      	cmp	r3, #12
 800db9a:	f000 8083 	beq.w	800dca4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	69db      	ldr	r3, [r3, #28]
 800dba2:	2b02      	cmp	r3, #2
 800dba4:	d15e      	bne.n	800dc64 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800dba6:	4b09      	ldr	r3, [pc, #36]	@ (800dbcc <HAL_RCC_OscConfig+0x4b8>)
 800dba8:	681b      	ldr	r3, [r3, #0]
 800dbaa:	4a08      	ldr	r2, [pc, #32]	@ (800dbcc <HAL_RCC_OscConfig+0x4b8>)
 800dbac:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800dbb0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dbb2:	f7fd fa2f 	bl	800b014 <HAL_GetTick>
 800dbb6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800dbb8:	e00c      	b.n	800dbd4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800dbba:	f7fd fa2b 	bl	800b014 <HAL_GetTick>
 800dbbe:	4602      	mov	r2, r0
 800dbc0:	693b      	ldr	r3, [r7, #16]
 800dbc2:	1ad3      	subs	r3, r2, r3
 800dbc4:	2b02      	cmp	r3, #2
 800dbc6:	d905      	bls.n	800dbd4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800dbc8:	2303      	movs	r3, #3
 800dbca:	e0ab      	b.n	800dd24 <HAL_RCC_OscConfig+0x610>
 800dbcc:	40021000 	.word	0x40021000
 800dbd0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800dbd4:	4b55      	ldr	r3, [pc, #340]	@ (800dd2c <HAL_RCC_OscConfig+0x618>)
 800dbd6:	681b      	ldr	r3, [r3, #0]
 800dbd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	d1ec      	bne.n	800dbba <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800dbe0:	4b52      	ldr	r3, [pc, #328]	@ (800dd2c <HAL_RCC_OscConfig+0x618>)
 800dbe2:	68da      	ldr	r2, [r3, #12]
 800dbe4:	4b52      	ldr	r3, [pc, #328]	@ (800dd30 <HAL_RCC_OscConfig+0x61c>)
 800dbe6:	4013      	ands	r3, r2
 800dbe8:	687a      	ldr	r2, [r7, #4]
 800dbea:	6a11      	ldr	r1, [r2, #32]
 800dbec:	687a      	ldr	r2, [r7, #4]
 800dbee:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800dbf0:	3a01      	subs	r2, #1
 800dbf2:	0112      	lsls	r2, r2, #4
 800dbf4:	4311      	orrs	r1, r2
 800dbf6:	687a      	ldr	r2, [r7, #4]
 800dbf8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800dbfa:	0212      	lsls	r2, r2, #8
 800dbfc:	4311      	orrs	r1, r2
 800dbfe:	687a      	ldr	r2, [r7, #4]
 800dc00:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800dc02:	0852      	lsrs	r2, r2, #1
 800dc04:	3a01      	subs	r2, #1
 800dc06:	0552      	lsls	r2, r2, #21
 800dc08:	4311      	orrs	r1, r2
 800dc0a:	687a      	ldr	r2, [r7, #4]
 800dc0c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800dc0e:	0852      	lsrs	r2, r2, #1
 800dc10:	3a01      	subs	r2, #1
 800dc12:	0652      	lsls	r2, r2, #25
 800dc14:	4311      	orrs	r1, r2
 800dc16:	687a      	ldr	r2, [r7, #4]
 800dc18:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800dc1a:	06d2      	lsls	r2, r2, #27
 800dc1c:	430a      	orrs	r2, r1
 800dc1e:	4943      	ldr	r1, [pc, #268]	@ (800dd2c <HAL_RCC_OscConfig+0x618>)
 800dc20:	4313      	orrs	r3, r2
 800dc22:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800dc24:	4b41      	ldr	r3, [pc, #260]	@ (800dd2c <HAL_RCC_OscConfig+0x618>)
 800dc26:	681b      	ldr	r3, [r3, #0]
 800dc28:	4a40      	ldr	r2, [pc, #256]	@ (800dd2c <HAL_RCC_OscConfig+0x618>)
 800dc2a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800dc2e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800dc30:	4b3e      	ldr	r3, [pc, #248]	@ (800dd2c <HAL_RCC_OscConfig+0x618>)
 800dc32:	68db      	ldr	r3, [r3, #12]
 800dc34:	4a3d      	ldr	r2, [pc, #244]	@ (800dd2c <HAL_RCC_OscConfig+0x618>)
 800dc36:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800dc3a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dc3c:	f7fd f9ea 	bl	800b014 <HAL_GetTick>
 800dc40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800dc42:	e008      	b.n	800dc56 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800dc44:	f7fd f9e6 	bl	800b014 <HAL_GetTick>
 800dc48:	4602      	mov	r2, r0
 800dc4a:	693b      	ldr	r3, [r7, #16]
 800dc4c:	1ad3      	subs	r3, r2, r3
 800dc4e:	2b02      	cmp	r3, #2
 800dc50:	d901      	bls.n	800dc56 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800dc52:	2303      	movs	r3, #3
 800dc54:	e066      	b.n	800dd24 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800dc56:	4b35      	ldr	r3, [pc, #212]	@ (800dd2c <HAL_RCC_OscConfig+0x618>)
 800dc58:	681b      	ldr	r3, [r3, #0]
 800dc5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dc5e:	2b00      	cmp	r3, #0
 800dc60:	d0f0      	beq.n	800dc44 <HAL_RCC_OscConfig+0x530>
 800dc62:	e05e      	b.n	800dd22 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800dc64:	4b31      	ldr	r3, [pc, #196]	@ (800dd2c <HAL_RCC_OscConfig+0x618>)
 800dc66:	681b      	ldr	r3, [r3, #0]
 800dc68:	4a30      	ldr	r2, [pc, #192]	@ (800dd2c <HAL_RCC_OscConfig+0x618>)
 800dc6a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800dc6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dc70:	f7fd f9d0 	bl	800b014 <HAL_GetTick>
 800dc74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800dc76:	e008      	b.n	800dc8a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800dc78:	f7fd f9cc 	bl	800b014 <HAL_GetTick>
 800dc7c:	4602      	mov	r2, r0
 800dc7e:	693b      	ldr	r3, [r7, #16]
 800dc80:	1ad3      	subs	r3, r2, r3
 800dc82:	2b02      	cmp	r3, #2
 800dc84:	d901      	bls.n	800dc8a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800dc86:	2303      	movs	r3, #3
 800dc88:	e04c      	b.n	800dd24 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800dc8a:	4b28      	ldr	r3, [pc, #160]	@ (800dd2c <HAL_RCC_OscConfig+0x618>)
 800dc8c:	681b      	ldr	r3, [r3, #0]
 800dc8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dc92:	2b00      	cmp	r3, #0
 800dc94:	d1f0      	bne.n	800dc78 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800dc96:	4b25      	ldr	r3, [pc, #148]	@ (800dd2c <HAL_RCC_OscConfig+0x618>)
 800dc98:	68da      	ldr	r2, [r3, #12]
 800dc9a:	4924      	ldr	r1, [pc, #144]	@ (800dd2c <HAL_RCC_OscConfig+0x618>)
 800dc9c:	4b25      	ldr	r3, [pc, #148]	@ (800dd34 <HAL_RCC_OscConfig+0x620>)
 800dc9e:	4013      	ands	r3, r2
 800dca0:	60cb      	str	r3, [r1, #12]
 800dca2:	e03e      	b.n	800dd22 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	69db      	ldr	r3, [r3, #28]
 800dca8:	2b01      	cmp	r3, #1
 800dcaa:	d101      	bne.n	800dcb0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800dcac:	2301      	movs	r3, #1
 800dcae:	e039      	b.n	800dd24 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800dcb0:	4b1e      	ldr	r3, [pc, #120]	@ (800dd2c <HAL_RCC_OscConfig+0x618>)
 800dcb2:	68db      	ldr	r3, [r3, #12]
 800dcb4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800dcb6:	697b      	ldr	r3, [r7, #20]
 800dcb8:	f003 0203 	and.w	r2, r3, #3
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	6a1b      	ldr	r3, [r3, #32]
 800dcc0:	429a      	cmp	r2, r3
 800dcc2:	d12c      	bne.n	800dd1e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800dcc4:	697b      	ldr	r3, [r7, #20]
 800dcc6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dcce:	3b01      	subs	r3, #1
 800dcd0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800dcd2:	429a      	cmp	r2, r3
 800dcd4:	d123      	bne.n	800dd1e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800dcd6:	697b      	ldr	r3, [r7, #20]
 800dcd8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dce0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800dce2:	429a      	cmp	r2, r3
 800dce4:	d11b      	bne.n	800dd1e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800dce6:	697b      	ldr	r3, [r7, #20]
 800dce8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dcf0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800dcf2:	429a      	cmp	r2, r3
 800dcf4:	d113      	bne.n	800dd1e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800dcf6:	697b      	ldr	r3, [r7, #20]
 800dcf8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dd00:	085b      	lsrs	r3, r3, #1
 800dd02:	3b01      	subs	r3, #1
 800dd04:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800dd06:	429a      	cmp	r2, r3
 800dd08:	d109      	bne.n	800dd1e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800dd0a:	697b      	ldr	r3, [r7, #20]
 800dd0c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dd14:	085b      	lsrs	r3, r3, #1
 800dd16:	3b01      	subs	r3, #1
 800dd18:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800dd1a:	429a      	cmp	r2, r3
 800dd1c:	d001      	beq.n	800dd22 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800dd1e:	2301      	movs	r3, #1
 800dd20:	e000      	b.n	800dd24 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800dd22:	2300      	movs	r3, #0
}
 800dd24:	4618      	mov	r0, r3
 800dd26:	3720      	adds	r7, #32
 800dd28:	46bd      	mov	sp, r7
 800dd2a:	bd80      	pop	{r7, pc}
 800dd2c:	40021000 	.word	0x40021000
 800dd30:	019f800c 	.word	0x019f800c
 800dd34:	feeefffc 	.word	0xfeeefffc

0800dd38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800dd38:	b580      	push	{r7, lr}
 800dd3a:	b086      	sub	sp, #24
 800dd3c:	af00      	add	r7, sp, #0
 800dd3e:	6078      	str	r0, [r7, #4]
 800dd40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800dd42:	2300      	movs	r3, #0
 800dd44:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800dd46:	687b      	ldr	r3, [r7, #4]
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	d101      	bne.n	800dd50 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800dd4c:	2301      	movs	r3, #1
 800dd4e:	e11e      	b.n	800df8e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800dd50:	4b91      	ldr	r3, [pc, #580]	@ (800df98 <HAL_RCC_ClockConfig+0x260>)
 800dd52:	681b      	ldr	r3, [r3, #0]
 800dd54:	f003 030f 	and.w	r3, r3, #15
 800dd58:	683a      	ldr	r2, [r7, #0]
 800dd5a:	429a      	cmp	r2, r3
 800dd5c:	d910      	bls.n	800dd80 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800dd5e:	4b8e      	ldr	r3, [pc, #568]	@ (800df98 <HAL_RCC_ClockConfig+0x260>)
 800dd60:	681b      	ldr	r3, [r3, #0]
 800dd62:	f023 020f 	bic.w	r2, r3, #15
 800dd66:	498c      	ldr	r1, [pc, #560]	@ (800df98 <HAL_RCC_ClockConfig+0x260>)
 800dd68:	683b      	ldr	r3, [r7, #0]
 800dd6a:	4313      	orrs	r3, r2
 800dd6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800dd6e:	4b8a      	ldr	r3, [pc, #552]	@ (800df98 <HAL_RCC_ClockConfig+0x260>)
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	f003 030f 	and.w	r3, r3, #15
 800dd76:	683a      	ldr	r2, [r7, #0]
 800dd78:	429a      	cmp	r2, r3
 800dd7a:	d001      	beq.n	800dd80 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800dd7c:	2301      	movs	r3, #1
 800dd7e:	e106      	b.n	800df8e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	681b      	ldr	r3, [r3, #0]
 800dd84:	f003 0301 	and.w	r3, r3, #1
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	d073      	beq.n	800de74 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	685b      	ldr	r3, [r3, #4]
 800dd90:	2b03      	cmp	r3, #3
 800dd92:	d129      	bne.n	800dde8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800dd94:	4b81      	ldr	r3, [pc, #516]	@ (800df9c <HAL_RCC_ClockConfig+0x264>)
 800dd96:	681b      	ldr	r3, [r3, #0]
 800dd98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	d101      	bne.n	800dda4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800dda0:	2301      	movs	r3, #1
 800dda2:	e0f4      	b.n	800df8e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800dda4:	f000 f99e 	bl	800e0e4 <RCC_GetSysClockFreqFromPLLSource>
 800dda8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800ddaa:	693b      	ldr	r3, [r7, #16]
 800ddac:	4a7c      	ldr	r2, [pc, #496]	@ (800dfa0 <HAL_RCC_ClockConfig+0x268>)
 800ddae:	4293      	cmp	r3, r2
 800ddb0:	d93f      	bls.n	800de32 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800ddb2:	4b7a      	ldr	r3, [pc, #488]	@ (800df9c <HAL_RCC_ClockConfig+0x264>)
 800ddb4:	689b      	ldr	r3, [r3, #8]
 800ddb6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	d009      	beq.n	800ddd2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	681b      	ldr	r3, [r3, #0]
 800ddc2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d033      	beq.n	800de32 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	d12f      	bne.n	800de32 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800ddd2:	4b72      	ldr	r3, [pc, #456]	@ (800df9c <HAL_RCC_ClockConfig+0x264>)
 800ddd4:	689b      	ldr	r3, [r3, #8]
 800ddd6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ddda:	4a70      	ldr	r2, [pc, #448]	@ (800df9c <HAL_RCC_ClockConfig+0x264>)
 800dddc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dde0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800dde2:	2380      	movs	r3, #128	@ 0x80
 800dde4:	617b      	str	r3, [r7, #20]
 800dde6:	e024      	b.n	800de32 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	685b      	ldr	r3, [r3, #4]
 800ddec:	2b02      	cmp	r3, #2
 800ddee:	d107      	bne.n	800de00 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ddf0:	4b6a      	ldr	r3, [pc, #424]	@ (800df9c <HAL_RCC_ClockConfig+0x264>)
 800ddf2:	681b      	ldr	r3, [r3, #0]
 800ddf4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ddf8:	2b00      	cmp	r3, #0
 800ddfa:	d109      	bne.n	800de10 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800ddfc:	2301      	movs	r3, #1
 800ddfe:	e0c6      	b.n	800df8e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800de00:	4b66      	ldr	r3, [pc, #408]	@ (800df9c <HAL_RCC_ClockConfig+0x264>)
 800de02:	681b      	ldr	r3, [r3, #0]
 800de04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800de08:	2b00      	cmp	r3, #0
 800de0a:	d101      	bne.n	800de10 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800de0c:	2301      	movs	r3, #1
 800de0e:	e0be      	b.n	800df8e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800de10:	f000 f8ce 	bl	800dfb0 <HAL_RCC_GetSysClockFreq>
 800de14:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800de16:	693b      	ldr	r3, [r7, #16]
 800de18:	4a61      	ldr	r2, [pc, #388]	@ (800dfa0 <HAL_RCC_ClockConfig+0x268>)
 800de1a:	4293      	cmp	r3, r2
 800de1c:	d909      	bls.n	800de32 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800de1e:	4b5f      	ldr	r3, [pc, #380]	@ (800df9c <HAL_RCC_ClockConfig+0x264>)
 800de20:	689b      	ldr	r3, [r3, #8]
 800de22:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800de26:	4a5d      	ldr	r2, [pc, #372]	@ (800df9c <HAL_RCC_ClockConfig+0x264>)
 800de28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800de2c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800de2e:	2380      	movs	r3, #128	@ 0x80
 800de30:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800de32:	4b5a      	ldr	r3, [pc, #360]	@ (800df9c <HAL_RCC_ClockConfig+0x264>)
 800de34:	689b      	ldr	r3, [r3, #8]
 800de36:	f023 0203 	bic.w	r2, r3, #3
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	685b      	ldr	r3, [r3, #4]
 800de3e:	4957      	ldr	r1, [pc, #348]	@ (800df9c <HAL_RCC_ClockConfig+0x264>)
 800de40:	4313      	orrs	r3, r2
 800de42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800de44:	f7fd f8e6 	bl	800b014 <HAL_GetTick>
 800de48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800de4a:	e00a      	b.n	800de62 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800de4c:	f7fd f8e2 	bl	800b014 <HAL_GetTick>
 800de50:	4602      	mov	r2, r0
 800de52:	68fb      	ldr	r3, [r7, #12]
 800de54:	1ad3      	subs	r3, r2, r3
 800de56:	f241 3288 	movw	r2, #5000	@ 0x1388
 800de5a:	4293      	cmp	r3, r2
 800de5c:	d901      	bls.n	800de62 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800de5e:	2303      	movs	r3, #3
 800de60:	e095      	b.n	800df8e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800de62:	4b4e      	ldr	r3, [pc, #312]	@ (800df9c <HAL_RCC_ClockConfig+0x264>)
 800de64:	689b      	ldr	r3, [r3, #8]
 800de66:	f003 020c 	and.w	r2, r3, #12
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	685b      	ldr	r3, [r3, #4]
 800de6e:	009b      	lsls	r3, r3, #2
 800de70:	429a      	cmp	r2, r3
 800de72:	d1eb      	bne.n	800de4c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	681b      	ldr	r3, [r3, #0]
 800de78:	f003 0302 	and.w	r3, r3, #2
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	d023      	beq.n	800dec8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	681b      	ldr	r3, [r3, #0]
 800de84:	f003 0304 	and.w	r3, r3, #4
 800de88:	2b00      	cmp	r3, #0
 800de8a:	d005      	beq.n	800de98 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800de8c:	4b43      	ldr	r3, [pc, #268]	@ (800df9c <HAL_RCC_ClockConfig+0x264>)
 800de8e:	689b      	ldr	r3, [r3, #8]
 800de90:	4a42      	ldr	r2, [pc, #264]	@ (800df9c <HAL_RCC_ClockConfig+0x264>)
 800de92:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800de96:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	681b      	ldr	r3, [r3, #0]
 800de9c:	f003 0308 	and.w	r3, r3, #8
 800dea0:	2b00      	cmp	r3, #0
 800dea2:	d007      	beq.n	800deb4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800dea4:	4b3d      	ldr	r3, [pc, #244]	@ (800df9c <HAL_RCC_ClockConfig+0x264>)
 800dea6:	689b      	ldr	r3, [r3, #8]
 800dea8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800deac:	4a3b      	ldr	r2, [pc, #236]	@ (800df9c <HAL_RCC_ClockConfig+0x264>)
 800deae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800deb2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800deb4:	4b39      	ldr	r3, [pc, #228]	@ (800df9c <HAL_RCC_ClockConfig+0x264>)
 800deb6:	689b      	ldr	r3, [r3, #8]
 800deb8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	689b      	ldr	r3, [r3, #8]
 800dec0:	4936      	ldr	r1, [pc, #216]	@ (800df9c <HAL_RCC_ClockConfig+0x264>)
 800dec2:	4313      	orrs	r3, r2
 800dec4:	608b      	str	r3, [r1, #8]
 800dec6:	e008      	b.n	800deda <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800dec8:	697b      	ldr	r3, [r7, #20]
 800deca:	2b80      	cmp	r3, #128	@ 0x80
 800decc:	d105      	bne.n	800deda <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800dece:	4b33      	ldr	r3, [pc, #204]	@ (800df9c <HAL_RCC_ClockConfig+0x264>)
 800ded0:	689b      	ldr	r3, [r3, #8]
 800ded2:	4a32      	ldr	r2, [pc, #200]	@ (800df9c <HAL_RCC_ClockConfig+0x264>)
 800ded4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ded8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800deda:	4b2f      	ldr	r3, [pc, #188]	@ (800df98 <HAL_RCC_ClockConfig+0x260>)
 800dedc:	681b      	ldr	r3, [r3, #0]
 800dede:	f003 030f 	and.w	r3, r3, #15
 800dee2:	683a      	ldr	r2, [r7, #0]
 800dee4:	429a      	cmp	r2, r3
 800dee6:	d21d      	bcs.n	800df24 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800dee8:	4b2b      	ldr	r3, [pc, #172]	@ (800df98 <HAL_RCC_ClockConfig+0x260>)
 800deea:	681b      	ldr	r3, [r3, #0]
 800deec:	f023 020f 	bic.w	r2, r3, #15
 800def0:	4929      	ldr	r1, [pc, #164]	@ (800df98 <HAL_RCC_ClockConfig+0x260>)
 800def2:	683b      	ldr	r3, [r7, #0]
 800def4:	4313      	orrs	r3, r2
 800def6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800def8:	f7fd f88c 	bl	800b014 <HAL_GetTick>
 800defc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800defe:	e00a      	b.n	800df16 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800df00:	f7fd f888 	bl	800b014 <HAL_GetTick>
 800df04:	4602      	mov	r2, r0
 800df06:	68fb      	ldr	r3, [r7, #12]
 800df08:	1ad3      	subs	r3, r2, r3
 800df0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800df0e:	4293      	cmp	r3, r2
 800df10:	d901      	bls.n	800df16 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800df12:	2303      	movs	r3, #3
 800df14:	e03b      	b.n	800df8e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800df16:	4b20      	ldr	r3, [pc, #128]	@ (800df98 <HAL_RCC_ClockConfig+0x260>)
 800df18:	681b      	ldr	r3, [r3, #0]
 800df1a:	f003 030f 	and.w	r3, r3, #15
 800df1e:	683a      	ldr	r2, [r7, #0]
 800df20:	429a      	cmp	r2, r3
 800df22:	d1ed      	bne.n	800df00 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	681b      	ldr	r3, [r3, #0]
 800df28:	f003 0304 	and.w	r3, r3, #4
 800df2c:	2b00      	cmp	r3, #0
 800df2e:	d008      	beq.n	800df42 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800df30:	4b1a      	ldr	r3, [pc, #104]	@ (800df9c <HAL_RCC_ClockConfig+0x264>)
 800df32:	689b      	ldr	r3, [r3, #8]
 800df34:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	68db      	ldr	r3, [r3, #12]
 800df3c:	4917      	ldr	r1, [pc, #92]	@ (800df9c <HAL_RCC_ClockConfig+0x264>)
 800df3e:	4313      	orrs	r3, r2
 800df40:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	681b      	ldr	r3, [r3, #0]
 800df46:	f003 0308 	and.w	r3, r3, #8
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	d009      	beq.n	800df62 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800df4e:	4b13      	ldr	r3, [pc, #76]	@ (800df9c <HAL_RCC_ClockConfig+0x264>)
 800df50:	689b      	ldr	r3, [r3, #8]
 800df52:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	691b      	ldr	r3, [r3, #16]
 800df5a:	00db      	lsls	r3, r3, #3
 800df5c:	490f      	ldr	r1, [pc, #60]	@ (800df9c <HAL_RCC_ClockConfig+0x264>)
 800df5e:	4313      	orrs	r3, r2
 800df60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800df62:	f000 f825 	bl	800dfb0 <HAL_RCC_GetSysClockFreq>
 800df66:	4602      	mov	r2, r0
 800df68:	4b0c      	ldr	r3, [pc, #48]	@ (800df9c <HAL_RCC_ClockConfig+0x264>)
 800df6a:	689b      	ldr	r3, [r3, #8]
 800df6c:	091b      	lsrs	r3, r3, #4
 800df6e:	f003 030f 	and.w	r3, r3, #15
 800df72:	490c      	ldr	r1, [pc, #48]	@ (800dfa4 <HAL_RCC_ClockConfig+0x26c>)
 800df74:	5ccb      	ldrb	r3, [r1, r3]
 800df76:	f003 031f 	and.w	r3, r3, #31
 800df7a:	fa22 f303 	lsr.w	r3, r2, r3
 800df7e:	4a0a      	ldr	r2, [pc, #40]	@ (800dfa8 <HAL_RCC_ClockConfig+0x270>)
 800df80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800df82:	4b0a      	ldr	r3, [pc, #40]	@ (800dfac <HAL_RCC_ClockConfig+0x274>)
 800df84:	681b      	ldr	r3, [r3, #0]
 800df86:	4618      	mov	r0, r3
 800df88:	f7fc fff8 	bl	800af7c <HAL_InitTick>
 800df8c:	4603      	mov	r3, r0
}
 800df8e:	4618      	mov	r0, r3
 800df90:	3718      	adds	r7, #24
 800df92:	46bd      	mov	sp, r7
 800df94:	bd80      	pop	{r7, pc}
 800df96:	bf00      	nop
 800df98:	40022000 	.word	0x40022000
 800df9c:	40021000 	.word	0x40021000
 800dfa0:	04c4b400 	.word	0x04c4b400
 800dfa4:	08015080 	.word	0x08015080
 800dfa8:	200005bc 	.word	0x200005bc
 800dfac:	200005c0 	.word	0x200005c0

0800dfb0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800dfb0:	b480      	push	{r7}
 800dfb2:	b087      	sub	sp, #28
 800dfb4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800dfb6:	4b2c      	ldr	r3, [pc, #176]	@ (800e068 <HAL_RCC_GetSysClockFreq+0xb8>)
 800dfb8:	689b      	ldr	r3, [r3, #8]
 800dfba:	f003 030c 	and.w	r3, r3, #12
 800dfbe:	2b04      	cmp	r3, #4
 800dfc0:	d102      	bne.n	800dfc8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800dfc2:	4b2a      	ldr	r3, [pc, #168]	@ (800e06c <HAL_RCC_GetSysClockFreq+0xbc>)
 800dfc4:	613b      	str	r3, [r7, #16]
 800dfc6:	e047      	b.n	800e058 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800dfc8:	4b27      	ldr	r3, [pc, #156]	@ (800e068 <HAL_RCC_GetSysClockFreq+0xb8>)
 800dfca:	689b      	ldr	r3, [r3, #8]
 800dfcc:	f003 030c 	and.w	r3, r3, #12
 800dfd0:	2b08      	cmp	r3, #8
 800dfd2:	d102      	bne.n	800dfda <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800dfd4:	4b26      	ldr	r3, [pc, #152]	@ (800e070 <HAL_RCC_GetSysClockFreq+0xc0>)
 800dfd6:	613b      	str	r3, [r7, #16]
 800dfd8:	e03e      	b.n	800e058 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800dfda:	4b23      	ldr	r3, [pc, #140]	@ (800e068 <HAL_RCC_GetSysClockFreq+0xb8>)
 800dfdc:	689b      	ldr	r3, [r3, #8]
 800dfde:	f003 030c 	and.w	r3, r3, #12
 800dfe2:	2b0c      	cmp	r3, #12
 800dfe4:	d136      	bne.n	800e054 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800dfe6:	4b20      	ldr	r3, [pc, #128]	@ (800e068 <HAL_RCC_GetSysClockFreq+0xb8>)
 800dfe8:	68db      	ldr	r3, [r3, #12]
 800dfea:	f003 0303 	and.w	r3, r3, #3
 800dfee:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800dff0:	4b1d      	ldr	r3, [pc, #116]	@ (800e068 <HAL_RCC_GetSysClockFreq+0xb8>)
 800dff2:	68db      	ldr	r3, [r3, #12]
 800dff4:	091b      	lsrs	r3, r3, #4
 800dff6:	f003 030f 	and.w	r3, r3, #15
 800dffa:	3301      	adds	r3, #1
 800dffc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800dffe:	68fb      	ldr	r3, [r7, #12]
 800e000:	2b03      	cmp	r3, #3
 800e002:	d10c      	bne.n	800e01e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e004:	4a1a      	ldr	r2, [pc, #104]	@ (800e070 <HAL_RCC_GetSysClockFreq+0xc0>)
 800e006:	68bb      	ldr	r3, [r7, #8]
 800e008:	fbb2 f3f3 	udiv	r3, r2, r3
 800e00c:	4a16      	ldr	r2, [pc, #88]	@ (800e068 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e00e:	68d2      	ldr	r2, [r2, #12]
 800e010:	0a12      	lsrs	r2, r2, #8
 800e012:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e016:	fb02 f303 	mul.w	r3, r2, r3
 800e01a:	617b      	str	r3, [r7, #20]
      break;
 800e01c:	e00c      	b.n	800e038 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e01e:	4a13      	ldr	r2, [pc, #76]	@ (800e06c <HAL_RCC_GetSysClockFreq+0xbc>)
 800e020:	68bb      	ldr	r3, [r7, #8]
 800e022:	fbb2 f3f3 	udiv	r3, r2, r3
 800e026:	4a10      	ldr	r2, [pc, #64]	@ (800e068 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e028:	68d2      	ldr	r2, [r2, #12]
 800e02a:	0a12      	lsrs	r2, r2, #8
 800e02c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e030:	fb02 f303 	mul.w	r3, r2, r3
 800e034:	617b      	str	r3, [r7, #20]
      break;
 800e036:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800e038:	4b0b      	ldr	r3, [pc, #44]	@ (800e068 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e03a:	68db      	ldr	r3, [r3, #12]
 800e03c:	0e5b      	lsrs	r3, r3, #25
 800e03e:	f003 0303 	and.w	r3, r3, #3
 800e042:	3301      	adds	r3, #1
 800e044:	005b      	lsls	r3, r3, #1
 800e046:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800e048:	697a      	ldr	r2, [r7, #20]
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	fbb2 f3f3 	udiv	r3, r2, r3
 800e050:	613b      	str	r3, [r7, #16]
 800e052:	e001      	b.n	800e058 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800e054:	2300      	movs	r3, #0
 800e056:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800e058:	693b      	ldr	r3, [r7, #16]
}
 800e05a:	4618      	mov	r0, r3
 800e05c:	371c      	adds	r7, #28
 800e05e:	46bd      	mov	sp, r7
 800e060:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e064:	4770      	bx	lr
 800e066:	bf00      	nop
 800e068:	40021000 	.word	0x40021000
 800e06c:	00f42400 	.word	0x00f42400
 800e070:	016e3600 	.word	0x016e3600

0800e074 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800e074:	b480      	push	{r7}
 800e076:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800e078:	4b03      	ldr	r3, [pc, #12]	@ (800e088 <HAL_RCC_GetHCLKFreq+0x14>)
 800e07a:	681b      	ldr	r3, [r3, #0]
}
 800e07c:	4618      	mov	r0, r3
 800e07e:	46bd      	mov	sp, r7
 800e080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e084:	4770      	bx	lr
 800e086:	bf00      	nop
 800e088:	200005bc 	.word	0x200005bc

0800e08c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800e08c:	b580      	push	{r7, lr}
 800e08e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800e090:	f7ff fff0 	bl	800e074 <HAL_RCC_GetHCLKFreq>
 800e094:	4602      	mov	r2, r0
 800e096:	4b06      	ldr	r3, [pc, #24]	@ (800e0b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800e098:	689b      	ldr	r3, [r3, #8]
 800e09a:	0a1b      	lsrs	r3, r3, #8
 800e09c:	f003 0307 	and.w	r3, r3, #7
 800e0a0:	4904      	ldr	r1, [pc, #16]	@ (800e0b4 <HAL_RCC_GetPCLK1Freq+0x28>)
 800e0a2:	5ccb      	ldrb	r3, [r1, r3]
 800e0a4:	f003 031f 	and.w	r3, r3, #31
 800e0a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 800e0ac:	4618      	mov	r0, r3
 800e0ae:	bd80      	pop	{r7, pc}
 800e0b0:	40021000 	.word	0x40021000
 800e0b4:	08015090 	.word	0x08015090

0800e0b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800e0b8:	b580      	push	{r7, lr}
 800e0ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800e0bc:	f7ff ffda 	bl	800e074 <HAL_RCC_GetHCLKFreq>
 800e0c0:	4602      	mov	r2, r0
 800e0c2:	4b06      	ldr	r3, [pc, #24]	@ (800e0dc <HAL_RCC_GetPCLK2Freq+0x24>)
 800e0c4:	689b      	ldr	r3, [r3, #8]
 800e0c6:	0adb      	lsrs	r3, r3, #11
 800e0c8:	f003 0307 	and.w	r3, r3, #7
 800e0cc:	4904      	ldr	r1, [pc, #16]	@ (800e0e0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800e0ce:	5ccb      	ldrb	r3, [r1, r3]
 800e0d0:	f003 031f 	and.w	r3, r3, #31
 800e0d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800e0d8:	4618      	mov	r0, r3
 800e0da:	bd80      	pop	{r7, pc}
 800e0dc:	40021000 	.word	0x40021000
 800e0e0:	08015090 	.word	0x08015090

0800e0e4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800e0e4:	b480      	push	{r7}
 800e0e6:	b087      	sub	sp, #28
 800e0e8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800e0ea:	4b1e      	ldr	r3, [pc, #120]	@ (800e164 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e0ec:	68db      	ldr	r3, [r3, #12]
 800e0ee:	f003 0303 	and.w	r3, r3, #3
 800e0f2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800e0f4:	4b1b      	ldr	r3, [pc, #108]	@ (800e164 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e0f6:	68db      	ldr	r3, [r3, #12]
 800e0f8:	091b      	lsrs	r3, r3, #4
 800e0fa:	f003 030f 	and.w	r3, r3, #15
 800e0fe:	3301      	adds	r3, #1
 800e100:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800e102:	693b      	ldr	r3, [r7, #16]
 800e104:	2b03      	cmp	r3, #3
 800e106:	d10c      	bne.n	800e122 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e108:	4a17      	ldr	r2, [pc, #92]	@ (800e168 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800e10a:	68fb      	ldr	r3, [r7, #12]
 800e10c:	fbb2 f3f3 	udiv	r3, r2, r3
 800e110:	4a14      	ldr	r2, [pc, #80]	@ (800e164 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e112:	68d2      	ldr	r2, [r2, #12]
 800e114:	0a12      	lsrs	r2, r2, #8
 800e116:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e11a:	fb02 f303 	mul.w	r3, r2, r3
 800e11e:	617b      	str	r3, [r7, #20]
    break;
 800e120:	e00c      	b.n	800e13c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e122:	4a12      	ldr	r2, [pc, #72]	@ (800e16c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800e124:	68fb      	ldr	r3, [r7, #12]
 800e126:	fbb2 f3f3 	udiv	r3, r2, r3
 800e12a:	4a0e      	ldr	r2, [pc, #56]	@ (800e164 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e12c:	68d2      	ldr	r2, [r2, #12]
 800e12e:	0a12      	lsrs	r2, r2, #8
 800e130:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e134:	fb02 f303 	mul.w	r3, r2, r3
 800e138:	617b      	str	r3, [r7, #20]
    break;
 800e13a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800e13c:	4b09      	ldr	r3, [pc, #36]	@ (800e164 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e13e:	68db      	ldr	r3, [r3, #12]
 800e140:	0e5b      	lsrs	r3, r3, #25
 800e142:	f003 0303 	and.w	r3, r3, #3
 800e146:	3301      	adds	r3, #1
 800e148:	005b      	lsls	r3, r3, #1
 800e14a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800e14c:	697a      	ldr	r2, [r7, #20]
 800e14e:	68bb      	ldr	r3, [r7, #8]
 800e150:	fbb2 f3f3 	udiv	r3, r2, r3
 800e154:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800e156:	687b      	ldr	r3, [r7, #4]
}
 800e158:	4618      	mov	r0, r3
 800e15a:	371c      	adds	r7, #28
 800e15c:	46bd      	mov	sp, r7
 800e15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e162:	4770      	bx	lr
 800e164:	40021000 	.word	0x40021000
 800e168:	016e3600 	.word	0x016e3600
 800e16c:	00f42400 	.word	0x00f42400

0800e170 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800e170:	b580      	push	{r7, lr}
 800e172:	b086      	sub	sp, #24
 800e174:	af00      	add	r7, sp, #0
 800e176:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800e178:	2300      	movs	r3, #0
 800e17a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800e17c:	2300      	movs	r3, #0
 800e17e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	681b      	ldr	r3, [r3, #0]
 800e184:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800e188:	2b00      	cmp	r3, #0
 800e18a:	f000 8098 	beq.w	800e2be <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800e18e:	2300      	movs	r3, #0
 800e190:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800e192:	4b43      	ldr	r3, [pc, #268]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e194:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e196:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	d10d      	bne.n	800e1ba <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800e19e:	4b40      	ldr	r3, [pc, #256]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e1a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e1a2:	4a3f      	ldr	r2, [pc, #252]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e1a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e1a8:	6593      	str	r3, [r2, #88]	@ 0x58
 800e1aa:	4b3d      	ldr	r3, [pc, #244]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e1ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e1ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e1b2:	60bb      	str	r3, [r7, #8]
 800e1b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800e1b6:	2301      	movs	r3, #1
 800e1b8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800e1ba:	4b3a      	ldr	r3, [pc, #232]	@ (800e2a4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800e1bc:	681b      	ldr	r3, [r3, #0]
 800e1be:	4a39      	ldr	r2, [pc, #228]	@ (800e2a4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800e1c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e1c4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800e1c6:	f7fc ff25 	bl	800b014 <HAL_GetTick>
 800e1ca:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e1cc:	e009      	b.n	800e1e2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e1ce:	f7fc ff21 	bl	800b014 <HAL_GetTick>
 800e1d2:	4602      	mov	r2, r0
 800e1d4:	68fb      	ldr	r3, [r7, #12]
 800e1d6:	1ad3      	subs	r3, r2, r3
 800e1d8:	2b02      	cmp	r3, #2
 800e1da:	d902      	bls.n	800e1e2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800e1dc:	2303      	movs	r3, #3
 800e1de:	74fb      	strb	r3, [r7, #19]
        break;
 800e1e0:	e005      	b.n	800e1ee <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e1e2:	4b30      	ldr	r3, [pc, #192]	@ (800e2a4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800e1e4:	681b      	ldr	r3, [r3, #0]
 800e1e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e1ea:	2b00      	cmp	r3, #0
 800e1ec:	d0ef      	beq.n	800e1ce <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800e1ee:	7cfb      	ldrb	r3, [r7, #19]
 800e1f0:	2b00      	cmp	r3, #0
 800e1f2:	d159      	bne.n	800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800e1f4:	4b2a      	ldr	r3, [pc, #168]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e1f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e1fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e1fe:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800e200:	697b      	ldr	r3, [r7, #20]
 800e202:	2b00      	cmp	r3, #0
 800e204:	d01e      	beq.n	800e244 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e20a:	697a      	ldr	r2, [r7, #20]
 800e20c:	429a      	cmp	r2, r3
 800e20e:	d019      	beq.n	800e244 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800e210:	4b23      	ldr	r3, [pc, #140]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e212:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e216:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e21a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800e21c:	4b20      	ldr	r3, [pc, #128]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e21e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e222:	4a1f      	ldr	r2, [pc, #124]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e224:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e228:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800e22c:	4b1c      	ldr	r3, [pc, #112]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e22e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e232:	4a1b      	ldr	r2, [pc, #108]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e234:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e238:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800e23c:	4a18      	ldr	r2, [pc, #96]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e23e:	697b      	ldr	r3, [r7, #20]
 800e240:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800e244:	697b      	ldr	r3, [r7, #20]
 800e246:	f003 0301 	and.w	r3, r3, #1
 800e24a:	2b00      	cmp	r3, #0
 800e24c:	d016      	beq.n	800e27c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e24e:	f7fc fee1 	bl	800b014 <HAL_GetTick>
 800e252:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e254:	e00b      	b.n	800e26e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e256:	f7fc fedd 	bl	800b014 <HAL_GetTick>
 800e25a:	4602      	mov	r2, r0
 800e25c:	68fb      	ldr	r3, [r7, #12]
 800e25e:	1ad3      	subs	r3, r2, r3
 800e260:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e264:	4293      	cmp	r3, r2
 800e266:	d902      	bls.n	800e26e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800e268:	2303      	movs	r3, #3
 800e26a:	74fb      	strb	r3, [r7, #19]
            break;
 800e26c:	e006      	b.n	800e27c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e26e:	4b0c      	ldr	r3, [pc, #48]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e270:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e274:	f003 0302 	and.w	r3, r3, #2
 800e278:	2b00      	cmp	r3, #0
 800e27a:	d0ec      	beq.n	800e256 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800e27c:	7cfb      	ldrb	r3, [r7, #19]
 800e27e:	2b00      	cmp	r3, #0
 800e280:	d10b      	bne.n	800e29a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800e282:	4b07      	ldr	r3, [pc, #28]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e284:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e288:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e290:	4903      	ldr	r1, [pc, #12]	@ (800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e292:	4313      	orrs	r3, r2
 800e294:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800e298:	e008      	b.n	800e2ac <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800e29a:	7cfb      	ldrb	r3, [r7, #19]
 800e29c:	74bb      	strb	r3, [r7, #18]
 800e29e:	e005      	b.n	800e2ac <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800e2a0:	40021000 	.word	0x40021000
 800e2a4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e2a8:	7cfb      	ldrb	r3, [r7, #19]
 800e2aa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800e2ac:	7c7b      	ldrb	r3, [r7, #17]
 800e2ae:	2b01      	cmp	r3, #1
 800e2b0:	d105      	bne.n	800e2be <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800e2b2:	4ba7      	ldr	r3, [pc, #668]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e2b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e2b6:	4aa6      	ldr	r2, [pc, #664]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e2b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e2bc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	681b      	ldr	r3, [r3, #0]
 800e2c2:	f003 0301 	and.w	r3, r3, #1
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	d00a      	beq.n	800e2e0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800e2ca:	4ba1      	ldr	r3, [pc, #644]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e2cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e2d0:	f023 0203 	bic.w	r2, r3, #3
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	685b      	ldr	r3, [r3, #4]
 800e2d8:	499d      	ldr	r1, [pc, #628]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e2da:	4313      	orrs	r3, r2
 800e2dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	681b      	ldr	r3, [r3, #0]
 800e2e4:	f003 0302 	and.w	r3, r3, #2
 800e2e8:	2b00      	cmp	r3, #0
 800e2ea:	d00a      	beq.n	800e302 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800e2ec:	4b98      	ldr	r3, [pc, #608]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e2ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e2f2:	f023 020c 	bic.w	r2, r3, #12
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	689b      	ldr	r3, [r3, #8]
 800e2fa:	4995      	ldr	r1, [pc, #596]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e2fc:	4313      	orrs	r3, r2
 800e2fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	681b      	ldr	r3, [r3, #0]
 800e306:	f003 0304 	and.w	r3, r3, #4
 800e30a:	2b00      	cmp	r3, #0
 800e30c:	d00a      	beq.n	800e324 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800e30e:	4b90      	ldr	r3, [pc, #576]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e310:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e314:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800e318:	687b      	ldr	r3, [r7, #4]
 800e31a:	68db      	ldr	r3, [r3, #12]
 800e31c:	498c      	ldr	r1, [pc, #560]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e31e:	4313      	orrs	r3, r2
 800e320:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	681b      	ldr	r3, [r3, #0]
 800e328:	f003 0308 	and.w	r3, r3, #8
 800e32c:	2b00      	cmp	r3, #0
 800e32e:	d00a      	beq.n	800e346 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800e330:	4b87      	ldr	r3, [pc, #540]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e332:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e336:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	691b      	ldr	r3, [r3, #16]
 800e33e:	4984      	ldr	r1, [pc, #528]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e340:	4313      	orrs	r3, r2
 800e342:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800e346:	687b      	ldr	r3, [r7, #4]
 800e348:	681b      	ldr	r3, [r3, #0]
 800e34a:	f003 0310 	and.w	r3, r3, #16
 800e34e:	2b00      	cmp	r3, #0
 800e350:	d00a      	beq.n	800e368 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800e352:	4b7f      	ldr	r3, [pc, #508]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e354:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e358:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	695b      	ldr	r3, [r3, #20]
 800e360:	497b      	ldr	r1, [pc, #492]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e362:	4313      	orrs	r3, r2
 800e364:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800e368:	687b      	ldr	r3, [r7, #4]
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	f003 0320 	and.w	r3, r3, #32
 800e370:	2b00      	cmp	r3, #0
 800e372:	d00a      	beq.n	800e38a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800e374:	4b76      	ldr	r3, [pc, #472]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e376:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e37a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	699b      	ldr	r3, [r3, #24]
 800e382:	4973      	ldr	r1, [pc, #460]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e384:	4313      	orrs	r3, r2
 800e386:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	681b      	ldr	r3, [r3, #0]
 800e38e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e392:	2b00      	cmp	r3, #0
 800e394:	d00a      	beq.n	800e3ac <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800e396:	4b6e      	ldr	r3, [pc, #440]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e398:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e39c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	69db      	ldr	r3, [r3, #28]
 800e3a4:	496a      	ldr	r1, [pc, #424]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e3a6:	4313      	orrs	r3, r2
 800e3a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	681b      	ldr	r3, [r3, #0]
 800e3b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e3b4:	2b00      	cmp	r3, #0
 800e3b6:	d00a      	beq.n	800e3ce <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800e3b8:	4b65      	ldr	r3, [pc, #404]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e3ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e3be:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	6a1b      	ldr	r3, [r3, #32]
 800e3c6:	4962      	ldr	r1, [pc, #392]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e3c8:	4313      	orrs	r3, r2
 800e3ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	681b      	ldr	r3, [r3, #0]
 800e3d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e3d6:	2b00      	cmp	r3, #0
 800e3d8:	d00a      	beq.n	800e3f0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800e3da:	4b5d      	ldr	r3, [pc, #372]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e3dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e3e0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e3e8:	4959      	ldr	r1, [pc, #356]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e3ea:	4313      	orrs	r3, r2
 800e3ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	681b      	ldr	r3, [r3, #0]
 800e3f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e3f8:	2b00      	cmp	r3, #0
 800e3fa:	d00a      	beq.n	800e412 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800e3fc:	4b54      	ldr	r3, [pc, #336]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e3fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800e402:	f023 0203 	bic.w	r2, r3, #3
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e40a:	4951      	ldr	r1, [pc, #324]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e40c:	4313      	orrs	r3, r2
 800e40e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	681b      	ldr	r3, [r3, #0]
 800e416:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e41a:	2b00      	cmp	r3, #0
 800e41c:	d00a      	beq.n	800e434 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800e41e:	4b4c      	ldr	r3, [pc, #304]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e420:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e424:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e42c:	4948      	ldr	r1, [pc, #288]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e42e:	4313      	orrs	r3, r2
 800e430:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	681b      	ldr	r3, [r3, #0]
 800e438:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e43c:	2b00      	cmp	r3, #0
 800e43e:	d015      	beq.n	800e46c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800e440:	4b43      	ldr	r3, [pc, #268]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e442:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e446:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e44e:	4940      	ldr	r1, [pc, #256]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e450:	4313      	orrs	r3, r2
 800e452:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e45a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e45e:	d105      	bne.n	800e46c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e460:	4b3b      	ldr	r3, [pc, #236]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e462:	68db      	ldr	r3, [r3, #12]
 800e464:	4a3a      	ldr	r2, [pc, #232]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e466:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e46a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	681b      	ldr	r3, [r3, #0]
 800e470:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e474:	2b00      	cmp	r3, #0
 800e476:	d015      	beq.n	800e4a4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800e478:	4b35      	ldr	r3, [pc, #212]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e47a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e47e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e486:	4932      	ldr	r1, [pc, #200]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e488:	4313      	orrs	r3, r2
 800e48a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e492:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e496:	d105      	bne.n	800e4a4 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e498:	4b2d      	ldr	r3, [pc, #180]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e49a:	68db      	ldr	r3, [r3, #12]
 800e49c:	4a2c      	ldr	r2, [pc, #176]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e49e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e4a2:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	681b      	ldr	r3, [r3, #0]
 800e4a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800e4ac:	2b00      	cmp	r3, #0
 800e4ae:	d015      	beq.n	800e4dc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800e4b0:	4b27      	ldr	r3, [pc, #156]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e4b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e4b6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e4be:	4924      	ldr	r1, [pc, #144]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e4c0:	4313      	orrs	r3, r2
 800e4c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e4ca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e4ce:	d105      	bne.n	800e4dc <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e4d0:	4b1f      	ldr	r3, [pc, #124]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e4d2:	68db      	ldr	r3, [r3, #12]
 800e4d4:	4a1e      	ldr	r2, [pc, #120]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e4d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e4da:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	681b      	ldr	r3, [r3, #0]
 800e4e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e4e4:	2b00      	cmp	r3, #0
 800e4e6:	d015      	beq.n	800e514 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800e4e8:	4b19      	ldr	r3, [pc, #100]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e4ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e4ee:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e4f6:	4916      	ldr	r1, [pc, #88]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e4f8:	4313      	orrs	r3, r2
 800e4fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e502:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e506:	d105      	bne.n	800e514 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e508:	4b11      	ldr	r3, [pc, #68]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e50a:	68db      	ldr	r3, [r3, #12]
 800e50c:	4a10      	ldr	r2, [pc, #64]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e50e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e512:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	681b      	ldr	r3, [r3, #0]
 800e518:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e51c:	2b00      	cmp	r3, #0
 800e51e:	d019      	beq.n	800e554 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800e520:	4b0b      	ldr	r3, [pc, #44]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e522:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e526:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e52e:	4908      	ldr	r1, [pc, #32]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e530:	4313      	orrs	r3, r2
 800e532:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800e536:	687b      	ldr	r3, [r7, #4]
 800e538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e53a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e53e:	d109      	bne.n	800e554 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e540:	4b03      	ldr	r3, [pc, #12]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e542:	68db      	ldr	r3, [r3, #12]
 800e544:	4a02      	ldr	r2, [pc, #8]	@ (800e550 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e546:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e54a:	60d3      	str	r3, [r2, #12]
 800e54c:	e002      	b.n	800e554 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800e54e:	bf00      	nop
 800e550:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	681b      	ldr	r3, [r3, #0]
 800e558:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	d015      	beq.n	800e58c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800e560:	4b29      	ldr	r3, [pc, #164]	@ (800e608 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e562:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e566:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e56e:	4926      	ldr	r1, [pc, #152]	@ (800e608 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e570:	4313      	orrs	r3, r2
 800e572:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800e576:	687b      	ldr	r3, [r7, #4]
 800e578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e57a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e57e:	d105      	bne.n	800e58c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800e580:	4b21      	ldr	r3, [pc, #132]	@ (800e608 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e582:	68db      	ldr	r3, [r3, #12]
 800e584:	4a20      	ldr	r2, [pc, #128]	@ (800e608 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e586:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e58a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	681b      	ldr	r3, [r3, #0]
 800e590:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e594:	2b00      	cmp	r3, #0
 800e596:	d015      	beq.n	800e5c4 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800e598:	4b1b      	ldr	r3, [pc, #108]	@ (800e608 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e59a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e59e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e5a6:	4918      	ldr	r1, [pc, #96]	@ (800e608 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e5a8:	4313      	orrs	r3, r2
 800e5aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e5b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e5b6:	d105      	bne.n	800e5c4 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800e5b8:	4b13      	ldr	r3, [pc, #76]	@ (800e608 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e5ba:	68db      	ldr	r3, [r3, #12]
 800e5bc:	4a12      	ldr	r2, [pc, #72]	@ (800e608 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e5be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e5c2:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	681b      	ldr	r3, [r3, #0]
 800e5c8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d015      	beq.n	800e5fc <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800e5d0:	4b0d      	ldr	r3, [pc, #52]	@ (800e608 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e5d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800e5d6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e5de:	490a      	ldr	r1, [pc, #40]	@ (800e608 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e5e0:	4313      	orrs	r3, r2
 800e5e2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800e5e6:	687b      	ldr	r3, [r7, #4]
 800e5e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e5ea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e5ee:	d105      	bne.n	800e5fc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e5f0:	4b05      	ldr	r3, [pc, #20]	@ (800e608 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e5f2:	68db      	ldr	r3, [r3, #12]
 800e5f4:	4a04      	ldr	r2, [pc, #16]	@ (800e608 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e5f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e5fa:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800e5fc:	7cbb      	ldrb	r3, [r7, #18]
}
 800e5fe:	4618      	mov	r0, r3
 800e600:	3718      	adds	r7, #24
 800e602:	46bd      	mov	sp, r7
 800e604:	bd80      	pop	{r7, pc}
 800e606:	bf00      	nop
 800e608:	40021000 	.word	0x40021000

0800e60c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800e60c:	b580      	push	{r7, lr}
 800e60e:	b082      	sub	sp, #8
 800e610:	af00      	add	r7, sp, #0
 800e612:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	2b00      	cmp	r3, #0
 800e618:	d101      	bne.n	800e61e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800e61a:	2301      	movs	r3, #1
 800e61c:	e054      	b.n	800e6c8 <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e624:	b2db      	uxtb	r3, r3
 800e626:	2b00      	cmp	r3, #0
 800e628:	d111      	bne.n	800e64e <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	2200      	movs	r2, #0
 800e62e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800e632:	6878      	ldr	r0, [r7, #4]
 800e634:	f001 fee2 	bl	80103fc <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	d102      	bne.n	800e646 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 800e640:	687b      	ldr	r3, [r7, #4]
 800e642:	4a23      	ldr	r2, [pc, #140]	@ (800e6d0 <HAL_TIM_Base_Init+0xc4>)
 800e644:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e64a:	6878      	ldr	r0, [r7, #4]
 800e64c:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	2202      	movs	r2, #2
 800e652:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	681a      	ldr	r2, [r3, #0]
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	3304      	adds	r3, #4
 800e65e:	4619      	mov	r1, r3
 800e660:	4610      	mov	r0, r2
 800e662:	f001 fa2b 	bl	800fabc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e666:	687b      	ldr	r3, [r7, #4]
 800e668:	2201      	movs	r2, #1
 800e66a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	2201      	movs	r2, #1
 800e672:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	2201      	movs	r2, #1
 800e67a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	2201      	movs	r2, #1
 800e682:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e686:	687b      	ldr	r3, [r7, #4]
 800e688:	2201      	movs	r2, #1
 800e68a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	2201      	movs	r2, #1
 800e692:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e696:	687b      	ldr	r3, [r7, #4]
 800e698:	2201      	movs	r2, #1
 800e69a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	2201      	movs	r2, #1
 800e6a2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	2201      	movs	r2, #1
 800e6aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e6ae:	687b      	ldr	r3, [r7, #4]
 800e6b0:	2201      	movs	r2, #1
 800e6b2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800e6b6:	687b      	ldr	r3, [r7, #4]
 800e6b8:	2201      	movs	r2, #1
 800e6ba:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e6be:	687b      	ldr	r3, [r7, #4]
 800e6c0:	2201      	movs	r2, #1
 800e6c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800e6c6:	2300      	movs	r3, #0
}
 800e6c8:	4618      	mov	r0, r3
 800e6ca:	3708      	adds	r7, #8
 800e6cc:	46bd      	mov	sp, r7
 800e6ce:	bd80      	pop	{r7, pc}
 800e6d0:	0800a83d 	.word	0x0800a83d

0800e6d4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800e6d4:	b480      	push	{r7}
 800e6d6:	b085      	sub	sp, #20
 800e6d8:	af00      	add	r7, sp, #0
 800e6da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e6e2:	b2db      	uxtb	r3, r3
 800e6e4:	2b01      	cmp	r3, #1
 800e6e6:	d001      	beq.n	800e6ec <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800e6e8:	2301      	movs	r3, #1
 800e6ea:	e04c      	b.n	800e786 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	2202      	movs	r2, #2
 800e6f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	681b      	ldr	r3, [r3, #0]
 800e6f8:	4a26      	ldr	r2, [pc, #152]	@ (800e794 <HAL_TIM_Base_Start+0xc0>)
 800e6fa:	4293      	cmp	r3, r2
 800e6fc:	d022      	beq.n	800e744 <HAL_TIM_Base_Start+0x70>
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	681b      	ldr	r3, [r3, #0]
 800e702:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e706:	d01d      	beq.n	800e744 <HAL_TIM_Base_Start+0x70>
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	681b      	ldr	r3, [r3, #0]
 800e70c:	4a22      	ldr	r2, [pc, #136]	@ (800e798 <HAL_TIM_Base_Start+0xc4>)
 800e70e:	4293      	cmp	r3, r2
 800e710:	d018      	beq.n	800e744 <HAL_TIM_Base_Start+0x70>
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	681b      	ldr	r3, [r3, #0]
 800e716:	4a21      	ldr	r2, [pc, #132]	@ (800e79c <HAL_TIM_Base_Start+0xc8>)
 800e718:	4293      	cmp	r3, r2
 800e71a:	d013      	beq.n	800e744 <HAL_TIM_Base_Start+0x70>
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	681b      	ldr	r3, [r3, #0]
 800e720:	4a1f      	ldr	r2, [pc, #124]	@ (800e7a0 <HAL_TIM_Base_Start+0xcc>)
 800e722:	4293      	cmp	r3, r2
 800e724:	d00e      	beq.n	800e744 <HAL_TIM_Base_Start+0x70>
 800e726:	687b      	ldr	r3, [r7, #4]
 800e728:	681b      	ldr	r3, [r3, #0]
 800e72a:	4a1e      	ldr	r2, [pc, #120]	@ (800e7a4 <HAL_TIM_Base_Start+0xd0>)
 800e72c:	4293      	cmp	r3, r2
 800e72e:	d009      	beq.n	800e744 <HAL_TIM_Base_Start+0x70>
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	681b      	ldr	r3, [r3, #0]
 800e734:	4a1c      	ldr	r2, [pc, #112]	@ (800e7a8 <HAL_TIM_Base_Start+0xd4>)
 800e736:	4293      	cmp	r3, r2
 800e738:	d004      	beq.n	800e744 <HAL_TIM_Base_Start+0x70>
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	681b      	ldr	r3, [r3, #0]
 800e73e:	4a1b      	ldr	r2, [pc, #108]	@ (800e7ac <HAL_TIM_Base_Start+0xd8>)
 800e740:	4293      	cmp	r3, r2
 800e742:	d115      	bne.n	800e770 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	681b      	ldr	r3, [r3, #0]
 800e748:	689a      	ldr	r2, [r3, #8]
 800e74a:	4b19      	ldr	r3, [pc, #100]	@ (800e7b0 <HAL_TIM_Base_Start+0xdc>)
 800e74c:	4013      	ands	r3, r2
 800e74e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e750:	68fb      	ldr	r3, [r7, #12]
 800e752:	2b06      	cmp	r3, #6
 800e754:	d015      	beq.n	800e782 <HAL_TIM_Base_Start+0xae>
 800e756:	68fb      	ldr	r3, [r7, #12]
 800e758:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e75c:	d011      	beq.n	800e782 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	681b      	ldr	r3, [r3, #0]
 800e762:	681a      	ldr	r2, [r3, #0]
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	681b      	ldr	r3, [r3, #0]
 800e768:	f042 0201 	orr.w	r2, r2, #1
 800e76c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e76e:	e008      	b.n	800e782 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	681b      	ldr	r3, [r3, #0]
 800e774:	681a      	ldr	r2, [r3, #0]
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	681b      	ldr	r3, [r3, #0]
 800e77a:	f042 0201 	orr.w	r2, r2, #1
 800e77e:	601a      	str	r2, [r3, #0]
 800e780:	e000      	b.n	800e784 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e782:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800e784:	2300      	movs	r3, #0
}
 800e786:	4618      	mov	r0, r3
 800e788:	3714      	adds	r7, #20
 800e78a:	46bd      	mov	sp, r7
 800e78c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e790:	4770      	bx	lr
 800e792:	bf00      	nop
 800e794:	40012c00 	.word	0x40012c00
 800e798:	40000400 	.word	0x40000400
 800e79c:	40000800 	.word	0x40000800
 800e7a0:	40000c00 	.word	0x40000c00
 800e7a4:	40013400 	.word	0x40013400
 800e7a8:	40014000 	.word	0x40014000
 800e7ac:	40015000 	.word	0x40015000
 800e7b0:	00010007 	.word	0x00010007

0800e7b4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800e7b4:	b480      	push	{r7}
 800e7b6:	b085      	sub	sp, #20
 800e7b8:	af00      	add	r7, sp, #0
 800e7ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e7c2:	b2db      	uxtb	r3, r3
 800e7c4:	2b01      	cmp	r3, #1
 800e7c6:	d001      	beq.n	800e7cc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800e7c8:	2301      	movs	r3, #1
 800e7ca:	e054      	b.n	800e876 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	2202      	movs	r2, #2
 800e7d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	681b      	ldr	r3, [r3, #0]
 800e7d8:	68da      	ldr	r2, [r3, #12]
 800e7da:	687b      	ldr	r3, [r7, #4]
 800e7dc:	681b      	ldr	r3, [r3, #0]
 800e7de:	f042 0201 	orr.w	r2, r2, #1
 800e7e2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	681b      	ldr	r3, [r3, #0]
 800e7e8:	4a26      	ldr	r2, [pc, #152]	@ (800e884 <HAL_TIM_Base_Start_IT+0xd0>)
 800e7ea:	4293      	cmp	r3, r2
 800e7ec:	d022      	beq.n	800e834 <HAL_TIM_Base_Start_IT+0x80>
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	681b      	ldr	r3, [r3, #0]
 800e7f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e7f6:	d01d      	beq.n	800e834 <HAL_TIM_Base_Start_IT+0x80>
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	681b      	ldr	r3, [r3, #0]
 800e7fc:	4a22      	ldr	r2, [pc, #136]	@ (800e888 <HAL_TIM_Base_Start_IT+0xd4>)
 800e7fe:	4293      	cmp	r3, r2
 800e800:	d018      	beq.n	800e834 <HAL_TIM_Base_Start_IT+0x80>
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	681b      	ldr	r3, [r3, #0]
 800e806:	4a21      	ldr	r2, [pc, #132]	@ (800e88c <HAL_TIM_Base_Start_IT+0xd8>)
 800e808:	4293      	cmp	r3, r2
 800e80a:	d013      	beq.n	800e834 <HAL_TIM_Base_Start_IT+0x80>
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	681b      	ldr	r3, [r3, #0]
 800e810:	4a1f      	ldr	r2, [pc, #124]	@ (800e890 <HAL_TIM_Base_Start_IT+0xdc>)
 800e812:	4293      	cmp	r3, r2
 800e814:	d00e      	beq.n	800e834 <HAL_TIM_Base_Start_IT+0x80>
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	681b      	ldr	r3, [r3, #0]
 800e81a:	4a1e      	ldr	r2, [pc, #120]	@ (800e894 <HAL_TIM_Base_Start_IT+0xe0>)
 800e81c:	4293      	cmp	r3, r2
 800e81e:	d009      	beq.n	800e834 <HAL_TIM_Base_Start_IT+0x80>
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	681b      	ldr	r3, [r3, #0]
 800e824:	4a1c      	ldr	r2, [pc, #112]	@ (800e898 <HAL_TIM_Base_Start_IT+0xe4>)
 800e826:	4293      	cmp	r3, r2
 800e828:	d004      	beq.n	800e834 <HAL_TIM_Base_Start_IT+0x80>
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	681b      	ldr	r3, [r3, #0]
 800e82e:	4a1b      	ldr	r2, [pc, #108]	@ (800e89c <HAL_TIM_Base_Start_IT+0xe8>)
 800e830:	4293      	cmp	r3, r2
 800e832:	d115      	bne.n	800e860 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	681b      	ldr	r3, [r3, #0]
 800e838:	689a      	ldr	r2, [r3, #8]
 800e83a:	4b19      	ldr	r3, [pc, #100]	@ (800e8a0 <HAL_TIM_Base_Start_IT+0xec>)
 800e83c:	4013      	ands	r3, r2
 800e83e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e840:	68fb      	ldr	r3, [r7, #12]
 800e842:	2b06      	cmp	r3, #6
 800e844:	d015      	beq.n	800e872 <HAL_TIM_Base_Start_IT+0xbe>
 800e846:	68fb      	ldr	r3, [r7, #12]
 800e848:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e84c:	d011      	beq.n	800e872 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800e84e:	687b      	ldr	r3, [r7, #4]
 800e850:	681b      	ldr	r3, [r3, #0]
 800e852:	681a      	ldr	r2, [r3, #0]
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	681b      	ldr	r3, [r3, #0]
 800e858:	f042 0201 	orr.w	r2, r2, #1
 800e85c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e85e:	e008      	b.n	800e872 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	681b      	ldr	r3, [r3, #0]
 800e864:	681a      	ldr	r2, [r3, #0]
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	681b      	ldr	r3, [r3, #0]
 800e86a:	f042 0201 	orr.w	r2, r2, #1
 800e86e:	601a      	str	r2, [r3, #0]
 800e870:	e000      	b.n	800e874 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e872:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800e874:	2300      	movs	r3, #0
}
 800e876:	4618      	mov	r0, r3
 800e878:	3714      	adds	r7, #20
 800e87a:	46bd      	mov	sp, r7
 800e87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e880:	4770      	bx	lr
 800e882:	bf00      	nop
 800e884:	40012c00 	.word	0x40012c00
 800e888:	40000400 	.word	0x40000400
 800e88c:	40000800 	.word	0x40000800
 800e890:	40000c00 	.word	0x40000c00
 800e894:	40013400 	.word	0x40013400
 800e898:	40014000 	.word	0x40014000
 800e89c:	40015000 	.word	0x40015000
 800e8a0:	00010007 	.word	0x00010007

0800e8a4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800e8a4:	b580      	push	{r7, lr}
 800e8a6:	b082      	sub	sp, #8
 800e8a8:	af00      	add	r7, sp, #0
 800e8aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	2b00      	cmp	r3, #0
 800e8b0:	d101      	bne.n	800e8b6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800e8b2:	2301      	movs	r3, #1
 800e8b4:	e054      	b.n	800e960 <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e8bc:	b2db      	uxtb	r3, r3
 800e8be:	2b00      	cmp	r3, #0
 800e8c0:	d111      	bne.n	800e8e6 <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	2200      	movs	r2, #0
 800e8c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800e8ca:	6878      	ldr	r0, [r7, #4]
 800e8cc:	f001 fd96 	bl	80103fc <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e8d4:	2b00      	cmp	r3, #0
 800e8d6:	d102      	bne.n	800e8de <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	4a23      	ldr	r2, [pc, #140]	@ (800e968 <HAL_TIM_PWM_Init+0xc4>)
 800e8dc:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e8e2:	6878      	ldr	r0, [r7, #4]
 800e8e4:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e8e6:	687b      	ldr	r3, [r7, #4]
 800e8e8:	2202      	movs	r2, #2
 800e8ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	681a      	ldr	r2, [r3, #0]
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	3304      	adds	r3, #4
 800e8f6:	4619      	mov	r1, r3
 800e8f8:	4610      	mov	r0, r2
 800e8fa:	f001 f8df 	bl	800fabc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	2201      	movs	r2, #1
 800e902:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	2201      	movs	r2, #1
 800e90a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	2201      	movs	r2, #1
 800e912:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	2201      	movs	r2, #1
 800e91a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e91e:	687b      	ldr	r3, [r7, #4]
 800e920:	2201      	movs	r2, #1
 800e922:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	2201      	movs	r2, #1
 800e92a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	2201      	movs	r2, #1
 800e932:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	2201      	movs	r2, #1
 800e93a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	2201      	movs	r2, #1
 800e942:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	2201      	movs	r2, #1
 800e94a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	2201      	movs	r2, #1
 800e952:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e956:	687b      	ldr	r3, [r7, #4]
 800e958:	2201      	movs	r2, #1
 800e95a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800e95e:	2300      	movs	r3, #0
}
 800e960:	4618      	mov	r0, r3
 800e962:	3708      	adds	r7, #8
 800e964:	46bd      	mov	sp, r7
 800e966:	bd80      	pop	{r7, pc}
 800e968:	0800a7f1 	.word	0x0800a7f1

0800e96c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e96c:	b580      	push	{r7, lr}
 800e96e:	b084      	sub	sp, #16
 800e970:	af00      	add	r7, sp, #0
 800e972:	6078      	str	r0, [r7, #4]
 800e974:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800e976:	683b      	ldr	r3, [r7, #0]
 800e978:	2b00      	cmp	r3, #0
 800e97a:	d109      	bne.n	800e990 <HAL_TIM_PWM_Start+0x24>
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800e982:	b2db      	uxtb	r3, r3
 800e984:	2b01      	cmp	r3, #1
 800e986:	bf14      	ite	ne
 800e988:	2301      	movne	r3, #1
 800e98a:	2300      	moveq	r3, #0
 800e98c:	b2db      	uxtb	r3, r3
 800e98e:	e03c      	b.n	800ea0a <HAL_TIM_PWM_Start+0x9e>
 800e990:	683b      	ldr	r3, [r7, #0]
 800e992:	2b04      	cmp	r3, #4
 800e994:	d109      	bne.n	800e9aa <HAL_TIM_PWM_Start+0x3e>
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800e99c:	b2db      	uxtb	r3, r3
 800e99e:	2b01      	cmp	r3, #1
 800e9a0:	bf14      	ite	ne
 800e9a2:	2301      	movne	r3, #1
 800e9a4:	2300      	moveq	r3, #0
 800e9a6:	b2db      	uxtb	r3, r3
 800e9a8:	e02f      	b.n	800ea0a <HAL_TIM_PWM_Start+0x9e>
 800e9aa:	683b      	ldr	r3, [r7, #0]
 800e9ac:	2b08      	cmp	r3, #8
 800e9ae:	d109      	bne.n	800e9c4 <HAL_TIM_PWM_Start+0x58>
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800e9b6:	b2db      	uxtb	r3, r3
 800e9b8:	2b01      	cmp	r3, #1
 800e9ba:	bf14      	ite	ne
 800e9bc:	2301      	movne	r3, #1
 800e9be:	2300      	moveq	r3, #0
 800e9c0:	b2db      	uxtb	r3, r3
 800e9c2:	e022      	b.n	800ea0a <HAL_TIM_PWM_Start+0x9e>
 800e9c4:	683b      	ldr	r3, [r7, #0]
 800e9c6:	2b0c      	cmp	r3, #12
 800e9c8:	d109      	bne.n	800e9de <HAL_TIM_PWM_Start+0x72>
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e9d0:	b2db      	uxtb	r3, r3
 800e9d2:	2b01      	cmp	r3, #1
 800e9d4:	bf14      	ite	ne
 800e9d6:	2301      	movne	r3, #1
 800e9d8:	2300      	moveq	r3, #0
 800e9da:	b2db      	uxtb	r3, r3
 800e9dc:	e015      	b.n	800ea0a <HAL_TIM_PWM_Start+0x9e>
 800e9de:	683b      	ldr	r3, [r7, #0]
 800e9e0:	2b10      	cmp	r3, #16
 800e9e2:	d109      	bne.n	800e9f8 <HAL_TIM_PWM_Start+0x8c>
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e9ea:	b2db      	uxtb	r3, r3
 800e9ec:	2b01      	cmp	r3, #1
 800e9ee:	bf14      	ite	ne
 800e9f0:	2301      	movne	r3, #1
 800e9f2:	2300      	moveq	r3, #0
 800e9f4:	b2db      	uxtb	r3, r3
 800e9f6:	e008      	b.n	800ea0a <HAL_TIM_PWM_Start+0x9e>
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800e9fe:	b2db      	uxtb	r3, r3
 800ea00:	2b01      	cmp	r3, #1
 800ea02:	bf14      	ite	ne
 800ea04:	2301      	movne	r3, #1
 800ea06:	2300      	moveq	r3, #0
 800ea08:	b2db      	uxtb	r3, r3
 800ea0a:	2b00      	cmp	r3, #0
 800ea0c:	d001      	beq.n	800ea12 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800ea0e:	2301      	movs	r3, #1
 800ea10:	e0a6      	b.n	800eb60 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ea12:	683b      	ldr	r3, [r7, #0]
 800ea14:	2b00      	cmp	r3, #0
 800ea16:	d104      	bne.n	800ea22 <HAL_TIM_PWM_Start+0xb6>
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	2202      	movs	r2, #2
 800ea1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ea20:	e023      	b.n	800ea6a <HAL_TIM_PWM_Start+0xfe>
 800ea22:	683b      	ldr	r3, [r7, #0]
 800ea24:	2b04      	cmp	r3, #4
 800ea26:	d104      	bne.n	800ea32 <HAL_TIM_PWM_Start+0xc6>
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	2202      	movs	r2, #2
 800ea2c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ea30:	e01b      	b.n	800ea6a <HAL_TIM_PWM_Start+0xfe>
 800ea32:	683b      	ldr	r3, [r7, #0]
 800ea34:	2b08      	cmp	r3, #8
 800ea36:	d104      	bne.n	800ea42 <HAL_TIM_PWM_Start+0xd6>
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	2202      	movs	r2, #2
 800ea3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ea40:	e013      	b.n	800ea6a <HAL_TIM_PWM_Start+0xfe>
 800ea42:	683b      	ldr	r3, [r7, #0]
 800ea44:	2b0c      	cmp	r3, #12
 800ea46:	d104      	bne.n	800ea52 <HAL_TIM_PWM_Start+0xe6>
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	2202      	movs	r2, #2
 800ea4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ea50:	e00b      	b.n	800ea6a <HAL_TIM_PWM_Start+0xfe>
 800ea52:	683b      	ldr	r3, [r7, #0]
 800ea54:	2b10      	cmp	r3, #16
 800ea56:	d104      	bne.n	800ea62 <HAL_TIM_PWM_Start+0xf6>
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	2202      	movs	r2, #2
 800ea5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ea60:	e003      	b.n	800ea6a <HAL_TIM_PWM_Start+0xfe>
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	2202      	movs	r2, #2
 800ea66:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	681b      	ldr	r3, [r3, #0]
 800ea6e:	2201      	movs	r2, #1
 800ea70:	6839      	ldr	r1, [r7, #0]
 800ea72:	4618      	mov	r0, r3
 800ea74:	f001 fc9c 	bl	80103b0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	681b      	ldr	r3, [r3, #0]
 800ea7c:	4a3a      	ldr	r2, [pc, #232]	@ (800eb68 <HAL_TIM_PWM_Start+0x1fc>)
 800ea7e:	4293      	cmp	r3, r2
 800ea80:	d018      	beq.n	800eab4 <HAL_TIM_PWM_Start+0x148>
 800ea82:	687b      	ldr	r3, [r7, #4]
 800ea84:	681b      	ldr	r3, [r3, #0]
 800ea86:	4a39      	ldr	r2, [pc, #228]	@ (800eb6c <HAL_TIM_PWM_Start+0x200>)
 800ea88:	4293      	cmp	r3, r2
 800ea8a:	d013      	beq.n	800eab4 <HAL_TIM_PWM_Start+0x148>
 800ea8c:	687b      	ldr	r3, [r7, #4]
 800ea8e:	681b      	ldr	r3, [r3, #0]
 800ea90:	4a37      	ldr	r2, [pc, #220]	@ (800eb70 <HAL_TIM_PWM_Start+0x204>)
 800ea92:	4293      	cmp	r3, r2
 800ea94:	d00e      	beq.n	800eab4 <HAL_TIM_PWM_Start+0x148>
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	681b      	ldr	r3, [r3, #0]
 800ea9a:	4a36      	ldr	r2, [pc, #216]	@ (800eb74 <HAL_TIM_PWM_Start+0x208>)
 800ea9c:	4293      	cmp	r3, r2
 800ea9e:	d009      	beq.n	800eab4 <HAL_TIM_PWM_Start+0x148>
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	681b      	ldr	r3, [r3, #0]
 800eaa4:	4a34      	ldr	r2, [pc, #208]	@ (800eb78 <HAL_TIM_PWM_Start+0x20c>)
 800eaa6:	4293      	cmp	r3, r2
 800eaa8:	d004      	beq.n	800eab4 <HAL_TIM_PWM_Start+0x148>
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	681b      	ldr	r3, [r3, #0]
 800eaae:	4a33      	ldr	r2, [pc, #204]	@ (800eb7c <HAL_TIM_PWM_Start+0x210>)
 800eab0:	4293      	cmp	r3, r2
 800eab2:	d101      	bne.n	800eab8 <HAL_TIM_PWM_Start+0x14c>
 800eab4:	2301      	movs	r3, #1
 800eab6:	e000      	b.n	800eaba <HAL_TIM_PWM_Start+0x14e>
 800eab8:	2300      	movs	r3, #0
 800eaba:	2b00      	cmp	r3, #0
 800eabc:	d007      	beq.n	800eace <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	681b      	ldr	r3, [r3, #0]
 800eac2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	681b      	ldr	r3, [r3, #0]
 800eac8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800eacc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	681b      	ldr	r3, [r3, #0]
 800ead2:	4a25      	ldr	r2, [pc, #148]	@ (800eb68 <HAL_TIM_PWM_Start+0x1fc>)
 800ead4:	4293      	cmp	r3, r2
 800ead6:	d022      	beq.n	800eb1e <HAL_TIM_PWM_Start+0x1b2>
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	681b      	ldr	r3, [r3, #0]
 800eadc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800eae0:	d01d      	beq.n	800eb1e <HAL_TIM_PWM_Start+0x1b2>
 800eae2:	687b      	ldr	r3, [r7, #4]
 800eae4:	681b      	ldr	r3, [r3, #0]
 800eae6:	4a26      	ldr	r2, [pc, #152]	@ (800eb80 <HAL_TIM_PWM_Start+0x214>)
 800eae8:	4293      	cmp	r3, r2
 800eaea:	d018      	beq.n	800eb1e <HAL_TIM_PWM_Start+0x1b2>
 800eaec:	687b      	ldr	r3, [r7, #4]
 800eaee:	681b      	ldr	r3, [r3, #0]
 800eaf0:	4a24      	ldr	r2, [pc, #144]	@ (800eb84 <HAL_TIM_PWM_Start+0x218>)
 800eaf2:	4293      	cmp	r3, r2
 800eaf4:	d013      	beq.n	800eb1e <HAL_TIM_PWM_Start+0x1b2>
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	681b      	ldr	r3, [r3, #0]
 800eafa:	4a23      	ldr	r2, [pc, #140]	@ (800eb88 <HAL_TIM_PWM_Start+0x21c>)
 800eafc:	4293      	cmp	r3, r2
 800eafe:	d00e      	beq.n	800eb1e <HAL_TIM_PWM_Start+0x1b2>
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	681b      	ldr	r3, [r3, #0]
 800eb04:	4a19      	ldr	r2, [pc, #100]	@ (800eb6c <HAL_TIM_PWM_Start+0x200>)
 800eb06:	4293      	cmp	r3, r2
 800eb08:	d009      	beq.n	800eb1e <HAL_TIM_PWM_Start+0x1b2>
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	681b      	ldr	r3, [r3, #0]
 800eb0e:	4a18      	ldr	r2, [pc, #96]	@ (800eb70 <HAL_TIM_PWM_Start+0x204>)
 800eb10:	4293      	cmp	r3, r2
 800eb12:	d004      	beq.n	800eb1e <HAL_TIM_PWM_Start+0x1b2>
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	681b      	ldr	r3, [r3, #0]
 800eb18:	4a18      	ldr	r2, [pc, #96]	@ (800eb7c <HAL_TIM_PWM_Start+0x210>)
 800eb1a:	4293      	cmp	r3, r2
 800eb1c:	d115      	bne.n	800eb4a <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800eb1e:	687b      	ldr	r3, [r7, #4]
 800eb20:	681b      	ldr	r3, [r3, #0]
 800eb22:	689a      	ldr	r2, [r3, #8]
 800eb24:	4b19      	ldr	r3, [pc, #100]	@ (800eb8c <HAL_TIM_PWM_Start+0x220>)
 800eb26:	4013      	ands	r3, r2
 800eb28:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eb2a:	68fb      	ldr	r3, [r7, #12]
 800eb2c:	2b06      	cmp	r3, #6
 800eb2e:	d015      	beq.n	800eb5c <HAL_TIM_PWM_Start+0x1f0>
 800eb30:	68fb      	ldr	r3, [r7, #12]
 800eb32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800eb36:	d011      	beq.n	800eb5c <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800eb38:	687b      	ldr	r3, [r7, #4]
 800eb3a:	681b      	ldr	r3, [r3, #0]
 800eb3c:	681a      	ldr	r2, [r3, #0]
 800eb3e:	687b      	ldr	r3, [r7, #4]
 800eb40:	681b      	ldr	r3, [r3, #0]
 800eb42:	f042 0201 	orr.w	r2, r2, #1
 800eb46:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eb48:	e008      	b.n	800eb5c <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	681b      	ldr	r3, [r3, #0]
 800eb4e:	681a      	ldr	r2, [r3, #0]
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	681b      	ldr	r3, [r3, #0]
 800eb54:	f042 0201 	orr.w	r2, r2, #1
 800eb58:	601a      	str	r2, [r3, #0]
 800eb5a:	e000      	b.n	800eb5e <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eb5c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800eb5e:	2300      	movs	r3, #0
}
 800eb60:	4618      	mov	r0, r3
 800eb62:	3710      	adds	r7, #16
 800eb64:	46bd      	mov	sp, r7
 800eb66:	bd80      	pop	{r7, pc}
 800eb68:	40012c00 	.word	0x40012c00
 800eb6c:	40013400 	.word	0x40013400
 800eb70:	40014000 	.word	0x40014000
 800eb74:	40014400 	.word	0x40014400
 800eb78:	40014800 	.word	0x40014800
 800eb7c:	40015000 	.word	0x40015000
 800eb80:	40000400 	.word	0x40000400
 800eb84:	40000800 	.word	0x40000800
 800eb88:	40000c00 	.word	0x40000c00
 800eb8c:	00010007 	.word	0x00010007

0800eb90 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 800eb90:	b580      	push	{r7, lr}
 800eb92:	b082      	sub	sp, #8
 800eb94:	af00      	add	r7, sp, #0
 800eb96:	6078      	str	r0, [r7, #4]
 800eb98:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800eb9a:	687b      	ldr	r3, [r7, #4]
 800eb9c:	2b00      	cmp	r3, #0
 800eb9e:	d101      	bne.n	800eba4 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 800eba0:	2301      	movs	r3, #1
 800eba2:	e04c      	b.n	800ec3e <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ebaa:	b2db      	uxtb	r3, r3
 800ebac:	2b00      	cmp	r3, #0
 800ebae:	d111      	bne.n	800ebd4 <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	2200      	movs	r2, #0
 800ebb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800ebb8:	6878      	ldr	r0, [r7, #4]
 800ebba:	f001 fc1f 	bl	80103fc <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ebc2:	2b00      	cmp	r3, #0
 800ebc4:	d102      	bne.n	800ebcc <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	4a1f      	ldr	r2, [pc, #124]	@ (800ec48 <HAL_TIM_OnePulse_Init+0xb8>)
 800ebca:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 800ebcc:	687b      	ldr	r3, [r7, #4]
 800ebce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ebd0:	6878      	ldr	r0, [r7, #4]
 800ebd2:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ebd4:	687b      	ldr	r3, [r7, #4]
 800ebd6:	2202      	movs	r2, #2
 800ebd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ebdc:	687b      	ldr	r3, [r7, #4]
 800ebde:	681a      	ldr	r2, [r3, #0]
 800ebe0:	687b      	ldr	r3, [r7, #4]
 800ebe2:	3304      	adds	r3, #4
 800ebe4:	4619      	mov	r1, r3
 800ebe6:	4610      	mov	r0, r2
 800ebe8:	f000 ff68 	bl	800fabc <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	681b      	ldr	r3, [r3, #0]
 800ebf0:	681a      	ldr	r2, [r3, #0]
 800ebf2:	687b      	ldr	r3, [r7, #4]
 800ebf4:	681b      	ldr	r3, [r3, #0]
 800ebf6:	f022 0208 	bic.w	r2, r2, #8
 800ebfa:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 800ebfc:	687b      	ldr	r3, [r7, #4]
 800ebfe:	681b      	ldr	r3, [r3, #0]
 800ec00:	6819      	ldr	r1, [r3, #0]
 800ec02:	687b      	ldr	r3, [r7, #4]
 800ec04:	681b      	ldr	r3, [r3, #0]
 800ec06:	683a      	ldr	r2, [r7, #0]
 800ec08:	430a      	orrs	r2, r1
 800ec0a:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	2201      	movs	r2, #1
 800ec10:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	2201      	movs	r2, #1
 800ec18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	2201      	movs	r2, #1
 800ec20:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	2201      	movs	r2, #1
 800ec28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	2201      	movs	r2, #1
 800ec30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	2201      	movs	r2, #1
 800ec38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ec3c:	2300      	movs	r3, #0
}
 800ec3e:	4618      	mov	r0, r3
 800ec40:	3708      	adds	r7, #8
 800ec42:	46bd      	mov	sp, r7
 800ec44:	bd80      	pop	{r7, pc}
 800ec46:	bf00      	nop
 800ec48:	0800ec4d 	.word	0x0800ec4d

0800ec4c <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 800ec4c:	b480      	push	{r7}
 800ec4e:	b083      	sub	sp, #12
 800ec50:	af00      	add	r7, sp, #0
 800ec52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 800ec54:	bf00      	nop
 800ec56:	370c      	adds	r7, #12
 800ec58:	46bd      	mov	sp, r7
 800ec5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec5e:	4770      	bx	lr

0800ec60 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 800ec60:	b580      	push	{r7, lr}
 800ec62:	b084      	sub	sp, #16
 800ec64:	af00      	add	r7, sp, #0
 800ec66:	6078      	str	r0, [r7, #4]
 800ec68:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ec70:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800ec78:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ec80:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ec88:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800ec8a:	7bfb      	ldrb	r3, [r7, #15]
 800ec8c:	2b01      	cmp	r3, #1
 800ec8e:	d108      	bne.n	800eca2 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800ec90:	7bbb      	ldrb	r3, [r7, #14]
 800ec92:	2b01      	cmp	r3, #1
 800ec94:	d105      	bne.n	800eca2 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800ec96:	7b7b      	ldrb	r3, [r7, #13]
 800ec98:	2b01      	cmp	r3, #1
 800ec9a:	d102      	bne.n	800eca2 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800ec9c:	7b3b      	ldrb	r3, [r7, #12]
 800ec9e:	2b01      	cmp	r3, #1
 800eca0:	d001      	beq.n	800eca6 <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 800eca2:	2301      	movs	r3, #1
 800eca4:	e059      	b.n	800ed5a <HAL_TIM_OnePulse_Start_IT+0xfa>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800eca6:	687b      	ldr	r3, [r7, #4]
 800eca8:	2202      	movs	r2, #2
 800ecaa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ecae:	687b      	ldr	r3, [r7, #4]
 800ecb0:	2202      	movs	r2, #2
 800ecb2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	2202      	movs	r2, #2
 800ecba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ecbe:	687b      	ldr	r3, [r7, #4]
 800ecc0:	2202      	movs	r2, #2
 800ecc2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	681b      	ldr	r3, [r3, #0]
 800ecca:	68da      	ldr	r2, [r3, #12]
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	681b      	ldr	r3, [r3, #0]
 800ecd0:	f042 0202 	orr.w	r2, r2, #2
 800ecd4:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	681b      	ldr	r3, [r3, #0]
 800ecda:	68da      	ldr	r2, [r3, #12]
 800ecdc:	687b      	ldr	r3, [r7, #4]
 800ecde:	681b      	ldr	r3, [r3, #0]
 800ece0:	f042 0204 	orr.w	r2, r2, #4
 800ece4:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800ece6:	687b      	ldr	r3, [r7, #4]
 800ece8:	681b      	ldr	r3, [r3, #0]
 800ecea:	2201      	movs	r2, #1
 800ecec:	2100      	movs	r1, #0
 800ecee:	4618      	mov	r0, r3
 800ecf0:	f001 fb5e 	bl	80103b0 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	681b      	ldr	r3, [r3, #0]
 800ecf8:	2201      	movs	r2, #1
 800ecfa:	2104      	movs	r1, #4
 800ecfc:	4618      	mov	r0, r3
 800ecfe:	f001 fb57 	bl	80103b0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	681b      	ldr	r3, [r3, #0]
 800ed06:	4a17      	ldr	r2, [pc, #92]	@ (800ed64 <HAL_TIM_OnePulse_Start_IT+0x104>)
 800ed08:	4293      	cmp	r3, r2
 800ed0a:	d018      	beq.n	800ed3e <HAL_TIM_OnePulse_Start_IT+0xde>
 800ed0c:	687b      	ldr	r3, [r7, #4]
 800ed0e:	681b      	ldr	r3, [r3, #0]
 800ed10:	4a15      	ldr	r2, [pc, #84]	@ (800ed68 <HAL_TIM_OnePulse_Start_IT+0x108>)
 800ed12:	4293      	cmp	r3, r2
 800ed14:	d013      	beq.n	800ed3e <HAL_TIM_OnePulse_Start_IT+0xde>
 800ed16:	687b      	ldr	r3, [r7, #4]
 800ed18:	681b      	ldr	r3, [r3, #0]
 800ed1a:	4a14      	ldr	r2, [pc, #80]	@ (800ed6c <HAL_TIM_OnePulse_Start_IT+0x10c>)
 800ed1c:	4293      	cmp	r3, r2
 800ed1e:	d00e      	beq.n	800ed3e <HAL_TIM_OnePulse_Start_IT+0xde>
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	681b      	ldr	r3, [r3, #0]
 800ed24:	4a12      	ldr	r2, [pc, #72]	@ (800ed70 <HAL_TIM_OnePulse_Start_IT+0x110>)
 800ed26:	4293      	cmp	r3, r2
 800ed28:	d009      	beq.n	800ed3e <HAL_TIM_OnePulse_Start_IT+0xde>
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	681b      	ldr	r3, [r3, #0]
 800ed2e:	4a11      	ldr	r2, [pc, #68]	@ (800ed74 <HAL_TIM_OnePulse_Start_IT+0x114>)
 800ed30:	4293      	cmp	r3, r2
 800ed32:	d004      	beq.n	800ed3e <HAL_TIM_OnePulse_Start_IT+0xde>
 800ed34:	687b      	ldr	r3, [r7, #4]
 800ed36:	681b      	ldr	r3, [r3, #0]
 800ed38:	4a0f      	ldr	r2, [pc, #60]	@ (800ed78 <HAL_TIM_OnePulse_Start_IT+0x118>)
 800ed3a:	4293      	cmp	r3, r2
 800ed3c:	d101      	bne.n	800ed42 <HAL_TIM_OnePulse_Start_IT+0xe2>
 800ed3e:	2301      	movs	r3, #1
 800ed40:	e000      	b.n	800ed44 <HAL_TIM_OnePulse_Start_IT+0xe4>
 800ed42:	2300      	movs	r3, #0
 800ed44:	2b00      	cmp	r3, #0
 800ed46:	d007      	beq.n	800ed58 <HAL_TIM_OnePulse_Start_IT+0xf8>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	681b      	ldr	r3, [r3, #0]
 800ed4c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	681b      	ldr	r3, [r3, #0]
 800ed52:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ed56:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800ed58:	2300      	movs	r3, #0
}
 800ed5a:	4618      	mov	r0, r3
 800ed5c:	3710      	adds	r7, #16
 800ed5e:	46bd      	mov	sp, r7
 800ed60:	bd80      	pop	{r7, pc}
 800ed62:	bf00      	nop
 800ed64:	40012c00 	.word	0x40012c00
 800ed68:	40013400 	.word	0x40013400
 800ed6c:	40014000 	.word	0x40014000
 800ed70:	40014400 	.word	0x40014400
 800ed74:	40014800 	.word	0x40014800
 800ed78:	40015000 	.word	0x40015000

0800ed7c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800ed7c:	b580      	push	{r7, lr}
 800ed7e:	b086      	sub	sp, #24
 800ed80:	af00      	add	r7, sp, #0
 800ed82:	6078      	str	r0, [r7, #4]
 800ed84:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	2b00      	cmp	r3, #0
 800ed8a:	d101      	bne.n	800ed90 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800ed8c:	2301      	movs	r3, #1
 800ed8e:	e0a2      	b.n	800eed6 <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ed96:	b2db      	uxtb	r3, r3
 800ed98:	2b00      	cmp	r3, #0
 800ed9a:	d111      	bne.n	800edc0 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ed9c:	687b      	ldr	r3, [r7, #4]
 800ed9e:	2200      	movs	r2, #0
 800eda0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800eda4:	6878      	ldr	r0, [r7, #4]
 800eda6:	f001 fb29 	bl	80103fc <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800edae:	2b00      	cmp	r3, #0
 800edb0:	d102      	bne.n	800edb8 <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	4a4a      	ldr	r2, [pc, #296]	@ (800eee0 <HAL_TIM_Encoder_Init+0x164>)
 800edb6:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800edbc:	6878      	ldr	r0, [r7, #4]
 800edbe:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800edc0:	687b      	ldr	r3, [r7, #4]
 800edc2:	2202      	movs	r2, #2
 800edc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	681b      	ldr	r3, [r3, #0]
 800edcc:	689b      	ldr	r3, [r3, #8]
 800edce:	687a      	ldr	r2, [r7, #4]
 800edd0:	6812      	ldr	r2, [r2, #0]
 800edd2:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800edd6:	f023 0307 	bic.w	r3, r3, #7
 800edda:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	681a      	ldr	r2, [r3, #0]
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	3304      	adds	r3, #4
 800ede4:	4619      	mov	r1, r3
 800ede6:	4610      	mov	r0, r2
 800ede8:	f000 fe68 	bl	800fabc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	681b      	ldr	r3, [r3, #0]
 800edf0:	689b      	ldr	r3, [r3, #8]
 800edf2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	681b      	ldr	r3, [r3, #0]
 800edf8:	699b      	ldr	r3, [r3, #24]
 800edfa:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	681b      	ldr	r3, [r3, #0]
 800ee00:	6a1b      	ldr	r3, [r3, #32]
 800ee02:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800ee04:	683b      	ldr	r3, [r7, #0]
 800ee06:	681b      	ldr	r3, [r3, #0]
 800ee08:	697a      	ldr	r2, [r7, #20]
 800ee0a:	4313      	orrs	r3, r2
 800ee0c:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800ee0e:	693b      	ldr	r3, [r7, #16]
 800ee10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ee14:	f023 0303 	bic.w	r3, r3, #3
 800ee18:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800ee1a:	683b      	ldr	r3, [r7, #0]
 800ee1c:	689a      	ldr	r2, [r3, #8]
 800ee1e:	683b      	ldr	r3, [r7, #0]
 800ee20:	699b      	ldr	r3, [r3, #24]
 800ee22:	021b      	lsls	r3, r3, #8
 800ee24:	4313      	orrs	r3, r2
 800ee26:	693a      	ldr	r2, [r7, #16]
 800ee28:	4313      	orrs	r3, r2
 800ee2a:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800ee2c:	693b      	ldr	r3, [r7, #16]
 800ee2e:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800ee32:	f023 030c 	bic.w	r3, r3, #12
 800ee36:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800ee38:	693b      	ldr	r3, [r7, #16]
 800ee3a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800ee3e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ee42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800ee44:	683b      	ldr	r3, [r7, #0]
 800ee46:	68da      	ldr	r2, [r3, #12]
 800ee48:	683b      	ldr	r3, [r7, #0]
 800ee4a:	69db      	ldr	r3, [r3, #28]
 800ee4c:	021b      	lsls	r3, r3, #8
 800ee4e:	4313      	orrs	r3, r2
 800ee50:	693a      	ldr	r2, [r7, #16]
 800ee52:	4313      	orrs	r3, r2
 800ee54:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800ee56:	683b      	ldr	r3, [r7, #0]
 800ee58:	691b      	ldr	r3, [r3, #16]
 800ee5a:	011a      	lsls	r2, r3, #4
 800ee5c:	683b      	ldr	r3, [r7, #0]
 800ee5e:	6a1b      	ldr	r3, [r3, #32]
 800ee60:	031b      	lsls	r3, r3, #12
 800ee62:	4313      	orrs	r3, r2
 800ee64:	693a      	ldr	r2, [r7, #16]
 800ee66:	4313      	orrs	r3, r2
 800ee68:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800ee6a:	68fb      	ldr	r3, [r7, #12]
 800ee6c:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800ee70:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800ee72:	68fb      	ldr	r3, [r7, #12]
 800ee74:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800ee78:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800ee7a:	683b      	ldr	r3, [r7, #0]
 800ee7c:	685a      	ldr	r2, [r3, #4]
 800ee7e:	683b      	ldr	r3, [r7, #0]
 800ee80:	695b      	ldr	r3, [r3, #20]
 800ee82:	011b      	lsls	r3, r3, #4
 800ee84:	4313      	orrs	r3, r2
 800ee86:	68fa      	ldr	r2, [r7, #12]
 800ee88:	4313      	orrs	r3, r2
 800ee8a:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800ee8c:	687b      	ldr	r3, [r7, #4]
 800ee8e:	681b      	ldr	r3, [r3, #0]
 800ee90:	697a      	ldr	r2, [r7, #20]
 800ee92:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800ee94:	687b      	ldr	r3, [r7, #4]
 800ee96:	681b      	ldr	r3, [r3, #0]
 800ee98:	693a      	ldr	r2, [r7, #16]
 800ee9a:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	681b      	ldr	r3, [r3, #0]
 800eea0:	68fa      	ldr	r2, [r7, #12]
 800eea2:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800eea4:	687b      	ldr	r3, [r7, #4]
 800eea6:	2201      	movs	r2, #1
 800eea8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	2201      	movs	r2, #1
 800eeb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	2201      	movs	r2, #1
 800eeb8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	2201      	movs	r2, #1
 800eec0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	2201      	movs	r2, #1
 800eec8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800eecc:	687b      	ldr	r3, [r7, #4]
 800eece:	2201      	movs	r2, #1
 800eed0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800eed4:	2300      	movs	r3, #0
}
 800eed6:	4618      	mov	r0, r3
 800eed8:	3718      	adds	r7, #24
 800eeda:	46bd      	mov	sp, r7
 800eedc:	bd80      	pop	{r7, pc}
 800eede:	bf00      	nop
 800eee0:	0800a8e5 	.word	0x0800a8e5

0800eee4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800eee4:	b580      	push	{r7, lr}
 800eee6:	b084      	sub	sp, #16
 800eee8:	af00      	add	r7, sp, #0
 800eeea:	6078      	str	r0, [r7, #4]
 800eeec:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800eef4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800eefc:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800eefe:	687b      	ldr	r3, [r7, #4]
 800ef00:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ef04:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800ef06:	687b      	ldr	r3, [r7, #4]
 800ef08:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ef0c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800ef0e:	683b      	ldr	r3, [r7, #0]
 800ef10:	2b00      	cmp	r3, #0
 800ef12:	d110      	bne.n	800ef36 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800ef14:	7bfb      	ldrb	r3, [r7, #15]
 800ef16:	2b01      	cmp	r3, #1
 800ef18:	d102      	bne.n	800ef20 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800ef1a:	7b7b      	ldrb	r3, [r7, #13]
 800ef1c:	2b01      	cmp	r3, #1
 800ef1e:	d001      	beq.n	800ef24 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800ef20:	2301      	movs	r3, #1
 800ef22:	e069      	b.n	800eff8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	2202      	movs	r2, #2
 800ef28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	2202      	movs	r2, #2
 800ef30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ef34:	e031      	b.n	800ef9a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800ef36:	683b      	ldr	r3, [r7, #0]
 800ef38:	2b04      	cmp	r3, #4
 800ef3a:	d110      	bne.n	800ef5e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800ef3c:	7bbb      	ldrb	r3, [r7, #14]
 800ef3e:	2b01      	cmp	r3, #1
 800ef40:	d102      	bne.n	800ef48 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800ef42:	7b3b      	ldrb	r3, [r7, #12]
 800ef44:	2b01      	cmp	r3, #1
 800ef46:	d001      	beq.n	800ef4c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800ef48:	2301      	movs	r3, #1
 800ef4a:	e055      	b.n	800eff8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	2202      	movs	r2, #2
 800ef50:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	2202      	movs	r2, #2
 800ef58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ef5c:	e01d      	b.n	800ef9a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800ef5e:	7bfb      	ldrb	r3, [r7, #15]
 800ef60:	2b01      	cmp	r3, #1
 800ef62:	d108      	bne.n	800ef76 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800ef64:	7bbb      	ldrb	r3, [r7, #14]
 800ef66:	2b01      	cmp	r3, #1
 800ef68:	d105      	bne.n	800ef76 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800ef6a:	7b7b      	ldrb	r3, [r7, #13]
 800ef6c:	2b01      	cmp	r3, #1
 800ef6e:	d102      	bne.n	800ef76 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800ef70:	7b3b      	ldrb	r3, [r7, #12]
 800ef72:	2b01      	cmp	r3, #1
 800ef74:	d001      	beq.n	800ef7a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800ef76:	2301      	movs	r3, #1
 800ef78:	e03e      	b.n	800eff8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	2202      	movs	r2, #2
 800ef7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	2202      	movs	r2, #2
 800ef86:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	2202      	movs	r2, #2
 800ef8e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	2202      	movs	r2, #2
 800ef96:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800ef9a:	683b      	ldr	r3, [r7, #0]
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	d003      	beq.n	800efa8 <HAL_TIM_Encoder_Start+0xc4>
 800efa0:	683b      	ldr	r3, [r7, #0]
 800efa2:	2b04      	cmp	r3, #4
 800efa4:	d008      	beq.n	800efb8 <HAL_TIM_Encoder_Start+0xd4>
 800efa6:	e00f      	b.n	800efc8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800efa8:	687b      	ldr	r3, [r7, #4]
 800efaa:	681b      	ldr	r3, [r3, #0]
 800efac:	2201      	movs	r2, #1
 800efae:	2100      	movs	r1, #0
 800efb0:	4618      	mov	r0, r3
 800efb2:	f001 f9fd 	bl	80103b0 <TIM_CCxChannelCmd>
      break;
 800efb6:	e016      	b.n	800efe6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	681b      	ldr	r3, [r3, #0]
 800efbc:	2201      	movs	r2, #1
 800efbe:	2104      	movs	r1, #4
 800efc0:	4618      	mov	r0, r3
 800efc2:	f001 f9f5 	bl	80103b0 <TIM_CCxChannelCmd>
      break;
 800efc6:	e00e      	b.n	800efe6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	681b      	ldr	r3, [r3, #0]
 800efcc:	2201      	movs	r2, #1
 800efce:	2100      	movs	r1, #0
 800efd0:	4618      	mov	r0, r3
 800efd2:	f001 f9ed 	bl	80103b0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	681b      	ldr	r3, [r3, #0]
 800efda:	2201      	movs	r2, #1
 800efdc:	2104      	movs	r1, #4
 800efde:	4618      	mov	r0, r3
 800efe0:	f001 f9e6 	bl	80103b0 <TIM_CCxChannelCmd>
      break;
 800efe4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	681b      	ldr	r3, [r3, #0]
 800efea:	681a      	ldr	r2, [r3, #0]
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	681b      	ldr	r3, [r3, #0]
 800eff0:	f042 0201 	orr.w	r2, r2, #1
 800eff4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800eff6:	2300      	movs	r3, #0
}
 800eff8:	4618      	mov	r0, r3
 800effa:	3710      	adds	r7, #16
 800effc:	46bd      	mov	sp, r7
 800effe:	bd80      	pop	{r7, pc}

0800f000 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800f000:	b580      	push	{r7, lr}
 800f002:	b084      	sub	sp, #16
 800f004:	af00      	add	r7, sp, #0
 800f006:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	681b      	ldr	r3, [r3, #0]
 800f00c:	68db      	ldr	r3, [r3, #12]
 800f00e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800f010:	687b      	ldr	r3, [r7, #4]
 800f012:	681b      	ldr	r3, [r3, #0]
 800f014:	691b      	ldr	r3, [r3, #16]
 800f016:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800f018:	68bb      	ldr	r3, [r7, #8]
 800f01a:	f003 0302 	and.w	r3, r3, #2
 800f01e:	2b00      	cmp	r3, #0
 800f020:	d026      	beq.n	800f070 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800f022:	68fb      	ldr	r3, [r7, #12]
 800f024:	f003 0302 	and.w	r3, r3, #2
 800f028:	2b00      	cmp	r3, #0
 800f02a:	d021      	beq.n	800f070 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	681b      	ldr	r3, [r3, #0]
 800f030:	f06f 0202 	mvn.w	r2, #2
 800f034:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f036:	687b      	ldr	r3, [r7, #4]
 800f038:	2201      	movs	r2, #1
 800f03a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	681b      	ldr	r3, [r3, #0]
 800f040:	699b      	ldr	r3, [r3, #24]
 800f042:	f003 0303 	and.w	r3, r3, #3
 800f046:	2b00      	cmp	r3, #0
 800f048:	d005      	beq.n	800f056 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f050:	6878      	ldr	r0, [r7, #4]
 800f052:	4798      	blx	r3
 800f054:	e009      	b.n	800f06a <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800f05c:	6878      	ldr	r0, [r7, #4]
 800f05e:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800f066:	6878      	ldr	r0, [r7, #4]
 800f068:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	2200      	movs	r2, #0
 800f06e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800f070:	68bb      	ldr	r3, [r7, #8]
 800f072:	f003 0304 	and.w	r3, r3, #4
 800f076:	2b00      	cmp	r3, #0
 800f078:	d026      	beq.n	800f0c8 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800f07a:	68fb      	ldr	r3, [r7, #12]
 800f07c:	f003 0304 	and.w	r3, r3, #4
 800f080:	2b00      	cmp	r3, #0
 800f082:	d021      	beq.n	800f0c8 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	681b      	ldr	r3, [r3, #0]
 800f088:	f06f 0204 	mvn.w	r2, #4
 800f08c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	2202      	movs	r2, #2
 800f092:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800f094:	687b      	ldr	r3, [r7, #4]
 800f096:	681b      	ldr	r3, [r3, #0]
 800f098:	699b      	ldr	r3, [r3, #24]
 800f09a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f09e:	2b00      	cmp	r3, #0
 800f0a0:	d005      	beq.n	800f0ae <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f0a8:	6878      	ldr	r0, [r7, #4]
 800f0aa:	4798      	blx	r3
 800f0ac:	e009      	b.n	800f0c2 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800f0ae:	687b      	ldr	r3, [r7, #4]
 800f0b0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800f0b4:	6878      	ldr	r0, [r7, #4]
 800f0b6:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800f0b8:	687b      	ldr	r3, [r7, #4]
 800f0ba:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800f0be:	6878      	ldr	r0, [r7, #4]
 800f0c0:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f0c2:	687b      	ldr	r3, [r7, #4]
 800f0c4:	2200      	movs	r2, #0
 800f0c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800f0c8:	68bb      	ldr	r3, [r7, #8]
 800f0ca:	f003 0308 	and.w	r3, r3, #8
 800f0ce:	2b00      	cmp	r3, #0
 800f0d0:	d026      	beq.n	800f120 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800f0d2:	68fb      	ldr	r3, [r7, #12]
 800f0d4:	f003 0308 	and.w	r3, r3, #8
 800f0d8:	2b00      	cmp	r3, #0
 800f0da:	d021      	beq.n	800f120 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	681b      	ldr	r3, [r3, #0]
 800f0e0:	f06f 0208 	mvn.w	r2, #8
 800f0e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f0e6:	687b      	ldr	r3, [r7, #4]
 800f0e8:	2204      	movs	r2, #4
 800f0ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	681b      	ldr	r3, [r3, #0]
 800f0f0:	69db      	ldr	r3, [r3, #28]
 800f0f2:	f003 0303 	and.w	r3, r3, #3
 800f0f6:	2b00      	cmp	r3, #0
 800f0f8:	d005      	beq.n	800f106 <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800f0fa:	687b      	ldr	r3, [r7, #4]
 800f0fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f100:	6878      	ldr	r0, [r7, #4]
 800f102:	4798      	blx	r3
 800f104:	e009      	b.n	800f11a <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800f106:	687b      	ldr	r3, [r7, #4]
 800f108:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800f10c:	6878      	ldr	r0, [r7, #4]
 800f10e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800f116:	6878      	ldr	r0, [r7, #4]
 800f118:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f11a:	687b      	ldr	r3, [r7, #4]
 800f11c:	2200      	movs	r2, #0
 800f11e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800f120:	68bb      	ldr	r3, [r7, #8]
 800f122:	f003 0310 	and.w	r3, r3, #16
 800f126:	2b00      	cmp	r3, #0
 800f128:	d026      	beq.n	800f178 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800f12a:	68fb      	ldr	r3, [r7, #12]
 800f12c:	f003 0310 	and.w	r3, r3, #16
 800f130:	2b00      	cmp	r3, #0
 800f132:	d021      	beq.n	800f178 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800f134:	687b      	ldr	r3, [r7, #4]
 800f136:	681b      	ldr	r3, [r3, #0]
 800f138:	f06f 0210 	mvn.w	r2, #16
 800f13c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	2208      	movs	r2, #8
 800f142:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	681b      	ldr	r3, [r3, #0]
 800f148:	69db      	ldr	r3, [r3, #28]
 800f14a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f14e:	2b00      	cmp	r3, #0
 800f150:	d005      	beq.n	800f15e <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f158:	6878      	ldr	r0, [r7, #4]
 800f15a:	4798      	blx	r3
 800f15c:	e009      	b.n	800f172 <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800f15e:	687b      	ldr	r3, [r7, #4]
 800f160:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800f164:	6878      	ldr	r0, [r7, #4]
 800f166:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800f168:	687b      	ldr	r3, [r7, #4]
 800f16a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800f16e:	6878      	ldr	r0, [r7, #4]
 800f170:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	2200      	movs	r2, #0
 800f176:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800f178:	68bb      	ldr	r3, [r7, #8]
 800f17a:	f003 0301 	and.w	r3, r3, #1
 800f17e:	2b00      	cmp	r3, #0
 800f180:	d00e      	beq.n	800f1a0 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800f182:	68fb      	ldr	r3, [r7, #12]
 800f184:	f003 0301 	and.w	r3, r3, #1
 800f188:	2b00      	cmp	r3, #0
 800f18a:	d009      	beq.n	800f1a0 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	681b      	ldr	r3, [r3, #0]
 800f190:	f06f 0201 	mvn.w	r2, #1
 800f194:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f19c:	6878      	ldr	r0, [r7, #4]
 800f19e:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800f1a0:	68bb      	ldr	r3, [r7, #8]
 800f1a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f1a6:	2b00      	cmp	r3, #0
 800f1a8:	d104      	bne.n	800f1b4 <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800f1aa:	68bb      	ldr	r3, [r7, #8]
 800f1ac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800f1b0:	2b00      	cmp	r3, #0
 800f1b2:	d00e      	beq.n	800f1d2 <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800f1b4:	68fb      	ldr	r3, [r7, #12]
 800f1b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	d009      	beq.n	800f1d2 <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800f1be:	687b      	ldr	r3, [r7, #4]
 800f1c0:	681b      	ldr	r3, [r3, #0]
 800f1c2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800f1c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f1ce:	6878      	ldr	r0, [r7, #4]
 800f1d0:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800f1d2:	68bb      	ldr	r3, [r7, #8]
 800f1d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f1d8:	2b00      	cmp	r3, #0
 800f1da:	d00e      	beq.n	800f1fa <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800f1dc:	68fb      	ldr	r3, [r7, #12]
 800f1de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f1e2:	2b00      	cmp	r3, #0
 800f1e4:	d009      	beq.n	800f1fa <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	681b      	ldr	r3, [r3, #0]
 800f1ea:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800f1ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800f1f6:	6878      	ldr	r0, [r7, #4]
 800f1f8:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800f1fa:	68bb      	ldr	r3, [r7, #8]
 800f1fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f200:	2b00      	cmp	r3, #0
 800f202:	d00e      	beq.n	800f222 <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800f204:	68fb      	ldr	r3, [r7, #12]
 800f206:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f20a:	2b00      	cmp	r3, #0
 800f20c:	d009      	beq.n	800f222 <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	681b      	ldr	r3, [r3, #0]
 800f212:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800f216:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 800f218:	687b      	ldr	r3, [r7, #4]
 800f21a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f21e:	6878      	ldr	r0, [r7, #4]
 800f220:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800f222:	68bb      	ldr	r3, [r7, #8]
 800f224:	f003 0320 	and.w	r3, r3, #32
 800f228:	2b00      	cmp	r3, #0
 800f22a:	d00e      	beq.n	800f24a <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800f22c:	68fb      	ldr	r3, [r7, #12]
 800f22e:	f003 0320 	and.w	r3, r3, #32
 800f232:	2b00      	cmp	r3, #0
 800f234:	d009      	beq.n	800f24a <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800f236:	687b      	ldr	r3, [r7, #4]
 800f238:	681b      	ldr	r3, [r3, #0]
 800f23a:	f06f 0220 	mvn.w	r2, #32
 800f23e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800f246:	6878      	ldr	r0, [r7, #4]
 800f248:	4798      	blx	r3
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800f24a:	68bb      	ldr	r3, [r7, #8]
 800f24c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800f250:	2b00      	cmp	r3, #0
 800f252:	d00e      	beq.n	800f272 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800f254:	68fb      	ldr	r3, [r7, #12]
 800f256:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800f25a:	2b00      	cmp	r3, #0
 800f25c:	d009      	beq.n	800f272 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800f25e:	687b      	ldr	r3, [r7, #4]
 800f260:	681b      	ldr	r3, [r3, #0]
 800f262:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800f266:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
 800f268:	687b      	ldr	r3, [r7, #4]
 800f26a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800f26e:	6878      	ldr	r0, [r7, #4]
 800f270:	4798      	blx	r3
      HAL_TIMEx_EncoderIndexCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800f272:	68bb      	ldr	r3, [r7, #8]
 800f274:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800f278:	2b00      	cmp	r3, #0
 800f27a:	d00e      	beq.n	800f29a <HAL_TIM_IRQHandler+0x29a>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800f27c:	68fb      	ldr	r3, [r7, #12]
 800f27e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800f282:	2b00      	cmp	r3, #0
 800f284:	d009      	beq.n	800f29a <HAL_TIM_IRQHandler+0x29a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	681b      	ldr	r3, [r3, #0]
 800f28a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800f28e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800f296:	6878      	ldr	r0, [r7, #4]
 800f298:	4798      	blx	r3
      HAL_TIMEx_DirectionChangeCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800f29a:	68bb      	ldr	r3, [r7, #8]
 800f29c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f2a0:	2b00      	cmp	r3, #0
 800f2a2:	d00e      	beq.n	800f2c2 <HAL_TIM_IRQHandler+0x2c2>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800f2a4:	68fb      	ldr	r3, [r7, #12]
 800f2a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f2aa:	2b00      	cmp	r3, #0
 800f2ac:	d009      	beq.n	800f2c2 <HAL_TIM_IRQHandler+0x2c2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	681b      	ldr	r3, [r3, #0]
 800f2b2:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800f2b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800f2be:	6878      	ldr	r0, [r7, #4]
 800f2c0:	4798      	blx	r3
      HAL_TIMEx_IndexErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800f2c2:	68bb      	ldr	r3, [r7, #8]
 800f2c4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f2c8:	2b00      	cmp	r3, #0
 800f2ca:	d00e      	beq.n	800f2ea <HAL_TIM_IRQHandler+0x2ea>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800f2cc:	68fb      	ldr	r3, [r7, #12]
 800f2ce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f2d2:	2b00      	cmp	r3, #0
 800f2d4:	d009      	beq.n	800f2ea <HAL_TIM_IRQHandler+0x2ea>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800f2d6:	687b      	ldr	r3, [r7, #4]
 800f2d8:	681b      	ldr	r3, [r3, #0]
 800f2da:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800f2de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800f2e6:	6878      	ldr	r0, [r7, #4]
 800f2e8:	4798      	blx	r3
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f2ea:	bf00      	nop
 800f2ec:	3710      	adds	r7, #16
 800f2ee:	46bd      	mov	sp, r7
 800f2f0:	bd80      	pop	{r7, pc}
	...

0800f2f4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800f2f4:	b580      	push	{r7, lr}
 800f2f6:	b086      	sub	sp, #24
 800f2f8:	af00      	add	r7, sp, #0
 800f2fa:	60f8      	str	r0, [r7, #12]
 800f2fc:	60b9      	str	r1, [r7, #8]
 800f2fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f300:	2300      	movs	r3, #0
 800f302:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f304:	68fb      	ldr	r3, [r7, #12]
 800f306:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f30a:	2b01      	cmp	r3, #1
 800f30c:	d101      	bne.n	800f312 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800f30e:	2302      	movs	r3, #2
 800f310:	e0ff      	b.n	800f512 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800f312:	68fb      	ldr	r3, [r7, #12]
 800f314:	2201      	movs	r2, #1
 800f316:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800f31a:	687b      	ldr	r3, [r7, #4]
 800f31c:	2b14      	cmp	r3, #20
 800f31e:	f200 80f0 	bhi.w	800f502 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800f322:	a201      	add	r2, pc, #4	@ (adr r2, 800f328 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800f324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f328:	0800f37d 	.word	0x0800f37d
 800f32c:	0800f503 	.word	0x0800f503
 800f330:	0800f503 	.word	0x0800f503
 800f334:	0800f503 	.word	0x0800f503
 800f338:	0800f3bd 	.word	0x0800f3bd
 800f33c:	0800f503 	.word	0x0800f503
 800f340:	0800f503 	.word	0x0800f503
 800f344:	0800f503 	.word	0x0800f503
 800f348:	0800f3ff 	.word	0x0800f3ff
 800f34c:	0800f503 	.word	0x0800f503
 800f350:	0800f503 	.word	0x0800f503
 800f354:	0800f503 	.word	0x0800f503
 800f358:	0800f43f 	.word	0x0800f43f
 800f35c:	0800f503 	.word	0x0800f503
 800f360:	0800f503 	.word	0x0800f503
 800f364:	0800f503 	.word	0x0800f503
 800f368:	0800f481 	.word	0x0800f481
 800f36c:	0800f503 	.word	0x0800f503
 800f370:	0800f503 	.word	0x0800f503
 800f374:	0800f503 	.word	0x0800f503
 800f378:	0800f4c1 	.word	0x0800f4c1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800f37c:	68fb      	ldr	r3, [r7, #12]
 800f37e:	681b      	ldr	r3, [r3, #0]
 800f380:	68b9      	ldr	r1, [r7, #8]
 800f382:	4618      	mov	r0, r3
 800f384:	f000 fc4e 	bl	800fc24 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800f388:	68fb      	ldr	r3, [r7, #12]
 800f38a:	681b      	ldr	r3, [r3, #0]
 800f38c:	699a      	ldr	r2, [r3, #24]
 800f38e:	68fb      	ldr	r3, [r7, #12]
 800f390:	681b      	ldr	r3, [r3, #0]
 800f392:	f042 0208 	orr.w	r2, r2, #8
 800f396:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800f398:	68fb      	ldr	r3, [r7, #12]
 800f39a:	681b      	ldr	r3, [r3, #0]
 800f39c:	699a      	ldr	r2, [r3, #24]
 800f39e:	68fb      	ldr	r3, [r7, #12]
 800f3a0:	681b      	ldr	r3, [r3, #0]
 800f3a2:	f022 0204 	bic.w	r2, r2, #4
 800f3a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800f3a8:	68fb      	ldr	r3, [r7, #12]
 800f3aa:	681b      	ldr	r3, [r3, #0]
 800f3ac:	6999      	ldr	r1, [r3, #24]
 800f3ae:	68bb      	ldr	r3, [r7, #8]
 800f3b0:	691a      	ldr	r2, [r3, #16]
 800f3b2:	68fb      	ldr	r3, [r7, #12]
 800f3b4:	681b      	ldr	r3, [r3, #0]
 800f3b6:	430a      	orrs	r2, r1
 800f3b8:	619a      	str	r2, [r3, #24]
      break;
 800f3ba:	e0a5      	b.n	800f508 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800f3bc:	68fb      	ldr	r3, [r7, #12]
 800f3be:	681b      	ldr	r3, [r3, #0]
 800f3c0:	68b9      	ldr	r1, [r7, #8]
 800f3c2:	4618      	mov	r0, r3
 800f3c4:	f000 fcc8 	bl	800fd58 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800f3c8:	68fb      	ldr	r3, [r7, #12]
 800f3ca:	681b      	ldr	r3, [r3, #0]
 800f3cc:	699a      	ldr	r2, [r3, #24]
 800f3ce:	68fb      	ldr	r3, [r7, #12]
 800f3d0:	681b      	ldr	r3, [r3, #0]
 800f3d2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f3d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800f3d8:	68fb      	ldr	r3, [r7, #12]
 800f3da:	681b      	ldr	r3, [r3, #0]
 800f3dc:	699a      	ldr	r2, [r3, #24]
 800f3de:	68fb      	ldr	r3, [r7, #12]
 800f3e0:	681b      	ldr	r3, [r3, #0]
 800f3e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f3e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800f3e8:	68fb      	ldr	r3, [r7, #12]
 800f3ea:	681b      	ldr	r3, [r3, #0]
 800f3ec:	6999      	ldr	r1, [r3, #24]
 800f3ee:	68bb      	ldr	r3, [r7, #8]
 800f3f0:	691b      	ldr	r3, [r3, #16]
 800f3f2:	021a      	lsls	r2, r3, #8
 800f3f4:	68fb      	ldr	r3, [r7, #12]
 800f3f6:	681b      	ldr	r3, [r3, #0]
 800f3f8:	430a      	orrs	r2, r1
 800f3fa:	619a      	str	r2, [r3, #24]
      break;
 800f3fc:	e084      	b.n	800f508 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800f3fe:	68fb      	ldr	r3, [r7, #12]
 800f400:	681b      	ldr	r3, [r3, #0]
 800f402:	68b9      	ldr	r1, [r7, #8]
 800f404:	4618      	mov	r0, r3
 800f406:	f000 fd3b 	bl	800fe80 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800f40a:	68fb      	ldr	r3, [r7, #12]
 800f40c:	681b      	ldr	r3, [r3, #0]
 800f40e:	69da      	ldr	r2, [r3, #28]
 800f410:	68fb      	ldr	r3, [r7, #12]
 800f412:	681b      	ldr	r3, [r3, #0]
 800f414:	f042 0208 	orr.w	r2, r2, #8
 800f418:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800f41a:	68fb      	ldr	r3, [r7, #12]
 800f41c:	681b      	ldr	r3, [r3, #0]
 800f41e:	69da      	ldr	r2, [r3, #28]
 800f420:	68fb      	ldr	r3, [r7, #12]
 800f422:	681b      	ldr	r3, [r3, #0]
 800f424:	f022 0204 	bic.w	r2, r2, #4
 800f428:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800f42a:	68fb      	ldr	r3, [r7, #12]
 800f42c:	681b      	ldr	r3, [r3, #0]
 800f42e:	69d9      	ldr	r1, [r3, #28]
 800f430:	68bb      	ldr	r3, [r7, #8]
 800f432:	691a      	ldr	r2, [r3, #16]
 800f434:	68fb      	ldr	r3, [r7, #12]
 800f436:	681b      	ldr	r3, [r3, #0]
 800f438:	430a      	orrs	r2, r1
 800f43a:	61da      	str	r2, [r3, #28]
      break;
 800f43c:	e064      	b.n	800f508 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800f43e:	68fb      	ldr	r3, [r7, #12]
 800f440:	681b      	ldr	r3, [r3, #0]
 800f442:	68b9      	ldr	r1, [r7, #8]
 800f444:	4618      	mov	r0, r3
 800f446:	f000 fdad 	bl	800ffa4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800f44a:	68fb      	ldr	r3, [r7, #12]
 800f44c:	681b      	ldr	r3, [r3, #0]
 800f44e:	69da      	ldr	r2, [r3, #28]
 800f450:	68fb      	ldr	r3, [r7, #12]
 800f452:	681b      	ldr	r3, [r3, #0]
 800f454:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f458:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800f45a:	68fb      	ldr	r3, [r7, #12]
 800f45c:	681b      	ldr	r3, [r3, #0]
 800f45e:	69da      	ldr	r2, [r3, #28]
 800f460:	68fb      	ldr	r3, [r7, #12]
 800f462:	681b      	ldr	r3, [r3, #0]
 800f464:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f468:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800f46a:	68fb      	ldr	r3, [r7, #12]
 800f46c:	681b      	ldr	r3, [r3, #0]
 800f46e:	69d9      	ldr	r1, [r3, #28]
 800f470:	68bb      	ldr	r3, [r7, #8]
 800f472:	691b      	ldr	r3, [r3, #16]
 800f474:	021a      	lsls	r2, r3, #8
 800f476:	68fb      	ldr	r3, [r7, #12]
 800f478:	681b      	ldr	r3, [r3, #0]
 800f47a:	430a      	orrs	r2, r1
 800f47c:	61da      	str	r2, [r3, #28]
      break;
 800f47e:	e043      	b.n	800f508 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800f480:	68fb      	ldr	r3, [r7, #12]
 800f482:	681b      	ldr	r3, [r3, #0]
 800f484:	68b9      	ldr	r1, [r7, #8]
 800f486:	4618      	mov	r0, r3
 800f488:	f000 fe20 	bl	80100cc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800f48c:	68fb      	ldr	r3, [r7, #12]
 800f48e:	681b      	ldr	r3, [r3, #0]
 800f490:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f492:	68fb      	ldr	r3, [r7, #12]
 800f494:	681b      	ldr	r3, [r3, #0]
 800f496:	f042 0208 	orr.w	r2, r2, #8
 800f49a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800f49c:	68fb      	ldr	r3, [r7, #12]
 800f49e:	681b      	ldr	r3, [r3, #0]
 800f4a0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f4a2:	68fb      	ldr	r3, [r7, #12]
 800f4a4:	681b      	ldr	r3, [r3, #0]
 800f4a6:	f022 0204 	bic.w	r2, r2, #4
 800f4aa:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800f4ac:	68fb      	ldr	r3, [r7, #12]
 800f4ae:	681b      	ldr	r3, [r3, #0]
 800f4b0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800f4b2:	68bb      	ldr	r3, [r7, #8]
 800f4b4:	691a      	ldr	r2, [r3, #16]
 800f4b6:	68fb      	ldr	r3, [r7, #12]
 800f4b8:	681b      	ldr	r3, [r3, #0]
 800f4ba:	430a      	orrs	r2, r1
 800f4bc:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800f4be:	e023      	b.n	800f508 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800f4c0:	68fb      	ldr	r3, [r7, #12]
 800f4c2:	681b      	ldr	r3, [r3, #0]
 800f4c4:	68b9      	ldr	r1, [r7, #8]
 800f4c6:	4618      	mov	r0, r3
 800f4c8:	f000 fe6a 	bl	80101a0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800f4cc:	68fb      	ldr	r3, [r7, #12]
 800f4ce:	681b      	ldr	r3, [r3, #0]
 800f4d0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f4d2:	68fb      	ldr	r3, [r7, #12]
 800f4d4:	681b      	ldr	r3, [r3, #0]
 800f4d6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f4da:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800f4dc:	68fb      	ldr	r3, [r7, #12]
 800f4de:	681b      	ldr	r3, [r3, #0]
 800f4e0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f4e2:	68fb      	ldr	r3, [r7, #12]
 800f4e4:	681b      	ldr	r3, [r3, #0]
 800f4e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f4ea:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800f4ec:	68fb      	ldr	r3, [r7, #12]
 800f4ee:	681b      	ldr	r3, [r3, #0]
 800f4f0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800f4f2:	68bb      	ldr	r3, [r7, #8]
 800f4f4:	691b      	ldr	r3, [r3, #16]
 800f4f6:	021a      	lsls	r2, r3, #8
 800f4f8:	68fb      	ldr	r3, [r7, #12]
 800f4fa:	681b      	ldr	r3, [r3, #0]
 800f4fc:	430a      	orrs	r2, r1
 800f4fe:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800f500:	e002      	b.n	800f508 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800f502:	2301      	movs	r3, #1
 800f504:	75fb      	strb	r3, [r7, #23]
      break;
 800f506:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800f508:	68fb      	ldr	r3, [r7, #12]
 800f50a:	2200      	movs	r2, #0
 800f50c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f510:	7dfb      	ldrb	r3, [r7, #23]
}
 800f512:	4618      	mov	r0, r3
 800f514:	3718      	adds	r7, #24
 800f516:	46bd      	mov	sp, r7
 800f518:	bd80      	pop	{r7, pc}
 800f51a:	bf00      	nop

0800f51c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800f51c:	b580      	push	{r7, lr}
 800f51e:	b084      	sub	sp, #16
 800f520:	af00      	add	r7, sp, #0
 800f522:	6078      	str	r0, [r7, #4]
 800f524:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800f526:	2300      	movs	r3, #0
 800f528:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f530:	2b01      	cmp	r3, #1
 800f532:	d101      	bne.n	800f538 <HAL_TIM_ConfigClockSource+0x1c>
 800f534:	2302      	movs	r3, #2
 800f536:	e0f6      	b.n	800f726 <HAL_TIM_ConfigClockSource+0x20a>
 800f538:	687b      	ldr	r3, [r7, #4]
 800f53a:	2201      	movs	r2, #1
 800f53c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	2202      	movs	r2, #2
 800f544:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	681b      	ldr	r3, [r3, #0]
 800f54c:	689b      	ldr	r3, [r3, #8]
 800f54e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800f550:	68bb      	ldr	r3, [r7, #8]
 800f552:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800f556:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800f55a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f55c:	68bb      	ldr	r3, [r7, #8]
 800f55e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f562:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	681b      	ldr	r3, [r3, #0]
 800f568:	68ba      	ldr	r2, [r7, #8]
 800f56a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800f56c:	683b      	ldr	r3, [r7, #0]
 800f56e:	681b      	ldr	r3, [r3, #0]
 800f570:	4a6f      	ldr	r2, [pc, #444]	@ (800f730 <HAL_TIM_ConfigClockSource+0x214>)
 800f572:	4293      	cmp	r3, r2
 800f574:	f000 80c1 	beq.w	800f6fa <HAL_TIM_ConfigClockSource+0x1de>
 800f578:	4a6d      	ldr	r2, [pc, #436]	@ (800f730 <HAL_TIM_ConfigClockSource+0x214>)
 800f57a:	4293      	cmp	r3, r2
 800f57c:	f200 80c6 	bhi.w	800f70c <HAL_TIM_ConfigClockSource+0x1f0>
 800f580:	4a6c      	ldr	r2, [pc, #432]	@ (800f734 <HAL_TIM_ConfigClockSource+0x218>)
 800f582:	4293      	cmp	r3, r2
 800f584:	f000 80b9 	beq.w	800f6fa <HAL_TIM_ConfigClockSource+0x1de>
 800f588:	4a6a      	ldr	r2, [pc, #424]	@ (800f734 <HAL_TIM_ConfigClockSource+0x218>)
 800f58a:	4293      	cmp	r3, r2
 800f58c:	f200 80be 	bhi.w	800f70c <HAL_TIM_ConfigClockSource+0x1f0>
 800f590:	4a69      	ldr	r2, [pc, #420]	@ (800f738 <HAL_TIM_ConfigClockSource+0x21c>)
 800f592:	4293      	cmp	r3, r2
 800f594:	f000 80b1 	beq.w	800f6fa <HAL_TIM_ConfigClockSource+0x1de>
 800f598:	4a67      	ldr	r2, [pc, #412]	@ (800f738 <HAL_TIM_ConfigClockSource+0x21c>)
 800f59a:	4293      	cmp	r3, r2
 800f59c:	f200 80b6 	bhi.w	800f70c <HAL_TIM_ConfigClockSource+0x1f0>
 800f5a0:	4a66      	ldr	r2, [pc, #408]	@ (800f73c <HAL_TIM_ConfigClockSource+0x220>)
 800f5a2:	4293      	cmp	r3, r2
 800f5a4:	f000 80a9 	beq.w	800f6fa <HAL_TIM_ConfigClockSource+0x1de>
 800f5a8:	4a64      	ldr	r2, [pc, #400]	@ (800f73c <HAL_TIM_ConfigClockSource+0x220>)
 800f5aa:	4293      	cmp	r3, r2
 800f5ac:	f200 80ae 	bhi.w	800f70c <HAL_TIM_ConfigClockSource+0x1f0>
 800f5b0:	4a63      	ldr	r2, [pc, #396]	@ (800f740 <HAL_TIM_ConfigClockSource+0x224>)
 800f5b2:	4293      	cmp	r3, r2
 800f5b4:	f000 80a1 	beq.w	800f6fa <HAL_TIM_ConfigClockSource+0x1de>
 800f5b8:	4a61      	ldr	r2, [pc, #388]	@ (800f740 <HAL_TIM_ConfigClockSource+0x224>)
 800f5ba:	4293      	cmp	r3, r2
 800f5bc:	f200 80a6 	bhi.w	800f70c <HAL_TIM_ConfigClockSource+0x1f0>
 800f5c0:	4a60      	ldr	r2, [pc, #384]	@ (800f744 <HAL_TIM_ConfigClockSource+0x228>)
 800f5c2:	4293      	cmp	r3, r2
 800f5c4:	f000 8099 	beq.w	800f6fa <HAL_TIM_ConfigClockSource+0x1de>
 800f5c8:	4a5e      	ldr	r2, [pc, #376]	@ (800f744 <HAL_TIM_ConfigClockSource+0x228>)
 800f5ca:	4293      	cmp	r3, r2
 800f5cc:	f200 809e 	bhi.w	800f70c <HAL_TIM_ConfigClockSource+0x1f0>
 800f5d0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800f5d4:	f000 8091 	beq.w	800f6fa <HAL_TIM_ConfigClockSource+0x1de>
 800f5d8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800f5dc:	f200 8096 	bhi.w	800f70c <HAL_TIM_ConfigClockSource+0x1f0>
 800f5e0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f5e4:	f000 8089 	beq.w	800f6fa <HAL_TIM_ConfigClockSource+0x1de>
 800f5e8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f5ec:	f200 808e 	bhi.w	800f70c <HAL_TIM_ConfigClockSource+0x1f0>
 800f5f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f5f4:	d03e      	beq.n	800f674 <HAL_TIM_ConfigClockSource+0x158>
 800f5f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f5fa:	f200 8087 	bhi.w	800f70c <HAL_TIM_ConfigClockSource+0x1f0>
 800f5fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f602:	f000 8086 	beq.w	800f712 <HAL_TIM_ConfigClockSource+0x1f6>
 800f606:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f60a:	d87f      	bhi.n	800f70c <HAL_TIM_ConfigClockSource+0x1f0>
 800f60c:	2b70      	cmp	r3, #112	@ 0x70
 800f60e:	d01a      	beq.n	800f646 <HAL_TIM_ConfigClockSource+0x12a>
 800f610:	2b70      	cmp	r3, #112	@ 0x70
 800f612:	d87b      	bhi.n	800f70c <HAL_TIM_ConfigClockSource+0x1f0>
 800f614:	2b60      	cmp	r3, #96	@ 0x60
 800f616:	d050      	beq.n	800f6ba <HAL_TIM_ConfigClockSource+0x19e>
 800f618:	2b60      	cmp	r3, #96	@ 0x60
 800f61a:	d877      	bhi.n	800f70c <HAL_TIM_ConfigClockSource+0x1f0>
 800f61c:	2b50      	cmp	r3, #80	@ 0x50
 800f61e:	d03c      	beq.n	800f69a <HAL_TIM_ConfigClockSource+0x17e>
 800f620:	2b50      	cmp	r3, #80	@ 0x50
 800f622:	d873      	bhi.n	800f70c <HAL_TIM_ConfigClockSource+0x1f0>
 800f624:	2b40      	cmp	r3, #64	@ 0x40
 800f626:	d058      	beq.n	800f6da <HAL_TIM_ConfigClockSource+0x1be>
 800f628:	2b40      	cmp	r3, #64	@ 0x40
 800f62a:	d86f      	bhi.n	800f70c <HAL_TIM_ConfigClockSource+0x1f0>
 800f62c:	2b30      	cmp	r3, #48	@ 0x30
 800f62e:	d064      	beq.n	800f6fa <HAL_TIM_ConfigClockSource+0x1de>
 800f630:	2b30      	cmp	r3, #48	@ 0x30
 800f632:	d86b      	bhi.n	800f70c <HAL_TIM_ConfigClockSource+0x1f0>
 800f634:	2b20      	cmp	r3, #32
 800f636:	d060      	beq.n	800f6fa <HAL_TIM_ConfigClockSource+0x1de>
 800f638:	2b20      	cmp	r3, #32
 800f63a:	d867      	bhi.n	800f70c <HAL_TIM_ConfigClockSource+0x1f0>
 800f63c:	2b00      	cmp	r3, #0
 800f63e:	d05c      	beq.n	800f6fa <HAL_TIM_ConfigClockSource+0x1de>
 800f640:	2b10      	cmp	r3, #16
 800f642:	d05a      	beq.n	800f6fa <HAL_TIM_ConfigClockSource+0x1de>
 800f644:	e062      	b.n	800f70c <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f646:	687b      	ldr	r3, [r7, #4]
 800f648:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f64a:	683b      	ldr	r3, [r7, #0]
 800f64c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f64e:	683b      	ldr	r3, [r7, #0]
 800f650:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f652:	683b      	ldr	r3, [r7, #0]
 800f654:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f656:	f000 fe8b 	bl	8010370 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800f65a:	687b      	ldr	r3, [r7, #4]
 800f65c:	681b      	ldr	r3, [r3, #0]
 800f65e:	689b      	ldr	r3, [r3, #8]
 800f660:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800f662:	68bb      	ldr	r3, [r7, #8]
 800f664:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800f668:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800f66a:	687b      	ldr	r3, [r7, #4]
 800f66c:	681b      	ldr	r3, [r3, #0]
 800f66e:	68ba      	ldr	r2, [r7, #8]
 800f670:	609a      	str	r2, [r3, #8]
      break;
 800f672:	e04f      	b.n	800f714 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f674:	687b      	ldr	r3, [r7, #4]
 800f676:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f678:	683b      	ldr	r3, [r7, #0]
 800f67a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f67c:	683b      	ldr	r3, [r7, #0]
 800f67e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f680:	683b      	ldr	r3, [r7, #0]
 800f682:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f684:	f000 fe74 	bl	8010370 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800f688:	687b      	ldr	r3, [r7, #4]
 800f68a:	681b      	ldr	r3, [r3, #0]
 800f68c:	689a      	ldr	r2, [r3, #8]
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	681b      	ldr	r3, [r3, #0]
 800f692:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800f696:	609a      	str	r2, [r3, #8]
      break;
 800f698:	e03c      	b.n	800f714 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f69a:	687b      	ldr	r3, [r7, #4]
 800f69c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f69e:	683b      	ldr	r3, [r7, #0]
 800f6a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f6a2:	683b      	ldr	r3, [r7, #0]
 800f6a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f6a6:	461a      	mov	r2, r3
 800f6a8:	f000 fde6 	bl	8010278 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800f6ac:	687b      	ldr	r3, [r7, #4]
 800f6ae:	681b      	ldr	r3, [r3, #0]
 800f6b0:	2150      	movs	r1, #80	@ 0x50
 800f6b2:	4618      	mov	r0, r3
 800f6b4:	f000 fe3f 	bl	8010336 <TIM_ITRx_SetConfig>
      break;
 800f6b8:	e02c      	b.n	800f714 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800f6ba:	687b      	ldr	r3, [r7, #4]
 800f6bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f6be:	683b      	ldr	r3, [r7, #0]
 800f6c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f6c2:	683b      	ldr	r3, [r7, #0]
 800f6c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800f6c6:	461a      	mov	r2, r3
 800f6c8:	f000 fe05 	bl	80102d6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	681b      	ldr	r3, [r3, #0]
 800f6d0:	2160      	movs	r1, #96	@ 0x60
 800f6d2:	4618      	mov	r0, r3
 800f6d4:	f000 fe2f 	bl	8010336 <TIM_ITRx_SetConfig>
      break;
 800f6d8:	e01c      	b.n	800f714 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f6de:	683b      	ldr	r3, [r7, #0]
 800f6e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f6e2:	683b      	ldr	r3, [r7, #0]
 800f6e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f6e6:	461a      	mov	r2, r3
 800f6e8:	f000 fdc6 	bl	8010278 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800f6ec:	687b      	ldr	r3, [r7, #4]
 800f6ee:	681b      	ldr	r3, [r3, #0]
 800f6f0:	2140      	movs	r1, #64	@ 0x40
 800f6f2:	4618      	mov	r0, r3
 800f6f4:	f000 fe1f 	bl	8010336 <TIM_ITRx_SetConfig>
      break;
 800f6f8:	e00c      	b.n	800f714 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	681a      	ldr	r2, [r3, #0]
 800f6fe:	683b      	ldr	r3, [r7, #0]
 800f700:	681b      	ldr	r3, [r3, #0]
 800f702:	4619      	mov	r1, r3
 800f704:	4610      	mov	r0, r2
 800f706:	f000 fe16 	bl	8010336 <TIM_ITRx_SetConfig>
      break;
 800f70a:	e003      	b.n	800f714 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800f70c:	2301      	movs	r3, #1
 800f70e:	73fb      	strb	r3, [r7, #15]
      break;
 800f710:	e000      	b.n	800f714 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800f712:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	2201      	movs	r2, #1
 800f718:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f71c:	687b      	ldr	r3, [r7, #4]
 800f71e:	2200      	movs	r2, #0
 800f720:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f724:	7bfb      	ldrb	r3, [r7, #15]
}
 800f726:	4618      	mov	r0, r3
 800f728:	3710      	adds	r7, #16
 800f72a:	46bd      	mov	sp, r7
 800f72c:	bd80      	pop	{r7, pc}
 800f72e:	bf00      	nop
 800f730:	00100070 	.word	0x00100070
 800f734:	00100060 	.word	0x00100060
 800f738:	00100050 	.word	0x00100050
 800f73c:	00100040 	.word	0x00100040
 800f740:	00100030 	.word	0x00100030
 800f744:	00100020 	.word	0x00100020

0800f748 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800f748:	b480      	push	{r7}
 800f74a:	b083      	sub	sp, #12
 800f74c:	af00      	add	r7, sp, #0
 800f74e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 800f750:	bf00      	nop
 800f752:	370c      	adds	r7, #12
 800f754:	46bd      	mov	sp, r7
 800f756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f75a:	4770      	bx	lr

0800f75c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f75c:	b480      	push	{r7}
 800f75e:	b083      	sub	sp, #12
 800f760:	af00      	add	r7, sp, #0
 800f762:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f764:	bf00      	nop
 800f766:	370c      	adds	r7, #12
 800f768:	46bd      	mov	sp, r7
 800f76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f76e:	4770      	bx	lr

0800f770 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f770:	b480      	push	{r7}
 800f772:	b083      	sub	sp, #12
 800f774:	af00      	add	r7, sp, #0
 800f776:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f778:	bf00      	nop
 800f77a:	370c      	adds	r7, #12
 800f77c:	46bd      	mov	sp, r7
 800f77e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f782:	4770      	bx	lr

0800f784 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800f784:	b480      	push	{r7}
 800f786:	b083      	sub	sp, #12
 800f788:	af00      	add	r7, sp, #0
 800f78a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 800f78c:	bf00      	nop
 800f78e:	370c      	adds	r7, #12
 800f790:	46bd      	mov	sp, r7
 800f792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f796:	4770      	bx	lr

0800f798 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f798:	b480      	push	{r7}
 800f79a:	b083      	sub	sp, #12
 800f79c:	af00      	add	r7, sp, #0
 800f79e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f7a0:	bf00      	nop
 800f7a2:	370c      	adds	r7, #12
 800f7a4:	46bd      	mov	sp, r7
 800f7a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7aa:	4770      	bx	lr

0800f7ac <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800f7ac:	b480      	push	{r7}
 800f7ae:	b083      	sub	sp, #12
 800f7b0:	af00      	add	r7, sp, #0
 800f7b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800f7b4:	bf00      	nop
 800f7b6:	370c      	adds	r7, #12
 800f7b8:	46bd      	mov	sp, r7
 800f7ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7be:	4770      	bx	lr

0800f7c0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f7c0:	b480      	push	{r7}
 800f7c2:	b083      	sub	sp, #12
 800f7c4:	af00      	add	r7, sp, #0
 800f7c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f7c8:	bf00      	nop
 800f7ca:	370c      	adds	r7, #12
 800f7cc:	46bd      	mov	sp, r7
 800f7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7d2:	4770      	bx	lr

0800f7d4 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800f7d4:	b480      	push	{r7}
 800f7d6:	b083      	sub	sp, #12
 800f7d8:	af00      	add	r7, sp, #0
 800f7da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 800f7dc:	bf00      	nop
 800f7de:	370c      	adds	r7, #12
 800f7e0:	46bd      	mov	sp, r7
 800f7e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7e6:	4770      	bx	lr

0800f7e8 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800f7e8:	b480      	push	{r7}
 800f7ea:	b083      	sub	sp, #12
 800f7ec:	af00      	add	r7, sp, #0
 800f7ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800f7f0:	bf00      	nop
 800f7f2:	370c      	adds	r7, #12
 800f7f4:	46bd      	mov	sp, r7
 800f7f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7fa:	4770      	bx	lr

0800f7fc <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 800f7fc:	b480      	push	{r7}
 800f7fe:	b087      	sub	sp, #28
 800f800:	af00      	add	r7, sp, #0
 800f802:	60f8      	str	r0, [r7, #12]
 800f804:	460b      	mov	r3, r1
 800f806:	607a      	str	r2, [r7, #4]
 800f808:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800f80a:	2300      	movs	r3, #0
 800f80c:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	2b00      	cmp	r3, #0
 800f812:	d101      	bne.n	800f818 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 800f814:	2301      	movs	r3, #1
 800f816:	e14a      	b.n	800faae <HAL_TIM_RegisterCallback+0x2b2>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 800f818:	68fb      	ldr	r3, [r7, #12]
 800f81a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f81e:	b2db      	uxtb	r3, r3
 800f820:	2b01      	cmp	r3, #1
 800f822:	f040 80dd 	bne.w	800f9e0 <HAL_TIM_RegisterCallback+0x1e4>
  {
    switch (CallbackID)
 800f826:	7afb      	ldrb	r3, [r7, #11]
 800f828:	2b1f      	cmp	r3, #31
 800f82a:	f200 80d6 	bhi.w	800f9da <HAL_TIM_RegisterCallback+0x1de>
 800f82e:	a201      	add	r2, pc, #4	@ (adr r2, 800f834 <HAL_TIM_RegisterCallback+0x38>)
 800f830:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f834:	0800f8b5 	.word	0x0800f8b5
 800f838:	0800f8bd 	.word	0x0800f8bd
 800f83c:	0800f8c5 	.word	0x0800f8c5
 800f840:	0800f8cd 	.word	0x0800f8cd
 800f844:	0800f8d5 	.word	0x0800f8d5
 800f848:	0800f8dd 	.word	0x0800f8dd
 800f84c:	0800f8e5 	.word	0x0800f8e5
 800f850:	0800f8ed 	.word	0x0800f8ed
 800f854:	0800f8f5 	.word	0x0800f8f5
 800f858:	0800f8fd 	.word	0x0800f8fd
 800f85c:	0800f905 	.word	0x0800f905
 800f860:	0800f90d 	.word	0x0800f90d
 800f864:	0800f915 	.word	0x0800f915
 800f868:	0800f91d 	.word	0x0800f91d
 800f86c:	0800f927 	.word	0x0800f927
 800f870:	0800f931 	.word	0x0800f931
 800f874:	0800f93b 	.word	0x0800f93b
 800f878:	0800f945 	.word	0x0800f945
 800f87c:	0800f94f 	.word	0x0800f94f
 800f880:	0800f959 	.word	0x0800f959
 800f884:	0800f963 	.word	0x0800f963
 800f888:	0800f96d 	.word	0x0800f96d
 800f88c:	0800f977 	.word	0x0800f977
 800f890:	0800f981 	.word	0x0800f981
 800f894:	0800f98b 	.word	0x0800f98b
 800f898:	0800f995 	.word	0x0800f995
 800f89c:	0800f99f 	.word	0x0800f99f
 800f8a0:	0800f9a9 	.word	0x0800f9a9
 800f8a4:	0800f9b3 	.word	0x0800f9b3
 800f8a8:	0800f9bd 	.word	0x0800f9bd
 800f8ac:	0800f9c7 	.word	0x0800f9c7
 800f8b0:	0800f9d1 	.word	0x0800f9d1
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 800f8b4:	68fb      	ldr	r3, [r7, #12]
 800f8b6:	687a      	ldr	r2, [r7, #4]
 800f8b8:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800f8ba:	e0f7      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 800f8bc:	68fb      	ldr	r3, [r7, #12]
 800f8be:	687a      	ldr	r2, [r7, #4]
 800f8c0:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800f8c2:	e0f3      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 800f8c4:	68fb      	ldr	r3, [r7, #12]
 800f8c6:	687a      	ldr	r2, [r7, #4]
 800f8c8:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800f8ca:	e0ef      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 800f8cc:	68fb      	ldr	r3, [r7, #12]
 800f8ce:	687a      	ldr	r2, [r7, #4]
 800f8d0:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800f8d2:	e0eb      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 800f8d4:	68fb      	ldr	r3, [r7, #12]
 800f8d6:	687a      	ldr	r2, [r7, #4]
 800f8d8:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800f8da:	e0e7      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 800f8dc:	68fb      	ldr	r3, [r7, #12]
 800f8de:	687a      	ldr	r2, [r7, #4]
 800f8e0:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800f8e2:	e0e3      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 800f8e4:	68fb      	ldr	r3, [r7, #12]
 800f8e6:	687a      	ldr	r2, [r7, #4]
 800f8e8:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800f8ea:	e0df      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 800f8ec:	68fb      	ldr	r3, [r7, #12]
 800f8ee:	687a      	ldr	r2, [r7, #4]
 800f8f0:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800f8f2:	e0db      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 800f8f4:	68fb      	ldr	r3, [r7, #12]
 800f8f6:	687a      	ldr	r2, [r7, #4]
 800f8f8:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800f8fa:	e0d7      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 800f8fc:	68fb      	ldr	r3, [r7, #12]
 800f8fe:	687a      	ldr	r2, [r7, #4]
 800f900:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800f902:	e0d3      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 800f904:	68fb      	ldr	r3, [r7, #12]
 800f906:	687a      	ldr	r2, [r7, #4]
 800f908:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800f90a:	e0cf      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 800f90c:	68fb      	ldr	r3, [r7, #12]
 800f90e:	687a      	ldr	r2, [r7, #4]
 800f910:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800f912:	e0cb      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 800f914:	68fb      	ldr	r3, [r7, #12]
 800f916:	687a      	ldr	r2, [r7, #4]
 800f918:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 800f91a:	e0c7      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 800f91c:	68fb      	ldr	r3, [r7, #12]
 800f91e:	687a      	ldr	r2, [r7, #4]
 800f920:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 800f924:	e0c2      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 800f926:	68fb      	ldr	r3, [r7, #12]
 800f928:	687a      	ldr	r2, [r7, #4]
 800f92a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 800f92e:	e0bd      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 800f930:	68fb      	ldr	r3, [r7, #12]
 800f932:	687a      	ldr	r2, [r7, #4]
 800f934:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 800f938:	e0b8      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 800f93a:	68fb      	ldr	r3, [r7, #12]
 800f93c:	687a      	ldr	r2, [r7, #4]
 800f93e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 800f942:	e0b3      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 800f944:	68fb      	ldr	r3, [r7, #12]
 800f946:	687a      	ldr	r2, [r7, #4]
 800f948:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 800f94c:	e0ae      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 800f94e:	68fb      	ldr	r3, [r7, #12]
 800f950:	687a      	ldr	r2, [r7, #4]
 800f952:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 800f956:	e0a9      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 800f958:	68fb      	ldr	r3, [r7, #12]
 800f95a:	687a      	ldr	r2, [r7, #4]
 800f95c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 800f960:	e0a4      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 800f962:	68fb      	ldr	r3, [r7, #12]
 800f964:	687a      	ldr	r2, [r7, #4]
 800f966:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 800f96a:	e09f      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 800f96c:	68fb      	ldr	r3, [r7, #12]
 800f96e:	687a      	ldr	r2, [r7, #4]
 800f970:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 800f974:	e09a      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 800f976:	68fb      	ldr	r3, [r7, #12]
 800f978:	687a      	ldr	r2, [r7, #4]
 800f97a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 800f97e:	e095      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 800f980:	68fb      	ldr	r3, [r7, #12]
 800f982:	687a      	ldr	r2, [r7, #4]
 800f984:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 800f988:	e090      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 800f98a:	68fb      	ldr	r3, [r7, #12]
 800f98c:	687a      	ldr	r2, [r7, #4]
 800f98e:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 800f992:	e08b      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 800f994:	68fb      	ldr	r3, [r7, #12]
 800f996:	687a      	ldr	r2, [r7, #4]
 800f998:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 800f99c:	e086      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 800f99e:	68fb      	ldr	r3, [r7, #12]
 800f9a0:	687a      	ldr	r2, [r7, #4]
 800f9a2:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 800f9a6:	e081      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 800f9a8:	68fb      	ldr	r3, [r7, #12]
 800f9aa:	687a      	ldr	r2, [r7, #4]
 800f9ac:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 800f9b0:	e07c      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_INDEX_CB_ID :
        htim->EncoderIndexCallback                 = pCallback;
 800f9b2:	68fb      	ldr	r3, [r7, #12]
 800f9b4:	687a      	ldr	r2, [r7, #4]
 800f9b6:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 800f9ba:	e077      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_DIRECTION_CHANGE_CB_ID :
        htim->DirectionChangeCallback              = pCallback;
 800f9bc:	68fb      	ldr	r3, [r7, #12]
 800f9be:	687a      	ldr	r2, [r7, #4]
 800f9c0:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
        break;
 800f9c4:	e072      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_INDEX_ERROR_CB_ID :
        htim->IndexErrorCallback                   = pCallback;
 800f9c6:	68fb      	ldr	r3, [r7, #12]
 800f9c8:	687a      	ldr	r2, [r7, #4]
 800f9ca:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800f9ce:	e06d      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRANSITION_ERROR_CB_ID :
        htim->TransitionErrorCallback              = pCallback;
 800f9d0:	68fb      	ldr	r3, [r7, #12]
 800f9d2:	687a      	ldr	r2, [r7, #4]
 800f9d4:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800f9d8:	e068      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800f9da:	2301      	movs	r3, #1
 800f9dc:	75fb      	strb	r3, [r7, #23]
        break;
 800f9de:	e065      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 800f9e0:	68fb      	ldr	r3, [r7, #12]
 800f9e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f9e6:	b2db      	uxtb	r3, r3
 800f9e8:	2b00      	cmp	r3, #0
 800f9ea:	d15d      	bne.n	800faa8 <HAL_TIM_RegisterCallback+0x2ac>
  {
    switch (CallbackID)
 800f9ec:	7afb      	ldrb	r3, [r7, #11]
 800f9ee:	2b0d      	cmp	r3, #13
 800f9f0:	d857      	bhi.n	800faa2 <HAL_TIM_RegisterCallback+0x2a6>
 800f9f2:	a201      	add	r2, pc, #4	@ (adr r2, 800f9f8 <HAL_TIM_RegisterCallback+0x1fc>)
 800f9f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f9f8:	0800fa31 	.word	0x0800fa31
 800f9fc:	0800fa39 	.word	0x0800fa39
 800fa00:	0800fa41 	.word	0x0800fa41
 800fa04:	0800fa49 	.word	0x0800fa49
 800fa08:	0800fa51 	.word	0x0800fa51
 800fa0c:	0800fa59 	.word	0x0800fa59
 800fa10:	0800fa61 	.word	0x0800fa61
 800fa14:	0800fa69 	.word	0x0800fa69
 800fa18:	0800fa71 	.word	0x0800fa71
 800fa1c:	0800fa79 	.word	0x0800fa79
 800fa20:	0800fa81 	.word	0x0800fa81
 800fa24:	0800fa89 	.word	0x0800fa89
 800fa28:	0800fa91 	.word	0x0800fa91
 800fa2c:	0800fa99 	.word	0x0800fa99
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 800fa30:	68fb      	ldr	r3, [r7, #12]
 800fa32:	687a      	ldr	r2, [r7, #4]
 800fa34:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800fa36:	e039      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 800fa38:	68fb      	ldr	r3, [r7, #12]
 800fa3a:	687a      	ldr	r2, [r7, #4]
 800fa3c:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800fa3e:	e035      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 800fa40:	68fb      	ldr	r3, [r7, #12]
 800fa42:	687a      	ldr	r2, [r7, #4]
 800fa44:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800fa46:	e031      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 800fa48:	68fb      	ldr	r3, [r7, #12]
 800fa4a:	687a      	ldr	r2, [r7, #4]
 800fa4c:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800fa4e:	e02d      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 800fa50:	68fb      	ldr	r3, [r7, #12]
 800fa52:	687a      	ldr	r2, [r7, #4]
 800fa54:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800fa56:	e029      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 800fa58:	68fb      	ldr	r3, [r7, #12]
 800fa5a:	687a      	ldr	r2, [r7, #4]
 800fa5c:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800fa5e:	e025      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 800fa60:	68fb      	ldr	r3, [r7, #12]
 800fa62:	687a      	ldr	r2, [r7, #4]
 800fa64:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800fa66:	e021      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 800fa68:	68fb      	ldr	r3, [r7, #12]
 800fa6a:	687a      	ldr	r2, [r7, #4]
 800fa6c:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800fa6e:	e01d      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 800fa70:	68fb      	ldr	r3, [r7, #12]
 800fa72:	687a      	ldr	r2, [r7, #4]
 800fa74:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800fa76:	e019      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 800fa78:	68fb      	ldr	r3, [r7, #12]
 800fa7a:	687a      	ldr	r2, [r7, #4]
 800fa7c:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800fa7e:	e015      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 800fa80:	68fb      	ldr	r3, [r7, #12]
 800fa82:	687a      	ldr	r2, [r7, #4]
 800fa84:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800fa86:	e011      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 800fa88:	68fb      	ldr	r3, [r7, #12]
 800fa8a:	687a      	ldr	r2, [r7, #4]
 800fa8c:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800fa8e:	e00d      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 800fa90:	68fb      	ldr	r3, [r7, #12]
 800fa92:	687a      	ldr	r2, [r7, #4]
 800fa94:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 800fa96:	e009      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 800fa98:	68fb      	ldr	r3, [r7, #12]
 800fa9a:	687a      	ldr	r2, [r7, #4]
 800fa9c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 800faa0:	e004      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800faa2:	2301      	movs	r3, #1
 800faa4:	75fb      	strb	r3, [r7, #23]
        break;
 800faa6:	e001      	b.n	800faac <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 800faa8:	2301      	movs	r3, #1
 800faaa:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800faac:	7dfb      	ldrb	r3, [r7, #23]
}
 800faae:	4618      	mov	r0, r3
 800fab0:	371c      	adds	r7, #28
 800fab2:	46bd      	mov	sp, r7
 800fab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fab8:	4770      	bx	lr
 800faba:	bf00      	nop

0800fabc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800fabc:	b480      	push	{r7}
 800fabe:	b085      	sub	sp, #20
 800fac0:	af00      	add	r7, sp, #0
 800fac2:	6078      	str	r0, [r7, #4]
 800fac4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800fac6:	687b      	ldr	r3, [r7, #4]
 800fac8:	681b      	ldr	r3, [r3, #0]
 800faca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800facc:	687b      	ldr	r3, [r7, #4]
 800face:	4a4c      	ldr	r2, [pc, #304]	@ (800fc00 <TIM_Base_SetConfig+0x144>)
 800fad0:	4293      	cmp	r3, r2
 800fad2:	d017      	beq.n	800fb04 <TIM_Base_SetConfig+0x48>
 800fad4:	687b      	ldr	r3, [r7, #4]
 800fad6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fada:	d013      	beq.n	800fb04 <TIM_Base_SetConfig+0x48>
 800fadc:	687b      	ldr	r3, [r7, #4]
 800fade:	4a49      	ldr	r2, [pc, #292]	@ (800fc04 <TIM_Base_SetConfig+0x148>)
 800fae0:	4293      	cmp	r3, r2
 800fae2:	d00f      	beq.n	800fb04 <TIM_Base_SetConfig+0x48>
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	4a48      	ldr	r2, [pc, #288]	@ (800fc08 <TIM_Base_SetConfig+0x14c>)
 800fae8:	4293      	cmp	r3, r2
 800faea:	d00b      	beq.n	800fb04 <TIM_Base_SetConfig+0x48>
 800faec:	687b      	ldr	r3, [r7, #4]
 800faee:	4a47      	ldr	r2, [pc, #284]	@ (800fc0c <TIM_Base_SetConfig+0x150>)
 800faf0:	4293      	cmp	r3, r2
 800faf2:	d007      	beq.n	800fb04 <TIM_Base_SetConfig+0x48>
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	4a46      	ldr	r2, [pc, #280]	@ (800fc10 <TIM_Base_SetConfig+0x154>)
 800faf8:	4293      	cmp	r3, r2
 800fafa:	d003      	beq.n	800fb04 <TIM_Base_SetConfig+0x48>
 800fafc:	687b      	ldr	r3, [r7, #4]
 800fafe:	4a45      	ldr	r2, [pc, #276]	@ (800fc14 <TIM_Base_SetConfig+0x158>)
 800fb00:	4293      	cmp	r3, r2
 800fb02:	d108      	bne.n	800fb16 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800fb04:	68fb      	ldr	r3, [r7, #12]
 800fb06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fb0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800fb0c:	683b      	ldr	r3, [r7, #0]
 800fb0e:	685b      	ldr	r3, [r3, #4]
 800fb10:	68fa      	ldr	r2, [r7, #12]
 800fb12:	4313      	orrs	r3, r2
 800fb14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800fb16:	687b      	ldr	r3, [r7, #4]
 800fb18:	4a39      	ldr	r2, [pc, #228]	@ (800fc00 <TIM_Base_SetConfig+0x144>)
 800fb1a:	4293      	cmp	r3, r2
 800fb1c:	d023      	beq.n	800fb66 <TIM_Base_SetConfig+0xaa>
 800fb1e:	687b      	ldr	r3, [r7, #4]
 800fb20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fb24:	d01f      	beq.n	800fb66 <TIM_Base_SetConfig+0xaa>
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	4a36      	ldr	r2, [pc, #216]	@ (800fc04 <TIM_Base_SetConfig+0x148>)
 800fb2a:	4293      	cmp	r3, r2
 800fb2c:	d01b      	beq.n	800fb66 <TIM_Base_SetConfig+0xaa>
 800fb2e:	687b      	ldr	r3, [r7, #4]
 800fb30:	4a35      	ldr	r2, [pc, #212]	@ (800fc08 <TIM_Base_SetConfig+0x14c>)
 800fb32:	4293      	cmp	r3, r2
 800fb34:	d017      	beq.n	800fb66 <TIM_Base_SetConfig+0xaa>
 800fb36:	687b      	ldr	r3, [r7, #4]
 800fb38:	4a34      	ldr	r2, [pc, #208]	@ (800fc0c <TIM_Base_SetConfig+0x150>)
 800fb3a:	4293      	cmp	r3, r2
 800fb3c:	d013      	beq.n	800fb66 <TIM_Base_SetConfig+0xaa>
 800fb3e:	687b      	ldr	r3, [r7, #4]
 800fb40:	4a33      	ldr	r2, [pc, #204]	@ (800fc10 <TIM_Base_SetConfig+0x154>)
 800fb42:	4293      	cmp	r3, r2
 800fb44:	d00f      	beq.n	800fb66 <TIM_Base_SetConfig+0xaa>
 800fb46:	687b      	ldr	r3, [r7, #4]
 800fb48:	4a33      	ldr	r2, [pc, #204]	@ (800fc18 <TIM_Base_SetConfig+0x15c>)
 800fb4a:	4293      	cmp	r3, r2
 800fb4c:	d00b      	beq.n	800fb66 <TIM_Base_SetConfig+0xaa>
 800fb4e:	687b      	ldr	r3, [r7, #4]
 800fb50:	4a32      	ldr	r2, [pc, #200]	@ (800fc1c <TIM_Base_SetConfig+0x160>)
 800fb52:	4293      	cmp	r3, r2
 800fb54:	d007      	beq.n	800fb66 <TIM_Base_SetConfig+0xaa>
 800fb56:	687b      	ldr	r3, [r7, #4]
 800fb58:	4a31      	ldr	r2, [pc, #196]	@ (800fc20 <TIM_Base_SetConfig+0x164>)
 800fb5a:	4293      	cmp	r3, r2
 800fb5c:	d003      	beq.n	800fb66 <TIM_Base_SetConfig+0xaa>
 800fb5e:	687b      	ldr	r3, [r7, #4]
 800fb60:	4a2c      	ldr	r2, [pc, #176]	@ (800fc14 <TIM_Base_SetConfig+0x158>)
 800fb62:	4293      	cmp	r3, r2
 800fb64:	d108      	bne.n	800fb78 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800fb66:	68fb      	ldr	r3, [r7, #12]
 800fb68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800fb6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800fb6e:	683b      	ldr	r3, [r7, #0]
 800fb70:	68db      	ldr	r3, [r3, #12]
 800fb72:	68fa      	ldr	r2, [r7, #12]
 800fb74:	4313      	orrs	r3, r2
 800fb76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800fb78:	68fb      	ldr	r3, [r7, #12]
 800fb7a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800fb7e:	683b      	ldr	r3, [r7, #0]
 800fb80:	695b      	ldr	r3, [r3, #20]
 800fb82:	4313      	orrs	r3, r2
 800fb84:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	68fa      	ldr	r2, [r7, #12]
 800fb8a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800fb8c:	683b      	ldr	r3, [r7, #0]
 800fb8e:	689a      	ldr	r2, [r3, #8]
 800fb90:	687b      	ldr	r3, [r7, #4]
 800fb92:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800fb94:	683b      	ldr	r3, [r7, #0]
 800fb96:	681a      	ldr	r2, [r3, #0]
 800fb98:	687b      	ldr	r3, [r7, #4]
 800fb9a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	4a18      	ldr	r2, [pc, #96]	@ (800fc00 <TIM_Base_SetConfig+0x144>)
 800fba0:	4293      	cmp	r3, r2
 800fba2:	d013      	beq.n	800fbcc <TIM_Base_SetConfig+0x110>
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	4a1a      	ldr	r2, [pc, #104]	@ (800fc10 <TIM_Base_SetConfig+0x154>)
 800fba8:	4293      	cmp	r3, r2
 800fbaa:	d00f      	beq.n	800fbcc <TIM_Base_SetConfig+0x110>
 800fbac:	687b      	ldr	r3, [r7, #4]
 800fbae:	4a1a      	ldr	r2, [pc, #104]	@ (800fc18 <TIM_Base_SetConfig+0x15c>)
 800fbb0:	4293      	cmp	r3, r2
 800fbb2:	d00b      	beq.n	800fbcc <TIM_Base_SetConfig+0x110>
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	4a19      	ldr	r2, [pc, #100]	@ (800fc1c <TIM_Base_SetConfig+0x160>)
 800fbb8:	4293      	cmp	r3, r2
 800fbba:	d007      	beq.n	800fbcc <TIM_Base_SetConfig+0x110>
 800fbbc:	687b      	ldr	r3, [r7, #4]
 800fbbe:	4a18      	ldr	r2, [pc, #96]	@ (800fc20 <TIM_Base_SetConfig+0x164>)
 800fbc0:	4293      	cmp	r3, r2
 800fbc2:	d003      	beq.n	800fbcc <TIM_Base_SetConfig+0x110>
 800fbc4:	687b      	ldr	r3, [r7, #4]
 800fbc6:	4a13      	ldr	r2, [pc, #76]	@ (800fc14 <TIM_Base_SetConfig+0x158>)
 800fbc8:	4293      	cmp	r3, r2
 800fbca:	d103      	bne.n	800fbd4 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800fbcc:	683b      	ldr	r3, [r7, #0]
 800fbce:	691a      	ldr	r2, [r3, #16]
 800fbd0:	687b      	ldr	r3, [r7, #4]
 800fbd2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800fbd4:	687b      	ldr	r3, [r7, #4]
 800fbd6:	2201      	movs	r2, #1
 800fbd8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	691b      	ldr	r3, [r3, #16]
 800fbde:	f003 0301 	and.w	r3, r3, #1
 800fbe2:	2b01      	cmp	r3, #1
 800fbe4:	d105      	bne.n	800fbf2 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800fbe6:	687b      	ldr	r3, [r7, #4]
 800fbe8:	691b      	ldr	r3, [r3, #16]
 800fbea:	f023 0201 	bic.w	r2, r3, #1
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	611a      	str	r2, [r3, #16]
  }
}
 800fbf2:	bf00      	nop
 800fbf4:	3714      	adds	r7, #20
 800fbf6:	46bd      	mov	sp, r7
 800fbf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbfc:	4770      	bx	lr
 800fbfe:	bf00      	nop
 800fc00:	40012c00 	.word	0x40012c00
 800fc04:	40000400 	.word	0x40000400
 800fc08:	40000800 	.word	0x40000800
 800fc0c:	40000c00 	.word	0x40000c00
 800fc10:	40013400 	.word	0x40013400
 800fc14:	40015000 	.word	0x40015000
 800fc18:	40014000 	.word	0x40014000
 800fc1c:	40014400 	.word	0x40014400
 800fc20:	40014800 	.word	0x40014800

0800fc24 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800fc24:	b480      	push	{r7}
 800fc26:	b087      	sub	sp, #28
 800fc28:	af00      	add	r7, sp, #0
 800fc2a:	6078      	str	r0, [r7, #4]
 800fc2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fc2e:	687b      	ldr	r3, [r7, #4]
 800fc30:	6a1b      	ldr	r3, [r3, #32]
 800fc32:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	6a1b      	ldr	r3, [r3, #32]
 800fc38:	f023 0201 	bic.w	r2, r3, #1
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fc40:	687b      	ldr	r3, [r7, #4]
 800fc42:	685b      	ldr	r3, [r3, #4]
 800fc44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800fc46:	687b      	ldr	r3, [r7, #4]
 800fc48:	699b      	ldr	r3, [r3, #24]
 800fc4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800fc4c:	68fb      	ldr	r3, [r7, #12]
 800fc4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800fc52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fc56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800fc58:	68fb      	ldr	r3, [r7, #12]
 800fc5a:	f023 0303 	bic.w	r3, r3, #3
 800fc5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800fc60:	683b      	ldr	r3, [r7, #0]
 800fc62:	681b      	ldr	r3, [r3, #0]
 800fc64:	68fa      	ldr	r2, [r7, #12]
 800fc66:	4313      	orrs	r3, r2
 800fc68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800fc6a:	697b      	ldr	r3, [r7, #20]
 800fc6c:	f023 0302 	bic.w	r3, r3, #2
 800fc70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800fc72:	683b      	ldr	r3, [r7, #0]
 800fc74:	689b      	ldr	r3, [r3, #8]
 800fc76:	697a      	ldr	r2, [r7, #20]
 800fc78:	4313      	orrs	r3, r2
 800fc7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800fc7c:	687b      	ldr	r3, [r7, #4]
 800fc7e:	4a30      	ldr	r2, [pc, #192]	@ (800fd40 <TIM_OC1_SetConfig+0x11c>)
 800fc80:	4293      	cmp	r3, r2
 800fc82:	d013      	beq.n	800fcac <TIM_OC1_SetConfig+0x88>
 800fc84:	687b      	ldr	r3, [r7, #4]
 800fc86:	4a2f      	ldr	r2, [pc, #188]	@ (800fd44 <TIM_OC1_SetConfig+0x120>)
 800fc88:	4293      	cmp	r3, r2
 800fc8a:	d00f      	beq.n	800fcac <TIM_OC1_SetConfig+0x88>
 800fc8c:	687b      	ldr	r3, [r7, #4]
 800fc8e:	4a2e      	ldr	r2, [pc, #184]	@ (800fd48 <TIM_OC1_SetConfig+0x124>)
 800fc90:	4293      	cmp	r3, r2
 800fc92:	d00b      	beq.n	800fcac <TIM_OC1_SetConfig+0x88>
 800fc94:	687b      	ldr	r3, [r7, #4]
 800fc96:	4a2d      	ldr	r2, [pc, #180]	@ (800fd4c <TIM_OC1_SetConfig+0x128>)
 800fc98:	4293      	cmp	r3, r2
 800fc9a:	d007      	beq.n	800fcac <TIM_OC1_SetConfig+0x88>
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	4a2c      	ldr	r2, [pc, #176]	@ (800fd50 <TIM_OC1_SetConfig+0x12c>)
 800fca0:	4293      	cmp	r3, r2
 800fca2:	d003      	beq.n	800fcac <TIM_OC1_SetConfig+0x88>
 800fca4:	687b      	ldr	r3, [r7, #4]
 800fca6:	4a2b      	ldr	r2, [pc, #172]	@ (800fd54 <TIM_OC1_SetConfig+0x130>)
 800fca8:	4293      	cmp	r3, r2
 800fcaa:	d10c      	bne.n	800fcc6 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800fcac:	697b      	ldr	r3, [r7, #20]
 800fcae:	f023 0308 	bic.w	r3, r3, #8
 800fcb2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800fcb4:	683b      	ldr	r3, [r7, #0]
 800fcb6:	68db      	ldr	r3, [r3, #12]
 800fcb8:	697a      	ldr	r2, [r7, #20]
 800fcba:	4313      	orrs	r3, r2
 800fcbc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800fcbe:	697b      	ldr	r3, [r7, #20]
 800fcc0:	f023 0304 	bic.w	r3, r3, #4
 800fcc4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fcc6:	687b      	ldr	r3, [r7, #4]
 800fcc8:	4a1d      	ldr	r2, [pc, #116]	@ (800fd40 <TIM_OC1_SetConfig+0x11c>)
 800fcca:	4293      	cmp	r3, r2
 800fccc:	d013      	beq.n	800fcf6 <TIM_OC1_SetConfig+0xd2>
 800fcce:	687b      	ldr	r3, [r7, #4]
 800fcd0:	4a1c      	ldr	r2, [pc, #112]	@ (800fd44 <TIM_OC1_SetConfig+0x120>)
 800fcd2:	4293      	cmp	r3, r2
 800fcd4:	d00f      	beq.n	800fcf6 <TIM_OC1_SetConfig+0xd2>
 800fcd6:	687b      	ldr	r3, [r7, #4]
 800fcd8:	4a1b      	ldr	r2, [pc, #108]	@ (800fd48 <TIM_OC1_SetConfig+0x124>)
 800fcda:	4293      	cmp	r3, r2
 800fcdc:	d00b      	beq.n	800fcf6 <TIM_OC1_SetConfig+0xd2>
 800fcde:	687b      	ldr	r3, [r7, #4]
 800fce0:	4a1a      	ldr	r2, [pc, #104]	@ (800fd4c <TIM_OC1_SetConfig+0x128>)
 800fce2:	4293      	cmp	r3, r2
 800fce4:	d007      	beq.n	800fcf6 <TIM_OC1_SetConfig+0xd2>
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	4a19      	ldr	r2, [pc, #100]	@ (800fd50 <TIM_OC1_SetConfig+0x12c>)
 800fcea:	4293      	cmp	r3, r2
 800fcec:	d003      	beq.n	800fcf6 <TIM_OC1_SetConfig+0xd2>
 800fcee:	687b      	ldr	r3, [r7, #4]
 800fcf0:	4a18      	ldr	r2, [pc, #96]	@ (800fd54 <TIM_OC1_SetConfig+0x130>)
 800fcf2:	4293      	cmp	r3, r2
 800fcf4:	d111      	bne.n	800fd1a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800fcf6:	693b      	ldr	r3, [r7, #16]
 800fcf8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fcfc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800fcfe:	693b      	ldr	r3, [r7, #16]
 800fd00:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800fd04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800fd06:	683b      	ldr	r3, [r7, #0]
 800fd08:	695b      	ldr	r3, [r3, #20]
 800fd0a:	693a      	ldr	r2, [r7, #16]
 800fd0c:	4313      	orrs	r3, r2
 800fd0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800fd10:	683b      	ldr	r3, [r7, #0]
 800fd12:	699b      	ldr	r3, [r3, #24]
 800fd14:	693a      	ldr	r2, [r7, #16]
 800fd16:	4313      	orrs	r3, r2
 800fd18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	693a      	ldr	r2, [r7, #16]
 800fd1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	68fa      	ldr	r2, [r7, #12]
 800fd24:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800fd26:	683b      	ldr	r3, [r7, #0]
 800fd28:	685a      	ldr	r2, [r3, #4]
 800fd2a:	687b      	ldr	r3, [r7, #4]
 800fd2c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	697a      	ldr	r2, [r7, #20]
 800fd32:	621a      	str	r2, [r3, #32]
}
 800fd34:	bf00      	nop
 800fd36:	371c      	adds	r7, #28
 800fd38:	46bd      	mov	sp, r7
 800fd3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd3e:	4770      	bx	lr
 800fd40:	40012c00 	.word	0x40012c00
 800fd44:	40013400 	.word	0x40013400
 800fd48:	40014000 	.word	0x40014000
 800fd4c:	40014400 	.word	0x40014400
 800fd50:	40014800 	.word	0x40014800
 800fd54:	40015000 	.word	0x40015000

0800fd58 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800fd58:	b480      	push	{r7}
 800fd5a:	b087      	sub	sp, #28
 800fd5c:	af00      	add	r7, sp, #0
 800fd5e:	6078      	str	r0, [r7, #4]
 800fd60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fd62:	687b      	ldr	r3, [r7, #4]
 800fd64:	6a1b      	ldr	r3, [r3, #32]
 800fd66:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	6a1b      	ldr	r3, [r3, #32]
 800fd6c:	f023 0210 	bic.w	r2, r3, #16
 800fd70:	687b      	ldr	r3, [r7, #4]
 800fd72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fd74:	687b      	ldr	r3, [r7, #4]
 800fd76:	685b      	ldr	r3, [r3, #4]
 800fd78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	699b      	ldr	r3, [r3, #24]
 800fd7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800fd80:	68fb      	ldr	r3, [r7, #12]
 800fd82:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800fd86:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800fd8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800fd8c:	68fb      	ldr	r3, [r7, #12]
 800fd8e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800fd92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800fd94:	683b      	ldr	r3, [r7, #0]
 800fd96:	681b      	ldr	r3, [r3, #0]
 800fd98:	021b      	lsls	r3, r3, #8
 800fd9a:	68fa      	ldr	r2, [r7, #12]
 800fd9c:	4313      	orrs	r3, r2
 800fd9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800fda0:	697b      	ldr	r3, [r7, #20]
 800fda2:	f023 0320 	bic.w	r3, r3, #32
 800fda6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800fda8:	683b      	ldr	r3, [r7, #0]
 800fdaa:	689b      	ldr	r3, [r3, #8]
 800fdac:	011b      	lsls	r3, r3, #4
 800fdae:	697a      	ldr	r2, [r7, #20]
 800fdb0:	4313      	orrs	r3, r2
 800fdb2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	4a2c      	ldr	r2, [pc, #176]	@ (800fe68 <TIM_OC2_SetConfig+0x110>)
 800fdb8:	4293      	cmp	r3, r2
 800fdba:	d007      	beq.n	800fdcc <TIM_OC2_SetConfig+0x74>
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	4a2b      	ldr	r2, [pc, #172]	@ (800fe6c <TIM_OC2_SetConfig+0x114>)
 800fdc0:	4293      	cmp	r3, r2
 800fdc2:	d003      	beq.n	800fdcc <TIM_OC2_SetConfig+0x74>
 800fdc4:	687b      	ldr	r3, [r7, #4]
 800fdc6:	4a2a      	ldr	r2, [pc, #168]	@ (800fe70 <TIM_OC2_SetConfig+0x118>)
 800fdc8:	4293      	cmp	r3, r2
 800fdca:	d10d      	bne.n	800fde8 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800fdcc:	697b      	ldr	r3, [r7, #20]
 800fdce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fdd2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800fdd4:	683b      	ldr	r3, [r7, #0]
 800fdd6:	68db      	ldr	r3, [r3, #12]
 800fdd8:	011b      	lsls	r3, r3, #4
 800fdda:	697a      	ldr	r2, [r7, #20]
 800fddc:	4313      	orrs	r3, r2
 800fdde:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800fde0:	697b      	ldr	r3, [r7, #20]
 800fde2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fde6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	4a1f      	ldr	r2, [pc, #124]	@ (800fe68 <TIM_OC2_SetConfig+0x110>)
 800fdec:	4293      	cmp	r3, r2
 800fdee:	d013      	beq.n	800fe18 <TIM_OC2_SetConfig+0xc0>
 800fdf0:	687b      	ldr	r3, [r7, #4]
 800fdf2:	4a1e      	ldr	r2, [pc, #120]	@ (800fe6c <TIM_OC2_SetConfig+0x114>)
 800fdf4:	4293      	cmp	r3, r2
 800fdf6:	d00f      	beq.n	800fe18 <TIM_OC2_SetConfig+0xc0>
 800fdf8:	687b      	ldr	r3, [r7, #4]
 800fdfa:	4a1e      	ldr	r2, [pc, #120]	@ (800fe74 <TIM_OC2_SetConfig+0x11c>)
 800fdfc:	4293      	cmp	r3, r2
 800fdfe:	d00b      	beq.n	800fe18 <TIM_OC2_SetConfig+0xc0>
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	4a1d      	ldr	r2, [pc, #116]	@ (800fe78 <TIM_OC2_SetConfig+0x120>)
 800fe04:	4293      	cmp	r3, r2
 800fe06:	d007      	beq.n	800fe18 <TIM_OC2_SetConfig+0xc0>
 800fe08:	687b      	ldr	r3, [r7, #4]
 800fe0a:	4a1c      	ldr	r2, [pc, #112]	@ (800fe7c <TIM_OC2_SetConfig+0x124>)
 800fe0c:	4293      	cmp	r3, r2
 800fe0e:	d003      	beq.n	800fe18 <TIM_OC2_SetConfig+0xc0>
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	4a17      	ldr	r2, [pc, #92]	@ (800fe70 <TIM_OC2_SetConfig+0x118>)
 800fe14:	4293      	cmp	r3, r2
 800fe16:	d113      	bne.n	800fe40 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800fe18:	693b      	ldr	r3, [r7, #16]
 800fe1a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800fe1e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800fe20:	693b      	ldr	r3, [r7, #16]
 800fe22:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800fe26:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800fe28:	683b      	ldr	r3, [r7, #0]
 800fe2a:	695b      	ldr	r3, [r3, #20]
 800fe2c:	009b      	lsls	r3, r3, #2
 800fe2e:	693a      	ldr	r2, [r7, #16]
 800fe30:	4313      	orrs	r3, r2
 800fe32:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800fe34:	683b      	ldr	r3, [r7, #0]
 800fe36:	699b      	ldr	r3, [r3, #24]
 800fe38:	009b      	lsls	r3, r3, #2
 800fe3a:	693a      	ldr	r2, [r7, #16]
 800fe3c:	4313      	orrs	r3, r2
 800fe3e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fe40:	687b      	ldr	r3, [r7, #4]
 800fe42:	693a      	ldr	r2, [r7, #16]
 800fe44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800fe46:	687b      	ldr	r3, [r7, #4]
 800fe48:	68fa      	ldr	r2, [r7, #12]
 800fe4a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800fe4c:	683b      	ldr	r3, [r7, #0]
 800fe4e:	685a      	ldr	r2, [r3, #4]
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	697a      	ldr	r2, [r7, #20]
 800fe58:	621a      	str	r2, [r3, #32]
}
 800fe5a:	bf00      	nop
 800fe5c:	371c      	adds	r7, #28
 800fe5e:	46bd      	mov	sp, r7
 800fe60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe64:	4770      	bx	lr
 800fe66:	bf00      	nop
 800fe68:	40012c00 	.word	0x40012c00
 800fe6c:	40013400 	.word	0x40013400
 800fe70:	40015000 	.word	0x40015000
 800fe74:	40014000 	.word	0x40014000
 800fe78:	40014400 	.word	0x40014400
 800fe7c:	40014800 	.word	0x40014800

0800fe80 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800fe80:	b480      	push	{r7}
 800fe82:	b087      	sub	sp, #28
 800fe84:	af00      	add	r7, sp, #0
 800fe86:	6078      	str	r0, [r7, #4]
 800fe88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fe8a:	687b      	ldr	r3, [r7, #4]
 800fe8c:	6a1b      	ldr	r3, [r3, #32]
 800fe8e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800fe90:	687b      	ldr	r3, [r7, #4]
 800fe92:	6a1b      	ldr	r3, [r3, #32]
 800fe94:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fe9c:	687b      	ldr	r3, [r7, #4]
 800fe9e:	685b      	ldr	r3, [r3, #4]
 800fea0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800fea2:	687b      	ldr	r3, [r7, #4]
 800fea4:	69db      	ldr	r3, [r3, #28]
 800fea6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800fea8:	68fb      	ldr	r3, [r7, #12]
 800feaa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800feae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800feb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800feb4:	68fb      	ldr	r3, [r7, #12]
 800feb6:	f023 0303 	bic.w	r3, r3, #3
 800feba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800febc:	683b      	ldr	r3, [r7, #0]
 800febe:	681b      	ldr	r3, [r3, #0]
 800fec0:	68fa      	ldr	r2, [r7, #12]
 800fec2:	4313      	orrs	r3, r2
 800fec4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800fec6:	697b      	ldr	r3, [r7, #20]
 800fec8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800fecc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800fece:	683b      	ldr	r3, [r7, #0]
 800fed0:	689b      	ldr	r3, [r3, #8]
 800fed2:	021b      	lsls	r3, r3, #8
 800fed4:	697a      	ldr	r2, [r7, #20]
 800fed6:	4313      	orrs	r3, r2
 800fed8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800feda:	687b      	ldr	r3, [r7, #4]
 800fedc:	4a2b      	ldr	r2, [pc, #172]	@ (800ff8c <TIM_OC3_SetConfig+0x10c>)
 800fede:	4293      	cmp	r3, r2
 800fee0:	d007      	beq.n	800fef2 <TIM_OC3_SetConfig+0x72>
 800fee2:	687b      	ldr	r3, [r7, #4]
 800fee4:	4a2a      	ldr	r2, [pc, #168]	@ (800ff90 <TIM_OC3_SetConfig+0x110>)
 800fee6:	4293      	cmp	r3, r2
 800fee8:	d003      	beq.n	800fef2 <TIM_OC3_SetConfig+0x72>
 800feea:	687b      	ldr	r3, [r7, #4]
 800feec:	4a29      	ldr	r2, [pc, #164]	@ (800ff94 <TIM_OC3_SetConfig+0x114>)
 800feee:	4293      	cmp	r3, r2
 800fef0:	d10d      	bne.n	800ff0e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800fef2:	697b      	ldr	r3, [r7, #20]
 800fef4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800fef8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800fefa:	683b      	ldr	r3, [r7, #0]
 800fefc:	68db      	ldr	r3, [r3, #12]
 800fefe:	021b      	lsls	r3, r3, #8
 800ff00:	697a      	ldr	r2, [r7, #20]
 800ff02:	4313      	orrs	r3, r2
 800ff04:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ff06:	697b      	ldr	r3, [r7, #20]
 800ff08:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ff0c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ff0e:	687b      	ldr	r3, [r7, #4]
 800ff10:	4a1e      	ldr	r2, [pc, #120]	@ (800ff8c <TIM_OC3_SetConfig+0x10c>)
 800ff12:	4293      	cmp	r3, r2
 800ff14:	d013      	beq.n	800ff3e <TIM_OC3_SetConfig+0xbe>
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	4a1d      	ldr	r2, [pc, #116]	@ (800ff90 <TIM_OC3_SetConfig+0x110>)
 800ff1a:	4293      	cmp	r3, r2
 800ff1c:	d00f      	beq.n	800ff3e <TIM_OC3_SetConfig+0xbe>
 800ff1e:	687b      	ldr	r3, [r7, #4]
 800ff20:	4a1d      	ldr	r2, [pc, #116]	@ (800ff98 <TIM_OC3_SetConfig+0x118>)
 800ff22:	4293      	cmp	r3, r2
 800ff24:	d00b      	beq.n	800ff3e <TIM_OC3_SetConfig+0xbe>
 800ff26:	687b      	ldr	r3, [r7, #4]
 800ff28:	4a1c      	ldr	r2, [pc, #112]	@ (800ff9c <TIM_OC3_SetConfig+0x11c>)
 800ff2a:	4293      	cmp	r3, r2
 800ff2c:	d007      	beq.n	800ff3e <TIM_OC3_SetConfig+0xbe>
 800ff2e:	687b      	ldr	r3, [r7, #4]
 800ff30:	4a1b      	ldr	r2, [pc, #108]	@ (800ffa0 <TIM_OC3_SetConfig+0x120>)
 800ff32:	4293      	cmp	r3, r2
 800ff34:	d003      	beq.n	800ff3e <TIM_OC3_SetConfig+0xbe>
 800ff36:	687b      	ldr	r3, [r7, #4]
 800ff38:	4a16      	ldr	r2, [pc, #88]	@ (800ff94 <TIM_OC3_SetConfig+0x114>)
 800ff3a:	4293      	cmp	r3, r2
 800ff3c:	d113      	bne.n	800ff66 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ff3e:	693b      	ldr	r3, [r7, #16]
 800ff40:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ff44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ff46:	693b      	ldr	r3, [r7, #16]
 800ff48:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ff4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ff4e:	683b      	ldr	r3, [r7, #0]
 800ff50:	695b      	ldr	r3, [r3, #20]
 800ff52:	011b      	lsls	r3, r3, #4
 800ff54:	693a      	ldr	r2, [r7, #16]
 800ff56:	4313      	orrs	r3, r2
 800ff58:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ff5a:	683b      	ldr	r3, [r7, #0]
 800ff5c:	699b      	ldr	r3, [r3, #24]
 800ff5e:	011b      	lsls	r3, r3, #4
 800ff60:	693a      	ldr	r2, [r7, #16]
 800ff62:	4313      	orrs	r3, r2
 800ff64:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ff66:	687b      	ldr	r3, [r7, #4]
 800ff68:	693a      	ldr	r2, [r7, #16]
 800ff6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ff6c:	687b      	ldr	r3, [r7, #4]
 800ff6e:	68fa      	ldr	r2, [r7, #12]
 800ff70:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ff72:	683b      	ldr	r3, [r7, #0]
 800ff74:	685a      	ldr	r2, [r3, #4]
 800ff76:	687b      	ldr	r3, [r7, #4]
 800ff78:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ff7a:	687b      	ldr	r3, [r7, #4]
 800ff7c:	697a      	ldr	r2, [r7, #20]
 800ff7e:	621a      	str	r2, [r3, #32]
}
 800ff80:	bf00      	nop
 800ff82:	371c      	adds	r7, #28
 800ff84:	46bd      	mov	sp, r7
 800ff86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff8a:	4770      	bx	lr
 800ff8c:	40012c00 	.word	0x40012c00
 800ff90:	40013400 	.word	0x40013400
 800ff94:	40015000 	.word	0x40015000
 800ff98:	40014000 	.word	0x40014000
 800ff9c:	40014400 	.word	0x40014400
 800ffa0:	40014800 	.word	0x40014800

0800ffa4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ffa4:	b480      	push	{r7}
 800ffa6:	b087      	sub	sp, #28
 800ffa8:	af00      	add	r7, sp, #0
 800ffaa:	6078      	str	r0, [r7, #4]
 800ffac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ffae:	687b      	ldr	r3, [r7, #4]
 800ffb0:	6a1b      	ldr	r3, [r3, #32]
 800ffb2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ffb4:	687b      	ldr	r3, [r7, #4]
 800ffb6:	6a1b      	ldr	r3, [r3, #32]
 800ffb8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ffbc:	687b      	ldr	r3, [r7, #4]
 800ffbe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	685b      	ldr	r3, [r3, #4]
 800ffc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	69db      	ldr	r3, [r3, #28]
 800ffca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ffcc:	68fb      	ldr	r3, [r7, #12]
 800ffce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ffd2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ffd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ffd8:	68fb      	ldr	r3, [r7, #12]
 800ffda:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ffde:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ffe0:	683b      	ldr	r3, [r7, #0]
 800ffe2:	681b      	ldr	r3, [r3, #0]
 800ffe4:	021b      	lsls	r3, r3, #8
 800ffe6:	68fa      	ldr	r2, [r7, #12]
 800ffe8:	4313      	orrs	r3, r2
 800ffea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ffec:	697b      	ldr	r3, [r7, #20]
 800ffee:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800fff2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800fff4:	683b      	ldr	r3, [r7, #0]
 800fff6:	689b      	ldr	r3, [r3, #8]
 800fff8:	031b      	lsls	r3, r3, #12
 800fffa:	697a      	ldr	r2, [r7, #20]
 800fffc:	4313      	orrs	r3, r2
 800fffe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8010000:	687b      	ldr	r3, [r7, #4]
 8010002:	4a2c      	ldr	r2, [pc, #176]	@ (80100b4 <TIM_OC4_SetConfig+0x110>)
 8010004:	4293      	cmp	r3, r2
 8010006:	d007      	beq.n	8010018 <TIM_OC4_SetConfig+0x74>
 8010008:	687b      	ldr	r3, [r7, #4]
 801000a:	4a2b      	ldr	r2, [pc, #172]	@ (80100b8 <TIM_OC4_SetConfig+0x114>)
 801000c:	4293      	cmp	r3, r2
 801000e:	d003      	beq.n	8010018 <TIM_OC4_SetConfig+0x74>
 8010010:	687b      	ldr	r3, [r7, #4]
 8010012:	4a2a      	ldr	r2, [pc, #168]	@ (80100bc <TIM_OC4_SetConfig+0x118>)
 8010014:	4293      	cmp	r3, r2
 8010016:	d10d      	bne.n	8010034 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8010018:	697b      	ldr	r3, [r7, #20]
 801001a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 801001e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8010020:	683b      	ldr	r3, [r7, #0]
 8010022:	68db      	ldr	r3, [r3, #12]
 8010024:	031b      	lsls	r3, r3, #12
 8010026:	697a      	ldr	r2, [r7, #20]
 8010028:	4313      	orrs	r3, r2
 801002a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 801002c:	697b      	ldr	r3, [r7, #20]
 801002e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010032:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010034:	687b      	ldr	r3, [r7, #4]
 8010036:	4a1f      	ldr	r2, [pc, #124]	@ (80100b4 <TIM_OC4_SetConfig+0x110>)
 8010038:	4293      	cmp	r3, r2
 801003a:	d013      	beq.n	8010064 <TIM_OC4_SetConfig+0xc0>
 801003c:	687b      	ldr	r3, [r7, #4]
 801003e:	4a1e      	ldr	r2, [pc, #120]	@ (80100b8 <TIM_OC4_SetConfig+0x114>)
 8010040:	4293      	cmp	r3, r2
 8010042:	d00f      	beq.n	8010064 <TIM_OC4_SetConfig+0xc0>
 8010044:	687b      	ldr	r3, [r7, #4]
 8010046:	4a1e      	ldr	r2, [pc, #120]	@ (80100c0 <TIM_OC4_SetConfig+0x11c>)
 8010048:	4293      	cmp	r3, r2
 801004a:	d00b      	beq.n	8010064 <TIM_OC4_SetConfig+0xc0>
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	4a1d      	ldr	r2, [pc, #116]	@ (80100c4 <TIM_OC4_SetConfig+0x120>)
 8010050:	4293      	cmp	r3, r2
 8010052:	d007      	beq.n	8010064 <TIM_OC4_SetConfig+0xc0>
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	4a1c      	ldr	r2, [pc, #112]	@ (80100c8 <TIM_OC4_SetConfig+0x124>)
 8010058:	4293      	cmp	r3, r2
 801005a:	d003      	beq.n	8010064 <TIM_OC4_SetConfig+0xc0>
 801005c:	687b      	ldr	r3, [r7, #4]
 801005e:	4a17      	ldr	r2, [pc, #92]	@ (80100bc <TIM_OC4_SetConfig+0x118>)
 8010060:	4293      	cmp	r3, r2
 8010062:	d113      	bne.n	801008c <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8010064:	693b      	ldr	r3, [r7, #16]
 8010066:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 801006a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 801006c:	693b      	ldr	r3, [r7, #16]
 801006e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8010072:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8010074:	683b      	ldr	r3, [r7, #0]
 8010076:	695b      	ldr	r3, [r3, #20]
 8010078:	019b      	lsls	r3, r3, #6
 801007a:	693a      	ldr	r2, [r7, #16]
 801007c:	4313      	orrs	r3, r2
 801007e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8010080:	683b      	ldr	r3, [r7, #0]
 8010082:	699b      	ldr	r3, [r3, #24]
 8010084:	019b      	lsls	r3, r3, #6
 8010086:	693a      	ldr	r2, [r7, #16]
 8010088:	4313      	orrs	r3, r2
 801008a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	693a      	ldr	r2, [r7, #16]
 8010090:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	68fa      	ldr	r2, [r7, #12]
 8010096:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8010098:	683b      	ldr	r3, [r7, #0]
 801009a:	685a      	ldr	r2, [r3, #4]
 801009c:	687b      	ldr	r3, [r7, #4]
 801009e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80100a0:	687b      	ldr	r3, [r7, #4]
 80100a2:	697a      	ldr	r2, [r7, #20]
 80100a4:	621a      	str	r2, [r3, #32]
}
 80100a6:	bf00      	nop
 80100a8:	371c      	adds	r7, #28
 80100aa:	46bd      	mov	sp, r7
 80100ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100b0:	4770      	bx	lr
 80100b2:	bf00      	nop
 80100b4:	40012c00 	.word	0x40012c00
 80100b8:	40013400 	.word	0x40013400
 80100bc:	40015000 	.word	0x40015000
 80100c0:	40014000 	.word	0x40014000
 80100c4:	40014400 	.word	0x40014400
 80100c8:	40014800 	.word	0x40014800

080100cc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80100cc:	b480      	push	{r7}
 80100ce:	b087      	sub	sp, #28
 80100d0:	af00      	add	r7, sp, #0
 80100d2:	6078      	str	r0, [r7, #4]
 80100d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80100d6:	687b      	ldr	r3, [r7, #4]
 80100d8:	6a1b      	ldr	r3, [r3, #32]
 80100da:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80100dc:	687b      	ldr	r3, [r7, #4]
 80100de:	6a1b      	ldr	r3, [r3, #32]
 80100e0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80100e4:	687b      	ldr	r3, [r7, #4]
 80100e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80100e8:	687b      	ldr	r3, [r7, #4]
 80100ea:	685b      	ldr	r3, [r3, #4]
 80100ec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80100ee:	687b      	ldr	r3, [r7, #4]
 80100f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80100f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80100f4:	68fb      	ldr	r3, [r7, #12]
 80100f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80100fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80100fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8010100:	683b      	ldr	r3, [r7, #0]
 8010102:	681b      	ldr	r3, [r3, #0]
 8010104:	68fa      	ldr	r2, [r7, #12]
 8010106:	4313      	orrs	r3, r2
 8010108:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 801010a:	693b      	ldr	r3, [r7, #16]
 801010c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8010110:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8010112:	683b      	ldr	r3, [r7, #0]
 8010114:	689b      	ldr	r3, [r3, #8]
 8010116:	041b      	lsls	r3, r3, #16
 8010118:	693a      	ldr	r2, [r7, #16]
 801011a:	4313      	orrs	r3, r2
 801011c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801011e:	687b      	ldr	r3, [r7, #4]
 8010120:	4a19      	ldr	r2, [pc, #100]	@ (8010188 <TIM_OC5_SetConfig+0xbc>)
 8010122:	4293      	cmp	r3, r2
 8010124:	d013      	beq.n	801014e <TIM_OC5_SetConfig+0x82>
 8010126:	687b      	ldr	r3, [r7, #4]
 8010128:	4a18      	ldr	r2, [pc, #96]	@ (801018c <TIM_OC5_SetConfig+0xc0>)
 801012a:	4293      	cmp	r3, r2
 801012c:	d00f      	beq.n	801014e <TIM_OC5_SetConfig+0x82>
 801012e:	687b      	ldr	r3, [r7, #4]
 8010130:	4a17      	ldr	r2, [pc, #92]	@ (8010190 <TIM_OC5_SetConfig+0xc4>)
 8010132:	4293      	cmp	r3, r2
 8010134:	d00b      	beq.n	801014e <TIM_OC5_SetConfig+0x82>
 8010136:	687b      	ldr	r3, [r7, #4]
 8010138:	4a16      	ldr	r2, [pc, #88]	@ (8010194 <TIM_OC5_SetConfig+0xc8>)
 801013a:	4293      	cmp	r3, r2
 801013c:	d007      	beq.n	801014e <TIM_OC5_SetConfig+0x82>
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	4a15      	ldr	r2, [pc, #84]	@ (8010198 <TIM_OC5_SetConfig+0xcc>)
 8010142:	4293      	cmp	r3, r2
 8010144:	d003      	beq.n	801014e <TIM_OC5_SetConfig+0x82>
 8010146:	687b      	ldr	r3, [r7, #4]
 8010148:	4a14      	ldr	r2, [pc, #80]	@ (801019c <TIM_OC5_SetConfig+0xd0>)
 801014a:	4293      	cmp	r3, r2
 801014c:	d109      	bne.n	8010162 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 801014e:	697b      	ldr	r3, [r7, #20]
 8010150:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8010154:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8010156:	683b      	ldr	r3, [r7, #0]
 8010158:	695b      	ldr	r3, [r3, #20]
 801015a:	021b      	lsls	r3, r3, #8
 801015c:	697a      	ldr	r2, [r7, #20]
 801015e:	4313      	orrs	r3, r2
 8010160:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	697a      	ldr	r2, [r7, #20]
 8010166:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8010168:	687b      	ldr	r3, [r7, #4]
 801016a:	68fa      	ldr	r2, [r7, #12]
 801016c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 801016e:	683b      	ldr	r3, [r7, #0]
 8010170:	685a      	ldr	r2, [r3, #4]
 8010172:	687b      	ldr	r3, [r7, #4]
 8010174:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010176:	687b      	ldr	r3, [r7, #4]
 8010178:	693a      	ldr	r2, [r7, #16]
 801017a:	621a      	str	r2, [r3, #32]
}
 801017c:	bf00      	nop
 801017e:	371c      	adds	r7, #28
 8010180:	46bd      	mov	sp, r7
 8010182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010186:	4770      	bx	lr
 8010188:	40012c00 	.word	0x40012c00
 801018c:	40013400 	.word	0x40013400
 8010190:	40014000 	.word	0x40014000
 8010194:	40014400 	.word	0x40014400
 8010198:	40014800 	.word	0x40014800
 801019c:	40015000 	.word	0x40015000

080101a0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80101a0:	b480      	push	{r7}
 80101a2:	b087      	sub	sp, #28
 80101a4:	af00      	add	r7, sp, #0
 80101a6:	6078      	str	r0, [r7, #4]
 80101a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80101aa:	687b      	ldr	r3, [r7, #4]
 80101ac:	6a1b      	ldr	r3, [r3, #32]
 80101ae:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80101b0:	687b      	ldr	r3, [r7, #4]
 80101b2:	6a1b      	ldr	r3, [r3, #32]
 80101b4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80101b8:	687b      	ldr	r3, [r7, #4]
 80101ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80101bc:	687b      	ldr	r3, [r7, #4]
 80101be:	685b      	ldr	r3, [r3, #4]
 80101c0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80101c2:	687b      	ldr	r3, [r7, #4]
 80101c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80101c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80101c8:	68fb      	ldr	r3, [r7, #12]
 80101ca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80101ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80101d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80101d4:	683b      	ldr	r3, [r7, #0]
 80101d6:	681b      	ldr	r3, [r3, #0]
 80101d8:	021b      	lsls	r3, r3, #8
 80101da:	68fa      	ldr	r2, [r7, #12]
 80101dc:	4313      	orrs	r3, r2
 80101de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80101e0:	693b      	ldr	r3, [r7, #16]
 80101e2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80101e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80101e8:	683b      	ldr	r3, [r7, #0]
 80101ea:	689b      	ldr	r3, [r3, #8]
 80101ec:	051b      	lsls	r3, r3, #20
 80101ee:	693a      	ldr	r2, [r7, #16]
 80101f0:	4313      	orrs	r3, r2
 80101f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80101f4:	687b      	ldr	r3, [r7, #4]
 80101f6:	4a1a      	ldr	r2, [pc, #104]	@ (8010260 <TIM_OC6_SetConfig+0xc0>)
 80101f8:	4293      	cmp	r3, r2
 80101fa:	d013      	beq.n	8010224 <TIM_OC6_SetConfig+0x84>
 80101fc:	687b      	ldr	r3, [r7, #4]
 80101fe:	4a19      	ldr	r2, [pc, #100]	@ (8010264 <TIM_OC6_SetConfig+0xc4>)
 8010200:	4293      	cmp	r3, r2
 8010202:	d00f      	beq.n	8010224 <TIM_OC6_SetConfig+0x84>
 8010204:	687b      	ldr	r3, [r7, #4]
 8010206:	4a18      	ldr	r2, [pc, #96]	@ (8010268 <TIM_OC6_SetConfig+0xc8>)
 8010208:	4293      	cmp	r3, r2
 801020a:	d00b      	beq.n	8010224 <TIM_OC6_SetConfig+0x84>
 801020c:	687b      	ldr	r3, [r7, #4]
 801020e:	4a17      	ldr	r2, [pc, #92]	@ (801026c <TIM_OC6_SetConfig+0xcc>)
 8010210:	4293      	cmp	r3, r2
 8010212:	d007      	beq.n	8010224 <TIM_OC6_SetConfig+0x84>
 8010214:	687b      	ldr	r3, [r7, #4]
 8010216:	4a16      	ldr	r2, [pc, #88]	@ (8010270 <TIM_OC6_SetConfig+0xd0>)
 8010218:	4293      	cmp	r3, r2
 801021a:	d003      	beq.n	8010224 <TIM_OC6_SetConfig+0x84>
 801021c:	687b      	ldr	r3, [r7, #4]
 801021e:	4a15      	ldr	r2, [pc, #84]	@ (8010274 <TIM_OC6_SetConfig+0xd4>)
 8010220:	4293      	cmp	r3, r2
 8010222:	d109      	bne.n	8010238 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8010224:	697b      	ldr	r3, [r7, #20]
 8010226:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 801022a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 801022c:	683b      	ldr	r3, [r7, #0]
 801022e:	695b      	ldr	r3, [r3, #20]
 8010230:	029b      	lsls	r3, r3, #10
 8010232:	697a      	ldr	r2, [r7, #20]
 8010234:	4313      	orrs	r3, r2
 8010236:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010238:	687b      	ldr	r3, [r7, #4]
 801023a:	697a      	ldr	r2, [r7, #20]
 801023c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 801023e:	687b      	ldr	r3, [r7, #4]
 8010240:	68fa      	ldr	r2, [r7, #12]
 8010242:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8010244:	683b      	ldr	r3, [r7, #0]
 8010246:	685a      	ldr	r2, [r3, #4]
 8010248:	687b      	ldr	r3, [r7, #4]
 801024a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801024c:	687b      	ldr	r3, [r7, #4]
 801024e:	693a      	ldr	r2, [r7, #16]
 8010250:	621a      	str	r2, [r3, #32]
}
 8010252:	bf00      	nop
 8010254:	371c      	adds	r7, #28
 8010256:	46bd      	mov	sp, r7
 8010258:	f85d 7b04 	ldr.w	r7, [sp], #4
 801025c:	4770      	bx	lr
 801025e:	bf00      	nop
 8010260:	40012c00 	.word	0x40012c00
 8010264:	40013400 	.word	0x40013400
 8010268:	40014000 	.word	0x40014000
 801026c:	40014400 	.word	0x40014400
 8010270:	40014800 	.word	0x40014800
 8010274:	40015000 	.word	0x40015000

08010278 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8010278:	b480      	push	{r7}
 801027a:	b087      	sub	sp, #28
 801027c:	af00      	add	r7, sp, #0
 801027e:	60f8      	str	r0, [r7, #12]
 8010280:	60b9      	str	r1, [r7, #8]
 8010282:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8010284:	68fb      	ldr	r3, [r7, #12]
 8010286:	6a1b      	ldr	r3, [r3, #32]
 8010288:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801028a:	68fb      	ldr	r3, [r7, #12]
 801028c:	6a1b      	ldr	r3, [r3, #32]
 801028e:	f023 0201 	bic.w	r2, r3, #1
 8010292:	68fb      	ldr	r3, [r7, #12]
 8010294:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010296:	68fb      	ldr	r3, [r7, #12]
 8010298:	699b      	ldr	r3, [r3, #24]
 801029a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 801029c:	693b      	ldr	r3, [r7, #16]
 801029e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80102a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80102a4:	687b      	ldr	r3, [r7, #4]
 80102a6:	011b      	lsls	r3, r3, #4
 80102a8:	693a      	ldr	r2, [r7, #16]
 80102aa:	4313      	orrs	r3, r2
 80102ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80102ae:	697b      	ldr	r3, [r7, #20]
 80102b0:	f023 030a 	bic.w	r3, r3, #10
 80102b4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80102b6:	697a      	ldr	r2, [r7, #20]
 80102b8:	68bb      	ldr	r3, [r7, #8]
 80102ba:	4313      	orrs	r3, r2
 80102bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80102be:	68fb      	ldr	r3, [r7, #12]
 80102c0:	693a      	ldr	r2, [r7, #16]
 80102c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80102c4:	68fb      	ldr	r3, [r7, #12]
 80102c6:	697a      	ldr	r2, [r7, #20]
 80102c8:	621a      	str	r2, [r3, #32]
}
 80102ca:	bf00      	nop
 80102cc:	371c      	adds	r7, #28
 80102ce:	46bd      	mov	sp, r7
 80102d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102d4:	4770      	bx	lr

080102d6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80102d6:	b480      	push	{r7}
 80102d8:	b087      	sub	sp, #28
 80102da:	af00      	add	r7, sp, #0
 80102dc:	60f8      	str	r0, [r7, #12]
 80102de:	60b9      	str	r1, [r7, #8]
 80102e0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80102e2:	68fb      	ldr	r3, [r7, #12]
 80102e4:	6a1b      	ldr	r3, [r3, #32]
 80102e6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80102e8:	68fb      	ldr	r3, [r7, #12]
 80102ea:	6a1b      	ldr	r3, [r3, #32]
 80102ec:	f023 0210 	bic.w	r2, r3, #16
 80102f0:	68fb      	ldr	r3, [r7, #12]
 80102f2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80102f4:	68fb      	ldr	r3, [r7, #12]
 80102f6:	699b      	ldr	r3, [r3, #24]
 80102f8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80102fa:	693b      	ldr	r3, [r7, #16]
 80102fc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8010300:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8010302:	687b      	ldr	r3, [r7, #4]
 8010304:	031b      	lsls	r3, r3, #12
 8010306:	693a      	ldr	r2, [r7, #16]
 8010308:	4313      	orrs	r3, r2
 801030a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 801030c:	697b      	ldr	r3, [r7, #20]
 801030e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8010312:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8010314:	68bb      	ldr	r3, [r7, #8]
 8010316:	011b      	lsls	r3, r3, #4
 8010318:	697a      	ldr	r2, [r7, #20]
 801031a:	4313      	orrs	r3, r2
 801031c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 801031e:	68fb      	ldr	r3, [r7, #12]
 8010320:	693a      	ldr	r2, [r7, #16]
 8010322:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010324:	68fb      	ldr	r3, [r7, #12]
 8010326:	697a      	ldr	r2, [r7, #20]
 8010328:	621a      	str	r2, [r3, #32]
}
 801032a:	bf00      	nop
 801032c:	371c      	adds	r7, #28
 801032e:	46bd      	mov	sp, r7
 8010330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010334:	4770      	bx	lr

08010336 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8010336:	b480      	push	{r7}
 8010338:	b085      	sub	sp, #20
 801033a:	af00      	add	r7, sp, #0
 801033c:	6078      	str	r0, [r7, #4]
 801033e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8010340:	687b      	ldr	r3, [r7, #4]
 8010342:	689b      	ldr	r3, [r3, #8]
 8010344:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8010346:	68fb      	ldr	r3, [r7, #12]
 8010348:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 801034c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010350:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8010352:	683a      	ldr	r2, [r7, #0]
 8010354:	68fb      	ldr	r3, [r7, #12]
 8010356:	4313      	orrs	r3, r2
 8010358:	f043 0307 	orr.w	r3, r3, #7
 801035c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801035e:	687b      	ldr	r3, [r7, #4]
 8010360:	68fa      	ldr	r2, [r7, #12]
 8010362:	609a      	str	r2, [r3, #8]
}
 8010364:	bf00      	nop
 8010366:	3714      	adds	r7, #20
 8010368:	46bd      	mov	sp, r7
 801036a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801036e:	4770      	bx	lr

08010370 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8010370:	b480      	push	{r7}
 8010372:	b087      	sub	sp, #28
 8010374:	af00      	add	r7, sp, #0
 8010376:	60f8      	str	r0, [r7, #12]
 8010378:	60b9      	str	r1, [r7, #8]
 801037a:	607a      	str	r2, [r7, #4]
 801037c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 801037e:	68fb      	ldr	r3, [r7, #12]
 8010380:	689b      	ldr	r3, [r3, #8]
 8010382:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010384:	697b      	ldr	r3, [r7, #20]
 8010386:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801038a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 801038c:	683b      	ldr	r3, [r7, #0]
 801038e:	021a      	lsls	r2, r3, #8
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	431a      	orrs	r2, r3
 8010394:	68bb      	ldr	r3, [r7, #8]
 8010396:	4313      	orrs	r3, r2
 8010398:	697a      	ldr	r2, [r7, #20]
 801039a:	4313      	orrs	r3, r2
 801039c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801039e:	68fb      	ldr	r3, [r7, #12]
 80103a0:	697a      	ldr	r2, [r7, #20]
 80103a2:	609a      	str	r2, [r3, #8]
}
 80103a4:	bf00      	nop
 80103a6:	371c      	adds	r7, #28
 80103a8:	46bd      	mov	sp, r7
 80103aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103ae:	4770      	bx	lr

080103b0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80103b0:	b480      	push	{r7}
 80103b2:	b087      	sub	sp, #28
 80103b4:	af00      	add	r7, sp, #0
 80103b6:	60f8      	str	r0, [r7, #12]
 80103b8:	60b9      	str	r1, [r7, #8]
 80103ba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80103bc:	68bb      	ldr	r3, [r7, #8]
 80103be:	f003 031f 	and.w	r3, r3, #31
 80103c2:	2201      	movs	r2, #1
 80103c4:	fa02 f303 	lsl.w	r3, r2, r3
 80103c8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80103ca:	68fb      	ldr	r3, [r7, #12]
 80103cc:	6a1a      	ldr	r2, [r3, #32]
 80103ce:	697b      	ldr	r3, [r7, #20]
 80103d0:	43db      	mvns	r3, r3
 80103d2:	401a      	ands	r2, r3
 80103d4:	68fb      	ldr	r3, [r7, #12]
 80103d6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80103d8:	68fb      	ldr	r3, [r7, #12]
 80103da:	6a1a      	ldr	r2, [r3, #32]
 80103dc:	68bb      	ldr	r3, [r7, #8]
 80103de:	f003 031f 	and.w	r3, r3, #31
 80103e2:	6879      	ldr	r1, [r7, #4]
 80103e4:	fa01 f303 	lsl.w	r3, r1, r3
 80103e8:	431a      	orrs	r2, r3
 80103ea:	68fb      	ldr	r3, [r7, #12]
 80103ec:	621a      	str	r2, [r3, #32]
}
 80103ee:	bf00      	nop
 80103f0:	371c      	adds	r7, #28
 80103f2:	46bd      	mov	sp, r7
 80103f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103f8:	4770      	bx	lr
	...

080103fc <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 80103fc:	b480      	push	{r7}
 80103fe:	b083      	sub	sp, #12
 8010400:	af00      	add	r7, sp, #0
 8010402:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8010404:	687b      	ldr	r3, [r7, #4]
 8010406:	4a26      	ldr	r2, [pc, #152]	@ (80104a0 <TIM_ResetCallback+0xa4>)
 8010408:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 801040c:	687b      	ldr	r3, [r7, #4]
 801040e:	4a25      	ldr	r2, [pc, #148]	@ (80104a4 <TIM_ResetCallback+0xa8>)
 8010410:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8010414:	687b      	ldr	r3, [r7, #4]
 8010416:	4a24      	ldr	r2, [pc, #144]	@ (80104a8 <TIM_ResetCallback+0xac>)
 8010418:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 801041c:	687b      	ldr	r3, [r7, #4]
 801041e:	4a23      	ldr	r2, [pc, #140]	@ (80104ac <TIM_ResetCallback+0xb0>)
 8010420:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8010424:	687b      	ldr	r3, [r7, #4]
 8010426:	4a22      	ldr	r2, [pc, #136]	@ (80104b0 <TIM_ResetCallback+0xb4>)
 8010428:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 801042c:	687b      	ldr	r3, [r7, #4]
 801042e:	4a21      	ldr	r2, [pc, #132]	@ (80104b4 <TIM_ResetCallback+0xb8>)
 8010430:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8010434:	687b      	ldr	r3, [r7, #4]
 8010436:	4a20      	ldr	r2, [pc, #128]	@ (80104b8 <TIM_ResetCallback+0xbc>)
 8010438:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 801043c:	687b      	ldr	r3, [r7, #4]
 801043e:	4a1f      	ldr	r2, [pc, #124]	@ (80104bc <TIM_ResetCallback+0xc0>)
 8010440:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8010444:	687b      	ldr	r3, [r7, #4]
 8010446:	4a1e      	ldr	r2, [pc, #120]	@ (80104c0 <TIM_ResetCallback+0xc4>)
 8010448:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 801044c:	687b      	ldr	r3, [r7, #4]
 801044e:	4a1d      	ldr	r2, [pc, #116]	@ (80104c4 <TIM_ResetCallback+0xc8>)
 8010450:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8010454:	687b      	ldr	r3, [r7, #4]
 8010456:	4a1c      	ldr	r2, [pc, #112]	@ (80104c8 <TIM_ResetCallback+0xcc>)
 8010458:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 801045c:	687b      	ldr	r3, [r7, #4]
 801045e:	4a1b      	ldr	r2, [pc, #108]	@ (80104cc <TIM_ResetCallback+0xd0>)
 8010460:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8010464:	687b      	ldr	r3, [r7, #4]
 8010466:	4a1a      	ldr	r2, [pc, #104]	@ (80104d0 <TIM_ResetCallback+0xd4>)
 8010468:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 801046c:	687b      	ldr	r3, [r7, #4]
 801046e:	4a19      	ldr	r2, [pc, #100]	@ (80104d4 <TIM_ResetCallback+0xd8>)
 8010470:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  htim->EncoderIndexCallback              = HAL_TIMEx_EncoderIndexCallback;
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	4a18      	ldr	r2, [pc, #96]	@ (80104d8 <TIM_ResetCallback+0xdc>)
 8010478:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  htim->DirectionChangeCallback           = HAL_TIMEx_DirectionChangeCallback;
 801047c:	687b      	ldr	r3, [r7, #4]
 801047e:	4a17      	ldr	r2, [pc, #92]	@ (80104dc <TIM_ResetCallback+0xe0>)
 8010480:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  htim->IndexErrorCallback                = HAL_TIMEx_IndexErrorCallback;
 8010484:	687b      	ldr	r3, [r7, #4]
 8010486:	4a16      	ldr	r2, [pc, #88]	@ (80104e0 <TIM_ResetCallback+0xe4>)
 8010488:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  htim->TransitionErrorCallback           = HAL_TIMEx_TransitionErrorCallback;
 801048c:	687b      	ldr	r3, [r7, #4]
 801048e:	4a15      	ldr	r2, [pc, #84]	@ (80104e4 <TIM_ResetCallback+0xe8>)
 8010490:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 8010494:	bf00      	nop
 8010496:	370c      	adds	r7, #12
 8010498:	46bd      	mov	sp, r7
 801049a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801049e:	4770      	bx	lr
 80104a0:	08008af5 	.word	0x08008af5
 80104a4:	0800f749 	.word	0x0800f749
 80104a8:	0800f7c1 	.word	0x0800f7c1
 80104ac:	0800f7d5 	.word	0x0800f7d5
 80104b0:	0800f771 	.word	0x0800f771
 80104b4:	0800f785 	.word	0x0800f785
 80104b8:	0800f75d 	.word	0x0800f75d
 80104bc:	0800f799 	.word	0x0800f799
 80104c0:	0800f7ad 	.word	0x0800f7ad
 80104c4:	0800f7e9 	.word	0x0800f7e9
 80104c8:	0801073d 	.word	0x0801073d
 80104cc:	08010751 	.word	0x08010751
 80104d0:	08010765 	.word	0x08010765
 80104d4:	08010779 	.word	0x08010779
 80104d8:	0801078d 	.word	0x0801078d
 80104dc:	080107a1 	.word	0x080107a1
 80104e0:	080107b5 	.word	0x080107b5
 80104e4:	080107c9 	.word	0x080107c9

080104e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80104e8:	b480      	push	{r7}
 80104ea:	b085      	sub	sp, #20
 80104ec:	af00      	add	r7, sp, #0
 80104ee:	6078      	str	r0, [r7, #4]
 80104f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80104f2:	687b      	ldr	r3, [r7, #4]
 80104f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80104f8:	2b01      	cmp	r3, #1
 80104fa:	d101      	bne.n	8010500 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80104fc:	2302      	movs	r3, #2
 80104fe:	e074      	b.n	80105ea <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	2201      	movs	r2, #1
 8010504:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	2202      	movs	r2, #2
 801050c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8010510:	687b      	ldr	r3, [r7, #4]
 8010512:	681b      	ldr	r3, [r3, #0]
 8010514:	685b      	ldr	r3, [r3, #4]
 8010516:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8010518:	687b      	ldr	r3, [r7, #4]
 801051a:	681b      	ldr	r3, [r3, #0]
 801051c:	689b      	ldr	r3, [r3, #8]
 801051e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8010520:	687b      	ldr	r3, [r7, #4]
 8010522:	681b      	ldr	r3, [r3, #0]
 8010524:	4a34      	ldr	r2, [pc, #208]	@ (80105f8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8010526:	4293      	cmp	r3, r2
 8010528:	d009      	beq.n	801053e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 801052a:	687b      	ldr	r3, [r7, #4]
 801052c:	681b      	ldr	r3, [r3, #0]
 801052e:	4a33      	ldr	r2, [pc, #204]	@ (80105fc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8010530:	4293      	cmp	r3, r2
 8010532:	d004      	beq.n	801053e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8010534:	687b      	ldr	r3, [r7, #4]
 8010536:	681b      	ldr	r3, [r3, #0]
 8010538:	4a31      	ldr	r2, [pc, #196]	@ (8010600 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 801053a:	4293      	cmp	r3, r2
 801053c:	d108      	bne.n	8010550 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 801053e:	68fb      	ldr	r3, [r7, #12]
 8010540:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8010544:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8010546:	683b      	ldr	r3, [r7, #0]
 8010548:	685b      	ldr	r3, [r3, #4]
 801054a:	68fa      	ldr	r2, [r7, #12]
 801054c:	4313      	orrs	r3, r2
 801054e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8010550:	68fb      	ldr	r3, [r7, #12]
 8010552:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8010556:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801055a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 801055c:	683b      	ldr	r3, [r7, #0]
 801055e:	681b      	ldr	r3, [r3, #0]
 8010560:	68fa      	ldr	r2, [r7, #12]
 8010562:	4313      	orrs	r3, r2
 8010564:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8010566:	687b      	ldr	r3, [r7, #4]
 8010568:	681b      	ldr	r3, [r3, #0]
 801056a:	68fa      	ldr	r2, [r7, #12]
 801056c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801056e:	687b      	ldr	r3, [r7, #4]
 8010570:	681b      	ldr	r3, [r3, #0]
 8010572:	4a21      	ldr	r2, [pc, #132]	@ (80105f8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8010574:	4293      	cmp	r3, r2
 8010576:	d022      	beq.n	80105be <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	681b      	ldr	r3, [r3, #0]
 801057c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010580:	d01d      	beq.n	80105be <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	681b      	ldr	r3, [r3, #0]
 8010586:	4a1f      	ldr	r2, [pc, #124]	@ (8010604 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8010588:	4293      	cmp	r3, r2
 801058a:	d018      	beq.n	80105be <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 801058c:	687b      	ldr	r3, [r7, #4]
 801058e:	681b      	ldr	r3, [r3, #0]
 8010590:	4a1d      	ldr	r2, [pc, #116]	@ (8010608 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8010592:	4293      	cmp	r3, r2
 8010594:	d013      	beq.n	80105be <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	681b      	ldr	r3, [r3, #0]
 801059a:	4a1c      	ldr	r2, [pc, #112]	@ (801060c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 801059c:	4293      	cmp	r3, r2
 801059e:	d00e      	beq.n	80105be <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80105a0:	687b      	ldr	r3, [r7, #4]
 80105a2:	681b      	ldr	r3, [r3, #0]
 80105a4:	4a15      	ldr	r2, [pc, #84]	@ (80105fc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80105a6:	4293      	cmp	r3, r2
 80105a8:	d009      	beq.n	80105be <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80105aa:	687b      	ldr	r3, [r7, #4]
 80105ac:	681b      	ldr	r3, [r3, #0]
 80105ae:	4a18      	ldr	r2, [pc, #96]	@ (8010610 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80105b0:	4293      	cmp	r3, r2
 80105b2:	d004      	beq.n	80105be <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80105b4:	687b      	ldr	r3, [r7, #4]
 80105b6:	681b      	ldr	r3, [r3, #0]
 80105b8:	4a11      	ldr	r2, [pc, #68]	@ (8010600 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80105ba:	4293      	cmp	r3, r2
 80105bc:	d10c      	bne.n	80105d8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80105be:	68bb      	ldr	r3, [r7, #8]
 80105c0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80105c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80105c6:	683b      	ldr	r3, [r7, #0]
 80105c8:	689b      	ldr	r3, [r3, #8]
 80105ca:	68ba      	ldr	r2, [r7, #8]
 80105cc:	4313      	orrs	r3, r2
 80105ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80105d0:	687b      	ldr	r3, [r7, #4]
 80105d2:	681b      	ldr	r3, [r3, #0]
 80105d4:	68ba      	ldr	r2, [r7, #8]
 80105d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	2201      	movs	r2, #1
 80105dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80105e0:	687b      	ldr	r3, [r7, #4]
 80105e2:	2200      	movs	r2, #0
 80105e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80105e8:	2300      	movs	r3, #0
}
 80105ea:	4618      	mov	r0, r3
 80105ec:	3714      	adds	r7, #20
 80105ee:	46bd      	mov	sp, r7
 80105f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105f4:	4770      	bx	lr
 80105f6:	bf00      	nop
 80105f8:	40012c00 	.word	0x40012c00
 80105fc:	40013400 	.word	0x40013400
 8010600:	40015000 	.word	0x40015000
 8010604:	40000400 	.word	0x40000400
 8010608:	40000800 	.word	0x40000800
 801060c:	40000c00 	.word	0x40000c00
 8010610:	40014000 	.word	0x40014000

08010614 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8010614:	b480      	push	{r7}
 8010616:	b085      	sub	sp, #20
 8010618:	af00      	add	r7, sp, #0
 801061a:	6078      	str	r0, [r7, #4]
 801061c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 801061e:	2300      	movs	r3, #0
 8010620:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8010622:	687b      	ldr	r3, [r7, #4]
 8010624:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010628:	2b01      	cmp	r3, #1
 801062a:	d101      	bne.n	8010630 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 801062c:	2302      	movs	r3, #2
 801062e:	e078      	b.n	8010722 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8010630:	687b      	ldr	r3, [r7, #4]
 8010632:	2201      	movs	r2, #1
 8010634:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8010638:	68fb      	ldr	r3, [r7, #12]
 801063a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 801063e:	683b      	ldr	r3, [r7, #0]
 8010640:	68db      	ldr	r3, [r3, #12]
 8010642:	4313      	orrs	r3, r2
 8010644:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8010646:	68fb      	ldr	r3, [r7, #12]
 8010648:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 801064c:	683b      	ldr	r3, [r7, #0]
 801064e:	689b      	ldr	r3, [r3, #8]
 8010650:	4313      	orrs	r3, r2
 8010652:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8010654:	68fb      	ldr	r3, [r7, #12]
 8010656:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 801065a:	683b      	ldr	r3, [r7, #0]
 801065c:	685b      	ldr	r3, [r3, #4]
 801065e:	4313      	orrs	r3, r2
 8010660:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8010662:	68fb      	ldr	r3, [r7, #12]
 8010664:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8010668:	683b      	ldr	r3, [r7, #0]
 801066a:	681b      	ldr	r3, [r3, #0]
 801066c:	4313      	orrs	r3, r2
 801066e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8010670:	68fb      	ldr	r3, [r7, #12]
 8010672:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8010676:	683b      	ldr	r3, [r7, #0]
 8010678:	691b      	ldr	r3, [r3, #16]
 801067a:	4313      	orrs	r3, r2
 801067c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 801067e:	68fb      	ldr	r3, [r7, #12]
 8010680:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8010684:	683b      	ldr	r3, [r7, #0]
 8010686:	695b      	ldr	r3, [r3, #20]
 8010688:	4313      	orrs	r3, r2
 801068a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 801068c:	68fb      	ldr	r3, [r7, #12]
 801068e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8010692:	683b      	ldr	r3, [r7, #0]
 8010694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010696:	4313      	orrs	r3, r2
 8010698:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 801069a:	68fb      	ldr	r3, [r7, #12]
 801069c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80106a0:	683b      	ldr	r3, [r7, #0]
 80106a2:	699b      	ldr	r3, [r3, #24]
 80106a4:	041b      	lsls	r3, r3, #16
 80106a6:	4313      	orrs	r3, r2
 80106a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80106aa:	68fb      	ldr	r3, [r7, #12]
 80106ac:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80106b0:	683b      	ldr	r3, [r7, #0]
 80106b2:	69db      	ldr	r3, [r3, #28]
 80106b4:	4313      	orrs	r3, r2
 80106b6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80106b8:	687b      	ldr	r3, [r7, #4]
 80106ba:	681b      	ldr	r3, [r3, #0]
 80106bc:	4a1c      	ldr	r2, [pc, #112]	@ (8010730 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 80106be:	4293      	cmp	r3, r2
 80106c0:	d009      	beq.n	80106d6 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 80106c2:	687b      	ldr	r3, [r7, #4]
 80106c4:	681b      	ldr	r3, [r3, #0]
 80106c6:	4a1b      	ldr	r2, [pc, #108]	@ (8010734 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 80106c8:	4293      	cmp	r3, r2
 80106ca:	d004      	beq.n	80106d6 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 80106cc:	687b      	ldr	r3, [r7, #4]
 80106ce:	681b      	ldr	r3, [r3, #0]
 80106d0:	4a19      	ldr	r2, [pc, #100]	@ (8010738 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 80106d2:	4293      	cmp	r3, r2
 80106d4:	d11c      	bne.n	8010710 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80106d6:	68fb      	ldr	r3, [r7, #12]
 80106d8:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80106dc:	683b      	ldr	r3, [r7, #0]
 80106de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80106e0:	051b      	lsls	r3, r3, #20
 80106e2:	4313      	orrs	r3, r2
 80106e4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80106e6:	68fb      	ldr	r3, [r7, #12]
 80106e8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80106ec:	683b      	ldr	r3, [r7, #0]
 80106ee:	6a1b      	ldr	r3, [r3, #32]
 80106f0:	4313      	orrs	r3, r2
 80106f2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80106f4:	68fb      	ldr	r3, [r7, #12]
 80106f6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80106fa:	683b      	ldr	r3, [r7, #0]
 80106fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80106fe:	4313      	orrs	r3, r2
 8010700:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8010702:	68fb      	ldr	r3, [r7, #12]
 8010704:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8010708:	683b      	ldr	r3, [r7, #0]
 801070a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801070c:	4313      	orrs	r3, r2
 801070e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8010710:	687b      	ldr	r3, [r7, #4]
 8010712:	681b      	ldr	r3, [r3, #0]
 8010714:	68fa      	ldr	r2, [r7, #12]
 8010716:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8010718:	687b      	ldr	r3, [r7, #4]
 801071a:	2200      	movs	r2, #0
 801071c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8010720:	2300      	movs	r3, #0
}
 8010722:	4618      	mov	r0, r3
 8010724:	3714      	adds	r7, #20
 8010726:	46bd      	mov	sp, r7
 8010728:	f85d 7b04 	ldr.w	r7, [sp], #4
 801072c:	4770      	bx	lr
 801072e:	bf00      	nop
 8010730:	40012c00 	.word	0x40012c00
 8010734:	40013400 	.word	0x40013400
 8010738:	40015000 	.word	0x40015000

0801073c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 801073c:	b480      	push	{r7}
 801073e:	b083      	sub	sp, #12
 8010740:	af00      	add	r7, sp, #0
 8010742:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8010744:	bf00      	nop
 8010746:	370c      	adds	r7, #12
 8010748:	46bd      	mov	sp, r7
 801074a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801074e:	4770      	bx	lr

08010750 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8010750:	b480      	push	{r7}
 8010752:	b083      	sub	sp, #12
 8010754:	af00      	add	r7, sp, #0
 8010756:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8010758:	bf00      	nop
 801075a:	370c      	adds	r7, #12
 801075c:	46bd      	mov	sp, r7
 801075e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010762:	4770      	bx	lr

08010764 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8010764:	b480      	push	{r7}
 8010766:	b083      	sub	sp, #12
 8010768:	af00      	add	r7, sp, #0
 801076a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 801076c:	bf00      	nop
 801076e:	370c      	adds	r7, #12
 8010770:	46bd      	mov	sp, r7
 8010772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010776:	4770      	bx	lr

08010778 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8010778:	b480      	push	{r7}
 801077a:	b083      	sub	sp, #12
 801077c:	af00      	add	r7, sp, #0
 801077e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8010780:	bf00      	nop
 8010782:	370c      	adds	r7, #12
 8010784:	46bd      	mov	sp, r7
 8010786:	f85d 7b04 	ldr.w	r7, [sp], #4
 801078a:	4770      	bx	lr

0801078c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 801078c:	b480      	push	{r7}
 801078e:	b083      	sub	sp, #12
 8010790:	af00      	add	r7, sp, #0
 8010792:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8010794:	bf00      	nop
 8010796:	370c      	adds	r7, #12
 8010798:	46bd      	mov	sp, r7
 801079a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801079e:	4770      	bx	lr

080107a0 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80107a0:	b480      	push	{r7}
 80107a2:	b083      	sub	sp, #12
 80107a4:	af00      	add	r7, sp, #0
 80107a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80107a8:	bf00      	nop
 80107aa:	370c      	adds	r7, #12
 80107ac:	46bd      	mov	sp, r7
 80107ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107b2:	4770      	bx	lr

080107b4 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80107b4:	b480      	push	{r7}
 80107b6:	b083      	sub	sp, #12
 80107b8:	af00      	add	r7, sp, #0
 80107ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80107bc:	bf00      	nop
 80107be:	370c      	adds	r7, #12
 80107c0:	46bd      	mov	sp, r7
 80107c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107c6:	4770      	bx	lr

080107c8 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80107c8:	b480      	push	{r7}
 80107ca:	b083      	sub	sp, #12
 80107cc:	af00      	add	r7, sp, #0
 80107ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80107d0:	bf00      	nop
 80107d2:	370c      	adds	r7, #12
 80107d4:	46bd      	mov	sp, r7
 80107d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107da:	4770      	bx	lr

080107dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80107dc:	b580      	push	{r7, lr}
 80107de:	b082      	sub	sp, #8
 80107e0:	af00      	add	r7, sp, #0
 80107e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80107e4:	687b      	ldr	r3, [r7, #4]
 80107e6:	2b00      	cmp	r3, #0
 80107e8:	d101      	bne.n	80107ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80107ea:	2301      	movs	r3, #1
 80107ec:	e050      	b.n	8010890 <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80107ee:	687b      	ldr	r3, [r7, #4]
 80107f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80107f4:	2b00      	cmp	r3, #0
 80107f6:	d114      	bne.n	8010822 <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80107f8:	687b      	ldr	r3, [r7, #4]
 80107fa:	2200      	movs	r2, #0
 80107fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8010800:	6878      	ldr	r0, [r7, #4]
 8010802:	f000 fde5 	bl	80113d0 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8010806:	687b      	ldr	r3, [r7, #4]
 8010808:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 801080c:	2b00      	cmp	r3, #0
 801080e:	d103      	bne.n	8010818 <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8010810:	687b      	ldr	r3, [r7, #4]
 8010812:	4a21      	ldr	r2, [pc, #132]	@ (8010898 <HAL_UART_Init+0xbc>)
 8010814:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8010818:	687b      	ldr	r3, [r7, #4]
 801081a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 801081e:	6878      	ldr	r0, [r7, #4]
 8010820:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8010822:	687b      	ldr	r3, [r7, #4]
 8010824:	2224      	movs	r2, #36	@ 0x24
 8010826:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 801082a:	687b      	ldr	r3, [r7, #4]
 801082c:	681b      	ldr	r3, [r3, #0]
 801082e:	681a      	ldr	r2, [r3, #0]
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	681b      	ldr	r3, [r3, #0]
 8010834:	f022 0201 	bic.w	r2, r2, #1
 8010838:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801083e:	2b00      	cmp	r3, #0
 8010840:	d002      	beq.n	8010848 <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 8010842:	6878      	ldr	r0, [r7, #4]
 8010844:	f001 f912 	bl	8011a6c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8010848:	6878      	ldr	r0, [r7, #4]
 801084a:	f000 fe13 	bl	8011474 <UART_SetConfig>
 801084e:	4603      	mov	r3, r0
 8010850:	2b01      	cmp	r3, #1
 8010852:	d101      	bne.n	8010858 <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 8010854:	2301      	movs	r3, #1
 8010856:	e01b      	b.n	8010890 <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	681b      	ldr	r3, [r3, #0]
 801085c:	685a      	ldr	r2, [r3, #4]
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	681b      	ldr	r3, [r3, #0]
 8010862:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8010866:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8010868:	687b      	ldr	r3, [r7, #4]
 801086a:	681b      	ldr	r3, [r3, #0]
 801086c:	689a      	ldr	r2, [r3, #8]
 801086e:	687b      	ldr	r3, [r7, #4]
 8010870:	681b      	ldr	r3, [r3, #0]
 8010872:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8010876:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	681b      	ldr	r3, [r3, #0]
 801087c:	681a      	ldr	r2, [r3, #0]
 801087e:	687b      	ldr	r3, [r7, #4]
 8010880:	681b      	ldr	r3, [r3, #0]
 8010882:	f042 0201 	orr.w	r2, r2, #1
 8010886:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8010888:	6878      	ldr	r0, [r7, #4]
 801088a:	f001 f991 	bl	8011bb0 <UART_CheckIdleState>
 801088e:	4603      	mov	r3, r0
}
 8010890:	4618      	mov	r0, r3
 8010892:	3708      	adds	r7, #8
 8010894:	46bd      	mov	sp, r7
 8010896:	bd80      	pop	{r7, pc}
 8010898:	0800ac39 	.word	0x0800ac39

0801089c <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 801089c:	b480      	push	{r7}
 801089e:	b087      	sub	sp, #28
 80108a0:	af00      	add	r7, sp, #0
 80108a2:	60f8      	str	r0, [r7, #12]
 80108a4:	460b      	mov	r3, r1
 80108a6:	607a      	str	r2, [r7, #4]
 80108a8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80108aa:	2300      	movs	r3, #0
 80108ac:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 80108ae:	687b      	ldr	r3, [r7, #4]
 80108b0:	2b00      	cmp	r3, #0
 80108b2:	d109      	bne.n	80108c8 <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 80108b4:	68fb      	ldr	r3, [r7, #12]
 80108b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80108ba:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80108be:	68fb      	ldr	r3, [r7, #12]
 80108c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    return HAL_ERROR;
 80108c4:	2301      	movs	r3, #1
 80108c6:	e09c      	b.n	8010a02 <HAL_UART_RegisterCallback+0x166>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 80108c8:	68fb      	ldr	r3, [r7, #12]
 80108ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80108ce:	2b20      	cmp	r3, #32
 80108d0:	d16c      	bne.n	80109ac <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 80108d2:	7afb      	ldrb	r3, [r7, #11]
 80108d4:	2b0c      	cmp	r3, #12
 80108d6:	d85e      	bhi.n	8010996 <HAL_UART_RegisterCallback+0xfa>
 80108d8:	a201      	add	r2, pc, #4	@ (adr r2, 80108e0 <HAL_UART_RegisterCallback+0x44>)
 80108da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80108de:	bf00      	nop
 80108e0:	08010915 	.word	0x08010915
 80108e4:	0801091f 	.word	0x0801091f
 80108e8:	08010929 	.word	0x08010929
 80108ec:	08010933 	.word	0x08010933
 80108f0:	0801093d 	.word	0x0801093d
 80108f4:	08010947 	.word	0x08010947
 80108f8:	08010951 	.word	0x08010951
 80108fc:	0801095b 	.word	0x0801095b
 8010900:	08010965 	.word	0x08010965
 8010904:	0801096f 	.word	0x0801096f
 8010908:	08010979 	.word	0x08010979
 801090c:	08010983 	.word	0x08010983
 8010910:	0801098d 	.word	0x0801098d
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 8010914:	68fb      	ldr	r3, [r7, #12]
 8010916:	687a      	ldr	r2, [r7, #4]
 8010918:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 801091c:	e070      	b.n	8010a00 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 801091e:	68fb      	ldr	r3, [r7, #12]
 8010920:	687a      	ldr	r2, [r7, #4]
 8010922:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 8010926:	e06b      	b.n	8010a00 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 8010928:	68fb      	ldr	r3, [r7, #12]
 801092a:	687a      	ldr	r2, [r7, #4]
 801092c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 8010930:	e066      	b.n	8010a00 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 8010932:	68fb      	ldr	r3, [r7, #12]
 8010934:	687a      	ldr	r2, [r7, #4]
 8010936:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 801093a:	e061      	b.n	8010a00 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 801093c:	68fb      	ldr	r3, [r7, #12]
 801093e:	687a      	ldr	r2, [r7, #4]
 8010940:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 8010944:	e05c      	b.n	8010a00 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 8010946:	68fb      	ldr	r3, [r7, #12]
 8010948:	687a      	ldr	r2, [r7, #4]
 801094a:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 801094e:	e057      	b.n	8010a00 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 8010950:	68fb      	ldr	r3, [r7, #12]
 8010952:	687a      	ldr	r2, [r7, #4]
 8010954:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8010958:	e052      	b.n	8010a00 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 801095a:	68fb      	ldr	r3, [r7, #12]
 801095c:	687a      	ldr	r2, [r7, #4]
 801095e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 8010962:	e04d      	b.n	8010a00 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 8010964:	68fb      	ldr	r3, [r7, #12]
 8010966:	687a      	ldr	r2, [r7, #4]
 8010968:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 801096c:	e048      	b.n	8010a00 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 801096e:	68fb      	ldr	r3, [r7, #12]
 8010970:	687a      	ldr	r2, [r7, #4]
 8010972:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 8010976:	e043      	b.n	8010a00 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 8010978:	68fb      	ldr	r3, [r7, #12]
 801097a:	687a      	ldr	r2, [r7, #4]
 801097c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 8010980:	e03e      	b.n	8010a00 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8010982:	68fb      	ldr	r3, [r7, #12]
 8010984:	687a      	ldr	r2, [r7, #4]
 8010986:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 801098a:	e039      	b.n	8010a00 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 801098c:	68fb      	ldr	r3, [r7, #12]
 801098e:	687a      	ldr	r2, [r7, #4]
 8010990:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8010994:	e034      	b.n	8010a00 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8010996:	68fb      	ldr	r3, [r7, #12]
 8010998:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801099c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80109a0:	68fb      	ldr	r3, [r7, #12]
 80109a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 80109a6:	2301      	movs	r3, #1
 80109a8:	75fb      	strb	r3, [r7, #23]
        break;
 80109aa:	e029      	b.n	8010a00 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 80109ac:	68fb      	ldr	r3, [r7, #12]
 80109ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80109b2:	2b00      	cmp	r3, #0
 80109b4:	d11a      	bne.n	80109ec <HAL_UART_RegisterCallback+0x150>
  {
    switch (CallbackID)
 80109b6:	7afb      	ldrb	r3, [r7, #11]
 80109b8:	2b0b      	cmp	r3, #11
 80109ba:	d002      	beq.n	80109c2 <HAL_UART_RegisterCallback+0x126>
 80109bc:	2b0c      	cmp	r3, #12
 80109be:	d005      	beq.n	80109cc <HAL_UART_RegisterCallback+0x130>
 80109c0:	e009      	b.n	80109d6 <HAL_UART_RegisterCallback+0x13a>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 80109c2:	68fb      	ldr	r3, [r7, #12]
 80109c4:	687a      	ldr	r2, [r7, #4]
 80109c6:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 80109ca:	e019      	b.n	8010a00 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 80109cc:	68fb      	ldr	r3, [r7, #12]
 80109ce:	687a      	ldr	r2, [r7, #4]
 80109d0:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 80109d4:	e014      	b.n	8010a00 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 80109d6:	68fb      	ldr	r3, [r7, #12]
 80109d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80109dc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80109e0:	68fb      	ldr	r3, [r7, #12]
 80109e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 80109e6:	2301      	movs	r3, #1
 80109e8:	75fb      	strb	r3, [r7, #23]
        break;
 80109ea:	e009      	b.n	8010a00 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 80109ec:	68fb      	ldr	r3, [r7, #12]
 80109ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80109f2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80109f6:	68fb      	ldr	r3, [r7, #12]
 80109f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    status =  HAL_ERROR;
 80109fc:	2301      	movs	r3, #1
 80109fe:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8010a00:	7dfb      	ldrb	r3, [r7, #23]
}
 8010a02:	4618      	mov	r0, r3
 8010a04:	371c      	adds	r7, #28
 8010a06:	46bd      	mov	sp, r7
 8010a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a0c:	4770      	bx	lr
 8010a0e:	bf00      	nop

08010a10 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8010a10:	b580      	push	{r7, lr}
 8010a12:	b08a      	sub	sp, #40	@ 0x28
 8010a14:	af00      	add	r7, sp, #0
 8010a16:	60f8      	str	r0, [r7, #12]
 8010a18:	60b9      	str	r1, [r7, #8]
 8010a1a:	4613      	mov	r3, r2
 8010a1c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8010a1e:	68fb      	ldr	r3, [r7, #12]
 8010a20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010a24:	2b20      	cmp	r3, #32
 8010a26:	d167      	bne.n	8010af8 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8010a28:	68bb      	ldr	r3, [r7, #8]
 8010a2a:	2b00      	cmp	r3, #0
 8010a2c:	d002      	beq.n	8010a34 <HAL_UART_Transmit_DMA+0x24>
 8010a2e:	88fb      	ldrh	r3, [r7, #6]
 8010a30:	2b00      	cmp	r3, #0
 8010a32:	d101      	bne.n	8010a38 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8010a34:	2301      	movs	r3, #1
 8010a36:	e060      	b.n	8010afa <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8010a38:	68fb      	ldr	r3, [r7, #12]
 8010a3a:	68ba      	ldr	r2, [r7, #8]
 8010a3c:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8010a3e:	68fb      	ldr	r3, [r7, #12]
 8010a40:	88fa      	ldrh	r2, [r7, #6]
 8010a42:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8010a46:	68fb      	ldr	r3, [r7, #12]
 8010a48:	88fa      	ldrh	r2, [r7, #6]
 8010a4a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010a4e:	68fb      	ldr	r3, [r7, #12]
 8010a50:	2200      	movs	r2, #0
 8010a52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8010a56:	68fb      	ldr	r3, [r7, #12]
 8010a58:	2221      	movs	r2, #33	@ 0x21
 8010a5a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8010a5e:	68fb      	ldr	r3, [r7, #12]
 8010a60:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010a62:	2b00      	cmp	r3, #0
 8010a64:	d028      	beq.n	8010ab8 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8010a66:	68fb      	ldr	r3, [r7, #12]
 8010a68:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010a6a:	4a26      	ldr	r2, [pc, #152]	@ (8010b04 <HAL_UART_Transmit_DMA+0xf4>)
 8010a6c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8010a6e:	68fb      	ldr	r3, [r7, #12]
 8010a70:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010a72:	4a25      	ldr	r2, [pc, #148]	@ (8010b08 <HAL_UART_Transmit_DMA+0xf8>)
 8010a74:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8010a76:	68fb      	ldr	r3, [r7, #12]
 8010a78:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010a7a:	4a24      	ldr	r2, [pc, #144]	@ (8010b0c <HAL_UART_Transmit_DMA+0xfc>)
 8010a7c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8010a7e:	68fb      	ldr	r3, [r7, #12]
 8010a80:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010a82:	2200      	movs	r2, #0
 8010a84:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8010a86:	68fb      	ldr	r3, [r7, #12]
 8010a88:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8010a8a:	68fb      	ldr	r3, [r7, #12]
 8010a8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010a8e:	4619      	mov	r1, r3
 8010a90:	68fb      	ldr	r3, [r7, #12]
 8010a92:	681b      	ldr	r3, [r3, #0]
 8010a94:	3328      	adds	r3, #40	@ 0x28
 8010a96:	461a      	mov	r2, r3
 8010a98:	88fb      	ldrh	r3, [r7, #6]
 8010a9a:	f7fc f919 	bl	800ccd0 <HAL_DMA_Start_IT>
 8010a9e:	4603      	mov	r3, r0
 8010aa0:	2b00      	cmp	r3, #0
 8010aa2:	d009      	beq.n	8010ab8 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8010aa4:	68fb      	ldr	r3, [r7, #12]
 8010aa6:	2210      	movs	r2, #16
 8010aa8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8010aac:	68fb      	ldr	r3, [r7, #12]
 8010aae:	2220      	movs	r2, #32
 8010ab0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8010ab4:	2301      	movs	r3, #1
 8010ab6:	e020      	b.n	8010afa <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8010ab8:	68fb      	ldr	r3, [r7, #12]
 8010aba:	681b      	ldr	r3, [r3, #0]
 8010abc:	2240      	movs	r2, #64	@ 0x40
 8010abe:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8010ac0:	68fb      	ldr	r3, [r7, #12]
 8010ac2:	681b      	ldr	r3, [r3, #0]
 8010ac4:	3308      	adds	r3, #8
 8010ac6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010ac8:	697b      	ldr	r3, [r7, #20]
 8010aca:	e853 3f00 	ldrex	r3, [r3]
 8010ace:	613b      	str	r3, [r7, #16]
   return(result);
 8010ad0:	693b      	ldr	r3, [r7, #16]
 8010ad2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010ad6:	627b      	str	r3, [r7, #36]	@ 0x24
 8010ad8:	68fb      	ldr	r3, [r7, #12]
 8010ada:	681b      	ldr	r3, [r3, #0]
 8010adc:	3308      	adds	r3, #8
 8010ade:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010ae0:	623a      	str	r2, [r7, #32]
 8010ae2:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ae4:	69f9      	ldr	r1, [r7, #28]
 8010ae6:	6a3a      	ldr	r2, [r7, #32]
 8010ae8:	e841 2300 	strex	r3, r2, [r1]
 8010aec:	61bb      	str	r3, [r7, #24]
   return(result);
 8010aee:	69bb      	ldr	r3, [r7, #24]
 8010af0:	2b00      	cmp	r3, #0
 8010af2:	d1e5      	bne.n	8010ac0 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8010af4:	2300      	movs	r3, #0
 8010af6:	e000      	b.n	8010afa <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8010af8:	2302      	movs	r3, #2
  }
}
 8010afa:	4618      	mov	r0, r3
 8010afc:	3728      	adds	r7, #40	@ 0x28
 8010afe:	46bd      	mov	sp, r7
 8010b00:	bd80      	pop	{r7, pc}
 8010b02:	bf00      	nop
 8010b04:	0801207b 	.word	0x0801207b
 8010b08:	08012119 	.word	0x08012119
 8010b0c:	080122b3 	.word	0x080122b3

08010b10 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010b10:	b580      	push	{r7, lr}
 8010b12:	b08a      	sub	sp, #40	@ 0x28
 8010b14:	af00      	add	r7, sp, #0
 8010b16:	60f8      	str	r0, [r7, #12]
 8010b18:	60b9      	str	r1, [r7, #8]
 8010b1a:	4613      	mov	r3, r2
 8010b1c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8010b1e:	68fb      	ldr	r3, [r7, #12]
 8010b20:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010b24:	2b20      	cmp	r3, #32
 8010b26:	d137      	bne.n	8010b98 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8010b28:	68bb      	ldr	r3, [r7, #8]
 8010b2a:	2b00      	cmp	r3, #0
 8010b2c:	d002      	beq.n	8010b34 <HAL_UART_Receive_DMA+0x24>
 8010b2e:	88fb      	ldrh	r3, [r7, #6]
 8010b30:	2b00      	cmp	r3, #0
 8010b32:	d101      	bne.n	8010b38 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8010b34:	2301      	movs	r3, #1
 8010b36:	e030      	b.n	8010b9a <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010b38:	68fb      	ldr	r3, [r7, #12]
 8010b3a:	2200      	movs	r2, #0
 8010b3c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8010b3e:	68fb      	ldr	r3, [r7, #12]
 8010b40:	681b      	ldr	r3, [r3, #0]
 8010b42:	4a18      	ldr	r2, [pc, #96]	@ (8010ba4 <HAL_UART_Receive_DMA+0x94>)
 8010b44:	4293      	cmp	r3, r2
 8010b46:	d01f      	beq.n	8010b88 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8010b48:	68fb      	ldr	r3, [r7, #12]
 8010b4a:	681b      	ldr	r3, [r3, #0]
 8010b4c:	685b      	ldr	r3, [r3, #4]
 8010b4e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8010b52:	2b00      	cmp	r3, #0
 8010b54:	d018      	beq.n	8010b88 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8010b56:	68fb      	ldr	r3, [r7, #12]
 8010b58:	681b      	ldr	r3, [r3, #0]
 8010b5a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010b5c:	697b      	ldr	r3, [r7, #20]
 8010b5e:	e853 3f00 	ldrex	r3, [r3]
 8010b62:	613b      	str	r3, [r7, #16]
   return(result);
 8010b64:	693b      	ldr	r3, [r7, #16]
 8010b66:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8010b6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8010b6c:	68fb      	ldr	r3, [r7, #12]
 8010b6e:	681b      	ldr	r3, [r3, #0]
 8010b70:	461a      	mov	r2, r3
 8010b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b74:	623b      	str	r3, [r7, #32]
 8010b76:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010b78:	69f9      	ldr	r1, [r7, #28]
 8010b7a:	6a3a      	ldr	r2, [r7, #32]
 8010b7c:	e841 2300 	strex	r3, r2, [r1]
 8010b80:	61bb      	str	r3, [r7, #24]
   return(result);
 8010b82:	69bb      	ldr	r3, [r7, #24]
 8010b84:	2b00      	cmp	r3, #0
 8010b86:	d1e6      	bne.n	8010b56 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8010b88:	88fb      	ldrh	r3, [r7, #6]
 8010b8a:	461a      	mov	r2, r3
 8010b8c:	68b9      	ldr	r1, [r7, #8]
 8010b8e:	68f8      	ldr	r0, [r7, #12]
 8010b90:	f001 f926 	bl	8011de0 <UART_Start_Receive_DMA>
 8010b94:	4603      	mov	r3, r0
 8010b96:	e000      	b.n	8010b9a <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8010b98:	2302      	movs	r3, #2
  }
}
 8010b9a:	4618      	mov	r0, r3
 8010b9c:	3728      	adds	r7, #40	@ 0x28
 8010b9e:	46bd      	mov	sp, r7
 8010ba0:	bd80      	pop	{r7, pc}
 8010ba2:	bf00      	nop
 8010ba4:	40008000 	.word	0x40008000

08010ba8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8010ba8:	b580      	push	{r7, lr}
 8010baa:	b0ba      	sub	sp, #232	@ 0xe8
 8010bac:	af00      	add	r7, sp, #0
 8010bae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8010bb0:	687b      	ldr	r3, [r7, #4]
 8010bb2:	681b      	ldr	r3, [r3, #0]
 8010bb4:	69db      	ldr	r3, [r3, #28]
 8010bb6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8010bba:	687b      	ldr	r3, [r7, #4]
 8010bbc:	681b      	ldr	r3, [r3, #0]
 8010bbe:	681b      	ldr	r3, [r3, #0]
 8010bc0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8010bc4:	687b      	ldr	r3, [r7, #4]
 8010bc6:	681b      	ldr	r3, [r3, #0]
 8010bc8:	689b      	ldr	r3, [r3, #8]
 8010bca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8010bce:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8010bd2:	f640 030f 	movw	r3, #2063	@ 0x80f
 8010bd6:	4013      	ands	r3, r2
 8010bd8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8010bdc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8010be0:	2b00      	cmp	r3, #0
 8010be2:	d11b      	bne.n	8010c1c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8010be4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010be8:	f003 0320 	and.w	r3, r3, #32
 8010bec:	2b00      	cmp	r3, #0
 8010bee:	d015      	beq.n	8010c1c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8010bf0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010bf4:	f003 0320 	and.w	r3, r3, #32
 8010bf8:	2b00      	cmp	r3, #0
 8010bfa:	d105      	bne.n	8010c08 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8010bfc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010c00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8010c04:	2b00      	cmp	r3, #0
 8010c06:	d009      	beq.n	8010c1c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8010c08:	687b      	ldr	r3, [r7, #4]
 8010c0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010c0c:	2b00      	cmp	r3, #0
 8010c0e:	f000 8312 	beq.w	8011236 <HAL_UART_IRQHandler+0x68e>
      {
        huart->RxISR(huart);
 8010c12:	687b      	ldr	r3, [r7, #4]
 8010c14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010c16:	6878      	ldr	r0, [r7, #4]
 8010c18:	4798      	blx	r3
      }
      return;
 8010c1a:	e30c      	b.n	8011236 <HAL_UART_IRQHandler+0x68e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8010c1c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8010c20:	2b00      	cmp	r3, #0
 8010c22:	f000 8129 	beq.w	8010e78 <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8010c26:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8010c2a:	4b90      	ldr	r3, [pc, #576]	@ (8010e6c <HAL_UART_IRQHandler+0x2c4>)
 8010c2c:	4013      	ands	r3, r2
 8010c2e:	2b00      	cmp	r3, #0
 8010c30:	d106      	bne.n	8010c40 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8010c32:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8010c36:	4b8e      	ldr	r3, [pc, #568]	@ (8010e70 <HAL_UART_IRQHandler+0x2c8>)
 8010c38:	4013      	ands	r3, r2
 8010c3a:	2b00      	cmp	r3, #0
 8010c3c:	f000 811c 	beq.w	8010e78 <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8010c40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010c44:	f003 0301 	and.w	r3, r3, #1
 8010c48:	2b00      	cmp	r3, #0
 8010c4a:	d011      	beq.n	8010c70 <HAL_UART_IRQHandler+0xc8>
 8010c4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010c50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010c54:	2b00      	cmp	r3, #0
 8010c56:	d00b      	beq.n	8010c70 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8010c58:	687b      	ldr	r3, [r7, #4]
 8010c5a:	681b      	ldr	r3, [r3, #0]
 8010c5c:	2201      	movs	r2, #1
 8010c5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8010c60:	687b      	ldr	r3, [r7, #4]
 8010c62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010c66:	f043 0201 	orr.w	r2, r3, #1
 8010c6a:	687b      	ldr	r3, [r7, #4]
 8010c6c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010c70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010c74:	f003 0302 	and.w	r3, r3, #2
 8010c78:	2b00      	cmp	r3, #0
 8010c7a:	d011      	beq.n	8010ca0 <HAL_UART_IRQHandler+0xf8>
 8010c7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010c80:	f003 0301 	and.w	r3, r3, #1
 8010c84:	2b00      	cmp	r3, #0
 8010c86:	d00b      	beq.n	8010ca0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8010c88:	687b      	ldr	r3, [r7, #4]
 8010c8a:	681b      	ldr	r3, [r3, #0]
 8010c8c:	2202      	movs	r2, #2
 8010c8e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8010c90:	687b      	ldr	r3, [r7, #4]
 8010c92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010c96:	f043 0204 	orr.w	r2, r3, #4
 8010c9a:	687b      	ldr	r3, [r7, #4]
 8010c9c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010ca0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010ca4:	f003 0304 	and.w	r3, r3, #4
 8010ca8:	2b00      	cmp	r3, #0
 8010caa:	d011      	beq.n	8010cd0 <HAL_UART_IRQHandler+0x128>
 8010cac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010cb0:	f003 0301 	and.w	r3, r3, #1
 8010cb4:	2b00      	cmp	r3, #0
 8010cb6:	d00b      	beq.n	8010cd0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8010cb8:	687b      	ldr	r3, [r7, #4]
 8010cba:	681b      	ldr	r3, [r3, #0]
 8010cbc:	2204      	movs	r2, #4
 8010cbe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8010cc0:	687b      	ldr	r3, [r7, #4]
 8010cc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010cc6:	f043 0202 	orr.w	r2, r3, #2
 8010cca:	687b      	ldr	r3, [r7, #4]
 8010ccc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8010cd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010cd4:	f003 0308 	and.w	r3, r3, #8
 8010cd8:	2b00      	cmp	r3, #0
 8010cda:	d017      	beq.n	8010d0c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8010cdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010ce0:	f003 0320 	and.w	r3, r3, #32
 8010ce4:	2b00      	cmp	r3, #0
 8010ce6:	d105      	bne.n	8010cf4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8010ce8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8010cec:	4b5f      	ldr	r3, [pc, #380]	@ (8010e6c <HAL_UART_IRQHandler+0x2c4>)
 8010cee:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8010cf0:	2b00      	cmp	r3, #0
 8010cf2:	d00b      	beq.n	8010d0c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010cf4:	687b      	ldr	r3, [r7, #4]
 8010cf6:	681b      	ldr	r3, [r3, #0]
 8010cf8:	2208      	movs	r2, #8
 8010cfa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8010cfc:	687b      	ldr	r3, [r7, #4]
 8010cfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010d02:	f043 0208 	orr.w	r2, r3, #8
 8010d06:	687b      	ldr	r3, [r7, #4]
 8010d08:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8010d0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010d10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010d14:	2b00      	cmp	r3, #0
 8010d16:	d012      	beq.n	8010d3e <HAL_UART_IRQHandler+0x196>
 8010d18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010d1c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8010d20:	2b00      	cmp	r3, #0
 8010d22:	d00c      	beq.n	8010d3e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	681b      	ldr	r3, [r3, #0]
 8010d28:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010d2c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8010d2e:	687b      	ldr	r3, [r7, #4]
 8010d30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010d34:	f043 0220 	orr.w	r2, r3, #32
 8010d38:	687b      	ldr	r3, [r7, #4]
 8010d3a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8010d3e:	687b      	ldr	r3, [r7, #4]
 8010d40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010d44:	2b00      	cmp	r3, #0
 8010d46:	f000 8278 	beq.w	801123a <HAL_UART_IRQHandler+0x692>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8010d4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010d4e:	f003 0320 	and.w	r3, r3, #32
 8010d52:	2b00      	cmp	r3, #0
 8010d54:	d013      	beq.n	8010d7e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8010d56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010d5a:	f003 0320 	and.w	r3, r3, #32
 8010d5e:	2b00      	cmp	r3, #0
 8010d60:	d105      	bne.n	8010d6e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8010d62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010d66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8010d6a:	2b00      	cmp	r3, #0
 8010d6c:	d007      	beq.n	8010d7e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8010d6e:	687b      	ldr	r3, [r7, #4]
 8010d70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010d72:	2b00      	cmp	r3, #0
 8010d74:	d003      	beq.n	8010d7e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8010d76:	687b      	ldr	r3, [r7, #4]
 8010d78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010d7a:	6878      	ldr	r0, [r7, #4]
 8010d7c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8010d7e:	687b      	ldr	r3, [r7, #4]
 8010d80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010d84:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8010d88:	687b      	ldr	r3, [r7, #4]
 8010d8a:	681b      	ldr	r3, [r3, #0]
 8010d8c:	689b      	ldr	r3, [r3, #8]
 8010d8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010d92:	2b40      	cmp	r3, #64	@ 0x40
 8010d94:	d005      	beq.n	8010da2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8010d96:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8010d9a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8010d9e:	2b00      	cmp	r3, #0
 8010da0:	d058      	beq.n	8010e54 <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8010da2:	6878      	ldr	r0, [r7, #4]
 8010da4:	f001 f903 	bl	8011fae <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010da8:	687b      	ldr	r3, [r7, #4]
 8010daa:	681b      	ldr	r3, [r3, #0]
 8010dac:	689b      	ldr	r3, [r3, #8]
 8010dae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010db2:	2b40      	cmp	r3, #64	@ 0x40
 8010db4:	d148      	bne.n	8010e48 <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010db6:	687b      	ldr	r3, [r7, #4]
 8010db8:	681b      	ldr	r3, [r3, #0]
 8010dba:	3308      	adds	r3, #8
 8010dbc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010dc0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8010dc4:	e853 3f00 	ldrex	r3, [r3]
 8010dc8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8010dcc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010dd0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010dd4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8010dd8:	687b      	ldr	r3, [r7, #4]
 8010dda:	681b      	ldr	r3, [r3, #0]
 8010ddc:	3308      	adds	r3, #8
 8010dde:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8010de2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8010de6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010dea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8010dee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8010df2:	e841 2300 	strex	r3, r2, [r1]
 8010df6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8010dfa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8010dfe:	2b00      	cmp	r3, #0
 8010e00:	d1d9      	bne.n	8010db6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8010e02:	687b      	ldr	r3, [r7, #4]
 8010e04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010e08:	2b00      	cmp	r3, #0
 8010e0a:	d017      	beq.n	8010e3c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8010e0c:	687b      	ldr	r3, [r7, #4]
 8010e0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010e12:	4a18      	ldr	r2, [pc, #96]	@ (8010e74 <HAL_UART_IRQHandler+0x2cc>)
 8010e14:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8010e16:	687b      	ldr	r3, [r7, #4]
 8010e18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010e1c:	4618      	mov	r0, r3
 8010e1e:	f7fc f82b 	bl	800ce78 <HAL_DMA_Abort_IT>
 8010e22:	4603      	mov	r3, r0
 8010e24:	2b00      	cmp	r3, #0
 8010e26:	d01f      	beq.n	8010e68 <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8010e28:	687b      	ldr	r3, [r7, #4]
 8010e2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010e2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010e30:	687a      	ldr	r2, [r7, #4]
 8010e32:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8010e36:	4610      	mov	r0, r2
 8010e38:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010e3a:	e015      	b.n	8010e68 <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8010e3c:	687b      	ldr	r3, [r7, #4]
 8010e3e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8010e42:	6878      	ldr	r0, [r7, #4]
 8010e44:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010e46:	e00f      	b.n	8010e68 <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8010e48:	687b      	ldr	r3, [r7, #4]
 8010e4a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8010e4e:	6878      	ldr	r0, [r7, #4]
 8010e50:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010e52:	e009      	b.n	8010e68 <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8010e54:	687b      	ldr	r3, [r7, #4]
 8010e56:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8010e5a:	6878      	ldr	r0, [r7, #4]
 8010e5c:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010e5e:	687b      	ldr	r3, [r7, #4]
 8010e60:	2200      	movs	r2, #0
 8010e62:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8010e66:	e1e8      	b.n	801123a <HAL_UART_IRQHandler+0x692>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010e68:	bf00      	nop
    return;
 8010e6a:	e1e6      	b.n	801123a <HAL_UART_IRQHandler+0x692>
 8010e6c:	10000001 	.word	0x10000001
 8010e70:	04000120 	.word	0x04000120
 8010e74:	08012337 	.word	0x08012337

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010e78:	687b      	ldr	r3, [r7, #4]
 8010e7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010e7c:	2b01      	cmp	r3, #1
 8010e7e:	f040 8176 	bne.w	801116e <HAL_UART_IRQHandler+0x5c6>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8010e82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010e86:	f003 0310 	and.w	r3, r3, #16
 8010e8a:	2b00      	cmp	r3, #0
 8010e8c:	f000 816f 	beq.w	801116e <HAL_UART_IRQHandler+0x5c6>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8010e90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010e94:	f003 0310 	and.w	r3, r3, #16
 8010e98:	2b00      	cmp	r3, #0
 8010e9a:	f000 8168 	beq.w	801116e <HAL_UART_IRQHandler+0x5c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010e9e:	687b      	ldr	r3, [r7, #4]
 8010ea0:	681b      	ldr	r3, [r3, #0]
 8010ea2:	2210      	movs	r2, #16
 8010ea4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010ea6:	687b      	ldr	r3, [r7, #4]
 8010ea8:	681b      	ldr	r3, [r3, #0]
 8010eaa:	689b      	ldr	r3, [r3, #8]
 8010eac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010eb0:	2b40      	cmp	r3, #64	@ 0x40
 8010eb2:	f040 80dc 	bne.w	801106e <HAL_UART_IRQHandler+0x4c6>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8010eb6:	687b      	ldr	r3, [r7, #4]
 8010eb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010ebc:	681b      	ldr	r3, [r3, #0]
 8010ebe:	685b      	ldr	r3, [r3, #4]
 8010ec0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8010ec4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8010ec8:	2b00      	cmp	r3, #0
 8010eca:	f000 80b1 	beq.w	8011030 <HAL_UART_IRQHandler+0x488>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8010ece:	687b      	ldr	r3, [r7, #4]
 8010ed0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010ed4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8010ed8:	429a      	cmp	r2, r3
 8010eda:	f080 80a9 	bcs.w	8011030 <HAL_UART_IRQHandler+0x488>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8010ede:	687b      	ldr	r3, [r7, #4]
 8010ee0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8010ee4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8010ee8:	687b      	ldr	r3, [r7, #4]
 8010eea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010eee:	681b      	ldr	r3, [r3, #0]
 8010ef0:	681b      	ldr	r3, [r3, #0]
 8010ef2:	f003 0320 	and.w	r3, r3, #32
 8010ef6:	2b00      	cmp	r3, #0
 8010ef8:	f040 8087 	bne.w	801100a <HAL_UART_IRQHandler+0x462>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010efc:	687b      	ldr	r3, [r7, #4]
 8010efe:	681b      	ldr	r3, [r3, #0]
 8010f00:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f04:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010f08:	e853 3f00 	ldrex	r3, [r3]
 8010f0c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8010f10:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010f14:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010f18:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8010f1c:	687b      	ldr	r3, [r7, #4]
 8010f1e:	681b      	ldr	r3, [r3, #0]
 8010f20:	461a      	mov	r2, r3
 8010f22:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8010f26:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8010f2a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010f2e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8010f32:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8010f36:	e841 2300 	strex	r3, r2, [r1]
 8010f3a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8010f3e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010f42:	2b00      	cmp	r3, #0
 8010f44:	d1da      	bne.n	8010efc <HAL_UART_IRQHandler+0x354>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010f46:	687b      	ldr	r3, [r7, #4]
 8010f48:	681b      	ldr	r3, [r3, #0]
 8010f4a:	3308      	adds	r3, #8
 8010f4c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f4e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8010f50:	e853 3f00 	ldrex	r3, [r3]
 8010f54:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8010f56:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8010f58:	f023 0301 	bic.w	r3, r3, #1
 8010f5c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8010f60:	687b      	ldr	r3, [r7, #4]
 8010f62:	681b      	ldr	r3, [r3, #0]
 8010f64:	3308      	adds	r3, #8
 8010f66:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8010f6a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8010f6e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010f70:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8010f72:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8010f76:	e841 2300 	strex	r3, r2, [r1]
 8010f7a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8010f7c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010f7e:	2b00      	cmp	r3, #0
 8010f80:	d1e1      	bne.n	8010f46 <HAL_UART_IRQHandler+0x39e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010f82:	687b      	ldr	r3, [r7, #4]
 8010f84:	681b      	ldr	r3, [r3, #0]
 8010f86:	3308      	adds	r3, #8
 8010f88:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f8a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010f8c:	e853 3f00 	ldrex	r3, [r3]
 8010f90:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8010f92:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010f94:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010f98:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8010f9c:	687b      	ldr	r3, [r7, #4]
 8010f9e:	681b      	ldr	r3, [r3, #0]
 8010fa0:	3308      	adds	r3, #8
 8010fa2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8010fa6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8010fa8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010faa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8010fac:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8010fae:	e841 2300 	strex	r3, r2, [r1]
 8010fb2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8010fb4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010fb6:	2b00      	cmp	r3, #0
 8010fb8:	d1e3      	bne.n	8010f82 <HAL_UART_IRQHandler+0x3da>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8010fba:	687b      	ldr	r3, [r7, #4]
 8010fbc:	2220      	movs	r2, #32
 8010fbe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010fc2:	687b      	ldr	r3, [r7, #4]
 8010fc4:	2200      	movs	r2, #0
 8010fc6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010fc8:	687b      	ldr	r3, [r7, #4]
 8010fca:	681b      	ldr	r3, [r3, #0]
 8010fcc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010fce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010fd0:	e853 3f00 	ldrex	r3, [r3]
 8010fd4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8010fd6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010fd8:	f023 0310 	bic.w	r3, r3, #16
 8010fdc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8010fe0:	687b      	ldr	r3, [r7, #4]
 8010fe2:	681b      	ldr	r3, [r3, #0]
 8010fe4:	461a      	mov	r2, r3
 8010fe6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010fea:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010fec:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010fee:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010ff0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010ff2:	e841 2300 	strex	r3, r2, [r1]
 8010ff6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8010ff8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010ffa:	2b00      	cmp	r3, #0
 8010ffc:	d1e4      	bne.n	8010fc8 <HAL_UART_IRQHandler+0x420>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8010ffe:	687b      	ldr	r3, [r7, #4]
 8011000:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011004:	4618      	mov	r0, r3
 8011006:	f7fb fede 	bl	800cdc6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801100a:	687b      	ldr	r3, [r7, #4]
 801100c:	2202      	movs	r2, #2
 801100e:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8011010:	687b      	ldr	r3, [r7, #4]
 8011012:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8011016:	687a      	ldr	r2, [r7, #4]
 8011018:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 801101c:	687a      	ldr	r2, [r7, #4]
 801101e:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 8011022:	b292      	uxth	r2, r2
 8011024:	1a8a      	subs	r2, r1, r2
 8011026:	b292      	uxth	r2, r2
 8011028:	4611      	mov	r1, r2
 801102a:	6878      	ldr	r0, [r7, #4]
 801102c:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 801102e:	e106      	b.n	801123e <HAL_UART_IRQHandler+0x696>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8011030:	687b      	ldr	r3, [r7, #4]
 8011032:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011036:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 801103a:	429a      	cmp	r2, r3
 801103c:	f040 80ff 	bne.w	801123e <HAL_UART_IRQHandler+0x696>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8011040:	687b      	ldr	r3, [r7, #4]
 8011042:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011046:	681b      	ldr	r3, [r3, #0]
 8011048:	681b      	ldr	r3, [r3, #0]
 801104a:	f003 0320 	and.w	r3, r3, #32
 801104e:	2b20      	cmp	r3, #32
 8011050:	f040 80f5 	bne.w	801123e <HAL_UART_IRQHandler+0x696>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8011054:	687b      	ldr	r3, [r7, #4]
 8011056:	2202      	movs	r2, #2
 8011058:	671a      	str	r2, [r3, #112]	@ 0x70
            huart->RxEventCallback(huart, huart->RxXferSize);
 801105a:	687b      	ldr	r3, [r7, #4]
 801105c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8011060:	687a      	ldr	r2, [r7, #4]
 8011062:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 8011066:	4611      	mov	r1, r2
 8011068:	6878      	ldr	r0, [r7, #4]
 801106a:	4798      	blx	r3
      return;
 801106c:	e0e7      	b.n	801123e <HAL_UART_IRQHandler+0x696>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 801106e:	687b      	ldr	r3, [r7, #4]
 8011070:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8011074:	687b      	ldr	r3, [r7, #4]
 8011076:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801107a:	b29b      	uxth	r3, r3
 801107c:	1ad3      	subs	r3, r2, r3
 801107e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8011082:	687b      	ldr	r3, [r7, #4]
 8011084:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011088:	b29b      	uxth	r3, r3
 801108a:	2b00      	cmp	r3, #0
 801108c:	f000 80d9 	beq.w	8011242 <HAL_UART_IRQHandler+0x69a>
          && (nb_rx_data > 0U))
 8011090:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8011094:	2b00      	cmp	r3, #0
 8011096:	f000 80d4 	beq.w	8011242 <HAL_UART_IRQHandler+0x69a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801109a:	687b      	ldr	r3, [r7, #4]
 801109c:	681b      	ldr	r3, [r3, #0]
 801109e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80110a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110a2:	e853 3f00 	ldrex	r3, [r3]
 80110a6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80110a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80110aa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80110ae:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80110b2:	687b      	ldr	r3, [r7, #4]
 80110b4:	681b      	ldr	r3, [r3, #0]
 80110b6:	461a      	mov	r2, r3
 80110b8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80110bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80110be:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80110c0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80110c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80110c4:	e841 2300 	strex	r3, r2, [r1]
 80110c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80110ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80110cc:	2b00      	cmp	r3, #0
 80110ce:	d1e4      	bne.n	801109a <HAL_UART_IRQHandler+0x4f2>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80110d0:	687b      	ldr	r3, [r7, #4]
 80110d2:	681b      	ldr	r3, [r3, #0]
 80110d4:	3308      	adds	r3, #8
 80110d6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80110d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80110da:	e853 3f00 	ldrex	r3, [r3]
 80110de:	623b      	str	r3, [r7, #32]
   return(result);
 80110e0:	6a3b      	ldr	r3, [r7, #32]
 80110e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80110e6:	f023 0301 	bic.w	r3, r3, #1
 80110ea:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80110ee:	687b      	ldr	r3, [r7, #4]
 80110f0:	681b      	ldr	r3, [r3, #0]
 80110f2:	3308      	adds	r3, #8
 80110f4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80110f8:	633a      	str	r2, [r7, #48]	@ 0x30
 80110fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80110fc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80110fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011100:	e841 2300 	strex	r3, r2, [r1]
 8011104:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011106:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011108:	2b00      	cmp	r3, #0
 801110a:	d1e1      	bne.n	80110d0 <HAL_UART_IRQHandler+0x528>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 801110c:	687b      	ldr	r3, [r7, #4]
 801110e:	2220      	movs	r2, #32
 8011110:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011114:	687b      	ldr	r3, [r7, #4]
 8011116:	2200      	movs	r2, #0
 8011118:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 801111a:	687b      	ldr	r3, [r7, #4]
 801111c:	2200      	movs	r2, #0
 801111e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011120:	687b      	ldr	r3, [r7, #4]
 8011122:	681b      	ldr	r3, [r3, #0]
 8011124:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011126:	693b      	ldr	r3, [r7, #16]
 8011128:	e853 3f00 	ldrex	r3, [r3]
 801112c:	60fb      	str	r3, [r7, #12]
   return(result);
 801112e:	68fb      	ldr	r3, [r7, #12]
 8011130:	f023 0310 	bic.w	r3, r3, #16
 8011134:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8011138:	687b      	ldr	r3, [r7, #4]
 801113a:	681b      	ldr	r3, [r3, #0]
 801113c:	461a      	mov	r2, r3
 801113e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8011142:	61fb      	str	r3, [r7, #28]
 8011144:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011146:	69b9      	ldr	r1, [r7, #24]
 8011148:	69fa      	ldr	r2, [r7, #28]
 801114a:	e841 2300 	strex	r3, r2, [r1]
 801114e:	617b      	str	r3, [r7, #20]
   return(result);
 8011150:	697b      	ldr	r3, [r7, #20]
 8011152:	2b00      	cmp	r3, #0
 8011154:	d1e4      	bne.n	8011120 <HAL_UART_IRQHandler+0x578>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8011156:	687b      	ldr	r3, [r7, #4]
 8011158:	2202      	movs	r2, #2
 801115a:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 801115c:	687b      	ldr	r3, [r7, #4]
 801115e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8011162:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 8011166:	4611      	mov	r1, r2
 8011168:	6878      	ldr	r0, [r7, #4]
 801116a:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 801116c:	e069      	b.n	8011242 <HAL_UART_IRQHandler+0x69a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 801116e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011172:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8011176:	2b00      	cmp	r3, #0
 8011178:	d010      	beq.n	801119c <HAL_UART_IRQHandler+0x5f4>
 801117a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801117e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8011182:	2b00      	cmp	r3, #0
 8011184:	d00a      	beq.n	801119c <HAL_UART_IRQHandler+0x5f4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8011186:	687b      	ldr	r3, [r7, #4]
 8011188:	681b      	ldr	r3, [r3, #0]
 801118a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 801118e:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 8011190:	687b      	ldr	r3, [r7, #4]
 8011192:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8011196:	6878      	ldr	r0, [r7, #4]
 8011198:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801119a:	e055      	b.n	8011248 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 801119c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80111a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80111a4:	2b00      	cmp	r3, #0
 80111a6:	d014      	beq.n	80111d2 <HAL_UART_IRQHandler+0x62a>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80111a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80111ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	d105      	bne.n	80111c0 <HAL_UART_IRQHandler+0x618>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80111b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80111b8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80111bc:	2b00      	cmp	r3, #0
 80111be:	d008      	beq.n	80111d2 <HAL_UART_IRQHandler+0x62a>
  {
    if (huart->TxISR != NULL)
 80111c0:	687b      	ldr	r3, [r7, #4]
 80111c2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80111c4:	2b00      	cmp	r3, #0
 80111c6:	d03e      	beq.n	8011246 <HAL_UART_IRQHandler+0x69e>
    {
      huart->TxISR(huart);
 80111c8:	687b      	ldr	r3, [r7, #4]
 80111ca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80111cc:	6878      	ldr	r0, [r7, #4]
 80111ce:	4798      	blx	r3
    }
    return;
 80111d0:	e039      	b.n	8011246 <HAL_UART_IRQHandler+0x69e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80111d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80111d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80111da:	2b00      	cmp	r3, #0
 80111dc:	d009      	beq.n	80111f2 <HAL_UART_IRQHandler+0x64a>
 80111de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80111e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80111e6:	2b00      	cmp	r3, #0
 80111e8:	d003      	beq.n	80111f2 <HAL_UART_IRQHandler+0x64a>
  {
    UART_EndTransmit_IT(huart);
 80111ea:	6878      	ldr	r0, [r7, #4]
 80111ec:	f001 f8b7 	bl	801235e <UART_EndTransmit_IT>
    return;
 80111f0:	e02a      	b.n	8011248 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80111f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80111f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80111fa:	2b00      	cmp	r3, #0
 80111fc:	d00b      	beq.n	8011216 <HAL_UART_IRQHandler+0x66e>
 80111fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011202:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8011206:	2b00      	cmp	r3, #0
 8011208:	d005      	beq.n	8011216 <HAL_UART_IRQHandler+0x66e>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 801120a:	687b      	ldr	r3, [r7, #4]
 801120c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8011210:	6878      	ldr	r0, [r7, #4]
 8011212:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8011214:	e018      	b.n	8011248 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8011216:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801121a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 801121e:	2b00      	cmp	r3, #0
 8011220:	d012      	beq.n	8011248 <HAL_UART_IRQHandler+0x6a0>
 8011222:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011226:	2b00      	cmp	r3, #0
 8011228:	da0e      	bge.n	8011248 <HAL_UART_IRQHandler+0x6a0>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 801122a:	687b      	ldr	r3, [r7, #4]
 801122c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8011230:	6878      	ldr	r0, [r7, #4]
 8011232:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8011234:	e008      	b.n	8011248 <HAL_UART_IRQHandler+0x6a0>
      return;
 8011236:	bf00      	nop
 8011238:	e006      	b.n	8011248 <HAL_UART_IRQHandler+0x6a0>
    return;
 801123a:	bf00      	nop
 801123c:	e004      	b.n	8011248 <HAL_UART_IRQHandler+0x6a0>
      return;
 801123e:	bf00      	nop
 8011240:	e002      	b.n	8011248 <HAL_UART_IRQHandler+0x6a0>
      return;
 8011242:	bf00      	nop
 8011244:	e000      	b.n	8011248 <HAL_UART_IRQHandler+0x6a0>
    return;
 8011246:	bf00      	nop
  }
}
 8011248:	37e8      	adds	r7, #232	@ 0xe8
 801124a:	46bd      	mov	sp, r7
 801124c:	bd80      	pop	{r7, pc}
 801124e:	bf00      	nop

08011250 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8011250:	b480      	push	{r7}
 8011252:	b083      	sub	sp, #12
 8011254:	af00      	add	r7, sp, #0
 8011256:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8011258:	bf00      	nop
 801125a:	370c      	adds	r7, #12
 801125c:	46bd      	mov	sp, r7
 801125e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011262:	4770      	bx	lr

08011264 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8011264:	b480      	push	{r7}
 8011266:	b083      	sub	sp, #12
 8011268:	af00      	add	r7, sp, #0
 801126a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 801126c:	bf00      	nop
 801126e:	370c      	adds	r7, #12
 8011270:	46bd      	mov	sp, r7
 8011272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011276:	4770      	bx	lr

08011278 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8011278:	b480      	push	{r7}
 801127a:	b083      	sub	sp, #12
 801127c:	af00      	add	r7, sp, #0
 801127e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8011280:	bf00      	nop
 8011282:	370c      	adds	r7, #12
 8011284:	46bd      	mov	sp, r7
 8011286:	f85d 7b04 	ldr.w	r7, [sp], #4
 801128a:	4770      	bx	lr

0801128c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 801128c:	b480      	push	{r7}
 801128e:	b083      	sub	sp, #12
 8011290:	af00      	add	r7, sp, #0
 8011292:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8011294:	bf00      	nop
 8011296:	370c      	adds	r7, #12
 8011298:	46bd      	mov	sp, r7
 801129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801129e:	4770      	bx	lr

080112a0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80112a0:	b480      	push	{r7}
 80112a2:	b083      	sub	sp, #12
 80112a4:	af00      	add	r7, sp, #0
 80112a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80112a8:	bf00      	nop
 80112aa:	370c      	adds	r7, #12
 80112ac:	46bd      	mov	sp, r7
 80112ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112b2:	4770      	bx	lr

080112b4 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 80112b4:	b480      	push	{r7}
 80112b6:	b083      	sub	sp, #12
 80112b8:	af00      	add	r7, sp, #0
 80112ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 80112bc:	bf00      	nop
 80112be:	370c      	adds	r7, #12
 80112c0:	46bd      	mov	sp, r7
 80112c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112c6:	4770      	bx	lr

080112c8 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 80112c8:	b480      	push	{r7}
 80112ca:	b083      	sub	sp, #12
 80112cc:	af00      	add	r7, sp, #0
 80112ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 80112d0:	bf00      	nop
 80112d2:	370c      	adds	r7, #12
 80112d4:	46bd      	mov	sp, r7
 80112d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112da:	4770      	bx	lr

080112dc <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 80112dc:	b480      	push	{r7}
 80112de:	b083      	sub	sp, #12
 80112e0:	af00      	add	r7, sp, #0
 80112e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 80112e4:	bf00      	nop
 80112e6:	370c      	adds	r7, #12
 80112e8:	46bd      	mov	sp, r7
 80112ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112ee:	4770      	bx	lr

080112f0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80112f0:	b480      	push	{r7}
 80112f2:	b083      	sub	sp, #12
 80112f4:	af00      	add	r7, sp, #0
 80112f6:	6078      	str	r0, [r7, #4]
 80112f8:	460b      	mov	r3, r1
 80112fa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80112fc:	bf00      	nop
 80112fe:	370c      	adds	r7, #12
 8011300:	46bd      	mov	sp, r7
 8011302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011306:	4770      	bx	lr

08011308 <HAL_UART_ReceiverTimeout_Config>:
  * @param  TimeoutValue receiver timeout value in number of baud blocks. The timeout
  *                     value must be less or equal to 0x0FFFFFFFF.
  * @retval None
  */
void HAL_UART_ReceiverTimeout_Config(UART_HandleTypeDef *huart, uint32_t TimeoutValue)
{
 8011308:	b480      	push	{r7}
 801130a:	b083      	sub	sp, #12
 801130c:	af00      	add	r7, sp, #0
 801130e:	6078      	str	r0, [r7, #4]
 8011310:	6039      	str	r1, [r7, #0]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8011312:	687b      	ldr	r3, [r7, #4]
 8011314:	681b      	ldr	r3, [r3, #0]
 8011316:	4a09      	ldr	r2, [pc, #36]	@ (801133c <HAL_UART_ReceiverTimeout_Config+0x34>)
 8011318:	4293      	cmp	r3, r2
 801131a:	d009      	beq.n	8011330 <HAL_UART_ReceiverTimeout_Config+0x28>
  {
    assert_param(IS_UART_RECEIVER_TIMEOUT_VALUE(TimeoutValue));
    MODIFY_REG(huart->Instance->RTOR, USART_RTOR_RTO, TimeoutValue);
 801131c:	687b      	ldr	r3, [r7, #4]
 801131e:	681b      	ldr	r3, [r3, #0]
 8011320:	695b      	ldr	r3, [r3, #20]
 8011322:	f003 417f 	and.w	r1, r3, #4278190080	@ 0xff000000
 8011326:	687b      	ldr	r3, [r7, #4]
 8011328:	681b      	ldr	r3, [r3, #0]
 801132a:	683a      	ldr	r2, [r7, #0]
 801132c:	430a      	orrs	r2, r1
 801132e:	615a      	str	r2, [r3, #20]
  }
}
 8011330:	bf00      	nop
 8011332:	370c      	adds	r7, #12
 8011334:	46bd      	mov	sp, r7
 8011336:	f85d 7b04 	ldr.w	r7, [sp], #4
 801133a:	4770      	bx	lr
 801133c:	40008000 	.word	0x40008000

08011340 <HAL_UART_EnableReceiverTimeout>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                    the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart)
{
 8011340:	b480      	push	{r7}
 8011342:	b083      	sub	sp, #12
 8011344:	af00      	add	r7, sp, #0
 8011346:	6078      	str	r0, [r7, #4]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8011348:	687b      	ldr	r3, [r7, #4]
 801134a:	681b      	ldr	r3, [r3, #0]
 801134c:	4a18      	ldr	r2, [pc, #96]	@ (80113b0 <HAL_UART_EnableReceiverTimeout+0x70>)
 801134e:	4293      	cmp	r3, r2
 8011350:	d027      	beq.n	80113a2 <HAL_UART_EnableReceiverTimeout+0x62>
  {
    if (huart->gState == HAL_UART_STATE_READY)
 8011352:	687b      	ldr	r3, [r7, #4]
 8011354:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011358:	2b20      	cmp	r3, #32
 801135a:	d120      	bne.n	801139e <HAL_UART_EnableReceiverTimeout+0x5e>
    {
      /* Process Locked */
      __HAL_LOCK(huart);
 801135c:	687b      	ldr	r3, [r7, #4]
 801135e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011362:	2b01      	cmp	r3, #1
 8011364:	d101      	bne.n	801136a <HAL_UART_EnableReceiverTimeout+0x2a>
 8011366:	2302      	movs	r3, #2
 8011368:	e01c      	b.n	80113a4 <HAL_UART_EnableReceiverTimeout+0x64>
 801136a:	687b      	ldr	r3, [r7, #4]
 801136c:	2201      	movs	r2, #1
 801136e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      huart->gState = HAL_UART_STATE_BUSY;
 8011372:	687b      	ldr	r3, [r7, #4]
 8011374:	2224      	movs	r2, #36	@ 0x24
 8011376:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Set the USART RTOEN bit */
      SET_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
 801137a:	687b      	ldr	r3, [r7, #4]
 801137c:	681b      	ldr	r3, [r3, #0]
 801137e:	685a      	ldr	r2, [r3, #4]
 8011380:	687b      	ldr	r3, [r7, #4]
 8011382:	681b      	ldr	r3, [r3, #0]
 8011384:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8011388:	605a      	str	r2, [r3, #4]

      huart->gState = HAL_UART_STATE_READY;
 801138a:	687b      	ldr	r3, [r7, #4]
 801138c:	2220      	movs	r2, #32
 801138e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Process Unlocked */
      __HAL_UNLOCK(huart);
 8011392:	687b      	ldr	r3, [r7, #4]
 8011394:	2200      	movs	r2, #0
 8011396:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      return HAL_OK;
 801139a:	2300      	movs	r3, #0
 801139c:	e002      	b.n	80113a4 <HAL_UART_EnableReceiverTimeout+0x64>
    }
    else
    {
      return HAL_BUSY;
 801139e:	2302      	movs	r3, #2
 80113a0:	e000      	b.n	80113a4 <HAL_UART_EnableReceiverTimeout+0x64>
    }
  }
  else
  {
    return HAL_ERROR;
 80113a2:	2301      	movs	r3, #1
  }
}
 80113a4:	4618      	mov	r0, r3
 80113a6:	370c      	adds	r7, #12
 80113a8:	46bd      	mov	sp, r7
 80113aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113ae:	4770      	bx	lr
 80113b0:	40008000 	.word	0x40008000

080113b4 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 80113b4:	b480      	push	{r7}
 80113b6:	b083      	sub	sp, #12
 80113b8:	af00      	add	r7, sp, #0
 80113ba:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 80113bc:	687b      	ldr	r3, [r7, #4]
 80113be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
}
 80113c2:	4618      	mov	r0, r3
 80113c4:	370c      	adds	r7, #12
 80113c6:	46bd      	mov	sp, r7
 80113c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113cc:	4770      	bx	lr
	...

080113d0 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 80113d0:	b480      	push	{r7}
 80113d2:	b083      	sub	sp, #12
 80113d4:	af00      	add	r7, sp, #0
 80113d6:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 80113d8:	687b      	ldr	r3, [r7, #4]
 80113da:	4a1a      	ldr	r2, [pc, #104]	@ (8011444 <UART_InitCallbacksToDefault+0x74>)
 80113dc:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 80113e0:	687b      	ldr	r3, [r7, #4]
 80113e2:	4a19      	ldr	r2, [pc, #100]	@ (8011448 <UART_InitCallbacksToDefault+0x78>)
 80113e4:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 80113e8:	687b      	ldr	r3, [r7, #4]
 80113ea:	4a18      	ldr	r2, [pc, #96]	@ (801144c <UART_InitCallbacksToDefault+0x7c>)
 80113ec:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 80113f0:	687b      	ldr	r3, [r7, #4]
 80113f2:	4a17      	ldr	r2, [pc, #92]	@ (8011450 <UART_InitCallbacksToDefault+0x80>)
 80113f4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 80113f8:	687b      	ldr	r3, [r7, #4]
 80113fa:	4a16      	ldr	r2, [pc, #88]	@ (8011454 <UART_InitCallbacksToDefault+0x84>)
 80113fc:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8011400:	687b      	ldr	r3, [r7, #4]
 8011402:	4a15      	ldr	r2, [pc, #84]	@ (8011458 <UART_InitCallbacksToDefault+0x88>)
 8011404:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8011408:	687b      	ldr	r3, [r7, #4]
 801140a:	4a14      	ldr	r2, [pc, #80]	@ (801145c <UART_InitCallbacksToDefault+0x8c>)
 801140c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8011410:	687b      	ldr	r3, [r7, #4]
 8011412:	4a13      	ldr	r2, [pc, #76]	@ (8011460 <UART_InitCallbacksToDefault+0x90>)
 8011414:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 8011418:	687b      	ldr	r3, [r7, #4]
 801141a:	4a12      	ldr	r2, [pc, #72]	@ (8011464 <UART_InitCallbacksToDefault+0x94>)
 801141c:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 8011420:	687b      	ldr	r3, [r7, #4]
 8011422:	4a11      	ldr	r2, [pc, #68]	@ (8011468 <UART_InitCallbacksToDefault+0x98>)
 8011424:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 8011428:	687b      	ldr	r3, [r7, #4]
 801142a:	4a10      	ldr	r2, [pc, #64]	@ (801146c <UART_InitCallbacksToDefault+0x9c>)
 801142c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8011430:	687b      	ldr	r3, [r7, #4]
 8011432:	4a0f      	ldr	r2, [pc, #60]	@ (8011470 <UART_InitCallbacksToDefault+0xa0>)
 8011434:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 8011438:	bf00      	nop
 801143a:	370c      	adds	r7, #12
 801143c:	46bd      	mov	sp, r7
 801143e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011442:	4770      	bx	lr
 8011444:	08011265 	.word	0x08011265
 8011448:	08011251 	.word	0x08011251
 801144c:	0801128d 	.word	0x0801128d
 8011450:	08011279 	.word	0x08011279
 8011454:	080112a1 	.word	0x080112a1
 8011458:	080112b5 	.word	0x080112b5
 801145c:	080112c9 	.word	0x080112c9
 8011460:	080112dd 	.word	0x080112dd
 8011464:	080123b9 	.word	0x080123b9
 8011468:	080123cd 	.word	0x080123cd
 801146c:	080123e1 	.word	0x080123e1
 8011470:	080112f1 	.word	0x080112f1

08011474 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8011474:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8011478:	b08c      	sub	sp, #48	@ 0x30
 801147a:	af00      	add	r7, sp, #0
 801147c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 801147e:	2300      	movs	r3, #0
 8011480:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8011484:	697b      	ldr	r3, [r7, #20]
 8011486:	689a      	ldr	r2, [r3, #8]
 8011488:	697b      	ldr	r3, [r7, #20]
 801148a:	691b      	ldr	r3, [r3, #16]
 801148c:	431a      	orrs	r2, r3
 801148e:	697b      	ldr	r3, [r7, #20]
 8011490:	695b      	ldr	r3, [r3, #20]
 8011492:	431a      	orrs	r2, r3
 8011494:	697b      	ldr	r3, [r7, #20]
 8011496:	69db      	ldr	r3, [r3, #28]
 8011498:	4313      	orrs	r3, r2
 801149a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 801149c:	697b      	ldr	r3, [r7, #20]
 801149e:	681b      	ldr	r3, [r3, #0]
 80114a0:	681a      	ldr	r2, [r3, #0]
 80114a2:	4baa      	ldr	r3, [pc, #680]	@ (801174c <UART_SetConfig+0x2d8>)
 80114a4:	4013      	ands	r3, r2
 80114a6:	697a      	ldr	r2, [r7, #20]
 80114a8:	6812      	ldr	r2, [r2, #0]
 80114aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80114ac:	430b      	orrs	r3, r1
 80114ae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80114b0:	697b      	ldr	r3, [r7, #20]
 80114b2:	681b      	ldr	r3, [r3, #0]
 80114b4:	685b      	ldr	r3, [r3, #4]
 80114b6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80114ba:	697b      	ldr	r3, [r7, #20]
 80114bc:	68da      	ldr	r2, [r3, #12]
 80114be:	697b      	ldr	r3, [r7, #20]
 80114c0:	681b      	ldr	r3, [r3, #0]
 80114c2:	430a      	orrs	r2, r1
 80114c4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80114c6:	697b      	ldr	r3, [r7, #20]
 80114c8:	699b      	ldr	r3, [r3, #24]
 80114ca:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80114cc:	697b      	ldr	r3, [r7, #20]
 80114ce:	681b      	ldr	r3, [r3, #0]
 80114d0:	4a9f      	ldr	r2, [pc, #636]	@ (8011750 <UART_SetConfig+0x2dc>)
 80114d2:	4293      	cmp	r3, r2
 80114d4:	d004      	beq.n	80114e0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80114d6:	697b      	ldr	r3, [r7, #20]
 80114d8:	6a1b      	ldr	r3, [r3, #32]
 80114da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80114dc:	4313      	orrs	r3, r2
 80114de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80114e0:	697b      	ldr	r3, [r7, #20]
 80114e2:	681b      	ldr	r3, [r3, #0]
 80114e4:	689b      	ldr	r3, [r3, #8]
 80114e6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80114ea:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80114ee:	697a      	ldr	r2, [r7, #20]
 80114f0:	6812      	ldr	r2, [r2, #0]
 80114f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80114f4:	430b      	orrs	r3, r1
 80114f6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80114f8:	697b      	ldr	r3, [r7, #20]
 80114fa:	681b      	ldr	r3, [r3, #0]
 80114fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80114fe:	f023 010f 	bic.w	r1, r3, #15
 8011502:	697b      	ldr	r3, [r7, #20]
 8011504:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011506:	697b      	ldr	r3, [r7, #20]
 8011508:	681b      	ldr	r3, [r3, #0]
 801150a:	430a      	orrs	r2, r1
 801150c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 801150e:	697b      	ldr	r3, [r7, #20]
 8011510:	681b      	ldr	r3, [r3, #0]
 8011512:	4a90      	ldr	r2, [pc, #576]	@ (8011754 <UART_SetConfig+0x2e0>)
 8011514:	4293      	cmp	r3, r2
 8011516:	d125      	bne.n	8011564 <UART_SetConfig+0xf0>
 8011518:	4b8f      	ldr	r3, [pc, #572]	@ (8011758 <UART_SetConfig+0x2e4>)
 801151a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801151e:	f003 0303 	and.w	r3, r3, #3
 8011522:	2b03      	cmp	r3, #3
 8011524:	d81a      	bhi.n	801155c <UART_SetConfig+0xe8>
 8011526:	a201      	add	r2, pc, #4	@ (adr r2, 801152c <UART_SetConfig+0xb8>)
 8011528:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801152c:	0801153d 	.word	0x0801153d
 8011530:	0801154d 	.word	0x0801154d
 8011534:	08011545 	.word	0x08011545
 8011538:	08011555 	.word	0x08011555
 801153c:	2301      	movs	r3, #1
 801153e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011542:	e116      	b.n	8011772 <UART_SetConfig+0x2fe>
 8011544:	2302      	movs	r3, #2
 8011546:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801154a:	e112      	b.n	8011772 <UART_SetConfig+0x2fe>
 801154c:	2304      	movs	r3, #4
 801154e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011552:	e10e      	b.n	8011772 <UART_SetConfig+0x2fe>
 8011554:	2308      	movs	r3, #8
 8011556:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801155a:	e10a      	b.n	8011772 <UART_SetConfig+0x2fe>
 801155c:	2310      	movs	r3, #16
 801155e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011562:	e106      	b.n	8011772 <UART_SetConfig+0x2fe>
 8011564:	697b      	ldr	r3, [r7, #20]
 8011566:	681b      	ldr	r3, [r3, #0]
 8011568:	4a7c      	ldr	r2, [pc, #496]	@ (801175c <UART_SetConfig+0x2e8>)
 801156a:	4293      	cmp	r3, r2
 801156c:	d138      	bne.n	80115e0 <UART_SetConfig+0x16c>
 801156e:	4b7a      	ldr	r3, [pc, #488]	@ (8011758 <UART_SetConfig+0x2e4>)
 8011570:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011574:	f003 030c 	and.w	r3, r3, #12
 8011578:	2b0c      	cmp	r3, #12
 801157a:	d82d      	bhi.n	80115d8 <UART_SetConfig+0x164>
 801157c:	a201      	add	r2, pc, #4	@ (adr r2, 8011584 <UART_SetConfig+0x110>)
 801157e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011582:	bf00      	nop
 8011584:	080115b9 	.word	0x080115b9
 8011588:	080115d9 	.word	0x080115d9
 801158c:	080115d9 	.word	0x080115d9
 8011590:	080115d9 	.word	0x080115d9
 8011594:	080115c9 	.word	0x080115c9
 8011598:	080115d9 	.word	0x080115d9
 801159c:	080115d9 	.word	0x080115d9
 80115a0:	080115d9 	.word	0x080115d9
 80115a4:	080115c1 	.word	0x080115c1
 80115a8:	080115d9 	.word	0x080115d9
 80115ac:	080115d9 	.word	0x080115d9
 80115b0:	080115d9 	.word	0x080115d9
 80115b4:	080115d1 	.word	0x080115d1
 80115b8:	2300      	movs	r3, #0
 80115ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80115be:	e0d8      	b.n	8011772 <UART_SetConfig+0x2fe>
 80115c0:	2302      	movs	r3, #2
 80115c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80115c6:	e0d4      	b.n	8011772 <UART_SetConfig+0x2fe>
 80115c8:	2304      	movs	r3, #4
 80115ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80115ce:	e0d0      	b.n	8011772 <UART_SetConfig+0x2fe>
 80115d0:	2308      	movs	r3, #8
 80115d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80115d6:	e0cc      	b.n	8011772 <UART_SetConfig+0x2fe>
 80115d8:	2310      	movs	r3, #16
 80115da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80115de:	e0c8      	b.n	8011772 <UART_SetConfig+0x2fe>
 80115e0:	697b      	ldr	r3, [r7, #20]
 80115e2:	681b      	ldr	r3, [r3, #0]
 80115e4:	4a5e      	ldr	r2, [pc, #376]	@ (8011760 <UART_SetConfig+0x2ec>)
 80115e6:	4293      	cmp	r3, r2
 80115e8:	d125      	bne.n	8011636 <UART_SetConfig+0x1c2>
 80115ea:	4b5b      	ldr	r3, [pc, #364]	@ (8011758 <UART_SetConfig+0x2e4>)
 80115ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80115f0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80115f4:	2b30      	cmp	r3, #48	@ 0x30
 80115f6:	d016      	beq.n	8011626 <UART_SetConfig+0x1b2>
 80115f8:	2b30      	cmp	r3, #48	@ 0x30
 80115fa:	d818      	bhi.n	801162e <UART_SetConfig+0x1ba>
 80115fc:	2b20      	cmp	r3, #32
 80115fe:	d00a      	beq.n	8011616 <UART_SetConfig+0x1a2>
 8011600:	2b20      	cmp	r3, #32
 8011602:	d814      	bhi.n	801162e <UART_SetConfig+0x1ba>
 8011604:	2b00      	cmp	r3, #0
 8011606:	d002      	beq.n	801160e <UART_SetConfig+0x19a>
 8011608:	2b10      	cmp	r3, #16
 801160a:	d008      	beq.n	801161e <UART_SetConfig+0x1aa>
 801160c:	e00f      	b.n	801162e <UART_SetConfig+0x1ba>
 801160e:	2300      	movs	r3, #0
 8011610:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011614:	e0ad      	b.n	8011772 <UART_SetConfig+0x2fe>
 8011616:	2302      	movs	r3, #2
 8011618:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801161c:	e0a9      	b.n	8011772 <UART_SetConfig+0x2fe>
 801161e:	2304      	movs	r3, #4
 8011620:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011624:	e0a5      	b.n	8011772 <UART_SetConfig+0x2fe>
 8011626:	2308      	movs	r3, #8
 8011628:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801162c:	e0a1      	b.n	8011772 <UART_SetConfig+0x2fe>
 801162e:	2310      	movs	r3, #16
 8011630:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011634:	e09d      	b.n	8011772 <UART_SetConfig+0x2fe>
 8011636:	697b      	ldr	r3, [r7, #20]
 8011638:	681b      	ldr	r3, [r3, #0]
 801163a:	4a4a      	ldr	r2, [pc, #296]	@ (8011764 <UART_SetConfig+0x2f0>)
 801163c:	4293      	cmp	r3, r2
 801163e:	d125      	bne.n	801168c <UART_SetConfig+0x218>
 8011640:	4b45      	ldr	r3, [pc, #276]	@ (8011758 <UART_SetConfig+0x2e4>)
 8011642:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011646:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 801164a:	2bc0      	cmp	r3, #192	@ 0xc0
 801164c:	d016      	beq.n	801167c <UART_SetConfig+0x208>
 801164e:	2bc0      	cmp	r3, #192	@ 0xc0
 8011650:	d818      	bhi.n	8011684 <UART_SetConfig+0x210>
 8011652:	2b80      	cmp	r3, #128	@ 0x80
 8011654:	d00a      	beq.n	801166c <UART_SetConfig+0x1f8>
 8011656:	2b80      	cmp	r3, #128	@ 0x80
 8011658:	d814      	bhi.n	8011684 <UART_SetConfig+0x210>
 801165a:	2b00      	cmp	r3, #0
 801165c:	d002      	beq.n	8011664 <UART_SetConfig+0x1f0>
 801165e:	2b40      	cmp	r3, #64	@ 0x40
 8011660:	d008      	beq.n	8011674 <UART_SetConfig+0x200>
 8011662:	e00f      	b.n	8011684 <UART_SetConfig+0x210>
 8011664:	2300      	movs	r3, #0
 8011666:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801166a:	e082      	b.n	8011772 <UART_SetConfig+0x2fe>
 801166c:	2302      	movs	r3, #2
 801166e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011672:	e07e      	b.n	8011772 <UART_SetConfig+0x2fe>
 8011674:	2304      	movs	r3, #4
 8011676:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801167a:	e07a      	b.n	8011772 <UART_SetConfig+0x2fe>
 801167c:	2308      	movs	r3, #8
 801167e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011682:	e076      	b.n	8011772 <UART_SetConfig+0x2fe>
 8011684:	2310      	movs	r3, #16
 8011686:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801168a:	e072      	b.n	8011772 <UART_SetConfig+0x2fe>
 801168c:	697b      	ldr	r3, [r7, #20]
 801168e:	681b      	ldr	r3, [r3, #0]
 8011690:	4a35      	ldr	r2, [pc, #212]	@ (8011768 <UART_SetConfig+0x2f4>)
 8011692:	4293      	cmp	r3, r2
 8011694:	d12a      	bne.n	80116ec <UART_SetConfig+0x278>
 8011696:	4b30      	ldr	r3, [pc, #192]	@ (8011758 <UART_SetConfig+0x2e4>)
 8011698:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801169c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80116a0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80116a4:	d01a      	beq.n	80116dc <UART_SetConfig+0x268>
 80116a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80116aa:	d81b      	bhi.n	80116e4 <UART_SetConfig+0x270>
 80116ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80116b0:	d00c      	beq.n	80116cc <UART_SetConfig+0x258>
 80116b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80116b6:	d815      	bhi.n	80116e4 <UART_SetConfig+0x270>
 80116b8:	2b00      	cmp	r3, #0
 80116ba:	d003      	beq.n	80116c4 <UART_SetConfig+0x250>
 80116bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80116c0:	d008      	beq.n	80116d4 <UART_SetConfig+0x260>
 80116c2:	e00f      	b.n	80116e4 <UART_SetConfig+0x270>
 80116c4:	2300      	movs	r3, #0
 80116c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80116ca:	e052      	b.n	8011772 <UART_SetConfig+0x2fe>
 80116cc:	2302      	movs	r3, #2
 80116ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80116d2:	e04e      	b.n	8011772 <UART_SetConfig+0x2fe>
 80116d4:	2304      	movs	r3, #4
 80116d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80116da:	e04a      	b.n	8011772 <UART_SetConfig+0x2fe>
 80116dc:	2308      	movs	r3, #8
 80116de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80116e2:	e046      	b.n	8011772 <UART_SetConfig+0x2fe>
 80116e4:	2310      	movs	r3, #16
 80116e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80116ea:	e042      	b.n	8011772 <UART_SetConfig+0x2fe>
 80116ec:	697b      	ldr	r3, [r7, #20]
 80116ee:	681b      	ldr	r3, [r3, #0]
 80116f0:	4a17      	ldr	r2, [pc, #92]	@ (8011750 <UART_SetConfig+0x2dc>)
 80116f2:	4293      	cmp	r3, r2
 80116f4:	d13a      	bne.n	801176c <UART_SetConfig+0x2f8>
 80116f6:	4b18      	ldr	r3, [pc, #96]	@ (8011758 <UART_SetConfig+0x2e4>)
 80116f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80116fc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8011700:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8011704:	d01a      	beq.n	801173c <UART_SetConfig+0x2c8>
 8011706:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 801170a:	d81b      	bhi.n	8011744 <UART_SetConfig+0x2d0>
 801170c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8011710:	d00c      	beq.n	801172c <UART_SetConfig+0x2b8>
 8011712:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8011716:	d815      	bhi.n	8011744 <UART_SetConfig+0x2d0>
 8011718:	2b00      	cmp	r3, #0
 801171a:	d003      	beq.n	8011724 <UART_SetConfig+0x2b0>
 801171c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8011720:	d008      	beq.n	8011734 <UART_SetConfig+0x2c0>
 8011722:	e00f      	b.n	8011744 <UART_SetConfig+0x2d0>
 8011724:	2300      	movs	r3, #0
 8011726:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801172a:	e022      	b.n	8011772 <UART_SetConfig+0x2fe>
 801172c:	2302      	movs	r3, #2
 801172e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011732:	e01e      	b.n	8011772 <UART_SetConfig+0x2fe>
 8011734:	2304      	movs	r3, #4
 8011736:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801173a:	e01a      	b.n	8011772 <UART_SetConfig+0x2fe>
 801173c:	2308      	movs	r3, #8
 801173e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011742:	e016      	b.n	8011772 <UART_SetConfig+0x2fe>
 8011744:	2310      	movs	r3, #16
 8011746:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801174a:	e012      	b.n	8011772 <UART_SetConfig+0x2fe>
 801174c:	cfff69f3 	.word	0xcfff69f3
 8011750:	40008000 	.word	0x40008000
 8011754:	40013800 	.word	0x40013800
 8011758:	40021000 	.word	0x40021000
 801175c:	40004400 	.word	0x40004400
 8011760:	40004800 	.word	0x40004800
 8011764:	40004c00 	.word	0x40004c00
 8011768:	40005000 	.word	0x40005000
 801176c:	2310      	movs	r3, #16
 801176e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8011772:	697b      	ldr	r3, [r7, #20]
 8011774:	681b      	ldr	r3, [r3, #0]
 8011776:	4aae      	ldr	r2, [pc, #696]	@ (8011a30 <UART_SetConfig+0x5bc>)
 8011778:	4293      	cmp	r3, r2
 801177a:	f040 8097 	bne.w	80118ac <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801177e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8011782:	2b08      	cmp	r3, #8
 8011784:	d823      	bhi.n	80117ce <UART_SetConfig+0x35a>
 8011786:	a201      	add	r2, pc, #4	@ (adr r2, 801178c <UART_SetConfig+0x318>)
 8011788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801178c:	080117b1 	.word	0x080117b1
 8011790:	080117cf 	.word	0x080117cf
 8011794:	080117b9 	.word	0x080117b9
 8011798:	080117cf 	.word	0x080117cf
 801179c:	080117bf 	.word	0x080117bf
 80117a0:	080117cf 	.word	0x080117cf
 80117a4:	080117cf 	.word	0x080117cf
 80117a8:	080117cf 	.word	0x080117cf
 80117ac:	080117c7 	.word	0x080117c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80117b0:	f7fc fc6c 	bl	800e08c <HAL_RCC_GetPCLK1Freq>
 80117b4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80117b6:	e010      	b.n	80117da <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80117b8:	4b9e      	ldr	r3, [pc, #632]	@ (8011a34 <UART_SetConfig+0x5c0>)
 80117ba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80117bc:	e00d      	b.n	80117da <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80117be:	f7fc fbf7 	bl	800dfb0 <HAL_RCC_GetSysClockFreq>
 80117c2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80117c4:	e009      	b.n	80117da <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80117c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80117ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80117cc:	e005      	b.n	80117da <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80117ce:	2300      	movs	r3, #0
 80117d0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80117d2:	2301      	movs	r3, #1
 80117d4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80117d8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80117da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117dc:	2b00      	cmp	r3, #0
 80117de:	f000 8130 	beq.w	8011a42 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80117e2:	697b      	ldr	r3, [r7, #20]
 80117e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80117e6:	4a94      	ldr	r2, [pc, #592]	@ (8011a38 <UART_SetConfig+0x5c4>)
 80117e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80117ec:	461a      	mov	r2, r3
 80117ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117f0:	fbb3 f3f2 	udiv	r3, r3, r2
 80117f4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80117f6:	697b      	ldr	r3, [r7, #20]
 80117f8:	685a      	ldr	r2, [r3, #4]
 80117fa:	4613      	mov	r3, r2
 80117fc:	005b      	lsls	r3, r3, #1
 80117fe:	4413      	add	r3, r2
 8011800:	69ba      	ldr	r2, [r7, #24]
 8011802:	429a      	cmp	r2, r3
 8011804:	d305      	bcc.n	8011812 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8011806:	697b      	ldr	r3, [r7, #20]
 8011808:	685b      	ldr	r3, [r3, #4]
 801180a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801180c:	69ba      	ldr	r2, [r7, #24]
 801180e:	429a      	cmp	r2, r3
 8011810:	d903      	bls.n	801181a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8011812:	2301      	movs	r3, #1
 8011814:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8011818:	e113      	b.n	8011a42 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801181a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801181c:	2200      	movs	r2, #0
 801181e:	60bb      	str	r3, [r7, #8]
 8011820:	60fa      	str	r2, [r7, #12]
 8011822:	697b      	ldr	r3, [r7, #20]
 8011824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011826:	4a84      	ldr	r2, [pc, #528]	@ (8011a38 <UART_SetConfig+0x5c4>)
 8011828:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801182c:	b29b      	uxth	r3, r3
 801182e:	2200      	movs	r2, #0
 8011830:	603b      	str	r3, [r7, #0]
 8011832:	607a      	str	r2, [r7, #4]
 8011834:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011838:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801183c:	f7ef f9da 	bl	8000bf4 <__aeabi_uldivmod>
 8011840:	4602      	mov	r2, r0
 8011842:	460b      	mov	r3, r1
 8011844:	4610      	mov	r0, r2
 8011846:	4619      	mov	r1, r3
 8011848:	f04f 0200 	mov.w	r2, #0
 801184c:	f04f 0300 	mov.w	r3, #0
 8011850:	020b      	lsls	r3, r1, #8
 8011852:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8011856:	0202      	lsls	r2, r0, #8
 8011858:	6979      	ldr	r1, [r7, #20]
 801185a:	6849      	ldr	r1, [r1, #4]
 801185c:	0849      	lsrs	r1, r1, #1
 801185e:	2000      	movs	r0, #0
 8011860:	460c      	mov	r4, r1
 8011862:	4605      	mov	r5, r0
 8011864:	eb12 0804 	adds.w	r8, r2, r4
 8011868:	eb43 0905 	adc.w	r9, r3, r5
 801186c:	697b      	ldr	r3, [r7, #20]
 801186e:	685b      	ldr	r3, [r3, #4]
 8011870:	2200      	movs	r2, #0
 8011872:	469a      	mov	sl, r3
 8011874:	4693      	mov	fp, r2
 8011876:	4652      	mov	r2, sl
 8011878:	465b      	mov	r3, fp
 801187a:	4640      	mov	r0, r8
 801187c:	4649      	mov	r1, r9
 801187e:	f7ef f9b9 	bl	8000bf4 <__aeabi_uldivmod>
 8011882:	4602      	mov	r2, r0
 8011884:	460b      	mov	r3, r1
 8011886:	4613      	mov	r3, r2
 8011888:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 801188a:	6a3b      	ldr	r3, [r7, #32]
 801188c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8011890:	d308      	bcc.n	80118a4 <UART_SetConfig+0x430>
 8011892:	6a3b      	ldr	r3, [r7, #32]
 8011894:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8011898:	d204      	bcs.n	80118a4 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 801189a:	697b      	ldr	r3, [r7, #20]
 801189c:	681b      	ldr	r3, [r3, #0]
 801189e:	6a3a      	ldr	r2, [r7, #32]
 80118a0:	60da      	str	r2, [r3, #12]
 80118a2:	e0ce      	b.n	8011a42 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80118a4:	2301      	movs	r3, #1
 80118a6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80118aa:	e0ca      	b.n	8011a42 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80118ac:	697b      	ldr	r3, [r7, #20]
 80118ae:	69db      	ldr	r3, [r3, #28]
 80118b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80118b4:	d166      	bne.n	8011984 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80118b6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80118ba:	2b08      	cmp	r3, #8
 80118bc:	d827      	bhi.n	801190e <UART_SetConfig+0x49a>
 80118be:	a201      	add	r2, pc, #4	@ (adr r2, 80118c4 <UART_SetConfig+0x450>)
 80118c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80118c4:	080118e9 	.word	0x080118e9
 80118c8:	080118f1 	.word	0x080118f1
 80118cc:	080118f9 	.word	0x080118f9
 80118d0:	0801190f 	.word	0x0801190f
 80118d4:	080118ff 	.word	0x080118ff
 80118d8:	0801190f 	.word	0x0801190f
 80118dc:	0801190f 	.word	0x0801190f
 80118e0:	0801190f 	.word	0x0801190f
 80118e4:	08011907 	.word	0x08011907
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80118e8:	f7fc fbd0 	bl	800e08c <HAL_RCC_GetPCLK1Freq>
 80118ec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80118ee:	e014      	b.n	801191a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80118f0:	f7fc fbe2 	bl	800e0b8 <HAL_RCC_GetPCLK2Freq>
 80118f4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80118f6:	e010      	b.n	801191a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80118f8:	4b4e      	ldr	r3, [pc, #312]	@ (8011a34 <UART_SetConfig+0x5c0>)
 80118fa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80118fc:	e00d      	b.n	801191a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80118fe:	f7fc fb57 	bl	800dfb0 <HAL_RCC_GetSysClockFreq>
 8011902:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8011904:	e009      	b.n	801191a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8011906:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801190a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 801190c:	e005      	b.n	801191a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 801190e:	2300      	movs	r3, #0
 8011910:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8011912:	2301      	movs	r3, #1
 8011914:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8011918:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 801191a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801191c:	2b00      	cmp	r3, #0
 801191e:	f000 8090 	beq.w	8011a42 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011922:	697b      	ldr	r3, [r7, #20]
 8011924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011926:	4a44      	ldr	r2, [pc, #272]	@ (8011a38 <UART_SetConfig+0x5c4>)
 8011928:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801192c:	461a      	mov	r2, r3
 801192e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011930:	fbb3 f3f2 	udiv	r3, r3, r2
 8011934:	005a      	lsls	r2, r3, #1
 8011936:	697b      	ldr	r3, [r7, #20]
 8011938:	685b      	ldr	r3, [r3, #4]
 801193a:	085b      	lsrs	r3, r3, #1
 801193c:	441a      	add	r2, r3
 801193e:	697b      	ldr	r3, [r7, #20]
 8011940:	685b      	ldr	r3, [r3, #4]
 8011942:	fbb2 f3f3 	udiv	r3, r2, r3
 8011946:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011948:	6a3b      	ldr	r3, [r7, #32]
 801194a:	2b0f      	cmp	r3, #15
 801194c:	d916      	bls.n	801197c <UART_SetConfig+0x508>
 801194e:	6a3b      	ldr	r3, [r7, #32]
 8011950:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011954:	d212      	bcs.n	801197c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8011956:	6a3b      	ldr	r3, [r7, #32]
 8011958:	b29b      	uxth	r3, r3
 801195a:	f023 030f 	bic.w	r3, r3, #15
 801195e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8011960:	6a3b      	ldr	r3, [r7, #32]
 8011962:	085b      	lsrs	r3, r3, #1
 8011964:	b29b      	uxth	r3, r3
 8011966:	f003 0307 	and.w	r3, r3, #7
 801196a:	b29a      	uxth	r2, r3
 801196c:	8bfb      	ldrh	r3, [r7, #30]
 801196e:	4313      	orrs	r3, r2
 8011970:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8011972:	697b      	ldr	r3, [r7, #20]
 8011974:	681b      	ldr	r3, [r3, #0]
 8011976:	8bfa      	ldrh	r2, [r7, #30]
 8011978:	60da      	str	r2, [r3, #12]
 801197a:	e062      	b.n	8011a42 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 801197c:	2301      	movs	r3, #1
 801197e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8011982:	e05e      	b.n	8011a42 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8011984:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8011988:	2b08      	cmp	r3, #8
 801198a:	d828      	bhi.n	80119de <UART_SetConfig+0x56a>
 801198c:	a201      	add	r2, pc, #4	@ (adr r2, 8011994 <UART_SetConfig+0x520>)
 801198e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011992:	bf00      	nop
 8011994:	080119b9 	.word	0x080119b9
 8011998:	080119c1 	.word	0x080119c1
 801199c:	080119c9 	.word	0x080119c9
 80119a0:	080119df 	.word	0x080119df
 80119a4:	080119cf 	.word	0x080119cf
 80119a8:	080119df 	.word	0x080119df
 80119ac:	080119df 	.word	0x080119df
 80119b0:	080119df 	.word	0x080119df
 80119b4:	080119d7 	.word	0x080119d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80119b8:	f7fc fb68 	bl	800e08c <HAL_RCC_GetPCLK1Freq>
 80119bc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80119be:	e014      	b.n	80119ea <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80119c0:	f7fc fb7a 	bl	800e0b8 <HAL_RCC_GetPCLK2Freq>
 80119c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80119c6:	e010      	b.n	80119ea <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80119c8:	4b1a      	ldr	r3, [pc, #104]	@ (8011a34 <UART_SetConfig+0x5c0>)
 80119ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80119cc:	e00d      	b.n	80119ea <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80119ce:	f7fc faef 	bl	800dfb0 <HAL_RCC_GetSysClockFreq>
 80119d2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80119d4:	e009      	b.n	80119ea <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80119d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80119da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80119dc:	e005      	b.n	80119ea <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80119de:	2300      	movs	r3, #0
 80119e0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80119e2:	2301      	movs	r3, #1
 80119e4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80119e8:	bf00      	nop
    }

    if (pclk != 0U)
 80119ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80119ec:	2b00      	cmp	r3, #0
 80119ee:	d028      	beq.n	8011a42 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80119f0:	697b      	ldr	r3, [r7, #20]
 80119f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80119f4:	4a10      	ldr	r2, [pc, #64]	@ (8011a38 <UART_SetConfig+0x5c4>)
 80119f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80119fa:	461a      	mov	r2, r3
 80119fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80119fe:	fbb3 f2f2 	udiv	r2, r3, r2
 8011a02:	697b      	ldr	r3, [r7, #20]
 8011a04:	685b      	ldr	r3, [r3, #4]
 8011a06:	085b      	lsrs	r3, r3, #1
 8011a08:	441a      	add	r2, r3
 8011a0a:	697b      	ldr	r3, [r7, #20]
 8011a0c:	685b      	ldr	r3, [r3, #4]
 8011a0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8011a12:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011a14:	6a3b      	ldr	r3, [r7, #32]
 8011a16:	2b0f      	cmp	r3, #15
 8011a18:	d910      	bls.n	8011a3c <UART_SetConfig+0x5c8>
 8011a1a:	6a3b      	ldr	r3, [r7, #32]
 8011a1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011a20:	d20c      	bcs.n	8011a3c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8011a22:	6a3b      	ldr	r3, [r7, #32]
 8011a24:	b29a      	uxth	r2, r3
 8011a26:	697b      	ldr	r3, [r7, #20]
 8011a28:	681b      	ldr	r3, [r3, #0]
 8011a2a:	60da      	str	r2, [r3, #12]
 8011a2c:	e009      	b.n	8011a42 <UART_SetConfig+0x5ce>
 8011a2e:	bf00      	nop
 8011a30:	40008000 	.word	0x40008000
 8011a34:	00f42400 	.word	0x00f42400
 8011a38:	08015098 	.word	0x08015098
      }
      else
      {
        ret = HAL_ERROR;
 8011a3c:	2301      	movs	r3, #1
 8011a3e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8011a42:	697b      	ldr	r3, [r7, #20]
 8011a44:	2201      	movs	r2, #1
 8011a46:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8011a4a:	697b      	ldr	r3, [r7, #20]
 8011a4c:	2201      	movs	r2, #1
 8011a4e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8011a52:	697b      	ldr	r3, [r7, #20]
 8011a54:	2200      	movs	r2, #0
 8011a56:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8011a58:	697b      	ldr	r3, [r7, #20]
 8011a5a:	2200      	movs	r2, #0
 8011a5c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8011a5e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8011a62:	4618      	mov	r0, r3
 8011a64:	3730      	adds	r7, #48	@ 0x30
 8011a66:	46bd      	mov	sp, r7
 8011a68:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08011a6c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8011a6c:	b480      	push	{r7}
 8011a6e:	b083      	sub	sp, #12
 8011a70:	af00      	add	r7, sp, #0
 8011a72:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8011a74:	687b      	ldr	r3, [r7, #4]
 8011a76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011a78:	f003 0308 	and.w	r3, r3, #8
 8011a7c:	2b00      	cmp	r3, #0
 8011a7e:	d00a      	beq.n	8011a96 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8011a80:	687b      	ldr	r3, [r7, #4]
 8011a82:	681b      	ldr	r3, [r3, #0]
 8011a84:	685b      	ldr	r3, [r3, #4]
 8011a86:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8011a8a:	687b      	ldr	r3, [r7, #4]
 8011a8c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011a8e:	687b      	ldr	r3, [r7, #4]
 8011a90:	681b      	ldr	r3, [r3, #0]
 8011a92:	430a      	orrs	r2, r1
 8011a94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8011a96:	687b      	ldr	r3, [r7, #4]
 8011a98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011a9a:	f003 0301 	and.w	r3, r3, #1
 8011a9e:	2b00      	cmp	r3, #0
 8011aa0:	d00a      	beq.n	8011ab8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8011aa2:	687b      	ldr	r3, [r7, #4]
 8011aa4:	681b      	ldr	r3, [r3, #0]
 8011aa6:	685b      	ldr	r3, [r3, #4]
 8011aa8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8011aac:	687b      	ldr	r3, [r7, #4]
 8011aae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011ab0:	687b      	ldr	r3, [r7, #4]
 8011ab2:	681b      	ldr	r3, [r3, #0]
 8011ab4:	430a      	orrs	r2, r1
 8011ab6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8011ab8:	687b      	ldr	r3, [r7, #4]
 8011aba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011abc:	f003 0302 	and.w	r3, r3, #2
 8011ac0:	2b00      	cmp	r3, #0
 8011ac2:	d00a      	beq.n	8011ada <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8011ac4:	687b      	ldr	r3, [r7, #4]
 8011ac6:	681b      	ldr	r3, [r3, #0]
 8011ac8:	685b      	ldr	r3, [r3, #4]
 8011aca:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8011ace:	687b      	ldr	r3, [r7, #4]
 8011ad0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8011ad2:	687b      	ldr	r3, [r7, #4]
 8011ad4:	681b      	ldr	r3, [r3, #0]
 8011ad6:	430a      	orrs	r2, r1
 8011ad8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8011ada:	687b      	ldr	r3, [r7, #4]
 8011adc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011ade:	f003 0304 	and.w	r3, r3, #4
 8011ae2:	2b00      	cmp	r3, #0
 8011ae4:	d00a      	beq.n	8011afc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8011ae6:	687b      	ldr	r3, [r7, #4]
 8011ae8:	681b      	ldr	r3, [r3, #0]
 8011aea:	685b      	ldr	r3, [r3, #4]
 8011aec:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8011af0:	687b      	ldr	r3, [r7, #4]
 8011af2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011af4:	687b      	ldr	r3, [r7, #4]
 8011af6:	681b      	ldr	r3, [r3, #0]
 8011af8:	430a      	orrs	r2, r1
 8011afa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8011afc:	687b      	ldr	r3, [r7, #4]
 8011afe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011b00:	f003 0310 	and.w	r3, r3, #16
 8011b04:	2b00      	cmp	r3, #0
 8011b06:	d00a      	beq.n	8011b1e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8011b08:	687b      	ldr	r3, [r7, #4]
 8011b0a:	681b      	ldr	r3, [r3, #0]
 8011b0c:	689b      	ldr	r3, [r3, #8]
 8011b0e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8011b12:	687b      	ldr	r3, [r7, #4]
 8011b14:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8011b16:	687b      	ldr	r3, [r7, #4]
 8011b18:	681b      	ldr	r3, [r3, #0]
 8011b1a:	430a      	orrs	r2, r1
 8011b1c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8011b1e:	687b      	ldr	r3, [r7, #4]
 8011b20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011b22:	f003 0320 	and.w	r3, r3, #32
 8011b26:	2b00      	cmp	r3, #0
 8011b28:	d00a      	beq.n	8011b40 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8011b2a:	687b      	ldr	r3, [r7, #4]
 8011b2c:	681b      	ldr	r3, [r3, #0]
 8011b2e:	689b      	ldr	r3, [r3, #8]
 8011b30:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8011b34:	687b      	ldr	r3, [r7, #4]
 8011b36:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8011b38:	687b      	ldr	r3, [r7, #4]
 8011b3a:	681b      	ldr	r3, [r3, #0]
 8011b3c:	430a      	orrs	r2, r1
 8011b3e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8011b40:	687b      	ldr	r3, [r7, #4]
 8011b42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011b44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011b48:	2b00      	cmp	r3, #0
 8011b4a:	d01a      	beq.n	8011b82 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8011b4c:	687b      	ldr	r3, [r7, #4]
 8011b4e:	681b      	ldr	r3, [r3, #0]
 8011b50:	685b      	ldr	r3, [r3, #4]
 8011b52:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8011b56:	687b      	ldr	r3, [r7, #4]
 8011b58:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011b5a:	687b      	ldr	r3, [r7, #4]
 8011b5c:	681b      	ldr	r3, [r3, #0]
 8011b5e:	430a      	orrs	r2, r1
 8011b60:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8011b62:	687b      	ldr	r3, [r7, #4]
 8011b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011b66:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8011b6a:	d10a      	bne.n	8011b82 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8011b6c:	687b      	ldr	r3, [r7, #4]
 8011b6e:	681b      	ldr	r3, [r3, #0]
 8011b70:	685b      	ldr	r3, [r3, #4]
 8011b72:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8011b76:	687b      	ldr	r3, [r7, #4]
 8011b78:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8011b7a:	687b      	ldr	r3, [r7, #4]
 8011b7c:	681b      	ldr	r3, [r3, #0]
 8011b7e:	430a      	orrs	r2, r1
 8011b80:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8011b82:	687b      	ldr	r3, [r7, #4]
 8011b84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011b86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011b8a:	2b00      	cmp	r3, #0
 8011b8c:	d00a      	beq.n	8011ba4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8011b8e:	687b      	ldr	r3, [r7, #4]
 8011b90:	681b      	ldr	r3, [r3, #0]
 8011b92:	685b      	ldr	r3, [r3, #4]
 8011b94:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8011b98:	687b      	ldr	r3, [r7, #4]
 8011b9a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8011b9c:	687b      	ldr	r3, [r7, #4]
 8011b9e:	681b      	ldr	r3, [r3, #0]
 8011ba0:	430a      	orrs	r2, r1
 8011ba2:	605a      	str	r2, [r3, #4]
  }
}
 8011ba4:	bf00      	nop
 8011ba6:	370c      	adds	r7, #12
 8011ba8:	46bd      	mov	sp, r7
 8011baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bae:	4770      	bx	lr

08011bb0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8011bb0:	b580      	push	{r7, lr}
 8011bb2:	b098      	sub	sp, #96	@ 0x60
 8011bb4:	af02      	add	r7, sp, #8
 8011bb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011bb8:	687b      	ldr	r3, [r7, #4]
 8011bba:	2200      	movs	r2, #0
 8011bbc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8011bc0:	f7f9 fa28 	bl	800b014 <HAL_GetTick>
 8011bc4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8011bc6:	687b      	ldr	r3, [r7, #4]
 8011bc8:	681b      	ldr	r3, [r3, #0]
 8011bca:	681b      	ldr	r3, [r3, #0]
 8011bcc:	f003 0308 	and.w	r3, r3, #8
 8011bd0:	2b08      	cmp	r3, #8
 8011bd2:	d12f      	bne.n	8011c34 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8011bd4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8011bd8:	9300      	str	r3, [sp, #0]
 8011bda:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011bdc:	2200      	movs	r2, #0
 8011bde:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8011be2:	6878      	ldr	r0, [r7, #4]
 8011be4:	f000 f88e 	bl	8011d04 <UART_WaitOnFlagUntilTimeout>
 8011be8:	4603      	mov	r3, r0
 8011bea:	2b00      	cmp	r3, #0
 8011bec:	d022      	beq.n	8011c34 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8011bee:	687b      	ldr	r3, [r7, #4]
 8011bf0:	681b      	ldr	r3, [r3, #0]
 8011bf2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011bf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011bf6:	e853 3f00 	ldrex	r3, [r3]
 8011bfa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8011bfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011bfe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8011c02:	653b      	str	r3, [r7, #80]	@ 0x50
 8011c04:	687b      	ldr	r3, [r7, #4]
 8011c06:	681b      	ldr	r3, [r3, #0]
 8011c08:	461a      	mov	r2, r3
 8011c0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011c0c:	647b      	str	r3, [r7, #68]	@ 0x44
 8011c0e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011c10:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8011c12:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011c14:	e841 2300 	strex	r3, r2, [r1]
 8011c18:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8011c1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011c1c:	2b00      	cmp	r3, #0
 8011c1e:	d1e6      	bne.n	8011bee <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8011c20:	687b      	ldr	r3, [r7, #4]
 8011c22:	2220      	movs	r2, #32
 8011c24:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8011c28:	687b      	ldr	r3, [r7, #4]
 8011c2a:	2200      	movs	r2, #0
 8011c2c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8011c30:	2303      	movs	r3, #3
 8011c32:	e063      	b.n	8011cfc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8011c34:	687b      	ldr	r3, [r7, #4]
 8011c36:	681b      	ldr	r3, [r3, #0]
 8011c38:	681b      	ldr	r3, [r3, #0]
 8011c3a:	f003 0304 	and.w	r3, r3, #4
 8011c3e:	2b04      	cmp	r3, #4
 8011c40:	d149      	bne.n	8011cd6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8011c42:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8011c46:	9300      	str	r3, [sp, #0]
 8011c48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011c4a:	2200      	movs	r2, #0
 8011c4c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8011c50:	6878      	ldr	r0, [r7, #4]
 8011c52:	f000 f857 	bl	8011d04 <UART_WaitOnFlagUntilTimeout>
 8011c56:	4603      	mov	r3, r0
 8011c58:	2b00      	cmp	r3, #0
 8011c5a:	d03c      	beq.n	8011cd6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011c5c:	687b      	ldr	r3, [r7, #4]
 8011c5e:	681b      	ldr	r3, [r3, #0]
 8011c60:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c64:	e853 3f00 	ldrex	r3, [r3]
 8011c68:	623b      	str	r3, [r7, #32]
   return(result);
 8011c6a:	6a3b      	ldr	r3, [r7, #32]
 8011c6c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011c70:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011c72:	687b      	ldr	r3, [r7, #4]
 8011c74:	681b      	ldr	r3, [r3, #0]
 8011c76:	461a      	mov	r2, r3
 8011c78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011c7a:	633b      	str	r3, [r7, #48]	@ 0x30
 8011c7c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011c7e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011c80:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011c82:	e841 2300 	strex	r3, r2, [r1]
 8011c86:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011c88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011c8a:	2b00      	cmp	r3, #0
 8011c8c:	d1e6      	bne.n	8011c5c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011c8e:	687b      	ldr	r3, [r7, #4]
 8011c90:	681b      	ldr	r3, [r3, #0]
 8011c92:	3308      	adds	r3, #8
 8011c94:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011c96:	693b      	ldr	r3, [r7, #16]
 8011c98:	e853 3f00 	ldrex	r3, [r3]
 8011c9c:	60fb      	str	r3, [r7, #12]
   return(result);
 8011c9e:	68fb      	ldr	r3, [r7, #12]
 8011ca0:	f023 0301 	bic.w	r3, r3, #1
 8011ca4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011ca6:	687b      	ldr	r3, [r7, #4]
 8011ca8:	681b      	ldr	r3, [r3, #0]
 8011caa:	3308      	adds	r3, #8
 8011cac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011cae:	61fa      	str	r2, [r7, #28]
 8011cb0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011cb2:	69b9      	ldr	r1, [r7, #24]
 8011cb4:	69fa      	ldr	r2, [r7, #28]
 8011cb6:	e841 2300 	strex	r3, r2, [r1]
 8011cba:	617b      	str	r3, [r7, #20]
   return(result);
 8011cbc:	697b      	ldr	r3, [r7, #20]
 8011cbe:	2b00      	cmp	r3, #0
 8011cc0:	d1e5      	bne.n	8011c8e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8011cc2:	687b      	ldr	r3, [r7, #4]
 8011cc4:	2220      	movs	r2, #32
 8011cc6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8011cca:	687b      	ldr	r3, [r7, #4]
 8011ccc:	2200      	movs	r2, #0
 8011cce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8011cd2:	2303      	movs	r3, #3
 8011cd4:	e012      	b.n	8011cfc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8011cd6:	687b      	ldr	r3, [r7, #4]
 8011cd8:	2220      	movs	r2, #32
 8011cda:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8011cde:	687b      	ldr	r3, [r7, #4]
 8011ce0:	2220      	movs	r2, #32
 8011ce2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	2200      	movs	r2, #0
 8011cea:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011cec:	687b      	ldr	r3, [r7, #4]
 8011cee:	2200      	movs	r2, #0
 8011cf0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8011cf2:	687b      	ldr	r3, [r7, #4]
 8011cf4:	2200      	movs	r2, #0
 8011cf6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011cfa:	2300      	movs	r3, #0
}
 8011cfc:	4618      	mov	r0, r3
 8011cfe:	3758      	adds	r7, #88	@ 0x58
 8011d00:	46bd      	mov	sp, r7
 8011d02:	bd80      	pop	{r7, pc}

08011d04 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8011d04:	b580      	push	{r7, lr}
 8011d06:	b084      	sub	sp, #16
 8011d08:	af00      	add	r7, sp, #0
 8011d0a:	60f8      	str	r0, [r7, #12]
 8011d0c:	60b9      	str	r1, [r7, #8]
 8011d0e:	603b      	str	r3, [r7, #0]
 8011d10:	4613      	mov	r3, r2
 8011d12:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011d14:	e04f      	b.n	8011db6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011d16:	69bb      	ldr	r3, [r7, #24]
 8011d18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011d1c:	d04b      	beq.n	8011db6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8011d1e:	f7f9 f979 	bl	800b014 <HAL_GetTick>
 8011d22:	4602      	mov	r2, r0
 8011d24:	683b      	ldr	r3, [r7, #0]
 8011d26:	1ad3      	subs	r3, r2, r3
 8011d28:	69ba      	ldr	r2, [r7, #24]
 8011d2a:	429a      	cmp	r2, r3
 8011d2c:	d302      	bcc.n	8011d34 <UART_WaitOnFlagUntilTimeout+0x30>
 8011d2e:	69bb      	ldr	r3, [r7, #24]
 8011d30:	2b00      	cmp	r3, #0
 8011d32:	d101      	bne.n	8011d38 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8011d34:	2303      	movs	r3, #3
 8011d36:	e04e      	b.n	8011dd6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8011d38:	68fb      	ldr	r3, [r7, #12]
 8011d3a:	681b      	ldr	r3, [r3, #0]
 8011d3c:	681b      	ldr	r3, [r3, #0]
 8011d3e:	f003 0304 	and.w	r3, r3, #4
 8011d42:	2b00      	cmp	r3, #0
 8011d44:	d037      	beq.n	8011db6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8011d46:	68bb      	ldr	r3, [r7, #8]
 8011d48:	2b80      	cmp	r3, #128	@ 0x80
 8011d4a:	d034      	beq.n	8011db6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8011d4c:	68bb      	ldr	r3, [r7, #8]
 8011d4e:	2b40      	cmp	r3, #64	@ 0x40
 8011d50:	d031      	beq.n	8011db6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8011d52:	68fb      	ldr	r3, [r7, #12]
 8011d54:	681b      	ldr	r3, [r3, #0]
 8011d56:	69db      	ldr	r3, [r3, #28]
 8011d58:	f003 0308 	and.w	r3, r3, #8
 8011d5c:	2b08      	cmp	r3, #8
 8011d5e:	d110      	bne.n	8011d82 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8011d60:	68fb      	ldr	r3, [r7, #12]
 8011d62:	681b      	ldr	r3, [r3, #0]
 8011d64:	2208      	movs	r2, #8
 8011d66:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011d68:	68f8      	ldr	r0, [r7, #12]
 8011d6a:	f000 f920 	bl	8011fae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8011d6e:	68fb      	ldr	r3, [r7, #12]
 8011d70:	2208      	movs	r2, #8
 8011d72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8011d76:	68fb      	ldr	r3, [r7, #12]
 8011d78:	2200      	movs	r2, #0
 8011d7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8011d7e:	2301      	movs	r3, #1
 8011d80:	e029      	b.n	8011dd6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8011d82:	68fb      	ldr	r3, [r7, #12]
 8011d84:	681b      	ldr	r3, [r3, #0]
 8011d86:	69db      	ldr	r3, [r3, #28]
 8011d88:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8011d8c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8011d90:	d111      	bne.n	8011db6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8011d92:	68fb      	ldr	r3, [r7, #12]
 8011d94:	681b      	ldr	r3, [r3, #0]
 8011d96:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8011d9a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011d9c:	68f8      	ldr	r0, [r7, #12]
 8011d9e:	f000 f906 	bl	8011fae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8011da2:	68fb      	ldr	r3, [r7, #12]
 8011da4:	2220      	movs	r2, #32
 8011da6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8011daa:	68fb      	ldr	r3, [r7, #12]
 8011dac:	2200      	movs	r2, #0
 8011dae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8011db2:	2303      	movs	r3, #3
 8011db4:	e00f      	b.n	8011dd6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011db6:	68fb      	ldr	r3, [r7, #12]
 8011db8:	681b      	ldr	r3, [r3, #0]
 8011dba:	69da      	ldr	r2, [r3, #28]
 8011dbc:	68bb      	ldr	r3, [r7, #8]
 8011dbe:	4013      	ands	r3, r2
 8011dc0:	68ba      	ldr	r2, [r7, #8]
 8011dc2:	429a      	cmp	r2, r3
 8011dc4:	bf0c      	ite	eq
 8011dc6:	2301      	moveq	r3, #1
 8011dc8:	2300      	movne	r3, #0
 8011dca:	b2db      	uxtb	r3, r3
 8011dcc:	461a      	mov	r2, r3
 8011dce:	79fb      	ldrb	r3, [r7, #7]
 8011dd0:	429a      	cmp	r2, r3
 8011dd2:	d0a0      	beq.n	8011d16 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8011dd4:	2300      	movs	r3, #0
}
 8011dd6:	4618      	mov	r0, r3
 8011dd8:	3710      	adds	r7, #16
 8011dda:	46bd      	mov	sp, r7
 8011ddc:	bd80      	pop	{r7, pc}
	...

08011de0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8011de0:	b580      	push	{r7, lr}
 8011de2:	b096      	sub	sp, #88	@ 0x58
 8011de4:	af00      	add	r7, sp, #0
 8011de6:	60f8      	str	r0, [r7, #12]
 8011de8:	60b9      	str	r1, [r7, #8]
 8011dea:	4613      	mov	r3, r2
 8011dec:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8011dee:	68fb      	ldr	r3, [r7, #12]
 8011df0:	68ba      	ldr	r2, [r7, #8]
 8011df2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8011df4:	68fb      	ldr	r3, [r7, #12]
 8011df6:	88fa      	ldrh	r2, [r7, #6]
 8011df8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011dfc:	68fb      	ldr	r3, [r7, #12]
 8011dfe:	2200      	movs	r2, #0
 8011e00:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8011e04:	68fb      	ldr	r3, [r7, #12]
 8011e06:	2222      	movs	r2, #34	@ 0x22
 8011e08:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8011e0c:	68fb      	ldr	r3, [r7, #12]
 8011e0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011e12:	2b00      	cmp	r3, #0
 8011e14:	d02d      	beq.n	8011e72 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8011e16:	68fb      	ldr	r3, [r7, #12]
 8011e18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011e1c:	4a40      	ldr	r2, [pc, #256]	@ (8011f20 <UART_Start_Receive_DMA+0x140>)
 8011e1e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8011e20:	68fb      	ldr	r3, [r7, #12]
 8011e22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011e26:	4a3f      	ldr	r2, [pc, #252]	@ (8011f24 <UART_Start_Receive_DMA+0x144>)
 8011e28:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8011e2a:	68fb      	ldr	r3, [r7, #12]
 8011e2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011e30:	4a3d      	ldr	r2, [pc, #244]	@ (8011f28 <UART_Start_Receive_DMA+0x148>)
 8011e32:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8011e34:	68fb      	ldr	r3, [r7, #12]
 8011e36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011e3a:	2200      	movs	r2, #0
 8011e3c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8011e3e:	68fb      	ldr	r3, [r7, #12]
 8011e40:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8011e44:	68fb      	ldr	r3, [r7, #12]
 8011e46:	681b      	ldr	r3, [r3, #0]
 8011e48:	3324      	adds	r3, #36	@ 0x24
 8011e4a:	4619      	mov	r1, r3
 8011e4c:	68fb      	ldr	r3, [r7, #12]
 8011e4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011e50:	461a      	mov	r2, r3
 8011e52:	88fb      	ldrh	r3, [r7, #6]
 8011e54:	f7fa ff3c 	bl	800ccd0 <HAL_DMA_Start_IT>
 8011e58:	4603      	mov	r3, r0
 8011e5a:	2b00      	cmp	r3, #0
 8011e5c:	d009      	beq.n	8011e72 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8011e5e:	68fb      	ldr	r3, [r7, #12]
 8011e60:	2210      	movs	r2, #16
 8011e62:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8011e66:	68fb      	ldr	r3, [r7, #12]
 8011e68:	2220      	movs	r2, #32
 8011e6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8011e6e:	2301      	movs	r3, #1
 8011e70:	e051      	b.n	8011f16 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8011e72:	68fb      	ldr	r3, [r7, #12]
 8011e74:	691b      	ldr	r3, [r3, #16]
 8011e76:	2b00      	cmp	r3, #0
 8011e78:	d018      	beq.n	8011eac <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011e7a:	68fb      	ldr	r3, [r7, #12]
 8011e7c:	681b      	ldr	r3, [r3, #0]
 8011e7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011e80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011e82:	e853 3f00 	ldrex	r3, [r3]
 8011e86:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8011e88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011e8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011e8e:	657b      	str	r3, [r7, #84]	@ 0x54
 8011e90:	68fb      	ldr	r3, [r7, #12]
 8011e92:	681b      	ldr	r3, [r3, #0]
 8011e94:	461a      	mov	r2, r3
 8011e96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011e98:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011e9a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011e9c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8011e9e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011ea0:	e841 2300 	strex	r3, r2, [r1]
 8011ea4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8011ea6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011ea8:	2b00      	cmp	r3, #0
 8011eaa:	d1e6      	bne.n	8011e7a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011eac:	68fb      	ldr	r3, [r7, #12]
 8011eae:	681b      	ldr	r3, [r3, #0]
 8011eb0:	3308      	adds	r3, #8
 8011eb2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011eb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011eb6:	e853 3f00 	ldrex	r3, [r3]
 8011eba:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011ebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ebe:	f043 0301 	orr.w	r3, r3, #1
 8011ec2:	653b      	str	r3, [r7, #80]	@ 0x50
 8011ec4:	68fb      	ldr	r3, [r7, #12]
 8011ec6:	681b      	ldr	r3, [r3, #0]
 8011ec8:	3308      	adds	r3, #8
 8011eca:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011ecc:	637a      	str	r2, [r7, #52]	@ 0x34
 8011ece:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011ed0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8011ed2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011ed4:	e841 2300 	strex	r3, r2, [r1]
 8011ed8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8011eda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011edc:	2b00      	cmp	r3, #0
 8011ede:	d1e5      	bne.n	8011eac <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011ee0:	68fb      	ldr	r3, [r7, #12]
 8011ee2:	681b      	ldr	r3, [r3, #0]
 8011ee4:	3308      	adds	r3, #8
 8011ee6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011ee8:	697b      	ldr	r3, [r7, #20]
 8011eea:	e853 3f00 	ldrex	r3, [r3]
 8011eee:	613b      	str	r3, [r7, #16]
   return(result);
 8011ef0:	693b      	ldr	r3, [r7, #16]
 8011ef2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011ef6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011ef8:	68fb      	ldr	r3, [r7, #12]
 8011efa:	681b      	ldr	r3, [r3, #0]
 8011efc:	3308      	adds	r3, #8
 8011efe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011f00:	623a      	str	r2, [r7, #32]
 8011f02:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011f04:	69f9      	ldr	r1, [r7, #28]
 8011f06:	6a3a      	ldr	r2, [r7, #32]
 8011f08:	e841 2300 	strex	r3, r2, [r1]
 8011f0c:	61bb      	str	r3, [r7, #24]
   return(result);
 8011f0e:	69bb      	ldr	r3, [r7, #24]
 8011f10:	2b00      	cmp	r3, #0
 8011f12:	d1e5      	bne.n	8011ee0 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8011f14:	2300      	movs	r3, #0
}
 8011f16:	4618      	mov	r0, r3
 8011f18:	3758      	adds	r7, #88	@ 0x58
 8011f1a:	46bd      	mov	sp, r7
 8011f1c:	bd80      	pop	{r7, pc}
 8011f1e:	bf00      	nop
 8011f20:	08012139 	.word	0x08012139
 8011f24:	0801226d 	.word	0x0801226d
 8011f28:	080122b3 	.word	0x080122b3

08011f2c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8011f2c:	b480      	push	{r7}
 8011f2e:	b08f      	sub	sp, #60	@ 0x3c
 8011f30:	af00      	add	r7, sp, #0
 8011f32:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8011f34:	687b      	ldr	r3, [r7, #4]
 8011f36:	681b      	ldr	r3, [r3, #0]
 8011f38:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011f3a:	6a3b      	ldr	r3, [r7, #32]
 8011f3c:	e853 3f00 	ldrex	r3, [r3]
 8011f40:	61fb      	str	r3, [r7, #28]
   return(result);
 8011f42:	69fb      	ldr	r3, [r7, #28]
 8011f44:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8011f48:	637b      	str	r3, [r7, #52]	@ 0x34
 8011f4a:	687b      	ldr	r3, [r7, #4]
 8011f4c:	681b      	ldr	r3, [r3, #0]
 8011f4e:	461a      	mov	r2, r3
 8011f50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f52:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011f54:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011f56:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011f58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011f5a:	e841 2300 	strex	r3, r2, [r1]
 8011f5e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f62:	2b00      	cmp	r3, #0
 8011f64:	d1e6      	bne.n	8011f34 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8011f66:	687b      	ldr	r3, [r7, #4]
 8011f68:	681b      	ldr	r3, [r3, #0]
 8011f6a:	3308      	adds	r3, #8
 8011f6c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011f6e:	68fb      	ldr	r3, [r7, #12]
 8011f70:	e853 3f00 	ldrex	r3, [r3]
 8011f74:	60bb      	str	r3, [r7, #8]
   return(result);
 8011f76:	68bb      	ldr	r3, [r7, #8]
 8011f78:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8011f7c:	633b      	str	r3, [r7, #48]	@ 0x30
 8011f7e:	687b      	ldr	r3, [r7, #4]
 8011f80:	681b      	ldr	r3, [r3, #0]
 8011f82:	3308      	adds	r3, #8
 8011f84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011f86:	61ba      	str	r2, [r7, #24]
 8011f88:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011f8a:	6979      	ldr	r1, [r7, #20]
 8011f8c:	69ba      	ldr	r2, [r7, #24]
 8011f8e:	e841 2300 	strex	r3, r2, [r1]
 8011f92:	613b      	str	r3, [r7, #16]
   return(result);
 8011f94:	693b      	ldr	r3, [r7, #16]
 8011f96:	2b00      	cmp	r3, #0
 8011f98:	d1e5      	bne.n	8011f66 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8011f9a:	687b      	ldr	r3, [r7, #4]
 8011f9c:	2220      	movs	r2, #32
 8011f9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8011fa2:	bf00      	nop
 8011fa4:	373c      	adds	r7, #60	@ 0x3c
 8011fa6:	46bd      	mov	sp, r7
 8011fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fac:	4770      	bx	lr

08011fae <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8011fae:	b480      	push	{r7}
 8011fb0:	b095      	sub	sp, #84	@ 0x54
 8011fb2:	af00      	add	r7, sp, #0
 8011fb4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011fb6:	687b      	ldr	r3, [r7, #4]
 8011fb8:	681b      	ldr	r3, [r3, #0]
 8011fba:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011fbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011fbe:	e853 3f00 	ldrex	r3, [r3]
 8011fc2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8011fc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011fc6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011fca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011fcc:	687b      	ldr	r3, [r7, #4]
 8011fce:	681b      	ldr	r3, [r3, #0]
 8011fd0:	461a      	mov	r2, r3
 8011fd2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011fd4:	643b      	str	r3, [r7, #64]	@ 0x40
 8011fd6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011fd8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8011fda:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8011fdc:	e841 2300 	strex	r3, r2, [r1]
 8011fe0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8011fe2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011fe4:	2b00      	cmp	r3, #0
 8011fe6:	d1e6      	bne.n	8011fb6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011fe8:	687b      	ldr	r3, [r7, #4]
 8011fea:	681b      	ldr	r3, [r3, #0]
 8011fec:	3308      	adds	r3, #8
 8011fee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011ff0:	6a3b      	ldr	r3, [r7, #32]
 8011ff2:	e853 3f00 	ldrex	r3, [r3]
 8011ff6:	61fb      	str	r3, [r7, #28]
   return(result);
 8011ff8:	69fb      	ldr	r3, [r7, #28]
 8011ffa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8011ffe:	f023 0301 	bic.w	r3, r3, #1
 8012002:	64bb      	str	r3, [r7, #72]	@ 0x48
 8012004:	687b      	ldr	r3, [r7, #4]
 8012006:	681b      	ldr	r3, [r3, #0]
 8012008:	3308      	adds	r3, #8
 801200a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801200c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801200e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012010:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8012012:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012014:	e841 2300 	strex	r3, r2, [r1]
 8012018:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801201a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801201c:	2b00      	cmp	r3, #0
 801201e:	d1e3      	bne.n	8011fe8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8012020:	687b      	ldr	r3, [r7, #4]
 8012022:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012024:	2b01      	cmp	r3, #1
 8012026:	d118      	bne.n	801205a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8012028:	687b      	ldr	r3, [r7, #4]
 801202a:	681b      	ldr	r3, [r3, #0]
 801202c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801202e:	68fb      	ldr	r3, [r7, #12]
 8012030:	e853 3f00 	ldrex	r3, [r3]
 8012034:	60bb      	str	r3, [r7, #8]
   return(result);
 8012036:	68bb      	ldr	r3, [r7, #8]
 8012038:	f023 0310 	bic.w	r3, r3, #16
 801203c:	647b      	str	r3, [r7, #68]	@ 0x44
 801203e:	687b      	ldr	r3, [r7, #4]
 8012040:	681b      	ldr	r3, [r3, #0]
 8012042:	461a      	mov	r2, r3
 8012044:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012046:	61bb      	str	r3, [r7, #24]
 8012048:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801204a:	6979      	ldr	r1, [r7, #20]
 801204c:	69ba      	ldr	r2, [r7, #24]
 801204e:	e841 2300 	strex	r3, r2, [r1]
 8012052:	613b      	str	r3, [r7, #16]
   return(result);
 8012054:	693b      	ldr	r3, [r7, #16]
 8012056:	2b00      	cmp	r3, #0
 8012058:	d1e6      	bne.n	8012028 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801205a:	687b      	ldr	r3, [r7, #4]
 801205c:	2220      	movs	r2, #32
 801205e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012062:	687b      	ldr	r3, [r7, #4]
 8012064:	2200      	movs	r2, #0
 8012066:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8012068:	687b      	ldr	r3, [r7, #4]
 801206a:	2200      	movs	r2, #0
 801206c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 801206e:	bf00      	nop
 8012070:	3754      	adds	r7, #84	@ 0x54
 8012072:	46bd      	mov	sp, r7
 8012074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012078:	4770      	bx	lr

0801207a <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 801207a:	b580      	push	{r7, lr}
 801207c:	b090      	sub	sp, #64	@ 0x40
 801207e:	af00      	add	r7, sp, #0
 8012080:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8012082:	687b      	ldr	r3, [r7, #4]
 8012084:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012086:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8012088:	687b      	ldr	r3, [r7, #4]
 801208a:	681b      	ldr	r3, [r3, #0]
 801208c:	681b      	ldr	r3, [r3, #0]
 801208e:	f003 0320 	and.w	r3, r3, #32
 8012092:	2b00      	cmp	r3, #0
 8012094:	d137      	bne.n	8012106 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8012096:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012098:	2200      	movs	r2, #0
 801209a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 801209e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80120a0:	681b      	ldr	r3, [r3, #0]
 80120a2:	3308      	adds	r3, #8
 80120a4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80120a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80120a8:	e853 3f00 	ldrex	r3, [r3]
 80120ac:	623b      	str	r3, [r7, #32]
   return(result);
 80120ae:	6a3b      	ldr	r3, [r7, #32]
 80120b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80120b4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80120b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80120b8:	681b      	ldr	r3, [r3, #0]
 80120ba:	3308      	adds	r3, #8
 80120bc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80120be:	633a      	str	r2, [r7, #48]	@ 0x30
 80120c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80120c2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80120c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80120c6:	e841 2300 	strex	r3, r2, [r1]
 80120ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80120cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80120ce:	2b00      	cmp	r3, #0
 80120d0:	d1e5      	bne.n	801209e <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80120d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80120d4:	681b      	ldr	r3, [r3, #0]
 80120d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80120d8:	693b      	ldr	r3, [r7, #16]
 80120da:	e853 3f00 	ldrex	r3, [r3]
 80120de:	60fb      	str	r3, [r7, #12]
   return(result);
 80120e0:	68fb      	ldr	r3, [r7, #12]
 80120e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80120e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80120e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80120ea:	681b      	ldr	r3, [r3, #0]
 80120ec:	461a      	mov	r2, r3
 80120ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80120f0:	61fb      	str	r3, [r7, #28]
 80120f2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80120f4:	69b9      	ldr	r1, [r7, #24]
 80120f6:	69fa      	ldr	r2, [r7, #28]
 80120f8:	e841 2300 	strex	r3, r2, [r1]
 80120fc:	617b      	str	r3, [r7, #20]
   return(result);
 80120fe:	697b      	ldr	r3, [r7, #20]
 8012100:	2b00      	cmp	r3, #0
 8012102:	d1e6      	bne.n	80120d2 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8012104:	e004      	b.n	8012110 <UART_DMATransmitCplt+0x96>
    huart->TxCpltCallback(huart);
 8012106:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012108:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 801210c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801210e:	4798      	blx	r3
}
 8012110:	bf00      	nop
 8012112:	3740      	adds	r7, #64	@ 0x40
 8012114:	46bd      	mov	sp, r7
 8012116:	bd80      	pop	{r7, pc}

08012118 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8012118:	b580      	push	{r7, lr}
 801211a:	b084      	sub	sp, #16
 801211c:	af00      	add	r7, sp, #0
 801211e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8012120:	687b      	ldr	r3, [r7, #4]
 8012122:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012124:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
 8012126:	68fb      	ldr	r3, [r7, #12]
 8012128:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801212c:	68f8      	ldr	r0, [r7, #12]
 801212e:	4798      	blx	r3
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8012130:	bf00      	nop
 8012132:	3710      	adds	r7, #16
 8012134:	46bd      	mov	sp, r7
 8012136:	bd80      	pop	{r7, pc}

08012138 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8012138:	b580      	push	{r7, lr}
 801213a:	b09c      	sub	sp, #112	@ 0x70
 801213c:	af00      	add	r7, sp, #0
 801213e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8012140:	687b      	ldr	r3, [r7, #4]
 8012142:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012144:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8012146:	687b      	ldr	r3, [r7, #4]
 8012148:	681b      	ldr	r3, [r3, #0]
 801214a:	681b      	ldr	r3, [r3, #0]
 801214c:	f003 0320 	and.w	r3, r3, #32
 8012150:	2b00      	cmp	r3, #0
 8012152:	d171      	bne.n	8012238 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8012154:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012156:	2200      	movs	r2, #0
 8012158:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801215c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801215e:	681b      	ldr	r3, [r3, #0]
 8012160:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012162:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012164:	e853 3f00 	ldrex	r3, [r3]
 8012168:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 801216a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801216c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8012170:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012172:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012174:	681b      	ldr	r3, [r3, #0]
 8012176:	461a      	mov	r2, r3
 8012178:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801217a:	65bb      	str	r3, [r7, #88]	@ 0x58
 801217c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801217e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8012180:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8012182:	e841 2300 	strex	r3, r2, [r1]
 8012186:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8012188:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801218a:	2b00      	cmp	r3, #0
 801218c:	d1e6      	bne.n	801215c <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801218e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012190:	681b      	ldr	r3, [r3, #0]
 8012192:	3308      	adds	r3, #8
 8012194:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012196:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012198:	e853 3f00 	ldrex	r3, [r3]
 801219c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801219e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80121a0:	f023 0301 	bic.w	r3, r3, #1
 80121a4:	667b      	str	r3, [r7, #100]	@ 0x64
 80121a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80121a8:	681b      	ldr	r3, [r3, #0]
 80121aa:	3308      	adds	r3, #8
 80121ac:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80121ae:	647a      	str	r2, [r7, #68]	@ 0x44
 80121b0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80121b2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80121b4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80121b6:	e841 2300 	strex	r3, r2, [r1]
 80121ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80121bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80121be:	2b00      	cmp	r3, #0
 80121c0:	d1e5      	bne.n	801218e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80121c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80121c4:	681b      	ldr	r3, [r3, #0]
 80121c6:	3308      	adds	r3, #8
 80121c8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80121ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80121cc:	e853 3f00 	ldrex	r3, [r3]
 80121d0:	623b      	str	r3, [r7, #32]
   return(result);
 80121d2:	6a3b      	ldr	r3, [r7, #32]
 80121d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80121d8:	663b      	str	r3, [r7, #96]	@ 0x60
 80121da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80121dc:	681b      	ldr	r3, [r3, #0]
 80121de:	3308      	adds	r3, #8
 80121e0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80121e2:	633a      	str	r2, [r7, #48]	@ 0x30
 80121e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80121e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80121e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80121ea:	e841 2300 	strex	r3, r2, [r1]
 80121ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80121f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80121f2:	2b00      	cmp	r3, #0
 80121f4:	d1e5      	bne.n	80121c2 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80121f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80121f8:	2220      	movs	r2, #32
 80121fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80121fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012200:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012202:	2b01      	cmp	r3, #1
 8012204:	d118      	bne.n	8012238 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8012206:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012208:	681b      	ldr	r3, [r3, #0]
 801220a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801220c:	693b      	ldr	r3, [r7, #16]
 801220e:	e853 3f00 	ldrex	r3, [r3]
 8012212:	60fb      	str	r3, [r7, #12]
   return(result);
 8012214:	68fb      	ldr	r3, [r7, #12]
 8012216:	f023 0310 	bic.w	r3, r3, #16
 801221a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801221c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801221e:	681b      	ldr	r3, [r3, #0]
 8012220:	461a      	mov	r2, r3
 8012222:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012224:	61fb      	str	r3, [r7, #28]
 8012226:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012228:	69b9      	ldr	r1, [r7, #24]
 801222a:	69fa      	ldr	r2, [r7, #28]
 801222c:	e841 2300 	strex	r3, r2, [r1]
 8012230:	617b      	str	r3, [r7, #20]
   return(result);
 8012232:	697b      	ldr	r3, [r7, #20]
 8012234:	2b00      	cmp	r3, #0
 8012236:	d1e6      	bne.n	8012206 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8012238:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801223a:	2200      	movs	r2, #0
 801223c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801223e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012240:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012242:	2b01      	cmp	r3, #1
 8012244:	d109      	bne.n	801225a <UART_DMAReceiveCplt+0x122>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 8012246:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012248:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 801224c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 801224e:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 8012252:	4611      	mov	r1, r2
 8012254:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8012256:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8012258:	e004      	b.n	8012264 <UART_DMAReceiveCplt+0x12c>
    huart->RxCpltCallback(huart);
 801225a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801225c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8012260:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8012262:	4798      	blx	r3
}
 8012264:	bf00      	nop
 8012266:	3770      	adds	r7, #112	@ 0x70
 8012268:	46bd      	mov	sp, r7
 801226a:	bd80      	pop	{r7, pc}

0801226c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 801226c:	b580      	push	{r7, lr}
 801226e:	b084      	sub	sp, #16
 8012270:	af00      	add	r7, sp, #0
 8012272:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8012274:	687b      	ldr	r3, [r7, #4]
 8012276:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012278:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 801227a:	68fb      	ldr	r3, [r7, #12]
 801227c:	2201      	movs	r2, #1
 801227e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8012280:	68fb      	ldr	r3, [r7, #12]
 8012282:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012284:	2b01      	cmp	r3, #1
 8012286:	d10b      	bne.n	80122a0 <UART_DMARxHalfCplt+0x34>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 8012288:	68fb      	ldr	r3, [r7, #12]
 801228a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 801228e:	68fa      	ldr	r2, [r7, #12]
 8012290:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 8012294:	0852      	lsrs	r2, r2, #1
 8012296:	b292      	uxth	r2, r2
 8012298:	4611      	mov	r1, r2
 801229a:	68f8      	ldr	r0, [r7, #12]
 801229c:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 801229e:	e004      	b.n	80122aa <UART_DMARxHalfCplt+0x3e>
    huart->RxHalfCpltCallback(huart);
 80122a0:	68fb      	ldr	r3, [r7, #12]
 80122a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80122a6:	68f8      	ldr	r0, [r7, #12]
 80122a8:	4798      	blx	r3
}
 80122aa:	bf00      	nop
 80122ac:	3710      	adds	r7, #16
 80122ae:	46bd      	mov	sp, r7
 80122b0:	bd80      	pop	{r7, pc}

080122b2 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80122b2:	b580      	push	{r7, lr}
 80122b4:	b086      	sub	sp, #24
 80122b6:	af00      	add	r7, sp, #0
 80122b8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80122ba:	687b      	ldr	r3, [r7, #4]
 80122bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80122be:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80122c0:	697b      	ldr	r3, [r7, #20]
 80122c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80122c6:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80122c8:	697b      	ldr	r3, [r7, #20]
 80122ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80122ce:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80122d0:	697b      	ldr	r3, [r7, #20]
 80122d2:	681b      	ldr	r3, [r3, #0]
 80122d4:	689b      	ldr	r3, [r3, #8]
 80122d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80122da:	2b80      	cmp	r3, #128	@ 0x80
 80122dc:	d109      	bne.n	80122f2 <UART_DMAError+0x40>
 80122de:	693b      	ldr	r3, [r7, #16]
 80122e0:	2b21      	cmp	r3, #33	@ 0x21
 80122e2:	d106      	bne.n	80122f2 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80122e4:	697b      	ldr	r3, [r7, #20]
 80122e6:	2200      	movs	r2, #0
 80122e8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 80122ec:	6978      	ldr	r0, [r7, #20]
 80122ee:	f7ff fe1d 	bl	8011f2c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80122f2:	697b      	ldr	r3, [r7, #20]
 80122f4:	681b      	ldr	r3, [r3, #0]
 80122f6:	689b      	ldr	r3, [r3, #8]
 80122f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80122fc:	2b40      	cmp	r3, #64	@ 0x40
 80122fe:	d109      	bne.n	8012314 <UART_DMAError+0x62>
 8012300:	68fb      	ldr	r3, [r7, #12]
 8012302:	2b22      	cmp	r3, #34	@ 0x22
 8012304:	d106      	bne.n	8012314 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8012306:	697b      	ldr	r3, [r7, #20]
 8012308:	2200      	movs	r2, #0
 801230a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 801230e:	6978      	ldr	r0, [r7, #20]
 8012310:	f7ff fe4d 	bl	8011fae <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8012314:	697b      	ldr	r3, [r7, #20]
 8012316:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801231a:	f043 0210 	orr.w	r2, r3, #16
 801231e:	697b      	ldr	r3, [r7, #20]
 8012320:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8012324:	697b      	ldr	r3, [r7, #20]
 8012326:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 801232a:	6978      	ldr	r0, [r7, #20]
 801232c:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801232e:	bf00      	nop
 8012330:	3718      	adds	r7, #24
 8012332:	46bd      	mov	sp, r7
 8012334:	bd80      	pop	{r7, pc}

08012336 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8012336:	b580      	push	{r7, lr}
 8012338:	b084      	sub	sp, #16
 801233a:	af00      	add	r7, sp, #0
 801233c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801233e:	687b      	ldr	r3, [r7, #4]
 8012340:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012342:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8012344:	68fb      	ldr	r3, [r7, #12]
 8012346:	2200      	movs	r2, #0
 8012348:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 801234c:	68fb      	ldr	r3, [r7, #12]
 801234e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8012352:	68f8      	ldr	r0, [r7, #12]
 8012354:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8012356:	bf00      	nop
 8012358:	3710      	adds	r7, #16
 801235a:	46bd      	mov	sp, r7
 801235c:	bd80      	pop	{r7, pc}

0801235e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 801235e:	b580      	push	{r7, lr}
 8012360:	b088      	sub	sp, #32
 8012362:	af00      	add	r7, sp, #0
 8012364:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8012366:	687b      	ldr	r3, [r7, #4]
 8012368:	681b      	ldr	r3, [r3, #0]
 801236a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801236c:	68fb      	ldr	r3, [r7, #12]
 801236e:	e853 3f00 	ldrex	r3, [r3]
 8012372:	60bb      	str	r3, [r7, #8]
   return(result);
 8012374:	68bb      	ldr	r3, [r7, #8]
 8012376:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801237a:	61fb      	str	r3, [r7, #28]
 801237c:	687b      	ldr	r3, [r7, #4]
 801237e:	681b      	ldr	r3, [r3, #0]
 8012380:	461a      	mov	r2, r3
 8012382:	69fb      	ldr	r3, [r7, #28]
 8012384:	61bb      	str	r3, [r7, #24]
 8012386:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012388:	6979      	ldr	r1, [r7, #20]
 801238a:	69ba      	ldr	r2, [r7, #24]
 801238c:	e841 2300 	strex	r3, r2, [r1]
 8012390:	613b      	str	r3, [r7, #16]
   return(result);
 8012392:	693b      	ldr	r3, [r7, #16]
 8012394:	2b00      	cmp	r3, #0
 8012396:	d1e6      	bne.n	8012366 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8012398:	687b      	ldr	r3, [r7, #4]
 801239a:	2220      	movs	r2, #32
 801239c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80123a0:	687b      	ldr	r3, [r7, #4]
 80123a2:	2200      	movs	r2, #0
 80123a4:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 80123a6:	687b      	ldr	r3, [r7, #4]
 80123a8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80123ac:	6878      	ldr	r0, [r7, #4]
 80123ae:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80123b0:	bf00      	nop
 80123b2:	3720      	adds	r7, #32
 80123b4:	46bd      	mov	sp, r7
 80123b6:	bd80      	pop	{r7, pc}

080123b8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80123b8:	b480      	push	{r7}
 80123ba:	b083      	sub	sp, #12
 80123bc:	af00      	add	r7, sp, #0
 80123be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80123c0:	bf00      	nop
 80123c2:	370c      	adds	r7, #12
 80123c4:	46bd      	mov	sp, r7
 80123c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123ca:	4770      	bx	lr

080123cc <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80123cc:	b480      	push	{r7}
 80123ce:	b083      	sub	sp, #12
 80123d0:	af00      	add	r7, sp, #0
 80123d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80123d4:	bf00      	nop
 80123d6:	370c      	adds	r7, #12
 80123d8:	46bd      	mov	sp, r7
 80123da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123de:	4770      	bx	lr

080123e0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80123e0:	b480      	push	{r7}
 80123e2:	b083      	sub	sp, #12
 80123e4:	af00      	add	r7, sp, #0
 80123e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80123e8:	bf00      	nop
 80123ea:	370c      	adds	r7, #12
 80123ec:	46bd      	mov	sp, r7
 80123ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123f2:	4770      	bx	lr

080123f4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80123f4:	b480      	push	{r7}
 80123f6:	b085      	sub	sp, #20
 80123f8:	af00      	add	r7, sp, #0
 80123fa:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80123fc:	687b      	ldr	r3, [r7, #4]
 80123fe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8012402:	2b01      	cmp	r3, #1
 8012404:	d101      	bne.n	801240a <HAL_UARTEx_DisableFifoMode+0x16>
 8012406:	2302      	movs	r3, #2
 8012408:	e027      	b.n	801245a <HAL_UARTEx_DisableFifoMode+0x66>
 801240a:	687b      	ldr	r3, [r7, #4]
 801240c:	2201      	movs	r2, #1
 801240e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012412:	687b      	ldr	r3, [r7, #4]
 8012414:	2224      	movs	r2, #36	@ 0x24
 8012416:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801241a:	687b      	ldr	r3, [r7, #4]
 801241c:	681b      	ldr	r3, [r3, #0]
 801241e:	681b      	ldr	r3, [r3, #0]
 8012420:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012422:	687b      	ldr	r3, [r7, #4]
 8012424:	681b      	ldr	r3, [r3, #0]
 8012426:	681a      	ldr	r2, [r3, #0]
 8012428:	687b      	ldr	r3, [r7, #4]
 801242a:	681b      	ldr	r3, [r3, #0]
 801242c:	f022 0201 	bic.w	r2, r2, #1
 8012430:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8012432:	68fb      	ldr	r3, [r7, #12]
 8012434:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8012438:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 801243a:	687b      	ldr	r3, [r7, #4]
 801243c:	2200      	movs	r2, #0
 801243e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012440:	687b      	ldr	r3, [r7, #4]
 8012442:	681b      	ldr	r3, [r3, #0]
 8012444:	68fa      	ldr	r2, [r7, #12]
 8012446:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012448:	687b      	ldr	r3, [r7, #4]
 801244a:	2220      	movs	r2, #32
 801244c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012450:	687b      	ldr	r3, [r7, #4]
 8012452:	2200      	movs	r2, #0
 8012454:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8012458:	2300      	movs	r3, #0
}
 801245a:	4618      	mov	r0, r3
 801245c:	3714      	adds	r7, #20
 801245e:	46bd      	mov	sp, r7
 8012460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012464:	4770      	bx	lr

08012466 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8012466:	b580      	push	{r7, lr}
 8012468:	b084      	sub	sp, #16
 801246a:	af00      	add	r7, sp, #0
 801246c:	6078      	str	r0, [r7, #4]
 801246e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012470:	687b      	ldr	r3, [r7, #4]
 8012472:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8012476:	2b01      	cmp	r3, #1
 8012478:	d101      	bne.n	801247e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 801247a:	2302      	movs	r3, #2
 801247c:	e02d      	b.n	80124da <HAL_UARTEx_SetTxFifoThreshold+0x74>
 801247e:	687b      	ldr	r3, [r7, #4]
 8012480:	2201      	movs	r2, #1
 8012482:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012486:	687b      	ldr	r3, [r7, #4]
 8012488:	2224      	movs	r2, #36	@ 0x24
 801248a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801248e:	687b      	ldr	r3, [r7, #4]
 8012490:	681b      	ldr	r3, [r3, #0]
 8012492:	681b      	ldr	r3, [r3, #0]
 8012494:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012496:	687b      	ldr	r3, [r7, #4]
 8012498:	681b      	ldr	r3, [r3, #0]
 801249a:	681a      	ldr	r2, [r3, #0]
 801249c:	687b      	ldr	r3, [r7, #4]
 801249e:	681b      	ldr	r3, [r3, #0]
 80124a0:	f022 0201 	bic.w	r2, r2, #1
 80124a4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80124a6:	687b      	ldr	r3, [r7, #4]
 80124a8:	681b      	ldr	r3, [r3, #0]
 80124aa:	689b      	ldr	r3, [r3, #8]
 80124ac:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80124b0:	687b      	ldr	r3, [r7, #4]
 80124b2:	681b      	ldr	r3, [r3, #0]
 80124b4:	683a      	ldr	r2, [r7, #0]
 80124b6:	430a      	orrs	r2, r1
 80124b8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80124ba:	6878      	ldr	r0, [r7, #4]
 80124bc:	f000 f850 	bl	8012560 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80124c0:	687b      	ldr	r3, [r7, #4]
 80124c2:	681b      	ldr	r3, [r3, #0]
 80124c4:	68fa      	ldr	r2, [r7, #12]
 80124c6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80124c8:	687b      	ldr	r3, [r7, #4]
 80124ca:	2220      	movs	r2, #32
 80124cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80124d0:	687b      	ldr	r3, [r7, #4]
 80124d2:	2200      	movs	r2, #0
 80124d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80124d8:	2300      	movs	r3, #0
}
 80124da:	4618      	mov	r0, r3
 80124dc:	3710      	adds	r7, #16
 80124de:	46bd      	mov	sp, r7
 80124e0:	bd80      	pop	{r7, pc}

080124e2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80124e2:	b580      	push	{r7, lr}
 80124e4:	b084      	sub	sp, #16
 80124e6:	af00      	add	r7, sp, #0
 80124e8:	6078      	str	r0, [r7, #4]
 80124ea:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80124ec:	687b      	ldr	r3, [r7, #4]
 80124ee:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80124f2:	2b01      	cmp	r3, #1
 80124f4:	d101      	bne.n	80124fa <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80124f6:	2302      	movs	r3, #2
 80124f8:	e02d      	b.n	8012556 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80124fa:	687b      	ldr	r3, [r7, #4]
 80124fc:	2201      	movs	r2, #1
 80124fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012502:	687b      	ldr	r3, [r7, #4]
 8012504:	2224      	movs	r2, #36	@ 0x24
 8012506:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801250a:	687b      	ldr	r3, [r7, #4]
 801250c:	681b      	ldr	r3, [r3, #0]
 801250e:	681b      	ldr	r3, [r3, #0]
 8012510:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012512:	687b      	ldr	r3, [r7, #4]
 8012514:	681b      	ldr	r3, [r3, #0]
 8012516:	681a      	ldr	r2, [r3, #0]
 8012518:	687b      	ldr	r3, [r7, #4]
 801251a:	681b      	ldr	r3, [r3, #0]
 801251c:	f022 0201 	bic.w	r2, r2, #1
 8012520:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8012522:	687b      	ldr	r3, [r7, #4]
 8012524:	681b      	ldr	r3, [r3, #0]
 8012526:	689b      	ldr	r3, [r3, #8]
 8012528:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 801252c:	687b      	ldr	r3, [r7, #4]
 801252e:	681b      	ldr	r3, [r3, #0]
 8012530:	683a      	ldr	r2, [r7, #0]
 8012532:	430a      	orrs	r2, r1
 8012534:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8012536:	6878      	ldr	r0, [r7, #4]
 8012538:	f000 f812 	bl	8012560 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801253c:	687b      	ldr	r3, [r7, #4]
 801253e:	681b      	ldr	r3, [r3, #0]
 8012540:	68fa      	ldr	r2, [r7, #12]
 8012542:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012544:	687b      	ldr	r3, [r7, #4]
 8012546:	2220      	movs	r2, #32
 8012548:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801254c:	687b      	ldr	r3, [r7, #4]
 801254e:	2200      	movs	r2, #0
 8012550:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8012554:	2300      	movs	r3, #0
}
 8012556:	4618      	mov	r0, r3
 8012558:	3710      	adds	r7, #16
 801255a:	46bd      	mov	sp, r7
 801255c:	bd80      	pop	{r7, pc}
	...

08012560 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8012560:	b480      	push	{r7}
 8012562:	b085      	sub	sp, #20
 8012564:	af00      	add	r7, sp, #0
 8012566:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8012568:	687b      	ldr	r3, [r7, #4]
 801256a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801256c:	2b00      	cmp	r3, #0
 801256e:	d108      	bne.n	8012582 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8012570:	687b      	ldr	r3, [r7, #4]
 8012572:	2201      	movs	r2, #1
 8012574:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8012578:	687b      	ldr	r3, [r7, #4]
 801257a:	2201      	movs	r2, #1
 801257c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8012580:	e031      	b.n	80125e6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8012582:	2308      	movs	r3, #8
 8012584:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8012586:	2308      	movs	r3, #8
 8012588:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 801258a:	687b      	ldr	r3, [r7, #4]
 801258c:	681b      	ldr	r3, [r3, #0]
 801258e:	689b      	ldr	r3, [r3, #8]
 8012590:	0e5b      	lsrs	r3, r3, #25
 8012592:	b2db      	uxtb	r3, r3
 8012594:	f003 0307 	and.w	r3, r3, #7
 8012598:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 801259a:	687b      	ldr	r3, [r7, #4]
 801259c:	681b      	ldr	r3, [r3, #0]
 801259e:	689b      	ldr	r3, [r3, #8]
 80125a0:	0f5b      	lsrs	r3, r3, #29
 80125a2:	b2db      	uxtb	r3, r3
 80125a4:	f003 0307 	and.w	r3, r3, #7
 80125a8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80125aa:	7bbb      	ldrb	r3, [r7, #14]
 80125ac:	7b3a      	ldrb	r2, [r7, #12]
 80125ae:	4911      	ldr	r1, [pc, #68]	@ (80125f4 <UARTEx_SetNbDataToProcess+0x94>)
 80125b0:	5c8a      	ldrb	r2, [r1, r2]
 80125b2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80125b6:	7b3a      	ldrb	r2, [r7, #12]
 80125b8:	490f      	ldr	r1, [pc, #60]	@ (80125f8 <UARTEx_SetNbDataToProcess+0x98>)
 80125ba:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80125bc:	fb93 f3f2 	sdiv	r3, r3, r2
 80125c0:	b29a      	uxth	r2, r3
 80125c2:	687b      	ldr	r3, [r7, #4]
 80125c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80125c8:	7bfb      	ldrb	r3, [r7, #15]
 80125ca:	7b7a      	ldrb	r2, [r7, #13]
 80125cc:	4909      	ldr	r1, [pc, #36]	@ (80125f4 <UARTEx_SetNbDataToProcess+0x94>)
 80125ce:	5c8a      	ldrb	r2, [r1, r2]
 80125d0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80125d4:	7b7a      	ldrb	r2, [r7, #13]
 80125d6:	4908      	ldr	r1, [pc, #32]	@ (80125f8 <UARTEx_SetNbDataToProcess+0x98>)
 80125d8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80125da:	fb93 f3f2 	sdiv	r3, r3, r2
 80125de:	b29a      	uxth	r2, r3
 80125e0:	687b      	ldr	r3, [r7, #4]
 80125e2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80125e6:	bf00      	nop
 80125e8:	3714      	adds	r7, #20
 80125ea:	46bd      	mov	sp, r7
 80125ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125f0:	4770      	bx	lr
 80125f2:	bf00      	nop
 80125f4:	080150b0 	.word	0x080150b0
 80125f8:	080150b8 	.word	0x080150b8

080125fc <arm_mat_add_f32>:
#else
arm_status arm_mat_add_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 80125fc:	b480      	push	{r7}
 80125fe:	b08b      	sub	sp, #44	@ 0x2c
 8012600:	af00      	add	r7, sp, #0
 8012602:	60f8      	str	r0, [r7, #12]
 8012604:	60b9      	str	r1, [r7, #8]
 8012606:	607a      	str	r2, [r7, #4]
  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A */
 8012608:	68fb      	ldr	r3, [r7, #12]
 801260a:	685b      	ldr	r3, [r3, #4]
 801260c:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pInB = pSrcB->pData;                /* input data matrix pointer B */
 801260e:	68bb      	ldr	r3, [r7, #8]
 8012610:	685b      	ldr	r3, [r3, #4]
 8012612:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 8012614:	687b      	ldr	r3, [r7, #4]
 8012616:	685b      	ldr	r3, [r3, #4]
 8012618:	61fb      	str	r3, [r7, #28]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 801261a:	68fb      	ldr	r3, [r7, #12]
 801261c:	881b      	ldrh	r3, [r3, #0]
 801261e:	461a      	mov	r2, r3
 8012620:	68fb      	ldr	r3, [r7, #12]
 8012622:	885b      	ldrh	r3, [r3, #2]
 8012624:	fb02 f303 	mul.w	r3, r2, r3
 8012628:	617b      	str	r3, [r7, #20]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 801262a:	697b      	ldr	r3, [r7, #20]
 801262c:	61bb      	str	r3, [r7, #24]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 801262e:	e013      	b.n	8012658 <arm_mat_add_f32+0x5c>
    {
      /* C(m,n) = A(m,n) + B(m,n) */

      /* Add and store result in destination buffer. */
      *pOut++ = *pInA++ + *pInB++;
 8012630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012632:	1d1a      	adds	r2, r3, #4
 8012634:	627a      	str	r2, [r7, #36]	@ 0x24
 8012636:	ed93 7a00 	vldr	s14, [r3]
 801263a:	6a3b      	ldr	r3, [r7, #32]
 801263c:	1d1a      	adds	r2, r3, #4
 801263e:	623a      	str	r2, [r7, #32]
 8012640:	edd3 7a00 	vldr	s15, [r3]
 8012644:	69fb      	ldr	r3, [r7, #28]
 8012646:	1d1a      	adds	r2, r3, #4
 8012648:	61fa      	str	r2, [r7, #28]
 801264a:	ee77 7a27 	vadd.f32	s15, s14, s15
 801264e:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 8012652:	69bb      	ldr	r3, [r7, #24]
 8012654:	3b01      	subs	r3, #1
 8012656:	61bb      	str	r3, [r7, #24]
    while (blkCnt > 0U)
 8012658:	69bb      	ldr	r3, [r7, #24]
 801265a:	2b00      	cmp	r3, #0
 801265c:	d1e8      	bne.n	8012630 <arm_mat_add_f32+0x34>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 801265e:	2300      	movs	r3, #0
 8012660:	74fb      	strb	r3, [r7, #19]
  }

  /* Return to application */
  return (status);
 8012662:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 8012666:	4618      	mov	r0, r3
 8012668:	372c      	adds	r7, #44	@ 0x2c
 801266a:	46bd      	mov	sp, r7
 801266c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012670:	4770      	bx	lr

08012672 <arm_mat_init_f32>:
void arm_mat_init_f32(
  arm_matrix_instance_f32 * S,
  uint16_t nRows,
  uint16_t nColumns,
  float32_t * pData)
{
 8012672:	b480      	push	{r7}
 8012674:	b085      	sub	sp, #20
 8012676:	af00      	add	r7, sp, #0
 8012678:	60f8      	str	r0, [r7, #12]
 801267a:	607b      	str	r3, [r7, #4]
 801267c:	460b      	mov	r3, r1
 801267e:	817b      	strh	r3, [r7, #10]
 8012680:	4613      	mov	r3, r2
 8012682:	813b      	strh	r3, [r7, #8]
  /* Assign Number of Rows */
  S->numRows = nRows;
 8012684:	68fb      	ldr	r3, [r7, #12]
 8012686:	897a      	ldrh	r2, [r7, #10]
 8012688:	801a      	strh	r2, [r3, #0]

  /* Assign Number of Columns */
  S->numCols = nColumns;
 801268a:	68fb      	ldr	r3, [r7, #12]
 801268c:	893a      	ldrh	r2, [r7, #8]
 801268e:	805a      	strh	r2, [r3, #2]

  /* Assign Data pointer */
  S->pData = pData;
 8012690:	68fb      	ldr	r3, [r7, #12]
 8012692:	687a      	ldr	r2, [r7, #4]
 8012694:	605a      	str	r2, [r3, #4]
}
 8012696:	bf00      	nop
 8012698:	3714      	adds	r7, #20
 801269a:	46bd      	mov	sp, r7
 801269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126a0:	4770      	bx	lr

080126a2 <arm_mat_inverse_f32>:
                   - \ref ARM_MATH_SINGULAR      : Input matrix is found to be singular (non-invertible)
 */
arm_status arm_mat_inverse_f32(
  const arm_matrix_instance_f32 * pSrc,
        arm_matrix_instance_f32 * pDst)
{
 80126a2:	b480      	push	{r7}
 80126a4:	b0bb      	sub	sp, #236	@ 0xec
 80126a6:	af00      	add	r7, sp, #0
 80126a8:	6078      	str	r0, [r7, #4]
 80126aa:	6039      	str	r1, [r7, #0]
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 80126ac:	687b      	ldr	r3, [r7, #4]
 80126ae:	685b      	ldr	r3, [r3, #4]
 80126b0:	667b      	str	r3, [r7, #100]	@ 0x64
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 80126b2:	683b      	ldr	r3, [r7, #0]
 80126b4:	685b      	ldr	r3, [r3, #4]
 80126b6:	663b      	str	r3, [r7, #96]	@ 0x60
  
  float32_t *pTmp;
  uint32_t numRows = pSrc->numRows;              /* Number of rows in the matrix  */
 80126b8:	687b      	ldr	r3, [r7, #4]
 80126ba:	881b      	ldrh	r3, [r3, #0]
 80126bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  uint32_t numCols = pSrc->numCols;              /* Number of Cols in the matrix  */
 80126be:	687b      	ldr	r3, [r7, #4]
 80126c0:	885b      	ldrh	r3, [r3, #2]
 80126c2:	65bb      	str	r3, [r7, #88]	@ 0x58


  float32_t pivot = 0.0f, newPivot=0.0f;                /* Temporary input values  */
 80126c4:	f04f 0300 	mov.w	r3, #0
 80126c8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80126cc:	f04f 0300 	mov.w	r3, #0
 80126d0:	657b      	str	r3, [r7, #84]	@ 0x54
  uint32_t selectedRow,pivotRow,i, rowNb, rowCnt, flag = 0U, j,column;      /* loop counters */
 80126d2:	2300      	movs	r3, #0
 80126d4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
     *      8. Now an identical matrix is formed to the left of the bar(input matrix, pSrc).
     *         Therefore, the matrix to the right of the bar is our solution(pDst matrix, pDst).
     *----------------------------------------------------------------------------------------------------------------*/

    /* Working pointer for destination matrix */
    pTmp = pOut;
 80126d8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80126da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

    /* Loop over the number of rows */
    rowCnt = numRows;
 80126de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80126e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Making the destination matrix as identity matrix */
    while (rowCnt > 0U)
 80126e4:	e03b      	b.n	801275e <arm_mat_inverse_f32+0xbc>
    {
      /* Writing all zeroes in lower triangle of the destination matrix */
      j = numRows - rowCnt;
 80126e6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80126e8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80126ec:	1ad3      	subs	r3, r2, r3
 80126ee:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
      while (j > 0U)
 80126f2:	e00c      	b.n	801270e <arm_mat_inverse_f32+0x6c>
      {
        *pTmp++ = 0.0f;
 80126f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80126f8:	1d1a      	adds	r2, r3, #4
 80126fa:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 80126fe:	f04f 0200 	mov.w	r2, #0
 8012702:	601a      	str	r2, [r3, #0]
        j--;
 8012704:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8012708:	3b01      	subs	r3, #1
 801270a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
      while (j > 0U)
 801270e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8012712:	2b00      	cmp	r3, #0
 8012714:	d1ee      	bne.n	80126f4 <arm_mat_inverse_f32+0x52>
      }

      /* Writing all ones in the diagonal of the destination matrix */
      *pTmp++ = 1.0f;
 8012716:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801271a:	1d1a      	adds	r2, r3, #4
 801271c:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 8012720:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8012724:	601a      	str	r2, [r3, #0]

      /* Writing all zeroes in upper triangle of the destination matrix */
      j = rowCnt - 1U;
 8012726:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 801272a:	3b01      	subs	r3, #1
 801272c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
      while (j > 0U)
 8012730:	e00c      	b.n	801274c <arm_mat_inverse_f32+0xaa>
      {
        *pTmp++ = 0.0f;
 8012732:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012736:	1d1a      	adds	r2, r3, #4
 8012738:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 801273c:	f04f 0200 	mov.w	r2, #0
 8012740:	601a      	str	r2, [r3, #0]
        j--;
 8012742:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8012746:	3b01      	subs	r3, #1
 8012748:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
      while (j > 0U)
 801274c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8012750:	2b00      	cmp	r3, #0
 8012752:	d1ee      	bne.n	8012732 <arm_mat_inverse_f32+0x90>
      }

      /* Decrement loop counter */
      rowCnt--;
 8012754:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8012758:	3b01      	subs	r3, #1
 801275a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    while (rowCnt > 0U)
 801275e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8012762:	2b00      	cmp	r3, #0
 8012764:	d1bf      	bne.n	80126e6 <arm_mat_inverse_f32+0x44>

    /* Loop over the number of columns of the input matrix.
       All the elements in each column are processed by the row operations */

    /* Index modifier to navigate through the columns */
    for(column = 0U; column < numCols; column++)
 8012766:	2300      	movs	r3, #0
 8012768:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 801276c:	e2c7      	b.n	8012cfe <arm_mat_inverse_f32+0x65c>
      /* Check if the pivot element is zero..
       * If it is zero then interchange the row with non zero row below.
       * If there is no non zero element to replace in the rows below,
       * then the matrix is Singular. */

      pivotRow = column;
 801276e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8012772:	653b      	str	r3, [r7, #80]	@ 0x50

      /* Temporary variable to hold the pivot value */
      pTmp = ELEM(pSrc,column,column) ;
 8012774:	687b      	ldr	r3, [r7, #4]
 8012776:	685a      	ldr	r2, [r3, #4]
 8012778:	687b      	ldr	r3, [r7, #4]
 801277a:	885b      	ldrh	r3, [r3, #2]
 801277c:	3301      	adds	r3, #1
 801277e:	f8d7 10c4 	ldr.w	r1, [r7, #196]	@ 0xc4
 8012782:	fb01 f303 	mul.w	r3, r1, r3
 8012786:	009b      	lsls	r3, r3, #2
 8012788:	4413      	add	r3, r2
 801278a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
      pivot = *pTmp;
 801278e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012792:	681b      	ldr	r3, [r3, #0]
 8012794:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
      selectedRow = column;
 8012798:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 801279c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

      /* Find maximum pivot in column */
      
        /* Loop over the number rows present below */

      for (rowNb = column+1; rowNb < numRows; rowNb++)
 80127a0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80127a4:	3301      	adds	r3, #1
 80127a6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80127aa:	e02c      	b.n	8012806 <arm_mat_inverse_f32+0x164>
      {
          /* Update the input and destination pointers */
          pTmp = ELEM(pSrc,rowNb,column);
 80127ac:	687b      	ldr	r3, [r7, #4]
 80127ae:	685a      	ldr	r2, [r3, #4]
 80127b0:	687b      	ldr	r3, [r7, #4]
 80127b2:	885b      	ldrh	r3, [r3, #2]
 80127b4:	4619      	mov	r1, r3
 80127b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80127ba:	fb03 f101 	mul.w	r1, r3, r1
 80127be:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80127c2:	440b      	add	r3, r1
 80127c4:	009b      	lsls	r3, r3, #2
 80127c6:	4413      	add	r3, r2
 80127c8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
          newPivot = *pTmp;
 80127cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80127d0:	681b      	ldr	r3, [r3, #0]
 80127d2:	657b      	str	r3, [r7, #84]	@ 0x54
          if (fabsf(newPivot) > fabsf(pivot))
 80127d4:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80127d8:	eeb0 7ae7 	vabs.f32	s14, s15
 80127dc:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 80127e0:	eef0 7ae7 	vabs.f32	s15, s15
 80127e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80127e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80127ec:	dd06      	ble.n	80127fc <arm_mat_inverse_f32+0x15a>
          {
            selectedRow = rowNb; 
 80127ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80127f2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
            pivot = newPivot;
 80127f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80127f8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
      for (rowNb = column+1; rowNb < numRows; rowNb++)
 80127fc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8012800:	3301      	adds	r3, #1
 8012802:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8012806:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 801280a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801280c:	429a      	cmp	r2, r3
 801280e:	d3cd      	bcc.n	80127ac <arm_mat_inverse_f32+0x10a>
          }
      }
        
      /* Check if there is a non zero pivot element to
       * replace in the rows below */
      if ((pivot != 0.0f) && (selectedRow != column))
 8012810:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 8012814:	eef5 7a40 	vcmp.f32	s15, #0.0
 8012818:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801281c:	f000 809b 	beq.w	8012956 <arm_mat_inverse_f32+0x2b4>
 8012820:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8012824:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8012828:	429a      	cmp	r2, r3
 801282a:	f000 8094 	beq.w	8012956 <arm_mat_inverse_f32+0x2b4>
      {
            
            SWAP_ROWS_F32(pSrc,column, pivotRow,selectedRow);
 801282e:	687b      	ldr	r3, [r7, #4]
 8012830:	685b      	ldr	r3, [r3, #4]
 8012832:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8012836:	687b      	ldr	r3, [r7, #4]
 8012838:	685b      	ldr	r3, [r3, #4]
 801283a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 801283e:	687b      	ldr	r3, [r7, #4]
 8012840:	885b      	ldrh	r3, [r3, #2]
 8012842:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012844:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8012846:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 801284a:	1ad3      	subs	r3, r2, r3
 801284c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801284e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012850:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8012852:	fb03 f202 	mul.w	r2, r3, r2
 8012856:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 801285a:	4413      	add	r3, r2
 801285c:	009b      	lsls	r3, r3, #2
 801285e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8012862:	4413      	add	r3, r2
 8012864:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8012868:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801286a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 801286e:	fb03 f202 	mul.w	r2, r3, r2
 8012872:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8012876:	4413      	add	r3, r2
 8012878:	009b      	lsls	r3, r3, #2
 801287a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 801287e:	4413      	add	r3, r2
 8012880:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8012884:	2300      	movs	r3, #0
 8012886:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 801288a:	e018      	b.n	80128be <arm_mat_inverse_f32+0x21c>
 801288c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8012890:	681b      	ldr	r3, [r3, #0]
 8012892:	63bb      	str	r3, [r7, #56]	@ 0x38
 8012894:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8012898:	1d1a      	adds	r2, r3, #4
 801289a:	f8c7 20b8 	str.w	r2, [r7, #184]	@ 0xb8
 801289e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80128a2:	6812      	ldr	r2, [r2, #0]
 80128a4:	601a      	str	r2, [r3, #0]
 80128a6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80128aa:	1d1a      	adds	r2, r3, #4
 80128ac:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 80128b0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80128b2:	601a      	str	r2, [r3, #0]
 80128b4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80128b8:	3301      	adds	r3, #1
 80128ba:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80128be:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 80128c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80128c4:	429a      	cmp	r2, r3
 80128c6:	dbe1      	blt.n	801288c <arm_mat_inverse_f32+0x1ea>
            SWAP_ROWS_F32(pDst,0, pivotRow,selectedRow);
 80128c8:	683b      	ldr	r3, [r7, #0]
 80128ca:	685b      	ldr	r3, [r3, #4]
 80128cc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80128d0:	683b      	ldr	r3, [r7, #0]
 80128d2:	685b      	ldr	r3, [r3, #4]
 80128d4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80128d8:	683b      	ldr	r3, [r7, #0]
 80128da:	885b      	ldrh	r3, [r3, #2]
 80128dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80128de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80128e0:	643b      	str	r3, [r7, #64]	@ 0x40
 80128e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80128e4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80128e6:	fb02 f303 	mul.w	r3, r2, r3
 80128ea:	009b      	lsls	r3, r3, #2
 80128ec:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80128f0:	4413      	add	r3, r2
 80128f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80128f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80128f8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80128fc:	fb02 f303 	mul.w	r3, r2, r3
 8012900:	009b      	lsls	r3, r3, #2
 8012902:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8012906:	4413      	add	r3, r2
 8012908:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 801290c:	2300      	movs	r3, #0
 801290e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8012912:	e018      	b.n	8012946 <arm_mat_inverse_f32+0x2a4>
 8012914:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012918:	681b      	ldr	r3, [r3, #0]
 801291a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801291c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012920:	1d1a      	adds	r2, r3, #4
 8012922:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8012926:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 801292a:	6812      	ldr	r2, [r2, #0]
 801292c:	601a      	str	r2, [r3, #0]
 801292e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8012932:	1d1a      	adds	r2, r3, #4
 8012934:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8012938:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801293a:	601a      	str	r2, [r3, #0]
 801293c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8012940:	3301      	adds	r3, #1
 8012942:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8012946:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 801294a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801294c:	429a      	cmp	r2, r3
 801294e:	dbe1      	blt.n	8012914 <arm_mat_inverse_f32+0x272>

    
            /* Flag to indicate whether exchange is done or not */
            flag = 1U;
 8012950:	2301      	movs	r3, #1
 8012952:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc

      
      

      /* Update the status if the matrix is singular */
      if ((flag != 1U) && (pivot == 0.0f))
 8012956:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 801295a:	2b01      	cmp	r3, #1
 801295c:	d009      	beq.n	8012972 <arm_mat_inverse_f32+0x2d0>
 801295e:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 8012962:	eef5 7a40 	vcmp.f32	s15, #0.0
 8012966:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801296a:	d102      	bne.n	8012972 <arm_mat_inverse_f32+0x2d0>
      {
        return ARM_MATH_SINGULAR;
 801296c:	f06f 0304 	mvn.w	r3, #4
 8012970:	e208      	b.n	8012d84 <arm_mat_inverse_f32+0x6e2>
      }

     
      /* Pivot element of the row */
      pivot = 1.0f / pivot;
 8012972:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8012976:	ed97 7a38 	vldr	s14, [r7, #224]	@ 0xe0
 801297a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801297e:	edc7 7a38 	vstr	s15, [r7, #224]	@ 0xe0

      SCALE_ROW_F32(pSrc,column,pivot,pivotRow);
 8012982:	687b      	ldr	r3, [r7, #4]
 8012984:	685b      	ldr	r3, [r3, #4]
 8012986:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 801298a:	687b      	ldr	r3, [r7, #4]
 801298c:	885b      	ldrh	r3, [r3, #2]
 801298e:	637b      	str	r3, [r7, #52]	@ 0x34
 8012990:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012992:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8012996:	1ad3      	subs	r3, r2, r3
 8012998:	633b      	str	r3, [r7, #48]	@ 0x30
 801299a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801299c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801299e:	fb03 f202 	mul.w	r2, r3, r2
 80129a2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80129a6:	4413      	add	r3, r2
 80129a8:	009b      	lsls	r3, r3, #2
 80129aa:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 80129ae:	4413      	add	r3, r2
 80129b0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80129b4:	2300      	movs	r3, #0
 80129b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80129ba:	e011      	b.n	80129e0 <arm_mat_inverse_f32+0x33e>
 80129bc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80129c0:	1d1a      	adds	r2, r3, #4
 80129c2:	f8c7 20a0 	str.w	r2, [r7, #160]	@ 0xa0
 80129c6:	ed93 7a00 	vldr	s14, [r3]
 80129ca:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 80129ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80129d2:	edc3 7a00 	vstr	s15, [r3]
 80129d6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80129da:	3301      	adds	r3, #1
 80129dc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80129e0:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80129e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80129e6:	429a      	cmp	r2, r3
 80129e8:	dbe8      	blt.n	80129bc <arm_mat_inverse_f32+0x31a>
      SCALE_ROW_F32(pDst,0,pivot,pivotRow);
 80129ea:	683b      	ldr	r3, [r7, #0]
 80129ec:	685b      	ldr	r3, [r3, #4]
 80129ee:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80129f2:	683b      	ldr	r3, [r7, #0]
 80129f4:	885b      	ldrh	r3, [r3, #2]
 80129f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80129f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80129fa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80129fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80129fe:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8012a00:	fb02 f303 	mul.w	r3, r2, r3
 8012a04:	009b      	lsls	r3, r3, #2
 8012a06:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8012a0a:	4413      	add	r3, r2
 8012a0c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8012a10:	2300      	movs	r3, #0
 8012a12:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8012a16:	e011      	b.n	8012a3c <arm_mat_inverse_f32+0x39a>
 8012a18:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012a1c:	1d1a      	adds	r2, r3, #4
 8012a1e:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 8012a22:	ed93 7a00 	vldr	s14, [r3]
 8012a26:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 8012a2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012a2e:	edc3 7a00 	vstr	s15, [r3]
 8012a32:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8012a36:	3301      	adds	r3, #1
 8012a38:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8012a3c:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8012a40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a42:	429a      	cmp	r2, r3
 8012a44:	dbe8      	blt.n	8012a18 <arm_mat_inverse_f32+0x376>

      
      /* Replace the rows with the sum of that row and a multiple of row i
       * so that each new element in column i above row i is zero.*/

      rowNb = 0;
 8012a46:	2300      	movs	r3, #0
 8012a48:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      for (;rowNb < pivotRow; rowNb++)
 8012a4c:	e0ae      	b.n	8012bac <arm_mat_inverse_f32+0x50a>
      {
           pTmp = ELEM(pSrc,rowNb,column) ;
 8012a4e:	687b      	ldr	r3, [r7, #4]
 8012a50:	685a      	ldr	r2, [r3, #4]
 8012a52:	687b      	ldr	r3, [r7, #4]
 8012a54:	885b      	ldrh	r3, [r3, #2]
 8012a56:	4619      	mov	r1, r3
 8012a58:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8012a5c:	fb03 f101 	mul.w	r1, r3, r1
 8012a60:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8012a64:	440b      	add	r3, r1
 8012a66:	009b      	lsls	r3, r3, #2
 8012a68:	4413      	add	r3, r2
 8012a6a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
           pivot = *pTmp;
 8012a6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012a72:	681b      	ldr	r3, [r3, #0]
 8012a74:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0

           MAS_ROW_F32(column,pSrc,rowNb,pivot,pSrc,pivotRow);
 8012a78:	687b      	ldr	r3, [r7, #4]
 8012a7a:	685b      	ldr	r3, [r3, #4]
 8012a7c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8012a80:	687b      	ldr	r3, [r7, #4]
 8012a82:	685b      	ldr	r3, [r3, #4]
 8012a84:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8012a88:	687b      	ldr	r3, [r7, #4]
 8012a8a:	885b      	ldrh	r3, [r3, #2]
 8012a8c:	617b      	str	r3, [r7, #20]
 8012a8e:	697a      	ldr	r2, [r7, #20]
 8012a90:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8012a94:	1ad3      	subs	r3, r2, r3
 8012a96:	613b      	str	r3, [r7, #16]
 8012a98:	697b      	ldr	r3, [r7, #20]
 8012a9a:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8012a9e:	fb03 f202 	mul.w	r2, r3, r2
 8012aa2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8012aa6:	4413      	add	r3, r2
 8012aa8:	009b      	lsls	r3, r3, #2
 8012aaa:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8012aae:	4413      	add	r3, r2
 8012ab0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8012ab4:	697b      	ldr	r3, [r7, #20]
 8012ab6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8012ab8:	fb03 f202 	mul.w	r2, r3, r2
 8012abc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8012ac0:	4413      	add	r3, r2
 8012ac2:	009b      	lsls	r3, r3, #2
 8012ac4:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8012ac8:	4413      	add	r3, r2
 8012aca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8012ace:	2300      	movs	r3, #0
 8012ad0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8012ad4:	e01a      	b.n	8012b0c <arm_mat_inverse_f32+0x46a>
 8012ad6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8012ada:	1d1a      	adds	r2, r3, #4
 8012adc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8012ae0:	ed93 7a00 	vldr	s14, [r3]
 8012ae4:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 8012ae8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012aec:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8012af0:	1d1a      	adds	r2, r3, #4
 8012af2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8012af6:	ed93 7a00 	vldr	s14, [r3]
 8012afa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8012afe:	edc3 7a00 	vstr	s15, [r3]
 8012b02:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8012b06:	3301      	adds	r3, #1
 8012b08:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8012b0c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8012b10:	693b      	ldr	r3, [r7, #16]
 8012b12:	429a      	cmp	r2, r3
 8012b14:	dbdf      	blt.n	8012ad6 <arm_mat_inverse_f32+0x434>
           MAS_ROW_F32(0     ,pDst,rowNb,pivot,pDst,pivotRow);
 8012b16:	683b      	ldr	r3, [r7, #0]
 8012b18:	685b      	ldr	r3, [r3, #4]
 8012b1a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8012b1e:	683b      	ldr	r3, [r7, #0]
 8012b20:	685b      	ldr	r3, [r3, #4]
 8012b22:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8012b26:	683b      	ldr	r3, [r7, #0]
 8012b28:	885b      	ldrh	r3, [r3, #2]
 8012b2a:	60fb      	str	r3, [r7, #12]
 8012b2c:	68fb      	ldr	r3, [r7, #12]
 8012b2e:	60bb      	str	r3, [r7, #8]
 8012b30:	68fb      	ldr	r3, [r7, #12]
 8012b32:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8012b36:	fb02 f303 	mul.w	r3, r2, r3
 8012b3a:	009b      	lsls	r3, r3, #2
 8012b3c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8012b40:	4413      	add	r3, r2
 8012b42:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8012b46:	68fb      	ldr	r3, [r7, #12]
 8012b48:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8012b4a:	fb02 f303 	mul.w	r3, r2, r3
 8012b4e:	009b      	lsls	r3, r3, #2
 8012b50:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8012b54:	4413      	add	r3, r2
 8012b56:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8012b5a:	2300      	movs	r3, #0
 8012b5c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8012b60:	e01a      	b.n	8012b98 <arm_mat_inverse_f32+0x4f6>
 8012b62:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8012b66:	1d1a      	adds	r2, r3, #4
 8012b68:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8012b6c:	ed93 7a00 	vldr	s14, [r3]
 8012b70:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 8012b74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012b78:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8012b7c:	1d1a      	adds	r2, r3, #4
 8012b7e:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8012b82:	ed93 7a00 	vldr	s14, [r3]
 8012b86:	ee77 7a67 	vsub.f32	s15, s14, s15
 8012b8a:	edc3 7a00 	vstr	s15, [r3]
 8012b8e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8012b92:	3301      	adds	r3, #1
 8012b94:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8012b98:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8012b9c:	68bb      	ldr	r3, [r7, #8]
 8012b9e:	429a      	cmp	r2, r3
 8012ba0:	dbdf      	blt.n	8012b62 <arm_mat_inverse_f32+0x4c0>
      for (;rowNb < pivotRow; rowNb++)
 8012ba2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8012ba6:	3301      	adds	r3, #1
 8012ba8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8012bac:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8012bb0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012bb2:	429a      	cmp	r2, r3
 8012bb4:	f4ff af4b 	bcc.w	8012a4e <arm_mat_inverse_f32+0x3ac>


      }

      for (rowNb = pivotRow + 1; rowNb < numRows; rowNb++)
 8012bb8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012bba:	3301      	adds	r3, #1
 8012bbc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8012bc0:	e092      	b.n	8012ce8 <arm_mat_inverse_f32+0x646>
      {
           pTmp = ELEM(pSrc,rowNb,column) ;
 8012bc2:	687b      	ldr	r3, [r7, #4]
 8012bc4:	685a      	ldr	r2, [r3, #4]
 8012bc6:	687b      	ldr	r3, [r7, #4]
 8012bc8:	885b      	ldrh	r3, [r3, #2]
 8012bca:	4619      	mov	r1, r3
 8012bcc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8012bd0:	fb03 f101 	mul.w	r1, r3, r1
 8012bd4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8012bd8:	440b      	add	r3, r1
 8012bda:	009b      	lsls	r3, r3, #2
 8012bdc:	4413      	add	r3, r2
 8012bde:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
           pivot = *pTmp;
 8012be2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012be6:	681b      	ldr	r3, [r3, #0]
 8012be8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0

           MAS_ROW_F32(column,pSrc,rowNb,pivot,pSrc,pivotRow);
 8012bec:	687b      	ldr	r3, [r7, #4]
 8012bee:	685b      	ldr	r3, [r3, #4]
 8012bf0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8012bf2:	687b      	ldr	r3, [r7, #4]
 8012bf4:	685b      	ldr	r3, [r3, #4]
 8012bf6:	677b      	str	r3, [r7, #116]	@ 0x74
 8012bf8:	687b      	ldr	r3, [r7, #4]
 8012bfa:	885b      	ldrh	r3, [r3, #2]
 8012bfc:	627b      	str	r3, [r7, #36]	@ 0x24
 8012bfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012c00:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8012c04:	1ad3      	subs	r3, r2, r3
 8012c06:	623b      	str	r3, [r7, #32]
 8012c08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012c0a:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8012c0e:	fb03 f202 	mul.w	r2, r3, r2
 8012c12:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8012c16:	4413      	add	r3, r2
 8012c18:	009b      	lsls	r3, r3, #2
 8012c1a:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8012c1c:	4413      	add	r3, r2
 8012c1e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8012c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012c22:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8012c24:	fb03 f202 	mul.w	r2, r3, r2
 8012c28:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8012c2c:	4413      	add	r3, r2
 8012c2e:	009b      	lsls	r3, r3, #2
 8012c30:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8012c32:	4413      	add	r3, r2
 8012c34:	677b      	str	r3, [r7, #116]	@ 0x74
 8012c36:	2300      	movs	r3, #0
 8012c38:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8012c3a:	e014      	b.n	8012c66 <arm_mat_inverse_f32+0x5c4>
 8012c3c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8012c3e:	1d1a      	adds	r2, r3, #4
 8012c40:	677a      	str	r2, [r7, #116]	@ 0x74
 8012c42:	ed93 7a00 	vldr	s14, [r3]
 8012c46:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 8012c4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012c4e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012c50:	1d1a      	adds	r2, r3, #4
 8012c52:	67ba      	str	r2, [r7, #120]	@ 0x78
 8012c54:	ed93 7a00 	vldr	s14, [r3]
 8012c58:	ee77 7a67 	vsub.f32	s15, s14, s15
 8012c5c:	edc3 7a00 	vstr	s15, [r3]
 8012c60:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8012c62:	3301      	adds	r3, #1
 8012c64:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8012c66:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8012c68:	6a3b      	ldr	r3, [r7, #32]
 8012c6a:	429a      	cmp	r2, r3
 8012c6c:	dbe6      	blt.n	8012c3c <arm_mat_inverse_f32+0x59a>
           MAS_ROW_F32(0     ,pDst,rowNb,pivot,pDst,pivotRow);
 8012c6e:	683b      	ldr	r3, [r7, #0]
 8012c70:	685b      	ldr	r3, [r3, #4]
 8012c72:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012c74:	683b      	ldr	r3, [r7, #0]
 8012c76:	685b      	ldr	r3, [r3, #4]
 8012c78:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012c7a:	683b      	ldr	r3, [r7, #0]
 8012c7c:	885b      	ldrh	r3, [r3, #2]
 8012c7e:	61fb      	str	r3, [r7, #28]
 8012c80:	69fb      	ldr	r3, [r7, #28]
 8012c82:	61bb      	str	r3, [r7, #24]
 8012c84:	69fb      	ldr	r3, [r7, #28]
 8012c86:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8012c8a:	fb02 f303 	mul.w	r3, r2, r3
 8012c8e:	009b      	lsls	r3, r3, #2
 8012c90:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8012c92:	4413      	add	r3, r2
 8012c94:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012c96:	69fb      	ldr	r3, [r7, #28]
 8012c98:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8012c9a:	fb02 f303 	mul.w	r3, r2, r3
 8012c9e:	009b      	lsls	r3, r3, #2
 8012ca0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8012ca2:	4413      	add	r3, r2
 8012ca4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012ca6:	2300      	movs	r3, #0
 8012ca8:	673b      	str	r3, [r7, #112]	@ 0x70
 8012caa:	e014      	b.n	8012cd6 <arm_mat_inverse_f32+0x634>
 8012cac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012cae:	1d1a      	adds	r2, r3, #4
 8012cb0:	66ba      	str	r2, [r7, #104]	@ 0x68
 8012cb2:	ed93 7a00 	vldr	s14, [r3]
 8012cb6:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 8012cba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012cbe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012cc0:	1d1a      	adds	r2, r3, #4
 8012cc2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8012cc4:	ed93 7a00 	vldr	s14, [r3]
 8012cc8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8012ccc:	edc3 7a00 	vstr	s15, [r3]
 8012cd0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8012cd2:	3301      	adds	r3, #1
 8012cd4:	673b      	str	r3, [r7, #112]	@ 0x70
 8012cd6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8012cd8:	69bb      	ldr	r3, [r7, #24]
 8012cda:	429a      	cmp	r2, r3
 8012cdc:	dbe6      	blt.n	8012cac <arm_mat_inverse_f32+0x60a>
      for (rowNb = pivotRow + 1; rowNb < numRows; rowNb++)
 8012cde:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8012ce2:	3301      	adds	r3, #1
 8012ce4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8012ce8:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8012cec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012cee:	429a      	cmp	r2, r3
 8012cf0:	f4ff af67 	bcc.w	8012bc2 <arm_mat_inverse_f32+0x520>
    for(column = 0U; column < numCols; column++)
 8012cf4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8012cf8:	3301      	adds	r3, #1
 8012cfa:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8012cfe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8012d02:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8012d04:	429a      	cmp	r2, r3
 8012d06:	f4ff ad32 	bcc.w	801276e <arm_mat_inverse_f32+0xcc>
      }

    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 8012d0a:	2300      	movs	r3, #0
 8012d0c:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3

    if ((flag != 1U) && (pivot == 0.0f))
 8012d10:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8012d14:	2b01      	cmp	r3, #1
 8012d16:	d033      	beq.n	8012d80 <arm_mat_inverse_f32+0x6de>
 8012d18:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 8012d1c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8012d20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d24:	d12c      	bne.n	8012d80 <arm_mat_inverse_f32+0x6de>
    {
      pIn = pSrc->pData;
 8012d26:	687b      	ldr	r3, [r7, #4]
 8012d28:	685b      	ldr	r3, [r3, #4]
 8012d2a:	667b      	str	r3, [r7, #100]	@ 0x64
      for (i = 0; i < numRows * numCols; i++)
 8012d2c:	2300      	movs	r3, #0
 8012d2e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8012d32:	e010      	b.n	8012d56 <arm_mat_inverse_f32+0x6b4>
      {
        if (pIn[i] != 0.0f)
 8012d34:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8012d38:	009b      	lsls	r3, r3, #2
 8012d3a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8012d3c:	4413      	add	r3, r2
 8012d3e:	edd3 7a00 	vldr	s15, [r3]
 8012d42:	eef5 7a40 	vcmp.f32	s15, #0.0
 8012d46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d4a:	d10d      	bne.n	8012d68 <arm_mat_inverse_f32+0x6c6>
      for (i = 0; i < numRows * numCols; i++)
 8012d4c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8012d50:	3301      	adds	r3, #1
 8012d52:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8012d56:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012d58:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8012d5a:	fb02 f303 	mul.w	r3, r2, r3
 8012d5e:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 8012d62:	429a      	cmp	r2, r3
 8012d64:	d3e6      	bcc.n	8012d34 <arm_mat_inverse_f32+0x692>
 8012d66:	e000      	b.n	8012d6a <arm_mat_inverse_f32+0x6c8>
            break;
 8012d68:	bf00      	nop
      }

      if (i == numRows * numCols)
 8012d6a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012d6c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8012d6e:	fb02 f303 	mul.w	r3, r2, r3
 8012d72:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 8012d76:	429a      	cmp	r2, r3
 8012d78:	d102      	bne.n	8012d80 <arm_mat_inverse_f32+0x6de>
        status = ARM_MATH_SINGULAR;
 8012d7a:	23fb      	movs	r3, #251	@ 0xfb
 8012d7c:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3
    }
  }

  /* Return to application */
  return (status);
 8012d80:	f997 30c3 	ldrsb.w	r3, [r7, #195]	@ 0xc3
}
 8012d84:	4618      	mov	r0, r3
 8012d86:	37ec      	adds	r7, #236	@ 0xec
 8012d88:	46bd      	mov	sp, r7
 8012d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d8e:	4770      	bx	lr

08012d90 <arm_mat_mult_f32>:
 */
arm_status arm_mat_mult_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 8012d90:	b480      	push	{r7}
 8012d92:	b093      	sub	sp, #76	@ 0x4c
 8012d94:	af00      	add	r7, sp, #0
 8012d96:	60f8      	str	r0, [r7, #12]
 8012d98:	60b9      	str	r1, [r7, #8]
 8012d9a:	607a      	str	r2, [r7, #4]
  float32_t *pIn1 = pSrcA->pData;                /* Input data matrix pointer A */
 8012d9c:	68fb      	ldr	r3, [r7, #12]
 8012d9e:	685b      	ldr	r3, [r3, #4]
 8012da0:	647b      	str	r3, [r7, #68]	@ 0x44
  float32_t *pIn2 = pSrcB->pData;                /* Input data matrix pointer B */
 8012da2:	68bb      	ldr	r3, [r7, #8]
 8012da4:	685b      	ldr	r3, [r3, #4]
 8012da6:	643b      	str	r3, [r7, #64]	@ 0x40
  float32_t *pInA = pSrcA->pData;                /* Input data matrix pointer A */
 8012da8:	68fb      	ldr	r3, [r7, #12]
 8012daa:	685b      	ldr	r3, [r3, #4]
 8012dac:	63fb      	str	r3, [r7, #60]	@ 0x3c
  float32_t *pInB = pSrcB->pData;                /* Input data matrix pointer B */
 8012dae:	68bb      	ldr	r3, [r7, #8]
 8012db0:	685b      	ldr	r3, [r3, #4]
 8012db2:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* Output data matrix pointer */
 8012db4:	687b      	ldr	r3, [r7, #4]
 8012db6:	685b      	ldr	r3, [r3, #4]
 8012db8:	61fb      	str	r3, [r7, #28]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  float32_t sum;                                 /* Accumulator */
  uint16_t numRowsA = pSrcA->numRows;            /* Number of rows of input matrix A */
 8012dba:	68fb      	ldr	r3, [r7, #12]
 8012dbc:	881b      	ldrh	r3, [r3, #0]
 8012dbe:	837b      	strh	r3, [r7, #26]
  uint16_t numColsB = pSrcB->numCols;            /* Number of columns of input matrix B */
 8012dc0:	68bb      	ldr	r3, [r7, #8]
 8012dc2:	885b      	ldrh	r3, [r3, #2]
 8012dc4:	833b      	strh	r3, [r7, #24]
  uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
 8012dc6:	68fb      	ldr	r3, [r7, #12]
 8012dc8:	885b      	ldrh	r3, [r3, #2]
 8012dca:	82fb      	strh	r3, [r7, #22]
  uint32_t col, i = 0U, row = numRowsA, colCnt;  /* Loop counters */
 8012dcc:	2300      	movs	r3, #0
 8012dce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8012dd0:	8b7b      	ldrh	r3, [r7, #26]
 8012dd2:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB */
    /* row loop */
    do
    {
      /* Output pointer is set to starting address of row being processed */
      px = pOut + i;
 8012dd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012dd6:	009b      	lsls	r3, r3, #2
 8012dd8:	69fa      	ldr	r2, [r7, #28]
 8012dda:	4413      	add	r3, r2
 8012ddc:	63bb      	str	r3, [r7, #56]	@ 0x38

      /* For every row wise process, column loop counter is to be initiated */
      col = numColsB;
 8012dde:	8b3b      	ldrh	r3, [r7, #24]
 8012de0:	633b      	str	r3, [r7, #48]	@ 0x30

      /* For every row wise process, pIn2 pointer is set to starting address of pSrcB data */
      pIn2 = pSrcB->pData;
 8012de2:	68bb      	ldr	r3, [r7, #8]
 8012de4:	685b      	ldr	r3, [r3, #4]
 8012de6:	643b      	str	r3, [r7, #64]	@ 0x40

      /* column loop */
      do
      {
        /* Set the variable sum, that acts as accumulator, to zero */
        sum = 0.0f;
 8012de8:	f04f 0300 	mov.w	r3, #0
 8012dec:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Initialize pointer pIn1 to point to starting address of column being processed */
        pIn1 = pInA;
 8012dee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012df0:	647b      	str	r3, [r7, #68]	@ 0x44
        colCnt = numColsA % 0x4U;

#else

        /* Initialize cntCnt with number of columns */
        colCnt = numColsA;
 8012df2:	8afb      	ldrh	r3, [r7, #22]
 8012df4:	627b      	str	r3, [r7, #36]	@ 0x24

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

        while (colCnt > 0U)
 8012df6:	e017      	b.n	8012e28 <arm_mat_mult_f32+0x98>
        {
          /* c(m,p) = a(m,1) * b(1,p) + a(m,2) * b(2,p) + .... + a(m,n) * b(n,p) */

          /* Perform the multiply-accumulates */
          sum += *pIn1++ * *pIn2;
 8012df8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012dfa:	1d1a      	adds	r2, r3, #4
 8012dfc:	647a      	str	r2, [r7, #68]	@ 0x44
 8012dfe:	ed93 7a00 	vldr	s14, [r3]
 8012e02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012e04:	edd3 7a00 	vldr	s15, [r3]
 8012e08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012e0c:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8012e10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012e14:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
          pIn2 += numColsB;
 8012e18:	8b3b      	ldrh	r3, [r7, #24]
 8012e1a:	009b      	lsls	r3, r3, #2
 8012e1c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012e1e:	4413      	add	r3, r2
 8012e20:	643b      	str	r3, [r7, #64]	@ 0x40

          /* Decrement loop counter */
          colCnt--;
 8012e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012e24:	3b01      	subs	r3, #1
 8012e26:	627b      	str	r3, [r7, #36]	@ 0x24
        while (colCnt > 0U)
 8012e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012e2a:	2b00      	cmp	r3, #0
 8012e2c:	d1e4      	bne.n	8012df8 <arm_mat_mult_f32+0x68>
        }

        /* Store result in destination buffer */
        *px++ = sum;
 8012e2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012e30:	1d1a      	adds	r2, r3, #4
 8012e32:	63ba      	str	r2, [r7, #56]	@ 0x38
 8012e34:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012e36:	601a      	str	r2, [r3, #0]

        /* Decrement column loop counter */
        col--;
 8012e38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e3a:	3b01      	subs	r3, #1
 8012e3c:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Update pointer pIn2 to point to starting address of next column */
        pIn2 = pInB + (numColsB - col);
 8012e3e:	8b3a      	ldrh	r2, [r7, #24]
 8012e40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e42:	1ad3      	subs	r3, r2, r3
 8012e44:	009b      	lsls	r3, r3, #2
 8012e46:	6a3a      	ldr	r2, [r7, #32]
 8012e48:	4413      	add	r3, r2
 8012e4a:	643b      	str	r3, [r7, #64]	@ 0x40

      } while (col > 0U);
 8012e4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e4e:	2b00      	cmp	r3, #0
 8012e50:	d1ca      	bne.n	8012de8 <arm_mat_mult_f32+0x58>

      /* Update pointer pInA to point to starting address of next row */
      i = i + numColsB;
 8012e52:	8b3b      	ldrh	r3, [r7, #24]
 8012e54:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012e56:	4413      	add	r3, r2
 8012e58:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pInA = pInA + numColsA;
 8012e5a:	8afb      	ldrh	r3, [r7, #22]
 8012e5c:	009b      	lsls	r3, r3, #2
 8012e5e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8012e60:	4413      	add	r3, r2
 8012e62:	63fb      	str	r3, [r7, #60]	@ 0x3c

      /* Decrement row loop counter */
      row--;
 8012e64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012e66:	3b01      	subs	r3, #1
 8012e68:	62bb      	str	r3, [r7, #40]	@ 0x28

    } while (row > 0U);
 8012e6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012e6c:	2b00      	cmp	r3, #0
 8012e6e:	d1b1      	bne.n	8012dd4 <arm_mat_mult_f32+0x44>

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 8012e70:	2300      	movs	r3, #0
 8012e72:	757b      	strb	r3, [r7, #21]
  }

  /* Return to application */
  return (status);
 8012e74:	f997 3015 	ldrsb.w	r3, [r7, #21]
}
 8012e78:	4618      	mov	r0, r3
 8012e7a:	374c      	adds	r7, #76	@ 0x4c
 8012e7c:	46bd      	mov	sp, r7
 8012e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e82:	4770      	bx	lr

08012e84 <arm_mat_scale_f32>:
#else
arm_status arm_mat_scale_f32(
  const arm_matrix_instance_f32 * pSrc,
        float32_t                 scale,
        arm_matrix_instance_f32 * pDst)
{
 8012e84:	b480      	push	{r7}
 8012e86:	b08b      	sub	sp, #44	@ 0x2c
 8012e88:	af00      	add	r7, sp, #0
 8012e8a:	60f8      	str	r0, [r7, #12]
 8012e8c:	ed87 0a02 	vstr	s0, [r7, #8]
 8012e90:	6079      	str	r1, [r7, #4]
  float32_t *pIn = pSrc->pData;                  /* Input data matrix pointer */
 8012e92:	68fb      	ldr	r3, [r7, #12]
 8012e94:	685b      	ldr	r3, [r3, #4]
 8012e96:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pOut = pDst->pData;                 /* Output data matrix pointer */
 8012e98:	687b      	ldr	r3, [r7, #4]
 8012e9a:	685b      	ldr	r3, [r3, #4]
 8012e9c:	623b      	str	r3, [r7, #32]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrc->numRows * pSrc->numCols;
 8012e9e:	68fb      	ldr	r3, [r7, #12]
 8012ea0:	881b      	ldrh	r3, [r3, #0]
 8012ea2:	461a      	mov	r2, r3
 8012ea4:	68fb      	ldr	r3, [r7, #12]
 8012ea6:	885b      	ldrh	r3, [r3, #2]
 8012ea8:	fb02 f303 	mul.w	r3, r2, r3
 8012eac:	61bb      	str	r3, [r7, #24]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 8012eae:	69bb      	ldr	r3, [r7, #24]
 8012eb0:	61fb      	str	r3, [r7, #28]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 8012eb2:	e010      	b.n	8012ed6 <arm_mat_scale_f32+0x52>
    {
      /* C(m,n) = A(m,n) * scale */

      /* Scale and store result in destination buffer. */
      *pOut++ = (*pIn++) * scale;
 8012eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012eb6:	1d1a      	adds	r2, r3, #4
 8012eb8:	627a      	str	r2, [r7, #36]	@ 0x24
 8012eba:	ed93 7a00 	vldr	s14, [r3]
 8012ebe:	6a3b      	ldr	r3, [r7, #32]
 8012ec0:	1d1a      	adds	r2, r3, #4
 8012ec2:	623a      	str	r2, [r7, #32]
 8012ec4:	edd7 7a02 	vldr	s15, [r7, #8]
 8012ec8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012ecc:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 8012ed0:	69fb      	ldr	r3, [r7, #28]
 8012ed2:	3b01      	subs	r3, #1
 8012ed4:	61fb      	str	r3, [r7, #28]
    while (blkCnt > 0U)
 8012ed6:	69fb      	ldr	r3, [r7, #28]
 8012ed8:	2b00      	cmp	r3, #0
 8012eda:	d1eb      	bne.n	8012eb4 <arm_mat_scale_f32+0x30>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 8012edc:	2300      	movs	r3, #0
 8012ede:	75fb      	strb	r3, [r7, #23]
  }

  /* Return to application */
  return (status);
 8012ee0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012ee4:	4618      	mov	r0, r3
 8012ee6:	372c      	adds	r7, #44	@ 0x2c
 8012ee8:	46bd      	mov	sp, r7
 8012eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012eee:	4770      	bx	lr

08012ef0 <arm_mat_sub_f32>:
#else
arm_status arm_mat_sub_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 8012ef0:	b480      	push	{r7}
 8012ef2:	b08b      	sub	sp, #44	@ 0x2c
 8012ef4:	af00      	add	r7, sp, #0
 8012ef6:	60f8      	str	r0, [r7, #12]
 8012ef8:	60b9      	str	r1, [r7, #8]
 8012efa:	607a      	str	r2, [r7, #4]
  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A */
 8012efc:	68fb      	ldr	r3, [r7, #12]
 8012efe:	685b      	ldr	r3, [r3, #4]
 8012f00:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pInB = pSrcB->pData;                /* input data matrix pointer B */
 8012f02:	68bb      	ldr	r3, [r7, #8]
 8012f04:	685b      	ldr	r3, [r3, #4]
 8012f06:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 8012f08:	687b      	ldr	r3, [r7, #4]
 8012f0a:	685b      	ldr	r3, [r3, #4]
 8012f0c:	61fb      	str	r3, [r7, #28]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 8012f0e:	68fb      	ldr	r3, [r7, #12]
 8012f10:	881b      	ldrh	r3, [r3, #0]
 8012f12:	461a      	mov	r2, r3
 8012f14:	68fb      	ldr	r3, [r7, #12]
 8012f16:	885b      	ldrh	r3, [r3, #2]
 8012f18:	fb02 f303 	mul.w	r3, r2, r3
 8012f1c:	617b      	str	r3, [r7, #20]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 8012f1e:	697b      	ldr	r3, [r7, #20]
 8012f20:	61bb      	str	r3, [r7, #24]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 8012f22:	e013      	b.n	8012f4c <arm_mat_sub_f32+0x5c>
    {
      /* C(m,n) = A(m,n) - B(m,n) */

      /* Subtract and store result in destination buffer. */
      *pOut++ = (*pInA++) - (*pInB++);
 8012f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012f26:	1d1a      	adds	r2, r3, #4
 8012f28:	627a      	str	r2, [r7, #36]	@ 0x24
 8012f2a:	ed93 7a00 	vldr	s14, [r3]
 8012f2e:	6a3b      	ldr	r3, [r7, #32]
 8012f30:	1d1a      	adds	r2, r3, #4
 8012f32:	623a      	str	r2, [r7, #32]
 8012f34:	edd3 7a00 	vldr	s15, [r3]
 8012f38:	69fb      	ldr	r3, [r7, #28]
 8012f3a:	1d1a      	adds	r2, r3, #4
 8012f3c:	61fa      	str	r2, [r7, #28]
 8012f3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8012f42:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 8012f46:	69bb      	ldr	r3, [r7, #24]
 8012f48:	3b01      	subs	r3, #1
 8012f4a:	61bb      	str	r3, [r7, #24]
    while (blkCnt > 0U)
 8012f4c:	69bb      	ldr	r3, [r7, #24]
 8012f4e:	2b00      	cmp	r3, #0
 8012f50:	d1e8      	bne.n	8012f24 <arm_mat_sub_f32+0x34>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 8012f52:	2300      	movs	r3, #0
 8012f54:	74fb      	strb	r3, [r7, #19]
  }

  /* Return to application */
  return (status);
 8012f56:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 8012f5a:	4618      	mov	r0, r3
 8012f5c:	372c      	adds	r7, #44	@ 0x2c
 8012f5e:	46bd      	mov	sp, r7
 8012f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f64:	4770      	bx	lr

08012f66 <arm_mat_trans_f32>:
}
#else
arm_status arm_mat_trans_f32(
  const arm_matrix_instance_f32 * pSrc,
        arm_matrix_instance_f32 * pDst)
{
 8012f66:	b480      	push	{r7}
 8012f68:	b08b      	sub	sp, #44	@ 0x2c
 8012f6a:	af00      	add	r7, sp, #0
 8012f6c:	6078      	str	r0, [r7, #4]
 8012f6e:	6039      	str	r1, [r7, #0]
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 8012f70:	687b      	ldr	r3, [r7, #4]
 8012f72:	685b      	ldr	r3, [r3, #4]
 8012f74:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 8012f76:	683b      	ldr	r3, [r7, #0]
 8012f78:	685b      	ldr	r3, [r3, #4]
 8012f7a:	613b      	str	r3, [r7, #16]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  uint16_t nRows = pSrc->numRows;                /* number of rows */
 8012f7c:	687b      	ldr	r3, [r7, #4]
 8012f7e:	881b      	ldrh	r3, [r3, #0]
 8012f80:	81fb      	strh	r3, [r7, #14]
  uint16_t nCols = pSrc->numCols;                /* number of columns */
 8012f82:	687b      	ldr	r3, [r7, #4]
 8012f84:	885b      	ldrh	r3, [r3, #2]
 8012f86:	81bb      	strh	r3, [r7, #12]
  uint32_t col, row = nRows, i = 0U;             /* Loop counters */
 8012f88:	89fb      	ldrh	r3, [r7, #14]
 8012f8a:	61bb      	str	r3, [r7, #24]
 8012f8c:	2300      	movs	r3, #0
 8012f8e:	617b      	str	r3, [r7, #20]
    /* Matrix transpose by exchanging the rows with columns */
    /* row loop */
    do
    {
      /* Pointer px is set to starting address of column being processed */
      px = pOut + i;
 8012f90:	697b      	ldr	r3, [r7, #20]
 8012f92:	009b      	lsls	r3, r3, #2
 8012f94:	693a      	ldr	r2, [r7, #16]
 8012f96:	4413      	add	r3, r2
 8012f98:	623b      	str	r3, [r7, #32]
      col = nCols % 0x4U;

#else

      /* Initialize col with number of samples */
      col = nCols;
 8012f9a:	89bb      	ldrh	r3, [r7, #12]
 8012f9c:	61fb      	str	r3, [r7, #28]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

      while (col > 0U)
 8012f9e:	e00d      	b.n	8012fbc <arm_mat_trans_f32+0x56>
      {
        /* Read and store input element in destination */
        *px = *pIn++;
 8012fa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012fa2:	1d1a      	adds	r2, r3, #4
 8012fa4:	627a      	str	r2, [r7, #36]	@ 0x24
 8012fa6:	681a      	ldr	r2, [r3, #0]
 8012fa8:	6a3b      	ldr	r3, [r7, #32]
 8012faa:	601a      	str	r2, [r3, #0]

        /* Update pointer px to point to next row of transposed matrix */
        px += nRows;
 8012fac:	89fb      	ldrh	r3, [r7, #14]
 8012fae:	009b      	lsls	r3, r3, #2
 8012fb0:	6a3a      	ldr	r2, [r7, #32]
 8012fb2:	4413      	add	r3, r2
 8012fb4:	623b      	str	r3, [r7, #32]

        /* Decrement column loop counter */
        col--;
 8012fb6:	69fb      	ldr	r3, [r7, #28]
 8012fb8:	3b01      	subs	r3, #1
 8012fba:	61fb      	str	r3, [r7, #28]
      while (col > 0U)
 8012fbc:	69fb      	ldr	r3, [r7, #28]
 8012fbe:	2b00      	cmp	r3, #0
 8012fc0:	d1ee      	bne.n	8012fa0 <arm_mat_trans_f32+0x3a>
      }

      i++;
 8012fc2:	697b      	ldr	r3, [r7, #20]
 8012fc4:	3301      	adds	r3, #1
 8012fc6:	617b      	str	r3, [r7, #20]

      /* Decrement row loop counter */
      row--;
 8012fc8:	69bb      	ldr	r3, [r7, #24]
 8012fca:	3b01      	subs	r3, #1
 8012fcc:	61bb      	str	r3, [r7, #24]

    } while (row > 0U);          /* row loop end */
 8012fce:	69bb      	ldr	r3, [r7, #24]
 8012fd0:	2b00      	cmp	r3, #0
 8012fd2:	d1dd      	bne.n	8012f90 <arm_mat_trans_f32+0x2a>

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 8012fd4:	2300      	movs	r3, #0
 8012fd6:	72fb      	strb	r3, [r7, #11]
  }

  /* Return to application */
  return (status);
 8012fd8:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8012fdc:	4618      	mov	r0, r3
 8012fde:	372c      	adds	r7, #44	@ 0x2c
 8012fe0:	46bd      	mov	sp, r7
 8012fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fe6:	4770      	bx	lr

08012fe8 <malloc>:
 8012fe8:	4b02      	ldr	r3, [pc, #8]	@ (8012ff4 <malloc+0xc>)
 8012fea:	4601      	mov	r1, r0
 8012fec:	6818      	ldr	r0, [r3, #0]
 8012fee:	f000 b825 	b.w	801303c <_malloc_r>
 8012ff2:	bf00      	nop
 8012ff4:	200005c8 	.word	0x200005c8

08012ff8 <sbrk_aligned>:
 8012ff8:	b570      	push	{r4, r5, r6, lr}
 8012ffa:	4e0f      	ldr	r6, [pc, #60]	@ (8013038 <sbrk_aligned+0x40>)
 8012ffc:	460c      	mov	r4, r1
 8012ffe:	6831      	ldr	r1, [r6, #0]
 8013000:	4605      	mov	r5, r0
 8013002:	b911      	cbnz	r1, 801300a <sbrk_aligned+0x12>
 8013004:	f000 f8ae 	bl	8013164 <_sbrk_r>
 8013008:	6030      	str	r0, [r6, #0]
 801300a:	4621      	mov	r1, r4
 801300c:	4628      	mov	r0, r5
 801300e:	f000 f8a9 	bl	8013164 <_sbrk_r>
 8013012:	1c43      	adds	r3, r0, #1
 8013014:	d103      	bne.n	801301e <sbrk_aligned+0x26>
 8013016:	f04f 34ff 	mov.w	r4, #4294967295
 801301a:	4620      	mov	r0, r4
 801301c:	bd70      	pop	{r4, r5, r6, pc}
 801301e:	1cc4      	adds	r4, r0, #3
 8013020:	f024 0403 	bic.w	r4, r4, #3
 8013024:	42a0      	cmp	r0, r4
 8013026:	d0f8      	beq.n	801301a <sbrk_aligned+0x22>
 8013028:	1a21      	subs	r1, r4, r0
 801302a:	4628      	mov	r0, r5
 801302c:	f000 f89a 	bl	8013164 <_sbrk_r>
 8013030:	3001      	adds	r0, #1
 8013032:	d1f2      	bne.n	801301a <sbrk_aligned+0x22>
 8013034:	e7ef      	b.n	8013016 <sbrk_aligned+0x1e>
 8013036:	bf00      	nop
 8013038:	20002740 	.word	0x20002740

0801303c <_malloc_r>:
 801303c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013040:	1ccd      	adds	r5, r1, #3
 8013042:	f025 0503 	bic.w	r5, r5, #3
 8013046:	3508      	adds	r5, #8
 8013048:	2d0c      	cmp	r5, #12
 801304a:	bf38      	it	cc
 801304c:	250c      	movcc	r5, #12
 801304e:	2d00      	cmp	r5, #0
 8013050:	4606      	mov	r6, r0
 8013052:	db01      	blt.n	8013058 <_malloc_r+0x1c>
 8013054:	42a9      	cmp	r1, r5
 8013056:	d904      	bls.n	8013062 <_malloc_r+0x26>
 8013058:	230c      	movs	r3, #12
 801305a:	6033      	str	r3, [r6, #0]
 801305c:	2000      	movs	r0, #0
 801305e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013062:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8013138 <_malloc_r+0xfc>
 8013066:	f000 f869 	bl	801313c <__malloc_lock>
 801306a:	f8d8 3000 	ldr.w	r3, [r8]
 801306e:	461c      	mov	r4, r3
 8013070:	bb44      	cbnz	r4, 80130c4 <_malloc_r+0x88>
 8013072:	4629      	mov	r1, r5
 8013074:	4630      	mov	r0, r6
 8013076:	f7ff ffbf 	bl	8012ff8 <sbrk_aligned>
 801307a:	1c43      	adds	r3, r0, #1
 801307c:	4604      	mov	r4, r0
 801307e:	d158      	bne.n	8013132 <_malloc_r+0xf6>
 8013080:	f8d8 4000 	ldr.w	r4, [r8]
 8013084:	4627      	mov	r7, r4
 8013086:	2f00      	cmp	r7, #0
 8013088:	d143      	bne.n	8013112 <_malloc_r+0xd6>
 801308a:	2c00      	cmp	r4, #0
 801308c:	d04b      	beq.n	8013126 <_malloc_r+0xea>
 801308e:	6823      	ldr	r3, [r4, #0]
 8013090:	4639      	mov	r1, r7
 8013092:	4630      	mov	r0, r6
 8013094:	eb04 0903 	add.w	r9, r4, r3
 8013098:	f000 f864 	bl	8013164 <_sbrk_r>
 801309c:	4581      	cmp	r9, r0
 801309e:	d142      	bne.n	8013126 <_malloc_r+0xea>
 80130a0:	6821      	ldr	r1, [r4, #0]
 80130a2:	1a6d      	subs	r5, r5, r1
 80130a4:	4629      	mov	r1, r5
 80130a6:	4630      	mov	r0, r6
 80130a8:	f7ff ffa6 	bl	8012ff8 <sbrk_aligned>
 80130ac:	3001      	adds	r0, #1
 80130ae:	d03a      	beq.n	8013126 <_malloc_r+0xea>
 80130b0:	6823      	ldr	r3, [r4, #0]
 80130b2:	442b      	add	r3, r5
 80130b4:	6023      	str	r3, [r4, #0]
 80130b6:	f8d8 3000 	ldr.w	r3, [r8]
 80130ba:	685a      	ldr	r2, [r3, #4]
 80130bc:	bb62      	cbnz	r2, 8013118 <_malloc_r+0xdc>
 80130be:	f8c8 7000 	str.w	r7, [r8]
 80130c2:	e00f      	b.n	80130e4 <_malloc_r+0xa8>
 80130c4:	6822      	ldr	r2, [r4, #0]
 80130c6:	1b52      	subs	r2, r2, r5
 80130c8:	d420      	bmi.n	801310c <_malloc_r+0xd0>
 80130ca:	2a0b      	cmp	r2, #11
 80130cc:	d917      	bls.n	80130fe <_malloc_r+0xc2>
 80130ce:	1961      	adds	r1, r4, r5
 80130d0:	42a3      	cmp	r3, r4
 80130d2:	6025      	str	r5, [r4, #0]
 80130d4:	bf18      	it	ne
 80130d6:	6059      	strne	r1, [r3, #4]
 80130d8:	6863      	ldr	r3, [r4, #4]
 80130da:	bf08      	it	eq
 80130dc:	f8c8 1000 	streq.w	r1, [r8]
 80130e0:	5162      	str	r2, [r4, r5]
 80130e2:	604b      	str	r3, [r1, #4]
 80130e4:	4630      	mov	r0, r6
 80130e6:	f000 f82f 	bl	8013148 <__malloc_unlock>
 80130ea:	f104 000b 	add.w	r0, r4, #11
 80130ee:	1d23      	adds	r3, r4, #4
 80130f0:	f020 0007 	bic.w	r0, r0, #7
 80130f4:	1ac2      	subs	r2, r0, r3
 80130f6:	bf1c      	itt	ne
 80130f8:	1a1b      	subne	r3, r3, r0
 80130fa:	50a3      	strne	r3, [r4, r2]
 80130fc:	e7af      	b.n	801305e <_malloc_r+0x22>
 80130fe:	6862      	ldr	r2, [r4, #4]
 8013100:	42a3      	cmp	r3, r4
 8013102:	bf0c      	ite	eq
 8013104:	f8c8 2000 	streq.w	r2, [r8]
 8013108:	605a      	strne	r2, [r3, #4]
 801310a:	e7eb      	b.n	80130e4 <_malloc_r+0xa8>
 801310c:	4623      	mov	r3, r4
 801310e:	6864      	ldr	r4, [r4, #4]
 8013110:	e7ae      	b.n	8013070 <_malloc_r+0x34>
 8013112:	463c      	mov	r4, r7
 8013114:	687f      	ldr	r7, [r7, #4]
 8013116:	e7b6      	b.n	8013086 <_malloc_r+0x4a>
 8013118:	461a      	mov	r2, r3
 801311a:	685b      	ldr	r3, [r3, #4]
 801311c:	42a3      	cmp	r3, r4
 801311e:	d1fb      	bne.n	8013118 <_malloc_r+0xdc>
 8013120:	2300      	movs	r3, #0
 8013122:	6053      	str	r3, [r2, #4]
 8013124:	e7de      	b.n	80130e4 <_malloc_r+0xa8>
 8013126:	230c      	movs	r3, #12
 8013128:	6033      	str	r3, [r6, #0]
 801312a:	4630      	mov	r0, r6
 801312c:	f000 f80c 	bl	8013148 <__malloc_unlock>
 8013130:	e794      	b.n	801305c <_malloc_r+0x20>
 8013132:	6005      	str	r5, [r0, #0]
 8013134:	e7d6      	b.n	80130e4 <_malloc_r+0xa8>
 8013136:	bf00      	nop
 8013138:	20002744 	.word	0x20002744

0801313c <__malloc_lock>:
 801313c:	4801      	ldr	r0, [pc, #4]	@ (8013144 <__malloc_lock+0x8>)
 801313e:	f000 b84b 	b.w	80131d8 <__retarget_lock_acquire_recursive>
 8013142:	bf00      	nop
 8013144:	20002884 	.word	0x20002884

08013148 <__malloc_unlock>:
 8013148:	4801      	ldr	r0, [pc, #4]	@ (8013150 <__malloc_unlock+0x8>)
 801314a:	f000 b846 	b.w	80131da <__retarget_lock_release_recursive>
 801314e:	bf00      	nop
 8013150:	20002884 	.word	0x20002884

08013154 <memset>:
 8013154:	4402      	add	r2, r0
 8013156:	4603      	mov	r3, r0
 8013158:	4293      	cmp	r3, r2
 801315a:	d100      	bne.n	801315e <memset+0xa>
 801315c:	4770      	bx	lr
 801315e:	f803 1b01 	strb.w	r1, [r3], #1
 8013162:	e7f9      	b.n	8013158 <memset+0x4>

08013164 <_sbrk_r>:
 8013164:	b538      	push	{r3, r4, r5, lr}
 8013166:	4d06      	ldr	r5, [pc, #24]	@ (8013180 <_sbrk_r+0x1c>)
 8013168:	2300      	movs	r3, #0
 801316a:	4604      	mov	r4, r0
 801316c:	4608      	mov	r0, r1
 801316e:	602b      	str	r3, [r5, #0]
 8013170:	f7f7 f824 	bl	800a1bc <_sbrk>
 8013174:	1c43      	adds	r3, r0, #1
 8013176:	d102      	bne.n	801317e <_sbrk_r+0x1a>
 8013178:	682b      	ldr	r3, [r5, #0]
 801317a:	b103      	cbz	r3, 801317e <_sbrk_r+0x1a>
 801317c:	6023      	str	r3, [r4, #0]
 801317e:	bd38      	pop	{r3, r4, r5, pc}
 8013180:	20002880 	.word	0x20002880

08013184 <__errno>:
 8013184:	4b01      	ldr	r3, [pc, #4]	@ (801318c <__errno+0x8>)
 8013186:	6818      	ldr	r0, [r3, #0]
 8013188:	4770      	bx	lr
 801318a:	bf00      	nop
 801318c:	200005c8 	.word	0x200005c8

08013190 <__libc_init_array>:
 8013190:	b570      	push	{r4, r5, r6, lr}
 8013192:	4d0d      	ldr	r5, [pc, #52]	@ (80131c8 <__libc_init_array+0x38>)
 8013194:	4c0d      	ldr	r4, [pc, #52]	@ (80131cc <__libc_init_array+0x3c>)
 8013196:	1b64      	subs	r4, r4, r5
 8013198:	10a4      	asrs	r4, r4, #2
 801319a:	2600      	movs	r6, #0
 801319c:	42a6      	cmp	r6, r4
 801319e:	d109      	bne.n	80131b4 <__libc_init_array+0x24>
 80131a0:	4d0b      	ldr	r5, [pc, #44]	@ (80131d0 <__libc_init_array+0x40>)
 80131a2:	4c0c      	ldr	r4, [pc, #48]	@ (80131d4 <__libc_init_array+0x44>)
 80131a4:	f001 ff30 	bl	8015008 <_init>
 80131a8:	1b64      	subs	r4, r4, r5
 80131aa:	10a4      	asrs	r4, r4, #2
 80131ac:	2600      	movs	r6, #0
 80131ae:	42a6      	cmp	r6, r4
 80131b0:	d105      	bne.n	80131be <__libc_init_array+0x2e>
 80131b2:	bd70      	pop	{r4, r5, r6, pc}
 80131b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80131b8:	4798      	blx	r3
 80131ba:	3601      	adds	r6, #1
 80131bc:	e7ee      	b.n	801319c <__libc_init_array+0xc>
 80131be:	f855 3b04 	ldr.w	r3, [r5], #4
 80131c2:	4798      	blx	r3
 80131c4:	3601      	adds	r6, #1
 80131c6:	e7f2      	b.n	80131ae <__libc_init_array+0x1e>
 80131c8:	08015678 	.word	0x08015678
 80131cc:	08015678 	.word	0x08015678
 80131d0:	08015678 	.word	0x08015678
 80131d4:	0801567c 	.word	0x0801567c

080131d8 <__retarget_lock_acquire_recursive>:
 80131d8:	4770      	bx	lr

080131da <__retarget_lock_release_recursive>:
 80131da:	4770      	bx	lr

080131dc <memcpy>:
 80131dc:	440a      	add	r2, r1
 80131de:	4291      	cmp	r1, r2
 80131e0:	f100 33ff 	add.w	r3, r0, #4294967295
 80131e4:	d100      	bne.n	80131e8 <memcpy+0xc>
 80131e6:	4770      	bx	lr
 80131e8:	b510      	push	{r4, lr}
 80131ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80131ee:	f803 4f01 	strb.w	r4, [r3, #1]!
 80131f2:	4291      	cmp	r1, r2
 80131f4:	d1f9      	bne.n	80131ea <memcpy+0xe>
 80131f6:	bd10      	pop	{r4, pc}

080131f8 <cos>:
 80131f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80131fa:	ec53 2b10 	vmov	r2, r3, d0
 80131fe:	4826      	ldr	r0, [pc, #152]	@ (8013298 <cos+0xa0>)
 8013200:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8013204:	4281      	cmp	r1, r0
 8013206:	d806      	bhi.n	8013216 <cos+0x1e>
 8013208:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8013290 <cos+0x98>
 801320c:	b005      	add	sp, #20
 801320e:	f85d eb04 	ldr.w	lr, [sp], #4
 8013212:	f000 b9bd 	b.w	8013590 <__kernel_cos>
 8013216:	4821      	ldr	r0, [pc, #132]	@ (801329c <cos+0xa4>)
 8013218:	4281      	cmp	r1, r0
 801321a:	d908      	bls.n	801322e <cos+0x36>
 801321c:	4610      	mov	r0, r2
 801321e:	4619      	mov	r1, r3
 8013220:	f7ec fffe 	bl	8000220 <__aeabi_dsub>
 8013224:	ec41 0b10 	vmov	d0, r0, r1
 8013228:	b005      	add	sp, #20
 801322a:	f85d fb04 	ldr.w	pc, [sp], #4
 801322e:	4668      	mov	r0, sp
 8013230:	f000 fb32 	bl	8013898 <__ieee754_rem_pio2>
 8013234:	f000 0003 	and.w	r0, r0, #3
 8013238:	2801      	cmp	r0, #1
 801323a:	d00b      	beq.n	8013254 <cos+0x5c>
 801323c:	2802      	cmp	r0, #2
 801323e:	d015      	beq.n	801326c <cos+0x74>
 8013240:	b9d8      	cbnz	r0, 801327a <cos+0x82>
 8013242:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013246:	ed9d 0b00 	vldr	d0, [sp]
 801324a:	f000 f9a1 	bl	8013590 <__kernel_cos>
 801324e:	ec51 0b10 	vmov	r0, r1, d0
 8013252:	e7e7      	b.n	8013224 <cos+0x2c>
 8013254:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013258:	ed9d 0b00 	vldr	d0, [sp]
 801325c:	f000 fa60 	bl	8013720 <__kernel_sin>
 8013260:	ec53 2b10 	vmov	r2, r3, d0
 8013264:	4610      	mov	r0, r2
 8013266:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801326a:	e7db      	b.n	8013224 <cos+0x2c>
 801326c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013270:	ed9d 0b00 	vldr	d0, [sp]
 8013274:	f000 f98c 	bl	8013590 <__kernel_cos>
 8013278:	e7f2      	b.n	8013260 <cos+0x68>
 801327a:	ed9d 1b02 	vldr	d1, [sp, #8]
 801327e:	ed9d 0b00 	vldr	d0, [sp]
 8013282:	2001      	movs	r0, #1
 8013284:	f000 fa4c 	bl	8013720 <__kernel_sin>
 8013288:	e7e1      	b.n	801324e <cos+0x56>
 801328a:	bf00      	nop
 801328c:	f3af 8000 	nop.w
	...
 8013298:	3fe921fb 	.word	0x3fe921fb
 801329c:	7fefffff 	.word	0x7fefffff

080132a0 <sin>:
 80132a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80132a2:	ec53 2b10 	vmov	r2, r3, d0
 80132a6:	4826      	ldr	r0, [pc, #152]	@ (8013340 <sin+0xa0>)
 80132a8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80132ac:	4281      	cmp	r1, r0
 80132ae:	d807      	bhi.n	80132c0 <sin+0x20>
 80132b0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8013338 <sin+0x98>
 80132b4:	2000      	movs	r0, #0
 80132b6:	b005      	add	sp, #20
 80132b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80132bc:	f000 ba30 	b.w	8013720 <__kernel_sin>
 80132c0:	4820      	ldr	r0, [pc, #128]	@ (8013344 <sin+0xa4>)
 80132c2:	4281      	cmp	r1, r0
 80132c4:	d908      	bls.n	80132d8 <sin+0x38>
 80132c6:	4610      	mov	r0, r2
 80132c8:	4619      	mov	r1, r3
 80132ca:	f7ec ffa9 	bl	8000220 <__aeabi_dsub>
 80132ce:	ec41 0b10 	vmov	d0, r0, r1
 80132d2:	b005      	add	sp, #20
 80132d4:	f85d fb04 	ldr.w	pc, [sp], #4
 80132d8:	4668      	mov	r0, sp
 80132da:	f000 fadd 	bl	8013898 <__ieee754_rem_pio2>
 80132de:	f000 0003 	and.w	r0, r0, #3
 80132e2:	2801      	cmp	r0, #1
 80132e4:	d00c      	beq.n	8013300 <sin+0x60>
 80132e6:	2802      	cmp	r0, #2
 80132e8:	d011      	beq.n	801330e <sin+0x6e>
 80132ea:	b9e8      	cbnz	r0, 8013328 <sin+0x88>
 80132ec:	ed9d 1b02 	vldr	d1, [sp, #8]
 80132f0:	ed9d 0b00 	vldr	d0, [sp]
 80132f4:	2001      	movs	r0, #1
 80132f6:	f000 fa13 	bl	8013720 <__kernel_sin>
 80132fa:	ec51 0b10 	vmov	r0, r1, d0
 80132fe:	e7e6      	b.n	80132ce <sin+0x2e>
 8013300:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013304:	ed9d 0b00 	vldr	d0, [sp]
 8013308:	f000 f942 	bl	8013590 <__kernel_cos>
 801330c:	e7f5      	b.n	80132fa <sin+0x5a>
 801330e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013312:	ed9d 0b00 	vldr	d0, [sp]
 8013316:	2001      	movs	r0, #1
 8013318:	f000 fa02 	bl	8013720 <__kernel_sin>
 801331c:	ec53 2b10 	vmov	r2, r3, d0
 8013320:	4610      	mov	r0, r2
 8013322:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8013326:	e7d2      	b.n	80132ce <sin+0x2e>
 8013328:	ed9d 1b02 	vldr	d1, [sp, #8]
 801332c:	ed9d 0b00 	vldr	d0, [sp]
 8013330:	f000 f92e 	bl	8013590 <__kernel_cos>
 8013334:	e7f2      	b.n	801331c <sin+0x7c>
 8013336:	bf00      	nop
	...
 8013340:	3fe921fb 	.word	0x3fe921fb
 8013344:	7fefffff 	.word	0x7fefffff

08013348 <fmodf>:
 8013348:	b508      	push	{r3, lr}
 801334a:	ed2d 8b02 	vpush	{d8}
 801334e:	eef0 8a40 	vmov.f32	s17, s0
 8013352:	eeb0 8a60 	vmov.f32	s16, s1
 8013356:	f000 fd43 	bl	8013de0 <__ieee754_fmodf>
 801335a:	eef4 8a48 	vcmp.f32	s17, s16
 801335e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013362:	d60c      	bvs.n	801337e <fmodf+0x36>
 8013364:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8013384 <fmodf+0x3c>
 8013368:	eeb4 8a68 	vcmp.f32	s16, s17
 801336c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013370:	d105      	bne.n	801337e <fmodf+0x36>
 8013372:	f7ff ff07 	bl	8013184 <__errno>
 8013376:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 801337a:	2321      	movs	r3, #33	@ 0x21
 801337c:	6003      	str	r3, [r0, #0]
 801337e:	ecbd 8b02 	vpop	{d8}
 8013382:	bd08      	pop	{r3, pc}
 8013384:	00000000 	.word	0x00000000

08013388 <sqrtf>:
 8013388:	b508      	push	{r3, lr}
 801338a:	ed2d 8b02 	vpush	{d8}
 801338e:	eeb0 8a40 	vmov.f32	s16, s0
 8013392:	f000 f8f7 	bl	8013584 <__ieee754_sqrtf>
 8013396:	eeb4 8a48 	vcmp.f32	s16, s16
 801339a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801339e:	d60c      	bvs.n	80133ba <sqrtf+0x32>
 80133a0:	eddf 8a07 	vldr	s17, [pc, #28]	@ 80133c0 <sqrtf+0x38>
 80133a4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80133a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80133ac:	d505      	bpl.n	80133ba <sqrtf+0x32>
 80133ae:	f7ff fee9 	bl	8013184 <__errno>
 80133b2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80133b6:	2321      	movs	r3, #33	@ 0x21
 80133b8:	6003      	str	r3, [r0, #0]
 80133ba:	ecbd 8b02 	vpop	{d8}
 80133be:	bd08      	pop	{r3, pc}
 80133c0:	00000000 	.word	0x00000000

080133c4 <cosf>:
 80133c4:	ee10 3a10 	vmov	r3, s0
 80133c8:	b507      	push	{r0, r1, r2, lr}
 80133ca:	4a1e      	ldr	r2, [pc, #120]	@ (8013444 <cosf+0x80>)
 80133cc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80133d0:	4293      	cmp	r3, r2
 80133d2:	d806      	bhi.n	80133e2 <cosf+0x1e>
 80133d4:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8013448 <cosf+0x84>
 80133d8:	b003      	add	sp, #12
 80133da:	f85d eb04 	ldr.w	lr, [sp], #4
 80133de:	f000 bc5f 	b.w	8013ca0 <__kernel_cosf>
 80133e2:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80133e6:	d304      	bcc.n	80133f2 <cosf+0x2e>
 80133e8:	ee30 0a40 	vsub.f32	s0, s0, s0
 80133ec:	b003      	add	sp, #12
 80133ee:	f85d fb04 	ldr.w	pc, [sp], #4
 80133f2:	4668      	mov	r0, sp
 80133f4:	f000 fd76 	bl	8013ee4 <__ieee754_rem_pio2f>
 80133f8:	f000 0003 	and.w	r0, r0, #3
 80133fc:	2801      	cmp	r0, #1
 80133fe:	d009      	beq.n	8013414 <cosf+0x50>
 8013400:	2802      	cmp	r0, #2
 8013402:	d010      	beq.n	8013426 <cosf+0x62>
 8013404:	b9b0      	cbnz	r0, 8013434 <cosf+0x70>
 8013406:	eddd 0a01 	vldr	s1, [sp, #4]
 801340a:	ed9d 0a00 	vldr	s0, [sp]
 801340e:	f000 fc47 	bl	8013ca0 <__kernel_cosf>
 8013412:	e7eb      	b.n	80133ec <cosf+0x28>
 8013414:	eddd 0a01 	vldr	s1, [sp, #4]
 8013418:	ed9d 0a00 	vldr	s0, [sp]
 801341c:	f000 fc98 	bl	8013d50 <__kernel_sinf>
 8013420:	eeb1 0a40 	vneg.f32	s0, s0
 8013424:	e7e2      	b.n	80133ec <cosf+0x28>
 8013426:	eddd 0a01 	vldr	s1, [sp, #4]
 801342a:	ed9d 0a00 	vldr	s0, [sp]
 801342e:	f000 fc37 	bl	8013ca0 <__kernel_cosf>
 8013432:	e7f5      	b.n	8013420 <cosf+0x5c>
 8013434:	eddd 0a01 	vldr	s1, [sp, #4]
 8013438:	ed9d 0a00 	vldr	s0, [sp]
 801343c:	2001      	movs	r0, #1
 801343e:	f000 fc87 	bl	8013d50 <__kernel_sinf>
 8013442:	e7d3      	b.n	80133ec <cosf+0x28>
 8013444:	3f490fd8 	.word	0x3f490fd8
 8013448:	00000000 	.word	0x00000000

0801344c <sinf>:
 801344c:	ee10 3a10 	vmov	r3, s0
 8013450:	b507      	push	{r0, r1, r2, lr}
 8013452:	4a1f      	ldr	r2, [pc, #124]	@ (80134d0 <sinf+0x84>)
 8013454:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013458:	4293      	cmp	r3, r2
 801345a:	d807      	bhi.n	801346c <sinf+0x20>
 801345c:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 80134d4 <sinf+0x88>
 8013460:	2000      	movs	r0, #0
 8013462:	b003      	add	sp, #12
 8013464:	f85d eb04 	ldr.w	lr, [sp], #4
 8013468:	f000 bc72 	b.w	8013d50 <__kernel_sinf>
 801346c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8013470:	d304      	bcc.n	801347c <sinf+0x30>
 8013472:	ee30 0a40 	vsub.f32	s0, s0, s0
 8013476:	b003      	add	sp, #12
 8013478:	f85d fb04 	ldr.w	pc, [sp], #4
 801347c:	4668      	mov	r0, sp
 801347e:	f000 fd31 	bl	8013ee4 <__ieee754_rem_pio2f>
 8013482:	f000 0003 	and.w	r0, r0, #3
 8013486:	2801      	cmp	r0, #1
 8013488:	d00a      	beq.n	80134a0 <sinf+0x54>
 801348a:	2802      	cmp	r0, #2
 801348c:	d00f      	beq.n	80134ae <sinf+0x62>
 801348e:	b9c0      	cbnz	r0, 80134c2 <sinf+0x76>
 8013490:	eddd 0a01 	vldr	s1, [sp, #4]
 8013494:	ed9d 0a00 	vldr	s0, [sp]
 8013498:	2001      	movs	r0, #1
 801349a:	f000 fc59 	bl	8013d50 <__kernel_sinf>
 801349e:	e7ea      	b.n	8013476 <sinf+0x2a>
 80134a0:	eddd 0a01 	vldr	s1, [sp, #4]
 80134a4:	ed9d 0a00 	vldr	s0, [sp]
 80134a8:	f000 fbfa 	bl	8013ca0 <__kernel_cosf>
 80134ac:	e7e3      	b.n	8013476 <sinf+0x2a>
 80134ae:	eddd 0a01 	vldr	s1, [sp, #4]
 80134b2:	ed9d 0a00 	vldr	s0, [sp]
 80134b6:	2001      	movs	r0, #1
 80134b8:	f000 fc4a 	bl	8013d50 <__kernel_sinf>
 80134bc:	eeb1 0a40 	vneg.f32	s0, s0
 80134c0:	e7d9      	b.n	8013476 <sinf+0x2a>
 80134c2:	eddd 0a01 	vldr	s1, [sp, #4]
 80134c6:	ed9d 0a00 	vldr	s0, [sp]
 80134ca:	f000 fbe9 	bl	8013ca0 <__kernel_cosf>
 80134ce:	e7f5      	b.n	80134bc <sinf+0x70>
 80134d0:	3f490fd8 	.word	0x3f490fd8
 80134d4:	00000000 	.word	0x00000000

080134d8 <fmaxf>:
 80134d8:	b508      	push	{r3, lr}
 80134da:	ed2d 8b02 	vpush	{d8}
 80134de:	eeb0 8a40 	vmov.f32	s16, s0
 80134e2:	eef0 8a60 	vmov.f32	s17, s1
 80134e6:	f000 f831 	bl	801354c <__fpclassifyf>
 80134ea:	b930      	cbnz	r0, 80134fa <fmaxf+0x22>
 80134ec:	eeb0 8a68 	vmov.f32	s16, s17
 80134f0:	eeb0 0a48 	vmov.f32	s0, s16
 80134f4:	ecbd 8b02 	vpop	{d8}
 80134f8:	bd08      	pop	{r3, pc}
 80134fa:	eeb0 0a68 	vmov.f32	s0, s17
 80134fe:	f000 f825 	bl	801354c <__fpclassifyf>
 8013502:	2800      	cmp	r0, #0
 8013504:	d0f4      	beq.n	80134f0 <fmaxf+0x18>
 8013506:	eeb4 8ae8 	vcmpe.f32	s16, s17
 801350a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801350e:	dded      	ble.n	80134ec <fmaxf+0x14>
 8013510:	e7ee      	b.n	80134f0 <fmaxf+0x18>

08013512 <fminf>:
 8013512:	b508      	push	{r3, lr}
 8013514:	ed2d 8b02 	vpush	{d8}
 8013518:	eeb0 8a40 	vmov.f32	s16, s0
 801351c:	eef0 8a60 	vmov.f32	s17, s1
 8013520:	f000 f814 	bl	801354c <__fpclassifyf>
 8013524:	b930      	cbnz	r0, 8013534 <fminf+0x22>
 8013526:	eeb0 8a68 	vmov.f32	s16, s17
 801352a:	eeb0 0a48 	vmov.f32	s0, s16
 801352e:	ecbd 8b02 	vpop	{d8}
 8013532:	bd08      	pop	{r3, pc}
 8013534:	eeb0 0a68 	vmov.f32	s0, s17
 8013538:	f000 f808 	bl	801354c <__fpclassifyf>
 801353c:	2800      	cmp	r0, #0
 801353e:	d0f4      	beq.n	801352a <fminf+0x18>
 8013540:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8013544:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013548:	d5ed      	bpl.n	8013526 <fminf+0x14>
 801354a:	e7ee      	b.n	801352a <fminf+0x18>

0801354c <__fpclassifyf>:
 801354c:	ee10 3a10 	vmov	r3, s0
 8013550:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 8013554:	d00d      	beq.n	8013572 <__fpclassifyf+0x26>
 8013556:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 801355a:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 801355e:	d30a      	bcc.n	8013576 <__fpclassifyf+0x2a>
 8013560:	4b07      	ldr	r3, [pc, #28]	@ (8013580 <__fpclassifyf+0x34>)
 8013562:	1e42      	subs	r2, r0, #1
 8013564:	429a      	cmp	r2, r3
 8013566:	d908      	bls.n	801357a <__fpclassifyf+0x2e>
 8013568:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 801356c:	4258      	negs	r0, r3
 801356e:	4158      	adcs	r0, r3
 8013570:	4770      	bx	lr
 8013572:	2002      	movs	r0, #2
 8013574:	4770      	bx	lr
 8013576:	2004      	movs	r0, #4
 8013578:	4770      	bx	lr
 801357a:	2003      	movs	r0, #3
 801357c:	4770      	bx	lr
 801357e:	bf00      	nop
 8013580:	007ffffe 	.word	0x007ffffe

08013584 <__ieee754_sqrtf>:
 8013584:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8013588:	4770      	bx	lr
 801358a:	0000      	movs	r0, r0
 801358c:	0000      	movs	r0, r0
	...

08013590 <__kernel_cos>:
 8013590:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013594:	ec57 6b10 	vmov	r6, r7, d0
 8013598:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801359c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 80135a0:	ed8d 1b00 	vstr	d1, [sp]
 80135a4:	d206      	bcs.n	80135b4 <__kernel_cos+0x24>
 80135a6:	4630      	mov	r0, r6
 80135a8:	4639      	mov	r1, r7
 80135aa:	f7ed fa8b 	bl	8000ac4 <__aeabi_d2iz>
 80135ae:	2800      	cmp	r0, #0
 80135b0:	f000 8088 	beq.w	80136c4 <__kernel_cos+0x134>
 80135b4:	4632      	mov	r2, r6
 80135b6:	463b      	mov	r3, r7
 80135b8:	4630      	mov	r0, r6
 80135ba:	4639      	mov	r1, r7
 80135bc:	f7ec ffe8 	bl	8000590 <__aeabi_dmul>
 80135c0:	4b51      	ldr	r3, [pc, #324]	@ (8013708 <__kernel_cos+0x178>)
 80135c2:	2200      	movs	r2, #0
 80135c4:	4604      	mov	r4, r0
 80135c6:	460d      	mov	r5, r1
 80135c8:	f7ec ffe2 	bl	8000590 <__aeabi_dmul>
 80135cc:	a340      	add	r3, pc, #256	@ (adr r3, 80136d0 <__kernel_cos+0x140>)
 80135ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80135d2:	4682      	mov	sl, r0
 80135d4:	468b      	mov	fp, r1
 80135d6:	4620      	mov	r0, r4
 80135d8:	4629      	mov	r1, r5
 80135da:	f7ec ffd9 	bl	8000590 <__aeabi_dmul>
 80135de:	a33e      	add	r3, pc, #248	@ (adr r3, 80136d8 <__kernel_cos+0x148>)
 80135e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80135e4:	f7ec fe1e 	bl	8000224 <__adddf3>
 80135e8:	4622      	mov	r2, r4
 80135ea:	462b      	mov	r3, r5
 80135ec:	f7ec ffd0 	bl	8000590 <__aeabi_dmul>
 80135f0:	a33b      	add	r3, pc, #236	@ (adr r3, 80136e0 <__kernel_cos+0x150>)
 80135f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80135f6:	f7ec fe13 	bl	8000220 <__aeabi_dsub>
 80135fa:	4622      	mov	r2, r4
 80135fc:	462b      	mov	r3, r5
 80135fe:	f7ec ffc7 	bl	8000590 <__aeabi_dmul>
 8013602:	a339      	add	r3, pc, #228	@ (adr r3, 80136e8 <__kernel_cos+0x158>)
 8013604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013608:	f7ec fe0c 	bl	8000224 <__adddf3>
 801360c:	4622      	mov	r2, r4
 801360e:	462b      	mov	r3, r5
 8013610:	f7ec ffbe 	bl	8000590 <__aeabi_dmul>
 8013614:	a336      	add	r3, pc, #216	@ (adr r3, 80136f0 <__kernel_cos+0x160>)
 8013616:	e9d3 2300 	ldrd	r2, r3, [r3]
 801361a:	f7ec fe01 	bl	8000220 <__aeabi_dsub>
 801361e:	4622      	mov	r2, r4
 8013620:	462b      	mov	r3, r5
 8013622:	f7ec ffb5 	bl	8000590 <__aeabi_dmul>
 8013626:	a334      	add	r3, pc, #208	@ (adr r3, 80136f8 <__kernel_cos+0x168>)
 8013628:	e9d3 2300 	ldrd	r2, r3, [r3]
 801362c:	f7ec fdfa 	bl	8000224 <__adddf3>
 8013630:	4622      	mov	r2, r4
 8013632:	462b      	mov	r3, r5
 8013634:	f7ec ffac 	bl	8000590 <__aeabi_dmul>
 8013638:	4622      	mov	r2, r4
 801363a:	462b      	mov	r3, r5
 801363c:	f7ec ffa8 	bl	8000590 <__aeabi_dmul>
 8013640:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013644:	4604      	mov	r4, r0
 8013646:	460d      	mov	r5, r1
 8013648:	4630      	mov	r0, r6
 801364a:	4639      	mov	r1, r7
 801364c:	f7ec ffa0 	bl	8000590 <__aeabi_dmul>
 8013650:	460b      	mov	r3, r1
 8013652:	4602      	mov	r2, r0
 8013654:	4629      	mov	r1, r5
 8013656:	4620      	mov	r0, r4
 8013658:	f7ec fde2 	bl	8000220 <__aeabi_dsub>
 801365c:	4b2b      	ldr	r3, [pc, #172]	@ (801370c <__kernel_cos+0x17c>)
 801365e:	4598      	cmp	r8, r3
 8013660:	4606      	mov	r6, r0
 8013662:	460f      	mov	r7, r1
 8013664:	d810      	bhi.n	8013688 <__kernel_cos+0xf8>
 8013666:	4602      	mov	r2, r0
 8013668:	460b      	mov	r3, r1
 801366a:	4650      	mov	r0, sl
 801366c:	4659      	mov	r1, fp
 801366e:	f7ec fdd7 	bl	8000220 <__aeabi_dsub>
 8013672:	460b      	mov	r3, r1
 8013674:	4926      	ldr	r1, [pc, #152]	@ (8013710 <__kernel_cos+0x180>)
 8013676:	4602      	mov	r2, r0
 8013678:	2000      	movs	r0, #0
 801367a:	f7ec fdd1 	bl	8000220 <__aeabi_dsub>
 801367e:	ec41 0b10 	vmov	d0, r0, r1
 8013682:	b003      	add	sp, #12
 8013684:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013688:	4b22      	ldr	r3, [pc, #136]	@ (8013714 <__kernel_cos+0x184>)
 801368a:	4921      	ldr	r1, [pc, #132]	@ (8013710 <__kernel_cos+0x180>)
 801368c:	4598      	cmp	r8, r3
 801368e:	bf8c      	ite	hi
 8013690:	4d21      	ldrhi	r5, [pc, #132]	@ (8013718 <__kernel_cos+0x188>)
 8013692:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8013696:	2400      	movs	r4, #0
 8013698:	4622      	mov	r2, r4
 801369a:	462b      	mov	r3, r5
 801369c:	2000      	movs	r0, #0
 801369e:	f7ec fdbf 	bl	8000220 <__aeabi_dsub>
 80136a2:	4622      	mov	r2, r4
 80136a4:	4680      	mov	r8, r0
 80136a6:	4689      	mov	r9, r1
 80136a8:	462b      	mov	r3, r5
 80136aa:	4650      	mov	r0, sl
 80136ac:	4659      	mov	r1, fp
 80136ae:	f7ec fdb7 	bl	8000220 <__aeabi_dsub>
 80136b2:	4632      	mov	r2, r6
 80136b4:	463b      	mov	r3, r7
 80136b6:	f7ec fdb3 	bl	8000220 <__aeabi_dsub>
 80136ba:	4602      	mov	r2, r0
 80136bc:	460b      	mov	r3, r1
 80136be:	4640      	mov	r0, r8
 80136c0:	4649      	mov	r1, r9
 80136c2:	e7da      	b.n	801367a <__kernel_cos+0xea>
 80136c4:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8013700 <__kernel_cos+0x170>
 80136c8:	e7db      	b.n	8013682 <__kernel_cos+0xf2>
 80136ca:	bf00      	nop
 80136cc:	f3af 8000 	nop.w
 80136d0:	be8838d4 	.word	0xbe8838d4
 80136d4:	bda8fae9 	.word	0xbda8fae9
 80136d8:	bdb4b1c4 	.word	0xbdb4b1c4
 80136dc:	3e21ee9e 	.word	0x3e21ee9e
 80136e0:	809c52ad 	.word	0x809c52ad
 80136e4:	3e927e4f 	.word	0x3e927e4f
 80136e8:	19cb1590 	.word	0x19cb1590
 80136ec:	3efa01a0 	.word	0x3efa01a0
 80136f0:	16c15177 	.word	0x16c15177
 80136f4:	3f56c16c 	.word	0x3f56c16c
 80136f8:	5555554c 	.word	0x5555554c
 80136fc:	3fa55555 	.word	0x3fa55555
 8013700:	00000000 	.word	0x00000000
 8013704:	3ff00000 	.word	0x3ff00000
 8013708:	3fe00000 	.word	0x3fe00000
 801370c:	3fd33332 	.word	0x3fd33332
 8013710:	3ff00000 	.word	0x3ff00000
 8013714:	3fe90000 	.word	0x3fe90000
 8013718:	3fd20000 	.word	0x3fd20000
 801371c:	00000000 	.word	0x00000000

08013720 <__kernel_sin>:
 8013720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013724:	ec55 4b10 	vmov	r4, r5, d0
 8013728:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801372c:	b085      	sub	sp, #20
 801372e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8013732:	ed8d 1b02 	vstr	d1, [sp, #8]
 8013736:	4680      	mov	r8, r0
 8013738:	d205      	bcs.n	8013746 <__kernel_sin+0x26>
 801373a:	4620      	mov	r0, r4
 801373c:	4629      	mov	r1, r5
 801373e:	f7ed f9c1 	bl	8000ac4 <__aeabi_d2iz>
 8013742:	2800      	cmp	r0, #0
 8013744:	d052      	beq.n	80137ec <__kernel_sin+0xcc>
 8013746:	4622      	mov	r2, r4
 8013748:	462b      	mov	r3, r5
 801374a:	4620      	mov	r0, r4
 801374c:	4629      	mov	r1, r5
 801374e:	f7ec ff1f 	bl	8000590 <__aeabi_dmul>
 8013752:	4682      	mov	sl, r0
 8013754:	468b      	mov	fp, r1
 8013756:	4602      	mov	r2, r0
 8013758:	460b      	mov	r3, r1
 801375a:	4620      	mov	r0, r4
 801375c:	4629      	mov	r1, r5
 801375e:	f7ec ff17 	bl	8000590 <__aeabi_dmul>
 8013762:	a342      	add	r3, pc, #264	@ (adr r3, 801386c <__kernel_sin+0x14c>)
 8013764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013768:	e9cd 0100 	strd	r0, r1, [sp]
 801376c:	4650      	mov	r0, sl
 801376e:	4659      	mov	r1, fp
 8013770:	f7ec ff0e 	bl	8000590 <__aeabi_dmul>
 8013774:	a33f      	add	r3, pc, #252	@ (adr r3, 8013874 <__kernel_sin+0x154>)
 8013776:	e9d3 2300 	ldrd	r2, r3, [r3]
 801377a:	f7ec fd51 	bl	8000220 <__aeabi_dsub>
 801377e:	4652      	mov	r2, sl
 8013780:	465b      	mov	r3, fp
 8013782:	f7ec ff05 	bl	8000590 <__aeabi_dmul>
 8013786:	a33d      	add	r3, pc, #244	@ (adr r3, 801387c <__kernel_sin+0x15c>)
 8013788:	e9d3 2300 	ldrd	r2, r3, [r3]
 801378c:	f7ec fd4a 	bl	8000224 <__adddf3>
 8013790:	4652      	mov	r2, sl
 8013792:	465b      	mov	r3, fp
 8013794:	f7ec fefc 	bl	8000590 <__aeabi_dmul>
 8013798:	a33a      	add	r3, pc, #232	@ (adr r3, 8013884 <__kernel_sin+0x164>)
 801379a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801379e:	f7ec fd3f 	bl	8000220 <__aeabi_dsub>
 80137a2:	4652      	mov	r2, sl
 80137a4:	465b      	mov	r3, fp
 80137a6:	f7ec fef3 	bl	8000590 <__aeabi_dmul>
 80137aa:	a338      	add	r3, pc, #224	@ (adr r3, 801388c <__kernel_sin+0x16c>)
 80137ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137b0:	f7ec fd38 	bl	8000224 <__adddf3>
 80137b4:	4606      	mov	r6, r0
 80137b6:	460f      	mov	r7, r1
 80137b8:	f1b8 0f00 	cmp.w	r8, #0
 80137bc:	d11b      	bne.n	80137f6 <__kernel_sin+0xd6>
 80137be:	4602      	mov	r2, r0
 80137c0:	460b      	mov	r3, r1
 80137c2:	4650      	mov	r0, sl
 80137c4:	4659      	mov	r1, fp
 80137c6:	f7ec fee3 	bl	8000590 <__aeabi_dmul>
 80137ca:	a325      	add	r3, pc, #148	@ (adr r3, 8013860 <__kernel_sin+0x140>)
 80137cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137d0:	f7ec fd26 	bl	8000220 <__aeabi_dsub>
 80137d4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80137d8:	f7ec feda 	bl	8000590 <__aeabi_dmul>
 80137dc:	4602      	mov	r2, r0
 80137de:	460b      	mov	r3, r1
 80137e0:	4620      	mov	r0, r4
 80137e2:	4629      	mov	r1, r5
 80137e4:	f7ec fd1e 	bl	8000224 <__adddf3>
 80137e8:	4604      	mov	r4, r0
 80137ea:	460d      	mov	r5, r1
 80137ec:	ec45 4b10 	vmov	d0, r4, r5
 80137f0:	b005      	add	sp, #20
 80137f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80137f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80137fa:	4b1b      	ldr	r3, [pc, #108]	@ (8013868 <__kernel_sin+0x148>)
 80137fc:	2200      	movs	r2, #0
 80137fe:	f7ec fec7 	bl	8000590 <__aeabi_dmul>
 8013802:	4632      	mov	r2, r6
 8013804:	4680      	mov	r8, r0
 8013806:	4689      	mov	r9, r1
 8013808:	463b      	mov	r3, r7
 801380a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801380e:	f7ec febf 	bl	8000590 <__aeabi_dmul>
 8013812:	4602      	mov	r2, r0
 8013814:	460b      	mov	r3, r1
 8013816:	4640      	mov	r0, r8
 8013818:	4649      	mov	r1, r9
 801381a:	f7ec fd01 	bl	8000220 <__aeabi_dsub>
 801381e:	4652      	mov	r2, sl
 8013820:	465b      	mov	r3, fp
 8013822:	f7ec feb5 	bl	8000590 <__aeabi_dmul>
 8013826:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801382a:	f7ec fcf9 	bl	8000220 <__aeabi_dsub>
 801382e:	a30c      	add	r3, pc, #48	@ (adr r3, 8013860 <__kernel_sin+0x140>)
 8013830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013834:	4606      	mov	r6, r0
 8013836:	460f      	mov	r7, r1
 8013838:	e9dd 0100 	ldrd	r0, r1, [sp]
 801383c:	f7ec fea8 	bl	8000590 <__aeabi_dmul>
 8013840:	4602      	mov	r2, r0
 8013842:	460b      	mov	r3, r1
 8013844:	4630      	mov	r0, r6
 8013846:	4639      	mov	r1, r7
 8013848:	f7ec fcec 	bl	8000224 <__adddf3>
 801384c:	4602      	mov	r2, r0
 801384e:	460b      	mov	r3, r1
 8013850:	4620      	mov	r0, r4
 8013852:	4629      	mov	r1, r5
 8013854:	f7ec fce4 	bl	8000220 <__aeabi_dsub>
 8013858:	e7c6      	b.n	80137e8 <__kernel_sin+0xc8>
 801385a:	bf00      	nop
 801385c:	f3af 8000 	nop.w
 8013860:	55555549 	.word	0x55555549
 8013864:	3fc55555 	.word	0x3fc55555
 8013868:	3fe00000 	.word	0x3fe00000
 801386c:	5acfd57c 	.word	0x5acfd57c
 8013870:	3de5d93a 	.word	0x3de5d93a
 8013874:	8a2b9ceb 	.word	0x8a2b9ceb
 8013878:	3e5ae5e6 	.word	0x3e5ae5e6
 801387c:	57b1fe7d 	.word	0x57b1fe7d
 8013880:	3ec71de3 	.word	0x3ec71de3
 8013884:	19c161d5 	.word	0x19c161d5
 8013888:	3f2a01a0 	.word	0x3f2a01a0
 801388c:	1110f8a6 	.word	0x1110f8a6
 8013890:	3f811111 	.word	0x3f811111
 8013894:	00000000 	.word	0x00000000

08013898 <__ieee754_rem_pio2>:
 8013898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801389c:	ec57 6b10 	vmov	r6, r7, d0
 80138a0:	4bc5      	ldr	r3, [pc, #788]	@ (8013bb8 <__ieee754_rem_pio2+0x320>)
 80138a2:	b08d      	sub	sp, #52	@ 0x34
 80138a4:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80138a8:	4598      	cmp	r8, r3
 80138aa:	4604      	mov	r4, r0
 80138ac:	9704      	str	r7, [sp, #16]
 80138ae:	d807      	bhi.n	80138c0 <__ieee754_rem_pio2+0x28>
 80138b0:	2200      	movs	r2, #0
 80138b2:	2300      	movs	r3, #0
 80138b4:	ed80 0b00 	vstr	d0, [r0]
 80138b8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80138bc:	2500      	movs	r5, #0
 80138be:	e028      	b.n	8013912 <__ieee754_rem_pio2+0x7a>
 80138c0:	4bbe      	ldr	r3, [pc, #760]	@ (8013bbc <__ieee754_rem_pio2+0x324>)
 80138c2:	4598      	cmp	r8, r3
 80138c4:	d878      	bhi.n	80139b8 <__ieee754_rem_pio2+0x120>
 80138c6:	9b04      	ldr	r3, [sp, #16]
 80138c8:	4dbd      	ldr	r5, [pc, #756]	@ (8013bc0 <__ieee754_rem_pio2+0x328>)
 80138ca:	2b00      	cmp	r3, #0
 80138cc:	4630      	mov	r0, r6
 80138ce:	a3ac      	add	r3, pc, #688	@ (adr r3, 8013b80 <__ieee754_rem_pio2+0x2e8>)
 80138d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138d4:	4639      	mov	r1, r7
 80138d6:	dd38      	ble.n	801394a <__ieee754_rem_pio2+0xb2>
 80138d8:	f7ec fca2 	bl	8000220 <__aeabi_dsub>
 80138dc:	45a8      	cmp	r8, r5
 80138de:	4606      	mov	r6, r0
 80138e0:	460f      	mov	r7, r1
 80138e2:	d01a      	beq.n	801391a <__ieee754_rem_pio2+0x82>
 80138e4:	a3a8      	add	r3, pc, #672	@ (adr r3, 8013b88 <__ieee754_rem_pio2+0x2f0>)
 80138e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138ea:	f7ec fc99 	bl	8000220 <__aeabi_dsub>
 80138ee:	4602      	mov	r2, r0
 80138f0:	460b      	mov	r3, r1
 80138f2:	4680      	mov	r8, r0
 80138f4:	4689      	mov	r9, r1
 80138f6:	4630      	mov	r0, r6
 80138f8:	4639      	mov	r1, r7
 80138fa:	f7ec fc91 	bl	8000220 <__aeabi_dsub>
 80138fe:	a3a2      	add	r3, pc, #648	@ (adr r3, 8013b88 <__ieee754_rem_pio2+0x2f0>)
 8013900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013904:	f7ec fc8c 	bl	8000220 <__aeabi_dsub>
 8013908:	e9c4 8900 	strd	r8, r9, [r4]
 801390c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8013910:	2501      	movs	r5, #1
 8013912:	4628      	mov	r0, r5
 8013914:	b00d      	add	sp, #52	@ 0x34
 8013916:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801391a:	a39d      	add	r3, pc, #628	@ (adr r3, 8013b90 <__ieee754_rem_pio2+0x2f8>)
 801391c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013920:	f7ec fc7e 	bl	8000220 <__aeabi_dsub>
 8013924:	a39c      	add	r3, pc, #624	@ (adr r3, 8013b98 <__ieee754_rem_pio2+0x300>)
 8013926:	e9d3 2300 	ldrd	r2, r3, [r3]
 801392a:	4606      	mov	r6, r0
 801392c:	460f      	mov	r7, r1
 801392e:	f7ec fc77 	bl	8000220 <__aeabi_dsub>
 8013932:	4602      	mov	r2, r0
 8013934:	460b      	mov	r3, r1
 8013936:	4680      	mov	r8, r0
 8013938:	4689      	mov	r9, r1
 801393a:	4630      	mov	r0, r6
 801393c:	4639      	mov	r1, r7
 801393e:	f7ec fc6f 	bl	8000220 <__aeabi_dsub>
 8013942:	a395      	add	r3, pc, #596	@ (adr r3, 8013b98 <__ieee754_rem_pio2+0x300>)
 8013944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013948:	e7dc      	b.n	8013904 <__ieee754_rem_pio2+0x6c>
 801394a:	f7ec fc6b 	bl	8000224 <__adddf3>
 801394e:	45a8      	cmp	r8, r5
 8013950:	4606      	mov	r6, r0
 8013952:	460f      	mov	r7, r1
 8013954:	d018      	beq.n	8013988 <__ieee754_rem_pio2+0xf0>
 8013956:	a38c      	add	r3, pc, #560	@ (adr r3, 8013b88 <__ieee754_rem_pio2+0x2f0>)
 8013958:	e9d3 2300 	ldrd	r2, r3, [r3]
 801395c:	f7ec fc62 	bl	8000224 <__adddf3>
 8013960:	4602      	mov	r2, r0
 8013962:	460b      	mov	r3, r1
 8013964:	4680      	mov	r8, r0
 8013966:	4689      	mov	r9, r1
 8013968:	4630      	mov	r0, r6
 801396a:	4639      	mov	r1, r7
 801396c:	f7ec fc58 	bl	8000220 <__aeabi_dsub>
 8013970:	a385      	add	r3, pc, #532	@ (adr r3, 8013b88 <__ieee754_rem_pio2+0x2f0>)
 8013972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013976:	f7ec fc55 	bl	8000224 <__adddf3>
 801397a:	f04f 35ff 	mov.w	r5, #4294967295
 801397e:	e9c4 8900 	strd	r8, r9, [r4]
 8013982:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8013986:	e7c4      	b.n	8013912 <__ieee754_rem_pio2+0x7a>
 8013988:	a381      	add	r3, pc, #516	@ (adr r3, 8013b90 <__ieee754_rem_pio2+0x2f8>)
 801398a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801398e:	f7ec fc49 	bl	8000224 <__adddf3>
 8013992:	a381      	add	r3, pc, #516	@ (adr r3, 8013b98 <__ieee754_rem_pio2+0x300>)
 8013994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013998:	4606      	mov	r6, r0
 801399a:	460f      	mov	r7, r1
 801399c:	f7ec fc42 	bl	8000224 <__adddf3>
 80139a0:	4602      	mov	r2, r0
 80139a2:	460b      	mov	r3, r1
 80139a4:	4680      	mov	r8, r0
 80139a6:	4689      	mov	r9, r1
 80139a8:	4630      	mov	r0, r6
 80139aa:	4639      	mov	r1, r7
 80139ac:	f7ec fc38 	bl	8000220 <__aeabi_dsub>
 80139b0:	a379      	add	r3, pc, #484	@ (adr r3, 8013b98 <__ieee754_rem_pio2+0x300>)
 80139b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80139b6:	e7de      	b.n	8013976 <__ieee754_rem_pio2+0xde>
 80139b8:	4b82      	ldr	r3, [pc, #520]	@ (8013bc4 <__ieee754_rem_pio2+0x32c>)
 80139ba:	4598      	cmp	r8, r3
 80139bc:	f200 80d1 	bhi.w	8013b62 <__ieee754_rem_pio2+0x2ca>
 80139c0:	f000 f966 	bl	8013c90 <fabs>
 80139c4:	ec57 6b10 	vmov	r6, r7, d0
 80139c8:	a375      	add	r3, pc, #468	@ (adr r3, 8013ba0 <__ieee754_rem_pio2+0x308>)
 80139ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80139ce:	4630      	mov	r0, r6
 80139d0:	4639      	mov	r1, r7
 80139d2:	f7ec fddd 	bl	8000590 <__aeabi_dmul>
 80139d6:	4b7c      	ldr	r3, [pc, #496]	@ (8013bc8 <__ieee754_rem_pio2+0x330>)
 80139d8:	2200      	movs	r2, #0
 80139da:	f7ec fc23 	bl	8000224 <__adddf3>
 80139de:	f7ed f871 	bl	8000ac4 <__aeabi_d2iz>
 80139e2:	4605      	mov	r5, r0
 80139e4:	f7ec fd6a 	bl	80004bc <__aeabi_i2d>
 80139e8:	4602      	mov	r2, r0
 80139ea:	460b      	mov	r3, r1
 80139ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80139f0:	a363      	add	r3, pc, #396	@ (adr r3, 8013b80 <__ieee754_rem_pio2+0x2e8>)
 80139f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80139f6:	f7ec fdcb 	bl	8000590 <__aeabi_dmul>
 80139fa:	4602      	mov	r2, r0
 80139fc:	460b      	mov	r3, r1
 80139fe:	4630      	mov	r0, r6
 8013a00:	4639      	mov	r1, r7
 8013a02:	f7ec fc0d 	bl	8000220 <__aeabi_dsub>
 8013a06:	a360      	add	r3, pc, #384	@ (adr r3, 8013b88 <__ieee754_rem_pio2+0x2f0>)
 8013a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a0c:	4682      	mov	sl, r0
 8013a0e:	468b      	mov	fp, r1
 8013a10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013a14:	f7ec fdbc 	bl	8000590 <__aeabi_dmul>
 8013a18:	2d1f      	cmp	r5, #31
 8013a1a:	4606      	mov	r6, r0
 8013a1c:	460f      	mov	r7, r1
 8013a1e:	dc0c      	bgt.n	8013a3a <__ieee754_rem_pio2+0x1a2>
 8013a20:	4b6a      	ldr	r3, [pc, #424]	@ (8013bcc <__ieee754_rem_pio2+0x334>)
 8013a22:	1e6a      	subs	r2, r5, #1
 8013a24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013a28:	4543      	cmp	r3, r8
 8013a2a:	d006      	beq.n	8013a3a <__ieee754_rem_pio2+0x1a2>
 8013a2c:	4632      	mov	r2, r6
 8013a2e:	463b      	mov	r3, r7
 8013a30:	4650      	mov	r0, sl
 8013a32:	4659      	mov	r1, fp
 8013a34:	f7ec fbf4 	bl	8000220 <__aeabi_dsub>
 8013a38:	e00e      	b.n	8013a58 <__ieee754_rem_pio2+0x1c0>
 8013a3a:	463b      	mov	r3, r7
 8013a3c:	4632      	mov	r2, r6
 8013a3e:	4650      	mov	r0, sl
 8013a40:	4659      	mov	r1, fp
 8013a42:	f7ec fbed 	bl	8000220 <__aeabi_dsub>
 8013a46:	ea4f 5328 	mov.w	r3, r8, asr #20
 8013a4a:	9305      	str	r3, [sp, #20]
 8013a4c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8013a50:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8013a54:	2b10      	cmp	r3, #16
 8013a56:	dc02      	bgt.n	8013a5e <__ieee754_rem_pio2+0x1c6>
 8013a58:	e9c4 0100 	strd	r0, r1, [r4]
 8013a5c:	e039      	b.n	8013ad2 <__ieee754_rem_pio2+0x23a>
 8013a5e:	a34c      	add	r3, pc, #304	@ (adr r3, 8013b90 <__ieee754_rem_pio2+0x2f8>)
 8013a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a64:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013a68:	f7ec fd92 	bl	8000590 <__aeabi_dmul>
 8013a6c:	4606      	mov	r6, r0
 8013a6e:	460f      	mov	r7, r1
 8013a70:	4602      	mov	r2, r0
 8013a72:	460b      	mov	r3, r1
 8013a74:	4650      	mov	r0, sl
 8013a76:	4659      	mov	r1, fp
 8013a78:	f7ec fbd2 	bl	8000220 <__aeabi_dsub>
 8013a7c:	4602      	mov	r2, r0
 8013a7e:	460b      	mov	r3, r1
 8013a80:	4680      	mov	r8, r0
 8013a82:	4689      	mov	r9, r1
 8013a84:	4650      	mov	r0, sl
 8013a86:	4659      	mov	r1, fp
 8013a88:	f7ec fbca 	bl	8000220 <__aeabi_dsub>
 8013a8c:	4632      	mov	r2, r6
 8013a8e:	463b      	mov	r3, r7
 8013a90:	f7ec fbc6 	bl	8000220 <__aeabi_dsub>
 8013a94:	a340      	add	r3, pc, #256	@ (adr r3, 8013b98 <__ieee754_rem_pio2+0x300>)
 8013a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a9a:	4606      	mov	r6, r0
 8013a9c:	460f      	mov	r7, r1
 8013a9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013aa2:	f7ec fd75 	bl	8000590 <__aeabi_dmul>
 8013aa6:	4632      	mov	r2, r6
 8013aa8:	463b      	mov	r3, r7
 8013aaa:	f7ec fbb9 	bl	8000220 <__aeabi_dsub>
 8013aae:	4602      	mov	r2, r0
 8013ab0:	460b      	mov	r3, r1
 8013ab2:	4606      	mov	r6, r0
 8013ab4:	460f      	mov	r7, r1
 8013ab6:	4640      	mov	r0, r8
 8013ab8:	4649      	mov	r1, r9
 8013aba:	f7ec fbb1 	bl	8000220 <__aeabi_dsub>
 8013abe:	9a05      	ldr	r2, [sp, #20]
 8013ac0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8013ac4:	1ad3      	subs	r3, r2, r3
 8013ac6:	2b31      	cmp	r3, #49	@ 0x31
 8013ac8:	dc20      	bgt.n	8013b0c <__ieee754_rem_pio2+0x274>
 8013aca:	e9c4 0100 	strd	r0, r1, [r4]
 8013ace:	46c2      	mov	sl, r8
 8013ad0:	46cb      	mov	fp, r9
 8013ad2:	e9d4 8900 	ldrd	r8, r9, [r4]
 8013ad6:	4650      	mov	r0, sl
 8013ad8:	4642      	mov	r2, r8
 8013ada:	464b      	mov	r3, r9
 8013adc:	4659      	mov	r1, fp
 8013ade:	f7ec fb9f 	bl	8000220 <__aeabi_dsub>
 8013ae2:	463b      	mov	r3, r7
 8013ae4:	4632      	mov	r2, r6
 8013ae6:	f7ec fb9b 	bl	8000220 <__aeabi_dsub>
 8013aea:	9b04      	ldr	r3, [sp, #16]
 8013aec:	2b00      	cmp	r3, #0
 8013aee:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8013af2:	f6bf af0e 	bge.w	8013912 <__ieee754_rem_pio2+0x7a>
 8013af6:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8013afa:	6063      	str	r3, [r4, #4]
 8013afc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8013b00:	f8c4 8000 	str.w	r8, [r4]
 8013b04:	60a0      	str	r0, [r4, #8]
 8013b06:	60e3      	str	r3, [r4, #12]
 8013b08:	426d      	negs	r5, r5
 8013b0a:	e702      	b.n	8013912 <__ieee754_rem_pio2+0x7a>
 8013b0c:	a326      	add	r3, pc, #152	@ (adr r3, 8013ba8 <__ieee754_rem_pio2+0x310>)
 8013b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b12:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013b16:	f7ec fd3b 	bl	8000590 <__aeabi_dmul>
 8013b1a:	4606      	mov	r6, r0
 8013b1c:	460f      	mov	r7, r1
 8013b1e:	4602      	mov	r2, r0
 8013b20:	460b      	mov	r3, r1
 8013b22:	4640      	mov	r0, r8
 8013b24:	4649      	mov	r1, r9
 8013b26:	f7ec fb7b 	bl	8000220 <__aeabi_dsub>
 8013b2a:	4602      	mov	r2, r0
 8013b2c:	460b      	mov	r3, r1
 8013b2e:	4682      	mov	sl, r0
 8013b30:	468b      	mov	fp, r1
 8013b32:	4640      	mov	r0, r8
 8013b34:	4649      	mov	r1, r9
 8013b36:	f7ec fb73 	bl	8000220 <__aeabi_dsub>
 8013b3a:	4632      	mov	r2, r6
 8013b3c:	463b      	mov	r3, r7
 8013b3e:	f7ec fb6f 	bl	8000220 <__aeabi_dsub>
 8013b42:	a31b      	add	r3, pc, #108	@ (adr r3, 8013bb0 <__ieee754_rem_pio2+0x318>)
 8013b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b48:	4606      	mov	r6, r0
 8013b4a:	460f      	mov	r7, r1
 8013b4c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013b50:	f7ec fd1e 	bl	8000590 <__aeabi_dmul>
 8013b54:	4632      	mov	r2, r6
 8013b56:	463b      	mov	r3, r7
 8013b58:	f7ec fb62 	bl	8000220 <__aeabi_dsub>
 8013b5c:	4606      	mov	r6, r0
 8013b5e:	460f      	mov	r7, r1
 8013b60:	e764      	b.n	8013a2c <__ieee754_rem_pio2+0x194>
 8013b62:	4b1b      	ldr	r3, [pc, #108]	@ (8013bd0 <__ieee754_rem_pio2+0x338>)
 8013b64:	4598      	cmp	r8, r3
 8013b66:	d935      	bls.n	8013bd4 <__ieee754_rem_pio2+0x33c>
 8013b68:	4632      	mov	r2, r6
 8013b6a:	463b      	mov	r3, r7
 8013b6c:	4630      	mov	r0, r6
 8013b6e:	4639      	mov	r1, r7
 8013b70:	f7ec fb56 	bl	8000220 <__aeabi_dsub>
 8013b74:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8013b78:	e9c4 0100 	strd	r0, r1, [r4]
 8013b7c:	e69e      	b.n	80138bc <__ieee754_rem_pio2+0x24>
 8013b7e:	bf00      	nop
 8013b80:	54400000 	.word	0x54400000
 8013b84:	3ff921fb 	.word	0x3ff921fb
 8013b88:	1a626331 	.word	0x1a626331
 8013b8c:	3dd0b461 	.word	0x3dd0b461
 8013b90:	1a600000 	.word	0x1a600000
 8013b94:	3dd0b461 	.word	0x3dd0b461
 8013b98:	2e037073 	.word	0x2e037073
 8013b9c:	3ba3198a 	.word	0x3ba3198a
 8013ba0:	6dc9c883 	.word	0x6dc9c883
 8013ba4:	3fe45f30 	.word	0x3fe45f30
 8013ba8:	2e000000 	.word	0x2e000000
 8013bac:	3ba3198a 	.word	0x3ba3198a
 8013bb0:	252049c1 	.word	0x252049c1
 8013bb4:	397b839a 	.word	0x397b839a
 8013bb8:	3fe921fb 	.word	0x3fe921fb
 8013bbc:	4002d97b 	.word	0x4002d97b
 8013bc0:	3ff921fb 	.word	0x3ff921fb
 8013bc4:	413921fb 	.word	0x413921fb
 8013bc8:	3fe00000 	.word	0x3fe00000
 8013bcc:	080150c0 	.word	0x080150c0
 8013bd0:	7fefffff 	.word	0x7fefffff
 8013bd4:	ea4f 5528 	mov.w	r5, r8, asr #20
 8013bd8:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8013bdc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8013be0:	4630      	mov	r0, r6
 8013be2:	460f      	mov	r7, r1
 8013be4:	f7ec ff6e 	bl	8000ac4 <__aeabi_d2iz>
 8013be8:	f7ec fc68 	bl	80004bc <__aeabi_i2d>
 8013bec:	4602      	mov	r2, r0
 8013bee:	460b      	mov	r3, r1
 8013bf0:	4630      	mov	r0, r6
 8013bf2:	4639      	mov	r1, r7
 8013bf4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8013bf8:	f7ec fb12 	bl	8000220 <__aeabi_dsub>
 8013bfc:	4b22      	ldr	r3, [pc, #136]	@ (8013c88 <__ieee754_rem_pio2+0x3f0>)
 8013bfe:	2200      	movs	r2, #0
 8013c00:	f7ec fcc6 	bl	8000590 <__aeabi_dmul>
 8013c04:	460f      	mov	r7, r1
 8013c06:	4606      	mov	r6, r0
 8013c08:	f7ec ff5c 	bl	8000ac4 <__aeabi_d2iz>
 8013c0c:	f7ec fc56 	bl	80004bc <__aeabi_i2d>
 8013c10:	4602      	mov	r2, r0
 8013c12:	460b      	mov	r3, r1
 8013c14:	4630      	mov	r0, r6
 8013c16:	4639      	mov	r1, r7
 8013c18:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8013c1c:	f7ec fb00 	bl	8000220 <__aeabi_dsub>
 8013c20:	4b19      	ldr	r3, [pc, #100]	@ (8013c88 <__ieee754_rem_pio2+0x3f0>)
 8013c22:	2200      	movs	r2, #0
 8013c24:	f7ec fcb4 	bl	8000590 <__aeabi_dmul>
 8013c28:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8013c2c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8013c30:	f04f 0803 	mov.w	r8, #3
 8013c34:	2600      	movs	r6, #0
 8013c36:	2700      	movs	r7, #0
 8013c38:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8013c3c:	4632      	mov	r2, r6
 8013c3e:	463b      	mov	r3, r7
 8013c40:	46c2      	mov	sl, r8
 8013c42:	f108 38ff 	add.w	r8, r8, #4294967295
 8013c46:	f7ec ff0b 	bl	8000a60 <__aeabi_dcmpeq>
 8013c4a:	2800      	cmp	r0, #0
 8013c4c:	d1f4      	bne.n	8013c38 <__ieee754_rem_pio2+0x3a0>
 8013c4e:	4b0f      	ldr	r3, [pc, #60]	@ (8013c8c <__ieee754_rem_pio2+0x3f4>)
 8013c50:	9301      	str	r3, [sp, #4]
 8013c52:	2302      	movs	r3, #2
 8013c54:	9300      	str	r3, [sp, #0]
 8013c56:	462a      	mov	r2, r5
 8013c58:	4653      	mov	r3, sl
 8013c5a:	4621      	mov	r1, r4
 8013c5c:	a806      	add	r0, sp, #24
 8013c5e:	f000 fb5b 	bl	8014318 <__kernel_rem_pio2>
 8013c62:	9b04      	ldr	r3, [sp, #16]
 8013c64:	2b00      	cmp	r3, #0
 8013c66:	4605      	mov	r5, r0
 8013c68:	f6bf ae53 	bge.w	8013912 <__ieee754_rem_pio2+0x7a>
 8013c6c:	e9d4 2100 	ldrd	r2, r1, [r4]
 8013c70:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8013c74:	e9c4 2300 	strd	r2, r3, [r4]
 8013c78:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8013c7c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8013c80:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8013c84:	e740      	b.n	8013b08 <__ieee754_rem_pio2+0x270>
 8013c86:	bf00      	nop
 8013c88:	41700000 	.word	0x41700000
 8013c8c:	08015140 	.word	0x08015140

08013c90 <fabs>:
 8013c90:	ec51 0b10 	vmov	r0, r1, d0
 8013c94:	4602      	mov	r2, r0
 8013c96:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8013c9a:	ec43 2b10 	vmov	d0, r2, r3
 8013c9e:	4770      	bx	lr

08013ca0 <__kernel_cosf>:
 8013ca0:	ee10 3a10 	vmov	r3, s0
 8013ca4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013ca8:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8013cac:	eef0 6a40 	vmov.f32	s13, s0
 8013cb0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8013cb4:	d204      	bcs.n	8013cc0 <__kernel_cosf+0x20>
 8013cb6:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8013cba:	ee17 2a90 	vmov	r2, s15
 8013cbe:	b342      	cbz	r2, 8013d12 <__kernel_cosf+0x72>
 8013cc0:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8013cc4:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8013d30 <__kernel_cosf+0x90>
 8013cc8:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8013d34 <__kernel_cosf+0x94>
 8013ccc:	4a1a      	ldr	r2, [pc, #104]	@ (8013d38 <__kernel_cosf+0x98>)
 8013cce:	eea7 6a27 	vfma.f32	s12, s14, s15
 8013cd2:	4293      	cmp	r3, r2
 8013cd4:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8013d3c <__kernel_cosf+0x9c>
 8013cd8:	eee6 7a07 	vfma.f32	s15, s12, s14
 8013cdc:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8013d40 <__kernel_cosf+0xa0>
 8013ce0:	eea7 6a87 	vfma.f32	s12, s15, s14
 8013ce4:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8013d44 <__kernel_cosf+0xa4>
 8013ce8:	eee6 7a07 	vfma.f32	s15, s12, s14
 8013cec:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8013d48 <__kernel_cosf+0xa8>
 8013cf0:	eea7 6a87 	vfma.f32	s12, s15, s14
 8013cf4:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8013cf8:	ee26 6a07 	vmul.f32	s12, s12, s14
 8013cfc:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8013d00:	eee7 0a06 	vfma.f32	s1, s14, s12
 8013d04:	ee67 7a27 	vmul.f32	s15, s14, s15
 8013d08:	d804      	bhi.n	8013d14 <__kernel_cosf+0x74>
 8013d0a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8013d0e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8013d12:	4770      	bx	lr
 8013d14:	4a0d      	ldr	r2, [pc, #52]	@ (8013d4c <__kernel_cosf+0xac>)
 8013d16:	4293      	cmp	r3, r2
 8013d18:	bf9a      	itte	ls
 8013d1a:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8013d1e:	ee07 3a10 	vmovls	s14, r3
 8013d22:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8013d26:	ee30 0a47 	vsub.f32	s0, s0, s14
 8013d2a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013d2e:	e7ec      	b.n	8013d0a <__kernel_cosf+0x6a>
 8013d30:	ad47d74e 	.word	0xad47d74e
 8013d34:	310f74f6 	.word	0x310f74f6
 8013d38:	3e999999 	.word	0x3e999999
 8013d3c:	b493f27c 	.word	0xb493f27c
 8013d40:	37d00d01 	.word	0x37d00d01
 8013d44:	bab60b61 	.word	0xbab60b61
 8013d48:	3d2aaaab 	.word	0x3d2aaaab
 8013d4c:	3f480000 	.word	0x3f480000

08013d50 <__kernel_sinf>:
 8013d50:	ee10 3a10 	vmov	r3, s0
 8013d54:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013d58:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8013d5c:	d204      	bcs.n	8013d68 <__kernel_sinf+0x18>
 8013d5e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8013d62:	ee17 3a90 	vmov	r3, s15
 8013d66:	b35b      	cbz	r3, 8013dc0 <__kernel_sinf+0x70>
 8013d68:	ee20 7a00 	vmul.f32	s14, s0, s0
 8013d6c:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8013dc4 <__kernel_sinf+0x74>
 8013d70:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8013dc8 <__kernel_sinf+0x78>
 8013d74:	eea7 6a27 	vfma.f32	s12, s14, s15
 8013d78:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8013dcc <__kernel_sinf+0x7c>
 8013d7c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8013d80:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8013dd0 <__kernel_sinf+0x80>
 8013d84:	eea7 6a87 	vfma.f32	s12, s15, s14
 8013d88:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8013dd4 <__kernel_sinf+0x84>
 8013d8c:	ee60 6a07 	vmul.f32	s13, s0, s14
 8013d90:	eee6 7a07 	vfma.f32	s15, s12, s14
 8013d94:	b930      	cbnz	r0, 8013da4 <__kernel_sinf+0x54>
 8013d96:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8013dd8 <__kernel_sinf+0x88>
 8013d9a:	eea7 6a27 	vfma.f32	s12, s14, s15
 8013d9e:	eea6 0a26 	vfma.f32	s0, s12, s13
 8013da2:	4770      	bx	lr
 8013da4:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8013da8:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8013dac:	eee0 7a86 	vfma.f32	s15, s1, s12
 8013db0:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8013db4:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8013ddc <__kernel_sinf+0x8c>
 8013db8:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8013dbc:	ee30 0a60 	vsub.f32	s0, s0, s1
 8013dc0:	4770      	bx	lr
 8013dc2:	bf00      	nop
 8013dc4:	2f2ec9d3 	.word	0x2f2ec9d3
 8013dc8:	b2d72f34 	.word	0xb2d72f34
 8013dcc:	3638ef1b 	.word	0x3638ef1b
 8013dd0:	b9500d01 	.word	0xb9500d01
 8013dd4:	3c088889 	.word	0x3c088889
 8013dd8:	be2aaaab 	.word	0xbe2aaaab
 8013ddc:	3e2aaaab 	.word	0x3e2aaaab

08013de0 <__ieee754_fmodf>:
 8013de0:	b570      	push	{r4, r5, r6, lr}
 8013de2:	ee10 6a90 	vmov	r6, s1
 8013de6:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8013dea:	1e5a      	subs	r2, r3, #1
 8013dec:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8013df0:	d206      	bcs.n	8013e00 <__ieee754_fmodf+0x20>
 8013df2:	ee10 4a10 	vmov	r4, s0
 8013df6:	f024 4100 	bic.w	r1, r4, #2147483648	@ 0x80000000
 8013dfa:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8013dfe:	d304      	bcc.n	8013e0a <__ieee754_fmodf+0x2a>
 8013e00:	ee60 0a20 	vmul.f32	s1, s0, s1
 8013e04:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 8013e08:	bd70      	pop	{r4, r5, r6, pc}
 8013e0a:	4299      	cmp	r1, r3
 8013e0c:	dbfc      	blt.n	8013e08 <__ieee754_fmodf+0x28>
 8013e0e:	f004 4500 	and.w	r5, r4, #2147483648	@ 0x80000000
 8013e12:	d105      	bne.n	8013e20 <__ieee754_fmodf+0x40>
 8013e14:	4b32      	ldr	r3, [pc, #200]	@ (8013ee0 <__ieee754_fmodf+0x100>)
 8013e16:	eb03 7355 	add.w	r3, r3, r5, lsr #29
 8013e1a:	ed93 0a00 	vldr	s0, [r3]
 8013e1e:	e7f3      	b.n	8013e08 <__ieee754_fmodf+0x28>
 8013e20:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 8013e24:	d146      	bne.n	8013eb4 <__ieee754_fmodf+0xd4>
 8013e26:	020a      	lsls	r2, r1, #8
 8013e28:	f06f 007d 	mvn.w	r0, #125	@ 0x7d
 8013e2c:	2a00      	cmp	r2, #0
 8013e2e:	dc3e      	bgt.n	8013eae <__ieee754_fmodf+0xce>
 8013e30:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8013e34:	bf01      	itttt	eq
 8013e36:	021a      	lsleq	r2, r3, #8
 8013e38:	fab2 f282 	clzeq	r2, r2
 8013e3c:	f1c2 22ff 	rsbeq	r2, r2, #4278255360	@ 0xff00ff00
 8013e40:	f502 027f 	addeq.w	r2, r2, #16711680	@ 0xff0000
 8013e44:	bf16      	itet	ne
 8013e46:	15da      	asrne	r2, r3, #23
 8013e48:	3282      	addeq	r2, #130	@ 0x82
 8013e4a:	3a7f      	subne	r2, #127	@ 0x7f
 8013e4c:	f110 0f7e 	cmn.w	r0, #126	@ 0x7e
 8013e50:	bfbb      	ittet	lt
 8013e52:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 8013e56:	1a24      	sublt	r4, r4, r0
 8013e58:	f3c4 0416 	ubfxge	r4, r4, #0, #23
 8013e5c:	40a1      	lsllt	r1, r4
 8013e5e:	bfa8      	it	ge
 8013e60:	f444 0100 	orrge.w	r1, r4, #8388608	@ 0x800000
 8013e64:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 8013e68:	bfb5      	itete	lt
 8013e6a:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 8013e6e:	f3c6 0616 	ubfxge	r6, r6, #0, #23
 8013e72:	1aa4      	sublt	r4, r4, r2
 8013e74:	f446 0400 	orrge.w	r4, r6, #8388608	@ 0x800000
 8013e78:	bfb8      	it	lt
 8013e7a:	fa03 f404 	lsllt.w	r4, r3, r4
 8013e7e:	1a80      	subs	r0, r0, r2
 8013e80:	1b0b      	subs	r3, r1, r4
 8013e82:	b9d0      	cbnz	r0, 8013eba <__ieee754_fmodf+0xda>
 8013e84:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 8013e88:	bf28      	it	cs
 8013e8a:	460b      	movcs	r3, r1
 8013e8c:	2b00      	cmp	r3, #0
 8013e8e:	d0c1      	beq.n	8013e14 <__ieee754_fmodf+0x34>
 8013e90:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8013e94:	db19      	blt.n	8013eca <__ieee754_fmodf+0xea>
 8013e96:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 8013e9a:	db19      	blt.n	8013ed0 <__ieee754_fmodf+0xf0>
 8013e9c:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8013ea0:	327f      	adds	r2, #127	@ 0x7f
 8013ea2:	432b      	orrs	r3, r5
 8013ea4:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8013ea8:	ee00 3a10 	vmov	s0, r3
 8013eac:	e7ac      	b.n	8013e08 <__ieee754_fmodf+0x28>
 8013eae:	3801      	subs	r0, #1
 8013eb0:	0052      	lsls	r2, r2, #1
 8013eb2:	e7bb      	b.n	8013e2c <__ieee754_fmodf+0x4c>
 8013eb4:	15c8      	asrs	r0, r1, #23
 8013eb6:	387f      	subs	r0, #127	@ 0x7f
 8013eb8:	e7ba      	b.n	8013e30 <__ieee754_fmodf+0x50>
 8013eba:	2b00      	cmp	r3, #0
 8013ebc:	da02      	bge.n	8013ec4 <__ieee754_fmodf+0xe4>
 8013ebe:	0049      	lsls	r1, r1, #1
 8013ec0:	3801      	subs	r0, #1
 8013ec2:	e7dd      	b.n	8013e80 <__ieee754_fmodf+0xa0>
 8013ec4:	d0a6      	beq.n	8013e14 <__ieee754_fmodf+0x34>
 8013ec6:	0059      	lsls	r1, r3, #1
 8013ec8:	e7fa      	b.n	8013ec0 <__ieee754_fmodf+0xe0>
 8013eca:	005b      	lsls	r3, r3, #1
 8013ecc:	3a01      	subs	r2, #1
 8013ece:	e7df      	b.n	8013e90 <__ieee754_fmodf+0xb0>
 8013ed0:	f1c2 22ff 	rsb	r2, r2, #4278255360	@ 0xff00ff00
 8013ed4:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 8013ed8:	3282      	adds	r2, #130	@ 0x82
 8013eda:	4113      	asrs	r3, r2
 8013edc:	432b      	orrs	r3, r5
 8013ede:	e7e3      	b.n	8013ea8 <__ieee754_fmodf+0xc8>
 8013ee0:	08015248 	.word	0x08015248

08013ee4 <__ieee754_rem_pio2f>:
 8013ee4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013ee6:	ee10 6a10 	vmov	r6, s0
 8013eea:	4b88      	ldr	r3, [pc, #544]	@ (801410c <__ieee754_rem_pio2f+0x228>)
 8013eec:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8013ef0:	429d      	cmp	r5, r3
 8013ef2:	b087      	sub	sp, #28
 8013ef4:	4604      	mov	r4, r0
 8013ef6:	d805      	bhi.n	8013f04 <__ieee754_rem_pio2f+0x20>
 8013ef8:	2300      	movs	r3, #0
 8013efa:	ed80 0a00 	vstr	s0, [r0]
 8013efe:	6043      	str	r3, [r0, #4]
 8013f00:	2000      	movs	r0, #0
 8013f02:	e022      	b.n	8013f4a <__ieee754_rem_pio2f+0x66>
 8013f04:	4b82      	ldr	r3, [pc, #520]	@ (8014110 <__ieee754_rem_pio2f+0x22c>)
 8013f06:	429d      	cmp	r5, r3
 8013f08:	d83a      	bhi.n	8013f80 <__ieee754_rem_pio2f+0x9c>
 8013f0a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8013f0e:	2e00      	cmp	r6, #0
 8013f10:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8014114 <__ieee754_rem_pio2f+0x230>
 8013f14:	4a80      	ldr	r2, [pc, #512]	@ (8014118 <__ieee754_rem_pio2f+0x234>)
 8013f16:	f023 030f 	bic.w	r3, r3, #15
 8013f1a:	dd18      	ble.n	8013f4e <__ieee754_rem_pio2f+0x6a>
 8013f1c:	4293      	cmp	r3, r2
 8013f1e:	ee70 7a47 	vsub.f32	s15, s0, s14
 8013f22:	bf09      	itett	eq
 8013f24:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 801411c <__ieee754_rem_pio2f+0x238>
 8013f28:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8014120 <__ieee754_rem_pio2f+0x23c>
 8013f2c:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8014124 <__ieee754_rem_pio2f+0x240>
 8013f30:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8013f34:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8013f38:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013f3c:	ed80 7a00 	vstr	s14, [r0]
 8013f40:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8013f44:	edc0 7a01 	vstr	s15, [r0, #4]
 8013f48:	2001      	movs	r0, #1
 8013f4a:	b007      	add	sp, #28
 8013f4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013f4e:	4293      	cmp	r3, r2
 8013f50:	ee70 7a07 	vadd.f32	s15, s0, s14
 8013f54:	bf09      	itett	eq
 8013f56:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 801411c <__ieee754_rem_pio2f+0x238>
 8013f5a:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8014120 <__ieee754_rem_pio2f+0x23c>
 8013f5e:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8014124 <__ieee754_rem_pio2f+0x240>
 8013f62:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8013f66:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8013f6a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013f6e:	ed80 7a00 	vstr	s14, [r0]
 8013f72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8013f76:	edc0 7a01 	vstr	s15, [r0, #4]
 8013f7a:	f04f 30ff 	mov.w	r0, #4294967295
 8013f7e:	e7e4      	b.n	8013f4a <__ieee754_rem_pio2f+0x66>
 8013f80:	4b69      	ldr	r3, [pc, #420]	@ (8014128 <__ieee754_rem_pio2f+0x244>)
 8013f82:	429d      	cmp	r5, r3
 8013f84:	d873      	bhi.n	801406e <__ieee754_rem_pio2f+0x18a>
 8013f86:	f000 f8dd 	bl	8014144 <fabsf>
 8013f8a:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 801412c <__ieee754_rem_pio2f+0x248>
 8013f8e:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8013f92:	eee0 7a07 	vfma.f32	s15, s0, s14
 8013f96:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013f9a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8013f9e:	ee17 0a90 	vmov	r0, s15
 8013fa2:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8014114 <__ieee754_rem_pio2f+0x230>
 8013fa6:	eea7 0a67 	vfms.f32	s0, s14, s15
 8013faa:	281f      	cmp	r0, #31
 8013fac:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8014120 <__ieee754_rem_pio2f+0x23c>
 8013fb0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8013fb4:	eeb1 6a47 	vneg.f32	s12, s14
 8013fb8:	ee70 6a67 	vsub.f32	s13, s0, s15
 8013fbc:	ee16 1a90 	vmov	r1, s13
 8013fc0:	dc09      	bgt.n	8013fd6 <__ieee754_rem_pio2f+0xf2>
 8013fc2:	4a5b      	ldr	r2, [pc, #364]	@ (8014130 <__ieee754_rem_pio2f+0x24c>)
 8013fc4:	1e47      	subs	r7, r0, #1
 8013fc6:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8013fca:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8013fce:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8013fd2:	4293      	cmp	r3, r2
 8013fd4:	d107      	bne.n	8013fe6 <__ieee754_rem_pio2f+0x102>
 8013fd6:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8013fda:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8013fde:	2a08      	cmp	r2, #8
 8013fe0:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8013fe4:	dc14      	bgt.n	8014010 <__ieee754_rem_pio2f+0x12c>
 8013fe6:	6021      	str	r1, [r4, #0]
 8013fe8:	ed94 7a00 	vldr	s14, [r4]
 8013fec:	ee30 0a47 	vsub.f32	s0, s0, s14
 8013ff0:	2e00      	cmp	r6, #0
 8013ff2:	ee30 0a67 	vsub.f32	s0, s0, s15
 8013ff6:	ed84 0a01 	vstr	s0, [r4, #4]
 8013ffa:	daa6      	bge.n	8013f4a <__ieee754_rem_pio2f+0x66>
 8013ffc:	eeb1 7a47 	vneg.f32	s14, s14
 8014000:	eeb1 0a40 	vneg.f32	s0, s0
 8014004:	ed84 7a00 	vstr	s14, [r4]
 8014008:	ed84 0a01 	vstr	s0, [r4, #4]
 801400c:	4240      	negs	r0, r0
 801400e:	e79c      	b.n	8013f4a <__ieee754_rem_pio2f+0x66>
 8014010:	eddf 5a42 	vldr	s11, [pc, #264]	@ 801411c <__ieee754_rem_pio2f+0x238>
 8014014:	eef0 6a40 	vmov.f32	s13, s0
 8014018:	eee6 6a25 	vfma.f32	s13, s12, s11
 801401c:	ee70 7a66 	vsub.f32	s15, s0, s13
 8014020:	eee6 7a25 	vfma.f32	s15, s12, s11
 8014024:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8014124 <__ieee754_rem_pio2f+0x240>
 8014028:	eed7 7a25 	vfnms.f32	s15, s14, s11
 801402c:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8014030:	ee15 2a90 	vmov	r2, s11
 8014034:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8014038:	1a5b      	subs	r3, r3, r1
 801403a:	2b19      	cmp	r3, #25
 801403c:	dc04      	bgt.n	8014048 <__ieee754_rem_pio2f+0x164>
 801403e:	edc4 5a00 	vstr	s11, [r4]
 8014042:	eeb0 0a66 	vmov.f32	s0, s13
 8014046:	e7cf      	b.n	8013fe8 <__ieee754_rem_pio2f+0x104>
 8014048:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8014134 <__ieee754_rem_pio2f+0x250>
 801404c:	eeb0 0a66 	vmov.f32	s0, s13
 8014050:	eea6 0a25 	vfma.f32	s0, s12, s11
 8014054:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8014058:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8014138 <__ieee754_rem_pio2f+0x254>
 801405c:	eee6 7a25 	vfma.f32	s15, s12, s11
 8014060:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8014064:	ee30 7a67 	vsub.f32	s14, s0, s15
 8014068:	ed84 7a00 	vstr	s14, [r4]
 801406c:	e7bc      	b.n	8013fe8 <__ieee754_rem_pio2f+0x104>
 801406e:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8014072:	d306      	bcc.n	8014082 <__ieee754_rem_pio2f+0x19e>
 8014074:	ee70 7a40 	vsub.f32	s15, s0, s0
 8014078:	edc0 7a01 	vstr	s15, [r0, #4]
 801407c:	edc0 7a00 	vstr	s15, [r0]
 8014080:	e73e      	b.n	8013f00 <__ieee754_rem_pio2f+0x1c>
 8014082:	15ea      	asrs	r2, r5, #23
 8014084:	3a86      	subs	r2, #134	@ 0x86
 8014086:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 801408a:	ee07 3a90 	vmov	s15, r3
 801408e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8014092:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 801413c <__ieee754_rem_pio2f+0x258>
 8014096:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801409a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801409e:	ed8d 7a03 	vstr	s14, [sp, #12]
 80140a2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80140a6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80140aa:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80140ae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80140b2:	ed8d 7a04 	vstr	s14, [sp, #16]
 80140b6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80140ba:	eef5 7a40 	vcmp.f32	s15, #0.0
 80140be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80140c2:	edcd 7a05 	vstr	s15, [sp, #20]
 80140c6:	d11e      	bne.n	8014106 <__ieee754_rem_pio2f+0x222>
 80140c8:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80140cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80140d0:	bf0c      	ite	eq
 80140d2:	2301      	moveq	r3, #1
 80140d4:	2302      	movne	r3, #2
 80140d6:	491a      	ldr	r1, [pc, #104]	@ (8014140 <__ieee754_rem_pio2f+0x25c>)
 80140d8:	9101      	str	r1, [sp, #4]
 80140da:	2102      	movs	r1, #2
 80140dc:	9100      	str	r1, [sp, #0]
 80140de:	a803      	add	r0, sp, #12
 80140e0:	4621      	mov	r1, r4
 80140e2:	f000 fc69 	bl	80149b8 <__kernel_rem_pio2f>
 80140e6:	2e00      	cmp	r6, #0
 80140e8:	f6bf af2f 	bge.w	8013f4a <__ieee754_rem_pio2f+0x66>
 80140ec:	edd4 7a00 	vldr	s15, [r4]
 80140f0:	eef1 7a67 	vneg.f32	s15, s15
 80140f4:	edc4 7a00 	vstr	s15, [r4]
 80140f8:	edd4 7a01 	vldr	s15, [r4, #4]
 80140fc:	eef1 7a67 	vneg.f32	s15, s15
 8014100:	edc4 7a01 	vstr	s15, [r4, #4]
 8014104:	e782      	b.n	801400c <__ieee754_rem_pio2f+0x128>
 8014106:	2303      	movs	r3, #3
 8014108:	e7e5      	b.n	80140d6 <__ieee754_rem_pio2f+0x1f2>
 801410a:	bf00      	nop
 801410c:	3f490fd8 	.word	0x3f490fd8
 8014110:	4016cbe3 	.word	0x4016cbe3
 8014114:	3fc90f80 	.word	0x3fc90f80
 8014118:	3fc90fd0 	.word	0x3fc90fd0
 801411c:	37354400 	.word	0x37354400
 8014120:	37354443 	.word	0x37354443
 8014124:	2e85a308 	.word	0x2e85a308
 8014128:	43490f80 	.word	0x43490f80
 801412c:	3f22f984 	.word	0x3f22f984
 8014130:	08015250 	.word	0x08015250
 8014134:	2e85a300 	.word	0x2e85a300
 8014138:	248d3132 	.word	0x248d3132
 801413c:	43800000 	.word	0x43800000
 8014140:	080152d0 	.word	0x080152d0

08014144 <fabsf>:
 8014144:	ee10 3a10 	vmov	r3, s0
 8014148:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801414c:	ee00 3a10 	vmov	s0, r3
 8014150:	4770      	bx	lr
 8014152:	0000      	movs	r0, r0
 8014154:	0000      	movs	r0, r0
	...

08014158 <scalbn>:
 8014158:	b570      	push	{r4, r5, r6, lr}
 801415a:	ec55 4b10 	vmov	r4, r5, d0
 801415e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8014162:	4606      	mov	r6, r0
 8014164:	462b      	mov	r3, r5
 8014166:	b991      	cbnz	r1, 801418e <scalbn+0x36>
 8014168:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801416c:	4323      	orrs	r3, r4
 801416e:	d03b      	beq.n	80141e8 <scalbn+0x90>
 8014170:	4b33      	ldr	r3, [pc, #204]	@ (8014240 <scalbn+0xe8>)
 8014172:	4620      	mov	r0, r4
 8014174:	4629      	mov	r1, r5
 8014176:	2200      	movs	r2, #0
 8014178:	f7ec fa0a 	bl	8000590 <__aeabi_dmul>
 801417c:	4b31      	ldr	r3, [pc, #196]	@ (8014244 <scalbn+0xec>)
 801417e:	429e      	cmp	r6, r3
 8014180:	4604      	mov	r4, r0
 8014182:	460d      	mov	r5, r1
 8014184:	da0f      	bge.n	80141a6 <scalbn+0x4e>
 8014186:	a326      	add	r3, pc, #152	@ (adr r3, 8014220 <scalbn+0xc8>)
 8014188:	e9d3 2300 	ldrd	r2, r3, [r3]
 801418c:	e01e      	b.n	80141cc <scalbn+0x74>
 801418e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8014192:	4291      	cmp	r1, r2
 8014194:	d10b      	bne.n	80141ae <scalbn+0x56>
 8014196:	4622      	mov	r2, r4
 8014198:	4620      	mov	r0, r4
 801419a:	4629      	mov	r1, r5
 801419c:	f7ec f842 	bl	8000224 <__adddf3>
 80141a0:	4604      	mov	r4, r0
 80141a2:	460d      	mov	r5, r1
 80141a4:	e020      	b.n	80141e8 <scalbn+0x90>
 80141a6:	460b      	mov	r3, r1
 80141a8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80141ac:	3936      	subs	r1, #54	@ 0x36
 80141ae:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80141b2:	4296      	cmp	r6, r2
 80141b4:	dd0d      	ble.n	80141d2 <scalbn+0x7a>
 80141b6:	2d00      	cmp	r5, #0
 80141b8:	a11b      	add	r1, pc, #108	@ (adr r1, 8014228 <scalbn+0xd0>)
 80141ba:	e9d1 0100 	ldrd	r0, r1, [r1]
 80141be:	da02      	bge.n	80141c6 <scalbn+0x6e>
 80141c0:	a11b      	add	r1, pc, #108	@ (adr r1, 8014230 <scalbn+0xd8>)
 80141c2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80141c6:	a318      	add	r3, pc, #96	@ (adr r3, 8014228 <scalbn+0xd0>)
 80141c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80141cc:	f7ec f9e0 	bl	8000590 <__aeabi_dmul>
 80141d0:	e7e6      	b.n	80141a0 <scalbn+0x48>
 80141d2:	1872      	adds	r2, r6, r1
 80141d4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 80141d8:	428a      	cmp	r2, r1
 80141da:	dcec      	bgt.n	80141b6 <scalbn+0x5e>
 80141dc:	2a00      	cmp	r2, #0
 80141de:	dd06      	ble.n	80141ee <scalbn+0x96>
 80141e0:	f36f 531e 	bfc	r3, #20, #11
 80141e4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80141e8:	ec45 4b10 	vmov	d0, r4, r5
 80141ec:	bd70      	pop	{r4, r5, r6, pc}
 80141ee:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 80141f2:	da08      	bge.n	8014206 <scalbn+0xae>
 80141f4:	2d00      	cmp	r5, #0
 80141f6:	a10a      	add	r1, pc, #40	@ (adr r1, 8014220 <scalbn+0xc8>)
 80141f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80141fc:	dac3      	bge.n	8014186 <scalbn+0x2e>
 80141fe:	a10e      	add	r1, pc, #56	@ (adr r1, 8014238 <scalbn+0xe0>)
 8014200:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014204:	e7bf      	b.n	8014186 <scalbn+0x2e>
 8014206:	3236      	adds	r2, #54	@ 0x36
 8014208:	f36f 531e 	bfc	r3, #20, #11
 801420c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8014210:	4620      	mov	r0, r4
 8014212:	4b0d      	ldr	r3, [pc, #52]	@ (8014248 <scalbn+0xf0>)
 8014214:	4629      	mov	r1, r5
 8014216:	2200      	movs	r2, #0
 8014218:	e7d8      	b.n	80141cc <scalbn+0x74>
 801421a:	bf00      	nop
 801421c:	f3af 8000 	nop.w
 8014220:	c2f8f359 	.word	0xc2f8f359
 8014224:	01a56e1f 	.word	0x01a56e1f
 8014228:	8800759c 	.word	0x8800759c
 801422c:	7e37e43c 	.word	0x7e37e43c
 8014230:	8800759c 	.word	0x8800759c
 8014234:	fe37e43c 	.word	0xfe37e43c
 8014238:	c2f8f359 	.word	0xc2f8f359
 801423c:	81a56e1f 	.word	0x81a56e1f
 8014240:	43500000 	.word	0x43500000
 8014244:	ffff3cb0 	.word	0xffff3cb0
 8014248:	3c900000 	.word	0x3c900000

0801424c <scalbnf>:
 801424c:	ee10 3a10 	vmov	r3, s0
 8014250:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8014254:	d02b      	beq.n	80142ae <scalbnf+0x62>
 8014256:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 801425a:	d302      	bcc.n	8014262 <scalbnf+0x16>
 801425c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8014260:	4770      	bx	lr
 8014262:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8014266:	d123      	bne.n	80142b0 <scalbnf+0x64>
 8014268:	4b24      	ldr	r3, [pc, #144]	@ (80142fc <scalbnf+0xb0>)
 801426a:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8014300 <scalbnf+0xb4>
 801426e:	4298      	cmp	r0, r3
 8014270:	ee20 0a27 	vmul.f32	s0, s0, s15
 8014274:	db17      	blt.n	80142a6 <scalbnf+0x5a>
 8014276:	ee10 3a10 	vmov	r3, s0
 801427a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801427e:	3a19      	subs	r2, #25
 8014280:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8014284:	4288      	cmp	r0, r1
 8014286:	dd15      	ble.n	80142b4 <scalbnf+0x68>
 8014288:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8014304 <scalbnf+0xb8>
 801428c:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8014308 <scalbnf+0xbc>
 8014290:	ee10 3a10 	vmov	r3, s0
 8014294:	eeb0 7a67 	vmov.f32	s14, s15
 8014298:	2b00      	cmp	r3, #0
 801429a:	bfb8      	it	lt
 801429c:	eef0 7a66 	vmovlt.f32	s15, s13
 80142a0:	ee27 0a87 	vmul.f32	s0, s15, s14
 80142a4:	4770      	bx	lr
 80142a6:	eddf 7a19 	vldr	s15, [pc, #100]	@ 801430c <scalbnf+0xc0>
 80142aa:	ee27 0a80 	vmul.f32	s0, s15, s0
 80142ae:	4770      	bx	lr
 80142b0:	0dd2      	lsrs	r2, r2, #23
 80142b2:	e7e5      	b.n	8014280 <scalbnf+0x34>
 80142b4:	4410      	add	r0, r2
 80142b6:	28fe      	cmp	r0, #254	@ 0xfe
 80142b8:	dce6      	bgt.n	8014288 <scalbnf+0x3c>
 80142ba:	2800      	cmp	r0, #0
 80142bc:	dd06      	ble.n	80142cc <scalbnf+0x80>
 80142be:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80142c2:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80142c6:	ee00 3a10 	vmov	s0, r3
 80142ca:	4770      	bx	lr
 80142cc:	f110 0f16 	cmn.w	r0, #22
 80142d0:	da09      	bge.n	80142e6 <scalbnf+0x9a>
 80142d2:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 801430c <scalbnf+0xc0>
 80142d6:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8014310 <scalbnf+0xc4>
 80142da:	ee10 3a10 	vmov	r3, s0
 80142de:	eeb0 7a67 	vmov.f32	s14, s15
 80142e2:	2b00      	cmp	r3, #0
 80142e4:	e7d9      	b.n	801429a <scalbnf+0x4e>
 80142e6:	3019      	adds	r0, #25
 80142e8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80142ec:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80142f0:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8014314 <scalbnf+0xc8>
 80142f4:	ee07 3a90 	vmov	s15, r3
 80142f8:	e7d7      	b.n	80142aa <scalbnf+0x5e>
 80142fa:	bf00      	nop
 80142fc:	ffff3cb0 	.word	0xffff3cb0
 8014300:	4c000000 	.word	0x4c000000
 8014304:	7149f2ca 	.word	0x7149f2ca
 8014308:	f149f2ca 	.word	0xf149f2ca
 801430c:	0da24260 	.word	0x0da24260
 8014310:	8da24260 	.word	0x8da24260
 8014314:	33000000 	.word	0x33000000

08014318 <__kernel_rem_pio2>:
 8014318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801431c:	ed2d 8b02 	vpush	{d8}
 8014320:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8014324:	f112 0f14 	cmn.w	r2, #20
 8014328:	9306      	str	r3, [sp, #24]
 801432a:	9104      	str	r1, [sp, #16]
 801432c:	4bc2      	ldr	r3, [pc, #776]	@ (8014638 <__kernel_rem_pio2+0x320>)
 801432e:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8014330:	9008      	str	r0, [sp, #32]
 8014332:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8014336:	9300      	str	r3, [sp, #0]
 8014338:	9b06      	ldr	r3, [sp, #24]
 801433a:	f103 33ff 	add.w	r3, r3, #4294967295
 801433e:	bfa8      	it	ge
 8014340:	1ed4      	subge	r4, r2, #3
 8014342:	9305      	str	r3, [sp, #20]
 8014344:	bfb2      	itee	lt
 8014346:	2400      	movlt	r4, #0
 8014348:	2318      	movge	r3, #24
 801434a:	fb94 f4f3 	sdivge	r4, r4, r3
 801434e:	f06f 0317 	mvn.w	r3, #23
 8014352:	fb04 3303 	mla	r3, r4, r3, r3
 8014356:	eb03 0b02 	add.w	fp, r3, r2
 801435a:	9b00      	ldr	r3, [sp, #0]
 801435c:	9a05      	ldr	r2, [sp, #20]
 801435e:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 8014628 <__kernel_rem_pio2+0x310>
 8014362:	eb03 0802 	add.w	r8, r3, r2
 8014366:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8014368:	1aa7      	subs	r7, r4, r2
 801436a:	ae20      	add	r6, sp, #128	@ 0x80
 801436c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8014370:	2500      	movs	r5, #0
 8014372:	4545      	cmp	r5, r8
 8014374:	dd12      	ble.n	801439c <__kernel_rem_pio2+0x84>
 8014376:	9b06      	ldr	r3, [sp, #24]
 8014378:	aa20      	add	r2, sp, #128	@ 0x80
 801437a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 801437e:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 8014382:	2700      	movs	r7, #0
 8014384:	9b00      	ldr	r3, [sp, #0]
 8014386:	429f      	cmp	r7, r3
 8014388:	dc2e      	bgt.n	80143e8 <__kernel_rem_pio2+0xd0>
 801438a:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 8014628 <__kernel_rem_pio2+0x310>
 801438e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8014392:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014396:	46a8      	mov	r8, r5
 8014398:	2600      	movs	r6, #0
 801439a:	e01b      	b.n	80143d4 <__kernel_rem_pio2+0xbc>
 801439c:	42ef      	cmn	r7, r5
 801439e:	d407      	bmi.n	80143b0 <__kernel_rem_pio2+0x98>
 80143a0:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80143a4:	f7ec f88a 	bl	80004bc <__aeabi_i2d>
 80143a8:	e8e6 0102 	strd	r0, r1, [r6], #8
 80143ac:	3501      	adds	r5, #1
 80143ae:	e7e0      	b.n	8014372 <__kernel_rem_pio2+0x5a>
 80143b0:	ec51 0b18 	vmov	r0, r1, d8
 80143b4:	e7f8      	b.n	80143a8 <__kernel_rem_pio2+0x90>
 80143b6:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 80143ba:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80143be:	f7ec f8e7 	bl	8000590 <__aeabi_dmul>
 80143c2:	4602      	mov	r2, r0
 80143c4:	460b      	mov	r3, r1
 80143c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80143ca:	f7eb ff2b 	bl	8000224 <__adddf3>
 80143ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80143d2:	3601      	adds	r6, #1
 80143d4:	9b05      	ldr	r3, [sp, #20]
 80143d6:	429e      	cmp	r6, r3
 80143d8:	dded      	ble.n	80143b6 <__kernel_rem_pio2+0x9e>
 80143da:	ed9d 7b02 	vldr	d7, [sp, #8]
 80143de:	3701      	adds	r7, #1
 80143e0:	ecaa 7b02 	vstmia	sl!, {d7}
 80143e4:	3508      	adds	r5, #8
 80143e6:	e7cd      	b.n	8014384 <__kernel_rem_pio2+0x6c>
 80143e8:	9b00      	ldr	r3, [sp, #0]
 80143ea:	f8dd 8000 	ldr.w	r8, [sp]
 80143ee:	aa0c      	add	r2, sp, #48	@ 0x30
 80143f0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80143f4:	930a      	str	r3, [sp, #40]	@ 0x28
 80143f6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 80143f8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80143fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80143fe:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8014402:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014404:	ab98      	add	r3, sp, #608	@ 0x260
 8014406:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801440a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 801440e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014412:	ac0c      	add	r4, sp, #48	@ 0x30
 8014414:	ab70      	add	r3, sp, #448	@ 0x1c0
 8014416:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 801441a:	46a1      	mov	r9, r4
 801441c:	46c2      	mov	sl, r8
 801441e:	f1ba 0f00 	cmp.w	sl, #0
 8014422:	dc77      	bgt.n	8014514 <__kernel_rem_pio2+0x1fc>
 8014424:	4658      	mov	r0, fp
 8014426:	ed9d 0b02 	vldr	d0, [sp, #8]
 801442a:	f7ff fe95 	bl	8014158 <scalbn>
 801442e:	ec57 6b10 	vmov	r6, r7, d0
 8014432:	2200      	movs	r2, #0
 8014434:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8014438:	4630      	mov	r0, r6
 801443a:	4639      	mov	r1, r7
 801443c:	f7ec f8a8 	bl	8000590 <__aeabi_dmul>
 8014440:	ec41 0b10 	vmov	d0, r0, r1
 8014444:	f000 fd20 	bl	8014e88 <floor>
 8014448:	4b7c      	ldr	r3, [pc, #496]	@ (801463c <__kernel_rem_pio2+0x324>)
 801444a:	ec51 0b10 	vmov	r0, r1, d0
 801444e:	2200      	movs	r2, #0
 8014450:	f7ec f89e 	bl	8000590 <__aeabi_dmul>
 8014454:	4602      	mov	r2, r0
 8014456:	460b      	mov	r3, r1
 8014458:	4630      	mov	r0, r6
 801445a:	4639      	mov	r1, r7
 801445c:	f7eb fee0 	bl	8000220 <__aeabi_dsub>
 8014460:	460f      	mov	r7, r1
 8014462:	4606      	mov	r6, r0
 8014464:	f7ec fb2e 	bl	8000ac4 <__aeabi_d2iz>
 8014468:	9002      	str	r0, [sp, #8]
 801446a:	f7ec f827 	bl	80004bc <__aeabi_i2d>
 801446e:	4602      	mov	r2, r0
 8014470:	460b      	mov	r3, r1
 8014472:	4630      	mov	r0, r6
 8014474:	4639      	mov	r1, r7
 8014476:	f7eb fed3 	bl	8000220 <__aeabi_dsub>
 801447a:	f1bb 0f00 	cmp.w	fp, #0
 801447e:	4606      	mov	r6, r0
 8014480:	460f      	mov	r7, r1
 8014482:	dd6c      	ble.n	801455e <__kernel_rem_pio2+0x246>
 8014484:	f108 31ff 	add.w	r1, r8, #4294967295
 8014488:	ab0c      	add	r3, sp, #48	@ 0x30
 801448a:	9d02      	ldr	r5, [sp, #8]
 801448c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8014490:	f1cb 0018 	rsb	r0, fp, #24
 8014494:	fa43 f200 	asr.w	r2, r3, r0
 8014498:	4415      	add	r5, r2
 801449a:	4082      	lsls	r2, r0
 801449c:	1a9b      	subs	r3, r3, r2
 801449e:	aa0c      	add	r2, sp, #48	@ 0x30
 80144a0:	9502      	str	r5, [sp, #8]
 80144a2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80144a6:	f1cb 0217 	rsb	r2, fp, #23
 80144aa:	fa43 f902 	asr.w	r9, r3, r2
 80144ae:	f1b9 0f00 	cmp.w	r9, #0
 80144b2:	dd64      	ble.n	801457e <__kernel_rem_pio2+0x266>
 80144b4:	9b02      	ldr	r3, [sp, #8]
 80144b6:	2200      	movs	r2, #0
 80144b8:	3301      	adds	r3, #1
 80144ba:	9302      	str	r3, [sp, #8]
 80144bc:	4615      	mov	r5, r2
 80144be:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 80144c2:	4590      	cmp	r8, r2
 80144c4:	f300 80a1 	bgt.w	801460a <__kernel_rem_pio2+0x2f2>
 80144c8:	f1bb 0f00 	cmp.w	fp, #0
 80144cc:	dd07      	ble.n	80144de <__kernel_rem_pio2+0x1c6>
 80144ce:	f1bb 0f01 	cmp.w	fp, #1
 80144d2:	f000 80c1 	beq.w	8014658 <__kernel_rem_pio2+0x340>
 80144d6:	f1bb 0f02 	cmp.w	fp, #2
 80144da:	f000 80c8 	beq.w	801466e <__kernel_rem_pio2+0x356>
 80144de:	f1b9 0f02 	cmp.w	r9, #2
 80144e2:	d14c      	bne.n	801457e <__kernel_rem_pio2+0x266>
 80144e4:	4632      	mov	r2, r6
 80144e6:	463b      	mov	r3, r7
 80144e8:	4955      	ldr	r1, [pc, #340]	@ (8014640 <__kernel_rem_pio2+0x328>)
 80144ea:	2000      	movs	r0, #0
 80144ec:	f7eb fe98 	bl	8000220 <__aeabi_dsub>
 80144f0:	4606      	mov	r6, r0
 80144f2:	460f      	mov	r7, r1
 80144f4:	2d00      	cmp	r5, #0
 80144f6:	d042      	beq.n	801457e <__kernel_rem_pio2+0x266>
 80144f8:	4658      	mov	r0, fp
 80144fa:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 8014630 <__kernel_rem_pio2+0x318>
 80144fe:	f7ff fe2b 	bl	8014158 <scalbn>
 8014502:	4630      	mov	r0, r6
 8014504:	4639      	mov	r1, r7
 8014506:	ec53 2b10 	vmov	r2, r3, d0
 801450a:	f7eb fe89 	bl	8000220 <__aeabi_dsub>
 801450e:	4606      	mov	r6, r0
 8014510:	460f      	mov	r7, r1
 8014512:	e034      	b.n	801457e <__kernel_rem_pio2+0x266>
 8014514:	4b4b      	ldr	r3, [pc, #300]	@ (8014644 <__kernel_rem_pio2+0x32c>)
 8014516:	2200      	movs	r2, #0
 8014518:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801451c:	f7ec f838 	bl	8000590 <__aeabi_dmul>
 8014520:	f7ec fad0 	bl	8000ac4 <__aeabi_d2iz>
 8014524:	f7eb ffca 	bl	80004bc <__aeabi_i2d>
 8014528:	4b47      	ldr	r3, [pc, #284]	@ (8014648 <__kernel_rem_pio2+0x330>)
 801452a:	2200      	movs	r2, #0
 801452c:	4606      	mov	r6, r0
 801452e:	460f      	mov	r7, r1
 8014530:	f7ec f82e 	bl	8000590 <__aeabi_dmul>
 8014534:	4602      	mov	r2, r0
 8014536:	460b      	mov	r3, r1
 8014538:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801453c:	f7eb fe70 	bl	8000220 <__aeabi_dsub>
 8014540:	f7ec fac0 	bl	8000ac4 <__aeabi_d2iz>
 8014544:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8014548:	f849 0b04 	str.w	r0, [r9], #4
 801454c:	4639      	mov	r1, r7
 801454e:	4630      	mov	r0, r6
 8014550:	f7eb fe68 	bl	8000224 <__adddf3>
 8014554:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014558:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801455c:	e75f      	b.n	801441e <__kernel_rem_pio2+0x106>
 801455e:	d107      	bne.n	8014570 <__kernel_rem_pio2+0x258>
 8014560:	f108 33ff 	add.w	r3, r8, #4294967295
 8014564:	aa0c      	add	r2, sp, #48	@ 0x30
 8014566:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801456a:	ea4f 59e3 	mov.w	r9, r3, asr #23
 801456e:	e79e      	b.n	80144ae <__kernel_rem_pio2+0x196>
 8014570:	4b36      	ldr	r3, [pc, #216]	@ (801464c <__kernel_rem_pio2+0x334>)
 8014572:	2200      	movs	r2, #0
 8014574:	f7ec fa92 	bl	8000a9c <__aeabi_dcmpge>
 8014578:	2800      	cmp	r0, #0
 801457a:	d143      	bne.n	8014604 <__kernel_rem_pio2+0x2ec>
 801457c:	4681      	mov	r9, r0
 801457e:	2200      	movs	r2, #0
 8014580:	2300      	movs	r3, #0
 8014582:	4630      	mov	r0, r6
 8014584:	4639      	mov	r1, r7
 8014586:	f7ec fa6b 	bl	8000a60 <__aeabi_dcmpeq>
 801458a:	2800      	cmp	r0, #0
 801458c:	f000 80c1 	beq.w	8014712 <__kernel_rem_pio2+0x3fa>
 8014590:	f108 33ff 	add.w	r3, r8, #4294967295
 8014594:	2200      	movs	r2, #0
 8014596:	9900      	ldr	r1, [sp, #0]
 8014598:	428b      	cmp	r3, r1
 801459a:	da70      	bge.n	801467e <__kernel_rem_pio2+0x366>
 801459c:	2a00      	cmp	r2, #0
 801459e:	f000 808b 	beq.w	80146b8 <__kernel_rem_pio2+0x3a0>
 80145a2:	f108 38ff 	add.w	r8, r8, #4294967295
 80145a6:	ab0c      	add	r3, sp, #48	@ 0x30
 80145a8:	f1ab 0b18 	sub.w	fp, fp, #24
 80145ac:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 80145b0:	2b00      	cmp	r3, #0
 80145b2:	d0f6      	beq.n	80145a2 <__kernel_rem_pio2+0x28a>
 80145b4:	4658      	mov	r0, fp
 80145b6:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 8014630 <__kernel_rem_pio2+0x318>
 80145ba:	f7ff fdcd 	bl	8014158 <scalbn>
 80145be:	f108 0301 	add.w	r3, r8, #1
 80145c2:	00da      	lsls	r2, r3, #3
 80145c4:	9205      	str	r2, [sp, #20]
 80145c6:	ec55 4b10 	vmov	r4, r5, d0
 80145ca:	aa70      	add	r2, sp, #448	@ 0x1c0
 80145cc:	f8df b074 	ldr.w	fp, [pc, #116]	@ 8014644 <__kernel_rem_pio2+0x32c>
 80145d0:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 80145d4:	4646      	mov	r6, r8
 80145d6:	f04f 0a00 	mov.w	sl, #0
 80145da:	2e00      	cmp	r6, #0
 80145dc:	f280 80d1 	bge.w	8014782 <__kernel_rem_pio2+0x46a>
 80145e0:	4644      	mov	r4, r8
 80145e2:	2c00      	cmp	r4, #0
 80145e4:	f2c0 80ff 	blt.w	80147e6 <__kernel_rem_pio2+0x4ce>
 80145e8:	4b19      	ldr	r3, [pc, #100]	@ (8014650 <__kernel_rem_pio2+0x338>)
 80145ea:	461f      	mov	r7, r3
 80145ec:	ab70      	add	r3, sp, #448	@ 0x1c0
 80145ee:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80145f2:	9306      	str	r3, [sp, #24]
 80145f4:	f04f 0a00 	mov.w	sl, #0
 80145f8:	f04f 0b00 	mov.w	fp, #0
 80145fc:	2600      	movs	r6, #0
 80145fe:	eba8 0504 	sub.w	r5, r8, r4
 8014602:	e0e4      	b.n	80147ce <__kernel_rem_pio2+0x4b6>
 8014604:	f04f 0902 	mov.w	r9, #2
 8014608:	e754      	b.n	80144b4 <__kernel_rem_pio2+0x19c>
 801460a:	f854 3b04 	ldr.w	r3, [r4], #4
 801460e:	bb0d      	cbnz	r5, 8014654 <__kernel_rem_pio2+0x33c>
 8014610:	b123      	cbz	r3, 801461c <__kernel_rem_pio2+0x304>
 8014612:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8014616:	f844 3c04 	str.w	r3, [r4, #-4]
 801461a:	2301      	movs	r3, #1
 801461c:	3201      	adds	r2, #1
 801461e:	461d      	mov	r5, r3
 8014620:	e74f      	b.n	80144c2 <__kernel_rem_pio2+0x1aa>
 8014622:	bf00      	nop
 8014624:	f3af 8000 	nop.w
	...
 8014634:	3ff00000 	.word	0x3ff00000
 8014638:	08015628 	.word	0x08015628
 801463c:	40200000 	.word	0x40200000
 8014640:	3ff00000 	.word	0x3ff00000
 8014644:	3e700000 	.word	0x3e700000
 8014648:	41700000 	.word	0x41700000
 801464c:	3fe00000 	.word	0x3fe00000
 8014650:	080155e8 	.word	0x080155e8
 8014654:	1acb      	subs	r3, r1, r3
 8014656:	e7de      	b.n	8014616 <__kernel_rem_pio2+0x2fe>
 8014658:	f108 32ff 	add.w	r2, r8, #4294967295
 801465c:	ab0c      	add	r3, sp, #48	@ 0x30
 801465e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014662:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8014666:	a90c      	add	r1, sp, #48	@ 0x30
 8014668:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 801466c:	e737      	b.n	80144de <__kernel_rem_pio2+0x1c6>
 801466e:	f108 32ff 	add.w	r2, r8, #4294967295
 8014672:	ab0c      	add	r3, sp, #48	@ 0x30
 8014674:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014678:	f3c3 0315 	ubfx	r3, r3, #0, #22
 801467c:	e7f3      	b.n	8014666 <__kernel_rem_pio2+0x34e>
 801467e:	a90c      	add	r1, sp, #48	@ 0x30
 8014680:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8014684:	3b01      	subs	r3, #1
 8014686:	430a      	orrs	r2, r1
 8014688:	e785      	b.n	8014596 <__kernel_rem_pio2+0x27e>
 801468a:	3401      	adds	r4, #1
 801468c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8014690:	2a00      	cmp	r2, #0
 8014692:	d0fa      	beq.n	801468a <__kernel_rem_pio2+0x372>
 8014694:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014696:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801469a:	eb0d 0503 	add.w	r5, sp, r3
 801469e:	9b06      	ldr	r3, [sp, #24]
 80146a0:	aa20      	add	r2, sp, #128	@ 0x80
 80146a2:	4443      	add	r3, r8
 80146a4:	f108 0701 	add.w	r7, r8, #1
 80146a8:	3d98      	subs	r5, #152	@ 0x98
 80146aa:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 80146ae:	4444      	add	r4, r8
 80146b0:	42bc      	cmp	r4, r7
 80146b2:	da04      	bge.n	80146be <__kernel_rem_pio2+0x3a6>
 80146b4:	46a0      	mov	r8, r4
 80146b6:	e6a2      	b.n	80143fe <__kernel_rem_pio2+0xe6>
 80146b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80146ba:	2401      	movs	r4, #1
 80146bc:	e7e6      	b.n	801468c <__kernel_rem_pio2+0x374>
 80146be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80146c0:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 80146c4:	f7eb fefa 	bl	80004bc <__aeabi_i2d>
 80146c8:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 8014988 <__kernel_rem_pio2+0x670>
 80146cc:	e8e6 0102 	strd	r0, r1, [r6], #8
 80146d0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80146d4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80146d8:	46b2      	mov	sl, r6
 80146da:	f04f 0800 	mov.w	r8, #0
 80146de:	9b05      	ldr	r3, [sp, #20]
 80146e0:	4598      	cmp	r8, r3
 80146e2:	dd05      	ble.n	80146f0 <__kernel_rem_pio2+0x3d8>
 80146e4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80146e8:	3701      	adds	r7, #1
 80146ea:	eca5 7b02 	vstmia	r5!, {d7}
 80146ee:	e7df      	b.n	80146b0 <__kernel_rem_pio2+0x398>
 80146f0:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 80146f4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80146f8:	f7eb ff4a 	bl	8000590 <__aeabi_dmul>
 80146fc:	4602      	mov	r2, r0
 80146fe:	460b      	mov	r3, r1
 8014700:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014704:	f7eb fd8e 	bl	8000224 <__adddf3>
 8014708:	f108 0801 	add.w	r8, r8, #1
 801470c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014710:	e7e5      	b.n	80146de <__kernel_rem_pio2+0x3c6>
 8014712:	f1cb 0000 	rsb	r0, fp, #0
 8014716:	ec47 6b10 	vmov	d0, r6, r7
 801471a:	f7ff fd1d 	bl	8014158 <scalbn>
 801471e:	ec55 4b10 	vmov	r4, r5, d0
 8014722:	4b9b      	ldr	r3, [pc, #620]	@ (8014990 <__kernel_rem_pio2+0x678>)
 8014724:	2200      	movs	r2, #0
 8014726:	4620      	mov	r0, r4
 8014728:	4629      	mov	r1, r5
 801472a:	f7ec f9b7 	bl	8000a9c <__aeabi_dcmpge>
 801472e:	b300      	cbz	r0, 8014772 <__kernel_rem_pio2+0x45a>
 8014730:	4b98      	ldr	r3, [pc, #608]	@ (8014994 <__kernel_rem_pio2+0x67c>)
 8014732:	2200      	movs	r2, #0
 8014734:	4620      	mov	r0, r4
 8014736:	4629      	mov	r1, r5
 8014738:	f7eb ff2a 	bl	8000590 <__aeabi_dmul>
 801473c:	f7ec f9c2 	bl	8000ac4 <__aeabi_d2iz>
 8014740:	4606      	mov	r6, r0
 8014742:	f7eb febb 	bl	80004bc <__aeabi_i2d>
 8014746:	4b92      	ldr	r3, [pc, #584]	@ (8014990 <__kernel_rem_pio2+0x678>)
 8014748:	2200      	movs	r2, #0
 801474a:	f7eb ff21 	bl	8000590 <__aeabi_dmul>
 801474e:	460b      	mov	r3, r1
 8014750:	4602      	mov	r2, r0
 8014752:	4629      	mov	r1, r5
 8014754:	4620      	mov	r0, r4
 8014756:	f7eb fd63 	bl	8000220 <__aeabi_dsub>
 801475a:	f7ec f9b3 	bl	8000ac4 <__aeabi_d2iz>
 801475e:	ab0c      	add	r3, sp, #48	@ 0x30
 8014760:	f10b 0b18 	add.w	fp, fp, #24
 8014764:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8014768:	f108 0801 	add.w	r8, r8, #1
 801476c:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8014770:	e720      	b.n	80145b4 <__kernel_rem_pio2+0x29c>
 8014772:	4620      	mov	r0, r4
 8014774:	4629      	mov	r1, r5
 8014776:	f7ec f9a5 	bl	8000ac4 <__aeabi_d2iz>
 801477a:	ab0c      	add	r3, sp, #48	@ 0x30
 801477c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8014780:	e718      	b.n	80145b4 <__kernel_rem_pio2+0x29c>
 8014782:	ab0c      	add	r3, sp, #48	@ 0x30
 8014784:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8014788:	f7eb fe98 	bl	80004bc <__aeabi_i2d>
 801478c:	4622      	mov	r2, r4
 801478e:	462b      	mov	r3, r5
 8014790:	f7eb fefe 	bl	8000590 <__aeabi_dmul>
 8014794:	4652      	mov	r2, sl
 8014796:	e967 0102 	strd	r0, r1, [r7, #-8]!
 801479a:	465b      	mov	r3, fp
 801479c:	4620      	mov	r0, r4
 801479e:	4629      	mov	r1, r5
 80147a0:	f7eb fef6 	bl	8000590 <__aeabi_dmul>
 80147a4:	3e01      	subs	r6, #1
 80147a6:	4604      	mov	r4, r0
 80147a8:	460d      	mov	r5, r1
 80147aa:	e716      	b.n	80145da <__kernel_rem_pio2+0x2c2>
 80147ac:	9906      	ldr	r1, [sp, #24]
 80147ae:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 80147b2:	9106      	str	r1, [sp, #24]
 80147b4:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 80147b8:	f7eb feea 	bl	8000590 <__aeabi_dmul>
 80147bc:	4602      	mov	r2, r0
 80147be:	460b      	mov	r3, r1
 80147c0:	4650      	mov	r0, sl
 80147c2:	4659      	mov	r1, fp
 80147c4:	f7eb fd2e 	bl	8000224 <__adddf3>
 80147c8:	3601      	adds	r6, #1
 80147ca:	4682      	mov	sl, r0
 80147cc:	468b      	mov	fp, r1
 80147ce:	9b00      	ldr	r3, [sp, #0]
 80147d0:	429e      	cmp	r6, r3
 80147d2:	dc01      	bgt.n	80147d8 <__kernel_rem_pio2+0x4c0>
 80147d4:	42ae      	cmp	r6, r5
 80147d6:	dde9      	ble.n	80147ac <__kernel_rem_pio2+0x494>
 80147d8:	ab48      	add	r3, sp, #288	@ 0x120
 80147da:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80147de:	e9c5 ab00 	strd	sl, fp, [r5]
 80147e2:	3c01      	subs	r4, #1
 80147e4:	e6fd      	b.n	80145e2 <__kernel_rem_pio2+0x2ca>
 80147e6:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 80147e8:	2b02      	cmp	r3, #2
 80147ea:	dc0b      	bgt.n	8014804 <__kernel_rem_pio2+0x4ec>
 80147ec:	2b00      	cmp	r3, #0
 80147ee:	dc35      	bgt.n	801485c <__kernel_rem_pio2+0x544>
 80147f0:	d059      	beq.n	80148a6 <__kernel_rem_pio2+0x58e>
 80147f2:	9b02      	ldr	r3, [sp, #8]
 80147f4:	f003 0007 	and.w	r0, r3, #7
 80147f8:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 80147fc:	ecbd 8b02 	vpop	{d8}
 8014800:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014804:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8014806:	2b03      	cmp	r3, #3
 8014808:	d1f3      	bne.n	80147f2 <__kernel_rem_pio2+0x4da>
 801480a:	9b05      	ldr	r3, [sp, #20]
 801480c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8014810:	eb0d 0403 	add.w	r4, sp, r3
 8014814:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8014818:	4625      	mov	r5, r4
 801481a:	46c2      	mov	sl, r8
 801481c:	f1ba 0f00 	cmp.w	sl, #0
 8014820:	dc69      	bgt.n	80148f6 <__kernel_rem_pio2+0x5de>
 8014822:	4645      	mov	r5, r8
 8014824:	2d01      	cmp	r5, #1
 8014826:	f300 8087 	bgt.w	8014938 <__kernel_rem_pio2+0x620>
 801482a:	9c05      	ldr	r4, [sp, #20]
 801482c:	ab48      	add	r3, sp, #288	@ 0x120
 801482e:	441c      	add	r4, r3
 8014830:	2000      	movs	r0, #0
 8014832:	2100      	movs	r1, #0
 8014834:	f1b8 0f01 	cmp.w	r8, #1
 8014838:	f300 809c 	bgt.w	8014974 <__kernel_rem_pio2+0x65c>
 801483c:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 8014840:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 8014844:	f1b9 0f00 	cmp.w	r9, #0
 8014848:	f040 80a6 	bne.w	8014998 <__kernel_rem_pio2+0x680>
 801484c:	9b04      	ldr	r3, [sp, #16]
 801484e:	e9c3 5600 	strd	r5, r6, [r3]
 8014852:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8014856:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801485a:	e7ca      	b.n	80147f2 <__kernel_rem_pio2+0x4da>
 801485c:	9d05      	ldr	r5, [sp, #20]
 801485e:	ab48      	add	r3, sp, #288	@ 0x120
 8014860:	441d      	add	r5, r3
 8014862:	4644      	mov	r4, r8
 8014864:	2000      	movs	r0, #0
 8014866:	2100      	movs	r1, #0
 8014868:	2c00      	cmp	r4, #0
 801486a:	da35      	bge.n	80148d8 <__kernel_rem_pio2+0x5c0>
 801486c:	f1b9 0f00 	cmp.w	r9, #0
 8014870:	d038      	beq.n	80148e4 <__kernel_rem_pio2+0x5cc>
 8014872:	4602      	mov	r2, r0
 8014874:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8014878:	9c04      	ldr	r4, [sp, #16]
 801487a:	e9c4 2300 	strd	r2, r3, [r4]
 801487e:	4602      	mov	r2, r0
 8014880:	460b      	mov	r3, r1
 8014882:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8014886:	f7eb fccb 	bl	8000220 <__aeabi_dsub>
 801488a:	ad4a      	add	r5, sp, #296	@ 0x128
 801488c:	2401      	movs	r4, #1
 801488e:	45a0      	cmp	r8, r4
 8014890:	da2b      	bge.n	80148ea <__kernel_rem_pio2+0x5d2>
 8014892:	f1b9 0f00 	cmp.w	r9, #0
 8014896:	d002      	beq.n	801489e <__kernel_rem_pio2+0x586>
 8014898:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801489c:	4619      	mov	r1, r3
 801489e:	9b04      	ldr	r3, [sp, #16]
 80148a0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80148a4:	e7a5      	b.n	80147f2 <__kernel_rem_pio2+0x4da>
 80148a6:	9c05      	ldr	r4, [sp, #20]
 80148a8:	ab48      	add	r3, sp, #288	@ 0x120
 80148aa:	441c      	add	r4, r3
 80148ac:	2000      	movs	r0, #0
 80148ae:	2100      	movs	r1, #0
 80148b0:	f1b8 0f00 	cmp.w	r8, #0
 80148b4:	da09      	bge.n	80148ca <__kernel_rem_pio2+0x5b2>
 80148b6:	f1b9 0f00 	cmp.w	r9, #0
 80148ba:	d002      	beq.n	80148c2 <__kernel_rem_pio2+0x5aa>
 80148bc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80148c0:	4619      	mov	r1, r3
 80148c2:	9b04      	ldr	r3, [sp, #16]
 80148c4:	e9c3 0100 	strd	r0, r1, [r3]
 80148c8:	e793      	b.n	80147f2 <__kernel_rem_pio2+0x4da>
 80148ca:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80148ce:	f7eb fca9 	bl	8000224 <__adddf3>
 80148d2:	f108 38ff 	add.w	r8, r8, #4294967295
 80148d6:	e7eb      	b.n	80148b0 <__kernel_rem_pio2+0x598>
 80148d8:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80148dc:	f7eb fca2 	bl	8000224 <__adddf3>
 80148e0:	3c01      	subs	r4, #1
 80148e2:	e7c1      	b.n	8014868 <__kernel_rem_pio2+0x550>
 80148e4:	4602      	mov	r2, r0
 80148e6:	460b      	mov	r3, r1
 80148e8:	e7c6      	b.n	8014878 <__kernel_rem_pio2+0x560>
 80148ea:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 80148ee:	f7eb fc99 	bl	8000224 <__adddf3>
 80148f2:	3401      	adds	r4, #1
 80148f4:	e7cb      	b.n	801488e <__kernel_rem_pio2+0x576>
 80148f6:	ed35 7b02 	vldmdb	r5!, {d7}
 80148fa:	ed8d 7b00 	vstr	d7, [sp]
 80148fe:	ed95 7b02 	vldr	d7, [r5, #8]
 8014902:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014906:	ec53 2b17 	vmov	r2, r3, d7
 801490a:	ed8d 7b06 	vstr	d7, [sp, #24]
 801490e:	f7eb fc89 	bl	8000224 <__adddf3>
 8014912:	4602      	mov	r2, r0
 8014914:	460b      	mov	r3, r1
 8014916:	4606      	mov	r6, r0
 8014918:	460f      	mov	r7, r1
 801491a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801491e:	f7eb fc7f 	bl	8000220 <__aeabi_dsub>
 8014922:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014926:	f7eb fc7d 	bl	8000224 <__adddf3>
 801492a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801492e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8014932:	e9c5 6700 	strd	r6, r7, [r5]
 8014936:	e771      	b.n	801481c <__kernel_rem_pio2+0x504>
 8014938:	ed34 7b02 	vldmdb	r4!, {d7}
 801493c:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8014940:	ec51 0b17 	vmov	r0, r1, d7
 8014944:	4652      	mov	r2, sl
 8014946:	465b      	mov	r3, fp
 8014948:	ed8d 7b00 	vstr	d7, [sp]
 801494c:	f7eb fc6a 	bl	8000224 <__adddf3>
 8014950:	4602      	mov	r2, r0
 8014952:	460b      	mov	r3, r1
 8014954:	4606      	mov	r6, r0
 8014956:	460f      	mov	r7, r1
 8014958:	e9dd 0100 	ldrd	r0, r1, [sp]
 801495c:	f7eb fc60 	bl	8000220 <__aeabi_dsub>
 8014960:	4652      	mov	r2, sl
 8014962:	465b      	mov	r3, fp
 8014964:	f7eb fc5e 	bl	8000224 <__adddf3>
 8014968:	3d01      	subs	r5, #1
 801496a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801496e:	e9c4 6700 	strd	r6, r7, [r4]
 8014972:	e757      	b.n	8014824 <__kernel_rem_pio2+0x50c>
 8014974:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8014978:	f7eb fc54 	bl	8000224 <__adddf3>
 801497c:	f108 38ff 	add.w	r8, r8, #4294967295
 8014980:	e758      	b.n	8014834 <__kernel_rem_pio2+0x51c>
 8014982:	bf00      	nop
 8014984:	f3af 8000 	nop.w
	...
 8014990:	41700000 	.word	0x41700000
 8014994:	3e700000 	.word	0x3e700000
 8014998:	9b04      	ldr	r3, [sp, #16]
 801499a:	9a04      	ldr	r2, [sp, #16]
 801499c:	601d      	str	r5, [r3, #0]
 801499e:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 80149a2:	605c      	str	r4, [r3, #4]
 80149a4:	609f      	str	r7, [r3, #8]
 80149a6:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 80149aa:	60d3      	str	r3, [r2, #12]
 80149ac:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80149b0:	6110      	str	r0, [r2, #16]
 80149b2:	6153      	str	r3, [r2, #20]
 80149b4:	e71d      	b.n	80147f2 <__kernel_rem_pio2+0x4da>
 80149b6:	bf00      	nop

080149b8 <__kernel_rem_pio2f>:
 80149b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80149bc:	ed2d 8b04 	vpush	{d8-d9}
 80149c0:	b0d9      	sub	sp, #356	@ 0x164
 80149c2:	4690      	mov	r8, r2
 80149c4:	9001      	str	r0, [sp, #4]
 80149c6:	4ab6      	ldr	r2, [pc, #728]	@ (8014ca0 <__kernel_rem_pio2f+0x2e8>)
 80149c8:	9866      	ldr	r0, [sp, #408]	@ 0x198
 80149ca:	f118 0f04 	cmn.w	r8, #4
 80149ce:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 80149d2:	460f      	mov	r7, r1
 80149d4:	f103 3bff 	add.w	fp, r3, #4294967295
 80149d8:	db26      	blt.n	8014a28 <__kernel_rem_pio2f+0x70>
 80149da:	f1b8 0203 	subs.w	r2, r8, #3
 80149de:	bf48      	it	mi
 80149e0:	f108 0204 	addmi.w	r2, r8, #4
 80149e4:	10d2      	asrs	r2, r2, #3
 80149e6:	1c55      	adds	r5, r2, #1
 80149e8:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80149ea:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8014cb0 <__kernel_rem_pio2f+0x2f8>
 80149ee:	00e8      	lsls	r0, r5, #3
 80149f0:	eba2 060b 	sub.w	r6, r2, fp
 80149f4:	9002      	str	r0, [sp, #8]
 80149f6:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 80149fa:	eb0a 0c0b 	add.w	ip, sl, fp
 80149fe:	ac1c      	add	r4, sp, #112	@ 0x70
 8014a00:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8014a04:	2000      	movs	r0, #0
 8014a06:	4560      	cmp	r0, ip
 8014a08:	dd10      	ble.n	8014a2c <__kernel_rem_pio2f+0x74>
 8014a0a:	a91c      	add	r1, sp, #112	@ 0x70
 8014a0c:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8014a10:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8014a14:	2600      	movs	r6, #0
 8014a16:	4556      	cmp	r6, sl
 8014a18:	dc24      	bgt.n	8014a64 <__kernel_rem_pio2f+0xac>
 8014a1a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8014a1e:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8014cb0 <__kernel_rem_pio2f+0x2f8>
 8014a22:	4684      	mov	ip, r0
 8014a24:	2400      	movs	r4, #0
 8014a26:	e016      	b.n	8014a56 <__kernel_rem_pio2f+0x9e>
 8014a28:	2200      	movs	r2, #0
 8014a2a:	e7dc      	b.n	80149e6 <__kernel_rem_pio2f+0x2e>
 8014a2c:	42c6      	cmn	r6, r0
 8014a2e:	bf5d      	ittte	pl
 8014a30:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8014a34:	ee07 1a90 	vmovpl	s15, r1
 8014a38:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8014a3c:	eef0 7a47 	vmovmi.f32	s15, s14
 8014a40:	ece4 7a01 	vstmia	r4!, {s15}
 8014a44:	3001      	adds	r0, #1
 8014a46:	e7de      	b.n	8014a06 <__kernel_rem_pio2f+0x4e>
 8014a48:	ecfe 6a01 	vldmia	lr!, {s13}
 8014a4c:	ed3c 7a01 	vldmdb	ip!, {s14}
 8014a50:	eee6 7a87 	vfma.f32	s15, s13, s14
 8014a54:	3401      	adds	r4, #1
 8014a56:	455c      	cmp	r4, fp
 8014a58:	ddf6      	ble.n	8014a48 <__kernel_rem_pio2f+0x90>
 8014a5a:	ece9 7a01 	vstmia	r9!, {s15}
 8014a5e:	3601      	adds	r6, #1
 8014a60:	3004      	adds	r0, #4
 8014a62:	e7d8      	b.n	8014a16 <__kernel_rem_pio2f+0x5e>
 8014a64:	a908      	add	r1, sp, #32
 8014a66:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8014a6a:	9104      	str	r1, [sp, #16]
 8014a6c:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8014a6e:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8014cac <__kernel_rem_pio2f+0x2f4>
 8014a72:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8014ca8 <__kernel_rem_pio2f+0x2f0>
 8014a76:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8014a7a:	9203      	str	r2, [sp, #12]
 8014a7c:	4654      	mov	r4, sl
 8014a7e:	00a2      	lsls	r2, r4, #2
 8014a80:	9205      	str	r2, [sp, #20]
 8014a82:	aa58      	add	r2, sp, #352	@ 0x160
 8014a84:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8014a88:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8014a8c:	a944      	add	r1, sp, #272	@ 0x110
 8014a8e:	aa08      	add	r2, sp, #32
 8014a90:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8014a94:	4694      	mov	ip, r2
 8014a96:	4626      	mov	r6, r4
 8014a98:	2e00      	cmp	r6, #0
 8014a9a:	dc4c      	bgt.n	8014b36 <__kernel_rem_pio2f+0x17e>
 8014a9c:	4628      	mov	r0, r5
 8014a9e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8014aa2:	f7ff fbd3 	bl	801424c <scalbnf>
 8014aa6:	eeb0 8a40 	vmov.f32	s16, s0
 8014aaa:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8014aae:	ee28 0a00 	vmul.f32	s0, s16, s0
 8014ab2:	f000 fa65 	bl	8014f80 <floorf>
 8014ab6:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8014aba:	eea0 8a67 	vfms.f32	s16, s0, s15
 8014abe:	2d00      	cmp	r5, #0
 8014ac0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014ac4:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8014ac8:	ee17 9a90 	vmov	r9, s15
 8014acc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014ad0:	ee38 8a67 	vsub.f32	s16, s16, s15
 8014ad4:	dd41      	ble.n	8014b5a <__kernel_rem_pio2f+0x1a2>
 8014ad6:	f104 3cff 	add.w	ip, r4, #4294967295
 8014ada:	a908      	add	r1, sp, #32
 8014adc:	f1c5 0e08 	rsb	lr, r5, #8
 8014ae0:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8014ae4:	fa46 f00e 	asr.w	r0, r6, lr
 8014ae8:	4481      	add	r9, r0
 8014aea:	fa00 f00e 	lsl.w	r0, r0, lr
 8014aee:	1a36      	subs	r6, r6, r0
 8014af0:	f1c5 0007 	rsb	r0, r5, #7
 8014af4:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8014af8:	4106      	asrs	r6, r0
 8014afa:	2e00      	cmp	r6, #0
 8014afc:	dd3c      	ble.n	8014b78 <__kernel_rem_pio2f+0x1c0>
 8014afe:	f04f 0e00 	mov.w	lr, #0
 8014b02:	f109 0901 	add.w	r9, r9, #1
 8014b06:	4670      	mov	r0, lr
 8014b08:	4574      	cmp	r4, lr
 8014b0a:	dc68      	bgt.n	8014bde <__kernel_rem_pio2f+0x226>
 8014b0c:	2d00      	cmp	r5, #0
 8014b0e:	dd03      	ble.n	8014b18 <__kernel_rem_pio2f+0x160>
 8014b10:	2d01      	cmp	r5, #1
 8014b12:	d074      	beq.n	8014bfe <__kernel_rem_pio2f+0x246>
 8014b14:	2d02      	cmp	r5, #2
 8014b16:	d07d      	beq.n	8014c14 <__kernel_rem_pio2f+0x25c>
 8014b18:	2e02      	cmp	r6, #2
 8014b1a:	d12d      	bne.n	8014b78 <__kernel_rem_pio2f+0x1c0>
 8014b1c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8014b20:	ee30 8a48 	vsub.f32	s16, s0, s16
 8014b24:	b340      	cbz	r0, 8014b78 <__kernel_rem_pio2f+0x1c0>
 8014b26:	4628      	mov	r0, r5
 8014b28:	9306      	str	r3, [sp, #24]
 8014b2a:	f7ff fb8f 	bl	801424c <scalbnf>
 8014b2e:	9b06      	ldr	r3, [sp, #24]
 8014b30:	ee38 8a40 	vsub.f32	s16, s16, s0
 8014b34:	e020      	b.n	8014b78 <__kernel_rem_pio2f+0x1c0>
 8014b36:	ee60 7a28 	vmul.f32	s15, s0, s17
 8014b3a:	3e01      	subs	r6, #1
 8014b3c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014b40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014b44:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8014b48:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8014b4c:	ecac 0a01 	vstmia	ip!, {s0}
 8014b50:	ed30 0a01 	vldmdb	r0!, {s0}
 8014b54:	ee37 0a80 	vadd.f32	s0, s15, s0
 8014b58:	e79e      	b.n	8014a98 <__kernel_rem_pio2f+0xe0>
 8014b5a:	d105      	bne.n	8014b68 <__kernel_rem_pio2f+0x1b0>
 8014b5c:	1e60      	subs	r0, r4, #1
 8014b5e:	a908      	add	r1, sp, #32
 8014b60:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8014b64:	11f6      	asrs	r6, r6, #7
 8014b66:	e7c8      	b.n	8014afa <__kernel_rem_pio2f+0x142>
 8014b68:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8014b6c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8014b70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b74:	da31      	bge.n	8014bda <__kernel_rem_pio2f+0x222>
 8014b76:	2600      	movs	r6, #0
 8014b78:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8014b7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b80:	f040 8098 	bne.w	8014cb4 <__kernel_rem_pio2f+0x2fc>
 8014b84:	1e60      	subs	r0, r4, #1
 8014b86:	2200      	movs	r2, #0
 8014b88:	4550      	cmp	r0, sl
 8014b8a:	da4b      	bge.n	8014c24 <__kernel_rem_pio2f+0x26c>
 8014b8c:	2a00      	cmp	r2, #0
 8014b8e:	d065      	beq.n	8014c5c <__kernel_rem_pio2f+0x2a4>
 8014b90:	3c01      	subs	r4, #1
 8014b92:	ab08      	add	r3, sp, #32
 8014b94:	3d08      	subs	r5, #8
 8014b96:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8014b9a:	2b00      	cmp	r3, #0
 8014b9c:	d0f8      	beq.n	8014b90 <__kernel_rem_pio2f+0x1d8>
 8014b9e:	4628      	mov	r0, r5
 8014ba0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8014ba4:	f7ff fb52 	bl	801424c <scalbnf>
 8014ba8:	1c63      	adds	r3, r4, #1
 8014baa:	aa44      	add	r2, sp, #272	@ 0x110
 8014bac:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8014cac <__kernel_rem_pio2f+0x2f4>
 8014bb0:	0099      	lsls	r1, r3, #2
 8014bb2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8014bb6:	4623      	mov	r3, r4
 8014bb8:	2b00      	cmp	r3, #0
 8014bba:	f280 80a9 	bge.w	8014d10 <__kernel_rem_pio2f+0x358>
 8014bbe:	4623      	mov	r3, r4
 8014bc0:	2b00      	cmp	r3, #0
 8014bc2:	f2c0 80c7 	blt.w	8014d54 <__kernel_rem_pio2f+0x39c>
 8014bc6:	aa44      	add	r2, sp, #272	@ 0x110
 8014bc8:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8014bcc:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8014ca4 <__kernel_rem_pio2f+0x2ec>
 8014bd0:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8014cb0 <__kernel_rem_pio2f+0x2f8>
 8014bd4:	2000      	movs	r0, #0
 8014bd6:	1ae2      	subs	r2, r4, r3
 8014bd8:	e0b1      	b.n	8014d3e <__kernel_rem_pio2f+0x386>
 8014bda:	2602      	movs	r6, #2
 8014bdc:	e78f      	b.n	8014afe <__kernel_rem_pio2f+0x146>
 8014bde:	f852 1b04 	ldr.w	r1, [r2], #4
 8014be2:	b948      	cbnz	r0, 8014bf8 <__kernel_rem_pio2f+0x240>
 8014be4:	b121      	cbz	r1, 8014bf0 <__kernel_rem_pio2f+0x238>
 8014be6:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8014bea:	f842 1c04 	str.w	r1, [r2, #-4]
 8014bee:	2101      	movs	r1, #1
 8014bf0:	f10e 0e01 	add.w	lr, lr, #1
 8014bf4:	4608      	mov	r0, r1
 8014bf6:	e787      	b.n	8014b08 <__kernel_rem_pio2f+0x150>
 8014bf8:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8014bfc:	e7f5      	b.n	8014bea <__kernel_rem_pio2f+0x232>
 8014bfe:	f104 3cff 	add.w	ip, r4, #4294967295
 8014c02:	aa08      	add	r2, sp, #32
 8014c04:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8014c08:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8014c0c:	a908      	add	r1, sp, #32
 8014c0e:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8014c12:	e781      	b.n	8014b18 <__kernel_rem_pio2f+0x160>
 8014c14:	f104 3cff 	add.w	ip, r4, #4294967295
 8014c18:	aa08      	add	r2, sp, #32
 8014c1a:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8014c1e:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8014c22:	e7f3      	b.n	8014c0c <__kernel_rem_pio2f+0x254>
 8014c24:	a908      	add	r1, sp, #32
 8014c26:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8014c2a:	3801      	subs	r0, #1
 8014c2c:	430a      	orrs	r2, r1
 8014c2e:	e7ab      	b.n	8014b88 <__kernel_rem_pio2f+0x1d0>
 8014c30:	3201      	adds	r2, #1
 8014c32:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8014c36:	2e00      	cmp	r6, #0
 8014c38:	d0fa      	beq.n	8014c30 <__kernel_rem_pio2f+0x278>
 8014c3a:	9905      	ldr	r1, [sp, #20]
 8014c3c:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8014c40:	eb0d 0001 	add.w	r0, sp, r1
 8014c44:	18e6      	adds	r6, r4, r3
 8014c46:	a91c      	add	r1, sp, #112	@ 0x70
 8014c48:	f104 0c01 	add.w	ip, r4, #1
 8014c4c:	384c      	subs	r0, #76	@ 0x4c
 8014c4e:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8014c52:	4422      	add	r2, r4
 8014c54:	4562      	cmp	r2, ip
 8014c56:	da04      	bge.n	8014c62 <__kernel_rem_pio2f+0x2aa>
 8014c58:	4614      	mov	r4, r2
 8014c5a:	e710      	b.n	8014a7e <__kernel_rem_pio2f+0xc6>
 8014c5c:	9804      	ldr	r0, [sp, #16]
 8014c5e:	2201      	movs	r2, #1
 8014c60:	e7e7      	b.n	8014c32 <__kernel_rem_pio2f+0x27a>
 8014c62:	9903      	ldr	r1, [sp, #12]
 8014c64:	f8dd e004 	ldr.w	lr, [sp, #4]
 8014c68:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8014c6c:	9105      	str	r1, [sp, #20]
 8014c6e:	ee07 1a90 	vmov	s15, r1
 8014c72:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014c76:	2400      	movs	r4, #0
 8014c78:	ece6 7a01 	vstmia	r6!, {s15}
 8014c7c:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8014cb0 <__kernel_rem_pio2f+0x2f8>
 8014c80:	46b1      	mov	r9, r6
 8014c82:	455c      	cmp	r4, fp
 8014c84:	dd04      	ble.n	8014c90 <__kernel_rem_pio2f+0x2d8>
 8014c86:	ece0 7a01 	vstmia	r0!, {s15}
 8014c8a:	f10c 0c01 	add.w	ip, ip, #1
 8014c8e:	e7e1      	b.n	8014c54 <__kernel_rem_pio2f+0x29c>
 8014c90:	ecfe 6a01 	vldmia	lr!, {s13}
 8014c94:	ed39 7a01 	vldmdb	r9!, {s14}
 8014c98:	3401      	adds	r4, #1
 8014c9a:	eee6 7a87 	vfma.f32	s15, s13, s14
 8014c9e:	e7f0      	b.n	8014c82 <__kernel_rem_pio2f+0x2ca>
 8014ca0:	08015664 	.word	0x08015664
 8014ca4:	08015638 	.word	0x08015638
 8014ca8:	43800000 	.word	0x43800000
 8014cac:	3b800000 	.word	0x3b800000
 8014cb0:	00000000 	.word	0x00000000
 8014cb4:	9b02      	ldr	r3, [sp, #8]
 8014cb6:	eeb0 0a48 	vmov.f32	s0, s16
 8014cba:	eba3 0008 	sub.w	r0, r3, r8
 8014cbe:	f7ff fac5 	bl	801424c <scalbnf>
 8014cc2:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8014ca8 <__kernel_rem_pio2f+0x2f0>
 8014cc6:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8014cca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014cce:	db19      	blt.n	8014d04 <__kernel_rem_pio2f+0x34c>
 8014cd0:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8014cac <__kernel_rem_pio2f+0x2f4>
 8014cd4:	ee60 7a27 	vmul.f32	s15, s0, s15
 8014cd8:	aa08      	add	r2, sp, #32
 8014cda:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014cde:	3508      	adds	r5, #8
 8014ce0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014ce4:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8014ce8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014cec:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8014cf0:	ee10 3a10 	vmov	r3, s0
 8014cf4:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8014cf8:	ee17 3a90 	vmov	r3, s15
 8014cfc:	3401      	adds	r4, #1
 8014cfe:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8014d02:	e74c      	b.n	8014b9e <__kernel_rem_pio2f+0x1e6>
 8014d04:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8014d08:	aa08      	add	r2, sp, #32
 8014d0a:	ee10 3a10 	vmov	r3, s0
 8014d0e:	e7f6      	b.n	8014cfe <__kernel_rem_pio2f+0x346>
 8014d10:	a808      	add	r0, sp, #32
 8014d12:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8014d16:	9001      	str	r0, [sp, #4]
 8014d18:	ee07 0a90 	vmov	s15, r0
 8014d1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014d20:	3b01      	subs	r3, #1
 8014d22:	ee67 7a80 	vmul.f32	s15, s15, s0
 8014d26:	ee20 0a07 	vmul.f32	s0, s0, s14
 8014d2a:	ed62 7a01 	vstmdb	r2!, {s15}
 8014d2e:	e743      	b.n	8014bb8 <__kernel_rem_pio2f+0x200>
 8014d30:	ecfc 6a01 	vldmia	ip!, {s13}
 8014d34:	ecb5 7a01 	vldmia	r5!, {s14}
 8014d38:	eee6 7a87 	vfma.f32	s15, s13, s14
 8014d3c:	3001      	adds	r0, #1
 8014d3e:	4550      	cmp	r0, sl
 8014d40:	dc01      	bgt.n	8014d46 <__kernel_rem_pio2f+0x38e>
 8014d42:	4290      	cmp	r0, r2
 8014d44:	ddf4      	ble.n	8014d30 <__kernel_rem_pio2f+0x378>
 8014d46:	a858      	add	r0, sp, #352	@ 0x160
 8014d48:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8014d4c:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8014d50:	3b01      	subs	r3, #1
 8014d52:	e735      	b.n	8014bc0 <__kernel_rem_pio2f+0x208>
 8014d54:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8014d56:	2b02      	cmp	r3, #2
 8014d58:	dc09      	bgt.n	8014d6e <__kernel_rem_pio2f+0x3b6>
 8014d5a:	2b00      	cmp	r3, #0
 8014d5c:	dc27      	bgt.n	8014dae <__kernel_rem_pio2f+0x3f6>
 8014d5e:	d040      	beq.n	8014de2 <__kernel_rem_pio2f+0x42a>
 8014d60:	f009 0007 	and.w	r0, r9, #7
 8014d64:	b059      	add	sp, #356	@ 0x164
 8014d66:	ecbd 8b04 	vpop	{d8-d9}
 8014d6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014d6e:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8014d70:	2b03      	cmp	r3, #3
 8014d72:	d1f5      	bne.n	8014d60 <__kernel_rem_pio2f+0x3a8>
 8014d74:	aa30      	add	r2, sp, #192	@ 0xc0
 8014d76:	1f0b      	subs	r3, r1, #4
 8014d78:	4413      	add	r3, r2
 8014d7a:	461a      	mov	r2, r3
 8014d7c:	4620      	mov	r0, r4
 8014d7e:	2800      	cmp	r0, #0
 8014d80:	dc50      	bgt.n	8014e24 <__kernel_rem_pio2f+0x46c>
 8014d82:	4622      	mov	r2, r4
 8014d84:	2a01      	cmp	r2, #1
 8014d86:	dc5d      	bgt.n	8014e44 <__kernel_rem_pio2f+0x48c>
 8014d88:	ab30      	add	r3, sp, #192	@ 0xc0
 8014d8a:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8014cb0 <__kernel_rem_pio2f+0x2f8>
 8014d8e:	440b      	add	r3, r1
 8014d90:	2c01      	cmp	r4, #1
 8014d92:	dc67      	bgt.n	8014e64 <__kernel_rem_pio2f+0x4ac>
 8014d94:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8014d98:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8014d9c:	2e00      	cmp	r6, #0
 8014d9e:	d167      	bne.n	8014e70 <__kernel_rem_pio2f+0x4b8>
 8014da0:	edc7 6a00 	vstr	s13, [r7]
 8014da4:	ed87 7a01 	vstr	s14, [r7, #4]
 8014da8:	edc7 7a02 	vstr	s15, [r7, #8]
 8014dac:	e7d8      	b.n	8014d60 <__kernel_rem_pio2f+0x3a8>
 8014dae:	ab30      	add	r3, sp, #192	@ 0xc0
 8014db0:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8014cb0 <__kernel_rem_pio2f+0x2f8>
 8014db4:	440b      	add	r3, r1
 8014db6:	4622      	mov	r2, r4
 8014db8:	2a00      	cmp	r2, #0
 8014dba:	da24      	bge.n	8014e06 <__kernel_rem_pio2f+0x44e>
 8014dbc:	b34e      	cbz	r6, 8014e12 <__kernel_rem_pio2f+0x45a>
 8014dbe:	eef1 7a47 	vneg.f32	s15, s14
 8014dc2:	edc7 7a00 	vstr	s15, [r7]
 8014dc6:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8014dca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014dce:	aa31      	add	r2, sp, #196	@ 0xc4
 8014dd0:	2301      	movs	r3, #1
 8014dd2:	429c      	cmp	r4, r3
 8014dd4:	da20      	bge.n	8014e18 <__kernel_rem_pio2f+0x460>
 8014dd6:	b10e      	cbz	r6, 8014ddc <__kernel_rem_pio2f+0x424>
 8014dd8:	eef1 7a67 	vneg.f32	s15, s15
 8014ddc:	edc7 7a01 	vstr	s15, [r7, #4]
 8014de0:	e7be      	b.n	8014d60 <__kernel_rem_pio2f+0x3a8>
 8014de2:	ab30      	add	r3, sp, #192	@ 0xc0
 8014de4:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8014cb0 <__kernel_rem_pio2f+0x2f8>
 8014de8:	440b      	add	r3, r1
 8014dea:	2c00      	cmp	r4, #0
 8014dec:	da05      	bge.n	8014dfa <__kernel_rem_pio2f+0x442>
 8014dee:	b10e      	cbz	r6, 8014df4 <__kernel_rem_pio2f+0x43c>
 8014df0:	eef1 7a67 	vneg.f32	s15, s15
 8014df4:	edc7 7a00 	vstr	s15, [r7]
 8014df8:	e7b2      	b.n	8014d60 <__kernel_rem_pio2f+0x3a8>
 8014dfa:	ed33 7a01 	vldmdb	r3!, {s14}
 8014dfe:	3c01      	subs	r4, #1
 8014e00:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014e04:	e7f1      	b.n	8014dea <__kernel_rem_pio2f+0x432>
 8014e06:	ed73 7a01 	vldmdb	r3!, {s15}
 8014e0a:	3a01      	subs	r2, #1
 8014e0c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8014e10:	e7d2      	b.n	8014db8 <__kernel_rem_pio2f+0x400>
 8014e12:	eef0 7a47 	vmov.f32	s15, s14
 8014e16:	e7d4      	b.n	8014dc2 <__kernel_rem_pio2f+0x40a>
 8014e18:	ecb2 7a01 	vldmia	r2!, {s14}
 8014e1c:	3301      	adds	r3, #1
 8014e1e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014e22:	e7d6      	b.n	8014dd2 <__kernel_rem_pio2f+0x41a>
 8014e24:	ed72 7a01 	vldmdb	r2!, {s15}
 8014e28:	edd2 6a01 	vldr	s13, [r2, #4]
 8014e2c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8014e30:	3801      	subs	r0, #1
 8014e32:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014e36:	ed82 7a00 	vstr	s14, [r2]
 8014e3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8014e3e:	edc2 7a01 	vstr	s15, [r2, #4]
 8014e42:	e79c      	b.n	8014d7e <__kernel_rem_pio2f+0x3c6>
 8014e44:	ed73 7a01 	vldmdb	r3!, {s15}
 8014e48:	edd3 6a01 	vldr	s13, [r3, #4]
 8014e4c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8014e50:	3a01      	subs	r2, #1
 8014e52:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014e56:	ed83 7a00 	vstr	s14, [r3]
 8014e5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8014e5e:	edc3 7a01 	vstr	s15, [r3, #4]
 8014e62:	e78f      	b.n	8014d84 <__kernel_rem_pio2f+0x3cc>
 8014e64:	ed33 7a01 	vldmdb	r3!, {s14}
 8014e68:	3c01      	subs	r4, #1
 8014e6a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014e6e:	e78f      	b.n	8014d90 <__kernel_rem_pio2f+0x3d8>
 8014e70:	eef1 6a66 	vneg.f32	s13, s13
 8014e74:	eeb1 7a47 	vneg.f32	s14, s14
 8014e78:	edc7 6a00 	vstr	s13, [r7]
 8014e7c:	ed87 7a01 	vstr	s14, [r7, #4]
 8014e80:	eef1 7a67 	vneg.f32	s15, s15
 8014e84:	e790      	b.n	8014da8 <__kernel_rem_pio2f+0x3f0>
 8014e86:	bf00      	nop

08014e88 <floor>:
 8014e88:	ec51 0b10 	vmov	r0, r1, d0
 8014e8c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8014e90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014e94:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8014e98:	2e13      	cmp	r6, #19
 8014e9a:	460c      	mov	r4, r1
 8014e9c:	4605      	mov	r5, r0
 8014e9e:	4680      	mov	r8, r0
 8014ea0:	dc34      	bgt.n	8014f0c <floor+0x84>
 8014ea2:	2e00      	cmp	r6, #0
 8014ea4:	da17      	bge.n	8014ed6 <floor+0x4e>
 8014ea6:	a332      	add	r3, pc, #200	@ (adr r3, 8014f70 <floor+0xe8>)
 8014ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014eac:	f7eb f9ba 	bl	8000224 <__adddf3>
 8014eb0:	2200      	movs	r2, #0
 8014eb2:	2300      	movs	r3, #0
 8014eb4:	f7eb fdfc 	bl	8000ab0 <__aeabi_dcmpgt>
 8014eb8:	b150      	cbz	r0, 8014ed0 <floor+0x48>
 8014eba:	2c00      	cmp	r4, #0
 8014ebc:	da55      	bge.n	8014f6a <floor+0xe2>
 8014ebe:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8014ec2:	432c      	orrs	r4, r5
 8014ec4:	2500      	movs	r5, #0
 8014ec6:	42ac      	cmp	r4, r5
 8014ec8:	4c2b      	ldr	r4, [pc, #172]	@ (8014f78 <floor+0xf0>)
 8014eca:	bf08      	it	eq
 8014ecc:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8014ed0:	4621      	mov	r1, r4
 8014ed2:	4628      	mov	r0, r5
 8014ed4:	e023      	b.n	8014f1e <floor+0x96>
 8014ed6:	4f29      	ldr	r7, [pc, #164]	@ (8014f7c <floor+0xf4>)
 8014ed8:	4137      	asrs	r7, r6
 8014eda:	ea01 0307 	and.w	r3, r1, r7
 8014ede:	4303      	orrs	r3, r0
 8014ee0:	d01d      	beq.n	8014f1e <floor+0x96>
 8014ee2:	a323      	add	r3, pc, #140	@ (adr r3, 8014f70 <floor+0xe8>)
 8014ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ee8:	f7eb f99c 	bl	8000224 <__adddf3>
 8014eec:	2200      	movs	r2, #0
 8014eee:	2300      	movs	r3, #0
 8014ef0:	f7eb fdde 	bl	8000ab0 <__aeabi_dcmpgt>
 8014ef4:	2800      	cmp	r0, #0
 8014ef6:	d0eb      	beq.n	8014ed0 <floor+0x48>
 8014ef8:	2c00      	cmp	r4, #0
 8014efa:	bfbe      	ittt	lt
 8014efc:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8014f00:	4133      	asrlt	r3, r6
 8014f02:	18e4      	addlt	r4, r4, r3
 8014f04:	ea24 0407 	bic.w	r4, r4, r7
 8014f08:	2500      	movs	r5, #0
 8014f0a:	e7e1      	b.n	8014ed0 <floor+0x48>
 8014f0c:	2e33      	cmp	r6, #51	@ 0x33
 8014f0e:	dd0a      	ble.n	8014f26 <floor+0x9e>
 8014f10:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8014f14:	d103      	bne.n	8014f1e <floor+0x96>
 8014f16:	4602      	mov	r2, r0
 8014f18:	460b      	mov	r3, r1
 8014f1a:	f7eb f983 	bl	8000224 <__adddf3>
 8014f1e:	ec41 0b10 	vmov	d0, r0, r1
 8014f22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014f26:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8014f2a:	f04f 37ff 	mov.w	r7, #4294967295
 8014f2e:	40df      	lsrs	r7, r3
 8014f30:	4207      	tst	r7, r0
 8014f32:	d0f4      	beq.n	8014f1e <floor+0x96>
 8014f34:	a30e      	add	r3, pc, #56	@ (adr r3, 8014f70 <floor+0xe8>)
 8014f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014f3a:	f7eb f973 	bl	8000224 <__adddf3>
 8014f3e:	2200      	movs	r2, #0
 8014f40:	2300      	movs	r3, #0
 8014f42:	f7eb fdb5 	bl	8000ab0 <__aeabi_dcmpgt>
 8014f46:	2800      	cmp	r0, #0
 8014f48:	d0c2      	beq.n	8014ed0 <floor+0x48>
 8014f4a:	2c00      	cmp	r4, #0
 8014f4c:	da0a      	bge.n	8014f64 <floor+0xdc>
 8014f4e:	2e14      	cmp	r6, #20
 8014f50:	d101      	bne.n	8014f56 <floor+0xce>
 8014f52:	3401      	adds	r4, #1
 8014f54:	e006      	b.n	8014f64 <floor+0xdc>
 8014f56:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8014f5a:	2301      	movs	r3, #1
 8014f5c:	40b3      	lsls	r3, r6
 8014f5e:	441d      	add	r5, r3
 8014f60:	4545      	cmp	r5, r8
 8014f62:	d3f6      	bcc.n	8014f52 <floor+0xca>
 8014f64:	ea25 0507 	bic.w	r5, r5, r7
 8014f68:	e7b2      	b.n	8014ed0 <floor+0x48>
 8014f6a:	2500      	movs	r5, #0
 8014f6c:	462c      	mov	r4, r5
 8014f6e:	e7af      	b.n	8014ed0 <floor+0x48>
 8014f70:	8800759c 	.word	0x8800759c
 8014f74:	7e37e43c 	.word	0x7e37e43c
 8014f78:	bff00000 	.word	0xbff00000
 8014f7c:	000fffff 	.word	0x000fffff

08014f80 <floorf>:
 8014f80:	ee10 3a10 	vmov	r3, s0
 8014f84:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8014f88:	3a7f      	subs	r2, #127	@ 0x7f
 8014f8a:	2a16      	cmp	r2, #22
 8014f8c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8014f90:	dc2b      	bgt.n	8014fea <floorf+0x6a>
 8014f92:	2a00      	cmp	r2, #0
 8014f94:	da12      	bge.n	8014fbc <floorf+0x3c>
 8014f96:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8014ffc <floorf+0x7c>
 8014f9a:	ee30 0a27 	vadd.f32	s0, s0, s15
 8014f9e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8014fa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014fa6:	dd06      	ble.n	8014fb6 <floorf+0x36>
 8014fa8:	2b00      	cmp	r3, #0
 8014faa:	da24      	bge.n	8014ff6 <floorf+0x76>
 8014fac:	2900      	cmp	r1, #0
 8014fae:	4b14      	ldr	r3, [pc, #80]	@ (8015000 <floorf+0x80>)
 8014fb0:	bf08      	it	eq
 8014fb2:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8014fb6:	ee00 3a10 	vmov	s0, r3
 8014fba:	4770      	bx	lr
 8014fbc:	4911      	ldr	r1, [pc, #68]	@ (8015004 <floorf+0x84>)
 8014fbe:	4111      	asrs	r1, r2
 8014fc0:	420b      	tst	r3, r1
 8014fc2:	d0fa      	beq.n	8014fba <floorf+0x3a>
 8014fc4:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8014ffc <floorf+0x7c>
 8014fc8:	ee30 0a27 	vadd.f32	s0, s0, s15
 8014fcc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8014fd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014fd4:	ddef      	ble.n	8014fb6 <floorf+0x36>
 8014fd6:	2b00      	cmp	r3, #0
 8014fd8:	bfbe      	ittt	lt
 8014fda:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8014fde:	fa40 f202 	asrlt.w	r2, r0, r2
 8014fe2:	189b      	addlt	r3, r3, r2
 8014fe4:	ea23 0301 	bic.w	r3, r3, r1
 8014fe8:	e7e5      	b.n	8014fb6 <floorf+0x36>
 8014fea:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8014fee:	d3e4      	bcc.n	8014fba <floorf+0x3a>
 8014ff0:	ee30 0a00 	vadd.f32	s0, s0, s0
 8014ff4:	4770      	bx	lr
 8014ff6:	2300      	movs	r3, #0
 8014ff8:	e7dd      	b.n	8014fb6 <floorf+0x36>
 8014ffa:	bf00      	nop
 8014ffc:	7149f2ca 	.word	0x7149f2ca
 8015000:	bf800000 	.word	0xbf800000
 8015004:	007fffff 	.word	0x007fffff

08015008 <_init>:
 8015008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801500a:	bf00      	nop
 801500c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801500e:	bc08      	pop	{r3}
 8015010:	469e      	mov	lr, r3
 8015012:	4770      	bx	lr

08015014 <_fini>:
 8015014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015016:	bf00      	nop
 8015018:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801501a:	bc08      	pop	{r3}
 801501c:	469e      	mov	lr, r3
 801501e:	4770      	bx	lr
