$comment
	File created using the following command:
		vcd file PS1_ZAD1.msim.vcd -direction
$end
$date
	Tue Apr 10 17:26:13 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module PS1_ZAD1_vlg_vec_tst $end
$var reg 3 ! KEY [2:0] $end
$var wire 1 " LEDR [9] $end
$var wire 1 # LEDR [8] $end
$var wire 1 $ LEDR [7] $end
$var wire 1 % LEDR [6] $end
$var wire 1 & LEDR [5] $end
$var wire 1 ' LEDR [4] $end
$var wire 1 ( LEDR [3] $end
$var wire 1 ) LEDR [2] $end
$var wire 1 * LEDR [1] $end
$var wire 1 + LEDR [0] $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 3 KEY[0]~input_o $end
$var wire 1 4 KEY[0]~inputCLKENA0_outclk $end
$var wire 1 5 KEY[2]~input_o $end
$var wire 1 6 ex0|Q[1]~1_combout $end
$var wire 1 7 KEY[1]~input_o $end
$var wire 1 8 ex0|Q[2]~2_combout $end
$var wire 1 9 ex0|Q[3]~3_combout $end
$var wire 1 : ex0|Q[4]~4_combout $end
$var wire 1 ; ex0|Q[0]~0_combout $end
$var wire 1 < ex0|Equal0~0_combout $end
$var wire 1 = ex0|Q [4] $end
$var wire 1 > ex0|Q [3] $end
$var wire 1 ? ex0|Q [2] $end
$var wire 1 @ ex0|Q [1] $end
$var wire 1 A ex0|Q [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0,
1-
x.
1/
10
11
02
03
04
05
06
07
08
09
0:
0;
0<
0A
0@
0?
0>
0=
$end
#5000
b100 !
15
1;
#10000
b110 !
b10 !
17
05
0;
#15000
b11 !
b111 !
13
15
14
1;
#20000
b101 !
b1 !
07
05
0;
#25000
b101 !
15
1;
#30000
b100 !
b110 !
b10 !
03
17
05
04
0;
1A
1+
1;
#35000
b110 !
15
0;
16
#40000
b100 !
b0 !
07
05
1;
06
0A
0+
0;
#45000
b1 !
b101 !
13
15
14
1;
#50000
b111 !
b11 !
17
05
0;
#55000
b111 !
15
1;
#60000
b110 !
b100 !
b0 !
03
07
05
04
0;
#65000
b100 !
15
1;
#70000
b110 !
b10 !
17
05
0;
#75000
b11 !
b111 !
13
15
14
1;
#80000
b101 !
b1 !
07
05
0;
#85000
b101 !
15
1;
#90000
b100 !
b110 !
b10 !
03
17
05
04
0;
1A
1+
1;
#95000
b110 !
15
0;
16
#100000
