

================================================================
== Vitis HLS Report for 'matrixtrans_Pipeline_loop_5'
================================================================
* Date:           Sun Jun 23 03:45:40 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        matrixtrans
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.594 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8194|     8194|  40.970 us|  40.970 us|  8194|  8194|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_5  |     8192|     8192|         2|          1|          1|  8192|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.97>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/Inter-Block/matrixtrans/matrixtrans.cpp:43]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %results_5, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %array_5, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.46ns)   --->   "%store_ln43 = store i14 0, i14 %i" [HLS-benchmarks/Inter-Block/matrixtrans/matrixtrans.cpp:43]   --->   Operation 8 'store' 'store_ln43' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc60"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_3 = load i14 %i" [HLS-benchmarks/Inter-Block/matrixtrans/matrixtrans.cpp:43]   --->   Operation 10 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.05ns)   --->   "%icmp_ln43 = icmp_eq  i14 %i_3, i14 8192" [HLS-benchmarks/Inter-Block/matrixtrans/matrixtrans.cpp:43]   --->   Operation 11 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.05ns)   --->   "%add_ln43 = add i14 %i_3, i14 1" [HLS-benchmarks/Inter-Block/matrixtrans/matrixtrans.cpp:43]   --->   Operation 12 'add' 'add_ln43' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.inc60.split, void %for.inc72.preheader.exitStub" [HLS-benchmarks/Inter-Block/matrixtrans/matrixtrans.cpp:43]   --->   Operation 13 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i14 %i_3" [HLS-benchmarks/Inter-Block/matrixtrans/matrixtrans.cpp:43]   --->   Operation 14 'zext' 'zext_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%array_5_addr = getelementptr i32 %array_5, i64 0, i64 %zext_ln43" [HLS-benchmarks/Inter-Block/matrixtrans/matrixtrans.cpp:44]   --->   Operation 15 'getelementptr' 'array_5_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (1.29ns)   --->   "%array_5_load = load i13 %array_5_addr" [HLS-benchmarks/Inter-Block/matrixtrans/matrixtrans.cpp:44]   --->   Operation 16 'load' 'array_5_load' <Predicate = (!icmp_ln43)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln43 = store i14 %add_ln43, i14 %i" [HLS-benchmarks/Inter-Block/matrixtrans/matrixtrans.cpp:43]   --->   Operation 17 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.46>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.59>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/Inter-Block/matrixtrans/matrixtrans.cpp:43]   --->   Operation 18 'specpipeline' 'specpipeline_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln43 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192" [HLS-benchmarks/Inter-Block/matrixtrans/matrixtrans.cpp:43]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [HLS-benchmarks/Inter-Block/matrixtrans/matrixtrans.cpp:43]   --->   Operation 20 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (1.29ns)   --->   "%array_5_load = load i13 %array_5_addr" [HLS-benchmarks/Inter-Block/matrixtrans/matrixtrans.cpp:44]   --->   Operation 21 'load' 'array_5_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%results_5_addr = getelementptr i32 %results_5, i64 0, i64 %zext_ln43" [HLS-benchmarks/Inter-Block/matrixtrans/matrixtrans.cpp:44]   --->   Operation 22 'getelementptr' 'results_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.29ns)   --->   "%store_ln44 = store i32 %array_5_load, i13 %results_5_addr" [HLS-benchmarks/Inter-Block/matrixtrans/matrixtrans.cpp:44]   --->   Operation 23 'store' 'store_ln44' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc60" [HLS-benchmarks/Inter-Block/matrixtrans/matrixtrans.cpp:43]   --->   Operation 24 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.978ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln43', HLS-benchmarks/Inter-Block/matrixtrans/matrixtrans.cpp:43) of constant 0 on local variable 'i', HLS-benchmarks/Inter-Block/matrixtrans/matrixtrans.cpp:43 [6]  (0.460 ns)
	'load' operation 14 bit ('i', HLS-benchmarks/Inter-Block/matrixtrans/matrixtrans.cpp:43) on local variable 'i', HLS-benchmarks/Inter-Block/matrixtrans/matrixtrans.cpp:43 [9]  (0.000 ns)
	'add' operation 14 bit ('add_ln43', HLS-benchmarks/Inter-Block/matrixtrans/matrixtrans.cpp:43) [11]  (1.058 ns)
	'store' operation 0 bit ('store_ln43', HLS-benchmarks/Inter-Block/matrixtrans/matrixtrans.cpp:43) of variable 'add_ln43', HLS-benchmarks/Inter-Block/matrixtrans/matrixtrans.cpp:43 on local variable 'i', HLS-benchmarks/Inter-Block/matrixtrans/matrixtrans.cpp:43 [22]  (0.460 ns)

 <State 2>: 2.594ns
The critical path consists of the following:
	'load' operation 32 bit ('array_5_load', HLS-benchmarks/Inter-Block/matrixtrans/matrixtrans.cpp:44) on array 'array_5' [19]  (1.297 ns)
	'store' operation 0 bit ('store_ln44', HLS-benchmarks/Inter-Block/matrixtrans/matrixtrans.cpp:44) of variable 'array_5_load', HLS-benchmarks/Inter-Block/matrixtrans/matrixtrans.cpp:44 on array 'results_5' [21]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
