{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 02 16:23:19 2022 " "Info: Processing started: Fri Sep 02 16:23:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off L0603 -c L0603 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off L0603 -c L0603" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AND_Grid.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file AND_Grid.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AND_Grid " "Info: Found entity 1: AND_Grid" {  } { { "AND_Grid.bdf" "" { Schematic "C:/Works/Digital Logic/L06_AdderSubtractorMultiplier/L0603/AND_Grid.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shift_Sum.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Shift_Sum.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Sum " "Info: Found entity 1: Shift_Sum" {  } { { "Shift_Sum.bdf" "" { Schematic "C:/Works/Digital Logic/L06_AdderSubtractorMultiplier/L0603/Shift_Sum.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Full_Adder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Full_Adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Info: Found entity 1: Full_Adder" {  } { { "Full_Adder.bdf" "" { Schematic "C:/Works/Digital Logic/L06_AdderSubtractorMultiplier/L0603/Full_Adder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bitMultiplier.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4bitMultiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bitMultiplier " "Info: Found entity 1: 4bitMultiplier" {  } { { "4bitMultiplier.bdf" "" { Schematic "C:/Works/Digital Logic/L06_AdderSubtractorMultiplier/L0603/4bitMultiplier.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "4bitMultiplier " "Info: Elaborating entity \"4bitMultiplier\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Sum Shift_Sum:inst1 " "Info: Elaborating entity \"Shift_Sum\" for hierarchy \"Shift_Sum:inst1\"" {  } { { "4bitMultiplier.bdf" "inst1" { Schematic "C:/Works/Digital Logic/L06_AdderSubtractorMultiplier/L0603/4bitMultiplier.bdf" { { 136 512 648 264 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder Shift_Sum:inst1\|Full_Adder:FA0 " "Info: Elaborating entity \"Full_Adder\" for hierarchy \"Shift_Sum:inst1\|Full_Adder:FA0\"" {  } { { "Shift_Sum.bdf" "FA0" { Schematic "C:/Works/Digital Logic/L06_AdderSubtractorMultiplier/L0603/Shift_Sum.bdf" { { 128 1272 1368 224 "FA0" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_Grid AND_Grid:inst " "Info: Elaborating entity \"AND_Grid\" for hierarchy \"AND_Grid:inst\"" {  } { { "4bitMultiplier.bdf" "inst" { Schematic "C:/Works/Digital Logic/L06_AdderSubtractorMultiplier/L0603/4bitMultiplier.bdf" { { 136 264 400 264 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Shift_Sum:inst1\|inst27 P\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Shift_Sum:inst1\|inst27\" to the node \"P\[0\]\" into a wire" {  } { { "Shift_Sum.bdf" "" { Schematic "C:/Works/Digital Logic/L06_AdderSubtractorMultiplier/L0603/Shift_Sum.bdf" { { 288 1392 1424 336 "inst27" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45 " "Info: Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Info: Implemented 29 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 02 16:23:19 2022 " "Info: Processing ended: Fri Sep 02 16:23:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
