From 8166dc7eb588fa942b6be775aebc9ae1c25a2787 Mon Sep 17 00:00:00 2001
From: Sandy Huang <hjc@rock-chips.com>
Date: Tue, 18 Jun 2019 20:31:05 +0800
Subject: [PATCH] arm64: dts: rk3399: update display for
 rk3399-sapphire-excavator-edp

Change-Id: I6a30a25ce0bd5ace9ea8df3e0d9c1c9d8268ddb0
Signed-off-by: Sandy Huang <hjc@rock-chips.com>
---
 .../boot/dts/rockchip/rk3399-sapphire-excavator-edp.dtsi  | 8 +++++---
 1 file changed, 5 insertions(+), 3 deletions(-)

diff --git a/arch/arm64/boot/dts/rockchip/rk3399-sapphire-excavator-edp.dtsi b/arch/arm64/boot/dts/rockchip/rk3399-sapphire-excavator-edp.dtsi
index 9a68b0cad631..adc2760f2a27 100644
--- a/arch/arm64/boot/dts/rockchip/rk3399-sapphire-excavator-edp.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3399-sapphire-excavator-edp.dtsi
@@ -60,7 +60,7 @@
 	};
 
 	panel: panel {
-		compatible = "simple-panel";
+		compatible = "lg,lp079qx1-sp0v";
 		backlight = <&backlight>;
 		power-supply = <&vcc_lcd>;
 		enable-gpios = <&gpio1 13 GPIO_ACTIVE_HIGH>;
@@ -135,7 +135,7 @@
 };
 
 &hdmi {
-	status = "okay";
+	status = "disabled";
 };
 
 &hdmi_in_vopb {
@@ -328,11 +328,13 @@
 };
 
 &vopb {
+	status = "okay";
 	assigned-clocks = <&cru DCLK_VOP0_DIV>;
 	assigned-clock-parents = <&cru PLL_CPLL>;
 };
 
 &vopl {
+	status = "okay";
 	assigned-clocks = <&cru DCLK_VOP1_DIV>;
 	assigned-clock-parents = <&cru PLL_VPLL>;
 };
@@ -374,7 +376,7 @@
 };
 
 &route_edp {
-	status = "okay";
+	status = "disabled";
 };
 
 &pinctrl {
-- 
2.35.3

