Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Aug 21 11:06:30 2021
| Host         : PC_SaeedRashvnd running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Main_Card_wrapper_timing_summary_routed.rpt -pb Main_Card_wrapper_timing_summary_routed.pb -rpx Main_Card_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Main_Card_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 96 register/latch pins with no clock driven by root clock pin: RTC_32768_0 (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 192 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.722        0.000                      0                26235        0.063        0.000                      0                26235        3.000        0.000                       0                 10466  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                               ------------       ----------      --------------
Main_Card_i/clk_wiz_1/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  CLK_80_Main_Card_clk_wiz_1_0      {0.000 6.250}      12.500          80.000          
  clkfbout_Main_Card_clk_wiz_1_0    {0.000 5.000}      10.000          100.000         
clk_fpga_0                          {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Main_Card_i/clk_wiz_1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  CLK_80_Main_Card_clk_wiz_1_0            0.920        0.000                      0                 3742        0.072        0.000                      0                 3742        5.750        0.000                       0                  1610  
  clkfbout_Main_Card_clk_wiz_1_0                                                                                                                                                      8.408        0.000                       0                     3  
clk_fpga_0                                0.722        0.000                      0                22493        0.063        0.000                      0                22493        4.146        0.000                       0                  8852  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Main_Card_i/clk_wiz_1/inst/clk_in1
  To Clock:  Main_Card_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Main_Card_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Main_Card_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_80_Main_Card_clk_wiz_1_0
  To Clock:  CLK_80_Main_Card_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.920ns  (required time - arrival time)
  Source:                 Main_Card_i/canfd_0/inst/can_inst/CAN_PHY_RX_I_NEG_FLOP_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             CLK_80_Main_Card_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_80_Main_Card_clk_wiz_1_0 rise@12.500ns - CLK_80_Main_Card_clk_wiz_1_0 fall@6.250ns)
  Data Path Delay:        5.153ns  (logic 1.389ns (26.954%)  route 3.764ns (73.047%))
  Logic Levels:           8  (LUT3=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 13.717 - 12.500 ) 
    Source Clock Delay      (SCD):    1.435ns = ( 7.685 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_80_Main_Card_clk_wiz_1_0 fall edge)
                                                      6.250     6.250 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.250 f  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.552     7.802    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     4.570 f  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     6.167    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.252 f  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        1.433     7.685    Main_Card_i/canfd_0/inst/can_inst/can_clk
    SLICE_X60Y70         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/CAN_PHY_RX_I_NEG_FLOP_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.384     8.069 r  Main_Card_i/canfd_0/inst/can_inst/CAN_PHY_RX_I_NEG_FLOP_reg/Q
                         net (fo=4, routed)           0.507     8.576    Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/CAN_PHY_RX_I_NEG_FLOP
    SLICE_X62Y70         LUT3 (Prop_lut3_I0_O)        0.105     8.681 r  Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/SM_REG_I[5]_i_5/O
                         net (fo=3, routed)           0.420     9.101    Main_Card_i/canfd_0/inst/can_inst/tl/btl/CAN_PHY_RX_I
    SLICE_X63Y70         LUT6 (Prop_lut6_I2_O)        0.105     9.206 f  Main_Card_i/canfd_0/inst/can_inst/tl/btl/SM_REG_I[5]_i_2/O
                         net (fo=1, routed)           0.348     9.555    Main_Card_i/canfd_0/inst/can_inst/tl/btl/HSYNC_OCCR
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.105     9.660 r  Main_Card_i/canfd_0/inst/can_inst/tl/btl/SM_REG_I[5]_i_1/O
                         net (fo=20, routed)          0.392    10.052    Main_Card_i/canfd_0/inst/can_inst/tl/bsp/RXE_SREG_I_reg[31]_0[0]
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.105    10.157 r  Main_Card_i/canfd_0/inst/can_inst/tl/bsp/CLKM_EN_i_12/O
                         net (fo=1, routed)           0.346    10.503    Main_Card_i/canfd_0/inst/can_inst/tl/bsp/CLKM_EN_i_12_n_0
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.105    10.608 r  Main_Card_i/canfd_0/inst/can_inst/tl/bsp/CLKM_EN_i_6/O
                         net (fo=10, routed)          0.619    11.227    Main_Card_i/canfd_0/inst/can_inst/tl/bsp/BTL_SAMP_EN_D1_reg_0
    SLICE_X56Y73         LUT3 (Prop_lut3_I1_O)        0.108    11.335 r  Main_Card_i/canfd_0/inst/can_inst/tl/bsp/CLKM_EN_i_10/O
                         net (fo=1, routed)           0.420    11.755    Main_Card_i/canfd_0/inst/can_inst/tl/bsp/CLKM_EN_i_10_n_0
    SLICE_X54Y76         LUT6 (Prop_lut6_I4_O)        0.267    12.022 r  Main_Card_i/canfd_0/inst/can_inst/tl/bsp/CLKM_EN_i_5/O
                         net (fo=9, routed)           0.711    12.733    Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I_reg[7]_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I3_O)        0.105    12.838 r  Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I[2]_i_1/O
                         net (fo=1, routed)           0.000    12.838    Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I[2]_i_1_n_0
    SLICE_X53Y78         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_80_Main_Card_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.386    13.886    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    10.970 r  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    12.425    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.502 r  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        1.215    13.717    Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/can_clk
    SLICE_X53Y78         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I_reg[2]/C
                         clock pessimism              0.088    13.805    
                         clock uncertainty           -0.077    13.728    
    SLICE_X53Y78         FDRE (Setup_fdre_C_D)        0.030    13.758    Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I_reg[2]
  -------------------------------------------------------------------
                         required time                         13.758    
                         arrival time                         -12.838    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 Main_Card_i/canfd_0/inst/can_inst/CAN_PHY_RX_I_NEG_FLOP_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             CLK_80_Main_Card_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_80_Main_Card_clk_wiz_1_0 rise@12.500ns - CLK_80_Main_Card_clk_wiz_1_0 fall@6.250ns)
  Data Path Delay:        5.127ns  (logic 1.389ns (27.092%)  route 3.738ns (72.908%))
  Logic Levels:           8  (LUT3=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 13.717 - 12.500 ) 
    Source Clock Delay      (SCD):    1.435ns = ( 7.685 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_80_Main_Card_clk_wiz_1_0 fall edge)
                                                      6.250     6.250 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.250 f  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.552     7.802    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     4.570 f  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     6.167    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.252 f  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        1.433     7.685    Main_Card_i/canfd_0/inst/can_inst/can_clk
    SLICE_X60Y70         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/CAN_PHY_RX_I_NEG_FLOP_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.384     8.069 r  Main_Card_i/canfd_0/inst/can_inst/CAN_PHY_RX_I_NEG_FLOP_reg/Q
                         net (fo=4, routed)           0.507     8.576    Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/CAN_PHY_RX_I_NEG_FLOP
    SLICE_X62Y70         LUT3 (Prop_lut3_I0_O)        0.105     8.681 r  Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/SM_REG_I[5]_i_5/O
                         net (fo=3, routed)           0.420     9.101    Main_Card_i/canfd_0/inst/can_inst/tl/btl/CAN_PHY_RX_I
    SLICE_X63Y70         LUT6 (Prop_lut6_I2_O)        0.105     9.206 f  Main_Card_i/canfd_0/inst/can_inst/tl/btl/SM_REG_I[5]_i_2/O
                         net (fo=1, routed)           0.348     9.555    Main_Card_i/canfd_0/inst/can_inst/tl/btl/HSYNC_OCCR
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.105     9.660 r  Main_Card_i/canfd_0/inst/can_inst/tl/btl/SM_REG_I[5]_i_1/O
                         net (fo=20, routed)          0.392    10.052    Main_Card_i/canfd_0/inst/can_inst/tl/bsp/RXE_SREG_I_reg[31]_0[0]
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.105    10.157 r  Main_Card_i/canfd_0/inst/can_inst/tl/bsp/CLKM_EN_i_12/O
                         net (fo=1, routed)           0.346    10.503    Main_Card_i/canfd_0/inst/can_inst/tl/bsp/CLKM_EN_i_12_n_0
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.105    10.608 r  Main_Card_i/canfd_0/inst/can_inst/tl/bsp/CLKM_EN_i_6/O
                         net (fo=10, routed)          0.619    11.227    Main_Card_i/canfd_0/inst/can_inst/tl/bsp/BTL_SAMP_EN_D1_reg_0
    SLICE_X56Y73         LUT3 (Prop_lut3_I1_O)        0.108    11.335 r  Main_Card_i/canfd_0/inst/can_inst/tl/bsp/CLKM_EN_i_10/O
                         net (fo=1, routed)           0.420    11.755    Main_Card_i/canfd_0/inst/can_inst/tl/bsp/CLKM_EN_i_10_n_0
    SLICE_X54Y76         LUT6 (Prop_lut6_I4_O)        0.267    12.022 r  Main_Card_i/canfd_0/inst/can_inst/tl/bsp/CLKM_EN_i_5/O
                         net (fo=9, routed)           0.685    12.707    Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I_reg[7]_0
    SLICE_X53Y77         LUT6 (Prop_lut6_I3_O)        0.105    12.812 r  Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I[6]_i_1/O
                         net (fo=1, routed)           0.000    12.812    Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I[6]_i_1_n_0
    SLICE_X53Y77         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_80_Main_Card_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.386    13.886    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    10.970 r  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    12.425    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.502 r  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        1.215    13.717    Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/can_clk
    SLICE_X53Y77         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I_reg[6]/C
                         clock pessimism              0.088    13.805    
                         clock uncertainty           -0.077    13.728    
    SLICE_X53Y77         FDRE (Setup_fdre_C_D)        0.032    13.760    Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I_reg[6]
  -------------------------------------------------------------------
                         required time                         13.760    
                         arrival time                         -12.812    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 Main_Card_i/canfd_0/inst/can_inst/CAN_PHY_RX_I_NEG_FLOP_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKM_EN_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             CLK_80_Main_Card_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_80_Main_Card_clk_wiz_1_0 rise@12.500ns - CLK_80_Main_Card_clk_wiz_1_0 fall@6.250ns)
  Data Path Delay:        5.043ns  (logic 1.389ns (27.541%)  route 3.654ns (72.459%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 13.717 - 12.500 ) 
    Source Clock Delay      (SCD):    1.435ns = ( 7.685 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_80_Main_Card_clk_wiz_1_0 fall edge)
                                                      6.250     6.250 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.250 f  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.552     7.802    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     4.570 f  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     6.167    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.252 f  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        1.433     7.685    Main_Card_i/canfd_0/inst/can_inst/can_clk
    SLICE_X60Y70         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/CAN_PHY_RX_I_NEG_FLOP_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.384     8.069 r  Main_Card_i/canfd_0/inst/can_inst/CAN_PHY_RX_I_NEG_FLOP_reg/Q
                         net (fo=4, routed)           0.507     8.576    Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/CAN_PHY_RX_I_NEG_FLOP
    SLICE_X62Y70         LUT3 (Prop_lut3_I0_O)        0.105     8.681 r  Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/SM_REG_I[5]_i_5/O
                         net (fo=3, routed)           0.420     9.101    Main_Card_i/canfd_0/inst/can_inst/tl/btl/CAN_PHY_RX_I
    SLICE_X63Y70         LUT6 (Prop_lut6_I2_O)        0.105     9.206 f  Main_Card_i/canfd_0/inst/can_inst/tl/btl/SM_REG_I[5]_i_2/O
                         net (fo=1, routed)           0.348     9.555    Main_Card_i/canfd_0/inst/can_inst/tl/btl/HSYNC_OCCR
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.105     9.660 r  Main_Card_i/canfd_0/inst/can_inst/tl/btl/SM_REG_I[5]_i_1/O
                         net (fo=20, routed)          0.392    10.052    Main_Card_i/canfd_0/inst/can_inst/tl/bsp/RXE_SREG_I_reg[31]_0[0]
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.105    10.157 r  Main_Card_i/canfd_0/inst/can_inst/tl/bsp/CLKM_EN_i_12/O
                         net (fo=1, routed)           0.346    10.503    Main_Card_i/canfd_0/inst/can_inst/tl/bsp/CLKM_EN_i_12_n_0
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.105    10.608 r  Main_Card_i/canfd_0/inst/can_inst/tl/bsp/CLKM_EN_i_6/O
                         net (fo=10, routed)          0.619    11.227    Main_Card_i/canfd_0/inst/can_inst/tl/bsp/BTL_SAMP_EN_D1_reg_0
    SLICE_X56Y73         LUT3 (Prop_lut3_I1_O)        0.108    11.335 r  Main_Card_i/canfd_0/inst/can_inst/tl/bsp/CLKM_EN_i_10/O
                         net (fo=1, routed)           0.420    11.755    Main_Card_i/canfd_0/inst/can_inst/tl/bsp/CLKM_EN_i_10_n_0
    SLICE_X54Y76         LUT6 (Prop_lut6_I4_O)        0.267    12.022 f  Main_Card_i/canfd_0/inst/can_inst/tl/bsp/CLKM_EN_i_5/O
                         net (fo=9, routed)           0.601    12.623    Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I_reg[7]_0
    SLICE_X52Y77         LUT4 (Prop_lut4_I3_O)        0.105    12.728 r  Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKM_EN_i_1/O
                         net (fo=1, routed)           0.000    12.728    Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKD_CMP_I
    SLICE_X52Y77         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKM_EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_80_Main_Card_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.386    13.886    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    10.970 r  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    12.425    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.502 r  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        1.215    13.717    Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/can_clk
    SLICE_X52Y77         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKM_EN_reg/C
                         clock pessimism              0.088    13.805    
                         clock uncertainty           -0.077    13.728    
    SLICE_X52Y77         FDRE (Setup_fdre_C_D)        0.030    13.758    Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKM_EN_reg
  -------------------------------------------------------------------
                         required time                         13.758    
                         arrival time                         -12.728    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 Main_Card_i/canfd_0/inst/can_inst/CAN_PHY_RX_I_NEG_FLOP_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             CLK_80_Main_Card_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_80_Main_Card_clk_wiz_1_0 rise@12.500ns - CLK_80_Main_Card_clk_wiz_1_0 fall@6.250ns)
  Data Path Delay:        5.002ns  (logic 1.389ns (27.767%)  route 3.613ns (72.233%))
  Logic Levels:           8  (LUT3=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 13.717 - 12.500 ) 
    Source Clock Delay      (SCD):    1.435ns = ( 7.685 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_80_Main_Card_clk_wiz_1_0 fall edge)
                                                      6.250     6.250 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.250 f  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.552     7.802    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     4.570 f  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     6.167    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.252 f  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        1.433     7.685    Main_Card_i/canfd_0/inst/can_inst/can_clk
    SLICE_X60Y70         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/CAN_PHY_RX_I_NEG_FLOP_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.384     8.069 r  Main_Card_i/canfd_0/inst/can_inst/CAN_PHY_RX_I_NEG_FLOP_reg/Q
                         net (fo=4, routed)           0.507     8.576    Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/CAN_PHY_RX_I_NEG_FLOP
    SLICE_X62Y70         LUT3 (Prop_lut3_I0_O)        0.105     8.681 r  Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/SM_REG_I[5]_i_5/O
                         net (fo=3, routed)           0.420     9.101    Main_Card_i/canfd_0/inst/can_inst/tl/btl/CAN_PHY_RX_I
    SLICE_X63Y70         LUT6 (Prop_lut6_I2_O)        0.105     9.206 f  Main_Card_i/canfd_0/inst/can_inst/tl/btl/SM_REG_I[5]_i_2/O
                         net (fo=1, routed)           0.348     9.555    Main_Card_i/canfd_0/inst/can_inst/tl/btl/HSYNC_OCCR
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.105     9.660 r  Main_Card_i/canfd_0/inst/can_inst/tl/btl/SM_REG_I[5]_i_1/O
                         net (fo=20, routed)          0.392    10.052    Main_Card_i/canfd_0/inst/can_inst/tl/bsp/RXE_SREG_I_reg[31]_0[0]
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.105    10.157 r  Main_Card_i/canfd_0/inst/can_inst/tl/bsp/CLKM_EN_i_12/O
                         net (fo=1, routed)           0.346    10.503    Main_Card_i/canfd_0/inst/can_inst/tl/bsp/CLKM_EN_i_12_n_0
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.105    10.608 r  Main_Card_i/canfd_0/inst/can_inst/tl/bsp/CLKM_EN_i_6/O
                         net (fo=10, routed)          0.619    11.227    Main_Card_i/canfd_0/inst/can_inst/tl/bsp/BTL_SAMP_EN_D1_reg_0
    SLICE_X56Y73         LUT3 (Prop_lut3_I1_O)        0.108    11.335 r  Main_Card_i/canfd_0/inst/can_inst/tl/bsp/CLKM_EN_i_10/O
                         net (fo=1, routed)           0.420    11.755    Main_Card_i/canfd_0/inst/can_inst/tl/bsp/CLKM_EN_i_10_n_0
    SLICE_X54Y76         LUT6 (Prop_lut6_I4_O)        0.267    12.022 r  Main_Card_i/canfd_0/inst/can_inst/tl/bsp/CLKM_EN_i_5/O
                         net (fo=9, routed)           0.560    12.582    Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I_reg[7]_0
    SLICE_X53Y77         LUT6 (Prop_lut6_I3_O)        0.105    12.687 r  Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I[5]_i_1/O
                         net (fo=1, routed)           0.000    12.687    Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I[5]_i_1_n_0
    SLICE_X53Y77         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_80_Main_Card_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.386    13.886    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    10.970 r  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    12.425    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.502 r  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        1.215    13.717    Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/can_clk
    SLICE_X53Y77         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I_reg[5]/C
                         clock pessimism              0.088    13.805    
                         clock uncertainty           -0.077    13.728    
    SLICE_X53Y77         FDRE (Setup_fdre_C_D)        0.030    13.758    Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I_reg[5]
  -------------------------------------------------------------------
                         required time                         13.758    
                         arrival time                         -12.687    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.076ns  (required time - arrival time)
  Source:                 Main_Card_i/canfd_1/inst/can_inst/CAN_PHY_RX_I_NEG_FLOP_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Main_Card_i/canfd_1/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             CLK_80_Main_Card_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_80_Main_Card_clk_wiz_1_0 rise@12.500ns - CLK_80_Main_Card_clk_wiz_1_0 fall@6.250ns)
  Data Path Delay:        4.889ns  (logic 1.224ns (25.037%)  route 3.665ns (74.963%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.229ns = ( 13.729 - 12.500 ) 
    Source Clock Delay      (SCD):    1.462ns = ( 7.712 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.008ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_80_Main_Card_clk_wiz_1_0 fall edge)
                                                      6.250     6.250 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.250 f  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.552     7.802    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     4.570 f  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     6.167    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.252 f  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        1.460     7.712    Main_Card_i/canfd_1/inst/can_inst/can_clk
    SLICE_X61Y49         FDRE                                         r  Main_Card_i/canfd_1/inst/can_inst/CAN_PHY_RX_I_NEG_FLOP_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.384     8.096 r  Main_Card_i/canfd_1/inst/can_inst/CAN_PHY_RX_I_NEG_FLOP_reg/Q
                         net (fo=4, routed)           0.408     8.504    Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/CAN_PHY_RX_I_NEG_FLOP
    SLICE_X61Y49         LUT3 (Prop_lut3_I0_O)        0.105     8.609 r  Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/SM_REG_I[5]_i_5/O
                         net (fo=3, routed)           0.364     8.973    Main_Card_i/canfd_1/inst/can_inst/tl/btl/CAN_PHY_RX_I
    SLICE_X61Y48         LUT6 (Prop_lut6_I2_O)        0.105     9.078 f  Main_Card_i/canfd_1/inst/can_inst/tl/btl/SM_REG_I[5]_i_2/O
                         net (fo=1, routed)           0.343     9.421    Main_Card_i/canfd_1/inst/can_inst/tl/btl/HSYNC_OCCR
    SLICE_X61Y48         LUT6 (Prop_lut6_I0_O)        0.105     9.526 r  Main_Card_i/canfd_1/inst/can_inst/tl/btl/SM_REG_I[5]_i_1/O
                         net (fo=20, routed)          0.432     9.958    Main_Card_i/canfd_1/inst/can_inst/tl/bsp/RXE_SREG_I_reg[31]_0[0]
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.105    10.063 r  Main_Card_i/canfd_1/inst/can_inst/tl/bsp/CLKM_EN_i_12/O
                         net (fo=1, routed)           0.346    10.409    Main_Card_i/canfd_1/inst/can_inst/tl/bsp/CLKM_EN_i_12_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.105    10.514 r  Main_Card_i/canfd_1/inst/can_inst/tl/bsp/CLKM_EN_i_6/O
                         net (fo=10, routed)          0.851    11.365    Main_Card_i/canfd_1/inst/can_inst/tl/clkdiv/CLKM_EN_reg_3
    SLICE_X52Y54         LUT4 (Prop_lut4_I2_O)        0.105    11.470 r  Main_Card_i/canfd_1/inst/can_inst/tl/clkdiv/CLKM_EN_i_7/O
                         net (fo=1, routed)           0.218    11.688    Main_Card_i/canfd_1/inst/can_inst/tl/clkdiv/CLKM_EN_i_7_n_0
    SLICE_X52Y54         LUT5 (Prop_lut5_I4_O)        0.105    11.793 r  Main_Card_i/canfd_1/inst/can_inst/tl/clkdiv/CLKM_EN_i_2/O
                         net (fo=9, routed)           0.703    12.496    Main_Card_i/canfd_1/inst/can_inst/tl/clkdiv/CLKM_EN_i_2_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I0_O)        0.105    12.601 r  Main_Card_i/canfd_1/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I[7]_i_1/O
                         net (fo=1, routed)           0.000    12.601    Main_Card_i/canfd_1/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I[7]_i_1_n_0
    SLICE_X52Y55         FDRE                                         r  Main_Card_i/canfd_1/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_80_Main_Card_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.386    13.886    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    10.970 r  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    12.425    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.502 r  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        1.227    13.729    Main_Card_i/canfd_1/inst/can_inst/tl/clkdiv/can_clk
    SLICE_X52Y55         FDRE                                         r  Main_Card_i/canfd_1/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I_reg[7]/C
                         clock pessimism             -0.008    13.721    
                         clock uncertainty           -0.077    13.644    
    SLICE_X52Y55         FDRE (Setup_fdre_C_D)        0.033    13.677    Main_Card_i/canfd_1/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I_reg[7]
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                         -12.601    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.076ns  (required time - arrival time)
  Source:                 Main_Card_i/canfd_0/inst/can_inst/CAN_PHY_RX_I_NEG_FLOP_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             CLK_80_Main_Card_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_80_Main_Card_clk_wiz_1_0 rise@12.500ns - CLK_80_Main_Card_clk_wiz_1_0 fall@6.250ns)
  Data Path Delay:        4.996ns  (logic 1.224ns (24.498%)  route 3.772ns (75.502%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 13.717 - 12.500 ) 
    Source Clock Delay      (SCD):    1.435ns = ( 7.685 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_80_Main_Card_clk_wiz_1_0 fall edge)
                                                      6.250     6.250 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.250 f  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.552     7.802    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     4.570 f  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     6.167    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.252 f  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        1.433     7.685    Main_Card_i/canfd_0/inst/can_inst/can_clk
    SLICE_X60Y70         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/CAN_PHY_RX_I_NEG_FLOP_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.384     8.069 r  Main_Card_i/canfd_0/inst/can_inst/CAN_PHY_RX_I_NEG_FLOP_reg/Q
                         net (fo=4, routed)           0.507     8.576    Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/CAN_PHY_RX_I_NEG_FLOP
    SLICE_X62Y70         LUT3 (Prop_lut3_I0_O)        0.105     8.681 r  Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/SM_REG_I[5]_i_5/O
                         net (fo=3, routed)           0.420     9.101    Main_Card_i/canfd_0/inst/can_inst/tl/btl/CAN_PHY_RX_I
    SLICE_X63Y70         LUT6 (Prop_lut6_I2_O)        0.105     9.206 f  Main_Card_i/canfd_0/inst/can_inst/tl/btl/SM_REG_I[5]_i_2/O
                         net (fo=1, routed)           0.348     9.555    Main_Card_i/canfd_0/inst/can_inst/tl/btl/HSYNC_OCCR
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.105     9.660 r  Main_Card_i/canfd_0/inst/can_inst/tl/btl/SM_REG_I[5]_i_1/O
                         net (fo=20, routed)          0.392    10.052    Main_Card_i/canfd_0/inst/can_inst/tl/bsp/RXE_SREG_I_reg[31]_0[0]
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.105    10.157 r  Main_Card_i/canfd_0/inst/can_inst/tl/bsp/CLKM_EN_i_12/O
                         net (fo=1, routed)           0.346    10.503    Main_Card_i/canfd_0/inst/can_inst/tl/bsp/CLKM_EN_i_12_n_0
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.105    10.608 r  Main_Card_i/canfd_0/inst/can_inst/tl/bsp/CLKM_EN_i_6/O
                         net (fo=10, routed)          0.810    11.417    Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKM_EN_reg_3
    SLICE_X51Y76         LUT4 (Prop_lut4_I2_O)        0.105    11.522 r  Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKM_EN_i_8/O
                         net (fo=1, routed)           0.335    11.858    Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKM_EN_i_8_n_0
    SLICE_X53Y76         LUT5 (Prop_lut5_I4_O)        0.105    11.963 f  Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKM_EN_i_3/O
                         net (fo=9, routed)           0.614    12.576    Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKM_EN_i_3_n_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I1_O)        0.105    12.681 r  Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I[3]_i_1/O
                         net (fo=1, routed)           0.000    12.681    Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I[3]_i_1_n_0
    SLICE_X51Y77         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_80_Main_Card_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.386    13.886    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    10.970 r  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    12.425    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.502 r  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        1.215    13.717    Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/can_clk
    SLICE_X51Y77         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I_reg[3]/C
                         clock pessimism              0.088    13.805    
                         clock uncertainty           -0.077    13.728    
    SLICE_X51Y77         FDRE (Setup_fdre_C_D)        0.030    13.758    Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I_reg[3]
  -------------------------------------------------------------------
                         required time                         13.758    
                         arrival time                         -12.681    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 Main_Card_i/canfd_0/inst/can_inst/CAN_PHY_RX_I_NEG_FLOP_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             CLK_80_Main_Card_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_80_Main_Card_clk_wiz_1_0 rise@12.500ns - CLK_80_Main_Card_clk_wiz_1_0 fall@6.250ns)
  Data Path Delay:        4.984ns  (logic 1.224ns (24.561%)  route 3.760ns (75.439%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 13.715 - 12.500 ) 
    Source Clock Delay      (SCD):    1.435ns = ( 7.685 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_80_Main_Card_clk_wiz_1_0 fall edge)
                                                      6.250     6.250 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.250 f  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.552     7.802    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     4.570 f  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     6.167    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.252 f  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        1.433     7.685    Main_Card_i/canfd_0/inst/can_inst/can_clk
    SLICE_X60Y70         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/CAN_PHY_RX_I_NEG_FLOP_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.384     8.069 r  Main_Card_i/canfd_0/inst/can_inst/CAN_PHY_RX_I_NEG_FLOP_reg/Q
                         net (fo=4, routed)           0.507     8.576    Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/CAN_PHY_RX_I_NEG_FLOP
    SLICE_X62Y70         LUT3 (Prop_lut3_I0_O)        0.105     8.681 r  Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/SM_REG_I[5]_i_5/O
                         net (fo=3, routed)           0.420     9.101    Main_Card_i/canfd_0/inst/can_inst/tl/btl/CAN_PHY_RX_I
    SLICE_X63Y70         LUT6 (Prop_lut6_I2_O)        0.105     9.206 f  Main_Card_i/canfd_0/inst/can_inst/tl/btl/SM_REG_I[5]_i_2/O
                         net (fo=1, routed)           0.348     9.555    Main_Card_i/canfd_0/inst/can_inst/tl/btl/HSYNC_OCCR
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.105     9.660 r  Main_Card_i/canfd_0/inst/can_inst/tl/btl/SM_REG_I[5]_i_1/O
                         net (fo=20, routed)          0.392    10.052    Main_Card_i/canfd_0/inst/can_inst/tl/bsp/RXE_SREG_I_reg[31]_0[0]
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.105    10.157 r  Main_Card_i/canfd_0/inst/can_inst/tl/bsp/CLKM_EN_i_12/O
                         net (fo=1, routed)           0.346    10.503    Main_Card_i/canfd_0/inst/can_inst/tl/bsp/CLKM_EN_i_12_n_0
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.105    10.608 r  Main_Card_i/canfd_0/inst/can_inst/tl/bsp/CLKM_EN_i_6/O
                         net (fo=10, routed)          0.810    11.417    Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKM_EN_reg_3
    SLICE_X51Y76         LUT4 (Prop_lut4_I2_O)        0.105    11.522 r  Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKM_EN_i_8/O
                         net (fo=1, routed)           0.335    11.858    Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKM_EN_i_8_n_0
    SLICE_X53Y76         LUT5 (Prop_lut5_I4_O)        0.105    11.963 f  Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKM_EN_i_3/O
                         net (fo=9, routed)           0.601    12.564    Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKM_EN_i_3_n_0
    SLICE_X52Y76         LUT6 (Prop_lut6_I1_O)        0.105    12.669 r  Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I[1]_i_1/O
                         net (fo=1, routed)           0.000    12.669    Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I[1]_i_1_n_0
    SLICE_X52Y76         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_80_Main_Card_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.386    13.886    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    10.970 r  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    12.425    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.502 r  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        1.213    13.715    Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/can_clk
    SLICE_X52Y76         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I_reg[1]/C
                         clock pessimism              0.088    13.803    
                         clock uncertainty           -0.077    13.726    
    SLICE_X52Y76         FDRE (Setup_fdre_C_D)        0.032    13.758    Main_Card_i/canfd_0/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I_reg[1]
  -------------------------------------------------------------------
                         required time                         13.758    
                         arrival time                         -12.669    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 Main_Card_i/canfd_1/inst/can_inst/CAN_PHY_RX_I_NEG_FLOP_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Main_Card_i/canfd_1/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             CLK_80_Main_Card_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_80_Main_Card_clk_wiz_1_0 rise@12.500ns - CLK_80_Main_Card_clk_wiz_1_0 fall@6.250ns)
  Data Path Delay:        4.912ns  (logic 1.389ns (28.275%)  route 3.523ns (71.725%))
  Logic Levels:           8  (LUT3=2 LUT6=6)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.229ns = ( 13.729 - 12.500 ) 
    Source Clock Delay      (SCD):    1.462ns = ( 7.712 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.008ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_80_Main_Card_clk_wiz_1_0 fall edge)
                                                      6.250     6.250 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.250 f  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.552     7.802    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     4.570 f  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     6.167    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.252 f  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        1.460     7.712    Main_Card_i/canfd_1/inst/can_inst/can_clk
    SLICE_X61Y49         FDRE                                         r  Main_Card_i/canfd_1/inst/can_inst/CAN_PHY_RX_I_NEG_FLOP_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.384     8.096 r  Main_Card_i/canfd_1/inst/can_inst/CAN_PHY_RX_I_NEG_FLOP_reg/Q
                         net (fo=4, routed)           0.408     8.504    Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/CAN_PHY_RX_I_NEG_FLOP
    SLICE_X61Y49         LUT3 (Prop_lut3_I0_O)        0.105     8.609 r  Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/SM_REG_I[5]_i_5/O
                         net (fo=3, routed)           0.364     8.973    Main_Card_i/canfd_1/inst/can_inst/tl/btl/CAN_PHY_RX_I
    SLICE_X61Y48         LUT6 (Prop_lut6_I2_O)        0.105     9.078 f  Main_Card_i/canfd_1/inst/can_inst/tl/btl/SM_REG_I[5]_i_2/O
                         net (fo=1, routed)           0.343     9.421    Main_Card_i/canfd_1/inst/can_inst/tl/btl/HSYNC_OCCR
    SLICE_X61Y48         LUT6 (Prop_lut6_I0_O)        0.105     9.526 r  Main_Card_i/canfd_1/inst/can_inst/tl/btl/SM_REG_I[5]_i_1/O
                         net (fo=20, routed)          0.432     9.958    Main_Card_i/canfd_1/inst/can_inst/tl/bsp/RXE_SREG_I_reg[31]_0[0]
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.105    10.063 r  Main_Card_i/canfd_1/inst/can_inst/tl/bsp/CLKM_EN_i_12/O
                         net (fo=1, routed)           0.346    10.409    Main_Card_i/canfd_1/inst/can_inst/tl/bsp/CLKM_EN_i_12_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.105    10.514 r  Main_Card_i/canfd_1/inst/can_inst/tl/bsp/CLKM_EN_i_6/O
                         net (fo=10, routed)          0.777    11.291    Main_Card_i/canfd_1/inst/can_inst/tl/bsp/BTL_SAMP_EN_D1_reg_0
    SLICE_X52Y54         LUT3 (Prop_lut3_I1_O)        0.108    11.399 r  Main_Card_i/canfd_1/inst/can_inst/tl/bsp/CLKM_EN_i_10/O
                         net (fo=1, routed)           0.123    11.522    Main_Card_i/canfd_1/inst/can_inst/tl/bsp/CLKM_EN_i_10_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I4_O)        0.267    11.789 r  Main_Card_i/canfd_1/inst/can_inst/tl/bsp/CLKM_EN_i_5/O
                         net (fo=9, routed)           0.731    12.519    Main_Card_i/canfd_1/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I_reg[7]_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I3_O)        0.105    12.624 r  Main_Card_i/canfd_1/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I[2]_i_1/O
                         net (fo=1, routed)           0.000    12.624    Main_Card_i/canfd_1/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I[2]_i_1_n_0
    SLICE_X50Y55         FDRE                                         r  Main_Card_i/canfd_1/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_80_Main_Card_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.386    13.886    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    10.970 r  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    12.425    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.502 r  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        1.227    13.729    Main_Card_i/canfd_1/inst/can_inst/tl/clkdiv/can_clk
    SLICE_X50Y55         FDRE                                         r  Main_Card_i/canfd_1/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I_reg[2]/C
                         clock pessimism             -0.008    13.721    
                         clock uncertainty           -0.077    13.644    
    SLICE_X50Y55         FDRE (Setup_fdre_C_D)        0.074    13.718    Main_Card_i/canfd_1/inst/can_inst/tl/clkdiv/CLKD_COUNTER_I_reg[2]
  -------------------------------------------------------------------
                         required time                         13.718    
                         arrival time                         -12.624    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 Main_Card_i/canfd_1/inst/can_inst/CAN_PHY_RX_I_NEG_FLOP_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Main_Card_i/canfd_1/inst/can_inst/tl/btl/CAN_PHY_TX_POS_FLOP_X2_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             CLK_80_Main_Card_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_80_Main_Card_clk_wiz_1_0 rise@12.500ns - CLK_80_Main_Card_clk_wiz_1_0 fall@6.250ns)
  Data Path Delay:        4.909ns  (logic 1.224ns (24.935%)  route 3.685ns (75.065%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.289ns = ( 13.789 - 12.500 ) 
    Source Clock Delay      (SCD):    1.462ns = ( 7.712 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.008ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_80_Main_Card_clk_wiz_1_0 fall edge)
                                                      6.250     6.250 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.250 f  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.552     7.802    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     4.570 f  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     6.167    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.252 f  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        1.460     7.712    Main_Card_i/canfd_1/inst/can_inst/can_clk
    SLICE_X61Y49         FDRE                                         r  Main_Card_i/canfd_1/inst/can_inst/CAN_PHY_RX_I_NEG_FLOP_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.384     8.096 r  Main_Card_i/canfd_1/inst/can_inst/CAN_PHY_RX_I_NEG_FLOP_reg/Q
                         net (fo=4, routed)           0.408     8.504    Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/CAN_PHY_RX_I_NEG_FLOP
    SLICE_X61Y49         LUT3 (Prop_lut3_I0_O)        0.105     8.609 r  Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/SM_REG_I[5]_i_5/O
                         net (fo=3, routed)           0.364     8.973    Main_Card_i/canfd_1/inst/can_inst/tl/btl/CAN_PHY_RX_I
    SLICE_X61Y48         LUT6 (Prop_lut6_I2_O)        0.105     9.078 f  Main_Card_i/canfd_1/inst/can_inst/tl/btl/SM_REG_I[5]_i_2/O
                         net (fo=1, routed)           0.343     9.421    Main_Card_i/canfd_1/inst/can_inst/tl/btl/HSYNC_OCCR
    SLICE_X61Y48         LUT6 (Prop_lut6_I0_O)        0.105     9.526 r  Main_Card_i/canfd_1/inst/can_inst/tl/btl/SM_REG_I[5]_i_1/O
                         net (fo=20, routed)          0.432     9.958    Main_Card_i/canfd_1/inst/can_inst/tl/bsp/RXE_SREG_I_reg[31]_0[0]
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.105    10.063 r  Main_Card_i/canfd_1/inst/can_inst/tl/bsp/CLKM_EN_i_12/O
                         net (fo=1, routed)           0.346    10.409    Main_Card_i/canfd_1/inst/can_inst/tl/bsp/CLKM_EN_i_12_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.105    10.514 r  Main_Card_i/canfd_1/inst/can_inst/tl/bsp/CLKM_EN_i_6/O
                         net (fo=10, routed)          0.777    11.291    Main_Card_i/canfd_1/inst/can_inst/tl/bsp/BTL_SAMP_EN_D1_reg_0
    SLICE_X52Y54         LUT5 (Prop_lut5_I3_O)        0.105    11.396 r  Main_Card_i/canfd_1/inst/can_inst/tl/bsp/CAN_PHY_TX_LP_i_3/O
                         net (fo=2, routed)           0.601    11.997    Main_Card_i/canfd_1/inst/can_inst/tl/bsp/CAN_PHY_TX_LP_i_3_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I1_O)        0.105    12.102 r  Main_Card_i/canfd_1/inst/can_inst/tl/bsp/CAN_PHY_TX_LP_i_2/O
                         net (fo=4, routed)           0.413    12.516    Main_Card_i/canfd_1/inst/can_inst/tl_n_223
    SLICE_X57Y50         LUT6 (Prop_lut6_I2_O)        0.105    12.621 r  Main_Card_i/canfd_1/inst/can_inst/CAN_PHY_TX_POS_FLOP_X2_i_1/O
                         net (fo=1, routed)           0.000    12.621    Main_Card_i/canfd_1/inst/can_inst/tl/btl/CAN_PHY_TX_POS_FLOP_X2_reg_1
    SLICE_X57Y50         FDRE                                         r  Main_Card_i/canfd_1/inst/can_inst/tl/btl/CAN_PHY_TX_POS_FLOP_X2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_80_Main_Card_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.386    13.886    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    10.970 r  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    12.425    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.502 r  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        1.287    13.789    Main_Card_i/canfd_1/inst/can_inst/tl/btl/can_clk_x2
    SLICE_X57Y50         FDRE                                         r  Main_Card_i/canfd_1/inst/can_inst/tl/btl/CAN_PHY_TX_POS_FLOP_X2_reg/C
                         clock pessimism             -0.008    13.781    
                         clock uncertainty           -0.077    13.704    
    SLICE_X57Y50         FDRE (Setup_fdre_C_D)        0.030    13.734    Main_Card_i/canfd_1/inst/can_inst/tl/btl/CAN_PHY_TX_POS_FLOP_X2_reg
  -------------------------------------------------------------------
                         required time                         13.734    
                         arrival time                         -12.621    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 Main_Card_i/canfd_1/inst/can_inst/CAN_PHY_RX_I_NEG_FLOP_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Main_Card_i/canfd_1/inst/can_inst/tl/btl/CAN_PHY_TX_POS_FLOP_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             CLK_80_Main_Card_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_80_Main_Card_clk_wiz_1_0 rise@12.500ns - CLK_80_Main_Card_clk_wiz_1_0 fall@6.250ns)
  Data Path Delay:        4.906ns  (logic 1.224ns (24.950%)  route 3.682ns (75.050%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.289ns = ( 13.789 - 12.500 ) 
    Source Clock Delay      (SCD):    1.462ns = ( 7.712 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.008ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_80_Main_Card_clk_wiz_1_0 fall edge)
                                                      6.250     6.250 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.250 f  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.552     7.802    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     4.570 f  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     6.167    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.252 f  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        1.460     7.712    Main_Card_i/canfd_1/inst/can_inst/can_clk
    SLICE_X61Y49         FDRE                                         r  Main_Card_i/canfd_1/inst/can_inst/CAN_PHY_RX_I_NEG_FLOP_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.384     8.096 r  Main_Card_i/canfd_1/inst/can_inst/CAN_PHY_RX_I_NEG_FLOP_reg/Q
                         net (fo=4, routed)           0.408     8.504    Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/CAN_PHY_RX_I_NEG_FLOP
    SLICE_X61Y49         LUT3 (Prop_lut3_I0_O)        0.105     8.609 r  Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/SM_REG_I[5]_i_5/O
                         net (fo=3, routed)           0.364     8.973    Main_Card_i/canfd_1/inst/can_inst/tl/btl/CAN_PHY_RX_I
    SLICE_X61Y48         LUT6 (Prop_lut6_I2_O)        0.105     9.078 f  Main_Card_i/canfd_1/inst/can_inst/tl/btl/SM_REG_I[5]_i_2/O
                         net (fo=1, routed)           0.343     9.421    Main_Card_i/canfd_1/inst/can_inst/tl/btl/HSYNC_OCCR
    SLICE_X61Y48         LUT6 (Prop_lut6_I0_O)        0.105     9.526 r  Main_Card_i/canfd_1/inst/can_inst/tl/btl/SM_REG_I[5]_i_1/O
                         net (fo=20, routed)          0.432     9.958    Main_Card_i/canfd_1/inst/can_inst/tl/bsp/RXE_SREG_I_reg[31]_0[0]
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.105    10.063 r  Main_Card_i/canfd_1/inst/can_inst/tl/bsp/CLKM_EN_i_12/O
                         net (fo=1, routed)           0.346    10.409    Main_Card_i/canfd_1/inst/can_inst/tl/bsp/CLKM_EN_i_12_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.105    10.514 r  Main_Card_i/canfd_1/inst/can_inst/tl/bsp/CLKM_EN_i_6/O
                         net (fo=10, routed)          0.777    11.291    Main_Card_i/canfd_1/inst/can_inst/tl/bsp/BTL_SAMP_EN_D1_reg_0
    SLICE_X52Y54         LUT5 (Prop_lut5_I3_O)        0.105    11.396 r  Main_Card_i/canfd_1/inst/can_inst/tl/bsp/CAN_PHY_TX_LP_i_3/O
                         net (fo=2, routed)           0.601    11.997    Main_Card_i/canfd_1/inst/can_inst/tl/bsp/CAN_PHY_TX_LP_i_3_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I1_O)        0.105    12.102 r  Main_Card_i/canfd_1/inst/can_inst/tl/bsp/CAN_PHY_TX_LP_i_2/O
                         net (fo=4, routed)           0.410    12.513    Main_Card_i/canfd_1/inst/can_inst/tl_n_223
    SLICE_X57Y50         LUT6 (Prop_lut6_I2_O)        0.105    12.618 r  Main_Card_i/canfd_1/inst/can_inst/CAN_PHY_TX_POS_FLOP_i_1/O
                         net (fo=1, routed)           0.000    12.618    Main_Card_i/canfd_1/inst/can_inst/tl/btl/CAN_PHY_TX_POS_FLOP_reg_1
    SLICE_X57Y50         FDRE                                         r  Main_Card_i/canfd_1/inst/can_inst/tl/btl/CAN_PHY_TX_POS_FLOP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_80_Main_Card_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.386    13.886    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    10.970 r  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    12.425    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.502 r  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        1.287    13.789    Main_Card_i/canfd_1/inst/can_inst/tl/btl/can_clk
    SLICE_X57Y50         FDRE                                         r  Main_Card_i/canfd_1/inst/can_inst/tl/btl/CAN_PHY_TX_POS_FLOP_reg/C
                         clock pessimism             -0.008    13.781    
                         clock uncertainty           -0.077    13.704    
    SLICE_X57Y50         FDRE (Setup_fdre_C_D)        0.032    13.736    Main_Card_i/canfd_1/inst/can_inst/tl/btl/CAN_PHY_TX_POS_FLOP_reg
  -------------------------------------------------------------------
                         required time                         13.736    
                         arrival time                         -12.618    
  -------------------------------------------------------------------
                         slack                                  1.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.DPEE_2C_CDC_TO/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/IC_REG_MSR_DPEE_FS2_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             CLK_80_Main_Card_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_80_Main_Card_clk_wiz_1_0 rise@0.000ns - CLK_80_Main_Card_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.672%)  route 0.221ns (63.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_80_Main_Card_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.597     0.597    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        0.559     0.561    Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.DPEE_2C_CDC_TO/dest_clk
    SLICE_X47Y42         FDRE                                         r  Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.DPEE_2C_CDC_TO/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.128     0.689 r  Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.DPEE_2C_CDC_TO/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.221     0.910    Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/IC_REG_MSR_DPEE_FS2_I
    SLICE_X53Y42         FDRE                                         r  Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/IC_REG_MSR_DPEE_FS2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_80_Main_Card_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.864     0.864    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        0.822     0.824    Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/can_clk
    SLICE_X53Y42         FDRE                                         r  Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/IC_REG_MSR_DPEE_FS2_reg/C
                         clock pessimism             -0.005     0.819    
    SLICE_X53Y42         FDRE (Hold_fdre_C_D)         0.019     0.838    Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/IC_REG_MSR_DPEE_FS2_reg
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Main_Card_i/canfd_1/inst/can_inst/ol/ol_tbmm/tx_event_fifo_cntl/RD_PTR_2C_CDC_TO/MULTI_BIT.s_level_out_bus_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Main_Card_i/canfd_1/inst/can_inst/ol/ol_tbmm/tx_event_fifo_cntl/rd_index_gray_synced_fs2_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             CLK_80_Main_Card_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_80_Main_Card_clk_wiz_1_0 rise@0.000ns - CLK_80_Main_Card_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.340%)  route 0.224ns (63.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_80_Main_Card_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.597     0.597    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        0.559     0.561    Main_Card_i/canfd_1/inst/can_inst/ol/ol_tbmm/tx_event_fifo_cntl/RD_PTR_2C_CDC_TO/can_clk
    SLICE_X37Y50         FDRE                                         r  Main_Card_i/canfd_1/inst/can_inst/ol/ol_tbmm/tx_event_fifo_cntl/RD_PTR_2C_CDC_TO/MULTI_BIT.s_level_out_bus_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.128     0.689 r  Main_Card_i/canfd_1/inst/can_inst/ol/ol_tbmm/tx_event_fifo_cntl/RD_PTR_2C_CDC_TO/MULTI_BIT.s_level_out_bus_d2_reg[1]/Q
                         net (fo=1, routed)           0.224     0.913    Main_Card_i/canfd_1/inst/can_inst/ol/ol_tbmm/tx_event_fifo_cntl/rd_index_gray_synced_fs2[4]
    SLICE_X34Y49         FDRE                                         r  Main_Card_i/canfd_1/inst/can_inst/ol/ol_tbmm/tx_event_fifo_cntl/rd_index_gray_synced_fs2_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_80_Main_Card_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.864     0.864    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        0.829     0.831    Main_Card_i/canfd_1/inst/can_inst/ol/ol_tbmm/tx_event_fifo_cntl/can_clk
    SLICE_X34Y49         FDRE                                         r  Main_Card_i/canfd_1/inst/can_inst/ol/ol_tbmm/tx_event_fifo_cntl/rd_index_gray_synced_fs2_d1_reg[4]/C
                         clock pessimism              0.000     0.831    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.007     0.838    Main_Card_i/canfd_1/inst/can_inst/ol/ol_tbmm/tx_event_fifo_cntl/rd_index_gray_synced_fs2_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 Main_Card_i/canfd_1/inst/can_inst/ol/ol_tbmm/tx_event_fifo_cntl/RD_PTR_2C_CDC_TO/MULTI_BIT.s_level_out_bus_d2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Main_Card_i/canfd_1/inst/can_inst/ol/ol_tbmm/tx_event_fifo_cntl/rd_index_gray_synced_fs2_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             CLK_80_Main_Card_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_80_Main_Card_clk_wiz_1_0 rise@0.000ns - CLK_80_Main_Card_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.902%)  route 0.229ns (64.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_80_Main_Card_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.597     0.597    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        0.561     0.563    Main_Card_i/canfd_1/inst/can_inst/ol/ol_tbmm/tx_event_fifo_cntl/RD_PTR_2C_CDC_TO/can_clk
    SLICE_X35Y51         FDRE                                         r  Main_Card_i/canfd_1/inst/can_inst/ol/ol_tbmm/tx_event_fifo_cntl/RD_PTR_2C_CDC_TO/MULTI_BIT.s_level_out_bus_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.128     0.691 r  Main_Card_i/canfd_1/inst/can_inst/ol/ol_tbmm/tx_event_fifo_cntl/RD_PTR_2C_CDC_TO/MULTI_BIT.s_level_out_bus_d2_reg[2]/Q
                         net (fo=1, routed)           0.229     0.919    Main_Card_i/canfd_1/inst/can_inst/ol/ol_tbmm/tx_event_fifo_cntl/rd_index_gray_synced_fs2[3]
    SLICE_X34Y48         FDRE                                         r  Main_Card_i/canfd_1/inst/can_inst/ol/ol_tbmm/tx_event_fifo_cntl/rd_index_gray_synced_fs2_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_80_Main_Card_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.864     0.864    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        0.829     0.831    Main_Card_i/canfd_1/inst/can_inst/ol/ol_tbmm/tx_event_fifo_cntl/can_clk
    SLICE_X34Y48         FDRE                                         r  Main_Card_i/canfd_1/inst/can_inst/ol/ol_tbmm/tx_event_fifo_cntl/rd_index_gray_synced_fs2_d1_reg[3]/C
                         clock pessimism              0.000     0.831    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.005     0.836    Main_Card_i/canfd_1/inst/can_inst/ol/ol_tbmm/tx_event_fifo_cntl/rd_index_gray_synced_fs2_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.IFF_2C_CDC_TO/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/IC_REG_IFF_EN_FS2_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             CLK_80_Main_Card_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_80_Main_Card_clk_wiz_1_0 rise@0.000ns - CLK_80_Main_Card_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.148ns (39.661%)  route 0.225ns (60.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_80_Main_Card_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.597     0.597    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        0.579     0.581    Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.IFF_2C_CDC_TO/dest_clk
    SLICE_X54Y50         FDRE                                         r  Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.IFF_2C_CDC_TO/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148     0.729 r  Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.IFF_2C_CDC_TO/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.225     0.954    Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/IC_REG_IFF_EN_FS2_I
    SLICE_X60Y49         FDRE                                         r  Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/IC_REG_IFF_EN_FS2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_80_Main_Card_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.864     0.864    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        0.852     0.854    Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/can_clk
    SLICE_X60Y49         FDRE                                         r  Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/IC_REG_IFF_EN_FS2_reg/C
                         clock pessimism              0.000     0.854    
    SLICE_X60Y49         FDRE (Hold_fdre_C_D)         0.016     0.870    Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/IC_REG_IFF_EN_FS2_reg
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Main_Card_i/canfd_1/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/RXF_FULL_I_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Main_Card_i/canfd_1/inst/can_inst/tl/timestamp/MATCH_RESULT_TO_BSP_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             CLK_80_Main_Card_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_80_Main_Card_clk_wiz_1_0 rise@0.000ns - CLK_80_Main_Card_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.209ns (46.795%)  route 0.238ns (53.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_80_Main_Card_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.597     0.597    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        0.555     0.557    Main_Card_i/canfd_1/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/can_clk
    SLICE_X50Y42         FDRE                                         r  Main_Card_i/canfd_1/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/RXF_FULL_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDRE (Prop_fdre_C_Q)         0.164     0.721 f  Main_Card_i/canfd_1/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/RXF_FULL_I_reg/Q
                         net (fo=8, routed)           0.238     0.958    Main_Card_i/canfd_1/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/RXF_FULL_I_reg_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.045     1.003 r  Main_Card_i/canfd_1/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/MATCH_RESULT_TO_BSP_i_1/O
                         net (fo=1, routed)           0.000     1.003    Main_Card_i/canfd_1/inst/can_inst/tl/timestamp/MATCH_RESULT_TO_BSP0
    SLICE_X40Y42         FDRE                                         r  Main_Card_i/canfd_1/inst/can_inst/tl/timestamp/MATCH_RESULT_TO_BSP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_80_Main_Card_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.864     0.864    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        0.826     0.828    Main_Card_i/canfd_1/inst/can_inst/tl/timestamp/can_clk
    SLICE_X40Y42         FDRE                                         r  Main_Card_i/canfd_1/inst/can_inst/tl/timestamp/MATCH_RESULT_TO_BSP_reg/C
                         clock pessimism             -0.005     0.823    
    SLICE_X40Y42         FDRE (Hold_fdre_C_D)         0.091     0.914    Main_Card_i/canfd_1/inst/can_inst/tl/timestamp/MATCH_RESULT_TO_BSP_reg
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Main_Card_i/canfd_0/inst/can_inst/ol/ol_tbmm/tx_event_fifo_cntl/RXF_FULL_I_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Main_Card_i/canfd_0/inst/can_inst/ol/ol_tbmm/tx_event_fifo_cntl/IC_SYNC_ISR_MSGLST_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             CLK_80_Main_Card_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_80_Main_Card_clk_wiz_1_0 rise@0.000ns - CLK_80_Main_Card_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.940%)  route 0.268ns (59.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_80_Main_Card_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.597     0.597    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        0.550     0.552    Main_Card_i/canfd_0/inst/can_inst/ol/ol_tbmm/tx_event_fifo_cntl/can_clk
    SLICE_X52Y65         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/ol/ol_tbmm/tx_event_fifo_cntl/RXF_FULL_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  Main_Card_i/canfd_0/inst/can_inst/ol/ol_tbmm/tx_event_fifo_cntl/RXF_FULL_I_reg/Q
                         net (fo=3, routed)           0.268     0.961    Main_Card_i/canfd_0/inst/can_inst/ol_n_18
    SLICE_X43Y65         LUT5 (Prop_lut5_I3_O)        0.045     1.006 r  Main_Card_i/canfd_0/inst/can_inst/IC_SYNC_ISR_MSGLST_i_1/O
                         net (fo=1, routed)           0.000     1.006    Main_Card_i/canfd_0/inst/can_inst/ol/ol_tbmm/tx_event_fifo_cntl/IC_SYNC_ISR_MSGLST_reg_0
    SLICE_X43Y65         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/ol/ol_tbmm/tx_event_fifo_cntl/IC_SYNC_ISR_MSGLST_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_80_Main_Card_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.864     0.864    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        0.820     0.822    Main_Card_i/canfd_0/inst/can_inst/ol/ol_tbmm/tx_event_fifo_cntl/can_clk
    SLICE_X43Y65         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/ol/ol_tbmm/tx_event_fifo_cntl/IC_SYNC_ISR_MSGLST_reg/C
                         clock pessimism             -0.005     0.817    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)         0.091     0.908    Main_Card_i/canfd_0/inst/can_inst/ol/ol_tbmm/tx_event_fifo_cntl/IC_SYNC_ISR_MSGLST_reg
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Main_Card_i/canfd_1/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/RXF_FULL_I_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Main_Card_i/canfd_1/inst/can_inst/tl/timestamp/IC_SYNC_ISR_MSGLST_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             CLK_80_Main_Card_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_80_Main_Card_clk_wiz_1_0 rise@0.000ns - CLK_80_Main_Card_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.788%)  route 0.247ns (54.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_80_Main_Card_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.597     0.597    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        0.555     0.557    Main_Card_i/canfd_1/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/can_clk
    SLICE_X50Y42         FDRE                                         r  Main_Card_i/canfd_1/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/RXF_FULL_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  Main_Card_i/canfd_1/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/RXF_FULL_I_reg/Q
                         net (fo=8, routed)           0.247     0.968    Main_Card_i/canfd_1/inst/can_inst/OL_RX_FIFO_FULL
    SLICE_X41Y42         LUT6 (Prop_lut6_I1_O)        0.045     1.013 r  Main_Card_i/canfd_1/inst/can_inst/IC_SYNC_ISR_MSGLST_i_1__0/O
                         net (fo=1, routed)           0.000     1.013    Main_Card_i/canfd_1/inst/can_inst/tl/timestamp/IC_SYNC_ISR_MSGLST_reg_0
    SLICE_X41Y42         FDRE                                         r  Main_Card_i/canfd_1/inst/can_inst/tl/timestamp/IC_SYNC_ISR_MSGLST_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_80_Main_Card_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.864     0.864    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        0.826     0.828    Main_Card_i/canfd_1/inst/can_inst/tl/timestamp/can_clk
    SLICE_X41Y42         FDRE                                         r  Main_Card_i/canfd_1/inst/can_inst/tl/timestamp/IC_SYNC_ISR_MSGLST_reg/C
                         clock pessimism             -0.005     0.823    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.092     0.915    Main_Card_i/canfd_1/inst/can_inst/tl/timestamp/IC_SYNC_ISR_MSGLST_reg
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.DAR_2C_CDC_TO/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/IC_REG_MSR_DAR_FS2_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             CLK_80_Main_Card_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_80_Main_Card_clk_wiz_1_0 rise@0.000ns - CLK_80_Main_Card_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.708%)  route 0.263ns (67.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_80_Main_Card_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.597     0.597    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        0.559     0.561    Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.DAR_2C_CDC_TO/dest_clk
    SLICE_X47Y42         FDRE                                         r  Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.DAR_2C_CDC_TO/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.128     0.689 r  Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.DAR_2C_CDC_TO/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.263     0.952    Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/IC_REG_MSR_DAR_FS2_I
    SLICE_X53Y42         FDRE                                         r  Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/IC_REG_MSR_DAR_FS2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_80_Main_Card_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.864     0.864    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        0.822     0.824    Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/can_clk
    SLICE_X53Y42         FDRE                                         r  Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/IC_REG_MSR_DAR_FS2_reg/C
                         clock pessimism             -0.005     0.819    
    SLICE_X53Y42         FDRE (Hold_fdre_C_D)         0.017     0.836    Main_Card_i/canfd_1/inst/can_inst/tl/tlsync/IC_REG_MSR_DAR_FS2_reg
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Main_Card_i/canfd_0/inst/can_inst/tl/timestamp/XPM_CDC_MODULES.MATCHED_FILTER_INDEX_2C_CDC_TO/syncstages_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Main_Card_i/canfd_0/inst/can_inst/tl/timestamp/XPM_CDC_MODULES.MATCHED_FILTER_INDEX_2C_CDC_TO/syncstages_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             CLK_80_Main_Card_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_80_Main_Card_clk_wiz_1_0 rise@0.000ns - CLK_80_Main_Card_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_80_Main_Card_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.597     0.597    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        0.552     0.554    Main_Card_i/canfd_0/inst/can_inst/tl/timestamp/XPM_CDC_MODULES.MATCHED_FILTER_INDEX_2C_CDC_TO/dest_clk
    SLICE_X35Y69         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/tl/timestamp/XPM_CDC_MODULES.MATCHED_FILTER_INDEX_2C_CDC_TO/syncstages_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  Main_Card_i/canfd_0/inst/can_inst/tl/timestamp/XPM_CDC_MODULES.MATCHED_FILTER_INDEX_2C_CDC_TO/syncstages_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     0.750    Main_Card_i/canfd_0/inst/can_inst/tl/timestamp/XPM_CDC_MODULES.MATCHED_FILTER_INDEX_2C_CDC_TO/syncstages_ff[0][4]
    SLICE_X35Y69         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/tl/timestamp/XPM_CDC_MODULES.MATCHED_FILTER_INDEX_2C_CDC_TO/syncstages_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_80_Main_Card_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.864     0.864    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        0.817     0.819    Main_Card_i/canfd_0/inst/can_inst/tl/timestamp/XPM_CDC_MODULES.MATCHED_FILTER_INDEX_2C_CDC_TO/dest_clk
    SLICE_X35Y69         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/tl/timestamp/XPM_CDC_MODULES.MATCHED_FILTER_INDEX_2C_CDC_TO/syncstages_ff_reg[1][4]/C
                         clock pessimism             -0.265     0.554    
    SLICE_X35Y69         FDRE (Hold_fdre_C_D)         0.078     0.632    Main_Card_i/canfd_0/inst/can_inst/tl/timestamp/XPM_CDC_MODULES.MATCHED_FILTER_INDEX_2C_CDC_TO/syncstages_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.SNOOP_2C_CDC_TO/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.SNOOP_2C_CDC_TO/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_80_Main_Card_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             CLK_80_Main_Card_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_80_Main_Card_clk_wiz_1_0 rise@0.000ns - CLK_80_Main_Card_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_80_Main_Card_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.597     0.597    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        0.568     0.570    Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.SNOOP_2C_CDC_TO/dest_clk
    SLICE_X55Y71         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.SNOOP_2C_CDC_TO/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.SNOOP_2C_CDC_TO/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     0.766    Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.SNOOP_2C_CDC_TO/syncstages_ff[0]
    SLICE_X55Y71         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.SNOOP_2C_CDC_TO/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_80_Main_Card_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.864     0.864    Main_Card_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Main_Card_i/clk_wiz_1/inst/CLK_80_Main_Card_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Main_Card_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1608, routed)        0.835     0.837    Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.SNOOP_2C_CDC_TO/dest_clk
    SLICE_X55Y71         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.SNOOP_2C_CDC_TO/syncstages_ff_reg[1]/C
                         clock pessimism             -0.267     0.570    
    SLICE_X55Y71         FDRE (Hold_fdre_C_D)         0.078     0.648    Main_Card_i/canfd_0/inst/can_inst/tl/tlsync/XPM_CDC_MODULES.SNOOP_2C_CDC_TO/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_80_Main_Card_clk_wiz_1_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         12.500      10.330     RAMB36_X2Y8      Main_Card_i/canfd_1/inst/gen_fifo_rx0.u_rxxpm_1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         12.500      10.330     RAMB36_X1Y8      Main_Card_i/canfd_1/inst/gen_fifo_rx0.u_rxxpm_1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         12.500      10.330     RAMB36_X2Y7      Main_Card_i/canfd_1/inst/gen_rx1.u_rxxpm_2/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         12.500      10.330     RAMB36_X2Y9      Main_Card_i/canfd_1/inst/gen_rx1.u_rxxpm_2/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         12.500      10.330     RAMB36_X1Y7      Main_Card_i/canfd_1/inst/u_txxpm_1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         12.500      10.330     RAMB36_X2Y12     Main_Card_i/canfd_0/inst/gen_fifo_rx0.u_rxxpm_1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         12.500      10.330     RAMB36_X2Y14     Main_Card_i/canfd_0/inst/gen_fifo_rx0.u_rxxpm_1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         12.500      10.330     RAMB36_X3Y12     Main_Card_i/canfd_0/inst/gen_rx1.u_rxxpm_2/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         12.500      10.330     RAMB36_X3Y13     Main_Card_i/canfd_0/inst/gen_rx1.u_rxxpm_2/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         12.500      10.330     RAMB36_X2Y11     Main_Card_i/canfd_0/inst/u_txxpm_1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y0  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X38Y45     Main_Card_i/canfd_1/inst/can_inst/ol/ol_rbmm/GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/RD_PTR_2C_CDC_TO/MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X38Y45     Main_Card_i/canfd_1/inst/can_inst/ol/ol_rbmm/GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/RD_PTR_2C_CDC_TO/MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X38Y45     Main_Card_i/canfd_1/inst/can_inst/ol/ol_rbmm/GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/RD_PTR_2C_CDC_TO/MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X38Y44     Main_Card_i/canfd_1/inst/can_inst/ol/ol_rbmm/GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/RD_PTR_2C_CDC_TO/MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X38Y46     Main_Card_i/canfd_1/inst/can_inst/ol/ol_rbmm/GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/RD_PTR_2C_CDC_TO/MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X36Y44     Main_Card_i/canfd_1/inst/can_inst/ol/ol_rbmm/GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/RD_PTR_2C_CDC_TO/MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X37Y44     Main_Card_i/canfd_1/inst/can_inst/ol/ol_rbmm/GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/RD_PTR_2C_CDC_TO/MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X38Y45     Main_Card_i/canfd_1/inst/can_inst/ol/ol_rbmm/GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/RD_PTR_2C_CDC_TO/MULTI_BIT.s_level_out_bus_d2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X38Y45     Main_Card_i/canfd_1/inst/can_inst/ol/ol_rbmm/GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/RD_PTR_2C_CDC_TO/MULTI_BIT.s_level_out_bus_d2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X38Y45     Main_Card_i/canfd_1/inst/can_inst/ol/ol_rbmm/GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/RD_PTR_2C_CDC_TO/MULTI_BIT.s_level_out_bus_d2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X31Y39     Main_Card_i/canfd_1/inst/can_inst/ol/ol_rbmm/GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/RXE_DATA_STORED_AT_DLC_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X31Y39     Main_Card_i/canfd_1/inst/can_inst/ol/ol_rbmm/GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/RXE_DATA_STORED_AT_DLC_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X31Y39     Main_Card_i/canfd_1/inst/can_inst/ol/ol_rbmm/GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/RXE_DATA_STORED_AT_DLC_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X60Y70     Main_Card_i/canfd_0/inst/can_inst/CAN_PHY_RX_I_NEG_FLOP_X2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X60Y70     Main_Card_i/canfd_0/inst/can_inst/CAN_PHY_RX_I_NEG_FLOP_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X47Y60     Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/addr_location_incr_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X52Y59     Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/wr_index_id_loc_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X52Y59     Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/wr_index_id_loc_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X52Y59     Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/wr_index_id_loc_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X52Y59     Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/wr_index_id_loc_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Main_Card_clk_wiz_1_0
  To Clock:  clkfbout_Main_Card_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Main_Card_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1    Main_Card_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Main_Card_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.837ns  (logic 6.499ns (82.924%)  route 1.338ns (17.076%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.286ns = ( 12.286 - 10.000 ) 
    Source Clock Delay      (SCD):    2.507ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.428     2.507    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y79         FDRE                                         r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.379     2.886 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg[1]/Q
                         net (fo=7, routed)           1.332     4.218    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg_n_0_[1]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.244     7.462 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__8/PCOUT[47]
                         net (fo=1, routed)           0.002     7.464    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__8_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     8.902 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__9/PCOUT[47]
                         net (fo=1, routed)           0.002     8.904    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__9_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[0])
                                                      1.438    10.342 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__10/PCOUT[0]
                         net (fo=1, routed)           0.002    10.344    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__10_n_153
    DSP48_X2Y29          DSP48E1                                      r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.304    12.286    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X2Y29          DSP48E1                                      r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2/CLK
                         clock pessimism              0.109    12.395    
                         clock uncertainty           -0.154    12.241    
    DSP48_X2Y29          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.174    11.067    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2
  -------------------------------------------------------------------
                         required time                         11.067    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.837ns  (logic 6.499ns (82.924%)  route 1.338ns (17.076%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.286ns = ( 12.286 - 10.000 ) 
    Source Clock Delay      (SCD):    2.507ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.428     2.507    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y79         FDRE                                         r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.379     2.886 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg[1]/Q
                         net (fo=7, routed)           1.332     4.218    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg_n_0_[1]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.244     7.462 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__8/PCOUT[47]
                         net (fo=1, routed)           0.002     7.464    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__8_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     8.902 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__9/PCOUT[47]
                         net (fo=1, routed)           0.002     8.904    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__9_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[10])
                                                      1.438    10.342 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__10/PCOUT[10]
                         net (fo=1, routed)           0.002    10.344    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__10_n_143
    DSP48_X2Y29          DSP48E1                                      r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.304    12.286    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X2Y29          DSP48E1                                      r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2/CLK
                         clock pessimism              0.109    12.395    
                         clock uncertainty           -0.154    12.241    
    DSP48_X2Y29          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.174    11.067    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2
  -------------------------------------------------------------------
                         required time                         11.067    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.837ns  (logic 6.499ns (82.924%)  route 1.338ns (17.076%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.286ns = ( 12.286 - 10.000 ) 
    Source Clock Delay      (SCD):    2.507ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.428     2.507    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y79         FDRE                                         r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.379     2.886 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg[1]/Q
                         net (fo=7, routed)           1.332     4.218    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg_n_0_[1]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.244     7.462 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__8/PCOUT[47]
                         net (fo=1, routed)           0.002     7.464    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__8_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     8.902 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__9/PCOUT[47]
                         net (fo=1, routed)           0.002     8.904    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__9_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[11])
                                                      1.438    10.342 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__10/PCOUT[11]
                         net (fo=1, routed)           0.002    10.344    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__10_n_142
    DSP48_X2Y29          DSP48E1                                      r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.304    12.286    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X2Y29          DSP48E1                                      r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2/CLK
                         clock pessimism              0.109    12.395    
                         clock uncertainty           -0.154    12.241    
    DSP48_X2Y29          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.174    11.067    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2
  -------------------------------------------------------------------
                         required time                         11.067    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.837ns  (logic 6.499ns (82.924%)  route 1.338ns (17.076%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.286ns = ( 12.286 - 10.000 ) 
    Source Clock Delay      (SCD):    2.507ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.428     2.507    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y79         FDRE                                         r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.379     2.886 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg[1]/Q
                         net (fo=7, routed)           1.332     4.218    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg_n_0_[1]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.244     7.462 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__8/PCOUT[47]
                         net (fo=1, routed)           0.002     7.464    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__8_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     8.902 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__9/PCOUT[47]
                         net (fo=1, routed)           0.002     8.904    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__9_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[12])
                                                      1.438    10.342 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__10/PCOUT[12]
                         net (fo=1, routed)           0.002    10.344    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__10_n_141
    DSP48_X2Y29          DSP48E1                                      r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.304    12.286    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X2Y29          DSP48E1                                      r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2/CLK
                         clock pessimism              0.109    12.395    
                         clock uncertainty           -0.154    12.241    
    DSP48_X2Y29          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.174    11.067    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2
  -------------------------------------------------------------------
                         required time                         11.067    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.837ns  (logic 6.499ns (82.924%)  route 1.338ns (17.076%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.286ns = ( 12.286 - 10.000 ) 
    Source Clock Delay      (SCD):    2.507ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.428     2.507    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y79         FDRE                                         r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.379     2.886 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg[1]/Q
                         net (fo=7, routed)           1.332     4.218    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg_n_0_[1]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.244     7.462 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__8/PCOUT[47]
                         net (fo=1, routed)           0.002     7.464    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__8_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     8.902 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__9/PCOUT[47]
                         net (fo=1, routed)           0.002     8.904    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__9_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[13])
                                                      1.438    10.342 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__10/PCOUT[13]
                         net (fo=1, routed)           0.002    10.344    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__10_n_140
    DSP48_X2Y29          DSP48E1                                      r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.304    12.286    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X2Y29          DSP48E1                                      r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2/CLK
                         clock pessimism              0.109    12.395    
                         clock uncertainty           -0.154    12.241    
    DSP48_X2Y29          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.174    11.067    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2
  -------------------------------------------------------------------
                         required time                         11.067    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.837ns  (logic 6.499ns (82.924%)  route 1.338ns (17.076%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.286ns = ( 12.286 - 10.000 ) 
    Source Clock Delay      (SCD):    2.507ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.428     2.507    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y79         FDRE                                         r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.379     2.886 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg[1]/Q
                         net (fo=7, routed)           1.332     4.218    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg_n_0_[1]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.244     7.462 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__8/PCOUT[47]
                         net (fo=1, routed)           0.002     7.464    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__8_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     8.902 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__9/PCOUT[47]
                         net (fo=1, routed)           0.002     8.904    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__9_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[14])
                                                      1.438    10.342 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__10/PCOUT[14]
                         net (fo=1, routed)           0.002    10.344    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__10_n_139
    DSP48_X2Y29          DSP48E1                                      r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.304    12.286    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X2Y29          DSP48E1                                      r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2/CLK
                         clock pessimism              0.109    12.395    
                         clock uncertainty           -0.154    12.241    
    DSP48_X2Y29          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.174    11.067    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2
  -------------------------------------------------------------------
                         required time                         11.067    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.837ns  (logic 6.499ns (82.924%)  route 1.338ns (17.076%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.286ns = ( 12.286 - 10.000 ) 
    Source Clock Delay      (SCD):    2.507ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.428     2.507    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y79         FDRE                                         r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.379     2.886 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg[1]/Q
                         net (fo=7, routed)           1.332     4.218    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg_n_0_[1]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.244     7.462 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__8/PCOUT[47]
                         net (fo=1, routed)           0.002     7.464    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__8_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     8.902 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__9/PCOUT[47]
                         net (fo=1, routed)           0.002     8.904    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__9_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[15])
                                                      1.438    10.342 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__10/PCOUT[15]
                         net (fo=1, routed)           0.002    10.344    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__10_n_138
    DSP48_X2Y29          DSP48E1                                      r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.304    12.286    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X2Y29          DSP48E1                                      r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2/CLK
                         clock pessimism              0.109    12.395    
                         clock uncertainty           -0.154    12.241    
    DSP48_X2Y29          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.174    11.067    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2
  -------------------------------------------------------------------
                         required time                         11.067    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.837ns  (logic 6.499ns (82.924%)  route 1.338ns (17.076%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.286ns = ( 12.286 - 10.000 ) 
    Source Clock Delay      (SCD):    2.507ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.428     2.507    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y79         FDRE                                         r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.379     2.886 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg[1]/Q
                         net (fo=7, routed)           1.332     4.218    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg_n_0_[1]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.244     7.462 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__8/PCOUT[47]
                         net (fo=1, routed)           0.002     7.464    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__8_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     8.902 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__9/PCOUT[47]
                         net (fo=1, routed)           0.002     8.904    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__9_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[16])
                                                      1.438    10.342 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__10/PCOUT[16]
                         net (fo=1, routed)           0.002    10.344    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__10_n_137
    DSP48_X2Y29          DSP48E1                                      r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.304    12.286    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X2Y29          DSP48E1                                      r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2/CLK
                         clock pessimism              0.109    12.395    
                         clock uncertainty           -0.154    12.241    
    DSP48_X2Y29          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.174    11.067    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2
  -------------------------------------------------------------------
                         required time                         11.067    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.837ns  (logic 6.499ns (82.924%)  route 1.338ns (17.076%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.286ns = ( 12.286 - 10.000 ) 
    Source Clock Delay      (SCD):    2.507ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.428     2.507    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y79         FDRE                                         r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.379     2.886 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg[1]/Q
                         net (fo=7, routed)           1.332     4.218    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg_n_0_[1]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.244     7.462 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__8/PCOUT[47]
                         net (fo=1, routed)           0.002     7.464    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__8_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     8.902 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__9/PCOUT[47]
                         net (fo=1, routed)           0.002     8.904    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__9_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[17])
                                                      1.438    10.342 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__10/PCOUT[17]
                         net (fo=1, routed)           0.002    10.344    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__10_n_136
    DSP48_X2Y29          DSP48E1                                      r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.304    12.286    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X2Y29          DSP48E1                                      r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2/CLK
                         clock pessimism              0.109    12.395    
                         clock uncertainty           -0.154    12.241    
    DSP48_X2Y29          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.174    11.067    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2
  -------------------------------------------------------------------
                         required time                         11.067    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.837ns  (logic 6.499ns (82.924%)  route 1.338ns (17.076%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.286ns = ( 12.286 - 10.000 ) 
    Source Clock Delay      (SCD):    2.507ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.428     2.507    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y79         FDRE                                         r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.379     2.886 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg[1]/Q
                         net (fo=7, routed)           1.332     4.218    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/GPS_Clock_Final_reg_n_0_[1]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.244     7.462 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__8/PCOUT[47]
                         net (fo=1, routed)           0.002     7.464    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__8_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     8.902 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__9/PCOUT[47]
                         net (fo=1, routed)           0.002     8.904    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__9_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[18])
                                                      1.438    10.342 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__10/PCOUT[18]
                         net (fo=1, routed)           0.002    10.344    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp20__10_n_135
    DSP48_X2Y29          DSP48E1                                      r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        1.304    12.286    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X2Y29          DSP48E1                                      r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2/CLK
                         clock pessimism              0.109    12.395    
                         clock uncertainty           -0.154    12.241    
    DSP48_X2Y29          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.174    11.067    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2
  -------------------------------------------------------------------
                         required time                         11.067    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  0.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_gray_synced_fs3_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_binary_synced_fs3_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.213ns (48.912%)  route 0.222ns (51.088%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.549     0.885    Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/s_axi_aclk
    SLICE_X50Y62         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_gray_synced_fs3_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_gray_synced_fs3_d1_reg[2]/Q
                         net (fo=6, routed)           0.222     1.271    Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_gray_synced_fs3_d1_reg_n_0_[2]
    SLICE_X48Y64         LUT5 (Prop_lut5_I3_O)        0.049     1.320 r  Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_binary_synced_fs3_d1[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.320    Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_binary_synced_fs3[4]
    SLICE_X48Y64         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_binary_synced_fs3_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.819     1.185    Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/s_axi_aclk
    SLICE_X48Y64         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_binary_synced_fs3_d1_reg[4]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y64         FDRE (Hold_fdre_C_D)         0.107     1.257    Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_binary_synced_fs3_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_gray_synced_fs3_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_binary_synced_fs3_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.732%)  route 0.239ns (56.268%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.550     0.886    Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/s_axi_aclk
    SLICE_X51Y60         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_gray_synced_fs3_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_gray_synced_fs3_d1_reg[4]/Q
                         net (fo=4, routed)           0.239     1.266    Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/p_1_in25_in
    SLICE_X48Y64         LUT6 (Prop_lut6_I5_O)        0.045     1.311 r  Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_binary_synced_fs3_d1[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.311    Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_binary_synced_fs3[5]
    SLICE_X48Y64         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_binary_synced_fs3_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.819     1.185    Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/s_axi_aclk
    SLICE_X48Y64         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_binary_synced_fs3_d1_reg[5]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y64         FDRE (Hold_fdre_C_D)         0.092     1.242    Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_binary_synced_fs3_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_gray_synced_fs3_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_binary_synced_fs3_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.357%)  route 0.243ns (56.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.550     0.886    Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/s_axi_aclk
    SLICE_X51Y60         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_gray_synced_fs3_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_gray_synced_fs3_d1_reg[4]/Q
                         net (fo=4, routed)           0.243     1.270    Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/p_1_in25_in
    SLICE_X48Y64         LUT6 (Prop_lut6_I3_O)        0.045     1.315 r  Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_binary_synced_fs3_d1[6]_i_1/O
                         net (fo=1, routed)           0.000     1.315    Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_binary_synced_fs3[6]
    SLICE_X48Y64         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_binary_synced_fs3_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.819     1.185    Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/s_axi_aclk
    SLICE_X48Y64         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_binary_synced_fs3_d1_reg[6]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y64         FDRE (Hold_fdre_C_D)         0.092     1.242    Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_binary_synced_fs3_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_gray_synced_fs3_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_binary_synced_fs3_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.438%)  route 0.222ns (51.562%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.549     0.885    Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/s_axi_aclk
    SLICE_X50Y62         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_gray_synced_fs3_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_gray_synced_fs3_d1_reg[2]/Q
                         net (fo=6, routed)           0.222     1.271    Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_gray_synced_fs3_d1_reg_n_0_[2]
    SLICE_X48Y64         LUT4 (Prop_lut4_I1_O)        0.045     1.316 r  Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_binary_synced_fs3_d1[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.316    Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_binary_synced_fs3[3]
    SLICE_X48Y64         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_binary_synced_fs3_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.819     1.185    Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/s_axi_aclk
    SLICE_X48Y64         FDRE                                         r  Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_binary_synced_fs3_d1_reg[3]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y64         FDRE (Hold_fdre_C_D)         0.092     1.242    Main_Card_i/canfd_0/inst/can_inst/ol/ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_binary_synced_fs3_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/State_Counter_reg[0]__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/State_Counter_reg[5]__1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.209ns (38.240%)  route 0.338ns (61.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.559     0.895    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y99         FDRE                                         r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/State_Counter_reg[0]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164     1.059 f  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/State_Counter_reg[0]__1/Q
                         net (fo=23, routed)          0.338     1.396    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/State_Counter_reg[0]__1_n_0
    SLICE_X32Y100        LUT5 (Prop_lut5_I1_O)        0.045     1.441 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/State_Counter[5]__1_i_1/O
                         net (fo=1, routed)           0.000     1.441    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/State_Counter[5]__1_i_1_n_0
    SLICE_X32Y100        FDRE                                         r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/State_Counter_reg[5]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.912     1.278    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y100        FDRE                                         r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/State_Counter_reg[5]__1/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.120     1.363    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/State_Counter_reg[5]__1
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 Main_Card_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Card_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (54.016%)  route 0.178ns (45.984%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.656     0.992    Main_Card_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  Main_Card_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  Main_Card_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.178     1.334    Main_Card_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[31]
    SLICE_X26Y99         LUT4 (Prop_lut4_I3_O)        0.045     1.379 r  Main_Card_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[32]_i_3/O
                         net (fo=1, routed)           0.000     1.379    Main_Card_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[32]
    SLICE_X26Y99         FDRE                                         r  Main_Card_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.844     1.210    Main_Card_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X26Y99         FDRE                                         r  Main_Card_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.121     1.296    Main_Card_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Main_Card_i/canfd_1/inst/can_inst/ol/ic/ERRWRN_2S_CDC_TO/SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Card_i/canfd_1/inst/can_inst/ol/ic/IC_REG_SR_ERRWRN_I_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.770%)  route 0.259ns (58.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.562     0.898    Main_Card_i/canfd_1/inst/can_inst/ol/ic/ERRWRN_2S_CDC_TO/s_axi_aclk
    SLICE_X47Y43         FDRE                                         r  Main_Card_i/canfd_1/inst/can_inst/ol/ic/ERRWRN_2S_CDC_TO/SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  Main_Card_i/canfd_1/inst/can_inst/ol/ic/ERRWRN_2S_CDC_TO/SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=1, routed)           0.259     1.298    Main_Card_i/canfd_1/inst/can_inst/ol/ic/BSOFF_2S_CDC_TO/IC_REG_SR_ERRWRN_I_reg
    SLICE_X47Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.343 r  Main_Card_i/canfd_1/inst/can_inst/ol/ic/BSOFF_2S_CDC_TO/IC_REG_SR_ERRWRN_I_i_1/O
                         net (fo=1, routed)           0.000     1.343    Main_Card_i/canfd_1/inst/can_inst/ol/ic/IC_REG_SR_ERRWRN_I0
    SLICE_X47Y50         FDRE                                         r  Main_Card_i/canfd_1/inst/can_inst/ol/ic/IC_REG_SR_ERRWRN_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.825     1.191    Main_Card_i/canfd_1/inst/can_inst/ol/ic/s_axi_aclk
    SLICE_X47Y50         FDRE                                         r  Main_Card_i/canfd_1/inst/can_inst/ol/ic/IC_REG_SR_ERRWRN_I_reg/C
                         clock pessimism             -0.030     1.161    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.091     1.252    Main_Card_i/canfd_1/inst/can_inst/ol/ic/IC_REG_SR_ERRWRN_I_reg
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/SPI_Data_Counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/SPI_Data_Counter_Temp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.213%)  route 0.271ns (65.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.627     0.963    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y118        FDRE                                         r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/SPI_Data_Counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y118        FDRE (Prop_fdre_C_Q)         0.141     1.104 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/SPI_Data_Counter_reg[13]/Q
                         net (fo=6, routed)           0.271     1.375    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/SPI_Data_Counter_reg_n_0_[13]
    SLICE_X49Y120        FDRE                                         r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/SPI_Data_Counter_Temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.899     1.265    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y120        FDRE                                         r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/SPI_Data_Counter_Temp_reg[13]/C
                         clock pessimism             -0.039     1.226    
    SLICE_X49Y120        FDRE (Hold_fdre_C_D)         0.055     1.281    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/SPI_Data_Counter_Temp_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/SPI_Rcv_Data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/SPI_slv_reg60_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.245%)  route 0.246ns (65.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.633     0.969    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y114        FDRE                                         r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/SPI_Rcv_Data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.128     1.097 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/SPI_Rcv_Data_reg[8]/Q
                         net (fo=130, routed)         0.246     1.343    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/SPI_Rcv_Data[8]
    SLICE_X52Y114        FDRE                                         r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/SPI_slv_reg60_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.901     1.267    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y114        FDRE                                         r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/SPI_slv_reg60_reg[8]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X52Y114        FDRE (Hold_fdre_C_D)         0.017     1.245    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/SPI_slv_reg60_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/SPI_Data_Counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/SPI_Data_Counter_Temp_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.432%)  route 0.294ns (67.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.627     0.963    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y118        FDRE                                         r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/SPI_Data_Counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDRE (Prop_fdre_C_Q)         0.141     1.104 r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/SPI_Data_Counter_reg[19]/Q
                         net (fo=6, routed)           0.294     1.398    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/SPI_Data_Counter_reg_n_0_[19]
    SLICE_X48Y120        FDRE                                         r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/SPI_Data_Counter_Temp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Main_Card_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Main_Card_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8870, routed)        0.899     1.265    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y120        FDRE                                         r  Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/SPI_Data_Counter_Temp_reg[19]/C
                         clock pessimism             -0.039     1.226    
    SLICE_X48Y120        FDRE (Hold_fdre_C_D)         0.071     1.297    Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/SPI_Data_Counter_Temp_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Main_Card_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.272         10.000      6.728      DSP48_X3Y32   Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp1_reg__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.272         10.000      6.728      DSP48_X2Y29   Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.272         10.000      6.728      DSP48_X2Y44   Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.272         10.000      6.728      DSP48_X2Y37   Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.272         10.000      6.728      DSP48_X3Y35   Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp1_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.272         10.000      6.728      DSP48_X2Y33   Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp2_reg__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.109         10.000      6.891      DSP48_X3Y38   Main_Card_i/GPS_Synchronizer_0/U0/GPS_Synchronizer_v1_0_S00_AXI_inst/temp1_reg/CLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y8   Main_Card_i/canfd_1/inst/gen_fifo_rx0.u_rxxpm_1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y8   Main_Card_i/canfd_1/inst/gen_fifo_rx0.u_rxxpm_1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y7   Main_Card_i/canfd_1/inst/gen_rx1.u_rxxpm_2/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         5.000       4.146      SLICE_X34Y88  Main_Card_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         5.000       4.146      SLICE_X36Y87  Main_Card_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         5.000       4.146      SLICE_X34Y87  Main_Card_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         5.000       4.146      SLICE_X36Y87  Main_Card_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         5.000       4.146      SLICE_X36Y87  Main_Card_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         5.000       4.146      SLICE_X34Y88  Main_Card_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         5.000       4.146      SLICE_X34Y87  Main_Card_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         5.000       4.146      SLICE_X34Y88  Main_Card_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         5.000       4.146      SLICE_X34Y87  Main_Card_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         5.000       4.146      SLICE_X36Y87  Main_Card_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         5.000       4.146      SLICE_X38Y89  Main_Card_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         5.000       4.146      SLICE_X38Y91  Main_Card_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         5.000       4.146      SLICE_X38Y89  Main_Card_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         5.000       4.146      SLICE_X38Y89  Main_Card_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         5.000       4.146      SLICE_X34Y89  Main_Card_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         5.000       4.146      SLICE_X36Y90  Main_Card_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         5.000       4.146      SLICE_X34Y89  Main_Card_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         5.000       4.146      SLICE_X34Y89  Main_Card_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         5.000       4.146      SLICE_X34Y89  Main_Card_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         5.000       4.146      SLICE_X36Y90  Main_Card_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK



