[%General]
%3Csource%3E=D:/code/gmii/project_1/project_1.srcs/sources_1/ip/gmii_to_rgmii_0/gmii_to_rgmii_0/simulation/demo_tb.vhd
%3Cfilename%3E=D:/code/sim/demo_tb.v
%3Cclass%3E=100
%3Cbasename%3E=demo_tb
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=c_external_clock, c_phyaddr
%3CportOrder%3E=@Invalid()
behav\category=101
behav\port=0
behav\alias=behav
c_external_clock\category=111
c_external_clock\port=0
c_external_clock\alias=C_EXTERNAL_CLOCK
c_external_clock\type\Subtype\constraint\0\Subtype\mark1=ieee::integer
c_external_clock\type\Subtype\constraint\0\Subtype\constraint\0\Range\dir=true
c_external_clock\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\value=0
c_external_clock\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\units=
c_external_clock\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\typeClass=304
c_external_clock\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\value=1
c_external_clock\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\units=
c_external_clock\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\typeClass=304
c_external_clock\init\Constant\value=0
c_external_clock\init\Constant\units=
c_external_clock\init\Constant\typeClass=304
c_phyaddr\category=111
c_phyaddr\port=0
c_phyaddr\alias=C_PHYADDR
c_phyaddr\type\Subtype\mark1=ieee::std_logic_vector
c_phyaddr\type\Subtype\mark2=ieee::std_logic_vector
c_phyaddr\type\Subtype\constraint\0\Range\dir=false
c_phyaddr\type\Subtype\constraint\0\Range\left\Constant\value=4
c_phyaddr\type\Subtype\constraint\0\Range\left\Constant\units=
c_phyaddr\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
c_phyaddr\type\Subtype\constraint\0\Range\right\Constant\value=0
c_phyaddr\type\Subtype\constraint\0\Range\right\Constant\units=
c_phyaddr\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
calc_crc\category=109
calc_crc\port=0
calc_crc\alias=calc_crc
calc_crc\%3CportOrder-0%3E=data, fcs
calc_crc\Ports-0\data\category=117
calc_crc\Ports-0\data\port=1
calc_crc\Ports-0\data\alias=data
calc_crc\Ports-0\data\type\Subtype\mark1=ieee::std_logic_vector
calc_crc\Ports-0\data\type\Subtype\mark2=ieee::std_logic_vector
calc_crc\Ports-0\fcs\category=117
calc_crc\Ports-0\fcs\port=1
calc_crc\Ports-0\fcs\alias=fcs
calc_crc\Ports-0\fcs\type\Subtype\mark1=ieee::std_logic_vector
calc_crc\Ports-0\fcs\type\Subtype\mark2=ieee::std_logic_vector
calc_crc\Ports-0\%3Creturn%3E\category=118
calc_crc\Ports-0\%3Creturn%3E\port=0
calc_crc\Ports-0\%3Creturn%3E\alias=<return>
calc_crc\Ports-0\%3Creturn%3E\type\Subtype\mark1=ieee::std_logic_vector
clkin\category=117
clkin\port=0
clkin\alias=clkin
clkin\type\Subtype\mark1=ieee::std_logic
clkin\type\Subtype\mark2=ieee::std_logic
clkin_n\category=117
clkin_n\port=0
clkin_n\alias=clkin_n
clkin_n\type\Subtype\mark1=ieee::std_logic
clkin_n\type\Subtype\mark2=ieee::std_logic
clkin_p\category=117
clkin_p\port=0
clkin_p\alias=clkin_p
clkin_p\type\Subtype\mark1=ieee::std_logic
clkin_p\type\Subtype\mark2=ieee::std_logic
data_typ\category=119
data_typ\port=0
data_typ\alias=data_typ
data_typ\type\Type\entry=demo_tb::data_typ
data_typ\type\Type\tclass=308
data_typ\type\Type\name=data_typ
data_typ\type\Type\records\0\RecordElem\id=data
data_typ\type\Type\records\0\RecordElem\subtype\Subtype\mark1=ieee::bit_vector
data_typ\type\Type\records\0\RecordElem\subtype\Subtype\mark2=ieee::bit_vector
data_typ\type\Type\records\0\RecordElem\subtype\Subtype\constraint\0\Range\dir=false
data_typ\type\Type\records\0\RecordElem\subtype\Subtype\constraint\0\Range\left\Constant\value=7
data_typ\type\Type\records\0\RecordElem\subtype\Subtype\constraint\0\Range\left\Constant\units=
data_typ\type\Type\records\0\RecordElem\subtype\Subtype\constraint\0\Range\left\Constant\typeClass=304
data_typ\type\Type\records\0\RecordElem\subtype\Subtype\constraint\0\Range\right\Constant\value=0
data_typ\type\Type\records\0\RecordElem\subtype\Subtype\constraint\0\Range\right\Constant\units=
data_typ\type\Type\records\0\RecordElem\subtype\Subtype\constraint\0\Range\right\Constant\typeClass=304
data_typ\type\Type\records\1\RecordElem\id=valid
data_typ\type\Type\records\1\RecordElem\subtype\Subtype\mark1=ieee::bit
data_typ\type\Type\records\1\RecordElem\subtype\Subtype\mark2=ieee::bit
data_typ\type\Type\records\2\RecordElem\id=error
data_typ\type\Type\records\2\RecordElem\subtype\Subtype\mark1=ieee::bit
data_typ\type\Type\records\2\RecordElem\subtype\Subtype\mark2=ieee::bit
demo_tb\category=100
demo_tb\port=0
demo_tb\alias=demo_tb
dly\category=106
dly\port=0
dly\alias=dly
dly\type\Subtype\mark1=ieee::time
dly\type\Subtype\mark2=ieee::time
dly\init\Constant\value=0
dly\init\Constant\units=ns
dly\init\Constant\typeClass=304
dly_rgmii_rxc\category=117
dly_rgmii_rxc\port=0
dly_rgmii_rxc\alias=dly_rgmii_rxc
dly_rgmii_rxc\type\Subtype\mark1=ieee::std_logic
dly_rgmii_rxc\type\Subtype\mark2=ieee::std_logic
dly_rgmii_rxc_90\category=117
dly_rgmii_rxc_90\port=0
dly_rgmii_rxc_90\alias=dly_rgmii_rxc_90
dly_rgmii_rxc_90\type\Subtype\mark1=ieee::std_logic
dly_rgmii_rxc_90\type\Subtype\mark2=ieee::std_logic
dut\category=105
dut\port=0
dut\alias=dut
enable_mdc\category=117
enable_mdc\port=0
enable_mdc\alias=enable_mdc
enable_mdc\type\Subtype\mark1=ieee::std_logic
enable_mdc\type\Subtype\mark2=ieee::std_logic
error_seen\category=117
error_seen\port=0
error_seen\alias=error_seen
error_seen\type\Subtype\mark1=ieee::std_logic
error_seen\type\Subtype\mark2=ieee::std_logic
error_seen_p\category=113
error_seen_p\port=0
error_seen_p\alias=error_seen_p
frame_data\category=106
frame_data\port=0
frame_data\alias=frame_data
frame_data\type\Subtype\mark1=demo_tb::frame_typ_ary
frame_data\type\Subtype\mark2=demo_tb::frame_typ_ary
frame_error\category=117
frame_error\port=0
frame_error\alias=frame_error
frame_error\type\Subtype\mark1=ieee::std_logic
frame_error\type\Subtype\mark2=ieee::std_logic
frame_of_data_typ\category=119
frame_of_data_typ\port=0
frame_of_data_typ\alias=frame_of_data_typ
frame_of_data_typ\type\Type\entry=demo_tb::frame_of_data_typ
frame_of_data_typ\type\Type\tclass=301
frame_of_data_typ\type\Type\name=
frame_of_data_typ\type\Type\subtype\Subtype\mark1=demo_tb::data_typ
frame_of_data_typ\type\Type\subtype\Subtype\mark2=demo_tb::data_typ
frame_of_data_typ\type\Type\values=natural
frame_of_mdio\category=119
frame_of_mdio\port=0
frame_of_mdio\alias=frame_of_mdio
frame_of_mdio\type\Type\entry=demo_tb::frame_of_mdio
frame_of_mdio\type\Type\tclass=301
frame_of_mdio\type\Type\name=
frame_of_mdio\type\Type\subtype\Subtype\mark1=ieee::std_logic
frame_of_mdio\type\Type\subtype\Subtype\mark2=ieee::std_logic
frame_of_mdio\type\Type\constraint\0\Subtype\constraint\0\Subtype\mark1=ieee::natural
frame_of_mdio\type\Type\constraint\0\Subtype\constraint\0\Subtype\constraint\0\Range\dir=true
frame_of_mdio\type\Type\constraint\0\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\value=0
frame_of_mdio\type\Type\constraint\0\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\units=
frame_of_mdio\type\Type\constraint\0\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\typeClass=304
frame_of_mdio\type\Type\constraint\0\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\value=63
frame_of_mdio\type\Type\constraint\0\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\units=
frame_of_mdio\type\Type\constraint\0\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\typeClass=304
frame_typ_ary\category=119
frame_typ_ary\port=0
frame_typ_ary\alias=frame_typ_ary
frame_typ_ary\type\Type\entry=demo_tb::frame_typ_ary
frame_typ_ary\type\Type\tclass=301
frame_typ_ary\type\Type\name=
frame_typ_ary\type\Type\subtype\Subtype\mark1=demo_tb::tri_mac_frame_type
frame_typ_ary\type\Type\subtype\Subtype\mark2=demo_tb::tri_mac_frame_type
frame_typ_ary\type\Type\values=natural
gmii_clk\category=117
gmii_clk\port=0
gmii_clk\alias=gmii_clk
gmii_clk\type\Subtype\mark1=ieee::std_logic
gmii_clk\type\Subtype\mark2=ieee::std_logic
gmii_clk_90\category=117
gmii_clk_90\port=0
gmii_clk_90\alias=gmii_clk_90
gmii_clk_90\type\Subtype\mark1=ieee::std_logic
gmii_clk_90\type\Subtype\mark2=ieee::std_logic
gmii_col\category=117
gmii_col\port=0
gmii_col\alias=gmii_col
gmii_col\type\Subtype\mark1=ieee::std_logic
gmii_col\type\Subtype\mark2=ieee::std_logic
gmii_col_exp\category=117
gmii_col_exp\port=0
gmii_col_exp\alias=gmii_col_exp
gmii_col_exp\type\Subtype\mark1=ieee::std_logic
gmii_col_exp\type\Subtype\mark2=ieee::std_logic
gmii_crs\category=117
gmii_crs\port=0
gmii_crs\alias=gmii_crs
gmii_crs\type\Subtype\mark1=ieee::std_logic
gmii_crs\type\Subtype\mark2=ieee::std_logic
gmii_crs_exp\category=117
gmii_crs_exp\port=0
gmii_crs_exp\alias=gmii_crs_exp
gmii_crs_exp\type\Subtype\mark1=ieee::std_logic
gmii_crs_exp\type\Subtype\mark2=ieee::std_logic
gmii_rx_clk\category=117
gmii_rx_clk\port=0
gmii_rx_clk\alias=gmii_rx_clk
gmii_rx_clk\type\Subtype\mark1=ieee::std_logic
gmii_rx_clk\type\Subtype\mark2=ieee::std_logic
gmii_rx_dv\category=117
gmii_rx_dv\port=0
gmii_rx_dv\alias=gmii_rx_dv
gmii_rx_dv\type\Subtype\mark1=ieee::std_logic
gmii_rx_dv\type\Subtype\mark2=ieee::std_logic
gmii_rx_dv\init\Constant\value=0
gmii_rx_dv\init\Constant\units=
gmii_rx_dv\init\Constant\typeClass=0
gmii_rx_er\category=117
gmii_rx_er\port=0
gmii_rx_er\alias=gmii_rx_er
gmii_rx_er\type\Subtype\mark1=ieee::std_logic
gmii_rx_er\type\Subtype\mark2=ieee::std_logic
gmii_rx_er\init\Constant\value=0
gmii_rx_er\init\Constant\units=
gmii_rx_er\init\Constant\typeClass=0
gmii_rxd\category=117
gmii_rxd\port=0
gmii_rxd\alias=gmii_rxd
gmii_rxd\type\Subtype\mark1=ieee::std_logic_vector
gmii_rxd\type\Subtype\mark2=ieee::std_logic_vector
gmii_rxd\type\Subtype\constraint\0\Range\dir=false
gmii_rxd\type\Subtype\constraint\0\Range\left\Constant\value=7
gmii_rxd\type\Subtype\constraint\0\Range\left\Constant\units=
gmii_rxd\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
gmii_rxd\type\Subtype\constraint\0\Range\right\Constant\value=0
gmii_rxd\type\Subtype\constraint\0\Range\right\Constant\units=
gmii_rxd\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
gmii_to_rgmii_0_example_design\category=105
gmii_to_rgmii_0_example_design\port=0
gmii_to_rgmii_0_example_design\alias=gmii_to_rgmii_0_example_design
gmii_tx_clk\category=117
gmii_tx_clk\port=0
gmii_tx_clk\alias=gmii_tx_clk
gmii_tx_clk\type\Subtype\mark1=ieee::std_logic
gmii_tx_clk\type\Subtype\mark2=ieee::std_logic
gmii_tx_en\category=117
gmii_tx_en\port=0
gmii_tx_en\alias=gmii_tx_en
gmii_tx_en\type\Subtype\mark1=ieee::std_logic
gmii_tx_en\type\Subtype\mark2=ieee::std_logic
gmii_tx_er\category=117
gmii_tx_er\port=0
gmii_tx_er\alias=gmii_tx_er
gmii_tx_er\type\Subtype\mark1=ieee::std_logic
gmii_tx_er\type\Subtype\mark2=ieee::std_logic
gmii_txd\category=117
gmii_txd\port=0
gmii_txd\alias=gmii_txd
gmii_txd\type\Subtype\mark1=ieee::std_logic_vector
gmii_txd\type\Subtype\mark2=ieee::std_logic_vector
gmii_txd\type\Subtype\constraint\0\Range\dir=false
gmii_txd\type\Subtype\constraint\0\Range\left\Constant\value=7
gmii_txd\type\Subtype\constraint\0\Range\left\Constant\units=
gmii_txd\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
gmii_txd\type\Subtype\constraint\0\Range\right\Constant\value=0
gmii_txd\type\Subtype\constraint\0\Range\right\Constant\units=
gmii_txd\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
management_100m_config_finished\category=117
management_100m_config_finished\port=0
management_100m_config_finished\alias=management_100m_config_finished
management_100m_config_finished\type\Subtype\mark2=
management_100m_config_finished\init\Constant\value=0
management_100m_config_finished\init\Constant\units=
management_100m_config_finished\init\Constant\typeClass=0
management_10m_config_finished\category=117
management_10m_config_finished\port=0
management_10m_config_finished\alias=management_10m_config_finished
management_10m_config_finished\type\Subtype\mark2=
management_10m_config_finished\init\Constant\value=0
management_10m_config_finished\init\Constant\units=
management_10m_config_finished\init\Constant\typeClass=0
management_1g_config_finished\category=117
management_1g_config_finished\port=0
management_1g_config_finished\alias=management_1g_config_finished
management_1g_config_finished\type\Subtype\mark2=
management_1g_config_finished\init\Constant\value=0
management_1g_config_finished\init\Constant\units=
management_1g_config_finished\init\Constant\typeClass=0
mdc\category=117
mdc\port=0
mdc\alias=mdc
mdc\type\Subtype\mark1=ieee::std_logic
mdc\type\Subtype\mark2=ieee::std_logic
mdc_clk\category=117
mdc_clk\port=0
mdc_clk\alias=mdc_clk
mdc_clk\type\Subtype\mark1=ieee::std_logic
mdc_clk\type\Subtype\mark2=ieee::std_logic
mdio_100m_data\category=106
mdio_100m_data\port=0
mdio_100m_data\alias=mdio_100m_data
mdio_100m_data\type\Subtype\mark1=demo_tb::frame_of_mdio
mdio_100m_data\type\Subtype\mark2=demo_tb::frame_of_mdio
mdio_10m_data\category=106
mdio_10m_data\port=0
mdio_10m_data\alias=mdio_10m_data
mdio_10m_data\type\Subtype\mark1=demo_tb::frame_of_mdio
mdio_10m_data\type\Subtype\mark2=demo_tb::frame_of_mdio
mdio_1g_data\category=106
mdio_1g_data\port=0
mdio_1g_data\alias=mdio_1g_data
mdio_1g_data\type\Subtype\mark1=demo_tb::frame_of_mdio
mdio_1g_data\type\Subtype\mark2=demo_tb::frame_of_mdio
mdio_i\category=117
mdio_i\port=0
mdio_i\alias=mdio_i
mdio_i\type\Subtype\mark1=ieee::std_logic
mdio_i\type\Subtype\mark2=ieee::std_logic
mdio_o\category=117
mdio_o\port=0
mdio_o\alias=mdio_o
mdio_o\type\Subtype\mark1=ieee::std_logic
mdio_o\type\Subtype\mark2=ieee::std_logic
mdio_t\category=117
mdio_t\port=0
mdio_t\alias=mdio_t
mdio_t\type\Subtype\mark1=ieee::std_logic
mdio_t\type\Subtype\mark2=ieee::std_logic
p_clkin\category=113
p_clkin\port=0
p_clkin\alias=p_clkin
p_configuration\category=113
p_configuration\port=0
p_configuration\alias=p_configuration
p_gmii_monitor\category=113
p_gmii_monitor\port=0
p_gmii_monitor\alias=p_gmii_monitor
p_gmii_stimulus\category=113
p_gmii_stimulus\port=0
p_gmii_stimulus\alias=p_gmii_stimulus
p_mdc\category=113
p_mdc\port=0
p_mdc\alias=p_mdc
p_rgmii_monitor\category=113
p_rgmii_monitor\port=0
p_rgmii_monitor\alias=p_rgmii_monitor
p_rgmii_rxc_100m\category=113
p_rgmii_rxc_100m\port=0
p_rgmii_rxc_100m\alias=p_rgmii_rxc_100m
p_rgmii_rxc_10m\category=113
p_rgmii_rxc_10m\port=0
p_rgmii_rxc_10m\alias=p_rgmii_rxc_10m
p_rgmii_rxc_1g\category=113
p_rgmii_rxc_1g\port=0
p_rgmii_rxc_1g\alias=p_rgmii_rxc_1g
p_rgmii_stimulus\category=113
p_rgmii_stimulus\port=0
p_rgmii_stimulus\alias=p_rgmii_stimulus
p_selrxc\category=113
p_selrxc\port=0
p_selrxc\alias=p_selrxc
p_timeout\category=113
p_timeout\port=0
p_timeout\alias=p_timeout
reset\category=117
reset\port=0
reset\alias=reset
reset\type\Subtype\mark1=ieee::std_logic
reset\type\Subtype\mark2=ieee::std_logic
reset\init\Constant\value=0
reset\init\Constant\units=
reset\init\Constant\typeClass=0
rgmii_rx_ctl\category=117
rgmii_rx_ctl\port=0
rgmii_rx_ctl\alias=rgmii_rx_ctl
rgmii_rx_ctl\type\Subtype\mark1=ieee::std_logic
rgmii_rx_ctl\type\Subtype\mark2=ieee::std_logic
rgmii_rx_ctl\init\Constant\value=0
rgmii_rx_ctl\init\Constant\units=
rgmii_rx_ctl\init\Constant\typeClass=0
rgmii_rxc\category=117
rgmii_rxc\port=0
rgmii_rxc\alias=rgmii_rxc
rgmii_rxc\type\Subtype\mark1=ieee::std_logic
rgmii_rxc\type\Subtype\mark2=ieee::std_logic
rgmii_rxc\init\Constant\value=0
rgmii_rxc\init\Constant\units=
rgmii_rxc\init\Constant\typeClass=0
rgmii_rxc_100m\category=117
rgmii_rxc_100m\port=0
rgmii_rxc_100m\alias=rgmii_rxc_100m
rgmii_rxc_100m\type\Subtype\mark1=ieee::std_logic
rgmii_rxc_100m\type\Subtype\mark2=ieee::std_logic
rgmii_rxc_10m\category=117
rgmii_rxc_10m\port=0
rgmii_rxc_10m\alias=rgmii_rxc_10m
rgmii_rxc_10m\type\Subtype\mark1=ieee::std_logic
rgmii_rxc_10m\type\Subtype\mark2=ieee::std_logic
rgmii_rxc_1g\category=117
rgmii_rxc_1g\port=0
rgmii_rxc_1g\alias=rgmii_rxc_1g
rgmii_rxc_1g\type\Subtype\mark1=ieee::std_logic
rgmii_rxc_1g\type\Subtype\mark2=ieee::std_logic
rgmii_rxd\category=117
rgmii_rxd\port=0
rgmii_rxd\alias=rgmii_rxd
rgmii_rxd\type\Subtype\mark1=ieee::std_logic_vector
rgmii_rxd\type\Subtype\mark2=ieee::std_logic_vector
rgmii_rxd\type\Subtype\constraint\0\Range\dir=false
rgmii_rxd\type\Subtype\constraint\0\Range\left\Constant\value=3
rgmii_rxd\type\Subtype\constraint\0\Range\left\Constant\units=
rgmii_rxd\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
rgmii_rxd\type\Subtype\constraint\0\Range\right\Constant\value=0
rgmii_rxd\type\Subtype\constraint\0\Range\right\Constant\units=
rgmii_rxd\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
rgmii_tx_ctl\category=117
rgmii_tx_ctl\port=0
rgmii_tx_ctl\alias=rgmii_tx_ctl
rgmii_tx_ctl\type\Subtype\mark1=ieee::std_logic
rgmii_tx_ctl\type\Subtype\mark2=ieee::std_logic
rgmii_tx_ctl\init\Constant\value=0
rgmii_tx_ctl\init\Constant\units=
rgmii_tx_ctl\init\Constant\typeClass=0
rgmii_txc\category=117
rgmii_txc\port=0
rgmii_txc\alias=rgmii_txc
rgmii_txc\type\Subtype\mark1=ieee::std_logic
rgmii_txc\type\Subtype\mark2=ieee::std_logic
rgmii_txc\init\Constant\value=0
rgmii_txc\init\Constant\units=
rgmii_txc\init\Constant\typeClass=0
rgmii_txd\category=117
rgmii_txd\port=0
rgmii_txd\alias=rgmii_txd
rgmii_txd\type\Subtype\mark1=ieee::std_logic_vector
rgmii_txd\type\Subtype\mark2=ieee::std_logic_vector
rgmii_txd\type\Subtype\constraint\0\Range\dir=false
rgmii_txd\type\Subtype\constraint\0\Range\left\Constant\value=3
rgmii_txd\type\Subtype\constraint\0\Range\left\Constant\units=
rgmii_txd\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
rgmii_txd\type\Subtype\constraint\0\Range\right\Constant\value=0
rgmii_txd\type\Subtype\constraint\0\Range\right\Constant\units=
rgmii_txd\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
rx_gmii_stimulus_finished\category=117
rx_gmii_stimulus_finished\port=0
rx_gmii_stimulus_finished\alias=rx_gmii_stimulus_finished
rx_gmii_stimulus_finished\type\Subtype\mark2=
rx_gmii_stimulus_finished\init\Constant\value=0
rx_gmii_stimulus_finished\init\Constant\units=
rx_gmii_stimulus_finished\init\Constant\typeClass=0
rx_monitor_finished_gmii_100m\category=117
rx_monitor_finished_gmii_100m\port=0
rx_monitor_finished_gmii_100m\alias=rx_monitor_finished_gmii_100M
rx_monitor_finished_gmii_100m\type\Subtype\mark2=
rx_monitor_finished_gmii_100m\init\Constant\value=0
rx_monitor_finished_gmii_100m\init\Constant\units=
rx_monitor_finished_gmii_100m\init\Constant\typeClass=0
rx_monitor_finished_gmii_10m\category=117
rx_monitor_finished_gmii_10m\port=0
rx_monitor_finished_gmii_10m\alias=rx_monitor_finished_gmii_10M
rx_monitor_finished_gmii_10m\type\Subtype\mark2=
rx_monitor_finished_gmii_10m\init\Constant\value=0
rx_monitor_finished_gmii_10m\init\Constant\units=
rx_monitor_finished_gmii_10m\init\Constant\typeClass=0
rx_monitor_finished_gmii_1g\category=117
rx_monitor_finished_gmii_1g\port=0
rx_monitor_finished_gmii_1g\alias=rx_monitor_finished_gmii_1G
rx_monitor_finished_gmii_1g\type\Subtype\mark2=
rx_monitor_finished_gmii_1g\init\Constant\value=0
rx_monitor_finished_gmii_1g\init\Constant\units=
rx_monitor_finished_gmii_1g\init\Constant\typeClass=0
rx_rgmii_stimulus_finished\category=117
rx_rgmii_stimulus_finished\port=0
rx_rgmii_stimulus_finished\alias=rx_rgmii_stimulus_finished
rx_rgmii_stimulus_finished\type\Subtype\mark2=
rx_rgmii_stimulus_finished\init\Constant\value=0
rx_rgmii_stimulus_finished\init\Constant\units=
rx_rgmii_stimulus_finished\init\Constant\typeClass=0
speed_mode\category=117
speed_mode\port=0
speed_mode\alias=speed_mode
speed_mode\type\Subtype\mark1=ieee::std_logic_vector
speed_mode\type\Subtype\mark2=ieee::std_logic_vector
speed_mode\type\Subtype\constraint\0\Range\dir=false
speed_mode\type\Subtype\constraint\0\Range\left\Constant\value=1
speed_mode\type\Subtype\constraint\0\Range\left\Constant\units=
speed_mode\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
speed_mode\type\Subtype\constraint\0\Range\right\Constant\value=0
speed_mode\type\Subtype\constraint\0\Range\right\Constant\units=
speed_mode\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
tri_mac_frame_type\category=119
tri_mac_frame_type\port=0
tri_mac_frame_type\alias=tri_mac_frame_type
tri_mac_frame_type\type\Type\entry=demo_tb::tri_mac_frame_type
tri_mac_frame_type\type\Type\tclass=308
tri_mac_frame_type\type\Type\name=tri_mac_frame_type
tri_mac_frame_type\type\Type\records\0\RecordElem\id=columns
tri_mac_frame_type\type\Type\records\0\RecordElem\subtype\Subtype\mark1=demo_tb::frame_of_data_typ
tri_mac_frame_type\type\Type\records\0\RecordElem\subtype\Subtype\mark2=demo_tb::frame_of_data_typ
tri_mac_frame_type\type\Type\records\0\RecordElem\subtype\Subtype\constraint\0\Range\dir=true
tri_mac_frame_type\type\Type\records\0\RecordElem\subtype\Subtype\constraint\0\Range\left\Constant\value=0
tri_mac_frame_type\type\Type\records\0\RecordElem\subtype\Subtype\constraint\0\Range\left\Constant\units=
tri_mac_frame_type\type\Type\records\0\RecordElem\subtype\Subtype\constraint\0\Range\left\Constant\typeClass=304
tri_mac_frame_type\type\Type\records\0\RecordElem\subtype\Subtype\constraint\0\Range\right\Constant\value=65
tri_mac_frame_type\type\Type\records\0\RecordElem\subtype\Subtype\constraint\0\Range\right\Constant\units=
tri_mac_frame_type\type\Type\records\0\RecordElem\subtype\Subtype\constraint\0\Range\right\Constant\typeClass=304
tri_mac_frame_type\type\Type\records\1\RecordElem\id=bad_frame
tri_mac_frame_type\type\Type\records\1\RecordElem\subtype\Subtype\mark2=
tx_monitor_finished_rgmii_100m\category=117
tx_monitor_finished_rgmii_100m\port=0
tx_monitor_finished_rgmii_100m\alias=tx_monitor_finished_rgmii_100M
tx_monitor_finished_rgmii_100m\type\Subtype\mark2=
tx_monitor_finished_rgmii_100m\init\Constant\value=0
tx_monitor_finished_rgmii_100m\init\Constant\units=
tx_monitor_finished_rgmii_100m\init\Constant\typeClass=0
tx_monitor_finished_rgmii_10m\category=117
tx_monitor_finished_rgmii_10m\port=0
tx_monitor_finished_rgmii_10m\alias=tx_monitor_finished_rgmii_10M
tx_monitor_finished_rgmii_10m\type\Subtype\mark2=
tx_monitor_finished_rgmii_10m\init\Constant\value=0
tx_monitor_finished_rgmii_10m\init\Constant\units=
tx_monitor_finished_rgmii_10m\init\Constant\typeClass=0
tx_monitor_finished_rgmii_1g\category=117
tx_monitor_finished_rgmii_1g\port=0
tx_monitor_finished_rgmii_1g\alias=tx_monitor_finished_rgmii_1G
tx_monitor_finished_rgmii_1g\type\Subtype\mark2=
tx_monitor_finished_rgmii_1g\init\Constant\value=0
tx_monitor_finished_rgmii_1g\init\Constant\units=
tx_monitor_finished_rgmii_1g\init\Constant\typeClass=0
%3ChasCode%3E=true
