// Seed: 1455558470
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire  id_5;
  uwire id_6;
  wire  id_7 = 1'd0;
  assign id_2 = id_4 ? 1 : 1;
  assign id_1 = 1;
  assign id_6 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  reg id_9;
  initial begin
    id_8 = id_5;
    id_3 <= id_9;
    id_1 <= id_4;
    $display(id_4, 1 == id_5);
    $display(id_6 == id_4);
  end
  id_10(
      .id_0(id_2 & (1)), .id_1(id_5)
  ); module_0(
      id_2, id_2, id_5, id_5
  );
endmodule
