<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>yolo_max_pool_top</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.140</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>2076688</Best-caseLatency>
            <Average-caseLatency>2076688</Average-caseLatency>
            <Worst-caseLatency>2076688</Worst-caseLatency>
            <Best-caseRealTimeLatency>20.767 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>20.767 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>20.767 ms</Worst-caseRealTimeLatency>
            <Interval-min>2076689</Interval-min>
            <Interval-max>2076689</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>32</BRAM_18K>
            <DSP>1</DSP>
            <FF>1449</FF>
            <LUT>2530</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_AWVALID</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_AWREADY</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_AWADDR</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_WVALID</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_WREADY</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_WDATA</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_WSTRB</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_ARVALID</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_ARREADY</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_ARADDR</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_RVALID</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_RREADY</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_RDATA</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_RRESP</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_BVALID</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_BREADY</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_BRESP</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>yolo_max_pool_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>yolo_max_pool_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>yolo_max_pool_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>inStream_TDATA</name>
            <Object>inStream_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inStream_TVALID</name>
            <Object>inStream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inStream_TREADY</name>
            <Object>inStream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inStream_TDEST</name>
            <Object>inStream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inStream_TKEEP</name>
            <Object>inStream_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inStream_TSTRB</name>
            <Object>inStream_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inStream_TUSER</name>
            <Object>inStream_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inStream_TLAST</name>
            <Object>inStream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inStream_TID</name>
            <Object>inStream_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outStream_TDATA</name>
            <Object>outStream_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outStream_TVALID</name>
            <Object>outStream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outStream_TREADY</name>
            <Object>outStream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outStream_TDEST</name>
            <Object>outStream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outStream_TKEEP</name>
            <Object>outStream_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outStream_TSTRB</name>
            <Object>outStream_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outStream_TUSER</name>
            <Object>outStream_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outStream_TLAST</name>
            <Object>outStream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outStream_TID</name>
            <Object>outStream_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>yolo_max_pool_top</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598</InstName>
                    <ModuleName>yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>598</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_window_max_pool_fu_743</InstName>
                            <ModuleName>window_max_pool</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>743</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_window_max_pool_fu_744</InstName>
                            <ModuleName>window_max_pool</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>744</ID>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_9ns_2ns_11_1_1_U5 row_idx_fu_963_p2 mul_9ns_2ns_11_1_1_U6 col_idx_fu_1000_p2 conv_count_fu_1175_p2 add_ln144_fu_1711_p2 add_ln1027_3_fu_1217_p2 out_row_3_fu_904_p2 mul_9ns_2ns_11_1_1_U7 row_stride_3_fu_1077_p2 row_idx_mid1_fu_1093_p2 out_col_3_fu_1117_p2 mul_9ns_2ns_11_1_1_U8 conv_count_mid125_fu_1353_p2 add_ln144_1_fu_1748_p2 col_stride_3_fu_1427_p2 col_idx_mid1_fu_1453_p2 conv_count_mid1_fu_1463_p2 add_ln144_2_fu_1781_p2 mul_4ns_10ns_12_1_1_U9 add_ln871_fu_1803_p2 add_ln984_fu_1808_p2 add_ln984_1_fu_1825_p2 add_ln39_fu_1850_p2 add_ln1027_fu_1630_p2 add_ln1027_1_fu_1642_p2 add_ln1027_2_fu_1654_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>line_buff_group_0_val_V_U line_buff_group_0_val_V_1_U line_buff_group_1_val_V_U line_buff_group_1_val_V_1_U line_buff_group_2_val_V_U line_buff_group_2_val_V_1_U line_buff_group_3_val_V_U line_buff_group_3_val_V_1_U sub_i_i270_fu_712_p2 sub_i_i87_fu_722_p2 sub_i_i56_fu_732_p2 sub_i_i_fu_742_p2 mul_2ns_4ns_6_1_1_U52 mul_9ns_6ns_15_1_1_U53 mul_2ns_15ns_17_1_1_U54 mul_mul_9ns_17ns_26_4_1_U55</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>window_max_pool</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.468</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>49</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>101</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS</Name>
            <Loops>
                <VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.140</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2076679</Best-caseLatency>
                    <Average-caseLatency>2076679</Average-caseLatency>
                    <Worst-caseLatency>2076679</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.767 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.767 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.767 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2076679</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5>
                        <Name>VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>692224</TripCount>
                        <Latency>2076677</Latency>
                        <AbsoluteTimeLatency>20.767 ms</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_window_max_pool_fu_743</Instance>
                            <Instance>grp_window_max_pool_fu_744</Instance>
                        </InstanceList>
                    </VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>1184</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1939</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_2ns_11_1_1_U5" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="conv3_i_i_i2821607"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5" OPTYPE="add" PRAGMA="" RTLNAME="row_idx_fu_963_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="row_idx"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_2ns_11_1_1_U6" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="conv3_i_i_i3291609"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5" OPTYPE="add" PRAGMA="" RTLNAME="col_idx_fu_1000_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="col_idx"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5" OPTYPE="add" PRAGMA="" RTLNAME="conv_count_fu_1175_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="conv_count"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_fu_1711_p2" SOURCE="src/yolo_max_pool.cpp:144" URAM="0" VARIABLE="add_ln144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_3_fu_1217_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5" OPTYPE="add" PRAGMA="" RTLNAME="out_row_3_fu_904_p2" SOURCE="src/yolo_max_pool.cpp:27" URAM="0" VARIABLE="out_row_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_2ns_11_1_1_U7" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="conv3_i_i_i2821607_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5" OPTYPE="add" PRAGMA="" RTLNAME="row_stride_3_fu_1077_p2" SOURCE="src/yolo_max_pool.cpp:30" URAM="0" VARIABLE="row_stride_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5" OPTYPE="add" PRAGMA="" RTLNAME="row_idx_mid1_fu_1093_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="row_idx_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5" OPTYPE="add" PRAGMA="" RTLNAME="out_col_3_fu_1117_p2" SOURCE="src/yolo_max_pool.cpp:33" URAM="0" VARIABLE="out_col_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_2ns_11_1_1_U8" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="conv3_i_i_i3291609_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5" OPTYPE="add" PRAGMA="" RTLNAME="conv_count_mid125_fu_1353_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="conv_count_mid125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_1_fu_1748_p2" SOURCE="src/yolo_max_pool.cpp:144" URAM="0" VARIABLE="add_ln144_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5" OPTYPE="add" PRAGMA="" RTLNAME="col_stride_3_fu_1427_p2" SOURCE="src/yolo_max_pool.cpp:36" URAM="0" VARIABLE="col_stride_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5" OPTYPE="add" PRAGMA="" RTLNAME="col_idx_mid1_fu_1453_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="col_idx_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5" OPTYPE="add" PRAGMA="" RTLNAME="conv_count_mid1_fu_1463_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="conv_count_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_2_fu_1781_p2" SOURCE="src/yolo_max_pool.cpp:144" URAM="0" VARIABLE="add_ln144_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_10ns_12_1_1_U9" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:871" URAM="0" VARIABLE="mul_ln871"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln871_fu_1803_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:871" URAM="0" VARIABLE="add_ln871"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln984_fu_1808_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984" URAM="0" VARIABLE="add_ln984"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln984_1_fu_1825_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984" URAM="0" VARIABLE="add_ln984_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_1850_p2" SOURCE="src/yolo_max_pool.cpp:39" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_fu_1630_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_1_fu_1642_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_2_fu_1654_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>yolo_max_pool_top</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.140</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2076688</Best-caseLatency>
                    <Average-caseLatency>2076688</Average-caseLatency>
                    <Worst-caseLatency>2076688</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.767 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.767 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.767 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2076689</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>32</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>11</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1449</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2530</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="line_buff_group_0_val_V_U" SOURCE="src/yolo_max_pool.cpp:19" URAM="0" VARIABLE="line_buff_group_0_val_V"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="line_buff_group_0_val_V_1_U" SOURCE="src/yolo_max_pool.cpp:19" URAM="0" VARIABLE="line_buff_group_0_val_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="line_buff_group_1_val_V_U" SOURCE="src/yolo_max_pool.cpp:20" URAM="0" VARIABLE="line_buff_group_1_val_V"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="line_buff_group_1_val_V_1_U" SOURCE="src/yolo_max_pool.cpp:20" URAM="0" VARIABLE="line_buff_group_1_val_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="line_buff_group_2_val_V_U" SOURCE="src/yolo_max_pool.cpp:21" URAM="0" VARIABLE="line_buff_group_2_val_V"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="line_buff_group_2_val_V_1_U" SOURCE="src/yolo_max_pool.cpp:21" URAM="0" VARIABLE="line_buff_group_2_val_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="line_buff_group_3_val_V_U" SOURCE="src/yolo_max_pool.cpp:22" URAM="0" VARIABLE="line_buff_group_3_val_V"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="line_buff_group_3_val_V_1_U" SOURCE="src/yolo_max_pool.cpp:22" URAM="0" VARIABLE="line_buff_group_3_val_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_i270_fu_712_p2" SOURCE="" URAM="0" VARIABLE="sub_i_i270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_i87_fu_722_p2" SOURCE="" URAM="0" VARIABLE="sub_i_i87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_i56_fu_732_p2" SOURCE="" URAM="0" VARIABLE="sub_i_i56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_i_fu_742_p2" SOURCE="" URAM="0" VARIABLE="sub_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2ns_4ns_6_1_1_U52" SOURCE="src/yolo_max_pool.cpp:4" URAM="0" VARIABLE="mul_ln4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_6ns_15_1_1_U53" SOURCE="src/yolo_max_pool.cpp:4" URAM="0" VARIABLE="mul_ln4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2ns_15ns_17_1_1_U54" SOURCE="src/yolo_max_pool.cpp:4" URAM="0" VARIABLE="mul_ln4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_17ns_26_4_1_U55" SOURCE="src/yolo_max_pool.cpp:4" URAM="0" VARIABLE="mul_ln4_3"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="inStream" index="0" direction="in" srcType="stream&lt;hls::axis&lt;quad_fp_pack, 2, 5, 6&gt;, 0&gt;&amp;" srcSize="112">
            <hwRefs>
                <hwRef type="interface" interface="inStream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="outStream" index="1" direction="out" srcType="stream&lt;hls::axis&lt;quad_fp_pack, 2, 5, 6&gt;, 0&gt;&amp;" srcSize="112">
            <hwRefs>
                <hwRef type="interface" interface="outStream" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_h" index="2" direction="in" srcType="ap_uint&lt;9&gt;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL_BUS" name="output_h" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_w" index="3" direction="in" srcType="ap_uint&lt;9&gt;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL_BUS" name="output_w" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="input_h" index="4" direction="in" srcType="ap_uint&lt;9&gt;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL_BUS" name="input_h" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="input_w" index="5" direction="in" srcType="ap_uint&lt;9&gt;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL_BUS" name="input_w" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="input_fold_ch" index="6" direction="in" srcType="ap_uint&lt;4&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL_BUS" name="input_fold_ch" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="stride" index="7" direction="in" srcType="ap_uint&lt;2&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL_BUS" name="stride" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_CTRL_BUS" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_CTRL_BUS_" paramPrefix="C_S_AXI_CTRL_BUS_">
            <ports>
                <port>s_axi_CTRL_BUS_ARADDR</port>
                <port>s_axi_CTRL_BUS_ARREADY</port>
                <port>s_axi_CTRL_BUS_ARVALID</port>
                <port>s_axi_CTRL_BUS_AWADDR</port>
                <port>s_axi_CTRL_BUS_AWREADY</port>
                <port>s_axi_CTRL_BUS_AWVALID</port>
                <port>s_axi_CTRL_BUS_BREADY</port>
                <port>s_axi_CTRL_BUS_BRESP</port>
                <port>s_axi_CTRL_BUS_BVALID</port>
                <port>s_axi_CTRL_BUS_RDATA</port>
                <port>s_axi_CTRL_BUS_RREADY</port>
                <port>s_axi_CTRL_BUS_RRESP</port>
                <port>s_axi_CTRL_BUS_RVALID</port>
                <port>s_axi_CTRL_BUS_WDATA</port>
                <port>s_axi_CTRL_BUS_WREADY</port>
                <port>s_axi_CTRL_BUS_WSTRB</port>
                <port>s_axi_CTRL_BUS_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="output_h" access="W" description="Data signal of output_h" range="32">
                    <fields>
                        <field offset="0" width="9" name="output_h" access="W" description="Bit 8 to 0 of output_h"/>
                        <field offset="9" width="23" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x18" name="output_w" access="W" description="Data signal of output_w" range="32">
                    <fields>
                        <field offset="0" width="9" name="output_w" access="W" description="Bit 8 to 0 of output_w"/>
                        <field offset="9" width="23" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x20" name="input_h" access="W" description="Data signal of input_h" range="32">
                    <fields>
                        <field offset="0" width="9" name="input_h" access="W" description="Bit 8 to 0 of input_h"/>
                        <field offset="9" width="23" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x28" name="input_w" access="W" description="Data signal of input_w" range="32">
                    <fields>
                        <field offset="0" width="9" name="input_w" access="W" description="Bit 8 to 0 of input_w"/>
                        <field offset="9" width="23" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x30" name="input_fold_ch" access="W" description="Data signal of input_fold_ch" range="32">
                    <fields>
                        <field offset="0" width="4" name="input_fold_ch" access="W" description="Bit 3 to 0 of input_fold_ch"/>
                        <field offset="4" width="28" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x38" name="stride" access="W" description="Data signal of stride" range="32">
                    <fields>
                        <field offset="0" width="2" name="stride" access="W" description="Bit 1 to 0 of stride"/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="output_h"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="output_w"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="input_h"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="input_w"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="input_fold_ch"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="stride"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_CTRL_BUS:inStream:outStream</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="inStream" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="64" portPrefix="inStream_">
            <ports>
                <port>inStream_TDATA</port>
                <port>inStream_TDEST</port>
                <port>inStream_TID</port>
                <port>inStream_TKEEP</port>
                <port>inStream_TLAST</port>
                <port>inStream_TREADY</port>
                <port>inStream_TSTRB</port>
                <port>inStream_TUSER</port>
                <port>inStream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="inStream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="outStream" type="axi4stream" busTypeName="axis" mode="master" dataWidth="64" portPrefix="outStream_">
            <ports>
                <port>outStream_TDATA</port>
                <port>outStream_TDEST</port>
                <port>outStream_TID</port>
                <port>outStream_TKEEP</port>
                <port>outStream_TLAST</port>
                <port>outStream_TREADY</port>
                <port>outStream_TSTRB</port>
                <port>outStream_TUSER</port>
                <port>outStream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="outStream"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_CTRL_BUS">32, 6, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_CTRL_BUS">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_CTRL_BUS">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_CTRL_BUS">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_CTRL_BUS">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_CTRL_BUS">output_h, 0x10, 32, W, Data signal of output_h, </column>
                    <column name="s_axi_CTRL_BUS">output_w, 0x18, 32, W, Data signal of output_w, </column>
                    <column name="s_axi_CTRL_BUS">input_h, 0x20, 32, W, Data signal of input_h, </column>
                    <column name="s_axi_CTRL_BUS">input_w, 0x28, 32, W, Data signal of input_w, </column>
                    <column name="s_axi_CTRL_BUS">input_fold_ch, 0x30, 32, W, Data signal of input_fold_ch, </column>
                    <column name="s_axi_CTRL_BUS">stride, 0x38, 32, W, Data signal of stride, </column>
                </table>
            </item>
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="11">Interface, Register Mode, TDATA, TDEST, TID, TKEEP, TLAST, TREADY, TSTRB, TUSER, TVALID</keys>
                    <column name="inStream">both, 64, 6, 5, 8, 1, 1, 8, 2, 1, </column>
                    <column name="outStream">both, 64, 6, 5, 8, 1, 1, 8, 2, 1, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="inStream">in, stream&lt;hls::axis&lt;quad_fp_pack 2 5 6&gt; 0&gt;&amp;</column>
                    <column name="outStream">out, stream&lt;hls::axis&lt;quad_fp_pack 2 5 6&gt; 0&gt;&amp;</column>
                    <column name="output_h">in, ap_uint&lt;9&gt;</column>
                    <column name="output_w">in, ap_uint&lt;9&gt;</column>
                    <column name="input_h">in, ap_uint&lt;9&gt;</column>
                    <column name="input_w">in, ap_uint&lt;9&gt;</column>
                    <column name="input_fold_ch">in, ap_uint&lt;4&gt;</column>
                    <column name="stride">in, ap_uint&lt;2&gt;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="inStream">inStream, interface, , </column>
                    <column name="outStream">outStream, interface, , </column>
                    <column name="output_h">s_axi_CTRL_BUS, register, name=output_h offset=0x10 range=32, </column>
                    <column name="output_w">s_axi_CTRL_BUS, register, name=output_w offset=0x18 range=32, </column>
                    <column name="input_h">s_axi_CTRL_BUS, register, name=input_h offset=0x20 range=32, </column>
                    <column name="input_w">s_axi_CTRL_BUS, register, name=input_w offset=0x28 range=32, </column>
                    <column name="input_fold_ch">s_axi_CTRL_BUS, register, name=input_fold_ch offset=0x30 range=32, </column>
                    <column name="stride">s_axi_CTRL_BUS, register, name=stride offset=0x38 range=32, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="interface" location="src/yolo_max_pool.cpp:9" status="valid" parentFunction="yolo_max_pool_top" variable="stride" isDirective="0" options="s_axilite port=stride bundle=CTRL_BUS"/>
        <Pragma type="interface" location="src/yolo_max_pool.cpp:10" status="valid" parentFunction="yolo_max_pool_top" variable="input_fold_ch" isDirective="0" options="s_axilite port=input_fold_ch bundle=CTRL_BUS"/>
        <Pragma type="interface" location="src/yolo_max_pool.cpp:11" status="valid" parentFunction="yolo_max_pool_top" variable="input_w" isDirective="0" options="s_axilite port=input_w bundle=CTRL_BUS"/>
        <Pragma type="interface" location="src/yolo_max_pool.cpp:12" status="valid" parentFunction="yolo_max_pool_top" variable="input_h" isDirective="0" options="s_axilite port=input_h bundle=CTRL_BUS"/>
        <Pragma type="interface" location="src/yolo_max_pool.cpp:13" status="valid" parentFunction="yolo_max_pool_top" variable="output_w" isDirective="0" options="s_axilite port=output_w bundle=CTRL_BUS"/>
        <Pragma type="interface" location="src/yolo_max_pool.cpp:14" status="valid" parentFunction="yolo_max_pool_top" variable="output_h" isDirective="0" options="s_axilite port=output_h bundle=CTRL_BUS"/>
        <Pragma type="interface" location="src/yolo_max_pool.cpp:15" status="valid" parentFunction="yolo_max_pool_top" variable="return" isDirective="0" options="s_axilite port=return bundle=CTRL_BUS"/>
        <Pragma type="interface" location="src/yolo_max_pool.cpp:16" status="valid" parentFunction="yolo_max_pool_top" variable="outStream" isDirective="0" options="axis register both port=outStream"/>
        <Pragma type="interface" location="src/yolo_max_pool.cpp:17" status="valid" parentFunction="yolo_max_pool_top" variable="inStream" isDirective="0" options="axis register both port=inStream"/>
        <Pragma type="loop_tripcount" location="src/yolo_max_pool.cpp:29" status="valid" parentFunction="yolo_max_pool_top" variable="" isDirective="0" options="min=208 max=208 avg=208"/>
        <Pragma type="loop_tripcount" location="src/yolo_max_pool.cpp:32" status="valid" parentFunction="yolo_max_pool_top" variable="" isDirective="0" options="min=2 max=2 avg=2"/>
        <Pragma type="loop_tripcount" location="src/yolo_max_pool.cpp:35" status="valid" parentFunction="yolo_max_pool_top" variable="" isDirective="0" options="min=208 max=208 avg=208"/>
        <Pragma type="loop_tripcount" location="src/yolo_max_pool.cpp:38" status="valid" parentFunction="yolo_max_pool_top" variable="" isDirective="0" options="min=2 max=2 avg=2"/>
        <Pragma type="pipeline" location="src/yolo_max_pool.cpp:41" status="valid" parentFunction="yolo_max_pool_top" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="src/yolo_max_pool.cpp:42" status="valid" parentFunction="yolo_max_pool_top" variable="" isDirective="0" options="min=4 max=4 avg=4"/>
        <Pragma type="allocation" location="src/yolo_max_pool.cpp:45" status="valid" parentFunction="yolo_max_pool_top" variable="" isDirective="0" options="function instances=window_max_pool limit=2"/>
    </PragmaReport>
</profile>

