#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Dec 30 13:43:55 2022
# Process ID: 21500
# Current directory: D:/1111/DCCDL/final project/vivado/SDF_64points_FFT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10064 D:\1111\DCCDL\final project\vivado\SDF_64points_FFT\SDF_64points_FFT.xpr
# Log file: D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/vivado.log
# Journal file: D:/1111/DCCDL/final project/vivado/SDF_64points_FFT\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 816.934 ; gain = 169.223
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse {{D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/Complex_multiplier_64pt.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse {{D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/ROM_64.v} {D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/ROM_16.v}}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Dec 30 17:07:59 2022] Launched synth_1...
Run output will be captured here: D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Dec 30 17:08:56 2022] Launched synth_1...
Run output will be captured here: D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.runs/synth_1/runme.log
add_files -norecurse {{D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/multiplier_17bits.v} {D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/multiplier_15bits.v}}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Dec 30 17:10:33 2022] Launched synth_1...
Run output will be captured here: D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 4
[Fri Dec 30 17:10:36 2022] Launched synth_1...
Run output will be captured here: D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.runs/synth_1/runme.log
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sim_1/new/stage1_tb.v} w ]
add_files -fileset sim_1 {{D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sim_1/new/stage1_tb.v}}
update_compile_order -fileset sim_1
set_property top stage1_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/Complex_multiplier_64pt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complex_multiplier_64pt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/ROM_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/multiplier_15bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_15bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/stage1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
"xelab -wto 3c0cef844f2d4ddbae43919a5907f4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3c0cef844f2d4ddbae43919a5907f4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'out_real' is not permitted [D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sim_1/new/stage1_tb.v:9]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 872.629 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/B_r4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_r4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/Complex_multiplier_64pt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complex_multiplier_64pt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/ROM_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/multiplier_15bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_15bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sources_1/new/stage1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
"xelab -wto 3c0cef844f2d4ddbae43919a5907f4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3c0cef844f2d4ddbae43919a5907f4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.B_r4
Compiling module xil_defaultlib.ROM_64
Compiling module xil_defaultlib.multiplier_15bits
Compiling module xil_defaultlib.Complex_multiplier_64pt
Compiling module xil_defaultlib.stage1
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/1111/DCCDL/final -notrace
couldn't read file "D:/1111/DCCDL/final": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 30 17:36:07 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stage1_tb_behav -key {Behavioral:sim_1:Functional:stage1_tb} -tclbatch {stage1_tb.tcl} -view {{D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/butterfly_test_tb_time_synth.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/butterfly_test_tb_time_synth.wcfg}
WARNING: Simulation object /butterfly_test_tb/real_in was not found in the design.
WARNING: Simulation object /butterfly_test_tb/imag_in was not found in the design.
WARNING: Simulation object /butterfly_test_tb/real_out was not found in the design.
WARNING: Simulation object /butterfly_test_tb/real_out[0] was not found in the design.
WARNING: Simulation object /butterfly_test_tb/real_out[1] was not found in the design.
WARNING: Simulation object /butterfly_test_tb/real_out[2] was not found in the design.
WARNING: Simulation object /butterfly_test_tb/real_out[3] was not found in the design.
WARNING: Simulation object /butterfly_test_tb/imag_out was not found in the design.
WARNING: Simulation object /butterfly_test_tb/imag_out[0] was not found in the design.
WARNING: Simulation object /butterfly_test_tb/imag_out[1] was not found in the design.
WARNING: Simulation object /butterfly_test_tb/imag_out[2] was not found in the design.
WARNING: Simulation object /butterfly_test_tb/imag_out[3] was not found in the design.
source stage1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stage1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 875.789 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
"xelab -wto 3c0cef844f2d4ddbae43919a5907f4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3c0cef844f2d4ddbae43919a5907f4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 888.637 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
"xelab -wto 3c0cef844f2d4ddbae43919a5907f4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3c0cef844f2d4ddbae43919a5907f4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1198.668 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/behav/xsim'
"xelab -wto 3c0cef844f2d4ddbae43919a5907f4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3c0cef844f2d4ddbae43919a5907f4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1198.668 ; gain = 0.000
relaunch_sim
