#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x18c7e50 .scope module, "test32Adder" "test32Adder" 2 122;
 .timescale -9 -12;
P_0x181c268 .param/l "size" 2 123, +C4<0100>;
v0x1929e30_0 .var "A", 3 0;
RS_0x7f644c9d4be8/0/0 .resolv tri, L_0x192b620, L_0x192cd10, L_0x192e250, L_0x192f850;
RS_0x7f644c9d4be8/0/4 .resolv tri, L_0x19417d0, L_0x1942bf0, L_0x1943ff0, L_0x19455d0;
RS_0x7f644c9d4be8 .resolv tri, RS_0x7f644c9d4be8/0/0, RS_0x7f644c9d4be8/0/4, C4<zzzz>, C4<zzzz>;
v0x1929eb0_0 .net8 "AddSubSLTSum", 3 0, RS_0x7f644c9d4be8; 8 drivers
v0x1929f30_0 .net "AllZeros", 0 0, L_0x1950e20; 1 drivers
RS_0x7f644c9d3e38/0/0 .resolv tri, L_0x1931800, L_0x19322b0, L_0x1932d20, L_0x1933780;
RS_0x7f644c9d3e38/0/4 .resolv tri, L_0x1947400, L_0x1947e70, L_0x19488e0, L_0x1949440;
RS_0x7f644c9d3e38 .resolv tri, RS_0x7f644c9d3e38/0/0, RS_0x7f644c9d3e38/0/4, C4<zzzz>, C4<zzzz>;
v0x1929fb0_0 .net8 "AndNandOut", 3 0, RS_0x7f644c9d3e38; 8 drivers
v0x192a030_0 .var "B", 3 0;
v0x192a0b0_0 .var "Command", 2 0;
RS_0x7f644c9d5068 .resolv tri, L_0x193a870, L_0x193d600, L_0x1940230, L_0x1950290;
v0x192a130_0 .net8 "OneBitFinalOut", 3 0, RS_0x7f644c9d5068; 4 drivers
RS_0x7f644c9d3748/0/0 .resolv tri, L_0x1934ad0, L_0x1936030, L_0x1937250, L_0x1938360;
RS_0x7f644c9d3748/0/4 .resolv tri, L_0x194a790, L_0x194ba90, L_0x194cd90, L_0x194e080;
RS_0x7f644c9d3748 .resolv tri, RS_0x7f644c9d3748/0/0, RS_0x7f644c9d3748/0/4, C4<zzzz>, C4<zzzz>;
v0x192a1b0_0 .net8 "OrNorXorOut", 3 0, RS_0x7f644c9d3748; 8 drivers
RS_0x7f644c9d4ca8 .resolv tri, L_0x1930e80, L_0x1946aa0, C4<z>, C4<z>;
v0x192a230_0 .net8 "SLTflag", 0 0, RS_0x7f644c9d4ca8; 2 drivers
RS_0x7f644c9d5098 .resolv tri, L_0x193ad20, L_0x193dad0, L_0x1940370, L_0x1950550;
v0x192a2b0_0 .net8 "ZeroFlag", 3 0, RS_0x7f644c9d5098; 4 drivers
v0x192a330_0 .var "carryin", 3 0;
RS_0x7f644c9d4ee8 .resolv tri, L_0x192b900, L_0x1945950, C4<z>, C4<z>;
v0x192a3b0_0 .net8 "carryout", 0 0, RS_0x7f644c9d4ee8; 2 drivers
RS_0x7f644c9d4f78 .resolv tri, L_0x1930150, L_0x1945dc0, C4<z>, C4<z>;
v0x192a430_0 .net8 "overflow", 0 0, RS_0x7f644c9d4f78; 2 drivers
RS_0x7f644c9d4fa8/0/0 .resolv tri, L_0x192b860, L_0x192cf40, L_0x192e4b0, L_0x192e8a0;
RS_0x7f644c9d4fa8/0/4 .resolv tri, L_0x19419b0, L_0x1942e20, L_0x1944250, L_0x1944640;
RS_0x7f644c9d4fa8 .resolv tri, RS_0x7f644c9d4fa8/0/0, RS_0x7f644c9d4fa8/0/4, C4<zzzz>, C4<zzzz>;
v0x192a4b0_0 .net8 "subtract", 3 0, RS_0x7f644c9d4fa8; 8 drivers
S_0x19246c0 .scope module, "trial" "AddSubSLT32" 2 141, 3 205, S_0x18c7e50;
 .timescale -9 -12;
P_0x19247b8 .param/l "size" 3 228, +C4<0100>;
L_0x192b900/d .functor OR 1, L_0x192ffa0, C4<0>, C4<0>, C4<0>;
L_0x192b900 .delay (20000,20000,20000) L_0x192b900/d;
L_0x1930150/d .functor XOR 1, RS_0x7f644c9d4ee8, L_0x1930280, C4<0>, C4<0>;
L_0x1930150 .delay (40000,40000,40000) L_0x1930150/d;
L_0x192fed0/d .functor AND 1, L_0x1930450, L_0x19304f0, C4<1>, C4<1>;
L_0x192fed0 .delay (20000,20000,20000) L_0x192fed0/d;
L_0x1930320/d .functor NOT 1, RS_0x7f644c9d4f78, C4<0>, C4<0>, C4<0>;
L_0x1930320 .delay (10000,10000,10000) L_0x1930320/d;
L_0x1930720/d .functor NOT 1, L_0x1930780, C4<0>, C4<0>, C4<0>;
L_0x1930720 .delay (10000,10000,10000) L_0x1930720/d;
L_0x192b6c0/d .functor AND 1, L_0x1930320, L_0x1930a50, C4<1>, C4<1>;
L_0x192b6c0 .delay (20000,20000,20000) L_0x192b6c0/d;
L_0x19305e0/d .functor AND 1, RS_0x7f644c9d4f78, L_0x1930720, C4<1>, C4<1>;
L_0x19305e0 .delay (20000,20000,20000) L_0x19305e0/d;
L_0x1930c40/d .functor AND 1, L_0x192b6c0, L_0x192fed0, C4<1>, C4<1>;
L_0x1930c40 .delay (20000,20000,20000) L_0x1930c40/d;
L_0x1930d80/d .functor AND 1, L_0x19305e0, L_0x192fed0, C4<1>, C4<1>;
L_0x1930d80 .delay (20000,20000,20000) L_0x1930d80/d;
L_0x1930e80/d .functor OR 1, L_0x1930c40, L_0x1930d80, C4<0>, C4<0>;
L_0x1930e80 .delay (20000,20000,20000) L_0x1930e80/d;
v0x1928d50_0 .net "A", 3 0, v0x1929e30_0; 1 drivers
v0x1928df0_0 .alias "AddSubSLTSum", 3 0, v0x1929eb0_0;
v0x1928e70_0 .net "B", 3 0, v0x192a030_0; 1 drivers
RS_0x7f644c9d7348 .resolv tri, L_0x192b770, L_0x192ce00, L_0x192e340, L_0x192f940;
v0x1928ef0_0 .net8 "CarryoutWire", 3 0, RS_0x7f644c9d7348; 4 drivers
v0x1928f70_0 .net "Command", 2 0, v0x192a0b0_0; 1 drivers
v0x1928ff0_0 .net "Res0OF1", 0 0, L_0x19305e0; 1 drivers
v0x1929090_0 .net "Res1OF0", 0 0, L_0x192b6c0; 1 drivers
v0x1929130_0 .alias "SLTflag", 0 0, v0x192a230_0;
v0x1929250_0 .net "SLTflag0", 0 0, L_0x1930c40; 1 drivers
v0x19292f0_0 .net "SLTflag1", 0 0, L_0x1930d80; 1 drivers
v0x1929390_0 .net "SLTon", 0 0, L_0x192fed0; 1 drivers
v0x1929430_0 .net *"_s40", 0 0, L_0x192ffa0; 1 drivers
v0x19294d0_0 .net/s *"_s41", 0 0, C4<0>; 1 drivers
v0x1929570_0 .net *"_s44", 0 0, L_0x1930280; 1 drivers
v0x1929690_0 .net *"_s46", 0 0, L_0x1930450; 1 drivers
v0x1929730_0 .net *"_s48", 0 0, L_0x19304f0; 1 drivers
v0x19295f0_0 .net *"_s50", 0 0, L_0x1930780; 1 drivers
v0x1929880_0 .net *"_s52", 0 0, L_0x1930a50; 1 drivers
v0x19299a0_0 .net "carryin", 3 0, v0x192a330_0; 1 drivers
v0x1929a20_0 .alias "carryout", 0 0, v0x192a3b0_0;
v0x1929900_0 .net "nAddSubSLTSum", 0 0, L_0x1930720; 1 drivers
v0x1929b50_0 .net "nOF", 0 0, L_0x1930320; 1 drivers
v0x1929aa0_0 .alias "overflow", 0 0, v0x192a430_0;
v0x1929ce0_0 .alias "subtract", 3 0, v0x192a4b0_0;
L_0x192b620 .part/pv L_0x192b190, 1, 1, 4;
L_0x192b770 .part/pv L_0x192b4e0, 1, 1, 4;
L_0x192b860 .part/pv L_0x191d6c0, 1, 1, 4;
L_0x192b990 .part v0x1929e30_0, 1, 1;
L_0x192bb40 .part v0x192a030_0, 1, 1;
L_0x192bcf0 .part RS_0x7f644c9d7348, 0, 1;
L_0x192cd10 .part/pv L_0x192c840, 2, 1, 4;
L_0x192ce00 .part/pv L_0x192cbb0, 2, 1, 4;
L_0x192cf40 .part/pv L_0x192c570, 2, 1, 4;
L_0x192d030 .part v0x1929e30_0, 2, 1;
L_0x192d130 .part v0x192a030_0, 2, 1;
L_0x192d260 .part RS_0x7f644c9d7348, 1, 1;
L_0x192e250 .part/pv L_0x192dda0, 3, 1, 4;
L_0x192e340 .part/pv L_0x192e0f0, 3, 1, 4;
L_0x192e4b0 .part/pv L_0x192dad0, 3, 1, 4;
L_0x192e5a0 .part v0x1929e30_0, 3, 1;
L_0x192e6d0 .part v0x192a030_0, 3, 1;
L_0x192e800 .part RS_0x7f644c9d7348, 2, 1;
L_0x192f850 .part/pv L_0x192f3a0, 0, 1, 4;
L_0x192f940 .part/pv L_0x192f6f0, 0, 1, 4;
L_0x192e8a0 .part/pv L_0x192f0d0, 0, 1, 4;
L_0x192fb30 .part v0x1929e30_0, 0, 1;
L_0x192fa30 .part v0x192a030_0, 0, 1;
L_0x192fd20 .part RS_0x7f644c9d4fa8, 0, 1;
L_0x192ffa0 .part RS_0x7f644c9d7348, 3, 1;
L_0x1930280 .part RS_0x7f644c9d7348, 2, 1;
L_0x1930450 .part v0x192a0b0_0, 1, 1;
L_0x19304f0 .part RS_0x7f644c9d4fa8, 0, 1;
L_0x1930780 .part RS_0x7f644c9d4be8, 3, 1;
L_0x1930a50 .part RS_0x7f644c9d4be8, 3, 1;
S_0x1927d40 .scope module, "attempt2" "MiddleAddSubSLT" 3 225, 3 89, S_0x19246c0;
 .timescale -9 -12;
L_0x192e640/d .functor NOT 1, L_0x192fa30, C4<0>, C4<0>, C4<0>;
L_0x192e640 .delay (10000,10000,10000) L_0x192e640/d;
L_0x192ef70/d .functor NOT 1, L_0x192f030, C4<0>, C4<0>, C4<0>;
L_0x192ef70 .delay (10000,10000,10000) L_0x192ef70/d;
L_0x192f0d0/d .functor AND 1, L_0x192f210, L_0x192ef70, C4<1>, C4<1>;
L_0x192f0d0 .delay (20000,20000,20000) L_0x192f0d0/d;
L_0x192f2b0/d .functor XOR 1, L_0x192fb30, L_0x192ed00, C4<0>, C4<0>;
L_0x192f2b0 .delay (40000,40000,40000) L_0x192f2b0/d;
L_0x192f3a0/d .functor XOR 1, L_0x192f2b0, L_0x192fd20, C4<0>, C4<0>;
L_0x192f3a0 .delay (40000,40000,40000) L_0x192f3a0/d;
L_0x192f490/d .functor AND 1, L_0x192fb30, L_0x192ed00, C4<1>, C4<1>;
L_0x192f490 .delay (20000,20000,20000) L_0x192f490/d;
L_0x192f600/d .functor AND 1, L_0x192f2b0, L_0x192fd20, C4<1>, C4<1>;
L_0x192f600 .delay (20000,20000,20000) L_0x192f600/d;
L_0x192f6f0/d .functor OR 1, L_0x192f490, L_0x192f600, C4<0>, C4<0>;
L_0x192f6f0 .delay (20000,20000,20000) L_0x192f6f0/d;
v0x19283b0_0 .net "A", 0 0, L_0x192fb30; 1 drivers
v0x1928470_0 .net "AandB", 0 0, L_0x192f490; 1 drivers
v0x1928510_0 .net "AddSubSLTSum", 0 0, L_0x192f3a0; 1 drivers
v0x19285b0_0 .net "AxorB", 0 0, L_0x192f2b0; 1 drivers
v0x1928630_0 .net "B", 0 0, L_0x192fa30; 1 drivers
v0x19286e0_0 .net "BornB", 0 0, L_0x192ed00; 1 drivers
v0x19287a0_0 .net "CINandAxorB", 0 0, L_0x192f600; 1 drivers
v0x1928820_0 .alias "Command", 2 0, v0x1928f70_0;
v0x19288a0_0 .net *"_s3", 0 0, L_0x192f030; 1 drivers
v0x1928920_0 .net *"_s5", 0 0, L_0x192f210; 1 drivers
v0x19289c0_0 .net "carryin", 0 0, L_0x192fd20; 1 drivers
v0x1928a60_0 .net "carryout", 0 0, L_0x192f6f0; 1 drivers
v0x1928b00_0 .net "nB", 0 0, L_0x192e640; 1 drivers
v0x1928bb0_0 .net "nCmd2", 0 0, L_0x192ef70; 1 drivers
v0x1928cb0_0 .net "subtract", 0 0, L_0x192f0d0; 1 drivers
L_0x192eed0 .part v0x192a0b0_0, 0, 1;
L_0x192f030 .part v0x192a0b0_0, 2, 1;
L_0x192f210 .part v0x192a0b0_0, 0, 1;
S_0x1927e30 .scope module, "mux0" "TwoInMux" 3 105, 3 8, S_0x1927d40;
 .timescale -9 -12;
L_0x192ea20/d .functor NOT 1, L_0x192eed0, C4<0>, C4<0>, C4<0>;
L_0x192ea20 .delay (10000,10000,10000) L_0x192ea20/d;
L_0x192eae0/d .functor AND 1, L_0x192fa30, L_0x192ea20, C4<1>, C4<1>;
L_0x192eae0 .delay (20000,20000,20000) L_0x192eae0/d;
L_0x192ebf0/d .functor AND 1, L_0x192e640, L_0x192eed0, C4<1>, C4<1>;
L_0x192ebf0 .delay (20000,20000,20000) L_0x192ebf0/d;
L_0x192ed00/d .functor OR 1, L_0x192eae0, L_0x192ebf0, C4<0>, C4<0>;
L_0x192ed00 .delay (20000,20000,20000) L_0x192ed00/d;
v0x1927f20_0 .net "S", 0 0, L_0x192eed0; 1 drivers
v0x1927fe0_0 .alias "in0", 0 0, v0x1928630_0;
v0x1928080_0 .alias "in1", 0 0, v0x1928b00_0;
v0x1928120_0 .net "nS", 0 0, L_0x192ea20; 1 drivers
v0x19281d0_0 .net "out0", 0 0, L_0x192eae0; 1 drivers
v0x1928270_0 .net "out1", 0 0, L_0x192ebf0; 1 drivers
v0x1928310_0 .alias "outfinal", 0 0, v0x19286e0_0;
S_0x1926ba0 .scope generate, "addbits[1]" "addbits[1]" 3 230, 3 230, S_0x19246c0;
 .timescale -9 -12;
P_0x19265b8 .param/l "i" 3 230, +C4<01>;
S_0x1926d10 .scope module, "attempt" "MiddleAddSubSLT" 3 232, 3 89, S_0x1926ba0;
 .timescale -9 -12;
L_0x19255f0/d .functor NOT 1, L_0x192bb40, C4<0>, C4<0>, C4<0>;
L_0x19255f0 .delay (10000,10000,10000) L_0x19255f0/d;
L_0x1929c20/d .functor NOT 1, L_0x191d620, C4<0>, C4<0>, C4<0>;
L_0x1929c20 .delay (10000,10000,10000) L_0x1929c20/d;
L_0x191d6c0/d .functor AND 1, L_0x192b000, L_0x1929c20, C4<1>, C4<1>;
L_0x191d6c0 .delay (20000,20000,20000) L_0x191d6c0/d;
L_0x192b0a0/d .functor XOR 1, L_0x192b990, L_0x192a980, C4<0>, C4<0>;
L_0x192b0a0 .delay (40000,40000,40000) L_0x192b0a0/d;
L_0x192b190/d .functor XOR 1, L_0x192b0a0, L_0x192bcf0, C4<0>, C4<0>;
L_0x192b190 .delay (40000,40000,40000) L_0x192b190/d;
L_0x192b280/d .functor AND 1, L_0x192b990, L_0x192a980, C4<1>, C4<1>;
L_0x192b280 .delay (20000,20000,20000) L_0x192b280/d;
L_0x192b3f0/d .functor AND 1, L_0x192b0a0, L_0x192bcf0, C4<1>, C4<1>;
L_0x192b3f0 .delay (20000,20000,20000) L_0x192b3f0/d;
L_0x192b4e0/d .functor OR 1, L_0x192b280, L_0x192b3f0, C4<0>, C4<0>;
L_0x192b4e0 .delay (20000,20000,20000) L_0x192b4e0/d;
v0x19273a0_0 .net "A", 0 0, L_0x192b990; 1 drivers
v0x1927460_0 .net "AandB", 0 0, L_0x192b280; 1 drivers
v0x1927500_0 .net "AddSubSLTSum", 0 0, L_0x192b190; 1 drivers
v0x19275a0_0 .net "AxorB", 0 0, L_0x192b0a0; 1 drivers
v0x1927620_0 .net "B", 0 0, L_0x192bb40; 1 drivers
v0x19276d0_0 .net "BornB", 0 0, L_0x192a980; 1 drivers
v0x1927790_0 .net "CINandAxorB", 0 0, L_0x192b3f0; 1 drivers
v0x1927810_0 .alias "Command", 2 0, v0x1928f70_0;
v0x1927890_0 .net *"_s3", 0 0, L_0x191d620; 1 drivers
v0x1927910_0 .net *"_s5", 0 0, L_0x192b000; 1 drivers
v0x19279b0_0 .net "carryin", 0 0, L_0x192bcf0; 1 drivers
v0x1927a50_0 .net "carryout", 0 0, L_0x192b4e0; 1 drivers
v0x1927af0_0 .net "nB", 0 0, L_0x19255f0; 1 drivers
v0x1927ba0_0 .net "nCmd2", 0 0, L_0x1929c20; 1 drivers
v0x1927ca0_0 .net "subtract", 0 0, L_0x191d6c0; 1 drivers
L_0x192ab50 .part v0x192a0b0_0, 0, 1;
L_0x191d620 .part v0x192a0b0_0, 2, 1;
L_0x192b000 .part v0x192a0b0_0, 0, 1;
S_0x1926e00 .scope module, "mux0" "TwoInMux" 3 105, 3 8, S_0x1926d10;
 .timescale -9 -12;
L_0x192a6a0/d .functor NOT 1, L_0x192ab50, C4<0>, C4<0>, C4<0>;
L_0x192a6a0 .delay (10000,10000,10000) L_0x192a6a0/d;
L_0x192a760/d .functor AND 1, L_0x192bb40, L_0x192a6a0, C4<1>, C4<1>;
L_0x192a760 .delay (20000,20000,20000) L_0x192a760/d;
L_0x192a870/d .functor AND 1, L_0x19255f0, L_0x192ab50, C4<1>, C4<1>;
L_0x192a870 .delay (20000,20000,20000) L_0x192a870/d;
L_0x192a980/d .functor OR 1, L_0x192a760, L_0x192a870, C4<0>, C4<0>;
L_0x192a980 .delay (20000,20000,20000) L_0x192a980/d;
v0x1926ef0_0 .net "S", 0 0, L_0x192ab50; 1 drivers
v0x1926f90_0 .alias "in0", 0 0, v0x1927620_0;
v0x1927030_0 .alias "in1", 0 0, v0x1927af0_0;
v0x19270d0_0 .net "nS", 0 0, L_0x192a6a0; 1 drivers
v0x1927180_0 .net "out0", 0 0, L_0x192a760; 1 drivers
v0x1927220_0 .net "out1", 0 0, L_0x192a870; 1 drivers
v0x1927300_0 .alias "outfinal", 0 0, v0x19276d0_0;
S_0x1925a00 .scope generate, "addbits[2]" "addbits[2]" 3 230, 3 230, S_0x19246c0;
 .timescale -9 -12;
P_0x19253b8 .param/l "i" 3 230, +C4<010>;
S_0x1925b70 .scope module, "attempt" "MiddleAddSubSLT" 3 232, 3 89, S_0x1925a00;
 .timescale -9 -12;
L_0x1921470/d .functor NOT 1, L_0x192d130, C4<0>, C4<0>, C4<0>;
L_0x1921470 .delay (10000,10000,10000) L_0x1921470/d;
L_0x192c410/d .functor NOT 1, L_0x192c4d0, C4<0>, C4<0>, C4<0>;
L_0x192c410 .delay (10000,10000,10000) L_0x192c410/d;
L_0x192c570/d .functor AND 1, L_0x192c6b0, L_0x192c410, C4<1>, C4<1>;
L_0x192c570 .delay (20000,20000,20000) L_0x192c570/d;
L_0x192c750/d .functor XOR 1, L_0x192d030, L_0x192c1a0, C4<0>, C4<0>;
L_0x192c750 .delay (40000,40000,40000) L_0x192c750/d;
L_0x192c840/d .functor XOR 1, L_0x192c750, L_0x192d260, C4<0>, C4<0>;
L_0x192c840 .delay (40000,40000,40000) L_0x192c840/d;
L_0x192c930/d .functor AND 1, L_0x192d030, L_0x192c1a0, C4<1>, C4<1>;
L_0x192c930 .delay (20000,20000,20000) L_0x192c930/d;
L_0x192caa0/d .functor AND 1, L_0x192c750, L_0x192d260, C4<1>, C4<1>;
L_0x192caa0 .delay (20000,20000,20000) L_0x192caa0/d;
L_0x192cbb0/d .functor OR 1, L_0x192c930, L_0x192caa0, C4<0>, C4<0>;
L_0x192cbb0 .delay (20000,20000,20000) L_0x192cbb0/d;
v0x1926200_0 .net "A", 0 0, L_0x192d030; 1 drivers
v0x19262c0_0 .net "AandB", 0 0, L_0x192c930; 1 drivers
v0x1926360_0 .net "AddSubSLTSum", 0 0, L_0x192c840; 1 drivers
v0x1926400_0 .net "AxorB", 0 0, L_0x192c750; 1 drivers
v0x1926480_0 .net "B", 0 0, L_0x192d130; 1 drivers
v0x1926530_0 .net "BornB", 0 0, L_0x192c1a0; 1 drivers
v0x19265f0_0 .net "CINandAxorB", 0 0, L_0x192caa0; 1 drivers
v0x1926670_0 .alias "Command", 2 0, v0x1928f70_0;
v0x19266f0_0 .net *"_s3", 0 0, L_0x192c4d0; 1 drivers
v0x1926770_0 .net *"_s5", 0 0, L_0x192c6b0; 1 drivers
v0x1926810_0 .net "carryin", 0 0, L_0x192d260; 1 drivers
v0x19268b0_0 .net "carryout", 0 0, L_0x192cbb0; 1 drivers
v0x1926950_0 .net "nB", 0 0, L_0x1921470; 1 drivers
v0x1926a00_0 .net "nCmd2", 0 0, L_0x192c410; 1 drivers
v0x1926b00_0 .net "subtract", 0 0, L_0x192c570; 1 drivers
L_0x192c370 .part v0x192a0b0_0, 0, 1;
L_0x192c4d0 .part v0x192a0b0_0, 2, 1;
L_0x192c6b0 .part v0x192a0b0_0, 0, 1;
S_0x1925c60 .scope module, "mux0" "TwoInMux" 3 105, 3 8, S_0x1925b70;
 .timescale -9 -12;
L_0x192bec0/d .functor NOT 1, L_0x192c370, C4<0>, C4<0>, C4<0>;
L_0x192bec0 .delay (10000,10000,10000) L_0x192bec0/d;
L_0x192bf80/d .functor AND 1, L_0x192d130, L_0x192bec0, C4<1>, C4<1>;
L_0x192bf80 .delay (20000,20000,20000) L_0x192bf80/d;
L_0x192c090/d .functor AND 1, L_0x1921470, L_0x192c370, C4<1>, C4<1>;
L_0x192c090 .delay (20000,20000,20000) L_0x192c090/d;
L_0x192c1a0/d .functor OR 1, L_0x192bf80, L_0x192c090, C4<0>, C4<0>;
L_0x192c1a0 .delay (20000,20000,20000) L_0x192c1a0/d;
v0x1925d50_0 .net "S", 0 0, L_0x192c370; 1 drivers
v0x1925df0_0 .alias "in0", 0 0, v0x1926480_0;
v0x1925e90_0 .alias "in1", 0 0, v0x1926950_0;
v0x1925f30_0 .net "nS", 0 0, L_0x192bec0; 1 drivers
v0x1925fe0_0 .net "out0", 0 0, L_0x192bf80; 1 drivers
v0x1926080_0 .net "out1", 0 0, L_0x192c090; 1 drivers
v0x1926160_0 .alias "outfinal", 0 0, v0x1926530_0;
S_0x1924830 .scope generate, "addbits[3]" "addbits[3]" 3 230, 3 230, S_0x19246c0;
 .timescale -9 -12;
P_0x1924928 .param/l "i" 3 230, +C4<011>;
S_0x19249a0 .scope module, "attempt" "MiddleAddSubSLT" 3 232, 3 89, S_0x1924830;
 .timescale -9 -12;
L_0x192d0d0/d .functor NOT 1, L_0x192e6d0, C4<0>, C4<0>, C4<0>;
L_0x192d0d0 .delay (10000,10000,10000) L_0x192d0d0/d;
L_0x192d970/d .functor NOT 1, L_0x192da30, C4<0>, C4<0>, C4<0>;
L_0x192d970 .delay (10000,10000,10000) L_0x192d970/d;
L_0x192dad0/d .functor AND 1, L_0x192dc10, L_0x192d970, C4<1>, C4<1>;
L_0x192dad0 .delay (20000,20000,20000) L_0x192dad0/d;
L_0x192dcb0/d .functor XOR 1, L_0x192e5a0, L_0x192d700, C4<0>, C4<0>;
L_0x192dcb0 .delay (40000,40000,40000) L_0x192dcb0/d;
L_0x192dda0/d .functor XOR 1, L_0x192dcb0, L_0x192e800, C4<0>, C4<0>;
L_0x192dda0 .delay (40000,40000,40000) L_0x192dda0/d;
L_0x192de90/d .functor AND 1, L_0x192e5a0, L_0x192d700, C4<1>, C4<1>;
L_0x192de90 .delay (20000,20000,20000) L_0x192de90/d;
L_0x192e000/d .functor AND 1, L_0x192dcb0, L_0x192e800, C4<1>, C4<1>;
L_0x192e000 .delay (20000,20000,20000) L_0x192e000/d;
L_0x192e0f0/d .functor OR 1, L_0x192de90, L_0x192e000, C4<0>, C4<0>;
L_0x192e0f0 .delay (20000,20000,20000) L_0x192e0f0/d;
v0x1925000_0 .net "A", 0 0, L_0x192e5a0; 1 drivers
v0x19250c0_0 .net "AandB", 0 0, L_0x192de90; 1 drivers
v0x1925160_0 .net "AddSubSLTSum", 0 0, L_0x192dda0; 1 drivers
v0x1925200_0 .net "AxorB", 0 0, L_0x192dcb0; 1 drivers
v0x1925280_0 .net "B", 0 0, L_0x192e6d0; 1 drivers
v0x1925330_0 .net "BornB", 0 0, L_0x192d700; 1 drivers
v0x19253f0_0 .net "CINandAxorB", 0 0, L_0x192e000; 1 drivers
v0x1925470_0 .alias "Command", 2 0, v0x1928f70_0;
v0x19254f0_0 .net *"_s3", 0 0, L_0x192da30; 1 drivers
v0x1925570_0 .net *"_s5", 0 0, L_0x192dc10; 1 drivers
v0x1925670_0 .net "carryin", 0 0, L_0x192e800; 1 drivers
v0x1925710_0 .net "carryout", 0 0, L_0x192e0f0; 1 drivers
v0x19257b0_0 .net "nB", 0 0, L_0x192d0d0; 1 drivers
v0x1925860_0 .net "nCmd2", 0 0, L_0x192d970; 1 drivers
v0x1925960_0 .net "subtract", 0 0, L_0x192dad0; 1 drivers
L_0x192d8d0 .part v0x192a0b0_0, 0, 1;
L_0x192da30 .part v0x192a0b0_0, 2, 1;
L_0x192dc10 .part v0x192a0b0_0, 0, 1;
S_0x1924a90 .scope module, "mux0" "TwoInMux" 3 105, 3 8, S_0x19249a0;
 .timescale -9 -12;
L_0x192d460/d .functor NOT 1, L_0x192d8d0, C4<0>, C4<0>, C4<0>;
L_0x192d460 .delay (10000,10000,10000) L_0x192d460/d;
L_0x192d4e0/d .functor AND 1, L_0x192e6d0, L_0x192d460, C4<1>, C4<1>;
L_0x192d4e0 .delay (20000,20000,20000) L_0x192d4e0/d;
L_0x192d5f0/d .functor AND 1, L_0x192d0d0, L_0x192d8d0, C4<1>, C4<1>;
L_0x192d5f0 .delay (20000,20000,20000) L_0x192d5f0/d;
L_0x192d700/d .functor OR 1, L_0x192d4e0, L_0x192d5f0, C4<0>, C4<0>;
L_0x192d700 .delay (20000,20000,20000) L_0x192d700/d;
v0x1924b80_0 .net "S", 0 0, L_0x192d8d0; 1 drivers
v0x1924c20_0 .alias "in0", 0 0, v0x1925280_0;
v0x1924cc0_0 .alias "in1", 0 0, v0x19257b0_0;
v0x1924d60_0 .net "nS", 0 0, L_0x192d460; 1 drivers
v0x1924de0_0 .net "out0", 0 0, L_0x192d4e0; 1 drivers
v0x1924e80_0 .net "out1", 0 0, L_0x192d5f0; 1 drivers
v0x1924f60_0 .alias "outfinal", 0 0, v0x1925330_0;
S_0x1921600 .scope module, "trial1" "AndNand32" 2 143, 3 154, S_0x18c7e50;
 .timescale -9 -12;
P_0x1920ff8 .param/l "size" 3 161, +C4<0100>;
v0x19244c0_0 .alias "A", 3 0, v0x1928d50_0;
v0x1924540_0 .alias "AndNandOut", 3 0, v0x1929fb0_0;
v0x19245c0_0 .alias "B", 3 0, v0x1928e70_0;
v0x1924640_0 .alias "Command", 2 0, v0x1928f70_0;
L_0x1931800 .part/pv L_0x1931590, 1, 1, 4;
L_0x1931950 .part v0x1929e30_0, 1, 1;
L_0x19319f0 .part v0x192a030_0, 1, 1;
L_0x19322b0 .part/pv L_0x1932040, 2, 1, 4;
L_0x1932350 .part v0x1929e30_0, 2, 1;
L_0x19323f0 .part v0x192a030_0, 2, 1;
L_0x1932d20 .part/pv L_0x1932ab0, 3, 1, 4;
L_0x1932dc0 .part v0x1929e30_0, 3, 1;
L_0x1932eb0 .part v0x192a030_0, 3, 1;
L_0x1933780 .part/pv L_0x1933510, 0, 1, 4;
L_0x1933880 .part v0x1929e30_0, 0, 1;
L_0x1933920 .part v0x192a030_0, 0, 1;
S_0x1923a90 .scope module, "attempt2" "AndNand" 3 165, 3 48, S_0x1921600;
 .timescale -9 -12;
L_0x1932fa0/d .functor NAND 1, L_0x1933880, L_0x1933920, C4<1>, C4<1>;
L_0x1932fa0 .delay (10000,10000,10000) L_0x1932fa0/d;
L_0x19330c0/d .functor NOT 1, L_0x1932fa0, C4<0>, C4<0>, C4<0>;
L_0x19330c0 .delay (10000,10000,10000) L_0x19330c0/d;
v0x19240b0_0 .net "A", 0 0, L_0x1933880; 1 drivers
v0x1924170_0 .net "AandB", 0 0, L_0x19330c0; 1 drivers
v0x19241f0_0 .net "AnandB", 0 0, L_0x1932fa0; 1 drivers
v0x19242a0_0 .net "AndNandOut", 0 0, L_0x1933510; 1 drivers
v0x1924380_0 .net "B", 0 0, L_0x1933920; 1 drivers
v0x1924400_0 .alias "Command", 2 0, v0x1928f70_0;
L_0x19336e0 .part v0x192a0b0_0, 0, 1;
S_0x1923b80 .scope module, "potato" "TwoInMux" 3 60, 3 8, S_0x1923a90;
 .timescale -9 -12;
L_0x19331f0/d .functor NOT 1, L_0x19336e0, C4<0>, C4<0>, C4<0>;
L_0x19331f0 .delay (10000,10000,10000) L_0x19331f0/d;
L_0x19332b0/d .functor AND 1, L_0x19330c0, L_0x19331f0, C4<1>, C4<1>;
L_0x19332b0 .delay (20000,20000,20000) L_0x19332b0/d;
L_0x19333c0/d .functor AND 1, L_0x1932fa0, L_0x19336e0, C4<1>, C4<1>;
L_0x19333c0 .delay (20000,20000,20000) L_0x19333c0/d;
L_0x1933510/d .functor OR 1, L_0x19332b0, L_0x19333c0, C4<0>, C4<0>;
L_0x1933510 .delay (20000,20000,20000) L_0x1933510/d;
v0x1923c70_0 .net "S", 0 0, L_0x19336e0; 1 drivers
v0x1923cf0_0 .alias "in0", 0 0, v0x1924170_0;
v0x1923d70_0 .alias "in1", 0 0, v0x19241f0_0;
v0x1923e10_0 .net "nS", 0 0, L_0x19331f0; 1 drivers
v0x1923e90_0 .net "out0", 0 0, L_0x19332b0; 1 drivers
v0x1923f30_0 .net "out1", 0 0, L_0x19333c0; 1 drivers
v0x1924010_0 .alias "outfinal", 0 0, v0x19242a0_0;
S_0x1922ed0 .scope generate, "andbits[1]" "andbits[1]" 3 169, 3 169, S_0x1921600;
 .timescale -9 -12;
P_0x1922fc8 .param/l "i" 3 169, +C4<01>;
S_0x1923040 .scope module, "attempt" "AndNand" 3 171, 3 48, S_0x1922ed0;
 .timescale -9 -12;
L_0x1931080/d .functor NAND 1, L_0x1931950, L_0x19319f0, C4<1>, C4<1>;
L_0x1931080 .delay (10000,10000,10000) L_0x1931080/d;
L_0x1931140/d .functor NOT 1, L_0x1931080, C4<0>, C4<0>, C4<0>;
L_0x1931140 .delay (10000,10000,10000) L_0x1931140/d;
v0x1923680_0 .net "A", 0 0, L_0x1931950; 1 drivers
v0x1923740_0 .net "AandB", 0 0, L_0x1931140; 1 drivers
v0x19237c0_0 .net "AnandB", 0 0, L_0x1931080; 1 drivers
v0x1923870_0 .net "AndNandOut", 0 0, L_0x1931590; 1 drivers
v0x1923950_0 .net "B", 0 0, L_0x19319f0; 1 drivers
v0x19239d0_0 .alias "Command", 2 0, v0x1928f70_0;
L_0x1931760 .part v0x192a0b0_0, 0, 1;
S_0x1923130 .scope module, "potato" "TwoInMux" 3 60, 3 8, S_0x1923040;
 .timescale -9 -12;
L_0x1931270/d .functor NOT 1, L_0x1931760, C4<0>, C4<0>, C4<0>;
L_0x1931270 .delay (10000,10000,10000) L_0x1931270/d;
L_0x1931330/d .functor AND 1, L_0x1931140, L_0x1931270, C4<1>, C4<1>;
L_0x1931330 .delay (20000,20000,20000) L_0x1931330/d;
L_0x1931440/d .functor AND 1, L_0x1931080, L_0x1931760, C4<1>, C4<1>;
L_0x1931440 .delay (20000,20000,20000) L_0x1931440/d;
L_0x1931590/d .functor OR 1, L_0x1931330, L_0x1931440, C4<0>, C4<0>;
L_0x1931590 .delay (20000,20000,20000) L_0x1931590/d;
v0x1923220_0 .net "S", 0 0, L_0x1931760; 1 drivers
v0x19232a0_0 .alias "in0", 0 0, v0x1923740_0;
v0x1923340_0 .alias "in1", 0 0, v0x19237c0_0;
v0x19233e0_0 .net "nS", 0 0, L_0x1931270; 1 drivers
v0x1923460_0 .net "out0", 0 0, L_0x1931330; 1 drivers
v0x1923500_0 .net "out1", 0 0, L_0x1931440; 1 drivers
v0x19235e0_0 .alias "outfinal", 0 0, v0x1923870_0;
S_0x1922310 .scope generate, "andbits[2]" "andbits[2]" 3 169, 3 169, S_0x1921600;
 .timescale -9 -12;
P_0x1922408 .param/l "i" 3 169, +C4<010>;
S_0x1922480 .scope module, "attempt" "AndNand" 3 171, 3 48, S_0x1922310;
 .timescale -9 -12;
L_0x1931a90/d .functor NAND 1, L_0x1932350, L_0x19323f0, C4<1>, C4<1>;
L_0x1931a90 .delay (10000,10000,10000) L_0x1931a90/d;
L_0x1931bf0/d .functor NOT 1, L_0x1931a90, C4<0>, C4<0>, C4<0>;
L_0x1931bf0 .delay (10000,10000,10000) L_0x1931bf0/d;
v0x1922ac0_0 .net "A", 0 0, L_0x1932350; 1 drivers
v0x1922b80_0 .net "AandB", 0 0, L_0x1931bf0; 1 drivers
v0x1922c00_0 .net "AnandB", 0 0, L_0x1931a90; 1 drivers
v0x1922cb0_0 .net "AndNandOut", 0 0, L_0x1932040; 1 drivers
v0x1922d90_0 .net "B", 0 0, L_0x19323f0; 1 drivers
v0x1922e10_0 .alias "Command", 2 0, v0x1928f70_0;
L_0x1932210 .part v0x192a0b0_0, 0, 1;
S_0x1922570 .scope module, "potato" "TwoInMux" 3 60, 3 8, S_0x1922480;
 .timescale -9 -12;
L_0x1931d20/d .functor NOT 1, L_0x1932210, C4<0>, C4<0>, C4<0>;
L_0x1931d20 .delay (10000,10000,10000) L_0x1931d20/d;
L_0x1931de0/d .functor AND 1, L_0x1931bf0, L_0x1931d20, C4<1>, C4<1>;
L_0x1931de0 .delay (20000,20000,20000) L_0x1931de0/d;
L_0x1931ef0/d .functor AND 1, L_0x1931a90, L_0x1932210, C4<1>, C4<1>;
L_0x1931ef0 .delay (20000,20000,20000) L_0x1931ef0/d;
L_0x1932040/d .functor OR 1, L_0x1931de0, L_0x1931ef0, C4<0>, C4<0>;
L_0x1932040 .delay (20000,20000,20000) L_0x1932040/d;
v0x1922660_0 .net "S", 0 0, L_0x1932210; 1 drivers
v0x19226e0_0 .alias "in0", 0 0, v0x1922b80_0;
v0x1922780_0 .alias "in1", 0 0, v0x1922c00_0;
v0x1922820_0 .net "nS", 0 0, L_0x1931d20; 1 drivers
v0x19228a0_0 .net "out0", 0 0, L_0x1931de0; 1 drivers
v0x1922940_0 .net "out1", 0 0, L_0x1931ef0; 1 drivers
v0x1922a20_0 .alias "outfinal", 0 0, v0x1922cb0_0;
S_0x1921730 .scope generate, "andbits[3]" "andbits[3]" 3 169, 3 169, S_0x1921600;
 .timescale -9 -12;
P_0x1921828 .param/l "i" 3 169, +C4<011>;
S_0x19218a0 .scope module, "attempt" "AndNand" 3 171, 3 48, S_0x1921730;
 .timescale -9 -12;
L_0x1932520/d .functor NAND 1, L_0x1932dc0, L_0x1932eb0, C4<1>, C4<1>;
L_0x1932520 .delay (10000,10000,10000) L_0x1932520/d;
L_0x1932660/d .functor NOT 1, L_0x1932520, C4<0>, C4<0>, C4<0>;
L_0x1932660 .delay (10000,10000,10000) L_0x1932660/d;
v0x1921f00_0 .net "A", 0 0, L_0x1932dc0; 1 drivers
v0x1921fc0_0 .net "AandB", 0 0, L_0x1932660; 1 drivers
v0x1922040_0 .net "AnandB", 0 0, L_0x1932520; 1 drivers
v0x19220f0_0 .net "AndNandOut", 0 0, L_0x1932ab0; 1 drivers
v0x19221d0_0 .net "B", 0 0, L_0x1932eb0; 1 drivers
v0x1922250_0 .alias "Command", 2 0, v0x1928f70_0;
L_0x1932c80 .part v0x192a0b0_0, 0, 1;
S_0x1921990 .scope module, "potato" "TwoInMux" 3 60, 3 8, S_0x19218a0;
 .timescale -9 -12;
L_0x1932790/d .functor NOT 1, L_0x1932c80, C4<0>, C4<0>, C4<0>;
L_0x1932790 .delay (10000,10000,10000) L_0x1932790/d;
L_0x1932850/d .functor AND 1, L_0x1932660, L_0x1932790, C4<1>, C4<1>;
L_0x1932850 .delay (20000,20000,20000) L_0x1932850/d;
L_0x1932960/d .functor AND 1, L_0x1932520, L_0x1932c80, C4<1>, C4<1>;
L_0x1932960 .delay (20000,20000,20000) L_0x1932960/d;
L_0x1932ab0/d .functor OR 1, L_0x1932850, L_0x1932960, C4<0>, C4<0>;
L_0x1932ab0 .delay (20000,20000,20000) L_0x1932ab0/d;
v0x1921a80_0 .net "S", 0 0, L_0x1932c80; 1 drivers
v0x1921b20_0 .alias "in0", 0 0, v0x1921fc0_0;
v0x1921bc0_0 .alias "in1", 0 0, v0x1922040_0;
v0x1921c60_0 .net "nS", 0 0, L_0x1932790; 1 drivers
v0x1921ce0_0 .net "out0", 0 0, L_0x1932850; 1 drivers
v0x1921d80_0 .net "out1", 0 0, L_0x1932960; 1 drivers
v0x1921e60_0 .alias "outfinal", 0 0, v0x19220f0_0;
S_0x191c3a0 .scope module, "trial2" "OrNorXor32" 2 145, 3 177, S_0x18c7e50;
 .timescale -9 -12;
P_0x1919dc8 .param/l "size" 3 184, +C4<0100>;
v0x19212e0_0 .alias "A", 3 0, v0x1928d50_0;
v0x19213f0_0 .alias "B", 3 0, v0x1928e70_0;
v0x1921500_0 .alias "Command", 2 0, v0x1928f70_0;
v0x1921580_0 .alias "OrNorXorOut", 3 0, v0x192a1b0_0;
L_0x1934ad0 .part/pv L_0x1934860, 1, 1, 4;
L_0x1934c00 .part v0x1929e30_0, 1, 1;
L_0x192ba30 .part v0x192a030_0, 1, 1;
L_0x1936030 .part/pv L_0x1935dc0, 2, 1, 4;
L_0x19360d0 .part v0x1929e30_0, 2, 1;
L_0x1936170 .part v0x192a030_0, 2, 1;
L_0x1937250 .part/pv L_0x1924320, 3, 1, 4;
L_0x19372f0 .part v0x1929e30_0, 3, 1;
L_0x1937390 .part v0x192a030_0, 3, 1;
L_0x1938360 .part/pv L_0x1938130, 0, 1, 4;
L_0x1938460 .part v0x1929e30_0, 0, 1;
L_0x1938500 .part v0x192a030_0, 0, 1;
S_0x19200a0 .scope module, "attempt2" "OrNorXor" 3 192, 3 64, S_0x191c3a0;
 .timescale -9 -12;
L_0x1937430/d .functor NOR 1, L_0x1938460, L_0x1938500, C4<0>, C4<0>;
L_0x1937430 .delay (10000,10000,10000) L_0x1937430/d;
L_0x1937530/d .functor NOT 1, L_0x1937430, C4<0>, C4<0>, C4<0>;
L_0x1937530 .delay (10000,10000,10000) L_0x1937530/d;
L_0x1937620/d .functor NAND 1, L_0x1938460, L_0x1938500, C4<1>, C4<1>;
L_0x1937620 .delay (10000,10000,10000) L_0x1937620/d;
L_0x1937760/d .functor NAND 1, L_0x1937620, L_0x1937530, C4<1>, C4<1>;
L_0x1937760 .delay (10000,10000,10000) L_0x1937760/d;
L_0x1937850/d .functor NOT 1, L_0x1937760, C4<0>, C4<0>, C4<0>;
L_0x1937850 .delay (10000,10000,10000) L_0x1937850/d;
v0x1920bf0_0 .net "A", 0 0, L_0x1938460; 1 drivers
v0x1920c90_0 .net "AnandB", 0 0, L_0x1937620; 1 drivers
v0x1920d30_0 .net "AnorB", 0 0, L_0x1937430; 1 drivers
v0x1920de0_0 .net "AorB", 0 0, L_0x1937530; 1 drivers
v0x1920ec0_0 .net "AxorB", 0 0, L_0x1937850; 1 drivers
v0x1920f70_0 .net "B", 0 0, L_0x1938500; 1 drivers
v0x1921030_0 .alias "Command", 2 0, v0x1928f70_0;
v0x19210b0_0 .net "OrNorXorOut", 0 0, L_0x1938130; 1 drivers
v0x1921130_0 .net "XorNor", 0 0, L_0x1937c50; 1 drivers
v0x1921200_0 .net "nXor", 0 0, L_0x1937760; 1 drivers
L_0x1937d90 .part v0x192a0b0_0, 2, 1;
L_0x19382c0 .part v0x192a0b0_0, 0, 1;
S_0x1920680 .scope module, "mux0" "TwoInMux" 3 83, 3 8, S_0x19200a0;
 .timescale -9 -12;
L_0x1937990/d .functor NOT 1, L_0x1937d90, C4<0>, C4<0>, C4<0>;
L_0x1937990 .delay (10000,10000,10000) L_0x1937990/d;
L_0x1937a30/d .functor AND 1, L_0x1937850, L_0x1937990, C4<1>, C4<1>;
L_0x1937a30 .delay (20000,20000,20000) L_0x1937a30/d;
L_0x1937b20/d .functor AND 1, L_0x1937430, L_0x1937d90, C4<1>, C4<1>;
L_0x1937b20 .delay (20000,20000,20000) L_0x1937b20/d;
L_0x1937c50/d .functor OR 1, L_0x1937a30, L_0x1937b20, C4<0>, C4<0>;
L_0x1937c50 .delay (20000,20000,20000) L_0x1937c50/d;
v0x1920770_0 .net "S", 0 0, L_0x1937d90; 1 drivers
v0x1920830_0 .alias "in0", 0 0, v0x1920ec0_0;
v0x19208d0_0 .alias "in1", 0 0, v0x1920d30_0;
v0x1920970_0 .net "nS", 0 0, L_0x1937990; 1 drivers
v0x19209f0_0 .net "out0", 0 0, L_0x1937a30; 1 drivers
v0x1920a90_0 .net "out1", 0 0, L_0x1937b20; 1 drivers
v0x1920b70_0 .alias "outfinal", 0 0, v0x1921130_0;
S_0x1920190 .scope module, "mux1" "TwoInMux" 3 84, 3 8, S_0x19200a0;
 .timescale -9 -12;
L_0x1937e30/d .functor NOT 1, L_0x19382c0, C4<0>, C4<0>, C4<0>;
L_0x1937e30 .delay (10000,10000,10000) L_0x1937e30/d;
L_0x1937ed0/d .functor AND 1, L_0x1937c50, L_0x1937e30, C4<1>, C4<1>;
L_0x1937ed0 .delay (20000,20000,20000) L_0x1937ed0/d;
L_0x1938000/d .functor AND 1, L_0x1937530, L_0x19382c0, C4<1>, C4<1>;
L_0x1938000 .delay (20000,20000,20000) L_0x1938000/d;
L_0x1938130/d .functor OR 1, L_0x1937ed0, L_0x1938000, C4<0>, C4<0>;
L_0x1938130 .delay (20000,20000,20000) L_0x1938130/d;
v0x1920280_0 .net "S", 0 0, L_0x19382c0; 1 drivers
v0x1920300_0 .alias "in0", 0 0, v0x1921130_0;
v0x1920380_0 .alias "in1", 0 0, v0x1920de0_0;
v0x1920420_0 .net "nS", 0 0, L_0x1937e30; 1 drivers
v0x19204a0_0 .net "out0", 0 0, L_0x1937ed0; 1 drivers
v0x1920540_0 .net "out1", 0 0, L_0x1938000; 1 drivers
v0x19205e0_0 .alias "outfinal", 0 0, v0x19210b0_0;
S_0x191ecd0 .scope generate, "orbits[1]" "orbits[1]" 3 196, 3 196, S_0x191c3a0;
 .timescale -9 -12;
P_0x191e9e8 .param/l "i" 3 196, +C4<01>;
S_0x191ee00 .scope module, "attempt" "OrNorXor" 3 198, 3 64, S_0x191ecd0;
 .timescale -9 -12;
L_0x1933820/d .functor NOR 1, L_0x1934c00, L_0x192ba30, C4<0>, C4<0>;
L_0x1933820 .delay (10000,10000,10000) L_0x1933820/d;
L_0x1933ac0/d .functor NOT 1, L_0x1933820, C4<0>, C4<0>, C4<0>;
L_0x1933ac0 .delay (10000,10000,10000) L_0x1933ac0/d;
L_0x1933bf0/d .functor NAND 1, L_0x1934c00, L_0x192ba30, C4<1>, C4<1>;
L_0x1933bf0 .delay (10000,10000,10000) L_0x1933bf0/d;
L_0x1933d50/d .functor NAND 1, L_0x1933bf0, L_0x1933ac0, C4<1>, C4<1>;
L_0x1933d50 .delay (10000,10000,10000) L_0x1933d50/d;
L_0x1933e60/d .functor NOT 1, L_0x1933d50, C4<0>, C4<0>, C4<0>;
L_0x1933e60 .delay (10000,10000,10000) L_0x1933e60/d;
v0x191f9b0_0 .net "A", 0 0, L_0x1934c00; 1 drivers
v0x191fa50_0 .net "AnandB", 0 0, L_0x1933bf0; 1 drivers
v0x191faf0_0 .net "AnorB", 0 0, L_0x1933820; 1 drivers
v0x191fba0_0 .net "AorB", 0 0, L_0x1933ac0; 1 drivers
v0x191fc80_0 .net "AxorB", 0 0, L_0x1933e60; 1 drivers
v0x191fd30_0 .net "B", 0 0, L_0x192ba30; 1 drivers
v0x191fdf0_0 .alias "Command", 2 0, v0x1928f70_0;
v0x191fe70_0 .net "OrNorXorOut", 0 0, L_0x1934860; 1 drivers
v0x191fef0_0 .net "XorNor", 0 0, L_0x19342e0; 1 drivers
v0x191ffc0_0 .net "nXor", 0 0, L_0x1933d50; 1 drivers
L_0x1934460 .part v0x192a0b0_0, 2, 1;
L_0x1934a30 .part v0x192a0b0_0, 0, 1;
S_0x191f440 .scope module, "mux0" "TwoInMux" 3 83, 3 8, S_0x191ee00;
 .timescale -9 -12;
L_0x1933fc0/d .functor NOT 1, L_0x1934460, C4<0>, C4<0>, C4<0>;
L_0x1933fc0 .delay (10000,10000,10000) L_0x1933fc0/d;
L_0x1934080/d .functor AND 1, L_0x1933e60, L_0x1933fc0, C4<1>, C4<1>;
L_0x1934080 .delay (20000,20000,20000) L_0x1934080/d;
L_0x1934190/d .functor AND 1, L_0x1933820, L_0x1934460, C4<1>, C4<1>;
L_0x1934190 .delay (20000,20000,20000) L_0x1934190/d;
L_0x19342e0/d .functor OR 1, L_0x1934080, L_0x1934190, C4<0>, C4<0>;
L_0x19342e0 .delay (20000,20000,20000) L_0x19342e0/d;
v0x191f530_0 .net "S", 0 0, L_0x1934460; 1 drivers
v0x191f5f0_0 .alias "in0", 0 0, v0x191fc80_0;
v0x191f690_0 .alias "in1", 0 0, v0x191faf0_0;
v0x191f730_0 .net "nS", 0 0, L_0x1933fc0; 1 drivers
v0x191f7b0_0 .net "out0", 0 0, L_0x1934080; 1 drivers
v0x191f850_0 .net "out1", 0 0, L_0x1934190; 1 drivers
v0x191f930_0 .alias "outfinal", 0 0, v0x191fef0_0;
S_0x191eef0 .scope module, "mux1" "TwoInMux" 3 84, 3 8, S_0x191ee00;
 .timescale -9 -12;
L_0x1934500/d .functor NOT 1, L_0x1934a30, C4<0>, C4<0>, C4<0>;
L_0x1934500 .delay (10000,10000,10000) L_0x1934500/d;
L_0x19345c0/d .functor AND 1, L_0x19342e0, L_0x1934500, C4<1>, C4<1>;
L_0x19345c0 .delay (20000,20000,20000) L_0x19345c0/d;
L_0x1934710/d .functor AND 1, L_0x1933ac0, L_0x1934a30, C4<1>, C4<1>;
L_0x1934710 .delay (20000,20000,20000) L_0x1934710/d;
L_0x1934860/d .functor OR 1, L_0x19345c0, L_0x1934710, C4<0>, C4<0>;
L_0x1934860 .delay (20000,20000,20000) L_0x1934860/d;
v0x191efe0_0 .net "S", 0 0, L_0x1934a30; 1 drivers
v0x191f060_0 .alias "in0", 0 0, v0x191fef0_0;
v0x191f100_0 .alias "in1", 0 0, v0x191fba0_0;
v0x191f1a0_0 .net "nS", 0 0, L_0x1934500; 1 drivers
v0x191f220_0 .net "out0", 0 0, L_0x19345c0; 1 drivers
v0x191f2c0_0 .net "out1", 0 0, L_0x1934710; 1 drivers
v0x191f3a0_0 .alias "outfinal", 0 0, v0x191fe70_0;
S_0x191d900 .scope generate, "orbits[2]" "orbits[2]" 3 196, 3 196, S_0x191c3a0;
 .timescale -9 -12;
P_0x191d568 .param/l "i" 3 196, +C4<010>;
S_0x191da30 .scope module, "attempt" "OrNorXor" 3 198, 3 64, S_0x191d900;
 .timescale -9 -12;
L_0x192bad0/d .functor NOR 1, L_0x19360d0, L_0x1936170, C4<0>, C4<0>;
L_0x192bad0 .delay (10000,10000,10000) L_0x192bad0/d;
L_0x192bc40/d .functor NOT 1, L_0x192bad0, C4<0>, C4<0>, C4<0>;
L_0x192bc40 .delay (10000,10000,10000) L_0x192bc40/d;
L_0x1935150/d .functor NAND 1, L_0x19360d0, L_0x1936170, C4<1>, C4<1>;
L_0x1935150 .delay (10000,10000,10000) L_0x1935150/d;
L_0x19352b0/d .functor NAND 1, L_0x1935150, L_0x192bc40, C4<1>, C4<1>;
L_0x19352b0 .delay (10000,10000,10000) L_0x19352b0/d;
L_0x19353c0/d .functor NOT 1, L_0x19352b0, C4<0>, C4<0>, C4<0>;
L_0x19353c0 .delay (10000,10000,10000) L_0x19353c0/d;
v0x191e5e0_0 .net "A", 0 0, L_0x19360d0; 1 drivers
v0x191e680_0 .net "AnandB", 0 0, L_0x1935150; 1 drivers
v0x191e720_0 .net "AnorB", 0 0, L_0x192bad0; 1 drivers
v0x191e7d0_0 .net "AorB", 0 0, L_0x192bc40; 1 drivers
v0x191e8b0_0 .net "AxorB", 0 0, L_0x19353c0; 1 drivers
v0x191e960_0 .net "B", 0 0, L_0x1936170; 1 drivers
v0x191ea20_0 .alias "Command", 2 0, v0x1928f70_0;
v0x191eaa0_0 .net "OrNorXorOut", 0 0, L_0x1935dc0; 1 drivers
v0x191eb20_0 .net "XorNor", 0 0, L_0x1935840; 1 drivers
v0x191ebf0_0 .net "nXor", 0 0, L_0x19352b0; 1 drivers
L_0x19359c0 .part v0x192a0b0_0, 2, 1;
L_0x1935f90 .part v0x192a0b0_0, 0, 1;
S_0x191e070 .scope module, "mux0" "TwoInMux" 3 83, 3 8, S_0x191da30;
 .timescale -9 -12;
L_0x1935520/d .functor NOT 1, L_0x19359c0, C4<0>, C4<0>, C4<0>;
L_0x1935520 .delay (10000,10000,10000) L_0x1935520/d;
L_0x19355e0/d .functor AND 1, L_0x19353c0, L_0x1935520, C4<1>, C4<1>;
L_0x19355e0 .delay (20000,20000,20000) L_0x19355e0/d;
L_0x19356f0/d .functor AND 1, L_0x192bad0, L_0x19359c0, C4<1>, C4<1>;
L_0x19356f0 .delay (20000,20000,20000) L_0x19356f0/d;
L_0x1935840/d .functor OR 1, L_0x19355e0, L_0x19356f0, C4<0>, C4<0>;
L_0x1935840 .delay (20000,20000,20000) L_0x1935840/d;
v0x191e160_0 .net "S", 0 0, L_0x19359c0; 1 drivers
v0x191e220_0 .alias "in0", 0 0, v0x191e8b0_0;
v0x191e2c0_0 .alias "in1", 0 0, v0x191e720_0;
v0x191e360_0 .net "nS", 0 0, L_0x1935520; 1 drivers
v0x191e3e0_0 .net "out0", 0 0, L_0x19355e0; 1 drivers
v0x191e480_0 .net "out1", 0 0, L_0x19356f0; 1 drivers
v0x191e560_0 .alias "outfinal", 0 0, v0x191eb20_0;
S_0x191db20 .scope module, "mux1" "TwoInMux" 3 84, 3 8, S_0x191da30;
 .timescale -9 -12;
L_0x1935a60/d .functor NOT 1, L_0x1935f90, C4<0>, C4<0>, C4<0>;
L_0x1935a60 .delay (10000,10000,10000) L_0x1935a60/d;
L_0x1935b20/d .functor AND 1, L_0x1935840, L_0x1935a60, C4<1>, C4<1>;
L_0x1935b20 .delay (20000,20000,20000) L_0x1935b20/d;
L_0x1935c70/d .functor AND 1, L_0x192bc40, L_0x1935f90, C4<1>, C4<1>;
L_0x1935c70 .delay (20000,20000,20000) L_0x1935c70/d;
L_0x1935dc0/d .functor OR 1, L_0x1935b20, L_0x1935c70, C4<0>, C4<0>;
L_0x1935dc0 .delay (20000,20000,20000) L_0x1935dc0/d;
v0x191dc10_0 .net "S", 0 0, L_0x1935f90; 1 drivers
v0x191dc90_0 .alias "in0", 0 0, v0x191eb20_0;
v0x191dd30_0 .alias "in1", 0 0, v0x191e7d0_0;
v0x191ddd0_0 .net "nS", 0 0, L_0x1935a60; 1 drivers
v0x191de50_0 .net "out0", 0 0, L_0x1935b20; 1 drivers
v0x191def0_0 .net "out1", 0 0, L_0x1935c70; 1 drivers
v0x191dfd0_0 .alias "outfinal", 0 0, v0x191eaa0_0;
S_0x191c490 .scope generate, "orbits[3]" "orbits[3]" 3 196, 3 196, S_0x191c3a0;
 .timescale -9 -12;
P_0x191c1d8 .param/l "i" 3 196, +C4<011>;
S_0x191c580 .scope module, "attempt" "OrNorXor" 3 198, 3 64, S_0x191c490;
 .timescale -9 -12;
L_0x1936250/d .functor NOR 1, L_0x19372f0, L_0x1937390, C4<0>, C4<0>;
L_0x1936250 .delay (10000,10000,10000) L_0x1936250/d;
L_0x1936340/d .functor NOT 1, L_0x1936250, C4<0>, C4<0>, C4<0>;
L_0x1936340 .delay (10000,10000,10000) L_0x1936340/d;
L_0x1936450/d .functor NAND 1, L_0x19372f0, L_0x1937390, C4<1>, C4<1>;
L_0x1936450 .delay (10000,10000,10000) L_0x1936450/d;
L_0x19365b0/d .functor NAND 1, L_0x1936450, L_0x1936340, C4<1>, C4<1>;
L_0x19365b0 .delay (10000,10000,10000) L_0x19365b0/d;
L_0x19366c0/d .functor NOT 1, L_0x19365b0, C4<0>, C4<0>, C4<0>;
L_0x19366c0 .delay (10000,10000,10000) L_0x19366c0/d;
v0x191d160_0 .net "A", 0 0, L_0x19372f0; 1 drivers
v0x191d200_0 .net "AnandB", 0 0, L_0x1936450; 1 drivers
v0x191d2a0_0 .net "AnorB", 0 0, L_0x1936250; 1 drivers
v0x191d350_0 .net "AorB", 0 0, L_0x1936340; 1 drivers
v0x191d430_0 .net "AxorB", 0 0, L_0x19366c0; 1 drivers
v0x191d4e0_0 .net "B", 0 0, L_0x1937390; 1 drivers
v0x191d5a0_0 .alias "Command", 2 0, v0x1928f70_0;
v0x1915a00_0 .net "OrNorXorOut", 0 0, L_0x1924320; 1 drivers
v0x1915a80_0 .net "XorNor", 0 0, L_0x1936b40; 1 drivers
v0x191d880_0 .net "nXor", 0 0, L_0x19365b0; 1 drivers
L_0x1936cc0 .part v0x192a0b0_0, 2, 1;
L_0x19371b0 .part v0x192a0b0_0, 0, 1;
S_0x191cbf0 .scope module, "mux0" "TwoInMux" 3 83, 3 8, S_0x191c580;
 .timescale -9 -12;
L_0x1936820/d .functor NOT 1, L_0x1936cc0, C4<0>, C4<0>, C4<0>;
L_0x1936820 .delay (10000,10000,10000) L_0x1936820/d;
L_0x19368e0/d .functor AND 1, L_0x19366c0, L_0x1936820, C4<1>, C4<1>;
L_0x19368e0 .delay (20000,20000,20000) L_0x19368e0/d;
L_0x19369f0/d .functor AND 1, L_0x1936250, L_0x1936cc0, C4<1>, C4<1>;
L_0x19369f0 .delay (20000,20000,20000) L_0x19369f0/d;
L_0x1936b40/d .functor OR 1, L_0x19368e0, L_0x19369f0, C4<0>, C4<0>;
L_0x1936b40 .delay (20000,20000,20000) L_0x1936b40/d;
v0x191cce0_0 .net "S", 0 0, L_0x1936cc0; 1 drivers
v0x191cda0_0 .alias "in0", 0 0, v0x191d430_0;
v0x191ce40_0 .alias "in1", 0 0, v0x191d2a0_0;
v0x191cee0_0 .net "nS", 0 0, L_0x1936820; 1 drivers
v0x191cf60_0 .net "out0", 0 0, L_0x19368e0; 1 drivers
v0x191d000_0 .net "out1", 0 0, L_0x19369f0; 1 drivers
v0x191d0e0_0 .alias "outfinal", 0 0, v0x1915a80_0;
S_0x191c670 .scope module, "mux1" "TwoInMux" 3 84, 3 8, S_0x191c580;
 .timescale -9 -12;
L_0x1936d60/d .functor NOT 1, L_0x19371b0, C4<0>, C4<0>, C4<0>;
L_0x1936d60 .delay (10000,10000,10000) L_0x1936d60/d;
L_0x1936e20/d .functor AND 1, L_0x1936b40, L_0x1936d60, C4<1>, C4<1>;
L_0x1936e20 .delay (20000,20000,20000) L_0x1936e20/d;
L_0x1936f70/d .functor AND 1, L_0x1936340, L_0x19371b0, C4<1>, C4<1>;
L_0x1936f70 .delay (20000,20000,20000) L_0x1936f70/d;
L_0x1924320/d .functor OR 1, L_0x1936e20, L_0x1936f70, C4<0>, C4<0>;
L_0x1924320 .delay (20000,20000,20000) L_0x1924320/d;
v0x191c760_0 .net "S", 0 0, L_0x19371b0; 1 drivers
v0x191c7e0_0 .alias "in0", 0 0, v0x1915a80_0;
v0x191c880_0 .alias "in1", 0 0, v0x191d350_0;
v0x191c920_0 .net "nS", 0 0, L_0x1936d60; 1 drivers
v0x191c9d0_0 .net "out0", 0 0, L_0x1936e20; 1 drivers
v0x191ca70_0 .net "out1", 0 0, L_0x1936f70; 1 drivers
v0x191cb50_0 .alias "outfinal", 0 0, v0x1915a00_0;
S_0x18a5800 .scope module, "superalu" "Bitslice32" 2 147, 3 256, S_0x18c7e50;
 .timescale -9 -12;
P_0x1880428 .param/l "size" 3 273, +C4<0100>;
L_0x193d900/d .functor AND 1, L_0x19505f0, L_0x19507d0, C4<1>, C4<1>;
L_0x193d900 .delay (20000,20000,20000) L_0x193d900/d;
L_0x19508c0/d .functor NOT 1, L_0x1950970, C4<0>, C4<0>, C4<0>;
L_0x19508c0 .delay (10000,10000,10000) L_0x19508c0/d;
L_0x1950e20/d .functor AND 1, L_0x19508c0, L_0x19508c0, C4<1>, C4<1>;
L_0x1950e20 .delay (20000,20000,20000) L_0x1950e20/d;
v0x191b290_0 .alias "A", 3 0, v0x1928d50_0;
v0x191b480_0 .alias "AddSubSLTSum", 3 0, v0x1929eb0_0;
v0x191b500_0 .alias "AllZeros", 0 0, v0x1929f30_0;
v0x191b580_0 .alias "AndNandOut", 3 0, v0x1929fb0_0;
v0x191b630_0 .alias "B", 3 0, v0x1928e70_0;
RS_0x7f644c9d5008 .resolv tri, L_0x1938e00, L_0x193b860, L_0x193e660, L_0x194e9c0;
v0x191b6b0_0 .net8 "Cmd0Start", 3 0, RS_0x7f644c9d5008; 4 drivers
RS_0x7f644c9d5038 .resolv tri, L_0x1939d70, L_0x193c750, L_0x193f650, L_0x194f7f0;
v0x191b730_0 .net8 "Cmd1Start", 3 0, RS_0x7f644c9d5038; 4 drivers
v0x191b7b0_0 .alias "Command", 2 0, v0x1928f70_0;
v0x191b830_0 .alias "OneBitFinalOut", 3 0, v0x192a130_0;
v0x191b8d0_0 .alias "OrNorXorOut", 3 0, v0x192a1b0_0;
v0x191b950_0 .alias "SLTflag", 0 0, v0x192a230_0;
v0x191ba00_0 .alias "ZeroFlag", 3 0, v0x192a2b0_0;
v0x191ba80_0 .net *"_s111", 0 0, L_0x193d900; 1 drivers
v0x191bb00_0 .net *"_s114", 0 0, L_0x19505f0; 1 drivers
v0x191bc20_0 .net *"_s116", 0 0, L_0x19507d0; 1 drivers
v0x191bcc0_0 .net *"_s118", 0 0, L_0x1950970; 1 drivers
v0x191bb80_0 .net *"_s21", 0 0, L_0x193adc0; 1 drivers
v0x191be10_0 .net *"_s46", 0 0, L_0x193d1d0; 1 drivers
v0x191bf30_0 .net *"_s71", 0 0, L_0x1940410; 1 drivers
v0x191bfb0_0 .alias "carryin", 3 0, v0x19299a0_0;
v0x191be90_0 .alias "carryout", 0 0, v0x192a3b0_0;
v0x191c110_0 .alias "overflow", 0 0, v0x192a430_0;
v0x191c060_0 .alias "subtract", 3 0, v0x192a4b0_0;
v0x191c250_0 .net "yeszero", 0 0, L_0x19508c0; 1 drivers
L_0x1938e00 .part/pv L_0x1938bf0, 1, 1, 4;
L_0x1938ea0 .part v0x192a0b0_0, 0, 1;
L_0x1938fd0 .part v0x192a0b0_0, 1, 1;
L_0x1939100 .part RS_0x7f644c9d4be8, 1, 1;
L_0x19391a0 .part RS_0x7f644c9d4be8, 1, 1;
L_0x1939240 .part RS_0x7f644c9d3748, 1, 1;
L_0x1939440 .part RS_0x7f644c9d4be8, 1, 1;
L_0x1939d70 .part/pv L_0x1939b60, 1, 1, 4;
L_0x1939e60 .part v0x192a0b0_0, 0, 1;
L_0x1939f90 .part v0x192a0b0_0, 1, 1;
L_0x193a120 .part RS_0x7f644c9d3e38, 1, 1;
L_0x193a2d0 .part RS_0x7f644c9d3e38, 1, 1;
L_0x193a370 .part RS_0x7f644c9d3748, 1, 1;
L_0x193a410 .part RS_0x7f644c9d3748, 1, 1;
L_0x193a870 .part/pv L_0x193a730, 1, 1, 4;
L_0x193a960 .part v0x192a0b0_0, 2, 1;
L_0x193aa00 .part RS_0x7f644c9d5008, 1, 1;
L_0x193ab40 .part RS_0x7f644c9d5038, 1, 1;
L_0x193ad20 .part/pv L_0x193adc0, 1, 1, 4;
L_0x193aec0 .part RS_0x7f644c9d5098, 0, 1;
L_0x193ac80 .part RS_0x7f644c9d5068, 1, 1;
L_0x193b860 .part/pv L_0x193b650, 2, 1, 4;
L_0x193af60 .part v0x192a0b0_0, 0, 1;
L_0x193ba50 .part v0x192a0b0_0, 1, 1;
L_0x193b900 .part RS_0x7f644c9d4be8, 2, 1;
L_0x193bc50 .part RS_0x7f644c9d4be8, 2, 1;
L_0x193bb80 .part RS_0x7f644c9d3748, 2, 1;
L_0x193be20 .part RS_0x7f644c9d4be8, 2, 1;
L_0x193c750 .part/pv L_0x193c540, 2, 1, 4;
L_0x193c7f0 .part v0x192a0b0_0, 0, 1;
L_0x193bf10 .part v0x192a0b0_0, 1, 1;
L_0x192ad80 .part RS_0x7f644c9d3e38, 2, 1;
L_0x192af30 .part RS_0x7f644c9d3e38, 2, 1;
L_0x192abf0 .part RS_0x7f644c9d3748, 2, 1;
L_0x192ae20 .part RS_0x7f644c9d3748, 2, 1;
L_0x193d600 .part/pv L_0x193d4c0, 2, 1, 4;
L_0x193d130 .part v0x192a0b0_0, 2, 1;
L_0x193d860 .part RS_0x7f644c9d5008, 2, 1;
L_0x193d730 .part RS_0x7f644c9d5038, 2, 1;
L_0x193dad0 .part/pv L_0x193d1d0, 2, 1, 4;
L_0x193d9d0 .part RS_0x7f644c9d5098, 1, 1;
L_0x193dd50 .part RS_0x7f644c9d5068, 2, 1;
L_0x193e660 .part/pv L_0x193e450, 3, 1, 4;
L_0x193e700 .part v0x192a0b0_0, 0, 1;
L_0x193ddf0 .part v0x192a0b0_0, 1, 1;
L_0x193e9a0 .part RS_0x7f644c9d4be8, 3, 1;
L_0x1930820 .part RS_0x7f644c9d4be8, 3, 1;
L_0x193e830 .part RS_0x7f644c9d3748, 3, 1;
L_0x193ede0 .part RS_0x7f644c9d4be8, 3, 1;
L_0x193f650 .part/pv L_0x193f440, 3, 1, 4;
L_0x193ec50 .part v0x192a0b0_0, 0, 1;
L_0x193f890 .part v0x192a0b0_0, 1, 1;
L_0x193f6f0 .part RS_0x7f644c9d3e38, 3, 1;
L_0x193f790 .part RS_0x7f644c9d3e38, 3, 1;
L_0x193fb80 .part RS_0x7f644c9d3748, 3, 1;
L_0x193fc20 .part RS_0x7f644c9d3748, 3, 1;
L_0x1940230 .part/pv L_0x19400f0, 3, 1, 4;
L_0x19402d0 .part v0x192a0b0_0, 2, 1;
L_0x193fed0 .part RS_0x7f644c9d5008, 3, 1;
L_0x193ffc0 .part RS_0x7f644c9d5038, 3, 1;
L_0x1940370 .part/pv L_0x1940410, 3, 1, 4;
L_0x1940790 .part RS_0x7f644c9d5098, 2, 1;
L_0x19405a0 .part RS_0x7f644c9d5068, 3, 1;
L_0x194e9c0 .part/pv L_0x194e7e0, 0, 1, 4;
L_0x1940830 .part v0x192a0b0_0, 0, 1;
L_0x1940960 .part v0x192a0b0_0, 1, 1;
L_0x194ea60 .part RS_0x7f644c9d4be8, 0, 1;
L_0x194eb00 .part RS_0x7f644c9d4be8, 0, 1;
L_0x194eba0 .part RS_0x7f644c9d3748, 0, 1;
L_0x194ef80 .part RS_0x7f644c9d4be8, 0, 1;
L_0x194f7f0 .part/pv L_0x194f610, 0, 1, 4;
L_0x194f890 .part v0x192a0b0_0, 0, 1;
L_0x194f070 .part v0x192a0b0_0, 1, 1;
L_0x194f1a0 .part RS_0x7f644c9d3e38, 0, 1;
L_0x194fc20 .part RS_0x7f644c9d3e38, 0, 1;
L_0x194fcc0 .part RS_0x7f644c9d3748, 0, 1;
L_0x194f9c0 .part RS_0x7f644c9d3748, 0, 1;
L_0x1950290 .part/pv L_0x1950150, 0, 1, 4;
L_0x194fd60 .part v0x192a0b0_0, 2, 1;
L_0x194fe00 .part RS_0x7f644c9d5008, 0, 1;
L_0x194fef0 .part RS_0x7f644c9d5038, 0, 1;
L_0x1950550 .part/pv L_0x193d900, 0, 1, 4;
L_0x19505f0 .part RS_0x7f644c9d5068, 0, 1;
L_0x19507d0 .part RS_0x7f644c9d5068, 0, 1;
L_0x1950970 .part RS_0x7f644c9d5098, 3, 1;
S_0x1915cf0 .scope module, "trial" "AddSubSLT32" 3 279, 3 205, S_0x18a5800;
 .timescale -9 -12;
P_0x1915de8 .param/l "size" 3 228, +C4<0100>;
L_0x1945950/d .functor OR 1, L_0x1945c10, C4<0>, C4<0>, C4<0>;
L_0x1945950 .delay (20000,20000,20000) L_0x1945950/d;
L_0x1945dc0/d .functor XOR 1, RS_0x7f644c9d4ee8, L_0x1945eb0, C4<0>, C4<0>;
L_0x1945dc0 .delay (40000,40000,40000) L_0x1945dc0/d;
L_0x1945b40/d .functor AND 1, L_0x1946080, L_0x1946120, C4<1>, C4<1>;
L_0x1945b40 .delay (20000,20000,20000) L_0x1945b40/d;
L_0x1945f50/d .functor NOT 1, RS_0x7f644c9d4f78, C4<0>, C4<0>, C4<0>;
L_0x1945f50 .delay (10000,10000,10000) L_0x1945f50/d;
L_0x1946410/d .functor NOT 1, L_0x1946470, C4<0>, C4<0>, C4<0>;
L_0x1946410 .delay (10000,10000,10000) L_0x1946410/d;
L_0x1946510/d .functor AND 1, L_0x1945f50, L_0x1946650, C4<1>, C4<1>;
L_0x1946510 .delay (20000,20000,20000) L_0x1946510/d;
L_0x1946210/d .functor AND 1, RS_0x7f644c9d4f78, L_0x1946410, C4<1>, C4<1>;
L_0x1946210 .delay (20000,20000,20000) L_0x1946210/d;
L_0x1946840/d .functor AND 1, L_0x1946510, L_0x1945b40, C4<1>, C4<1>;
L_0x1946840 .delay (20000,20000,20000) L_0x1946840/d;
L_0x1946980/d .functor AND 1, L_0x1946210, L_0x1945b40, C4<1>, C4<1>;
L_0x1946980 .delay (20000,20000,20000) L_0x1946980/d;
L_0x1946aa0/d .functor OR 1, L_0x1946840, L_0x1946980, C4<0>, C4<0>;
L_0x1946aa0 .delay (20000,20000,20000) L_0x1946aa0/d;
v0x191a3b0_0 .alias "A", 3 0, v0x1928d50_0;
v0x191a450_0 .alias "AddSubSLTSum", 3 0, v0x1929eb0_0;
v0x191a4f0_0 .alias "B", 3 0, v0x1928e70_0;
RS_0x7f644c9d4c18 .resolv tri, L_0x19418c0, L_0x1942ce0, L_0x19440e0, L_0x19456c0;
v0x191a5c0_0 .net8 "CarryoutWire", 3 0, RS_0x7f644c9d4c18; 4 drivers
v0x191a640_0 .alias "Command", 2 0, v0x1928f70_0;
v0x191a6c0_0 .net "Res0OF1", 0 0, L_0x1946210; 1 drivers
v0x191a760_0 .net "Res1OF0", 0 0, L_0x1946510; 1 drivers
v0x191a800_0 .alias "SLTflag", 0 0, v0x192a230_0;
v0x191a8f0_0 .net "SLTflag0", 0 0, L_0x1946840; 1 drivers
v0x191a990_0 .net "SLTflag1", 0 0, L_0x1946980; 1 drivers
v0x191aa30_0 .net "SLTon", 0 0, L_0x1945b40; 1 drivers
v0x191aad0_0 .net *"_s40", 0 0, L_0x1945c10; 1 drivers
v0x191ab70_0 .net/s *"_s41", 0 0, C4<0>; 1 drivers
v0x191ac10_0 .net *"_s44", 0 0, L_0x1945eb0; 1 drivers
v0x191ad30_0 .net *"_s46", 0 0, L_0x1946080; 1 drivers
v0x191add0_0 .net *"_s48", 0 0, L_0x1946120; 1 drivers
v0x191ac90_0 .net *"_s50", 0 0, L_0x1946470; 1 drivers
v0x191af20_0 .net *"_s52", 0 0, L_0x1946650; 1 drivers
v0x191b040_0 .alias "carryin", 3 0, v0x19299a0_0;
v0x191b0c0_0 .alias "carryout", 0 0, v0x192a3b0_0;
v0x191afa0_0 .net "nAddSubSLTSum", 0 0, L_0x1946410; 1 drivers
v0x191b1f0_0 .net "nOF", 0 0, L_0x1945f50; 1 drivers
v0x191b140_0 .alias "overflow", 0 0, v0x192a430_0;
v0x191b330_0 .alias "subtract", 3 0, v0x192a4b0_0;
L_0x19417d0 .part/pv L_0x1941340, 1, 1, 4;
L_0x19418c0 .part/pv L_0x1941690, 1, 1, 4;
L_0x19419b0 .part/pv L_0x1941070, 1, 1, 4;
L_0x1941aa0 .part v0x1929e30_0, 1, 1;
L_0x1941b40 .part v0x192a030_0, 1, 1;
L_0x1941c70 .part RS_0x7f644c9d4c18, 0, 1;
L_0x1942bf0 .part/pv L_0x1942760, 2, 1, 4;
L_0x1942ce0 .part/pv L_0x1942ab0, 2, 1, 4;
L_0x1942e20 .part/pv L_0x1942490, 2, 1, 4;
L_0x1942f10 .part v0x1929e30_0, 2, 1;
L_0x1943010 .part v0x192a030_0, 2, 1;
L_0x1943140 .part RS_0x7f644c9d4c18, 1, 1;
L_0x1943ff0 .part/pv L_0x1943b60, 3, 1, 4;
L_0x19440e0 .part/pv L_0x1943eb0, 3, 1, 4;
L_0x1944250 .part/pv L_0x1943890, 3, 1, 4;
L_0x1944340 .part v0x1929e30_0, 3, 1;
L_0x1944470 .part v0x192a030_0, 3, 1;
L_0x19445a0 .part RS_0x7f644c9d4c18, 2, 1;
L_0x19455d0 .part/pv L_0x1945100, 0, 1, 4;
L_0x19456c0 .part/pv L_0x1945470, 0, 1, 4;
L_0x1944640 .part/pv L_0x1944e30, 0, 1, 4;
L_0x19458b0 .part v0x1929e30_0, 0, 1;
L_0x19457b0 .part v0x192a030_0, 0, 1;
L_0x1945aa0 .part RS_0x7f644c9d4fa8, 0, 1;
L_0x1945c10 .part RS_0x7f644c9d4c18, 3, 1;
L_0x1945eb0 .part RS_0x7f644c9d4c18, 2, 1;
L_0x1946080 .part v0x192a0b0_0, 1, 1;
L_0x1946120 .part RS_0x7f644c9d4fa8, 0, 1;
L_0x1946470 .part RS_0x7f644c9d4be8, 3, 1;
L_0x1946650 .part RS_0x7f644c9d4be8, 3, 1;
S_0x19193a0 .scope module, "attempt2" "MiddleAddSubSLT" 3 225, 3 89, S_0x1915cf0;
 .timescale -9 -12;
L_0x19443e0/d .functor NOT 1, L_0x19457b0, C4<0>, C4<0>, C4<0>;
L_0x19443e0 .delay (10000,10000,10000) L_0x19443e0/d;
L_0x1944cd0/d .functor NOT 1, L_0x1944d90, C4<0>, C4<0>, C4<0>;
L_0x1944cd0 .delay (10000,10000,10000) L_0x1944cd0/d;
L_0x1944e30/d .functor AND 1, L_0x1944f70, L_0x1944cd0, C4<1>, C4<1>;
L_0x1944e30 .delay (20000,20000,20000) L_0x1944e30/d;
L_0x1945010/d .functor XOR 1, L_0x19458b0, L_0x1944a60, C4<0>, C4<0>;
L_0x1945010 .delay (40000,40000,40000) L_0x1945010/d;
L_0x1945100/d .functor XOR 1, L_0x1945010, L_0x1945aa0, C4<0>, C4<0>;
L_0x1945100 .delay (40000,40000,40000) L_0x1945100/d;
L_0x19451f0/d .functor AND 1, L_0x19458b0, L_0x1944a60, C4<1>, C4<1>;
L_0x19451f0 .delay (20000,20000,20000) L_0x19451f0/d;
L_0x1945360/d .functor AND 1, L_0x1945010, L_0x1945aa0, C4<1>, C4<1>;
L_0x1945360 .delay (20000,20000,20000) L_0x1945360/d;
L_0x1945470/d .functor OR 1, L_0x19451f0, L_0x1945360, C4<0>, C4<0>;
L_0x1945470 .delay (20000,20000,20000) L_0x1945470/d;
v0x1919a10_0 .net "A", 0 0, L_0x19458b0; 1 drivers
v0x1919ad0_0 .net "AandB", 0 0, L_0x19451f0; 1 drivers
v0x1919b70_0 .net "AddSubSLTSum", 0 0, L_0x1945100; 1 drivers
v0x1919c10_0 .net "AxorB", 0 0, L_0x1945010; 1 drivers
v0x1919c90_0 .net "B", 0 0, L_0x19457b0; 1 drivers
v0x1919d40_0 .net "BornB", 0 0, L_0x1944a60; 1 drivers
v0x1919e00_0 .net "CINandAxorB", 0 0, L_0x1945360; 1 drivers
v0x1919e80_0 .alias "Command", 2 0, v0x1928f70_0;
v0x1919f00_0 .net *"_s3", 0 0, L_0x1944d90; 1 drivers
v0x1919f80_0 .net *"_s5", 0 0, L_0x1944f70; 1 drivers
v0x191a020_0 .net "carryin", 0 0, L_0x1945aa0; 1 drivers
v0x191a0c0_0 .net "carryout", 0 0, L_0x1945470; 1 drivers
v0x191a160_0 .net "nB", 0 0, L_0x19443e0; 1 drivers
v0x191a210_0 .net "nCmd2", 0 0, L_0x1944cd0; 1 drivers
v0x191a310_0 .net "subtract", 0 0, L_0x1944e30; 1 drivers
L_0x1944c30 .part v0x192a0b0_0, 0, 1;
L_0x1944d90 .part v0x192a0b0_0, 2, 1;
L_0x1944f70 .part v0x192a0b0_0, 0, 1;
S_0x1919490 .scope module, "mux0" "TwoInMux" 3 105, 3 8, S_0x19193a0;
 .timescale -9 -12;
L_0x1944780/d .functor NOT 1, L_0x1944c30, C4<0>, C4<0>, C4<0>;
L_0x1944780 .delay (10000,10000,10000) L_0x1944780/d;
L_0x1944840/d .functor AND 1, L_0x19457b0, L_0x1944780, C4<1>, C4<1>;
L_0x1944840 .delay (20000,20000,20000) L_0x1944840/d;
L_0x1944950/d .functor AND 1, L_0x19443e0, L_0x1944c30, C4<1>, C4<1>;
L_0x1944950 .delay (20000,20000,20000) L_0x1944950/d;
L_0x1944a60/d .functor OR 1, L_0x1944840, L_0x1944950, C4<0>, C4<0>;
L_0x1944a60 .delay (20000,20000,20000) L_0x1944a60/d;
v0x1919580_0 .net "S", 0 0, L_0x1944c30; 1 drivers
v0x1919640_0 .alias "in0", 0 0, v0x1919c90_0;
v0x19196e0_0 .alias "in1", 0 0, v0x191a160_0;
v0x1919780_0 .net "nS", 0 0, L_0x1944780; 1 drivers
v0x1919830_0 .net "out0", 0 0, L_0x1944840; 1 drivers
v0x19198d0_0 .net "out1", 0 0, L_0x1944950; 1 drivers
v0x1919970_0 .alias "outfinal", 0 0, v0x1919d40_0;
S_0x1918200 .scope generate, "addbits[1]" "addbits[1]" 3 230, 3 230, S_0x1915cf0;
 .timescale -9 -12;
P_0x1917c18 .param/l "i" 3 230, +C4<01>;
S_0x1918370 .scope module, "attempt" "MiddleAddSubSLT" 3 232, 3 89, S_0x1918200;
 .timescale -9 -12;
L_0x1940690/d .functor NOT 1, L_0x1941b40, C4<0>, C4<0>, C4<0>;
L_0x1940690 .delay (10000,10000,10000) L_0x1940690/d;
L_0x1940f30/d .functor NOT 1, L_0x1940fd0, C4<0>, C4<0>, C4<0>;
L_0x1940f30 .delay (10000,10000,10000) L_0x1940f30/d;
L_0x1941070/d .functor AND 1, L_0x19411b0, L_0x1940f30, C4<1>, C4<1>;
L_0x1941070 .delay (20000,20000,20000) L_0x1941070/d;
L_0x1941250/d .functor XOR 1, L_0x1941aa0, L_0x1940d00, C4<0>, C4<0>;
L_0x1941250 .delay (40000,40000,40000) L_0x1941250/d;
L_0x1941340/d .functor XOR 1, L_0x1941250, L_0x1941c70, C4<0>, C4<0>;
L_0x1941340 .delay (40000,40000,40000) L_0x1941340/d;
L_0x1941430/d .functor AND 1, L_0x1941aa0, L_0x1940d00, C4<1>, C4<1>;
L_0x1941430 .delay (20000,20000,20000) L_0x1941430/d;
L_0x19415a0/d .functor AND 1, L_0x1941250, L_0x1941c70, C4<1>, C4<1>;
L_0x19415a0 .delay (20000,20000,20000) L_0x19415a0/d;
L_0x1941690/d .functor OR 1, L_0x1941430, L_0x19415a0, C4<0>, C4<0>;
L_0x1941690 .delay (20000,20000,20000) L_0x1941690/d;
v0x1918a00_0 .net "A", 0 0, L_0x1941aa0; 1 drivers
v0x1918ac0_0 .net "AandB", 0 0, L_0x1941430; 1 drivers
v0x1918b60_0 .net "AddSubSLTSum", 0 0, L_0x1941340; 1 drivers
v0x1918c00_0 .net "AxorB", 0 0, L_0x1941250; 1 drivers
v0x1918c80_0 .net "B", 0 0, L_0x1941b40; 1 drivers
v0x1918d30_0 .net "BornB", 0 0, L_0x1940d00; 1 drivers
v0x1918df0_0 .net "CINandAxorB", 0 0, L_0x19415a0; 1 drivers
v0x1918e70_0 .alias "Command", 2 0, v0x1928f70_0;
v0x1918ef0_0 .net *"_s3", 0 0, L_0x1940fd0; 1 drivers
v0x1918f70_0 .net *"_s5", 0 0, L_0x19411b0; 1 drivers
v0x1919010_0 .net "carryin", 0 0, L_0x1941c70; 1 drivers
v0x19190b0_0 .net "carryout", 0 0, L_0x1941690; 1 drivers
v0x1919150_0 .net "nB", 0 0, L_0x1940690; 1 drivers
v0x1919200_0 .net "nCmd2", 0 0, L_0x1940f30; 1 drivers
v0x1919300_0 .net "subtract", 0 0, L_0x1941070; 1 drivers
L_0x1940e90 .part v0x192a0b0_0, 0, 1;
L_0x1940fd0 .part v0x192a0b0_0, 2, 1;
L_0x19411b0 .part v0x192a0b0_0, 0, 1;
S_0x1918460 .scope module, "mux0" "TwoInMux" 3 105, 3 8, S_0x1918370;
 .timescale -9 -12;
L_0x1940a80/d .functor NOT 1, L_0x1940e90, C4<0>, C4<0>, C4<0>;
L_0x1940a80 .delay (10000,10000,10000) L_0x1940a80/d;
L_0x1940b20/d .functor AND 1, L_0x1941b40, L_0x1940a80, C4<1>, C4<1>;
L_0x1940b20 .delay (20000,20000,20000) L_0x1940b20/d;
L_0x1940c10/d .functor AND 1, L_0x1940690, L_0x1940e90, C4<1>, C4<1>;
L_0x1940c10 .delay (20000,20000,20000) L_0x1940c10/d;
L_0x1940d00/d .functor OR 1, L_0x1940b20, L_0x1940c10, C4<0>, C4<0>;
L_0x1940d00 .delay (20000,20000,20000) L_0x1940d00/d;
v0x1918550_0 .net "S", 0 0, L_0x1940e90; 1 drivers
v0x19185f0_0 .alias "in0", 0 0, v0x1918c80_0;
v0x1918690_0 .alias "in1", 0 0, v0x1919150_0;
v0x1918730_0 .net "nS", 0 0, L_0x1940a80; 1 drivers
v0x19187e0_0 .net "out0", 0 0, L_0x1940b20; 1 drivers
v0x1918880_0 .net "out1", 0 0, L_0x1940c10; 1 drivers
v0x1918960_0 .alias "outfinal", 0 0, v0x1918d30_0;
S_0x1917090 .scope generate, "addbits[2]" "addbits[2]" 3 230, 3 230, S_0x1915cf0;
 .timescale -9 -12;
P_0x1916968 .param/l "i" 3 230, +C4<010>;
S_0x1917200 .scope module, "attempt" "MiddleAddSubSLT" 3 232, 3 89, S_0x1917090;
 .timescale -9 -12;
L_0x1941d10/d .functor NOT 1, L_0x1943010, C4<0>, C4<0>, C4<0>;
L_0x1941d10 .delay (10000,10000,10000) L_0x1941d10/d;
L_0x1942350/d .functor NOT 1, L_0x19423f0, C4<0>, C4<0>, C4<0>;
L_0x1942350 .delay (10000,10000,10000) L_0x1942350/d;
L_0x1942490/d .functor AND 1, L_0x19425d0, L_0x1942350, C4<1>, C4<1>;
L_0x1942490 .delay (20000,20000,20000) L_0x1942490/d;
L_0x1942670/d .functor XOR 1, L_0x1942f10, L_0x1942120, C4<0>, C4<0>;
L_0x1942670 .delay (40000,40000,40000) L_0x1942670/d;
L_0x1942760/d .functor XOR 1, L_0x1942670, L_0x1943140, C4<0>, C4<0>;
L_0x1942760 .delay (40000,40000,40000) L_0x1942760/d;
L_0x1942850/d .functor AND 1, L_0x1942f10, L_0x1942120, C4<1>, C4<1>;
L_0x1942850 .delay (20000,20000,20000) L_0x1942850/d;
L_0x19429c0/d .functor AND 1, L_0x1942670, L_0x1943140, C4<1>, C4<1>;
L_0x19429c0 .delay (20000,20000,20000) L_0x19429c0/d;
L_0x1942ab0/d .functor OR 1, L_0x1942850, L_0x19429c0, C4<0>, C4<0>;
L_0x1942ab0 .delay (20000,20000,20000) L_0x1942ab0/d;
v0x1917860_0 .net "A", 0 0, L_0x1942f10; 1 drivers
v0x1917920_0 .net "AandB", 0 0, L_0x1942850; 1 drivers
v0x19179c0_0 .net "AddSubSLTSum", 0 0, L_0x1942760; 1 drivers
v0x1917a60_0 .net "AxorB", 0 0, L_0x1942670; 1 drivers
v0x1917ae0_0 .net "B", 0 0, L_0x1943010; 1 drivers
v0x1917b90_0 .net "BornB", 0 0, L_0x1942120; 1 drivers
v0x1917c50_0 .net "CINandAxorB", 0 0, L_0x19429c0; 1 drivers
v0x1917cd0_0 .alias "Command", 2 0, v0x1928f70_0;
v0x1917d50_0 .net *"_s3", 0 0, L_0x19423f0; 1 drivers
v0x1917dd0_0 .net *"_s5", 0 0, L_0x19425d0; 1 drivers
v0x1917e70_0 .net "carryin", 0 0, L_0x1943140; 1 drivers
v0x1917f10_0 .net "carryout", 0 0, L_0x1942ab0; 1 drivers
v0x1917fb0_0 .net "nB", 0 0, L_0x1941d10; 1 drivers
v0x1918060_0 .net "nCmd2", 0 0, L_0x1942350; 1 drivers
v0x1918160_0 .net "subtract", 0 0, L_0x1942490; 1 drivers
L_0x19422b0 .part v0x192a0b0_0, 0, 1;
L_0x19423f0 .part v0x192a0b0_0, 2, 1;
L_0x19425d0 .part v0x192a0b0_0, 0, 1;
S_0x19172f0 .scope module, "mux0" "TwoInMux" 3 105, 3 8, S_0x1917200;
 .timescale -9 -12;
L_0x1941ea0/d .functor NOT 1, L_0x19422b0, C4<0>, C4<0>, C4<0>;
L_0x1941ea0 .delay (10000,10000,10000) L_0x1941ea0/d;
L_0x1941f40/d .functor AND 1, L_0x1943010, L_0x1941ea0, C4<1>, C4<1>;
L_0x1941f40 .delay (20000,20000,20000) L_0x1941f40/d;
L_0x1942030/d .functor AND 1, L_0x1941d10, L_0x19422b0, C4<1>, C4<1>;
L_0x1942030 .delay (20000,20000,20000) L_0x1942030/d;
L_0x1942120/d .functor OR 1, L_0x1941f40, L_0x1942030, C4<0>, C4<0>;
L_0x1942120 .delay (20000,20000,20000) L_0x1942120/d;
v0x19173e0_0 .net "S", 0 0, L_0x19422b0; 1 drivers
v0x1917480_0 .alias "in0", 0 0, v0x1917ae0_0;
v0x1917520_0 .alias "in1", 0 0, v0x1917fb0_0;
v0x19175c0_0 .net "nS", 0 0, L_0x1941ea0; 1 drivers
v0x1917640_0 .net "out0", 0 0, L_0x1941f40; 1 drivers
v0x19176e0_0 .net "out1", 0 0, L_0x1942030; 1 drivers
v0x19177c0_0 .alias "outfinal", 0 0, v0x1917b90_0;
S_0x1915e60 .scope generate, "addbits[3]" "addbits[3]" 3 230, 3 230, S_0x1915cf0;
 .timescale -9 -12;
P_0x1915f58 .param/l "i" 3 230, +C4<011>;
S_0x1915fd0 .scope module, "attempt" "MiddleAddSubSLT" 3 232, 3 89, S_0x1915e60;
 .timescale -9 -12;
L_0x1942fb0/d .functor NOT 1, L_0x1944470, C4<0>, C4<0>, C4<0>;
L_0x1942fb0 .delay (10000,10000,10000) L_0x1942fb0/d;
L_0x1943750/d .functor NOT 1, L_0x19437f0, C4<0>, C4<0>, C4<0>;
L_0x1943750 .delay (10000,10000,10000) L_0x1943750/d;
L_0x1943890/d .functor AND 1, L_0x19439d0, L_0x1943750, C4<1>, C4<1>;
L_0x1943890 .delay (20000,20000,20000) L_0x1943890/d;
L_0x1943a70/d .functor XOR 1, L_0x1944340, L_0x1943520, C4<0>, C4<0>;
L_0x1943a70 .delay (40000,40000,40000) L_0x1943a70/d;
L_0x1943b60/d .functor XOR 1, L_0x1943a70, L_0x19445a0, C4<0>, C4<0>;
L_0x1943b60 .delay (40000,40000,40000) L_0x1943b60/d;
L_0x1943c50/d .functor AND 1, L_0x1944340, L_0x1943520, C4<1>, C4<1>;
L_0x1943c50 .delay (20000,20000,20000) L_0x1943c50/d;
L_0x1943dc0/d .functor AND 1, L_0x1943a70, L_0x19445a0, C4<1>, C4<1>;
L_0x1943dc0 .delay (20000,20000,20000) L_0x1943dc0/d;
L_0x1943eb0/d .functor OR 1, L_0x1943c50, L_0x1943dc0, C4<0>, C4<0>;
L_0x1943eb0 .delay (20000,20000,20000) L_0x1943eb0/d;
v0x19165b0_0 .net "A", 0 0, L_0x1944340; 1 drivers
v0x1916670_0 .net "AandB", 0 0, L_0x1943c50; 1 drivers
v0x1916710_0 .net "AddSubSLTSum", 0 0, L_0x1943b60; 1 drivers
v0x19167b0_0 .net "AxorB", 0 0, L_0x1943a70; 1 drivers
v0x1916830_0 .net "B", 0 0, L_0x1944470; 1 drivers
v0x19168e0_0 .net "BornB", 0 0, L_0x1943520; 1 drivers
v0x19169a0_0 .net "CINandAxorB", 0 0, L_0x1943dc0; 1 drivers
v0x1916a20_0 .alias "Command", 2 0, v0x1928f70_0;
v0x1916af0_0 .net *"_s3", 0 0, L_0x19437f0; 1 drivers
v0x1916b70_0 .net *"_s5", 0 0, L_0x19439d0; 1 drivers
v0x1916c70_0 .net "carryin", 0 0, L_0x19445a0; 1 drivers
v0x1916d10_0 .net "carryout", 0 0, L_0x1943eb0; 1 drivers
v0x1916e20_0 .net "nB", 0 0, L_0x1942fb0; 1 drivers
v0x1916ed0_0 .net "nCmd2", 0 0, L_0x1943750; 1 drivers
v0x1916ff0_0 .net "subtract", 0 0, L_0x1943890; 1 drivers
L_0x19436b0 .part v0x192a0b0_0, 0, 1;
L_0x19437f0 .part v0x192a0b0_0, 2, 1;
L_0x19439d0 .part v0x192a0b0_0, 0, 1;
S_0x19160c0 .scope module, "mux0" "TwoInMux" 3 105, 3 8, S_0x1915fd0;
 .timescale -9 -12;
L_0x19432e0/d .functor NOT 1, L_0x19436b0, C4<0>, C4<0>, C4<0>;
L_0x19432e0 .delay (10000,10000,10000) L_0x19432e0/d;
L_0x1943340/d .functor AND 1, L_0x1944470, L_0x19432e0, C4<1>, C4<1>;
L_0x1943340 .delay (20000,20000,20000) L_0x1943340/d;
L_0x1943430/d .functor AND 1, L_0x1942fb0, L_0x19436b0, C4<1>, C4<1>;
L_0x1943430 .delay (20000,20000,20000) L_0x1943430/d;
L_0x1943520/d .functor OR 1, L_0x1943340, L_0x1943430, C4<0>, C4<0>;
L_0x1943520 .delay (20000,20000,20000) L_0x1943520/d;
v0x19161b0_0 .net "S", 0 0, L_0x19436b0; 1 drivers
v0x1916230_0 .alias "in0", 0 0, v0x1916830_0;
v0x19162b0_0 .alias "in1", 0 0, v0x1916e20_0;
v0x1916330_0 .net "nS", 0 0, L_0x19432e0; 1 drivers
v0x19163b0_0 .net "out0", 0 0, L_0x1943340; 1 drivers
v0x1916430_0 .net "out1", 0 0, L_0x1943430; 1 drivers
v0x1916510_0 .alias "outfinal", 0 0, v0x19168e0_0;
S_0x1912ab0 .scope module, "trial1" "AndNand32" 3 280, 3 154, S_0x18a5800;
 .timescale -9 -12;
P_0x1912538 .param/l "size" 3 161, +C4<0100>;
v0x19129a0_0 .alias "A", 3 0, v0x1928d50_0;
v0x1915b10_0 .alias "AndNandOut", 3 0, v0x1929fb0_0;
v0x1915b90_0 .alias "B", 3 0, v0x1928e70_0;
v0x1915c40_0 .alias "Command", 2 0, v0x1928f70_0;
L_0x1947400 .part/pv L_0x1947190, 1, 1, 4;
L_0x19474c0 .part v0x1929e30_0, 1, 1;
L_0x1947560 .part v0x192a030_0, 1, 1;
L_0x1947e70 .part/pv L_0x1947c00, 2, 1, 4;
L_0x1947f10 .part v0x1929e30_0, 2, 1;
L_0x1947fb0 .part v0x192a030_0, 2, 1;
L_0x19488e0 .part/pv L_0x1948670, 3, 1, 4;
L_0x193a1c0 .part v0x1929e30_0, 3, 1;
L_0x1948b90 .part v0x192a030_0, 3, 1;
L_0x1949440 .part/pv L_0x19491d0, 0, 1, 4;
L_0x1949540 .part v0x1929e30_0, 0, 1;
L_0x19495e0 .part v0x192a030_0, 0, 1;
S_0x1914fd0 .scope module, "attempt2" "AndNand" 3 165, 3 48, S_0x1912ab0;
 .timescale -9 -12;
L_0x1948c80/d .functor NAND 1, L_0x1949540, L_0x19495e0, C4<1>, C4<1>;
L_0x1948c80 .delay (10000,10000,10000) L_0x1948c80/d;
L_0x1948d80/d .functor NOT 1, L_0x1948c80, C4<0>, C4<0>, C4<0>;
L_0x1948d80 .delay (10000,10000,10000) L_0x1948d80/d;
v0x19155f0_0 .net "A", 0 0, L_0x1949540; 1 drivers
v0x19156b0_0 .net "AandB", 0 0, L_0x1948d80; 1 drivers
v0x1915730_0 .net "AnandB", 0 0, L_0x1948c80; 1 drivers
v0x19157e0_0 .net "AndNandOut", 0 0, L_0x19491d0; 1 drivers
v0x19158c0_0 .net "B", 0 0, L_0x19495e0; 1 drivers
v0x1915940_0 .alias "Command", 2 0, v0x1928f70_0;
L_0x19493a0 .part v0x192a0b0_0, 0, 1;
S_0x19150c0 .scope module, "potato" "TwoInMux" 3 60, 3 8, S_0x1914fd0;
 .timescale -9 -12;
L_0x1948eb0/d .functor NOT 1, L_0x19493a0, C4<0>, C4<0>, C4<0>;
L_0x1948eb0 .delay (10000,10000,10000) L_0x1948eb0/d;
L_0x1948f70/d .functor AND 1, L_0x1948d80, L_0x1948eb0, C4<1>, C4<1>;
L_0x1948f70 .delay (20000,20000,20000) L_0x1948f70/d;
L_0x1949080/d .functor AND 1, L_0x1948c80, L_0x19493a0, C4<1>, C4<1>;
L_0x1949080 .delay (20000,20000,20000) L_0x1949080/d;
L_0x19491d0/d .functor OR 1, L_0x1948f70, L_0x1949080, C4<0>, C4<0>;
L_0x19491d0 .delay (20000,20000,20000) L_0x19491d0/d;
v0x19151b0_0 .net "S", 0 0, L_0x19493a0; 1 drivers
v0x1915230_0 .alias "in0", 0 0, v0x19156b0_0;
v0x19152b0_0 .alias "in1", 0 0, v0x1915730_0;
v0x1915350_0 .net "nS", 0 0, L_0x1948eb0; 1 drivers
v0x19153d0_0 .net "out0", 0 0, L_0x1948f70; 1 drivers
v0x1915470_0 .net "out1", 0 0, L_0x1949080; 1 drivers
v0x1915550_0 .alias "outfinal", 0 0, v0x19157e0_0;
S_0x1914410 .scope generate, "andbits[1]" "andbits[1]" 3 169, 3 169, S_0x1912ab0;
 .timescale -9 -12;
P_0x1914508 .param/l "i" 3 169, +C4<01>;
S_0x1914580 .scope module, "attempt" "AndNand" 3 171, 3 48, S_0x1914410;
 .timescale -9 -12;
L_0x1946c80/d .functor NAND 1, L_0x19474c0, L_0x1947560, C4<1>, C4<1>;
L_0x1946c80 .delay (10000,10000,10000) L_0x1946c80/d;
L_0x1946d40/d .functor NOT 1, L_0x1946c80, C4<0>, C4<0>, C4<0>;
L_0x1946d40 .delay (10000,10000,10000) L_0x1946d40/d;
v0x1914bc0_0 .net "A", 0 0, L_0x19474c0; 1 drivers
v0x1914c80_0 .net "AandB", 0 0, L_0x1946d40; 1 drivers
v0x1914d00_0 .net "AnandB", 0 0, L_0x1946c80; 1 drivers
v0x1914db0_0 .net "AndNandOut", 0 0, L_0x1947190; 1 drivers
v0x1914e90_0 .net "B", 0 0, L_0x1947560; 1 drivers
v0x1914f10_0 .alias "Command", 2 0, v0x1928f70_0;
L_0x1947360 .part v0x192a0b0_0, 0, 1;
S_0x1914670 .scope module, "potato" "TwoInMux" 3 60, 3 8, S_0x1914580;
 .timescale -9 -12;
L_0x1946e70/d .functor NOT 1, L_0x1947360, C4<0>, C4<0>, C4<0>;
L_0x1946e70 .delay (10000,10000,10000) L_0x1946e70/d;
L_0x1946f30/d .functor AND 1, L_0x1946d40, L_0x1946e70, C4<1>, C4<1>;
L_0x1946f30 .delay (20000,20000,20000) L_0x1946f30/d;
L_0x1947040/d .functor AND 1, L_0x1946c80, L_0x1947360, C4<1>, C4<1>;
L_0x1947040 .delay (20000,20000,20000) L_0x1947040/d;
L_0x1947190/d .functor OR 1, L_0x1946f30, L_0x1947040, C4<0>, C4<0>;
L_0x1947190 .delay (20000,20000,20000) L_0x1947190/d;
v0x1914760_0 .net "S", 0 0, L_0x1947360; 1 drivers
v0x19147e0_0 .alias "in0", 0 0, v0x1914c80_0;
v0x1914880_0 .alias "in1", 0 0, v0x1914d00_0;
v0x1914920_0 .net "nS", 0 0, L_0x1946e70; 1 drivers
v0x19149a0_0 .net "out0", 0 0, L_0x1946f30; 1 drivers
v0x1914a40_0 .net "out1", 0 0, L_0x1947040; 1 drivers
v0x1914b20_0 .alias "outfinal", 0 0, v0x1914db0_0;
S_0x1913850 .scope generate, "andbits[2]" "andbits[2]" 3 169, 3 169, S_0x1912ab0;
 .timescale -9 -12;
P_0x1913948 .param/l "i" 3 169, +C4<010>;
S_0x19139c0 .scope module, "attempt" "AndNand" 3 171, 3 48, S_0x1913850;
 .timescale -9 -12;
L_0x1947650/d .functor NAND 1, L_0x1947f10, L_0x1947fb0, C4<1>, C4<1>;
L_0x1947650 .delay (10000,10000,10000) L_0x1947650/d;
L_0x19477b0/d .functor NOT 1, L_0x1947650, C4<0>, C4<0>, C4<0>;
L_0x19477b0 .delay (10000,10000,10000) L_0x19477b0/d;
v0x1914000_0 .net "A", 0 0, L_0x1947f10; 1 drivers
v0x19140c0_0 .net "AandB", 0 0, L_0x19477b0; 1 drivers
v0x1914140_0 .net "AnandB", 0 0, L_0x1947650; 1 drivers
v0x19141f0_0 .net "AndNandOut", 0 0, L_0x1947c00; 1 drivers
v0x19142d0_0 .net "B", 0 0, L_0x1947fb0; 1 drivers
v0x1914350_0 .alias "Command", 2 0, v0x1928f70_0;
L_0x1947dd0 .part v0x192a0b0_0, 0, 1;
S_0x1913ab0 .scope module, "potato" "TwoInMux" 3 60, 3 8, S_0x19139c0;
 .timescale -9 -12;
L_0x19478e0/d .functor NOT 1, L_0x1947dd0, C4<0>, C4<0>, C4<0>;
L_0x19478e0 .delay (10000,10000,10000) L_0x19478e0/d;
L_0x19479a0/d .functor AND 1, L_0x19477b0, L_0x19478e0, C4<1>, C4<1>;
L_0x19479a0 .delay (20000,20000,20000) L_0x19479a0/d;
L_0x1947ab0/d .functor AND 1, L_0x1947650, L_0x1947dd0, C4<1>, C4<1>;
L_0x1947ab0 .delay (20000,20000,20000) L_0x1947ab0/d;
L_0x1947c00/d .functor OR 1, L_0x19479a0, L_0x1947ab0, C4<0>, C4<0>;
L_0x1947c00 .delay (20000,20000,20000) L_0x1947c00/d;
v0x1913ba0_0 .net "S", 0 0, L_0x1947dd0; 1 drivers
v0x1913c20_0 .alias "in0", 0 0, v0x19140c0_0;
v0x1913cc0_0 .alias "in1", 0 0, v0x1914140_0;
v0x1913d60_0 .net "nS", 0 0, L_0x19478e0; 1 drivers
v0x1913de0_0 .net "out0", 0 0, L_0x19479a0; 1 drivers
v0x1913e80_0 .net "out1", 0 0, L_0x1947ab0; 1 drivers
v0x1913f60_0 .alias "outfinal", 0 0, v0x19141f0_0;
S_0x1912c20 .scope generate, "andbits[3]" "andbits[3]" 3 169, 3 169, S_0x1912ab0;
 .timescale -9 -12;
P_0x1912d18 .param/l "i" 3 169, +C4<011>;
S_0x1912db0 .scope module, "attempt" "AndNand" 3 171, 3 48, S_0x1912c20;
 .timescale -9 -12;
L_0x19480e0/d .functor NAND 1, L_0x193a1c0, L_0x1948b90, C4<1>, C4<1>;
L_0x19480e0 .delay (10000,10000,10000) L_0x19480e0/d;
L_0x1948220/d .functor NOT 1, L_0x19480e0, C4<0>, C4<0>, C4<0>;
L_0x1948220 .delay (10000,10000,10000) L_0x1948220/d;
v0x1913440_0 .net "A", 0 0, L_0x193a1c0; 1 drivers
v0x1913500_0 .net "AandB", 0 0, L_0x1948220; 1 drivers
v0x1913580_0 .net "AnandB", 0 0, L_0x19480e0; 1 drivers
v0x1913630_0 .net "AndNandOut", 0 0, L_0x1948670; 1 drivers
v0x1913710_0 .net "B", 0 0, L_0x1948b90; 1 drivers
v0x1913790_0 .alias "Command", 2 0, v0x1928f70_0;
L_0x1948840 .part v0x192a0b0_0, 0, 1;
S_0x1912ea0 .scope module, "potato" "TwoInMux" 3 60, 3 8, S_0x1912db0;
 .timescale -9 -12;
L_0x1948350/d .functor NOT 1, L_0x1948840, C4<0>, C4<0>, C4<0>;
L_0x1948350 .delay (10000,10000,10000) L_0x1948350/d;
L_0x1948410/d .functor AND 1, L_0x1948220, L_0x1948350, C4<1>, C4<1>;
L_0x1948410 .delay (20000,20000,20000) L_0x1948410/d;
L_0x1948520/d .functor AND 1, L_0x19480e0, L_0x1948840, C4<1>, C4<1>;
L_0x1948520 .delay (20000,20000,20000) L_0x1948520/d;
L_0x1948670/d .functor OR 1, L_0x1948410, L_0x1948520, C4<0>, C4<0>;
L_0x1948670 .delay (20000,20000,20000) L_0x1948670/d;
v0x1912f90_0 .net "S", 0 0, L_0x1948840; 1 drivers
v0x1913030_0 .alias "in0", 0 0, v0x1913500_0;
v0x19130d0_0 .alias "in1", 0 0, v0x1913580_0;
v0x1913170_0 .net "nS", 0 0, L_0x1948350; 1 drivers
v0x1913220_0 .net "out0", 0 0, L_0x1948410; 1 drivers
v0x19132c0_0 .net "out1", 0 0, L_0x1948520; 1 drivers
v0x19133a0_0 .alias "outfinal", 0 0, v0x1913630_0;
S_0x190d890 .scope module, "trial2" "OrNorXor32" 3 281, 3 177, S_0x18a5800;
 .timescale -9 -12;
P_0x190c9e8 .param/l "size" 3 184, +C4<0100>;
v0x1912820_0 .alias "A", 3 0, v0x1928d50_0;
v0x19128a0_0 .alias "B", 3 0, v0x1928e70_0;
v0x1912920_0 .alias "Command", 2 0, v0x1928f70_0;
v0x1912a30_0 .alias "OrNorXorOut", 3 0, v0x192a1b0_0;
L_0x194a790 .part/pv L_0x194a520, 1, 1, 4;
L_0x194a830 .part v0x1929e30_0, 1, 1;
L_0x194a8d0 .part v0x192a030_0, 1, 1;
L_0x194ba90 .part/pv L_0x194b820, 2, 1, 4;
L_0x194bb30 .part v0x1929e30_0, 2, 1;
L_0x194bbd0 .part v0x192a030_0, 2, 1;
L_0x194cd90 .part/pv L_0x194cb20, 3, 1, 4;
L_0x194ce30 .part v0x1929e30_0, 3, 1;
L_0x194ced0 .part v0x192a030_0, 3, 1;
L_0x194e080 .part/pv L_0x194de10, 0, 1, 4;
L_0x194e180 .part v0x1929e30_0, 0, 1;
L_0x194e220 .part v0x192a030_0, 0, 1;
S_0x1911610 .scope module, "attempt2" "OrNorXor" 3 192, 3 64, S_0x190d890;
 .timescale -9 -12;
L_0x194cf70/d .functor NOR 1, L_0x194e180, L_0x194e220, C4<0>, C4<0>;
L_0x194cf70 .delay (10000,10000,10000) L_0x194cf70/d;
L_0x194d070/d .functor NOT 1, L_0x194cf70, C4<0>, C4<0>, C4<0>;
L_0x194d070 .delay (10000,10000,10000) L_0x194d070/d;
L_0x194d1a0/d .functor NAND 1, L_0x194e180, L_0x194e220, C4<1>, C4<1>;
L_0x194d1a0 .delay (10000,10000,10000) L_0x194d1a0/d;
L_0x194d300/d .functor NAND 1, L_0x194d1a0, L_0x194d070, C4<1>, C4<1>;
L_0x194d300 .delay (10000,10000,10000) L_0x194d300/d;
L_0x194d410/d .functor NOT 1, L_0x194d300, C4<0>, C4<0>, C4<0>;
L_0x194d410 .delay (10000,10000,10000) L_0x194d410/d;
v0x1912160_0 .net "A", 0 0, L_0x194e180; 1 drivers
v0x1912200_0 .net "AnandB", 0 0, L_0x194d1a0; 1 drivers
v0x19122a0_0 .net "AnorB", 0 0, L_0x194cf70; 1 drivers
v0x1912320_0 .net "AorB", 0 0, L_0x194d070; 1 drivers
v0x1912400_0 .net "AxorB", 0 0, L_0x194d410; 1 drivers
v0x19124b0_0 .net "B", 0 0, L_0x194e220; 1 drivers
v0x1912570_0 .alias "Command", 2 0, v0x1928f70_0;
v0x19125f0_0 .net "OrNorXorOut", 0 0, L_0x194de10; 1 drivers
v0x1912670_0 .net "XorNor", 0 0, L_0x194d890; 1 drivers
v0x1912740_0 .net "nXor", 0 0, L_0x194d300; 1 drivers
L_0x194da10 .part v0x192a0b0_0, 2, 1;
L_0x194dfe0 .part v0x192a0b0_0, 0, 1;
S_0x1911bf0 .scope module, "mux0" "TwoInMux" 3 83, 3 8, S_0x1911610;
 .timescale -9 -12;
L_0x194d570/d .functor NOT 1, L_0x194da10, C4<0>, C4<0>, C4<0>;
L_0x194d570 .delay (10000,10000,10000) L_0x194d570/d;
L_0x194d630/d .functor AND 1, L_0x194d410, L_0x194d570, C4<1>, C4<1>;
L_0x194d630 .delay (20000,20000,20000) L_0x194d630/d;
L_0x194d740/d .functor AND 1, L_0x194cf70, L_0x194da10, C4<1>, C4<1>;
L_0x194d740 .delay (20000,20000,20000) L_0x194d740/d;
L_0x194d890/d .functor OR 1, L_0x194d630, L_0x194d740, C4<0>, C4<0>;
L_0x194d890 .delay (20000,20000,20000) L_0x194d890/d;
v0x1911ce0_0 .net "S", 0 0, L_0x194da10; 1 drivers
v0x1911da0_0 .alias "in0", 0 0, v0x1912400_0;
v0x1911e40_0 .alias "in1", 0 0, v0x19122a0_0;
v0x1911ee0_0 .net "nS", 0 0, L_0x194d570; 1 drivers
v0x1911f60_0 .net "out0", 0 0, L_0x194d630; 1 drivers
v0x1912000_0 .net "out1", 0 0, L_0x194d740; 1 drivers
v0x19120e0_0 .alias "outfinal", 0 0, v0x1912670_0;
S_0x1911700 .scope module, "mux1" "TwoInMux" 3 84, 3 8, S_0x1911610;
 .timescale -9 -12;
L_0x194dab0/d .functor NOT 1, L_0x194dfe0, C4<0>, C4<0>, C4<0>;
L_0x194dab0 .delay (10000,10000,10000) L_0x194dab0/d;
L_0x194db70/d .functor AND 1, L_0x194d890, L_0x194dab0, C4<1>, C4<1>;
L_0x194db70 .delay (20000,20000,20000) L_0x194db70/d;
L_0x194dcc0/d .functor AND 1, L_0x194d070, L_0x194dfe0, C4<1>, C4<1>;
L_0x194dcc0 .delay (20000,20000,20000) L_0x194dcc0/d;
L_0x194de10/d .functor OR 1, L_0x194db70, L_0x194dcc0, C4<0>, C4<0>;
L_0x194de10 .delay (20000,20000,20000) L_0x194de10/d;
v0x19117f0_0 .net "S", 0 0, L_0x194dfe0; 1 drivers
v0x1911870_0 .alias "in0", 0 0, v0x1912670_0;
v0x19118f0_0 .alias "in1", 0 0, v0x1912320_0;
v0x1911990_0 .net "nS", 0 0, L_0x194dab0; 1 drivers
v0x1911a10_0 .net "out0", 0 0, L_0x194db70; 1 drivers
v0x1911ab0_0 .net "out1", 0 0, L_0x194dcc0; 1 drivers
v0x1911b50_0 .alias "outfinal", 0 0, v0x19125f0_0;
S_0x1910210 .scope generate, "orbits[1]" "orbits[1]" 3 196, 3 196, S_0x190d890;
 .timescale -9 -12;
P_0x190fef8 .param/l "i" 3 196, +C4<01>;
S_0x1910340 .scope module, "attempt" "OrNorXor" 3 198, 3 64, S_0x1910210;
 .timescale -9 -12;
L_0x19494e0/d .functor NOR 1, L_0x194a830, L_0x194a8d0, C4<0>, C4<0>;
L_0x19494e0 .delay (10000,10000,10000) L_0x19494e0/d;
L_0x1949780/d .functor NOT 1, L_0x19494e0, C4<0>, C4<0>, C4<0>;
L_0x1949780 .delay (10000,10000,10000) L_0x1949780/d;
L_0x19498b0/d .functor NAND 1, L_0x194a830, L_0x194a8d0, C4<1>, C4<1>;
L_0x19498b0 .delay (10000,10000,10000) L_0x19498b0/d;
L_0x1949a10/d .functor NAND 1, L_0x19498b0, L_0x1949780, C4<1>, C4<1>;
L_0x1949a10 .delay (10000,10000,10000) L_0x1949a10/d;
L_0x1949b20/d .functor NOT 1, L_0x1949a10, C4<0>, C4<0>, C4<0>;
L_0x1949b20 .delay (10000,10000,10000) L_0x1949b20/d;
v0x1910ed0_0 .net "A", 0 0, L_0x194a830; 1 drivers
v0x1910f70_0 .net "AnandB", 0 0, L_0x19498b0; 1 drivers
v0x1911010_0 .net "AnorB", 0 0, L_0x19494e0; 1 drivers
v0x19110c0_0 .net "AorB", 0 0, L_0x1949780; 1 drivers
v0x19111a0_0 .net "AxorB", 0 0, L_0x1949b20; 1 drivers
v0x1911250_0 .net "B", 0 0, L_0x194a8d0; 1 drivers
v0x1911310_0 .alias "Command", 2 0, v0x1928f70_0;
v0x1911390_0 .net "OrNorXorOut", 0 0, L_0x194a520; 1 drivers
v0x1911460_0 .net "XorNor", 0 0, L_0x1949fa0; 1 drivers
v0x1911530_0 .net "nXor", 0 0, L_0x1949a10; 1 drivers
L_0x194a120 .part v0x192a0b0_0, 2, 1;
L_0x194a6f0 .part v0x192a0b0_0, 0, 1;
S_0x1910960 .scope module, "mux0" "TwoInMux" 3 83, 3 8, S_0x1910340;
 .timescale -9 -12;
L_0x1949c80/d .functor NOT 1, L_0x194a120, C4<0>, C4<0>, C4<0>;
L_0x1949c80 .delay (10000,10000,10000) L_0x1949c80/d;
L_0x1949d40/d .functor AND 1, L_0x1949b20, L_0x1949c80, C4<1>, C4<1>;
L_0x1949d40 .delay (20000,20000,20000) L_0x1949d40/d;
L_0x1949e50/d .functor AND 1, L_0x19494e0, L_0x194a120, C4<1>, C4<1>;
L_0x1949e50 .delay (20000,20000,20000) L_0x1949e50/d;
L_0x1949fa0/d .functor OR 1, L_0x1949d40, L_0x1949e50, C4<0>, C4<0>;
L_0x1949fa0 .delay (20000,20000,20000) L_0x1949fa0/d;
v0x1910a50_0 .net "S", 0 0, L_0x194a120; 1 drivers
v0x1910b10_0 .alias "in0", 0 0, v0x19111a0_0;
v0x1910bb0_0 .alias "in1", 0 0, v0x1911010_0;
v0x1910c50_0 .net "nS", 0 0, L_0x1949c80; 1 drivers
v0x1910cd0_0 .net "out0", 0 0, L_0x1949d40; 1 drivers
v0x1910d70_0 .net "out1", 0 0, L_0x1949e50; 1 drivers
v0x1910e50_0 .alias "outfinal", 0 0, v0x1911460_0;
S_0x1910430 .scope module, "mux1" "TwoInMux" 3 84, 3 8, S_0x1910340;
 .timescale -9 -12;
L_0x194a1c0/d .functor NOT 1, L_0x194a6f0, C4<0>, C4<0>, C4<0>;
L_0x194a1c0 .delay (10000,10000,10000) L_0x194a1c0/d;
L_0x194a280/d .functor AND 1, L_0x1949fa0, L_0x194a1c0, C4<1>, C4<1>;
L_0x194a280 .delay (20000,20000,20000) L_0x194a280/d;
L_0x194a3d0/d .functor AND 1, L_0x1949780, L_0x194a6f0, C4<1>, C4<1>;
L_0x194a3d0 .delay (20000,20000,20000) L_0x194a3d0/d;
L_0x194a520/d .functor OR 1, L_0x194a280, L_0x194a3d0, C4<0>, C4<0>;
L_0x194a520 .delay (20000,20000,20000) L_0x194a520/d;
v0x1910520_0 .net "S", 0 0, L_0x194a6f0; 1 drivers
v0x19105a0_0 .alias "in0", 0 0, v0x1911460_0;
v0x1910620_0 .alias "in1", 0 0, v0x19110c0_0;
v0x19106c0_0 .net "nS", 0 0, L_0x194a1c0; 1 drivers
v0x1910740_0 .net "out0", 0 0, L_0x194a280; 1 drivers
v0x19107e0_0 .net "out1", 0 0, L_0x194a3d0; 1 drivers
v0x19108c0_0 .alias "outfinal", 0 0, v0x1911390_0;
S_0x190edf0 .scope generate, "orbits[2]" "orbits[2]" 3 196, 3 196, S_0x190d890;
 .timescale -9 -12;
P_0x190eb68 .param/l "i" 3 196, +C4<010>;
S_0x190ef20 .scope module, "attempt" "OrNorXor" 3 198, 3 64, S_0x190edf0;
 .timescale -9 -12;
L_0x194a970/d .functor NOR 1, L_0x194bb30, L_0x194bbd0, C4<0>, C4<0>;
L_0x194a970 .delay (10000,10000,10000) L_0x194a970/d;
L_0x194aa80/d .functor NOT 1, L_0x194a970, C4<0>, C4<0>, C4<0>;
L_0x194aa80 .delay (10000,10000,10000) L_0x194aa80/d;
L_0x194abb0/d .functor NAND 1, L_0x194bb30, L_0x194bbd0, C4<1>, C4<1>;
L_0x194abb0 .delay (10000,10000,10000) L_0x194abb0/d;
L_0x194ad10/d .functor NAND 1, L_0x194abb0, L_0x194aa80, C4<1>, C4<1>;
L_0x194ad10 .delay (10000,10000,10000) L_0x194ad10/d;
L_0x194ae20/d .functor NOT 1, L_0x194ad10, C4<0>, C4<0>, C4<0>;
L_0x194ae20 .delay (10000,10000,10000) L_0x194ae20/d;
v0x190faf0_0 .net "A", 0 0, L_0x194bb30; 1 drivers
v0x190fb90_0 .net "AnandB", 0 0, L_0x194abb0; 1 drivers
v0x190fc30_0 .net "AnorB", 0 0, L_0x194a970; 1 drivers
v0x190fce0_0 .net "AorB", 0 0, L_0x194aa80; 1 drivers
v0x190fdc0_0 .net "AxorB", 0 0, L_0x194ae20; 1 drivers
v0x190fe70_0 .net "B", 0 0, L_0x194bbd0; 1 drivers
v0x190ff30_0 .alias "Command", 2 0, v0x1928f70_0;
v0x190ffb0_0 .net "OrNorXorOut", 0 0, L_0x194b820; 1 drivers
v0x1910060_0 .net "XorNor", 0 0, L_0x194b2a0; 1 drivers
v0x1910130_0 .net "nXor", 0 0, L_0x194ad10; 1 drivers
L_0x194b420 .part v0x192a0b0_0, 2, 1;
L_0x194b9f0 .part v0x192a0b0_0, 0, 1;
S_0x190f580 .scope module, "mux0" "TwoInMux" 3 83, 3 8, S_0x190ef20;
 .timescale -9 -12;
L_0x194af80/d .functor NOT 1, L_0x194b420, C4<0>, C4<0>, C4<0>;
L_0x194af80 .delay (10000,10000,10000) L_0x194af80/d;
L_0x194b040/d .functor AND 1, L_0x194ae20, L_0x194af80, C4<1>, C4<1>;
L_0x194b040 .delay (20000,20000,20000) L_0x194b040/d;
L_0x194b150/d .functor AND 1, L_0x194a970, L_0x194b420, C4<1>, C4<1>;
L_0x194b150 .delay (20000,20000,20000) L_0x194b150/d;
L_0x194b2a0/d .functor OR 1, L_0x194b040, L_0x194b150, C4<0>, C4<0>;
L_0x194b2a0 .delay (20000,20000,20000) L_0x194b2a0/d;
v0x190f670_0 .net "S", 0 0, L_0x194b420; 1 drivers
v0x190f730_0 .alias "in0", 0 0, v0x190fdc0_0;
v0x190f7d0_0 .alias "in1", 0 0, v0x190fc30_0;
v0x190f870_0 .net "nS", 0 0, L_0x194af80; 1 drivers
v0x190f8f0_0 .net "out0", 0 0, L_0x194b040; 1 drivers
v0x190f990_0 .net "out1", 0 0, L_0x194b150; 1 drivers
v0x190fa70_0 .alias "outfinal", 0 0, v0x1910060_0;
S_0x190f010 .scope module, "mux1" "TwoInMux" 3 84, 3 8, S_0x190ef20;
 .timescale -9 -12;
L_0x194b4c0/d .functor NOT 1, L_0x194b9f0, C4<0>, C4<0>, C4<0>;
L_0x194b4c0 .delay (10000,10000,10000) L_0x194b4c0/d;
L_0x194b580/d .functor AND 1, L_0x194b2a0, L_0x194b4c0, C4<1>, C4<1>;
L_0x194b580 .delay (20000,20000,20000) L_0x194b580/d;
L_0x194b6d0/d .functor AND 1, L_0x194aa80, L_0x194b9f0, C4<1>, C4<1>;
L_0x194b6d0 .delay (20000,20000,20000) L_0x194b6d0/d;
L_0x194b820/d .functor OR 1, L_0x194b580, L_0x194b6d0, C4<0>, C4<0>;
L_0x194b820 .delay (20000,20000,20000) L_0x194b820/d;
v0x190f100_0 .net "S", 0 0, L_0x194b9f0; 1 drivers
v0x190f1a0_0 .alias "in0", 0 0, v0x1910060_0;
v0x190f240_0 .alias "in1", 0 0, v0x190fce0_0;
v0x190f2e0_0 .net "nS", 0 0, L_0x194b4c0; 1 drivers
v0x190f360_0 .net "out0", 0 0, L_0x194b580; 1 drivers
v0x190f400_0 .net "out1", 0 0, L_0x194b6d0; 1 drivers
v0x190f4e0_0 .alias "outfinal", 0 0, v0x190ffb0_0;
S_0x190da00 .scope generate, "orbits[3]" "orbits[3]" 3 196, 3 196, S_0x190d890;
 .timescale -9 -12;
P_0x190daf8 .param/l "i" 3 196, +C4<011>;
S_0x190db90 .scope module, "attempt" "OrNorXor" 3 198, 3 64, S_0x190da00;
 .timescale -9 -12;
L_0x194bcb0/d .functor NOR 1, L_0x194ce30, L_0x194ced0, C4<0>, C4<0>;
L_0x194bcb0 .delay (10000,10000,10000) L_0x194bcb0/d;
L_0x194bda0/d .functor NOT 1, L_0x194bcb0, C4<0>, C4<0>, C4<0>;
L_0x194bda0 .delay (10000,10000,10000) L_0x194bda0/d;
L_0x194beb0/d .functor NAND 1, L_0x194ce30, L_0x194ced0, C4<1>, C4<1>;
L_0x194beb0 .delay (10000,10000,10000) L_0x194beb0/d;
L_0x194c010/d .functor NAND 1, L_0x194beb0, L_0x194bda0, C4<1>, C4<1>;
L_0x194c010 .delay (10000,10000,10000) L_0x194c010/d;
L_0x194c120/d .functor NOT 1, L_0x194c010, C4<0>, C4<0>, C4<0>;
L_0x194c120 .delay (10000,10000,10000) L_0x194c120/d;
v0x190e760_0 .net "A", 0 0, L_0x194ce30; 1 drivers
v0x190e800_0 .net "AnandB", 0 0, L_0x194beb0; 1 drivers
v0x190e8a0_0 .net "AnorB", 0 0, L_0x194bcb0; 1 drivers
v0x190e950_0 .net "AorB", 0 0, L_0x194bda0; 1 drivers
v0x190ea30_0 .net "AxorB", 0 0, L_0x194c120; 1 drivers
v0x190eae0_0 .net "B", 0 0, L_0x194ced0; 1 drivers
v0x190eba0_0 .alias "Command", 2 0, v0x1928f70_0;
v0x190ec20_0 .net "OrNorXorOut", 0 0, L_0x194cb20; 1 drivers
v0x190eca0_0 .net "XorNor", 0 0, L_0x194c5a0; 1 drivers
v0x190ed70_0 .net "nXor", 0 0, L_0x194c010; 1 drivers
L_0x194c720 .part v0x192a0b0_0, 2, 1;
L_0x194ccf0 .part v0x192a0b0_0, 0, 1;
S_0x190e1f0 .scope module, "mux0" "TwoInMux" 3 83, 3 8, S_0x190db90;
 .timescale -9 -12;
L_0x194c280/d .functor NOT 1, L_0x194c720, C4<0>, C4<0>, C4<0>;
L_0x194c280 .delay (10000,10000,10000) L_0x194c280/d;
L_0x194c340/d .functor AND 1, L_0x194c120, L_0x194c280, C4<1>, C4<1>;
L_0x194c340 .delay (20000,20000,20000) L_0x194c340/d;
L_0x194c450/d .functor AND 1, L_0x194bcb0, L_0x194c720, C4<1>, C4<1>;
L_0x194c450 .delay (20000,20000,20000) L_0x194c450/d;
L_0x194c5a0/d .functor OR 1, L_0x194c340, L_0x194c450, C4<0>, C4<0>;
L_0x194c5a0 .delay (20000,20000,20000) L_0x194c5a0/d;
v0x190e2e0_0 .net "S", 0 0, L_0x194c720; 1 drivers
v0x190e3a0_0 .alias "in0", 0 0, v0x190ea30_0;
v0x190e440_0 .alias "in1", 0 0, v0x190e8a0_0;
v0x190e4e0_0 .net "nS", 0 0, L_0x194c280; 1 drivers
v0x190e560_0 .net "out0", 0 0, L_0x194c340; 1 drivers
v0x190e600_0 .net "out1", 0 0, L_0x194c450; 1 drivers
v0x190e6e0_0 .alias "outfinal", 0 0, v0x190eca0_0;
S_0x190dc80 .scope module, "mux1" "TwoInMux" 3 84, 3 8, S_0x190db90;
 .timescale -9 -12;
L_0x194c7c0/d .functor NOT 1, L_0x194ccf0, C4<0>, C4<0>, C4<0>;
L_0x194c7c0 .delay (10000,10000,10000) L_0x194c7c0/d;
L_0x194c880/d .functor AND 1, L_0x194c5a0, L_0x194c7c0, C4<1>, C4<1>;
L_0x194c880 .delay (20000,20000,20000) L_0x194c880/d;
L_0x194c9d0/d .functor AND 1, L_0x194bda0, L_0x194ccf0, C4<1>, C4<1>;
L_0x194c9d0 .delay (20000,20000,20000) L_0x194c9d0/d;
L_0x194cb20/d .functor OR 1, L_0x194c880, L_0x194c9d0, C4<0>, C4<0>;
L_0x194cb20 .delay (20000,20000,20000) L_0x194cb20/d;
v0x190dd70_0 .net "S", 0 0, L_0x194ccf0; 1 drivers
v0x190de10_0 .alias "in0", 0 0, v0x190eca0_0;
v0x190deb0_0 .alias "in1", 0 0, v0x190e950_0;
v0x190df50_0 .net "nS", 0 0, L_0x194c7c0; 1 drivers
v0x190dfd0_0 .net "out0", 0 0, L_0x194c880; 1 drivers
v0x190e070_0 .net "out1", 0 0, L_0x194c9d0; 1 drivers
v0x190e150_0 .alias "outfinal", 0 0, v0x190ec20_0;
S_0x190cf10 .scope module, "ZeroMux0case" "FourInMux" 3 283, 3 24, S_0x18a5800;
 .timescale -9 -12;
L_0x194e120/d .functor NOT 1, L_0x1940830, C4<0>, C4<0>, C4<0>;
L_0x194e120 .delay (10000,10000,10000) L_0x194e120/d;
L_0x194e370/d .functor NOT 1, L_0x1940960, C4<0>, C4<0>, C4<0>;
L_0x194e370 .delay (10000,10000,10000) L_0x194e370/d;
L_0x194e430/d .functor NAND 1, L_0x194e120, L_0x194e370, L_0x194ea60, C4<1>;
L_0x194e430 .delay (10000,10000,10000) L_0x194e430/d;
L_0x194e520/d .functor NAND 1, L_0x1940830, L_0x194e370, L_0x194eb00, C4<1>;
L_0x194e520 .delay (10000,10000,10000) L_0x194e520/d;
L_0x194e610/d .functor NAND 1, L_0x194e120, L_0x1940960, L_0x194eba0, C4<1>;
L_0x194e610 .delay (10000,10000,10000) L_0x194e610/d;
L_0x194e700/d .functor NAND 1, L_0x1940830, L_0x1940960, L_0x194ef80, C4<1>;
L_0x194e700 .delay (10000,10000,10000) L_0x194e700/d;
L_0x194e7e0/d .functor NAND 1, L_0x194e430, L_0x194e520, L_0x194e610, L_0x194e700;
L_0x194e7e0 .delay (10000,10000,10000) L_0x194e7e0/d;
v0x190d000_0 .net "S0", 0 0, L_0x1940830; 1 drivers
v0x190d0c0_0 .net "S1", 0 0, L_0x1940960; 1 drivers
v0x190d160_0 .net "in0", 0 0, L_0x194ea60; 1 drivers
v0x190d200_0 .net "in1", 0 0, L_0x194eb00; 1 drivers
v0x190d280_0 .net "in2", 0 0, L_0x194eba0; 1 drivers
v0x190d320_0 .net "in3", 0 0, L_0x194ef80; 1 drivers
v0x190d3c0_0 .net "nS0", 0 0, L_0x194e120; 1 drivers
v0x190d460_0 .net "nS1", 0 0, L_0x194e370; 1 drivers
v0x190d500_0 .net "out", 0 0, L_0x194e7e0; 1 drivers
v0x190d5a0_0 .net "out0", 0 0, L_0x194e430; 1 drivers
v0x190d640_0 .net "out1", 0 0, L_0x194e520; 1 drivers
v0x190d6e0_0 .net "out2", 0 0, L_0x194e610; 1 drivers
v0x190d7f0_0 .net "out3", 0 0, L_0x194e700; 1 drivers
S_0x190c550 .scope module, "OneMux0case" "FourInMux" 3 284, 3 24, S_0x18a5800;
 .timescale -9 -12;
L_0x194ed00/d .functor NOT 1, L_0x194f890, C4<0>, C4<0>, C4<0>;
L_0x194ed00 .delay (10000,10000,10000) L_0x194ed00/d;
L_0x194edf0/d .functor NOT 1, L_0x194f070, C4<0>, C4<0>, C4<0>;
L_0x194edf0 .delay (10000,10000,10000) L_0x194edf0/d;
L_0x194ee90/d .functor NAND 1, L_0x194ed00, L_0x194edf0, L_0x194f1a0, C4<1>;
L_0x194ee90 .delay (10000,10000,10000) L_0x194ee90/d;
L_0x194f350/d .functor NAND 1, L_0x194f890, L_0x194edf0, L_0x194fc20, C4<1>;
L_0x194f350 .delay (10000,10000,10000) L_0x194f350/d;
L_0x194f440/d .functor NAND 1, L_0x194ed00, L_0x194f070, L_0x194fcc0, C4<1>;
L_0x194f440 .delay (10000,10000,10000) L_0x194f440/d;
L_0x194f530/d .functor NAND 1, L_0x194f890, L_0x194f070, L_0x194f9c0, C4<1>;
L_0x194f530 .delay (10000,10000,10000) L_0x194f530/d;
L_0x194f610/d .functor NAND 1, L_0x194ee90, L_0x194f350, L_0x194f440, L_0x194f530;
L_0x194f610 .delay (10000,10000,10000) L_0x194f610/d;
v0x190c640_0 .net "S0", 0 0, L_0x194f890; 1 drivers
v0x190c700_0 .net "S1", 0 0, L_0x194f070; 1 drivers
v0x190c7a0_0 .net "in0", 0 0, L_0x194f1a0; 1 drivers
v0x190c840_0 .net "in1", 0 0, L_0x194fc20; 1 drivers
v0x190c8c0_0 .net "in2", 0 0, L_0x194fcc0; 1 drivers
v0x190c960_0 .net "in3", 0 0, L_0x194f9c0; 1 drivers
v0x190ca40_0 .net "nS0", 0 0, L_0x194ed00; 1 drivers
v0x190cae0_0 .net "nS1", 0 0, L_0x194edf0; 1 drivers
v0x190cb80_0 .net "out", 0 0, L_0x194f610; 1 drivers
v0x190cc20_0 .net "out0", 0 0, L_0x194ee90; 1 drivers
v0x190ccc0_0 .net "out1", 0 0, L_0x194f350; 1 drivers
v0x190cd60_0 .net "out2", 0 0, L_0x194f440; 1 drivers
v0x190ce70_0 .net "out3", 0 0, L_0x194f530; 1 drivers
S_0x190c000 .scope module, "TwoMux0case" "TwoInMux" 3 285, 3 8, S_0x18a5800;
 .timescale -9 -12;
L_0x194fab0/d .functor NOT 1, L_0x194fd60, C4<0>, C4<0>, C4<0>;
L_0x194fab0 .delay (10000,10000,10000) L_0x194fab0/d;
L_0x194fba0/d .functor AND 1, L_0x194fe00, L_0x194fab0, C4<1>, C4<1>;
L_0x194fba0 .delay (20000,20000,20000) L_0x194fba0/d;
L_0x1950060/d .functor AND 1, L_0x194fef0, L_0x194fd60, C4<1>, C4<1>;
L_0x1950060 .delay (20000,20000,20000) L_0x1950060/d;
L_0x1950150/d .functor OR 1, L_0x194fba0, L_0x1950060, C4<0>, C4<0>;
L_0x1950150 .delay (20000,20000,20000) L_0x1950150/d;
v0x190c0f0_0 .net "S", 0 0, L_0x194fd60; 1 drivers
v0x190c1b0_0 .net "in0", 0 0, L_0x194fe00; 1 drivers
v0x190c250_0 .net "in1", 0 0, L_0x194fef0; 1 drivers
v0x190c2f0_0 .net "nS", 0 0, L_0x194fab0; 1 drivers
v0x190c370_0 .net "out0", 0 0, L_0x194fba0; 1 drivers
v0x190c410_0 .net "out1", 0 0, L_0x1950060; 1 drivers
v0x190c4b0_0 .net "outfinal", 0 0, L_0x1950150; 1 drivers
S_0x190a480 .scope generate, "muxbits[1]" "muxbits[1]" 3 290, 3 290, S_0x18a5800;
 .timescale -9 -12;
P_0x1909478 .param/l "i" 3 290, +C4<01>;
L_0x193adc0/d .functor OR 1, L_0x193aec0, L_0x193ac80, C4<0>, C4<0>;
L_0x193adc0 .delay (20000,20000,20000) L_0x193adc0/d;
v0x190bea0_0 .net *"_s15", 0 0, L_0x193aec0; 1 drivers
v0x190bf60_0 .net *"_s16", 0 0, L_0x193ac80; 1 drivers
S_0x190b520 .scope module, "ZeroMux" "FourInMux" 3 292, 3 24, S_0x190a480;
 .timescale -9 -12;
L_0x1938400/d .functor NOT 1, L_0x1938ea0, C4<0>, C4<0>, C4<0>;
L_0x1938400 .delay (10000,10000,10000) L_0x1938400/d;
L_0x1938650/d .functor NOT 1, L_0x1938fd0, C4<0>, C4<0>, C4<0>;
L_0x1938650 .delay (10000,10000,10000) L_0x1938650/d;
L_0x19386f0/d .functor NAND 1, L_0x1938400, L_0x1938650, L_0x1939100, C4<1>;
L_0x19386f0 .delay (10000,10000,10000) L_0x19386f0/d;
L_0x19387e0/d .functor NAND 1, L_0x1938ea0, L_0x1938650, L_0x19391a0, C4<1>;
L_0x19387e0 .delay (10000,10000,10000) L_0x19387e0/d;
L_0x1938930/d .functor NAND 1, L_0x1938400, L_0x1938fd0, L_0x1939240, C4<1>;
L_0x1938930 .delay (10000,10000,10000) L_0x1938930/d;
L_0x1938a80/d .functor NAND 1, L_0x1938ea0, L_0x1938fd0, L_0x1939440, C4<1>;
L_0x1938a80 .delay (10000,10000,10000) L_0x1938a80/d;
L_0x1938bf0/d .functor NAND 1, L_0x19386f0, L_0x19387e0, L_0x1938930, L_0x1938a80;
L_0x1938bf0 .delay (10000,10000,10000) L_0x1938bf0/d;
v0x190b610_0 .net "S0", 0 0, L_0x1938ea0; 1 drivers
v0x190b6d0_0 .net "S1", 0 0, L_0x1938fd0; 1 drivers
v0x190b770_0 .net "in0", 0 0, L_0x1939100; 1 drivers
v0x190b810_0 .net "in1", 0 0, L_0x19391a0; 1 drivers
v0x190b890_0 .net "in2", 0 0, L_0x1939240; 1 drivers
v0x190b930_0 .net "in3", 0 0, L_0x1939440; 1 drivers
v0x190b9d0_0 .net "nS0", 0 0, L_0x1938400; 1 drivers
v0x190ba70_0 .net "nS1", 0 0, L_0x1938650; 1 drivers
v0x190bb10_0 .net "out", 0 0, L_0x1938bf0; 1 drivers
v0x190bbb0_0 .net "out0", 0 0, L_0x19386f0; 1 drivers
v0x190bc50_0 .net "out1", 0 0, L_0x19387e0; 1 drivers
v0x190bcf0_0 .net "out2", 0 0, L_0x1938930; 1 drivers
v0x190be00_0 .net "out3", 0 0, L_0x1938a80; 1 drivers
S_0x190ab60 .scope module, "OneMux" "FourInMux" 3 293, 3 24, S_0x190a480;
 .timescale -9 -12;
L_0x19394e0/d .functor NOT 1, L_0x1939e60, C4<0>, C4<0>, C4<0>;
L_0x19394e0 .delay (10000,10000,10000) L_0x19394e0/d;
L_0x19395d0/d .functor NOT 1, L_0x1939f90, C4<0>, C4<0>, C4<0>;
L_0x19395d0 .delay (10000,10000,10000) L_0x19395d0/d;
L_0x1939670/d .functor NAND 1, L_0x19394e0, L_0x19395d0, L_0x193a120, C4<1>;
L_0x1939670 .delay (10000,10000,10000) L_0x1939670/d;
L_0x19397b0/d .functor NAND 1, L_0x1939e60, L_0x19395d0, L_0x193a2d0, C4<1>;
L_0x19397b0 .delay (10000,10000,10000) L_0x19397b0/d;
L_0x19398a0/d .functor NAND 1, L_0x19394e0, L_0x1939f90, L_0x193a370, C4<1>;
L_0x19398a0 .delay (10000,10000,10000) L_0x19398a0/d;
L_0x19399f0/d .functor NAND 1, L_0x1939e60, L_0x1939f90, L_0x193a410, C4<1>;
L_0x19399f0 .delay (10000,10000,10000) L_0x19399f0/d;
L_0x1939b60/d .functor NAND 1, L_0x1939670, L_0x19397b0, L_0x19398a0, L_0x19399f0;
L_0x1939b60 .delay (10000,10000,10000) L_0x1939b60/d;
v0x190ac50_0 .net "S0", 0 0, L_0x1939e60; 1 drivers
v0x190ad10_0 .net "S1", 0 0, L_0x1939f90; 1 drivers
v0x190adb0_0 .net "in0", 0 0, L_0x193a120; 1 drivers
v0x190ae50_0 .net "in1", 0 0, L_0x193a2d0; 1 drivers
v0x190aed0_0 .net "in2", 0 0, L_0x193a370; 1 drivers
v0x190af70_0 .net "in3", 0 0, L_0x193a410; 1 drivers
v0x190b050_0 .net "nS0", 0 0, L_0x19394e0; 1 drivers
v0x190b0f0_0 .net "nS1", 0 0, L_0x19395d0; 1 drivers
v0x190b190_0 .net "out", 0 0, L_0x1939b60; 1 drivers
v0x190b230_0 .net "out0", 0 0, L_0x1939670; 1 drivers
v0x190b2d0_0 .net "out1", 0 0, L_0x19397b0; 1 drivers
v0x190b370_0 .net "out2", 0 0, L_0x19398a0; 1 drivers
v0x190b480_0 .net "out3", 0 0, L_0x19399f0; 1 drivers
S_0x190a5f0 .scope module, "TwoMux" "TwoInMux" 3 294, 3 8, S_0x190a480;
 .timescale -9 -12;
L_0x193a0c0/d .functor NOT 1, L_0x193a960, C4<0>, C4<0>, C4<0>;
L_0x193a0c0 .delay (10000,10000,10000) L_0x193a0c0/d;
L_0x193a550/d .functor AND 1, L_0x193aa00, L_0x193a0c0, C4<1>, C4<1>;
L_0x193a550 .delay (20000,20000,20000) L_0x193a550/d;
L_0x193a640/d .functor AND 1, L_0x193ab40, L_0x193a960, C4<1>, C4<1>;
L_0x193a640 .delay (20000,20000,20000) L_0x193a640/d;
L_0x193a730/d .functor OR 1, L_0x193a550, L_0x193a640, C4<0>, C4<0>;
L_0x193a730 .delay (20000,20000,20000) L_0x193a730/d;
v0x190a6e0_0 .net "S", 0 0, L_0x193a960; 1 drivers
v0x190a780_0 .net "in0", 0 0, L_0x193aa00; 1 drivers
v0x190a820_0 .net "in1", 0 0, L_0x193ab40; 1 drivers
v0x190a8c0_0 .net "nS", 0 0, L_0x193a0c0; 1 drivers
v0x190a940_0 .net "out0", 0 0, L_0x193a550; 1 drivers
v0x190a9e0_0 .net "out1", 0 0, L_0x193a640; 1 drivers
v0x190aac0_0 .net "outfinal", 0 0, L_0x193a730; 1 drivers
S_0x1908900 .scope generate, "muxbits[2]" "muxbits[2]" 3 290, 3 290, S_0x18a5800;
 .timescale -9 -12;
P_0x1907848 .param/l "i" 3 290, +C4<010>;
L_0x193d1d0/d .functor OR 1, L_0x193d9d0, L_0x193dd50, C4<0>, C4<0>;
L_0x193d1d0 .delay (20000,20000,20000) L_0x193d1d0/d;
v0x190a320_0 .net *"_s15", 0 0, L_0x193d9d0; 1 drivers
v0x190a3e0_0 .net *"_s16", 0 0, L_0x193dd50; 1 drivers
S_0x19099a0 .scope module, "ZeroMux" "FourInMux" 3 292, 3 24, S_0x1908900;
 .timescale -9 -12;
L_0x193b060/d .functor NOT 1, L_0x193af60, C4<0>, C4<0>, C4<0>;
L_0x193b060 .delay (10000,10000,10000) L_0x193b060/d;
L_0x193b150/d .functor NOT 1, L_0x193ba50, C4<0>, C4<0>, C4<0>;
L_0x193b150 .delay (10000,10000,10000) L_0x193b150/d;
L_0x193b1f0/d .functor NAND 1, L_0x193b060, L_0x193b150, L_0x193b900, C4<1>;
L_0x193b1f0 .delay (10000,10000,10000) L_0x193b1f0/d;
L_0x193b330/d .functor NAND 1, L_0x193af60, L_0x193b150, L_0x193bc50, C4<1>;
L_0x193b330 .delay (10000,10000,10000) L_0x193b330/d;
L_0x193b420/d .functor NAND 1, L_0x193b060, L_0x193ba50, L_0x193bb80, C4<1>;
L_0x193b420 .delay (10000,10000,10000) L_0x193b420/d;
L_0x193b510/d .functor NAND 1, L_0x193af60, L_0x193ba50, L_0x193be20, C4<1>;
L_0x193b510 .delay (10000,10000,10000) L_0x193b510/d;
L_0x193b650/d .functor NAND 1, L_0x193b1f0, L_0x193b330, L_0x193b420, L_0x193b510;
L_0x193b650 .delay (10000,10000,10000) L_0x193b650/d;
v0x1909a90_0 .net "S0", 0 0, L_0x193af60; 1 drivers
v0x1909b50_0 .net "S1", 0 0, L_0x193ba50; 1 drivers
v0x1909bf0_0 .net "in0", 0 0, L_0x193b900; 1 drivers
v0x1909c90_0 .net "in1", 0 0, L_0x193bc50; 1 drivers
v0x1909d10_0 .net "in2", 0 0, L_0x193bb80; 1 drivers
v0x1909db0_0 .net "in3", 0 0, L_0x193be20; 1 drivers
v0x1909e50_0 .net "nS0", 0 0, L_0x193b060; 1 drivers
v0x1909ef0_0 .net "nS1", 0 0, L_0x193b150; 1 drivers
v0x1909f90_0 .net "out", 0 0, L_0x193b650; 1 drivers
v0x190a030_0 .net "out0", 0 0, L_0x193b1f0; 1 drivers
v0x190a0d0_0 .net "out1", 0 0, L_0x193b330; 1 drivers
v0x190a170_0 .net "out2", 0 0, L_0x193b420; 1 drivers
v0x190a280_0 .net "out3", 0 0, L_0x193b510; 1 drivers
S_0x1908fe0 .scope module, "OneMux" "FourInMux" 3 293, 3 24, S_0x1908900;
 .timescale -9 -12;
L_0x193bcf0/d .functor NOT 1, L_0x193c7f0, C4<0>, C4<0>, C4<0>;
L_0x193bcf0 .delay (10000,10000,10000) L_0x193bcf0/d;
L_0x193c050/d .functor NOT 1, L_0x193bf10, C4<0>, C4<0>, C4<0>;
L_0x193c050 .delay (10000,10000,10000) L_0x193c050/d;
L_0x193c0b0/d .functor NAND 1, L_0x193bcf0, L_0x193c050, L_0x192ad80, C4<1>;
L_0x193c0b0 .delay (10000,10000,10000) L_0x193c0b0/d;
L_0x193c1f0/d .functor NAND 1, L_0x193c7f0, L_0x193c050, L_0x192af30, C4<1>;
L_0x193c1f0 .delay (10000,10000,10000) L_0x193c1f0/d;
L_0x193c2e0/d .functor NAND 1, L_0x193bcf0, L_0x193bf10, L_0x192abf0, C4<1>;
L_0x193c2e0 .delay (10000,10000,10000) L_0x193c2e0/d;
L_0x193c3d0/d .functor NAND 1, L_0x193c7f0, L_0x193bf10, L_0x192ae20, C4<1>;
L_0x193c3d0 .delay (10000,10000,10000) L_0x193c3d0/d;
L_0x193c540/d .functor NAND 1, L_0x193c0b0, L_0x193c1f0, L_0x193c2e0, L_0x193c3d0;
L_0x193c540 .delay (10000,10000,10000) L_0x193c540/d;
v0x19090d0_0 .net "S0", 0 0, L_0x193c7f0; 1 drivers
v0x1909190_0 .net "S1", 0 0, L_0x193bf10; 1 drivers
v0x1909230_0 .net "in0", 0 0, L_0x192ad80; 1 drivers
v0x19092d0_0 .net "in1", 0 0, L_0x192af30; 1 drivers
v0x1909350_0 .net "in2", 0 0, L_0x192abf0; 1 drivers
v0x19093f0_0 .net "in3", 0 0, L_0x192ae20; 1 drivers
v0x19094d0_0 .net "nS0", 0 0, L_0x193bcf0; 1 drivers
v0x1909570_0 .net "nS1", 0 0, L_0x193c050; 1 drivers
v0x1909610_0 .net "out", 0 0, L_0x193c540; 1 drivers
v0x19096b0_0 .net "out0", 0 0, L_0x193c0b0; 1 drivers
v0x1909750_0 .net "out1", 0 0, L_0x193c1f0; 1 drivers
v0x19097f0_0 .net "out2", 0 0, L_0x193c2e0; 1 drivers
v0x1909900_0 .net "out3", 0 0, L_0x193c3d0; 1 drivers
S_0x1908a70 .scope module, "TwoMux" "TwoInMux" 3 294, 3 8, S_0x1908900;
 .timescale -9 -12;
L_0x192aec0/d .functor NOT 1, L_0x193d130, C4<0>, C4<0>, C4<0>;
L_0x192aec0 .delay (10000,10000,10000) L_0x192aec0/d;
L_0x193d2e0/d .functor AND 1, L_0x193d860, L_0x192aec0, C4<1>, C4<1>;
L_0x193d2e0 .delay (20000,20000,20000) L_0x193d2e0/d;
L_0x193d3d0/d .functor AND 1, L_0x193d730, L_0x193d130, C4<1>, C4<1>;
L_0x193d3d0 .delay (20000,20000,20000) L_0x193d3d0/d;
L_0x193d4c0/d .functor OR 1, L_0x193d2e0, L_0x193d3d0, C4<0>, C4<0>;
L_0x193d4c0 .delay (20000,20000,20000) L_0x193d4c0/d;
v0x1908b60_0 .net "S", 0 0, L_0x193d130; 1 drivers
v0x1908c00_0 .net "in0", 0 0, L_0x193d860; 1 drivers
v0x1908ca0_0 .net "in1", 0 0, L_0x193d730; 1 drivers
v0x1908d40_0 .net "nS", 0 0, L_0x192aec0; 1 drivers
v0x1908dc0_0 .net "out0", 0 0, L_0x193d2e0; 1 drivers
v0x1908e60_0 .net "out1", 0 0, L_0x193d3d0; 1 drivers
v0x1908f40_0 .net "outfinal", 0 0, L_0x193d4c0; 1 drivers
S_0x1883e50 .scope generate, "muxbits[3]" "muxbits[3]" 3 290, 3 290, S_0x18a5800;
 .timescale -9 -12;
P_0x187d708 .param/l "i" 3 290, +C4<011>;
L_0x1940410/d .functor OR 1, L_0x1940790, L_0x19405a0, C4<0>, C4<0>;
L_0x1940410 .delay (20000,20000,20000) L_0x1940410/d;
v0x19087a0_0 .net *"_s15", 0 0, L_0x1940790; 1 drivers
v0x1908860_0 .net *"_s16", 0 0, L_0x19405a0; 1 drivers
S_0x1907e20 .scope module, "ZeroMux" "FourInMux" 3 292, 3 24, S_0x1883e50;
 .timescale -9 -12;
L_0x193dc00/d .functor NOT 1, L_0x193e700, C4<0>, C4<0>, C4<0>;
L_0x193dc00 .delay (10000,10000,10000) L_0x193dc00/d;
L_0x193dcf0/d .functor NOT 1, L_0x193ddf0, C4<0>, C4<0>, C4<0>;
L_0x193dcf0 .delay (10000,10000,10000) L_0x193dcf0/d;
L_0x193df90/d .functor NAND 1, L_0x193dc00, L_0x193dcf0, L_0x193e9a0, C4<1>;
L_0x193df90 .delay (10000,10000,10000) L_0x193df90/d;
L_0x193e0d0/d .functor NAND 1, L_0x193e700, L_0x193dcf0, L_0x1930820, C4<1>;
L_0x193e0d0 .delay (10000,10000,10000) L_0x193e0d0/d;
L_0x193e1c0/d .functor NAND 1, L_0x193dc00, L_0x193ddf0, L_0x193e830, C4<1>;
L_0x193e1c0 .delay (10000,10000,10000) L_0x193e1c0/d;
L_0x193e2e0/d .functor NAND 1, L_0x193e700, L_0x193ddf0, L_0x193ede0, C4<1>;
L_0x193e2e0 .delay (10000,10000,10000) L_0x193e2e0/d;
L_0x193e450/d .functor NAND 1, L_0x193df90, L_0x193e0d0, L_0x193e1c0, L_0x193e2e0;
L_0x193e450 .delay (10000,10000,10000) L_0x193e450/d;
v0x1907f10_0 .net "S0", 0 0, L_0x193e700; 1 drivers
v0x1907fd0_0 .net "S1", 0 0, L_0x193ddf0; 1 drivers
v0x1908070_0 .net "in0", 0 0, L_0x193e9a0; 1 drivers
v0x1908110_0 .net "in1", 0 0, L_0x1930820; 1 drivers
v0x1908190_0 .net "in2", 0 0, L_0x193e830; 1 drivers
v0x1908230_0 .net "in3", 0 0, L_0x193ede0; 1 drivers
v0x19082d0_0 .net "nS0", 0 0, L_0x193dc00; 1 drivers
v0x1908370_0 .net "nS1", 0 0, L_0x193dcf0; 1 drivers
v0x1908410_0 .net "out", 0 0, L_0x193e450; 1 drivers
v0x19084b0_0 .net "out0", 0 0, L_0x193df90; 1 drivers
v0x1908550_0 .net "out1", 0 0, L_0x193e0d0; 1 drivers
v0x19085f0_0 .net "out2", 0 0, L_0x193e1c0; 1 drivers
v0x1908700_0 .net "out3", 0 0, L_0x193e2e0; 1 drivers
S_0x19073b0 .scope module, "OneMux" "FourInMux" 3 293, 3 24, S_0x1883e50;
 .timescale -9 -12;
L_0x193e920/d .functor NOT 1, L_0x193ec50, C4<0>, C4<0>, C4<0>;
L_0x193e920 .delay (10000,10000,10000) L_0x193e920/d;
L_0x193ef10/d .functor NOT 1, L_0x193f890, C4<0>, C4<0>, C4<0>;
L_0x193ef10 .delay (10000,10000,10000) L_0x193ef10/d;
L_0x193efb0/d .functor NAND 1, L_0x193e920, L_0x193ef10, L_0x193f6f0, C4<1>;
L_0x193efb0 .delay (10000,10000,10000) L_0x193efb0/d;
L_0x193f0f0/d .functor NAND 1, L_0x193ec50, L_0x193ef10, L_0x193f790, C4<1>;
L_0x193f0f0 .delay (10000,10000,10000) L_0x193f0f0/d;
L_0x193f1e0/d .functor NAND 1, L_0x193e920, L_0x193f890, L_0x193fb80, C4<1>;
L_0x193f1e0 .delay (10000,10000,10000) L_0x193f1e0/d;
L_0x193f2d0/d .functor NAND 1, L_0x193ec50, L_0x193f890, L_0x193fc20, C4<1>;
L_0x193f2d0 .delay (10000,10000,10000) L_0x193f2d0/d;
L_0x193f440/d .functor NAND 1, L_0x193efb0, L_0x193f0f0, L_0x193f1e0, L_0x193f2d0;
L_0x193f440 .delay (10000,10000,10000) L_0x193f440/d;
v0x19074a0_0 .net "S0", 0 0, L_0x193ec50; 1 drivers
v0x1907560_0 .net "S1", 0 0, L_0x193f890; 1 drivers
v0x1907600_0 .net "in0", 0 0, L_0x193f6f0; 1 drivers
v0x19076a0_0 .net "in1", 0 0, L_0x193f790; 1 drivers
v0x1907720_0 .net "in2", 0 0, L_0x193fb80; 1 drivers
v0x19077c0_0 .net "in3", 0 0, L_0x193fc20; 1 drivers
v0x19078a0_0 .net "nS0", 0 0, L_0x193e920; 1 drivers
v0x1907940_0 .net "nS1", 0 0, L_0x193ef10; 1 drivers
v0x1907a30_0 .net "out", 0 0, L_0x193f440; 1 drivers
v0x1907ad0_0 .net "out0", 0 0, L_0x193efb0; 1 drivers
v0x1907bd0_0 .net "out1", 0 0, L_0x193f0f0; 1 drivers
v0x1907c70_0 .net "out2", 0 0, L_0x193f1e0; 1 drivers
v0x1907d80_0 .net "out3", 0 0, L_0x193f2d0; 1 drivers
S_0x1883c00 .scope module, "TwoMux" "TwoInMux" 3 294, 3 8, S_0x1883e50;
 .timescale -9 -12;
L_0x1939330/d .functor NOT 1, L_0x19402d0, C4<0>, C4<0>, C4<0>;
L_0x1939330 .delay (10000,10000,10000) L_0x1939330/d;
L_0x193f9c0/d .functor AND 1, L_0x193fed0, L_0x1939330, C4<1>, C4<1>;
L_0x193f9c0 .delay (20000,20000,20000) L_0x193f9c0/d;
L_0x193fab0/d .functor AND 1, L_0x193ffc0, L_0x19402d0, C4<1>, C4<1>;
L_0x193fab0 .delay (20000,20000,20000) L_0x193fab0/d;
L_0x19400f0/d .functor OR 1, L_0x193f9c0, L_0x193fab0, C4<0>, C4<0>;
L_0x19400f0 .delay (20000,20000,20000) L_0x19400f0/d;
v0x184e470_0 .net "S", 0 0, L_0x19402d0; 1 drivers
v0x1906fa0_0 .net "in0", 0 0, L_0x193fed0; 1 drivers
v0x1907040_0 .net "in1", 0 0, L_0x193ffc0; 1 drivers
v0x19070e0_0 .net "nS", 0 0, L_0x1939330; 1 drivers
v0x1907190_0 .net "out0", 0 0, L_0x193f9c0; 1 drivers
v0x1907230_0 .net "out1", 0 0, L_0x193fab0; 1 drivers
v0x1907310_0 .net "outfinal", 0 0, L_0x19400f0; 1 drivers
    .scope S_0x18c7e50;
T_0 ;
    %vpi_call 2 150 "$display", "Test 4 Bit Adder Functionality";
    %vpi_call 2 152 "$display", " A   | B    |Command| Out|ExpectedOut|Cout|OF";
    %movi 8, 2, 4;
    %set/v v0x1929e30_0, 8, 4;
    %movi 8, 4, 4;
    %set/v v0x192a030_0, 8, 4;
    %set/v v0x192a0b0_0, 0, 3;
    %delay 1000000, 0;
    %vpi_call 2 156 "$display", "%b | %b | %b | %b | Expect 0110| %b | %b ", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x1929eb0_0, v0x192a3b0_0, v0x192a430_0;
    %movi 8, 1, 4;
    %set/v v0x1929e30_0, 8, 4;
    %movi 8, 6, 4;
    %set/v v0x192a030_0, 8, 4;
    %set/v v0x192a0b0_0, 0, 3;
    %delay 1000000, 0;
    %vpi_call 2 160 "$display", "%b | %b | %b | %b | Expect 0111| %b | %b ", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x1929eb0_0, v0x192a3b0_0, v0x192a430_0;
    %movi 8, 5, 4;
    %set/v v0x1929e30_0, 8, 4;
    %movi 8, 13, 4;
    %set/v v0x192a030_0, 8, 4;
    %set/v v0x192a0b0_0, 0, 3;
    %delay 1000000, 0;
    %vpi_call 2 164 "$display", "%b | %b | %b | %b | Expect 0010| %b | %b ", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x1929eb0_0, v0x192a3b0_0, v0x192a430_0;
    %movi 8, 2, 4;
    %set/v v0x1929e30_0, 8, 4;
    %set/v v0x192a030_0, 1, 4;
    %set/v v0x192a0b0_0, 0, 3;
    %delay 1000000, 0;
    %vpi_call 2 168 "$display", "%b | %b | %b | %b | Expect 0001| %b | %b ", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x1929eb0_0, v0x192a3b0_0, v0x192a430_0;
    %movi 8, 8, 4;
    %set/v v0x1929e30_0, 8, 4;
    %movi 8, 3, 4;
    %set/v v0x192a030_0, 8, 4;
    %set/v v0x192a0b0_0, 0, 3;
    %delay 1000000, 0;
    %vpi_call 2 172 "$display", "%b | %b | %b | %b | Expect 1011| %b | %b ", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x1929eb0_0, v0x192a3b0_0, v0x192a430_0;
    %movi 8, 12, 4;
    %set/v v0x1929e30_0, 8, 4;
    %movi 8, 2, 4;
    %set/v v0x192a030_0, 8, 4;
    %set/v v0x192a0b0_0, 0, 3;
    %delay 1000000, 0;
    %vpi_call 2 176 "$display", "%b | %b | %b | %b | Expect 1110| %b | %b ", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x1929eb0_0, v0x192a3b0_0, v0x192a430_0;
    %movi 8, 11, 4;
    %set/v v0x1929e30_0, 8, 4;
    %movi 8, 5, 4;
    %set/v v0x192a030_0, 8, 4;
    %set/v v0x192a0b0_0, 0, 3;
    %delay 1000000, 0;
    %vpi_call 2 180 "$display", "%b | %b | %b | %b | Expect 0110| %b | %b ", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x1929eb0_0, v0x192a3b0_0, v0x192a430_0;
    %movi 8, 7, 4;
    %set/v v0x1929e30_0, 8, 4;
    %movi 8, 9, 4;
    %set/v v0x192a030_0, 8, 4;
    %set/v v0x192a0b0_0, 0, 3;
    %delay 1000000, 0;
    %vpi_call 2 184 "$display", "%b | %b | %b | %b | Expect 0000| %b | %b ", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x1929eb0_0, v0x192a3b0_0, v0x192a430_0;
    %movi 8, 13, 4;
    %set/v v0x1929e30_0, 8, 4;
    %movi 8, 12, 4;
    %set/v v0x192a030_0, 8, 4;
    %set/v v0x192a0b0_0, 0, 3;
    %delay 1000000, 0;
    %vpi_call 2 188 "$display", "%b | %b | %b | %b | Expect 1001| %b | %b ", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x1929eb0_0, v0x192a3b0_0, v0x192a430_0;
    %movi 8, 14, 4;
    %set/v v0x1929e30_0, 8, 4;
    %movi 8, 10, 4;
    %set/v v0x192a030_0, 8, 4;
    %set/v v0x192a0b0_0, 0, 3;
    %delay 1000000, 0;
    %vpi_call 2 192 "$display", "%b | %b | %b | %b | Expect 1000| %b | %b ", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x1929eb0_0, v0x192a3b0_0, v0x192a430_0;
    %movi 8, 5, 4;
    %set/v v0x1929e30_0, 8, 4;
    %movi 8, 6, 4;
    %set/v v0x192a030_0, 8, 4;
    %set/v v0x192a0b0_0, 0, 3;
    %delay 1000000, 0;
    %vpi_call 2 196 "$display", "%b | %b | %b | %b | Expect XXXX| %b | %b ", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x1929eb0_0, v0x192a3b0_0, v0x192a430_0;
    %movi 8, 2, 4;
    %set/v v0x1929e30_0, 8, 4;
    %movi 8, 7, 4;
    %set/v v0x192a030_0, 8, 4;
    %set/v v0x192a0b0_0, 0, 3;
    %delay 1000000, 0;
    %vpi_call 2 200 "$display", "%b | %b | %b | %b | Expect XXXX| %b | %b ", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x1929eb0_0, v0x192a3b0_0, v0x192a430_0;
    %movi 8, 7, 4;
    %set/v v0x1929e30_0, 8, 4;
    %movi 8, 7, 4;
    %set/v v0x192a030_0, 8, 4;
    %set/v v0x192a0b0_0, 0, 3;
    %delay 1000000, 0;
    %vpi_call 2 204 "$display", "%b | %b | %b | %b | Expect XXXX| %b | %b ", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x1929eb0_0, v0x192a3b0_0, v0x192a430_0;
    %movi 8, 8, 4;
    %set/v v0x1929e30_0, 8, 4;
    %set/v v0x192a030_0, 1, 4;
    %set/v v0x192a0b0_0, 0, 3;
    %delay 1000000, 0;
    %vpi_call 2 208 "$display", "%b | %b | %b | %b | Expect XXXX| %b | %b ", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x1929eb0_0, v0x192a3b0_0, v0x192a430_0;
    %movi 8, 8, 4;
    %set/v v0x1929e30_0, 8, 4;
    %movi 8, 13, 4;
    %set/v v0x192a030_0, 8, 4;
    %set/v v0x192a0b0_0, 0, 3;
    %delay 1000000, 0;
    %vpi_call 2 212 "$display", "%b | %b | %b | %b | Expect XXXX| %b | %b ", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x1929eb0_0, v0x192a3b0_0, v0x192a430_0;
    %movi 8, 11, 4;
    %set/v v0x1929e30_0, 8, 4;
    %movi 8, 12, 4;
    %set/v v0x192a030_0, 8, 4;
    %set/v v0x192a0b0_0, 0, 3;
    %delay 1000000, 0;
    %vpi_call 2 216 "$display", "%b | %b | %b | %b | Expect XXXX| %b | %b ", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x1929eb0_0, v0x192a3b0_0, v0x192a430_0;
    %vpi_call 2 218 "$display", "Test 4 Bit SLT Functionality";
    %vpi_call 2 220 "$display", " A   | B    |Command| Out|ExpectedOut|Cout|OF |SLTflag";
    %movi 8, 2, 4;
    %set/v v0x1929e30_0, 8, 4;
    %movi 8, 4, 4;
    %set/v v0x192a030_0, 8, 4;
    %movi 8, 3, 3;
    %set/v v0x192a0b0_0, 8, 3;
    %delay 1000000, 0;
    %vpi_call 2 224 "$display", "%b | %b | %b | %b | Expect 1110| %b | %b | %b", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x1929eb0_0, v0x192a3b0_0, v0x192a430_0, v0x192a230_0;
    %movi 8, 4, 4;
    %set/v v0x1929e30_0, 8, 4;
    %movi 8, 2, 4;
    %set/v v0x192a030_0, 8, 4;
    %movi 8, 3, 3;
    %set/v v0x192a0b0_0, 8, 3;
    %delay 1000000, 0;
    %vpi_call 2 228 "$display", "%b | %b | %b | %b | Expect 0010| %b | %b | %b", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x1929eb0_0, v0x192a3b0_0, v0x192a430_0, v0x192a230_0;
    %movi 8, 14, 4;
    %set/v v0x1929e30_0, 8, 4;
    %movi 8, 4, 4;
    %set/v v0x192a030_0, 8, 4;
    %movi 8, 3, 3;
    %set/v v0x192a0b0_0, 8, 3;
    %delay 1000000, 0;
    %vpi_call 2 232 "$display", "%b | %b | %b | %b | Expect 1010| %b | %b | %b", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x1929eb0_0, v0x192a3b0_0, v0x192a430_0, v0x192a230_0;
    %movi 8, 4, 4;
    %set/v v0x1929e30_0, 8, 4;
    %movi 8, 14, 4;
    %set/v v0x192a030_0, 8, 4;
    %movi 8, 3, 3;
    %set/v v0x192a0b0_0, 8, 3;
    %delay 1000000, 0;
    %vpi_call 2 236 "$display", "%b | %b | %b | %b | Expect 0110| %b | %b | %b", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x1929eb0_0, v0x192a3b0_0, v0x192a430_0, v0x192a230_0;
    %movi 8, 14, 4;
    %set/v v0x1929e30_0, 8, 4;
    %set/v v0x192a030_0, 1, 4;
    %movi 8, 3, 3;
    %set/v v0x192a0b0_0, 8, 3;
    %delay 1000000, 0;
    %vpi_call 2 240 "$display", "%b | %b | %b | %b | Expect 1111| %b | %b | %b", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x1929eb0_0, v0x192a3b0_0, v0x192a430_0, v0x192a230_0;
    %set/v v0x1929e30_0, 1, 4;
    %movi 8, 14, 4;
    %set/v v0x192a030_0, 8, 4;
    %movi 8, 3, 3;
    %set/v v0x192a0b0_0, 8, 3;
    %delay 1000000, 0;
    %vpi_call 2 244 "$display", "%b | %b | %b | %b | Expect 0001| %b | %b | %b", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x1929eb0_0, v0x192a3b0_0, v0x192a430_0, v0x192a230_0;
    %movi 8, 13, 4;
    %set/v v0x1929e30_0, 8, 4;
    %movi 8, 13, 4;
    %set/v v0x192a030_0, 8, 4;
    %movi 8, 3, 3;
    %set/v v0x192a0b0_0, 8, 3;
    %delay 1000000, 0;
    %vpi_call 2 248 "$display", "%b | %b | %b | %b | Expect 0000| %b | %b | %b", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x1929eb0_0, v0x192a3b0_0, v0x192a430_0, v0x192a230_0;
    %movi 8, 5, 4;
    %set/v v0x1929e30_0, 8, 4;
    %movi 8, 5, 4;
    %set/v v0x192a030_0, 8, 4;
    %movi 8, 3, 3;
    %set/v v0x192a0b0_0, 8, 3;
    %delay 1000000, 0;
    %vpi_call 2 252 "$display", "%b | %b | %b | %b | Expect 0000| %b | %b | %b", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x1929eb0_0, v0x192a3b0_0, v0x192a430_0, v0x192a230_0;
    %movi 8, 9, 4;
    %set/v v0x1929e30_0, 8, 4;
    %movi 8, 5, 4;
    %set/v v0x192a030_0, 8, 4;
    %movi 8, 3, 3;
    %set/v v0x192a0b0_0, 8, 3;
    %delay 1000000, 0;
    %vpi_call 2 256 "$display", "%b | %b | %b | %b | Expect XXXX| %b | %b | %b", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x1929eb0_0, v0x192a3b0_0, v0x192a430_0, v0x192a230_0;
    %vpi_call 2 258 "$display", "Test 4 Bit AND/NAND Functionality";
    %vpi_call 2 260 "$display", " A   | B    |Command| Out    |ExpectedOut-AND";
    %set/v v0x1929e30_0, 1, 4;
    %set/v v0x192a030_0, 1, 4;
    %movi 8, 4, 3;
    %set/v v0x192a0b0_0, 8, 3;
    %delay 1000000, 0;
    %vpi_call 2 264 "$display", "%b | %b |   %b |  %b  | 1111", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x1929fb0_0;
    %set/v v0x1929e30_0, 1, 4;
    %movi 8, 10, 4;
    %set/v v0x192a030_0, 8, 4;
    %movi 8, 4, 3;
    %set/v v0x192a0b0_0, 8, 3;
    %delay 1000000, 0;
    %vpi_call 2 268 "$display", "%b | %b |   %b |  %b  | 1010", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x1929fb0_0;
    %set/v v0x1929e30_0, 1, 4;
    %movi 8, 5, 4;
    %set/v v0x192a030_0, 8, 4;
    %movi 8, 4, 3;
    %set/v v0x192a0b0_0, 8, 3;
    %delay 1000000, 0;
    %vpi_call 2 272 "$display", "%b | %b |   %b |  %b  | 0101", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x1929fb0_0;
    %set/v v0x1929e30_0, 1, 4;
    %set/v v0x192a030_0, 0, 4;
    %movi 8, 4, 3;
    %set/v v0x192a0b0_0, 8, 3;
    %delay 1000000, 0;
    %vpi_call 2 276 "$display", "%b | %b |   %b |  %b  | 0000", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x1929fb0_0;
    %vpi_call 2 279 "$display", " A   | B    |Command| Out    |ExpectedOut-NAND";
    %set/v v0x1929e30_0, 1, 4;
    %set/v v0x192a030_0, 1, 4;
    %movi 8, 5, 3;
    %set/v v0x192a0b0_0, 8, 3;
    %delay 1000000, 0;
    %vpi_call 2 283 "$display", "%b | %b |   %b |  %b  | 0000", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x1929fb0_0;
    %set/v v0x1929e30_0, 1, 4;
    %movi 8, 10, 4;
    %set/v v0x192a030_0, 8, 4;
    %movi 8, 5, 3;
    %set/v v0x192a0b0_0, 8, 3;
    %delay 1000000, 0;
    %vpi_call 2 287 "$display", "%b | %b |   %b |  %b  | 0101", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x1929fb0_0;
    %set/v v0x1929e30_0, 1, 4;
    %movi 8, 5, 4;
    %set/v v0x192a030_0, 8, 4;
    %movi 8, 5, 3;
    %set/v v0x192a0b0_0, 8, 3;
    %delay 1000000, 0;
    %vpi_call 2 291 "$display", "%b | %b |   %b |  %b  | 1010", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x1929fb0_0;
    %set/v v0x1929e30_0, 1, 4;
    %set/v v0x192a030_0, 0, 4;
    %movi 8, 5, 3;
    %set/v v0x192a0b0_0, 8, 3;
    %delay 1000000, 0;
    %vpi_call 2 295 "$display", "%b | %b |   %b |  %b  | 1111", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x1929fb0_0;
    %vpi_call 2 297 "$display", "Test 4 Bit OR/NOR/XOR Functionality";
    %vpi_call 2 299 "$display", " A   | B    |Command  | Out     |ExpectedOut-OR";
    %movi 8, 10, 4;
    %set/v v0x1929e30_0, 8, 4;
    %movi 8, 5, 4;
    %set/v v0x192a030_0, 8, 4;
    %set/v v0x192a0b0_0, 1, 3;
    %delay 1000000, 0;
    %vpi_call 2 303 "$display", "%b | %b |    %b  |  %b   | 1111", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x192a1b0_0;
    %set/v v0x1929e30_0, 1, 4;
    %movi 8, 5, 4;
    %set/v v0x192a030_0, 8, 4;
    %set/v v0x192a0b0_0, 1, 3;
    %delay 1000000, 0;
    %vpi_call 2 307 "$display", "%b | %b |    %b  |  %b   | 1111", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x192a1b0_0;
    %movi 8, 11, 4;
    %set/v v0x1929e30_0, 8, 4;
    %set/v v0x192a030_0, 0, 4;
    %set/v v0x192a0b0_0, 1, 3;
    %delay 1000000, 0;
    %vpi_call 2 311 "$display", "%b | %b |    %b  |  %b   | 1011", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x192a1b0_0;
    %vpi_call 2 313 "$display", " A   | B    |Command  | Out     |ExpectedOut-NOR";
    %movi 8, 10, 4;
    %set/v v0x1929e30_0, 8, 4;
    %movi 8, 5, 4;
    %set/v v0x192a030_0, 8, 4;
    %movi 8, 6, 3;
    %set/v v0x192a0b0_0, 8, 3;
    %delay 1000000, 0;
    %vpi_call 2 317 "$display", "%b | %b |    %b  |  %b   | 0000", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x192a1b0_0;
    %set/v v0x1929e30_0, 1, 4;
    %movi 8, 5, 4;
    %set/v v0x192a030_0, 8, 4;
    %movi 8, 6, 3;
    %set/v v0x192a0b0_0, 8, 3;
    %delay 1000000, 0;
    %vpi_call 2 321 "$display", "%b | %b |    %b  |  %b   | 0000", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x192a1b0_0;
    %movi 8, 11, 4;
    %set/v v0x1929e30_0, 8, 4;
    %set/v v0x192a030_0, 0, 4;
    %movi 8, 6, 3;
    %set/v v0x192a0b0_0, 8, 3;
    %delay 1000000, 0;
    %vpi_call 2 325 "$display", "%b | %b |    %b  |  %b   | 0100", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x192a1b0_0;
    %vpi_call 2 327 "$display", " A   | B    |Command  | Out     |ExpectedOut-XOR";
    %movi 8, 10, 4;
    %set/v v0x1929e30_0, 8, 4;
    %movi 8, 5, 4;
    %set/v v0x192a030_0, 8, 4;
    %movi 8, 2, 3;
    %set/v v0x192a0b0_0, 8, 3;
    %delay 1000000, 0;
    %vpi_call 2 331 "$display", "%b | %b |    %b  |  %b   | 1111", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x192a1b0_0;
    %set/v v0x1929e30_0, 1, 4;
    %movi 8, 5, 4;
    %set/v v0x192a030_0, 8, 4;
    %movi 8, 2, 3;
    %set/v v0x192a0b0_0, 8, 3;
    %delay 1000000, 0;
    %vpi_call 2 335 "$display", "%b | %b |    %b  |  %b   | 1010", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x192a1b0_0;
    %movi 8, 11, 4;
    %set/v v0x1929e30_0, 8, 4;
    %set/v v0x192a030_0, 0, 4;
    %movi 8, 2, 3;
    %set/v v0x192a0b0_0, 8, 3;
    %delay 1000000, 0;
    %vpi_call 2 339 "$display", "%b | %b |    %b  |  %b   | 1011", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x192a1b0_0;
    %vpi_call 2 341 "$display", "Test 4 Bit ALU Functionality";
    %vpi_call 2 343 "$display", " A   | B    |Command     | Out     |ExpectedOut | COut | OF |SLT|Zero";
    %set/v v0x1929e30_0, 1, 4;
    %set/v v0x192a030_0, 1, 4;
    %movi 8, 4, 3;
    %set/v v0x192a0b0_0, 8, 3;
    %delay 1000000, 0;
    %vpi_call 2 348 "$display", "%b | %b | %b - AND  |  %b   | 1111       | %b    | %b  | %b | %b", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x192a130_0, v0x192a3b0_0, v0x192a430_0, v0x192a230_0, v0x1929f30_0;
    %set/v v0x1929e30_0, 1, 4;
    %set/v v0x192a030_0, 0, 4;
    %movi 8, 5, 3;
    %set/v v0x192a0b0_0, 8, 3;
    %delay 1000000, 0;
    %vpi_call 2 353 "$display", "%b | %b | %b - NAND |  %b   | 1111       | %b    | %b  | %b | %b", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x192a130_0, v0x192a3b0_0, v0x192a430_0, v0x192a230_0, v0x1929f30_0;
    %set/v v0x1929e30_0, 1, 4;
    %movi 8, 5, 4;
    %set/v v0x192a030_0, 8, 4;
    %set/v v0x192a0b0_0, 1, 3;
    %delay 1000000, 0;
    %vpi_call 2 358 "$display", "%b | %b | %b - OR   |  %b   | 1111       | %b    | %b  | %b | %b", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x192a130_0, v0x192a3b0_0, v0x192a430_0, v0x192a230_0, v0x1929f30_0;
    %movi 8, 11, 4;
    %set/v v0x1929e30_0, 8, 4;
    %set/v v0x192a030_0, 0, 4;
    %movi 8, 6, 3;
    %set/v v0x192a0b0_0, 8, 3;
    %delay 1000000, 0;
    %vpi_call 2 363 "$display", "%b | %b | %b - NOR  |  %b   | 0100       | %b    | %b  | %b | %b", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x192a130_0, v0x192a3b0_0, v0x192a430_0, v0x192a230_0, v0x1929f30_0;
    %movi 8, 11, 4;
    %set/v v0x1929e30_0, 8, 4;
    %set/v v0x192a030_0, 0, 4;
    %movi 8, 2, 3;
    %set/v v0x192a0b0_0, 8, 3;
    %delay 1000000, 0;
    %vpi_call 2 368 "$display", "%b | %b | %b - XOR  |  %b   | 1011       | %b    | %b  | %b | %b", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x192a130_0, v0x192a3b0_0, v0x192a430_0, v0x192a230_0, v0x1929f30_0;
    %movi 8, 2, 4;
    %set/v v0x1929e30_0, 8, 4;
    %movi 8, 4, 4;
    %set/v v0x192a030_0, 8, 4;
    %set/v v0x192a0b0_0, 0, 3;
    %delay 1000000, 0;
    %vpi_call 2 373 "$display", "%b | %b | %b - ADD  |  %b   | 0110       | %b    | %b  | %b | %b", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x192a130_0, v0x192a3b0_0, v0x192a430_0, v0x192a230_0, v0x1929f30_0;
    %movi 8, 11, 4;
    %set/v v0x1929e30_0, 8, 4;
    %movi 8, 12, 4;
    %set/v v0x192a030_0, 8, 4;
    %set/v v0x192a0b0_0, 0, 3;
    %delay 1000000, 0;
    %vpi_call 2 377 "$display", "%b | %b | %b - ADD  |  %b   | XXXX       | %b    | %b  | %b | %b", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x192a130_0, v0x192a3b0_0, v0x192a430_0, v0x192a230_0, v0x1929f30_0;
    %movi 8, 2, 4;
    %set/v v0x1929e30_0, 8, 4;
    %movi 8, 4, 4;
    %set/v v0x192a030_0, 8, 4;
    %movi 8, 1, 3;
    %set/v v0x192a0b0_0, 8, 3;
    %delay 1000000, 0;
    %vpi_call 2 382 "$display", "%b | %b | %b - SUB  |  %b   | 1110       | %b    | %b  | %b | %b", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x192a130_0, v0x192a3b0_0, v0x192a430_0, v0x192a230_0, v0x1929f30_0;
    %movi 8, 9, 4;
    %set/v v0x1929e30_0, 8, 4;
    %movi 8, 3, 4;
    %set/v v0x192a030_0, 8, 4;
    %movi 8, 1, 3;
    %set/v v0x192a0b0_0, 8, 3;
    %delay 1000000, 0;
    %vpi_call 2 386 "$display", "%b | %b | %b - SUB  |  %b   | XXXX       | %b    | %b  | %b | %b", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x192a130_0, v0x192a3b0_0, v0x192a430_0, v0x192a230_0, v0x1929f30_0;
    %movi 8, 4, 4;
    %set/v v0x1929e30_0, 8, 4;
    %movi 8, 2, 4;
    %set/v v0x192a030_0, 8, 4;
    %movi 8, 3, 3;
    %set/v v0x192a0b0_0, 8, 3;
    %delay 1000000, 0;
    %vpi_call 2 392 "$display", "%b | %b | %b - SLT  |  %b   | 0010       | %b    | %b  | %b | %b", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x192a130_0, v0x192a3b0_0, v0x192a430_0, v0x192a230_0, v0x1929f30_0;
    %movi 8, 9, 4;
    %set/v v0x1929e30_0, 8, 4;
    %movi 8, 5, 4;
    %set/v v0x192a030_0, 8, 4;
    %movi 8, 3, 3;
    %set/v v0x192a0b0_0, 8, 3;
    %delay 1000000, 0;
    %vpi_call 2 396 "$display", "%b | %b | %b - SLT  |  %b   | XXXX       | %b    | %b  | %b | %b", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x192a130_0, v0x192a3b0_0, v0x192a430_0, v0x192a230_0, v0x1929f30_0;
    %set/v v0x1929e30_0, 0, 4;
    %set/v v0x192a030_0, 1, 4;
    %movi 8, 4, 3;
    %set/v v0x192a0b0_0, 8, 3;
    %delay 1000000, 0;
    %vpi_call 2 402 "$display", "%b | %b | %b - AND  |  %b   | 0000       | %b    | %b  | %b | %b", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x192a130_0, v0x192a3b0_0, v0x192a430_0, v0x192a230_0, v0x1929f30_0;
    %set/v v0x1929e30_0, 1, 4;
    %set/v v0x192a030_0, 1, 4;
    %movi 8, 5, 3;
    %set/v v0x192a0b0_0, 8, 3;
    %delay 1000000, 0;
    %vpi_call 2 405 "$display", "%b | %b | %b - NAND |  %b   | 0000       | %b    | %b  | %b | %b", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x192a130_0, v0x192a3b0_0, v0x192a430_0, v0x192a230_0, v0x1929f30_0;
    %set/v v0x1929e30_0, 0, 4;
    %set/v v0x192a030_0, 0, 4;
    %set/v v0x192a0b0_0, 1, 3;
    %delay 1000000, 0;
    %vpi_call 2 408 "$display", "%b | %b | %b - OR   |  %b   | 0000       | %b    | %b  | %b | %b", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x192a130_0, v0x192a3b0_0, v0x192a430_0, v0x192a230_0, v0x1929f30_0;
    %movi 8, 11, 4;
    %set/v v0x1929e30_0, 8, 4;
    %movi 8, 4, 4;
    %set/v v0x192a030_0, 8, 4;
    %movi 8, 6, 3;
    %set/v v0x192a0b0_0, 8, 3;
    %delay 1000000, 0;
    %vpi_call 2 410 "$display", "%b | %b | %b - NOR  |  %b   | 0000       | %b    | %b  | %b | %b", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x192a130_0, v0x192a3b0_0, v0x192a430_0, v0x192a230_0, v0x1929f30_0;
    %movi 8, 11, 4;
    %set/v v0x1929e30_0, 8, 4;
    %movi 8, 11, 4;
    %set/v v0x192a030_0, 8, 4;
    %movi 8, 2, 3;
    %set/v v0x192a0b0_0, 8, 3;
    %delay 1000000, 0;
    %vpi_call 2 413 "$display", "%b | %b | %b - XOR  |  %b   | 0000       | %b    | %b  | %b | %b", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x192a130_0, v0x192a3b0_0, v0x192a430_0, v0x192a230_0, v0x1929f30_0;
    %movi 8, 2, 4;
    %set/v v0x1929e30_0, 8, 4;
    %movi 8, 14, 4;
    %set/v v0x192a030_0, 8, 4;
    %set/v v0x192a0b0_0, 0, 3;
    %delay 1000000, 0;
    %vpi_call 2 416 "$display", "%b | %b | %b - ADD  |  %b   | 0000       | %b    | %b  | %b | %b", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x192a130_0, v0x192a3b0_0, v0x192a430_0, v0x192a230_0, v0x1929f30_0;
    %movi 8, 2, 4;
    %set/v v0x1929e30_0, 8, 4;
    %movi 8, 2, 4;
    %set/v v0x192a030_0, 8, 4;
    %movi 8, 1, 3;
    %set/v v0x192a0b0_0, 8, 3;
    %delay 1000000, 0;
    %vpi_call 2 419 "$display", "%b | %b | %b - SUB  |  %b   | 0000       | %b    | %b  | %b | %b", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x192a130_0, v0x192a3b0_0, v0x192a430_0, v0x192a230_0, v0x1929f30_0;
    %set/v v0x1929e30_0, 0, 4;
    %set/v v0x192a030_0, 0, 4;
    %movi 8, 3, 3;
    %set/v v0x192a0b0_0, 8, 3;
    %delay 1000000, 0;
    %vpi_call 2 423 "$display", "%b | %b | %b - SLT  |  %b   | 0000       | %b    | %b  | %b | %b", v0x1929e30_0, v0x192a030_0, v0x192a0b0_0, v0x192a130_0, v0x192a3b0_0, v0x192a430_0, v0x192a230_0, v0x1929f30_0;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testing.t.v";
    "./alu.v";
