

================================================================
== Vivado HLS Report for 'Split'
================================================================
* Date:           Tue Mar 24 00:13:07 2020

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        YCrCbGuass
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.27|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  347761|  347761|  347761|  347761|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |- loop_height  |  347760|  347760|       483|          -|          -|   720|    no    |
        | + loop_width  |     480|     480|         2|          1|          1|   480|    yes   |
        +---------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     99|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    132|
|Register         |        -|      -|      46|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      46|    231|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_138_p2                     |     +    |      0|  0|  17|          10|           1|
    |j_V_fu_150_p2                     |     +    |      0|  0|  16|           9|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   8|           1|           1|
    |exitcond1_fu_132_p2               |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_fu_144_p2                |   icmp   |      0|  0|  13|           9|           7|
    |ap_block_state1                   |    or    |      0|  0|   8|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   8|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   8|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  99|          44|          25|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  27|          5|    1|          5|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |  15|          3|    1|          3|
    |dst0_data_stream_V         |   9|          2|    8|         16|
    |dst1_data_stream_V_blk_n   |   9|          2|    1|          2|
    |dst2_data_stream_V_blk_n   |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    |src_data_stream_0_V_blk_n  |   9|          2|    1|          2|
    |src_data_stream_1_V_blk_n  |   9|          2|    1|          2|
    |src_data_stream_2_V_blk_n  |   9|          2|    1|          2|
    |t_V_1_reg_121              |   9|          2|    9|         18|
    |t_V_reg_110                |   9|          2|   10|         20|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 132|         28|   36|         76|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |dst0_data_stream_V_preg  |   8|   0|    8|          0|
    |exitcond_reg_165         |   1|   0|    1|          0|
    |i_V_reg_160              |  10|   0|   10|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |t_V_1_reg_121            |   9|   0|    9|          0|
    |t_V_reg_110              |  10|   0|   10|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  46|   0|   46|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |        Split        | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |        Split        | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |        Split        | return value |
|start_full_n                 |  in |    1| ap_ctrl_hs |        Split        | return value |
|ap_done                      | out |    1| ap_ctrl_hs |        Split        | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |        Split        | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |        Split        | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |        Split        | return value |
|start_out                    | out |    1| ap_ctrl_hs |        Split        | return value |
|start_write                  | out |    1| ap_ctrl_hs |        Split        | return value |
|src_data_stream_0_V_dout     |  in |    8|   ap_fifo  | src_data_stream_0_V |    pointer   |
|src_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  | src_data_stream_0_V |    pointer   |
|src_data_stream_0_V_read     | out |    1|   ap_fifo  | src_data_stream_0_V |    pointer   |
|src_data_stream_1_V_dout     |  in |    8|   ap_fifo  | src_data_stream_1_V |    pointer   |
|src_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  | src_data_stream_1_V |    pointer   |
|src_data_stream_1_V_read     | out |    1|   ap_fifo  | src_data_stream_1_V |    pointer   |
|src_data_stream_2_V_dout     |  in |    8|   ap_fifo  | src_data_stream_2_V |    pointer   |
|src_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  | src_data_stream_2_V |    pointer   |
|src_data_stream_2_V_read     | out |    1|   ap_fifo  | src_data_stream_2_V |    pointer   |
|dst0_data_stream_V           | out |    8|   ap_vld   |  dst0_data_stream_V |    pointer   |
|dst0_data_stream_V_ap_vld    | out |    1|   ap_vld   |  dst0_data_stream_V |    pointer   |
|dst1_data_stream_V_din       | out |    8|   ap_fifo  |  dst1_data_stream_V |    pointer   |
|dst1_data_stream_V_full_n    |  in |    1|   ap_fifo  |  dst1_data_stream_V |    pointer   |
|dst1_data_stream_V_write     | out |    1|   ap_fifo  |  dst1_data_stream_V |    pointer   |
|dst2_data_stream_V_din       | out |    8|   ap_fifo  |  dst2_data_stream_V |    pointer   |
|dst2_data_stream_V_full_n    |  in |    1|   ap_fifo  |  dst2_data_stream_V |    pointer   |
|dst2_data_stream_V_write     | out |    1|   ap_fifo  |  dst2_data_stream_V |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

