
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//grolbp_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004013a0 <.init>:
  4013a0:	stp	x29, x30, [sp, #-16]!
  4013a4:	mov	x29, sp
  4013a8:	bl	401770 <sqrt@plt+0x60>
  4013ac:	ldp	x29, x30, [sp], #16
  4013b0:	ret

Disassembly of section .plt:

00000000004013c0 <_Znam@plt-0x20>:
  4013c0:	stp	x16, x30, [sp, #-16]!
  4013c4:	adrp	x16, 426000 <_ZdlPvm@@Base+0x170e4>
  4013c8:	ldr	x17, [x16, #4088]
  4013cc:	add	x16, x16, #0xff8
  4013d0:	br	x17
  4013d4:	nop
  4013d8:	nop
  4013dc:	nop

00000000004013e0 <_Znam@plt>:
  4013e0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4013e4:	ldr	x17, [x16]
  4013e8:	add	x16, x16, #0x0
  4013ec:	br	x17

00000000004013f0 <fputs@plt>:
  4013f0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4013f4:	ldr	x17, [x16, #8]
  4013f8:	add	x16, x16, #0x8
  4013fc:	br	x17

0000000000401400 <memcpy@plt>:
  401400:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401404:	ldr	x17, [x16, #16]
  401408:	add	x16, x16, #0x10
  40140c:	br	x17

0000000000401410 <fread@plt>:
  401410:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401414:	ldr	x17, [x16, #24]
  401418:	add	x16, x16, #0x18
  40141c:	br	x17

0000000000401420 <ungetc@plt>:
  401420:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401424:	ldr	x17, [x16, #32]
  401428:	add	x16, x16, #0x20
  40142c:	br	x17

0000000000401430 <strlen@plt>:
  401430:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401434:	ldr	x17, [x16, #40]
  401438:	add	x16, x16, #0x28
  40143c:	br	x17

0000000000401440 <fprintf@plt>:
  401440:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401444:	ldr	x17, [x16, #48]
  401448:	add	x16, x16, #0x30
  40144c:	br	x17

0000000000401450 <perror@plt>:
  401450:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401454:	ldr	x17, [x16, #56]
  401458:	add	x16, x16, #0x38
  40145c:	br	x17

0000000000401460 <putc@plt>:
  401460:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401464:	ldr	x17, [x16, #64]
  401468:	add	x16, x16, #0x40
  40146c:	br	x17

0000000000401470 <fclose@plt>:
  401470:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401474:	ldr	x17, [x16, #72]
  401478:	add	x16, x16, #0x48
  40147c:	br	x17

0000000000401480 <strtol@plt>:
  401480:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401484:	ldr	x17, [x16, #80]
  401488:	add	x16, x16, #0x50
  40148c:	br	x17

0000000000401490 <free@plt>:
  401490:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401494:	ldr	x17, [x16, #88]
  401498:	add	x16, x16, #0x58
  40149c:	br	x17

00000000004014a0 <strchr@plt>:
  4014a0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4014a4:	ldr	x17, [x16, #96]
  4014a8:	add	x16, x16, #0x60
  4014ac:	br	x17

00000000004014b0 <_exit@plt>:
  4014b0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4014b4:	ldr	x17, [x16, #104]
  4014b8:	add	x16, x16, #0x68
  4014bc:	br	x17

00000000004014c0 <strcpy@plt>:
  4014c0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4014c4:	ldr	x17, [x16, #112]
  4014c8:	add	x16, x16, #0x70
  4014cc:	br	x17

00000000004014d0 <strtok@plt>:
  4014d0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4014d4:	ldr	x17, [x16, #120]
  4014d8:	add	x16, x16, #0x78
  4014dc:	br	x17

00000000004014e0 <sprintf@plt>:
  4014e0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4014e4:	ldr	x17, [x16, #128]
  4014e8:	add	x16, x16, #0x80
  4014ec:	br	x17

00000000004014f0 <__libc_start_main@plt>:
  4014f0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4014f4:	ldr	x17, [x16, #136]
  4014f8:	add	x16, x16, #0x88
  4014fc:	br	x17

0000000000401500 <getc@plt>:
  401500:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401504:	ldr	x17, [x16, #144]
  401508:	add	x16, x16, #0x90
  40150c:	br	x17

0000000000401510 <strncmp@plt>:
  401510:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401514:	ldr	x17, [x16, #152]
  401518:	add	x16, x16, #0x98
  40151c:	br	x17

0000000000401520 <strncpy@plt>:
  401520:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401524:	ldr	x17, [x16, #160]
  401528:	add	x16, x16, #0xa0
  40152c:	br	x17

0000000000401530 <fputc@plt>:
  401530:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401534:	ldr	x17, [x16, #168]
  401538:	add	x16, x16, #0xa8
  40153c:	br	x17

0000000000401540 <__ctype_b_loc@plt>:
  401540:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401544:	ldr	x17, [x16, #176]
  401548:	add	x16, x16, #0xb0
  40154c:	br	x17

0000000000401550 <__isoc99_sscanf@plt>:
  401550:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401554:	ldr	x17, [x16, #184]
  401558:	add	x16, x16, #0xb8
  40155c:	br	x17

0000000000401560 <__cxa_atexit@plt>:
  401560:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401564:	ldr	x17, [x16, #192]
  401568:	add	x16, x16, #0xc0
  40156c:	br	x17

0000000000401570 <fflush@plt>:
  401570:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401574:	ldr	x17, [x16, #200]
  401578:	add	x16, x16, #0xc8
  40157c:	br	x17

0000000000401580 <tmpfile@plt>:
  401580:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401584:	ldr	x17, [x16, #208]
  401588:	add	x16, x16, #0xd0
  40158c:	br	x17

0000000000401590 <rewind@plt>:
  401590:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401594:	ldr	x17, [x16, #216]
  401598:	add	x16, x16, #0xd8
  40159c:	br	x17

00000000004015a0 <_ZdaPv@plt>:
  4015a0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4015a4:	ldr	x17, [x16, #224]
  4015a8:	add	x16, x16, #0xe0
  4015ac:	br	x17

00000000004015b0 <__errno_location@plt>:
  4015b0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4015b4:	ldr	x17, [x16, #232]
  4015b8:	add	x16, x16, #0xe8
  4015bc:	br	x17

00000000004015c0 <wcwidth@plt>:
  4015c0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4015c4:	ldr	x17, [x16, #240]
  4015c8:	add	x16, x16, #0xf0
  4015cc:	br	x17

00000000004015d0 <fopen@plt>:
  4015d0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4015d4:	ldr	x17, [x16, #248]
  4015d8:	add	x16, x16, #0xf8
  4015dc:	br	x17

00000000004015e0 <__cxa_throw_bad_array_new_length@plt>:
  4015e0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4015e4:	ldr	x17, [x16, #256]
  4015e8:	add	x16, x16, #0x100
  4015ec:	br	x17

00000000004015f0 <strcmp@plt>:
  4015f0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4015f4:	ldr	x17, [x16, #264]
  4015f8:	add	x16, x16, #0x108
  4015fc:	br	x17

0000000000401600 <fgets@plt>:
  401600:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401604:	ldr	x17, [x16, #272]
  401608:	add	x16, x16, #0x110
  40160c:	br	x17

0000000000401610 <write@plt>:
  401610:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401614:	ldr	x17, [x16, #280]
  401618:	add	x16, x16, #0x118
  40161c:	br	x17

0000000000401620 <malloc@plt>:
  401620:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401624:	ldr	x17, [x16, #288]
  401628:	add	x16, x16, #0x120
  40162c:	br	x17

0000000000401630 <abort@plt>:
  401630:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401634:	ldr	x17, [x16, #296]
  401638:	add	x16, x16, #0x128
  40163c:	br	x17

0000000000401640 <getenv@plt>:
  401640:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401644:	ldr	x17, [x16, #304]
  401648:	add	x16, x16, #0x130
  40164c:	br	x17

0000000000401650 <strcasecmp@plt>:
  401650:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401654:	ldr	x17, [x16, #312]
  401658:	add	x16, x16, #0x138
  40165c:	br	x17

0000000000401660 <__gxx_personality_v0@plt>:
  401660:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401664:	ldr	x17, [x16, #320]
  401668:	add	x16, x16, #0x140
  40166c:	br	x17

0000000000401670 <tan@plt>:
  401670:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401674:	ldr	x17, [x16, #328]
  401678:	add	x16, x16, #0x148
  40167c:	br	x17

0000000000401680 <exit@plt>:
  401680:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401684:	ldr	x17, [x16, #336]
  401688:	add	x16, x16, #0x150
  40168c:	br	x17

0000000000401690 <fwrite@plt>:
  401690:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401694:	ldr	x17, [x16, #344]
  401698:	add	x16, x16, #0x158
  40169c:	br	x17

00000000004016a0 <_Unwind_Resume@plt>:
  4016a0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4016a4:	ldr	x17, [x16, #352]
  4016a8:	add	x16, x16, #0x160
  4016ac:	br	x17

00000000004016b0 <ferror@plt>:
  4016b0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4016b4:	ldr	x17, [x16, #360]
  4016b8:	add	x16, x16, #0x168
  4016bc:	br	x17

00000000004016c0 <__gmon_start__@plt>:
  4016c0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4016c4:	ldr	x17, [x16, #368]
  4016c8:	add	x16, x16, #0x170
  4016cc:	br	x17

00000000004016d0 <__cxa_pure_virtual@plt>:
  4016d0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4016d4:	ldr	x17, [x16, #376]
  4016d8:	add	x16, x16, #0x178
  4016dc:	br	x17

00000000004016e0 <strcat@plt>:
  4016e0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4016e4:	ldr	x17, [x16, #384]
  4016e8:	add	x16, x16, #0x180
  4016ec:	br	x17

00000000004016f0 <printf@plt>:
  4016f0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4016f4:	ldr	x17, [x16, #392]
  4016f8:	add	x16, x16, #0x188
  4016fc:	br	x17

0000000000401700 <vfprintf@plt>:
  401700:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401704:	ldr	x17, [x16, #400]
  401708:	add	x16, x16, #0x190
  40170c:	br	x17

0000000000401710 <sqrt@plt>:
  401710:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401714:	ldr	x17, [x16, #408]
  401718:	add	x16, x16, #0x198
  40171c:	br	x17

Disassembly of section .text:

0000000000401720 <_Znwm@@Base-0xd78c>:
  401720:	mov	x29, #0x0                   	// #0
  401724:	mov	x30, #0x0                   	// #0
  401728:	mov	x5, x0
  40172c:	ldr	x1, [sp]
  401730:	add	x2, sp, #0x8
  401734:	mov	x6, sp
  401738:	movz	x0, #0x0, lsl #48
  40173c:	movk	x0, #0x0, lsl #32
  401740:	movk	x0, #0x40, lsl #16
  401744:	movk	x0, #0x573c
  401748:	movz	x3, #0x0, lsl #48
  40174c:	movk	x3, #0x0, lsl #32
  401750:	movk	x3, #0x40, lsl #16
  401754:	movk	x3, #0xffc8
  401758:	movz	x4, #0x0, lsl #48
  40175c:	movk	x4, #0x0, lsl #32
  401760:	movk	x4, #0x41, lsl #16
  401764:	movk	x4, #0x48
  401768:	bl	4014f0 <__libc_start_main@plt>
  40176c:	bl	401630 <abort@plt>
  401770:	adrp	x0, 426000 <_ZdlPvm@@Base+0x170e4>
  401774:	ldr	x0, [x0, #4064]
  401778:	cbz	x0, 401780 <sqrt@plt+0x70>
  40177c:	b	4016c0 <__gmon_start__@plt>
  401780:	ret
  401784:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401788:	add	x0, x0, #0x1e8
  40178c:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401790:	add	x1, x1, #0x1e8
  401794:	cmp	x0, x1
  401798:	b.eq	4017cc <sqrt@plt+0xbc>  // b.none
  40179c:	stp	x29, x30, [sp, #-32]!
  4017a0:	mov	x29, sp
  4017a4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4017a8:	ldr	x0, [x0, #104]
  4017ac:	str	x0, [sp, #24]
  4017b0:	mov	x1, x0
  4017b4:	cbz	x1, 4017c4 <sqrt@plt+0xb4>
  4017b8:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4017bc:	add	x0, x0, #0x1e8
  4017c0:	blr	x1
  4017c4:	ldp	x29, x30, [sp], #32
  4017c8:	ret
  4017cc:	ret
  4017d0:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4017d4:	add	x0, x0, #0x1e8
  4017d8:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4017dc:	add	x1, x1, #0x1e8
  4017e0:	sub	x0, x0, x1
  4017e4:	lsr	x1, x0, #63
  4017e8:	add	x0, x1, x0, asr #3
  4017ec:	cmp	xzr, x0, asr #1
  4017f0:	b.eq	401828 <sqrt@plt+0x118>  // b.none
  4017f4:	stp	x29, x30, [sp, #-32]!
  4017f8:	mov	x29, sp
  4017fc:	asr	x1, x0, #1
  401800:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  401804:	ldr	x0, [x0, #112]
  401808:	str	x0, [sp, #24]
  40180c:	mov	x2, x0
  401810:	cbz	x2, 401820 <sqrt@plt+0x110>
  401814:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401818:	add	x0, x0, #0x1e8
  40181c:	blr	x2
  401820:	ldp	x29, x30, [sp], #32
  401824:	ret
  401828:	ret
  40182c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401830:	ldrb	w0, [x0, #512]
  401834:	cbnz	w0, 401858 <sqrt@plt+0x148>
  401838:	stp	x29, x30, [sp, #-16]!
  40183c:	mov	x29, sp
  401840:	bl	401784 <sqrt@plt+0x74>
  401844:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401848:	mov	w1, #0x1                   	// #1
  40184c:	strb	w1, [x0, #512]
  401850:	ldp	x29, x30, [sp], #16
  401854:	ret
  401858:	ret
  40185c:	stp	x29, x30, [sp, #-16]!
  401860:	mov	x29, sp
  401864:	bl	4017d0 <sqrt@plt+0xc0>
  401868:	ldp	x29, x30, [sp], #16
  40186c:	ret
  401870:	ret
  401874:	mov	w1, #0xffffffff            	// #-1
  401878:	str	w1, [x0, #60]
  40187c:	ret
  401880:	stp	x29, x30, [sp, #-16]!
  401884:	mov	x29, sp
  401888:	adrp	x1, 410000 <_ZdlPvm@@Base+0x10e4>
  40188c:	add	x1, x1, #0x748
  401890:	str	x1, [x0]
  401894:	bl	40a388 <sqrt@plt+0x8c78>
  401898:	ldp	x29, x30, [sp], #16
  40189c:	ret
  4018a0:	stp	x29, x30, [sp, #-32]!
  4018a4:	mov	x29, sp
  4018a8:	str	x19, [sp, #16]
  4018ac:	mov	x19, x0
  4018b0:	bl	401880 <sqrt@plt+0x170>
  4018b4:	mov	x1, #0x78                  	// #120
  4018b8:	mov	x0, x19
  4018bc:	bl	40ef1c <_ZdlPvm@@Base>
  4018c0:	ldr	x19, [sp, #16]
  4018c4:	ldp	x29, x30, [sp], #32
  4018c8:	ret
  4018cc:	stp	x29, x30, [sp, #-80]!
  4018d0:	mov	x29, sp
  4018d4:	stp	x19, x20, [sp, #16]
  4018d8:	stp	x21, x22, [sp, #32]
  4018dc:	str	x23, [sp, #48]
  4018e0:	mov	x21, x0
  4018e4:	mov	x20, x1
  4018e8:	mov	x19, x2
  4018ec:	mov	x23, x3
  4018f0:	mov	w22, w4
  4018f4:	adrp	x1, 410000 <_ZdlPvm@@Base+0x10e4>
  4018f8:	add	x1, x1, #0x78
  4018fc:	mov	x0, x20
  401900:	bl	4015f0 <strcmp@plt>
  401904:	cbnz	w0, 401934 <sqrt@plt+0x224>
  401908:	cbz	x19, 401948 <sqrt@plt+0x238>
  40190c:	mov	x0, x19
  401910:	bl	401430 <strlen@plt>
  401914:	add	x0, x0, #0x1
  401918:	bl	4013e0 <_Znam@plt>
  40191c:	str	x0, [x21, #104]
  401920:	mov	x1, x19
  401924:	bl	4014c0 <strcpy@plt>
  401928:	ldrb	w0, [x19]
  40192c:	cmp	w0, #0x4e
  401930:	b.eq	40197c <sqrt@plt+0x26c>  // b.none
  401934:	ldp	x19, x20, [sp, #16]
  401938:	ldp	x21, x22, [sp, #32]
  40193c:	ldr	x23, [sp, #48]
  401940:	ldp	x29, x30, [sp], #80
  401944:	ret
  401948:	mov	x1, x20
  40194c:	add	x0, sp, #0x40
  401950:	bl	4095ac <sqrt@plt+0x7e9c>
  401954:	adrp	x4, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401958:	add	x4, x4, #0xee0
  40195c:	mov	x5, x4
  401960:	add	x3, sp, #0x40
  401964:	adrp	x2, 410000 <_ZdlPvm@@Base+0x10e4>
  401968:	add	x2, x2, #0x80
  40196c:	mov	w1, w22
  401970:	mov	x0, x23
  401974:	bl	409b38 <sqrt@plt+0x8428>
  401978:	b	40190c <sqrt@plt+0x1fc>
  40197c:	strb	wzr, [x21, #112]
  401980:	b	401934 <sqrt@plt+0x224>
  401984:	stp	x29, x30, [sp, #-48]!
  401988:	mov	x29, sp
  40198c:	stp	x19, x20, [sp, #16]
  401990:	str	x21, [sp, #32]
  401994:	mov	x21, x0
  401998:	adrp	x19, 410000 <_ZdlPvm@@Base+0x10e4>
  40199c:	add	x19, x19, #0x7d8
  4019a0:	mov	w20, #0x0                   	// #0
  4019a4:	mov	x1, x21
  4019a8:	ldr	x0, [x19]
  4019ac:	bl	401650 <strcasecmp@plt>
  4019b0:	cbz	w0, 4019d8 <sqrt@plt+0x2c8>
  4019b4:	add	w20, w20, #0x1
  4019b8:	add	x19, x19, #0x10
  4019bc:	cmp	w20, #0x4
  4019c0:	b.ne	4019a4 <sqrt@plt+0x294>  // b.any
  4019c4:	mov	w0, #0x52                  	// #82
  4019c8:	ldp	x19, x20, [sp, #16]
  4019cc:	ldr	x21, [sp, #32]
  4019d0:	ldp	x29, x30, [sp], #48
  4019d4:	ret
  4019d8:	ubfiz	x20, x20, #4, #32
  4019dc:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4019e0:	add	x0, x0, #0x7d8
  4019e4:	add	x20, x0, x20
  4019e8:	ldr	w0, [x20, #8]
  4019ec:	b	4019c8 <sqrt@plt+0x2b8>
  4019f0:	stp	x29, x30, [sp, #-272]!
  4019f4:	mov	x29, sp
  4019f8:	str	x1, [sp, #216]
  4019fc:	str	x2, [sp, #224]
  401a00:	str	x3, [sp, #232]
  401a04:	str	x4, [sp, #240]
  401a08:	str	x5, [sp, #248]
  401a0c:	str	x6, [sp, #256]
  401a10:	str	x7, [sp, #264]
  401a14:	str	q0, [sp, #80]
  401a18:	str	q1, [sp, #96]
  401a1c:	str	q2, [sp, #112]
  401a20:	str	q3, [sp, #128]
  401a24:	str	q4, [sp, #144]
  401a28:	str	q5, [sp, #160]
  401a2c:	str	q6, [sp, #176]
  401a30:	str	q7, [sp, #192]
  401a34:	add	x1, sp, #0x110
  401a38:	str	x1, [sp, #48]
  401a3c:	str	x1, [sp, #56]
  401a40:	add	x1, sp, #0xd0
  401a44:	str	x1, [sp, #64]
  401a48:	mov	w1, #0xffffffc8            	// #-56
  401a4c:	str	w1, [sp, #72]
  401a50:	mov	w1, #0xffffff80            	// #-128
  401a54:	str	w1, [sp, #76]
  401a58:	ldp	x2, x3, [sp, #48]
  401a5c:	stp	x2, x3, [sp, #16]
  401a60:	ldp	x2, x3, [sp, #64]
  401a64:	stp	x2, x3, [sp, #32]
  401a68:	add	x2, sp, #0x10
  401a6c:	mov	x1, x0
  401a70:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401a74:	ldr	x0, [x0, #520]
  401a78:	bl	401700 <vfprintf@plt>
  401a7c:	ldp	x29, x30, [sp], #272
  401a80:	ret
  401a84:	stp	x29, x30, [sp, #-320]!
  401a88:	mov	x29, sp
  401a8c:	str	x19, [sp, #16]
  401a90:	mov	x19, x0
  401a94:	str	x1, [sp, #264]
  401a98:	str	x2, [sp, #272]
  401a9c:	str	x3, [sp, #280]
  401aa0:	str	x4, [sp, #288]
  401aa4:	str	x5, [sp, #296]
  401aa8:	str	x6, [sp, #304]
  401aac:	str	x7, [sp, #312]
  401ab0:	str	q0, [sp, #128]
  401ab4:	str	q1, [sp, #144]
  401ab8:	str	q2, [sp, #160]
  401abc:	str	q3, [sp, #176]
  401ac0:	str	q4, [sp, #192]
  401ac4:	str	q5, [sp, #208]
  401ac8:	str	q6, [sp, #224]
  401acc:	str	q7, [sp, #240]
  401ad0:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401ad4:	ldr	x0, [x0, #528]
  401ad8:	cbz	x0, 401b30 <sqrt@plt+0x420>
  401adc:	add	x0, sp, #0x140
  401ae0:	str	x0, [sp, #96]
  401ae4:	str	x0, [sp, #104]
  401ae8:	add	x0, sp, #0x100
  401aec:	str	x0, [sp, #112]
  401af0:	mov	w0, #0xffffffc8            	// #-56
  401af4:	str	w0, [sp, #120]
  401af8:	mov	w0, #0xffffff80            	// #-128
  401afc:	str	w0, [sp, #124]
  401b00:	ldp	x0, x1, [sp, #96]
  401b04:	stp	x0, x1, [sp, #32]
  401b08:	ldp	x0, x1, [sp, #112]
  401b0c:	stp	x0, x1, [sp, #48]
  401b10:	add	x2, sp, #0x20
  401b14:	mov	x1, x19
  401b18:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401b1c:	ldr	x0, [x0, #528]
  401b20:	bl	401700 <vfprintf@plt>
  401b24:	ldr	x19, [sp, #16]
  401b28:	ldp	x29, x30, [sp], #320
  401b2c:	ret
  401b30:	bl	401580 <tmpfile@plt>
  401b34:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401b38:	str	x0, [x1, #528]
  401b3c:	mov	w0, #0x23                  	// #35
  401b40:	strb	w0, [sp, #72]
  401b44:	strb	wzr, [sp, #73]
  401b48:	mov	w0, #0x31                  	// #49
  401b4c:	strb	w0, [sp, #80]
  401b50:	strb	wzr, [sp, #81]
  401b54:	strb	w0, [sp, #88]
  401b58:	strb	wzr, [sp, #89]
  401b5c:	add	x3, sp, #0x58
  401b60:	add	x2, sp, #0x50
  401b64:	add	x1, sp, #0x48
  401b68:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  401b6c:	add	x0, x0, #0xa8
  401b70:	bl	401a84 <sqrt@plt+0x374>
  401b74:	b	401adc <sqrt@plt+0x3cc>
  401b78:	stp	x29, x30, [sp, #-32]!
  401b7c:	mov	x29, sp
  401b80:	stp	x19, x20, [sp, #16]
  401b84:	mov	x19, x0
  401b88:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  401b8c:	add	x0, x0, #0x770
  401b90:	str	x0, [x19]
  401b94:	adrp	x20, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401b98:	ldr	x3, [x20, #520]
  401b9c:	mov	x2, #0x6                   	// #6
  401ba0:	mov	x1, #0x1                   	// #1
  401ba4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  401ba8:	add	x0, x0, #0xc8
  401bac:	bl	401690 <fwrite@plt>
  401bb0:	ldr	x3, [x20, #520]
  401bb4:	mov	x2, #0x4                   	// #4
  401bb8:	mov	x1, #0x1                   	// #1
  401bbc:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  401bc0:	add	x0, x0, #0xd0
  401bc4:	bl	401690 <fwrite@plt>
  401bc8:	mov	x0, x19
  401bcc:	bl	408108 <sqrt@plt+0x69f8>
  401bd0:	ldp	x19, x20, [sp, #16]
  401bd4:	ldp	x29, x30, [sp], #32
  401bd8:	ret
  401bdc:	stp	x29, x30, [sp, #-32]!
  401be0:	mov	x29, sp
  401be4:	str	x19, [sp, #16]
  401be8:	mov	x19, x0
  401bec:	bl	401b78 <sqrt@plt+0x468>
  401bf0:	mov	x1, #0x70                  	// #112
  401bf4:	mov	x0, x19
  401bf8:	bl	40ef1c <_ZdlPvm@@Base>
  401bfc:	ldr	x19, [sp, #16]
  401c00:	ldp	x29, x30, [sp], #32
  401c04:	ret
  401c08:	stp	x29, x30, [sp, #-48]!
  401c0c:	mov	x29, sp
  401c10:	stp	x19, x20, [sp, #16]
  401c14:	str	x21, [sp, #32]
  401c18:	mov	x21, x1
  401c1c:	mov	x20, x2
  401c20:	mov	w19, w3
  401c24:	adrp	x1, 410000 <_ZdlPvm@@Base+0x10e4>
  401c28:	add	x1, x1, #0xd8
  401c2c:	bl	401650 <strcasecmp@plt>
  401c30:	cbnz	w0, 401c64 <sqrt@plt+0x554>
  401c34:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  401c38:	ldr	w0, [x0, #432]
  401c3c:	cmp	w0, #0x0
  401c40:	b.gt	401c64 <sqrt@plt+0x554>
  401c44:	cbz	x21, 401c74 <sqrt@plt+0x564>
  401c48:	adrp	x1, 410000 <_ZdlPvm@@Base+0x10e4>
  401c4c:	add	x1, x1, #0x118
  401c50:	mov	x0, x21
  401c54:	bl	401650 <strcasecmp@plt>
  401c58:	cbnz	w0, 401c9c <sqrt@plt+0x58c>
  401c5c:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  401c60:	str	wzr, [x0, #432]
  401c64:	ldp	x19, x20, [sp, #16]
  401c68:	ldr	x21, [sp, #32]
  401c6c:	ldp	x29, x30, [sp], #48
  401c70:	ret
  401c74:	adrp	x3, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401c78:	add	x3, x3, #0xee0
  401c7c:	mov	x5, x3
  401c80:	mov	x4, x3
  401c84:	adrp	x2, 410000 <_ZdlPvm@@Base+0x10e4>
  401c88:	add	x2, x2, #0xe8
  401c8c:	mov	w1, w19
  401c90:	mov	x0, x20
  401c94:	bl	409ad8 <sqrt@plt+0x83c8>
  401c98:	b	401c64 <sqrt@plt+0x554>
  401c9c:	adrp	x1, 410000 <_ZdlPvm@@Base+0x10e4>
  401ca0:	add	x1, x1, #0x128
  401ca4:	mov	x0, x21
  401ca8:	bl	401650 <strcasecmp@plt>
  401cac:	cbnz	w0, 401cc0 <sqrt@plt+0x5b0>
  401cb0:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  401cb4:	mov	w1, #0x1                   	// #1
  401cb8:	str	w1, [x0, #432]
  401cbc:	b	401c64 <sqrt@plt+0x554>
  401cc0:	adrp	x3, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401cc4:	add	x3, x3, #0xee0
  401cc8:	mov	x5, x3
  401ccc:	mov	x4, x3
  401cd0:	adrp	x2, 410000 <_ZdlPvm@@Base+0x10e4>
  401cd4:	add	x2, x2, #0x138
  401cd8:	mov	w1, w19
  401cdc:	mov	x0, x20
  401ce0:	bl	409ad8 <sqrt@plt+0x83c8>
  401ce4:	b	401c64 <sqrt@plt+0x554>
  401ce8:	stp	x29, x30, [sp, #-128]!
  401cec:	mov	x29, sp
  401cf0:	stp	d8, d9, [sp, #48]
  401cf4:	stp	d10, d11, [sp, #64]
  401cf8:	stp	d12, d13, [sp, #80]
  401cfc:	stp	d14, d15, [sp, #96]
  401d00:	fmov	d14, d2
  401d04:	fmov	d15, d3
  401d08:	fmov	d8, d4
  401d0c:	fmov	d9, d5
  401d10:	fmov	d11, d6
  401d14:	fmov	d13, d7
  401d18:	fadd	d10, d2, d4
  401d1c:	fmov	d2, #5.000000000000000000e-01
  401d20:	fmul	d10, d10, d2
  401d24:	fadd	d12, d3, d5
  401d28:	fmul	d12, d12, d2
  401d2c:	fabd	d3, d0, d10
  401d30:	fmov	d2, #1.000000000000000000e+00
  401d34:	fcmpe	d3, d2
  401d38:	b.pl	401d48 <sqrt@plt+0x638>  // b.nfrst
  401d3c:	fabd	d3, d1, d12
  401d40:	fcmpe	d3, d2
  401d44:	b.mi	401e04 <sqrt@plt+0x6f4>  // b.first
  401d48:	fmov	d2, #3.000000000000000000e+00
  401d4c:	fmul	d5, d15, d2
  401d50:	fadd	d5, d5, d9
  401d54:	fmov	d16, #2.500000000000000000e-01
  401d58:	fmul	d2, d14, d2
  401d5c:	fadd	d4, d2, d8
  401d60:	fadd	d3, d1, d15
  401d64:	fmov	d2, #5.000000000000000000e-01
  401d68:	fadd	d17, d0, d14
  401d6c:	fmov	d7, d12
  401d70:	fmov	d6, d10
  401d74:	fmul	d5, d5, d16
  401d78:	fmul	d4, d4, d16
  401d7c:	fmul	d3, d3, d2
  401d80:	fmul	d2, d17, d2
  401d84:	bl	401ce8 <sqrt@plt+0x5d8>
  401d88:	fabd	d1, d10, d11
  401d8c:	fmov	d0, #1.000000000000000000e+00
  401d90:	fcmpe	d1, d0
  401d94:	b.pl	401da4 <sqrt@plt+0x694>  // b.nfrst
  401d98:	fabd	d1, d12, d13
  401d9c:	fcmpe	d1, d0
  401da0:	b.mi	402108 <sqrt@plt+0x9f8>  // b.first
  401da4:	fadd	d5, d13, d9
  401da8:	fmov	d0, #5.000000000000000000e-01
  401dac:	fadd	d4, d11, d8
  401db0:	fmov	d1, #3.000000000000000000e+00
  401db4:	fmul	d3, d9, d1
  401db8:	fadd	d3, d3, d15
  401dbc:	fmov	d2, #2.500000000000000000e-01
  401dc0:	fmul	d8, d8, d1
  401dc4:	fadd	d8, d8, d14
  401dc8:	fmov	d7, d13
  401dcc:	fmov	d6, d11
  401dd0:	fmul	d5, d5, d0
  401dd4:	fmul	d4, d4, d0
  401dd8:	fmul	d3, d3, d2
  401ddc:	fmul	d2, d8, d2
  401de0:	fmov	d1, d12
  401de4:	fmov	d0, d10
  401de8:	bl	401ce8 <sqrt@plt+0x5d8>
  401dec:	ldp	d8, d9, [sp, #48]
  401df0:	ldp	d10, d11, [sp, #64]
  401df4:	ldp	d12, d13, [sp, #80]
  401df8:	ldp	d14, d15, [sp, #96]
  401dfc:	ldp	x29, x30, [sp], #128
  401e00:	ret
  401e04:	stp	x19, x20, [sp, #16]
  401e08:	stp	x21, x22, [sp, #32]
  401e0c:	fcvtzs	w21, d10
  401e10:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401e14:	add	x0, x0, #0x208
  401e18:	ldr	w19, [x0, #16]
  401e1c:	sub	w19, w21, w19
  401e20:	fcvtzs	w22, d12
  401e24:	ldr	w20, [x0, #20]
  401e28:	sub	w20, w22, w20
  401e2c:	orr	w0, w19, w20
  401e30:	cbz	w0, 4020fc <sqrt@plt+0x9ec>
  401e34:	asr	w1, w19, #31
  401e38:	cbnz	w20, 401e78 <sqrt@plt+0x768>
  401e3c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401e40:	add	x0, x0, #0x208
  401e44:	str	w19, [x0, #24]
  401e48:	ldr	w0, [x0, #28]
  401e4c:	cmp	w0, w1
  401e50:	b.eq	401e60 <sqrt@plt+0x750>  // b.none
  401e54:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401e58:	str	wzr, [x0, #552]
  401e5c:	b	401ec0 <sqrt@plt+0x7b0>
  401e60:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401e64:	ldr	w0, [x0, #552]
  401e68:	cbnz	w0, 401e54 <sqrt@plt+0x744>
  401e6c:	ldp	x19, x20, [sp, #16]
  401e70:	ldp	x21, x22, [sp, #32]
  401e74:	b	401d88 <sqrt@plt+0x678>
  401e78:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401e7c:	add	x0, x0, #0x208
  401e80:	mov	w2, #0x1                   	// #1
  401e84:	str	w2, [x0, #32]
  401e88:	scvtf	d0, w19
  401e8c:	scvtf	d1, w20
  401e90:	fdiv	d0, d0, d1
  401e94:	ldr	d1, [x0, #40]
  401e98:	fcmp	d0, d1
  401e9c:	b.ne	401eb0 <sqrt@plt+0x7a0>  // b.any
  401ea0:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401ea4:	ldr	w0, [x0, #548]
  401ea8:	cmp	w0, w1
  401eac:	b.eq	401fa0 <sqrt@plt+0x890>  // b.none
  401eb0:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401eb4:	add	x0, x0, #0x208
  401eb8:	str	w1, [x0, #28]
  401ebc:	str	d0, [x0, #40]
  401ec0:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401ec4:	ldr	w1, [x0, #544]
  401ec8:	cbnz	w1, 401fbc <sqrt@plt+0x8ac>
  401ecc:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401ed0:	ldr	w0, [x0, #568]
  401ed4:	cbnz	w0, 402004 <sqrt@plt+0x8f4>
  401ed8:	cmp	w19, #0x0
  401edc:	cneg	w0, w19, lt  // lt = tstop
  401ee0:	ubfx	x3, x0, #10, #8
  401ee4:	ubfx	x1, x0, #10, #6
  401ee8:	cbz	w1, 4020ec <sqrt@plt+0x9dc>
  401eec:	orr	w1, w1, #0x40
  401ef0:	strb	w1, [sp, #112]
  401ef4:	add	x1, sp, #0x71
  401ef8:	ubfx	x2, x0, #4, #8
  401efc:	orr	w3, w3, w2
  401f00:	tst	x3, #0x3f
  401f04:	b.eq	401f14 <sqrt@plt+0x804>  // b.none
  401f08:	and	w2, w2, #0x3f
  401f0c:	orr	w2, w2, #0x40
  401f10:	strb	w2, [x1], #1
  401f14:	and	w0, w0, #0xf
  401f18:	orr	w2, w0, #0x30
  401f1c:	orr	w0, w0, #0x20
  401f20:	cmp	w19, #0x0
  401f24:	csel	w0, w0, w2, lt  // lt = tstop
  401f28:	strb	w0, [x1]
  401f2c:	strb	wzr, [x1, #1]
  401f30:	cmp	w20, #0x0
  401f34:	cneg	w0, w20, lt  // lt = tstop
  401f38:	ubfx	x3, x0, #10, #8
  401f3c:	ubfx	x1, x0, #10, #6
  401f40:	cbz	w1, 4020f4 <sqrt@plt+0x9e4>
  401f44:	orr	w1, w1, #0x40
  401f48:	strb	w1, [sp, #120]
  401f4c:	add	x1, sp, #0x79
  401f50:	ubfx	x2, x0, #4, #8
  401f54:	orr	w3, w3, w2
  401f58:	tst	x3, #0x3f
  401f5c:	b.eq	401f6c <sqrt@plt+0x85c>  // b.none
  401f60:	and	w2, w2, #0x3f
  401f64:	orr	w2, w2, #0x40
  401f68:	strb	w2, [x1], #1
  401f6c:	and	w0, w0, #0xf
  401f70:	orr	w2, w0, #0x30
  401f74:	orr	w0, w0, #0x20
  401f78:	cmp	w20, #0x0
  401f7c:	csel	w0, w0, w2, lt  // lt = tstop
  401f80:	strb	w0, [x1]
  401f84:	strb	wzr, [x1, #1]
  401f88:	add	x2, sp, #0x78
  401f8c:	add	x1, sp, #0x70
  401f90:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  401f94:	add	x0, x0, #0x168
  401f98:	bl	401a84 <sqrt@plt+0x374>
  401f9c:	b	4020c4 <sqrt@plt+0x9b4>
  401fa0:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401fa4:	add	x0, x0, #0x208
  401fa8:	str	w20, [x0, #48]
  401fac:	str	w19, [x0, #24]
  401fb0:	ldp	x19, x20, [sp, #16]
  401fb4:	ldp	x21, x22, [sp, #32]
  401fb8:	b	401d88 <sqrt@plt+0x678>
  401fbc:	cmp	w1, #0x0
  401fc0:	cneg	w0, w1, lt  // lt = tstop
  401fc4:	ubfx	x4, x0, #10, #8
  401fc8:	ubfx	x2, x0, #10, #6
  401fcc:	cbz	w2, 401ffc <sqrt@plt+0x8ec>
  401fd0:	orr	w2, w2, #0x40
  401fd4:	strb	w2, [sp, #112]
  401fd8:	add	x2, sp, #0x71
  401fdc:	ubfx	x3, x0, #4, #8
  401fe0:	orr	w4, w4, w3
  401fe4:	tst	x4, #0x3f
  401fe8:	b.eq	40200c <sqrt@plt+0x8fc>  // b.none
  401fec:	and	w3, w3, #0x3f
  401ff0:	orr	w3, w3, #0x40
  401ff4:	strb	w3, [x2], #1
  401ff8:	b	40200c <sqrt@plt+0x8fc>
  401ffc:	add	x2, sp, #0x70
  402000:	b	401fdc <sqrt@plt+0x8cc>
  402004:	mov	w0, w1
  402008:	add	x2, sp, #0x70
  40200c:	and	w0, w0, #0xf
  402010:	orr	w3, w0, #0x30
  402014:	orr	w0, w0, #0x20
  402018:	cmp	w1, #0x0
  40201c:	csel	w0, w0, w3, lt  // lt = tstop
  402020:	strb	w0, [x2]
  402024:	strb	wzr, [x2, #1]
  402028:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40202c:	ldr	w2, [x0, #568]
  402030:	cmp	w2, #0x0
  402034:	cneg	w0, w2, lt  // lt = tstop
  402038:	ubfx	x4, x0, #10, #8
  40203c:	ubfx	x1, x0, #10, #6
  402040:	cbz	w1, 402054 <sqrt@plt+0x944>
  402044:	orr	w1, w1, #0x40
  402048:	strb	w1, [sp, #120]
  40204c:	add	x1, sp, #0x79
  402050:	b	402058 <sqrt@plt+0x948>
  402054:	add	x1, sp, #0x78
  402058:	ubfx	x3, x0, #4, #8
  40205c:	orr	w4, w4, w3
  402060:	tst	x4, #0x3f
  402064:	b.eq	402074 <sqrt@plt+0x964>  // b.none
  402068:	and	w3, w3, #0x3f
  40206c:	orr	w3, w3, #0x40
  402070:	strb	w3, [x1], #1
  402074:	and	w0, w0, #0xf
  402078:	orr	w3, w0, #0x30
  40207c:	orr	w0, w0, #0x20
  402080:	cmp	w2, #0x0
  402084:	csel	w0, w0, w3, lt  // lt = tstop
  402088:	strb	w0, [x1]
  40208c:	strb	wzr, [x1, #1]
  402090:	add	x2, sp, #0x78
  402094:	add	x1, sp, #0x70
  402098:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  40209c:	add	x0, x0, #0x168
  4020a0:	bl	401a84 <sqrt@plt+0x374>
  4020a4:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4020a8:	add	x0, x0, #0x208
  4020ac:	ldr	w1, [x0, #24]
  4020b0:	sub	w19, w19, w1
  4020b4:	ldr	w0, [x0, #48]
  4020b8:	sub	w20, w20, w0
  4020bc:	orr	w0, w19, w20
  4020c0:	cbnz	w0, 401ed8 <sqrt@plt+0x7c8>
  4020c4:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4020c8:	add	x0, x0, #0x208
  4020cc:	str	w21, [x0, #16]
  4020d0:	str	w22, [x0, #20]
  4020d4:	str	wzr, [x0, #48]
  4020d8:	str	wzr, [x0, #24]
  4020dc:	str	wzr, [x0, #32]
  4020e0:	ldp	x19, x20, [sp, #16]
  4020e4:	ldp	x21, x22, [sp, #32]
  4020e8:	b	401d88 <sqrt@plt+0x678>
  4020ec:	add	x1, sp, #0x70
  4020f0:	b	401ef8 <sqrt@plt+0x7e8>
  4020f4:	add	x1, sp, #0x78
  4020f8:	b	401f50 <sqrt@plt+0x840>
  4020fc:	ldp	x19, x20, [sp, #16]
  402100:	ldp	x21, x22, [sp, #32]
  402104:	b	401d88 <sqrt@plt+0x678>
  402108:	stp	x19, x20, [sp, #16]
  40210c:	stp	x21, x22, [sp, #32]
  402110:	fcvtzs	w21, d11
  402114:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402118:	add	x0, x0, #0x208
  40211c:	ldr	w19, [x0, #16]
  402120:	sub	w19, w21, w19
  402124:	fcvtzs	w22, d13
  402128:	ldr	w20, [x0, #20]
  40212c:	sub	w20, w22, w20
  402130:	orr	w0, w19, w20
  402134:	cbz	w0, 402400 <sqrt@plt+0xcf0>
  402138:	asr	w1, w19, #31
  40213c:	cbnz	w20, 40217c <sqrt@plt+0xa6c>
  402140:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402144:	add	x0, x0, #0x208
  402148:	str	w19, [x0, #24]
  40214c:	ldr	w0, [x0, #28]
  402150:	cmp	w1, w0
  402154:	b.eq	402164 <sqrt@plt+0xa54>  // b.none
  402158:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40215c:	str	wzr, [x0, #552]
  402160:	b	4021c4 <sqrt@plt+0xab4>
  402164:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402168:	ldr	w0, [x0, #552]
  40216c:	cbnz	w0, 402158 <sqrt@plt+0xa48>
  402170:	ldp	x19, x20, [sp, #16]
  402174:	ldp	x21, x22, [sp, #32]
  402178:	b	401dec <sqrt@plt+0x6dc>
  40217c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402180:	add	x0, x0, #0x208
  402184:	mov	w2, #0x1                   	// #1
  402188:	str	w2, [x0, #32]
  40218c:	scvtf	d0, w19
  402190:	scvtf	d1, w20
  402194:	fdiv	d0, d0, d1
  402198:	ldr	d1, [x0, #40]
  40219c:	fcmp	d0, d1
  4021a0:	b.ne	4021b4 <sqrt@plt+0xaa4>  // b.any
  4021a4:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4021a8:	ldr	w0, [x0, #548]
  4021ac:	cmp	w1, w0
  4021b0:	b.eq	4022a4 <sqrt@plt+0xb94>  // b.none
  4021b4:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4021b8:	add	x0, x0, #0x208
  4021bc:	str	w1, [x0, #28]
  4021c0:	str	d0, [x0, #40]
  4021c4:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4021c8:	ldr	w1, [x0, #544]
  4021cc:	cbnz	w1, 4022c0 <sqrt@plt+0xbb0>
  4021d0:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4021d4:	ldr	w0, [x0, #568]
  4021d8:	cbnz	w0, 402308 <sqrt@plt+0xbf8>
  4021dc:	cmp	w19, #0x0
  4021e0:	cneg	w0, w19, lt  // lt = tstop
  4021e4:	ubfx	x3, x0, #10, #8
  4021e8:	ubfx	x1, x0, #10, #6
  4021ec:	cbz	w1, 4023f0 <sqrt@plt+0xce0>
  4021f0:	orr	w1, w1, #0x40
  4021f4:	strb	w1, [sp, #112]
  4021f8:	add	x1, sp, #0x71
  4021fc:	ubfx	x2, x0, #4, #8
  402200:	orr	w3, w3, w2
  402204:	tst	x3, #0x3f
  402208:	b.eq	402218 <sqrt@plt+0xb08>  // b.none
  40220c:	and	w2, w2, #0x3f
  402210:	orr	w2, w2, #0x40
  402214:	strb	w2, [x1], #1
  402218:	and	w0, w0, #0xf
  40221c:	orr	w2, w0, #0x30
  402220:	orr	w0, w0, #0x20
  402224:	cmp	w19, #0x0
  402228:	csel	w0, w0, w2, lt  // lt = tstop
  40222c:	strb	w0, [x1]
  402230:	strb	wzr, [x1, #1]
  402234:	cmp	w20, #0x0
  402238:	cneg	w0, w20, lt  // lt = tstop
  40223c:	ubfx	x3, x0, #10, #8
  402240:	ubfx	x1, x0, #10, #6
  402244:	cbz	w1, 4023f8 <sqrt@plt+0xce8>
  402248:	orr	w1, w1, #0x40
  40224c:	strb	w1, [sp, #120]
  402250:	add	x1, sp, #0x79
  402254:	ubfx	x2, x0, #4, #8
  402258:	orr	w3, w3, w2
  40225c:	tst	x3, #0x3f
  402260:	b.eq	402270 <sqrt@plt+0xb60>  // b.none
  402264:	and	w2, w2, #0x3f
  402268:	orr	w2, w2, #0x40
  40226c:	strb	w2, [x1], #1
  402270:	and	w0, w0, #0xf
  402274:	orr	w2, w0, #0x30
  402278:	orr	w0, w0, #0x20
  40227c:	cmp	w20, #0x0
  402280:	csel	w0, w0, w2, lt  // lt = tstop
  402284:	strb	w0, [x1]
  402288:	strb	wzr, [x1, #1]
  40228c:	add	x2, sp, #0x78
  402290:	add	x1, sp, #0x70
  402294:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  402298:	add	x0, x0, #0x168
  40229c:	bl	401a84 <sqrt@plt+0x374>
  4022a0:	b	4023c8 <sqrt@plt+0xcb8>
  4022a4:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4022a8:	add	x0, x0, #0x208
  4022ac:	str	w20, [x0, #48]
  4022b0:	str	w19, [x0, #24]
  4022b4:	ldp	x19, x20, [sp, #16]
  4022b8:	ldp	x21, x22, [sp, #32]
  4022bc:	b	401dec <sqrt@plt+0x6dc>
  4022c0:	cmp	w1, #0x0
  4022c4:	cneg	w0, w1, lt  // lt = tstop
  4022c8:	ubfx	x4, x0, #10, #8
  4022cc:	ubfx	x2, x0, #10, #6
  4022d0:	cbz	w2, 402300 <sqrt@plt+0xbf0>
  4022d4:	orr	w2, w2, #0x40
  4022d8:	strb	w2, [sp, #112]
  4022dc:	add	x2, sp, #0x71
  4022e0:	ubfx	x3, x0, #4, #8
  4022e4:	orr	w4, w4, w3
  4022e8:	tst	x4, #0x3f
  4022ec:	b.eq	402310 <sqrt@plt+0xc00>  // b.none
  4022f0:	and	w3, w3, #0x3f
  4022f4:	orr	w3, w3, #0x40
  4022f8:	strb	w3, [x2], #1
  4022fc:	b	402310 <sqrt@plt+0xc00>
  402300:	add	x2, sp, #0x70
  402304:	b	4022e0 <sqrt@plt+0xbd0>
  402308:	mov	w0, w1
  40230c:	add	x2, sp, #0x70
  402310:	and	w0, w0, #0xf
  402314:	orr	w3, w0, #0x30
  402318:	orr	w0, w0, #0x20
  40231c:	cmp	w1, #0x0
  402320:	csel	w0, w0, w3, lt  // lt = tstop
  402324:	strb	w0, [x2]
  402328:	strb	wzr, [x2, #1]
  40232c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402330:	ldr	w2, [x0, #568]
  402334:	cmp	w2, #0x0
  402338:	cneg	w0, w2, lt  // lt = tstop
  40233c:	ubfx	x4, x0, #10, #8
  402340:	ubfx	x1, x0, #10, #6
  402344:	cbz	w1, 402358 <sqrt@plt+0xc48>
  402348:	orr	w1, w1, #0x40
  40234c:	strb	w1, [sp, #120]
  402350:	add	x1, sp, #0x79
  402354:	b	40235c <sqrt@plt+0xc4c>
  402358:	add	x1, sp, #0x78
  40235c:	ubfx	x3, x0, #4, #8
  402360:	orr	w4, w4, w3
  402364:	tst	x4, #0x3f
  402368:	b.eq	402378 <sqrt@plt+0xc68>  // b.none
  40236c:	and	w3, w3, #0x3f
  402370:	orr	w3, w3, #0x40
  402374:	strb	w3, [x1], #1
  402378:	and	w0, w0, #0xf
  40237c:	orr	w3, w0, #0x30
  402380:	orr	w0, w0, #0x20
  402384:	cmp	w2, #0x0
  402388:	csel	w0, w0, w3, lt  // lt = tstop
  40238c:	strb	w0, [x1]
  402390:	strb	wzr, [x1, #1]
  402394:	add	x2, sp, #0x78
  402398:	add	x1, sp, #0x70
  40239c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4023a0:	add	x0, x0, #0x168
  4023a4:	bl	401a84 <sqrt@plt+0x374>
  4023a8:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4023ac:	add	x0, x0, #0x208
  4023b0:	ldr	w1, [x0, #24]
  4023b4:	sub	w19, w19, w1
  4023b8:	ldr	w0, [x0, #48]
  4023bc:	sub	w20, w20, w0
  4023c0:	orr	w0, w19, w20
  4023c4:	cbnz	w0, 4021dc <sqrt@plt+0xacc>
  4023c8:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4023cc:	add	x0, x0, #0x208
  4023d0:	str	w21, [x0, #16]
  4023d4:	str	w22, [x0, #20]
  4023d8:	str	wzr, [x0, #48]
  4023dc:	str	wzr, [x0, #24]
  4023e0:	str	wzr, [x0, #32]
  4023e4:	ldp	x19, x20, [sp, #16]
  4023e8:	ldp	x21, x22, [sp, #32]
  4023ec:	b	401dec <sqrt@plt+0x6dc>
  4023f0:	add	x1, sp, #0x70
  4023f4:	b	4021fc <sqrt@plt+0xaec>
  4023f8:	add	x1, sp, #0x78
  4023fc:	b	402254 <sqrt@plt+0xb44>
  402400:	ldp	x19, x20, [sp, #16]
  402404:	ldp	x21, x22, [sp, #32]
  402408:	b	401dec <sqrt@plt+0x6dc>
  40240c:	stp	x29, x30, [sp, #-32]!
  402410:	mov	x29, sp
  402414:	str	x19, [sp, #16]
  402418:	mov	x19, x0
  40241c:	bl	40a16c <sqrt@plt+0x8a5c>
  402420:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  402424:	add	x0, x0, #0x748
  402428:	str	x0, [x19]
  40242c:	ldr	x19, [sp, #16]
  402430:	ldp	x29, x30, [sp], #32
  402434:	ret
  402438:	stp	x29, x30, [sp, #-32]!
  40243c:	mov	x29, sp
  402440:	stp	x19, x20, [sp, #16]
  402444:	mov	x20, x0
  402448:	mov	x0, #0x78                  	// #120
  40244c:	bl	40eeac <_Znwm@@Base>
  402450:	mov	x19, x0
  402454:	mov	x1, x20
  402458:	bl	40240c <sqrt@plt+0xcfc>
  40245c:	str	xzr, [x19, #104]
  402460:	mov	w0, #0x1                   	// #1
  402464:	strb	w0, [x19, #112]
  402468:	mov	w2, #0x0                   	// #0
  40246c:	mov	x1, #0x0                   	// #0
  402470:	mov	x0, x19
  402474:	bl	40b5cc <sqrt@plt+0x9ebc>
  402478:	cbz	w0, 40248c <sqrt@plt+0xd7c>
  40247c:	mov	x0, x19
  402480:	ldp	x19, x20, [sp, #16]
  402484:	ldp	x29, x30, [sp], #32
  402488:	ret
  40248c:	ldr	x0, [x19]
  402490:	ldr	x1, [x0, #8]
  402494:	mov	x0, x19
  402498:	blr	x1
  40249c:	mov	x19, #0x0                   	// #0
  4024a0:	b	40247c <sqrt@plt+0xd6c>
  4024a4:	mov	x20, x0
  4024a8:	mov	x1, #0x78                  	// #120
  4024ac:	mov	x0, x19
  4024b0:	bl	40ef1c <_ZdlPvm@@Base>
  4024b4:	mov	x0, x20
  4024b8:	bl	4016a0 <_Unwind_Resume@plt>
  4024bc:	stp	x29, x30, [sp, #-16]!
  4024c0:	mov	x29, sp
  4024c4:	mov	x0, x1
  4024c8:	bl	402438 <sqrt@plt+0xd28>
  4024cc:	ldp	x29, x30, [sp], #16
  4024d0:	ret
  4024d4:	stp	x29, x30, [sp, #-80]!
  4024d8:	mov	x29, sp
  4024dc:	stp	x19, x20, [sp, #16]
  4024e0:	stp	x21, x22, [sp, #32]
  4024e4:	str	x23, [sp, #48]
  4024e8:	stp	d8, d9, [sp, #64]
  4024ec:	mov	x19, x0
  4024f0:	mov	w22, w1
  4024f4:	fmov	d9, d0
  4024f8:	fmov	d8, d1
  4024fc:	bl	4080ec <sqrt@plt+0x69dc>
  402500:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  402504:	add	x0, x0, #0x770
  402508:	str	x0, [x19]
  40250c:	mov	w0, #0x1                   	// #1
  402510:	str	w0, [x19, #52]
  402514:	str	wzr, [x19, #56]
  402518:	mov	w0, #0xffffffff            	// #-1
  40251c:	str	w0, [x19, #60]
  402520:	str	xzr, [x19, #72]
  402524:	str	wzr, [x19, #80]
  402528:	strh	wzr, [x19, #84]
  40252c:	str	w0, [x19, #92]
  402530:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402534:	ldr	x3, [x0, #496]
  402538:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40253c:	str	x3, [x0, #520]
  402540:	mov	x2, #0x1f                  	// #31
  402544:	mov	x1, #0x1                   	// #1
  402548:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  40254c:	add	x0, x0, #0x170
  402550:	bl	401690 <fwrite@plt>
  402554:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402558:	ldr	x3, [x0, #520]
  40255c:	mov	x2, #0x17                  	// #23
  402560:	mov	x1, #0x1                   	// #1
  402564:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  402568:	add	x0, x0, #0x190
  40256c:	bl	401690 <fwrite@plt>
  402570:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  402574:	add	x0, x0, #0x1b0
  402578:	add	x21, x0, #0x8
  40257c:	add	x20, x0, #0x2d2
  402580:	adrp	x23, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402584:	b	402594 <sqrt@plt+0xe84>
  402588:	add	x21, x21, #0x1
  40258c:	cmp	x21, x20
  402590:	b.eq	4025a4 <sqrt@plt+0xe94>  // b.none
  402594:	ldr	x1, [x23, #520]
  402598:	ldrb	w0, [x21]
  40259c:	bl	401530 <fputc@plt>
  4025a0:	b	402588 <sqrt@plt+0xe78>
  4025a4:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4025a8:	ldr	x3, [x0, #520]
  4025ac:	mov	x2, #0x9                   	// #9
  4025b0:	mov	x1, #0x1                   	// #1
  4025b4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4025b8:	add	x0, x0, #0x1a8
  4025bc:	bl	401690 <fwrite@plt>
  4025c0:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4025c4:	ldr	x3, [x0, #520]
  4025c8:	mov	x2, #0x16                  	// #22
  4025cc:	mov	x1, #0x1                   	// #1
  4025d0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4025d4:	add	x0, x0, #0x1b8
  4025d8:	bl	401690 <fwrite@plt>
  4025dc:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  4025e0:	ldr	w0, [x0, #432]
  4025e4:	tbnz	w0, #31, 402684 <sqrt@plt+0xf74>
  4025e8:	mov	w0, #0xe                   	// #14
  4025ec:	str	w0, [x19, #96]
  4025f0:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4025f4:	ldr	x0, [x0, #3936]
  4025f8:	cbz	x0, 402744 <sqrt@plt+0x1034>
  4025fc:	bl	401984 <sqrt@plt+0x274>
  402600:	str	w0, [x19, #96]
  402604:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402608:	ldr	w0, [x0, #3944]
  40260c:	str	w0, [x19, #100]
  402610:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402614:	ldr	w0, [x0, #3948]
  402618:	str	w0, [x19, #104]
  40261c:	tbnz	w22, #31, 402654 <sqrt@plt+0xf44>
  402620:	str	w22, [x19, #96]
  402624:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402628:	ldr	w0, [x0, #3956]
  40262c:	scvtf	d2, w0
  402630:	fmul	d1, d2, d8
  402634:	fmov	d0, #5.000000000000000000e-01
  402638:	fadd	d1, d1, d0
  40263c:	fcvtzs	w0, d1
  402640:	str	w0, [x19, #100]
  402644:	fmul	d2, d2, d9
  402648:	fadd	d2, d2, d0
  40264c:	fcvtzs	w0, d2
  402650:	str	w0, [x19, #104]
  402654:	ldr	w0, [x19, #96]
  402658:	cmp	w0, #0x4f
  40265c:	b.le	40274c <sqrt@plt+0x103c>
  402660:	adrp	x1, 427000 <_Znam@GLIBCXX_3.4>
  402664:	ldr	w1, [x1, #432]
  402668:	ldr	w3, [x19, #104]
  40266c:	ldr	w2, [x19, #100]
  402670:	orr	w1, w0, w1
  402674:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  402678:	add	x0, x0, #0x1d8
  40267c:	bl	4019f0 <sqrt@plt+0x2e0>
  402680:	b	402690 <sqrt@plt+0xf80>
  402684:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  402688:	str	wzr, [x0, #432]
  40268c:	b	4025e8 <sqrt@plt+0xed8>
  402690:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  402694:	ldr	w1, [x0, #1156]
  402698:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  40269c:	add	x0, x0, #0x1e8
  4026a0:	bl	4019f0 <sqrt@plt+0x2e0>
  4026a4:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4026a8:	ldr	x3, [x0, #520]
  4026ac:	mov	x2, #0x15                  	// #21
  4026b0:	mov	x1, #0x1                   	// #1
  4026b4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4026b8:	add	x0, x0, #0x1f0
  4026bc:	bl	401690 <fwrite@plt>
  4026c0:	mov	w3, #0x0                   	// #0
  4026c4:	mov	w2, #0x0                   	// #0
  4026c8:	adrp	x1, 410000 <_ZdlPvm@@Base+0x10e4>
  4026cc:	add	x1, x1, #0x208
  4026d0:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4026d4:	ldr	x0, [x0, #520]
  4026d8:	bl	401440 <fprintf@plt>
  4026dc:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4026e0:	ldr	x3, [x0, #520]
  4026e4:	mov	x2, #0x8                   	// #8
  4026e8:	mov	x1, #0x1                   	// #1
  4026ec:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4026f0:	add	x0, x0, #0x218
  4026f4:	bl	401690 <fwrite@plt>
  4026f8:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4026fc:	ldr	x3, [x0, #520]
  402700:	mov	x2, #0xa                   	// #10
  402704:	mov	x1, #0x1                   	// #1
  402708:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  40270c:	add	x0, x0, #0x228
  402710:	bl	401690 <fwrite@plt>
  402714:	strh	wzr, [x19, #84]
  402718:	ldp	x19, x20, [sp, #16]
  40271c:	ldp	x21, x22, [sp, #32]
  402720:	ldr	x23, [sp, #48]
  402724:	ldp	d8, d9, [sp, #64]
  402728:	ldp	x29, x30, [sp], #80
  40272c:	ret
  402730:	mov	x20, x0
  402734:	mov	x0, x19
  402738:	bl	408108 <sqrt@plt+0x69f8>
  40273c:	mov	x0, x20
  402740:	bl	4016a0 <_Unwind_Resume@plt>
  402744:	mov	w0, #0xe                   	// #14
  402748:	tbz	w22, #31, 402620 <sqrt@plt+0xf10>
  40274c:	adrp	x1, 427000 <_Znam@GLIBCXX_3.4>
  402750:	ldr	w1, [x1, #432]
  402754:	orr	w1, w0, w1
  402758:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  40275c:	add	x0, x0, #0x1d0
  402760:	bl	4019f0 <sqrt@plt+0x2e0>
  402764:	b	402690 <sqrt@plt+0xf80>
  402768:	stp	x29, x30, [sp, #-64]!
  40276c:	mov	x29, sp
  402770:	stp	x19, x20, [sp, #16]
  402774:	stp	x21, x22, [sp, #32]
  402778:	str	x23, [sp, #48]
  40277c:	mov	x20, x1
  402780:	mov	w22, w2
  402784:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402788:	strb	wzr, [x0, #576]
  40278c:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  402790:	ldr	w0, [x0, #432]
  402794:	cmp	w0, #0x0
  402798:	mov	w21, #0x52                  	// #82
  40279c:	mov	w0, #0x4e                  	// #78
  4027a0:	csel	w21, w21, w0, ne  // ne = any
  4027a4:	ldr	x19, [x1, #104]
  4027a8:	mov	x0, x19
  4027ac:	bl	401430 <strlen@plt>
  4027b0:	add	x19, x19, x0
  4027b4:	ldurb	w23, [x19, #-1]
  4027b8:	sub	x0, x0, #0x2
  4027bc:	bl	4013e0 <_Znam@plt>
  4027c0:	mov	x19, x0
  4027c4:	ldr	x20, [x20, #104]
  4027c8:	mov	x0, x20
  4027cc:	bl	401430 <strlen@plt>
  4027d0:	sub	x2, x0, #0x2
  4027d4:	add	x1, x20, #0x1
  4027d8:	mov	x0, x19
  4027dc:	bl	401520 <strncpy@plt>
  4027e0:	mov	x0, x20
  4027e4:	bl	401430 <strlen@plt>
  4027e8:	add	x0, x19, x0
  4027ec:	sturb	wzr, [x0, #-2]
  4027f0:	adrp	x1, 410000 <_ZdlPvm@@Base+0x10e4>
  4027f4:	add	x1, x1, #0x238
  4027f8:	mov	x0, x19
  4027fc:	bl	401650 <strcasecmp@plt>
  402800:	cmp	w0, #0x0
  402804:	ccmp	w22, #0xb, #0x4, eq  // eq = none
  402808:	mov	w20, #0xa                   	// #10
  40280c:	mov	w0, #0x11                  	// #17
  402810:	csel	w20, w20, w0, gt
  402814:	adrp	x1, 410000 <_ZdlPvm@@Base+0x10e4>
  402818:	add	x1, x1, #0x240
  40281c:	mov	x0, x19
  402820:	bl	401650 <strcasecmp@plt>
  402824:	cbnz	w0, 402838 <sqrt@plt+0x1128>
  402828:	cmp	w22, #0x9
  40282c:	mov	w20, #0xc                   	// #12
  402830:	mov	w0, #0x11                  	// #17
  402834:	csel	w20, w20, w0, gt
  402838:	cmp	w23, #0x42
  40283c:	mov	w0, #0x49                  	// #73
  402840:	ccmp	w23, w0, #0x4, ne  // ne = any
  402844:	b.eq	40288c <sqrt@plt+0x117c>  // b.none
  402848:	mov	w4, w20
  40284c:	mov	x3, x19
  402850:	mov	w2, w21
  402854:	adrp	x1, 410000 <_ZdlPvm@@Base+0x10e4>
  402858:	add	x1, x1, #0x248
  40285c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402860:	add	x0, x0, #0x208
  402864:	add	x0, x0, #0x38
  402868:	bl	4014e0 <sprintf@plt>
  40286c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402870:	add	x0, x0, #0x208
  402874:	add	x0, x0, #0x38
  402878:	ldp	x19, x20, [sp, #16]
  40287c:	ldp	x21, x22, [sp, #32]
  402880:	ldr	x23, [sp, #48]
  402884:	ldp	x29, x30, [sp], #64
  402888:	ret
  40288c:	mov	w5, w23
  402890:	mov	w4, w20
  402894:	mov	x3, x19
  402898:	mov	w2, w21
  40289c:	adrp	x1, 410000 <_ZdlPvm@@Base+0x10e4>
  4028a0:	add	x1, x1, #0x250
  4028a4:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4028a8:	add	x0, x0, #0x208
  4028ac:	add	x0, x0, #0x38
  4028b0:	bl	4014e0 <sprintf@plt>
  4028b4:	b	40286c <sqrt@plt+0x115c>
  4028b8:	stp	x29, x30, [sp, #-96]!
  4028bc:	mov	x29, sp
  4028c0:	stp	x19, x20, [sp, #16]
  4028c4:	stp	x21, x22, [sp, #32]
  4028c8:	stp	x23, x24, [sp, #48]
  4028cc:	str	x25, [sp, #64]
  4028d0:	mov	x19, x0
  4028d4:	mov	x21, x2
  4028d8:	mov	x20, x3
  4028dc:	mov	w24, w4
  4028e0:	mov	x0, x2
  4028e4:	bl	40abbc <sqrt@plt+0x94ac>
  4028e8:	mov	w22, w0
  4028ec:	asr	w23, w0, #8
  4028f0:	ubfx	x25, x22, #8, #16
  4028f4:	ldr	x0, [x19, #72]
  4028f8:	cmp	x0, x21
  4028fc:	b.eq	402970 <sqrt@plt+0x1260>  // b.none
  402900:	ldrb	w0, [x21, #112]
  402904:	cbz	w0, 4029c4 <sqrt@plt+0x12b4>
  402908:	ldr	w2, [x20, #4]
  40290c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402910:	ldr	w0, [x0, #3956]
  402914:	mul	w2, w2, w0
  402918:	mov	w0, #0x8e39                	// #36409
  40291c:	movk	w0, #0x38e3, lsl #16
  402920:	smull	x0, w2, w0
  402924:	asr	x0, x0, #36
  402928:	sub	w2, w0, w2, asr #31
  40292c:	ldr	x1, [x21, #104]
  402930:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  402934:	add	x0, x0, #0x260
  402938:	bl	4019f0 <sqrt@plt+0x2e0>
  40293c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402940:	ldr	x3, [x0, #520]
  402944:	mov	x2, #0x5                   	// #5
  402948:	mov	x1, #0x1                   	// #1
  40294c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  402950:	add	x0, x0, #0x288
  402954:	bl	401690 <fwrite@plt>
  402958:	str	x21, [x19, #72]
  40295c:	strh	wzr, [x19, #84]
  402960:	ldr	w21, [x19, #92]
  402964:	tbnz	w21, #31, 4029e8 <sqrt@plt+0x12d8>
  402968:	ldr	w0, [x20, #4]
  40296c:	str	w0, [x19, #80]
  402970:	ldrh	w0, [x19, #84]
  402974:	cmp	w0, w25
  402978:	b.eq	402b68 <sqrt@plt+0x1458>  // b.none
  40297c:	cmp	w0, #0x3
  402980:	b.eq	402ae0 <sqrt@plt+0x13d0>  // b.none
  402984:	and	w0, w23, #0xffff
  402988:	cmp	w0, #0x2
  40298c:	b.eq	402c3c <sqrt@plt+0x152c>  // b.none
  402990:	b.le	402b1c <sqrt@plt+0x140c>
  402994:	cmp	w0, #0x3
  402998:	b.eq	402c5c <sqrt@plt+0x154c>  // b.none
  40299c:	cmp	w0, #0x4
  4029a0:	b.ne	402b64 <sqrt@plt+0x1454>  // b.any
  4029a4:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4029a8:	ldr	x3, [x0, #520]
  4029ac:	mov	x2, #0xc                   	// #12
  4029b0:	mov	x1, #0x1                   	// #1
  4029b4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4029b8:	add	x0, x0, #0x2e0
  4029bc:	bl	401690 <fwrite@plt>
  4029c0:	b	402b64 <sqrt@plt+0x1454>
  4029c4:	ldr	w2, [x20, #4]
  4029c8:	mov	x1, x21
  4029cc:	mov	x0, x19
  4029d0:	bl	402768 <sqrt@plt+0x1058>
  4029d4:	mov	x1, x0
  4029d8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4029dc:	add	x0, x0, #0x278
  4029e0:	bl	4019f0 <sqrt@plt+0x2e0>
  4029e4:	b	40293c <sqrt@plt+0x122c>
  4029e8:	ldr	w0, [x20, #4]
  4029ec:	ldr	w1, [x19, #80]
  4029f0:	cmp	w0, w1
  4029f4:	b.eq	402968 <sqrt@plt+0x1258>  // b.none
  4029f8:	adrp	x1, 427000 <_Znam@GLIBCXX_3.4>
  4029fc:	ldr	w1, [x1, #1160]
  402a00:	mul	w0, w0, w1
  402a04:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402a08:	ldr	w1, [x1, #3956]
  402a0c:	mul	w0, w0, w1
  402a10:	mov	w1, #0x296b                	// #10603
  402a14:	movk	w1, #0x7482, lsl #16
  402a18:	smull	x1, w0, w1
  402a1c:	asr	x1, x1, #47
  402a20:	sub	w1, w1, w0, asr #31
  402a24:	str	w1, [x19, #88]
  402a28:	mov	w2, #0x193f                	// #6463
  402a2c:	movk	w2, #0x1, lsl #16
  402a30:	cmp	w0, w2
  402a34:	b.le	402ab4 <sqrt@plt+0x13a4>
  402a38:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402a3c:	ldr	x0, [x0, #528]
  402a40:	cbz	x0, 402aac <sqrt@plt+0x139c>
  402a44:	cmp	w1, #0x0
  402a48:	cneg	w0, w1, lt  // lt = tstop
  402a4c:	ubfx	x4, x0, #10, #8
  402a50:	ubfx	x2, x0, #10, #6
  402a54:	cbz	w2, 402ad8 <sqrt@plt+0x13c8>
  402a58:	orr	w2, w2, #0x40
  402a5c:	strb	w2, [sp, #88]
  402a60:	add	x2, sp, #0x59
  402a64:	ubfx	x3, x0, #4, #8
  402a68:	orr	w4, w4, w3
  402a6c:	tst	x4, #0x3f
  402a70:	b.eq	402a80 <sqrt@plt+0x1370>  // b.none
  402a74:	and	w3, w3, #0x3f
  402a78:	orr	w3, w3, #0x40
  402a7c:	strb	w3, [x2], #1
  402a80:	and	w0, w0, #0xf
  402a84:	orr	w3, w0, #0x30
  402a88:	orr	w0, w0, #0x20
  402a8c:	cmp	w1, #0x0
  402a90:	csel	w0, w0, w3, lt  // lt = tstop
  402a94:	strb	w0, [x2]
  402a98:	strb	wzr, [x2, #1]
  402a9c:	add	x1, sp, #0x58
  402aa0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  402aa4:	add	x0, x0, #0x290
  402aa8:	bl	401a84 <sqrt@plt+0x374>
  402aac:	str	w21, [x19, #92]
  402ab0:	b	402968 <sqrt@plt+0x1258>
  402ab4:	mov	w0, #0x1                   	// #1
  402ab8:	str	w0, [x19, #88]
  402abc:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402ac0:	ldr	x0, [x0, #528]
  402ac4:	cbz	x0, 402aac <sqrt@plt+0x139c>
  402ac8:	mov	w1, #0x1                   	// #1
  402acc:	mov	w0, w1
  402ad0:	add	x2, sp, #0x58
  402ad4:	b	402a80 <sqrt@plt+0x1370>
  402ad8:	add	x2, sp, #0x58
  402adc:	b	402a64 <sqrt@plt+0x1354>
  402ae0:	ldr	w2, [x20, #4]
  402ae4:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402ae8:	ldr	w0, [x0, #3956]
  402aec:	mul	w2, w2, w0
  402af0:	mov	w0, #0x8e39                	// #36409
  402af4:	movk	w0, #0x38e3, lsl #16
  402af8:	smull	x0, w2, w0
  402afc:	asr	x0, x0, #36
  402b00:	ldr	x1, [x19, #72]
  402b04:	sub	w2, w0, w2, asr #31
  402b08:	ldr	x1, [x1, #104]
  402b0c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  402b10:	add	x0, x0, #0x260
  402b14:	bl	4019f0 <sqrt@plt+0x2e0>
  402b18:	b	402984 <sqrt@plt+0x1274>
  402b1c:	cbz	w0, 402b48 <sqrt@plt+0x1438>
  402b20:	cmp	w0, #0x1
  402b24:	b.ne	402b64 <sqrt@plt+0x1454>  // b.any
  402b28:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402b2c:	ldr	x3, [x0, #520]
  402b30:	mov	x2, #0x8                   	// #8
  402b34:	mov	x1, #0x1                   	// #1
  402b38:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  402b3c:	add	x0, x0, #0x298
  402b40:	bl	401690 <fwrite@plt>
  402b44:	b	402b64 <sqrt@plt+0x1454>
  402b48:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402b4c:	ldr	x3, [x0, #520]
  402b50:	mov	x2, #0xa                   	// #10
  402b54:	mov	x1, #0x1                   	// #1
  402b58:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  402b5c:	add	x0, x0, #0x228
  402b60:	bl	401690 <fwrite@plt>
  402b64:	strh	w25, [x19, #84]
  402b68:	ldr	w2, [x20, #4]
  402b6c:	ldr	w0, [x19, #80]
  402b70:	cmp	w2, w0
  402b74:	b.eq	402bac <sqrt@plt+0x149c>  // b.none
  402b78:	ldr	x1, [x19, #72]
  402b7c:	ldrb	w0, [x1, #112]
  402b80:	cbnz	w0, 402cac <sqrt@plt+0x159c>
  402b84:	mov	x0, x19
  402b88:	bl	402768 <sqrt@plt+0x1058>
  402b8c:	mov	x1, x0
  402b90:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  402b94:	add	x0, x0, #0x278
  402b98:	bl	4019f0 <sqrt@plt+0x2e0>
  402b9c:	ldr	w0, [x20, #4]
  402ba0:	str	w0, [x19, #80]
  402ba4:	ldr	w21, [x19, #92]
  402ba8:	tbnz	w21, #31, 402cdc <sqrt@plt+0x15cc>
  402bac:	ldr	w3, [x20, #8]
  402bb0:	ldr	w0, [x19, #60]
  402bb4:	cmp	w3, w0
  402bb8:	b.ne	402bcc <sqrt@plt+0x14bc>  // b.any
  402bbc:	ldr	w1, [x20, #12]
  402bc0:	ldr	w0, [x19, #64]
  402bc4:	cmp	w1, w0
  402bc8:	b.eq	402bfc <sqrt@plt+0x14ec>  // b.none
  402bcc:	ldr	w2, [x20, #12]
  402bd0:	sub	w3, w3, #0x40
  402bd4:	sub	w2, w2, #0x40
  402bd8:	adrp	x1, 410000 <_ZdlPvm@@Base+0x10e4>
  402bdc:	add	x1, x1, #0x208
  402be0:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402be4:	ldr	x0, [x0, #520]
  402be8:	bl	401440 <fprintf@plt>
  402bec:	ldr	w0, [x20, #12]
  402bf0:	str	w0, [x19, #64]
  402bf4:	ldr	w0, [x20, #8]
  402bf8:	str	w0, [x19, #60]
  402bfc:	and	w20, w22, #0xff
  402c00:	tst	w22, #0x60
  402c04:	b.eq	402dc4 <sqrt@plt+0x16b4>  // b.none
  402c08:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402c0c:	ldr	x1, [x0, #520]
  402c10:	mov	w0, w20
  402c14:	bl	401530 <fputc@plt>
  402c18:	ldr	w0, [x19, #60]
  402c1c:	add	w4, w0, w24
  402c20:	str	w4, [x19, #60]
  402c24:	ldp	x19, x20, [sp, #16]
  402c28:	ldp	x21, x22, [sp, #32]
  402c2c:	ldp	x23, x24, [sp, #48]
  402c30:	ldr	x25, [sp, #64]
  402c34:	ldp	x29, x30, [sp], #96
  402c38:	ret
  402c3c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402c40:	ldr	x3, [x0, #520]
  402c44:	mov	x2, #0xa                   	// #10
  402c48:	mov	x1, #0x1                   	// #1
  402c4c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  402c50:	add	x0, x0, #0x2a8
  402c54:	bl	401690 <fwrite@plt>
  402c58:	b	402b64 <sqrt@plt+0x1454>
  402c5c:	ldr	w1, [x20, #4]
  402c60:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402c64:	ldr	w0, [x0, #3956]
  402c68:	mul	w1, w1, w0
  402c6c:	mov	w0, #0x8e39                	// #36409
  402c70:	movk	w0, #0x38e3, lsl #16
  402c74:	smull	x0, w1, w0
  402c78:	asr	x0, x0, #36
  402c7c:	sub	w1, w0, w1, asr #31
  402c80:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  402c84:	add	x0, x0, #0x2b8
  402c88:	bl	4019f0 <sqrt@plt+0x2e0>
  402c8c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402c90:	ldr	x3, [x0, #520]
  402c94:	mov	x2, #0xc                   	// #12
  402c98:	mov	x1, #0x1                   	// #1
  402c9c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  402ca0:	add	x0, x0, #0x2d0
  402ca4:	bl	401690 <fwrite@plt>
  402ca8:	b	402b64 <sqrt@plt+0x1454>
  402cac:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402cb0:	ldr	w1, [x0, #3956]
  402cb4:	mul	w2, w2, w1
  402cb8:	mov	w1, #0x8e39                	// #36409
  402cbc:	movk	w1, #0x38e3, lsl #16
  402cc0:	smull	x1, w2, w1
  402cc4:	asr	x1, x1, #36
  402cc8:	sub	w1, w1, w2, asr #31
  402ccc:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  402cd0:	add	x0, x0, #0x2c8
  402cd4:	bl	4019f0 <sqrt@plt+0x2e0>
  402cd8:	b	402b9c <sqrt@plt+0x148c>
  402cdc:	adrp	x1, 427000 <_Znam@GLIBCXX_3.4>
  402ce0:	ldr	w1, [x1, #1160]
  402ce4:	mul	w0, w0, w1
  402ce8:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402cec:	ldr	w1, [x1, #3956]
  402cf0:	mul	w0, w0, w1
  402cf4:	mov	w1, #0x296b                	// #10603
  402cf8:	movk	w1, #0x7482, lsl #16
  402cfc:	smull	x1, w0, w1
  402d00:	asr	x1, x1, #47
  402d04:	sub	w1, w1, w0, asr #31
  402d08:	str	w1, [x19, #88]
  402d0c:	mov	w2, #0x193f                	// #6463
  402d10:	movk	w2, #0x1, lsl #16
  402d14:	cmp	w0, w2
  402d18:	b.le	402d98 <sqrt@plt+0x1688>
  402d1c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402d20:	ldr	x0, [x0, #528]
  402d24:	cbz	x0, 402d90 <sqrt@plt+0x1680>
  402d28:	cmp	w1, #0x0
  402d2c:	cneg	w0, w1, lt  // lt = tstop
  402d30:	ubfx	x4, x0, #10, #8
  402d34:	ubfx	x2, x0, #10, #6
  402d38:	cbz	w2, 402dbc <sqrt@plt+0x16ac>
  402d3c:	orr	w2, w2, #0x40
  402d40:	strb	w2, [sp, #88]
  402d44:	add	x2, sp, #0x59
  402d48:	ubfx	x3, x0, #4, #8
  402d4c:	orr	w4, w4, w3
  402d50:	tst	x4, #0x3f
  402d54:	b.eq	402d64 <sqrt@plt+0x1654>  // b.none
  402d58:	and	w3, w3, #0x3f
  402d5c:	orr	w3, w3, #0x40
  402d60:	strb	w3, [x2], #1
  402d64:	and	w0, w0, #0xf
  402d68:	orr	w3, w0, #0x30
  402d6c:	orr	w0, w0, #0x20
  402d70:	cmp	w1, #0x0
  402d74:	csel	w0, w0, w3, lt  // lt = tstop
  402d78:	strb	w0, [x2]
  402d7c:	strb	wzr, [x2, #1]
  402d80:	add	x1, sp, #0x58
  402d84:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  402d88:	add	x0, x0, #0x290
  402d8c:	bl	401a84 <sqrt@plt+0x374>
  402d90:	str	w21, [x19, #92]
  402d94:	b	402bac <sqrt@plt+0x149c>
  402d98:	mov	w0, #0x1                   	// #1
  402d9c:	str	w0, [x19, #88]
  402da0:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402da4:	ldr	x0, [x0, #528]
  402da8:	cbz	x0, 402d90 <sqrt@plt+0x1680>
  402dac:	mov	w0, #0x1                   	// #1
  402db0:	mov	w1, w0
  402db4:	add	x2, sp, #0x58
  402db8:	b	402d64 <sqrt@plt+0x1654>
  402dbc:	add	x2, sp, #0x58
  402dc0:	b	402d48 <sqrt@plt+0x1638>
  402dc4:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402dc8:	ldr	x3, [x0, #520]
  402dcc:	mov	x2, #0x5                   	// #5
  402dd0:	mov	x1, #0x1                   	// #1
  402dd4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  402dd8:	add	x0, x0, #0x2f0
  402ddc:	bl	401690 <fwrite@plt>
  402de0:	b	402c08 <sqrt@plt+0x14f8>
  402de4:	stp	x29, x30, [sp, #-80]!
  402de8:	mov	x29, sp
  402dec:	stp	x19, x20, [sp, #16]
  402df0:	str	x21, [sp, #32]
  402df4:	mov	x21, x0
  402df8:	bl	4015b0 <__errno_location@plt>
  402dfc:	str	wzr, [x0]
  402e00:	bl	401580 <tmpfile@plt>
  402e04:	mov	x20, x0
  402e08:	cbz	x0, 402ed4 <sqrt@plt+0x17c4>
  402e0c:	adrp	x19, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402e10:	add	x19, x19, #0x208
  402e14:	str	x20, [x19, #8]
  402e18:	mov	w0, #0x23                  	// #35
  402e1c:	strb	w0, [sp, #56]
  402e20:	strb	wzr, [sp, #57]
  402e24:	mov	w0, #0x31                  	// #49
  402e28:	strb	w0, [sp, #64]
  402e2c:	strb	wzr, [sp, #65]
  402e30:	strb	w0, [sp, #72]
  402e34:	strb	wzr, [sp, #73]
  402e38:	add	x3, sp, #0x48
  402e3c:	add	x2, sp, #0x40
  402e40:	add	x1, sp, #0x38
  402e44:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  402e48:	add	x0, x0, #0xa8
  402e4c:	bl	401a84 <sqrt@plt+0x374>
  402e50:	ldr	w0, [x19, #312]
  402e54:	cbz	w0, 402ee4 <sqrt@plt+0x17d4>
  402e58:	ldr	w2, [x21, #88]
  402e5c:	cmp	w2, #0x0
  402e60:	cneg	w0, w2, lt  // lt = tstop
  402e64:	ubfx	x4, x0, #10, #8
  402e68:	ubfx	x1, x0, #10, #6
  402e6c:	cbz	w1, 402f28 <sqrt@plt+0x1818>
  402e70:	orr	w1, w1, #0x40
  402e74:	strb	w1, [sp, #72]
  402e78:	add	x1, sp, #0x49
  402e7c:	ubfx	x3, x0, #4, #8
  402e80:	orr	w4, w4, w3
  402e84:	tst	x4, #0x3f
  402e88:	b.eq	402e98 <sqrt@plt+0x1788>  // b.none
  402e8c:	and	w3, w3, #0x3f
  402e90:	orr	w3, w3, #0x40
  402e94:	strb	w3, [x1], #1
  402e98:	and	w0, w0, #0xf
  402e9c:	orr	w3, w0, #0x30
  402ea0:	orr	w0, w0, #0x20
  402ea4:	cmp	w2, #0x0
  402ea8:	csel	w0, w0, w3, lt  // lt = tstop
  402eac:	strb	w0, [x1]
  402eb0:	strb	wzr, [x1, #1]
  402eb4:	add	x1, sp, #0x48
  402eb8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  402ebc:	add	x0, x0, #0x290
  402ec0:	bl	401a84 <sqrt@plt+0x374>
  402ec4:	ldp	x19, x20, [sp, #16]
  402ec8:	ldr	x21, [sp, #32]
  402ecc:	ldp	x29, x30, [sp], #80
  402ed0:	ret
  402ed4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  402ed8:	add	x0, x0, #0x2f8
  402edc:	bl	401450 <perror@plt>
  402ee0:	b	402e0c <sqrt@plt+0x16fc>
  402ee4:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402ee8:	mov	w1, #0x1                   	// #1
  402eec:	str	w1, [x0, #832]
  402ef0:	mov	w0, #0x43                  	// #67
  402ef4:	strb	w0, [sp, #64]
  402ef8:	mov	w0, #0x2f                  	// #47
  402efc:	strb	w0, [sp, #65]
  402f00:	strb	wzr, [sp, #66]
  402f04:	mov	w0, #0x30                  	// #48
  402f08:	strb	w0, [sp, #72]
  402f0c:	strb	wzr, [sp, #73]
  402f10:	add	x2, sp, #0x48
  402f14:	add	x1, sp, #0x40
  402f18:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  402f1c:	add	x0, x0, #0x310
  402f20:	bl	401a84 <sqrt@plt+0x374>
  402f24:	b	402e58 <sqrt@plt+0x1748>
  402f28:	add	x1, sp, #0x48
  402f2c:	b	402e7c <sqrt@plt+0x176c>
  402f30:	sub	sp, sp, #0x110
  402f34:	stp	x29, x30, [sp, #16]
  402f38:	add	x29, sp, #0x10
  402f3c:	stp	x19, x20, [sp, #32]
  402f40:	stp	x21, x22, [sp, #48]
  402f44:	stp	x23, x24, [sp, #64]
  402f48:	mov	x21, x0
  402f4c:	mov	w19, w1
  402f50:	mov	x20, x2
  402f54:	mov	w22, w3
  402f58:	mov	x23, x4
  402f5c:	ldr	w24, [x0, #92]
  402f60:	tbnz	w24, #31, 40318c <sqrt@plt+0x1a7c>
  402f64:	cmp	w19, #0x63
  402f68:	b.eq	404850 <sqrt@plt+0x3140>  // b.none
  402f6c:	b.le	403284 <sqrt@plt+0x1b74>
  402f70:	cmp	w19, #0x70
  402f74:	b.eq	4044f0 <sqrt@plt+0x2de0>  // b.none
  402f78:	b.le	403840 <sqrt@plt+0x2130>
  402f7c:	cmp	w19, #0x74
  402f80:	b.eq	403ab8 <sqrt@plt+0x23a8>  // b.none
  402f84:	cmp	w19, #0x7e
  402f88:	b.ne	4055c8 <sqrt@plt+0x3eb8>  // b.any
  402f8c:	stp	x25, x26, [sp, #80]
  402f90:	stp	d8, d9, [sp, #96]
  402f94:	stp	d10, d11, [sp, #112]
  402f98:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402f9c:	ldr	x0, [x0, #528]
  402fa0:	cbz	x0, 404d8c <sqrt@plt+0x367c>
  402fa4:	ldr	w0, [x21, #56]
  402fa8:	cbz	w0, 403000 <sqrt@plt+0x18f0>
  402fac:	mov	w0, #0x30                  	// #48
  402fb0:	strb	w0, [sp, #216]
  402fb4:	strb	wzr, [sp, #217]
  402fb8:	mov	w1, #0x31                  	// #49
  402fbc:	strb	w1, [sp, #224]
  402fc0:	strb	wzr, [sp, #225]
  402fc4:	strb	w0, [sp, #232]
  402fc8:	strb	wzr, [sp, #233]
  402fcc:	strb	w0, [sp, #240]
  402fd0:	strb	wzr, [sp, #241]
  402fd4:	strb	w0, [sp, #248]
  402fd8:	strb	wzr, [sp, #249]
  402fdc:	add	x5, sp, #0xf8
  402fe0:	add	x4, sp, #0xf0
  402fe4:	add	x3, sp, #0xe8
  402fe8:	add	x2, sp, #0xe0
  402fec:	add	x1, sp, #0xd8
  402ff0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  402ff4:	add	x0, x0, #0x390
  402ff8:	bl	401a84 <sqrt@plt+0x374>
  402ffc:	str	wzr, [x21, #56]
  403000:	add	w24, w22, w22, lsr #31
  403004:	asr	w24, w24, #1
  403008:	ldr	w19, [x23, #8]
  40300c:	ldr	w21, [x23, #12]
  403010:	scvtf	d1, w19
  403014:	scvtf	d2, w21
  403018:	ldr	w0, [x20]
  40301c:	add	w0, w19, w0
  403020:	scvtf	d9, w0
  403024:	ldr	w0, [x20, #4]
  403028:	add	w0, w21, w0
  40302c:	scvtf	d8, w0
  403030:	fadd	d3, d1, d9
  403034:	fmov	d0, #5.000000000000000000e-01
  403038:	fmul	d3, d3, d0
  40303c:	str	d3, [sp, #160]
  403040:	fadd	d3, d2, d8
  403044:	fmul	d0, d3, d0
  403048:	str	d0, [sp, #168]
  40304c:	fmov	d0, #3.000000000000000000e+00
  403050:	fmul	d11, d9, d0
  403054:	fadd	d11, d11, d1
  403058:	fmov	d1, #2.500000000000000000e-01
  40305c:	fmul	d11, d11, d1
  403060:	fmul	d10, d8, d0
  403064:	fadd	d10, d10, d2
  403068:	fmul	d10, d10, d1
  40306c:	cmp	w19, #0x0
  403070:	cneg	w0, w19, lt  // lt = tstop
  403074:	ubfx	x3, x0, #10, #8
  403078:	ubfx	x1, x0, #10, #6
  40307c:	cbz	w1, 404d98 <sqrt@plt+0x3688>
  403080:	orr	w1, w1, #0x40
  403084:	strb	w1, [sp, #224]
  403088:	add	x1, sp, #0xe1
  40308c:	ubfx	x2, x0, #4, #8
  403090:	orr	w3, w3, w2
  403094:	tst	x3, #0x3f
  403098:	b.eq	4030a8 <sqrt@plt+0x1998>  // b.none
  40309c:	and	w2, w2, #0x3f
  4030a0:	orr	w2, w2, #0x40
  4030a4:	strb	w2, [x1], #1
  4030a8:	and	w0, w0, #0xf
  4030ac:	orr	w2, w0, #0x30
  4030b0:	orr	w0, w0, #0x20
  4030b4:	cmp	w19, #0x0
  4030b8:	csel	w0, w0, w2, lt  // lt = tstop
  4030bc:	strb	w0, [x1]
  4030c0:	strb	wzr, [x1, #1]
  4030c4:	cmp	w21, #0x0
  4030c8:	cneg	w0, w21, lt  // lt = tstop
  4030cc:	ubfx	x3, x0, #10, #8
  4030d0:	ubfx	x1, x0, #10, #6
  4030d4:	cbz	w1, 404da0 <sqrt@plt+0x3690>
  4030d8:	orr	w1, w1, #0x40
  4030dc:	strb	w1, [sp, #232]
  4030e0:	add	x1, sp, #0xe9
  4030e4:	ubfx	x2, x0, #4, #8
  4030e8:	orr	w3, w3, w2
  4030ec:	tst	x3, #0x3f
  4030f0:	b.eq	403100 <sqrt@plt+0x19f0>  // b.none
  4030f4:	and	w2, w2, #0x3f
  4030f8:	orr	w2, w2, #0x40
  4030fc:	strb	w2, [x1], #1
  403100:	and	w0, w0, #0xf
  403104:	orr	w2, w0, #0x30
  403108:	orr	w0, w0, #0x20
  40310c:	cmp	w21, #0x0
  403110:	csel	w0, w0, w2, lt  // lt = tstop
  403114:	strb	w0, [x1]
  403118:	strb	wzr, [x1, #1]
  40311c:	add	x2, sp, #0xe8
  403120:	add	x1, sp, #0xe0
  403124:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  403128:	add	x0, x0, #0x360
  40312c:	bl	401a84 <sqrt@plt+0x374>
  403130:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403134:	add	x0, x0, #0x208
  403138:	str	w19, [x0, #16]
  40313c:	str	w21, [x0, #20]
  403140:	ldr	d0, [sp, #160]
  403144:	fcvtzs	w23, d0
  403148:	sub	w19, w23, w19
  40314c:	ldr	d0, [sp, #168]
  403150:	fcvtzs	w25, d0
  403154:	sub	w21, w25, w21
  403158:	orr	w0, w19, w21
  40315c:	cbz	w0, 405010 <sqrt@plt+0x3900>
  403160:	asr	w1, w19, #31
  403164:	cbnz	w21, 404db8 <sqrt@plt+0x36a8>
  403168:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40316c:	add	x0, x0, #0x208
  403170:	str	w19, [x0, #24]
  403174:	ldr	w0, [x0, #28]
  403178:	cmp	w0, w1
  40317c:	b.eq	404da8 <sqrt@plt+0x3698>  // b.none
  403180:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403184:	str	wzr, [x0, #552]
  403188:	b	404e00 <sqrt@plt+0x36f0>
  40318c:	ldr	w0, [x4, #4]
  403190:	ldr	w1, [x21, #80]
  403194:	cmp	w0, w1
  403198:	b.eq	402f64 <sqrt@plt+0x1854>  // b.none
  40319c:	adrp	x1, 427000 <_Znam@GLIBCXX_3.4>
  4031a0:	ldr	w1, [x1, #1160]
  4031a4:	mul	w0, w0, w1
  4031a8:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4031ac:	ldr	w1, [x1, #3956]
  4031b0:	mul	w0, w0, w1
  4031b4:	mov	w1, #0x296b                	// #10603
  4031b8:	movk	w1, #0x7482, lsl #16
  4031bc:	smull	x1, w0, w1
  4031c0:	asr	x1, x1, #47
  4031c4:	sub	w1, w1, w0, asr #31
  4031c8:	str	w1, [x21, #88]
  4031cc:	mov	w2, #0x193f                	// #6463
  4031d0:	movk	w2, #0x1, lsl #16
  4031d4:	cmp	w0, w2
  4031d8:	b.le	403258 <sqrt@plt+0x1b48>
  4031dc:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4031e0:	ldr	x0, [x0, #528]
  4031e4:	cbz	x0, 403250 <sqrt@plt+0x1b40>
  4031e8:	cmp	w1, #0x0
  4031ec:	cneg	w0, w1, lt  // lt = tstop
  4031f0:	ubfx	x4, x0, #10, #8
  4031f4:	ubfx	x2, x0, #10, #6
  4031f8:	cbz	w2, 40327c <sqrt@plt+0x1b6c>
  4031fc:	orr	w2, w2, #0x40
  403200:	strb	w2, [sp, #248]
  403204:	add	x2, sp, #0xf9
  403208:	ubfx	x3, x0, #4, #8
  40320c:	orr	w4, w4, w3
  403210:	tst	x4, #0x3f
  403214:	b.eq	403224 <sqrt@plt+0x1b14>  // b.none
  403218:	and	w3, w3, #0x3f
  40321c:	orr	w3, w3, #0x40
  403220:	strb	w3, [x2], #1
  403224:	and	w0, w0, #0xf
  403228:	orr	w3, w0, #0x30
  40322c:	orr	w0, w0, #0x20
  403230:	cmp	w1, #0x0
  403234:	csel	w0, w0, w3, lt  // lt = tstop
  403238:	strb	w0, [x2]
  40323c:	strb	wzr, [x2, #1]
  403240:	add	x1, sp, #0xf8
  403244:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  403248:	add	x0, x0, #0x290
  40324c:	bl	401a84 <sqrt@plt+0x374>
  403250:	str	w24, [x21, #92]
  403254:	b	402f64 <sqrt@plt+0x1854>
  403258:	mov	w0, #0x1                   	// #1
  40325c:	str	w0, [x21, #88]
  403260:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403264:	ldr	x0, [x0, #528]
  403268:	cbz	x0, 403250 <sqrt@plt+0x1b40>
  40326c:	mov	w1, #0x1                   	// #1
  403270:	mov	w0, w1
  403274:	add	x2, sp, #0xf8
  403278:	b	403224 <sqrt@plt+0x1b14>
  40327c:	add	x2, sp, #0xf8
  403280:	b	403208 <sqrt@plt+0x1af8>
  403284:	cmp	w19, #0x50
  403288:	b.eq	404154 <sqrt@plt+0x2a44>  // b.none
  40328c:	b.le	403610 <sqrt@plt+0x1f00>
  403290:	cmp	w19, #0x52
  403294:	b.eq	403dc0 <sqrt@plt+0x26b0>  // b.none
  403298:	cmp	w19, #0x61
  40329c:	b.ne	4055c8 <sqrt@plt+0x3eb8>  // b.any
  4032a0:	stp	d8, d9, [sp, #96]
  4032a4:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4032a8:	ldr	x0, [x0, #528]
  4032ac:	cbz	x0, 404d40 <sqrt@plt+0x3630>
  4032b0:	ldr	w0, [x21, #56]
  4032b4:	cbz	w0, 40330c <sqrt@plt+0x1bfc>
  4032b8:	mov	w0, #0x30                  	// #48
  4032bc:	strb	w0, [sp, #216]
  4032c0:	strb	wzr, [sp, #217]
  4032c4:	mov	w1, #0x31                  	// #49
  4032c8:	strb	w1, [sp, #224]
  4032cc:	strb	wzr, [sp, #225]
  4032d0:	strb	w0, [sp, #232]
  4032d4:	strb	wzr, [sp, #233]
  4032d8:	strb	w0, [sp, #240]
  4032dc:	strb	wzr, [sp, #241]
  4032e0:	strb	w0, [sp, #248]
  4032e4:	strb	wzr, [sp, #249]
  4032e8:	add	x5, sp, #0xf8
  4032ec:	add	x4, sp, #0xf0
  4032f0:	add	x3, sp, #0xe8
  4032f4:	add	x2, sp, #0xe0
  4032f8:	add	x1, sp, #0xd8
  4032fc:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  403300:	add	x0, x0, #0x390
  403304:	bl	401a84 <sqrt@plt+0x374>
  403308:	str	wzr, [x21, #56]
  40330c:	ldr	w0, [x20]
  403310:	ldr	w21, [x23, #8]
  403314:	add	w21, w0, w21
  403318:	ldr	w1, [x20, #4]
  40331c:	ldr	w19, [x23, #12]
  403320:	add	w19, w1, w19
  403324:	mul	w1, w1, w1
  403328:	madd	w0, w0, w0, w1
  40332c:	scvtf	d0, w0
  403330:	fsqrt	d8, d0
  403334:	fcmp	d0, #0.0
  403338:	b.mi	404d4c <sqrt@plt+0x363c>  // b.first
  40333c:	fcvtzs	w2, d8
  403340:	ldr	w6, [x20, #8]
  403344:	ldr	w4, [x20, #12]
  403348:	ldr	w3, [x20]
  40334c:	ldr	w1, [x20, #4]
  403350:	mov	w0, #0x32                  	// #50
  403354:	strb	w0, [sp, #248]
  403358:	strb	wzr, [sp, #249]
  40335c:	cmp	w21, #0x0
  403360:	cneg	w0, w21, lt  // lt = tstop
  403364:	ubfx	x8, x0, #10, #8
  403368:	ubfx	x5, x0, #10, #6
  40336c:	cbz	w5, 404d54 <sqrt@plt+0x3644>
  403370:	orr	w5, w5, #0x40
  403374:	strb	w5, [sp, #184]
  403378:	add	x5, sp, #0xb9
  40337c:	ubfx	x7, x0, #4, #8
  403380:	orr	w8, w8, w7
  403384:	tst	x8, #0x3f
  403388:	b.eq	403398 <sqrt@plt+0x1c88>  // b.none
  40338c:	and	w7, w7, #0x3f
  403390:	orr	w7, w7, #0x40
  403394:	strb	w7, [x5], #1
  403398:	and	w0, w0, #0xf
  40339c:	orr	w7, w0, #0x30
  4033a0:	orr	w0, w0, #0x20
  4033a4:	cmp	w21, #0x0
  4033a8:	csel	w0, w0, w7, lt  // lt = tstop
  4033ac:	strb	w0, [x5]
  4033b0:	strb	wzr, [x5, #1]
  4033b4:	cmp	w19, #0x0
  4033b8:	cneg	w0, w19, lt  // lt = tstop
  4033bc:	ubfx	x8, x0, #10, #8
  4033c0:	ubfx	x5, x0, #10, #6
  4033c4:	cbz	w5, 404d5c <sqrt@plt+0x364c>
  4033c8:	orr	w5, w5, #0x40
  4033cc:	strb	w5, [sp, #192]
  4033d0:	add	x5, sp, #0xc1
  4033d4:	ubfx	x7, x0, #4, #8
  4033d8:	orr	w8, w8, w7
  4033dc:	tst	x8, #0x3f
  4033e0:	b.eq	4033f0 <sqrt@plt+0x1ce0>  // b.none
  4033e4:	and	w7, w7, #0x3f
  4033e8:	orr	w7, w7, #0x40
  4033ec:	strb	w7, [x5], #1
  4033f0:	and	w0, w0, #0xf
  4033f4:	orr	w7, w0, #0x30
  4033f8:	orr	w0, w0, #0x20
  4033fc:	cmp	w19, #0x0
  403400:	csel	w0, w0, w7, lt  // lt = tstop
  403404:	strb	w0, [x5]
  403408:	strb	wzr, [x5, #1]
  40340c:	cmp	w2, #0x0
  403410:	cneg	w0, w2, lt  // lt = tstop
  403414:	ubfx	x8, x0, #10, #8
  403418:	ubfx	x5, x0, #10, #6
  40341c:	cbz	w5, 404d64 <sqrt@plt+0x3654>
  403420:	orr	w5, w5, #0x40
  403424:	strb	w5, [sp, #200]
  403428:	add	x5, sp, #0xc9
  40342c:	ubfx	x7, x0, #4, #8
  403430:	orr	w8, w8, w7
  403434:	tst	x8, #0x3f
  403438:	b.eq	403448 <sqrt@plt+0x1d38>  // b.none
  40343c:	and	w7, w7, #0x3f
  403440:	orr	w7, w7, #0x40
  403444:	strb	w7, [x5], #1
  403448:	and	w0, w0, #0xf
  40344c:	orr	w7, w0, #0x30
  403450:	orr	w0, w0, #0x20
  403454:	cmp	w2, #0x0
  403458:	csel	w0, w0, w7, lt  // lt = tstop
  40345c:	strb	w0, [x5]
  403460:	strb	wzr, [x5, #1]
  403464:	cmp	w6, #0x0
  403468:	cneg	w0, w6, lt  // lt = tstop
  40346c:	ubfx	x7, x0, #10, #8
  403470:	ubfx	x2, x0, #10, #6
  403474:	cbz	w2, 404d6c <sqrt@plt+0x365c>
  403478:	orr	w2, w2, #0x40
  40347c:	strb	w2, [sp, #208]
  403480:	add	x2, sp, #0xd1
  403484:	ubfx	x5, x0, #4, #8
  403488:	orr	w7, w7, w5
  40348c:	tst	x7, #0x3f
  403490:	b.eq	4034a0 <sqrt@plt+0x1d90>  // b.none
  403494:	and	w5, w5, #0x3f
  403498:	orr	w5, w5, #0x40
  40349c:	strb	w5, [x2], #1
  4034a0:	and	w0, w0, #0xf
  4034a4:	orr	w5, w0, #0x30
  4034a8:	orr	w0, w0, #0x20
  4034ac:	cmp	w6, #0x0
  4034b0:	csel	w0, w0, w5, lt  // lt = tstop
  4034b4:	strb	w0, [x2]
  4034b8:	strb	wzr, [x2, #1]
  4034bc:	cmp	w4, #0x0
  4034c0:	cneg	w0, w4, lt  // lt = tstop
  4034c4:	ubfx	x6, x0, #10, #8
  4034c8:	ubfx	x2, x0, #10, #6
  4034cc:	cbz	w2, 404d74 <sqrt@plt+0x3664>
  4034d0:	orr	w2, w2, #0x40
  4034d4:	strb	w2, [sp, #216]
  4034d8:	add	x2, sp, #0xd9
  4034dc:	ubfx	x5, x0, #4, #8
  4034e0:	orr	w6, w6, w5
  4034e4:	tst	x6, #0x3f
  4034e8:	b.eq	4034f8 <sqrt@plt+0x1de8>  // b.none
  4034ec:	and	w5, w5, #0x3f
  4034f0:	orr	w5, w5, #0x40
  4034f4:	strb	w5, [x2], #1
  4034f8:	and	w0, w0, #0xf
  4034fc:	orr	w5, w0, #0x30
  403500:	orr	w0, w0, #0x20
  403504:	cmp	w4, #0x0
  403508:	csel	w0, w0, w5, lt  // lt = tstop
  40350c:	strb	w0, [x2]
  403510:	strb	wzr, [x2, #1]
  403514:	cmp	w3, #0x0
  403518:	cneg	w0, w3, lt  // lt = tstop
  40351c:	ubfx	x5, x0, #10, #8
  403520:	ubfx	x2, x0, #10, #6
  403524:	cbz	w2, 404d7c <sqrt@plt+0x366c>
  403528:	orr	w2, w2, #0x40
  40352c:	strb	w2, [sp, #224]
  403530:	add	x2, sp, #0xe1
  403534:	ubfx	x4, x0, #4, #8
  403538:	orr	w5, w5, w4
  40353c:	tst	x5, #0x3f
  403540:	b.eq	403550 <sqrt@plt+0x1e40>  // b.none
  403544:	and	w4, w4, #0x3f
  403548:	orr	w4, w4, #0x40
  40354c:	strb	w4, [x2], #1
  403550:	and	w0, w0, #0xf
  403554:	orr	w4, w0, #0x30
  403558:	orr	w0, w0, #0x20
  40355c:	cmp	w3, #0x0
  403560:	csel	w0, w0, w4, gt
  403564:	strb	w0, [x2]
  403568:	strb	wzr, [x2, #1]
  40356c:	cmp	w1, #0x0
  403570:	cneg	w0, w1, lt  // lt = tstop
  403574:	ubfx	x4, x0, #10, #8
  403578:	ubfx	x2, x0, #10, #6
  40357c:	cbz	w2, 404d84 <sqrt@plt+0x3674>
  403580:	orr	w2, w2, #0x40
  403584:	strb	w2, [sp, #232]
  403588:	add	x2, sp, #0xe9
  40358c:	ubfx	x3, x0, #4, #8
  403590:	orr	w4, w4, w3
  403594:	tst	x4, #0x3f
  403598:	b.eq	4035a8 <sqrt@plt+0x1e98>  // b.none
  40359c:	and	w3, w3, #0x3f
  4035a0:	orr	w3, w3, #0x40
  4035a4:	strb	w3, [x2], #1
  4035a8:	and	w0, w0, #0xf
  4035ac:	orr	w3, w0, #0x30
  4035b0:	orr	w0, w0, #0x20
  4035b4:	cmp	w1, #0x0
  4035b8:	csel	w0, w0, w3, gt
  4035bc:	strb	w0, [x2]
  4035c0:	strb	wzr, [x2, #1]
  4035c4:	mov	w0, #0x31                  	// #49
  4035c8:	strb	w0, [sp, #240]
  4035cc:	strb	wzr, [sp, #241]
  4035d0:	add	x0, sp, #0xf0
  4035d4:	str	x0, [sp, #8]
  4035d8:	add	x0, sp, #0xe8
  4035dc:	str	x0, [sp]
  4035e0:	add	x7, sp, #0xe0
  4035e4:	add	x6, sp, #0xd8
  4035e8:	add	x5, sp, #0xd0
  4035ec:	add	x4, sp, #0xc8
  4035f0:	add	x3, sp, #0xc0
  4035f4:	add	x2, sp, #0xb8
  4035f8:	add	x1, sp, #0xf8
  4035fc:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  403600:	add	x0, x0, #0x3f0
  403604:	bl	401a84 <sqrt@plt+0x374>
  403608:	ldp	d8, d9, [sp, #96]
  40360c:	b	403620 <sqrt@plt+0x1f10>
  403610:	cmp	w19, #0x45
  403614:	b.eq	404a14 <sqrt@plt+0x3304>  // b.none
  403618:	cmp	w19, #0x46
  40361c:	b.ne	403638 <sqrt@plt+0x1f28>  // b.any
  403620:	ldp	x19, x20, [sp, #32]
  403624:	ldp	x21, x22, [sp, #48]
  403628:	ldp	x23, x24, [sp, #64]
  40362c:	ldp	x29, x30, [sp, #16]
  403630:	add	sp, sp, #0x110
  403634:	ret
  403638:	cmp	w19, #0x43
  40363c:	b.ne	4055c8 <sqrt@plt+0x3eb8>  // b.any
  403640:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403644:	ldr	x0, [x0, #528]
  403648:	cbz	x0, 4047d0 <sqrt@plt+0x30c0>
  40364c:	ldr	w19, [x21, #52]
  403650:	ldr	w0, [x21, #56]
  403654:	cmp	w19, w0
  403658:	b.eq	403708 <sqrt@plt+0x1ff8>  // b.none
  40365c:	cmp	w19, #0x1
  403660:	b.eq	4047e4 <sqrt@plt+0x30d4>  // b.none
  403664:	cmp	w19, #0x0
  403668:	cneg	w0, w19, lt  // lt = tstop
  40366c:	ubfx	x3, x0, #10, #8
  403670:	ubfx	x1, x0, #10, #6
  403674:	cbz	w1, 4047dc <sqrt@plt+0x30cc>
  403678:	orr	w1, w1, #0x40
  40367c:	strb	w1, [sp, #216]
  403680:	add	x1, sp, #0xd9
  403684:	ubfx	x2, x0, #4, #8
  403688:	orr	w3, w3, w2
  40368c:	tst	x3, #0x3f
  403690:	b.eq	4036a0 <sqrt@plt+0x1f90>  // b.none
  403694:	and	w2, w2, #0x3f
  403698:	orr	w2, w2, #0x40
  40369c:	strb	w2, [x1], #1
  4036a0:	and	w0, w0, #0xf
  4036a4:	orr	w2, w0, #0x30
  4036a8:	orr	w0, w0, #0x20
  4036ac:	cmp	w19, #0x0
  4036b0:	csel	w0, w0, w2, lt  // lt = tstop
  4036b4:	strb	w0, [x1]
  4036b8:	strb	wzr, [x1, #1]
  4036bc:	mov	w0, #0x31                  	// #49
  4036c0:	strb	w0, [sp, #224]
  4036c4:	strb	wzr, [sp, #225]
  4036c8:	mov	w0, #0x30                  	// #48
  4036cc:	strb	w0, [sp, #232]
  4036d0:	strb	wzr, [sp, #233]
  4036d4:	strb	w0, [sp, #240]
  4036d8:	strb	wzr, [sp, #241]
  4036dc:	strb	w0, [sp, #248]
  4036e0:	strb	wzr, [sp, #249]
  4036e4:	add	x5, sp, #0xf8
  4036e8:	add	x4, sp, #0xf0
  4036ec:	add	x3, sp, #0xe8
  4036f0:	add	x2, sp, #0xe0
  4036f4:	add	x1, sp, #0xd8
  4036f8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4036fc:	add	x0, x0, #0x390
  403700:	bl	401a84 <sqrt@plt+0x374>
  403704:	str	w19, [x21, #56]
  403708:	ldr	w6, [x20]
  40370c:	add	w0, w6, w6, lsr #31
  403710:	asr	w0, w0, #1
  403714:	ldr	w2, [x23, #8]
  403718:	ldr	w4, [x23, #12]
  40371c:	adds	w2, w0, w2
  403720:	cneg	w1, w2, mi  // mi = first
  403724:	ubfx	x7, x1, #10, #8
  403728:	ubfx	x3, x1, #10, #6
  40372c:	cbz	w3, 404838 <sqrt@plt+0x3128>
  403730:	orr	w3, w3, #0x40
  403734:	strb	w3, [sp, #232]
  403738:	add	x3, sp, #0xe9
  40373c:	ubfx	x5, x1, #4, #8
  403740:	orr	w7, w7, w5
  403744:	tst	x7, #0x3f
  403748:	b.eq	403758 <sqrt@plt+0x2048>  // b.none
  40374c:	and	w5, w5, #0x3f
  403750:	orr	w5, w5, #0x40
  403754:	strb	w5, [x3], #1
  403758:	and	w1, w1, #0xf
  40375c:	orr	w5, w1, #0x30
  403760:	orr	w1, w1, #0x20
  403764:	cmp	w2, #0x0
  403768:	csel	w1, w1, w5, lt  // lt = tstop
  40376c:	strb	w1, [x3]
  403770:	strb	wzr, [x3, #1]
  403774:	cmp	w4, #0x0
  403778:	cneg	w1, w4, lt  // lt = tstop
  40377c:	ubfx	x5, x1, #10, #8
  403780:	ubfx	x2, x1, #10, #6
  403784:	cbz	w2, 404840 <sqrt@plt+0x3130>
  403788:	orr	w2, w2, #0x40
  40378c:	strb	w2, [sp, #240]
  403790:	add	x2, sp, #0xf1
  403794:	ubfx	x3, x1, #4, #8
  403798:	orr	w5, w5, w3
  40379c:	tst	x5, #0x3f
  4037a0:	b.eq	4037b0 <sqrt@plt+0x20a0>  // b.none
  4037a4:	and	w3, w3, #0x3f
  4037a8:	orr	w3, w3, #0x40
  4037ac:	strb	w3, [x2], #1
  4037b0:	and	w1, w1, #0xf
  4037b4:	orr	w3, w1, #0x30
  4037b8:	orr	w1, w1, #0x20
  4037bc:	cmp	w4, #0x0
  4037c0:	csel	w1, w1, w3, lt  // lt = tstop
  4037c4:	strb	w1, [x2]
  4037c8:	strb	wzr, [x2, #1]
  4037cc:	cmp	w0, #0x0
  4037d0:	cneg	w0, w0, lt  // lt = tstop
  4037d4:	ubfx	x3, x0, #10, #8
  4037d8:	ubfx	x1, x0, #10, #6
  4037dc:	cbz	w1, 404848 <sqrt@plt+0x3138>
  4037e0:	orr	w1, w1, #0x40
  4037e4:	strb	w1, [sp, #248]
  4037e8:	add	x1, sp, #0xf9
  4037ec:	ubfx	x2, x0, #4, #8
  4037f0:	orr	w3, w3, w2
  4037f4:	tst	x3, #0x3f
  4037f8:	b.eq	403808 <sqrt@plt+0x20f8>  // b.none
  4037fc:	and	w2, w2, #0x3f
  403800:	orr	w2, w2, #0x40
  403804:	strb	w2, [x1], #1
  403808:	and	w0, w0, #0xf
  40380c:	orr	w2, w0, #0x30
  403810:	orr	w0, w0, #0x20
  403814:	cmn	w6, #0x1
  403818:	csel	w0, w0, w2, lt  // lt = tstop
  40381c:	strb	w0, [x1]
  403820:	strb	wzr, [x1, #1]
  403824:	add	x3, sp, #0xf8
  403828:	add	x2, sp, #0xf0
  40382c:	add	x1, sp, #0xe8
  403830:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  403834:	add	x0, x0, #0x3d0
  403838:	bl	401a84 <sqrt@plt+0x374>
  40383c:	b	403620 <sqrt@plt+0x1f10>
  403840:	cmp	w19, #0x66
  403844:	b.eq	4054d8 <sqrt@plt+0x3dc8>  // b.none
  403848:	cmp	w19, #0x6c
  40384c:	b.ne	403898 <sqrt@plt+0x2188>  // b.any
  403850:	cmp	w22, #0x2
  403854:	b.ne	403c00 <sqrt@plt+0x24f0>  // b.any
  403858:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40385c:	ldr	x0, [x0, #528]
  403860:	cbz	x0, 403c20 <sqrt@plt+0x2510>
  403864:	ldr	w3, [x23, #8]
  403868:	ldr	w2, [x23, #12]
  40386c:	ldr	w21, [x20]
  403870:	ldr	w19, [x20, #4]
  403874:	cmp	w3, #0x0
  403878:	cneg	w0, w3, lt  // lt = tstop
  40387c:	ubfx	x5, x0, #10, #8
  403880:	ubfx	x1, x0, #10, #6
  403884:	cbz	w1, 403c2c <sqrt@plt+0x251c>
  403888:	orr	w1, w1, #0x40
  40388c:	strb	w1, [sp, #240]
  403890:	add	x1, sp, #0xf1
  403894:	b	403c30 <sqrt@plt+0x2520>
  403898:	cmp	w19, #0x65
  40389c:	b.ne	4055c8 <sqrt@plt+0x3eb8>  // b.any
  4038a0:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4038a4:	ldr	x0, [x0, #528]
  4038a8:	cbz	x0, 404d14 <sqrt@plt+0x3604>
  4038ac:	ldr	w0, [x21, #56]
  4038b0:	cbz	w0, 403908 <sqrt@plt+0x21f8>
  4038b4:	mov	w0, #0x30                  	// #48
  4038b8:	strb	w0, [sp, #216]
  4038bc:	strb	wzr, [sp, #217]
  4038c0:	mov	w1, #0x31                  	// #49
  4038c4:	strb	w1, [sp, #224]
  4038c8:	strb	wzr, [sp, #225]
  4038cc:	strb	w0, [sp, #232]
  4038d0:	strb	wzr, [sp, #233]
  4038d4:	strb	w0, [sp, #240]
  4038d8:	strb	wzr, [sp, #241]
  4038dc:	strb	w0, [sp, #248]
  4038e0:	strb	wzr, [sp, #249]
  4038e4:	add	x5, sp, #0xf8
  4038e8:	add	x4, sp, #0xf0
  4038ec:	add	x3, sp, #0xe8
  4038f0:	add	x2, sp, #0xe0
  4038f4:	add	x1, sp, #0xd8
  4038f8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4038fc:	add	x0, x0, #0x390
  403900:	bl	401a84 <sqrt@plt+0x374>
  403904:	str	wzr, [x21, #56]
  403908:	ldr	w7, [x20]
  40390c:	add	w0, w7, w7, lsr #31
  403910:	asr	w0, w0, #1
  403914:	ldr	w3, [x23, #8]
  403918:	ldr	w5, [x23, #12]
  40391c:	ldr	w6, [x20, #4]
  403920:	add	w1, w6, w6, lsr #31
  403924:	asr	w1, w1, #1
  403928:	adds	w3, w0, w3
  40392c:	cneg	w2, w3, mi  // mi = first
  403930:	ubfx	x9, x2, #10, #8
  403934:	ubfx	x4, x2, #10, #6
  403938:	cbz	w4, 404d20 <sqrt@plt+0x3610>
  40393c:	orr	w4, w4, #0x40
  403940:	strb	w4, [sp, #216]
  403944:	add	x4, sp, #0xd9
  403948:	ubfx	x8, x2, #4, #8
  40394c:	orr	w9, w9, w8
  403950:	tst	x9, #0x3f
  403954:	b.eq	403964 <sqrt@plt+0x2254>  // b.none
  403958:	and	w8, w8, #0x3f
  40395c:	orr	w8, w8, #0x40
  403960:	strb	w8, [x4], #1
  403964:	and	w2, w2, #0xf
  403968:	orr	w8, w2, #0x30
  40396c:	orr	w2, w2, #0x20
  403970:	cmp	w3, #0x0
  403974:	csel	w2, w2, w8, lt  // lt = tstop
  403978:	strb	w2, [x4]
  40397c:	strb	wzr, [x4, #1]
  403980:	cmp	w5, #0x0
  403984:	cneg	w2, w5, lt  // lt = tstop
  403988:	ubfx	x8, x2, #10, #8
  40398c:	ubfx	x3, x2, #10, #6
  403990:	cbz	w3, 404d28 <sqrt@plt+0x3618>
  403994:	orr	w3, w3, #0x40
  403998:	strb	w3, [sp, #224]
  40399c:	add	x3, sp, #0xe1
  4039a0:	ubfx	x4, x2, #4, #8
  4039a4:	orr	w8, w8, w4
  4039a8:	tst	x8, #0x3f
  4039ac:	b.eq	4039bc <sqrt@plt+0x22ac>  // b.none
  4039b0:	and	w4, w4, #0x3f
  4039b4:	orr	w4, w4, #0x40
  4039b8:	strb	w4, [x3], #1
  4039bc:	and	w2, w2, #0xf
  4039c0:	orr	w4, w2, #0x30
  4039c4:	orr	w2, w2, #0x20
  4039c8:	cmp	w5, #0x0
  4039cc:	csel	w2, w2, w4, lt  // lt = tstop
  4039d0:	strb	w2, [x3]
  4039d4:	strb	wzr, [x3, #1]
  4039d8:	cmp	w0, #0x0
  4039dc:	cneg	w0, w0, lt  // lt = tstop
  4039e0:	ubfx	x4, x0, #10, #8
  4039e4:	ubfx	x2, x0, #10, #6
  4039e8:	cbz	w2, 404d30 <sqrt@plt+0x3620>
  4039ec:	orr	w2, w2, #0x40
  4039f0:	strb	w2, [sp, #232]
  4039f4:	add	x2, sp, #0xe9
  4039f8:	ubfx	x3, x0, #4, #8
  4039fc:	orr	w4, w4, w3
  403a00:	tst	x4, #0x3f
  403a04:	b.eq	403a14 <sqrt@plt+0x2304>  // b.none
  403a08:	and	w3, w3, #0x3f
  403a0c:	orr	w3, w3, #0x40
  403a10:	strb	w3, [x2], #1
  403a14:	and	w0, w0, #0xf
  403a18:	orr	w3, w0, #0x30
  403a1c:	orr	w0, w0, #0x20
  403a20:	cmn	w7, #0x1
  403a24:	csel	w0, w0, w3, lt  // lt = tstop
  403a28:	strb	w0, [x2]
  403a2c:	strb	wzr, [x2, #1]
  403a30:	cmp	w1, #0x0
  403a34:	cneg	w0, w1, lt  // lt = tstop
  403a38:	ubfx	x3, x0, #10, #8
  403a3c:	ubfx	x1, x0, #10, #6
  403a40:	cbz	w1, 404d38 <sqrt@plt+0x3628>
  403a44:	orr	w1, w1, #0x40
  403a48:	strb	w1, [sp, #240]
  403a4c:	add	x1, sp, #0xf1
  403a50:	ubfx	x2, x0, #4, #8
  403a54:	orr	w3, w3, w2
  403a58:	tst	x3, #0x3f
  403a5c:	b.eq	403a6c <sqrt@plt+0x235c>  // b.none
  403a60:	and	w2, w2, #0x3f
  403a64:	orr	w2, w2, #0x40
  403a68:	strb	w2, [x1], #1
  403a6c:	and	w0, w0, #0xf
  403a70:	orr	w2, w0, #0x30
  403a74:	orr	w0, w0, #0x20
  403a78:	cmn	w6, #0x1
  403a7c:	csel	w0, w0, w2, lt  // lt = tstop
  403a80:	strb	w0, [x1]
  403a84:	strb	wzr, [x1, #1]
  403a88:	mov	w0, #0x30                  	// #48
  403a8c:	strb	w0, [sp, #248]
  403a90:	strb	wzr, [sp, #249]
  403a94:	add	x5, sp, #0xf8
  403a98:	add	x4, sp, #0xf0
  403a9c:	add	x3, sp, #0xe8
  403aa0:	add	x2, sp, #0xe0
  403aa4:	add	x1, sp, #0xd8
  403aa8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  403aac:	add	x0, x0, #0x3e0
  403ab0:	bl	401a84 <sqrt@plt+0x374>
  403ab4:	b	403620 <sqrt@plt+0x1f10>
  403ab8:	cbnz	w22, 403ac8 <sqrt@plt+0x23b8>
  403abc:	mov	w0, #0x1                   	// #1
  403ac0:	str	w0, [x21, #88]
  403ac4:	b	403620 <sqrt@plt+0x1f10>
  403ac8:	sub	w22, w22, #0x1
  403acc:	cmp	w22, #0x1
  403ad0:	b.ls	403af4 <sqrt@plt+0x23e4>  // b.plast
  403ad4:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403ad8:	add	x1, x1, #0xee0
  403adc:	mov	x3, x1
  403ae0:	mov	x2, x1
  403ae4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  403ae8:	add	x0, x0, #0x318
  403aec:	bl	409a60 <sqrt@plt+0x8350>
  403af0:	b	403620 <sqrt@plt+0x1f10>
  403af4:	ldr	w19, [x20]
  403af8:	cbnz	w19, 403b84 <sqrt@plt+0x2474>
  403afc:	mov	w0, #0x1                   	// #1
  403b00:	str	w0, [x21, #88]
  403b04:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403b08:	ldr	x0, [x0, #528]
  403b0c:	cbz	x0, 403b7c <sqrt@plt+0x246c>
  403b10:	ldr	w2, [x21, #88]
  403b14:	cmp	w2, #0x0
  403b18:	cneg	w0, w2, lt  // lt = tstop
  403b1c:	ubfx	x4, x0, #10, #8
  403b20:	ubfx	x1, x0, #10, #6
  403b24:	cbz	w1, 403bf8 <sqrt@plt+0x24e8>
  403b28:	orr	w1, w1, #0x40
  403b2c:	strb	w1, [sp, #248]
  403b30:	add	x1, sp, #0xf9
  403b34:	ubfx	x3, x0, #4, #8
  403b38:	orr	w4, w4, w3
  403b3c:	tst	x4, #0x3f
  403b40:	b.eq	403b50 <sqrt@plt+0x2440>  // b.none
  403b44:	and	w3, w3, #0x3f
  403b48:	orr	w3, w3, #0x40
  403b4c:	strb	w3, [x1], #1
  403b50:	and	w0, w0, #0xf
  403b54:	orr	w3, w0, #0x30
  403b58:	orr	w0, w0, #0x20
  403b5c:	cmp	w2, #0x0
  403b60:	csel	w0, w0, w3, lt  // lt = tstop
  403b64:	strb	w0, [x1]
  403b68:	strb	wzr, [x1, #1]
  403b6c:	add	x1, sp, #0xf8
  403b70:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  403b74:	add	x0, x0, #0x290
  403b78:	bl	401a84 <sqrt@plt+0x374>
  403b7c:	str	w19, [x21, #92]
  403b80:	b	403620 <sqrt@plt+0x1f10>
  403b84:	tbnz	w19, #31, 403b90 <sqrt@plt+0x2480>
  403b88:	str	w19, [x21, #88]
  403b8c:	b	403b04 <sqrt@plt+0x23f4>
  403b90:	ldr	w0, [x23, #4]
  403b94:	adrp	x1, 427000 <_Znam@GLIBCXX_3.4>
  403b98:	ldr	w1, [x1, #1160]
  403b9c:	mul	w0, w0, w1
  403ba0:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403ba4:	ldr	w1, [x1, #3956]
  403ba8:	mul	w0, w0, w1
  403bac:	mov	w1, #0x296b                	// #10603
  403bb0:	movk	w1, #0x7482, lsl #16
  403bb4:	smull	x1, w0, w1
  403bb8:	asr	x1, x1, #47
  403bbc:	sub	w1, w1, w0, asr #31
  403bc0:	str	w1, [x21, #88]
  403bc4:	mov	w1, #0x193f                	// #6463
  403bc8:	movk	w1, #0x1, lsl #16
  403bcc:	cmp	w0, w1
  403bd0:	b.gt	403b04 <sqrt@plt+0x23f4>
  403bd4:	mov	w0, #0x1                   	// #1
  403bd8:	str	w0, [x21, #88]
  403bdc:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403be0:	ldr	x0, [x0, #528]
  403be4:	cbz	x0, 403b7c <sqrt@plt+0x246c>
  403be8:	mov	w2, #0x1                   	// #1
  403bec:	mov	w0, w2
  403bf0:	add	x1, sp, #0xf8
  403bf4:	b	403b50 <sqrt@plt+0x2440>
  403bf8:	add	x1, sp, #0xf8
  403bfc:	b	403b34 <sqrt@plt+0x2424>
  403c00:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403c04:	add	x1, x1, #0xee0
  403c08:	mov	x3, x1
  403c0c:	mov	x2, x1
  403c10:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  403c14:	add	x0, x0, #0x340
  403c18:	bl	409a60 <sqrt@plt+0x8350>
  403c1c:	b	403620 <sqrt@plt+0x1f10>
  403c20:	mov	x0, x21
  403c24:	bl	402de4 <sqrt@plt+0x16d4>
  403c28:	b	403864 <sqrt@plt+0x2154>
  403c2c:	add	x1, sp, #0xf0
  403c30:	ubfx	x4, x0, #4, #8
  403c34:	orr	w5, w5, w4
  403c38:	tst	x5, #0x3f
  403c3c:	b.eq	403c4c <sqrt@plt+0x253c>  // b.none
  403c40:	and	w4, w4, #0x3f
  403c44:	orr	w4, w4, #0x40
  403c48:	strb	w4, [x1], #1
  403c4c:	and	w0, w0, #0xf
  403c50:	orr	w4, w0, #0x30
  403c54:	orr	w0, w0, #0x20
  403c58:	cmp	w3, #0x0
  403c5c:	csel	w0, w0, w4, lt  // lt = tstop
  403c60:	strb	w0, [x1]
  403c64:	strb	wzr, [x1, #1]
  403c68:	cmp	w2, #0x0
  403c6c:	cneg	w0, w2, lt  // lt = tstop
  403c70:	ubfx	x4, x0, #10, #8
  403c74:	ubfx	x1, x0, #10, #6
  403c78:	cbz	w1, 403c8c <sqrt@plt+0x257c>
  403c7c:	orr	w1, w1, #0x40
  403c80:	strb	w1, [sp, #248]
  403c84:	add	x1, sp, #0xf9
  403c88:	b	403c90 <sqrt@plt+0x2580>
  403c8c:	add	x1, sp, #0xf8
  403c90:	ubfx	x3, x0, #4, #8
  403c94:	orr	w4, w4, w3
  403c98:	tst	x4, #0x3f
  403c9c:	b.eq	403cac <sqrt@plt+0x259c>  // b.none
  403ca0:	and	w3, w3, #0x3f
  403ca4:	orr	w3, w3, #0x40
  403ca8:	strb	w3, [x1], #1
  403cac:	and	w0, w0, #0xf
  403cb0:	orr	w3, w0, #0x30
  403cb4:	orr	w0, w0, #0x20
  403cb8:	cmp	w2, #0x0
  403cbc:	csel	w0, w0, w3, lt  // lt = tstop
  403cc0:	strb	w0, [x1]
  403cc4:	strb	wzr, [x1, #1]
  403cc8:	add	x2, sp, #0xf8
  403ccc:	add	x1, sp, #0xf0
  403cd0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  403cd4:	add	x0, x0, #0x360
  403cd8:	bl	401a84 <sqrt@plt+0x374>
  403cdc:	cmp	w21, #0x0
  403ce0:	cneg	w0, w21, lt  // lt = tstop
  403ce4:	ubfx	x3, x0, #10, #8
  403ce8:	ubfx	x1, x0, #10, #6
  403cec:	cbz	w1, 403db0 <sqrt@plt+0x26a0>
  403cf0:	orr	w1, w1, #0x40
  403cf4:	strb	w1, [sp, #240]
  403cf8:	add	x1, sp, #0xf1
  403cfc:	ubfx	x2, x0, #4, #8
  403d00:	orr	w3, w3, w2
  403d04:	tst	x3, #0x3f
  403d08:	b.eq	403d18 <sqrt@plt+0x2608>  // b.none
  403d0c:	and	w2, w2, #0x3f
  403d10:	orr	w2, w2, #0x40
  403d14:	strb	w2, [x1], #1
  403d18:	and	w0, w0, #0xf
  403d1c:	orr	w2, w0, #0x30
  403d20:	orr	w0, w0, #0x20
  403d24:	cmp	w21, #0x0
  403d28:	csel	w0, w0, w2, lt  // lt = tstop
  403d2c:	strb	w0, [x1]
  403d30:	strb	wzr, [x1, #1]
  403d34:	cmp	w19, #0x0
  403d38:	cneg	w0, w19, lt  // lt = tstop
  403d3c:	ubfx	x3, x0, #10, #8
  403d40:	ubfx	x1, x0, #10, #6
  403d44:	cbz	w1, 403db8 <sqrt@plt+0x26a8>
  403d48:	orr	w1, w1, #0x40
  403d4c:	strb	w1, [sp, #248]
  403d50:	add	x1, sp, #0xf9
  403d54:	ubfx	x2, x0, #4, #8
  403d58:	orr	w3, w3, w2
  403d5c:	tst	x3, #0x3f
  403d60:	b.eq	403d70 <sqrt@plt+0x2660>  // b.none
  403d64:	and	w2, w2, #0x3f
  403d68:	orr	w2, w2, #0x40
  403d6c:	strb	w2, [x1], #1
  403d70:	and	w0, w0, #0xf
  403d74:	orr	w2, w0, #0x30
  403d78:	orr	w0, w0, #0x20
  403d7c:	cmp	w19, #0x0
  403d80:	csel	w0, w0, w2, lt  // lt = tstop
  403d84:	strb	w0, [x1]
  403d88:	strb	wzr, [x1, #1]
  403d8c:	add	x2, sp, #0xf8
  403d90:	add	x1, sp, #0xf0
  403d94:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  403d98:	add	x0, x0, #0x168
  403d9c:	bl	401a84 <sqrt@plt+0x374>
  403da0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  403da4:	add	x0, x0, #0x368
  403da8:	bl	401a84 <sqrt@plt+0x374>
  403dac:	b	403620 <sqrt@plt+0x1f10>
  403db0:	add	x1, sp, #0xf0
  403db4:	b	403cfc <sqrt@plt+0x25ec>
  403db8:	add	x1, sp, #0xf8
  403dbc:	b	403d54 <sqrt@plt+0x2644>
  403dc0:	cmp	w22, #0x2
  403dc4:	b.ne	403e10 <sqrt@plt+0x2700>  // b.any
  403dc8:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403dcc:	ldr	x0, [x0, #528]
  403dd0:	cbz	x0, 4040bc <sqrt@plt+0x29ac>
  403dd4:	ldr	w19, [x21, #52]
  403dd8:	ldr	w0, [x21, #56]
  403ddc:	cmp	w19, w0
  403de0:	b.eq	403eb8 <sqrt@plt+0x27a8>  // b.none
  403de4:	cmp	w19, #0x1
  403de8:	b.eq	404048 <sqrt@plt+0x2938>  // b.none
  403dec:	cmp	w19, #0x0
  403df0:	cneg	w0, w19, lt  // lt = tstop
  403df4:	ubfx	x3, x0, #10, #8
  403df8:	ubfx	x1, x0, #10, #6
  403dfc:	cbz	w1, 403e30 <sqrt@plt+0x2720>
  403e00:	orr	w1, w1, #0x40
  403e04:	strb	w1, [sp, #216]
  403e08:	add	x1, sp, #0xd9
  403e0c:	b	403e34 <sqrt@plt+0x2724>
  403e10:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403e14:	add	x1, x1, #0xee0
  403e18:	mov	x3, x1
  403e1c:	mov	x2, x1
  403e20:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  403e24:	add	x0, x0, #0x370
  403e28:	bl	409a60 <sqrt@plt+0x8350>
  403e2c:	b	403620 <sqrt@plt+0x1f10>
  403e30:	add	x1, sp, #0xd8
  403e34:	ubfx	x2, x0, #4, #8
  403e38:	orr	w3, w3, w2
  403e3c:	tst	x3, #0x3f
  403e40:	b.eq	403e50 <sqrt@plt+0x2740>  // b.none
  403e44:	and	w2, w2, #0x3f
  403e48:	orr	w2, w2, #0x40
  403e4c:	strb	w2, [x1], #1
  403e50:	and	w0, w0, #0xf
  403e54:	orr	w2, w0, #0x30
  403e58:	orr	w0, w0, #0x20
  403e5c:	cmp	w19, #0x0
  403e60:	csel	w0, w0, w2, lt  // lt = tstop
  403e64:	strb	w0, [x1]
  403e68:	strb	wzr, [x1, #1]
  403e6c:	mov	w0, #0x31                  	// #49
  403e70:	strb	w0, [sp, #224]
  403e74:	strb	wzr, [sp, #225]
  403e78:	mov	w0, #0x30                  	// #48
  403e7c:	strb	w0, [sp, #232]
  403e80:	strb	wzr, [sp, #233]
  403e84:	strb	w0, [sp, #240]
  403e88:	strb	wzr, [sp, #241]
  403e8c:	strb	w0, [sp, #248]
  403e90:	strb	wzr, [sp, #249]
  403e94:	add	x5, sp, #0xf8
  403e98:	add	x4, sp, #0xf0
  403e9c:	add	x3, sp, #0xe8
  403ea0:	add	x2, sp, #0xe0
  403ea4:	add	x1, sp, #0xd8
  403ea8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  403eac:	add	x0, x0, #0x390
  403eb0:	bl	401a84 <sqrt@plt+0x374>
  403eb4:	str	w19, [x21, #56]
  403eb8:	ldr	w5, [x23, #8]
  403ebc:	ldr	w3, [x23, #12]
  403ec0:	ldr	w4, [x20]
  403ec4:	ldr	w2, [x20, #4]
  403ec8:	cmp	w5, #0x0
  403ecc:	cneg	w0, w5, lt  // lt = tstop
  403ed0:	ubfx	x7, x0, #10, #8
  403ed4:	ubfx	x1, x0, #10, #6
  403ed8:	cbz	w1, 40409c <sqrt@plt+0x298c>
  403edc:	orr	w1, w1, #0x40
  403ee0:	strb	w1, [sp, #224]
  403ee4:	add	x1, sp, #0xe1
  403ee8:	ubfx	x6, x0, #4, #8
  403eec:	orr	w7, w7, w6
  403ef0:	tst	x7, #0x3f
  403ef4:	b.eq	403f04 <sqrt@plt+0x27f4>  // b.none
  403ef8:	and	w6, w6, #0x3f
  403efc:	orr	w6, w6, #0x40
  403f00:	strb	w6, [x1], #1
  403f04:	and	w0, w0, #0xf
  403f08:	orr	w6, w0, #0x30
  403f0c:	orr	w0, w0, #0x20
  403f10:	cmp	w5, #0x0
  403f14:	csel	w0, w0, w6, lt  // lt = tstop
  403f18:	strb	w0, [x1]
  403f1c:	strb	wzr, [x1, #1]
  403f20:	cmp	w4, #0x0
  403f24:	cneg	w0, w4, lt  // lt = tstop
  403f28:	ubfx	x6, x0, #10, #8
  403f2c:	ubfx	x1, x0, #10, #6
  403f30:	cbz	w1, 4040a4 <sqrt@plt+0x2994>
  403f34:	orr	w1, w1, #0x40
  403f38:	strb	w1, [sp, #240]
  403f3c:	add	x1, sp, #0xf1
  403f40:	ubfx	x5, x0, #4, #8
  403f44:	orr	w6, w6, w5
  403f48:	tst	x6, #0x3f
  403f4c:	b.eq	403f5c <sqrt@plt+0x284c>  // b.none
  403f50:	and	w5, w5, #0x3f
  403f54:	orr	w5, w5, #0x40
  403f58:	strb	w5, [x1], #1
  403f5c:	and	w0, w0, #0xf
  403f60:	orr	w5, w0, #0x30
  403f64:	orr	w0, w0, #0x20
  403f68:	cmp	w4, #0x0
  403f6c:	csel	w0, w0, w5, lt  // lt = tstop
  403f70:	strb	w0, [x1]
  403f74:	strb	wzr, [x1, #1]
  403f78:	cmp	w3, #0x0
  403f7c:	cneg	w0, w3, lt  // lt = tstop
  403f80:	ubfx	x5, x0, #10, #8
  403f84:	ubfx	x1, x0, #10, #6
  403f88:	cbz	w1, 4040ac <sqrt@plt+0x299c>
  403f8c:	orr	w1, w1, #0x40
  403f90:	strb	w1, [sp, #232]
  403f94:	add	x1, sp, #0xe9
  403f98:	ubfx	x4, x0, #4, #8
  403f9c:	orr	w5, w5, w4
  403fa0:	tst	x5, #0x3f
  403fa4:	b.eq	403fb4 <sqrt@plt+0x28a4>  // b.none
  403fa8:	and	w4, w4, #0x3f
  403fac:	orr	w4, w4, #0x40
  403fb0:	strb	w4, [x1], #1
  403fb4:	and	w0, w0, #0xf
  403fb8:	orr	w4, w0, #0x30
  403fbc:	orr	w0, w0, #0x20
  403fc0:	cmp	w3, #0x0
  403fc4:	csel	w0, w0, w4, lt  // lt = tstop
  403fc8:	strb	w0, [x1]
  403fcc:	strb	wzr, [x1, #1]
  403fd0:	cmp	w2, #0x0
  403fd4:	cneg	w0, w2, lt  // lt = tstop
  403fd8:	ubfx	x4, x0, #10, #8
  403fdc:	ubfx	x1, x0, #10, #6
  403fe0:	cbz	w1, 4040b4 <sqrt@plt+0x29a4>
  403fe4:	orr	w1, w1, #0x40
  403fe8:	strb	w1, [sp, #248]
  403fec:	add	x1, sp, #0xf9
  403ff0:	ubfx	x3, x0, #4, #8
  403ff4:	orr	w4, w4, w3
  403ff8:	tst	x4, #0x3f
  403ffc:	b.eq	40400c <sqrt@plt+0x28fc>  // b.none
  404000:	and	w3, w3, #0x3f
  404004:	orr	w3, w3, #0x40
  404008:	strb	w3, [x1], #1
  40400c:	and	w0, w0, #0xf
  404010:	orr	w3, w0, #0x30
  404014:	orr	w0, w0, #0x20
  404018:	cmp	w2, #0x0
  40401c:	csel	w0, w0, w3, lt  // lt = tstop
  404020:	strb	w0, [x1]
  404024:	strb	wzr, [x1, #1]
  404028:	add	x4, sp, #0xf8
  40402c:	add	x3, sp, #0xe8
  404030:	add	x2, sp, #0xf0
  404034:	add	x1, sp, #0xe0
  404038:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  40403c:	add	x0, x0, #0x3a0
  404040:	bl	401a84 <sqrt@plt+0x374>
  404044:	b	403620 <sqrt@plt+0x1f10>
  404048:	mov	w0, #0x31                  	// #49
  40404c:	strb	w0, [sp, #216]
  404050:	strb	wzr, [sp, #217]
  404054:	strb	w0, [sp, #224]
  404058:	strb	wzr, [sp, #225]
  40405c:	mov	w1, #0x30                  	// #48
  404060:	strb	w1, [sp, #232]
  404064:	strb	wzr, [sp, #233]
  404068:	strb	w1, [sp, #240]
  40406c:	strb	wzr, [sp, #241]
  404070:	strb	w0, [sp, #248]
  404074:	strb	wzr, [sp, #249]
  404078:	add	x5, sp, #0xf8
  40407c:	add	x4, sp, #0xf0
  404080:	add	x3, sp, #0xe8
  404084:	add	x2, sp, #0xe0
  404088:	add	x1, sp, #0xd8
  40408c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  404090:	add	x0, x0, #0x390
  404094:	bl	401a84 <sqrt@plt+0x374>
  404098:	b	403eb4 <sqrt@plt+0x27a4>
  40409c:	add	x1, sp, #0xe0
  4040a0:	b	403ee8 <sqrt@plt+0x27d8>
  4040a4:	add	x1, sp, #0xf0
  4040a8:	b	403f40 <sqrt@plt+0x2830>
  4040ac:	add	x1, sp, #0xe8
  4040b0:	b	403f98 <sqrt@plt+0x2888>
  4040b4:	add	x1, sp, #0xf8
  4040b8:	b	403ff0 <sqrt@plt+0x28e0>
  4040bc:	stp	x25, x26, [sp, #80]
  4040c0:	ldr	w24, [x23, #8]
  4040c4:	sub	w24, w24, #0x40
  4040c8:	ldr	w23, [x23, #12]
  4040cc:	sub	w23, w23, #0x40
  4040d0:	ldr	w26, [x20]
  4040d4:	ldr	w25, [x20, #4]
  4040d8:	adrp	x22, 410000 <_ZdlPvm@@Base+0x10e4>
  4040dc:	add	x22, x22, #0x208
  4040e0:	adrp	x19, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4040e4:	mov	w3, w24
  4040e8:	mov	w2, w23
  4040ec:	mov	x1, x22
  4040f0:	ldr	x0, [x19, #520]
  4040f4:	bl	401440 <fprintf@plt>
  4040f8:	ldr	x3, [x19, #520]
  4040fc:	mov	x2, #0xa                   	// #10
  404100:	mov	x1, #0x1                   	// #1
  404104:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  404108:	add	x0, x0, #0x3b0
  40410c:	bl	401690 <fwrite@plt>
  404110:	add	w3, w24, w26
  404114:	add	w2, w23, w25
  404118:	mov	x1, x22
  40411c:	ldr	x0, [x19, #520]
  404120:	bl	401440 <fprintf@plt>
  404124:	ldr	x3, [x19, #520]
  404128:	mov	x2, #0x4                   	// #4
  40412c:	mov	x1, #0x1                   	// #1
  404130:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  404134:	add	x0, x0, #0x3c0
  404138:	bl	401690 <fwrite@plt>
  40413c:	ldr	w0, [x20, #4]
  404140:	str	w0, [x21, #64]
  404144:	ldr	w0, [x20]
  404148:	str	w0, [x21, #60]
  40414c:	ldp	x25, x26, [sp, #80]
  404150:	b	403620 <sqrt@plt+0x1f10>
  404154:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404158:	ldr	x0, [x0, #528]
  40415c:	cbz	x0, 404370 <sqrt@plt+0x2c60>
  404160:	ldr	w19, [x21, #52]
  404164:	ldr	w0, [x21, #56]
  404168:	cmp	w19, w0
  40416c:	b.eq	40421c <sqrt@plt+0x2b0c>  // b.none
  404170:	cmp	w19, #0x1
  404174:	b.eq	404384 <sqrt@plt+0x2c74>  // b.none
  404178:	cmp	w19, #0x0
  40417c:	cneg	w0, w19, lt  // lt = tstop
  404180:	ubfx	x3, x0, #10, #8
  404184:	ubfx	x1, x0, #10, #6
  404188:	cbz	w1, 40437c <sqrt@plt+0x2c6c>
  40418c:	orr	w1, w1, #0x40
  404190:	strb	w1, [sp, #216]
  404194:	add	x1, sp, #0xd9
  404198:	ubfx	x2, x0, #4, #8
  40419c:	orr	w3, w3, w2
  4041a0:	tst	x3, #0x3f
  4041a4:	b.eq	4041b4 <sqrt@plt+0x2aa4>  // b.none
  4041a8:	and	w2, w2, #0x3f
  4041ac:	orr	w2, w2, #0x40
  4041b0:	strb	w2, [x1], #1
  4041b4:	and	w0, w0, #0xf
  4041b8:	orr	w2, w0, #0x30
  4041bc:	orr	w0, w0, #0x20
  4041c0:	cmp	w19, #0x0
  4041c4:	csel	w0, w0, w2, lt  // lt = tstop
  4041c8:	strb	w0, [x1]
  4041cc:	strb	wzr, [x1, #1]
  4041d0:	mov	w0, #0x31                  	// #49
  4041d4:	strb	w0, [sp, #224]
  4041d8:	strb	wzr, [sp, #225]
  4041dc:	mov	w0, #0x30                  	// #48
  4041e0:	strb	w0, [sp, #232]
  4041e4:	strb	wzr, [sp, #233]
  4041e8:	strb	w0, [sp, #240]
  4041ec:	strb	wzr, [sp, #241]
  4041f0:	strb	w0, [sp, #248]
  4041f4:	strb	wzr, [sp, #249]
  4041f8:	add	x5, sp, #0xf8
  4041fc:	add	x4, sp, #0xf0
  404200:	add	x3, sp, #0xe8
  404204:	add	x2, sp, #0xe0
  404208:	add	x1, sp, #0xd8
  40420c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  404210:	add	x0, x0, #0x390
  404214:	bl	401a84 <sqrt@plt+0x374>
  404218:	str	w19, [x21, #56]
  40421c:	ldr	w24, [x23, #8]
  404220:	ldr	w19, [x23, #12]
  404224:	add	w1, w22, #0x2
  404228:	sxtw	x0, w1
  40422c:	mov	x2, #0x1ffffffffffffffe    	// #2305843009213693950
  404230:	cmp	x2, w1, sxtw
  404234:	b.cc	4043d8 <sqrt@plt+0x2cc8>  // b.lo, b.ul, b.last
  404238:	lsl	x0, x0, #2
  40423c:	bl	4013e0 <_Znam@plt>
  404240:	mov	x21, x0
  404244:	str	w24, [x0]
  404248:	str	w19, [x0, #4]
  40424c:	cmp	w22, #0x0
  404250:	b.le	404270 <sqrt@plt+0x2b60>
  404254:	mov	x1, #0x0                   	// #0
  404258:	add	x3, x0, #0x8
  40425c:	ldr	w2, [x20, x1, lsl #2]
  404260:	str	w2, [x3, x1, lsl #2]
  404264:	add	x1, x1, #0x1
  404268:	cmp	w22, w1
  40426c:	b.gt	40425c <sqrt@plt+0x2b4c>
  404270:	add	w20, w22, w22, lsr #31
  404274:	asr	w20, w20, #1
  404278:	cmp	w22, #0x1
  40427c:	b.le	403620 <sqrt@plt+0x1f10>
  404280:	ldr	w2, [x21]
  404284:	cmp	w2, #0x0
  404288:	cneg	w0, w2, lt  // lt = tstop
  40428c:	ubfx	x4, x0, #10, #8
  404290:	ubfx	x1, x0, #10, #6
  404294:	cbz	w1, 4043f0 <sqrt@plt+0x2ce0>
  404298:	orr	w1, w1, #0x40
  40429c:	strb	w1, [sp, #240]
  4042a0:	add	x1, sp, #0xf1
  4042a4:	ubfx	x3, x0, #4, #8
  4042a8:	orr	w4, w4, w3
  4042ac:	tst	x4, #0x3f
  4042b0:	b.eq	4042c0 <sqrt@plt+0x2bb0>  // b.none
  4042b4:	and	w3, w3, #0x3f
  4042b8:	orr	w3, w3, #0x40
  4042bc:	strb	w3, [x1], #1
  4042c0:	and	w0, w0, #0xf
  4042c4:	orr	w3, w0, #0x30
  4042c8:	orr	w0, w0, #0x20
  4042cc:	cmp	w2, #0x0
  4042d0:	csel	w0, w0, w3, lt  // lt = tstop
  4042d4:	strb	w0, [x1]
  4042d8:	strb	wzr, [x1, #1]
  4042dc:	ldr	w2, [x21, #4]
  4042e0:	cmp	w2, #0x0
  4042e4:	cneg	w0, w2, lt  // lt = tstop
  4042e8:	ubfx	x4, x0, #10, #8
  4042ec:	ubfx	x1, x0, #10, #6
  4042f0:	cbz	w1, 4043f8 <sqrt@plt+0x2ce8>
  4042f4:	orr	w1, w1, #0x40
  4042f8:	strb	w1, [sp, #248]
  4042fc:	add	x1, sp, #0xf9
  404300:	ubfx	x3, x0, #4, #8
  404304:	orr	w4, w4, w3
  404308:	tst	x4, #0x3f
  40430c:	b.eq	40431c <sqrt@plt+0x2c0c>  // b.none
  404310:	and	w3, w3, #0x3f
  404314:	orr	w3, w3, #0x40
  404318:	strb	w3, [x1], #1
  40431c:	and	w0, w0, #0xf
  404320:	orr	w3, w0, #0x30
  404324:	orr	w0, w0, #0x20
  404328:	cmp	w2, #0x0
  40432c:	csel	w0, w0, w3, lt  // lt = tstop
  404330:	strb	w0, [x1]
  404334:	strb	wzr, [x1, #1]
  404338:	add	x2, sp, #0xf8
  40433c:	add	x1, sp, #0xf0
  404340:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  404344:	add	x0, x0, #0x3c8
  404348:	bl	401a84 <sqrt@plt+0x374>
  40434c:	add	x19, x21, #0x8
  404350:	sub	w20, w20, #0x1
  404354:	add	x20, x20, #0x2
  404358:	add	x20, x21, x20, lsl #3
  40435c:	add	x23, sp, #0xf1
  404360:	add	x22, sp, #0xf9
  404364:	adrp	x21, 410000 <_ZdlPvm@@Base+0x10e4>
  404368:	add	x21, x21, #0x168
  40436c:	b	404438 <sqrt@plt+0x2d28>
  404370:	mov	x0, x21
  404374:	bl	402de4 <sqrt@plt+0x16d4>
  404378:	b	404160 <sqrt@plt+0x2a50>
  40437c:	add	x1, sp, #0xd8
  404380:	b	404198 <sqrt@plt+0x2a88>
  404384:	mov	w0, #0x31                  	// #49
  404388:	strb	w0, [sp, #216]
  40438c:	strb	wzr, [sp, #217]
  404390:	strb	w0, [sp, #224]
  404394:	strb	wzr, [sp, #225]
  404398:	mov	w1, #0x30                  	// #48
  40439c:	strb	w1, [sp, #232]
  4043a0:	strb	wzr, [sp, #233]
  4043a4:	strb	w1, [sp, #240]
  4043a8:	strb	wzr, [sp, #241]
  4043ac:	strb	w0, [sp, #248]
  4043b0:	strb	wzr, [sp, #249]
  4043b4:	add	x5, sp, #0xf8
  4043b8:	add	x4, sp, #0xf0
  4043bc:	add	x3, sp, #0xe8
  4043c0:	add	x2, sp, #0xe0
  4043c4:	add	x1, sp, #0xd8
  4043c8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4043cc:	add	x0, x0, #0x390
  4043d0:	bl	401a84 <sqrt@plt+0x374>
  4043d4:	b	404218 <sqrt@plt+0x2b08>
  4043d8:	stp	x25, x26, [sp, #80]
  4043dc:	stp	d8, d9, [sp, #96]
  4043e0:	stp	d10, d11, [sp, #112]
  4043e4:	stp	d12, d13, [sp, #128]
  4043e8:	stp	d14, d15, [sp, #144]
  4043ec:	bl	4015e0 <__cxa_throw_bad_array_new_length@plt>
  4043f0:	add	x1, sp, #0xf0
  4043f4:	b	4042a4 <sqrt@plt+0x2b94>
  4043f8:	add	x1, sp, #0xf8
  4043fc:	b	404300 <sqrt@plt+0x2bf0>
  404400:	and	w0, w0, #0xf
  404404:	orr	w3, w0, #0x30
  404408:	orr	w0, w0, #0x20
  40440c:	cmp	w2, #0x0
  404410:	csel	w0, w0, w3, lt  // lt = tstop
  404414:	strb	w0, [x1]
  404418:	strb	wzr, [x1, #1]
  40441c:	add	x2, sp, #0xf8
  404420:	add	x1, sp, #0xf0
  404424:	mov	x0, x21
  404428:	bl	401a84 <sqrt@plt+0x374>
  40442c:	add	x19, x19, #0x8
  404430:	cmp	x20, x19
  404434:	b.eq	4044e0 <sqrt@plt+0x2dd0>  // b.none
  404438:	ldr	w2, [x19]
  40443c:	cmp	w2, #0x0
  404440:	cneg	w0, w2, lt  // lt = tstop
  404444:	ubfx	x4, x0, #10, #8
  404448:	ubfx	x3, x0, #10, #6
  40444c:	add	x1, sp, #0xf0
  404450:	cbz	w3, 404460 <sqrt@plt+0x2d50>
  404454:	orr	w3, w3, #0x40
  404458:	strb	w3, [sp, #240]
  40445c:	mov	x1, x23
  404460:	ubfx	x3, x0, #4, #8
  404464:	orr	w4, w4, w3
  404468:	tst	x4, #0x3f
  40446c:	b.eq	40447c <sqrt@plt+0x2d6c>  // b.none
  404470:	and	w3, w3, #0x3f
  404474:	orr	w3, w3, #0x40
  404478:	strb	w3, [x1], #1
  40447c:	and	w0, w0, #0xf
  404480:	orr	w3, w0, #0x30
  404484:	orr	w0, w0, #0x20
  404488:	cmp	w2, #0x0
  40448c:	csel	w0, w0, w3, lt  // lt = tstop
  404490:	strb	w0, [x1]
  404494:	strb	wzr, [x1, #1]
  404498:	ldr	w2, [x19, #4]
  40449c:	cmp	w2, #0x0
  4044a0:	cneg	w0, w2, lt  // lt = tstop
  4044a4:	ubfx	x4, x0, #10, #8
  4044a8:	ubfx	x3, x0, #10, #6
  4044ac:	add	x1, sp, #0xf8
  4044b0:	cbz	w3, 4044c0 <sqrt@plt+0x2db0>
  4044b4:	orr	w3, w3, #0x40
  4044b8:	strb	w3, [sp, #248]
  4044bc:	mov	x1, x22
  4044c0:	ubfx	x3, x0, #4, #8
  4044c4:	orr	w4, w4, w3
  4044c8:	tst	x4, #0x3f
  4044cc:	b.eq	404400 <sqrt@plt+0x2cf0>  // b.none
  4044d0:	and	w3, w3, #0x3f
  4044d4:	orr	w3, w3, #0x40
  4044d8:	strb	w3, [x1], #1
  4044dc:	b	404400 <sqrt@plt+0x2cf0>
  4044e0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4044e4:	add	x0, x0, #0x368
  4044e8:	bl	401a84 <sqrt@plt+0x374>
  4044ec:	b	403620 <sqrt@plt+0x1f10>
  4044f0:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4044f4:	ldr	x0, [x0, #528]
  4044f8:	cbz	x0, 4046ac <sqrt@plt+0x2f9c>
  4044fc:	ldr	w0, [x21, #56]
  404500:	cbz	w0, 404558 <sqrt@plt+0x2e48>
  404504:	mov	w0, #0x30                  	// #48
  404508:	strb	w0, [sp, #216]
  40450c:	strb	wzr, [sp, #217]
  404510:	mov	w1, #0x31                  	// #49
  404514:	strb	w1, [sp, #224]
  404518:	strb	wzr, [sp, #225]
  40451c:	strb	w0, [sp, #232]
  404520:	strb	wzr, [sp, #233]
  404524:	strb	w0, [sp, #240]
  404528:	strb	wzr, [sp, #241]
  40452c:	strb	w0, [sp, #248]
  404530:	strb	wzr, [sp, #249]
  404534:	add	x5, sp, #0xf8
  404538:	add	x4, sp, #0xf0
  40453c:	add	x3, sp, #0xe8
  404540:	add	x2, sp, #0xe0
  404544:	add	x1, sp, #0xd8
  404548:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  40454c:	add	x0, x0, #0x390
  404550:	bl	401a84 <sqrt@plt+0x374>
  404554:	str	wzr, [x21, #56]
  404558:	ldr	w24, [x23, #8]
  40455c:	ldr	w19, [x23, #12]
  404560:	add	w1, w22, #0x2
  404564:	sxtw	x0, w1
  404568:	mov	x2, #0x1ffffffffffffffe    	// #2305843009213693950
  40456c:	cmp	x2, w1, sxtw
  404570:	b.cc	4046b8 <sqrt@plt+0x2fa8>  // b.lo, b.ul, b.last
  404574:	lsl	x0, x0, #2
  404578:	bl	4013e0 <_Znam@plt>
  40457c:	mov	x21, x0
  404580:	str	w24, [x0]
  404584:	str	w19, [x0, #4]
  404588:	cmp	w22, #0x0
  40458c:	b.le	4045ac <sqrt@plt+0x2e9c>
  404590:	mov	x1, #0x0                   	// #0
  404594:	add	x3, x0, #0x8
  404598:	ldr	w2, [x20, x1, lsl #2]
  40459c:	str	w2, [x3, x1, lsl #2]
  4045a0:	add	x1, x1, #0x1
  4045a4:	cmp	w22, w1
  4045a8:	b.gt	404598 <sqrt@plt+0x2e88>
  4045ac:	add	w20, w22, w22, lsr #31
  4045b0:	asr	w20, w20, #1
  4045b4:	cmp	w22, #0x1
  4045b8:	b.le	403620 <sqrt@plt+0x1f10>
  4045bc:	ldr	w2, [x21]
  4045c0:	cmp	w2, #0x0
  4045c4:	cneg	w0, w2, lt  // lt = tstop
  4045c8:	ubfx	x4, x0, #10, #8
  4045cc:	ubfx	x1, x0, #10, #6
  4045d0:	cbz	w1, 4046d0 <sqrt@plt+0x2fc0>
  4045d4:	orr	w1, w1, #0x40
  4045d8:	strb	w1, [sp, #240]
  4045dc:	add	x1, sp, #0xf1
  4045e0:	ubfx	x3, x0, #4, #8
  4045e4:	orr	w4, w4, w3
  4045e8:	tst	x4, #0x3f
  4045ec:	b.eq	4045fc <sqrt@plt+0x2eec>  // b.none
  4045f0:	and	w3, w3, #0x3f
  4045f4:	orr	w3, w3, #0x40
  4045f8:	strb	w3, [x1], #1
  4045fc:	and	w0, w0, #0xf
  404600:	orr	w3, w0, #0x30
  404604:	orr	w0, w0, #0x20
  404608:	cmp	w2, #0x0
  40460c:	csel	w0, w0, w3, lt  // lt = tstop
  404610:	strb	w0, [x1]
  404614:	strb	wzr, [x1, #1]
  404618:	ldr	w2, [x21, #4]
  40461c:	cmp	w2, #0x0
  404620:	cneg	w0, w2, lt  // lt = tstop
  404624:	ubfx	x4, x0, #10, #8
  404628:	ubfx	x1, x0, #10, #6
  40462c:	cbz	w1, 4046d8 <sqrt@plt+0x2fc8>
  404630:	orr	w1, w1, #0x40
  404634:	strb	w1, [sp, #248]
  404638:	add	x1, sp, #0xf9
  40463c:	ubfx	x3, x0, #4, #8
  404640:	orr	w4, w4, w3
  404644:	tst	x4, #0x3f
  404648:	b.eq	404658 <sqrt@plt+0x2f48>  // b.none
  40464c:	and	w3, w3, #0x3f
  404650:	orr	w3, w3, #0x40
  404654:	strb	w3, [x1], #1
  404658:	and	w0, w0, #0xf
  40465c:	orr	w3, w0, #0x30
  404660:	orr	w0, w0, #0x20
  404664:	cmp	w2, #0x0
  404668:	csel	w0, w0, w3, lt  // lt = tstop
  40466c:	strb	w0, [x1]
  404670:	strb	wzr, [x1, #1]
  404674:	add	x2, sp, #0xf8
  404678:	add	x1, sp, #0xf0
  40467c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  404680:	add	x0, x0, #0x3c8
  404684:	bl	401a84 <sqrt@plt+0x374>
  404688:	add	x19, x21, #0x8
  40468c:	sub	w20, w20, #0x1
  404690:	add	x20, x20, #0x2
  404694:	add	x20, x21, x20, lsl #3
  404698:	add	x23, sp, #0xf1
  40469c:	add	x22, sp, #0xf9
  4046a0:	adrp	x21, 410000 <_ZdlPvm@@Base+0x10e4>
  4046a4:	add	x21, x21, #0x168
  4046a8:	b	404718 <sqrt@plt+0x3008>
  4046ac:	mov	x0, x21
  4046b0:	bl	402de4 <sqrt@plt+0x16d4>
  4046b4:	b	4044fc <sqrt@plt+0x2dec>
  4046b8:	stp	x25, x26, [sp, #80]
  4046bc:	stp	d8, d9, [sp, #96]
  4046c0:	stp	d10, d11, [sp, #112]
  4046c4:	stp	d12, d13, [sp, #128]
  4046c8:	stp	d14, d15, [sp, #144]
  4046cc:	bl	4015e0 <__cxa_throw_bad_array_new_length@plt>
  4046d0:	add	x1, sp, #0xf0
  4046d4:	b	4045e0 <sqrt@plt+0x2ed0>
  4046d8:	add	x1, sp, #0xf8
  4046dc:	b	40463c <sqrt@plt+0x2f2c>
  4046e0:	and	w0, w0, #0xf
  4046e4:	orr	w3, w0, #0x30
  4046e8:	orr	w0, w0, #0x20
  4046ec:	cmp	w2, #0x0
  4046f0:	csel	w0, w0, w3, lt  // lt = tstop
  4046f4:	strb	w0, [x1]
  4046f8:	strb	wzr, [x1, #1]
  4046fc:	add	x2, sp, #0xf8
  404700:	add	x1, sp, #0xf0
  404704:	mov	x0, x21
  404708:	bl	401a84 <sqrt@plt+0x374>
  40470c:	add	x19, x19, #0x8
  404710:	cmp	x19, x20
  404714:	b.eq	4047c0 <sqrt@plt+0x30b0>  // b.none
  404718:	ldr	w2, [x19]
  40471c:	cmp	w2, #0x0
  404720:	cneg	w0, w2, lt  // lt = tstop
  404724:	ubfx	x4, x0, #10, #8
  404728:	ubfx	x3, x0, #10, #6
  40472c:	add	x1, sp, #0xf0
  404730:	cbz	w3, 404740 <sqrt@plt+0x3030>
  404734:	orr	w3, w3, #0x40
  404738:	strb	w3, [sp, #240]
  40473c:	mov	x1, x23
  404740:	ubfx	x3, x0, #4, #8
  404744:	orr	w4, w4, w3
  404748:	tst	x4, #0x3f
  40474c:	b.eq	40475c <sqrt@plt+0x304c>  // b.none
  404750:	and	w3, w3, #0x3f
  404754:	orr	w3, w3, #0x40
  404758:	strb	w3, [x1], #1
  40475c:	and	w0, w0, #0xf
  404760:	orr	w3, w0, #0x30
  404764:	orr	w0, w0, #0x20
  404768:	cmp	w2, #0x0
  40476c:	csel	w0, w0, w3, lt  // lt = tstop
  404770:	strb	w0, [x1]
  404774:	strb	wzr, [x1, #1]
  404778:	ldr	w2, [x19, #4]
  40477c:	cmp	w2, #0x0
  404780:	cneg	w0, w2, lt  // lt = tstop
  404784:	ubfx	x4, x0, #10, #8
  404788:	ubfx	x3, x0, #10, #6
  40478c:	add	x1, sp, #0xf8
  404790:	cbz	w3, 4047a0 <sqrt@plt+0x3090>
  404794:	orr	w3, w3, #0x40
  404798:	strb	w3, [sp, #248]
  40479c:	mov	x1, x22
  4047a0:	ubfx	x3, x0, #4, #8
  4047a4:	orr	w4, w4, w3
  4047a8:	tst	x4, #0x3f
  4047ac:	b.eq	4046e0 <sqrt@plt+0x2fd0>  // b.none
  4047b0:	and	w3, w3, #0x3f
  4047b4:	orr	w3, w3, #0x40
  4047b8:	strb	w3, [x1], #1
  4047bc:	b	4046e0 <sqrt@plt+0x2fd0>
  4047c0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4047c4:	add	x0, x0, #0x368
  4047c8:	bl	401a84 <sqrt@plt+0x374>
  4047cc:	b	403620 <sqrt@plt+0x1f10>
  4047d0:	mov	x0, x21
  4047d4:	bl	402de4 <sqrt@plt+0x16d4>
  4047d8:	b	40364c <sqrt@plt+0x1f3c>
  4047dc:	add	x1, sp, #0xd8
  4047e0:	b	403684 <sqrt@plt+0x1f74>
  4047e4:	mov	w0, #0x31                  	// #49
  4047e8:	strb	w0, [sp, #216]
  4047ec:	strb	wzr, [sp, #217]
  4047f0:	strb	w0, [sp, #224]
  4047f4:	strb	wzr, [sp, #225]
  4047f8:	mov	w1, #0x30                  	// #48
  4047fc:	strb	w1, [sp, #232]
  404800:	strb	wzr, [sp, #233]
  404804:	strb	w1, [sp, #240]
  404808:	strb	wzr, [sp, #241]
  40480c:	strb	w0, [sp, #248]
  404810:	strb	wzr, [sp, #249]
  404814:	add	x5, sp, #0xf8
  404818:	add	x4, sp, #0xf0
  40481c:	add	x3, sp, #0xe8
  404820:	add	x2, sp, #0xe0
  404824:	add	x1, sp, #0xd8
  404828:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  40482c:	add	x0, x0, #0x390
  404830:	bl	401a84 <sqrt@plt+0x374>
  404834:	b	403704 <sqrt@plt+0x1ff4>
  404838:	add	x3, sp, #0xe8
  40483c:	b	40373c <sqrt@plt+0x202c>
  404840:	add	x2, sp, #0xf0
  404844:	b	403794 <sqrt@plt+0x2084>
  404848:	add	x1, sp, #0xf8
  40484c:	b	4037ec <sqrt@plt+0x20dc>
  404850:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404854:	ldr	x0, [x0, #528]
  404858:	cbz	x0, 4049f0 <sqrt@plt+0x32e0>
  40485c:	ldr	w0, [x21, #56]
  404860:	cbz	w0, 4048b8 <sqrt@plt+0x31a8>
  404864:	mov	w0, #0x30                  	// #48
  404868:	strb	w0, [sp, #216]
  40486c:	strb	wzr, [sp, #217]
  404870:	mov	w1, #0x31                  	// #49
  404874:	strb	w1, [sp, #224]
  404878:	strb	wzr, [sp, #225]
  40487c:	strb	w0, [sp, #232]
  404880:	strb	wzr, [sp, #233]
  404884:	strb	w0, [sp, #240]
  404888:	strb	wzr, [sp, #241]
  40488c:	strb	w0, [sp, #248]
  404890:	strb	wzr, [sp, #249]
  404894:	add	x5, sp, #0xf8
  404898:	add	x4, sp, #0xf0
  40489c:	add	x3, sp, #0xe8
  4048a0:	add	x2, sp, #0xe0
  4048a4:	add	x1, sp, #0xd8
  4048a8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4048ac:	add	x0, x0, #0x390
  4048b0:	bl	401a84 <sqrt@plt+0x374>
  4048b4:	str	wzr, [x21, #56]
  4048b8:	ldr	w6, [x20]
  4048bc:	add	w0, w6, w6, lsr #31
  4048c0:	asr	w0, w0, #1
  4048c4:	ldr	w2, [x23, #8]
  4048c8:	ldr	w4, [x23, #12]
  4048cc:	adds	w2, w0, w2
  4048d0:	cneg	w1, w2, mi  // mi = first
  4048d4:	ubfx	x7, x1, #10, #8
  4048d8:	ubfx	x3, x1, #10, #6
  4048dc:	cbz	w3, 4049fc <sqrt@plt+0x32ec>
  4048e0:	orr	w3, w3, #0x40
  4048e4:	strb	w3, [sp, #232]
  4048e8:	add	x3, sp, #0xe9
  4048ec:	ubfx	x5, x1, #4, #8
  4048f0:	orr	w7, w7, w5
  4048f4:	tst	x7, #0x3f
  4048f8:	b.eq	404908 <sqrt@plt+0x31f8>  // b.none
  4048fc:	and	w5, w5, #0x3f
  404900:	orr	w5, w5, #0x40
  404904:	strb	w5, [x3], #1
  404908:	and	w1, w1, #0xf
  40490c:	orr	w5, w1, #0x30
  404910:	orr	w1, w1, #0x20
  404914:	cmp	w2, #0x0
  404918:	csel	w1, w1, w5, lt  // lt = tstop
  40491c:	strb	w1, [x3]
  404920:	strb	wzr, [x3, #1]
  404924:	cmp	w4, #0x0
  404928:	cneg	w1, w4, lt  // lt = tstop
  40492c:	ubfx	x5, x1, #10, #8
  404930:	ubfx	x2, x1, #10, #6
  404934:	cbz	w2, 404a04 <sqrt@plt+0x32f4>
  404938:	orr	w2, w2, #0x40
  40493c:	strb	w2, [sp, #240]
  404940:	add	x2, sp, #0xf1
  404944:	ubfx	x3, x1, #4, #8
  404948:	orr	w5, w5, w3
  40494c:	tst	x5, #0x3f
  404950:	b.eq	404960 <sqrt@plt+0x3250>  // b.none
  404954:	and	w3, w3, #0x3f
  404958:	orr	w3, w3, #0x40
  40495c:	strb	w3, [x2], #1
  404960:	and	w1, w1, #0xf
  404964:	orr	w3, w1, #0x30
  404968:	orr	w1, w1, #0x20
  40496c:	cmp	w4, #0x0
  404970:	csel	w1, w1, w3, lt  // lt = tstop
  404974:	strb	w1, [x2]
  404978:	strb	wzr, [x2, #1]
  40497c:	cmp	w0, #0x0
  404980:	cneg	w0, w0, lt  // lt = tstop
  404984:	ubfx	x3, x0, #10, #8
  404988:	ubfx	x1, x0, #10, #6
  40498c:	cbz	w1, 404a0c <sqrt@plt+0x32fc>
  404990:	orr	w1, w1, #0x40
  404994:	strb	w1, [sp, #248]
  404998:	add	x1, sp, #0xf9
  40499c:	ubfx	x2, x0, #4, #8
  4049a0:	orr	w3, w3, w2
  4049a4:	tst	x3, #0x3f
  4049a8:	b.eq	4049b8 <sqrt@plt+0x32a8>  // b.none
  4049ac:	and	w2, w2, #0x3f
  4049b0:	orr	w2, w2, #0x40
  4049b4:	strb	w2, [x1], #1
  4049b8:	and	w0, w0, #0xf
  4049bc:	orr	w2, w0, #0x30
  4049c0:	orr	w0, w0, #0x20
  4049c4:	cmn	w6, #0x1
  4049c8:	csel	w0, w0, w2, lt  // lt = tstop
  4049cc:	strb	w0, [x1]
  4049d0:	strb	wzr, [x1, #1]
  4049d4:	add	x3, sp, #0xf8
  4049d8:	add	x2, sp, #0xf0
  4049dc:	add	x1, sp, #0xe8
  4049e0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4049e4:	add	x0, x0, #0x3d0
  4049e8:	bl	401a84 <sqrt@plt+0x374>
  4049ec:	b	403620 <sqrt@plt+0x1f10>
  4049f0:	mov	x0, x21
  4049f4:	bl	402de4 <sqrt@plt+0x16d4>
  4049f8:	b	40485c <sqrt@plt+0x314c>
  4049fc:	add	x3, sp, #0xe8
  404a00:	b	4048ec <sqrt@plt+0x31dc>
  404a04:	add	x2, sp, #0xf0
  404a08:	b	404944 <sqrt@plt+0x3234>
  404a0c:	add	x1, sp, #0xf8
  404a10:	b	40499c <sqrt@plt+0x328c>
  404a14:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404a18:	ldr	x0, [x0, #528]
  404a1c:	cbz	x0, 404c8c <sqrt@plt+0x357c>
  404a20:	ldr	w19, [x21, #52]
  404a24:	ldr	w0, [x21, #56]
  404a28:	cmp	w19, w0
  404a2c:	b.eq	404adc <sqrt@plt+0x33cc>  // b.none
  404a30:	cmp	w19, #0x1
  404a34:	b.eq	404ca0 <sqrt@plt+0x3590>  // b.none
  404a38:	cmp	w19, #0x0
  404a3c:	cneg	w0, w19, lt  // lt = tstop
  404a40:	ubfx	x3, x0, #10, #8
  404a44:	ubfx	x1, x0, #10, #6
  404a48:	cbz	w1, 404c98 <sqrt@plt+0x3588>
  404a4c:	orr	w1, w1, #0x40
  404a50:	strb	w1, [sp, #216]
  404a54:	add	x1, sp, #0xd9
  404a58:	ubfx	x2, x0, #4, #8
  404a5c:	orr	w3, w3, w2
  404a60:	tst	x3, #0x3f
  404a64:	b.eq	404a74 <sqrt@plt+0x3364>  // b.none
  404a68:	and	w2, w2, #0x3f
  404a6c:	orr	w2, w2, #0x40
  404a70:	strb	w2, [x1], #1
  404a74:	and	w0, w0, #0xf
  404a78:	orr	w2, w0, #0x30
  404a7c:	orr	w0, w0, #0x20
  404a80:	cmp	w19, #0x0
  404a84:	csel	w0, w0, w2, lt  // lt = tstop
  404a88:	strb	w0, [x1]
  404a8c:	strb	wzr, [x1, #1]
  404a90:	mov	w0, #0x31                  	// #49
  404a94:	strb	w0, [sp, #224]
  404a98:	strb	wzr, [sp, #225]
  404a9c:	mov	w0, #0x30                  	// #48
  404aa0:	strb	w0, [sp, #232]
  404aa4:	strb	wzr, [sp, #233]
  404aa8:	strb	w0, [sp, #240]
  404aac:	strb	wzr, [sp, #241]
  404ab0:	strb	w0, [sp, #248]
  404ab4:	strb	wzr, [sp, #249]
  404ab8:	add	x5, sp, #0xf8
  404abc:	add	x4, sp, #0xf0
  404ac0:	add	x3, sp, #0xe8
  404ac4:	add	x2, sp, #0xe0
  404ac8:	add	x1, sp, #0xd8
  404acc:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  404ad0:	add	x0, x0, #0x390
  404ad4:	bl	401a84 <sqrt@plt+0x374>
  404ad8:	str	w19, [x21, #56]
  404adc:	ldr	w7, [x20]
  404ae0:	add	w0, w7, w7, lsr #31
  404ae4:	asr	w0, w0, #1
  404ae8:	ldr	w3, [x23, #8]
  404aec:	ldr	w5, [x23, #12]
  404af0:	ldr	w6, [x20, #4]
  404af4:	add	w1, w6, w6, lsr #31
  404af8:	asr	w1, w1, #1
  404afc:	adds	w3, w0, w3
  404b00:	cneg	w2, w3, mi  // mi = first
  404b04:	ubfx	x9, x2, #10, #8
  404b08:	ubfx	x4, x2, #10, #6
  404b0c:	cbz	w4, 404cf4 <sqrt@plt+0x35e4>
  404b10:	orr	w4, w4, #0x40
  404b14:	strb	w4, [sp, #216]
  404b18:	add	x4, sp, #0xd9
  404b1c:	ubfx	x8, x2, #4, #8
  404b20:	orr	w9, w9, w8
  404b24:	tst	x9, #0x3f
  404b28:	b.eq	404b38 <sqrt@plt+0x3428>  // b.none
  404b2c:	and	w8, w8, #0x3f
  404b30:	orr	w8, w8, #0x40
  404b34:	strb	w8, [x4], #1
  404b38:	and	w2, w2, #0xf
  404b3c:	orr	w8, w2, #0x30
  404b40:	orr	w2, w2, #0x20
  404b44:	cmp	w3, #0x0
  404b48:	csel	w2, w2, w8, lt  // lt = tstop
  404b4c:	strb	w2, [x4]
  404b50:	strb	wzr, [x4, #1]
  404b54:	cmp	w5, #0x0
  404b58:	cneg	w2, w5, lt  // lt = tstop
  404b5c:	ubfx	x8, x2, #10, #8
  404b60:	ubfx	x3, x2, #10, #6
  404b64:	cbz	w3, 404cfc <sqrt@plt+0x35ec>
  404b68:	orr	w3, w3, #0x40
  404b6c:	strb	w3, [sp, #224]
  404b70:	add	x3, sp, #0xe1
  404b74:	ubfx	x4, x2, #4, #8
  404b78:	orr	w8, w8, w4
  404b7c:	tst	x8, #0x3f
  404b80:	b.eq	404b90 <sqrt@plt+0x3480>  // b.none
  404b84:	and	w4, w4, #0x3f
  404b88:	orr	w4, w4, #0x40
  404b8c:	strb	w4, [x3], #1
  404b90:	and	w2, w2, #0xf
  404b94:	orr	w4, w2, #0x30
  404b98:	orr	w2, w2, #0x20
  404b9c:	cmp	w5, #0x0
  404ba0:	csel	w2, w2, w4, lt  // lt = tstop
  404ba4:	strb	w2, [x3]
  404ba8:	strb	wzr, [x3, #1]
  404bac:	cmp	w0, #0x0
  404bb0:	cneg	w0, w0, lt  // lt = tstop
  404bb4:	ubfx	x4, x0, #10, #8
  404bb8:	ubfx	x2, x0, #10, #6
  404bbc:	cbz	w2, 404d04 <sqrt@plt+0x35f4>
  404bc0:	orr	w2, w2, #0x40
  404bc4:	strb	w2, [sp, #232]
  404bc8:	add	x2, sp, #0xe9
  404bcc:	ubfx	x3, x0, #4, #8
  404bd0:	orr	w4, w4, w3
  404bd4:	tst	x4, #0x3f
  404bd8:	b.eq	404be8 <sqrt@plt+0x34d8>  // b.none
  404bdc:	and	w3, w3, #0x3f
  404be0:	orr	w3, w3, #0x40
  404be4:	strb	w3, [x2], #1
  404be8:	and	w0, w0, #0xf
  404bec:	orr	w3, w0, #0x30
  404bf0:	orr	w0, w0, #0x20
  404bf4:	cmn	w7, #0x1
  404bf8:	csel	w0, w0, w3, lt  // lt = tstop
  404bfc:	strb	w0, [x2]
  404c00:	strb	wzr, [x2, #1]
  404c04:	cmp	w1, #0x0
  404c08:	cneg	w0, w1, lt  // lt = tstop
  404c0c:	ubfx	x3, x0, #10, #8
  404c10:	ubfx	x1, x0, #10, #6
  404c14:	cbz	w1, 404d0c <sqrt@plt+0x35fc>
  404c18:	orr	w1, w1, #0x40
  404c1c:	strb	w1, [sp, #240]
  404c20:	add	x1, sp, #0xf1
  404c24:	ubfx	x2, x0, #4, #8
  404c28:	orr	w3, w3, w2
  404c2c:	tst	x3, #0x3f
  404c30:	b.eq	404c40 <sqrt@plt+0x3530>  // b.none
  404c34:	and	w2, w2, #0x3f
  404c38:	orr	w2, w2, #0x40
  404c3c:	strb	w2, [x1], #1
  404c40:	and	w0, w0, #0xf
  404c44:	orr	w2, w0, #0x30
  404c48:	orr	w0, w0, #0x20
  404c4c:	cmn	w6, #0x1
  404c50:	csel	w0, w0, w2, lt  // lt = tstop
  404c54:	strb	w0, [x1]
  404c58:	strb	wzr, [x1, #1]
  404c5c:	mov	w0, #0x30                  	// #48
  404c60:	strb	w0, [sp, #248]
  404c64:	strb	wzr, [sp, #249]
  404c68:	add	x5, sp, #0xf8
  404c6c:	add	x4, sp, #0xf0
  404c70:	add	x3, sp, #0xe8
  404c74:	add	x2, sp, #0xe0
  404c78:	add	x1, sp, #0xd8
  404c7c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  404c80:	add	x0, x0, #0x3e0
  404c84:	bl	401a84 <sqrt@plt+0x374>
  404c88:	b	403620 <sqrt@plt+0x1f10>
  404c8c:	mov	x0, x21
  404c90:	bl	402de4 <sqrt@plt+0x16d4>
  404c94:	b	404a20 <sqrt@plt+0x3310>
  404c98:	add	x1, sp, #0xd8
  404c9c:	b	404a58 <sqrt@plt+0x3348>
  404ca0:	mov	w0, #0x31                  	// #49
  404ca4:	strb	w0, [sp, #216]
  404ca8:	strb	wzr, [sp, #217]
  404cac:	strb	w0, [sp, #224]
  404cb0:	strb	wzr, [sp, #225]
  404cb4:	mov	w1, #0x30                  	// #48
  404cb8:	strb	w1, [sp, #232]
  404cbc:	strb	wzr, [sp, #233]
  404cc0:	strb	w1, [sp, #240]
  404cc4:	strb	wzr, [sp, #241]
  404cc8:	strb	w0, [sp, #248]
  404ccc:	strb	wzr, [sp, #249]
  404cd0:	add	x5, sp, #0xf8
  404cd4:	add	x4, sp, #0xf0
  404cd8:	add	x3, sp, #0xe8
  404cdc:	add	x2, sp, #0xe0
  404ce0:	add	x1, sp, #0xd8
  404ce4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  404ce8:	add	x0, x0, #0x390
  404cec:	bl	401a84 <sqrt@plt+0x374>
  404cf0:	b	404ad8 <sqrt@plt+0x33c8>
  404cf4:	add	x4, sp, #0xd8
  404cf8:	b	404b1c <sqrt@plt+0x340c>
  404cfc:	add	x3, sp, #0xe0
  404d00:	b	404b74 <sqrt@plt+0x3464>
  404d04:	add	x2, sp, #0xe8
  404d08:	b	404bcc <sqrt@plt+0x34bc>
  404d0c:	add	x1, sp, #0xf0
  404d10:	b	404c24 <sqrt@plt+0x3514>
  404d14:	mov	x0, x21
  404d18:	bl	402de4 <sqrt@plt+0x16d4>
  404d1c:	b	4038ac <sqrt@plt+0x219c>
  404d20:	add	x4, sp, #0xd8
  404d24:	b	403948 <sqrt@plt+0x2238>
  404d28:	add	x3, sp, #0xe0
  404d2c:	b	4039a0 <sqrt@plt+0x2290>
  404d30:	add	x2, sp, #0xe8
  404d34:	b	4039f8 <sqrt@plt+0x22e8>
  404d38:	add	x1, sp, #0xf0
  404d3c:	b	403a50 <sqrt@plt+0x2340>
  404d40:	mov	x0, x21
  404d44:	bl	402de4 <sqrt@plt+0x16d4>
  404d48:	b	4032b0 <sqrt@plt+0x1ba0>
  404d4c:	bl	401710 <sqrt@plt>
  404d50:	b	40333c <sqrt@plt+0x1c2c>
  404d54:	add	x5, sp, #0xb8
  404d58:	b	40337c <sqrt@plt+0x1c6c>
  404d5c:	add	x5, sp, #0xc0
  404d60:	b	4033d4 <sqrt@plt+0x1cc4>
  404d64:	add	x5, sp, #0xc8
  404d68:	b	40342c <sqrt@plt+0x1d1c>
  404d6c:	add	x2, sp, #0xd0
  404d70:	b	403484 <sqrt@plt+0x1d74>
  404d74:	add	x2, sp, #0xd8
  404d78:	b	4034dc <sqrt@plt+0x1dcc>
  404d7c:	add	x2, sp, #0xe0
  404d80:	b	403534 <sqrt@plt+0x1e24>
  404d84:	add	x2, sp, #0xe8
  404d88:	b	40358c <sqrt@plt+0x1e7c>
  404d8c:	mov	x0, x21
  404d90:	bl	402de4 <sqrt@plt+0x16d4>
  404d94:	b	402fa4 <sqrt@plt+0x1894>
  404d98:	add	x1, sp, #0xe0
  404d9c:	b	40308c <sqrt@plt+0x197c>
  404da0:	add	x1, sp, #0xe8
  404da4:	b	4030e4 <sqrt@plt+0x19d4>
  404da8:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404dac:	ldr	w0, [x0, #552]
  404db0:	cbnz	w0, 403180 <sqrt@plt+0x1a70>
  404db4:	b	405010 <sqrt@plt+0x3900>
  404db8:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404dbc:	add	x0, x0, #0x208
  404dc0:	mov	w2, #0x1                   	// #1
  404dc4:	str	w2, [x0, #32]
  404dc8:	scvtf	d0, w19
  404dcc:	scvtf	d1, w21
  404dd0:	fdiv	d0, d0, d1
  404dd4:	ldr	d1, [x0, #40]
  404dd8:	fcmp	d0, d1
  404ddc:	b.ne	404df0 <sqrt@plt+0x36e0>  // b.any
  404de0:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404de4:	ldr	w0, [x0, #548]
  404de8:	cmp	w0, w1
  404dec:	b.eq	404ee0 <sqrt@plt+0x37d0>  // b.none
  404df0:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404df4:	add	x0, x0, #0x208
  404df8:	str	w1, [x0, #28]
  404dfc:	str	d0, [x0, #40]
  404e00:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404e04:	ldr	w1, [x0, #544]
  404e08:	cbnz	w1, 404ef4 <sqrt@plt+0x37e4>
  404e0c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404e10:	ldr	w0, [x0, #568]
  404e14:	cbnz	w0, 404f3c <sqrt@plt+0x382c>
  404e18:	cmp	w19, #0x0
  404e1c:	cneg	w0, w19, lt  // lt = tstop
  404e20:	ubfx	x3, x0, #10, #8
  404e24:	ubfx	x1, x0, #10, #6
  404e28:	cbz	w1, 405124 <sqrt@plt+0x3a14>
  404e2c:	orr	w1, w1, #0x40
  404e30:	strb	w1, [sp, #240]
  404e34:	add	x1, sp, #0xf1
  404e38:	ubfx	x2, x0, #4, #8
  404e3c:	orr	w3, w3, w2
  404e40:	tst	x3, #0x3f
  404e44:	b.eq	404e54 <sqrt@plt+0x3744>  // b.none
  404e48:	and	w2, w2, #0x3f
  404e4c:	orr	w2, w2, #0x40
  404e50:	strb	w2, [x1], #1
  404e54:	and	w0, w0, #0xf
  404e58:	orr	w2, w0, #0x30
  404e5c:	orr	w0, w0, #0x20
  404e60:	cmp	w19, #0x0
  404e64:	csel	w0, w0, w2, lt  // lt = tstop
  404e68:	strb	w0, [x1]
  404e6c:	strb	wzr, [x1, #1]
  404e70:	cmp	w21, #0x0
  404e74:	cneg	w0, w21, lt  // lt = tstop
  404e78:	ubfx	x3, x0, #10, #8
  404e7c:	ubfx	x1, x0, #10, #6
  404e80:	cbz	w1, 40512c <sqrt@plt+0x3a1c>
  404e84:	orr	w1, w1, #0x40
  404e88:	strb	w1, [sp, #248]
  404e8c:	add	x1, sp, #0xf9
  404e90:	ubfx	x2, x0, #4, #8
  404e94:	orr	w3, w3, w2
  404e98:	tst	x3, #0x3f
  404e9c:	b.eq	404eac <sqrt@plt+0x379c>  // b.none
  404ea0:	and	w2, w2, #0x3f
  404ea4:	orr	w2, w2, #0x40
  404ea8:	strb	w2, [x1], #1
  404eac:	and	w0, w0, #0xf
  404eb0:	orr	w2, w0, #0x30
  404eb4:	orr	w0, w0, #0x20
  404eb8:	cmp	w21, #0x0
  404ebc:	csel	w0, w0, w2, lt  // lt = tstop
  404ec0:	strb	w0, [x1]
  404ec4:	strb	wzr, [x1, #1]
  404ec8:	add	x2, sp, #0xf8
  404ecc:	add	x1, sp, #0xf0
  404ed0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  404ed4:	add	x0, x0, #0x168
  404ed8:	bl	401a84 <sqrt@plt+0x374>
  404edc:	b	404ff4 <sqrt@plt+0x38e4>
  404ee0:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404ee4:	add	x0, x0, #0x208
  404ee8:	str	w21, [x0, #48]
  404eec:	str	w19, [x0, #24]
  404ef0:	b	405010 <sqrt@plt+0x3900>
  404ef4:	cmp	w1, #0x0
  404ef8:	cneg	w0, w1, lt  // lt = tstop
  404efc:	ubfx	x4, x0, #10, #8
  404f00:	ubfx	x2, x0, #10, #6
  404f04:	cbz	w2, 404f34 <sqrt@plt+0x3824>
  404f08:	orr	w2, w2, #0x40
  404f0c:	strb	w2, [sp, #240]
  404f10:	add	x2, sp, #0xf1
  404f14:	ubfx	x3, x0, #4, #8
  404f18:	orr	w4, w4, w3
  404f1c:	tst	x4, #0x3f
  404f20:	b.eq	404f44 <sqrt@plt+0x3834>  // b.none
  404f24:	and	w3, w3, #0x3f
  404f28:	orr	w3, w3, #0x40
  404f2c:	strb	w3, [x2], #1
  404f30:	b	404f44 <sqrt@plt+0x3834>
  404f34:	add	x2, sp, #0xf0
  404f38:	b	404f14 <sqrt@plt+0x3804>
  404f3c:	mov	w0, w1
  404f40:	add	x2, sp, #0xf0
  404f44:	and	w0, w0, #0xf
  404f48:	orr	w3, w0, #0x30
  404f4c:	orr	w0, w0, #0x20
  404f50:	cmp	w1, #0x0
  404f54:	csel	w0, w0, w3, lt  // lt = tstop
  404f58:	strb	w0, [x2]
  404f5c:	strb	wzr, [x2, #1]
  404f60:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404f64:	ldr	w2, [x0, #568]
  404f68:	cmp	w2, #0x0
  404f6c:	cneg	w0, w2, lt  // lt = tstop
  404f70:	ubfx	x4, x0, #10, #8
  404f74:	ubfx	x1, x0, #10, #6
  404f78:	cbz	w1, 40511c <sqrt@plt+0x3a0c>
  404f7c:	orr	w1, w1, #0x40
  404f80:	strb	w1, [sp, #248]
  404f84:	add	x1, sp, #0xf9
  404f88:	ubfx	x3, x0, #4, #8
  404f8c:	orr	w4, w4, w3
  404f90:	tst	x4, #0x3f
  404f94:	b.eq	404fa4 <sqrt@plt+0x3894>  // b.none
  404f98:	and	w3, w3, #0x3f
  404f9c:	orr	w3, w3, #0x40
  404fa0:	strb	w3, [x1], #1
  404fa4:	and	w0, w0, #0xf
  404fa8:	orr	w3, w0, #0x30
  404fac:	orr	w0, w0, #0x20
  404fb0:	cmp	w2, #0x0
  404fb4:	csel	w0, w0, w3, lt  // lt = tstop
  404fb8:	strb	w0, [x1]
  404fbc:	strb	wzr, [x1, #1]
  404fc0:	add	x2, sp, #0xf8
  404fc4:	add	x1, sp, #0xf0
  404fc8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  404fcc:	add	x0, x0, #0x168
  404fd0:	bl	401a84 <sqrt@plt+0x374>
  404fd4:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404fd8:	add	x0, x0, #0x208
  404fdc:	ldr	w1, [x0, #24]
  404fe0:	sub	w19, w19, w1
  404fe4:	ldr	w0, [x0, #48]
  404fe8:	sub	w21, w21, w0
  404fec:	orr	w0, w19, w21
  404ff0:	cbnz	w0, 404e18 <sqrt@plt+0x3708>
  404ff4:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404ff8:	add	x0, x0, #0x208
  404ffc:	str	w23, [x0, #16]
  405000:	str	w25, [x0, #20]
  405004:	str	wzr, [x0, #48]
  405008:	str	wzr, [x0, #24]
  40500c:	str	wzr, [x0, #32]
  405010:	cmp	w22, #0x3
  405014:	b.le	4050c8 <sqrt@plt+0x39b8>
  405018:	stp	d12, d13, [sp, #128]
  40501c:	stp	d14, d15, [sp, #144]
  405020:	add	x20, x20, #0x8
  405024:	mov	w19, #0x1                   	// #1
  405028:	fmov	d13, #3.000000000000000000e+00
  40502c:	fmov	d12, #2.500000000000000000e-01
  405030:	fmov	d15, d9
  405034:	ldr	w0, [x20]
  405038:	scvtf	d0, w0
  40503c:	fadd	d9, d9, d0
  405040:	fmov	d14, d8
  405044:	ldr	w0, [x20, #4]
  405048:	scvtf	d0, w0
  40504c:	fadd	d8, d8, d0
  405050:	ldr	d0, [sp, #160]
  405054:	fadd	d1, d9, d15
  405058:	fmov	d3, #5.000000000000000000e-01
  40505c:	fmul	d6, d1, d3
  405060:	str	d6, [sp, #160]
  405064:	ldr	d1, [sp, #168]
  405068:	fadd	d2, d8, d14
  40506c:	fmul	d7, d2, d3
  405070:	str	d7, [sp, #168]
  405074:	fmul	d5, d14, d13
  405078:	fadd	d5, d5, d8
  40507c:	fmul	d4, d15, d13
  405080:	fadd	d4, d4, d9
  405084:	fmul	d5, d5, d12
  405088:	fmul	d4, d4, d12
  40508c:	fmov	d3, d10
  405090:	fmov	d2, d11
  405094:	bl	401ce8 <sqrt@plt+0x5d8>
  405098:	fmul	d11, d9, d13
  40509c:	fadd	d11, d11, d15
  4050a0:	fmul	d11, d11, d12
  4050a4:	fmul	d10, d8, d13
  4050a8:	fadd	d10, d10, d14
  4050ac:	fmul	d10, d10, d12
  4050b0:	add	w19, w19, #0x1
  4050b4:	add	x20, x20, #0x8
  4050b8:	cmp	w24, w19
  4050bc:	b.gt	405030 <sqrt@plt+0x3920>
  4050c0:	ldp	d12, d13, [sp, #128]
  4050c4:	ldp	d14, d15, [sp, #144]
  4050c8:	fcvtzs	w21, d9
  4050cc:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4050d0:	add	x0, x0, #0x208
  4050d4:	ldr	w19, [x0, #16]
  4050d8:	sub	w19, w21, w19
  4050dc:	fcvtzs	w22, d8
  4050e0:	ldr	w20, [x0, #20]
  4050e4:	sub	w20, w22, w20
  4050e8:	orr	w0, w19, w20
  4050ec:	cbz	w0, 405140 <sqrt@plt+0x3a30>
  4050f0:	asr	w1, w19, #31
  4050f4:	cbnz	w20, 40518c <sqrt@plt+0x3a7c>
  4050f8:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4050fc:	add	x0, x0, #0x208
  405100:	str	w19, [x0, #24]
  405104:	ldr	w0, [x0, #28]
  405108:	cmp	w0, w1
  40510c:	b.eq	405134 <sqrt@plt+0x3a24>  // b.none
  405110:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405114:	str	wzr, [x0, #552]
  405118:	b	4051d4 <sqrt@plt+0x3ac4>
  40511c:	add	x1, sp, #0xf8
  405120:	b	404f88 <sqrt@plt+0x3878>
  405124:	add	x1, sp, #0xf0
  405128:	b	404e38 <sqrt@plt+0x3728>
  40512c:	add	x1, sp, #0xf8
  405130:	b	404e90 <sqrt@plt+0x3780>
  405134:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405138:	ldr	w0, [x0, #552]
  40513c:	cbnz	w0, 405110 <sqrt@plt+0x3a00>
  405140:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405144:	ldr	w2, [x0, #544]
  405148:	cbz	w2, 4053f4 <sqrt@plt+0x3ce4>
  40514c:	cmp	w2, #0x0
  405150:	cneg	w0, w2, lt  // lt = tstop
  405154:	ubfx	x4, x0, #10, #8
  405158:	ubfx	x1, x0, #10, #6
  40515c:	cbz	w1, 4054c8 <sqrt@plt+0x3db8>
  405160:	orr	w1, w1, #0x40
  405164:	strb	w1, [sp, #240]
  405168:	add	x1, sp, #0xf1
  40516c:	ubfx	x3, x0, #4, #8
  405170:	orr	w4, w4, w3
  405174:	tst	x4, #0x3f
  405178:	b.eq	405408 <sqrt@plt+0x3cf8>  // b.none
  40517c:	and	w3, w3, #0x3f
  405180:	orr	w3, w3, #0x40
  405184:	strb	w3, [x1], #1
  405188:	b	405408 <sqrt@plt+0x3cf8>
  40518c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405190:	add	x0, x0, #0x208
  405194:	mov	w2, #0x1                   	// #1
  405198:	str	w2, [x0, #32]
  40519c:	scvtf	d0, w19
  4051a0:	scvtf	d1, w20
  4051a4:	fdiv	d0, d0, d1
  4051a8:	ldr	d1, [x0, #40]
  4051ac:	fcmp	d0, d1
  4051b0:	b.ne	4051c4 <sqrt@plt+0x3ab4>  // b.any
  4051b4:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4051b8:	ldr	w0, [x0, #548]
  4051bc:	cmp	w0, w1
  4051c0:	b.eq	4052b4 <sqrt@plt+0x3ba4>  // b.none
  4051c4:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4051c8:	add	x0, x0, #0x208
  4051cc:	str	w1, [x0, #28]
  4051d0:	str	d0, [x0, #40]
  4051d4:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4051d8:	ldr	w1, [x0, #544]
  4051dc:	cbnz	w1, 4052c8 <sqrt@plt+0x3bb8>
  4051e0:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4051e4:	ldr	w0, [x0, #568]
  4051e8:	cbnz	w0, 405310 <sqrt@plt+0x3c00>
  4051ec:	cmp	w19, #0x0
  4051f0:	cneg	w0, w19, lt  // lt = tstop
  4051f4:	ubfx	x3, x0, #10, #8
  4051f8:	ubfx	x1, x0, #10, #6
  4051fc:	cbz	w1, 4053e4 <sqrt@plt+0x3cd4>
  405200:	orr	w1, w1, #0x40
  405204:	strb	w1, [sp, #240]
  405208:	add	x1, sp, #0xf1
  40520c:	ubfx	x2, x0, #4, #8
  405210:	orr	w3, w3, w2
  405214:	tst	x3, #0x3f
  405218:	b.eq	405228 <sqrt@plt+0x3b18>  // b.none
  40521c:	and	w2, w2, #0x3f
  405220:	orr	w2, w2, #0x40
  405224:	strb	w2, [x1], #1
  405228:	and	w0, w0, #0xf
  40522c:	orr	w2, w0, #0x30
  405230:	orr	w0, w0, #0x20
  405234:	cmp	w19, #0x0
  405238:	csel	w0, w0, w2, lt  // lt = tstop
  40523c:	strb	w0, [x1]
  405240:	strb	wzr, [x1, #1]
  405244:	cmp	w20, #0x0
  405248:	cneg	w0, w20, lt  // lt = tstop
  40524c:	ubfx	x3, x0, #10, #8
  405250:	ubfx	x1, x0, #10, #6
  405254:	cbz	w1, 4053ec <sqrt@plt+0x3cdc>
  405258:	orr	w1, w1, #0x40
  40525c:	strb	w1, [sp, #248]
  405260:	add	x1, sp, #0xf9
  405264:	ubfx	x2, x0, #4, #8
  405268:	orr	w3, w3, w2
  40526c:	tst	x3, #0x3f
  405270:	b.eq	405280 <sqrt@plt+0x3b70>  // b.none
  405274:	and	w2, w2, #0x3f
  405278:	orr	w2, w2, #0x40
  40527c:	strb	w2, [x1], #1
  405280:	and	w0, w0, #0xf
  405284:	orr	w2, w0, #0x30
  405288:	orr	w0, w0, #0x20
  40528c:	cmp	w20, #0x0
  405290:	csel	w0, w0, w2, lt  // lt = tstop
  405294:	strb	w0, [x1]
  405298:	strb	wzr, [x1, #1]
  40529c:	add	x2, sp, #0xf8
  4052a0:	add	x1, sp, #0xf0
  4052a4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4052a8:	add	x0, x0, #0x168
  4052ac:	bl	401a84 <sqrt@plt+0x374>
  4052b0:	b	4053c8 <sqrt@plt+0x3cb8>
  4052b4:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4052b8:	add	x0, x0, #0x208
  4052bc:	str	w20, [x0, #48]
  4052c0:	str	w19, [x0, #24]
  4052c4:	b	405140 <sqrt@plt+0x3a30>
  4052c8:	cmp	w1, #0x0
  4052cc:	cneg	w0, w1, lt  // lt = tstop
  4052d0:	ubfx	x4, x0, #10, #8
  4052d4:	ubfx	x2, x0, #10, #6
  4052d8:	cbz	w2, 405308 <sqrt@plt+0x3bf8>
  4052dc:	orr	w2, w2, #0x40
  4052e0:	strb	w2, [sp, #240]
  4052e4:	add	x2, sp, #0xf1
  4052e8:	ubfx	x3, x0, #4, #8
  4052ec:	orr	w4, w4, w3
  4052f0:	tst	x4, #0x3f
  4052f4:	b.eq	405318 <sqrt@plt+0x3c08>  // b.none
  4052f8:	and	w3, w3, #0x3f
  4052fc:	orr	w3, w3, #0x40
  405300:	strb	w3, [x2], #1
  405304:	b	405318 <sqrt@plt+0x3c08>
  405308:	add	x2, sp, #0xf0
  40530c:	b	4052e8 <sqrt@plt+0x3bd8>
  405310:	mov	w0, w1
  405314:	add	x2, sp, #0xf0
  405318:	and	w0, w0, #0xf
  40531c:	orr	w3, w0, #0x30
  405320:	orr	w0, w0, #0x20
  405324:	cmp	w1, #0x0
  405328:	csel	w0, w0, w3, lt  // lt = tstop
  40532c:	strb	w0, [x2]
  405330:	strb	wzr, [x2, #1]
  405334:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405338:	ldr	w2, [x0, #568]
  40533c:	cmp	w2, #0x0
  405340:	cneg	w0, w2, lt  // lt = tstop
  405344:	ubfx	x4, x0, #10, #8
  405348:	ubfx	x1, x0, #10, #6
  40534c:	cbz	w1, 4053dc <sqrt@plt+0x3ccc>
  405350:	orr	w1, w1, #0x40
  405354:	strb	w1, [sp, #248]
  405358:	add	x1, sp, #0xf9
  40535c:	ubfx	x3, x0, #4, #8
  405360:	orr	w4, w4, w3
  405364:	tst	x4, #0x3f
  405368:	b.eq	405378 <sqrt@plt+0x3c68>  // b.none
  40536c:	and	w3, w3, #0x3f
  405370:	orr	w3, w3, #0x40
  405374:	strb	w3, [x1], #1
  405378:	and	w0, w0, #0xf
  40537c:	orr	w3, w0, #0x30
  405380:	orr	w0, w0, #0x20
  405384:	cmp	w2, #0x0
  405388:	csel	w0, w0, w3, lt  // lt = tstop
  40538c:	strb	w0, [x1]
  405390:	strb	wzr, [x1, #1]
  405394:	add	x2, sp, #0xf8
  405398:	add	x1, sp, #0xf0
  40539c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4053a0:	add	x0, x0, #0x168
  4053a4:	bl	401a84 <sqrt@plt+0x374>
  4053a8:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4053ac:	add	x0, x0, #0x208
  4053b0:	ldr	w1, [x0, #24]
  4053b4:	sub	w19, w19, w1
  4053b8:	ldr	w0, [x0, #48]
  4053bc:	sub	w20, w20, w0
  4053c0:	orr	w0, w19, w20
  4053c4:	cbnz	w0, 4051ec <sqrt@plt+0x3adc>
  4053c8:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4053cc:	add	x0, x0, #0x208
  4053d0:	str	w21, [x0, #16]
  4053d4:	str	w22, [x0, #20]
  4053d8:	b	405498 <sqrt@plt+0x3d88>
  4053dc:	add	x1, sp, #0xf8
  4053e0:	b	40535c <sqrt@plt+0x3c4c>
  4053e4:	add	x1, sp, #0xf0
  4053e8:	b	40520c <sqrt@plt+0x3afc>
  4053ec:	add	x1, sp, #0xf8
  4053f0:	b	405264 <sqrt@plt+0x3b54>
  4053f4:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4053f8:	ldr	w0, [x0, #568]
  4053fc:	cbz	w0, 405498 <sqrt@plt+0x3d88>
  405400:	mov	w0, w2
  405404:	add	x1, sp, #0xf0
  405408:	and	w0, w0, #0xf
  40540c:	orr	w3, w0, #0x30
  405410:	orr	w0, w0, #0x20
  405414:	cmp	w2, #0x0
  405418:	csel	w0, w0, w3, lt  // lt = tstop
  40541c:	strb	w0, [x1]
  405420:	strb	wzr, [x1, #1]
  405424:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405428:	ldr	w2, [x0, #568]
  40542c:	cmp	w2, #0x0
  405430:	cneg	w0, w2, lt  // lt = tstop
  405434:	ubfx	x4, x0, #10, #8
  405438:	ubfx	x1, x0, #10, #6
  40543c:	cbz	w1, 4054d0 <sqrt@plt+0x3dc0>
  405440:	orr	w1, w1, #0x40
  405444:	strb	w1, [sp, #248]
  405448:	add	x1, sp, #0xf9
  40544c:	ubfx	x3, x0, #4, #8
  405450:	orr	w4, w4, w3
  405454:	tst	x4, #0x3f
  405458:	b.eq	405468 <sqrt@plt+0x3d58>  // b.none
  40545c:	and	w3, w3, #0x3f
  405460:	orr	w3, w3, #0x40
  405464:	strb	w3, [x1], #1
  405468:	and	w0, w0, #0xf
  40546c:	orr	w3, w0, #0x30
  405470:	orr	w0, w0, #0x20
  405474:	cmp	w2, #0x0
  405478:	csel	w0, w0, w3, lt  // lt = tstop
  40547c:	strb	w0, [x1]
  405480:	strb	wzr, [x1, #1]
  405484:	add	x2, sp, #0xf8
  405488:	add	x1, sp, #0xf0
  40548c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  405490:	add	x0, x0, #0x168
  405494:	bl	401a84 <sqrt@plt+0x374>
  405498:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40549c:	add	x0, x0, #0x208
  4054a0:	str	wzr, [x0, #48]
  4054a4:	str	wzr, [x0, #24]
  4054a8:	str	wzr, [x0, #32]
  4054ac:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4054b0:	add	x0, x0, #0x368
  4054b4:	bl	401a84 <sqrt@plt+0x374>
  4054b8:	ldp	x25, x26, [sp, #80]
  4054bc:	ldp	d8, d9, [sp, #96]
  4054c0:	ldp	d10, d11, [sp, #112]
  4054c4:	b	403620 <sqrt@plt+0x1f10>
  4054c8:	add	x1, sp, #0xf0
  4054cc:	b	40516c <sqrt@plt+0x3a5c>
  4054d0:	add	x1, sp, #0xf8
  4054d4:	b	40544c <sqrt@plt+0x3d3c>
  4054d8:	sub	w22, w22, #0x1
  4054dc:	cmp	w22, #0x1
  4054e0:	b.hi	405500 <sqrt@plt+0x3df0>  // b.pmore
  4054e4:	ldr	w0, [x20]
  4054e8:	cmp	w0, #0x3e7
  4054ec:	ccmp	w0, #0x1, #0x4, le
  4054f0:	b.ne	405520 <sqrt@plt+0x3e10>  // b.any
  4054f4:	mov	w0, #0x1                   	// #1
  4054f8:	str	w0, [x21, #52]
  4054fc:	b	403620 <sqrt@plt+0x1f10>
  405500:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405504:	add	x1, x1, #0xee0
  405508:	mov	x3, x1
  40550c:	mov	x2, x1
  405510:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  405514:	add	x0, x0, #0x408
  405518:	bl	409a60 <sqrt@plt+0x8350>
  40551c:	b	403620 <sqrt@plt+0x1f10>
  405520:	cbnz	w0, 40552c <sqrt@plt+0x3e1c>
  405524:	str	wzr, [x21, #52]
  405528:	b	403620 <sqrt@plt+0x1f10>
  40552c:	sub	w1, w0, #0x2
  405530:	cmp	w1, #0x3e5
  405534:	b.hi	403620 <sqrt@plt+0x1f10>  // b.pmore
  405538:	cmp	w0, #0x3dd
  40553c:	b.le	40554c <sqrt@plt+0x3e3c>
  405540:	mov	w0, #0xffffffe9            	// #-23
  405544:	str	w0, [x21, #52]
  405548:	b	403620 <sqrt@plt+0x1f10>
  40554c:	cmp	w0, #0x2bb
  405550:	b.le	405560 <sqrt@plt+0x3e50>
  405554:	mov	w0, #0xffffffe4            	// #-28
  405558:	str	w0, [x21, #52]
  40555c:	b	403620 <sqrt@plt+0x1f10>
  405560:	cmp	w0, #0x1f3
  405564:	b.le	405574 <sqrt@plt+0x3e64>
  405568:	mov	w0, #0xffffffe5            	// #-27
  40556c:	str	w0, [x21, #52]
  405570:	b	403620 <sqrt@plt+0x1f10>
  405574:	cmp	w0, #0x18f
  405578:	b.le	405588 <sqrt@plt+0x3e78>
  40557c:	mov	w0, #0xffffffe6            	// #-26
  405580:	str	w0, [x21, #52]
  405584:	b	403620 <sqrt@plt+0x1f10>
  405588:	cmp	w0, #0x12b
  40558c:	b.le	40559c <sqrt@plt+0x3e8c>
  405590:	mov	w0, #0xffffffe7            	// #-25
  405594:	str	w0, [x21, #52]
  405598:	b	403620 <sqrt@plt+0x1f10>
  40559c:	cmp	w0, #0xc7
  4055a0:	b.le	4055b0 <sqrt@plt+0x3ea0>
  4055a4:	mov	w0, #0xffffffea            	// #-22
  4055a8:	str	w0, [x21, #52]
  4055ac:	b	403620 <sqrt@plt+0x1f10>
  4055b0:	cmp	w0, #0x63
  4055b4:	mov	w0, #0xffffffe8            	// #-24
  4055b8:	mov	w1, #0xffffffeb            	// #-21
  4055bc:	csel	w0, w0, w1, gt
  4055c0:	str	w0, [x21, #52]
  4055c4:	b	403620 <sqrt@plt+0x1f10>
  4055c8:	mov	w1, w19
  4055cc:	add	x0, sp, #0x100
  4055d0:	bl	4095f4 <sqrt@plt+0x7ee4>
  4055d4:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4055d8:	add	x2, x2, #0xee0
  4055dc:	mov	x3, x2
  4055e0:	add	x1, sp, #0x100
  4055e4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4055e8:	add	x0, x0, #0x428
  4055ec:	bl	409a60 <sqrt@plt+0x8350>
  4055f0:	b	403620 <sqrt@plt+0x1f10>
  4055f4:	sub	sp, sp, #0x430
  4055f8:	stp	x29, x30, [sp]
  4055fc:	mov	x29, sp
  405600:	stp	x19, x20, [sp, #16]
  405604:	str	x21, [sp, #32]
  405608:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  40560c:	add	x0, x0, #0x450
  405610:	bl	401a84 <sqrt@plt+0x374>
  405614:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405618:	add	x19, x0, #0x208
  40561c:	ldr	x0, [x0, #520]
  405620:	bl	401570 <fflush@plt>
  405624:	ldr	x0, [x19, #8]
  405628:	bl	401590 <rewind@plt>
  40562c:	adrp	x19, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405630:	add	x19, x19, #0x208
  405634:	mov	x21, #0x400                 	// #1024
  405638:	mov	x20, #0x1                   	// #1
  40563c:	ldr	x3, [x19, #8]
  405640:	mov	x2, x21
  405644:	mov	x1, x20
  405648:	add	x0, sp, #0x30
  40564c:	bl	401410 <fread@plt>
  405650:	ldr	x3, [x19]
  405654:	sxtw	x2, w0
  405658:	mov	x1, x20
  40565c:	add	x0, sp, #0x30
  405660:	bl	401690 <fwrite@plt>
  405664:	cmp	w0, #0x400
  405668:	b.eq	40563c <sqrt@plt+0x3f2c>  // b.none
  40566c:	adrp	x19, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405670:	add	x19, x19, #0x208
  405674:	ldr	x0, [x19, #8]
  405678:	bl	401470 <fclose@plt>
  40567c:	str	xzr, [x19, #8]
  405680:	ldp	x19, x20, [sp, #16]
  405684:	ldr	x21, [sp, #32]
  405688:	ldp	x29, x30, [sp]
  40568c:	add	sp, sp, #0x430
  405690:	ret
  405694:	stp	x29, x30, [sp, #-32]!
  405698:	mov	x29, sp
  40569c:	str	x19, [sp, #16]
  4056a0:	mov	x19, x0
  4056a4:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4056a8:	ldr	x0, [x0, #528]
  4056ac:	cbz	x0, 4056b8 <sqrt@plt+0x3fa8>
  4056b0:	mov	x0, x19
  4056b4:	bl	4055f4 <sqrt@plt+0x3ee4>
  4056b8:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4056bc:	ldr	x1, [x0, #520]
  4056c0:	mov	w0, #0xc                   	// #12
  4056c4:	bl	401530 <fputc@plt>
  4056c8:	mov	w0, #0xffffffff            	// #-1
  4056cc:	str	w0, [x19, #60]
  4056d0:	ldr	x19, [sp, #16]
  4056d4:	ldp	x29, x30, [sp], #32
  4056d8:	ret
  4056dc:	stp	x29, x30, [sp, #-32]!
  4056e0:	mov	x29, sp
  4056e4:	stp	x19, x20, [sp, #16]
  4056e8:	mov	x0, #0x70                  	// #112
  4056ec:	bl	40eeac <_Znwm@@Base>
  4056f0:	mov	x19, x0
  4056f4:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4056f8:	add	x1, x1, #0x208
  4056fc:	ldr	d1, [x1, #320]
  405700:	ldr	d0, [x1, #328]
  405704:	adrp	x1, 427000 <_Znam@GLIBCXX_3.4>
  405708:	ldr	w1, [x1, #1164]
  40570c:	bl	4024d4 <sqrt@plt+0xdc4>
  405710:	b	40572c <sqrt@plt+0x401c>
  405714:	mov	x20, x0
  405718:	mov	x1, #0x70                  	// #112
  40571c:	mov	x0, x19
  405720:	bl	40ef1c <_ZdlPvm@@Base>
  405724:	mov	x0, x20
  405728:	bl	4016a0 <_Unwind_Resume@plt>
  40572c:	mov	x0, x19
  405730:	ldp	x19, x20, [sp, #16]
  405734:	ldp	x29, x30, [sp], #32
  405738:	ret
  40573c:	stp	x29, x30, [sp, #-128]!
  405740:	mov	x29, sp
  405744:	stp	x19, x20, [sp, #16]
  405748:	stp	x21, x22, [sp, #32]
  40574c:	stp	x23, x24, [sp, #48]
  405750:	str	x25, [sp, #64]
  405754:	mov	w20, w0
  405758:	mov	x19, x1
  40575c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  405760:	ldr	x0, [x0, #1032]
  405764:	cbz	x0, 405804 <sqrt@plt+0x40f4>
  405768:	adrp	x0, 401000 <_Znam@plt-0x3e0>
  40576c:	add	x0, x0, #0xc08
  405770:	bl	40cc28 <sqrt@plt+0xb518>
  405774:	str	wzr, [sp, #92]
  405778:	adrp	x21, 427000 <_Znam@GLIBCXX_3.4>
  40577c:	add	x21, x21, #0x1b0
  405780:	add	x22, x21, #0x2e0
  405784:	adrp	x23, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405788:	add	x23, x23, #0x208
  40578c:	add	x24, x23, #0x148
  405790:	add	x4, sp, #0x5c
  405794:	mov	x3, x22
  405798:	adrp	x2, 410000 <_ZdlPvm@@Base+0x10e4>
  40579c:	add	x2, x2, #0x458
  4057a0:	mov	x1, x19
  4057a4:	mov	w0, w20
  4057a8:	bl	40daa4 <sqrt@plt+0xc394>
  4057ac:	cmp	w0, #0x6c
  4057b0:	b.eq	405950 <sqrt@plt+0x4240>  // b.none
  4057b4:	cmp	w0, #0x6c
  4057b8:	b.le	40588c <sqrt@plt+0x417c>
  4057bc:	cmp	w0, #0x76
  4057c0:	b.eq	40595c <sqrt@plt+0x424c>  // b.none
  4057c4:	b.le	4058e4 <sqrt@plt+0x41d4>
  4057c8:	cmp	w0, #0x77
  4057cc:	b.ne	405790 <sqrt@plt+0x4080>  // b.any
  4057d0:	mov	w2, #0xa                   	// #10
  4057d4:	add	x1, sp, #0x50
  4057d8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  4057dc:	ldr	x0, [x0, #1104]
  4057e0:	bl	401480 <strtol@plt>
  4057e4:	cbnz	x0, 405a90 <sqrt@plt+0x4380>
  4057e8:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  4057ec:	ldr	x1, [x1, #1104]
  4057f0:	ldr	x2, [sp, #80]
  4057f4:	cmp	x2, x1
  4057f8:	b.eq	405a70 <sqrt@plt+0x4360>  // b.none
  4057fc:	str	w0, [x21, #728]
  405800:	b	405790 <sqrt@plt+0x4080>
  405804:	ldr	x0, [x1]
  405808:	bl	40f9d0 <_ZdlPvm@@Base+0xab4>
  40580c:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  405810:	str	x0, [x1, #1032]
  405814:	b	405768 <sqrt@plt+0x4058>
  405818:	tbz	w0, #31, 405790 <sqrt@plt+0x4080>
  40581c:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  405820:	ldr	w0, [x0, #1476]
  405824:	cmp	w0, w20
  405828:	b.ge	405ae0 <sqrt@plt+0x43d0>  // b.tcont
  40582c:	adrp	x21, 427000 <_Znam@GLIBCXX_3.4>
  405830:	add	x21, x21, #0x5c4
  405834:	add	w1, w0, #0x1
  405838:	str	w1, [x21]
  40583c:	ldr	x0, [x19, w0, sxtw #3]
  405840:	bl	407574 <sqrt@plt+0x5e64>
  405844:	ldr	w0, [x21]
  405848:	cmp	w0, w20
  40584c:	b.lt	405834 <sqrt@plt+0x4124>  // b.tstop
  405850:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405854:	ldr	x3, [x0, #520]
  405858:	cbz	x3, 405870 <sqrt@plt+0x4160>
  40585c:	mov	x2, #0x4                   	// #4
  405860:	mov	x1, #0x1                   	// #1
  405864:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  405868:	add	x0, x0, #0xd0
  40586c:	bl	401690 <fwrite@plt>
  405870:	mov	w0, #0x0                   	// #0
  405874:	ldp	x19, x20, [sp, #16]
  405878:	ldp	x21, x22, [sp, #32]
  40587c:	ldp	x23, x24, [sp, #48]
  405880:	ldr	x25, [sp, #64]
  405884:	ldp	x29, x30, [sp], #128
  405888:	ret
  40588c:	cmp	w0, #0x63
  405890:	b.eq	4059e8 <sqrt@plt+0x42d8>  // b.none
  405894:	b.le	4058c4 <sqrt@plt+0x41b4>
  405898:	cmp	w0, #0x68
  40589c:	b.ne	405790 <sqrt@plt+0x4080>  // b.any
  4058a0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  4058a4:	ldr	x2, [x0, #1032]
  4058a8:	adrp	x1, 410000 <_ZdlPvm@@Base+0x10e4>
  4058ac:	add	x1, x1, #0x568
  4058b0:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4058b4:	ldr	x0, [x0, #496]
  4058b8:	bl	401440 <fprintf@plt>
  4058bc:	mov	w0, #0x0                   	// #0
  4058c0:	bl	401680 <exit@plt>
  4058c4:	cmp	w0, #0x3f
  4058c8:	b.eq	405abc <sqrt@plt+0x43ac>  // b.none
  4058cc:	cmp	w0, #0x46
  4058d0:	b.ne	405818 <sqrt@plt+0x4108>  // b.any
  4058d4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  4058d8:	ldr	x0, [x0, #1104]
  4058dc:	bl	40cc6c <sqrt@plt+0xb55c>
  4058e0:	b	405790 <sqrt@plt+0x4080>
  4058e4:	cmp	w0, #0x6f
  4058e8:	b.eq	405978 <sqrt@plt+0x4268>  // b.none
  4058ec:	cmp	w0, #0x70
  4058f0:	b.ne	405790 <sqrt@plt+0x4080>  // b.any
  4058f4:	mov	x3, x24
  4058f8:	add	x2, x23, #0x140
  4058fc:	add	x1, sp, #0x50
  405900:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  405904:	ldr	x0, [x0, #1104]
  405908:	bl	40b3b4 <sqrt@plt+0x9ca4>
  40590c:	cbz	w0, 405920 <sqrt@plt+0x4210>
  405910:	ldr	x0, [sp, #80]
  405914:	bl	401984 <sqrt@plt+0x274>
  405918:	str	w0, [x21, #732]
  40591c:	b	405790 <sqrt@plt+0x4080>
  405920:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  405924:	ldr	x1, [x0, #1104]
  405928:	add	x0, sp, #0x60
  40592c:	bl	4095ac <sqrt@plt+0x7e9c>
  405930:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405934:	add	x2, x2, #0xee0
  405938:	mov	x3, x2
  40593c:	add	x1, sp, #0x60
  405940:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  405944:	add	x0, x0, #0x468
  405948:	bl	409a60 <sqrt@plt+0x8350>
  40594c:	b	405790 <sqrt@plt+0x4080>
  405950:	mov	w0, #0x1                   	// #1
  405954:	str	w0, [x21]
  405958:	b	405790 <sqrt@plt+0x4080>
  40595c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405960:	ldr	x1, [x0, #464]
  405964:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  405968:	add	x0, x0, #0x488
  40596c:	bl	4016f0 <printf@plt>
  405970:	mov	w0, #0x0                   	// #0
  405974:	bl	401680 <exit@plt>
  405978:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  40597c:	ldr	x25, [x0, #1104]
  405980:	adrp	x1, 410000 <_ZdlPvm@@Base+0x10e4>
  405984:	add	x1, x1, #0x118
  405988:	mov	x0, x25
  40598c:	bl	401650 <strcasecmp@plt>
  405990:	cbnz	w0, 40599c <sqrt@plt+0x428c>
  405994:	str	wzr, [x21]
  405998:	b	405790 <sqrt@plt+0x4080>
  40599c:	adrp	x1, 410000 <_ZdlPvm@@Base+0x10e4>
  4059a0:	add	x1, x1, #0x128
  4059a4:	mov	x0, x25
  4059a8:	bl	401650 <strcasecmp@plt>
  4059ac:	cbnz	w0, 4059bc <sqrt@plt+0x42ac>
  4059b0:	mov	w0, #0x1                   	// #1
  4059b4:	str	w0, [x21]
  4059b8:	b	405790 <sqrt@plt+0x4080>
  4059bc:	mov	x1, x25
  4059c0:	add	x0, sp, #0x70
  4059c4:	bl	4095ac <sqrt@plt+0x7e9c>
  4059c8:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4059cc:	add	x2, x2, #0xee0
  4059d0:	mov	x3, x2
  4059d4:	add	x1, sp, #0x70
  4059d8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4059dc:	add	x0, x0, #0x4a8
  4059e0:	bl	409a60 <sqrt@plt+0x8350>
  4059e4:	b	405790 <sqrt@plt+0x4080>
  4059e8:	mov	w2, #0xa                   	// #10
  4059ec:	add	x1, sp, #0x50
  4059f0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  4059f4:	ldr	x0, [x0, #1104]
  4059f8:	bl	401480 <strtol@plt>
  4059fc:	cmp	x0, #0x0
  405a00:	b.le	405a1c <sqrt@plt+0x430c>
  405a04:	sub	x2, x0, #0x1
  405a08:	mov	x1, #0x7ffe                	// #32766
  405a0c:	cmp	x2, x1
  405a10:	b.hi	405a30 <sqrt@plt+0x4320>  // b.pmore
  405a14:	str	w0, [x21, #724]
  405a18:	b	405790 <sqrt@plt+0x4080>
  405a1c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  405a20:	ldr	x0, [x0, #1104]
  405a24:	ldr	x1, [sp, #80]
  405a28:	cmp	x1, x0
  405a2c:	b.eq	405a50 <sqrt@plt+0x4340>  // b.none
  405a30:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405a34:	add	x1, x1, #0xee0
  405a38:	mov	x3, x1
  405a3c:	mov	x2, x1
  405a40:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  405a44:	add	x0, x0, #0x4f8
  405a48:	bl	409a60 <sqrt@plt+0x8350>
  405a4c:	b	405790 <sqrt@plt+0x4080>
  405a50:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405a54:	add	x1, x1, #0xee0
  405a58:	mov	x3, x1
  405a5c:	mov	x2, x1
  405a60:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  405a64:	add	x0, x0, #0x4c8
  405a68:	bl	409a60 <sqrt@plt+0x8350>
  405a6c:	b	405790 <sqrt@plt+0x4080>
  405a70:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405a74:	add	x1, x1, #0xee0
  405a78:	mov	x3, x1
  405a7c:	mov	x2, x1
  405a80:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  405a84:	add	x0, x0, #0x518
  405a88:	bl	409a60 <sqrt@plt+0x8350>
  405a8c:	b	405790 <sqrt@plt+0x4080>
  405a90:	mov	x1, #0x7fffffff            	// #2147483647
  405a94:	cmp	x0, x1
  405a98:	b.ls	4057fc <sqrt@plt+0x40ec>  // b.plast
  405a9c:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405aa0:	add	x1, x1, #0xee0
  405aa4:	mov	x3, x1
  405aa8:	mov	x2, x1
  405aac:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  405ab0:	add	x0, x0, #0x548
  405ab4:	bl	409a60 <sqrt@plt+0x8350>
  405ab8:	b	405790 <sqrt@plt+0x4080>
  405abc:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  405ac0:	ldr	x2, [x0, #1032]
  405ac4:	adrp	x1, 410000 <_ZdlPvm@@Base+0x10e4>
  405ac8:	add	x1, x1, #0x568
  405acc:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405ad0:	ldr	x0, [x0, #504]
  405ad4:	bl	401440 <fprintf@plt>
  405ad8:	mov	w0, #0x1                   	// #1
  405adc:	bl	401680 <exit@plt>
  405ae0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  405ae4:	add	x0, x0, #0x678
  405ae8:	bl	407574 <sqrt@plt+0x5e64>
  405aec:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  405af0:	ldr	w0, [x0, #1476]
  405af4:	cmp	w20, w0
  405af8:	b.gt	40582c <sqrt@plt+0x411c>
  405afc:	b	405850 <sqrt@plt+0x4140>
  405b00:	stp	x29, x30, [sp, #-16]!
  405b04:	mov	x29, sp
  405b08:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405b0c:	add	x0, x0, #0x208
  405b10:	add	x0, x0, #0x150
  405b14:	bl	40f060 <_ZdlPvm@@Base+0x144>
  405b18:	ldp	x29, x30, [sp], #16
  405b1c:	ret
  405b20:	stp	x29, x30, [sp, #-32]!
  405b24:	mov	x29, sp
  405b28:	str	x19, [sp, #16]
  405b2c:	mov	x19, x0
  405b30:	mov	x0, #0x4                   	// #4
  405b34:	str	x0, [x19]
  405b38:	mov	x0, #0x10                  	// #16
  405b3c:	bl	4013e0 <_Znam@plt>
  405b40:	str	x0, [x19, #16]
  405b44:	str	xzr, [x19, #8]
  405b48:	ldr	x19, [sp, #16]
  405b4c:	ldp	x29, x30, [sp], #32
  405b50:	ret
  405b54:	stp	x29, x30, [sp, #-32]!
  405b58:	mov	x29, sp
  405b5c:	stp	x19, x20, [sp, #16]
  405b60:	mov	x20, x0
  405b64:	mov	x19, x1
  405b68:	cbz	x1, 405b98 <sqrt@plt+0x4488>
  405b6c:	str	x1, [x20]
  405b70:	mov	x0, #0x1ffffffffffffffe    	// #2305843009213693950
  405b74:	cmp	x1, x0
  405b78:	b.hi	405bbc <sqrt@plt+0x44ac>  // b.pmore
  405b7c:	lsl	x0, x19, #2
  405b80:	bl	4013e0 <_Znam@plt>
  405b84:	str	x0, [x20, #16]
  405b88:	str	xzr, [x20, #8]
  405b8c:	ldp	x19, x20, [sp, #16]
  405b90:	ldp	x29, x30, [sp], #32
  405b94:	ret
  405b98:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405b9c:	add	x1, x1, #0xee0
  405ba0:	mov	x3, x1
  405ba4:	mov	x2, x1
  405ba8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  405bac:	add	x0, x0, #0x818
  405bb0:	bl	409ab0 <sqrt@plt+0x83a0>
  405bb4:	str	xzr, [x20]
  405bb8:	b	405b7c <sqrt@plt+0x446c>
  405bbc:	bl	4015e0 <__cxa_throw_bad_array_new_length@plt>
  405bc0:	ldr	x0, [x0, #16]
  405bc4:	cbz	x0, 405bdc <sqrt@plt+0x44cc>
  405bc8:	stp	x29, x30, [sp, #-16]!
  405bcc:	mov	x29, sp
  405bd0:	bl	4015a0 <_ZdaPv@plt>
  405bd4:	ldp	x29, x30, [sp], #16
  405bd8:	ret
  405bdc:	ret
  405be0:	stp	x29, x30, [sp, #-48]!
  405be4:	mov	x29, sp
  405be8:	stp	x19, x20, [sp, #16]
  405bec:	str	x21, [sp, #32]
  405bf0:	mov	x19, x0
  405bf4:	mov	w21, w1
  405bf8:	ldr	x0, [x0]
  405bfc:	ldr	x1, [x19, #8]
  405c00:	cmp	x1, x0
  405c04:	b.cc	405c5c <sqrt@plt+0x454c>  // b.lo, b.ul, b.last
  405c08:	ldr	x20, [x19, #16]
  405c0c:	lsl	x1, x0, #1
  405c10:	str	x1, [x19]
  405c14:	mov	x2, #0x1ffffffffffffffe    	// #2305843009213693950
  405c18:	cmp	x1, x2
  405c1c:	b.hi	405c84 <sqrt@plt+0x4574>  // b.pmore
  405c20:	lsl	x0, x0, #3
  405c24:	bl	4013e0 <_Znam@plt>
  405c28:	str	x0, [x19, #16]
  405c2c:	ldr	x0, [x19, #8]
  405c30:	cbz	x0, 405c88 <sqrt@plt+0x4578>
  405c34:	mov	x2, #0x0                   	// #0
  405c38:	ldr	w3, [x20, x2, lsl #2]
  405c3c:	ldr	x0, [x19, #16]
  405c40:	str	w3, [x0, x2, lsl #2]
  405c44:	add	x2, x2, #0x1
  405c48:	ldr	x0, [x19, #8]
  405c4c:	cmp	x0, x2
  405c50:	b.hi	405c38 <sqrt@plt+0x4528>  // b.pmore
  405c54:	mov	x0, x20
  405c58:	bl	4015a0 <_ZdaPv@plt>
  405c5c:	ldr	x1, [x19, #8]
  405c60:	ldr	x0, [x19, #16]
  405c64:	str	w21, [x0, x1, lsl #2]
  405c68:	ldr	x0, [x19, #8]
  405c6c:	add	x0, x0, #0x1
  405c70:	str	x0, [x19, #8]
  405c74:	ldp	x19, x20, [sp, #16]
  405c78:	ldr	x21, [sp, #32]
  405c7c:	ldp	x29, x30, [sp], #48
  405c80:	ret
  405c84:	bl	4015e0 <__cxa_throw_bad_array_new_length@plt>
  405c88:	cbz	x20, 405c5c <sqrt@plt+0x454c>
  405c8c:	b	405c54 <sqrt@plt+0x4544>
  405c90:	stp	x29, x30, [sp, #-32]!
  405c94:	mov	x29, sp
  405c98:	str	x19, [sp, #16]
  405c9c:	mov	x19, x0
  405ca0:	str	xzr, [x0, #8]
  405ca4:	mov	x0, #0x80                  	// #128
  405ca8:	str	x0, [x19]
  405cac:	mov	x0, #0x200                 	// #512
  405cb0:	bl	4013e0 <_Znam@plt>
  405cb4:	mov	x1, x0
  405cb8:	add	x2, x0, #0x200
  405cbc:	str	wzr, [x1], #4
  405cc0:	cmp	x1, x2
  405cc4:	b.ne	405cbc <sqrt@plt+0x45ac>  // b.any
  405cc8:	str	x0, [x19, #16]
  405ccc:	ldr	x19, [sp, #16]
  405cd0:	ldp	x29, x30, [sp], #32
  405cd4:	ret
  405cd8:	ldr	x0, [x0, #16]
  405cdc:	cbz	x0, 405cf4 <sqrt@plt+0x45e4>
  405ce0:	stp	x29, x30, [sp, #-16]!
  405ce4:	mov	x29, sp
  405ce8:	bl	4015a0 <_ZdaPv@plt>
  405cec:	ldp	x29, x30, [sp], #16
  405cf0:	ret
  405cf4:	ret
  405cf8:	stp	x29, x30, [sp, #-48]!
  405cfc:	mov	x29, sp
  405d00:	stp	x19, x20, [sp, #16]
  405d04:	stp	x21, x22, [sp, #32]
  405d08:	mov	x19, x0
  405d0c:	mov	w22, w1
  405d10:	ldr	x0, [x0]
  405d14:	ldr	x1, [x19, #8]
  405d18:	cmp	x1, x0
  405d1c:	b.cc	405d8c <sqrt@plt+0x467c>  // b.lo, b.ul, b.last
  405d20:	ldr	x21, [x19, #16]
  405d24:	lsl	x20, x0, #1
  405d28:	str	x20, [x19]
  405d2c:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  405d30:	cmp	x20, x1
  405d34:	b.hi	405db4 <sqrt@plt+0x46a4>  // b.pmore
  405d38:	lsl	x0, x0, #3
  405d3c:	bl	4013e0 <_Znam@plt>
  405d40:	mov	x3, x0
  405d44:	subs	x2, x20, #0x1
  405d48:	b.mi	405d58 <sqrt@plt+0x4648>  // b.first
  405d4c:	str	wzr, [x3], #4
  405d50:	subs	x2, x2, #0x1
  405d54:	b.pl	405d4c <sqrt@plt+0x463c>  // b.nfrst
  405d58:	str	x0, [x19, #16]
  405d5c:	ldr	x0, [x19, #8]
  405d60:	cbz	x0, 405db8 <sqrt@plt+0x46a8>
  405d64:	mov	x2, #0x0                   	// #0
  405d68:	ldr	x0, [x19, #16]
  405d6c:	ldr	w3, [x21, x2, lsl #2]
  405d70:	str	w3, [x0, x2, lsl #2]
  405d74:	add	x2, x2, #0x1
  405d78:	ldr	x0, [x19, #8]
  405d7c:	cmp	x0, x2
  405d80:	b.hi	405d68 <sqrt@plt+0x4658>  // b.pmore
  405d84:	mov	x0, x21
  405d88:	bl	4015a0 <_ZdaPv@plt>
  405d8c:	ldr	x1, [x19, #8]
  405d90:	ldr	x0, [x19, #16]
  405d94:	str	w22, [x0, x1, lsl #2]
  405d98:	ldr	x0, [x19, #8]
  405d9c:	add	x0, x0, #0x1
  405da0:	str	x0, [x19, #8]
  405da4:	ldp	x19, x20, [sp, #16]
  405da8:	ldp	x21, x22, [sp, #32]
  405dac:	ldp	x29, x30, [sp], #48
  405db0:	ret
  405db4:	bl	4015e0 <__cxa_throw_bad_array_new_length@plt>
  405db8:	cbz	x21, 405d8c <sqrt@plt+0x467c>
  405dbc:	b	405d84 <sqrt@plt+0x4674>
  405dc0:	stp	x29, x30, [sp, #-32]!
  405dc4:	mov	x29, sp
  405dc8:	str	x19, [sp, #16]
  405dcc:	mov	x19, x0
  405dd0:	ldr	x0, [x0, #8]
  405dd4:	add	x0, x0, #0x1
  405dd8:	bl	4013e0 <_Znam@plt>
  405ddc:	ldr	x3, [x19, #8]
  405de0:	cbz	x3, 405e00 <sqrt@plt+0x46f0>
  405de4:	ldr	x4, [x19, #16]
  405de8:	mov	x1, #0x0                   	// #0
  405dec:	ldr	w2, [x4, x1, lsl #2]
  405df0:	strb	w2, [x0, x1]
  405df4:	add	x1, x1, #0x1
  405df8:	cmp	x1, x3
  405dfc:	b.ne	405dec <sqrt@plt+0x46dc>  // b.any
  405e00:	strb	wzr, [x0, x3]
  405e04:	ldr	x19, [sp, #16]
  405e08:	ldp	x29, x30, [sp], #32
  405e0c:	ret
  405e10:	str	xzr, [x0, #8]
  405e14:	ret
  405e18:	mov	w1, #0x3e8                 	// #1000
  405e1c:	sub	w0, w1, w0
  405e20:	lsl	w0, w0, #16
  405e24:	mov	w1, #0x4dd3                	// #19923
  405e28:	movk	w1, #0x1062, lsl #16
  405e2c:	umull	x0, w0, w1
  405e30:	lsr	x0, x0, #38
  405e34:	ret
  405e38:	stp	x29, x30, [sp, #-32]!
  405e3c:	mov	x29, sp
  405e40:	str	x19, [sp, #16]
  405e44:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405e48:	ldr	x0, [x0, #864]
  405e4c:	ldr	x19, [x0, #24]
  405e50:	cbz	x19, 405e68 <sqrt@plt+0x4758>
  405e54:	mov	x0, x19
  405e58:	bl	408728 <sqrt@plt+0x7018>
  405e5c:	mov	x1, #0x28                  	// #40
  405e60:	mov	x0, x19
  405e64:	bl	40ef1c <_ZdlPvm@@Base>
  405e68:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405e6c:	ldr	x0, [x0, #864]
  405e70:	ldr	x19, [x0, #32]
  405e74:	cbz	x19, 405e98 <sqrt@plt+0x4788>
  405e78:	mov	x0, x19
  405e7c:	bl	408728 <sqrt@plt+0x7018>
  405e80:	mov	x1, #0x28                  	// #40
  405e84:	mov	x0, x19
  405e88:	bl	40ef1c <_ZdlPvm@@Base>
  405e8c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405e90:	ldr	x0, [x0, #864]
  405e94:	cbz	x0, 405ea0 <sqrt@plt+0x4790>
  405e98:	mov	x1, #0x28                  	// #40
  405e9c:	bl	40ef1c <_ZdlPvm@@Base>
  405ea0:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405ea4:	str	xzr, [x0, #864]
  405ea8:	ldr	x19, [sp, #16]
  405eac:	ldp	x29, x30, [sp], #32
  405eb0:	ret
  405eb4:	stp	x29, x30, [sp, #-32]!
  405eb8:	mov	x29, sp
  405ebc:	mov	w1, w0
  405ec0:	add	x0, sp, #0x10
  405ec4:	bl	4095f4 <sqrt@plt+0x7ee4>
  405ec8:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405ecc:	add	x2, x2, #0xee0
  405ed0:	mov	x3, x2
  405ed4:	add	x1, sp, #0x10
  405ed8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  405edc:	add	x0, x0, #0x848
  405ee0:	bl	409ab0 <sqrt@plt+0x83a0>
  405ee4:	ldp	x29, x30, [sp], #32
  405ee8:	ret
  405eec:	stp	x29, x30, [sp, #-32]!
  405ef0:	mov	x29, sp
  405ef4:	stp	x19, x20, [sp, #16]
  405ef8:	adrp	x20, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405efc:	add	x20, x20, #0x360
  405f00:	b	405f14 <sqrt@plt+0x4804>
  405f04:	cmn	w0, #0x1
  405f08:	b.eq	405f3c <sqrt@plt+0x482c>  // b.none
  405f0c:	cmp	w0, #0x9
  405f10:	b.ne	405f34 <sqrt@plt+0x4824>  // b.any
  405f14:	ldr	x0, [x20, #8]
  405f18:	bl	401500 <getc@plt>
  405f1c:	mov	w19, w0
  405f20:	cmp	w0, #0xa
  405f24:	b.eq	405f3c <sqrt@plt+0x482c>  // b.none
  405f28:	b.le	405f04 <sqrt@plt+0x47f4>
  405f2c:	cmp	w0, #0x20
  405f30:	b.eq	405f14 <sqrt@plt+0x4804>  // b.none
  405f34:	mov	w0, w19
  405f38:	b	405f5c <sqrt@plt+0x484c>
  405f3c:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405f40:	add	x1, x1, #0xee0
  405f44:	mov	x3, x1
  405f48:	mov	x2, x1
  405f4c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  405f50:	add	x0, x0, #0x878
  405f54:	bl	409a60 <sqrt@plt+0x8350>
  405f58:	mov	w0, w19
  405f5c:	ldp	x19, x20, [sp, #16]
  405f60:	ldp	x29, x30, [sp], #32
  405f64:	ret
  405f68:	stp	x29, x30, [sp, #-64]!
  405f6c:	mov	x29, sp
  405f70:	stp	x19, x20, [sp, #16]
  405f74:	add	x0, sp, #0x28
  405f78:	bl	405c90 <sqrt@plt+0x4580>
  405f7c:	bl	405eec <sqrt@plt+0x47dc>
  405f80:	mov	w1, w0
  405f84:	adrp	x19, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405f88:	add	x19, x19, #0x360
  405f8c:	mov	w20, #0xa                   	// #10
  405f90:	b	406014 <sqrt@plt+0x4904>
  405f94:	ldr	w0, [x19, #16]
  405f98:	add	w0, w0, #0x1
  405f9c:	str	w0, [x19, #16]
  405fa0:	ldr	x0, [x19, #8]
  405fa4:	bl	401500 <getc@plt>
  405fa8:	cmp	w0, #0x2b
  405fac:	b.ne	405fc0 <sqrt@plt+0x48b0>  // b.any
  405fb0:	mov	w1, w20
  405fb4:	add	x0, sp, #0x28
  405fb8:	bl	405cf8 <sqrt@plt+0x45e8>
  405fbc:	b	406008 <sqrt@plt+0x48f8>
  405fc0:	cmn	w0, #0x1
  405fc4:	b.ne	405fd4 <sqrt@plt+0x48c4>  // b.any
  405fc8:	add	x0, sp, #0x28
  405fcc:	bl	405dc0 <sqrt@plt+0x46b0>
  405fd0:	b	406044 <sqrt@plt+0x4934>
  405fd4:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405fd8:	ldr	x1, [x1, #872]
  405fdc:	bl	401420 <ungetc@plt>
  405fe0:	cmn	w0, #0x1
  405fe4:	b.ne	405fc8 <sqrt@plt+0x48b8>  // b.any
  405fe8:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405fec:	add	x1, x1, #0xee0
  405ff0:	mov	x3, x1
  405ff4:	mov	x2, x1
  405ff8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  405ffc:	add	x0, x0, #0x890
  406000:	bl	409ab0 <sqrt@plt+0x83a0>
  406004:	b	405fc8 <sqrt@plt+0x48b8>
  406008:	ldr	x0, [x19, #8]
  40600c:	bl	401500 <getc@plt>
  406010:	mov	w1, w0
  406014:	cmn	w1, #0x1
  406018:	b.eq	405fc8 <sqrt@plt+0x48b8>  // b.none
  40601c:	cmp	w1, #0xa
  406020:	b.eq	405f94 <sqrt@plt+0x4884>  // b.none
  406024:	add	x0, sp, #0x28
  406028:	bl	405cf8 <sqrt@plt+0x45e8>
  40602c:	b	406008 <sqrt@plt+0x48f8>
  406030:	mov	x19, x0
  406034:	add	x0, sp, #0x28
  406038:	bl	405cd8 <sqrt@plt+0x45c8>
  40603c:	mov	x0, x19
  406040:	bl	4016a0 <_Unwind_Resume@plt>
  406044:	mov	x19, x0
  406048:	add	x0, sp, #0x28
  40604c:	bl	405cd8 <sqrt@plt+0x45c8>
  406050:	mov	x0, x19
  406054:	ldp	x19, x20, [sp, #16]
  406058:	ldp	x29, x30, [sp], #64
  40605c:	ret
  406060:	stp	x29, x30, [sp, #-80]!
  406064:	mov	x29, sp
  406068:	stp	x19, x20, [sp, #16]
  40606c:	str	x21, [sp, #32]
  406070:	add	x0, sp, #0x38
  406074:	bl	405c90 <sqrt@plt+0x4580>
  406078:	bl	405eec <sqrt@plt+0x47dc>
  40607c:	mov	w19, w0
  406080:	cmp	w0, #0x2d
  406084:	b.eq	4060a0 <sqrt@plt+0x4990>  // b.none
  406088:	sub	w0, w19, #0x30
  40608c:	cmp	w0, #0x9
  406090:	b.hi	4060c0 <sqrt@plt+0x49b0>  // b.pmore
  406094:	adrp	x20, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406098:	add	x20, x20, #0x360
  40609c:	b	4060ec <sqrt@plt+0x49dc>
  4060a0:	mov	w1, w0
  4060a4:	add	x0, sp, #0x38
  4060a8:	bl	405cf8 <sqrt@plt+0x45e8>
  4060ac:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4060b0:	ldr	x0, [x0, #872]
  4060b4:	bl	401500 <getc@plt>
  4060b8:	mov	w19, w0
  4060bc:	b	406088 <sqrt@plt+0x4978>
  4060c0:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4060c4:	add	x1, x1, #0xee0
  4060c8:	mov	x3, x1
  4060cc:	mov	x2, x1
  4060d0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4060d4:	add	x0, x0, #0x8b0
  4060d8:	bl	409ab0 <sqrt@plt+0x83a0>
  4060dc:	b	406094 <sqrt@plt+0x4984>
  4060e0:	ldr	x0, [x20, #8]
  4060e4:	bl	401500 <getc@plt>
  4060e8:	mov	w19, w0
  4060ec:	sub	w0, w19, #0x30
  4060f0:	cmp	w0, #0x9
  4060f4:	b.hi	406108 <sqrt@plt+0x49f8>  // b.pmore
  4060f8:	mov	w1, w19
  4060fc:	add	x0, sp, #0x38
  406100:	bl	405cf8 <sqrt@plt+0x45e8>
  406104:	b	4060e0 <sqrt@plt+0x49d0>
  406108:	cmn	w19, #0x1
  40610c:	b.ne	40611c <sqrt@plt+0x4a0c>  // b.any
  406110:	add	x0, sp, #0x38
  406114:	bl	405dc0 <sqrt@plt+0x46b0>
  406118:	b	406154 <sqrt@plt+0x4a44>
  40611c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406120:	ldr	x1, [x0, #872]
  406124:	mov	w0, w19
  406128:	bl	401420 <ungetc@plt>
  40612c:	cmn	w0, #0x1
  406130:	b.ne	406110 <sqrt@plt+0x4a00>  // b.any
  406134:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406138:	add	x1, x1, #0xee0
  40613c:	mov	x3, x1
  406140:	mov	x2, x1
  406144:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  406148:	add	x0, x0, #0x890
  40614c:	bl	409ab0 <sqrt@plt+0x83a0>
  406150:	b	406110 <sqrt@plt+0x4a00>
  406154:	mov	x20, x0
  406158:	bl	4015b0 <__errno_location@plt>
  40615c:	mov	x21, x0
  406160:	str	wzr, [x0]
  406164:	mov	w2, #0xa                   	// #10
  406168:	mov	x1, #0x0                   	// #0
  40616c:	mov	x0, x20
  406170:	bl	401480 <strtol@plt>
  406174:	mov	x19, x0
  406178:	ldr	w0, [x21]
  40617c:	cbnz	w0, 406194 <sqrt@plt+0x4a84>
  406180:	mov	x0, #0x7fffffff            	// #2147483647
  406184:	add	x0, x19, x0
  406188:	mov	x1, #0xfffffffe            	// #4294967294
  40618c:	cmp	x0, x1
  406190:	b.ls	4061b4 <sqrt@plt+0x4aa4>  // b.plast
  406194:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406198:	add	x1, x1, #0xee0
  40619c:	mov	x3, x1
  4061a0:	mov	x2, x1
  4061a4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4061a8:	add	x0, x0, #0x8d0
  4061ac:	bl	409a60 <sqrt@plt+0x8350>
  4061b0:	mov	x19, #0x0                   	// #0
  4061b4:	mov	x0, x20
  4061b8:	bl	4015a0 <_ZdaPv@plt>
  4061bc:	add	x0, sp, #0x38
  4061c0:	bl	405cd8 <sqrt@plt+0x45c8>
  4061c4:	mov	w0, w19
  4061c8:	ldp	x19, x20, [sp, #16]
  4061cc:	ldr	x21, [sp, #32]
  4061d0:	ldp	x29, x30, [sp], #80
  4061d4:	ret
  4061d8:	mov	x19, x0
  4061dc:	add	x0, sp, #0x38
  4061e0:	bl	405cd8 <sqrt@plt+0x45c8>
  4061e4:	mov	x0, x19
  4061e8:	bl	4016a0 <_Unwind_Resume@plt>
  4061ec:	stp	x29, x30, [sp, #-16]!
  4061f0:	mov	x29, sp
  4061f4:	bl	406060 <sqrt@plt+0x4950>
  4061f8:	cmp	w0, #0x10, lsl #12
  4061fc:	b.hi	406208 <sqrt@plt+0x4af8>  // b.pmore
  406200:	ldp	x29, x30, [sp], #16
  406204:	ret
  406208:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40620c:	add	x1, x1, #0xee0
  406210:	mov	x3, x1
  406214:	mov	x2, x1
  406218:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  40621c:	add	x0, x0, #0x8f0
  406220:	bl	409a60 <sqrt@plt+0x8350>
  406224:	mov	w0, #0x0                   	// #0
  406228:	b	406200 <sqrt@plt+0x4af0>
  40622c:	stp	x29, x30, [sp, #-64]!
  406230:	mov	x29, sp
  406234:	str	x19, [sp, #16]
  406238:	add	x0, sp, #0x28
  40623c:	bl	405c90 <sqrt@plt+0x4580>
  406240:	bl	405eec <sqrt@plt+0x47dc>
  406244:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406248:	add	x19, x1, #0x360
  40624c:	cmp	w0, #0x20
  406250:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  406254:	cset	w1, ne  // ne = any
  406258:	cmp	w0, #0xa
  40625c:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  406260:	csel	w1, w1, wzr, ne  // ne = any
  406264:	cbnz	w1, 4062b0 <sqrt@plt+0x4ba0>
  406268:	cmn	w0, #0x1
  40626c:	b.ne	40627c <sqrt@plt+0x4b6c>  // b.any
  406270:	add	x0, sp, #0x28
  406274:	bl	405dc0 <sqrt@plt+0x46b0>
  406278:	b	4062dc <sqrt@plt+0x4bcc>
  40627c:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406280:	ldr	x1, [x1, #872]
  406284:	bl	401420 <ungetc@plt>
  406288:	cmn	w0, #0x1
  40628c:	b.ne	406270 <sqrt@plt+0x4b60>  // b.any
  406290:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406294:	add	x1, x1, #0xee0
  406298:	mov	x3, x1
  40629c:	mov	x2, x1
  4062a0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4062a4:	add	x0, x0, #0x890
  4062a8:	bl	409ab0 <sqrt@plt+0x83a0>
  4062ac:	b	406270 <sqrt@plt+0x4b60>
  4062b0:	mov	w1, w0
  4062b4:	add	x0, sp, #0x28
  4062b8:	bl	405cf8 <sqrt@plt+0x45e8>
  4062bc:	ldr	x0, [x19, #8]
  4062c0:	bl	401500 <getc@plt>
  4062c4:	b	40624c <sqrt@plt+0x4b3c>
  4062c8:	mov	x19, x0
  4062cc:	add	x0, sp, #0x28
  4062d0:	bl	405cd8 <sqrt@plt+0x45c8>
  4062d4:	mov	x0, x19
  4062d8:	bl	4016a0 <_Unwind_Resume@plt>
  4062dc:	mov	x19, x0
  4062e0:	add	x0, sp, #0x28
  4062e4:	bl	405cd8 <sqrt@plt+0x45c8>
  4062e8:	mov	x0, x19
  4062ec:	ldr	x19, [sp, #16]
  4062f0:	ldp	x29, x30, [sp], #64
  4062f4:	ret
  4062f8:	stp	x29, x30, [sp, #-64]!
  4062fc:	mov	x29, sp
  406300:	stp	x21, x22, [sp, #32]
  406304:	ldr	x21, [x0, #8]
  406308:	cbz	x21, 4063f0 <sqrt@plt+0x4ce0>
  40630c:	stp	x19, x20, [sp, #16]
  406310:	stp	x23, x24, [sp, #48]
  406314:	mov	x20, x0
  406318:	mov	x19, #0x0                   	// #0
  40631c:	adrp	x22, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406320:	add	x22, x22, #0xee0
  406324:	adrp	x24, 410000 <_ZdlPvm@@Base+0x10e4>
  406328:	add	x24, x24, #0x918
  40632c:	adrp	x23, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406330:	b	406390 <sqrt@plt+0x4c80>
  406334:	cmp	x21, #0x1
  406338:	b.ls	4063fc <sqrt@plt+0x4cec>  // b.plast
  40633c:	mov	x19, #0x1                   	// #1
  406340:	adrp	x22, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406344:	add	x22, x22, #0xee0
  406348:	adrp	x24, 410000 <_ZdlPvm@@Base+0x10e4>
  40634c:	add	x24, x24, #0x918
  406350:	adrp	x23, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406354:	b	4063d8 <sqrt@plt+0x4cc8>
  406358:	mov	x3, x22
  40635c:	mov	x2, x22
  406360:	mov	x1, x22
  406364:	mov	x0, x24
  406368:	bl	409ab0 <sqrt@plt+0x83a0>
  40636c:	ldr	x1, [x23, #864]
  406370:	ldr	x2, [x20, #16]
  406374:	ldr	w0, [x1, #8]
  406378:	ldr	w2, [x2, x19, lsl #2]
  40637c:	add	w0, w0, w2
  406380:	str	w0, [x1, #8]
  406384:	add	x19, x19, #0x2
  406388:	cmp	x21, x19
  40638c:	b.ls	406334 <sqrt@plt+0x4c24>  // b.plast
  406390:	ldr	x0, [x20, #8]
  406394:	cmp	x0, x19
  406398:	b.hi	40636c <sqrt@plt+0x4c5c>  // b.pmore
  40639c:	b	406358 <sqrt@plt+0x4c48>
  4063a0:	mov	x3, x22
  4063a4:	mov	x2, x22
  4063a8:	mov	x1, x22
  4063ac:	mov	x0, x24
  4063b0:	bl	409ab0 <sqrt@plt+0x83a0>
  4063b4:	ldr	x1, [x23, #864]
  4063b8:	ldr	x2, [x20, #16]
  4063bc:	ldr	w0, [x1, #12]
  4063c0:	ldr	w2, [x2, x19, lsl #2]
  4063c4:	add	w0, w0, w2
  4063c8:	str	w0, [x1, #12]
  4063cc:	add	x19, x19, #0x2
  4063d0:	cmp	x21, x19
  4063d4:	b.ls	4063e8 <sqrt@plt+0x4cd8>  // b.plast
  4063d8:	ldr	x0, [x20, #8]
  4063dc:	cmp	x0, x19
  4063e0:	b.hi	4063b4 <sqrt@plt+0x4ca4>  // b.pmore
  4063e4:	b	4063a0 <sqrt@plt+0x4c90>
  4063e8:	ldp	x19, x20, [sp, #16]
  4063ec:	ldp	x23, x24, [sp, #48]
  4063f0:	ldp	x21, x22, [sp, #32]
  4063f4:	ldp	x29, x30, [sp], #64
  4063f8:	ret
  4063fc:	ldp	x19, x20, [sp, #16]
  406400:	ldp	x23, x24, [sp, #48]
  406404:	b	4063f0 <sqrt@plt+0x4ce0>
  406408:	stp	x29, x30, [sp, #-32]!
  40640c:	mov	x29, sp
  406410:	stp	x19, x20, [sp, #16]
  406414:	mov	x19, x0
  406418:	adrp	x1, 410000 <_ZdlPvm@@Base+0x10e4>
  40641c:	add	x1, x1, #0x678
  406420:	bl	4015f0 <strcmp@plt>
  406424:	adrp	x1, 410000 <_ZdlPvm@@Base+0x10e4>
  406428:	add	x1, x1, #0x930
  40642c:	cmp	w0, #0x0
  406430:	csel	x19, x1, x19, eq  // eq = none
  406434:	mov	x0, x19
  406438:	bl	401430 <strlen@plt>
  40643c:	add	x20, x0, #0x1
  406440:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406444:	ldr	x0, [x0, #888]
  406448:	cbz	x0, 406450 <sqrt@plt+0x4d40>
  40644c:	bl	401490 <free@plt>
  406450:	mov	x0, x20
  406454:	bl	401620 <malloc@plt>
  406458:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40645c:	str	x0, [x1, #888]
  406460:	cbz	x0, 406484 <sqrt@plt+0x4d74>
  406464:	mov	x2, x20
  406468:	mov	x1, x19
  40646c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406470:	ldr	x0, [x0, #888]
  406474:	bl	401520 <strncpy@plt>
  406478:	ldp	x19, x20, [sp, #16]
  40647c:	ldp	x29, x30, [sp], #32
  406480:	ret
  406484:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406488:	add	x1, x1, #0xee0
  40648c:	mov	x3, x1
  406490:	mov	x2, x1
  406494:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  406498:	add	x0, x0, #0x948
  40649c:	bl	409ab0 <sqrt@plt+0x83a0>
  4064a0:	b	406464 <sqrt@plt+0x4d54>
  4064a4:	stp	x29, x30, [sp, #-32]!
  4064a8:	mov	x29, sp
  4064ac:	stp	x19, x20, [sp, #16]
  4064b0:	mov	x19, x0
  4064b4:	adrp	x1, 410000 <_ZdlPvm@@Base+0x10e4>
  4064b8:	add	x1, x1, #0x678
  4064bc:	bl	4015f0 <strcmp@plt>
  4064c0:	adrp	x1, 410000 <_ZdlPvm@@Base+0x10e4>
  4064c4:	add	x1, x1, #0x930
  4064c8:	cmp	w0, #0x0
  4064cc:	csel	x19, x1, x19, eq  // eq = none
  4064d0:	mov	x0, x19
  4064d4:	bl	401430 <strlen@plt>
  4064d8:	add	x20, x0, #0x1
  4064dc:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4064e0:	ldr	x0, [x0, #896]
  4064e4:	cbz	x0, 4064ec <sqrt@plt+0x4ddc>
  4064e8:	bl	401490 <free@plt>
  4064ec:	mov	x0, x20
  4064f0:	bl	401620 <malloc@plt>
  4064f4:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4064f8:	str	x0, [x1, #896]
  4064fc:	cbz	x0, 406520 <sqrt@plt+0x4e10>
  406500:	mov	x2, x20
  406504:	mov	x1, x19
  406508:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40650c:	ldr	x0, [x0, #896]
  406510:	bl	401520 <strncpy@plt>
  406514:	ldp	x19, x20, [sp, #16]
  406518:	ldp	x29, x30, [sp], #32
  40651c:	ret
  406520:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406524:	add	x1, x1, #0xee0
  406528:	mov	x3, x1
  40652c:	mov	x2, x1
  406530:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  406534:	add	x0, x0, #0x948
  406538:	bl	409ab0 <sqrt@plt+0x83a0>
  40653c:	b	406500 <sqrt@plt+0x4df0>
  406540:	stp	x29, x30, [sp, #-16]!
  406544:	mov	x29, sp
  406548:	mov	w6, w0
  40654c:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406550:	add	x0, x2, #0x360
  406554:	ldr	x0, [x0, #40]
  406558:	ldr	x3, [x0]
  40655c:	ldr	x5, [x3, #24]
  406560:	ldr	x4, [x2, #864]
  406564:	ldr	w3, [x1, #8]
  406568:	ldr	x2, [x1, #16]
  40656c:	mov	w1, w6
  406570:	blr	x5
  406574:	ldp	x29, x30, [sp], #16
  406578:	ret
  40657c:	stp	x29, x30, [sp, #-32]!
  406580:	mov	x29, sp
  406584:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406588:	ldr	x0, [x0, #872]
  40658c:	bl	401500 <getc@plt>
  406590:	cmp	w0, #0xa
  406594:	b.eq	4065d0 <sqrt@plt+0x4ec0>  // b.none
  406598:	cmn	w0, #0x1
  40659c:	b.eq	4065e4 <sqrt@plt+0x4ed4>  // b.none
  4065a0:	str	x19, [sp, #16]
  4065a4:	adrp	x19, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4065a8:	add	x19, x19, #0x360
  4065ac:	ldr	x0, [x19, #8]
  4065b0:	bl	401500 <getc@plt>
  4065b4:	cmp	w0, #0xa
  4065b8:	b.eq	4065cc <sqrt@plt+0x4ebc>  // b.none
  4065bc:	cmn	w0, #0x1
  4065c0:	b.ne	4065ac <sqrt@plt+0x4e9c>  // b.any
  4065c4:	ldr	x19, [sp, #16]
  4065c8:	b	4065e4 <sqrt@plt+0x4ed4>
  4065cc:	ldr	x19, [sp, #16]
  4065d0:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4065d4:	add	x0, x0, #0x360
  4065d8:	ldr	w1, [x0, #16]
  4065dc:	add	w1, w1, #0x1
  4065e0:	str	w1, [x0, #16]
  4065e4:	ldp	x29, x30, [sp], #32
  4065e8:	ret
  4065ec:	stp	x29, x30, [sp, #-32]!
  4065f0:	mov	x29, sp
  4065f4:	str	x19, [sp, #16]
  4065f8:	adrp	x19, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4065fc:	add	x19, x19, #0x360
  406600:	b	406610 <sqrt@plt+0x4f00>
  406604:	cmp	w0, #0x23
  406608:	b.ne	406644 <sqrt@plt+0x4f34>  // b.any
  40660c:	bl	40657c <sqrt@plt+0x4e6c>
  406610:	ldr	x0, [x19, #8]
  406614:	bl	401500 <getc@plt>
  406618:	cmp	w0, #0x20
  40661c:	b.eq	406610 <sqrt@plt+0x4f00>  // b.none
  406620:	b.gt	406604 <sqrt@plt+0x4ef4>
  406624:	cmp	w0, #0x9
  406628:	b.eq	406610 <sqrt@plt+0x4f00>  // b.none
  40662c:	cmp	w0, #0xa
  406630:	b.ne	406644 <sqrt@plt+0x4f34>  // b.any
  406634:	ldr	w0, [x19, #16]
  406638:	add	w0, w0, #0x1
  40663c:	str	w0, [x19, #16]
  406640:	b	406610 <sqrt@plt+0x4f00>
  406644:	ldr	x19, [sp, #16]
  406648:	ldp	x29, x30, [sp], #32
  40664c:	ret
  406650:	stp	x29, x30, [sp, #-32]!
  406654:	mov	x29, sp
  406658:	str	x19, [sp, #16]
  40665c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406660:	ldr	x0, [x0, #872]
  406664:	bl	401500 <getc@plt>
  406668:	cmp	w0, #0x20
  40666c:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  406670:	adrp	x19, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406674:	add	x19, x19, #0x360
  406678:	b.ne	406690 <sqrt@plt+0x4f80>  // b.any
  40667c:	ldr	x0, [x19, #8]
  406680:	bl	401500 <getc@plt>
  406684:	cmp	w0, #0x20
  406688:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  40668c:	b.eq	40667c <sqrt@plt+0x4f6c>  // b.none
  406690:	cmp	w0, #0xa
  406694:	b.eq	4066d0 <sqrt@plt+0x4fc0>  // b.none
  406698:	cmp	w0, #0x23
  40669c:	b.eq	4066b8 <sqrt@plt+0x4fa8>  // b.none
  4066a0:	mov	w1, #0x1                   	// #1
  4066a4:	cmn	w0, #0x1
  4066a8:	b.eq	4066c0 <sqrt@plt+0x4fb0>  // b.none
  4066ac:	bl	40657c <sqrt@plt+0x4e6c>
  4066b0:	mov	w1, #0x0                   	// #0
  4066b4:	b	4066c0 <sqrt@plt+0x4fb0>
  4066b8:	bl	40657c <sqrt@plt+0x4e6c>
  4066bc:	mov	w1, #0x1                   	// #1
  4066c0:	mov	w0, w1
  4066c4:	ldr	x19, [sp, #16]
  4066c8:	ldp	x29, x30, [sp], #32
  4066cc:	ret
  4066d0:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4066d4:	add	x0, x0, #0x360
  4066d8:	ldr	w1, [x0, #16]
  4066dc:	add	w1, w1, #0x1
  4066e0:	str	w1, [x0, #16]
  4066e4:	mov	w1, #0x1                   	// #1
  4066e8:	b	4066c0 <sqrt@plt+0x4fb0>
  4066ec:	stp	x29, x30, [sp, #-32]!
  4066f0:	mov	x29, sp
  4066f4:	bl	406650 <sqrt@plt+0x4f40>
  4066f8:	and	w0, w0, #0xff
  4066fc:	cbz	w0, 406708 <sqrt@plt+0x4ff8>
  406700:	ldp	x29, x30, [sp], #32
  406704:	ret
  406708:	str	x19, [sp, #16]
  40670c:	adrp	x19, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406710:	add	x19, x19, #0x360
  406714:	ldr	w0, [x19, #16]
  406718:	sub	w0, w0, #0x1
  40671c:	str	w0, [x19, #16]
  406720:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406724:	add	x1, x1, #0xee0
  406728:	mov	x3, x1
  40672c:	mov	x2, x1
  406730:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  406734:	add	x0, x0, #0x968
  406738:	bl	409a60 <sqrt@plt+0x8350>
  40673c:	ldr	w0, [x19, #16]
  406740:	add	w0, w0, #0x1
  406744:	str	w0, [x19, #16]
  406748:	ldr	x19, [sp, #16]
  40674c:	b	406700 <sqrt@plt+0x4ff0>
  406750:	stp	x29, x30, [sp, #-32]!
  406754:	mov	x29, sp
  406758:	bl	406650 <sqrt@plt+0x4f40>
  40675c:	and	w0, w0, #0xff
  406760:	cbz	w0, 40676c <sqrt@plt+0x505c>
  406764:	ldp	x29, x30, [sp], #32
  406768:	ret
  40676c:	str	x19, [sp, #16]
  406770:	adrp	x19, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406774:	add	x19, x19, #0x360
  406778:	ldr	w0, [x19, #16]
  40677c:	sub	w0, w0, #0x1
  406780:	str	w0, [x19, #16]
  406784:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406788:	add	x1, x1, #0xee0
  40678c:	mov	x3, x1
  406790:	mov	x2, x1
  406794:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  406798:	add	x0, x0, #0x980
  40679c:	bl	409a88 <sqrt@plt+0x8378>
  4067a0:	ldr	w0, [x19, #16]
  4067a4:	add	w0, w0, #0x1
  4067a8:	str	w0, [x19, #16]
  4067ac:	ldr	x19, [sp, #16]
  4067b0:	b	406764 <sqrt@plt+0x5054>
  4067b4:	stp	x29, x30, [sp, #-48]!
  4067b8:	mov	x29, sp
  4067bc:	stp	x19, x20, [sp, #16]
  4067c0:	str	x21, [sp, #32]
  4067c4:	mov	x20, x0
  4067c8:	cbz	x0, 4067e4 <sqrt@plt+0x50d4>
  4067cc:	mov	x0, #0x18                  	// #24
  4067d0:	bl	40eeac <_Znwm@@Base>
  4067d4:	mov	x21, x0
  4067d8:	mov	x1, x20
  4067dc:	bl	405b54 <sqrt@plt+0x4444>
  4067e0:	b	406804 <sqrt@plt+0x50f4>
  4067e4:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4067e8:	add	x1, x1, #0xee0
  4067ec:	mov	x3, x1
  4067f0:	mov	x2, x1
  4067f4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4067f8:	add	x0, x0, #0x9a8
  4067fc:	bl	409ab0 <sqrt@plt+0x83a0>
  406800:	b	4067cc <sqrt@plt+0x50bc>
  406804:	cbz	x20, 406828 <sqrt@plt+0x5118>
  406808:	mov	x19, #0x0                   	// #0
  40680c:	bl	406060 <sqrt@plt+0x4950>
  406810:	mov	w1, w0
  406814:	mov	x0, x21
  406818:	bl	405be0 <sqrt@plt+0x44d0>
  40681c:	add	x19, x19, #0x1
  406820:	cmp	x20, x19
  406824:	b.ne	40680c <sqrt@plt+0x50fc>  // b.any
  406828:	bl	406750 <sqrt@plt+0x5040>
  40682c:	mov	x0, x21
  406830:	ldp	x19, x20, [sp, #16]
  406834:	ldr	x21, [sp, #32]
  406838:	ldp	x29, x30, [sp], #48
  40683c:	ret
  406840:	mov	x19, x0
  406844:	mov	x1, #0x18                  	// #24
  406848:	mov	x0, x21
  40684c:	bl	40ef1c <_ZdlPvm@@Base>
  406850:	mov	x0, x19
  406854:	bl	4016a0 <_Unwind_Resume@plt>
  406858:	stp	x29, x30, [sp, #-16]!
  40685c:	mov	x29, sp
  406860:	bl	406750 <sqrt@plt+0x5040>
  406864:	ldp	x29, x30, [sp], #16
  406868:	ret
  40686c:	stp	x29, x30, [sp, #-16]!
  406870:	mov	x29, sp
  406874:	bl	406750 <sqrt@plt+0x5040>
  406878:	ldp	x29, x30, [sp], #16
  40687c:	ret
  406880:	stp	x29, x30, [sp, #-32]!
  406884:	mov	x29, sp
  406888:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40688c:	ldr	x0, [x0, #872]
  406890:	bl	401500 <getc@plt>
  406894:	cmp	w0, #0xa
  406898:	b.eq	4068d8 <sqrt@plt+0x51c8>  // b.none
  40689c:	cmn	w0, #0x1
  4068a0:	b.eq	4068cc <sqrt@plt+0x51bc>  // b.none
  4068a4:	str	x19, [sp, #16]
  4068a8:	adrp	x19, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4068ac:	add	x19, x19, #0x360
  4068b0:	ldr	x0, [x19, #8]
  4068b4:	bl	401500 <getc@plt>
  4068b8:	cmp	w0, #0xa
  4068bc:	b.eq	4068d4 <sqrt@plt+0x51c4>  // b.none
  4068c0:	cmn	w0, #0x1
  4068c4:	b.ne	4068b0 <sqrt@plt+0x51a0>  // b.any
  4068c8:	ldr	x19, [sp, #16]
  4068cc:	ldp	x29, x30, [sp], #32
  4068d0:	ret
  4068d4:	ldr	x19, [sp, #16]
  4068d8:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4068dc:	ldr	x1, [x0, #872]
  4068e0:	mov	w0, #0xa                   	// #10
  4068e4:	bl	401420 <ungetc@plt>
  4068e8:	cmn	w0, #0x1
  4068ec:	b.ne	4068cc <sqrt@plt+0x51bc>  // b.any
  4068f0:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4068f4:	add	x1, x1, #0xee0
  4068f8:	mov	x3, x1
  4068fc:	mov	x2, x1
  406900:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  406904:	add	x0, x0, #0x890
  406908:	bl	409ab0 <sqrt@plt+0x83a0>
  40690c:	b	4068cc <sqrt@plt+0x51bc>
  406910:	stp	x29, x30, [sp, #-96]!
  406914:	mov	x29, sp
  406918:	stp	x19, x20, [sp, #16]
  40691c:	stp	x21, x22, [sp, #32]
  406920:	str	x23, [sp, #48]
  406924:	add	x0, sp, #0x48
  406928:	bl	405c90 <sqrt@plt+0x4580>
  40692c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406930:	ldr	x0, [x0, #872]
  406934:	bl	401500 <getc@plt>
  406938:	mov	w19, w0
  40693c:	mov	x0, #0x18                  	// #24
  406940:	bl	40eeac <_Znwm@@Base>
  406944:	mov	x21, x0
  406948:	bl	405b20 <sqrt@plt+0x4410>
  40694c:	adrp	x20, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406950:	add	x20, x20, #0x360
  406954:	b	4069d4 <sqrt@plt+0x52c4>
  406958:	cmp	w19, #0x2d
  40695c:	b.ne	406a24 <sqrt@plt+0x5314>  // b.any
  406960:	ldr	x0, [x20, #8]
  406964:	bl	401500 <getc@plt>
  406968:	b	406988 <sqrt@plt+0x5278>
  40696c:	mov	w19, w0
  406970:	cmp	w19, #0x20
  406974:	ccmp	w19, #0x9, #0x4, ne  // ne = any
  406978:	b.ne	406958 <sqrt@plt+0x5248>  // b.any
  40697c:	ldr	x0, [x20, #8]
  406980:	bl	401500 <getc@plt>
  406984:	b	40696c <sqrt@plt+0x525c>
  406988:	mov	w22, w0
  40698c:	sub	w0, w0, #0x30
  406990:	cmp	w0, #0x9
  406994:	b.hi	4069a8 <sqrt@plt+0x5298>  // b.pmore
  406998:	mov	w1, #0x2d                  	// #45
  40699c:	add	x0, sp, #0x48
  4069a0:	bl	405cf8 <sqrt@plt+0x45e8>
  4069a4:	b	406a10 <sqrt@plt+0x5300>
  4069a8:	cmn	w22, #0x1
  4069ac:	b.ne	4069dc <sqrt@plt+0x52cc>  // b.any
  4069b0:	ldr	x0, [sp, #80]
  4069b4:	cbnz	x0, 406a40 <sqrt@plt+0x5330>
  4069b8:	cmp	w19, #0xa
  4069bc:	b.eq	406ad4 <sqrt@plt+0x53c4>  // b.none
  4069c0:	b.gt	406abc <sqrt@plt+0x53ac>
  4069c4:	cmn	w19, #0x1
  4069c8:	b.eq	406aec <sqrt@plt+0x53dc>  // b.none
  4069cc:	cmp	w19, #0x9
  4069d0:	b.ne	406b2c <sqrt@plt+0x541c>  // b.any
  4069d4:	str	xzr, [sp, #80]
  4069d8:	b	406970 <sqrt@plt+0x5260>
  4069dc:	ldr	x1, [x20, #8]
  4069e0:	mov	w0, w22
  4069e4:	bl	401420 <ungetc@plt>
  4069e8:	cmn	w0, #0x1
  4069ec:	b.ne	4069b0 <sqrt@plt+0x52a0>  // b.any
  4069f0:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4069f4:	add	x1, x1, #0xee0
  4069f8:	mov	x3, x1
  4069fc:	mov	x2, x1
  406a00:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  406a04:	add	x0, x0, #0x890
  406a08:	bl	409ab0 <sqrt@plt+0x83a0>
  406a0c:	b	4069b0 <sqrt@plt+0x52a0>
  406a10:	mov	w19, w22
  406a14:	b	406a24 <sqrt@plt+0x5314>
  406a18:	ldr	x0, [x20, #8]
  406a1c:	bl	401500 <getc@plt>
  406a20:	mov	w19, w0
  406a24:	sub	w1, w19, #0x30
  406a28:	cmp	w1, #0x9
  406a2c:	b.hi	4069b0 <sqrt@plt+0x52a0>  // b.pmore
  406a30:	mov	w1, w19
  406a34:	add	x0, sp, #0x48
  406a38:	bl	405cf8 <sqrt@plt+0x45e8>
  406a3c:	b	406a18 <sqrt@plt+0x5308>
  406a40:	add	x0, sp, #0x48
  406a44:	bl	405dc0 <sqrt@plt+0x46b0>
  406a48:	mov	x23, x0
  406a4c:	bl	4015b0 <__errno_location@plt>
  406a50:	mov	x22, x0
  406a54:	str	wzr, [x0]
  406a58:	mov	w2, #0xa                   	// #10
  406a5c:	mov	x1, #0x0                   	// #0
  406a60:	mov	x0, x23
  406a64:	bl	401480 <strtol@plt>
  406a68:	mov	x1, x0
  406a6c:	ldr	w0, [x22]
  406a70:	cbnz	w0, 406a88 <sqrt@plt+0x5378>
  406a74:	mov	x0, #0x7fffffff            	// #2147483647
  406a78:	add	x0, x1, x0
  406a7c:	mov	x2, #0xfffffffe            	// #4294967294
  406a80:	cmp	x0, x2
  406a84:	b.ls	406aa8 <sqrt@plt+0x5398>  // b.plast
  406a88:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406a8c:	add	x1, x1, #0xee0
  406a90:	mov	x3, x1
  406a94:	mov	x2, x1
  406a98:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  406a9c:	add	x0, x0, #0x9d8
  406aa0:	bl	409a60 <sqrt@plt+0x8350>
  406aa4:	mov	x1, #0x0                   	// #0
  406aa8:	mov	x0, x21
  406aac:	bl	405be0 <sqrt@plt+0x44d0>
  406ab0:	mov	x0, x23
  406ab4:	bl	4015a0 <_ZdaPv@plt>
  406ab8:	b	4069b8 <sqrt@plt+0x52a8>
  406abc:	cmp	w19, #0x20
  406ac0:	b.eq	4069d4 <sqrt@plt+0x52c4>  // b.none
  406ac4:	cmp	w19, #0x23
  406ac8:	b.ne	406b2c <sqrt@plt+0x541c>  // b.any
  406acc:	bl	406880 <sqrt@plt+0x5170>
  406ad0:	b	406aec <sqrt@plt+0x53dc>
  406ad4:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406ad8:	ldr	x1, [x0, #872]
  406adc:	mov	w0, #0xa                   	// #10
  406ae0:	bl	401420 <ungetc@plt>
  406ae4:	cmn	w0, #0x1
  406ae8:	b.eq	406b0c <sqrt@plt+0x53fc>  // b.none
  406aec:	add	x0, sp, #0x48
  406af0:	bl	405cd8 <sqrt@plt+0x45c8>
  406af4:	mov	x0, x21
  406af8:	ldp	x19, x20, [sp, #16]
  406afc:	ldp	x21, x22, [sp, #32]
  406b00:	ldr	x23, [sp, #48]
  406b04:	ldp	x29, x30, [sp], #96
  406b08:	ret
  406b0c:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406b10:	add	x1, x1, #0xee0
  406b14:	mov	x3, x1
  406b18:	mov	x2, x1
  406b1c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  406b20:	add	x0, x0, #0x890
  406b24:	bl	409ab0 <sqrt@plt+0x83a0>
  406b28:	b	406aec <sqrt@plt+0x53dc>
  406b2c:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406b30:	add	x1, x1, #0xee0
  406b34:	mov	x3, x1
  406b38:	mov	x2, x1
  406b3c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  406b40:	add	x0, x0, #0x8b0
  406b44:	bl	409a60 <sqrt@plt+0x8350>
  406b48:	b	406aec <sqrt@plt+0x53dc>
  406b4c:	mov	x19, x0
  406b50:	mov	x1, #0x18                  	// #24
  406b54:	mov	x0, x21
  406b58:	bl	40ef1c <_ZdlPvm@@Base>
  406b5c:	add	x0, sp, #0x48
  406b60:	bl	405cd8 <sqrt@plt+0x45c8>
  406b64:	mov	x0, x19
  406b68:	bl	4016a0 <_Unwind_Resume@plt>
  406b6c:	mov	x19, x0
  406b70:	b	406b5c <sqrt@plt+0x544c>
  406b74:	stp	x29, x30, [sp, #-48]!
  406b78:	mov	x29, sp
  406b7c:	stp	x19, x20, [sp, #16]
  406b80:	str	x21, [sp, #32]
  406b84:	mov	x20, x0
  406b88:	cbz	x0, 406ba4 <sqrt@plt+0x5494>
  406b8c:	mov	x0, #0x18                  	// #24
  406b90:	bl	40eeac <_Znwm@@Base>
  406b94:	mov	x21, x0
  406b98:	mov	x1, x20
  406b9c:	bl	405b54 <sqrt@plt+0x4444>
  406ba0:	b	406bc4 <sqrt@plt+0x54b4>
  406ba4:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406ba8:	add	x1, x1, #0xee0
  406bac:	mov	x3, x1
  406bb0:	mov	x2, x1
  406bb4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  406bb8:	add	x0, x0, #0x9a8
  406bbc:	bl	409ab0 <sqrt@plt+0x83a0>
  406bc0:	b	406b8c <sqrt@plt+0x547c>
  406bc4:	cbz	x20, 406bec <sqrt@plt+0x54dc>
  406bc8:	mov	x19, #0x0                   	// #0
  406bcc:	bl	406060 <sqrt@plt+0x4950>
  406bd0:	mov	w1, w0
  406bd4:	mov	x0, x21
  406bd8:	bl	405be0 <sqrt@plt+0x44d0>
  406bdc:	add	x19, x19, #0x1
  406be0:	cmp	x20, x19
  406be4:	b.ne	406bcc <sqrt@plt+0x54bc>  // b.any
  406be8:	tbnz	w19, #0, 406c04 <sqrt@plt+0x54f4>
  406bec:	bl	406750 <sqrt@plt+0x5040>
  406bf0:	mov	x0, x21
  406bf4:	ldp	x19, x20, [sp, #16]
  406bf8:	ldr	x21, [sp, #32]
  406bfc:	ldp	x29, x30, [sp], #48
  406c00:	ret
  406c04:	bl	406910 <sqrt@plt+0x5200>
  406c08:	mov	x19, x0
  406c0c:	ldr	x0, [x0, #8]
  406c10:	cmp	x0, #0x1
  406c14:	b.hi	406c30 <sqrt@plt+0x5520>  // b.pmore
  406c18:	mov	x0, x19
  406c1c:	bl	405bc0 <sqrt@plt+0x44b0>
  406c20:	mov	x1, #0x18                  	// #24
  406c24:	mov	x0, x19
  406c28:	bl	40ef1c <_ZdlPvm@@Base>
  406c2c:	b	406bec <sqrt@plt+0x54dc>
  406c30:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406c34:	add	x1, x1, #0xee0
  406c38:	mov	x3, x1
  406c3c:	mov	x2, x1
  406c40:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  406c44:	add	x0, x0, #0x968
  406c48:	bl	409a60 <sqrt@plt+0x8350>
  406c4c:	b	406c18 <sqrt@plt+0x5508>
  406c50:	mov	x19, x0
  406c54:	mov	x1, #0x18                  	// #24
  406c58:	mov	x0, x21
  406c5c:	bl	40ef1c <_ZdlPvm@@Base>
  406c60:	mov	x0, x19
  406c64:	bl	4016a0 <_Unwind_Resume@plt>
  406c68:	stp	x29, x30, [sp, #-32]!
  406c6c:	mov	x29, sp
  406c70:	str	x19, [sp, #16]
  406c74:	bl	406910 <sqrt@plt+0x5200>
  406c78:	mov	x19, x0
  406c7c:	ldr	x0, [x0, #8]
  406c80:	cbz	x0, 406c9c <sqrt@plt+0x558c>
  406c84:	tbnz	w0, #0, 406cbc <sqrt@plt+0x55ac>
  406c88:	bl	406750 <sqrt@plt+0x5040>
  406c8c:	mov	x0, x19
  406c90:	ldr	x19, [sp, #16]
  406c94:	ldp	x29, x30, [sp], #32
  406c98:	ret
  406c9c:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406ca0:	add	x1, x1, #0xee0
  406ca4:	mov	x3, x1
  406ca8:	mov	x2, x1
  406cac:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  406cb0:	add	x0, x0, #0xa00
  406cb4:	bl	409a60 <sqrt@plt+0x8350>
  406cb8:	b	406c88 <sqrt@plt+0x5578>
  406cbc:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406cc0:	add	x1, x1, #0xee0
  406cc4:	mov	x3, x1
  406cc8:	mov	x2, x1
  406ccc:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  406cd0:	add	x0, x0, #0xa18
  406cd4:	bl	409a60 <sqrt@plt+0x8350>
  406cd8:	b	406c88 <sqrt@plt+0x5578>
  406cdc:	stp	x29, x30, [sp, #-64]!
  406ce0:	mov	x29, sp
  406ce4:	stp	x19, x20, [sp, #16]
  406ce8:	mov	x19, x0
  406cec:	bl	405eec <sqrt@plt+0x47dc>
  406cf0:	cmp	w0, #0x67
  406cf4:	b.eq	406d98 <sqrt@plt+0x5688>  // b.none
  406cf8:	b.le	406d40 <sqrt@plt+0x5630>
  406cfc:	cmp	w0, #0x6b
  406d00:	b.eq	406dac <sqrt@plt+0x569c>  // b.none
  406d04:	cmp	w0, #0x72
  406d08:	b.ne	406dec <sqrt@plt+0x56dc>  // b.any
  406d0c:	stp	x21, x22, [sp, #32]
  406d10:	bl	4061ec <sqrt@plt+0x4adc>
  406d14:	mov	w20, w0
  406d18:	bl	4061ec <sqrt@plt+0x4adc>
  406d1c:	mov	w21, w0
  406d20:	bl	4061ec <sqrt@plt+0x4adc>
  406d24:	mov	w3, w0
  406d28:	mov	w2, w21
  406d2c:	mov	w1, w20
  406d30:	mov	x0, x19
  406d34:	bl	40889c <sqrt@plt+0x718c>
  406d38:	ldp	x21, x22, [sp, #32]
  406d3c:	b	406d8c <sqrt@plt+0x567c>
  406d40:	cmp	w0, #0x63
  406d44:	b.eq	406d5c <sqrt@plt+0x564c>  // b.none
  406d48:	cmp	w0, #0x64
  406d4c:	b.ne	406dec <sqrt@plt+0x56dc>  // b.any
  406d50:	mov	x0, x19
  406d54:	bl	408894 <sqrt@plt+0x7184>
  406d58:	b	406d8c <sqrt@plt+0x567c>
  406d5c:	stp	x21, x22, [sp, #32]
  406d60:	bl	4061ec <sqrt@plt+0x4adc>
  406d64:	mov	w20, w0
  406d68:	bl	4061ec <sqrt@plt+0x4adc>
  406d6c:	mov	w21, w0
  406d70:	bl	4061ec <sqrt@plt+0x4adc>
  406d74:	mov	w3, w0
  406d78:	mov	w2, w21
  406d7c:	mov	w1, w20
  406d80:	mov	x0, x19
  406d84:	bl	4088d0 <sqrt@plt+0x71c0>
  406d88:	ldp	x21, x22, [sp, #32]
  406d8c:	ldp	x19, x20, [sp, #16]
  406d90:	ldp	x29, x30, [sp], #64
  406d94:	ret
  406d98:	bl	4061ec <sqrt@plt+0x4adc>
  406d9c:	mov	w1, w0
  406da0:	mov	x0, x19
  406da4:	bl	408944 <sqrt@plt+0x7234>
  406da8:	b	406d8c <sqrt@plt+0x567c>
  406dac:	stp	x21, x22, [sp, #32]
  406db0:	bl	4061ec <sqrt@plt+0x4adc>
  406db4:	mov	w20, w0
  406db8:	bl	4061ec <sqrt@plt+0x4adc>
  406dbc:	mov	w21, w0
  406dc0:	bl	4061ec <sqrt@plt+0x4adc>
  406dc4:	mov	w22, w0
  406dc8:	bl	4061ec <sqrt@plt+0x4adc>
  406dcc:	mov	w4, w0
  406dd0:	mov	w3, w22
  406dd4:	mov	w2, w21
  406dd8:	mov	w1, w20
  406ddc:	mov	x0, x19
  406de0:	bl	408904 <sqrt@plt+0x71f4>
  406de4:	ldp	x21, x22, [sp, #32]
  406de8:	b	406d8c <sqrt@plt+0x567c>
  406dec:	mov	w1, w0
  406df0:	add	x0, sp, #0x30
  406df4:	bl	4095d4 <sqrt@plt+0x7ec4>
  406df8:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406dfc:	add	x2, x2, #0xee0
  406e00:	mov	x3, x2
  406e04:	add	x1, sp, #0x30
  406e08:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  406e0c:	add	x0, x0, #0xa40
  406e10:	bl	409a60 <sqrt@plt+0x8350>
  406e14:	b	406d8c <sqrt@plt+0x567c>
  406e18:	stp	x29, x30, [sp, #-32]!
  406e1c:	mov	x29, sp
  406e20:	stp	x19, x20, [sp, #16]
  406e24:	bl	405eec <sqrt@plt+0x47dc>
  406e28:	mov	w19, w0
  406e2c:	cmp	w0, #0x63
  406e30:	b.eq	40703c <sqrt@plt+0x592c>  // b.none
  406e34:	b.le	406e90 <sqrt@plt+0x5780>
  406e38:	cmp	w0, #0x6c
  406e3c:	b.eq	40719c <sqrt@plt+0x5a8c>  // b.none
  406e40:	b.le	406fa0 <sqrt@plt+0x5890>
  406e44:	cmp	w0, #0x70
  406e48:	b.eq	4071d8 <sqrt@plt+0x5ac8>  // b.none
  406e4c:	cmp	w0, #0x74
  406e50:	b.ne	407004 <sqrt@plt+0x58f4>  // b.any
  406e54:	mov	x0, #0x1                   	// #1
  406e58:	bl	406b74 <sqrt@plt+0x5464>
  406e5c:	mov	x20, x0
  406e60:	mov	x1, x0
  406e64:	mov	w0, w19
  406e68:	bl	406540 <sqrt@plt+0x4e30>
  406e6c:	mov	x0, x20
  406e70:	bl	4062f8 <sqrt@plt+0x4be8>
  406e74:	cbz	x20, 40708c <sqrt@plt+0x597c>
  406e78:	mov	x0, x20
  406e7c:	bl	405bc0 <sqrt@plt+0x44b0>
  406e80:	mov	x1, #0x18                  	// #24
  406e84:	mov	x0, x20
  406e88:	bl	40ef1c <_ZdlPvm@@Base>
  406e8c:	b	40708c <sqrt@plt+0x597c>
  406e90:	cmp	w0, #0x46
  406e94:	b.eq	40716c <sqrt@plt+0x5a5c>  // b.none
  406e98:	b.le	406ee8 <sqrt@plt+0x57d8>
  406e9c:	cmp	w0, #0x50
  406ea0:	b.eq	4071d8 <sqrt@plt+0x5ac8>  // b.none
  406ea4:	cmp	w0, #0x61
  406ea8:	b.ne	407004 <sqrt@plt+0x58f4>  // b.any
  406eac:	mov	x0, #0x4                   	// #4
  406eb0:	bl	4067b4 <sqrt@plt+0x50a4>
  406eb4:	mov	x20, x0
  406eb8:	mov	x1, x0
  406ebc:	mov	w0, w19
  406ec0:	bl	406540 <sqrt@plt+0x4e30>
  406ec4:	mov	x0, x20
  406ec8:	bl	4062f8 <sqrt@plt+0x4be8>
  406ecc:	cbz	x20, 40708c <sqrt@plt+0x597c>
  406ed0:	mov	x0, x20
  406ed4:	bl	405bc0 <sqrt@plt+0x44b0>
  406ed8:	mov	x1, #0x18                  	// #24
  406edc:	mov	x0, x20
  406ee0:	bl	40ef1c <_ZdlPvm@@Base>
  406ee4:	b	40708c <sqrt@plt+0x597c>
  406ee8:	cmp	w0, #0x43
  406eec:	b.ne	406f44 <sqrt@plt+0x5834>  // b.any
  406ef0:	mov	x0, #0x1                   	// #1
  406ef4:	bl	406b74 <sqrt@plt+0x5464>
  406ef8:	mov	x20, x0
  406efc:	mov	x1, x0
  406f00:	mov	w0, w19
  406f04:	bl	406540 <sqrt@plt+0x4e30>
  406f08:	ldr	x0, [x20, #8]
  406f0c:	cbz	x0, 4070b8 <sqrt@plt+0x59a8>
  406f10:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406f14:	ldr	x1, [x0, #864]
  406f18:	ldr	x2, [x20, #16]
  406f1c:	ldr	w0, [x1, #8]
  406f20:	ldr	w2, [x2]
  406f24:	add	w0, w0, w2
  406f28:	str	w0, [x1, #8]
  406f2c:	mov	x0, x20
  406f30:	bl	405bc0 <sqrt@plt+0x44b0>
  406f34:	mov	x1, #0x18                  	// #24
  406f38:	mov	x0, x20
  406f3c:	bl	40ef1c <_ZdlPvm@@Base>
  406f40:	b	40708c <sqrt@plt+0x597c>
  406f44:	cmp	w0, #0x45
  406f48:	b.ne	407004 <sqrt@plt+0x58f4>  // b.any
  406f4c:	mov	x0, #0x2                   	// #2
  406f50:	bl	4067b4 <sqrt@plt+0x50a4>
  406f54:	mov	x20, x0
  406f58:	mov	x1, x0
  406f5c:	mov	w0, w19
  406f60:	bl	406540 <sqrt@plt+0x4e30>
  406f64:	ldr	x0, [x20, #8]
  406f68:	cbz	x0, 4070d8 <sqrt@plt+0x59c8>
  406f6c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406f70:	ldr	x1, [x0, #864]
  406f74:	ldr	x2, [x20, #16]
  406f78:	ldr	w0, [x1, #8]
  406f7c:	ldr	w2, [x2]
  406f80:	add	w0, w0, w2
  406f84:	str	w0, [x1, #8]
  406f88:	mov	x0, x20
  406f8c:	bl	405bc0 <sqrt@plt+0x44b0>
  406f90:	mov	x1, #0x18                  	// #24
  406f94:	mov	x0, x20
  406f98:	bl	40ef1c <_ZdlPvm@@Base>
  406f9c:	b	40708c <sqrt@plt+0x597c>
  406fa0:	cmp	w0, #0x65
  406fa4:	b.eq	406f4c <sqrt@plt+0x583c>  // b.none
  406fa8:	cmp	w0, #0x66
  406fac:	b.ne	407004 <sqrt@plt+0x58f4>  // b.any
  406fb0:	bl	406060 <sqrt@plt+0x4950>
  406fb4:	mov	w19, w0
  406fb8:	cmp	w0, #0x3e8
  406fbc:	b.ls	4070f8 <sqrt@plt+0x59e8>  // b.plast
  406fc0:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406fc4:	ldr	x0, [x0, #864]
  406fc8:	ldr	x20, [x0, #32]
  406fcc:	cbz	x20, 406fe4 <sqrt@plt+0x58d4>
  406fd0:	mov	x0, x20
  406fd4:	bl	408728 <sqrt@plt+0x7018>
  406fd8:	mov	x1, #0x28                  	// #40
  406fdc:	mov	x0, x20
  406fe0:	bl	40ef1c <_ZdlPvm@@Base>
  406fe4:	mov	x0, #0x28                  	// #40
  406fe8:	bl	40eeac <_Znwm@@Base>
  406fec:	mov	x20, x0
  406ff0:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406ff4:	ldr	x1, [x1, #864]
  406ff8:	ldr	x1, [x1, #24]
  406ffc:	bl	40872c <sqrt@plt+0x701c>
  407000:	b	407128 <sqrt@plt+0x5a18>
  407004:	bl	406c68 <sqrt@plt+0x5558>
  407008:	mov	x20, x0
  40700c:	mov	x1, x0
  407010:	mov	w0, w19
  407014:	bl	406540 <sqrt@plt+0x4e30>
  407018:	mov	x0, x20
  40701c:	bl	4062f8 <sqrt@plt+0x4be8>
  407020:	cbz	x20, 40708c <sqrt@plt+0x597c>
  407024:	mov	x0, x20
  407028:	bl	405bc0 <sqrt@plt+0x44b0>
  40702c:	mov	x1, #0x18                  	// #24
  407030:	mov	x0, x20
  407034:	bl	40ef1c <_ZdlPvm@@Base>
  407038:	b	40708c <sqrt@plt+0x597c>
  40703c:	mov	x0, #0x1                   	// #1
  407040:	bl	4067b4 <sqrt@plt+0x50a4>
  407044:	mov	x20, x0
  407048:	mov	x1, x0
  40704c:	mov	w0, w19
  407050:	bl	406540 <sqrt@plt+0x4e30>
  407054:	ldr	x0, [x20, #8]
  407058:	cbz	x0, 407098 <sqrt@plt+0x5988>
  40705c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407060:	ldr	x1, [x0, #864]
  407064:	ldr	x2, [x20, #16]
  407068:	ldr	w0, [x1, #8]
  40706c:	ldr	w2, [x2]
  407070:	add	w0, w0, w2
  407074:	str	w0, [x1, #8]
  407078:	mov	x0, x20
  40707c:	bl	405bc0 <sqrt@plt+0x44b0>
  407080:	mov	x1, #0x18                  	// #24
  407084:	mov	x0, x20
  407088:	bl	40ef1c <_ZdlPvm@@Base>
  40708c:	ldp	x19, x20, [sp, #16]
  407090:	ldp	x29, x30, [sp], #32
  407094:	ret
  407098:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40709c:	add	x1, x1, #0xee0
  4070a0:	mov	x3, x1
  4070a4:	mov	x2, x1
  4070a8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4070ac:	add	x0, x0, #0x918
  4070b0:	bl	409ab0 <sqrt@plt+0x83a0>
  4070b4:	b	40705c <sqrt@plt+0x594c>
  4070b8:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4070bc:	add	x1, x1, #0xee0
  4070c0:	mov	x3, x1
  4070c4:	mov	x2, x1
  4070c8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4070cc:	add	x0, x0, #0x918
  4070d0:	bl	409ab0 <sqrt@plt+0x83a0>
  4070d4:	b	406f10 <sqrt@plt+0x5800>
  4070d8:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4070dc:	add	x1, x1, #0xee0
  4070e0:	mov	x3, x1
  4070e4:	mov	x2, x1
  4070e8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4070ec:	add	x0, x0, #0x918
  4070f0:	bl	409ab0 <sqrt@plt+0x83a0>
  4070f4:	b	406f6c <sqrt@plt+0x585c>
  4070f8:	mov	w1, #0x3e8                 	// #1000
  4070fc:	sub	w1, w1, w0
  407100:	lsl	w1, w1, #16
  407104:	mov	w0, #0x4dd3                	// #19923
  407108:	movk	w0, #0x1062, lsl #16
  40710c:	umull	x1, w1, w0
  407110:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407114:	ldr	x0, [x0, #864]
  407118:	lsr	x1, x1, #38
  40711c:	ldr	x0, [x0, #32]
  407120:	bl	408944 <sqrt@plt+0x7234>
  407124:	b	407134 <sqrt@plt+0x5a24>
  407128:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40712c:	ldr	x0, [x0, #864]
  407130:	str	x20, [x0, #32]
  407134:	adrp	x20, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407138:	add	x0, x20, #0x360
  40713c:	ldr	x0, [x0, #40]
  407140:	ldr	x1, [x0]
  407144:	ldr	x2, [x1, #40]
  407148:	ldr	x1, [x20, #864]
  40714c:	blr	x2
  407150:	bl	406060 <sqrt@plt+0x4950>
  407154:	ldr	x1, [x20, #864]
  407158:	ldr	w0, [x1, #8]
  40715c:	add	w19, w0, w19
  407160:	str	w19, [x1, #8]
  407164:	bl	406750 <sqrt@plt+0x5040>
  407168:	b	40708c <sqrt@plt+0x597c>
  40716c:	adrp	x19, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407170:	add	x20, x19, #0x360
  407174:	ldr	x0, [x19, #864]
  407178:	ldr	x0, [x0, #32]
  40717c:	bl	406cdc <sqrt@plt+0x55cc>
  407180:	ldr	x0, [x20, #40]
  407184:	ldr	x1, [x0]
  407188:	ldr	x2, [x1, #40]
  40718c:	ldr	x1, [x19, #864]
  407190:	blr	x2
  407194:	bl	406750 <sqrt@plt+0x5040>
  407198:	b	40708c <sqrt@plt+0x597c>
  40719c:	mov	x0, #0x2                   	// #2
  4071a0:	bl	4067b4 <sqrt@plt+0x50a4>
  4071a4:	mov	x20, x0
  4071a8:	mov	x1, x0
  4071ac:	mov	w0, w19
  4071b0:	bl	406540 <sqrt@plt+0x4e30>
  4071b4:	mov	x0, x20
  4071b8:	bl	4062f8 <sqrt@plt+0x4be8>
  4071bc:	cbz	x20, 40708c <sqrt@plt+0x597c>
  4071c0:	mov	x0, x20
  4071c4:	bl	405bc0 <sqrt@plt+0x44b0>
  4071c8:	mov	x1, #0x18                  	// #24
  4071cc:	mov	x0, x20
  4071d0:	bl	40ef1c <_ZdlPvm@@Base>
  4071d4:	b	40708c <sqrt@plt+0x597c>
  4071d8:	bl	406c68 <sqrt@plt+0x5558>
  4071dc:	mov	x20, x0
  4071e0:	mov	x1, x0
  4071e4:	mov	w0, w19
  4071e8:	bl	406540 <sqrt@plt+0x4e30>
  4071ec:	mov	x0, x20
  4071f0:	bl	4062f8 <sqrt@plt+0x4be8>
  4071f4:	cbz	x20, 40708c <sqrt@plt+0x597c>
  4071f8:	mov	x0, x20
  4071fc:	bl	405bc0 <sqrt@plt+0x44b0>
  407200:	mov	x1, #0x18                  	// #24
  407204:	mov	x0, x20
  407208:	bl	40ef1c <_ZdlPvm@@Base>
  40720c:	b	40708c <sqrt@plt+0x597c>
  407210:	mov	x19, x0
  407214:	mov	x1, #0x28                  	// #40
  407218:	mov	x0, x20
  40721c:	bl	40ef1c <_ZdlPvm@@Base>
  407220:	mov	x0, x19
  407224:	bl	4016a0 <_Unwind_Resume@plt>
  407228:	stp	x29, x30, [sp, #-64]!
  40722c:	mov	x29, sp
  407230:	stp	x19, x20, [sp, #16]
  407234:	bl	40622c <sqrt@plt+0x4b1c>
  407238:	mov	x19, x0
  40723c:	ldrb	w1, [x0]
  407240:	cmp	w1, #0x69
  407244:	b.eq	40740c <sqrt@plt+0x5cfc>  // b.none
  407248:	b.hi	407314 <sqrt@plt+0x5c04>  // b.pmore
  40724c:	cmp	w1, #0x54
  407250:	b.eq	407458 <sqrt@plt+0x5d48>  // b.none
  407254:	b.hi	4072ac <sqrt@plt+0x5b9c>  // b.pmore
  407258:	cmp	w1, #0x48
  40725c:	b.eq	4073cc <sqrt@plt+0x5cbc>  // b.none
  407260:	cmp	w1, #0x53
  407264:	b.ne	407284 <sqrt@plt+0x5b74>  // b.any
  407268:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40726c:	ldr	x20, [x0, #864]
  407270:	bl	406060 <sqrt@plt+0x4950>
  407274:	str	w0, [x20, #20]
  407278:	bl	406750 <sqrt@plt+0x5040>
  40727c:	mov	w20, #0x0                   	// #0
  407280:	b	4072fc <sqrt@plt+0x5bec>
  407284:	cmp	w1, #0x46
  407288:	b.ne	407544 <sqrt@plt+0x5e34>  // b.any
  40728c:	bl	405f68 <sqrt@plt+0x4858>
  407290:	mov	x20, x0
  407294:	cbz	x0, 4073ac <sqrt@plt+0x5c9c>
  407298:	bl	4064a4 <sqrt@plt+0x4d94>
  40729c:	mov	x0, x20
  4072a0:	bl	4015a0 <_ZdaPv@plt>
  4072a4:	mov	w20, #0x0                   	// #0
  4072a8:	b	4072fc <sqrt@plt+0x5bec>
  4072ac:	cmp	w1, #0x58
  4072b0:	b.eq	407480 <sqrt@plt+0x5d70>  // b.none
  4072b4:	cmp	w1, #0x66
  4072b8:	b.ne	407544 <sqrt@plt+0x5e34>  // b.any
  4072bc:	str	x21, [sp, #32]
  4072c0:	bl	406060 <sqrt@plt+0x4950>
  4072c4:	mov	w21, w0
  4072c8:	bl	40622c <sqrt@plt+0x4b1c>
  4072cc:	mov	x20, x0
  4072d0:	mov	x2, x0
  4072d4:	mov	w1, w21
  4072d8:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4072dc:	ldr	x0, [x0, #904]
  4072e0:	bl	40829c <sqrt@plt+0x6b8c>
  4072e4:	cbz	x20, 4072f0 <sqrt@plt+0x5be0>
  4072e8:	mov	x0, x20
  4072ec:	bl	4015a0 <_ZdaPv@plt>
  4072f0:	bl	406750 <sqrt@plt+0x5040>
  4072f4:	mov	w20, #0x0                   	// #0
  4072f8:	ldr	x21, [sp, #32]
  4072fc:	mov	x0, x19
  407300:	bl	4015a0 <_ZdaPv@plt>
  407304:	mov	w0, w20
  407308:	ldp	x19, x20, [sp, #16]
  40730c:	ldp	x29, x30, [sp], #64
  407310:	ret
  407314:	cmp	w1, #0x73
  407318:	b.eq	407440 <sqrt@plt+0x5d30>  // b.none
  40731c:	b.ls	407374 <sqrt@plt+0x5c64>  // b.plast
  407320:	cmp	w1, #0x74
  407324:	b.eq	40744c <sqrt@plt+0x5d3c>  // b.none
  407328:	cmp	w1, #0x75
  40732c:	b.ne	407544 <sqrt@plt+0x5e34>  // b.any
  407330:	bl	40622c <sqrt@plt+0x4b1c>
  407334:	mov	x20, x0
  407338:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40733c:	add	x0, x1, #0x360
  407340:	ldr	x0, [x0, #40]
  407344:	ldr	x2, [x0]
  407348:	ldr	x4, [x2, #80]
  40734c:	mov	w3, #0x75                  	// #117
  407350:	ldr	x2, [x1, #864]
  407354:	mov	x1, x20
  407358:	blr	x4
  40735c:	cbz	x20, 407368 <sqrt@plt+0x5c58>
  407360:	mov	x0, x20
  407364:	bl	4015a0 <_ZdaPv@plt>
  407368:	bl	406750 <sqrt@plt+0x5040>
  40736c:	mov	w20, #0x0                   	// #0
  407370:	b	4072fc <sqrt@plt+0x5bec>
  407374:	cmp	w1, #0x70
  407378:	b.eq	407434 <sqrt@plt+0x5d24>  // b.none
  40737c:	cmp	w1, #0x72
  407380:	b.ne	407544 <sqrt@plt+0x5e34>  // b.any
  407384:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407388:	add	x1, x1, #0xee0
  40738c:	mov	x3, x1
  407390:	mov	x2, x1
  407394:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  407398:	add	x0, x0, #0xaa8
  40739c:	bl	409a60 <sqrt@plt+0x8350>
  4073a0:	bl	406750 <sqrt@plt+0x5040>
  4073a4:	mov	w20, #0x0                   	// #0
  4073a8:	b	4072fc <sqrt@plt+0x5bec>
  4073ac:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4073b0:	add	x1, x1, #0xee0
  4073b4:	mov	x3, x1
  4073b8:	mov	x2, x1
  4073bc:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4073c0:	add	x0, x0, #0xa60
  4073c4:	bl	409a88 <sqrt@plt+0x8378>
  4073c8:	b	4072fc <sqrt@plt+0x5bec>
  4073cc:	str	x21, [sp, #32]
  4073d0:	adrp	x20, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4073d4:	ldr	x21, [x20, #864]
  4073d8:	bl	406060 <sqrt@plt+0x4950>
  4073dc:	str	w0, [x21, #16]
  4073e0:	ldr	x0, [x20, #864]
  4073e4:	ldr	w2, [x0, #16]
  4073e8:	ldr	w1, [x0, #4]
  4073ec:	cmp	w2, w1
  4073f0:	b.eq	407404 <sqrt@plt+0x5cf4>  // b.none
  4073f4:	bl	406750 <sqrt@plt+0x5040>
  4073f8:	mov	w20, #0x0                   	// #0
  4073fc:	ldr	x21, [sp, #32]
  407400:	b	4072fc <sqrt@plt+0x5bec>
  407404:	str	wzr, [x0, #16]
  407408:	b	4073f4 <sqrt@plt+0x5ce4>
  40740c:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407410:	add	x1, x1, #0xee0
  407414:	mov	x3, x1
  407418:	mov	x2, x1
  40741c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  407420:	add	x0, x0, #0xa88
  407424:	bl	409a60 <sqrt@plt+0x8350>
  407428:	bl	406750 <sqrt@plt+0x5040>
  40742c:	mov	w20, #0x0                   	// #0
  407430:	b	4072fc <sqrt@plt+0x5bec>
  407434:	bl	406750 <sqrt@plt+0x5040>
  407438:	mov	w20, #0x0                   	// #0
  40743c:	b	4072fc <sqrt@plt+0x5bec>
  407440:	bl	406750 <sqrt@plt+0x5040>
  407444:	mov	w20, #0x1                   	// #1
  407448:	b	4072fc <sqrt@plt+0x5bec>
  40744c:	bl	406750 <sqrt@plt+0x5040>
  407450:	mov	w20, #0x0                   	// #0
  407454:	b	4072fc <sqrt@plt+0x5bec>
  407458:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40745c:	add	x1, x1, #0xee0
  407460:	mov	x3, x1
  407464:	mov	x2, x1
  407468:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  40746c:	add	x0, x0, #0xac8
  407470:	bl	409a60 <sqrt@plt+0x8350>
  407474:	bl	40657c <sqrt@plt+0x4e6c>
  407478:	mov	w20, #0x0                   	// #0
  40747c:	b	4072fc <sqrt@plt+0x5bec>
  407480:	str	x21, [sp, #32]
  407484:	bl	405f68 <sqrt@plt+0x4858>
  407488:	mov	x21, x0
  40748c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407490:	ldr	w0, [x0, #912]
  407494:	cmp	w0, #0x0
  407498:	b.le	4074f0 <sqrt@plt+0x5de0>
  40749c:	cbz	x21, 407510 <sqrt@plt+0x5e00>
  4074a0:	mov	x2, #0x7                   	// #7
  4074a4:	adrp	x1, 410000 <_ZdlPvm@@Base+0x10e4>
  4074a8:	add	x1, x1, #0xb10
  4074ac:	mov	x0, x21
  4074b0:	bl	401510 <strncmp@plt>
  4074b4:	cbnz	w0, 407510 <sqrt@plt+0x5e00>
  4074b8:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4074bc:	add	x0, x1, #0x360
  4074c0:	ldr	x0, [x0, #40]
  4074c4:	ldr	x2, [x0]
  4074c8:	ldr	x4, [x2, #88]
  4074cc:	mov	w3, #0x70                  	// #112
  4074d0:	ldr	x2, [x1, #864]
  4074d4:	mov	x1, x21
  4074d8:	blr	x4
  4074dc:	mov	x0, x21
  4074e0:	bl	4015a0 <_ZdaPv@plt>
  4074e4:	mov	w20, #0x0                   	// #0
  4074e8:	ldr	x21, [sp, #32]
  4074ec:	b	4072fc <sqrt@plt+0x5bec>
  4074f0:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4074f4:	add	x1, x1, #0xee0
  4074f8:	mov	x3, x1
  4074fc:	mov	x2, x1
  407500:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  407504:	add	x0, x0, #0xae0
  407508:	bl	409a60 <sqrt@plt+0x8350>
  40750c:	b	407534 <sqrt@plt+0x5e24>
  407510:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407514:	add	x0, x1, #0x360
  407518:	ldr	x0, [x0, #40]
  40751c:	ldr	x2, [x0]
  407520:	ldr	x4, [x2, #80]
  407524:	mov	w3, #0x70                  	// #112
  407528:	ldr	x2, [x1, #864]
  40752c:	mov	x1, x21
  407530:	blr	x4
  407534:	mov	w20, #0x0                   	// #0
  407538:	cbnz	x21, 4074dc <sqrt@plt+0x5dcc>
  40753c:	ldr	x21, [sp, #32]
  407540:	b	4072fc <sqrt@plt+0x5bec>
  407544:	add	x0, sp, #0x30
  407548:	bl	4095f4 <sqrt@plt+0x7ee4>
  40754c:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407550:	add	x2, x2, #0xee0
  407554:	mov	x3, x2
  407558:	add	x1, sp, #0x30
  40755c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  407560:	add	x0, x0, #0xb18
  407564:	bl	409a88 <sqrt@plt+0x8378>
  407568:	bl	40657c <sqrt@plt+0x4e6c>
  40756c:	mov	w20, #0x0                   	// #0
  407570:	b	4072fc <sqrt@plt+0x5bec>
  407574:	stp	x29, x30, [sp, #-112]!
  407578:	mov	x29, sp
  40757c:	stp	x19, x20, [sp, #16]
  407580:	mov	x19, x0
  407584:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407588:	add	x0, x0, #0x360
  40758c:	str	wzr, [x0, #48]
  407590:	mov	w1, #0x1                   	// #1
  407594:	str	w1, [x0, #16]
  407598:	ldrb	w0, [x19]
  40759c:	cmp	w0, #0x2d
  4075a0:	b.ne	4075c4 <sqrt@plt+0x5eb4>  // b.any
  4075a4:	ldrb	w0, [x19, #1]
  4075a8:	cbnz	w0, 4075c4 <sqrt@plt+0x5eb4>
  4075ac:	stp	x21, x22, [sp, #32]
  4075b0:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4075b4:	ldr	x1, [x0, #488]
  4075b8:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4075bc:	str	x1, [x0, #872]
  4075c0:	b	4075fc <sqrt@plt+0x5eec>
  4075c4:	bl	4015b0 <__errno_location@plt>
  4075c8:	mov	x20, x0
  4075cc:	str	wzr, [x0]
  4075d0:	adrp	x1, 410000 <_ZdlPvm@@Base+0x10e4>
  4075d4:	add	x1, x1, #0x8a8
  4075d8:	mov	x0, x19
  4075dc:	bl	4015d0 <fopen@plt>
  4075e0:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4075e4:	str	x0, [x1, #872]
  4075e8:	ldr	w1, [x20]
  4075ec:	cmp	w1, #0x0
  4075f0:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  4075f4:	b.eq	4077bc <sqrt@plt+0x60ac>  // b.none
  4075f8:	stp	x21, x22, [sp, #32]
  4075fc:	mov	x0, x19
  407600:	bl	406408 <sqrt@plt+0x4cf8>
  407604:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407608:	ldr	x0, [x0, #864]
  40760c:	cbz	x0, 407614 <sqrt@plt+0x5f04>
  407610:	bl	405e38 <sqrt@plt+0x4728>
  407614:	mov	x0, #0x28                  	// #40
  407618:	bl	40eeac <_Znwm@@Base>
  40761c:	adrp	x20, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407620:	str	x0, [x20, #864]
  407624:	adrp	x19, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  407628:	ldr	x21, [x19, #1088]
  40762c:	mov	x0, #0x28                  	// #40
  407630:	bl	40eeac <_Znwm@@Base>
  407634:	str	wzr, [x0]
  407638:	str	x21, [x0, #32]
  40763c:	ldr	x1, [x20, #864]
  407640:	str	x0, [x1, #24]
  407644:	ldr	x19, [x19, #1088]
  407648:	mov	x0, #0x28                  	// #40
  40764c:	bl	40eeac <_Znwm@@Base>
  407650:	str	wzr, [x0]
  407654:	str	x19, [x0, #32]
  407658:	ldr	x2, [x20, #864]
  40765c:	str	x0, [x2, #32]
  407660:	mov	w1, #0xffffffff            	// #-1
  407664:	str	w1, [x2]
  407668:	ldr	x0, [x20, #864]
  40766c:	str	wzr, [x0, #16]
  407670:	str	w1, [x0, #8]
  407674:	str	wzr, [x0, #20]
  407678:	str	wzr, [x0, #4]
  40767c:	ldr	x0, [x20, #864]
  407680:	str	w1, [x0, #12]
  407684:	bl	4065ec <sqrt@plt+0x4edc>
  407688:	cmn	w0, #0x1
  40768c:	b.eq	407f54 <sqrt@plt+0x6844>  // b.none
  407690:	stp	x23, x24, [sp, #48]
  407694:	cmp	w0, #0x78
  407698:	b.ne	4077e8 <sqrt@plt+0x60d8>  // b.any
  40769c:	bl	40622c <sqrt@plt+0x4b1c>
  4076a0:	mov	x19, x0
  4076a4:	ldrb	w0, [x0]
  4076a8:	cmp	w0, #0x54
  4076ac:	b.ne	407808 <sqrt@plt+0x60f8>  // b.any
  4076b0:	mov	x0, x19
  4076b4:	bl	4015a0 <_ZdaPv@plt>
  4076b8:	bl	40622c <sqrt@plt+0x4b1c>
  4076bc:	mov	x19, x0
  4076c0:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4076c4:	ldr	x0, [x0, #904]
  4076c8:	cbz	x0, 407828 <sqrt@plt+0x6118>
  4076cc:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4076d0:	ldr	x0, [x0, #920]
  4076d4:	cbz	x0, 407858 <sqrt@plt+0x6148>
  4076d8:	mov	x1, x19
  4076dc:	bl	4015f0 <strcmp@plt>
  4076e0:	cbnz	w0, 407f34 <sqrt@plt+0x6824>
  4076e4:	mov	x0, x19
  4076e8:	bl	4015a0 <_ZdaPv@plt>
  4076ec:	bl	406750 <sqrt@plt+0x5040>
  4076f0:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4076f4:	ldr	x1, [x0, #864]
  4076f8:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  4076fc:	ldr	w0, [x0, #1464]
  407700:	add	w0, w0, w0, lsl #2
  407704:	lsl	w0, w0, #1
  407708:	str	w0, [x1, #4]
  40770c:	bl	4065ec <sqrt@plt+0x4edc>
  407710:	cmp	w0, #0x78
  407714:	b.ne	40787c <sqrt@plt+0x616c>  // b.any
  407718:	bl	40622c <sqrt@plt+0x4b1c>
  40771c:	mov	x19, x0
  407720:	ldrb	w0, [x0]
  407724:	cmp	w0, #0x72
  407728:	b.ne	40789c <sqrt@plt+0x618c>  // b.any
  40772c:	mov	x0, x19
  407730:	bl	4015a0 <_ZdaPv@plt>
  407734:	bl	406060 <sqrt@plt+0x4950>
  407738:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40773c:	ldr	w1, [x1, #3956]
  407740:	cmp	w0, w1
  407744:	b.ne	4078bc <sqrt@plt+0x61ac>  // b.any
  407748:	bl	406060 <sqrt@plt+0x4950>
  40774c:	adrp	x1, 427000 <_Znam@GLIBCXX_3.4>
  407750:	ldr	w1, [x1, #1472]
  407754:	cmp	w1, w0
  407758:	b.ne	4078dc <sqrt@plt+0x61cc>  // b.any
  40775c:	bl	406060 <sqrt@plt+0x4950>
  407760:	adrp	x1, 427000 <_Znam@GLIBCXX_3.4>
  407764:	ldr	w1, [x1, #1468]
  407768:	cmp	w1, w0
  40776c:	b.ne	4078fc <sqrt@plt+0x61ec>  // b.any
  407770:	bl	406750 <sqrt@plt+0x5040>
  407774:	bl	4065ec <sqrt@plt+0x4edc>
  407778:	cmp	w0, #0x78
  40777c:	b.ne	40791c <sqrt@plt+0x620c>  // b.any
  407780:	bl	40622c <sqrt@plt+0x4b1c>
  407784:	mov	x19, x0
  407788:	ldrb	w0, [x0]
  40778c:	cmp	w0, #0x69
  407790:	b.ne	40793c <sqrt@plt+0x622c>  // b.any
  407794:	mov	x0, x19
  407798:	bl	4015a0 <_ZdaPv@plt>
  40779c:	bl	406750 <sqrt@plt+0x5040>
  4077a0:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4077a4:	ldr	x0, [x0, #904]
  4077a8:	cbz	x0, 40795c <sqrt@plt+0x624c>
  4077ac:	mov	w20, #0x0                   	// #0
  4077b0:	adrp	x21, 410000 <_ZdlPvm@@Base+0x10e4>
  4077b4:	add	x21, x21, #0xd2c
  4077b8:	b	407d78 <sqrt@plt+0x6668>
  4077bc:	mov	x1, x19
  4077c0:	add	x0, sp, #0x50
  4077c4:	bl	4095ac <sqrt@plt+0x7e9c>
  4077c8:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4077cc:	add	x2, x2, #0xee0
  4077d0:	mov	x3, x2
  4077d4:	add	x1, sp, #0x50
  4077d8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4077dc:	add	x0, x0, #0xb30
  4077e0:	bl	409a60 <sqrt@plt+0x8350>
  4077e4:	b	407f08 <sqrt@plt+0x67f8>
  4077e8:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4077ec:	add	x1, x1, #0xee0
  4077f0:	mov	x3, x1
  4077f4:	mov	x2, x1
  4077f8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4077fc:	add	x0, x0, #0xb48
  407800:	bl	409ab0 <sqrt@plt+0x83a0>
  407804:	b	40769c <sqrt@plt+0x5f8c>
  407808:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40780c:	add	x1, x1, #0xee0
  407810:	mov	x3, x1
  407814:	mov	x2, x1
  407818:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  40781c:	add	x0, x0, #0xb48
  407820:	bl	409ab0 <sqrt@plt+0x83a0>
  407824:	b	4076b0 <sqrt@plt+0x5fa0>
  407828:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40782c:	str	x19, [x0, #920]
  407830:	bl	40c128 <sqrt@plt+0xaa18>
  407834:	cbnz	w0, 4076ec <sqrt@plt+0x5fdc>
  407838:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40783c:	add	x1, x1, #0xee0
  407840:	mov	x3, x1
  407844:	mov	x2, x1
  407848:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  40784c:	add	x0, x0, #0xb68
  407850:	bl	409ab0 <sqrt@plt+0x83a0>
  407854:	b	4076ec <sqrt@plt+0x5fdc>
  407858:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40785c:	add	x1, x1, #0xee0
  407860:	mov	x3, x1
  407864:	mov	x2, x1
  407868:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  40786c:	add	x0, x0, #0xb90
  407870:	bl	409ab0 <sqrt@plt+0x83a0>
  407874:	cbz	x19, 4076ec <sqrt@plt+0x5fdc>
  407878:	b	4076e4 <sqrt@plt+0x5fd4>
  40787c:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407880:	add	x1, x1, #0xee0
  407884:	mov	x3, x1
  407888:	mov	x2, x1
  40788c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  407890:	add	x0, x0, #0xbb8
  407894:	bl	409ab0 <sqrt@plt+0x83a0>
  407898:	b	407718 <sqrt@plt+0x6008>
  40789c:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4078a0:	add	x1, x1, #0xee0
  4078a4:	mov	x3, x1
  4078a8:	mov	x2, x1
  4078ac:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4078b0:	add	x0, x0, #0xbb8
  4078b4:	bl	409ab0 <sqrt@plt+0x83a0>
  4078b8:	b	40772c <sqrt@plt+0x601c>
  4078bc:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4078c0:	add	x1, x1, #0xee0
  4078c4:	mov	x3, x1
  4078c8:	mov	x2, x1
  4078cc:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4078d0:	add	x0, x0, #0xbe0
  4078d4:	bl	409ab0 <sqrt@plt+0x83a0>
  4078d8:	b	407748 <sqrt@plt+0x6038>
  4078dc:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4078e0:	add	x1, x1, #0xee0
  4078e4:	mov	x3, x1
  4078e8:	mov	x2, x1
  4078ec:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4078f0:	add	x0, x0, #0xc00
  4078f4:	bl	409ab0 <sqrt@plt+0x83a0>
  4078f8:	b	40775c <sqrt@plt+0x604c>
  4078fc:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407900:	add	x1, x1, #0xee0
  407904:	mov	x3, x1
  407908:	mov	x2, x1
  40790c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  407910:	add	x0, x0, #0xc30
  407914:	bl	409ab0 <sqrt@plt+0x83a0>
  407918:	b	407770 <sqrt@plt+0x6060>
  40791c:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407920:	add	x1, x1, #0xee0
  407924:	mov	x3, x1
  407928:	mov	x2, x1
  40792c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  407930:	add	x0, x0, #0xc58
  407934:	bl	409ab0 <sqrt@plt+0x83a0>
  407938:	b	407780 <sqrt@plt+0x6070>
  40793c:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407940:	add	x1, x1, #0xee0
  407944:	mov	x3, x1
  407948:	mov	x2, x1
  40794c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  407950:	add	x0, x0, #0xc58
  407954:	bl	409ab0 <sqrt@plt+0x83a0>
  407958:	b	407794 <sqrt@plt+0x6084>
  40795c:	bl	4056dc <sqrt@plt+0x3fcc>
  407960:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407964:	str	x0, [x1, #904]
  407968:	b	4077ac <sqrt@plt+0x609c>
  40796c:	bl	40657c <sqrt@plt+0x4e6c>
  407970:	b	407d78 <sqrt@plt+0x6668>
  407974:	bl	405eec <sqrt@plt+0x47dc>
  407978:	mov	w22, w0
  40797c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407980:	ldr	w0, [x0, #912]
  407984:	cmp	w0, #0x0
  407988:	b.le	407a10 <sqrt@plt+0x6300>
  40798c:	sub	w0, w22, #0x30
  407990:	cmp	w0, #0x9
  407994:	b.hi	407a1c <sqrt@plt+0x630c>  // b.pmore
  407998:	strb	w19, [sp, #72]
  40799c:	strb	w22, [sp, #73]
  4079a0:	strb	wzr, [sp, #74]
  4079a4:	bl	4015b0 <__errno_location@plt>
  4079a8:	mov	x19, x0
  4079ac:	str	wzr, [x0]
  4079b0:	mov	w2, #0xa                   	// #10
  4079b4:	mov	x1, #0x0                   	// #0
  4079b8:	add	x0, sp, #0x48
  4079bc:	bl	401480 <strtol@plt>
  4079c0:	mov	x22, x0
  4079c4:	ldr	w1, [x19]
  4079c8:	cbnz	w1, 407a40 <sqrt@plt+0x6330>
  4079cc:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4079d0:	ldr	x2, [x1, #864]
  4079d4:	ldr	w1, [x2, #8]
  4079d8:	add	w0, w1, w22
  4079dc:	str	w0, [x2, #8]
  4079e0:	bl	405eec <sqrt@plt+0x47dc>
  4079e4:	cmp	w0, #0xa
  4079e8:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  4079ec:	b.ne	407a60 <sqrt@plt+0x6350>  // b.any
  4079f0:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4079f4:	add	x1, x1, #0xee0
  4079f8:	mov	x3, x1
  4079fc:	mov	x2, x1
  407a00:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  407a04:	add	x0, x0, #0xcb0
  407a08:	bl	409a60 <sqrt@plt+0x8350>
  407a0c:	b	407d78 <sqrt@plt+0x6668>
  407a10:	mov	w0, w19
  407a14:	bl	405eb4 <sqrt@plt+0x47a4>
  407a18:	b	40798c <sqrt@plt+0x627c>
  407a1c:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407a20:	add	x1, x1, #0xee0
  407a24:	mov	x3, x1
  407a28:	mov	x2, x1
  407a2c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  407a30:	add	x0, x0, #0xc80
  407a34:	bl	409a60 <sqrt@plt+0x8350>
  407a38:	mov	w22, #0x0                   	// #0
  407a3c:	b	407998 <sqrt@plt+0x6288>
  407a40:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407a44:	add	x1, x1, #0xee0
  407a48:	mov	x3, x1
  407a4c:	mov	x2, x1
  407a50:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  407a54:	add	x0, x0, #0xc90
  407a58:	bl	409a60 <sqrt@plt+0x8350>
  407a5c:	b	4079cc <sqrt@plt+0x62bc>
  407a60:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407a64:	add	x4, x1, #0x360
  407a68:	mov	x3, #0x0                   	// #0
  407a6c:	ldr	x2, [x1, #864]
  407a70:	mov	w1, w0
  407a74:	ldr	x0, [x4, #40]
  407a78:	bl	4085b8 <sqrt@plt+0x6ea8>
  407a7c:	b	407d78 <sqrt@plt+0x6668>
  407a80:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407a84:	ldr	w0, [x0, #912]
  407a88:	cmp	w0, #0x0
  407a8c:	b.le	407ac8 <sqrt@plt+0x63b8>
  407a90:	bl	405eec <sqrt@plt+0x47dc>
  407a94:	cmn	w0, #0x1
  407a98:	cset	w19, eq  // eq = none
  407a9c:	cmp	w0, #0xa
  407aa0:	csinc	w19, w19, wzr, ne  // ne = any
  407aa4:	cbz	w19, 407ad4 <sqrt@plt+0x63c4>
  407aa8:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407aac:	add	x1, x1, #0xee0
  407ab0:	mov	x3, x1
  407ab4:	mov	x2, x1
  407ab8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  407abc:	add	x0, x0, #0xcd0
  407ac0:	bl	409a60 <sqrt@plt+0x8350>
  407ac4:	b	407d78 <sqrt@plt+0x6668>
  407ac8:	mov	w0, #0x63                  	// #99
  407acc:	bl	405eb4 <sqrt@plt+0x47a4>
  407ad0:	b	407a90 <sqrt@plt+0x6380>
  407ad4:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407ad8:	add	x4, x1, #0x360
  407adc:	mov	x3, #0x0                   	// #0
  407ae0:	ldr	x2, [x1, #864]
  407ae4:	mov	w1, w0
  407ae8:	ldr	x0, [x4, #40]
  407aec:	bl	4085b8 <sqrt@plt+0x6ea8>
  407af0:	mov	w20, w19
  407af4:	b	407d78 <sqrt@plt+0x6668>
  407af8:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407afc:	ldr	w0, [x0, #912]
  407b00:	cmp	w0, #0x0
  407b04:	b.le	407b3c <sqrt@plt+0x642c>
  407b08:	bl	40622c <sqrt@plt+0x4b1c>
  407b0c:	mov	x19, x0
  407b10:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407b14:	add	x4, x0, #0x360
  407b18:	mov	x3, #0x0                   	// #0
  407b1c:	ldr	x2, [x0, #864]
  407b20:	mov	x1, x19
  407b24:	ldr	x0, [x4, #40]
  407b28:	bl	40862c <sqrt@plt+0x6f1c>
  407b2c:	cbz	x19, 407d78 <sqrt@plt+0x6668>
  407b30:	mov	x0, x19
  407b34:	bl	4015a0 <_ZdaPv@plt>
  407b38:	b	407d78 <sqrt@plt+0x6668>
  407b3c:	mov	w0, #0x43                  	// #67
  407b40:	bl	405eb4 <sqrt@plt+0x47a4>
  407b44:	b	407b08 <sqrt@plt+0x63f8>
  407b48:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407b4c:	ldr	w0, [x0, #912]
  407b50:	cmp	w0, #0x0
  407b54:	b.le	407b60 <sqrt@plt+0x6450>
  407b58:	bl	406e18 <sqrt@plt+0x5708>
  407b5c:	b	407d78 <sqrt@plt+0x6668>
  407b60:	mov	w0, #0x44                  	// #68
  407b64:	bl	405eb4 <sqrt@plt+0x47a4>
  407b68:	b	407b58 <sqrt@plt+0x6448>
  407b6c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407b70:	ldr	x19, [x0, #864]
  407b74:	bl	406060 <sqrt@plt+0x4950>
  407b78:	str	w0, [x19]
  407b7c:	b	407d78 <sqrt@plt+0x6668>
  407b80:	bl	405f68 <sqrt@plt+0x4858>
  407b84:	mov	x19, x0
  407b88:	bl	4064a4 <sqrt@plt+0x4d94>
  407b8c:	cbz	x19, 407d78 <sqrt@plt+0x6668>
  407b90:	mov	x0, x19
  407b94:	bl	4015a0 <_ZdaPv@plt>
  407b98:	b	407d78 <sqrt@plt+0x6668>
  407b9c:	bl	406060 <sqrt@plt+0x4950>
  407ba0:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407ba4:	ldr	x2, [x1, #864]
  407ba8:	ldr	w1, [x2, #8]
  407bac:	add	w1, w1, w0
  407bb0:	str	w1, [x2, #8]
  407bb4:	b	407d78 <sqrt@plt+0x6668>
  407bb8:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407bbc:	ldr	x19, [x0, #864]
  407bc0:	bl	406060 <sqrt@plt+0x4950>
  407bc4:	str	w0, [x19, #8]
  407bc8:	b	407d78 <sqrt@plt+0x6668>
  407bcc:	adrp	x19, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407bd0:	add	x22, x19, #0x360
  407bd4:	ldr	x0, [x19, #864]
  407bd8:	ldr	x0, [x0, #24]
  407bdc:	bl	406cdc <sqrt@plt+0x55cc>
  407be0:	ldr	x0, [x22, #40]
  407be4:	ldr	x1, [x0]
  407be8:	ldr	x2, [x1, #32]
  407bec:	ldr	x1, [x19, #864]
  407bf0:	blr	x2
  407bf4:	b	407d78 <sqrt@plt+0x6668>
  407bf8:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407bfc:	ldr	w0, [x0, #912]
  407c00:	cmp	w0, #0x0
  407c04:	b.le	407c28 <sqrt@plt+0x6518>
  407c08:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407c0c:	ldr	x0, [x0, #904]
  407c10:	ldr	x1, [x0]
  407c14:	ldr	x1, [x1, #72]
  407c18:	blr	x1
  407c1c:	bl	406060 <sqrt@plt+0x4950>
  407c20:	bl	406060 <sqrt@plt+0x4950>
  407c24:	b	407d78 <sqrt@plt+0x6668>
  407c28:	mov	w0, #0x6e                  	// #110
  407c2c:	bl	405eb4 <sqrt@plt+0x47a4>
  407c30:	b	407c08 <sqrt@plt+0x64f8>
  407c34:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407c38:	ldr	w0, [x0, #912]
  407c3c:	cmp	w0, #0x0
  407c40:	b.le	407c74 <sqrt@plt+0x6564>
  407c44:	adrp	x22, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407c48:	add	x0, x22, #0x360
  407c4c:	ldr	x19, [x0, #40]
  407c50:	ldr	x0, [x19]
  407c54:	ldr	x23, [x0, #16]
  407c58:	bl	406060 <sqrt@plt+0x4950>
  407c5c:	mov	x3, #0x0                   	// #0
  407c60:	ldr	x2, [x22, #864]
  407c64:	mov	w1, w0
  407c68:	mov	x0, x19
  407c6c:	blr	x23
  407c70:	b	407d78 <sqrt@plt+0x6668>
  407c74:	mov	w0, #0x4e                  	// #78
  407c78:	bl	405eb4 <sqrt@plt+0x47a4>
  407c7c:	b	407c44 <sqrt@plt+0x6534>
  407c80:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407c84:	ldr	w0, [x0, #912]
  407c88:	cmp	w0, #0x0
  407c8c:	b.le	407cb0 <sqrt@plt+0x65a0>
  407c90:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407c94:	add	x0, x1, #0x360
  407c98:	ldr	x0, [x0, #40]
  407c9c:	ldr	x1, [x1, #864]
  407ca0:	ldr	x2, [x0]
  407ca4:	ldr	x2, [x2, #56]
  407ca8:	ldr	w1, [x1, #12]
  407cac:	blr	x2
  407cb0:	adrp	x19, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407cb4:	add	x0, x19, #0x360
  407cb8:	ldr	w1, [x0, #48]
  407cbc:	add	w1, w1, #0x1
  407cc0:	str	w1, [x0, #48]
  407cc4:	ldr	x22, [x0, #40]
  407cc8:	ldr	x0, [x22]
  407ccc:	ldr	x23, [x0, #48]
  407cd0:	bl	406060 <sqrt@plt+0x4950>
  407cd4:	mov	w1, w0
  407cd8:	mov	x0, x22
  407cdc:	blr	x23
  407ce0:	ldr	x0, [x19, #864]
  407ce4:	str	wzr, [x0, #12]
  407ce8:	b	407d78 <sqrt@plt+0x6668>
  407cec:	adrp	x19, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407cf0:	ldr	x22, [x19, #864]
  407cf4:	bl	406060 <sqrt@plt+0x4950>
  407cf8:	str	w0, [x22, #4]
  407cfc:	ldr	x0, [x19, #864]
  407d00:	ldr	w2, [x0, #16]
  407d04:	ldr	w1, [x0, #4]
  407d08:	cmp	w2, w1
  407d0c:	b.ne	407d78 <sqrt@plt+0x6668>  // b.any
  407d10:	str	wzr, [x0, #16]
  407d14:	b	407d78 <sqrt@plt+0x6668>
  407d18:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407d1c:	ldr	w0, [x0, #912]
  407d20:	cmp	w0, #0x0
  407d24:	b.le	407da8 <sqrt@plt+0x6698>
  407d28:	bl	40622c <sqrt@plt+0x4b1c>
  407d2c:	mov	x23, x0
  407d30:	ldrb	w1, [x0]
  407d34:	cbz	w1, 407d70 <sqrt@plt+0x6660>
  407d38:	add	x22, x0, #0x1
  407d3c:	adrp	x19, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407d40:	add	x19, x19, #0x360
  407d44:	add	x3, sp, #0x48
  407d48:	ldr	x2, [x19]
  407d4c:	ldr	x0, [x19, #40]
  407d50:	bl	4085b8 <sqrt@plt+0x6ea8>
  407d54:	ldr	x2, [x19]
  407d58:	ldr	w1, [x2, #8]
  407d5c:	ldr	w0, [sp, #72]
  407d60:	add	w1, w1, w0
  407d64:	str	w1, [x2, #8]
  407d68:	ldrb	w1, [x22], #1
  407d6c:	cbnz	w1, 407d44 <sqrt@plt+0x6634>
  407d70:	mov	x0, x23
  407d74:	bl	4015a0 <_ZdaPv@plt>
  407d78:	cbnz	w20, 407e9c <sqrt@plt+0x678c>
  407d7c:	bl	4065ec <sqrt@plt+0x4edc>
  407d80:	mov	w19, w0
  407d84:	cmn	w0, #0x1
  407d88:	b.eq	407e9c <sqrt@plt+0x678c>  // b.none
  407d8c:	sub	w1, w0, #0x23
  407d90:	cmp	w1, #0x55
  407d94:	b.hi	407e6c <sqrt@plt+0x675c>  // b.pmore
  407d98:	ldrh	w0, [x21, w1, uxtw #1]
  407d9c:	adr	x1, 407da8 <sqrt@plt+0x6698>
  407da0:	add	x0, x1, w0, sxth #2
  407da4:	br	x0
  407da8:	mov	w0, #0x74                  	// #116
  407dac:	bl	405eb4 <sqrt@plt+0x47a4>
  407db0:	b	407d28 <sqrt@plt+0x6618>
  407db4:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407db8:	ldr	w0, [x0, #912]
  407dbc:	cmp	w0, #0x0
  407dc0:	b.le	407e24 <sqrt@plt+0x6714>
  407dc4:	bl	406060 <sqrt@plt+0x4950>
  407dc8:	mov	w23, w0
  407dcc:	bl	40622c <sqrt@plt+0x4b1c>
  407dd0:	mov	x24, x0
  407dd4:	ldrb	w1, [x0]
  407dd8:	cbz	w1, 407e18 <sqrt@plt+0x6708>
  407ddc:	add	x22, x0, #0x1
  407de0:	adrp	x19, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407de4:	add	x19, x19, #0x360
  407de8:	add	x3, sp, #0x48
  407dec:	ldr	x2, [x19]
  407df0:	ldr	x0, [x19, #40]
  407df4:	bl	4085b8 <sqrt@plt+0x6ea8>
  407df8:	ldr	x0, [x19]
  407dfc:	ldr	w1, [sp, #72]
  407e00:	add	w2, w23, w1
  407e04:	ldr	w1, [x0, #8]
  407e08:	add	w1, w1, w2
  407e0c:	str	w1, [x0, #8]
  407e10:	ldrb	w1, [x22], #1
  407e14:	cbnz	w1, 407de8 <sqrt@plt+0x66d8>
  407e18:	mov	x0, x24
  407e1c:	bl	4015a0 <_ZdaPv@plt>
  407e20:	b	407d78 <sqrt@plt+0x6668>
  407e24:	mov	w0, #0x75                  	// #117
  407e28:	bl	405eb4 <sqrt@plt+0x47a4>
  407e2c:	b	407dc4 <sqrt@plt+0x66b4>
  407e30:	bl	406060 <sqrt@plt+0x4950>
  407e34:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407e38:	ldr	x2, [x1, #864]
  407e3c:	ldr	w1, [x2, #12]
  407e40:	add	w1, w1, w0
  407e44:	str	w1, [x2, #12]
  407e48:	b	407d78 <sqrt@plt+0x6668>
  407e4c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407e50:	ldr	x19, [x0, #864]
  407e54:	bl	406060 <sqrt@plt+0x4950>
  407e58:	str	w0, [x19, #12]
  407e5c:	b	407d78 <sqrt@plt+0x6668>
  407e60:	bl	407228 <sqrt@plt+0x5b18>
  407e64:	and	w20, w0, #0xff
  407e68:	b	407d78 <sqrt@plt+0x6668>
  407e6c:	mov	w1, w19
  407e70:	add	x0, sp, #0x60
  407e74:	bl	409604 <sqrt@plt+0x7ef4>
  407e78:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407e7c:	add	x2, x2, #0xee0
  407e80:	mov	x3, x2
  407e84:	add	x1, sp, #0x60
  407e88:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  407e8c:	add	x0, x0, #0xcf0
  407e90:	bl	409a88 <sqrt@plt+0x8378>
  407e94:	bl	40657c <sqrt@plt+0x4e6c>
  407e98:	b	407d78 <sqrt@plt+0x6668>
  407e9c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407ea0:	ldr	w0, [x0, #912]
  407ea4:	cmp	w0, #0x0
  407ea8:	b.le	407ecc <sqrt@plt+0x67bc>
  407eac:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407eb0:	add	x0, x1, #0x360
  407eb4:	ldr	x0, [x0, #40]
  407eb8:	ldr	x1, [x1, #864]
  407ebc:	ldr	x2, [x0]
  407ec0:	ldr	x2, [x2, #56]
  407ec4:	ldr	w1, [x1, #12]
  407ec8:	blr	x2
  407ecc:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407ed0:	ldr	x0, [x0, #904]
  407ed4:	cbz	x0, 407ee4 <sqrt@plt+0x67d4>
  407ed8:	ldr	x1, [x0]
  407edc:	ldr	x1, [x1, #8]
  407ee0:	blr	x1
  407ee4:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407ee8:	add	x0, x0, #0x360
  407eec:	str	xzr, [x0, #40]
  407ef0:	ldr	x0, [x0, #8]
  407ef4:	bl	401470 <fclose@plt>
  407ef8:	cbz	w20, 407f14 <sqrt@plt+0x6804>
  407efc:	bl	405e38 <sqrt@plt+0x4728>
  407f00:	ldp	x21, x22, [sp, #32]
  407f04:	ldp	x23, x24, [sp, #48]
  407f08:	ldp	x19, x20, [sp, #16]
  407f0c:	ldp	x29, x30, [sp], #112
  407f10:	ret
  407f14:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407f18:	add	x1, x1, #0xee0
  407f1c:	mov	x3, x1
  407f20:	mov	x2, x1
  407f24:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  407f28:	add	x0, x0, #0xd10
  407f2c:	bl	409a88 <sqrt@plt+0x8378>
  407f30:	b	407efc <sqrt@plt+0x67ec>
  407f34:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407f38:	add	x1, x1, #0xee0
  407f3c:	mov	x3, x1
  407f40:	mov	x2, x1
  407f44:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  407f48:	add	x0, x0, #0xb90
  407f4c:	bl	409ab0 <sqrt@plt+0x83a0>
  407f50:	b	4076e4 <sqrt@plt+0x5fd4>
  407f54:	ldp	x21, x22, [sp, #32]
  407f58:	b	407f08 <sqrt@plt+0x67f8>
  407f5c:	ret
  407f60:	ret
  407f64:	ret
  407f68:	ret
  407f6c:	ret
  407f70:	ret
  407f74:	stp	x29, x30, [sp, #-16]!
  407f78:	mov	x29, sp
  407f7c:	mov	x0, x1
  407f80:	mov	w2, #0x0                   	// #0
  407f84:	mov	x1, #0x0                   	// #0
  407f88:	bl	40c0a0 <sqrt@plt+0xa990>
  407f8c:	ldp	x29, x30, [sp], #16
  407f90:	ret
  407f94:	stp	x29, x30, [sp, #-128]!
  407f98:	mov	x29, sp
  407f9c:	stp	x19, x20, [sp, #16]
  407fa0:	stp	x23, x24, [sp, #48]
  407fa4:	mov	x19, x0
  407fa8:	mov	w24, w1
  407fac:	mov	x20, x2
  407fb0:	mov	x23, x3
  407fb4:	mov	w0, w1
  407fb8:	bl	40ec24 <sqrt@plt+0xd514>
  407fbc:	ldr	w1, [x20]
  407fc0:	tbnz	w1, #31, 40803c <sqrt@plt+0x692c>
  407fc4:	stp	x21, x22, [sp, #32]
  407fc8:	mov	x21, x0
  407fcc:	ldr	w0, [x19, #24]
  407fd0:	cmp	w0, w1
  407fd4:	b.le	408038 <sqrt@plt+0x6928>
  407fd8:	ldr	x0, [x19, #16]
  407fdc:	ldr	x22, [x0, w1, sxtw #3]
  407fe0:	cbz	x22, 408070 <sqrt@plt+0x6960>
  407fe4:	mov	x1, x21
  407fe8:	mov	x0, x22
  407fec:	bl	40a268 <sqrt@plt+0x8b58>
  407ff0:	cbz	w0, 40809c <sqrt@plt+0x698c>
  407ff4:	ldr	w2, [x20, #4]
  407ff8:	mov	x1, x21
  407ffc:	mov	x0, x22
  408000:	bl	40ac54 <sqrt@plt+0x9544>
  408004:	mov	w4, w0
  408008:	cbz	x23, 408010 <sqrt@plt+0x6900>
  40800c:	str	w0, [x23]
  408010:	ldr	x0, [x19]
  408014:	ldr	x6, [x0, #96]
  408018:	mov	x5, #0x0                   	// #0
  40801c:	mov	x3, x20
  408020:	mov	x2, x22
  408024:	mov	x1, x21
  408028:	mov	x0, x19
  40802c:	blr	x6
  408030:	ldp	x21, x22, [sp, #32]
  408034:	b	408060 <sqrt@plt+0x6950>
  408038:	ldp	x21, x22, [sp, #32]
  40803c:	add	x0, sp, #0x40
  408040:	bl	4095d4 <sqrt@plt+0x7ec4>
  408044:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408048:	add	x2, x2, #0xee0
  40804c:	mov	x3, x2
  408050:	add	x1, sp, #0x40
  408054:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  408058:	add	x0, x0, #0xdd8
  40805c:	bl	409a60 <sqrt@plt+0x8350>
  408060:	ldp	x19, x20, [sp, #16]
  408064:	ldp	x23, x24, [sp, #48]
  408068:	ldp	x29, x30, [sp], #128
  40806c:	ret
  408070:	add	x0, sp, #0x50
  408074:	bl	4095d4 <sqrt@plt+0x7ec4>
  408078:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40807c:	add	x2, x2, #0xee0
  408080:	mov	x3, x2
  408084:	add	x1, sp, #0x50
  408088:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  40808c:	add	x0, x0, #0xdf0
  408090:	bl	409a60 <sqrt@plt+0x8350>
  408094:	ldp	x21, x22, [sp, #32]
  408098:	b	408060 <sqrt@plt+0x6950>
  40809c:	mov	x0, x22
  4080a0:	bl	40aef8 <sqrt@plt+0x97e8>
  4080a4:	mov	x1, x0
  4080a8:	add	x0, sp, #0x60
  4080ac:	bl	4095ac <sqrt@plt+0x7e9c>
  4080b0:	mov	w1, w24
  4080b4:	add	x0, sp, #0x70
  4080b8:	bl	4095d4 <sqrt@plt+0x7ec4>
  4080bc:	adrp	x3, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4080c0:	add	x3, x3, #0xee0
  4080c4:	add	x2, sp, #0x70
  4080c8:	add	x1, sp, #0x60
  4080cc:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4080d0:	add	x0, x0, #0xe08
  4080d4:	bl	409a60 <sqrt@plt+0x8350>
  4080d8:	ldp	x21, x22, [sp, #32]
  4080dc:	b	408060 <sqrt@plt+0x6950>
  4080e0:	str	x1, [x0]
  4080e4:	str	x2, [x0, #8]
  4080e8:	ret
  4080ec:	adrp	x1, 410000 <_ZdlPvm@@Base+0x10e4>
  4080f0:	add	x1, x1, #0xf20
  4080f4:	str	x1, [x0]
  4080f8:	str	xzr, [x0, #8]
  4080fc:	str	xzr, [x0, #16]
  408100:	str	wzr, [x0, #24]
  408104:	ret
  408108:	stp	x29, x30, [sp, #-48]!
  40810c:	mov	x29, sp
  408110:	stp	x19, x20, [sp, #16]
  408114:	mov	x20, x0
  408118:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  40811c:	add	x0, x0, #0xf20
  408120:	str	x0, [x20]
  408124:	ldr	x0, [x20, #16]
  408128:	cbz	x0, 408130 <sqrt@plt+0x6a20>
  40812c:	bl	4015a0 <_ZdaPv@plt>
  408130:	ldr	x19, [x20, #8]
  408134:	cbz	x19, 40817c <sqrt@plt+0x6a6c>
  408138:	str	x21, [sp, #32]
  40813c:	mov	x21, #0x10                  	// #16
  408140:	b	408158 <sqrt@plt+0x6a48>
  408144:	mov	x1, x21
  408148:	mov	x0, x19
  40814c:	bl	40ef1c <_ZdlPvm@@Base>
  408150:	ldr	x19, [x20, #8]
  408154:	cbz	x19, 408178 <sqrt@plt+0x6a68>
  408158:	ldr	x0, [x19, #8]
  40815c:	str	x0, [x20, #8]
  408160:	ldr	x0, [x19]
  408164:	cbz	x0, 408144 <sqrt@plt+0x6a34>
  408168:	ldr	x1, [x0]
  40816c:	ldr	x1, [x1, #8]
  408170:	blr	x1
  408174:	b	408144 <sqrt@plt+0x6a34>
  408178:	ldr	x21, [sp, #32]
  40817c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408180:	ldr	x0, [x0, #496]
  408184:	bl	4016b0 <ferror@plt>
  408188:	cbnz	w0, 40819c <sqrt@plt+0x6a8c>
  40818c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408190:	ldr	x0, [x0, #496]
  408194:	bl	401570 <fflush@plt>
  408198:	tbz	w0, #31, 4081b8 <sqrt@plt+0x6aa8>
  40819c:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4081a0:	add	x1, x1, #0xee0
  4081a4:	mov	x3, x1
  4081a8:	mov	x2, x1
  4081ac:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4081b0:	add	x0, x0, #0xe40
  4081b4:	bl	409ab0 <sqrt@plt+0x83a0>
  4081b8:	ldp	x19, x20, [sp, #16]
  4081bc:	ldp	x29, x30, [sp], #48
  4081c0:	ret
  4081c4:	stp	x29, x30, [sp, #-32]!
  4081c8:	mov	x29, sp
  4081cc:	str	x19, [sp, #16]
  4081d0:	mov	x19, x0
  4081d4:	bl	408108 <sqrt@plt+0x69f8>
  4081d8:	mov	x1, #0x38                  	// #56
  4081dc:	mov	x0, x19
  4081e0:	bl	40ef1c <_ZdlPvm@@Base>
  4081e4:	ldr	x19, [sp, #16]
  4081e8:	ldp	x29, x30, [sp], #32
  4081ec:	ret
  4081f0:	stp	x29, x30, [sp, #-48]!
  4081f4:	mov	x29, sp
  4081f8:	stp	x19, x20, [sp, #16]
  4081fc:	str	x21, [sp, #32]
  408200:	mov	x21, x0
  408204:	mov	x20, x1
  408208:	ldr	x19, [x0, #8]
  40820c:	cbz	x19, 40822c <sqrt@plt+0x6b1c>
  408210:	ldr	x0, [x19]
  408214:	bl	40aef8 <sqrt@plt+0x97e8>
  408218:	mov	x1, x20
  40821c:	bl	4015f0 <strcmp@plt>
  408220:	cbz	w0, 408274 <sqrt@plt+0x6b64>
  408224:	ldr	x19, [x19, #8]
  408228:	cbnz	x19, 408210 <sqrt@plt+0x6b00>
  40822c:	ldr	x0, [x21]
  408230:	ldr	x2, [x0, #64]
  408234:	mov	x1, x20
  408238:	mov	x0, x21
  40823c:	blr	x2
  408240:	mov	x19, x0
  408244:	cbz	x0, 40827c <sqrt@plt+0x6b6c>
  408248:	mov	x0, #0x10                  	// #16
  40824c:	bl	40eeac <_Znwm@@Base>
  408250:	ldr	x1, [x21, #8]
  408254:	str	x19, [x0]
  408258:	str	x1, [x0, #8]
  40825c:	str	x0, [x21, #8]
  408260:	mov	x0, x19
  408264:	ldp	x19, x20, [sp, #16]
  408268:	ldr	x21, [sp, #32]
  40826c:	ldp	x29, x30, [sp], #48
  408270:	ret
  408274:	ldr	x19, [x19]
  408278:	b	408260 <sqrt@plt+0x6b50>
  40827c:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408280:	add	x1, x1, #0xee0
  408284:	mov	x3, x1
  408288:	mov	x2, x1
  40828c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  408290:	add	x0, x0, #0xe50
  408294:	bl	409ab0 <sqrt@plt+0x83a0>
  408298:	b	408248 <sqrt@plt+0x6b38>
  40829c:	stp	x29, x30, [sp, #-64]!
  4082a0:	mov	x29, sp
  4082a4:	stp	x19, x20, [sp, #16]
  4082a8:	stp	x21, x22, [sp, #32]
  4082ac:	mov	x19, x0
  4082b0:	mov	w21, w1
  4082b4:	mov	x22, x2
  4082b8:	tbnz	w1, #31, 40834c <sqrt@plt+0x6c3c>
  4082bc:	ldr	w20, [x19, #24]
  4082c0:	cmp	w20, w21
  4082c4:	b.gt	408328 <sqrt@plt+0x6c18>
  4082c8:	cbnz	w20, 408370 <sqrt@plt+0x6c60>
  4082cc:	mov	w0, #0xa                   	// #10
  4082d0:	str	w0, [x19, #24]
  4082d4:	cmp	w21, #0x9
  4082d8:	b.le	408368 <sqrt@plt+0x6c58>
  4082dc:	add	w1, w21, #0x1
  4082e0:	str	w1, [x19, #24]
  4082e4:	sxtw	x0, w1
  4082e8:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  4082ec:	cmp	x2, w1, sxtw
  4082f0:	b.cc	408360 <sqrt@plt+0x6c50>  // b.lo, b.ul, b.last
  4082f4:	lsl	x0, x0, #3
  4082f8:	bl	4013e0 <_Znam@plt>
  4082fc:	str	x0, [x19, #16]
  408300:	ldr	w0, [x19, #24]
  408304:	cmp	w0, #0x0
  408308:	b.le	408328 <sqrt@plt+0x6c18>
  40830c:	mov	x0, #0x0                   	// #0
  408310:	ldr	x1, [x19, #16]
  408314:	str	xzr, [x1, x0, lsl #3]
  408318:	add	x0, x0, #0x1
  40831c:	ldr	w1, [x19, #24]
  408320:	cmp	w1, w0
  408324:	b.gt	408310 <sqrt@plt+0x6c00>
  408328:	mov	x1, x22
  40832c:	mov	x0, x19
  408330:	bl	4081f0 <sqrt@plt+0x6ae0>
  408334:	ldr	x1, [x19, #16]
  408338:	str	x0, [x1, w21, sxtw #3]
  40833c:	ldp	x19, x20, [sp, #16]
  408340:	ldp	x21, x22, [sp, #32]
  408344:	ldp	x29, x30, [sp], #64
  408348:	ret
  40834c:	adrp	x1, 410000 <_ZdlPvm@@Base+0x10e4>
  408350:	add	x1, x1, #0xe68
  408354:	mov	w0, #0x64                  	// #100
  408358:	bl	4086c8 <sqrt@plt+0x6fb8>
  40835c:	b	4082bc <sqrt@plt+0x6bac>
  408360:	str	x23, [sp, #48]
  408364:	bl	4015e0 <__cxa_throw_bad_array_new_length@plt>
  408368:	mov	x0, #0xa                   	// #10
  40836c:	b	4082f4 <sqrt@plt+0x6be4>
  408370:	str	x23, [sp, #48]
  408374:	ldr	x23, [x19, #16]
  408378:	lsl	w1, w20, #1
  40837c:	cmp	w1, w21
  408380:	csinc	w1, w1, w21, gt
  408384:	str	w1, [x19, #24]
  408388:	sxtw	x0, w1
  40838c:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  408390:	cmp	x2, w1, sxtw
  408394:	b.cc	40840c <sqrt@plt+0x6cfc>  // b.lo, b.ul, b.last
  408398:	lsl	x0, x0, #3
  40839c:	bl	4013e0 <_Znam@plt>
  4083a0:	str	x0, [x19, #16]
  4083a4:	cmp	w20, #0x0
  4083a8:	b.le	408410 <sqrt@plt+0x6d00>
  4083ac:	sub	w3, w20, #0x1
  4083b0:	add	x3, x3, #0x1
  4083b4:	lsl	x3, x3, #3
  4083b8:	mov	x0, #0x0                   	// #0
  4083bc:	ldr	x2, [x23, x0]
  4083c0:	ldr	x1, [x19, #16]
  4083c4:	str	x2, [x1, x0]
  4083c8:	add	x0, x0, #0x8
  4083cc:	cmp	x0, x3
  4083d0:	b.ne	4083bc <sqrt@plt+0x6cac>  // b.any
  4083d4:	ldr	w0, [x19, #24]
  4083d8:	cmp	w20, w0
  4083dc:	b.ge	408420 <sqrt@plt+0x6d10>  // b.tcont
  4083e0:	sbfiz	x0, x20, #3, #32
  4083e4:	ldr	x1, [x19, #16]
  4083e8:	str	xzr, [x1, x0]
  4083ec:	add	w20, w20, #0x1
  4083f0:	add	x0, x0, #0x8
  4083f4:	ldr	w1, [x19, #24]
  4083f8:	cmp	w1, w20
  4083fc:	b.gt	4083e4 <sqrt@plt+0x6cd4>
  408400:	cbnz	x23, 408420 <sqrt@plt+0x6d10>
  408404:	ldr	x23, [sp, #48]
  408408:	b	408328 <sqrt@plt+0x6c18>
  40840c:	bl	4015e0 <__cxa_throw_bad_array_new_length@plt>
  408410:	ldr	w0, [x19, #24]
  408414:	cmp	w20, w0
  408418:	b.lt	4083e0 <sqrt@plt+0x6cd0>  // b.tstop
  40841c:	b	408400 <sqrt@plt+0x6cf0>
  408420:	mov	x0, x23
  408424:	bl	4015a0 <_ZdaPv@plt>
  408428:	ldr	x23, [sp, #48]
  40842c:	b	408328 <sqrt@plt+0x6c18>
  408430:	stp	x29, x30, [sp, #-160]!
  408434:	mov	x29, sp
  408438:	stp	x19, x20, [sp, #16]
  40843c:	stp	x21, x22, [sp, #32]
  408440:	stp	x23, x24, [sp, #48]
  408444:	mov	x21, x0
  408448:	mov	x22, x1
  40844c:	mov	x23, x2
  408450:	mov	x24, x3
  408454:	mov	x20, x4
  408458:	mov	x0, x1
  40845c:	bl	40ecfc <sqrt@plt+0xd5ec>
  408460:	ldr	w1, [x23]
  408464:	tbnz	w1, #31, 4084c8 <sqrt@plt+0x6db8>
  408468:	mov	x19, x0
  40846c:	ldr	w0, [x21, #24]
  408470:	cmp	w0, w1
  408474:	b.le	4084c8 <sqrt@plt+0x6db8>
  408478:	ldr	x0, [x21, #16]
  40847c:	ldr	x21, [x0, w1, sxtw #3]
  408480:	str	x21, [x20]
  408484:	cbz	x21, 4084f4 <sqrt@plt+0x6de4>
  408488:	mov	x1, x19
  40848c:	mov	x0, x21
  408490:	bl	40a268 <sqrt@plt+0x8b58>
  408494:	cbz	w0, 408520 <sqrt@plt+0x6e10>
  408498:	ldr	w2, [x23, #4]
  40849c:	mov	x1, x19
  4084a0:	ldr	x0, [x20]
  4084a4:	bl	40ac54 <sqrt@plt+0x9544>
  4084a8:	cbz	x24, 4084b0 <sqrt@plt+0x6da0>
  4084ac:	str	w0, [x24]
  4084b0:	mov	x0, x19
  4084b4:	ldp	x19, x20, [sp, #16]
  4084b8:	ldp	x21, x22, [sp, #32]
  4084bc:	ldp	x23, x24, [sp, #48]
  4084c0:	ldp	x29, x30, [sp], #160
  4084c4:	ret
  4084c8:	add	x0, sp, #0x40
  4084cc:	bl	4095d4 <sqrt@plt+0x7ec4>
  4084d0:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4084d4:	add	x2, x2, #0xee0
  4084d8:	mov	x3, x2
  4084dc:	add	x1, sp, #0x40
  4084e0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4084e4:	add	x0, x0, #0xdd8
  4084e8:	bl	409a60 <sqrt@plt+0x8350>
  4084ec:	mov	x19, #0x0                   	// #0
  4084f0:	b	4084b0 <sqrt@plt+0x6da0>
  4084f4:	add	x0, sp, #0x50
  4084f8:	bl	4095d4 <sqrt@plt+0x7ec4>
  4084fc:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408500:	add	x2, x2, #0xee0
  408504:	mov	x3, x2
  408508:	add	x1, sp, #0x50
  40850c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  408510:	add	x0, x0, #0xdf0
  408514:	bl	409a60 <sqrt@plt+0x8350>
  408518:	mov	x19, x21
  40851c:	b	4084b0 <sqrt@plt+0x6da0>
  408520:	ldrb	w0, [x22]
  408524:	cbz	w0, 408530 <sqrt@plt+0x6e20>
  408528:	ldrb	w0, [x22, #1]
  40852c:	cbz	w0, 408574 <sqrt@plt+0x6e64>
  408530:	ldr	x0, [x20]
  408534:	bl	40aef8 <sqrt@plt+0x97e8>
  408538:	mov	x1, x0
  40853c:	add	x0, sp, #0x80
  408540:	bl	4095ac <sqrt@plt+0x7e9c>
  408544:	mov	x1, x22
  408548:	add	x0, sp, #0x90
  40854c:	bl	4095ac <sqrt@plt+0x7e9c>
  408550:	adrp	x3, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408554:	add	x3, x3, #0xee0
  408558:	add	x2, sp, #0x90
  40855c:	add	x1, sp, #0x80
  408560:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  408564:	add	x0, x0, #0xeb8
  408568:	bl	409a60 <sqrt@plt+0x8350>
  40856c:	mov	x19, #0x0                   	// #0
  408570:	b	4084b0 <sqrt@plt+0x6da0>
  408574:	ldr	x0, [x20]
  408578:	bl	40aef8 <sqrt@plt+0x97e8>
  40857c:	mov	x1, x0
  408580:	add	x0, sp, #0x60
  408584:	bl	4095ac <sqrt@plt+0x7e9c>
  408588:	ldrb	w1, [x22]
  40858c:	add	x0, sp, #0x70
  408590:	bl	4095f4 <sqrt@plt+0x7ee4>
  408594:	adrp	x3, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408598:	add	x3, x3, #0xee0
  40859c:	add	x2, sp, #0x70
  4085a0:	add	x1, sp, #0x60
  4085a4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  4085a8:	add	x0, x0, #0xe88
  4085ac:	bl	409a60 <sqrt@plt+0x8350>
  4085b0:	mov	x19, #0x0                   	// #0
  4085b4:	b	4084b0 <sqrt@plt+0x6da0>
  4085b8:	stp	x29, x30, [sp, #-80]!
  4085bc:	mov	x29, sp
  4085c0:	stp	x19, x20, [sp, #16]
  4085c4:	str	x21, [sp, #32]
  4085c8:	mov	x19, x0
  4085cc:	mov	x21, x2
  4085d0:	mov	x20, x3
  4085d4:	strb	w1, [sp, #72]
  4085d8:	strb	wzr, [sp, #73]
  4085dc:	add	x4, sp, #0x38
  4085e0:	add	x3, sp, #0x44
  4085e4:	add	x1, sp, #0x48
  4085e8:	bl	408430 <sqrt@plt+0x6d20>
  4085ec:	ldr	x1, [x19]
  4085f0:	ldr	x6, [x1, #96]
  4085f4:	mov	x5, #0x0                   	// #0
  4085f8:	ldr	w4, [sp, #68]
  4085fc:	mov	x3, x21
  408600:	ldr	x2, [sp, #56]
  408604:	mov	x1, x0
  408608:	mov	x0, x19
  40860c:	blr	x6
  408610:	cbz	x20, 40861c <sqrt@plt+0x6f0c>
  408614:	ldr	w0, [sp, #68]
  408618:	str	w0, [x20]
  40861c:	ldp	x19, x20, [sp, #16]
  408620:	ldr	x21, [sp, #32]
  408624:	ldp	x29, x30, [sp], #80
  408628:	ret
  40862c:	stp	x29, x30, [sp, #-64]!
  408630:	mov	x29, sp
  408634:	stp	x19, x20, [sp, #16]
  408638:	stp	x21, x22, [sp, #32]
  40863c:	mov	x19, x0
  408640:	mov	x22, x1
  408644:	mov	x21, x2
  408648:	mov	x20, x3
  40864c:	add	x4, sp, #0x38
  408650:	add	x3, sp, #0x34
  408654:	bl	408430 <sqrt@plt+0x6d20>
  408658:	cbz	x0, 40868c <sqrt@plt+0x6f7c>
  40865c:	mov	x1, x0
  408660:	ldr	x0, [x19]
  408664:	ldr	x6, [x0, #96]
  408668:	mov	x5, x22
  40866c:	ldr	w4, [sp, #52]
  408670:	mov	x3, x21
  408674:	ldr	x2, [sp, #56]
  408678:	mov	x0, x19
  40867c:	blr	x6
  408680:	cbz	x20, 40868c <sqrt@plt+0x6f7c>
  408684:	ldr	w0, [sp, #52]
  408688:	str	w0, [x20]
  40868c:	ldp	x19, x20, [sp, #16]
  408690:	ldp	x21, x22, [sp, #32]
  408694:	ldp	x29, x30, [sp], #64
  408698:	ret
  40869c:	mov	x2, x0
  4086a0:	tbnz	w1, #31, 4086c0 <sqrt@plt+0x6fb0>
  4086a4:	ldr	w3, [x0, #24]
  4086a8:	mov	x0, #0x0                   	// #0
  4086ac:	cmp	w3, w1
  4086b0:	b.le	4086bc <sqrt@plt+0x6fac>
  4086b4:	ldr	x0, [x2, #16]
  4086b8:	ldr	x0, [x0, w1, sxtw #3]
  4086bc:	ret
  4086c0:	mov	x0, #0x0                   	// #0
  4086c4:	b	4086bc <sqrt@plt+0x6fac>
  4086c8:	stp	x29, x30, [sp, #-48]!
  4086cc:	mov	x29, sp
  4086d0:	stp	x19, x20, [sp, #16]
  4086d4:	str	x21, [sp, #32]
  4086d8:	mov	w19, w0
  4086dc:	mov	x20, x1
  4086e0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  4086e4:	ldr	x2, [x0, #1032]
  4086e8:	cbz	x2, 408700 <sqrt@plt+0x6ff0>
  4086ec:	adrp	x1, 410000 <_ZdlPvm@@Base+0x10e4>
  4086f0:	add	x1, x1, #0xf88
  4086f4:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4086f8:	ldr	x0, [x0, #504]
  4086fc:	bl	401440 <fprintf@plt>
  408700:	adrp	x21, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408704:	mov	x3, x20
  408708:	mov	w2, w19
  40870c:	adrp	x1, 410000 <_ZdlPvm@@Base+0x10e4>
  408710:	add	x1, x1, #0xf90
  408714:	ldr	x0, [x21, #504]
  408718:	bl	401440 <fprintf@plt>
  40871c:	ldr	x0, [x21, #504]
  408720:	bl	401570 <fflush@plt>
  408724:	bl	401630 <abort@plt>
  408728:	ret
  40872c:	str	xzr, [x0, #32]
  408730:	ldr	x2, [x1, #32]
  408734:	str	x2, [x0, #32]
  408738:	ldr	w2, [x1]
  40873c:	str	w2, [x0]
  408740:	ldr	w2, [x1, #4]
  408744:	str	w2, [x0, #4]
  408748:	ldr	w2, [x1, #8]
  40874c:	str	w2, [x0, #8]
  408750:	ldr	w2, [x1, #12]
  408754:	str	w2, [x0, #12]
  408758:	ldr	w1, [x1, #16]
  40875c:	str	w1, [x0, #16]
  408760:	ret
  408764:	mov	x2, x0
  408768:	ldr	w0, [x0]
  40876c:	ldr	w3, [x1]
  408770:	cmp	w0, w3
  408774:	b.ne	408848 <sqrt@plt+0x7138>  // b.any
  408778:	cmp	w0, #0x3
  40877c:	b.eq	4087f8 <sqrt@plt+0x70e8>  // b.none
  408780:	b.hi	4087d4 <sqrt@plt+0x70c4>  // b.pmore
  408784:	cmp	w0, #0x1
  408788:	b.eq	408820 <sqrt@plt+0x7110>  // b.none
  40878c:	cmp	w0, #0x2
  408790:	b.ne	4087cc <sqrt@plt+0x70bc>  // b.any
  408794:	ldr	w4, [x2, #4]
  408798:	ldr	w3, [x1, #4]
  40879c:	mov	w0, #0x0                   	// #0
  4087a0:	cmp	w4, w3
  4087a4:	b.ne	40884c <sqrt@plt+0x713c>  // b.any
  4087a8:	ldr	x4, [x2, #8]
  4087ac:	ldr	x3, [x1, #8]
  4087b0:	cmp	x4, x3
  4087b4:	b.ne	40884c <sqrt@plt+0x713c>  // b.any
  4087b8:	ldr	w2, [x2, #16]
  4087bc:	ldr	w0, [x1, #16]
  4087c0:	cmp	w2, w0
  4087c4:	cset	w0, eq  // eq = none
  4087c8:	b	40884c <sqrt@plt+0x713c>
  4087cc:	mov	w0, #0x1                   	// #1
  4087d0:	b	40884c <sqrt@plt+0x713c>
  4087d4:	cmp	w0, #0x4
  4087d8:	b.ne	4087f0 <sqrt@plt+0x70e0>  // b.any
  4087dc:	ldr	w2, [x2, #4]
  4087e0:	ldr	w0, [x1, #4]
  4087e4:	cmp	w2, w0
  4087e8:	cset	w0, eq  // eq = none
  4087ec:	b	40884c <sqrt@plt+0x713c>
  4087f0:	mov	w0, #0x1                   	// #1
  4087f4:	b	40884c <sqrt@plt+0x713c>
  4087f8:	ldr	w4, [x2, #4]
  4087fc:	ldr	w3, [x1, #4]
  408800:	mov	w0, #0x0                   	// #0
  408804:	cmp	w4, w3
  408808:	b.ne	40884c <sqrt@plt+0x713c>  // b.any
  40880c:	ldr	x2, [x2, #8]
  408810:	ldr	x0, [x1, #8]
  408814:	cmp	x2, x0
  408818:	cset	w0, eq  // eq = none
  40881c:	b	40884c <sqrt@plt+0x713c>
  408820:	ldr	w4, [x2, #4]
  408824:	ldr	w3, [x1, #4]
  408828:	mov	w0, #0x0                   	// #0
  40882c:	cmp	w4, w3
  408830:	b.ne	40884c <sqrt@plt+0x713c>  // b.any
  408834:	ldr	x2, [x2, #8]
  408838:	ldr	x0, [x1, #8]
  40883c:	cmp	x2, x0
  408840:	cset	w0, eq  // eq = none
  408844:	b	40884c <sqrt@plt+0x713c>
  408848:	mov	w0, #0x0                   	// #0
  40884c:	ret
  408850:	stp	x29, x30, [sp, #-16]!
  408854:	mov	x29, sp
  408858:	bl	408764 <sqrt@plt+0x7054>
  40885c:	cmp	w0, #0x0
  408860:	cset	w0, eq  // eq = none
  408864:	ldp	x29, x30, [sp], #16
  408868:	ret
  40886c:	ldr	w2, [x0, #4]
  408870:	str	w2, [x1]
  408874:	ldr	w2, [x0, #8]
  408878:	str	w2, [x1, #4]
  40887c:	ldr	w2, [x0, #12]
  408880:	str	w2, [x1, #8]
  408884:	ldr	w2, [x0, #16]
  408888:	str	w2, [x1, #12]
  40888c:	ldr	w0, [x0]
  408890:	ret
  408894:	str	wzr, [x0]
  408898:	ret
  40889c:	mov	w4, #0x3                   	// #3
  4088a0:	str	w4, [x0]
  4088a4:	mov	w4, #0xffff                	// #65535
  4088a8:	cmp	w1, w4
  4088ac:	csel	w1, w1, w4, ls  // ls = plast
  4088b0:	str	w1, [x0, #4]
  4088b4:	cmp	w2, w4
  4088b8:	csel	w2, w2, w4, ls  // ls = plast
  4088bc:	str	w2, [x0, #8]
  4088c0:	cmp	w3, w4
  4088c4:	csel	w3, w3, w4, ls  // ls = plast
  4088c8:	str	w3, [x0, #12]
  4088cc:	ret
  4088d0:	mov	w4, #0x1                   	// #1
  4088d4:	str	w4, [x0]
  4088d8:	mov	w4, #0xffff                	// #65535
  4088dc:	cmp	w1, w4
  4088e0:	csel	w1, w1, w4, ls  // ls = plast
  4088e4:	str	w1, [x0, #4]
  4088e8:	cmp	w2, w4
  4088ec:	csel	w2, w2, w4, ls  // ls = plast
  4088f0:	str	w2, [x0, #8]
  4088f4:	cmp	w3, w4
  4088f8:	csel	w3, w3, w4, ls  // ls = plast
  4088fc:	str	w3, [x0, #12]
  408900:	ret
  408904:	mov	w5, #0x2                   	// #2
  408908:	str	w5, [x0]
  40890c:	mov	w5, #0xffff                	// #65535
  408910:	cmp	w1, w5
  408914:	csel	w1, w1, w5, ls  // ls = plast
  408918:	str	w1, [x0, #4]
  40891c:	cmp	w2, w5
  408920:	csel	w2, w2, w5, ls  // ls = plast
  408924:	str	w2, [x0, #8]
  408928:	cmp	w3, w5
  40892c:	csel	w3, w3, w5, ls  // ls = plast
  408930:	str	w3, [x0, #12]
  408934:	cmp	w4, w5
  408938:	csel	w4, w4, w5, ls  // ls = plast
  40893c:	str	w4, [x0, #16]
  408940:	ret
  408944:	mov	w2, #0x4                   	// #4
  408948:	str	w2, [x0]
  40894c:	mov	w2, #0xffff                	// #65535
  408950:	cmp	w1, w2
  408954:	csel	w1, w1, w2, ls  // ls = plast
  408958:	str	w1, [x0, #4]
  40895c:	ret
  408960:	str	w1, [x0]
  408964:	ldrb	w1, [x2, #1]
  408968:	cmp	w1, #0x23
  40896c:	b.eq	4089a0 <sqrt@plt+0x7290>  // b.none
  408970:	add	x6, x2, #0x1
  408974:	mov	x7, #0x2                   	// #2
  408978:	cbz	x3, 408a3c <sqrt@plt+0x732c>
  40897c:	mov	x5, #0x1                   	// #1
  408980:	mov	w12, #0x0                   	// #0
  408984:	adrp	x11, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408988:	add	x11, x11, #0x6d8
  40898c:	adrp	x10, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408990:	add	x10, x10, #0x5d8
  408994:	adrp	x9, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408998:	add	x9, x9, #0x3d8
  40899c:	b	408a28 <sqrt@plt+0x7318>
  4089a0:	add	x6, x2, #0x2
  4089a4:	mov	x7, #0x4                   	// #4
  4089a8:	b	408978 <sqrt@plt+0x7268>
  4089ac:	cmp	x7, x4
  4089b0:	b.eq	408a04 <sqrt@plt+0x72f4>  // b.none
  4089b4:	mov	w0, #0x0                   	// #0
  4089b8:	ret
  4089bc:	add	w1, w2, w1, lsl #4
  4089c0:	sub	w1, w1, #0x30
  4089c4:	add	x4, x4, #0x1
  4089c8:	cmp	x7, x4
  4089cc:	b.eq	408a04 <sqrt@plt+0x72f4>  // b.none
  4089d0:	ldrb	w2, [x6, x4]
  4089d4:	ldrb	w8, [x11, w2, sxtw]
  4089d8:	cbz	w8, 4089ac <sqrt@plt+0x729c>
  4089dc:	ldrb	w8, [x10, w2, sxtw]
  4089e0:	cbnz	w8, 4089bc <sqrt@plt+0x72ac>
  4089e4:	ldrb	w8, [x9, w2, sxtw]
  4089e8:	cbz	w8, 4089f8 <sqrt@plt+0x72e8>
  4089ec:	add	w1, w2, w1, lsl #4
  4089f0:	sub	w1, w1, #0x37
  4089f4:	b	4089c4 <sqrt@plt+0x72b4>
  4089f8:	add	w1, w2, w1, lsl #4
  4089fc:	sub	w1, w1, #0x57
  408a00:	b	4089c4 <sqrt@plt+0x72b4>
  408a04:	add	w2, w1, w1, lsl #8
  408a08:	cmp	x7, #0x2
  408a0c:	csel	w1, w2, w1, eq  // eq = none
  408a10:	str	w1, [x0, x5, lsl #2]
  408a14:	add	x6, x6, x7
  408a18:	add	x1, x5, #0x1
  408a1c:	cmp	x3, x5
  408a20:	b.eq	408a34 <sqrt@plt+0x7324>  // b.none
  408a24:	mov	x5, x1
  408a28:	mov	w1, w12
  408a2c:	mov	x4, #0x0                   	// #0
  408a30:	b	4089d0 <sqrt@plt+0x72c0>
  408a34:	mov	w0, #0x1                   	// #1
  408a38:	b	4089b8 <sqrt@plt+0x72a8>
  408a3c:	mov	w0, #0x1                   	// #1
  408a40:	b	4089b8 <sqrt@plt+0x72a8>
  408a44:	stp	x29, x30, [sp, #-16]!
  408a48:	mov	x29, sp
  408a4c:	mov	x3, #0x3                   	// #3
  408a50:	mov	x2, x1
  408a54:	mov	w1, w3
  408a58:	bl	408960 <sqrt@plt+0x7250>
  408a5c:	ldp	x29, x30, [sp], #16
  408a60:	ret
  408a64:	stp	x29, x30, [sp, #-16]!
  408a68:	mov	x29, sp
  408a6c:	mov	x3, #0x3                   	// #3
  408a70:	mov	x2, x1
  408a74:	mov	w1, #0x1                   	// #1
  408a78:	bl	408960 <sqrt@plt+0x7250>
  408a7c:	ldp	x29, x30, [sp], #16
  408a80:	ret
  408a84:	stp	x29, x30, [sp, #-16]!
  408a88:	mov	x29, sp
  408a8c:	mov	x3, #0x4                   	// #4
  408a90:	mov	x2, x1
  408a94:	mov	w1, #0x2                   	// #2
  408a98:	bl	408960 <sqrt@plt+0x7250>
  408a9c:	ldp	x29, x30, [sp], #16
  408aa0:	ret
  408aa4:	stp	x29, x30, [sp, #-16]!
  408aa8:	mov	x29, sp
  408aac:	mov	x3, #0x1                   	// #1
  408ab0:	mov	x2, x1
  408ab4:	mov	w1, #0x4                   	// #4
  408ab8:	bl	408960 <sqrt@plt+0x7250>
  408abc:	ldp	x29, x30, [sp], #16
  408ac0:	ret
  408ac4:	ldr	w4, [x0]
  408ac8:	cmp	w4, #0x3
  408acc:	b.eq	408b98 <sqrt@plt+0x7488>  // b.none
  408ad0:	cmp	w4, #0x3
  408ad4:	b.hi	408b7c <sqrt@plt+0x746c>  // b.pmore
  408ad8:	cmp	w4, #0x1
  408adc:	b.eq	408bb4 <sqrt@plt+0x74a4>  // b.none
  408ae0:	cmp	w4, #0x2
  408ae4:	b.ne	408be0 <sqrt@plt+0x74d0>  // b.any
  408ae8:	ldr	w7, [x0, #16]
  408aec:	mov	w4, #0xffff                	// #65535
  408af0:	sub	w5, w4, w7
  408af4:	ldr	w6, [x0, #4]
  408af8:	mul	w5, w5, w6
  408afc:	mov	w6, #0x8001                	// #32769
  408b00:	movk	w6, #0x8000, lsl #16
  408b04:	umull	x5, w5, w6
  408b08:	lsr	x5, x5, #47
  408b0c:	add	w5, w5, w7
  408b10:	cmp	w5, w4
  408b14:	csel	w5, w5, w4, ls  // ls = plast
  408b18:	sub	w5, w4, w5
  408b1c:	str	w5, [x1]
  408b20:	ldr	w5, [x0, #16]
  408b24:	sub	w1, w4, w5
  408b28:	ldr	w7, [x0, #8]
  408b2c:	mul	w1, w1, w7
  408b30:	umull	x1, w1, w6
  408b34:	lsr	x1, x1, #47
  408b38:	add	w1, w1, w5
  408b3c:	cmp	w1, w4
  408b40:	csel	w1, w1, w4, ls  // ls = plast
  408b44:	sub	w1, w4, w1
  408b48:	str	w1, [x2]
  408b4c:	ldr	w2, [x0, #16]
  408b50:	sub	w1, w4, w2
  408b54:	ldr	w0, [x0, #12]
  408b58:	mul	w0, w1, w0
  408b5c:	umull	x0, w0, w6
  408b60:	lsr	x0, x0, #47
  408b64:	add	w0, w0, w2
  408b68:	cmp	w0, w4
  408b6c:	csel	w0, w0, w4, ls  // ls = plast
  408b70:	sub	w4, w4, w0
  408b74:	str	w4, [x3]
  408b78:	ret
  408b7c:	cmp	w4, #0x4
  408b80:	b.ne	408be0 <sqrt@plt+0x74d0>  // b.any
  408b84:	ldr	w0, [x0, #4]
  408b88:	str	w0, [x3]
  408b8c:	str	w0, [x2]
  408b90:	str	w0, [x1]
  408b94:	ret
  408b98:	ldr	w4, [x0, #4]
  408b9c:	str	w4, [x1]
  408ba0:	ldr	w1, [x0, #8]
  408ba4:	str	w1, [x2]
  408ba8:	ldr	w0, [x0, #12]
  408bac:	str	w0, [x3]
  408bb0:	ret
  408bb4:	mov	w4, #0xffff                	// #65535
  408bb8:	ldr	w5, [x0, #4]
  408bbc:	sub	w5, w4, w5
  408bc0:	str	w5, [x1]
  408bc4:	ldr	w1, [x0, #8]
  408bc8:	sub	w1, w4, w1
  408bcc:	str	w1, [x2]
  408bd0:	ldr	w0, [x0, #12]
  408bd4:	sub	w4, w4, w0
  408bd8:	str	w4, [x3]
  408bdc:	ret
  408be0:	stp	x29, x30, [sp, #-16]!
  408be4:	mov	x29, sp
  408be8:	adrp	x1, 410000 <_ZdlPvm@@Base+0x10e4>
  408bec:	add	x1, x1, #0xfc0
  408bf0:	mov	w0, #0x100                 	// #256
  408bf4:	bl	4086c8 <sqrt@plt+0x6fb8>
  408bf8:	ldp	x29, x30, [sp], #16
  408bfc:	ret
  408c00:	ldr	w4, [x0]
  408c04:	cmp	w4, #0x3
  408c08:	b.eq	408cd0 <sqrt@plt+0x75c0>  // b.none
  408c0c:	cmp	w4, #0x3
  408c10:	b.hi	408cac <sqrt@plt+0x759c>  // b.pmore
  408c14:	cmp	w4, #0x1
  408c18:	b.eq	408cfc <sqrt@plt+0x75ec>  // b.none
  408c1c:	cmp	w4, #0x2
  408c20:	b.ne	408d18 <sqrt@plt+0x7608>  // b.any
  408c24:	ldr	w7, [x0, #16]
  408c28:	mov	w5, #0xffff                	// #65535
  408c2c:	sub	w4, w5, w7
  408c30:	ldr	w6, [x0, #4]
  408c34:	mul	w4, w4, w6
  408c38:	mov	w6, #0x8001                	// #32769
  408c3c:	movk	w6, #0x8000, lsl #16
  408c40:	umull	x4, w4, w6
  408c44:	lsr	x4, x4, #47
  408c48:	add	w4, w4, w7
  408c4c:	cmp	w4, w5
  408c50:	csel	w4, w4, w5, ls  // ls = plast
  408c54:	str	w4, [x1]
  408c58:	ldr	w4, [x0, #16]
  408c5c:	sub	w1, w5, w4
  408c60:	ldr	w7, [x0, #8]
  408c64:	mul	w1, w1, w7
  408c68:	umull	x1, w1, w6
  408c6c:	lsr	x1, x1, #47
  408c70:	add	w1, w1, w4
  408c74:	cmp	w1, w5
  408c78:	csel	w1, w1, w5, ls  // ls = plast
  408c7c:	str	w1, [x2]
  408c80:	ldr	w2, [x0, #16]
  408c84:	sub	w1, w5, w2
  408c88:	ldr	w0, [x0, #12]
  408c8c:	mul	w0, w1, w0
  408c90:	umull	x0, w0, w6
  408c94:	lsr	x0, x0, #47
  408c98:	add	w0, w0, w2
  408c9c:	cmp	w0, w5
  408ca0:	csel	w0, w0, w5, ls  // ls = plast
  408ca4:	str	w0, [x3]
  408ca8:	ret
  408cac:	cmp	w4, #0x4
  408cb0:	b.ne	408d18 <sqrt@plt+0x7608>  // b.any
  408cb4:	ldr	w4, [x0, #4]
  408cb8:	mov	w0, #0xffff                	// #65535
  408cbc:	sub	w0, w0, w4
  408cc0:	str	w0, [x3]
  408cc4:	str	w0, [x2]
  408cc8:	str	w0, [x1]
  408ccc:	ret
  408cd0:	mov	w4, #0xffff                	// #65535
  408cd4:	ldr	w5, [x0, #4]
  408cd8:	sub	w5, w4, w5
  408cdc:	str	w5, [x1]
  408ce0:	ldr	w1, [x0, #8]
  408ce4:	sub	w1, w4, w1
  408ce8:	str	w1, [x2]
  408cec:	ldr	w0, [x0, #12]
  408cf0:	sub	w4, w4, w0
  408cf4:	str	w4, [x3]
  408cf8:	ret
  408cfc:	ldr	w4, [x0, #4]
  408d00:	str	w4, [x1]
  408d04:	ldr	w1, [x0, #8]
  408d08:	str	w1, [x2]
  408d0c:	ldr	w0, [x0, #12]
  408d10:	str	w0, [x3]
  408d14:	ret
  408d18:	stp	x29, x30, [sp, #-16]!
  408d1c:	mov	x29, sp
  408d20:	adrp	x1, 410000 <_ZdlPvm@@Base+0x10e4>
  408d24:	add	x1, x1, #0xfc0
  408d28:	mov	w0, #0x11f                 	// #287
  408d2c:	bl	4086c8 <sqrt@plt+0x6fb8>
  408d30:	ldp	x29, x30, [sp], #16
  408d34:	ret
  408d38:	ldr	w5, [x0]
  408d3c:	cmp	w5, #0x3
  408d40:	b.eq	408da4 <sqrt@plt+0x7694>  // b.none
  408d44:	b.hi	408d7c <sqrt@plt+0x766c>  // b.pmore
  408d48:	cmp	w5, #0x1
  408d4c:	b.eq	408e54 <sqrt@plt+0x7744>  // b.none
  408d50:	cmp	w5, #0x2
  408d54:	b.ne	408ef4 <sqrt@plt+0x77e4>  // b.any
  408d58:	ldr	w5, [x0, #4]
  408d5c:	str	w5, [x1]
  408d60:	ldr	w1, [x0, #8]
  408d64:	str	w1, [x2]
  408d68:	ldr	w1, [x0, #12]
  408d6c:	str	w1, [x3]
  408d70:	ldr	w0, [x0, #16]
  408d74:	str	w0, [x4]
  408d78:	ret
  408d7c:	cmp	w5, #0x4
  408d80:	b.ne	408ef4 <sqrt@plt+0x77e4>  // b.any
  408d84:	str	wzr, [x3]
  408d88:	str	wzr, [x2]
  408d8c:	str	wzr, [x1]
  408d90:	ldr	w1, [x0, #4]
  408d94:	mov	w0, #0xffff                	// #65535
  408d98:	sub	w0, w0, w1
  408d9c:	str	w0, [x4]
  408da0:	ret
  408da4:	mov	w6, #0xffff                	// #65535
  408da8:	ldr	w5, [x0, #4]
  408dac:	sub	w5, w6, w5
  408db0:	ldr	w7, [x0, #8]
  408db4:	sub	w7, w6, w7
  408db8:	cmp	w5, w7
  408dbc:	csel	w5, w5, w7, ls  // ls = plast
  408dc0:	ldr	w7, [x0, #12]
  408dc4:	sub	w7, w6, w7
  408dc8:	cmp	w5, w7
  408dcc:	csel	w5, w5, w7, ls  // ls = plast
  408dd0:	str	w5, [x4]
  408dd4:	cmp	w5, w6
  408dd8:	b.eq	408e44 <sqrt@plt+0x7734>  // b.none
  408ddc:	ldr	w6, [x0, #4]
  408de0:	add	w6, w5, w6
  408de4:	sub	w6, w6, w6, lsl #16
  408de8:	mov	w8, #0xfffe0001            	// #-131071
  408dec:	add	w6, w6, w8
  408df0:	mov	w7, #0xffff                	// #65535
  408df4:	sub	w5, w7, w5
  408df8:	udiv	w5, w6, w5
  408dfc:	str	w5, [x1]
  408e00:	ldr	w5, [x4]
  408e04:	ldr	w1, [x0, #8]
  408e08:	add	w1, w5, w1
  408e0c:	sub	w1, w1, w1, lsl #16
  408e10:	add	w1, w1, w8
  408e14:	sub	w5, w7, w5
  408e18:	udiv	w1, w1, w5
  408e1c:	str	w1, [x2]
  408e20:	ldr	w1, [x4]
  408e24:	ldr	w0, [x0, #12]
  408e28:	add	w0, w1, w0
  408e2c:	sub	w0, w0, w0, lsl #16
  408e30:	add	w0, w0, w8
  408e34:	sub	w7, w7, w1
  408e38:	udiv	w0, w0, w7
  408e3c:	str	w0, [x3]
  408e40:	ret
  408e44:	str	w6, [x1]
  408e48:	str	w6, [x2]
  408e4c:	str	w6, [x3]
  408e50:	ret
  408e54:	ldr	w6, [x0, #8]
  408e58:	ldr	w5, [x0, #4]
  408e5c:	cmp	w5, w6
  408e60:	csel	w5, w5, w6, ls  // ls = plast
  408e64:	ldr	w6, [x0, #12]
  408e68:	cmp	w5, w6
  408e6c:	csel	w5, w5, w6, ls  // ls = plast
  408e70:	str	w5, [x4]
  408e74:	mov	w6, #0xffff                	// #65535
  408e78:	cmp	w5, w6
  408e7c:	b.eq	408ee4 <sqrt@plt+0x77d4>  // b.none
  408e80:	ldr	w7, [x0, #4]
  408e84:	sub	w6, w7, w5
  408e88:	lsl	w7, w6, #16
  408e8c:	sub	w7, w7, w6
  408e90:	mov	w6, #0xffff                	// #65535
  408e94:	sub	w5, w6, w5
  408e98:	udiv	w5, w7, w5
  408e9c:	str	w5, [x1]
  408ea0:	ldr	w5, [x4]
  408ea4:	ldr	w1, [x0, #8]
  408ea8:	sub	w7, w1, w5
  408eac:	lsl	w1, w7, #16
  408eb0:	sub	w1, w1, w7
  408eb4:	sub	w5, w6, w5
  408eb8:	udiv	w1, w1, w5
  408ebc:	str	w1, [x2]
  408ec0:	ldr	w2, [x4]
  408ec4:	ldr	w0, [x0, #12]
  408ec8:	sub	w1, w0, w2
  408ecc:	lsl	w0, w1, #16
  408ed0:	sub	w0, w0, w1
  408ed4:	sub	w6, w6, w2
  408ed8:	udiv	w0, w0, w6
  408edc:	str	w0, [x3]
  408ee0:	ret
  408ee4:	str	w6, [x1]
  408ee8:	str	w6, [x2]
  408eec:	str	w6, [x3]
  408ef0:	ret
  408ef4:	stp	x29, x30, [sp, #-16]!
  408ef8:	mov	x29, sp
  408efc:	adrp	x1, 410000 <_ZdlPvm@@Base+0x10e4>
  408f00:	add	x1, x1, #0xfc0
  408f04:	mov	w0, #0x151                 	// #337
  408f08:	bl	4086c8 <sqrt@plt+0x6fb8>
  408f0c:	ldp	x29, x30, [sp], #16
  408f10:	ret
  408f14:	ldr	w2, [x0]
  408f18:	cmp	w2, #0x3
  408f1c:	b.eq	408f9c <sqrt@plt+0x788c>  // b.none
  408f20:	cmp	w2, #0x3
  408f24:	b.hi	408f88 <sqrt@plt+0x7878>  // b.pmore
  408f28:	cmp	w2, #0x1
  408f2c:	b.eq	408fd8 <sqrt@plt+0x78c8>  // b.none
  408f30:	cmp	w2, #0x2
  408f34:	b.ne	40901c <sqrt@plt+0x790c>  // b.any
  408f38:	ldr	w2, [x0, #4]
  408f3c:	ldr	w3, [x0, #8]
  408f40:	mov	w4, #0x2c3                 	// #707
  408f44:	mul	w3, w3, w4
  408f48:	mov	w4, #0xde                  	// #222
  408f4c:	madd	w3, w2, w4, w3
  408f50:	ldr	w2, [x0, #12]
  408f54:	mov	w4, #0x47                  	// #71
  408f58:	madd	w2, w2, w4, w3
  408f5c:	mov	w3, #0x4dd3                	// #19923
  408f60:	movk	w3, #0x1062, lsl #16
  408f64:	umull	x2, w2, w3
  408f68:	lsr	x2, x2, #38
  408f6c:	mov	w3, #0xffff                	// #65535
  408f70:	sub	w2, w3, w2
  408f74:	ldr	w0, [x0, #16]
  408f78:	sub	w0, w3, w0
  408f7c:	mul	w0, w2, w0
  408f80:	str	w0, [x1]
  408f84:	ret
  408f88:	cmp	w2, #0x4
  408f8c:	b.ne	40901c <sqrt@plt+0x790c>  // b.any
  408f90:	ldr	w0, [x0, #4]
  408f94:	str	w0, [x1]
  408f98:	ret
  408f9c:	ldr	w2, [x0, #4]
  408fa0:	ldr	w3, [x0, #8]
  408fa4:	mov	w4, #0x2c3                 	// #707
  408fa8:	mul	w3, w3, w4
  408fac:	mov	w4, #0xde                  	// #222
  408fb0:	madd	w2, w2, w4, w3
  408fb4:	ldr	w0, [x0, #12]
  408fb8:	mov	w3, #0x47                  	// #71
  408fbc:	madd	w0, w0, w3, w2
  408fc0:	mov	w2, #0x4dd3                	// #19923
  408fc4:	movk	w2, #0x1062, lsl #16
  408fc8:	umull	x0, w0, w2
  408fcc:	lsr	x0, x0, #38
  408fd0:	str	w0, [x1]
  408fd4:	ret
  408fd8:	ldr	w2, [x0, #4]
  408fdc:	ldr	w3, [x0, #8]
  408fe0:	mov	w4, #0x2c3                 	// #707
  408fe4:	mul	w3, w3, w4
  408fe8:	mov	w4, #0xde                  	// #222
  408fec:	madd	w2, w2, w4, w3
  408ff0:	ldr	w0, [x0, #12]
  408ff4:	mov	w3, #0x47                  	// #71
  408ff8:	madd	w0, w0, w3, w2
  408ffc:	mov	w2, #0x4dd3                	// #19923
  409000:	movk	w2, #0x1062, lsl #16
  409004:	umull	x0, w0, w2
  409008:	lsr	x0, x0, #38
  40900c:	mov	w2, #0xffff                	// #65535
  409010:	sub	w0, w2, w0
  409014:	str	w0, [x1]
  409018:	ret
  40901c:	stp	x29, x30, [sp, #-16]!
  409020:	mov	x29, sp
  409024:	adrp	x1, 410000 <_ZdlPvm@@Base+0x10e4>
  409028:	add	x1, x1, #0xfc0
  40902c:	mov	w0, #0x16a                 	// #362
  409030:	bl	4086c8 <sqrt@plt+0x6fb8>
  409034:	ldp	x29, x30, [sp], #16
  409038:	ret
  40903c:	stp	x29, x30, [sp, #-32]!
  409040:	mov	x29, sp
  409044:	stp	x19, x20, [sp, #16]
  409048:	mov	x19, x0
  40904c:	mov	x0, #0x1e                  	// #30
  409050:	bl	4013e0 <_Znam@plt>
  409054:	mov	x20, x0
  409058:	ldr	w1, [x19]
  40905c:	cmp	w1, #0x2
  409060:	b.eq	40914c <sqrt@plt+0x7a3c>  // b.none
  409064:	b.ls	4090a4 <sqrt@plt+0x7994>  // b.plast
  409068:	cmp	w1, #0x3
  40906c:	b.eq	40910c <sqrt@plt+0x79fc>  // b.none
  409070:	cmp	w1, #0x4
  409074:	b.ne	4090fc <sqrt@plt+0x79ec>  // b.any
  409078:	ldr	w0, [x19, #4]
  40907c:	ucvtf	d0, w0
  409080:	mov	x0, #0xffe000000000        	// #281337537757184
  409084:	movk	x0, #0x40ef, lsl #48
  409088:	fmov	d1, x0
  40908c:	fdiv	d0, d0, d1
  409090:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  409094:	add	x1, x1, #0x30
  409098:	mov	x0, x20
  40909c:	bl	4014e0 <sprintf@plt>
  4090a0:	b	4090fc <sqrt@plt+0x79ec>
  4090a4:	cbz	w1, 4090e8 <sqrt@plt+0x79d8>
  4090a8:	ldr	w0, [x19, #12]
  4090ac:	ucvtf	d2, w0
  4090b0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x20e4>
  4090b4:	ldr	d0, [x0, #64]
  4090b8:	ldr	w0, [x19, #8]
  4090bc:	ucvtf	d1, w0
  4090c0:	ldr	w0, [x19, #4]
  4090c4:	ucvtf	d3, w0
  4090c8:	fdiv	d2, d2, d0
  4090cc:	fdiv	d1, d1, d0
  4090d0:	fdiv	d0, d3, d0
  4090d4:	adrp	x1, 410000 <_ZdlPvm@@Base+0x10e4>
  4090d8:	add	x1, x1, #0xff8
  4090dc:	mov	x0, x20
  4090e0:	bl	4014e0 <sprintf@plt>
  4090e4:	b	4090fc <sqrt@plt+0x79ec>
  4090e8:	mov	x0, #0x6564                	// #25956
  4090ec:	movk	x0, #0x6166, lsl #16
  4090f0:	movk	x0, #0x6c75, lsl #32
  4090f4:	movk	x0, #0x74, lsl #48
  4090f8:	str	x0, [x20]
  4090fc:	mov	x0, x20
  409100:	ldp	x19, x20, [sp, #16]
  409104:	ldp	x29, x30, [sp], #32
  409108:	ret
  40910c:	ldr	w0, [x19, #12]
  409110:	ucvtf	d2, w0
  409114:	adrp	x0, 411000 <_ZdlPvm@@Base+0x20e4>
  409118:	ldr	d0, [x0, #64]
  40911c:	ldr	w0, [x19, #8]
  409120:	ucvtf	d1, w0
  409124:	ldr	w0, [x19, #4]
  409128:	ucvtf	d3, w0
  40912c:	fdiv	d2, d2, d0
  409130:	fdiv	d1, d1, d0
  409134:	fdiv	d0, d3, d0
  409138:	adrp	x1, 410000 <_ZdlPvm@@Base+0x10e4>
  40913c:	add	x1, x1, #0xfe0
  409140:	mov	x0, x20
  409144:	bl	4014e0 <sprintf@plt>
  409148:	b	4090fc <sqrt@plt+0x79ec>
  40914c:	ldr	w0, [x19, #16]
  409150:	ucvtf	d3, w0
  409154:	adrp	x0, 411000 <_ZdlPvm@@Base+0x20e4>
  409158:	ldr	d0, [x0, #64]
  40915c:	ldr	w0, [x19, #12]
  409160:	ucvtf	d2, w0
  409164:	ldr	w0, [x19, #8]
  409168:	ucvtf	d1, w0
  40916c:	ldr	w0, [x19, #4]
  409170:	ucvtf	d4, w0
  409174:	fdiv	d3, d3, d0
  409178:	fdiv	d2, d2, d0
  40917c:	fdiv	d1, d1, d0
  409180:	fdiv	d0, d4, d0
  409184:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  409188:	add	x1, x1, #0x10
  40918c:	mov	x0, x20
  409190:	bl	4014e0 <sprintf@plt>
  409194:	b	4090fc <sqrt@plt+0x79ec>
  409198:	stp	x29, x30, [sp, #-32]!
  40919c:	mov	x29, sp
  4091a0:	str	x19, [sp, #16]
  4091a4:	adrp	x19, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4091a8:	add	x19, x19, #0x3a0
  4091ac:	mov	x0, x19
  4091b0:	bl	4092b8 <sqrt@plt+0x7ba8>
  4091b4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  4091b8:	ldr	x0, [x0, #1088]
  4091bc:	add	x1, x19, #0x8
  4091c0:	str	wzr, [x19, #8]
  4091c4:	str	x0, [x1, #32]
  4091c8:	adrp	x2, 427000 <_Znam@GLIBCXX_3.4>
  4091cc:	add	x2, x2, #0x1a8
  4091d0:	adrp	x0, 408000 <sqrt@plt+0x68f0>
  4091d4:	add	x0, x0, #0x728
  4091d8:	bl	401560 <__cxa_atexit@plt>
  4091dc:	ldr	x19, [sp, #16]
  4091e0:	ldp	x29, x30, [sp], #32
  4091e4:	ret
  4091e8:	add	x1, x0, #0x100
  4091ec:	strb	wzr, [x0], #1
  4091f0:	cmp	x0, x1
  4091f4:	b.ne	4091ec <sqrt@plt+0x7adc>  // b.any
  4091f8:	ret
  4091fc:	stp	x29, x30, [sp, #-16]!
  409200:	mov	x29, sp
  409204:	bl	4091e8 <sqrt@plt+0x7ad8>
  409208:	ldp	x29, x30, [sp], #16
  40920c:	ret
  409210:	stp	x29, x30, [sp, #-32]!
  409214:	mov	x29, sp
  409218:	stp	x19, x20, [sp, #16]
  40921c:	mov	x20, x0
  409220:	mov	x19, x1
  409224:	bl	4091e8 <sqrt@plt+0x7ad8>
  409228:	ldrb	w2, [x19]
  40922c:	cbz	w2, 409240 <sqrt@plt+0x7b30>
  409230:	mov	w0, #0x1                   	// #1
  409234:	strb	w0, [x20, w2, sxtw]
  409238:	ldrb	w2, [x19, #1]!
  40923c:	cbnz	w2, 409234 <sqrt@plt+0x7b24>
  409240:	ldp	x19, x20, [sp, #16]
  409244:	ldp	x29, x30, [sp], #32
  409248:	ret
  40924c:	stp	x29, x30, [sp, #-32]!
  409250:	mov	x29, sp
  409254:	stp	x19, x20, [sp, #16]
  409258:	mov	x20, x0
  40925c:	mov	x19, x1
  409260:	bl	4091e8 <sqrt@plt+0x7ad8>
  409264:	ldrb	w2, [x19]
  409268:	cbz	w2, 40927c <sqrt@plt+0x7b6c>
  40926c:	mov	w0, #0x1                   	// #1
  409270:	strb	w0, [x20, w2, sxtw]
  409274:	ldrb	w2, [x19, #1]!
  409278:	cbnz	w2, 409270 <sqrt@plt+0x7b60>
  40927c:	ldp	x19, x20, [sp, #16]
  409280:	ldp	x29, x30, [sp], #32
  409284:	ret
  409288:	ret
  40928c:	mov	x2, #0x0                   	// #0
  409290:	mov	w4, #0x1                   	// #1
  409294:	b	4092a4 <sqrt@plt+0x7b94>
  409298:	add	x2, x2, #0x1
  40929c:	cmp	x2, #0x100
  4092a0:	b.eq	4092b4 <sqrt@plt+0x7ba4>  // b.none
  4092a4:	ldrb	w3, [x1, x2]
  4092a8:	cbz	w3, 409298 <sqrt@plt+0x7b88>
  4092ac:	strb	w4, [x0, x2]
  4092b0:	b	409298 <sqrt@plt+0x7b88>
  4092b4:	ret
  4092b8:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4092bc:	ldr	w0, [x0, #976]
  4092c0:	cbnz	w0, 409588 <sqrt@plt+0x7e78>
  4092c4:	stp	x29, x30, [sp, #-144]!
  4092c8:	mov	x29, sp
  4092cc:	stp	x19, x20, [sp, #16]
  4092d0:	stp	x21, x22, [sp, #32]
  4092d4:	stp	x23, x24, [sp, #48]
  4092d8:	stp	x25, x26, [sp, #64]
  4092dc:	stp	x27, x28, [sp, #80]
  4092e0:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4092e4:	mov	w1, #0x1                   	// #1
  4092e8:	str	w1, [x0, #976]
  4092ec:	mov	x20, #0x0                   	// #0
  4092f0:	mov	x19, #0x0                   	// #0
  4092f4:	add	x0, x0, #0x3d0
  4092f8:	add	x28, x0, #0xa08
  4092fc:	add	x27, x0, #0x8
  409300:	add	x26, x0, #0x108
  409304:	add	x24, x0, #0x208
  409308:	add	x25, x0, #0x308
  40930c:	add	x1, x0, #0x408
  409310:	str	x1, [sp, #120]
  409314:	add	x1, x0, #0x508
  409318:	str	x1, [sp, #96]
  40931c:	add	x1, x0, #0x608
  409320:	str	x1, [sp, #128]
  409324:	add	x1, x0, #0x708
  409328:	str	x1, [sp, #104]
  40932c:	add	x1, x0, #0x808
  409330:	str	x1, [sp, #136]
  409334:	add	x0, x0, #0x908
  409338:	str	x0, [sp, #112]
  40933c:	mov	w23, #0x1                   	// #1
  409340:	b	409548 <sqrt@plt+0x7e38>
  409344:	ldr	x0, [sp, #120]
  409348:	strb	wzr, [x19, x0]
  40934c:	cbz	w22, 409424 <sqrt@plt+0x7d14>
  409350:	b	40950c <sqrt@plt+0x7dfc>
  409354:	ldr	x0, [sp, #128]
  409358:	strb	wzr, [x19, x0]
  40935c:	cbz	w22, 4093d0 <sqrt@plt+0x7cc0>
  409360:	b	40951c <sqrt@plt+0x7e0c>
  409364:	ldr	x0, [sp, #136]
  409368:	strb	wzr, [x19, x0]
  40936c:	cbz	w22, 409394 <sqrt@plt+0x7c84>
  409370:	b	40952c <sqrt@plt+0x7e1c>
  409374:	ldr	x0, [sp, #104]
  409378:	strb	w23, [x19, x0]
  40937c:	bl	401540 <__ctype_b_loc@plt>
  409380:	ldr	x0, [x0]
  409384:	ldrsh	w0, [x0, x20]
  409388:	tbz	w0, #31, 409364 <sqrt@plt+0x7c54>
  40938c:	ldr	x0, [sp, #136]
  409390:	strb	w23, [x19, x0]
  409394:	bl	401540 <__ctype_b_loc@plt>
  409398:	ldr	x0, [x0]
  40939c:	ldrh	w0, [x0, x20]
  4093a0:	tbz	w0, #1, 40952c <sqrt@plt+0x7e1c>
  4093a4:	ldr	x0, [sp, #112]
  4093a8:	strb	w23, [x19, x0]
  4093ac:	b	409540 <sqrt@plt+0x7e30>
  4093b0:	ldr	x0, [sp, #96]
  4093b4:	strb	w23, [x19, x0]
  4093b8:	bl	401540 <__ctype_b_loc@plt>
  4093bc:	ldr	x0, [x0]
  4093c0:	ldrh	w0, [x0, x20]
  4093c4:	tbz	w0, #3, 409354 <sqrt@plt+0x7c44>
  4093c8:	ldr	x0, [sp, #128]
  4093cc:	strb	w23, [x19, x0]
  4093d0:	bl	401540 <__ctype_b_loc@plt>
  4093d4:	ldr	x0, [x0]
  4093d8:	ldrh	w0, [x0, x20]
  4093dc:	tbnz	w0, #14, 409374 <sqrt@plt+0x7c64>
  4093e0:	ldr	x0, [sp, #104]
  4093e4:	strb	wzr, [x19, x0]
  4093e8:	cbnz	w22, 409524 <sqrt@plt+0x7e14>
  4093ec:	bl	401540 <__ctype_b_loc@plt>
  4093f0:	ldr	x0, [x0]
  4093f4:	ldrsh	w0, [x0, x20]
  4093f8:	tbnz	w0, #31, 40938c <sqrt@plt+0x7c7c>
  4093fc:	ldr	x0, [sp, #136]
  409400:	strb	wzr, [x19, x0]
  409404:	b	409394 <sqrt@plt+0x7c84>
  409408:	strb	w23, [x19, x25]
  40940c:	bl	401540 <__ctype_b_loc@plt>
  409410:	ldr	x0, [x0]
  409414:	ldrh	w0, [x0, x20]
  409418:	tbz	w0, #13, 409344 <sqrt@plt+0x7c34>
  40941c:	ldr	x0, [sp, #120]
  409420:	strb	w23, [x19, x0]
  409424:	bl	401540 <__ctype_b_loc@plt>
  409428:	ldr	x0, [x0]
  40942c:	ldrh	w0, [x0, x20]
  409430:	tbnz	w0, #2, 4093b0 <sqrt@plt+0x7ca0>
  409434:	ldr	x0, [sp, #96]
  409438:	strb	wzr, [x19, x0]
  40943c:	cbnz	w22, 409514 <sqrt@plt+0x7e04>
  409440:	bl	401540 <__ctype_b_loc@plt>
  409444:	ldr	x0, [x0]
  409448:	ldrh	w0, [x0, x20]
  40944c:	tbnz	w0, #3, 4093c8 <sqrt@plt+0x7cb8>
  409450:	ldr	x0, [sp, #128]
  409454:	strb	wzr, [x19, x0]
  409458:	b	4093d0 <sqrt@plt+0x7cc0>
  40945c:	strb	w23, [x19, x24]
  409460:	b	4094bc <sqrt@plt+0x7dac>
  409464:	strb	w23, [x19, x26]
  409468:	b	4094a8 <sqrt@plt+0x7d98>
  40946c:	strb	w23, [x19, x27]
  409470:	b	409490 <sqrt@plt+0x7d80>
  409474:	strb	w23, [x19, x28]
  409478:	bl	401540 <__ctype_b_loc@plt>
  40947c:	ldr	x0, [x0]
  409480:	ldrh	w0, [x0, x20]
  409484:	tbnz	w0, #8, 40946c <sqrt@plt+0x7d5c>
  409488:	strb	wzr, [x19, x27]
  40948c:	cbnz	w22, 4094f8 <sqrt@plt+0x7de8>
  409490:	bl	401540 <__ctype_b_loc@plt>
  409494:	ldr	x0, [x0]
  409498:	ldrh	w0, [x0, x20]
  40949c:	tbnz	w0, #9, 409464 <sqrt@plt+0x7d54>
  4094a0:	strb	wzr, [x19, x26]
  4094a4:	cbnz	w22, 4094fc <sqrt@plt+0x7dec>
  4094a8:	sub	w0, w21, #0x30
  4094ac:	cmp	w0, #0x9
  4094b0:	b.ls	40945c <sqrt@plt+0x7d4c>  // b.plast
  4094b4:	strb	wzr, [x19, x24]
  4094b8:	cbnz	w22, 409500 <sqrt@plt+0x7df0>
  4094bc:	bl	401540 <__ctype_b_loc@plt>
  4094c0:	ldr	x0, [x0]
  4094c4:	ldrh	w0, [x0, x20]
  4094c8:	tbnz	w0, #12, 409408 <sqrt@plt+0x7cf8>
  4094cc:	strb	wzr, [x19, x25]
  4094d0:	cbnz	w22, 409504 <sqrt@plt+0x7df4>
  4094d4:	bl	401540 <__ctype_b_loc@plt>
  4094d8:	ldr	x0, [x0]
  4094dc:	ldrh	w0, [x0, x20]
  4094e0:	tbnz	w0, #13, 40941c <sqrt@plt+0x7d0c>
  4094e4:	ldr	x0, [sp, #120]
  4094e8:	strb	wzr, [x19, x0]
  4094ec:	b	409424 <sqrt@plt+0x7d14>
  4094f0:	strb	wzr, [x19, x28]
  4094f4:	strb	wzr, [x19, x27]
  4094f8:	strb	wzr, [x19, x26]
  4094fc:	strb	wzr, [x19, x24]
  409500:	strb	wzr, [x19, x25]
  409504:	ldr	x0, [sp, #120]
  409508:	strb	wzr, [x19, x0]
  40950c:	ldr	x0, [sp, #96]
  409510:	strb	wzr, [x19, x0]
  409514:	ldr	x0, [sp, #128]
  409518:	strb	wzr, [x19, x0]
  40951c:	ldr	x0, [sp, #104]
  409520:	strb	wzr, [x19, x0]
  409524:	ldr	x0, [sp, #136]
  409528:	strb	wzr, [x19, x0]
  40952c:	ldr	x0, [sp, #112]
  409530:	strb	wzr, [x19, x0]
  409534:	add	w21, w21, #0x1
  409538:	cmp	w21, #0xff
  40953c:	b.gt	40956c <sqrt@plt+0x7e5c>
  409540:	add	x19, x19, #0x1
  409544:	add	x20, x20, #0x2
  409548:	mov	w21, w19
  40954c:	ands	w22, w19, #0xffffff80
  409550:	b.ne	4094f0 <sqrt@plt+0x7de0>  // b.any
  409554:	bl	401540 <__ctype_b_loc@plt>
  409558:	ldr	x0, [x0]
  40955c:	ldrh	w0, [x0, x20]
  409560:	tbnz	w0, #10, 409474 <sqrt@plt+0x7d64>
  409564:	strb	wzr, [x19, x28]
  409568:	b	409478 <sqrt@plt+0x7d68>
  40956c:	ldp	x19, x20, [sp, #16]
  409570:	ldp	x21, x22, [sp, #32]
  409574:	ldp	x23, x24, [sp, #48]
  409578:	ldp	x25, x26, [sp, #64]
  40957c:	ldp	x27, x28, [sp, #80]
  409580:	ldp	x29, x30, [sp], #144
  409584:	ret
  409588:	ret
  40958c:	stp	x29, x30, [sp, #-16]!
  409590:	mov	x29, sp
  409594:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409598:	add	x0, x0, #0x3d0
  40959c:	add	x0, x0, #0xb08
  4095a0:	bl	4092b8 <sqrt@plt+0x7ba8>
  4095a4:	ldp	x29, x30, [sp], #16
  4095a8:	ret
  4095ac:	mov	w2, #0x1                   	// #1
  4095b0:	str	w2, [x0]
  4095b4:	adrp	x2, 411000 <_ZdlPvm@@Base+0x20e4>
  4095b8:	add	x2, x2, #0x48
  4095bc:	cmp	x1, #0x0
  4095c0:	csel	x1, x2, x1, eq  // eq = none
  4095c4:	str	x1, [x0, #8]
  4095c8:	ret
  4095cc:	str	wzr, [x0]
  4095d0:	ret
  4095d4:	mov	w2, #0x3                   	// #3
  4095d8:	str	w2, [x0]
  4095dc:	str	w1, [x0, #8]
  4095e0:	ret
  4095e4:	mov	w2, #0x4                   	// #4
  4095e8:	str	w2, [x0]
  4095ec:	str	w1, [x0, #8]
  4095f0:	ret
  4095f4:	mov	w2, #0x2                   	// #2
  4095f8:	str	w2, [x0]
  4095fc:	strb	w1, [x0, #8]
  409600:	ret
  409604:	mov	w2, #0x2                   	// #2
  409608:	str	w2, [x0]
  40960c:	strb	w1, [x0, #8]
  409610:	ret
  409614:	mov	w1, #0x5                   	// #5
  409618:	str	w1, [x0]
  40961c:	str	d0, [x0, #8]
  409620:	ret
  409624:	ldr	w0, [x0]
  409628:	cmp	w0, #0x0
  40962c:	cset	w0, eq  // eq = none
  409630:	ret
  409634:	stp	x29, x30, [sp, #-16]!
  409638:	mov	x29, sp
  40963c:	ldr	w1, [x0]
  409640:	cmp	w1, #0x3
  409644:	b.eq	40969c <sqrt@plt+0x7f8c>  // b.none
  409648:	b.ls	409678 <sqrt@plt+0x7f68>  // b.plast
  40964c:	cmp	w1, #0x4
  409650:	b.eq	4096b8 <sqrt@plt+0x7fa8>  // b.none
  409654:	cmp	w1, #0x5
  409658:	b.ne	4096b0 <sqrt@plt+0x7fa0>  // b.any
  40965c:	ldr	d0, [x0, #8]
  409660:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  409664:	add	x1, x1, #0x50
  409668:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40966c:	ldr	x0, [x0, #504]
  409670:	bl	401440 <fprintf@plt>
  409674:	b	4096b0 <sqrt@plt+0x7fa0>
  409678:	cmp	w1, #0x1
  40967c:	b.eq	4096d0 <sqrt@plt+0x7fc0>  // b.none
  409680:	cmp	w1, #0x2
  409684:	b.ne	4096b0 <sqrt@plt+0x7fa0>  // b.any
  409688:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40968c:	ldr	x1, [x1, #504]
  409690:	ldrb	w0, [x0, #8]
  409694:	bl	401460 <putc@plt>
  409698:	b	4096b0 <sqrt@plt+0x7fa0>
  40969c:	ldr	w0, [x0, #8]
  4096a0:	bl	40e108 <sqrt@plt+0xc9f8>
  4096a4:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4096a8:	ldr	x1, [x1, #504]
  4096ac:	bl	4013f0 <fputs@plt>
  4096b0:	ldp	x29, x30, [sp], #16
  4096b4:	ret
  4096b8:	ldr	w0, [x0, #8]
  4096bc:	bl	40e19c <sqrt@plt+0xca8c>
  4096c0:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4096c4:	ldr	x1, [x1, #504]
  4096c8:	bl	4013f0 <fputs@plt>
  4096cc:	b	4096b0 <sqrt@plt+0x7fa0>
  4096d0:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4096d4:	ldr	x1, [x1, #504]
  4096d8:	ldr	x0, [x0, #8]
  4096dc:	bl	4013f0 <fputs@plt>
  4096e0:	b	4096b0 <sqrt@plt+0x7fa0>
  4096e4:	stp	x29, x30, [sp, #-96]!
  4096e8:	mov	x29, sp
  4096ec:	stp	x19, x20, [sp, #16]
  4096f0:	stp	x21, x22, [sp, #32]
  4096f4:	stp	x23, x24, [sp, #48]
  4096f8:	mov	x20, x0
  4096fc:	mov	x22, x1
  409700:	mov	x23, x2
  409704:	mov	x24, x3
  409708:	cbz	x0, 409738 <sqrt@plt+0x8028>
  40970c:	mov	x19, x20
  409710:	ldrb	w0, [x19], #1
  409714:	cbz	w0, 409844 <sqrt@plt+0x8134>
  409718:	stp	x25, x26, [sp, #64]
  40971c:	str	x27, [sp, #80]
  409720:	adrp	x21, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409724:	adrp	x25, 411000 <_ZdlPvm@@Base+0x20e4>
  409728:	add	x25, x25, #0x58
  40972c:	mov	w27, #0x70                  	// #112
  409730:	mov	w26, #0x78                  	// #120
  409734:	b	4097f4 <sqrt@plt+0x80e4>
  409738:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40973c:	add	x1, x1, #0x58
  409740:	mov	w0, #0x62                  	// #98
  409744:	bl	4086c8 <sqrt@plt+0x6fb8>
  409748:	b	40970c <sqrt@plt+0x7ffc>
  40974c:	cmp	w0, #0x33
  409750:	b.ne	4097c8 <sqrt@plt+0x80b8>  // b.any
  409754:	ldr	w0, [x24]
  409758:	cbz	w0, 4097b8 <sqrt@plt+0x80a8>
  40975c:	mov	x0, x24
  409760:	bl	409634 <sqrt@plt+0x7f24>
  409764:	mov	x20, x19
  409768:	b	4097e8 <sqrt@plt+0x80d8>
  40976c:	ldr	x1, [x21, #504]
  409770:	mov	w0, #0x25                  	// #37
  409774:	bl	401530 <fputc@plt>
  409778:	mov	x20, x19
  40977c:	b	4097e8 <sqrt@plt+0x80d8>
  409780:	mov	x1, x25
  409784:	mov	w0, #0x6c                  	// #108
  409788:	bl	4086c8 <sqrt@plt+0x6fb8>
  40978c:	b	40982c <sqrt@plt+0x811c>
  409790:	ldr	w0, [x23]
  409794:	cbz	w0, 4097a8 <sqrt@plt+0x8098>
  409798:	mov	x0, x23
  40979c:	bl	409634 <sqrt@plt+0x7f24>
  4097a0:	mov	x20, x19
  4097a4:	b	4097e8 <sqrt@plt+0x80d8>
  4097a8:	mov	x1, x25
  4097ac:	mov	w0, w27
  4097b0:	bl	4086c8 <sqrt@plt+0x6fb8>
  4097b4:	b	409798 <sqrt@plt+0x8088>
  4097b8:	mov	x1, x25
  4097bc:	mov	w0, #0x74                  	// #116
  4097c0:	bl	4086c8 <sqrt@plt+0x6fb8>
  4097c4:	b	40975c <sqrt@plt+0x804c>
  4097c8:	mov	x1, x25
  4097cc:	mov	w0, w26
  4097d0:	bl	4086c8 <sqrt@plt+0x6fb8>
  4097d4:	mov	x20, x19
  4097d8:	b	4097e8 <sqrt@plt+0x80d8>
  4097dc:	ldr	x1, [x21, #504]
  4097e0:	bl	401460 <putc@plt>
  4097e4:	mov	x20, x19
  4097e8:	mov	x19, x20
  4097ec:	ldrb	w0, [x19], #1
  4097f0:	cbz	w0, 40983c <sqrt@plt+0x812c>
  4097f4:	cmp	w0, #0x25
  4097f8:	b.ne	4097dc <sqrt@plt+0x80cc>  // b.any
  4097fc:	add	x19, x20, #0x2
  409800:	ldrb	w0, [x20, #1]
  409804:	cmp	w0, #0x32
  409808:	b.eq	409790 <sqrt@plt+0x8080>  // b.none
  40980c:	cmp	w0, #0x32
  409810:	b.hi	40974c <sqrt@plt+0x803c>  // b.pmore
  409814:	cmp	w0, #0x25
  409818:	b.eq	40976c <sqrt@plt+0x805c>  // b.none
  40981c:	cmp	w0, #0x31
  409820:	b.ne	4097c8 <sqrt@plt+0x80b8>  // b.any
  409824:	ldr	w0, [x22]
  409828:	cbz	w0, 409780 <sqrt@plt+0x8070>
  40982c:	mov	x0, x22
  409830:	bl	409634 <sqrt@plt+0x7f24>
  409834:	mov	x20, x19
  409838:	b	4097e8 <sqrt@plt+0x80d8>
  40983c:	ldp	x25, x26, [sp, #64]
  409840:	ldr	x27, [sp, #80]
  409844:	ldp	x19, x20, [sp, #16]
  409848:	ldp	x21, x22, [sp, #32]
  40984c:	ldp	x23, x24, [sp, #48]
  409850:	ldp	x29, x30, [sp], #96
  409854:	ret
  409858:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40985c:	str	wzr, [x0, #3808]
  409860:	ret
  409864:	stp	x29, x30, [sp, #-80]!
  409868:	mov	x29, sp
  40986c:	stp	x19, x20, [sp, #16]
  409870:	stp	x21, x22, [sp, #32]
  409874:	stp	x23, x24, [sp, #48]
  409878:	stp	x25, x26, [sp, #64]
  40987c:	mov	x19, x0
  409880:	mov	x26, x1
  409884:	mov	w21, w2
  409888:	mov	w20, w3
  40988c:	mov	x22, x4
  409890:	mov	x23, x5
  409894:	mov	x24, x6
  409898:	mov	x25, x7
  40989c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  4098a0:	ldr	x2, [x0, #1032]
  4098a4:	cbz	x2, 4099cc <sqrt@plt+0x82bc>
  4098a8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  4098ac:	add	x1, x1, #0x78
  4098b0:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4098b4:	ldr	x0, [x0, #504]
  4098b8:	bl	401440 <fprintf@plt>
  4098bc:	cmp	w21, #0x0
  4098c0:	ccmp	x19, #0x0, #0x4, ge  // ge = tcont
  4098c4:	b.eq	40990c <sqrt@plt+0x81fc>  // b.none
  4098c8:	adrp	x1, 410000 <_ZdlPvm@@Base+0x10e4>
  4098cc:	add	x1, x1, #0x678
  4098d0:	mov	x0, x19
  4098d4:	bl	4015f0 <strcmp@plt>
  4098d8:	adrp	x1, 410000 <_ZdlPvm@@Base+0x10e4>
  4098dc:	add	x1, x1, #0x930
  4098e0:	cmp	w0, #0x0
  4098e4:	csel	x19, x1, x19, eq  // eq = none
  4098e8:	cbz	x26, 40998c <sqrt@plt+0x827c>
  4098ec:	mov	w4, w21
  4098f0:	mov	x3, x26
  4098f4:	mov	x2, x19
  4098f8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  4098fc:	add	x1, x1, #0x80
  409900:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409904:	ldr	x0, [x0, #504]
  409908:	bl	401440 <fprintf@plt>
  40990c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409910:	ldr	x1, [x0, #504]
  409914:	mov	w0, #0x20                  	// #32
  409918:	bl	401530 <fputc@plt>
  40991c:	cbz	w20, 4099ac <sqrt@plt+0x829c>
  409920:	cmp	w20, #0x2
  409924:	b.ne	4099dc <sqrt@plt+0x82cc>  // b.any
  409928:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40992c:	ldr	x3, [x0, #504]
  409930:	mov	x2, #0xc                   	// #12
  409934:	mov	x1, #0x1                   	// #1
  409938:	adrp	x0, 411000 <_ZdlPvm@@Base+0x20e4>
  40993c:	add	x0, x0, #0x98
  409940:	bl	401690 <fwrite@plt>
  409944:	adrp	x19, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409948:	ldr	x1, [x19, #504]
  40994c:	mov	w0, #0x20                  	// #32
  409950:	bl	401530 <fputc@plt>
  409954:	mov	x3, x25
  409958:	mov	x2, x24
  40995c:	mov	x1, x23
  409960:	mov	x0, x22
  409964:	bl	4096e4 <sqrt@plt+0x7fd4>
  409968:	ldr	x1, [x19, #504]
  40996c:	mov	w0, #0xa                   	// #10
  409970:	bl	401530 <fputc@plt>
  409974:	ldr	x0, [x19, #504]
  409978:	bl	401570 <fflush@plt>
  40997c:	cmp	w20, #0x2
  409980:	b.ne	409a08 <sqrt@plt+0x82f8>  // b.any
  409984:	bl	409b68 <sqrt@plt+0x8458>
  409988:	b	409a08 <sqrt@plt+0x82f8>
  40998c:	mov	w3, w21
  409990:	mov	x2, x19
  409994:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  409998:	add	x1, x1, #0x90
  40999c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4099a0:	ldr	x0, [x0, #504]
  4099a4:	bl	401440 <fprintf@plt>
  4099a8:	b	40990c <sqrt@plt+0x81fc>
  4099ac:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4099b0:	ldr	x3, [x0, #504]
  4099b4:	mov	x2, #0x8                   	// #8
  4099b8:	mov	x1, #0x1                   	// #1
  4099bc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x20e4>
  4099c0:	add	x0, x0, #0xa8
  4099c4:	bl	401690 <fwrite@plt>
  4099c8:	b	409944 <sqrt@plt+0x8234>
  4099cc:	cmp	w21, #0x0
  4099d0:	ccmp	x19, #0x0, #0x4, ge  // ge = tcont
  4099d4:	b.eq	40991c <sqrt@plt+0x820c>  // b.none
  4099d8:	b	4098c8 <sqrt@plt+0x81b8>
  4099dc:	mov	x3, x25
  4099e0:	mov	x2, x24
  4099e4:	mov	x1, x23
  4099e8:	mov	x0, x22
  4099ec:	bl	4096e4 <sqrt@plt+0x7fd4>
  4099f0:	adrp	x19, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4099f4:	ldr	x1, [x19, #504]
  4099f8:	mov	w0, #0xa                   	// #10
  4099fc:	bl	401530 <fputc@plt>
  409a00:	ldr	x0, [x19, #504]
  409a04:	bl	401570 <fflush@plt>
  409a08:	ldp	x19, x20, [sp, #16]
  409a0c:	ldp	x21, x22, [sp, #32]
  409a10:	ldp	x23, x24, [sp, #48]
  409a14:	ldp	x25, x26, [sp, #64]
  409a18:	ldp	x29, x30, [sp], #80
  409a1c:	ret
  409a20:	stp	x29, x30, [sp, #-16]!
  409a24:	mov	x29, sp
  409a28:	mov	x7, x4
  409a2c:	mov	x6, x3
  409a30:	mov	x5, x2
  409a34:	mov	x4, x1
  409a38:	mov	w3, w0
  409a3c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409a40:	ldr	w2, [x0, #880]
  409a44:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409a48:	ldr	x1, [x0, #896]
  409a4c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409a50:	ldr	x0, [x0, #888]
  409a54:	bl	409864 <sqrt@plt+0x8154>
  409a58:	ldp	x29, x30, [sp], #16
  409a5c:	ret
  409a60:	stp	x29, x30, [sp, #-16]!
  409a64:	mov	x29, sp
  409a68:	mov	x4, x3
  409a6c:	mov	x3, x2
  409a70:	mov	x2, x1
  409a74:	mov	x1, x0
  409a78:	mov	w0, #0x1                   	// #1
  409a7c:	bl	409a20 <sqrt@plt+0x8310>
  409a80:	ldp	x29, x30, [sp], #16
  409a84:	ret
  409a88:	stp	x29, x30, [sp, #-16]!
  409a8c:	mov	x29, sp
  409a90:	mov	x4, x3
  409a94:	mov	x3, x2
  409a98:	mov	x2, x1
  409a9c:	mov	x1, x0
  409aa0:	mov	w0, #0x0                   	// #0
  409aa4:	bl	409a20 <sqrt@plt+0x8310>
  409aa8:	ldp	x29, x30, [sp], #16
  409aac:	ret
  409ab0:	stp	x29, x30, [sp, #-16]!
  409ab4:	mov	x29, sp
  409ab8:	mov	x4, x3
  409abc:	mov	x3, x2
  409ac0:	mov	x2, x1
  409ac4:	mov	x1, x0
  409ac8:	mov	w0, #0x2                   	// #2
  409acc:	bl	409a20 <sqrt@plt+0x8310>
  409ad0:	ldp	x29, x30, [sp], #16
  409ad4:	ret
  409ad8:	stp	x29, x30, [sp, #-16]!
  409adc:	mov	x29, sp
  409ae0:	mov	x7, x5
  409ae4:	mov	x6, x4
  409ae8:	mov	x5, x3
  409aec:	mov	x4, x2
  409af0:	mov	w3, #0x1                   	// #1
  409af4:	mov	w2, w1
  409af8:	mov	x1, #0x0                   	// #0
  409afc:	bl	409864 <sqrt@plt+0x8154>
  409b00:	ldp	x29, x30, [sp], #16
  409b04:	ret
  409b08:	stp	x29, x30, [sp, #-16]!
  409b0c:	mov	x29, sp
  409b10:	mov	x7, x5
  409b14:	mov	x6, x4
  409b18:	mov	x5, x3
  409b1c:	mov	x4, x2
  409b20:	mov	w3, #0x0                   	// #0
  409b24:	mov	w2, w1
  409b28:	mov	x1, #0x0                   	// #0
  409b2c:	bl	409864 <sqrt@plt+0x8154>
  409b30:	ldp	x29, x30, [sp], #16
  409b34:	ret
  409b38:	stp	x29, x30, [sp, #-16]!
  409b3c:	mov	x29, sp
  409b40:	mov	x7, x5
  409b44:	mov	x6, x4
  409b48:	mov	x5, x3
  409b4c:	mov	x4, x2
  409b50:	mov	w3, #0x2                   	// #2
  409b54:	mov	w2, w1
  409b58:	mov	x1, #0x0                   	// #0
  409b5c:	bl	409864 <sqrt@plt+0x8154>
  409b60:	ldp	x29, x30, [sp], #16
  409b64:	ret
  409b68:	stp	x29, x30, [sp, #-16]!
  409b6c:	mov	x29, sp
  409b70:	mov	w0, #0x3                   	// #3
  409b74:	bl	401680 <exit@plt>
  409b78:	ret
  409b7c:	stp	x29, x30, [sp, #-48]!
  409b80:	mov	x29, sp
  409b84:	stp	x19, x20, [sp, #16]
  409b88:	stp	x21, x22, [sp, #32]
  409b8c:	mov	w19, w0
  409b90:	mov	w20, w1
  409b94:	mov	w22, w2
  409b98:	mov	w21, w3
  409b9c:	cmp	w2, #0x0
  409ba0:	ccmp	w3, #0x0, #0x4, gt
  409ba4:	ccmp	w1, #0x0, #0x1, gt
  409ba8:	b.ge	409bbc <sqrt@plt+0x84ac>  // b.tcont
  409bac:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  409bb0:	add	x1, x1, #0xb8
  409bb4:	mov	w0, #0xfc                  	// #252
  409bb8:	bl	4086c8 <sqrt@plt+0x6fb8>
  409bbc:	mov	w0, w20
  409bc0:	cbz	w20, 409c00 <sqrt@plt+0x84f0>
  409bc4:	tbnz	w19, #31, 409c10 <sqrt@plt+0x8500>
  409bc8:	scvtf	d0, w19
  409bcc:	scvtf	d1, w20
  409bd0:	fmul	d0, d0, d1
  409bd4:	scvtf	d1, w22
  409bd8:	fdiv	d0, d0, d1
  409bdc:	scvtf	d1, w21
  409be0:	mov	x0, #0x400000000000        	// #70368744177664
  409be4:	movk	x0, #0x408f, lsl #48
  409be8:	fmov	d2, x0
  409bec:	fdiv	d1, d1, d2
  409bf0:	fmul	d0, d0, d1
  409bf4:	fmov	d1, #5.000000000000000000e-01
  409bf8:	fadd	d0, d0, d1
  409bfc:	fcvtzs	w0, d0
  409c00:	ldp	x19, x20, [sp, #16]
  409c04:	ldp	x21, x22, [sp, #32]
  409c08:	ldp	x29, x30, [sp], #48
  409c0c:	ret
  409c10:	scvtf	d0, w19
  409c14:	scvtf	d1, w20
  409c18:	fmul	d0, d0, d1
  409c1c:	scvtf	d1, w22
  409c20:	fdiv	d0, d0, d1
  409c24:	scvtf	d1, w21
  409c28:	mov	x0, #0x400000000000        	// #70368744177664
  409c2c:	movk	x0, #0x408f, lsl #48
  409c30:	fmov	d2, x0
  409c34:	fdiv	d1, d1, d2
  409c38:	fmul	d0, d0, d1
  409c3c:	fmov	d1, #5.000000000000000000e-01
  409c40:	fsub	d0, d0, d1
  409c44:	fcvtzs	w0, d0
  409c48:	b	409c00 <sqrt@plt+0x84f0>
  409c4c:	stp	x29, x30, [sp, #-48]!
  409c50:	mov	x29, sp
  409c54:	stp	x19, x20, [sp, #16]
  409c58:	str	x21, [sp, #32]
  409c5c:	mov	w21, w0
  409c60:	mov	w19, w1
  409c64:	mov	w20, w2
  409c68:	cmp	w1, #0x0
  409c6c:	ccmp	w2, #0x0, #0x4, ge  // ge = tcont
  409c70:	b.le	409cb4 <sqrt@plt+0x85a4>
  409c74:	mov	w0, w19
  409c78:	cbz	w19, 409ca4 <sqrt@plt+0x8594>
  409c7c:	add	w3, w20, w20, lsr #31
  409c80:	asr	w3, w3, #1
  409c84:	tbnz	w21, #31, 409cec <sqrt@plt+0x85dc>
  409c88:	mov	w2, #0x7fffffff            	// #2147483647
  409c8c:	sub	w2, w2, w3
  409c90:	sdiv	w2, w2, w19
  409c94:	cmp	w2, w21
  409c98:	b.lt	409cc8 <sqrt@plt+0x85b8>  // b.tstop
  409c9c:	madd	w0, w19, w21, w3
  409ca0:	sdiv	w0, w0, w20
  409ca4:	ldp	x19, x20, [sp, #16]
  409ca8:	ldr	x21, [sp, #32]
  409cac:	ldp	x29, x30, [sp], #48
  409cb0:	ret
  409cb4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  409cb8:	add	x1, x1, #0xb8
  409cbc:	mov	w0, #0xea                  	// #234
  409cc0:	bl	4086c8 <sqrt@plt+0x6fb8>
  409cc4:	b	409c74 <sqrt@plt+0x8564>
  409cc8:	scvtf	d0, w21
  409ccc:	scvtf	d1, w19
  409cd0:	fmul	d0, d0, d1
  409cd4:	scvtf	d1, w20
  409cd8:	fdiv	d0, d0, d1
  409cdc:	fmov	d1, #5.000000000000000000e-01
  409ce0:	fadd	d0, d0, d1
  409ce4:	fcvtzs	w0, d0
  409ce8:	b	409ca4 <sqrt@plt+0x8594>
  409cec:	neg	w1, w21
  409cf0:	mov	w0, #0x80000000            	// #-2147483648
  409cf4:	sub	w0, w0, w3
  409cf8:	udiv	w0, w0, w19
  409cfc:	cmp	w1, w0
  409d00:	b.hi	409d14 <sqrt@plt+0x8604>  // b.pmore
  409d04:	mul	w0, w19, w21
  409d08:	sub	w0, w0, w3
  409d0c:	sdiv	w0, w0, w20
  409d10:	b	409ca4 <sqrt@plt+0x8594>
  409d14:	scvtf	d1, w21
  409d18:	scvtf	d0, w19
  409d1c:	fmul	d0, d1, d0
  409d20:	scvtf	d1, w20
  409d24:	fdiv	d1, d0, d1
  409d28:	fmov	d0, #5.000000000000000000e-01
  409d2c:	fsub	d1, d1, d0
  409d30:	fcvtzs	w0, d1
  409d34:	b	409ca4 <sqrt@plt+0x8594>
  409d38:	stp	x29, x30, [sp, #-32]!
  409d3c:	mov	x29, sp
  409d40:	str	x19, [sp, #16]
  409d44:	mov	x19, x0
  409d48:	cbz	x0, 409db4 <sqrt@plt+0x86a4>
  409d4c:	ldrb	w1, [x0]
  409d50:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409d54:	add	x0, x0, #0x7d8
  409d58:	ldrb	w0, [x0, w1, sxtw]
  409d5c:	cbz	w0, 409d74 <sqrt@plt+0x8664>
  409d60:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409d64:	add	x1, x1, #0x7d8
  409d68:	ldrb	w0, [x19, #1]!
  409d6c:	ldrb	w0, [x1, w0, sxtw]
  409d70:	cbnz	w0, 409d68 <sqrt@plt+0x8658>
  409d74:	mov	x0, x19
  409d78:	bl	401430 <strlen@plt>
  409d7c:	add	x1, x19, x0
  409d80:	cmp	x1, x19
  409d84:	b.ls	409dac <sqrt@plt+0x869c>  // b.plast
  409d88:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409d8c:	add	x2, x2, #0x7d8
  409d90:	ldurb	w0, [x1, #-1]
  409d94:	ldrb	w0, [x2, w0, sxtw]
  409d98:	cbz	w0, 409dac <sqrt@plt+0x869c>
  409d9c:	sub	x1, x1, #0x1
  409da0:	cmp	x1, x19
  409da4:	b.ne	409d90 <sqrt@plt+0x8680>  // b.any
  409da8:	mov	x1, x19
  409dac:	strb	wzr, [x1]
  409db0:	mov	x0, x19
  409db4:	ldr	x19, [sp, #16]
  409db8:	ldp	x29, x30, [sp], #32
  409dbc:	ret
  409dc0:	str	x1, [x0]
  409dc4:	str	x2, [x0, #8]
  409dc8:	str	wzr, [x0, #16]
  409dcc:	str	wzr, [x0, #20]
  409dd0:	mov	w1, #0x1                   	// #1
  409dd4:	str	w1, [x0, #24]
  409dd8:	str	wzr, [x0, #28]
  409ddc:	str	xzr, [x0, #32]
  409de0:	ret
  409de4:	stp	x29, x30, [sp, #-32]!
  409de8:	mov	x29, sp
  409dec:	str	x19, [sp, #16]
  409df0:	mov	x19, x0
  409df4:	ldr	x0, [x0, #32]
  409df8:	cbz	x0, 409e00 <sqrt@plt+0x86f0>
  409dfc:	bl	4015a0 <_ZdaPv@plt>
  409e00:	ldr	x0, [x19, #8]
  409e04:	bl	401490 <free@plt>
  409e08:	ldr	x0, [x19]
  409e0c:	cbz	x0, 409e14 <sqrt@plt+0x8704>
  409e10:	bl	401470 <fclose@plt>
  409e14:	ldr	x19, [sp, #16]
  409e18:	ldp	x29, x30, [sp], #32
  409e1c:	ret
  409e20:	ldr	w5, [x0, #28]
  409e24:	cbz	w5, 409e2c <sqrt@plt+0x871c>
  409e28:	ret
  409e2c:	stp	x29, x30, [sp, #-16]!
  409e30:	mov	x29, sp
  409e34:	mov	x5, x4
  409e38:	mov	x4, x3
  409e3c:	mov	x3, x2
  409e40:	mov	x2, x1
  409e44:	ldr	w1, [x0, #16]
  409e48:	ldr	x0, [x0, #8]
  409e4c:	bl	409ad8 <sqrt@plt+0x83c8>
  409e50:	ldp	x29, x30, [sp], #16
  409e54:	ret
  409e58:	stp	x29, x30, [sp, #-96]!
  409e5c:	mov	x29, sp
  409e60:	stp	x21, x22, [sp, #32]
  409e64:	mov	x21, x0
  409e68:	ldr	x0, [x0]
  409e6c:	cbz	x0, 409fd4 <sqrt@plt+0x88c4>
  409e70:	stp	x19, x20, [sp, #16]
  409e74:	stp	x23, x24, [sp, #48]
  409e78:	str	x25, [sp, #64]
  409e7c:	ldr	x0, [x21, #32]
  409e80:	cbz	x0, 409e90 <sqrt@plt+0x8780>
  409e84:	adrp	x23, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409e88:	add	x23, x23, #0xd0
  409e8c:	b	409fb0 <sqrt@plt+0x88a0>
  409e90:	mov	x0, #0x80                  	// #128
  409e94:	bl	4013e0 <_Znam@plt>
  409e98:	str	x0, [x21, #32]
  409e9c:	mov	w0, #0x80                  	// #128
  409ea0:	str	w0, [x21, #20]
  409ea4:	b	409e84 <sqrt@plt+0x8774>
  409ea8:	add	w20, w22, #0x1
  409eac:	ldr	w0, [x21, #20]
  409eb0:	cmp	w20, w0
  409eb4:	b.ge	409f1c <sqrt@plt+0x880c>  // b.tcont
  409eb8:	ldr	x0, [x21, #32]
  409ebc:	strb	w19, [x0, w22, sxtw]
  409ec0:	cmp	w19, #0xa
  409ec4:	b.eq	409f54 <sqrt@plt+0x8844>  // b.none
  409ec8:	mov	w22, w20
  409ecc:	ldr	x0, [x21]
  409ed0:	bl	401500 <getc@plt>
  409ed4:	mov	w19, w0
  409ed8:	cmn	w0, #0x1
  409edc:	b.eq	409f58 <sqrt@plt+0x8848>  // b.none
  409ee0:	tbnz	w0, #31, 409ea8 <sqrt@plt+0x8798>
  409ee4:	ldrb	w0, [x23, w0, sxtw]
  409ee8:	cbz	w0, 409ea8 <sqrt@plt+0x8798>
  409eec:	mov	w1, w19
  409ef0:	add	x0, sp, #0x50
  409ef4:	bl	4095d4 <sqrt@plt+0x7ec4>
  409ef8:	mov	x4, x24
  409efc:	mov	x3, x24
  409f00:	add	x2, sp, #0x50
  409f04:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  409f08:	add	x1, x1, #0xd8
  409f0c:	mov	x0, x21
  409f10:	bl	409e20 <sqrt@plt+0x8710>
  409f14:	mov	w20, w22
  409f18:	b	409ec8 <sqrt@plt+0x87b8>
  409f1c:	ldr	x25, [x21, #32]
  409f20:	lsl	w0, w0, #1
  409f24:	sxtw	x0, w0
  409f28:	bl	4013e0 <_Znam@plt>
  409f2c:	str	x0, [x21, #32]
  409f30:	ldrsw	x2, [x21, #20]
  409f34:	mov	x1, x25
  409f38:	bl	401400 <memcpy@plt>
  409f3c:	mov	x0, x25
  409f40:	bl	4015a0 <_ZdaPv@plt>
  409f44:	ldr	w0, [x21, #20]
  409f48:	lsl	w0, w0, #1
  409f4c:	str	w0, [x21, #20]
  409f50:	b	409eb8 <sqrt@plt+0x87a8>
  409f54:	mov	w22, w20
  409f58:	cbz	w22, 409fdc <sqrt@plt+0x88cc>
  409f5c:	ldr	x0, [x21, #32]
  409f60:	strb	wzr, [x0, w22, sxtw]
  409f64:	ldr	w0, [x21, #16]
  409f68:	add	w0, w0, #0x1
  409f6c:	str	w0, [x21, #16]
  409f70:	ldr	x1, [x21, #32]
  409f74:	ldrb	w0, [x1]
  409f78:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409f7c:	add	x2, x2, #0x7d8
  409f80:	ldrb	w2, [x2, w0, sxtw]
  409f84:	cbz	w2, 409f9c <sqrt@plt+0x888c>
  409f88:	adrp	x3, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409f8c:	add	x3, x3, #0x7d8
  409f90:	ldrb	w0, [x1, #1]!
  409f94:	ldrb	w2, [x3, w0, sxtw]
  409f98:	cbnz	w2, 409f90 <sqrt@plt+0x8880>
  409f9c:	cbz	w0, 409fb0 <sqrt@plt+0x88a0>
  409fa0:	ldr	w1, [x21, #24]
  409fa4:	cmp	w0, #0x23
  409fa8:	ccmp	w1, #0x0, #0x4, eq  // eq = none
  409fac:	b.eq	409fc0 <sqrt@plt+0x88b0>  // b.none
  409fb0:	mov	w22, #0x0                   	// #0
  409fb4:	adrp	x24, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409fb8:	add	x24, x24, #0xee0
  409fbc:	b	409ecc <sqrt@plt+0x87bc>
  409fc0:	mov	w22, #0x1                   	// #1
  409fc4:	ldp	x19, x20, [sp, #16]
  409fc8:	ldp	x23, x24, [sp, #48]
  409fcc:	ldr	x25, [sp, #64]
  409fd0:	b	409fe8 <sqrt@plt+0x88d8>
  409fd4:	mov	w22, #0x0                   	// #0
  409fd8:	b	409fe8 <sqrt@plt+0x88d8>
  409fdc:	ldp	x19, x20, [sp, #16]
  409fe0:	ldp	x23, x24, [sp, #48]
  409fe4:	ldr	x25, [sp, #64]
  409fe8:	mov	w0, w22
  409fec:	ldp	x21, x22, [sp, #32]
  409ff0:	ldp	x29, x30, [sp], #96
  409ff4:	ret
  409ff8:	stp	x29, x30, [sp, #-48]!
  409ffc:	mov	x29, sp
  40a000:	bl	40ee34 <sqrt@plt+0xd724>
  40a004:	cbz	x0, 40a154 <sqrt@plt+0x8a44>
  40a008:	str	x19, [sp, #16]
  40a00c:	mov	x19, x0
  40a010:	ldrb	w0, [x0]
  40a014:	cmp	w0, #0x63
  40a018:	b.ne	40a028 <sqrt@plt+0x8918>  // b.any
  40a01c:	ldrb	w0, [x19, #1]
  40a020:	cmp	w0, #0x68
  40a024:	b.eq	40a050 <sqrt@plt+0x8940>  // b.none
  40a028:	mov	x0, x19
  40a02c:	bl	40fea4 <_ZdlPvm@@Base+0xf88>
  40a030:	cbz	x0, 40a0e8 <sqrt@plt+0x89d8>
  40a034:	mov	w2, #0x10                  	// #16
  40a038:	add	x1, sp, #0x28
  40a03c:	add	x0, x19, #0x1
  40a040:	bl	401480 <strtol@plt>
  40a044:	ldr	x19, [sp, #16]
  40a048:	ldp	x29, x30, [sp], #48
  40a04c:	ret
  40a050:	ldrb	w0, [x19, #2]
  40a054:	cmp	w0, #0x61
  40a058:	b.ne	40a028 <sqrt@plt+0x8918>  // b.any
  40a05c:	ldrb	w0, [x19, #3]
  40a060:	cmp	w0, #0x72
  40a064:	b.ne	40a028 <sqrt@plt+0x8918>  // b.any
  40a068:	ldrb	w0, [x19, #4]
  40a06c:	sub	w1, w0, #0x30
  40a070:	and	w1, w1, #0xff
  40a074:	cmp	w1, #0x9
  40a078:	b.hi	40a028 <sqrt@plt+0x8918>  // b.pmore
  40a07c:	sub	w0, w0, #0x30
  40a080:	ldrb	w1, [x19, #5]
  40a084:	cbz	w1, 40a15c <sqrt@plt+0x8a4c>
  40a088:	cmp	w0, #0x0
  40a08c:	b.le	40a028 <sqrt@plt+0x8918>
  40a090:	sub	w2, w1, #0x30
  40a094:	and	w2, w2, #0xff
  40a098:	cmp	w2, #0x9
  40a09c:	b.hi	40a028 <sqrt@plt+0x8918>  // b.pmore
  40a0a0:	add	w0, w0, w0, lsl #2
  40a0a4:	sub	w1, w1, #0x30
  40a0a8:	add	w0, w1, w0, lsl #1
  40a0ac:	ldrb	w1, [x19, #6]
  40a0b0:	cbz	w1, 40a164 <sqrt@plt+0x8a54>
  40a0b4:	sub	w2, w1, #0x30
  40a0b8:	and	w2, w2, #0xff
  40a0bc:	cmp	w2, #0x9
  40a0c0:	b.hi	40a028 <sqrt@plt+0x8918>  // b.pmore
  40a0c4:	sub	w1, w1, #0x30
  40a0c8:	mov	w2, #0xa                   	// #10
  40a0cc:	madd	w0, w0, w2, w1
  40a0d0:	ldrb	w1, [x19, #7]
  40a0d4:	cmp	w0, #0x7f
  40a0d8:	ccmp	w1, #0x0, #0x0, le
  40a0dc:	b.ne	40a028 <sqrt@plt+0x8918>  // b.any
  40a0e0:	ldr	x19, [sp, #16]
  40a0e4:	b	40a048 <sqrt@plt+0x8938>
  40a0e8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x20e4>
  40a0ec:	add	x1, x0, #0x878
  40a0f0:	ldrh	w0, [x0, #2168]
  40a0f4:	strh	w0, [sp, #32]
  40a0f8:	ldrb	w0, [x1, #2]
  40a0fc:	strb	w0, [sp, #34]
  40a100:	ldrb	w0, [x19, #1]
  40a104:	cbnz	w0, 40a114 <sqrt@plt+0x8a04>
  40a108:	ldrb	w0, [x19]
  40a10c:	strb	w0, [sp, #33]
  40a110:	add	x19, sp, #0x20
  40a114:	mov	x0, x19
  40a118:	bl	40e098 <sqrt@plt+0xc988>
  40a11c:	mov	x19, x0
  40a120:	cbz	x0, 40a148 <sqrt@plt+0x8a38>
  40a124:	mov	w1, #0x5f                  	// #95
  40a128:	bl	4014a0 <strchr@plt>
  40a12c:	cbnz	x0, 40a148 <sqrt@plt+0x8a38>
  40a130:	mov	w2, #0x10                  	// #16
  40a134:	add	x1, sp, #0x28
  40a138:	mov	x0, x19
  40a13c:	bl	401480 <strtol@plt>
  40a140:	ldr	x19, [sp, #16]
  40a144:	b	40a048 <sqrt@plt+0x8938>
  40a148:	mov	w0, #0xffffffff            	// #-1
  40a14c:	ldr	x19, [sp, #16]
  40a150:	b	40a048 <sqrt@plt+0x8938>
  40a154:	mov	w0, #0xffffffff            	// #-1
  40a158:	b	40a048 <sqrt@plt+0x8938>
  40a15c:	ldr	x19, [sp, #16]
  40a160:	b	40a048 <sqrt@plt+0x8938>
  40a164:	ldr	x19, [sp, #16]
  40a168:	b	40a048 <sqrt@plt+0x8938>
  40a16c:	stp	x29, x30, [sp, #-32]!
  40a170:	mov	x29, sp
  40a174:	stp	x19, x20, [sp, #16]
  40a178:	mov	x19, x0
  40a17c:	mov	x20, x1
  40a180:	adrp	x0, 411000 <_ZdlPvm@@Base+0x20e4>
  40a184:	add	x0, x0, #0x838
  40a188:	str	x0, [x19]
  40a18c:	str	wzr, [x19, #8]
  40a190:	str	xzr, [x19, #16]
  40a194:	str	wzr, [x19, #24]
  40a198:	str	wzr, [x19, #28]
  40a19c:	str	xzr, [x19, #64]
  40a1a0:	str	wzr, [x19, #72]
  40a1a4:	str	xzr, [x19, #80]
  40a1a8:	str	wzr, [x19, #88]
  40a1ac:	str	wzr, [x19, #92]
  40a1b0:	str	xzr, [x19, #96]
  40a1b4:	mov	x0, x1
  40a1b8:	bl	401430 <strlen@plt>
  40a1bc:	add	x0, x0, #0x1
  40a1c0:	bl	4013e0 <_Znam@plt>
  40a1c4:	str	x0, [x19, #32]
  40a1c8:	mov	x1, x20
  40a1cc:	bl	4014c0 <strcpy@plt>
  40a1d0:	str	xzr, [x19, #40]
  40a1d4:	str	xzr, [x19, #48]
  40a1d8:	str	wzr, [x19, #56]
  40a1dc:	ldp	x19, x20, [sp, #16]
  40a1e0:	ldp	x29, x30, [sp], #32
  40a1e4:	ret
  40a1e8:	and	w1, w1, #0xff
  40a1ec:	cmp	w1, #0x69
  40a1f0:	b.eq	40a258 <sqrt@plt+0x8b48>  // b.none
  40a1f4:	b.hi	40a224 <sqrt@plt+0x8b14>  // b.pmore
  40a1f8:	cmp	w1, #0x50
  40a1fc:	b.eq	40a260 <sqrt@plt+0x8b50>  // b.none
  40a200:	cmp	w1, #0x63
  40a204:	b.ne	40a234 <sqrt@plt+0x8b24>  // b.any
  40a208:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40a20c:	ldr	d0, [x1, #2136]
  40a210:	ldr	d1, [x0]
  40a214:	fdiv	d0, d1, d0
  40a218:	str	d0, [x0]
  40a21c:	mov	w0, #0x1                   	// #1
  40a220:	ret
  40a224:	adrp	x2, 411000 <_ZdlPvm@@Base+0x20e4>
  40a228:	ldr	d0, [x2, #2128]
  40a22c:	cmp	w1, #0x70
  40a230:	b.eq	40a210 <sqrt@plt+0x8b00>  // b.none
  40a234:	stp	x29, x30, [sp, #-16]!
  40a238:	mov	x29, sp
  40a23c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40a240:	add	x1, x1, #0xb8
  40a244:	mov	w0, #0x11f                 	// #287
  40a248:	bl	4086c8 <sqrt@plt+0x6fb8>
  40a24c:	mov	w0, #0x0                   	// #0
  40a250:	ldp	x29, x30, [sp], #16
  40a254:	ret
  40a258:	fmov	d0, #1.000000000000000000e+00
  40a25c:	b	40a210 <sqrt@plt+0x8b00>
  40a260:	fmov	d0, #6.000000000000000000e+00
  40a264:	b	40a210 <sqrt@plt+0x8b00>
  40a268:	stp	x29, x30, [sp, #-48]!
  40a26c:	mov	x29, sp
  40a270:	stp	x19, x20, [sp, #16]
  40a274:	str	x21, [sp, #32]
  40a278:	mov	x19, x0
  40a27c:	mov	x20, x1
  40a280:	ldr	w21, [x1]
  40a284:	tbnz	w21, #31, 40a2c0 <sqrt@plt+0x8bb0>
  40a288:	ldr	w0, [x19, #72]
  40a28c:	cmp	w0, w21
  40a290:	b.le	40a2a4 <sqrt@plt+0x8b94>
  40a294:	ldr	x0, [x19, #64]
  40a298:	ldr	w1, [x0, w21, sxtw #2]
  40a29c:	mov	w0, #0x1                   	// #1
  40a2a0:	tbz	w1, #31, 40a2b0 <sqrt@plt+0x8ba0>
  40a2a4:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a2a8:	ldr	w0, [x0, #3904]
  40a2ac:	cbnz	w0, 40a2d4 <sqrt@plt+0x8bc4>
  40a2b0:	ldp	x19, x20, [sp, #16]
  40a2b4:	ldr	x21, [sp, #32]
  40a2b8:	ldp	x29, x30, [sp], #48
  40a2bc:	ret
  40a2c0:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40a2c4:	add	x1, x1, #0xb8
  40a2c8:	mov	w0, #0x132                 	// #306
  40a2cc:	bl	4086c8 <sqrt@plt+0x6fb8>
  40a2d0:	b	40a288 <sqrt@plt+0x8b78>
  40a2d4:	mov	x0, x20
  40a2d8:	bl	409ff8 <sqrt@plt+0x88e8>
  40a2dc:	mov	w1, w0
  40a2e0:	mov	w0, #0x1                   	// #1
  40a2e4:	tbz	w1, #31, 40a2b0 <sqrt@plt+0x8ba0>
  40a2e8:	ldr	w0, [x20, #4]
  40a2ec:	mvn	w0, w0
  40a2f0:	lsr	w0, w0, #31
  40a2f4:	b	40a2b0 <sqrt@plt+0x8ba0>
  40a2f8:	ldr	w0, [x0, #28]
  40a2fc:	ret
  40a300:	stp	x29, x30, [sp, #-32]!
  40a304:	mov	x29, sp
  40a308:	stp	x19, x20, [sp, #16]
  40a30c:	str	x3, [x0]
  40a310:	str	w1, [x0, #8]
  40a314:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  40a318:	cmp	x1, w2, sxtw
  40a31c:	b.cc	40a364 <sqrt@plt+0x8c54>  // b.lo, b.ul, b.last
  40a320:	mov	x20, x0
  40a324:	mov	w19, w2
  40a328:	sxtw	x0, w2
  40a32c:	lsl	x0, x0, #2
  40a330:	bl	4013e0 <_Znam@plt>
  40a334:	str	x0, [x20, #16]
  40a338:	cmp	w19, #0x0
  40a33c:	b.le	40a358 <sqrt@plt+0x8c48>
  40a340:	mov	x1, #0x0                   	// #0
  40a344:	mov	w2, #0xffffffff            	// #-1
  40a348:	str	w2, [x0, x1, lsl #2]
  40a34c:	add	x1, x1, #0x1
  40a350:	cmp	w19, w1
  40a354:	b.gt	40a348 <sqrt@plt+0x8c38>
  40a358:	ldp	x19, x20, [sp, #16]
  40a35c:	ldp	x29, x30, [sp], #32
  40a360:	ret
  40a364:	bl	4015e0 <__cxa_throw_bad_array_new_length@plt>
  40a368:	ldr	x0, [x0, #16]
  40a36c:	cbz	x0, 40a384 <sqrt@plt+0x8c74>
  40a370:	stp	x29, x30, [sp, #-16]!
  40a374:	mov	x29, sp
  40a378:	bl	4015a0 <_ZdaPv@plt>
  40a37c:	ldp	x29, x30, [sp], #16
  40a380:	ret
  40a384:	ret
  40a388:	stp	x29, x30, [sp, #-48]!
  40a38c:	mov	x29, sp
  40a390:	stp	x19, x20, [sp, #16]
  40a394:	stp	x21, x22, [sp, #32]
  40a398:	mov	x22, x0
  40a39c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x20e4>
  40a3a0:	add	x0, x0, #0x838
  40a3a4:	str	x0, [x22]
  40a3a8:	ldr	w0, [x22, #88]
  40a3ac:	cmp	w0, #0x0
  40a3b0:	b.le	40a3ec <sqrt@plt+0x8cdc>
  40a3b4:	mov	x20, #0x0                   	// #0
  40a3b8:	mov	w19, #0x0                   	// #0
  40a3bc:	b	40a3d8 <sqrt@plt+0x8cc8>
  40a3c0:	bl	4015a0 <_ZdaPv@plt>
  40a3c4:	add	w19, w19, #0x1
  40a3c8:	add	x20, x20, #0x28
  40a3cc:	ldr	w0, [x22, #88]
  40a3d0:	cmp	w0, w19
  40a3d4:	b.le	40a3ec <sqrt@plt+0x8cdc>
  40a3d8:	ldr	x0, [x22, #80]
  40a3dc:	add	x0, x0, x20
  40a3e0:	ldr	x0, [x0, #32]
  40a3e4:	cbnz	x0, 40a3c0 <sqrt@plt+0x8cb0>
  40a3e8:	b	40a3c4 <sqrt@plt+0x8cb4>
  40a3ec:	ldr	x0, [x22, #80]
  40a3f0:	cbz	x0, 40a3f8 <sqrt@plt+0x8ce8>
  40a3f4:	bl	4015a0 <_ZdaPv@plt>
  40a3f8:	ldr	x0, [x22, #64]
  40a3fc:	cbz	x0, 40a404 <sqrt@plt+0x8cf4>
  40a400:	bl	4015a0 <_ZdaPv@plt>
  40a404:	ldr	x0, [x22, #16]
  40a408:	cbz	x0, 40a454 <sqrt@plt+0x8d44>
  40a40c:	mov	x21, #0x0                   	// #0
  40a410:	mov	x20, #0x20                  	// #32
  40a414:	b	40a424 <sqrt@plt+0x8d14>
  40a418:	add	x21, x21, #0x8
  40a41c:	cmp	x21, #0xfb8
  40a420:	b.eq	40a448 <sqrt@plt+0x8d38>  // b.none
  40a424:	ldr	x0, [x22, #16]
  40a428:	ldr	x19, [x0, x21]
  40a42c:	cbz	x19, 40a418 <sqrt@plt+0x8d08>
  40a430:	mov	x0, x19
  40a434:	ldr	x19, [x19, #24]
  40a438:	mov	x1, x20
  40a43c:	bl	40ef1c <_ZdlPvm@@Base>
  40a440:	cbnz	x19, 40a430 <sqrt@plt+0x8d20>
  40a444:	b	40a418 <sqrt@plt+0x8d08>
  40a448:	ldr	x0, [x22, #16]
  40a44c:	cbz	x0, 40a454 <sqrt@plt+0x8d44>
  40a450:	bl	4015a0 <_ZdaPv@plt>
  40a454:	ldr	x0, [x22, #32]
  40a458:	cbz	x0, 40a460 <sqrt@plt+0x8d50>
  40a45c:	bl	4015a0 <_ZdaPv@plt>
  40a460:	ldr	x0, [x22, #40]
  40a464:	cbz	x0, 40a46c <sqrt@plt+0x8d5c>
  40a468:	bl	4015a0 <_ZdaPv@plt>
  40a46c:	mov	x20, #0x18                  	// #24
  40a470:	b	40a490 <sqrt@plt+0x8d80>
  40a474:	ldr	x0, [x19]
  40a478:	str	x0, [x22, #96]
  40a47c:	mov	x0, x19
  40a480:	bl	40a368 <sqrt@plt+0x8c58>
  40a484:	mov	x1, x20
  40a488:	mov	x0, x19
  40a48c:	bl	40ef1c <_ZdlPvm@@Base>
  40a490:	ldr	x19, [x22, #96]
  40a494:	cbnz	x19, 40a474 <sqrt@plt+0x8d64>
  40a498:	ldp	x19, x20, [sp, #16]
  40a49c:	ldp	x21, x22, [sp, #32]
  40a4a0:	ldp	x29, x30, [sp], #48
  40a4a4:	ret
  40a4a8:	stp	x29, x30, [sp, #-32]!
  40a4ac:	mov	x29, sp
  40a4b0:	str	x19, [sp, #16]
  40a4b4:	mov	x19, x0
  40a4b8:	bl	40a388 <sqrt@plt+0x8c78>
  40a4bc:	mov	x1, #0x68                  	// #104
  40a4c0:	mov	x0, x19
  40a4c4:	bl	40ef1c <_ZdlPvm@@Base>
  40a4c8:	ldr	x19, [sp, #16]
  40a4cc:	ldp	x29, x30, [sp], #32
  40a4d0:	ret
  40a4d4:	stp	x29, x30, [sp, #-48]!
  40a4d8:	mov	x29, sp
  40a4dc:	stp	x19, x20, [sp, #16]
  40a4e0:	str	x21, [sp, #32]
  40a4e4:	mov	x19, x0
  40a4e8:	mov	w21, w2
  40a4ec:	ldr	w20, [x1]
  40a4f0:	tbnz	w20, #31, 40a544 <sqrt@plt+0x8e34>
  40a4f4:	ldr	w0, [x19, #72]
  40a4f8:	cmp	w0, w20
  40a4fc:	b.le	40a56c <sqrt@plt+0x8e5c>
  40a500:	ldr	x0, [x19, #64]
  40a504:	ldr	w0, [x0, w20, sxtw #2]
  40a508:	tbnz	w0, #31, 40a56c <sqrt@plt+0x8e5c>
  40a50c:	ldr	x1, [x19, #80]
  40a510:	sbfiz	x2, x0, #2, #32
  40a514:	add	x0, x2, w0, sxtw
  40a518:	add	x0, x1, x0, lsl #3
  40a51c:	ldr	w0, [x0, #12]
  40a520:	ldr	w3, [x19, #56]
  40a524:	cbnz	w3, 40a558 <sqrt@plt+0x8e48>
  40a528:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a52c:	ldr	w2, [x1, #3952]
  40a530:	cmp	w21, w2
  40a534:	b.eq	40a57c <sqrt@plt+0x8e6c>  // b.none
  40a538:	mov	w1, w21
  40a53c:	bl	409c4c <sqrt@plt+0x853c>
  40a540:	b	40a57c <sqrt@plt+0x8e6c>
  40a544:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40a548:	add	x1, x1, #0xb8
  40a54c:	mov	w0, #0x190                 	// #400
  40a550:	bl	4086c8 <sqrt@plt+0x6fb8>
  40a554:	b	40a4f4 <sqrt@plt+0x8de4>
  40a558:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a55c:	ldr	w2, [x1, #3952]
  40a560:	mov	w1, w21
  40a564:	bl	409b7c <sqrt@plt+0x846c>
  40a568:	b	40a57c <sqrt@plt+0x8e6c>
  40a56c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a570:	ldr	w1, [x0, #3904]
  40a574:	mov	w0, #0x0                   	// #0
  40a578:	cbz	w1, 40a58c <sqrt@plt+0x8e7c>
  40a57c:	ldp	x19, x20, [sp, #16]
  40a580:	ldr	x21, [sp, #32]
  40a584:	ldp	x29, x30, [sp], #48
  40a588:	ret
  40a58c:	bl	401630 <abort@plt>
  40a590:	stp	x29, x30, [sp, #-48]!
  40a594:	mov	x29, sp
  40a598:	stp	x19, x20, [sp, #16]
  40a59c:	str	x21, [sp, #32]
  40a5a0:	mov	x21, x0
  40a5a4:	mov	w20, w3
  40a5a8:	bl	40a4d4 <sqrt@plt+0x8dc4>
  40a5ac:	mov	w19, w0
  40a5b0:	scvtf	d0, w20
  40a5b4:	ldr	d1, [x21, #48]
  40a5b8:	fadd	d0, d0, d1
  40a5bc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x20e4>
  40a5c0:	ldr	d1, [x0, #2144]
  40a5c4:	fmul	d0, d0, d1
  40a5c8:	mov	x0, #0x800000000000        	// #140737488355328
  40a5cc:	movk	x0, #0x4066, lsl #48
  40a5d0:	fmov	d1, x0
  40a5d4:	fdiv	d0, d0, d1
  40a5d8:	bl	401670 <tan@plt>
  40a5dc:	scvtf	d1, w19
  40a5e0:	fmul	d1, d1, d0
  40a5e4:	fmov	d0, #5.000000000000000000e-01
  40a5e8:	fadd	d1, d1, d0
  40a5ec:	fcvtzs	w0, d1
  40a5f0:	ldp	x19, x20, [sp, #16]
  40a5f4:	ldr	x21, [sp, #32]
  40a5f8:	ldp	x29, x30, [sp], #48
  40a5fc:	ret
  40a600:	stp	x29, x30, [sp, #-48]!
  40a604:	mov	x29, sp
  40a608:	stp	x19, x20, [sp, #16]
  40a60c:	str	x21, [sp, #32]
  40a610:	mov	x19, x0
  40a614:	mov	w21, w2
  40a618:	ldr	w20, [x1]
  40a61c:	tbnz	w20, #31, 40a670 <sqrt@plt+0x8f60>
  40a620:	ldr	w0, [x19, #72]
  40a624:	cmp	w0, w20
  40a628:	b.le	40a698 <sqrt@plt+0x8f88>
  40a62c:	ldr	x0, [x19, #64]
  40a630:	ldr	w0, [x0, w20, sxtw #2]
  40a634:	tbnz	w0, #31, 40a698 <sqrt@plt+0x8f88>
  40a638:	ldr	x1, [x19, #80]
  40a63c:	sbfiz	x2, x0, #2, #32
  40a640:	add	x0, x2, w0, sxtw
  40a644:	add	x0, x1, x0, lsl #3
  40a648:	ldr	w0, [x0, #16]
  40a64c:	ldr	w3, [x19, #56]
  40a650:	cbnz	w3, 40a684 <sqrt@plt+0x8f74>
  40a654:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a658:	ldr	w2, [x1, #3952]
  40a65c:	cmp	w21, w2
  40a660:	b.eq	40a6a8 <sqrt@plt+0x8f98>  // b.none
  40a664:	mov	w1, w21
  40a668:	bl	409c4c <sqrt@plt+0x853c>
  40a66c:	b	40a6a8 <sqrt@plt+0x8f98>
  40a670:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40a674:	add	x1, x1, #0xb8
  40a678:	mov	w0, #0x19f                 	// #415
  40a67c:	bl	4086c8 <sqrt@plt+0x6fb8>
  40a680:	b	40a620 <sqrt@plt+0x8f10>
  40a684:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a688:	ldr	w2, [x1, #3952]
  40a68c:	mov	w1, w21
  40a690:	bl	409b7c <sqrt@plt+0x846c>
  40a694:	b	40a6a8 <sqrt@plt+0x8f98>
  40a698:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a69c:	ldr	w1, [x0, #3904]
  40a6a0:	mov	w0, #0x0                   	// #0
  40a6a4:	cbz	w1, 40a6b8 <sqrt@plt+0x8fa8>
  40a6a8:	ldp	x19, x20, [sp, #16]
  40a6ac:	ldr	x21, [sp, #32]
  40a6b0:	ldp	x29, x30, [sp], #48
  40a6b4:	ret
  40a6b8:	bl	401630 <abort@plt>
  40a6bc:	stp	x29, x30, [sp, #-48]!
  40a6c0:	mov	x29, sp
  40a6c4:	stp	x19, x20, [sp, #16]
  40a6c8:	str	x21, [sp, #32]
  40a6cc:	mov	x19, x0
  40a6d0:	mov	w21, w2
  40a6d4:	ldr	w20, [x1]
  40a6d8:	tbnz	w20, #31, 40a72c <sqrt@plt+0x901c>
  40a6dc:	ldr	w0, [x19, #72]
  40a6e0:	cmp	w0, w20
  40a6e4:	b.le	40a754 <sqrt@plt+0x9044>
  40a6e8:	ldr	x0, [x19, #64]
  40a6ec:	ldr	w0, [x0, w20, sxtw #2]
  40a6f0:	tbnz	w0, #31, 40a754 <sqrt@plt+0x9044>
  40a6f4:	ldr	x1, [x19, #80]
  40a6f8:	sbfiz	x2, x0, #2, #32
  40a6fc:	add	x0, x2, w0, sxtw
  40a700:	add	x0, x1, x0, lsl #3
  40a704:	ldr	w0, [x0, #24]
  40a708:	ldr	w3, [x19, #56]
  40a70c:	cbnz	w3, 40a740 <sqrt@plt+0x9030>
  40a710:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a714:	ldr	w2, [x1, #3952]
  40a718:	cmp	w21, w2
  40a71c:	b.eq	40a764 <sqrt@plt+0x9054>  // b.none
  40a720:	mov	w1, w21
  40a724:	bl	409c4c <sqrt@plt+0x853c>
  40a728:	b	40a764 <sqrt@plt+0x9054>
  40a72c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40a730:	add	x1, x1, #0xb8
  40a734:	mov	w0, #0x1ae                 	// #430
  40a738:	bl	4086c8 <sqrt@plt+0x6fb8>
  40a73c:	b	40a6dc <sqrt@plt+0x8fcc>
  40a740:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a744:	ldr	w2, [x1, #3952]
  40a748:	mov	w1, w21
  40a74c:	bl	409b7c <sqrt@plt+0x846c>
  40a750:	b	40a764 <sqrt@plt+0x9054>
  40a754:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a758:	ldr	w1, [x0, #3904]
  40a75c:	mov	w0, #0x0                   	// #0
  40a760:	cbz	w1, 40a774 <sqrt@plt+0x9064>
  40a764:	ldp	x19, x20, [sp, #16]
  40a768:	ldr	x21, [sp, #32]
  40a76c:	ldp	x29, x30, [sp], #48
  40a770:	ret
  40a774:	bl	401630 <abort@plt>
  40a778:	stp	x29, x30, [sp, #-48]!
  40a77c:	mov	x29, sp
  40a780:	stp	x19, x20, [sp, #16]
  40a784:	str	x21, [sp, #32]
  40a788:	mov	x19, x0
  40a78c:	mov	w21, w2
  40a790:	ldr	w20, [x1]
  40a794:	tbnz	w20, #31, 40a7e8 <sqrt@plt+0x90d8>
  40a798:	ldr	w0, [x19, #72]
  40a79c:	cmp	w0, w20
  40a7a0:	b.le	40a810 <sqrt@plt+0x9100>
  40a7a4:	ldr	x0, [x19, #64]
  40a7a8:	ldr	w0, [x0, w20, sxtw #2]
  40a7ac:	tbnz	w0, #31, 40a810 <sqrt@plt+0x9100>
  40a7b0:	ldr	x1, [x19, #80]
  40a7b4:	sbfiz	x2, x0, #2, #32
  40a7b8:	add	x0, x2, w0, sxtw
  40a7bc:	add	x0, x1, x0, lsl #3
  40a7c0:	ldr	w0, [x0, #20]
  40a7c4:	ldr	w3, [x19, #56]
  40a7c8:	cbnz	w3, 40a7fc <sqrt@plt+0x90ec>
  40a7cc:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a7d0:	ldr	w2, [x1, #3952]
  40a7d4:	cmp	w21, w2
  40a7d8:	b.eq	40a820 <sqrt@plt+0x9110>  // b.none
  40a7dc:	mov	w1, w21
  40a7e0:	bl	409c4c <sqrt@plt+0x853c>
  40a7e4:	b	40a820 <sqrt@plt+0x9110>
  40a7e8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40a7ec:	add	x1, x1, #0xb8
  40a7f0:	mov	w0, #0x1bd                 	// #445
  40a7f4:	bl	4086c8 <sqrt@plt+0x6fb8>
  40a7f8:	b	40a798 <sqrt@plt+0x9088>
  40a7fc:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a800:	ldr	w2, [x1, #3952]
  40a804:	mov	w1, w21
  40a808:	bl	409b7c <sqrt@plt+0x846c>
  40a80c:	b	40a820 <sqrt@plt+0x9110>
  40a810:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a814:	ldr	w1, [x0, #3904]
  40a818:	mov	w0, #0x0                   	// #0
  40a81c:	cbz	w1, 40a830 <sqrt@plt+0x9120>
  40a820:	ldp	x19, x20, [sp, #16]
  40a824:	ldr	x21, [sp, #32]
  40a828:	ldp	x29, x30, [sp], #48
  40a82c:	ret
  40a830:	bl	401630 <abort@plt>
  40a834:	stp	x29, x30, [sp, #-48]!
  40a838:	mov	x29, sp
  40a83c:	stp	x19, x20, [sp, #16]
  40a840:	str	x21, [sp, #32]
  40a844:	mov	x19, x0
  40a848:	mov	w21, w2
  40a84c:	ldr	w20, [x1]
  40a850:	tbnz	w20, #31, 40a8a4 <sqrt@plt+0x9194>
  40a854:	ldr	w0, [x19, #72]
  40a858:	cmp	w0, w20
  40a85c:	b.le	40a8cc <sqrt@plt+0x91bc>
  40a860:	ldr	x0, [x19, #64]
  40a864:	ldr	w0, [x0, w20, sxtw #2]
  40a868:	tbnz	w0, #31, 40a8cc <sqrt@plt+0x91bc>
  40a86c:	ldr	x1, [x19, #80]
  40a870:	sbfiz	x2, x0, #2, #32
  40a874:	add	x0, x2, w0, sxtw
  40a878:	add	x0, x1, x0, lsl #3
  40a87c:	ldr	w0, [x0, #28]
  40a880:	ldr	w3, [x19, #56]
  40a884:	cbnz	w3, 40a8b8 <sqrt@plt+0x91a8>
  40a888:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a88c:	ldr	w2, [x1, #3952]
  40a890:	cmp	w21, w2
  40a894:	b.eq	40a8dc <sqrt@plt+0x91cc>  // b.none
  40a898:	mov	w1, w21
  40a89c:	bl	409c4c <sqrt@plt+0x853c>
  40a8a0:	b	40a8dc <sqrt@plt+0x91cc>
  40a8a4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40a8a8:	add	x1, x1, #0xb8
  40a8ac:	mov	w0, #0x1cc                 	// #460
  40a8b0:	bl	4086c8 <sqrt@plt+0x6fb8>
  40a8b4:	b	40a854 <sqrt@plt+0x9144>
  40a8b8:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a8bc:	ldr	w2, [x1, #3952]
  40a8c0:	mov	w1, w21
  40a8c4:	bl	409b7c <sqrt@plt+0x846c>
  40a8c8:	b	40a8dc <sqrt@plt+0x91cc>
  40a8cc:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a8d0:	ldr	w1, [x0, #3904]
  40a8d4:	mov	w0, #0x0                   	// #0
  40a8d8:	cbz	w1, 40a8ec <sqrt@plt+0x91dc>
  40a8dc:	ldp	x19, x20, [sp, #16]
  40a8e0:	ldr	x21, [sp, #32]
  40a8e4:	ldp	x29, x30, [sp], #48
  40a8e8:	ret
  40a8ec:	bl	401630 <abort@plt>
  40a8f0:	stp	x29, x30, [sp, #-32]!
  40a8f4:	mov	x29, sp
  40a8f8:	stp	x19, x20, [sp, #16]
  40a8fc:	mov	x20, x0
  40a900:	mov	w19, w1
  40a904:	tbnz	w1, #31, 40a920 <sqrt@plt+0x9210>
  40a908:	cmp	w1, #0x3e8
  40a90c:	csel	w19, w1, wzr, ne  // ne = any
  40a910:	str	w19, [x20, #56]
  40a914:	ldp	x19, x20, [sp, #16]
  40a918:	ldp	x29, x30, [sp], #32
  40a91c:	ret
  40a920:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40a924:	add	x1, x1, #0xb8
  40a928:	mov	w0, #0x1da                 	// #474
  40a92c:	bl	4086c8 <sqrt@plt+0x6fb8>
  40a930:	b	40a910 <sqrt@plt+0x9200>
  40a934:	ldr	w0, [x0, #56]
  40a938:	ret
  40a93c:	stp	x29, x30, [sp, #-16]!
  40a940:	mov	x29, sp
  40a944:	mov	x2, x0
  40a948:	ldr	w0, [x0, #24]
  40a94c:	ldr	w3, [x2, #56]
  40a950:	cbnz	w3, 40a96c <sqrt@plt+0x925c>
  40a954:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a958:	ldr	w2, [x2, #3952]
  40a95c:	cmp	w1, w2
  40a960:	b.ne	40a97c <sqrt@plt+0x926c>  // b.any
  40a964:	ldp	x29, x30, [sp], #16
  40a968:	ret
  40a96c:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a970:	ldr	w2, [x2, #3952]
  40a974:	bl	409b7c <sqrt@plt+0x846c>
  40a978:	b	40a964 <sqrt@plt+0x9254>
  40a97c:	bl	409c4c <sqrt@plt+0x853c>
  40a980:	b	40a964 <sqrt@plt+0x9254>
  40a984:	str	x1, [x0]
  40a988:	str	x2, [x0, #8]
  40a98c:	str	w3, [x0, #16]
  40a990:	str	x4, [x0, #24]
  40a994:	ret
  40a998:	stp	x29, x30, [sp, #-64]!
  40a99c:	mov	x29, sp
  40a9a0:	stp	x19, x20, [sp, #16]
  40a9a4:	stp	x21, x22, [sp, #32]
  40a9a8:	str	x23, [sp, #48]
  40a9ac:	mov	x19, x0
  40a9b0:	mov	x22, x1
  40a9b4:	mov	x21, x2
  40a9b8:	mov	w23, w3
  40a9bc:	ldr	x0, [x0, #16]
  40a9c0:	cbz	x0, 40aa38 <sqrt@plt+0x9328>
  40a9c4:	ldr	w0, [x22]
  40a9c8:	ldr	w1, [x21]
  40a9cc:	add	w1, w1, w0, lsl #10
  40a9d0:	mov	w0, #0x4e61                	// #20065
  40a9d4:	movk	w0, #0x824a, lsl #16
  40a9d8:	smull	x0, w1, w0
  40a9dc:	lsr	x0, x0, #32
  40a9e0:	add	w0, w1, w0
  40a9e4:	asr	w0, w0, #8
  40a9e8:	sub	w0, w0, w1, asr #31
  40a9ec:	mov	w2, #0x1f7                 	// #503
  40a9f0:	msub	w0, w0, w2, w1
  40a9f4:	cmp	w0, #0x0
  40a9f8:	cneg	w0, w0, lt  // lt = tstop
  40a9fc:	sxtw	x20, w0
  40aa00:	ldr	x19, [x19, #16]
  40aa04:	mov	x0, #0x20                  	// #32
  40aa08:	bl	40eeac <_Znwm@@Base>
  40aa0c:	ldr	x1, [x19, x20, lsl #3]
  40aa10:	str	x22, [x0]
  40aa14:	str	x21, [x0, #8]
  40aa18:	str	w23, [x0, #16]
  40aa1c:	str	x1, [x0, #24]
  40aa20:	str	x0, [x19, x20, lsl #3]
  40aa24:	ldp	x19, x20, [sp, #16]
  40aa28:	ldp	x21, x22, [sp, #32]
  40aa2c:	ldr	x23, [sp, #48]
  40aa30:	ldp	x29, x30, [sp], #64
  40aa34:	ret
  40aa38:	mov	x0, #0xfb8                 	// #4024
  40aa3c:	bl	4013e0 <_Znam@plt>
  40aa40:	str	x0, [x19, #16]
  40aa44:	mov	x4, #0x0                   	// #0
  40aa48:	ldr	x5, [x19, #16]
  40aa4c:	str	xzr, [x5, x4]
  40aa50:	add	x4, x4, #0x8
  40aa54:	cmp	x4, #0xfb8
  40aa58:	b.ne	40aa48 <sqrt@plt+0x9338>  // b.any
  40aa5c:	b	40a9c4 <sqrt@plt+0x92b4>
  40aa60:	mov	x6, x0
  40aa64:	ldr	x0, [x0, #16]
  40aa68:	cbz	x0, 40ab2c <sqrt@plt+0x941c>
  40aa6c:	mov	w7, w3
  40aa70:	ldr	w4, [x1]
  40aa74:	ldr	w5, [x2]
  40aa78:	add	w5, w5, w4, lsl #10
  40aa7c:	mov	w4, #0x4e61                	// #20065
  40aa80:	movk	w4, #0x824a, lsl #16
  40aa84:	smull	x4, w5, w4
  40aa88:	lsr	x4, x4, #32
  40aa8c:	add	w4, w5, w4
  40aa90:	asr	w4, w4, #8
  40aa94:	sub	w4, w4, w5, asr #31
  40aa98:	mov	w3, #0x1f7                 	// #503
  40aa9c:	msub	w4, w4, w3, w5
  40aaa0:	cmp	w4, #0x0
  40aaa4:	cneg	w4, w4, lt  // lt = tstop
  40aaa8:	ldr	x4, [x0, w4, sxtw #3]
  40aaac:	cbnz	x4, 40aae0 <sqrt@plt+0x93d0>
  40aab0:	mov	w0, #0x0                   	// #0
  40aab4:	ret
  40aab8:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40aabc:	ldr	w2, [x1, #3952]
  40aac0:	mov	w1, w7
  40aac4:	bl	409b7c <sqrt@plt+0x846c>
  40aac8:	b	40ab1c <sqrt@plt+0x940c>
  40aacc:	mov	w1, w7
  40aad0:	bl	409c4c <sqrt@plt+0x853c>
  40aad4:	b	40ab1c <sqrt@plt+0x940c>
  40aad8:	ldr	x4, [x4, #24]
  40aadc:	cbz	x4, 40ab24 <sqrt@plt+0x9414>
  40aae0:	ldr	x5, [x4]
  40aae4:	cmp	x5, x1
  40aae8:	b.ne	40aad8 <sqrt@plt+0x93c8>  // b.any
  40aaec:	ldr	x5, [x4, #8]
  40aaf0:	cmp	x5, x2
  40aaf4:	b.ne	40aad8 <sqrt@plt+0x93c8>  // b.any
  40aaf8:	stp	x29, x30, [sp, #-16]!
  40aafc:	mov	x29, sp
  40ab00:	ldr	w0, [x4, #16]
  40ab04:	ldr	w3, [x6, #56]
  40ab08:	cbnz	w3, 40aab8 <sqrt@plt+0x93a8>
  40ab0c:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ab10:	ldr	w2, [x1, #3952]
  40ab14:	cmp	w7, w2
  40ab18:	b.ne	40aacc <sqrt@plt+0x93bc>  // b.any
  40ab1c:	ldp	x29, x30, [sp], #16
  40ab20:	ret
  40ab24:	mov	w0, #0x0                   	// #0
  40ab28:	ret
  40ab2c:	mov	w0, #0x0                   	// #0
  40ab30:	ret
  40ab34:	ldr	w0, [x0, #8]
  40ab38:	and	w0, w1, w0
  40ab3c:	ret
  40ab40:	stp	x29, x30, [sp, #-32]!
  40ab44:	mov	x29, sp
  40ab48:	stp	x19, x20, [sp, #16]
  40ab4c:	mov	x19, x0
  40ab50:	ldr	w20, [x1]
  40ab54:	tbnz	w20, #31, 40ab88 <sqrt@plt+0x9478>
  40ab58:	ldr	w0, [x19, #72]
  40ab5c:	cmp	w0, w20
  40ab60:	b.le	40ab9c <sqrt@plt+0x948c>
  40ab64:	ldr	x0, [x19, #64]
  40ab68:	ldr	w0, [x0, w20, sxtw #2]
  40ab6c:	tbnz	w0, #31, 40ab9c <sqrt@plt+0x948c>
  40ab70:	ldr	x1, [x19, #80]
  40ab74:	sbfiz	x2, x0, #2, #32
  40ab78:	add	x0, x2, w0, sxtw
  40ab7c:	lsl	x0, x0, #3
  40ab80:	ldrb	w0, [x1, x0]
  40ab84:	b	40abac <sqrt@plt+0x949c>
  40ab88:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40ab8c:	add	x1, x1, #0xb8
  40ab90:	mov	w0, #0x215                 	// #533
  40ab94:	bl	4086c8 <sqrt@plt+0x6fb8>
  40ab98:	b	40ab58 <sqrt@plt+0x9448>
  40ab9c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40aba0:	ldr	w1, [x0, #3904]
  40aba4:	mov	w0, #0x0                   	// #0
  40aba8:	cbz	w1, 40abb8 <sqrt@plt+0x94a8>
  40abac:	ldp	x19, x20, [sp, #16]
  40abb0:	ldp	x29, x30, [sp], #32
  40abb4:	ret
  40abb8:	bl	401630 <abort@plt>
  40abbc:	stp	x29, x30, [sp, #-48]!
  40abc0:	mov	x29, sp
  40abc4:	stp	x19, x20, [sp, #16]
  40abc8:	str	x21, [sp, #32]
  40abcc:	mov	x20, x0
  40abd0:	mov	x19, x1
  40abd4:	ldr	w21, [x1]
  40abd8:	tbnz	w21, #31, 40ac1c <sqrt@plt+0x950c>
  40abdc:	ldr	w0, [x20, #72]
  40abe0:	cmp	w0, w21
  40abe4:	b.le	40abf4 <sqrt@plt+0x94e4>
  40abe8:	ldr	x0, [x20, #64]
  40abec:	ldr	w0, [x0, w21, sxtw #2]
  40abf0:	tbz	w0, #31, 40ac30 <sqrt@plt+0x9520>
  40abf4:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40abf8:	ldr	w0, [x0, #3904]
  40abfc:	cbz	w0, 40ac50 <sqrt@plt+0x9540>
  40ac00:	mov	x0, x19
  40ac04:	bl	409ff8 <sqrt@plt+0x88e8>
  40ac08:	tbnz	w0, #31, 40ac48 <sqrt@plt+0x9538>
  40ac0c:	ldp	x19, x20, [sp, #16]
  40ac10:	ldr	x21, [sp, #32]
  40ac14:	ldp	x29, x30, [sp], #48
  40ac18:	ret
  40ac1c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40ac20:	add	x1, x1, #0xb8
  40ac24:	mov	w0, #0x224                 	// #548
  40ac28:	bl	4086c8 <sqrt@plt+0x6fb8>
  40ac2c:	b	40abdc <sqrt@plt+0x94cc>
  40ac30:	ldr	x1, [x20, #80]
  40ac34:	sbfiz	x2, x0, #2, #32
  40ac38:	add	x0, x2, w0, sxtw
  40ac3c:	add	x0, x1, x0, lsl #3
  40ac40:	ldr	w0, [x0, #4]
  40ac44:	b	40ac0c <sqrt@plt+0x94fc>
  40ac48:	ldr	w0, [x19, #4]
  40ac4c:	tbz	w0, #31, 40ac0c <sqrt@plt+0x94fc>
  40ac50:	bl	401630 <abort@plt>
  40ac54:	stp	x29, x30, [sp, #-64]!
  40ac58:	mov	x29, sp
  40ac5c:	stp	x19, x20, [sp, #16]
  40ac60:	stp	x21, x22, [sp, #32]
  40ac64:	str	x23, [sp, #48]
  40ac68:	mov	x20, x0
  40ac6c:	mov	x22, x1
  40ac70:	mov	w21, w2
  40ac74:	ldr	w23, [x1]
  40ac78:	tbnz	w23, #31, 40ad48 <sqrt@plt+0x9638>
  40ac7c:	ldr	w0, [x20, #56]
  40ac80:	mov	w19, w21
  40ac84:	cbz	w0, 40acb8 <sqrt@plt+0x95a8>
  40ac88:	mov	w1, #0xfe0b                	// #65035
  40ac8c:	movk	w1, #0x7fff, lsl #16
  40ac90:	sdiv	w1, w1, w0
  40ac94:	cmp	w1, w21
  40ac98:	b.lt	40ad5c <sqrt@plt+0x964c>  // b.tstop
  40ac9c:	mul	w0, w0, w21
  40aca0:	add	w0, w0, #0x1f4
  40aca4:	mov	w19, #0x4dd3                	// #19923
  40aca8:	movk	w19, #0x1062, lsl #16
  40acac:	smull	x19, w0, w19
  40acb0:	asr	x19, x19, #38
  40acb4:	sub	w19, w19, w0, asr #31
  40acb8:	ldr	w0, [x20, #72]
  40acbc:	cmp	w0, w23
  40acc0:	b.le	40ae1c <sqrt@plt+0x970c>
  40acc4:	ldr	x0, [x20, #64]
  40acc8:	ldr	w23, [x0, w23, sxtw #2]
  40accc:	tbnz	w23, #31, 40ae1c <sqrt@plt+0x970c>
  40acd0:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40acd4:	ldr	w0, [x0, #3952]
  40acd8:	cmp	w0, w19
  40acdc:	b.eq	40ad88 <sqrt@plt+0x9678>  // b.none
  40ace0:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ace4:	ldr	w0, [x0, #3912]
  40ace8:	cbnz	w0, 40ad88 <sqrt@plt+0x9678>
  40acec:	ldr	x0, [x20, #96]
  40acf0:	cbz	x0, 40ada0 <sqrt@plt+0x9690>
  40acf4:	ldr	w1, [x0, #8]
  40acf8:	cmp	w1, w19
  40acfc:	b.eq	40ad2c <sqrt@plt+0x961c>  // b.none
  40ad00:	mov	x2, x0
  40ad04:	ldr	x0, [x0]
  40ad08:	cbz	x0, 40aed8 <sqrt@plt+0x97c8>
  40ad0c:	ldr	w1, [x0, #8]
  40ad10:	cmp	w1, w19
  40ad14:	b.ne	40ad00 <sqrt@plt+0x95f0>  // b.any
  40ad18:	ldr	x1, [x0]
  40ad1c:	str	x1, [x2]
  40ad20:	ldr	x1, [x20, #96]
  40ad24:	str	x1, [x0]
  40ad28:	str	x0, [x20, #96]
  40ad2c:	sxtw	x23, w23
  40ad30:	ldr	x0, [x20, #96]
  40ad34:	ldr	x19, [x0, #16]
  40ad38:	ldr	w0, [x19, x23, lsl #2]
  40ad3c:	tbnz	w0, #31, 40adcc <sqrt@plt+0x96bc>
  40ad40:	ldr	w0, [x19, x23, lsl #2]
  40ad44:	b	40ae68 <sqrt@plt+0x9758>
  40ad48:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40ad4c:	add	x1, x1, #0xb8
  40ad50:	mov	w0, #0x158                 	// #344
  40ad54:	bl	4086c8 <sqrt@plt+0x6fb8>
  40ad58:	b	40ac7c <sqrt@plt+0x956c>
  40ad5c:	scvtf	d1, w21
  40ad60:	scvtf	d0, w0
  40ad64:	fmul	d0, d1, d0
  40ad68:	mov	x0, #0x400000000000        	// #70368744177664
  40ad6c:	movk	x0, #0x408f, lsl #48
  40ad70:	fmov	d1, x0
  40ad74:	fdiv	d0, d0, d1
  40ad78:	fmov	d1, #5.000000000000000000e-01
  40ad7c:	fadd	d0, d0, d1
  40ad80:	fcvtzs	w19, d0
  40ad84:	b	40acb8 <sqrt@plt+0x95a8>
  40ad88:	ldr	x1, [x20, #80]
  40ad8c:	sbfiz	x0, x23, #2, #32
  40ad90:	add	x23, x0, w23, sxtw
  40ad94:	add	x23, x1, x23, lsl #3
  40ad98:	ldr	w0, [x23, #8]
  40ad9c:	b	40ae68 <sqrt@plt+0x9758>
  40ada0:	mov	x0, #0x18                  	// #24
  40ada4:	bl	40eeac <_Znwm@@Base>
  40ada8:	mov	x22, x0
  40adac:	mov	x3, #0x0                   	// #0
  40adb0:	ldr	w2, [x20, #92]
  40adb4:	mov	w1, w19
  40adb8:	bl	40a300 <sqrt@plt+0x8bf0>
  40adbc:	str	x22, [x20, #96]
  40adc0:	b	40ad2c <sqrt@plt+0x961c>
  40adc4:	str	x22, [x20, #96]
  40adc8:	b	40ad2c <sqrt@plt+0x961c>
  40adcc:	ldr	x1, [x20, #80]
  40add0:	add	x0, x23, x23, lsl #2
  40add4:	add	x0, x1, x0, lsl #3
  40add8:	ldr	w0, [x0, #8]
  40addc:	ldr	w3, [x20, #56]
  40ade0:	cbnz	w3, 40adfc <sqrt@plt+0x96ec>
  40ade4:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ade8:	ldr	w2, [x1, #3952]
  40adec:	cmp	w21, w2
  40adf0:	b.ne	40ae10 <sqrt@plt+0x9700>  // b.any
  40adf4:	str	w0, [x19, x23, lsl #2]
  40adf8:	b	40ad40 <sqrt@plt+0x9630>
  40adfc:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ae00:	ldr	w2, [x1, #3952]
  40ae04:	mov	w1, w21
  40ae08:	bl	409b7c <sqrt@plt+0x846c>
  40ae0c:	b	40adf4 <sqrt@plt+0x96e4>
  40ae10:	mov	w1, w21
  40ae14:	bl	409c4c <sqrt@plt+0x853c>
  40ae18:	b	40adf4 <sqrt@plt+0x96e4>
  40ae1c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ae20:	ldr	w0, [x0, #3904]
  40ae24:	cbz	w0, 40aea4 <sqrt@plt+0x9794>
  40ae28:	mov	x1, x22
  40ae2c:	mov	x0, x20
  40ae30:	bl	40abbc <sqrt@plt+0x94ac>
  40ae34:	bl	4015c0 <wcwidth@plt>
  40ae38:	add	w1, w0, w0, lsl #1
  40ae3c:	lsl	w1, w1, #3
  40ae40:	cmp	w0, #0x1
  40ae44:	mov	w0, #0x18                  	// #24
  40ae48:	csel	w0, w1, w0, gt
  40ae4c:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ae50:	ldr	w2, [x1, #3952]
  40ae54:	cmp	w2, w19
  40ae58:	b.eq	40ae68 <sqrt@plt+0x9758>  // b.none
  40ae5c:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ae60:	ldr	w1, [x1, #3912]
  40ae64:	cbz	w1, 40ae7c <sqrt@plt+0x976c>
  40ae68:	ldp	x19, x20, [sp, #16]
  40ae6c:	ldp	x21, x22, [sp, #32]
  40ae70:	ldr	x23, [sp, #48]
  40ae74:	ldp	x29, x30, [sp], #64
  40ae78:	ret
  40ae7c:	ldr	w3, [x20, #56]
  40ae80:	cbnz	w3, 40ae98 <sqrt@plt+0x9788>
  40ae84:	cmp	w2, w21
  40ae88:	b.eq	40ae68 <sqrt@plt+0x9758>  // b.none
  40ae8c:	mov	w1, w21
  40ae90:	bl	409c4c <sqrt@plt+0x853c>
  40ae94:	b	40ae68 <sqrt@plt+0x9758>
  40ae98:	mov	w1, w21
  40ae9c:	bl	409b7c <sqrt@plt+0x846c>
  40aea0:	b	40ae68 <sqrt@plt+0x9758>
  40aea4:	bl	401630 <abort@plt>
  40aea8:	mov	x19, x0
  40aeac:	mov	x1, #0x18                  	// #24
  40aeb0:	mov	x0, x22
  40aeb4:	bl	40ef1c <_ZdlPvm@@Base>
  40aeb8:	mov	x0, x19
  40aebc:	bl	4016a0 <_Unwind_Resume@plt>
  40aec0:	mov	x19, x0
  40aec4:	mov	x1, #0x18                  	// #24
  40aec8:	mov	x0, x22
  40aecc:	bl	40ef1c <_ZdlPvm@@Base>
  40aed0:	mov	x0, x19
  40aed4:	bl	4016a0 <_Unwind_Resume@plt>
  40aed8:	mov	x0, #0x18                  	// #24
  40aedc:	bl	40eeac <_Znwm@@Base>
  40aee0:	mov	x22, x0
  40aee4:	ldr	x3, [x20, #96]
  40aee8:	ldr	w2, [x20, #92]
  40aeec:	mov	w1, w19
  40aef0:	bl	40a300 <sqrt@plt+0x8bf0>
  40aef4:	b	40adc4 <sqrt@plt+0x96b4>
  40aef8:	ldr	x0, [x0, #32]
  40aefc:	ret
  40af00:	ldr	x0, [x0, #40]
  40af04:	ret
  40af08:	stp	x29, x30, [sp, #-32]!
  40af0c:	mov	x29, sp
  40af10:	stp	x19, x20, [sp, #16]
  40af14:	mov	x19, x0
  40af18:	ldr	w20, [x1]
  40af1c:	tbnz	w20, #31, 40af58 <sqrt@plt+0x9848>
  40af20:	ldr	w0, [x19, #72]
  40af24:	cmp	w0, w20
  40af28:	b.le	40af6c <sqrt@plt+0x985c>
  40af2c:	ldr	x0, [x19, #64]
  40af30:	ldr	w1, [x0, w20, sxtw #2]
  40af34:	tbnz	w1, #31, 40af6c <sqrt@plt+0x985c>
  40af38:	ldr	x0, [x19, #80]
  40af3c:	sbfiz	x2, x1, #2, #32
  40af40:	add	x1, x2, w1, sxtw
  40af44:	add	x1, x0, x1, lsl #3
  40af48:	ldr	x0, [x1, #32]
  40af4c:	ldp	x19, x20, [sp, #16]
  40af50:	ldp	x29, x30, [sp], #32
  40af54:	ret
  40af58:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40af5c:	add	x1, x1, #0xb8
  40af60:	mov	w0, #0x245                 	// #581
  40af64:	bl	4086c8 <sqrt@plt+0x6fb8>
  40af68:	b	40af20 <sqrt@plt+0x9810>
  40af6c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40af70:	ldr	w1, [x0, #3904]
  40af74:	mov	x0, #0x0                   	// #0
  40af78:	cbnz	w1, 40af4c <sqrt@plt+0x983c>
  40af7c:	bl	401630 <abort@plt>
  40af80:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40af84:	ldr	x0, [x0, #3896]
  40af88:	ret
  40af8c:	stp	x29, x30, [sp, #-48]!
  40af90:	mov	x29, sp
  40af94:	stp	x19, x20, [sp, #16]
  40af98:	mov	x19, x0
  40af9c:	ldr	w20, [x0, #72]
  40afa0:	cbnz	w20, 40b018 <sqrt@plt+0x9908>
  40afa4:	mov	w0, #0x80                  	// #128
  40afa8:	str	w0, [x19, #72]
  40afac:	cmp	w1, #0x7f
  40afb0:	b.le	40b010 <sqrt@plt+0x9900>
  40afb4:	add	w1, w1, #0xa
  40afb8:	str	w1, [x19, #72]
  40afbc:	sxtw	x0, w1
  40afc0:	mov	x2, #0x1ffffffffffffffe    	// #2305843009213693950
  40afc4:	cmp	x2, w1, sxtw
  40afc8:	b.cc	40b008 <sqrt@plt+0x98f8>  // b.lo, b.ul, b.last
  40afcc:	lsl	x0, x0, #2
  40afd0:	bl	4013e0 <_Znam@plt>
  40afd4:	str	x0, [x19, #64]
  40afd8:	ldr	w0, [x19, #72]
  40afdc:	cmp	w0, #0x0
  40afe0:	b.le	40b098 <sqrt@plt+0x9988>
  40afe4:	mov	x0, #0x0                   	// #0
  40afe8:	mov	w2, #0xffffffff            	// #-1
  40afec:	ldr	x1, [x19, #64]
  40aff0:	str	w2, [x1, x0, lsl #2]
  40aff4:	add	x0, x0, #0x1
  40aff8:	ldr	w1, [x19, #72]
  40affc:	cmp	w1, w0
  40b000:	b.gt	40afec <sqrt@plt+0x98dc>
  40b004:	b	40b098 <sqrt@plt+0x9988>
  40b008:	stp	x21, x22, [sp, #32]
  40b00c:	bl	4015e0 <__cxa_throw_bad_array_new_length@plt>
  40b010:	mov	x0, #0x80                  	// #128
  40b014:	b	40afcc <sqrt@plt+0x98bc>
  40b018:	stp	x21, x22, [sp, #32]
  40b01c:	lsl	w0, w20, #1
  40b020:	add	w2, w1, #0xa
  40b024:	cmp	w0, w1
  40b028:	csel	w1, w0, w2, gt
  40b02c:	str	w1, [x19, #72]
  40b030:	ldr	x22, [x19, #64]
  40b034:	sxtw	x0, w1
  40b038:	mov	x2, #0x1ffffffffffffffe    	// #2305843009213693950
  40b03c:	cmp	x2, w1, sxtw
  40b040:	b.cc	40b0a4 <sqrt@plt+0x9994>  // b.lo, b.ul, b.last
  40b044:	lsl	x0, x0, #2
  40b048:	bl	4013e0 <_Znam@plt>
  40b04c:	str	x0, [x19, #64]
  40b050:	sbfiz	x21, x20, #2, #32
  40b054:	mov	x2, x21
  40b058:	mov	x1, x22
  40b05c:	bl	401400 <memcpy@plt>
  40b060:	ldr	w0, [x19, #72]
  40b064:	cmp	w20, w0
  40b068:	b.ge	40b08c <sqrt@plt+0x997c>  // b.tcont
  40b06c:	mov	w1, #0xffffffff            	// #-1
  40b070:	ldr	x0, [x19, #64]
  40b074:	str	w1, [x0, x21]
  40b078:	add	w20, w20, #0x1
  40b07c:	add	x21, x21, #0x4
  40b080:	ldr	w0, [x19, #72]
  40b084:	cmp	w0, w20
  40b088:	b.gt	40b070 <sqrt@plt+0x9960>
  40b08c:	mov	x0, x22
  40b090:	bl	4015a0 <_ZdaPv@plt>
  40b094:	ldp	x21, x22, [sp, #32]
  40b098:	ldp	x19, x20, [sp, #16]
  40b09c:	ldp	x29, x30, [sp], #48
  40b0a0:	ret
  40b0a4:	bl	4015e0 <__cxa_throw_bad_array_new_length@plt>
  40b0a8:	stp	x29, x30, [sp, #-48]!
  40b0ac:	mov	x29, sp
  40b0b0:	stp	x19, x20, [sp, #16]
  40b0b4:	str	x21, [sp, #32]
  40b0b8:	mov	x19, x0
  40b0bc:	ldr	x21, [x0, #80]
  40b0c0:	cbz	x21, 40b120 <sqrt@plt+0x9a10>
  40b0c4:	ldr	w20, [x0, #92]
  40b0c8:	lsl	w1, w20, #1
  40b0cc:	str	w1, [x0, #92]
  40b0d0:	sxtw	x0, w1
  40b0d4:	mov	x2, #0x3333333333333333    	// #3689348814741910323
  40b0d8:	movk	x2, #0x333, lsl #48
  40b0dc:	cmp	x2, w1, sxtw
  40b0e0:	b.cc	40b138 <sqrt@plt+0x9a28>  // b.lo, b.ul, b.last
  40b0e4:	add	x0, x0, x0, lsl #2
  40b0e8:	lsl	x0, x0, #3
  40b0ec:	bl	4013e0 <_Znam@plt>
  40b0f0:	str	x0, [x19, #80]
  40b0f4:	sbfiz	x2, x20, #2, #32
  40b0f8:	add	x2, x2, w20, sxtw
  40b0fc:	lsl	x2, x2, #3
  40b100:	mov	x1, x21
  40b104:	bl	401400 <memcpy@plt>
  40b108:	mov	x0, x21
  40b10c:	bl	4015a0 <_ZdaPv@plt>
  40b110:	ldp	x19, x20, [sp, #16]
  40b114:	ldr	x21, [sp, #32]
  40b118:	ldp	x29, x30, [sp], #48
  40b11c:	ret
  40b120:	mov	w0, #0x10                  	// #16
  40b124:	str	w0, [x19, #92]
  40b128:	mov	x0, #0x280                 	// #640
  40b12c:	bl	4013e0 <_Znam@plt>
  40b130:	str	x0, [x19, #80]
  40b134:	b	40b110 <sqrt@plt+0x9a00>
  40b138:	bl	4015e0 <__cxa_throw_bad_array_new_length@plt>
  40b13c:	stp	x29, x30, [sp, #-48]!
  40b140:	mov	x29, sp
  40b144:	stp	x19, x20, [sp, #16]
  40b148:	mov	x20, x0
  40b14c:	ldr	w4, [x0, #72]
  40b150:	subs	w2, w4, #0x1
  40b154:	b.mi	40b178 <sqrt@plt+0x9a68>  // b.first
  40b158:	ldr	x0, [x0, #64]
  40b15c:	sxtw	x1, w2
  40b160:	mov	w2, w1
  40b164:	ldr	w3, [x0, x1, lsl #2]
  40b168:	tbz	w3, #31, 40b178 <sqrt@plt+0x9a68>
  40b16c:	sub	w2, w1, #0x1
  40b170:	sub	x1, x1, #0x1
  40b174:	tbz	w1, #31, 40b160 <sqrt@plt+0x9a50>
  40b178:	add	w19, w2, #0x1
  40b17c:	cmp	w4, w19
  40b180:	b.le	40b1c8 <sqrt@plt+0x9ab8>
  40b184:	stp	x21, x22, [sp, #32]
  40b188:	ldr	x22, [x20, #64]
  40b18c:	sxtw	x21, w19
  40b190:	mov	x0, #0x1ffffffffffffffe    	// #2305843009213693950
  40b194:	cmp	x0, w19, sxtw
  40b198:	b.cc	40b230 <sqrt@plt+0x9b20>  // b.lo, b.ul, b.last
  40b19c:	lsl	x21, x21, #2
  40b1a0:	mov	x0, x21
  40b1a4:	bl	4013e0 <_Znam@plt>
  40b1a8:	str	x0, [x20, #64]
  40b1ac:	mov	x2, x21
  40b1b0:	mov	x1, x22
  40b1b4:	bl	401400 <memcpy@plt>
  40b1b8:	mov	x0, x22
  40b1bc:	bl	4015a0 <_ZdaPv@plt>
  40b1c0:	str	w19, [x20, #72]
  40b1c4:	ldp	x21, x22, [sp, #32]
  40b1c8:	ldr	w0, [x20, #88]
  40b1cc:	ldr	w1, [x20, #92]
  40b1d0:	cmp	w0, w1
  40b1d4:	b.ge	40b224 <sqrt@plt+0x9b14>  // b.tcont
  40b1d8:	ldr	x19, [x20, #80]
  40b1dc:	sxtw	x1, w0
  40b1e0:	mov	x2, #0x3333333333333333    	// #3689348814741910323
  40b1e4:	movk	x2, #0x333, lsl #48
  40b1e8:	cmp	x2, w0, sxtw
  40b1ec:	b.cc	40b234 <sqrt@plt+0x9b24>  // b.lo, b.ul, b.last
  40b1f0:	add	x1, x1, x1, lsl #2
  40b1f4:	lsl	x0, x1, #3
  40b1f8:	bl	4013e0 <_Znam@plt>
  40b1fc:	str	x0, [x20, #80]
  40b200:	ldrsw	x2, [x20, #88]
  40b204:	add	x2, x2, x2, lsl #2
  40b208:	lsl	x2, x2, #3
  40b20c:	mov	x1, x19
  40b210:	bl	401400 <memcpy@plt>
  40b214:	mov	x0, x19
  40b218:	bl	4015a0 <_ZdaPv@plt>
  40b21c:	ldr	w0, [x20, #88]
  40b220:	str	w0, [x20, #92]
  40b224:	ldp	x19, x20, [sp, #16]
  40b228:	ldp	x29, x30, [sp], #48
  40b22c:	ret
  40b230:	bl	4015e0 <__cxa_throw_bad_array_new_length@plt>
  40b234:	stp	x21, x22, [sp, #32]
  40b238:	bl	4015e0 <__cxa_throw_bad_array_new_length@plt>
  40b23c:	stp	x29, x30, [sp, #-48]!
  40b240:	mov	x29, sp
  40b244:	stp	x19, x20, [sp, #16]
  40b248:	str	x21, [sp, #32]
  40b24c:	mov	x19, x0
  40b250:	mov	x20, x2
  40b254:	ldr	w21, [x1]
  40b258:	tbnz	w21, #31, 40b2c8 <sqrt@plt+0x9bb8>
  40b25c:	ldr	w0, [x19, #72]
  40b260:	cmp	w0, w21
  40b264:	b.le	40b2dc <sqrt@plt+0x9bcc>
  40b268:	ldr	w0, [x19, #88]
  40b26c:	add	w0, w0, #0x1
  40b270:	ldr	w1, [x19, #92]
  40b274:	cmp	w0, w1
  40b278:	b.ge	40b308 <sqrt@plt+0x9bf8>  // b.tcont
  40b27c:	ldr	w0, [x19, #88]
  40b280:	ldr	x1, [x19, #64]
  40b284:	str	w0, [x1, w21, sxtw #2]
  40b288:	ldr	x1, [x19, #80]
  40b28c:	add	w2, w0, #0x1
  40b290:	str	w2, [x19, #88]
  40b294:	sbfiz	x2, x0, #2, #32
  40b298:	add	x0, x2, w0, sxtw
  40b29c:	add	x0, x1, x0, lsl #3
  40b2a0:	ldp	x2, x3, [x20]
  40b2a4:	stp	x2, x3, [x0]
  40b2a8:	ldp	x2, x3, [x20, #16]
  40b2ac:	stp	x2, x3, [x0, #16]
  40b2b0:	ldr	x1, [x20, #32]
  40b2b4:	str	x1, [x0, #32]
  40b2b8:	ldp	x19, x20, [sp, #16]
  40b2bc:	ldr	x21, [sp, #32]
  40b2c0:	ldp	x29, x30, [sp], #48
  40b2c4:	ret
  40b2c8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40b2cc:	add	x1, x1, #0xb8
  40b2d0:	mov	w0, #0x296                 	// #662
  40b2d4:	bl	4086c8 <sqrt@plt+0x6fb8>
  40b2d8:	b	40b25c <sqrt@plt+0x9b4c>
  40b2dc:	mov	w1, w21
  40b2e0:	mov	x0, x19
  40b2e4:	bl	40af8c <sqrt@plt+0x987c>
  40b2e8:	ldr	w0, [x19, #72]
  40b2ec:	cmp	w0, w21
  40b2f0:	b.gt	40b268 <sqrt@plt+0x9b58>
  40b2f4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40b2f8:	add	x1, x1, #0xb8
  40b2fc:	mov	w0, #0x299                 	// #665
  40b300:	bl	4086c8 <sqrt@plt+0x6fb8>
  40b304:	b	40b268 <sqrt@plt+0x9b58>
  40b308:	mov	x0, x19
  40b30c:	bl	40b0a8 <sqrt@plt+0x9998>
  40b310:	ldr	w0, [x19, #88]
  40b314:	add	w0, w0, #0x1
  40b318:	ldr	w1, [x19, #92]
  40b31c:	cmp	w0, w1
  40b320:	b.lt	40b27c <sqrt@plt+0x9b6c>  // b.tstop
  40b324:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40b328:	add	x1, x1, #0xb8
  40b32c:	mov	w0, #0x29c                 	// #668
  40b330:	bl	4086c8 <sqrt@plt+0x6fb8>
  40b334:	b	40b27c <sqrt@plt+0x9b6c>
  40b338:	stp	x29, x30, [sp, #-48]!
  40b33c:	mov	x29, sp
  40b340:	stp	x19, x20, [sp, #16]
  40b344:	str	x21, [sp, #32]
  40b348:	mov	x19, x0
  40b34c:	ldr	w20, [x1]
  40b350:	ldr	w21, [x2]
  40b354:	cmp	w20, #0x0
  40b358:	ccmp	w21, #0x0, #0x1, ge  // ge = tcont
  40b35c:	b.lt	40b36c <sqrt@plt+0x9c5c>  // b.tstop
  40b360:	ldr	w0, [x0, #72]
  40b364:	cmp	w0, w21
  40b368:	b.gt	40b37c <sqrt@plt+0x9c6c>
  40b36c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40b370:	add	x1, x1, #0xb8
  40b374:	mov	w0, #0x2a5                 	// #677
  40b378:	bl	4086c8 <sqrt@plt+0x6fb8>
  40b37c:	ldr	w0, [x19, #72]
  40b380:	cmp	w0, w20
  40b384:	b.le	40b3a4 <sqrt@plt+0x9c94>
  40b388:	ldr	x0, [x19, #64]
  40b38c:	ldr	w1, [x0, w21, sxtw #2]
  40b390:	str	w1, [x0, w20, sxtw #2]
  40b394:	ldp	x19, x20, [sp, #16]
  40b398:	ldr	x21, [sp, #32]
  40b39c:	ldp	x29, x30, [sp], #48
  40b3a0:	ret
  40b3a4:	mov	w1, w20
  40b3a8:	mov	x0, x19
  40b3ac:	bl	40af8c <sqrt@plt+0x987c>
  40b3b0:	b	40b388 <sqrt@plt+0x9c78>
  40b3b4:	stp	x29, x30, [sp, #-400]!
  40b3b8:	mov	x29, sp
  40b3bc:	stp	x19, x20, [sp, #16]
  40b3c0:	stp	x21, x22, [sp, #32]
  40b3c4:	stp	x23, x24, [sp, #48]
  40b3c8:	stp	x25, x26, [sp, #64]
  40b3cc:	stp	x27, x28, [sp, #80]
  40b3d0:	str	x0, [sp, #96]
  40b3d4:	mov	x22, x1
  40b3d8:	mov	x24, x2
  40b3dc:	mov	x23, x3
  40b3e0:	mov	x21, x0
  40b3e4:	mov	w26, #0x1                   	// #1
  40b3e8:	adrp	x27, 410000 <_ZdlPvm@@Base+0x10e4>
  40b3ec:	add	x27, x27, #0x8a8
  40b3f0:	add	x0, sp, #0x70
  40b3f4:	str	x0, [sp, #104]
  40b3f8:	adrp	x25, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b3fc:	add	x25, x25, #0x5d8
  40b400:	adrp	x28, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  40b404:	ldrb	w0, [x21]
  40b408:	ldrb	w0, [x25, w0, sxtw]
  40b40c:	cbnz	w0, 40b498 <sqrt@plt+0x9d88>
  40b410:	add	x20, x28, #0x20
  40b414:	mov	w19, #0x0                   	// #0
  40b418:	mov	x1, x21
  40b41c:	ldr	x0, [x20]
  40b420:	bl	401650 <strcasecmp@plt>
  40b424:	cbz	w0, 40b53c <sqrt@plt+0x9e2c>
  40b428:	add	w19, w19, #0x1
  40b42c:	add	x20, x20, #0x18
  40b430:	cmp	w19, #0x29
  40b434:	b.ne	40b418 <sqrt@plt+0x9d08>  // b.any
  40b438:	cbz	w26, 40b59c <sqrt@plt+0x9e8c>
  40b43c:	mov	x1, x27
  40b440:	ldr	x0, [sp, #96]
  40b444:	bl	4015d0 <fopen@plt>
  40b448:	mov	x19, x0
  40b44c:	cbz	x0, 40b5c4 <sqrt@plt+0x9eb4>
  40b450:	mov	x2, x0
  40b454:	mov	w1, #0xfe                  	// #254
  40b458:	ldr	x21, [sp, #104]
  40b45c:	mov	x0, x21
  40b460:	bl	401600 <fgets@plt>
  40b464:	mov	x0, x19
  40b468:	bl	401470 <fclose@plt>
  40b46c:	mov	x0, x21
  40b470:	bl	401430 <strlen@plt>
  40b474:	add	x1, sp, #0x70
  40b478:	add	x0, x1, x0
  40b47c:	mov	w26, #0x0                   	// #0
  40b480:	ldurb	w1, [x0, #-1]
  40b484:	cmp	w1, #0xa
  40b488:	b.ne	40b404 <sqrt@plt+0x9cf4>  // b.any
  40b48c:	sturb	wzr, [x0, #-1]
  40b490:	add	x21, sp, #0x70
  40b494:	b	40b3f8 <sqrt@plt+0x9ce8>
  40b498:	add	x5, sp, #0x170
  40b49c:	add	x4, sp, #0x180
  40b4a0:	add	x3, sp, #0x178
  40b4a4:	add	x2, sp, #0x188
  40b4a8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40b4ac:	add	x1, x1, #0x100
  40b4b0:	mov	x0, x21
  40b4b4:	bl	401550 <__isoc99_sscanf@plt>
  40b4b8:	mov	w26, #0x0                   	// #0
  40b4bc:	cmp	w0, #0x4
  40b4c0:	b.ne	40b59c <sqrt@plt+0x9e8c>  // b.any
  40b4c4:	ldr	d0, [sp, #392]
  40b4c8:	mov	w26, #0x0                   	// #0
  40b4cc:	fcmpe	d0, #0.0
  40b4d0:	b.le	40b59c <sqrt@plt+0x9e8c>
  40b4d4:	ldr	d0, [sp, #384]
  40b4d8:	mov	w26, #0x0                   	// #0
  40b4dc:	fcmpe	d0, #0.0
  40b4e0:	b.le	40b59c <sqrt@plt+0x9e8c>
  40b4e4:	ldrb	w1, [sp, #376]
  40b4e8:	add	x0, sp, #0x188
  40b4ec:	bl	40a1e8 <sqrt@plt+0x8ad8>
  40b4f0:	mov	w26, w0
  40b4f4:	cbz	w0, 40b59c <sqrt@plt+0x9e8c>
  40b4f8:	ldrb	w1, [sp, #368]
  40b4fc:	add	x0, sp, #0x180
  40b500:	bl	40a1e8 <sqrt@plt+0x8ad8>
  40b504:	mov	w26, w0
  40b508:	cbz	w0, 40b59c <sqrt@plt+0x9e8c>
  40b50c:	cbz	x24, 40b518 <sqrt@plt+0x9e08>
  40b510:	ldr	d0, [sp, #392]
  40b514:	str	d0, [x24]
  40b518:	cbz	x23, 40b524 <sqrt@plt+0x9e14>
  40b51c:	ldr	d0, [sp, #384]
  40b520:	str	d0, [x23]
  40b524:	cbz	x22, 40b5bc <sqrt@plt+0x9eac>
  40b528:	adrp	x0, 411000 <_ZdlPvm@@Base+0x20e4>
  40b52c:	add	x0, x0, #0x118
  40b530:	str	x0, [x22]
  40b534:	mov	w26, #0x1                   	// #1
  40b538:	b	40b59c <sqrt@plt+0x9e8c>
  40b53c:	cbz	x24, 40b55c <sqrt@plt+0x9e4c>
  40b540:	sbfiz	x0, x19, #1, #32
  40b544:	add	x0, x0, w19, sxtw
  40b548:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  40b54c:	add	x1, x1, #0x20
  40b550:	add	x0, x1, x0, lsl #3
  40b554:	ldr	d0, [x0, #8]
  40b558:	str	d0, [x24]
  40b55c:	cbz	x23, 40b57c <sqrt@plt+0x9e6c>
  40b560:	sbfiz	x0, x19, #1, #32
  40b564:	add	x0, x0, w19, sxtw
  40b568:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  40b56c:	add	x1, x1, #0x20
  40b570:	add	x0, x1, x0, lsl #3
  40b574:	ldr	d0, [x0, #16]
  40b578:	str	d0, [x23]
  40b57c:	mov	w26, #0x1                   	// #1
  40b580:	cbz	x22, 40b59c <sqrt@plt+0x9e8c>
  40b584:	sbfiz	x0, x19, #1, #32
  40b588:	add	x19, x0, w19, sxtw
  40b58c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  40b590:	add	x0, x0, #0x20
  40b594:	ldr	x0, [x0, x19, lsl #3]
  40b598:	str	x0, [x22]
  40b59c:	mov	w0, w26
  40b5a0:	ldp	x19, x20, [sp, #16]
  40b5a4:	ldp	x21, x22, [sp, #32]
  40b5a8:	ldp	x23, x24, [sp, #48]
  40b5ac:	ldp	x25, x26, [sp, #64]
  40b5b0:	ldp	x27, x28, [sp, #80]
  40b5b4:	ldp	x29, x30, [sp], #400
  40b5b8:	ret
  40b5bc:	mov	w26, #0x1                   	// #1
  40b5c0:	b	40b59c <sqrt@plt+0x9e8c>
  40b5c4:	mov	w26, #0x0                   	// #0
  40b5c8:	b	40b59c <sqrt@plt+0x9e8c>
  40b5cc:	stp	x29, x30, [sp, #-416]!
  40b5d0:	mov	x29, sp
  40b5d4:	stp	x19, x20, [sp, #16]
  40b5d8:	stp	x21, x22, [sp, #32]
  40b5dc:	stp	x23, x24, [sp, #48]
  40b5e0:	stp	x25, x26, [sp, #64]
  40b5e4:	stp	x27, x28, [sp, #80]
  40b5e8:	mov	x22, x0
  40b5ec:	mov	x19, x1
  40b5f0:	mov	w23, w2
  40b5f4:	ldr	x21, [x0, #32]
  40b5f8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40b5fc:	add	x1, x1, #0x120
  40b600:	mov	x0, x21
  40b604:	bl	4015f0 <strcmp@plt>
  40b608:	cbnz	w0, 40b65c <sqrt@plt+0x9f4c>
  40b60c:	mov	w20, w0
  40b610:	cbz	x19, 40b63c <sqrt@plt+0x9f2c>
  40b614:	mov	w0, #0x1                   	// #1
  40b618:	str	w0, [x19]
  40b61c:	mov	w0, w20
  40b620:	ldp	x19, x20, [sp, #16]
  40b624:	ldp	x21, x22, [sp, #32]
  40b628:	ldp	x23, x24, [sp, #48]
  40b62c:	ldp	x25, x26, [sp, #64]
  40b630:	ldp	x27, x28, [sp, #80]
  40b634:	ldp	x29, x30, [sp], #416
  40b638:	ret
  40b63c:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b640:	add	x1, x1, #0xee0
  40b644:	mov	x3, x1
  40b648:	mov	x2, x1
  40b64c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x20e4>
  40b650:	add	x0, x0, #0x128
  40b654:	bl	409a60 <sqrt@plt+0x8350>
  40b658:	b	40b61c <sqrt@plt+0x9f0c>
  40b65c:	add	x1, sp, #0xd8
  40b660:	mov	x0, x21
  40b664:	bl	40cc8c <sqrt@plt+0xb57c>
  40b668:	cbz	x0, 40b6b8 <sqrt@plt+0x9fa8>
  40b66c:	stp	d8, d9, [sp, #96]
  40b670:	str	x0, [sp, #176]
  40b674:	ldr	x0, [sp, #216]
  40b678:	str	x0, [sp, #184]
  40b67c:	str	wzr, [sp, #192]
  40b680:	str	wzr, [sp, #196]
  40b684:	mov	w0, #0x1                   	// #1
  40b688:	str	w0, [sp, #200]
  40b68c:	str	xzr, [sp, #208]
  40b690:	str	w23, [sp, #204]
  40b694:	adrp	x21, 411000 <_ZdlPvm@@Base+0x20e4>
  40b698:	add	x21, x21, #0x170
  40b69c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x20e4>
  40b6a0:	ldr	d8, [x0, #2152]
  40b6a4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x20e4>
  40b6a8:	ldr	d9, [x0, #2160]
  40b6ac:	adrp	x20, 411000 <_ZdlPvm@@Base+0x20e4>
  40b6b0:	add	x20, x20, #0x148
  40b6b4:	b	40b71c <sqrt@plt+0xa00c>
  40b6b8:	cbz	x19, 40b6cc <sqrt@plt+0x9fbc>
  40b6bc:	mov	w0, #0x1                   	// #1
  40b6c0:	str	w0, [x19]
  40b6c4:	mov	w20, #0x0                   	// #0
  40b6c8:	b	40b61c <sqrt@plt+0x9f0c>
  40b6cc:	ldr	x1, [x22, #32]
  40b6d0:	add	x0, sp, #0xe0
  40b6d4:	bl	4095ac <sqrt@plt+0x7e9c>
  40b6d8:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b6dc:	add	x2, x2, #0xee0
  40b6e0:	mov	x3, x2
  40b6e4:	add	x1, sp, #0xe0
  40b6e8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x20e4>
  40b6ec:	add	x0, x0, #0x150
  40b6f0:	bl	409a60 <sqrt@plt+0x8350>
  40b6f4:	mov	w20, #0x0                   	// #0
  40b6f8:	b	40b61c <sqrt@plt+0x9f0c>
  40b6fc:	cbz	w0, 40c01c <sqrt@plt+0xa90c>
  40b700:	mov	x1, x21
  40b704:	ldr	x0, [sp, #208]
  40b708:	bl	4014d0 <strtok@plt>
  40b70c:	mov	x19, x0
  40b710:	mov	x1, x20
  40b714:	bl	4015f0 <strcmp@plt>
  40b718:	cbnz	w0, 40b728 <sqrt@plt+0xa018>
  40b71c:	add	x0, sp, #0xb0
  40b720:	bl	409e58 <sqrt@plt+0x8748>
  40b724:	b	40b6fc <sqrt@plt+0x9fec>
  40b728:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40b72c:	add	x1, x1, #0x178
  40b730:	mov	x0, x19
  40b734:	bl	4015f0 <strcmp@plt>
  40b738:	mov	w20, w0
  40b73c:	cbz	w0, 40b7a8 <sqrt@plt+0xa098>
  40b740:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40b744:	add	x1, x1, #0x1b8
  40b748:	mov	x0, x19
  40b74c:	bl	4015f0 <strcmp@plt>
  40b750:	mov	w20, w0
  40b754:	cbz	w0, 40b808 <sqrt@plt+0xa0f8>
  40b758:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40b75c:	add	x1, x1, #0x1f0
  40b760:	mov	x0, x19
  40b764:	bl	4015f0 <strcmp@plt>
  40b768:	mov	w20, w0
  40b76c:	cbz	w0, 40b880 <sqrt@plt+0xa170>
  40b770:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40b774:	add	x1, x1, #0x240
  40b778:	mov	x0, x19
  40b77c:	bl	4015f0 <strcmp@plt>
  40b780:	mov	w20, w0
  40b784:	cbz	w0, 40b990 <sqrt@plt+0xa280>
  40b788:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40b78c:	add	x1, x1, #0x280
  40b790:	mov	x0, x19
  40b794:	bl	4015f0 <strcmp@plt>
  40b798:	cbnz	w0, 40b9e8 <sqrt@plt+0xa2d8>
  40b79c:	mov	w0, #0x1                   	// #1
  40b7a0:	str	w0, [x22, #28]
  40b7a4:	b	40b6ac <sqrt@plt+0x9f9c>
  40b7a8:	mov	x1, x21
  40b7ac:	mov	x0, #0x0                   	// #0
  40b7b0:	bl	4014d0 <strtok@plt>
  40b7b4:	cbz	x0, 40b7e4 <sqrt@plt+0xa0d4>
  40b7b8:	add	x2, sp, #0x88
  40b7bc:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40b7c0:	add	x1, x1, #0x188
  40b7c4:	bl	401550 <__isoc99_sscanf@plt>
  40b7c8:	cmp	w0, #0x1
  40b7cc:	b.ne	40b7e4 <sqrt@plt+0xa0d4>  // b.any
  40b7d0:	ldr	w0, [sp, #136]
  40b7d4:	cmp	w0, #0x0
  40b7d8:	b.le	40b7e4 <sqrt@plt+0xa0d4>
  40b7dc:	str	w0, [x22, #24]
  40b7e0:	b	40b6ac <sqrt@plt+0x9f9c>
  40b7e4:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b7e8:	add	x2, x2, #0xee0
  40b7ec:	mov	x4, x2
  40b7f0:	mov	x3, x2
  40b7f4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40b7f8:	add	x1, x1, #0x190
  40b7fc:	add	x0, sp, #0xb0
  40b800:	bl	409e20 <sqrt@plt+0x8710>
  40b804:	b	40bb68 <sqrt@plt+0xa458>
  40b808:	mov	x1, x21
  40b80c:	mov	x0, #0x0                   	// #0
  40b810:	bl	4014d0 <strtok@plt>
  40b814:	mov	x19, x0
  40b818:	cbz	x0, 40b850 <sqrt@plt+0xa140>
  40b81c:	add	x2, sp, #0x88
  40b820:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40b824:	add	x1, x1, #0x1c0
  40b828:	bl	401550 <__isoc99_sscanf@plt>
  40b82c:	cmp	w0, #0x1
  40b830:	b.ne	40b850 <sqrt@plt+0xa140>  // b.any
  40b834:	ldr	d0, [sp, #136]
  40b838:	fcmpe	d0, d8
  40b83c:	b.ge	40b850 <sqrt@plt+0xa140>  // b.tcont
  40b840:	fcmpe	d0, d9
  40b844:	b.ls	40b850 <sqrt@plt+0xa140>  // b.plast
  40b848:	str	d0, [x22, #48]
  40b84c:	b	40b6ac <sqrt@plt+0x9f9c>
  40b850:	mov	x1, x19
  40b854:	add	x0, sp, #0xf0
  40b858:	bl	4095ac <sqrt@plt+0x7e9c>
  40b85c:	adrp	x3, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b860:	add	x3, x3, #0xee0
  40b864:	mov	x4, x3
  40b868:	add	x2, sp, #0xf0
  40b86c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40b870:	add	x1, x1, #0x1c8
  40b874:	add	x0, sp, #0xb0
  40b878:	bl	409e20 <sqrt@plt+0x8710>
  40b87c:	b	40bb68 <sqrt@plt+0xa458>
  40b880:	adrp	x24, 410000 <_ZdlPvm@@Base+0x10e4>
  40b884:	add	x24, x24, #0x9d0
  40b888:	adrp	x25, 411000 <_ZdlPvm@@Base+0x20e4>
  40b88c:	add	x25, x25, #0x38
  40b890:	b	40b8b4 <sqrt@plt+0xa1a4>
  40b894:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40b898:	add	x1, x1, #0x200
  40b89c:	mov	x0, x19
  40b8a0:	bl	4015f0 <strcmp@plt>
  40b8a4:	cbnz	w0, 40b8f4 <sqrt@plt+0xa1e4>
  40b8a8:	ldr	w0, [x22, #8]
  40b8ac:	orr	w0, w0, #0x2
  40b8b0:	str	w0, [x22, #8]
  40b8b4:	mov	x1, x21
  40b8b8:	mov	x0, #0x0                   	// #0
  40b8bc:	bl	4014d0 <strtok@plt>
  40b8c0:	mov	x19, x0
  40b8c4:	cbz	x0, 40b6ac <sqrt@plt+0x9f9c>
  40b8c8:	mov	x1, x24
  40b8cc:	bl	4015f0 <strcmp@plt>
  40b8d0:	cbz	w0, 40b6ac <sqrt@plt+0x9f9c>
  40b8d4:	mov	x1, x25
  40b8d8:	mov	x0, x19
  40b8dc:	bl	4015f0 <strcmp@plt>
  40b8e0:	cbnz	w0, 40b894 <sqrt@plt+0xa184>
  40b8e4:	ldr	w0, [x22, #8]
  40b8e8:	orr	w0, w0, #0x1
  40b8ec:	str	w0, [x22, #8]
  40b8f0:	b	40b8b4 <sqrt@plt+0xa1a4>
  40b8f4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40b8f8:	add	x1, x1, #0x208
  40b8fc:	mov	x0, x19
  40b900:	bl	4015f0 <strcmp@plt>
  40b904:	cbnz	w0, 40b918 <sqrt@plt+0xa208>
  40b908:	ldr	w0, [x22, #8]
  40b90c:	orr	w0, w0, #0x4
  40b910:	str	w0, [x22, #8]
  40b914:	b	40b8b4 <sqrt@plt+0xa1a4>
  40b918:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40b91c:	add	x1, x1, #0x210
  40b920:	mov	x0, x19
  40b924:	bl	4015f0 <strcmp@plt>
  40b928:	cbnz	w0, 40b93c <sqrt@plt+0xa22c>
  40b92c:	ldr	w0, [x22, #8]
  40b930:	orr	w0, w0, #0x8
  40b934:	str	w0, [x22, #8]
  40b938:	b	40b8b4 <sqrt@plt+0xa1a4>
  40b93c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40b940:	add	x1, x1, #0x218
  40b944:	mov	x0, x19
  40b948:	bl	4015f0 <strcmp@plt>
  40b94c:	cbnz	w0, 40b960 <sqrt@plt+0xa250>
  40b950:	ldr	w0, [x22, #8]
  40b954:	orr	w0, w0, #0x10
  40b958:	str	w0, [x22, #8]
  40b95c:	b	40b8b4 <sqrt@plt+0xa1a4>
  40b960:	mov	x1, x19
  40b964:	add	x0, sp, #0x100
  40b968:	bl	4095ac <sqrt@plt+0x7e9c>
  40b96c:	adrp	x3, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b970:	add	x3, x3, #0xee0
  40b974:	mov	x4, x3
  40b978:	add	x2, sp, #0x100
  40b97c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40b980:	add	x1, x1, #0x220
  40b984:	add	x0, sp, #0xb0
  40b988:	bl	409e20 <sqrt@plt+0x8710>
  40b98c:	b	40bb68 <sqrt@plt+0xa458>
  40b990:	mov	x1, x21
  40b994:	mov	x0, #0x0                   	// #0
  40b998:	bl	4014d0 <strtok@plt>
  40b99c:	mov	x19, x0
  40b9a0:	cbz	x0, 40b9b4 <sqrt@plt+0xa2a4>
  40b9a4:	bl	401430 <strlen@plt>
  40b9a8:	add	x0, x0, #0x1
  40b9ac:	bl	4013e0 <_Znam@plt>
  40b9b0:	b	40b9d8 <sqrt@plt+0xa2c8>
  40b9b4:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b9b8:	add	x2, x2, #0xee0
  40b9bc:	mov	x4, x2
  40b9c0:	mov	x3, x2
  40b9c4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40b9c8:	add	x1, x1, #0x250
  40b9cc:	add	x0, sp, #0xb0
  40b9d0:	bl	409e20 <sqrt@plt+0x8710>
  40b9d4:	b	40bb68 <sqrt@plt+0xa458>
  40b9d8:	str	x0, [x22, #40]
  40b9dc:	mov	x1, x19
  40b9e0:	bl	4014c0 <strcpy@plt>
  40b9e4:	b	40b6ac <sqrt@plt+0x9f9c>
  40b9e8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40b9ec:	add	x1, x1, #0x288
  40b9f0:	mov	x0, x19
  40b9f4:	bl	4015f0 <strcmp@plt>
  40b9f8:	cbz	w0, 40c060 <sqrt@plt+0xa950>
  40b9fc:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40ba00:	add	x1, x1, #0x298
  40ba04:	mov	x0, x19
  40ba08:	bl	4015f0 <strcmp@plt>
  40ba0c:	cbz	w0, 40c060 <sqrt@plt+0xa950>
  40ba10:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40ba14:	add	x1, x1, #0xab8
  40ba18:	mov	x0, #0x0                   	// #0
  40ba1c:	bl	4014d0 <strtok@plt>
  40ba20:	ldr	x1, [x22]
  40ba24:	ldr	x20, [x1, #16]
  40ba28:	bl	409d38 <sqrt@plt+0x8628>
  40ba2c:	ldr	w4, [sp, #192]
  40ba30:	ldr	x3, [sp, #184]
  40ba34:	mov	x2, x0
  40ba38:	mov	x1, x19
  40ba3c:	mov	x0, x22
  40ba40:	blr	x20
  40ba44:	b	40b6ac <sqrt@plt+0x9f9c>
  40ba48:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ba4c:	add	x2, x2, #0xee0
  40ba50:	mov	x4, x2
  40ba54:	mov	x3, x2
  40ba58:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40ba5c:	add	x1, x1, #0x2a0
  40ba60:	add	x0, sp, #0xb0
  40ba64:	bl	409e20 <sqrt@plt+0x8710>
  40ba68:	b	40bb68 <sqrt@plt+0xa458>
  40ba6c:	cbz	w0, 40bf38 <sqrt@plt+0xa828>
  40ba70:	mov	x1, x24
  40ba74:	ldr	x0, [sp, #208]
  40ba78:	bl	4014d0 <strtok@plt>
  40ba7c:	mov	x19, x0
  40ba80:	cbz	x0, 40c094 <sqrt@plt+0xa984>
  40ba84:	mov	x1, x24
  40ba88:	mov	x0, #0x0                   	// #0
  40ba8c:	bl	4014d0 <strtok@plt>
  40ba90:	mov	x20, x0
  40ba94:	cbz	x0, 40c07c <sqrt@plt+0xa96c>
  40ba98:	mov	x1, x24
  40ba9c:	mov	x0, #0x0                   	// #0
  40baa0:	bl	4014d0 <strtok@plt>
  40baa4:	mov	x21, x0
  40baa8:	cbz	x0, 40bacc <sqrt@plt+0xa3bc>
  40baac:	add	x2, sp, #0x88
  40bab0:	add	x1, x26, #0x188
  40bab4:	bl	401550 <__isoc99_sscanf@plt>
  40bab8:	cmp	w0, #0x1
  40babc:	b.ne	40baf0 <sqrt@plt+0xa3e0>  // b.any
  40bac0:	mov	x0, x19
  40bac4:	bl	40ecfc <sqrt@plt+0xd5ec>
  40bac8:	b	40bb20 <sqrt@plt+0xa410>
  40bacc:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bad0:	add	x2, x2, #0xee0
  40bad4:	mov	x4, x2
  40bad8:	mov	x3, x2
  40badc:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40bae0:	add	x1, x1, #0x2b8
  40bae4:	add	x0, sp, #0xb0
  40bae8:	bl	409e20 <sqrt@plt+0x8710>
  40baec:	b	40bb44 <sqrt@plt+0xa434>
  40baf0:	mov	x1, x21
  40baf4:	add	x0, sp, #0x110
  40baf8:	bl	4095ac <sqrt@plt+0x7e9c>
  40bafc:	adrp	x3, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bb00:	add	x3, x3, #0xee0
  40bb04:	mov	x4, x3
  40bb08:	add	x2, sp, #0x110
  40bb0c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40bb10:	add	x1, x1, #0x2d0
  40bb14:	add	x0, sp, #0xb0
  40bb18:	bl	409e20 <sqrt@plt+0x8710>
  40bb1c:	b	40bb44 <sqrt@plt+0xa434>
  40bb20:	mov	x19, x0
  40bb24:	mov	x0, x20
  40bb28:	bl	40ecfc <sqrt@plt+0xd5ec>
  40bb2c:	ldr	w3, [sp, #136]
  40bb30:	mov	x2, x0
  40bb34:	mov	x1, x19
  40bb38:	mov	x0, x22
  40bb3c:	bl	40a998 <sqrt@plt+0x9288>
  40bb40:	b	40c094 <sqrt@plt+0xa984>
  40bb44:	mov	w20, w23
  40bb48:	b	40bb68 <sqrt@plt+0xa458>
  40bb4c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40bb50:	add	x1, x1, #0x298
  40bb54:	mov	x0, x19
  40bb58:	bl	4015f0 <strcmp@plt>
  40bb5c:	cbnz	w0, 40bf04 <sqrt@plt+0xa7f4>
  40bb60:	cbz	w23, 40bb78 <sqrt@plt+0xa468>
  40bb64:	mov	w20, #0x1                   	// #1
  40bb68:	add	x0, sp, #0xb0
  40bb6c:	bl	409de4 <sqrt@plt+0x86d4>
  40bb70:	ldp	d8, d9, [sp, #96]
  40bb74:	b	40b61c <sqrt@plt+0x9f0c>
  40bb78:	mov	x21, #0x0                   	// #0
  40bb7c:	add	x26, sp, #0xa4
  40bb80:	add	x0, sp, #0xb0
  40bb84:	bl	409e58 <sqrt@plt+0x8748>
  40bb88:	cbz	w0, 40bfe4 <sqrt@plt+0xa8d4>
  40bb8c:	mov	x1, x25
  40bb90:	ldr	x0, [sp, #208]
  40bb94:	bl	4014d0 <strtok@plt>
  40bb98:	mov	x19, x0
  40bb9c:	cbz	x0, 40bb80 <sqrt@plt+0xa470>
  40bba0:	mov	x1, x25
  40bba4:	mov	x0, #0x0                   	// #0
  40bba8:	bl	4014d0 <strtok@plt>
  40bbac:	cbz	x0, 40c010 <sqrt@plt+0xa900>
  40bbb0:	ldrb	w1, [x0]
  40bbb4:	cmp	w1, #0x22
  40bbb8:	b.ne	40bc40 <sqrt@plt+0xa530>  // b.any
  40bbbc:	cbz	x21, 40bbe4 <sqrt@plt+0xa4d4>
  40bbc0:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40bbc4:	add	x1, x1, #0x310
  40bbc8:	mov	x0, x19
  40bbcc:	bl	4015f0 <strcmp@plt>
  40bbd0:	mov	w20, w0
  40bbd4:	cbz	w0, 40bc08 <sqrt@plt+0xa4f8>
  40bbd8:	mov	x0, x19
  40bbdc:	bl	40ecfc <sqrt@plt+0xd5ec>
  40bbe0:	b	40bc2c <sqrt@plt+0xa51c>
  40bbe4:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bbe8:	add	x2, x2, #0xee0
  40bbec:	mov	x4, x2
  40bbf0:	mov	x3, x2
  40bbf4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40bbf8:	add	x1, x1, #0x2e8
  40bbfc:	add	x0, sp, #0xb0
  40bc00:	bl	409e20 <sqrt@plt+0x8710>
  40bc04:	b	40bfb8 <sqrt@plt+0xa8a8>
  40bc08:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bc0c:	add	x2, x2, #0xee0
  40bc10:	mov	x4, x2
  40bc14:	mov	x3, x2
  40bc18:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40bc1c:	add	x1, x1, #0x318
  40bc20:	add	x0, sp, #0xb0
  40bc24:	bl	409e20 <sqrt@plt+0x8710>
  40bc28:	b	40bb68 <sqrt@plt+0xa458>
  40bc2c:	mov	x2, x21
  40bc30:	mov	x1, x0
  40bc34:	mov	x0, x22
  40bc38:	bl	40b338 <sqrt@plt+0x9c28>
  40bc3c:	b	40bb80 <sqrt@plt+0xa470>
  40bc40:	str	wzr, [sp, #148]
  40bc44:	str	wzr, [sp, #152]
  40bc48:	str	wzr, [sp, #156]
  40bc4c:	str	wzr, [sp, #160]
  40bc50:	str	wzr, [sp, #164]
  40bc54:	mov	x7, x26
  40bc58:	add	x1, sp, #0x88
  40bc5c:	add	x6, sp, #0x9c
  40bc60:	add	x5, x1, #0x18
  40bc64:	add	x4, x1, #0x10
  40bc68:	add	x3, x1, #0xc
  40bc6c:	add	x2, x1, #0x8
  40bc70:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40bc74:	add	x1, x1, #0x340
  40bc78:	bl	401550 <__isoc99_sscanf@plt>
  40bc7c:	cmp	w0, #0x0
  40bc80:	b.le	40bd44 <sqrt@plt+0xa634>
  40bc84:	mov	x1, x25
  40bc88:	mov	x0, #0x0                   	// #0
  40bc8c:	bl	4014d0 <strtok@plt>
  40bc90:	cbz	x0, 40bd74 <sqrt@plt+0xa664>
  40bc94:	add	x2, sp, #0x7c
  40bc98:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40bc9c:	add	x1, x1, #0x188
  40bca0:	bl	401550 <__isoc99_sscanf@plt>
  40bca4:	cmp	w0, #0x1
  40bca8:	b.ne	40bda4 <sqrt@plt+0xa694>  // b.any
  40bcac:	ldr	w1, [sp, #124]
  40bcb0:	cmp	w1, #0xff
  40bcb4:	b.hi	40bdd4 <sqrt@plt+0xa6c4>  // b.pmore
  40bcb8:	strb	w1, [sp, #136]
  40bcbc:	mov	x1, x25
  40bcc0:	mov	x0, #0x0                   	// #0
  40bcc4:	bl	4014d0 <strtok@plt>
  40bcc8:	mov	x20, x0
  40bccc:	cbz	x0, 40be00 <sqrt@plt+0xa6f0>
  40bcd0:	mov	w2, #0x0                   	// #0
  40bcd4:	add	x1, sp, #0x80
  40bcd8:	bl	401480 <strtol@plt>
  40bcdc:	str	w0, [sp, #140]
  40bce0:	cbnz	w0, 40bcf0 <sqrt@plt+0xa5e0>
  40bce4:	ldr	x1, [sp, #128]
  40bce8:	cmp	x1, x20
  40bcec:	b.eq	40be30 <sqrt@plt+0xa720>  // b.none
  40bcf0:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bcf4:	ldr	w1, [x1, #3904]
  40bcf8:	cbnz	w1, 40be6c <sqrt@plt+0xa75c>
  40bcfc:	mov	x1, x25
  40bd00:	mov	x0, #0x0                   	// #0
  40bd04:	bl	4014d0 <strtok@plt>
  40bd08:	mov	x20, x0
  40bd0c:	cbz	x0, 40bd20 <sqrt@plt+0xa610>
  40bd10:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40bd14:	add	x1, x1, #0x418
  40bd18:	bl	4015f0 <strcmp@plt>
  40bd1c:	cbnz	w0, 40be88 <sqrt@plt+0xa778>
  40bd20:	str	xzr, [sp, #168]
  40bd24:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40bd28:	add	x1, x1, #0x310
  40bd2c:	mov	x0, x19
  40bd30:	bl	4015f0 <strcmp@plt>
  40bd34:	cbnz	w0, 40bec4 <sqrt@plt+0xa7b4>
  40bd38:	ldr	w0, [sp, #140]
  40bd3c:	bl	40ec24 <sqrt@plt+0xd514>
  40bd40:	b	40beac <sqrt@plt+0xa79c>
  40bd44:	mov	x1, x19
  40bd48:	add	x0, sp, #0x120
  40bd4c:	bl	4095ac <sqrt@plt+0x7e9c>
  40bd50:	adrp	x3, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bd54:	add	x3, x3, #0xee0
  40bd58:	mov	x4, x3
  40bd5c:	add	x2, sp, #0x120
  40bd60:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40bd64:	add	x1, x1, #0x358
  40bd68:	add	x0, sp, #0xb0
  40bd6c:	bl	409e20 <sqrt@plt+0x8710>
  40bd70:	b	40befc <sqrt@plt+0xa7ec>
  40bd74:	mov	x1, x19
  40bd78:	add	x0, sp, #0x130
  40bd7c:	bl	4095ac <sqrt@plt+0x7e9c>
  40bd80:	adrp	x3, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bd84:	add	x3, x3, #0xee0
  40bd88:	mov	x4, x3
  40bd8c:	add	x2, sp, #0x130
  40bd90:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40bd94:	add	x1, x1, #0x370
  40bd98:	add	x0, sp, #0xb0
  40bd9c:	bl	409e20 <sqrt@plt+0x8710>
  40bda0:	b	40befc <sqrt@plt+0xa7ec>
  40bda4:	mov	x1, x19
  40bda8:	add	x0, sp, #0x140
  40bdac:	bl	4095ac <sqrt@plt+0x7e9c>
  40bdb0:	adrp	x3, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bdb4:	add	x3, x3, #0xee0
  40bdb8:	mov	x4, x3
  40bdbc:	add	x2, sp, #0x140
  40bdc0:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40bdc4:	add	x1, x1, #0x390
  40bdc8:	add	x0, sp, #0xb0
  40bdcc:	bl	409e20 <sqrt@plt+0x8710>
  40bdd0:	b	40befc <sqrt@plt+0xa7ec>
  40bdd4:	add	x0, sp, #0x150
  40bdd8:	bl	4095d4 <sqrt@plt+0x7ec4>
  40bddc:	adrp	x3, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bde0:	add	x3, x3, #0xee0
  40bde4:	mov	x4, x3
  40bde8:	add	x2, sp, #0x150
  40bdec:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40bdf0:	add	x1, x1, #0x3b0
  40bdf4:	add	x0, sp, #0xb0
  40bdf8:	bl	409e20 <sqrt@plt+0x8710>
  40bdfc:	b	40befc <sqrt@plt+0xa7ec>
  40be00:	mov	x1, x19
  40be04:	add	x0, sp, #0x160
  40be08:	bl	4095ac <sqrt@plt+0x7e9c>
  40be0c:	adrp	x3, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40be10:	add	x3, x3, #0xee0
  40be14:	mov	x4, x3
  40be18:	add	x2, sp, #0x160
  40be1c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40be20:	add	x1, x1, #0x3d8
  40be24:	add	x0, sp, #0xb0
  40be28:	bl	409e20 <sqrt@plt+0x8710>
  40be2c:	b	40befc <sqrt@plt+0xa7ec>
  40be30:	mov	x1, x20
  40be34:	add	x0, sp, #0x170
  40be38:	bl	4095ac <sqrt@plt+0x7e9c>
  40be3c:	mov	x1, x19
  40be40:	add	x0, sp, #0x180
  40be44:	bl	4095ac <sqrt@plt+0x7e9c>
  40be48:	adrp	x4, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40be4c:	add	x4, x4, #0xee0
  40be50:	add	x3, sp, #0x180
  40be54:	add	x2, sp, #0x170
  40be58:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40be5c:	add	x1, x1, #0x3f0
  40be60:	add	x0, sp, #0xb0
  40be64:	bl	409e20 <sqrt@plt+0x8710>
  40be68:	b	40befc <sqrt@plt+0xa7ec>
  40be6c:	bl	4015c0 <wcwidth@plt>
  40be70:	cmp	w0, #0x1
  40be74:	b.le	40bcfc <sqrt@plt+0xa5ec>
  40be78:	ldr	w1, [sp, #144]
  40be7c:	mul	w0, w1, w0
  40be80:	str	w0, [sp, #144]
  40be84:	b	40bcfc <sqrt@plt+0xa5ec>
  40be88:	mov	x0, x20
  40be8c:	bl	401430 <strlen@plt>
  40be90:	add	x0, x0, #0x1
  40be94:	bl	4013e0 <_Znam@plt>
  40be98:	mov	x21, x0
  40be9c:	mov	x1, x20
  40bea0:	bl	4014c0 <strcpy@plt>
  40bea4:	str	x21, [sp, #168]
  40bea8:	b	40bd24 <sqrt@plt+0xa614>
  40beac:	mov	x21, x0
  40beb0:	add	x2, sp, #0x88
  40beb4:	mov	x1, x0
  40beb8:	mov	x0, x22
  40bebc:	bl	40b23c <sqrt@plt+0x9b2c>
  40bec0:	b	40bb80 <sqrt@plt+0xa470>
  40bec4:	mov	x0, x19
  40bec8:	bl	40ecfc <sqrt@plt+0xd5ec>
  40becc:	mov	x21, x0
  40bed0:	add	x2, sp, #0x88
  40bed4:	mov	x1, x0
  40bed8:	mov	x0, x22
  40bedc:	bl	40b23c <sqrt@plt+0x9b2c>
  40bee0:	ldr	w0, [sp, #140]
  40bee4:	bl	40ec24 <sqrt@plt+0xd514>
  40bee8:	mov	x2, x21
  40beec:	mov	x1, x0
  40bef0:	mov	x0, x22
  40bef4:	bl	40b338 <sqrt@plt+0x9c28>
  40bef8:	b	40bb80 <sqrt@plt+0xa470>
  40befc:	mov	w20, w23
  40bf00:	b	40bb68 <sqrt@plt+0xa458>
  40bf04:	mov	x1, x19
  40bf08:	add	x0, sp, #0x190
  40bf0c:	bl	4095ac <sqrt@plt+0x7e9c>
  40bf10:	adrp	x3, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bf14:	add	x3, x3, #0xee0
  40bf18:	mov	x4, x3
  40bf1c:	add	x2, sp, #0x190
  40bf20:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40bf24:	add	x1, x1, #0x448
  40bf28:	add	x0, sp, #0xb0
  40bf2c:	bl	409e20 <sqrt@plt+0x8710>
  40bf30:	mov	w20, #0x0                   	// #0
  40bf34:	b	40bb68 <sqrt@plt+0xa458>
  40bf38:	mov	x0, x22
  40bf3c:	bl	40b13c <sqrt@plt+0x9a2c>
  40bf40:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bf44:	ldr	w20, [x0, #3904]
  40bf48:	orr	w20, w28, w20
  40bf4c:	cbnz	w20, 40c028 <sqrt@plt+0xa918>
  40bf50:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bf54:	add	x2, x2, #0xee0
  40bf58:	mov	x4, x2
  40bf5c:	mov	x3, x2
  40bf60:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40bf64:	add	x1, x1, #0x490
  40bf68:	add	x0, sp, #0xb0
  40bf6c:	bl	409e20 <sqrt@plt+0x8710>
  40bf70:	b	40bb68 <sqrt@plt+0xa458>
  40bf74:	str	w0, [x22, #24]
  40bf78:	mov	w20, #0x1                   	// #1
  40bf7c:	b	40bb68 <sqrt@plt+0xa458>
  40bf80:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  40bf84:	ldr	w2, [x0, #1464]
  40bf88:	mov	w0, #0xd8                  	// #216
  40bf8c:	mul	w2, w2, w0
  40bf90:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bf94:	ldr	w1, [x0, #3956]
  40bf98:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bf9c:	ldr	w0, [x0, #3952]
  40bfa0:	bl	409c4c <sqrt@plt+0x853c>
  40bfa4:	str	w0, [x22, #24]
  40bfa8:	mov	w20, #0x1                   	// #1
  40bfac:	b	40bb68 <sqrt@plt+0xa458>
  40bfb0:	mov	w20, #0x1                   	// #1
  40bfb4:	b	40bb68 <sqrt@plt+0xa458>
  40bfb8:	mov	w20, w23
  40bfbc:	b	40bb68 <sqrt@plt+0xa458>
  40bfc0:	mov	w20, w23
  40bfc4:	b	40bb68 <sqrt@plt+0xa458>
  40bfc8:	mov	w20, #0x1                   	// #1
  40bfcc:	b	40bb68 <sqrt@plt+0xa458>
  40bfd0:	mov	x19, x0
  40bfd4:	add	x0, sp, #0xb0
  40bfd8:	bl	409de4 <sqrt@plt+0x86d4>
  40bfdc:	mov	x0, x19
  40bfe0:	bl	4016a0 <_Unwind_Resume@plt>
  40bfe4:	mov	w28, #0x1                   	// #1
  40bfe8:	cbnz	x21, 40bf38 <sqrt@plt+0xa828>
  40bfec:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bff0:	add	x2, x2, #0xee0
  40bff4:	mov	x4, x2
  40bff8:	mov	x3, x2
  40bffc:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40c000:	add	x1, x1, #0x420
  40c004:	add	x0, sp, #0xb0
  40c008:	bl	409e20 <sqrt@plt+0x8710>
  40c00c:	b	40bfc0 <sqrt@plt+0xa8b0>
  40c010:	cbz	x21, 40bfec <sqrt@plt+0xa8dc>
  40c014:	mov	w28, #0x1                   	// #1
  40c018:	b	40c07c <sqrt@plt+0xa96c>
  40c01c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c020:	ldr	w20, [x0, #3904]
  40c024:	cbz	w20, 40ba48 <sqrt@plt+0xa338>
  40c028:	ldr	w0, [x22, #24]
  40c02c:	cbnz	w0, 40bfc8 <sqrt@plt+0xa8b8>
  40c030:	ldr	w3, [x22, #56]
  40c034:	cbz	w3, 40bf80 <sqrt@plt+0xa870>
  40c038:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  40c03c:	ldr	w2, [x0, #1464]
  40c040:	mov	w0, #0xd8                  	// #216
  40c044:	mul	w2, w2, w0
  40c048:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c04c:	ldr	w1, [x0, #3956]
  40c050:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c054:	ldr	w0, [x0, #3952]
  40c058:	bl	409b7c <sqrt@plt+0x846c>
  40c05c:	b	40bf74 <sqrt@plt+0xa864>
  40c060:	str	wzr, [sp, #200]
  40c064:	mov	w28, #0x0                   	// #0
  40c068:	adrp	x27, 411000 <_ZdlPvm@@Base+0x20e4>
  40c06c:	add	x27, x27, #0x288
  40c070:	adrp	x24, 411000 <_ZdlPvm@@Base+0x20e4>
  40c074:	add	x24, x24, #0x170
  40c078:	mov	x25, x24
  40c07c:	mov	x1, x27
  40c080:	mov	x0, x19
  40c084:	bl	4015f0 <strcmp@plt>
  40c088:	cbnz	w0, 40bb4c <sqrt@plt+0xa43c>
  40c08c:	cbnz	w23, 40bfb0 <sqrt@plt+0xa8a0>
  40c090:	adrp	x26, 411000 <_ZdlPvm@@Base+0x20e4>
  40c094:	add	x0, sp, #0xb0
  40c098:	bl	409e58 <sqrt@plt+0x8748>
  40c09c:	b	40ba6c <sqrt@plt+0xa35c>
  40c0a0:	stp	x29, x30, [sp, #-48]!
  40c0a4:	mov	x29, sp
  40c0a8:	stp	x19, x20, [sp, #16]
  40c0ac:	stp	x21, x22, [sp, #32]
  40c0b0:	mov	x22, x0
  40c0b4:	mov	x20, x1
  40c0b8:	mov	w21, w2
  40c0bc:	mov	x0, #0x68                  	// #104
  40c0c0:	bl	40eeac <_Znwm@@Base>
  40c0c4:	mov	x19, x0
  40c0c8:	mov	x1, x22
  40c0cc:	bl	40a16c <sqrt@plt+0x8a5c>
  40c0d0:	mov	w2, w21
  40c0d4:	mov	x1, x20
  40c0d8:	mov	x0, x19
  40c0dc:	bl	40b5cc <sqrt@plt+0x9ebc>
  40c0e0:	cbz	w0, 40c0f8 <sqrt@plt+0xa9e8>
  40c0e4:	mov	x0, x19
  40c0e8:	ldp	x19, x20, [sp, #16]
  40c0ec:	ldp	x21, x22, [sp, #32]
  40c0f0:	ldp	x29, x30, [sp], #48
  40c0f4:	ret
  40c0f8:	ldr	x0, [x19]
  40c0fc:	ldr	x1, [x0, #8]
  40c100:	mov	x0, x19
  40c104:	blr	x1
  40c108:	mov	x19, #0x0                   	// #0
  40c10c:	b	40c0e4 <sqrt@plt+0xa9d4>
  40c110:	mov	x20, x0
  40c114:	mov	x1, #0x68                  	// #104
  40c118:	mov	x0, x19
  40c11c:	bl	40ef1c <_ZdlPvm@@Base>
  40c120:	mov	x0, x20
  40c124:	bl	4016a0 <_Unwind_Resume@plt>
  40c128:	stp	x29, x30, [sp, #-256]!
  40c12c:	mov	x29, sp
  40c130:	stp	x19, x20, [sp, #16]
  40c134:	stp	x25, x26, [sp, #64]
  40c138:	stp	x27, x28, [sp, #80]
  40c13c:	str	wzr, [sp, #188]
  40c140:	add	x1, sp, #0xb0
  40c144:	adrp	x0, 411000 <_ZdlPvm@@Base+0x20e4>
  40c148:	add	x0, x0, #0x120
  40c14c:	bl	40cc8c <sqrt@plt+0xb57c>
  40c150:	cbz	x0, 40c198 <sqrt@plt+0xaa88>
  40c154:	stp	x21, x22, [sp, #32]
  40c158:	stp	x23, x24, [sp, #48]
  40c15c:	str	x0, [sp, #136]
  40c160:	ldr	x0, [sp, #176]
  40c164:	str	x0, [sp, #144]
  40c168:	str	wzr, [sp, #152]
  40c16c:	str	wzr, [sp, #156]
  40c170:	mov	w0, #0x1                   	// #1
  40c174:	str	w0, [sp, #160]
  40c178:	str	wzr, [sp, #164]
  40c17c:	str	xzr, [sp, #168]
  40c180:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c184:	str	wzr, [x0, #3956]
  40c188:	adrp	x19, 411000 <_ZdlPvm@@Base+0x20e4>
  40c18c:	add	x19, x19, #0x878
  40c190:	add	x24, x19, #0x8
  40c194:	b	40c240 <sqrt@plt+0xab30>
  40c198:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c19c:	add	x1, x1, #0xee0
  40c1a0:	mov	x3, x1
  40c1a4:	mov	x2, x1
  40c1a8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x20e4>
  40c1ac:	add	x0, x0, #0x4b0
  40c1b0:	bl	409a60 <sqrt@plt+0x8350>
  40c1b4:	mov	w20, #0x0                   	// #0
  40c1b8:	b	40cae0 <sqrt@plt+0xb3d0>
  40c1bc:	cbz	w0, 40ca6c <sqrt@plt+0xb35c>
  40c1c0:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40c1c4:	add	x1, x1, #0x170
  40c1c8:	ldr	x0, [sp, #168]
  40c1cc:	bl	4014d0 <strtok@plt>
  40c1d0:	mov	x23, x0
  40c1d4:	add	x22, x19, #0x8
  40c1d8:	mov	w21, #0x0                   	// #0
  40c1dc:	b	40c1f0 <sqrt@plt+0xaae0>
  40c1e0:	add	w21, w21, #0x1
  40c1e4:	add	x22, x22, #0x10
  40c1e8:	cmp	w21, #0xa
  40c1ec:	b.eq	40c24c <sqrt@plt+0xab3c>  // b.none
  40c1f0:	mov	x1, x23
  40c1f4:	ldr	x0, [x22]
  40c1f8:	bl	4015f0 <strcmp@plt>
  40c1fc:	mov	w20, w0
  40c200:	cbnz	w0, 40c1e0 <sqrt@plt+0xaad0>
  40c204:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40c208:	add	x1, x1, #0x170
  40c20c:	mov	x0, #0x0                   	// #0
  40c210:	bl	4014d0 <strtok@plt>
  40c214:	mov	x22, x0
  40c218:	cbz	x0, 40c2b8 <sqrt@plt+0xaba8>
  40c21c:	ubfiz	x21, x21, #4, #32
  40c220:	add	x21, x24, x21
  40c224:	ldr	x2, [x21, #8]
  40c228:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40c22c:	add	x1, x1, #0x188
  40c230:	mov	x0, x22
  40c234:	bl	401550 <__isoc99_sscanf@plt>
  40c238:	cmp	w0, #0x1
  40c23c:	b.ne	40c2e8 <sqrt@plt+0xabd8>  // b.any
  40c240:	add	x0, sp, #0x88
  40c244:	bl	409e58 <sqrt@plt+0x8748>
  40c248:	b	40c1bc <sqrt@plt+0xaaac>
  40c24c:	mov	x1, x23
  40c250:	adrp	x0, 411000 <_ZdlPvm@@Base+0x20e4>
  40c254:	add	x0, x0, #0x4c8
  40c258:	bl	4015f0 <strcmp@plt>
  40c25c:	mov	w20, w0
  40c260:	cbz	w0, 40c318 <sqrt@plt+0xac08>
  40c264:	mov	x1, x23
  40c268:	adrp	x0, 411000 <_ZdlPvm@@Base+0x20e4>
  40c26c:	add	x0, x0, #0x528
  40c270:	bl	4015f0 <strcmp@plt>
  40c274:	mov	w21, w0
  40c278:	cbz	w0, 40c37c <sqrt@plt+0xac6c>
  40c27c:	mov	x1, x23
  40c280:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  40c284:	add	x0, x0, #0x690
  40c288:	bl	4015f0 <strcmp@plt>
  40c28c:	mov	w20, w0
  40c290:	cbz	w0, 40c508 <sqrt@plt+0xadf8>
  40c294:	mov	x1, x23
  40c298:	adrp	x0, 411000 <_ZdlPvm@@Base+0x20e4>
  40c29c:	add	x0, x0, #0x5e0
  40c2a0:	bl	4015f0 <strcmp@plt>
  40c2a4:	cbnz	w0, 40c5e8 <sqrt@plt+0xaed8>
  40c2a8:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c2ac:	mov	w1, #0x1                   	// #1
  40c2b0:	str	w1, [x0, #3912]
  40c2b4:	b	40c240 <sqrt@plt+0xab30>
  40c2b8:	mov	x1, x23
  40c2bc:	add	x0, sp, #0xc0
  40c2c0:	bl	4095ac <sqrt@plt+0x7e9c>
  40c2c4:	adrp	x3, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c2c8:	add	x3, x3, #0xee0
  40c2cc:	mov	x4, x3
  40c2d0:	add	x2, sp, #0xc0
  40c2d4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40c2d8:	add	x1, x1, #0x4d0
  40c2dc:	add	x0, sp, #0x88
  40c2e0:	bl	409e20 <sqrt@plt+0x8710>
  40c2e4:	b	40cad0 <sqrt@plt+0xb3c0>
  40c2e8:	mov	x1, x22
  40c2ec:	add	x0, sp, #0xd0
  40c2f0:	bl	4095ac <sqrt@plt+0x7e9c>
  40c2f4:	adrp	x3, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c2f8:	add	x3, x3, #0xee0
  40c2fc:	mov	x4, x3
  40c300:	add	x2, sp, #0xd0
  40c304:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40c308:	add	x1, x1, #0x4f0
  40c30c:	add	x0, sp, #0x88
  40c310:	bl	409e20 <sqrt@plt+0x8710>
  40c314:	b	40cad0 <sqrt@plt+0xb3c0>
  40c318:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40c31c:	add	x1, x1, #0x170
  40c320:	mov	x0, #0x0                   	// #0
  40c324:	bl	4014d0 <strtok@plt>
  40c328:	mov	x21, x0
  40c32c:	cbz	x0, 40c340 <sqrt@plt+0xac30>
  40c330:	bl	401430 <strlen@plt>
  40c334:	add	x0, x0, #0x1
  40c338:	bl	4013e0 <_Znam@plt>
  40c33c:	b	40c364 <sqrt@plt+0xac54>
  40c340:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c344:	add	x2, x2, #0xee0
  40c348:	mov	x4, x2
  40c34c:	mov	x3, x2
  40c350:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40c354:	add	x1, x1, #0x500
  40c358:	add	x0, sp, #0x88
  40c35c:	bl	409e20 <sqrt@plt+0x8710>
  40c360:	b	40cad0 <sqrt@plt+0xb3c0>
  40c364:	mov	x20, x0
  40c368:	mov	x1, x21
  40c36c:	bl	4014c0 <strcpy@plt>
  40c370:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c374:	str	x20, [x0, #3872]
  40c378:	b	40c240 <sqrt@plt+0xab30>
  40c37c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40c380:	add	x1, x1, #0x170
  40c384:	mov	x0, #0x0                   	// #0
  40c388:	bl	4014d0 <strtok@plt>
  40c38c:	mov	x20, x0
  40c390:	cbz	x0, 40c3c8 <sqrt@plt+0xacb8>
  40c394:	add	x2, sp, #0xbc
  40c398:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40c39c:	add	x1, x1, #0x188
  40c3a0:	bl	401550 <__isoc99_sscanf@plt>
  40c3a4:	cmp	w0, #0x1
  40c3a8:	b.ne	40c3c8 <sqrt@plt+0xacb8>  // b.any
  40c3ac:	ldr	w0, [sp, #188]
  40c3b0:	cmp	w0, #0x0
  40c3b4:	b.le	40c3c8 <sqrt@plt+0xacb8>
  40c3b8:	add	w0, w0, #0x1
  40c3bc:	sbfiz	x0, x0, #3, #32
  40c3c0:	bl	4013e0 <_Znam@plt>
  40c3c4:	b	40c3d8 <sqrt@plt+0xacc8>
  40c3c8:	mov	x1, x20
  40c3cc:	add	x0, sp, #0xe0
  40c3d0:	bl	4095ac <sqrt@plt+0x7e9c>
  40c3d4:	b	40c424 <sqrt@plt+0xad14>
  40c3d8:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c3dc:	str	x0, [x1, #3888]
  40c3e0:	ldr	w0, [sp, #188]
  40c3e4:	cmp	w0, #0x0
  40c3e8:	b.le	40c4bc <sqrt@plt+0xadac>
  40c3ec:	mov	x23, #0x0                   	// #0
  40c3f0:	adrp	x22, 411000 <_ZdlPvm@@Base+0x20e4>
  40c3f4:	add	x22, x22, #0x170
  40c3f8:	adrp	x25, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c3fc:	mov	x1, x22
  40c400:	mov	x0, #0x0                   	// #0
  40c404:	bl	4014d0 <strtok@plt>
  40c408:	mov	x20, x0
  40c40c:	cbz	x0, 40c468 <sqrt@plt+0xad58>
  40c410:	mov	x0, x20
  40c414:	bl	401430 <strlen@plt>
  40c418:	add	x0, x0, #0x1
  40c41c:	bl	4013e0 <_Znam@plt>
  40c420:	b	40c498 <sqrt@plt+0xad88>
  40c424:	adrp	x3, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c428:	add	x3, x3, #0xee0
  40c42c:	mov	x4, x3
  40c430:	add	x2, sp, #0xe0
  40c434:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40c438:	add	x1, x1, #0x530
  40c43c:	add	x0, sp, #0x88
  40c440:	bl	409e20 <sqrt@plt+0x8710>
  40c444:	mov	w20, w21
  40c448:	b	40cad0 <sqrt@plt+0xb3c0>
  40c44c:	mov	w20, w0
  40c450:	cbz	w0, 40c474 <sqrt@plt+0xad64>
  40c454:	mov	x1, x22
  40c458:	ldr	x0, [sp, #168]
  40c45c:	bl	4014d0 <strtok@plt>
  40c460:	mov	x20, x0
  40c464:	cbnz	x0, 40c410 <sqrt@plt+0xad00>
  40c468:	add	x0, sp, #0x88
  40c46c:	bl	409e58 <sqrt@plt+0x8748>
  40c470:	b	40c44c <sqrt@plt+0xad3c>
  40c474:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c478:	add	x2, x2, #0xee0
  40c47c:	mov	x4, x2
  40c480:	mov	x3, x2
  40c484:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40c488:	add	x1, x1, #0x550
  40c48c:	add	x0, sp, #0x88
  40c490:	bl	409e20 <sqrt@plt+0x8710>
  40c494:	b	40cad0 <sqrt@plt+0xb3c0>
  40c498:	mov	x26, x0
  40c49c:	mov	x1, x20
  40c4a0:	bl	4014c0 <strcpy@plt>
  40c4a4:	ldr	x0, [x25, #3888]
  40c4a8:	str	x26, [x0, x23, lsl #3]
  40c4ac:	add	x23, x23, #0x1
  40c4b0:	ldr	w0, [sp, #188]
  40c4b4:	cmp	w0, w23
  40c4b8:	b.gt	40c3fc <sqrt@plt+0xacec>
  40c4bc:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40c4c0:	add	x1, x1, #0x170
  40c4c4:	mov	x0, #0x0                   	// #0
  40c4c8:	bl	4014d0 <strtok@plt>
  40c4cc:	cbnz	x0, 40c4e4 <sqrt@plt+0xadd4>
  40c4d0:	ldrsw	x1, [sp, #188]
  40c4d4:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c4d8:	ldr	x0, [x0, #3888]
  40c4dc:	str	xzr, [x0, x1, lsl #3]
  40c4e0:	b	40c240 <sqrt@plt+0xab30>
  40c4e4:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c4e8:	add	x2, x2, #0xee0
  40c4ec:	mov	x4, x2
  40c4f0:	mov	x3, x2
  40c4f4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40c4f8:	add	x1, x1, #0x578
  40c4fc:	add	x0, sp, #0x88
  40c500:	bl	409e20 <sqrt@plt+0x8710>
  40c504:	b	40cbf8 <sqrt@plt+0xb4e8>
  40c508:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40c50c:	add	x1, x1, #0x170
  40c510:	mov	x0, #0x0                   	// #0
  40c514:	bl	4014d0 <strtok@plt>
  40c518:	cbz	x0, 40c530 <sqrt@plt+0xae20>
  40c51c:	adrp	x21, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c520:	add	x21, x21, #0xf60
  40c524:	adrp	x22, 411000 <_ZdlPvm@@Base+0x20e4>
  40c528:	add	x22, x22, #0x170
  40c52c:	b	40c56c <sqrt@plt+0xae5c>
  40c530:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c534:	add	x2, x2, #0xee0
  40c538:	mov	x4, x2
  40c53c:	mov	x3, x2
  40c540:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40c544:	add	x1, x1, #0x5a8
  40c548:	add	x0, sp, #0x88
  40c54c:	bl	409e20 <sqrt@plt+0x8710>
  40c550:	b	40cad0 <sqrt@plt+0xb3c0>
  40c554:	mov	w20, w0
  40c558:	cbnz	w0, 40c580 <sqrt@plt+0xae70>
  40c55c:	mov	x1, x22
  40c560:	mov	x0, #0x0                   	// #0
  40c564:	bl	4014d0 <strtok@plt>
  40c568:	cbz	x0, 40c5c4 <sqrt@plt+0xaeb4>
  40c56c:	add	x3, sp, #0x78
  40c570:	add	x2, sp, #0x80
  40c574:	mov	x1, x21
  40c578:	bl	40b3b4 <sqrt@plt+0x9ca4>
  40c57c:	b	40c554 <sqrt@plt+0xae44>
  40c580:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c584:	ldr	w0, [x0, #3956]
  40c588:	scvtf	d0, w0
  40c58c:	ldr	d1, [sp, #120]
  40c590:	fmul	d1, d0, d1
  40c594:	fmov	d2, #5.000000000000000000e-01
  40c598:	fadd	d1, d1, d2
  40c59c:	fcvtzs	w0, d1
  40c5a0:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c5a4:	str	w0, [x1, #3948]
  40c5a8:	ldr	d1, [sp, #128]
  40c5ac:	fmul	d0, d0, d1
  40c5b0:	fadd	d0, d0, d2
  40c5b4:	fcvtzs	w0, d0
  40c5b8:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c5bc:	str	w0, [x1, #3944]
  40c5c0:	b	40c240 <sqrt@plt+0xab30>
  40c5c4:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c5c8:	add	x2, x2, #0xee0
  40c5cc:	mov	x4, x2
  40c5d0:	mov	x3, x2
  40c5d4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40c5d8:	add	x1, x1, #0x5d0
  40c5dc:	add	x0, sp, #0x88
  40c5e0:	bl	409e20 <sqrt@plt+0x8710>
  40c5e4:	b	40cad0 <sqrt@plt+0xb3c0>
  40c5e8:	mov	x1, x23
  40c5ec:	adrp	x0, 411000 <_ZdlPvm@@Base+0x20e4>
  40c5f0:	add	x0, x0, #0x5f8
  40c5f4:	bl	4015f0 <strcmp@plt>
  40c5f8:	cbnz	w0, 40c60c <sqrt@plt+0xaefc>
  40c5fc:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c600:	mov	w1, #0x1                   	// #1
  40c604:	str	w1, [x0, #3916]
  40c608:	b	40c240 <sqrt@plt+0xab30>
  40c60c:	mov	x1, x23
  40c610:	adrp	x0, 411000 <_ZdlPvm@@Base+0x20e4>
  40c614:	add	x0, x0, #0x608
  40c618:	bl	4015f0 <strcmp@plt>
  40c61c:	mov	w20, w0
  40c620:	cbz	w0, 40c660 <sqrt@plt+0xaf50>
  40c624:	mov	x1, x23
  40c628:	adrp	x0, 411000 <_ZdlPvm@@Base+0x20e4>
  40c62c:	add	x0, x0, #0x670
  40c630:	bl	4015f0 <strcmp@plt>
  40c634:	mov	w22, w0
  40c638:	cbz	w0, 40c824 <sqrt@plt+0xb114>
  40c63c:	mov	x1, x23
  40c640:	adrp	x0, 411000 <_ZdlPvm@@Base+0x20e4>
  40c644:	add	x0, x0, #0x678
  40c648:	bl	4015f0 <strcmp@plt>
  40c64c:	cbnz	w0, 40c96c <sqrt@plt+0xb25c>
  40c650:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c654:	mov	w1, #0x1                   	// #1
  40c658:	str	w1, [x0, #3920]
  40c65c:	b	40c240 <sqrt@plt+0xab30>
  40c660:	mov	x0, #0x40                  	// #64
  40c664:	bl	4013e0 <_Znam@plt>
  40c668:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c66c:	str	x0, [x1, #3880]
  40c670:	mov	x25, #0x0                   	// #0
  40c674:	mov	w23, #0x10                  	// #16
  40c678:	adrp	x22, 411000 <_ZdlPvm@@Base+0x20e4>
  40c67c:	add	x22, x22, #0x170
  40c680:	mov	x1, x22
  40c684:	mov	x0, #0x0                   	// #0
  40c688:	bl	4014d0 <strtok@plt>
  40c68c:	mov	x21, x0
  40c690:	cbz	x0, 40c6e4 <sqrt@plt+0xafd4>
  40c694:	add	x3, sp, #0x80
  40c698:	add	x2, sp, #0x78
  40c69c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40c6a0:	add	x1, x1, #0x638
  40c6a4:	mov	x0, x21
  40c6a8:	bl	401550 <__isoc99_sscanf@plt>
  40c6ac:	cmp	w0, #0x1
  40c6b0:	b.eq	40c714 <sqrt@plt+0xb004>  // b.none
  40c6b4:	cmp	w0, #0x2
  40c6b8:	b.eq	40c71c <sqrt@plt+0xb00c>  // b.none
  40c6bc:	mov	x1, x21
  40c6c0:	add	x0, sp, #0xf0
  40c6c4:	bl	4095ac <sqrt@plt+0x7e9c>
  40c6c8:	b	40c768 <sqrt@plt+0xb058>
  40c6cc:	cbz	w0, 40c6f0 <sqrt@plt+0xafe0>
  40c6d0:	mov	x1, x22
  40c6d4:	ldr	x0, [sp, #168]
  40c6d8:	bl	4014d0 <strtok@plt>
  40c6dc:	mov	x21, x0
  40c6e0:	cbnz	x0, 40c694 <sqrt@plt+0xaf84>
  40c6e4:	add	x0, sp, #0x88
  40c6e8:	bl	409e58 <sqrt@plt+0x8748>
  40c6ec:	b	40c6cc <sqrt@plt+0xafbc>
  40c6f0:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c6f4:	add	x2, x2, #0xee0
  40c6f8:	mov	x4, x2
  40c6fc:	mov	x3, x2
  40c700:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40c704:	add	x1, x1, #0x610
  40c708:	add	x0, sp, #0x88
  40c70c:	bl	409e20 <sqrt@plt+0x8710>
  40c710:	b	40cad0 <sqrt@plt+0xb3c0>
  40c714:	ldr	w0, [sp, #120]
  40c718:	str	w0, [sp, #128]
  40c71c:	ldr	w0, [sp, #120]
  40c720:	cmp	w0, #0x0
  40c724:	ldr	w1, [sp, #128]
  40c728:	ccmp	w0, w1, #0x0, ge  // ge = tcont
  40c72c:	b.gt	40c6bc <sqrt@plt+0xafac>
  40c730:	lsl	w21, w25, #1
  40c734:	add	w21, w21, #0x1
  40c738:	cmp	w21, w23
  40c73c:	b.lt	40c7ac <sqrt@plt+0xb09c>  // b.tstop
  40c740:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c744:	ldr	x27, [x0, #3880]
  40c748:	lsl	w26, w23, #1
  40c74c:	sxtw	x0, w26
  40c750:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  40c754:	cmp	x1, w26, sxtw
  40c758:	b.cc	40c7e0 <sqrt@plt+0xb0d0>  // b.lo, b.ul, b.last
  40c75c:	lsl	x0, x0, #2
  40c760:	bl	4013e0 <_Znam@plt>
  40c764:	b	40c78c <sqrt@plt+0xb07c>
  40c768:	adrp	x3, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c76c:	add	x3, x3, #0xee0
  40c770:	mov	x4, x3
  40c774:	add	x2, sp, #0xf0
  40c778:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40c77c:	add	x1, x1, #0x640
  40c780:	add	x0, sp, #0x88
  40c784:	bl	409e20 <sqrt@plt+0x8710>
  40c788:	b	40cad0 <sqrt@plt+0xb3c0>
  40c78c:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c790:	str	x0, [x1, #3880]
  40c794:	sbfiz	x2, x23, #2, #32
  40c798:	mov	x1, x27
  40c79c:	bl	401400 <memcpy@plt>
  40c7a0:	mov	x0, x27
  40c7a4:	bl	4015a0 <_ZdaPv@plt>
  40c7a8:	mov	w23, w26
  40c7ac:	lsl	x1, x25, #3
  40c7b0:	ldr	w26, [sp, #120]
  40c7b4:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c7b8:	ldr	x0, [x0, #3880]
  40c7bc:	str	w26, [x0, x1]
  40c7c0:	add	x25, x25, #0x1
  40c7c4:	cbz	w26, 40c7f8 <sqrt@plt+0xb0e8>
  40c7c8:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c7cc:	ldr	x0, [x0, #3880]
  40c7d0:	add	x0, x0, x1
  40c7d4:	ldr	w1, [sp, #128]
  40c7d8:	str	w1, [x0, #4]
  40c7dc:	b	40c680 <sqrt@plt+0xaf70>
  40c7e0:	bl	4015e0 <__cxa_throw_bad_array_new_length@plt>
  40c7e4:	mov	x19, x0
  40c7e8:	add	x0, sp, #0x88
  40c7ec:	bl	409de4 <sqrt@plt+0x86d4>
  40c7f0:	mov	x0, x19
  40c7f4:	bl	4016a0 <_Unwind_Resume@plt>
  40c7f8:	cmp	w21, #0x1
  40c7fc:	b.ne	40c240 <sqrt@plt+0xab30>  // b.any
  40c800:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c804:	add	x2, x2, #0xee0
  40c808:	mov	x4, x2
  40c80c:	mov	x3, x2
  40c810:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40c814:	add	x1, x1, #0x658
  40c818:	add	x0, sp, #0x88
  40c81c:	bl	409e20 <sqrt@plt+0x8710>
  40c820:	b	40cc00 <sqrt@plt+0xb4f0>
  40c824:	mov	x0, #0x28                  	// #40
  40c828:	bl	4013e0 <_Znam@plt>
  40c82c:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c830:	str	x0, [x1, #3864]
  40c834:	mov	x0, #0x0                   	// #0
  40c838:	mov	x2, x1
  40c83c:	ldr	x1, [x2, #3864]
  40c840:	str	xzr, [x1, x0]
  40c844:	add	x0, x0, #0x8
  40c848:	cmp	x0, #0x28
  40c84c:	b.ne	40c83c <sqrt@plt+0xb12c>  // b.any
  40c850:	mov	x21, #0x0                   	// #0
  40c854:	mov	w26, #0x5                   	// #5
  40c858:	adrp	x28, 411000 <_ZdlPvm@@Base+0x20e4>
  40c85c:	add	x28, x28, #0x170
  40c860:	adrp	x20, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c864:	str	w22, [sp, #108]
  40c868:	b	40c934 <sqrt@plt+0xb224>
  40c86c:	ldr	x25, [x20, #3864]
  40c870:	lsl	w26, w26, #1
  40c874:	sxtw	x0, w26
  40c878:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  40c87c:	cmp	x1, w26, sxtw
  40c880:	b.cc	40c908 <sqrt@plt+0xb1f8>  // b.lo, b.ul, b.last
  40c884:	lsl	x0, x0, #3
  40c888:	bl	4013e0 <_Znam@plt>
  40c88c:	str	x0, [x20, #3864]
  40c890:	cmp	w21, #0x0
  40c894:	b.le	40c90c <sqrt@plt+0xb1fc>
  40c898:	sub	w3, w21, #0x1
  40c89c:	add	x3, x3, #0x1
  40c8a0:	lsl	x3, x3, #3
  40c8a4:	mov	x0, #0x0                   	// #0
  40c8a8:	ldr	x2, [x25, x0]
  40c8ac:	ldr	x1, [x20, #3864]
  40c8b0:	str	x2, [x1, x0]
  40c8b4:	add	x0, x0, #0x8
  40c8b8:	cmp	x0, x3
  40c8bc:	b.ne	40c8a8 <sqrt@plt+0xb198>  // b.any
  40c8c0:	cmp	w27, w26
  40c8c4:	b.ge	40c8fc <sqrt@plt+0xb1ec>  // b.tcont
  40c8c8:	sxtw	x1, w27
  40c8cc:	sbfiz	x0, x27, #3, #32
  40c8d0:	sub	w2, w26, #0x1
  40c8d4:	sub	w2, w2, w27
  40c8d8:	add	x1, x1, #0x1
  40c8dc:	add	x2, x2, x1
  40c8e0:	lsl	x2, x2, #3
  40c8e4:	ldr	x1, [x20, #3864]
  40c8e8:	str	xzr, [x1, x0]
  40c8ec:	add	x0, x0, #0x8
  40c8f0:	cmp	x0, x2
  40c8f4:	b.ne	40c8e4 <sqrt@plt+0xb1d4>  // b.any
  40c8f8:	cbz	x25, 40c958 <sqrt@plt+0xb248>
  40c8fc:	mov	x0, x25
  40c900:	bl	4015a0 <_ZdaPv@plt>
  40c904:	b	40c958 <sqrt@plt+0xb248>
  40c908:	bl	4015e0 <__cxa_throw_bad_array_new_length@plt>
  40c90c:	cmp	w26, #0x0
  40c910:	b.le	40c8f8 <sqrt@plt+0xb1e8>
  40c914:	ldr	w27, [sp, #108]
  40c918:	b	40c8c8 <sqrt@plt+0xb1b8>
  40c91c:	mov	x22, x0
  40c920:	mov	x1, x23
  40c924:	bl	4014c0 <strcpy@plt>
  40c928:	ldr	x0, [x20, #3864]
  40c92c:	str	x22, [x0, x21, lsl #3]
  40c930:	add	x21, x21, #0x1
  40c934:	mov	w27, w21
  40c938:	mov	x1, x28
  40c93c:	mov	x0, #0x0                   	// #0
  40c940:	bl	4014d0 <strtok@plt>
  40c944:	mov	x23, x0
  40c948:	cbz	x0, 40c240 <sqrt@plt+0xab30>
  40c94c:	add	w0, w21, #0x1
  40c950:	cmp	w26, w0
  40c954:	b.le	40c86c <sqrt@plt+0xb15c>
  40c958:	mov	x0, x23
  40c95c:	bl	401430 <strlen@plt>
  40c960:	add	x0, x0, #0x1
  40c964:	bl	4013e0 <_Znam@plt>
  40c968:	b	40c91c <sqrt@plt+0xb20c>
  40c96c:	mov	x1, x23
  40c970:	adrp	x0, 411000 <_ZdlPvm@@Base+0x20e4>
  40c974:	add	x0, x0, #0x688
  40c978:	bl	4015f0 <strcmp@plt>
  40c97c:	cbnz	w0, 40c990 <sqrt@plt+0xb280>
  40c980:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c984:	mov	w1, #0x1                   	// #1
  40c988:	str	w1, [x0, #3908]
  40c98c:	b	40c240 <sqrt@plt+0xab30>
  40c990:	mov	x1, x23
  40c994:	adrp	x0, 411000 <_ZdlPvm@@Base+0x20e4>
  40c998:	add	x0, x0, #0x6a8
  40c99c:	bl	4015f0 <strcmp@plt>
  40c9a0:	cbnz	w0, 40c9b4 <sqrt@plt+0xb2a4>
  40c9a4:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c9a8:	mov	w1, #0x1                   	// #1
  40c9ac:	str	w1, [x0, #3904]
  40c9b0:	b	40c240 <sqrt@plt+0xab30>
  40c9b4:	mov	x1, x23
  40c9b8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x20e4>
  40c9bc:	add	x0, x0, #0x6b0
  40c9c0:	bl	4015f0 <strcmp@plt>
  40c9c4:	mov	w20, w0
  40c9c8:	cbz	w0, 40ca20 <sqrt@plt+0xb310>
  40c9cc:	mov	x1, x23
  40c9d0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x20e4>
  40c9d4:	add	x0, x0, #0x298
  40c9d8:	bl	4015f0 <strcmp@plt>
  40c9dc:	cbz	w0, 40ca6c <sqrt@plt+0xb35c>
  40c9e0:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c9e4:	ldr	x0, [x0, #3856]
  40c9e8:	cbz	x0, 40c240 <sqrt@plt+0xab30>
  40c9ec:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40c9f0:	add	x1, x1, #0xab8
  40c9f4:	mov	x0, #0x0                   	// #0
  40c9f8:	bl	4014d0 <strtok@plt>
  40c9fc:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ca00:	ldr	x20, [x1, #3856]
  40ca04:	bl	409d38 <sqrt@plt+0x8628>
  40ca08:	ldr	w3, [sp, #152]
  40ca0c:	ldr	x2, [sp, #144]
  40ca10:	mov	x1, x0
  40ca14:	mov	x0, x23
  40ca18:	blr	x20
  40ca1c:	b	40c240 <sqrt@plt+0xab30>
  40ca20:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40ca24:	add	x1, x1, #0x170
  40ca28:	mov	x0, #0x0                   	// #0
  40ca2c:	bl	4014d0 <strtok@plt>
  40ca30:	cbz	x0, 40ca3c <sqrt@plt+0xb32c>
  40ca34:	bl	40f9d0 <_ZdlPvm@@Base+0xab4>
  40ca38:	b	40ca60 <sqrt@plt+0xb350>
  40ca3c:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ca40:	add	x2, x2, #0xee0
  40ca44:	mov	x4, x2
  40ca48:	mov	x3, x2
  40ca4c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40ca50:	add	x1, x1, #0x6c0
  40ca54:	add	x0, sp, #0x88
  40ca58:	bl	409e20 <sqrt@plt+0x8710>
  40ca5c:	b	40cad0 <sqrt@plt+0xb3c0>
  40ca60:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ca64:	str	x0, [x1, #3896]
  40ca68:	b	40c240 <sqrt@plt+0xab30>
  40ca6c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ca70:	ldr	w20, [x0, #3956]
  40ca74:	cbz	w20, 40caf8 <sqrt@plt+0xb3e8>
  40ca78:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ca7c:	ldr	w20, [x0, #3952]
  40ca80:	cbz	w20, 40cb1c <sqrt@plt+0xb40c>
  40ca84:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ca88:	ldr	x0, [x0, #3888]
  40ca8c:	cbz	x0, 40cb40 <sqrt@plt+0xb430>
  40ca90:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ca94:	ldr	x0, [x0, #3880]
  40ca98:	cbz	x0, 40cb64 <sqrt@plt+0xb454>
  40ca9c:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  40caa0:	ldr	w0, [x0, #1464]
  40caa4:	cmp	w0, #0x0
  40caa8:	b.le	40cb88 <sqrt@plt+0xb478>
  40caac:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  40cab0:	ldr	w0, [x0, #1472]
  40cab4:	cmp	w0, #0x0
  40cab8:	b.le	40cbac <sqrt@plt+0xb49c>
  40cabc:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  40cac0:	ldr	w0, [x0, #1468]
  40cac4:	mov	w20, #0x1                   	// #1
  40cac8:	cmp	w0, #0x0
  40cacc:	b.le	40cbd0 <sqrt@plt+0xb4c0>
  40cad0:	add	x0, sp, #0x88
  40cad4:	bl	409de4 <sqrt@plt+0x86d4>
  40cad8:	ldp	x21, x22, [sp, #32]
  40cadc:	ldp	x23, x24, [sp, #48]
  40cae0:	mov	w0, w20
  40cae4:	ldp	x19, x20, [sp, #16]
  40cae8:	ldp	x25, x26, [sp, #64]
  40caec:	ldp	x27, x28, [sp, #80]
  40caf0:	ldp	x29, x30, [sp], #256
  40caf4:	ret
  40caf8:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cafc:	add	x2, x2, #0xee0
  40cb00:	mov	x4, x2
  40cb04:	mov	x3, x2
  40cb08:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40cb0c:	add	x1, x1, #0x6f0
  40cb10:	add	x0, sp, #0x88
  40cb14:	bl	409e20 <sqrt@plt+0x8710>
  40cb18:	b	40cad0 <sqrt@plt+0xb3c0>
  40cb1c:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cb20:	add	x2, x2, #0xee0
  40cb24:	mov	x4, x2
  40cb28:	mov	x3, x2
  40cb2c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40cb30:	add	x1, x1, #0x708
  40cb34:	add	x0, sp, #0x88
  40cb38:	bl	409e20 <sqrt@plt+0x8710>
  40cb3c:	b	40cad0 <sqrt@plt+0xb3c0>
  40cb40:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cb44:	add	x2, x2, #0xee0
  40cb48:	mov	x4, x2
  40cb4c:	mov	x3, x2
  40cb50:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40cb54:	add	x1, x1, #0x728
  40cb58:	add	x0, sp, #0x88
  40cb5c:	bl	409e20 <sqrt@plt+0x8710>
  40cb60:	b	40cc08 <sqrt@plt+0xb4f8>
  40cb64:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cb68:	add	x2, x2, #0xee0
  40cb6c:	mov	x4, x2
  40cb70:	mov	x3, x2
  40cb74:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40cb78:	add	x1, x1, #0x740
  40cb7c:	add	x0, sp, #0x88
  40cb80:	bl	409e20 <sqrt@plt+0x8710>
  40cb84:	b	40cc10 <sqrt@plt+0xb500>
  40cb88:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cb8c:	add	x2, x2, #0xee0
  40cb90:	mov	x4, x2
  40cb94:	mov	x3, x2
  40cb98:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40cb9c:	add	x1, x1, #0x758
  40cba0:	add	x0, sp, #0x88
  40cba4:	bl	409e20 <sqrt@plt+0x8710>
  40cba8:	b	40cc18 <sqrt@plt+0xb508>
  40cbac:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cbb0:	add	x2, x2, #0xee0
  40cbb4:	mov	x4, x2
  40cbb8:	mov	x3, x2
  40cbbc:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40cbc0:	add	x1, x1, #0x770
  40cbc4:	add	x0, sp, #0x88
  40cbc8:	bl	409e20 <sqrt@plt+0x8710>
  40cbcc:	b	40cc20 <sqrt@plt+0xb510>
  40cbd0:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cbd4:	add	x2, x2, #0xee0
  40cbd8:	mov	x4, x2
  40cbdc:	mov	x3, x2
  40cbe0:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40cbe4:	add	x1, x1, #0x780
  40cbe8:	add	x0, sp, #0x88
  40cbec:	bl	409e20 <sqrt@plt+0x8710>
  40cbf0:	mov	w20, #0x0                   	// #0
  40cbf4:	b	40cad0 <sqrt@plt+0xb3c0>
  40cbf8:	mov	w20, w21
  40cbfc:	b	40cad0 <sqrt@plt+0xb3c0>
  40cc00:	mov	w20, w26
  40cc04:	b	40cad0 <sqrt@plt+0xb3c0>
  40cc08:	mov	w20, #0x0                   	// #0
  40cc0c:	b	40cad0 <sqrt@plt+0xb3c0>
  40cc10:	mov	w20, #0x0                   	// #0
  40cc14:	b	40cad0 <sqrt@plt+0xb3c0>
  40cc18:	mov	w20, #0x0                   	// #0
  40cc1c:	b	40cad0 <sqrt@plt+0xb3c0>
  40cc20:	mov	w20, #0x0                   	// #0
  40cc24:	b	40cad0 <sqrt@plt+0xb3c0>
  40cc28:	mov	x2, x0
  40cc2c:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cc30:	ldr	x0, [x1, #3856]
  40cc34:	str	x2, [x1, #3856]
  40cc38:	ret
  40cc3c:	stp	x29, x30, [sp, #-32]!
  40cc40:	mov	x29, sp
  40cc44:	str	x19, [sp, #16]
  40cc48:	adrp	x19, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cc4c:	add	x19, x19, #0xef0
  40cc50:	mov	x0, x19
  40cc54:	bl	4092b8 <sqrt@plt+0x7ba8>
  40cc58:	add	x0, x19, #0x8
  40cc5c:	bl	40f060 <_ZdlPvm@@Base+0x144>
  40cc60:	ldr	x19, [sp, #16]
  40cc64:	ldp	x29, x30, [sp], #32
  40cc68:	ret
  40cc6c:	stp	x29, x30, [sp, #-16]!
  40cc70:	mov	x29, sp
  40cc74:	mov	x1, x0
  40cc78:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cc7c:	add	x0, x0, #0xf00
  40cc80:	bl	40f480 <_ZdlPvm@@Base+0x564>
  40cc84:	ldp	x29, x30, [sp], #16
  40cc88:	ret
  40cc8c:	stp	x29, x30, [sp, #-48]!
  40cc90:	mov	x29, sp
  40cc94:	stp	x19, x20, [sp, #16]
  40cc98:	stp	x21, x22, [sp, #32]
  40cc9c:	mov	x21, x0
  40cca0:	mov	x20, x1
  40cca4:	bl	401430 <strlen@plt>
  40cca8:	mov	x19, x0
  40ccac:	adrp	x22, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ccb0:	ldr	x0, [x22, #920]
  40ccb4:	bl	401430 <strlen@plt>
  40ccb8:	add	x0, x19, x0
  40ccbc:	add	x0, x0, #0x5
  40ccc0:	bl	4013e0 <_Znam@plt>
  40ccc4:	mov	x19, x0
  40ccc8:	mov	x3, x21
  40cccc:	ldr	x2, [x22, #920]
  40ccd0:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40ccd4:	add	x1, x1, #0x920
  40ccd8:	bl	4014e0 <sprintf@plt>
  40ccdc:	mov	x2, x20
  40cce0:	mov	x1, x19
  40cce4:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cce8:	add	x0, x0, #0xf00
  40ccec:	bl	40f588 <_ZdlPvm@@Base+0x66c>
  40ccf0:	mov	x20, x0
  40ccf4:	mov	x0, x19
  40ccf8:	bl	4015a0 <_ZdaPv@plt>
  40ccfc:	mov	x0, x20
  40cd00:	ldp	x19, x20, [sp, #16]
  40cd04:	ldp	x21, x22, [sp, #32]
  40cd08:	ldp	x29, x30, [sp], #48
  40cd0c:	ret
  40cd10:	stp	x29, x30, [sp, #-32]!
  40cd14:	mov	x29, sp
  40cd18:	str	x19, [sp, #16]
  40cd1c:	adrp	x19, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cd20:	add	x19, x19, #0xf00
  40cd24:	mov	w4, #0x0                   	// #0
  40cd28:	mov	w3, #0x0                   	// #0
  40cd2c:	adrp	x2, 411000 <_ZdlPvm@@Base+0x20e4>
  40cd30:	add	x2, x2, #0x930
  40cd34:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40cd38:	add	x1, x1, #0x978
  40cd3c:	mov	x0, x19
  40cd40:	bl	40f2c8 <_ZdlPvm@@Base+0x3ac>
  40cd44:	adrp	x2, 427000 <_Znam@GLIBCXX_3.4>
  40cd48:	add	x2, x2, #0x1a8
  40cd4c:	mov	x1, x19
  40cd50:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xe4>
  40cd54:	add	x0, x0, #0x460
  40cd58:	bl	401560 <__cxa_atexit@plt>
  40cd5c:	ldr	x19, [sp, #16]
  40cd60:	ldp	x29, x30, [sp], #32
  40cd64:	ret
  40cd68:	ldr	w8, [x1, #48]
  40cd6c:	ldr	w9, [x1, #52]
  40cd70:	ldr	w10, [x1]
  40cd74:	cmp	w9, w10
  40cd78:	ccmp	w8, w9, #0x0, lt  // lt = tstop
  40cd7c:	b.ge	40ce2c <sqrt@plt+0xb71c>  // b.tcont
  40cd80:	add	x13, x0, #0x8
  40cd84:	sxtw	x12, w9
  40cd88:	b	40cdd8 <sqrt@plt+0xb6c8>
  40cd8c:	cmp	w7, #0x0
  40cd90:	b.le	40cdc8 <sqrt@plt+0xb6b8>
  40cd94:	add	x4, x0, w8, sxtw #3
  40cd98:	sxtw	x3, w7
  40cd9c:	neg	x3, x3, lsl #3
  40cda0:	add	x3, x3, w10, sxtw #3
  40cda4:	add	x3, x0, x3
  40cda8:	mov	x2, #0x0                   	// #0
  40cdac:	ldr	x5, [x4, x2, lsl #3]
  40cdb0:	ldr	x6, [x3, x2, lsl #3]
  40cdb4:	str	x6, [x4, x2, lsl #3]
  40cdb8:	str	x5, [x3, x2, lsl #3]
  40cdbc:	add	x2, x2, #0x1
  40cdc0:	cmp	w7, w2
  40cdc4:	b.gt	40cdac <sqrt@plt+0xb69c>
  40cdc8:	sub	w10, w10, w7
  40cdcc:	cmp	w10, w9
  40cdd0:	ccmp	w9, w8, #0x4, gt
  40cdd4:	b.le	40ce2c <sqrt@plt+0xb71c>
  40cdd8:	sub	w11, w10, w9
  40cddc:	sub	w7, w9, w8
  40cde0:	cmp	w11, w7
  40cde4:	b.gt	40cd8c <sqrt@plt+0xb67c>
  40cde8:	cmp	w11, #0x0
  40cdec:	b.le	40ce24 <sqrt@plt+0xb714>
  40cdf0:	sxtw	x3, w8
  40cdf4:	add	x2, x0, w8, sxtw #3
  40cdf8:	sub	w6, w11, #0x1
  40cdfc:	add	x6, x6, x3
  40ce00:	add	x6, x13, x6, lsl #3
  40ce04:	sub	x3, x12, x3
  40ce08:	ldr	x4, [x2]
  40ce0c:	ldr	x5, [x2, x3, lsl #3]
  40ce10:	str	x5, [x2]
  40ce14:	str	x4, [x2, x3, lsl #3]
  40ce18:	add	x2, x2, #0x8
  40ce1c:	cmp	x2, x6
  40ce20:	b.ne	40ce08 <sqrt@plt+0xb6f8>  // b.any
  40ce24:	add	w8, w8, w11
  40ce28:	b	40cdcc <sqrt@plt+0xb6bc>
  40ce2c:	ldr	w3, [x1]
  40ce30:	ldr	w0, [x1, #52]
  40ce34:	sub	w2, w3, w0
  40ce38:	ldr	w0, [x1, #48]
  40ce3c:	add	w0, w0, w2
  40ce40:	str	w0, [x1, #48]
  40ce44:	str	w3, [x1, #52]
  40ce48:	ret
  40ce4c:	stp	x29, x30, [sp, #-192]!
  40ce50:	mov	x29, sp
  40ce54:	stp	x19, x20, [sp, #16]
  40ce58:	stp	x27, x28, [sp, #80]
  40ce5c:	mov	w20, w0
  40ce60:	str	x3, [sp, #112]
  40ce64:	str	x4, [sp, #136]
  40ce68:	str	w5, [sp, #128]
  40ce6c:	ldr	w28, [x7, #4]
  40ce70:	ldrb	w0, [x2]
  40ce74:	cmp	w0, #0x3a
  40ce78:	csel	w28, w28, wzr, ne  // ne = any
  40ce7c:	cmp	w20, #0x0
  40ce80:	b.le	40d9ac <sqrt@plt+0xc29c>
  40ce84:	stp	x21, x22, [sp, #32]
  40ce88:	stp	x23, x24, [sp, #48]
  40ce8c:	mov	x22, x1
  40ce90:	mov	x23, x2
  40ce94:	mov	x19, x7
  40ce98:	str	xzr, [x7, #16]
  40ce9c:	ldr	w0, [x7]
  40cea0:	cbz	w0, 40ceb0 <sqrt@plt+0xb7a0>
  40cea4:	ldr	w0, [x7, #24]
  40cea8:	cbz	w0, 40ceb8 <sqrt@plt+0xb7a8>
  40ceac:	b	40cef8 <sqrt@plt+0xb7e8>
  40ceb0:	mov	w0, #0x1                   	// #1
  40ceb4:	str	w0, [x7]
  40ceb8:	ldr	w0, [x19]
  40cebc:	str	w0, [x19, #52]
  40cec0:	str	w0, [x19, #48]
  40cec4:	str	xzr, [x19, #32]
  40cec8:	mov	w0, #0x1                   	// #1
  40cecc:	cbz	w6, 40cfb8 <sqrt@plt+0xb8a8>
  40ced0:	str	w0, [x19, #44]
  40ced4:	ldrb	w1, [x23]
  40ced8:	cmp	w1, #0x2d
  40cedc:	b.eq	40cfd0 <sqrt@plt+0xb8c0>  // b.none
  40cee0:	cmp	w1, #0x2b
  40cee4:	b.eq	40cfe0 <sqrt@plt+0xb8d0>  // b.none
  40cee8:	eor	w0, w0, #0x1
  40ceec:	str	w0, [x19, #40]
  40cef0:	mov	w0, #0x1                   	// #1
  40cef4:	str	w0, [x19, #24]
  40cef8:	ldr	x0, [x19, #32]
  40cefc:	cbz	x0, 40cf08 <sqrt@plt+0xb7f8>
  40cf00:	ldrb	w0, [x0]
  40cf04:	cbnz	w0, 40d0ac <sqrt@plt+0xb99c>
  40cf08:	ldr	w0, [x19]
  40cf0c:	ldr	w1, [x19, #52]
  40cf10:	cmp	w1, w0
  40cf14:	b.le	40cf1c <sqrt@plt+0xb80c>
  40cf18:	str	w0, [x19, #52]
  40cf1c:	ldr	w1, [x19, #48]
  40cf20:	cmp	w0, w1
  40cf24:	b.ge	40cf2c <sqrt@plt+0xb81c>  // b.tcont
  40cf28:	str	w0, [x19, #48]
  40cf2c:	ldr	w1, [x19, #40]
  40cf30:	cmp	w1, #0x1
  40cf34:	b.eq	40cfec <sqrt@plt+0xb8dc>  // b.none
  40cf38:	ldr	w21, [x19]
  40cf3c:	cmp	w21, w20
  40cf40:	b.eq	40cf94 <sqrt@plt+0xb884>  // b.none
  40cf44:	stp	x25, x26, [sp, #64]
  40cf48:	sxtw	x25, w21
  40cf4c:	ldr	x24, [x22, x25, lsl #3]
  40cf50:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40cf54:	add	x1, x1, #0x418
  40cf58:	mov	x0, x24
  40cf5c:	bl	4015f0 <strcmp@plt>
  40cf60:	cbnz	w0, 40d9d8 <sqrt@plt+0xc2c8>
  40cf64:	add	w21, w21, #0x1
  40cf68:	str	w21, [x19]
  40cf6c:	ldr	w1, [x19, #48]
  40cf70:	ldr	w0, [x19, #52]
  40cf74:	cmp	w1, w0
  40cf78:	ccmp	w21, w0, #0x4, ne  // ne = any
  40cf7c:	b.ne	40d06c <sqrt@plt+0xb95c>  // b.any
  40cf80:	cmp	w1, w0
  40cf84:	b.eq	40d07c <sqrt@plt+0xb96c>  // b.none
  40cf88:	str	w20, [x19, #52]
  40cf8c:	str	w20, [x19]
  40cf90:	ldp	x25, x26, [sp, #64]
  40cf94:	ldr	w0, [x19, #48]
  40cf98:	ldr	w1, [x19, #52]
  40cf9c:	cmp	w0, w1
  40cfa0:	b.eq	40d9c8 <sqrt@plt+0xc2b8>  // b.none
  40cfa4:	str	w0, [x19]
  40cfa8:	mov	w0, #0xffffffff            	// #-1
  40cfac:	ldp	x21, x22, [sp, #32]
  40cfb0:	ldp	x23, x24, [sp, #48]
  40cfb4:	b	40da0c <sqrt@plt+0xc2fc>
  40cfb8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x20e4>
  40cfbc:	add	x0, x0, #0x988
  40cfc0:	bl	401640 <getenv@plt>
  40cfc4:	cmp	x0, #0x0
  40cfc8:	cset	w0, ne  // ne = any
  40cfcc:	b	40ced0 <sqrt@plt+0xb7c0>
  40cfd0:	mov	w0, #0x2                   	// #2
  40cfd4:	str	w0, [x19, #40]
  40cfd8:	add	x23, x23, #0x1
  40cfdc:	b	40cef0 <sqrt@plt+0xb7e0>
  40cfe0:	str	wzr, [x19, #40]
  40cfe4:	add	x23, x23, #0x1
  40cfe8:	b	40cef0 <sqrt@plt+0xb7e0>
  40cfec:	ldr	w1, [x19, #52]
  40cff0:	ldr	w2, [x19, #48]
  40cff4:	cmp	w2, w1
  40cff8:	ccmp	w0, w1, #0x4, ne  // ne = any
  40cffc:	b.ne	40d020 <sqrt@plt+0xb910>  // b.any
  40d000:	cmp	w0, w1
  40d004:	b.eq	40d00c <sqrt@plt+0xb8fc>  // b.none
  40d008:	str	w0, [x19, #48]
  40d00c:	ldr	w1, [x19]
  40d010:	cmp	w20, w1
  40d014:	b.le	40d064 <sqrt@plt+0xb954>
  40d018:	sxtw	x0, w1
  40d01c:	b	40d044 <sqrt@plt+0xb934>
  40d020:	mov	x1, x19
  40d024:	mov	x0, x22
  40d028:	bl	40cd68 <sqrt@plt+0xb658>
  40d02c:	b	40d00c <sqrt@plt+0xb8fc>
  40d030:	add	w1, w4, #0x1
  40d034:	str	w1, [x19]
  40d038:	add	x0, x0, #0x1
  40d03c:	cmp	w20, w0
  40d040:	b.le	40d064 <sqrt@plt+0xb954>
  40d044:	mov	w4, w0
  40d048:	mov	w1, w0
  40d04c:	ldr	x2, [x22, x0, lsl #3]
  40d050:	ldrb	w3, [x2]
  40d054:	cmp	w3, #0x2d
  40d058:	b.ne	40d030 <sqrt@plt+0xb920>  // b.any
  40d05c:	ldrb	w2, [x2, #1]
  40d060:	cbz	w2, 40d030 <sqrt@plt+0xb920>
  40d064:	str	w1, [x19, #52]
  40d068:	b	40cf38 <sqrt@plt+0xb828>
  40d06c:	mov	x1, x19
  40d070:	mov	x0, x22
  40d074:	bl	40cd68 <sqrt@plt+0xb658>
  40d078:	b	40cf88 <sqrt@plt+0xb878>
  40d07c:	str	w21, [x19, #48]
  40d080:	b	40cf88 <sqrt@plt+0xb878>
  40d084:	ldrb	w0, [x24, #1]
  40d088:	cbz	w0, 40d9e4 <sqrt@plt+0xc2d4>
  40d08c:	cmp	w0, #0x2d
  40d090:	ldr	x0, [sp, #112]
  40d094:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  40d098:	cset	x0, ne  // ne = any
  40d09c:	add	x0, x0, #0x1
  40d0a0:	add	x24, x24, x0
  40d0a4:	str	x24, [x19, #32]
  40d0a8:	b	40d0b0 <sqrt@plt+0xb9a0>
  40d0ac:	stp	x25, x26, [sp, #64]
  40d0b0:	ldr	x0, [sp, #112]
  40d0b4:	cbz	x0, 40d104 <sqrt@plt+0xb9f4>
  40d0b8:	ldr	w0, [x19]
  40d0bc:	str	w0, [sp, #156]
  40d0c0:	sxtw	x1, w0
  40d0c4:	str	x1, [sp, #176]
  40d0c8:	sbfiz	x0, x0, #3, #32
  40d0cc:	str	x0, [sp, #168]
  40d0d0:	ldr	x0, [x22, x1, lsl #3]
  40d0d4:	str	x0, [sp, #160]
  40d0d8:	ldrb	w1, [x0, #1]
  40d0dc:	str	w1, [sp, #184]
  40d0e0:	cmp	w1, #0x2d
  40d0e4:	b.eq	40d170 <sqrt@plt+0xba60>  // b.none
  40d0e8:	ldr	w2, [sp, #128]
  40d0ec:	cbz	w2, 40d104 <sqrt@plt+0xb9f4>
  40d0f0:	ldrb	w0, [x0, #2]
  40d0f4:	cbnz	w0, 40d170 <sqrt@plt+0xba60>
  40d0f8:	mov	x0, x23
  40d0fc:	bl	4014a0 <strchr@plt>
  40d100:	cbz	x0, 40d170 <sqrt@plt+0xba60>
  40d104:	ldr	x24, [x19, #32]
  40d108:	add	x25, x24, #0x1
  40d10c:	str	x25, [x19, #32]
  40d110:	ldrb	w21, [x24]
  40d114:	mov	w26, w21
  40d118:	mov	w1, w21
  40d11c:	mov	x0, x23
  40d120:	bl	4014a0 <strchr@plt>
  40d124:	ldrb	w1, [x24, #1]
  40d128:	cbnz	w1, 40d138 <sqrt@plt+0xba28>
  40d12c:	ldr	w1, [x19]
  40d130:	add	w1, w1, #0x1
  40d134:	str	w1, [x19]
  40d138:	cmp	w21, #0x3a
  40d13c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40d140:	b.eq	40d568 <sqrt@plt+0xbe58>  // b.none
  40d144:	ldrb	w1, [x0]
  40d148:	cmp	w1, #0x57
  40d14c:	b.eq	40d5c8 <sqrt@plt+0xbeb8>  // b.none
  40d150:	ldrb	w1, [x0, #1]
  40d154:	cmp	w1, #0x3a
  40d158:	b.eq	40d8fc <sqrt@plt+0xc1ec>  // b.none
  40d15c:	mov	w0, w21
  40d160:	ldp	x21, x22, [sp, #32]
  40d164:	ldp	x23, x24, [sp, #48]
  40d168:	ldp	x25, x26, [sp, #64]
  40d16c:	b	40da0c <sqrt@plt+0xc2fc>
  40d170:	ldr	x26, [x19, #32]
  40d174:	str	x26, [sp, #104]
  40d178:	ldrb	w0, [x26]
  40d17c:	str	w0, [sp, #188]
  40d180:	cmp	w0, #0x3d
  40d184:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40d188:	b.eq	40d1c8 <sqrt@plt+0xbab8>  // b.none
  40d18c:	ldrb	w0, [x26, #1]!
  40d190:	cmp	w0, #0x3d
  40d194:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40d198:	b.ne	40d18c <sqrt@plt+0xba7c>  // b.any
  40d19c:	ldr	x24, [sp, #112]
  40d1a0:	ldr	x21, [x24]
  40d1a4:	cbz	x21, 40d4b8 <sqrt@plt+0xbda8>
  40d1a8:	mov	w25, #0x0                   	// #0
  40d1ac:	mov	w0, #0xffffffff            	// #-1
  40d1b0:	str	w0, [sp, #152]
  40d1b4:	str	wzr, [sp, #148]
  40d1b8:	str	xzr, [sp, #120]
  40d1bc:	ldr	x0, [sp, #104]
  40d1c0:	sub	x27, x26, x0
  40d1c4:	b	40d230 <sqrt@plt+0xbb20>
  40d1c8:	ldr	x26, [sp, #104]
  40d1cc:	b	40d19c <sqrt@plt+0xba8c>
  40d1d0:	ldr	x0, [sp, #120]
  40d1d4:	ldr	x1, [x0, #16]
  40d1d8:	ldr	x0, [x24, #16]
  40d1dc:	cmp	x1, x0
  40d1e0:	b.eq	40d1f0 <sqrt@plt+0xbae0>  // b.none
  40d1e4:	mov	w0, #0x1                   	// #1
  40d1e8:	str	w0, [sp, #148]
  40d1ec:	b	40d224 <sqrt@plt+0xbb14>
  40d1f0:	ldr	x0, [sp, #120]
  40d1f4:	ldr	w1, [x0, #24]
  40d1f8:	ldr	w0, [x24, #24]
  40d1fc:	cmp	w1, w0
  40d200:	ldr	w0, [sp, #148]
  40d204:	csinc	w0, w0, wzr, eq  // eq = none
  40d208:	str	w0, [sp, #148]
  40d20c:	b	40d224 <sqrt@plt+0xbb14>
  40d210:	str	w25, [sp, #152]
  40d214:	str	x24, [sp, #120]
  40d218:	b	40d224 <sqrt@plt+0xbb14>
  40d21c:	mov	w0, #0x1                   	// #1
  40d220:	str	w0, [sp, #148]
  40d224:	add	w25, w25, #0x1
  40d228:	ldr	x21, [x24, #32]!
  40d22c:	cbz	x21, 40d280 <sqrt@plt+0xbb70>
  40d230:	mov	x2, x27
  40d234:	ldr	x1, [sp, #104]
  40d238:	mov	x0, x21
  40d23c:	bl	401510 <strncmp@plt>
  40d240:	cbnz	w0, 40d224 <sqrt@plt+0xbb14>
  40d244:	mov	x0, x21
  40d248:	bl	401430 <strlen@plt>
  40d24c:	cmp	w27, w0
  40d250:	b.eq	40d35c <sqrt@plt+0xbc4c>  // b.none
  40d254:	ldr	x0, [sp, #120]
  40d258:	cbz	x0, 40d210 <sqrt@plt+0xbb00>
  40d25c:	ldr	w1, [sp, #128]
  40d260:	cbnz	w1, 40d21c <sqrt@plt+0xbb0c>
  40d264:	ldr	w1, [x0, #8]
  40d268:	ldr	w0, [x24, #8]
  40d26c:	cmp	w1, w0
  40d270:	b.eq	40d1d0 <sqrt@plt+0xbac0>  // b.none
  40d274:	mov	w0, #0x1                   	// #1
  40d278:	str	w0, [sp, #148]
  40d27c:	b	40d224 <sqrt@plt+0xbb14>
  40d280:	ldr	w0, [sp, #148]
  40d284:	cbnz	w0, 40d300 <sqrt@plt+0xbbf0>
  40d288:	ldr	x2, [sp, #120]
  40d28c:	cbz	x2, 40d4b8 <sqrt@plt+0xbda8>
  40d290:	ldr	w0, [sp, #156]
  40d294:	add	w0, w0, #0x1
  40d298:	str	w0, [x19]
  40d29c:	ldrb	w1, [x26]
  40d2a0:	cbz	w1, 40d3fc <sqrt@plt+0xbcec>
  40d2a4:	ldr	w0, [x2, #8]
  40d2a8:	cbz	w0, 40d368 <sqrt@plt+0xbc58>
  40d2ac:	add	x26, x26, #0x1
  40d2b0:	str	x26, [x19, #16]
  40d2b4:	ldr	x20, [sp, #104]
  40d2b8:	mov	x0, x20
  40d2bc:	bl	401430 <strlen@plt>
  40d2c0:	add	x0, x20, x0
  40d2c4:	str	x0, [x19, #32]
  40d2c8:	ldr	x0, [sp, #136]
  40d2cc:	cbz	x0, 40d2d8 <sqrt@plt+0xbbc8>
  40d2d0:	ldr	w1, [sp, #152]
  40d2d4:	str	w1, [x0]
  40d2d8:	ldr	x1, [sp, #120]
  40d2dc:	ldr	x0, [x1, #16]
  40d2e0:	cbz	x0, 40d4a0 <sqrt@plt+0xbd90>
  40d2e4:	ldr	w1, [x1, #24]
  40d2e8:	str	w1, [x0]
  40d2ec:	mov	w0, #0x0                   	// #0
  40d2f0:	ldp	x21, x22, [sp, #32]
  40d2f4:	ldp	x23, x24, [sp, #48]
  40d2f8:	ldp	x25, x26, [sp, #64]
  40d2fc:	b	40da0c <sqrt@plt+0xc2fc>
  40d300:	cbnz	w28, 40d33c <sqrt@plt+0xbc2c>
  40d304:	ldr	x20, [x19, #32]
  40d308:	mov	x0, x20
  40d30c:	bl	401430 <strlen@plt>
  40d310:	add	x20, x20, x0
  40d314:	str	x20, [x19, #32]
  40d318:	ldr	w0, [x19]
  40d31c:	add	w0, w0, #0x1
  40d320:	str	w0, [x19]
  40d324:	str	wzr, [x19, #8]
  40d328:	mov	w0, #0x3f                  	// #63
  40d32c:	ldp	x21, x22, [sp, #32]
  40d330:	ldp	x23, x24, [sp, #48]
  40d334:	ldp	x25, x26, [sp, #64]
  40d338:	b	40da0c <sqrt@plt+0xc2fc>
  40d33c:	ldr	x3, [sp, #160]
  40d340:	ldr	x2, [x22]
  40d344:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40d348:	add	x1, x1, #0x998
  40d34c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40d350:	ldr	x0, [x0, #504]
  40d354:	bl	401440 <fprintf@plt>
  40d358:	b	40d304 <sqrt@plt+0xbbf4>
  40d35c:	str	w25, [sp, #152]
  40d360:	str	x24, [sp, #120]
  40d364:	b	40d288 <sqrt@plt+0xbb78>
  40d368:	cbz	w28, 40d3a4 <sqrt@plt+0xbc94>
  40d36c:	ldr	x0, [sp, #176]
  40d370:	ldr	x0, [x22, x0, lsl #3]
  40d374:	ldrb	w1, [x0, #1]
  40d378:	cmp	w1, #0x2d
  40d37c:	b.eq	40d3d8 <sqrt@plt+0xbcc8>  // b.none
  40d380:	ldr	x1, [sp, #120]
  40d384:	ldr	x4, [x1]
  40d388:	ldrb	w3, [x0]
  40d38c:	ldr	x2, [x22]
  40d390:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40d394:	add	x1, x1, #0x9e8
  40d398:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40d39c:	ldr	x0, [x0, #504]
  40d3a0:	bl	401440 <fprintf@plt>
  40d3a4:	ldr	x20, [x19, #32]
  40d3a8:	mov	x0, x20
  40d3ac:	bl	401430 <strlen@plt>
  40d3b0:	add	x20, x20, x0
  40d3b4:	str	x20, [x19, #32]
  40d3b8:	ldr	x0, [sp, #120]
  40d3bc:	ldr	w0, [x0, #24]
  40d3c0:	str	w0, [x19, #8]
  40d3c4:	mov	w0, #0x3f                  	// #63
  40d3c8:	ldp	x21, x22, [sp, #32]
  40d3cc:	ldp	x23, x24, [sp, #48]
  40d3d0:	ldp	x25, x26, [sp, #64]
  40d3d4:	b	40da0c <sqrt@plt+0xc2fc>
  40d3d8:	ldr	x0, [sp, #120]
  40d3dc:	ldr	x3, [x0]
  40d3e0:	ldr	x2, [x22]
  40d3e4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40d3e8:	add	x1, x1, #0x9b8
  40d3ec:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40d3f0:	ldr	x0, [x0, #504]
  40d3f4:	bl	401440 <fprintf@plt>
  40d3f8:	b	40d3a4 <sqrt@plt+0xbc94>
  40d3fc:	ldr	x1, [sp, #120]
  40d400:	ldr	w1, [x1, #8]
  40d404:	cmp	w1, #0x1
  40d408:	b.ne	40d2b4 <sqrt@plt+0xbba4>  // b.any
  40d40c:	cmp	w0, w20
  40d410:	b.ge	40d434 <sqrt@plt+0xbd24>  // b.tcont
  40d414:	ldr	w0, [sp, #156]
  40d418:	add	w0, w0, #0x2
  40d41c:	str	w0, [x19]
  40d420:	ldr	x0, [sp, #168]
  40d424:	add	x22, x22, x0
  40d428:	ldr	x0, [x22, #8]
  40d42c:	str	x0, [x19, #16]
  40d430:	b	40d2b4 <sqrt@plt+0xbba4>
  40d434:	cbnz	w28, 40d47c <sqrt@plt+0xbd6c>
  40d438:	ldr	x20, [x19, #32]
  40d43c:	mov	x0, x20
  40d440:	bl	401430 <strlen@plt>
  40d444:	add	x20, x20, x0
  40d448:	str	x20, [x19, #32]
  40d44c:	ldr	x0, [sp, #120]
  40d450:	ldr	w0, [x0, #24]
  40d454:	str	w0, [x19, #8]
  40d458:	ldrb	w0, [x23]
  40d45c:	cmp	w0, #0x3a
  40d460:	mov	w0, #0x3a                  	// #58
  40d464:	mov	w21, #0x3f                  	// #63
  40d468:	csel	w0, w0, w21, eq  // eq = none
  40d46c:	ldp	x21, x22, [sp, #32]
  40d470:	ldp	x23, x24, [sp, #48]
  40d474:	ldp	x25, x26, [sp, #64]
  40d478:	b	40da0c <sqrt@plt+0xc2fc>
  40d47c:	ldr	x0, [sp, #176]
  40d480:	ldr	x3, [x22, x0, lsl #3]
  40d484:	ldr	x2, [x22]
  40d488:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40d48c:	add	x1, x1, #0xa18
  40d490:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40d494:	ldr	x0, [x0, #504]
  40d498:	bl	401440 <fprintf@plt>
  40d49c:	b	40d438 <sqrt@plt+0xbd28>
  40d4a0:	ldr	x0, [sp, #120]
  40d4a4:	ldr	w0, [x0, #24]
  40d4a8:	ldp	x21, x22, [sp, #32]
  40d4ac:	ldp	x23, x24, [sp, #48]
  40d4b0:	ldp	x25, x26, [sp, #64]
  40d4b4:	b	40da0c <sqrt@plt+0xc2fc>
  40d4b8:	ldr	w0, [sp, #184]
  40d4bc:	cmp	w0, #0x2d
  40d4c0:	ldr	w0, [sp, #128]
  40d4c4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40d4c8:	b.eq	40d4e4 <sqrt@plt+0xbdd4>  // b.none
  40d4cc:	ldr	w1, [sp, #188]
  40d4d0:	mov	x0, x23
  40d4d4:	bl	4014a0 <strchr@plt>
  40d4d8:	cbnz	x0, 40d104 <sqrt@plt+0xb9f4>
  40d4dc:	cbnz	w28, 40d4f4 <sqrt@plt+0xbde4>
  40d4e0:	b	40d518 <sqrt@plt+0xbe08>
  40d4e4:	cbz	w28, 40d518 <sqrt@plt+0xbe08>
  40d4e8:	ldr	w0, [sp, #184]
  40d4ec:	cmp	w0, #0x2d
  40d4f0:	b.eq	40d548 <sqrt@plt+0xbe38>  // b.none
  40d4f4:	ldr	x4, [sp, #104]
  40d4f8:	ldr	x0, [sp, #160]
  40d4fc:	ldrb	w3, [x0]
  40d500:	ldr	x2, [x22]
  40d504:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40d508:	add	x1, x1, #0xa60
  40d50c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40d510:	ldr	x0, [x0, #504]
  40d514:	bl	401440 <fprintf@plt>
  40d518:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  40d51c:	add	x0, x0, #0xfb8
  40d520:	str	x0, [x19, #32]
  40d524:	ldr	w0, [x19]
  40d528:	add	w0, w0, #0x1
  40d52c:	str	w0, [x19]
  40d530:	str	wzr, [x19, #8]
  40d534:	mov	w0, #0x3f                  	// #63
  40d538:	ldp	x21, x22, [sp, #32]
  40d53c:	ldp	x23, x24, [sp, #48]
  40d540:	ldp	x25, x26, [sp, #64]
  40d544:	b	40da0c <sqrt@plt+0xc2fc>
  40d548:	ldr	x3, [sp, #104]
  40d54c:	ldr	x2, [x22]
  40d550:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40d554:	add	x1, x1, #0xa40
  40d558:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40d55c:	ldr	x0, [x0, #504]
  40d560:	bl	401440 <fprintf@plt>
  40d564:	b	40d518 <sqrt@plt+0xbe08>
  40d568:	cbz	w28, 40d590 <sqrt@plt+0xbe80>
  40d56c:	ldr	w0, [x19, #44]
  40d570:	cbz	w0, 40d5a8 <sqrt@plt+0xbe98>
  40d574:	mov	w3, w26
  40d578:	ldr	x2, [x22]
  40d57c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40d580:	add	x1, x1, #0xa80
  40d584:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40d588:	ldr	x0, [x0, #504]
  40d58c:	bl	401440 <fprintf@plt>
  40d590:	str	w26, [x19, #8]
  40d594:	mov	w0, #0x3f                  	// #63
  40d598:	ldp	x21, x22, [sp, #32]
  40d59c:	ldp	x23, x24, [sp, #48]
  40d5a0:	ldp	x25, x26, [sp, #64]
  40d5a4:	b	40da0c <sqrt@plt+0xc2fc>
  40d5a8:	mov	w3, w26
  40d5ac:	ldr	x2, [x22]
  40d5b0:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40d5b4:	add	x1, x1, #0xaa0
  40d5b8:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40d5bc:	ldr	x0, [x0, #504]
  40d5c0:	bl	401440 <fprintf@plt>
  40d5c4:	b	40d590 <sqrt@plt+0xbe80>
  40d5c8:	ldrb	w1, [x0, #1]
  40d5cc:	cmp	w1, #0x3b
  40d5d0:	b.ne	40d150 <sqrt@plt+0xba40>  // b.any
  40d5d4:	ldrb	w0, [x24, #1]
  40d5d8:	cbz	w0, 40d648 <sqrt@plt+0xbf38>
  40d5dc:	str	x25, [x19, #16]
  40d5e0:	ldr	w0, [x19]
  40d5e4:	add	w0, w0, #0x1
  40d5e8:	str	w0, [x19]
  40d5ec:	ldr	x27, [x19, #16]
  40d5f0:	str	x27, [x19, #32]
  40d5f4:	ldrb	w24, [x27]
  40d5f8:	cmp	w24, #0x3d
  40d5fc:	ccmp	w24, #0x0, #0x4, ne  // ne = any
  40d600:	b.eq	40d6b0 <sqrt@plt+0xbfa0>  // b.none
  40d604:	mov	x26, x27
  40d608:	ldrb	w24, [x26, #1]!
  40d60c:	cmp	w24, #0x3d
  40d610:	ccmp	w24, #0x0, #0x4, ne  // ne = any
  40d614:	b.ne	40d608 <sqrt@plt+0xbef8>  // b.any
  40d618:	ldr	x0, [sp, #112]
  40d61c:	ldr	x21, [x0]
  40d620:	cbz	x21, 40d8e4 <sqrt@plt+0xc1d4>
  40d624:	mov	w25, #0x0                   	// #0
  40d628:	str	wzr, [sp, #152]
  40d62c:	str	wzr, [sp, #148]
  40d630:	str	xzr, [sp, #120]
  40d634:	sub	x0, x26, x27
  40d638:	str	x0, [sp, #104]
  40d63c:	sub	w0, w26, w27
  40d640:	str	x0, [sp, #128]
  40d644:	b	40d6d8 <sqrt@plt+0xbfc8>
  40d648:	ldr	w0, [x19]
  40d64c:	cmp	w0, w20
  40d650:	b.eq	40d668 <sqrt@plt+0xbf58>  // b.none
  40d654:	add	w1, w0, #0x1
  40d658:	str	w1, [x19]
  40d65c:	ldr	x0, [x22, w0, sxtw #3]
  40d660:	str	x0, [x19, #16]
  40d664:	b	40d5ec <sqrt@plt+0xbedc>
  40d668:	cbnz	w28, 40d690 <sqrt@plt+0xbf80>
  40d66c:	str	w26, [x19, #8]
  40d670:	ldrb	w0, [x23]
  40d674:	cmp	w0, #0x3a
  40d678:	mov	w21, #0x3f                  	// #63
  40d67c:	csel	w0, w0, w21, eq  // eq = none
  40d680:	ldp	x21, x22, [sp, #32]
  40d684:	ldp	x23, x24, [sp, #48]
  40d688:	ldp	x25, x26, [sp, #64]
  40d68c:	b	40da0c <sqrt@plt+0xc2fc>
  40d690:	mov	w3, w26
  40d694:	ldr	x2, [x22]
  40d698:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40d69c:	add	x1, x1, #0xac0
  40d6a0:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40d6a4:	ldr	x0, [x0, #504]
  40d6a8:	bl	401440 <fprintf@plt>
  40d6ac:	b	40d66c <sqrt@plt+0xbf5c>
  40d6b0:	mov	x26, x27
  40d6b4:	b	40d618 <sqrt@plt+0xbf08>
  40d6b8:	str	w25, [sp, #152]
  40d6bc:	ldr	x0, [sp, #112]
  40d6c0:	str	x0, [sp, #120]
  40d6c4:	add	w25, w25, #0x1
  40d6c8:	ldr	x0, [sp, #112]
  40d6cc:	ldr	x21, [x0, #32]!
  40d6d0:	str	x0, [sp, #112]
  40d6d4:	cbz	x21, 40d714 <sqrt@plt+0xc004>
  40d6d8:	ldr	x2, [sp, #104]
  40d6dc:	mov	x1, x27
  40d6e0:	mov	x0, x21
  40d6e4:	bl	401510 <strncmp@plt>
  40d6e8:	cbnz	w0, 40d6c4 <sqrt@plt+0xbfb4>
  40d6ec:	mov	x0, x21
  40d6f0:	bl	401430 <strlen@plt>
  40d6f4:	ldr	x1, [sp, #128]
  40d6f8:	cmp	x1, x0
  40d6fc:	b.eq	40d7dc <sqrt@plt+0xc0cc>  // b.none
  40d700:	ldr	x0, [sp, #120]
  40d704:	cbz	x0, 40d6b8 <sqrt@plt+0xbfa8>
  40d708:	mov	w0, #0x1                   	// #1
  40d70c:	str	w0, [sp, #148]
  40d710:	b	40d6c4 <sqrt@plt+0xbfb4>
  40d714:	ldr	w0, [sp, #148]
  40d718:	cbnz	w0, 40d780 <sqrt@plt+0xc070>
  40d71c:	ldr	x0, [sp, #120]
  40d720:	cbz	x0, 40d8e4 <sqrt@plt+0xc1d4>
  40d724:	cbz	w24, 40d83c <sqrt@plt+0xc12c>
  40d728:	ldr	w0, [x0, #8]
  40d72c:	cbz	w0, 40d7ec <sqrt@plt+0xc0dc>
  40d730:	add	x26, x26, #0x1
  40d734:	str	x26, [x19, #16]
  40d738:	mov	x0, x27
  40d73c:	bl	401430 <strlen@plt>
  40d740:	add	x27, x27, x0
  40d744:	str	x27, [x19, #32]
  40d748:	ldr	x0, [sp, #136]
  40d74c:	cbz	x0, 40d758 <sqrt@plt+0xc048>
  40d750:	ldr	w1, [sp, #152]
  40d754:	str	w1, [x0]
  40d758:	ldr	x1, [sp, #120]
  40d75c:	ldr	x0, [x1, #16]
  40d760:	cbz	x0, 40d8cc <sqrt@plt+0xc1bc>
  40d764:	ldr	w1, [x1, #24]
  40d768:	str	w1, [x0]
  40d76c:	mov	w0, #0x0                   	// #0
  40d770:	ldp	x21, x22, [sp, #32]
  40d774:	ldp	x23, x24, [sp, #48]
  40d778:	ldp	x25, x26, [sp, #64]
  40d77c:	b	40da0c <sqrt@plt+0xc2fc>
  40d780:	cbnz	w28, 40d7b8 <sqrt@plt+0xc0a8>
  40d784:	ldr	x20, [x19, #32]
  40d788:	mov	x0, x20
  40d78c:	bl	401430 <strlen@plt>
  40d790:	add	x20, x20, x0
  40d794:	str	x20, [x19, #32]
  40d798:	ldr	w0, [x19]
  40d79c:	add	w0, w0, #0x1
  40d7a0:	str	w0, [x19]
  40d7a4:	mov	w0, #0x3f                  	// #63
  40d7a8:	ldp	x21, x22, [sp, #32]
  40d7ac:	ldp	x23, x24, [sp, #48]
  40d7b0:	ldp	x25, x26, [sp, #64]
  40d7b4:	b	40da0c <sqrt@plt+0xc2fc>
  40d7b8:	ldrsw	x0, [x19]
  40d7bc:	ldr	x3, [x22, x0, lsl #3]
  40d7c0:	ldr	x2, [x22]
  40d7c4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40d7c8:	add	x1, x1, #0xae8
  40d7cc:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40d7d0:	ldr	x0, [x0, #504]
  40d7d4:	bl	401440 <fprintf@plt>
  40d7d8:	b	40d784 <sqrt@plt+0xc074>
  40d7dc:	str	w25, [sp, #152]
  40d7e0:	ldr	x0, [sp, #112]
  40d7e4:	str	x0, [sp, #120]
  40d7e8:	b	40d71c <sqrt@plt+0xc00c>
  40d7ec:	cbnz	w28, 40d818 <sqrt@plt+0xc108>
  40d7f0:	ldr	x20, [x19, #32]
  40d7f4:	mov	x0, x20
  40d7f8:	bl	401430 <strlen@plt>
  40d7fc:	add	x20, x20, x0
  40d800:	str	x20, [x19, #32]
  40d804:	mov	w0, #0x3f                  	// #63
  40d808:	ldp	x21, x22, [sp, #32]
  40d80c:	ldp	x23, x24, [sp, #48]
  40d810:	ldp	x25, x26, [sp, #64]
  40d814:	b	40da0c <sqrt@plt+0xc2fc>
  40d818:	ldr	x0, [sp, #120]
  40d81c:	ldr	x3, [x0]
  40d820:	ldr	x2, [x22]
  40d824:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40d828:	add	x1, x1, #0xb10
  40d82c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40d830:	ldr	x0, [x0, #504]
  40d834:	bl	401440 <fprintf@plt>
  40d838:	b	40d7f0 <sqrt@plt+0xc0e0>
  40d83c:	ldr	x0, [sp, #120]
  40d840:	ldr	w0, [x0, #8]
  40d844:	cmp	w0, #0x1
  40d848:	b.ne	40d738 <sqrt@plt+0xc028>  // b.any
  40d84c:	ldr	w0, [x19]
  40d850:	cmp	w0, w20
  40d854:	b.ge	40d86c <sqrt@plt+0xc15c>  // b.tcont
  40d858:	add	w1, w0, #0x1
  40d85c:	str	w1, [x19]
  40d860:	ldr	x0, [x22, w0, sxtw #3]
  40d864:	str	x0, [x19, #16]
  40d868:	b	40d738 <sqrt@plt+0xc028>
  40d86c:	cbnz	w28, 40d8a8 <sqrt@plt+0xc198>
  40d870:	ldr	x20, [x19, #32]
  40d874:	mov	x0, x20
  40d878:	bl	401430 <strlen@plt>
  40d87c:	add	x20, x20, x0
  40d880:	str	x20, [x19, #32]
  40d884:	ldrb	w0, [x23]
  40d888:	cmp	w0, #0x3a
  40d88c:	mov	w0, #0x3a                  	// #58
  40d890:	mov	w21, #0x3f                  	// #63
  40d894:	csel	w0, w0, w21, eq  // eq = none
  40d898:	ldp	x21, x22, [sp, #32]
  40d89c:	ldp	x23, x24, [sp, #48]
  40d8a0:	ldp	x25, x26, [sp, #64]
  40d8a4:	b	40da0c <sqrt@plt+0xc2fc>
  40d8a8:	add	x0, x22, w0, sxtw #3
  40d8ac:	ldur	x3, [x0, #-8]
  40d8b0:	ldr	x2, [x22]
  40d8b4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40d8b8:	add	x1, x1, #0xa18
  40d8bc:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40d8c0:	ldr	x0, [x0, #504]
  40d8c4:	bl	401440 <fprintf@plt>
  40d8c8:	b	40d870 <sqrt@plt+0xc160>
  40d8cc:	ldr	x0, [sp, #120]
  40d8d0:	ldr	w0, [x0, #24]
  40d8d4:	ldp	x21, x22, [sp, #32]
  40d8d8:	ldp	x23, x24, [sp, #48]
  40d8dc:	ldp	x25, x26, [sp, #64]
  40d8e0:	b	40da0c <sqrt@plt+0xc2fc>
  40d8e4:	str	xzr, [x19, #32]
  40d8e8:	mov	w0, #0x57                  	// #87
  40d8ec:	ldp	x21, x22, [sp, #32]
  40d8f0:	ldp	x23, x24, [sp, #48]
  40d8f4:	ldp	x25, x26, [sp, #64]
  40d8f8:	b	40da0c <sqrt@plt+0xc2fc>
  40d8fc:	ldrb	w0, [x0, #2]
  40d900:	cmp	w0, #0x3a
  40d904:	b.eq	40d928 <sqrt@plt+0xc218>  // b.none
  40d908:	ldrb	w0, [x24, #1]
  40d90c:	cbz	w0, 40d950 <sqrt@plt+0xc240>
  40d910:	str	x25, [x19, #16]
  40d914:	ldr	w0, [x19]
  40d918:	add	w0, w0, #0x1
  40d91c:	str	w0, [x19]
  40d920:	str	xzr, [x19, #32]
  40d924:	b	40d15c <sqrt@plt+0xba4c>
  40d928:	ldrb	w0, [x24, #1]
  40d92c:	cbz	w0, 40d948 <sqrt@plt+0xc238>
  40d930:	str	x25, [x19, #16]
  40d934:	ldr	w0, [x19]
  40d938:	add	w0, w0, #0x1
  40d93c:	str	w0, [x19]
  40d940:	str	xzr, [x19, #32]
  40d944:	b	40d15c <sqrt@plt+0xba4c>
  40d948:	str	xzr, [x19, #16]
  40d94c:	b	40d940 <sqrt@plt+0xc230>
  40d950:	ldr	w0, [x19]
  40d954:	cmp	w0, w20
  40d958:	b.eq	40d970 <sqrt@plt+0xc260>  // b.none
  40d95c:	add	w1, w0, #0x1
  40d960:	str	w1, [x19]
  40d964:	ldr	x0, [x22, w0, sxtw #3]
  40d968:	str	x0, [x19, #16]
  40d96c:	b	40d920 <sqrt@plt+0xc210>
  40d970:	cbnz	w28, 40d98c <sqrt@plt+0xc27c>
  40d974:	str	w26, [x19, #8]
  40d978:	ldrb	w21, [x23]
  40d97c:	cmp	w21, #0x3a
  40d980:	mov	w0, #0x3f                  	// #63
  40d984:	csel	w21, w21, w0, eq  // eq = none
  40d988:	b	40d920 <sqrt@plt+0xc210>
  40d98c:	mov	w3, w26
  40d990:	ldr	x2, [x22]
  40d994:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40d998:	add	x1, x1, #0xac0
  40d99c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40d9a0:	ldr	x0, [x0, #504]
  40d9a4:	bl	401440 <fprintf@plt>
  40d9a8:	b	40d974 <sqrt@plt+0xc264>
  40d9ac:	mov	w0, #0xffffffff            	// #-1
  40d9b0:	b	40da0c <sqrt@plt+0xc2fc>
  40d9b4:	mov	w0, #0xffffffff            	// #-1
  40d9b8:	ldp	x21, x22, [sp, #32]
  40d9bc:	ldp	x23, x24, [sp, #48]
  40d9c0:	ldp	x25, x26, [sp, #64]
  40d9c4:	b	40da0c <sqrt@plt+0xc2fc>
  40d9c8:	mov	w0, #0xffffffff            	// #-1
  40d9cc:	ldp	x21, x22, [sp, #32]
  40d9d0:	ldp	x23, x24, [sp, #48]
  40d9d4:	b	40da0c <sqrt@plt+0xc2fc>
  40d9d8:	ldrb	w0, [x24]
  40d9dc:	cmp	w0, #0x2d
  40d9e0:	b.eq	40d084 <sqrt@plt+0xb974>  // b.none
  40d9e4:	ldr	w0, [x19, #40]
  40d9e8:	cbz	w0, 40d9b4 <sqrt@plt+0xc2a4>
  40d9ec:	add	w21, w21, #0x1
  40d9f0:	str	w21, [x19]
  40d9f4:	ldr	x0, [x22, x25, lsl #3]
  40d9f8:	str	x0, [x19, #16]
  40d9fc:	mov	w0, #0x1                   	// #1
  40da00:	ldp	x21, x22, [sp, #32]
  40da04:	ldp	x23, x24, [sp, #48]
  40da08:	ldp	x25, x26, [sp, #64]
  40da0c:	ldp	x19, x20, [sp, #16]
  40da10:	ldp	x27, x28, [sp, #80]
  40da14:	ldp	x29, x30, [sp], #192
  40da18:	ret
  40da1c:	stp	x29, x30, [sp, #-48]!
  40da20:	mov	x29, sp
  40da24:	stp	x19, x20, [sp, #16]
  40da28:	stp	x21, x22, [sp, #32]
  40da2c:	adrp	x21, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40da30:	add	x19, x21, #0xf78
  40da34:	adrp	x20, 427000 <_Znam@GLIBCXX_3.4>
  40da38:	add	x22, x20, #0x5c4
  40da3c:	ldr	w7, [x20, #1476]
  40da40:	str	w7, [x21, #3960]
  40da44:	ldr	w7, [x22, #4]
  40da48:	str	w7, [x19, #4]
  40da4c:	mov	x7, x19
  40da50:	bl	40ce4c <sqrt@plt+0xb73c>
  40da54:	ldr	w1, [x21, #3960]
  40da58:	str	w1, [x20, #1476]
  40da5c:	ldr	x2, [x19, #16]
  40da60:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  40da64:	str	x2, [x1, #1104]
  40da68:	ldr	w1, [x19, #8]
  40da6c:	str	w1, [x22, #8]
  40da70:	ldp	x19, x20, [sp, #16]
  40da74:	ldp	x21, x22, [sp, #32]
  40da78:	ldp	x29, x30, [sp], #48
  40da7c:	ret
  40da80:	stp	x29, x30, [sp, #-16]!
  40da84:	mov	x29, sp
  40da88:	mov	w6, #0x1                   	// #1
  40da8c:	mov	w5, #0x0                   	// #0
  40da90:	mov	x4, #0x0                   	// #0
  40da94:	mov	x3, #0x0                   	// #0
  40da98:	bl	40da1c <sqrt@plt+0xc30c>
  40da9c:	ldp	x29, x30, [sp], #16
  40daa0:	ret
  40daa4:	stp	x29, x30, [sp, #-16]!
  40daa8:	mov	x29, sp
  40daac:	mov	w6, #0x0                   	// #0
  40dab0:	mov	w5, #0x0                   	// #0
  40dab4:	bl	40da1c <sqrt@plt+0xc30c>
  40dab8:	ldp	x29, x30, [sp], #16
  40dabc:	ret
  40dac0:	stp	x29, x30, [sp, #-16]!
  40dac4:	mov	x29, sp
  40dac8:	mov	x7, x5
  40dacc:	mov	w6, #0x0                   	// #0
  40dad0:	mov	w5, #0x0                   	// #0
  40dad4:	bl	40ce4c <sqrt@plt+0xb73c>
  40dad8:	ldp	x29, x30, [sp], #16
  40dadc:	ret
  40dae0:	stp	x29, x30, [sp, #-16]!
  40dae4:	mov	x29, sp
  40dae8:	mov	w6, #0x0                   	// #0
  40daec:	mov	w5, #0x1                   	// #1
  40daf0:	bl	40da1c <sqrt@plt+0xc30c>
  40daf4:	ldp	x29, x30, [sp], #16
  40daf8:	ret
  40dafc:	stp	x29, x30, [sp, #-16]!
  40db00:	mov	x29, sp
  40db04:	mov	x7, x5
  40db08:	mov	w6, #0x0                   	// #0
  40db0c:	mov	w5, #0x1                   	// #1
  40db10:	bl	40ce4c <sqrt@plt+0xb73c>
  40db14:	ldp	x29, x30, [sp], #16
  40db18:	ret
  40db1c:	stp	x29, x30, [sp, #-32]!
  40db20:	mov	x29, sp
  40db24:	stp	x19, x20, [sp, #16]
  40db28:	mov	x20, x0
  40db2c:	ldr	w0, [x0, #8]
  40db30:	cbz	w0, 40db58 <sqrt@plt+0xc448>
  40db34:	mov	w19, #0x0                   	// #0
  40db38:	ldr	x1, [x20]
  40db3c:	ubfiz	x0, x19, #4, #32
  40db40:	ldr	x0, [x1, x0]
  40db44:	bl	401490 <free@plt>
  40db48:	add	w19, w19, #0x1
  40db4c:	ldr	w0, [x20, #8]
  40db50:	cmp	w0, w19
  40db54:	b.hi	40db38 <sqrt@plt+0xc428>  // b.pmore
  40db58:	ldr	x0, [x20]
  40db5c:	cbz	x0, 40db64 <sqrt@plt+0xc454>
  40db60:	bl	4015a0 <_ZdaPv@plt>
  40db64:	ldp	x19, x20, [sp, #16]
  40db68:	ldp	x29, x30, [sp], #32
  40db6c:	ret
  40db70:	str	xzr, [x0]
  40db74:	str	xzr, [x0, #8]
  40db78:	ret
  40db7c:	stp	x29, x30, [sp, #-32]!
  40db80:	mov	x29, sp
  40db84:	str	x19, [sp, #16]
  40db88:	mov	x19, x0
  40db8c:	mov	w0, #0x11                  	// #17
  40db90:	str	w0, [x19, #8]
  40db94:	mov	x0, #0x110                 	// #272
  40db98:	bl	4013e0 <_Znam@plt>
  40db9c:	mov	x1, x0
  40dba0:	add	x2, x0, #0x110
  40dba4:	str	xzr, [x1]
  40dba8:	str	xzr, [x1, #8]
  40dbac:	add	x1, x1, #0x10
  40dbb0:	cmp	x1, x2
  40dbb4:	b.ne	40dba4 <sqrt@plt+0xc494>  // b.any
  40dbb8:	str	x0, [x19]
  40dbbc:	str	wzr, [x19, #12]
  40dbc0:	ldr	x19, [sp, #16]
  40dbc4:	ldp	x29, x30, [sp], #32
  40dbc8:	ret
  40dbcc:	stp	x29, x30, [sp, #-96]!
  40dbd0:	mov	x29, sp
  40dbd4:	stp	x19, x20, [sp, #16]
  40dbd8:	stp	x21, x22, [sp, #32]
  40dbdc:	stp	x23, x24, [sp, #48]
  40dbe0:	stp	x25, x26, [sp, #64]
  40dbe4:	stp	x27, x28, [sp, #80]
  40dbe8:	mov	x24, x0
  40dbec:	mov	x23, x1
  40dbf0:	mov	x27, x2
  40dbf4:	cbz	x1, 40dcb0 <sqrt@plt+0xc5a0>
  40dbf8:	mov	x0, x23
  40dbfc:	bl	40f1e0 <_ZdlPvm@@Base+0x2c4>
  40dc00:	mov	x26, x0
  40dc04:	ldr	w25, [x24, #8]
  40dc08:	mov	w0, w25
  40dc0c:	udiv	x19, x26, x0
  40dc10:	msub	x19, x19, x0, x26
  40dc14:	mov	w20, w19
  40dc18:	ldr	x21, [x24]
  40dc1c:	lsl	x19, x19, #4
  40dc20:	add	x28, x21, x19
  40dc24:	ldr	x0, [x21, x19]
  40dc28:	cbz	x0, 40dc5c <sqrt@plt+0xc54c>
  40dc2c:	sub	w22, w25, #0x1
  40dc30:	mov	x1, x23
  40dc34:	bl	4015f0 <strcmp@plt>
  40dc38:	cbz	w0, 40dcc4 <sqrt@plt+0xc5b4>
  40dc3c:	sub	w19, w20, #0x1
  40dc40:	cmp	w20, #0x0
  40dc44:	csel	w20, w19, w22, ne  // ne = any
  40dc48:	csel	w19, w19, w22, ne  // ne = any
  40dc4c:	lsl	x19, x19, #4
  40dc50:	add	x28, x21, x19
  40dc54:	ldr	x0, [x21, x19]
  40dc58:	cbnz	x0, 40dc30 <sqrt@plt+0xc520>
  40dc5c:	cbz	x27, 40de28 <sqrt@plt+0xc718>
  40dc60:	ldr	w0, [x24, #12]
  40dc64:	cmp	w25, w0, lsl #2
  40dc68:	b.ls	40dcf0 <sqrt@plt+0xc5e0>  // b.plast
  40dc6c:	mov	x0, x23
  40dc70:	bl	401430 <strlen@plt>
  40dc74:	add	x0, x0, #0x1
  40dc78:	bl	401620 <malloc@plt>
  40dc7c:	mov	x19, x0
  40dc80:	mov	x1, x23
  40dc84:	bl	4014c0 <strcpy@plt>
  40dc88:	ubfiz	x20, x20, #4, #32
  40dc8c:	ldr	x0, [x24]
  40dc90:	str	x19, [x0, x20]
  40dc94:	ldr	x0, [x24]
  40dc98:	add	x20, x0, x20
  40dc9c:	str	x27, [x20, #8]
  40dca0:	ldr	w0, [x24, #12]
  40dca4:	add	w0, w0, #0x1
  40dca8:	str	w0, [x24, #12]
  40dcac:	b	40dcd0 <sqrt@plt+0xc5c0>
  40dcb0:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40dcb4:	add	x1, x1, #0xb40
  40dcb8:	mov	w0, #0x1f                  	// #31
  40dcbc:	bl	4086c8 <sqrt@plt+0x6fb8>
  40dcc0:	b	40dbf8 <sqrt@plt+0xc4e8>
  40dcc4:	str	x27, [x28, #8]
  40dcc8:	ldr	x0, [x24]
  40dccc:	ldr	x19, [x0, x19]
  40dcd0:	mov	x0, x19
  40dcd4:	ldp	x19, x20, [sp, #16]
  40dcd8:	ldp	x21, x22, [sp, #32]
  40dcdc:	ldp	x23, x24, [sp, #48]
  40dce0:	ldp	x25, x26, [sp, #64]
  40dce4:	ldp	x27, x28, [sp, #80]
  40dce8:	ldp	x29, x30, [sp], #96
  40dcec:	ret
  40dcf0:	mov	w0, w25
  40dcf4:	bl	40f254 <_ZdlPvm@@Base+0x338>
  40dcf8:	str	w0, [x24, #8]
  40dcfc:	mov	w19, w0
  40dd00:	ubfiz	x0, x0, #4, #32
  40dd04:	bl	4013e0 <_Znam@plt>
  40dd08:	subs	x2, x19, #0x1
  40dd0c:	b.mi	40dd28 <sqrt@plt+0xc618>  // b.first
  40dd10:	mov	x1, x0
  40dd14:	str	xzr, [x1]
  40dd18:	str	xzr, [x1, #8]
  40dd1c:	add	x1, x1, #0x10
  40dd20:	subs	x2, x2, #0x1
  40dd24:	b.pl	40dd14 <sqrt@plt+0xc604>  // b.nfrst
  40dd28:	str	x0, [x24]
  40dd2c:	cbz	w25, 40ddd4 <sqrt@plt+0xc6c4>
  40dd30:	mov	x19, x21
  40dd34:	sub	w20, w25, #0x1
  40dd38:	add	x0, x21, #0x10
  40dd3c:	add	x20, x0, x20, lsl #4
  40dd40:	b	40ddb8 <sqrt@plt+0xc6a8>
  40dd44:	bl	40f1e0 <_ZdlPvm@@Base+0x2c4>
  40dd48:	ldr	w2, [x24, #8]
  40dd4c:	mov	w3, w2
  40dd50:	udiv	x1, x0, x3
  40dd54:	msub	x0, x1, x3, x0
  40dd58:	mov	w1, w0
  40dd5c:	ldr	x3, [x24]
  40dd60:	lsl	x0, x0, #4
  40dd64:	add	x5, x3, x0
  40dd68:	ldr	x4, [x3, x0]
  40dd6c:	cbz	x4, 40dd94 <sqrt@plt+0xc684>
  40dd70:	sub	w2, w2, #0x1
  40dd74:	sub	w0, w1, #0x1
  40dd78:	cmp	w1, #0x0
  40dd7c:	csel	w1, w0, w2, ne  // ne = any
  40dd80:	csel	w0, w0, w2, ne  // ne = any
  40dd84:	lsl	x0, x0, #4
  40dd88:	add	x5, x3, x0
  40dd8c:	ldr	x4, [x3, x0]
  40dd90:	cbnz	x4, 40dd74 <sqrt@plt+0xc664>
  40dd94:	ldr	x1, [x22]
  40dd98:	str	x1, [x5]
  40dd9c:	ldr	x2, [x22, #8]
  40dda0:	ldr	x1, [x24]
  40dda4:	add	x0, x1, x0
  40dda8:	str	x2, [x0, #8]
  40ddac:	add	x19, x19, #0x10
  40ddb0:	cmp	x19, x20
  40ddb4:	b.eq	40ddd4 <sqrt@plt+0xc6c4>  // b.none
  40ddb8:	mov	x22, x19
  40ddbc:	ldr	x0, [x19]
  40ddc0:	cbz	x0, 40ddac <sqrt@plt+0xc69c>
  40ddc4:	ldr	x1, [x19, #8]
  40ddc8:	cbnz	x1, 40dd44 <sqrt@plt+0xc634>
  40ddcc:	bl	401490 <free@plt>
  40ddd0:	b	40ddac <sqrt@plt+0xc69c>
  40ddd4:	ldr	w1, [x24, #8]
  40ddd8:	mov	w2, w1
  40dddc:	udiv	x0, x26, x2
  40dde0:	msub	x26, x0, x2, x26
  40dde4:	mov	w20, w26
  40dde8:	ldr	x2, [x24]
  40ddec:	lsl	x26, x26, #4
  40ddf0:	ldr	x0, [x2, x26]
  40ddf4:	cbz	x0, 40de18 <sqrt@plt+0xc708>
  40ddf8:	sub	w1, w1, #0x1
  40ddfc:	sub	w0, w20, #0x1
  40de00:	cmp	w20, #0x0
  40de04:	csel	w20, w0, w1, ne  // ne = any
  40de08:	csel	w0, w0, w1, ne  // ne = any
  40de0c:	lsl	x0, x0, #4
  40de10:	ldr	x0, [x2, x0]
  40de14:	cbnz	x0, 40ddfc <sqrt@plt+0xc6ec>
  40de18:	cbz	x21, 40dc6c <sqrt@plt+0xc55c>
  40de1c:	mov	x0, x21
  40de20:	bl	4015a0 <_ZdaPv@plt>
  40de24:	b	40dc6c <sqrt@plt+0xc55c>
  40de28:	mov	x19, x27
  40de2c:	b	40dcd0 <sqrt@plt+0xc5c0>
  40de30:	stp	x29, x30, [sp, #-64]!
  40de34:	mov	x29, sp
  40de38:	stp	x19, x20, [sp, #16]
  40de3c:	stp	x21, x22, [sp, #32]
  40de40:	str	x23, [sp, #48]
  40de44:	mov	x21, x0
  40de48:	mov	x22, x1
  40de4c:	cbz	x1, 40deb4 <sqrt@plt+0xc7a4>
  40de50:	mov	x0, x22
  40de54:	bl	40f1e0 <_ZdlPvm@@Base+0x2c4>
  40de58:	ldr	w20, [x21, #8]
  40de5c:	mov	w2, w20
  40de60:	udiv	x1, x0, x2
  40de64:	msub	x1, x1, x2, x0
  40de68:	mov	w19, w1
  40de6c:	ldr	x21, [x21]
  40de70:	lsl	x0, x1, #4
  40de74:	add	x23, x21, x0
  40de78:	ldr	x0, [x21, x0]
  40de7c:	cbz	x0, 40decc <sqrt@plt+0xc7bc>
  40de80:	sub	w20, w20, #0x1
  40de84:	mov	x1, x22
  40de88:	bl	4015f0 <strcmp@plt>
  40de8c:	cbz	w0, 40dec8 <sqrt@plt+0xc7b8>
  40de90:	sub	w0, w19, #0x1
  40de94:	cmp	w19, #0x0
  40de98:	csel	w19, w0, w20, ne  // ne = any
  40de9c:	csel	w0, w0, w20, ne  // ne = any
  40dea0:	lsl	x0, x0, #4
  40dea4:	add	x23, x21, x0
  40dea8:	ldr	x0, [x21, x0]
  40deac:	cbnz	x0, 40de84 <sqrt@plt+0xc774>
  40deb0:	b	40decc <sqrt@plt+0xc7bc>
  40deb4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40deb8:	add	x1, x1, #0xb40
  40debc:	mov	w0, #0x1f                  	// #31
  40dec0:	bl	4086c8 <sqrt@plt+0x6fb8>
  40dec4:	b	40de50 <sqrt@plt+0xc740>
  40dec8:	ldr	x0, [x23, #8]
  40decc:	ldp	x19, x20, [sp, #16]
  40ded0:	ldp	x21, x22, [sp, #32]
  40ded4:	ldr	x23, [sp, #48]
  40ded8:	ldp	x29, x30, [sp], #64
  40dedc:	ret
  40dee0:	stp	x29, x30, [sp, #-80]!
  40dee4:	mov	x29, sp
  40dee8:	stp	x19, x20, [sp, #16]
  40deec:	stp	x21, x22, [sp, #32]
  40def0:	stp	x23, x24, [sp, #48]
  40def4:	stp	x25, x26, [sp, #64]
  40def8:	mov	x25, x0
  40defc:	mov	x26, x1
  40df00:	ldr	x23, [x1]
  40df04:	cbz	x23, 40df68 <sqrt@plt+0xc858>
  40df08:	mov	x0, x23
  40df0c:	bl	40f1e0 <_ZdlPvm@@Base+0x2c4>
  40df10:	ldr	w22, [x25, #8]
  40df14:	mov	w1, w22
  40df18:	udiv	x19, x0, x1
  40df1c:	msub	x19, x19, x1, x0
  40df20:	mov	w21, w19
  40df24:	ldr	x24, [x25]
  40df28:	lsl	x19, x19, #4
  40df2c:	ldr	x20, [x24, x19]
  40df30:	cbz	x20, 40df8c <sqrt@plt+0xc87c>
  40df34:	sub	w22, w22, #0x1
  40df38:	mov	x1, x23
  40df3c:	mov	x0, x20
  40df40:	bl	4015f0 <strcmp@plt>
  40df44:	cbz	w0, 40df7c <sqrt@plt+0xc86c>
  40df48:	sub	w2, w21, #0x1
  40df4c:	cmp	w21, #0x0
  40df50:	csel	w21, w2, w22, ne  // ne = any
  40df54:	csel	w2, w2, w22, ne  // ne = any
  40df58:	lsl	x19, x2, #4
  40df5c:	ldr	x20, [x24, x19]
  40df60:	cbnz	x20, 40df38 <sqrt@plt+0xc828>
  40df64:	b	40df8c <sqrt@plt+0xc87c>
  40df68:	adrp	x1, 411000 <_ZdlPvm@@Base+0x20e4>
  40df6c:	add	x1, x1, #0xb40
  40df70:	mov	w0, #0x1f                  	// #31
  40df74:	bl	4086c8 <sqrt@plt+0x6fb8>
  40df78:	b	40df08 <sqrt@plt+0xc7f8>
  40df7c:	str	x20, [x26]
  40df80:	ldr	x0, [x25]
  40df84:	add	x19, x0, x19
  40df88:	ldr	x20, [x19, #8]
  40df8c:	mov	x0, x20
  40df90:	ldp	x19, x20, [sp, #16]
  40df94:	ldp	x21, x22, [sp, #32]
  40df98:	ldp	x23, x24, [sp, #48]
  40df9c:	ldp	x25, x26, [sp, #64]
  40dfa0:	ldp	x29, x30, [sp], #80
  40dfa4:	ret
  40dfa8:	str	x1, [x0]
  40dfac:	str	wzr, [x0, #8]
  40dfb0:	ret
  40dfb4:	ldr	x3, [x0]
  40dfb8:	ldr	w6, [x3, #8]
  40dfbc:	ldr	x7, [x3]
  40dfc0:	ldr	w4, [x0, #8]
  40dfc4:	cmp	w6, w4
  40dfc8:	b.ls	40e02c <sqrt@plt+0xc91c>  // b.plast
  40dfcc:	add	w3, w4, #0x1
  40dfd0:	ubfiz	x4, x4, #4, #32
  40dfd4:	add	x4, x7, x4
  40dfd8:	b	40dfe0 <sqrt@plt+0xc8d0>
  40dfdc:	mov	w3, w5
  40dfe0:	ldr	x5, [x4]
  40dfe4:	cbnz	x5, 40e004 <sqrt@plt+0xc8f4>
  40dfe8:	str	w3, [x0, #8]
  40dfec:	add	w5, w3, #0x1
  40dff0:	add	x4, x4, #0x10
  40dff4:	cmp	w3, w6
  40dff8:	b.ne	40dfdc <sqrt@plt+0xc8cc>  // b.any
  40dffc:	mov	w0, #0x0                   	// #0
  40e000:	b	40e028 <sqrt@plt+0xc918>
  40e004:	str	x5, [x1]
  40e008:	ldr	w1, [x0, #8]
  40e00c:	add	x7, x7, x1, lsl #4
  40e010:	ldr	x1, [x7, #8]
  40e014:	str	x1, [x2]
  40e018:	ldr	w1, [x0, #8]
  40e01c:	add	w1, w1, #0x1
  40e020:	str	w1, [x0, #8]
  40e024:	mov	w0, #0x1                   	// #1
  40e028:	ret
  40e02c:	mov	w0, #0x0                   	// #0
  40e030:	b	40e028 <sqrt@plt+0xc918>
  40e034:	stp	x29, x30, [sp, #-48]!
  40e038:	mov	x29, sp
  40e03c:	stp	x19, x20, [sp, #16]
  40e040:	stp	x21, x22, [sp, #32]
  40e044:	adrp	x19, 427000 <_Znam@GLIBCXX_3.4>
  40e048:	add	x19, x19, #0x5d0
  40e04c:	add	x22, x19, #0x1, lsl #12
  40e050:	add	x22, x22, #0xb00
  40e054:	mov	x21, #0x8                   	// #8
  40e058:	adrp	x20, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40e05c:	add	x20, x20, #0xfb0
  40e060:	mov	x0, x21
  40e064:	bl	4013e0 <_Znam@plt>
  40e068:	mov	x2, x0
  40e06c:	ldr	x0, [x19, #8]
  40e070:	str	x0, [x2]
  40e074:	ldr	x1, [x19], #16
  40e078:	mov	x0, x20
  40e07c:	bl	40dbcc <sqrt@plt+0xc4bc>
  40e080:	cmp	x19, x22
  40e084:	b.ne	40e060 <sqrt@plt+0xc950>  // b.any
  40e088:	ldp	x19, x20, [sp, #16]
  40e08c:	ldp	x21, x22, [sp, #32]
  40e090:	ldp	x29, x30, [sp], #48
  40e094:	ret
  40e098:	stp	x29, x30, [sp, #-16]!
  40e09c:	mov	x29, sp
  40e0a0:	mov	x1, x0
  40e0a4:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40e0a8:	add	x0, x0, #0xfb0
  40e0ac:	bl	40de30 <sqrt@plt+0xc720>
  40e0b0:	cbz	x0, 40e0b8 <sqrt@plt+0xc9a8>
  40e0b4:	ldr	x0, [x0]
  40e0b8:	ldp	x29, x30, [sp], #16
  40e0bc:	ret
  40e0c0:	stp	x29, x30, [sp, #-32]!
  40e0c4:	mov	x29, sp
  40e0c8:	str	x19, [sp, #16]
  40e0cc:	adrp	x19, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40e0d0:	add	x19, x19, #0xfb0
  40e0d4:	mov	x0, x19
  40e0d8:	bl	40db7c <sqrt@plt+0xc46c>
  40e0dc:	adrp	x2, 427000 <_Znam@GLIBCXX_3.4>
  40e0e0:	add	x2, x2, #0x1a8
  40e0e4:	mov	x1, x19
  40e0e8:	adrp	x0, 40d000 <sqrt@plt+0xb8f0>
  40e0ec:	add	x0, x0, #0xb1c
  40e0f0:	bl	401560 <__cxa_atexit@plt>
  40e0f4:	add	x0, x19, #0x10
  40e0f8:	bl	40e034 <sqrt@plt+0xc924>
  40e0fc:	ldr	x19, [sp, #16]
  40e100:	ldp	x29, x30, [sp], #32
  40e104:	ret
  40e108:	mov	w2, w0
  40e10c:	tbz	w0, #31, 40e160 <sqrt@plt+0xca50>
  40e110:	adrp	x3, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40e114:	add	x3, x3, #0xfc8
  40e118:	add	x3, x3, #0x14
  40e11c:	mov	w6, #0x6667                	// #26215
  40e120:	movk	w6, #0x6666, lsl #16
  40e124:	mov	w5, #0x30                  	// #48
  40e128:	mov	x4, x3
  40e12c:	smull	x1, w2, w6
  40e130:	asr	x1, x1, #34
  40e134:	sub	w1, w1, w2, asr #31
  40e138:	add	w0, w1, w1, lsl #2
  40e13c:	sub	w2, w2, w0, lsl #1
  40e140:	sub	w2, w5, w2
  40e144:	strb	w2, [x3, #-1]!
  40e148:	mov	w2, w1
  40e14c:	cbnz	w1, 40e128 <sqrt@plt+0xca18>
  40e150:	sub	x0, x4, #0x2
  40e154:	mov	w1, #0x2d                  	// #45
  40e158:	sturb	w1, [x3, #-1]
  40e15c:	ret
  40e160:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40e164:	add	x0, x0, #0xfc8
  40e168:	add	x0, x0, #0x14
  40e16c:	mov	w4, #0x6667                	// #26215
  40e170:	movk	w4, #0x6666, lsl #16
  40e174:	smull	x1, w2, w4
  40e178:	asr	x1, x1, #34
  40e17c:	sub	w1, w1, w2, asr #31
  40e180:	add	w3, w1, w1, lsl #2
  40e184:	sub	w2, w2, w3, lsl #1
  40e188:	add	w2, w2, #0x30
  40e18c:	strb	w2, [x0, #-1]!
  40e190:	mov	w2, w1
  40e194:	cbnz	w1, 40e174 <sqrt@plt+0xca64>
  40e198:	b	40e15c <sqrt@plt+0xca4c>
  40e19c:	mov	w3, w0
  40e1a0:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40e1a4:	add	x0, x0, #0xfc8
  40e1a8:	add	x0, x0, #0x2c
  40e1ac:	mov	w4, #0xcccd                	// #52429
  40e1b0:	movk	w4, #0xcccc, lsl #16
  40e1b4:	umull	x1, w3, w4
  40e1b8:	lsr	x1, x1, #35
  40e1bc:	add	w2, w1, w1, lsl #2
  40e1c0:	sub	w2, w3, w2, lsl #1
  40e1c4:	add	w2, w2, #0x30
  40e1c8:	strb	w2, [x0, #-1]!
  40e1cc:	mov	w2, w3
  40e1d0:	mov	w3, w1
  40e1d4:	cmp	w2, #0x9
  40e1d8:	b.hi	40e1b4 <sqrt@plt+0xcaa4>  // b.pmore
  40e1dc:	ret
  40e1e0:	str	xzr, [x0]
  40e1e4:	str	xzr, [x0, #8]
  40e1e8:	ret
  40e1ec:	stp	x29, x30, [sp, #-32]!
  40e1f0:	mov	x29, sp
  40e1f4:	str	x19, [sp, #16]
  40e1f8:	mov	x19, x0
  40e1fc:	mov	w0, #0x11                  	// #17
  40e200:	str	w0, [x19, #8]
  40e204:	mov	x0, #0x110                 	// #272
  40e208:	bl	4013e0 <_Znam@plt>
  40e20c:	mov	x1, x0
  40e210:	add	x2, x0, #0x110
  40e214:	str	xzr, [x1]
  40e218:	str	xzr, [x1, #8]
  40e21c:	add	x1, x1, #0x10
  40e220:	cmp	x1, x2
  40e224:	b.ne	40e214 <sqrt@plt+0xcb04>  // b.any
  40e228:	str	x0, [x19]
  40e22c:	str	wzr, [x19, #12]
  40e230:	ldr	x19, [sp, #16]
  40e234:	ldp	x29, x30, [sp], #32
  40e238:	ret
  40e23c:	stp	x29, x30, [sp, #-32]!
  40e240:	mov	x29, sp
  40e244:	stp	x19, x20, [sp, #16]
  40e248:	mov	x20, x0
  40e24c:	ldr	w0, [x0, #8]
  40e250:	cbz	w0, 40e278 <sqrt@plt+0xcb68>
  40e254:	mov	w19, #0x0                   	// #0
  40e258:	ldr	x1, [x20]
  40e25c:	ubfiz	x0, x19, #4, #32
  40e260:	ldr	x0, [x1, x0]
  40e264:	bl	401490 <free@plt>
  40e268:	add	w19, w19, #0x1
  40e26c:	ldr	w0, [x20, #8]
  40e270:	cmp	w0, w19
  40e274:	b.hi	40e258 <sqrt@plt+0xcb48>  // b.pmore
  40e278:	ldr	x0, [x20]
  40e27c:	cbz	x0, 40e284 <sqrt@plt+0xcb74>
  40e280:	bl	4015a0 <_ZdaPv@plt>
  40e284:	ldp	x19, x20, [sp, #16]
  40e288:	ldp	x29, x30, [sp], #32
  40e28c:	ret
  40e290:	stp	x29, x30, [sp, #-96]!
  40e294:	mov	x29, sp
  40e298:	stp	x19, x20, [sp, #16]
  40e29c:	stp	x21, x22, [sp, #32]
  40e2a0:	stp	x23, x24, [sp, #48]
  40e2a4:	stp	x25, x26, [sp, #64]
  40e2a8:	stp	x27, x28, [sp, #80]
  40e2ac:	mov	x24, x0
  40e2b0:	mov	x23, x1
  40e2b4:	mov	x27, x2
  40e2b8:	cbz	x1, 40e374 <sqrt@plt+0xcc64>
  40e2bc:	mov	x0, x23
  40e2c0:	bl	40f1e0 <_ZdlPvm@@Base+0x2c4>
  40e2c4:	mov	x26, x0
  40e2c8:	ldr	w25, [x24, #8]
  40e2cc:	mov	w0, w25
  40e2d0:	udiv	x19, x26, x0
  40e2d4:	msub	x19, x19, x0, x26
  40e2d8:	mov	w20, w19
  40e2dc:	ldr	x21, [x24]
  40e2e0:	lsl	x19, x19, #4
  40e2e4:	add	x28, x21, x19
  40e2e8:	ldr	x0, [x21, x19]
  40e2ec:	cbz	x0, 40e320 <sqrt@plt+0xcc10>
  40e2f0:	sub	w22, w25, #0x1
  40e2f4:	mov	x1, x23
  40e2f8:	bl	4015f0 <strcmp@plt>
  40e2fc:	cbz	w0, 40e388 <sqrt@plt+0xcc78>
  40e300:	sub	w19, w20, #0x1
  40e304:	cmp	w20, #0x0
  40e308:	csel	w20, w19, w22, ne  // ne = any
  40e30c:	csel	w19, w19, w22, ne  // ne = any
  40e310:	lsl	x19, x19, #4
  40e314:	add	x28, x21, x19
  40e318:	ldr	x0, [x21, x19]
  40e31c:	cbnz	x0, 40e2f4 <sqrt@plt+0xcbe4>
  40e320:	cbz	x27, 40e4ec <sqrt@plt+0xcddc>
  40e324:	ldr	w0, [x24, #12]
  40e328:	cmp	w25, w0, lsl #2
  40e32c:	b.ls	40e3b4 <sqrt@plt+0xcca4>  // b.plast
  40e330:	mov	x0, x23
  40e334:	bl	401430 <strlen@plt>
  40e338:	add	x0, x0, #0x1
  40e33c:	bl	401620 <malloc@plt>
  40e340:	mov	x19, x0
  40e344:	mov	x1, x23
  40e348:	bl	4014c0 <strcpy@plt>
  40e34c:	ubfiz	x20, x20, #4, #32
  40e350:	ldr	x0, [x24]
  40e354:	str	x19, [x0, x20]
  40e358:	ldr	x0, [x24]
  40e35c:	add	x20, x0, x20
  40e360:	str	x27, [x20, #8]
  40e364:	ldr	w0, [x24, #12]
  40e368:	add	w0, w0, #0x1
  40e36c:	str	w0, [x24, #12]
  40e370:	b	40e394 <sqrt@plt+0xcc84>
  40e374:	adrp	x1, 413000 <_ZdlPvm@@Base+0x40e4>
  40e378:	add	x1, x1, #0x558
  40e37c:	mov	w0, #0x28                  	// #40
  40e380:	bl	4086c8 <sqrt@plt+0x6fb8>
  40e384:	b	40e2bc <sqrt@plt+0xcbac>
  40e388:	str	x27, [x28, #8]
  40e38c:	ldr	x0, [x24]
  40e390:	ldr	x19, [x0, x19]
  40e394:	mov	x0, x19
  40e398:	ldp	x19, x20, [sp, #16]
  40e39c:	ldp	x21, x22, [sp, #32]
  40e3a0:	ldp	x23, x24, [sp, #48]
  40e3a4:	ldp	x25, x26, [sp, #64]
  40e3a8:	ldp	x27, x28, [sp, #80]
  40e3ac:	ldp	x29, x30, [sp], #96
  40e3b0:	ret
  40e3b4:	mov	w0, w25
  40e3b8:	bl	40f254 <_ZdlPvm@@Base+0x338>
  40e3bc:	str	w0, [x24, #8]
  40e3c0:	mov	w19, w0
  40e3c4:	ubfiz	x0, x0, #4, #32
  40e3c8:	bl	4013e0 <_Znam@plt>
  40e3cc:	subs	x2, x19, #0x1
  40e3d0:	b.mi	40e3ec <sqrt@plt+0xccdc>  // b.first
  40e3d4:	mov	x1, x0
  40e3d8:	str	xzr, [x1]
  40e3dc:	str	xzr, [x1, #8]
  40e3e0:	add	x1, x1, #0x10
  40e3e4:	subs	x2, x2, #0x1
  40e3e8:	b.pl	40e3d8 <sqrt@plt+0xccc8>  // b.nfrst
  40e3ec:	str	x0, [x24]
  40e3f0:	cbz	w25, 40e498 <sqrt@plt+0xcd88>
  40e3f4:	mov	x19, x21
  40e3f8:	sub	w20, w25, #0x1
  40e3fc:	add	x0, x21, #0x10
  40e400:	add	x20, x0, x20, lsl #4
  40e404:	b	40e47c <sqrt@plt+0xcd6c>
  40e408:	bl	40f1e0 <_ZdlPvm@@Base+0x2c4>
  40e40c:	ldr	w2, [x24, #8]
  40e410:	mov	w3, w2
  40e414:	udiv	x1, x0, x3
  40e418:	msub	x0, x1, x3, x0
  40e41c:	mov	w1, w0
  40e420:	ldr	x3, [x24]
  40e424:	lsl	x0, x0, #4
  40e428:	add	x5, x3, x0
  40e42c:	ldr	x4, [x3, x0]
  40e430:	cbz	x4, 40e458 <sqrt@plt+0xcd48>
  40e434:	sub	w2, w2, #0x1
  40e438:	sub	w0, w1, #0x1
  40e43c:	cmp	w1, #0x0
  40e440:	csel	w1, w0, w2, ne  // ne = any
  40e444:	csel	w0, w0, w2, ne  // ne = any
  40e448:	lsl	x0, x0, #4
  40e44c:	add	x5, x3, x0
  40e450:	ldr	x4, [x3, x0]
  40e454:	cbnz	x4, 40e438 <sqrt@plt+0xcd28>
  40e458:	ldr	x1, [x22]
  40e45c:	str	x1, [x5]
  40e460:	ldr	x2, [x22, #8]
  40e464:	ldr	x1, [x24]
  40e468:	add	x0, x1, x0
  40e46c:	str	x2, [x0, #8]
  40e470:	add	x19, x19, #0x10
  40e474:	cmp	x19, x20
  40e478:	b.eq	40e498 <sqrt@plt+0xcd88>  // b.none
  40e47c:	mov	x22, x19
  40e480:	ldr	x0, [x19]
  40e484:	cbz	x0, 40e470 <sqrt@plt+0xcd60>
  40e488:	ldr	x1, [x19, #8]
  40e48c:	cbnz	x1, 40e408 <sqrt@plt+0xccf8>
  40e490:	bl	401490 <free@plt>
  40e494:	b	40e470 <sqrt@plt+0xcd60>
  40e498:	ldr	w1, [x24, #8]
  40e49c:	mov	w2, w1
  40e4a0:	udiv	x0, x26, x2
  40e4a4:	msub	x26, x0, x2, x26
  40e4a8:	mov	w20, w26
  40e4ac:	ldr	x2, [x24]
  40e4b0:	lsl	x26, x26, #4
  40e4b4:	ldr	x0, [x2, x26]
  40e4b8:	cbz	x0, 40e4dc <sqrt@plt+0xcdcc>
  40e4bc:	sub	w1, w1, #0x1
  40e4c0:	sub	w0, w20, #0x1
  40e4c4:	cmp	w20, #0x0
  40e4c8:	csel	w20, w0, w1, ne  // ne = any
  40e4cc:	csel	w0, w0, w1, ne  // ne = any
  40e4d0:	lsl	x0, x0, #4
  40e4d4:	ldr	x0, [x2, x0]
  40e4d8:	cbnz	x0, 40e4c0 <sqrt@plt+0xcdb0>
  40e4dc:	cbz	x21, 40e330 <sqrt@plt+0xcc20>
  40e4e0:	mov	x0, x21
  40e4e4:	bl	4015a0 <_ZdaPv@plt>
  40e4e8:	b	40e330 <sqrt@plt+0xcc20>
  40e4ec:	mov	x19, x27
  40e4f0:	b	40e394 <sqrt@plt+0xcc84>
  40e4f4:	stp	x29, x30, [sp, #-64]!
  40e4f8:	mov	x29, sp
  40e4fc:	stp	x19, x20, [sp, #16]
  40e500:	stp	x21, x22, [sp, #32]
  40e504:	str	x23, [sp, #48]
  40e508:	mov	x21, x0
  40e50c:	mov	x22, x1
  40e510:	cbz	x1, 40e578 <sqrt@plt+0xce68>
  40e514:	mov	x0, x22
  40e518:	bl	40f1e0 <_ZdlPvm@@Base+0x2c4>
  40e51c:	ldr	w20, [x21, #8]
  40e520:	mov	w2, w20
  40e524:	udiv	x1, x0, x2
  40e528:	msub	x1, x1, x2, x0
  40e52c:	mov	w19, w1
  40e530:	ldr	x21, [x21]
  40e534:	lsl	x0, x1, #4
  40e538:	add	x23, x21, x0
  40e53c:	ldr	x0, [x21, x0]
  40e540:	cbz	x0, 40e590 <sqrt@plt+0xce80>
  40e544:	sub	w20, w20, #0x1
  40e548:	mov	x1, x22
  40e54c:	bl	4015f0 <strcmp@plt>
  40e550:	cbz	w0, 40e58c <sqrt@plt+0xce7c>
  40e554:	sub	w0, w19, #0x1
  40e558:	cmp	w19, #0x0
  40e55c:	csel	w19, w0, w20, ne  // ne = any
  40e560:	csel	w0, w0, w20, ne  // ne = any
  40e564:	lsl	x0, x0, #4
  40e568:	add	x23, x21, x0
  40e56c:	ldr	x0, [x21, x0]
  40e570:	cbnz	x0, 40e548 <sqrt@plt+0xce38>
  40e574:	b	40e590 <sqrt@plt+0xce80>
  40e578:	adrp	x1, 413000 <_ZdlPvm@@Base+0x40e4>
  40e57c:	add	x1, x1, #0x558
  40e580:	mov	w0, #0x28                  	// #40
  40e584:	bl	4086c8 <sqrt@plt+0x6fb8>
  40e588:	b	40e514 <sqrt@plt+0xce04>
  40e58c:	ldr	x0, [x23, #8]
  40e590:	ldp	x19, x20, [sp, #16]
  40e594:	ldp	x21, x22, [sp, #32]
  40e598:	ldr	x23, [sp, #48]
  40e59c:	ldp	x29, x30, [sp], #64
  40e5a0:	ret
  40e5a4:	stp	x29, x30, [sp, #-80]!
  40e5a8:	mov	x29, sp
  40e5ac:	stp	x19, x20, [sp, #16]
  40e5b0:	stp	x21, x22, [sp, #32]
  40e5b4:	stp	x23, x24, [sp, #48]
  40e5b8:	stp	x25, x26, [sp, #64]
  40e5bc:	mov	x25, x0
  40e5c0:	mov	x26, x1
  40e5c4:	ldr	x23, [x1]
  40e5c8:	cbz	x23, 40e62c <sqrt@plt+0xcf1c>
  40e5cc:	mov	x0, x23
  40e5d0:	bl	40f1e0 <_ZdlPvm@@Base+0x2c4>
  40e5d4:	ldr	w22, [x25, #8]
  40e5d8:	mov	w1, w22
  40e5dc:	udiv	x19, x0, x1
  40e5e0:	msub	x19, x19, x1, x0
  40e5e4:	mov	w21, w19
  40e5e8:	ldr	x24, [x25]
  40e5ec:	lsl	x19, x19, #4
  40e5f0:	ldr	x20, [x24, x19]
  40e5f4:	cbz	x20, 40e650 <sqrt@plt+0xcf40>
  40e5f8:	sub	w22, w22, #0x1
  40e5fc:	mov	x1, x23
  40e600:	mov	x0, x20
  40e604:	bl	4015f0 <strcmp@plt>
  40e608:	cbz	w0, 40e640 <sqrt@plt+0xcf30>
  40e60c:	sub	w2, w21, #0x1
  40e610:	cmp	w21, #0x0
  40e614:	csel	w21, w2, w22, ne  // ne = any
  40e618:	csel	w2, w2, w22, ne  // ne = any
  40e61c:	lsl	x19, x2, #4
  40e620:	ldr	x20, [x24, x19]
  40e624:	cbnz	x20, 40e5fc <sqrt@plt+0xceec>
  40e628:	b	40e650 <sqrt@plt+0xcf40>
  40e62c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x40e4>
  40e630:	add	x1, x1, #0x558
  40e634:	mov	w0, #0x28                  	// #40
  40e638:	bl	4086c8 <sqrt@plt+0x6fb8>
  40e63c:	b	40e5cc <sqrt@plt+0xcebc>
  40e640:	str	x20, [x26]
  40e644:	ldr	x0, [x25]
  40e648:	add	x19, x0, x19
  40e64c:	ldr	x20, [x19, #8]
  40e650:	mov	x0, x20
  40e654:	ldp	x19, x20, [sp, #16]
  40e658:	ldp	x21, x22, [sp, #32]
  40e65c:	ldp	x23, x24, [sp, #48]
  40e660:	ldp	x25, x26, [sp, #64]
  40e664:	ldp	x29, x30, [sp], #80
  40e668:	ret
  40e66c:	str	x1, [x0]
  40e670:	str	wzr, [x0, #8]
  40e674:	ret
  40e678:	ldr	x3, [x0]
  40e67c:	ldr	w6, [x3, #8]
  40e680:	ldr	x7, [x3]
  40e684:	ldr	w4, [x0, #8]
  40e688:	cmp	w6, w4
  40e68c:	b.ls	40e6f0 <sqrt@plt+0xcfe0>  // b.plast
  40e690:	add	w3, w4, #0x1
  40e694:	ubfiz	x4, x4, #4, #32
  40e698:	add	x4, x7, x4
  40e69c:	b	40e6a4 <sqrt@plt+0xcf94>
  40e6a0:	mov	w3, w5
  40e6a4:	ldr	x5, [x4]
  40e6a8:	cbnz	x5, 40e6c8 <sqrt@plt+0xcfb8>
  40e6ac:	str	w3, [x0, #8]
  40e6b0:	add	w5, w3, #0x1
  40e6b4:	add	x4, x4, #0x10
  40e6b8:	cmp	w3, w6
  40e6bc:	b.ne	40e6a0 <sqrt@plt+0xcf90>  // b.any
  40e6c0:	mov	w0, #0x0                   	// #0
  40e6c4:	b	40e6ec <sqrt@plt+0xcfdc>
  40e6c8:	str	x5, [x1]
  40e6cc:	ldr	w1, [x0, #8]
  40e6d0:	add	x7, x7, x1, lsl #4
  40e6d4:	ldr	x1, [x7, #8]
  40e6d8:	str	x1, [x2]
  40e6dc:	ldr	w1, [x0, #8]
  40e6e0:	add	w1, w1, #0x1
  40e6e4:	str	w1, [x0, #8]
  40e6e8:	mov	w0, #0x1                   	// #1
  40e6ec:	ret
  40e6f0:	mov	w0, #0x0                   	// #0
  40e6f4:	b	40e6ec <sqrt@plt+0xcfdc>
  40e6f8:	mov	w1, #0xffffffff            	// #-1
  40e6fc:	str	w1, [x0]
  40e700:	str	xzr, [x0, #8]
  40e704:	ret
  40e708:	stp	x29, x30, [sp, #-32]!
  40e70c:	mov	x29, sp
  40e710:	str	x19, [sp, #16]
  40e714:	mov	x19, x0
  40e718:	mov	w0, #0x11                  	// #17
  40e71c:	str	w0, [x19, #8]
  40e720:	mov	x0, #0x110                 	// #272
  40e724:	bl	4013e0 <_Znam@plt>
  40e728:	mov	x1, x0
  40e72c:	add	x3, x0, #0x110
  40e730:	mov	w2, #0xffffffff            	// #-1
  40e734:	str	w2, [x1]
  40e738:	str	xzr, [x1, #8]
  40e73c:	add	x1, x1, #0x10
  40e740:	cmp	x1, x3
  40e744:	b.ne	40e734 <sqrt@plt+0xd024>  // b.any
  40e748:	str	x0, [x19]
  40e74c:	str	wzr, [x19, #12]
  40e750:	ldr	x19, [sp, #16]
  40e754:	ldp	x29, x30, [sp], #32
  40e758:	ret
  40e75c:	stp	x29, x30, [sp, #-32]!
  40e760:	mov	x29, sp
  40e764:	stp	x19, x20, [sp, #16]
  40e768:	mov	x20, x0
  40e76c:	ldr	w0, [x0, #8]
  40e770:	cbz	w0, 40e7a8 <sqrt@plt+0xd098>
  40e774:	mov	w19, #0x0                   	// #0
  40e778:	b	40e790 <sqrt@plt+0xd080>
  40e77c:	bl	4015a0 <_ZdaPv@plt>
  40e780:	add	w19, w19, #0x1
  40e784:	ldr	w0, [x20, #8]
  40e788:	cmp	w0, w19
  40e78c:	b.ls	40e7a8 <sqrt@plt+0xd098>  // b.plast
  40e790:	ldr	x1, [x20]
  40e794:	ubfiz	x0, x19, #4, #32
  40e798:	add	x1, x1, x0
  40e79c:	ldr	x0, [x1, #8]
  40e7a0:	cbnz	x0, 40e77c <sqrt@plt+0xd06c>
  40e7a4:	b	40e780 <sqrt@plt+0xd070>
  40e7a8:	ldr	x0, [x20]
  40e7ac:	cbz	x0, 40e7b4 <sqrt@plt+0xd0a4>
  40e7b0:	bl	4015a0 <_ZdaPv@plt>
  40e7b4:	ldp	x19, x20, [sp, #16]
  40e7b8:	ldp	x29, x30, [sp], #32
  40e7bc:	ret
  40e7c0:	stp	x29, x30, [sp, #-32]!
  40e7c4:	mov	x29, sp
  40e7c8:	str	x19, [sp, #16]
  40e7cc:	mov	x19, x0
  40e7d0:	add	x0, x0, #0x818
  40e7d4:	bl	40e75c <sqrt@plt+0xd04c>
  40e7d8:	add	x0, x19, #0x8
  40e7dc:	bl	40e23c <sqrt@plt+0xcb2c>
  40e7e0:	ldr	x19, [sp, #16]
  40e7e4:	ldp	x29, x30, [sp], #32
  40e7e8:	ret
  40e7ec:	stp	x29, x30, [sp, #-80]!
  40e7f0:	mov	x29, sp
  40e7f4:	stp	x19, x20, [sp, #16]
  40e7f8:	stp	x21, x22, [sp, #32]
  40e7fc:	stp	x23, x24, [sp, #48]
  40e800:	str	x25, [sp, #64]
  40e804:	mov	x22, x0
  40e808:	mov	w21, w1
  40e80c:	mov	x23, x2
  40e810:	tbnz	w1, #31, 40e89c <sqrt@plt+0xd18c>
  40e814:	ldr	w25, [x22, #8]
  40e818:	udiv	w20, w21, w25
  40e81c:	msub	w20, w20, w25, w21
  40e820:	ldr	x24, [x22]
  40e824:	ubfiz	x19, x20, #4, #32
  40e828:	add	x1, x24, x19
  40e82c:	ldr	w3, [x24, x19]
  40e830:	tbnz	w3, #31, 40e860 <sqrt@plt+0xd150>
  40e834:	sub	w0, w25, #0x1
  40e838:	cmp	w21, w3
  40e83c:	b.eq	40e8b0 <sqrt@plt+0xd1a0>  // b.none
  40e840:	sub	w19, w20, #0x1
  40e844:	cmp	w20, #0x0
  40e848:	csel	w20, w19, w0, ne  // ne = any
  40e84c:	csel	w19, w19, w0, ne  // ne = any
  40e850:	lsl	x19, x19, #4
  40e854:	add	x1, x24, x19
  40e858:	ldr	w3, [x24, x19]
  40e85c:	tbz	w3, #31, 40e838 <sqrt@plt+0xd128>
  40e860:	cbz	x23, 40e8c8 <sqrt@plt+0xd1b8>
  40e864:	ldr	w0, [x22, #12]
  40e868:	add	w0, w0, w0, lsl #1
  40e86c:	cmp	w0, w25, lsl #1
  40e870:	b.cs	40e8e0 <sqrt@plt+0xd1d0>  // b.hs, b.nlast
  40e874:	ubfiz	x20, x20, #4, #32
  40e878:	ldr	x0, [x22]
  40e87c:	str	w21, [x0, x20]
  40e880:	ldr	x0, [x22]
  40e884:	add	x20, x0, x20
  40e888:	str	x23, [x20, #8]
  40e88c:	ldr	w0, [x22, #12]
  40e890:	add	w0, w0, #0x1
  40e894:	str	w0, [x22, #12]
  40e898:	b	40e8c8 <sqrt@plt+0xd1b8>
  40e89c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x40e4>
  40e8a0:	add	x1, x1, #0x558
  40e8a4:	mov	w0, #0x2c                  	// #44
  40e8a8:	bl	4086c8 <sqrt@plt+0x6fb8>
  40e8ac:	b	40e814 <sqrt@plt+0xd104>
  40e8b0:	ldr	x0, [x1, #8]
  40e8b4:	cbz	x0, 40e8bc <sqrt@plt+0xd1ac>
  40e8b8:	bl	4015a0 <_ZdaPv@plt>
  40e8bc:	ldr	x0, [x22]
  40e8c0:	add	x19, x0, x19
  40e8c4:	str	x23, [x19, #8]
  40e8c8:	ldp	x19, x20, [sp, #16]
  40e8cc:	ldp	x21, x22, [sp, #32]
  40e8d0:	ldp	x23, x24, [sp, #48]
  40e8d4:	ldr	x25, [sp, #64]
  40e8d8:	ldp	x29, x30, [sp], #80
  40e8dc:	ret
  40e8e0:	mov	w0, w25
  40e8e4:	bl	40f254 <_ZdlPvm@@Base+0x338>
  40e8e8:	str	w0, [x22, #8]
  40e8ec:	mov	w19, w0
  40e8f0:	ubfiz	x0, x0, #4, #32
  40e8f4:	bl	4013e0 <_Znam@plt>
  40e8f8:	subs	x2, x19, #0x1
  40e8fc:	b.mi	40e91c <sqrt@plt+0xd20c>  // b.first
  40e900:	mov	x1, x0
  40e904:	mov	w3, #0xffffffff            	// #-1
  40e908:	str	w3, [x1]
  40e90c:	str	xzr, [x1, #8]
  40e910:	add	x1, x1, #0x10
  40e914:	subs	x2, x2, #0x1
  40e918:	b.pl	40e908 <sqrt@plt+0xd1f8>  // b.nfrst
  40e91c:	str	x0, [x22]
  40e920:	cbz	w25, 40e9b4 <sqrt@plt+0xd2a4>
  40e924:	add	x2, x24, #0x8
  40e928:	sub	w4, w25, #0x1
  40e92c:	add	x0, x24, #0x18
  40e930:	add	x4, x0, x4, lsl #4
  40e934:	b	40e958 <sqrt@plt+0xd248>
  40e938:	str	w7, [x8]
  40e93c:	ldr	x1, [x9]
  40e940:	ldr	x0, [x22]
  40e944:	add	x3, x0, x3
  40e948:	str	x1, [x3, #8]
  40e94c:	add	x2, x2, #0x10
  40e950:	cmp	x2, x4
  40e954:	b.eq	40e9b4 <sqrt@plt+0xd2a4>  // b.none
  40e958:	mov	x9, x2
  40e95c:	ldur	w7, [x2, #-8]
  40e960:	tbnz	w7, #31, 40e94c <sqrt@plt+0xd23c>
  40e964:	ldr	x0, [x2]
  40e968:	cbz	x0, 40e94c <sqrt@plt+0xd23c>
  40e96c:	ldr	w1, [x22, #8]
  40e970:	udiv	w0, w7, w1
  40e974:	msub	w0, w0, w1, w7
  40e978:	ldr	x5, [x22]
  40e97c:	ubfiz	x3, x0, #4, #32
  40e980:	add	x8, x5, x3
  40e984:	ldr	w6, [x5, x3]
  40e988:	tbnz	w6, #31, 40e938 <sqrt@plt+0xd228>
  40e98c:	sub	w1, w1, #0x1
  40e990:	sub	w3, w0, #0x1
  40e994:	cmp	w0, #0x0
  40e998:	csel	w0, w3, w1, ne  // ne = any
  40e99c:	csel	w3, w3, w1, ne  // ne = any
  40e9a0:	lsl	x3, x3, #4
  40e9a4:	add	x8, x5, x3
  40e9a8:	ldr	w6, [x5, x3]
  40e9ac:	tbz	w6, #31, 40e990 <sqrt@plt+0xd280>
  40e9b0:	b	40e938 <sqrt@plt+0xd228>
  40e9b4:	ldr	w1, [x22, #8]
  40e9b8:	udiv	w20, w21, w1
  40e9bc:	msub	w20, w20, w1, w21
  40e9c0:	ldr	x2, [x22]
  40e9c4:	ubfiz	x0, x20, #4, #32
  40e9c8:	ldr	w0, [x2, x0]
  40e9cc:	tbnz	w0, #31, 40e9f0 <sqrt@plt+0xd2e0>
  40e9d0:	sub	w1, w1, #0x1
  40e9d4:	sub	w0, w20, #0x1
  40e9d8:	cmp	w20, #0x0
  40e9dc:	csel	w20, w0, w1, ne  // ne = any
  40e9e0:	csel	w0, w0, w1, ne  // ne = any
  40e9e4:	lsl	x0, x0, #4
  40e9e8:	ldr	w0, [x2, x0]
  40e9ec:	tbz	w0, #31, 40e9d4 <sqrt@plt+0xd2c4>
  40e9f0:	cbz	x24, 40e874 <sqrt@plt+0xd164>
  40e9f4:	mov	x0, x24
  40e9f8:	bl	4015a0 <_ZdaPv@plt>
  40e9fc:	b	40e874 <sqrt@plt+0xd164>
  40ea00:	stp	x29, x30, [sp, #-32]!
  40ea04:	mov	x29, sp
  40ea08:	stp	x19, x20, [sp, #16]
  40ea0c:	mov	x20, x0
  40ea10:	mov	w19, w1
  40ea14:	tbnz	w1, #31, 40ea6c <sqrt@plt+0xd35c>
  40ea18:	ldr	w3, [x20, #8]
  40ea1c:	udiv	w2, w19, w3
  40ea20:	msub	w2, w2, w3, w19
  40ea24:	ldr	x4, [x20]
  40ea28:	ubfiz	x0, x2, #4, #32
  40ea2c:	add	x1, x4, x0
  40ea30:	ldr	w0, [x4, x0]
  40ea34:	tbnz	w0, #31, 40ea90 <sqrt@plt+0xd380>
  40ea38:	sub	w3, w3, #0x1
  40ea3c:	cmp	w19, w0
  40ea40:	b.eq	40ea80 <sqrt@plt+0xd370>  // b.none
  40ea44:	sub	w0, w2, #0x1
  40ea48:	cmp	w2, #0x0
  40ea4c:	csel	w2, w0, w3, ne  // ne = any
  40ea50:	csel	w0, w0, w3, ne  // ne = any
  40ea54:	lsl	x0, x0, #4
  40ea58:	add	x1, x4, x0
  40ea5c:	ldr	w0, [x4, x0]
  40ea60:	tbz	w0, #31, 40ea3c <sqrt@plt+0xd32c>
  40ea64:	mov	x0, #0x0                   	// #0
  40ea68:	b	40ea84 <sqrt@plt+0xd374>
  40ea6c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x40e4>
  40ea70:	add	x1, x1, #0x558
  40ea74:	mov	w0, #0x2c                  	// #44
  40ea78:	bl	4086c8 <sqrt@plt+0x6fb8>
  40ea7c:	b	40ea18 <sqrt@plt+0xd308>
  40ea80:	ldr	x0, [x1, #8]
  40ea84:	ldp	x19, x20, [sp, #16]
  40ea88:	ldp	x29, x30, [sp], #32
  40ea8c:	ret
  40ea90:	mov	x0, #0x0                   	// #0
  40ea94:	b	40ea84 <sqrt@plt+0xd374>
  40ea98:	str	x1, [x0]
  40ea9c:	str	wzr, [x0, #8]
  40eaa0:	ret
  40eaa4:	ldr	x3, [x0]
  40eaa8:	ldr	w6, [x3, #8]
  40eaac:	ldr	x7, [x3]
  40eab0:	ldr	w4, [x0, #8]
  40eab4:	cmp	w6, w4
  40eab8:	b.ls	40eb1c <sqrt@plt+0xd40c>  // b.plast
  40eabc:	add	w3, w4, #0x1
  40eac0:	ubfiz	x4, x4, #4, #32
  40eac4:	add	x4, x7, x4
  40eac8:	b	40ead0 <sqrt@plt+0xd3c0>
  40eacc:	mov	w3, w5
  40ead0:	ldr	w5, [x4]
  40ead4:	tbz	w5, #31, 40eaf4 <sqrt@plt+0xd3e4>
  40ead8:	str	w3, [x0, #8]
  40eadc:	add	w5, w3, #0x1
  40eae0:	add	x4, x4, #0x10
  40eae4:	cmp	w3, w6
  40eae8:	b.ne	40eacc <sqrt@plt+0xd3bc>  // b.any
  40eaec:	mov	w0, #0x0                   	// #0
  40eaf0:	b	40eb18 <sqrt@plt+0xd408>
  40eaf4:	str	w5, [x1]
  40eaf8:	ldr	w1, [x0, #8]
  40eafc:	add	x7, x7, x1, lsl #4
  40eb00:	ldr	x1, [x7, #8]
  40eb04:	str	x1, [x2]
  40eb08:	ldr	w1, [x0, #8]
  40eb0c:	add	w1, w1, #0x1
  40eb10:	str	w1, [x0, #8]
  40eb14:	mov	w0, #0x1                   	// #1
  40eb18:	ret
  40eb1c:	mov	w0, #0x0                   	// #0
  40eb20:	b	40eb18 <sqrt@plt+0xd408>
  40eb24:	stp	x29, x30, [sp, #-32]!
  40eb28:	mov	x29, sp
  40eb2c:	stp	x19, x20, [sp, #16]
  40eb30:	mov	x19, x0
  40eb34:	mov	x20, x0
  40eb38:	str	wzr, [x20], #8
  40eb3c:	mov	x0, x20
  40eb40:	bl	40e1ec <sqrt@plt+0xcadc>
  40eb44:	add	x0, x19, #0x818
  40eb48:	bl	40e708 <sqrt@plt+0xcff8>
  40eb4c:	add	x1, x19, #0x18
  40eb50:	add	x0, x19, #0x818
  40eb54:	str	xzr, [x1], #8
  40eb58:	cmp	x1, x0
  40eb5c:	b.ne	40eb54 <sqrt@plt+0xd444>  // b.any
  40eb60:	add	x1, x19, #0x828
  40eb64:	add	x0, x19, #0x1, lsl #12
  40eb68:	add	x0, x0, #0x28
  40eb6c:	str	xzr, [x1], #8
  40eb70:	cmp	x1, x0
  40eb74:	b.ne	40eb6c <sqrt@plt+0xd45c>  // b.any
  40eb78:	ldp	x19, x20, [sp, #16]
  40eb7c:	ldp	x29, x30, [sp], #32
  40eb80:	ret
  40eb84:	mov	x19, x0
  40eb88:	mov	x0, x20
  40eb8c:	bl	40e23c <sqrt@plt+0xcb2c>
  40eb90:	mov	x0, x19
  40eb94:	bl	4016a0 <_Unwind_Resume@plt>
  40eb98:	stp	x29, x30, [sp, #-64]!
  40eb9c:	mov	x29, sp
  40eba0:	stp	x19, x20, [sp, #16]
  40eba4:	mov	x19, x0
  40eba8:	and	w0, w1, #0xff
  40ebac:	add	x20, x19, w1, uxtb #3
  40ebb0:	ldr	x1, [x20, #24]
  40ebb4:	cbz	x1, 40ebc8 <sqrt@plt+0xd4b8>
  40ebb8:	ldr	x0, [x20, #24]
  40ebbc:	ldp	x19, x20, [sp, #16]
  40ebc0:	ldp	x29, x30, [sp], #64
  40ebc4:	ret
  40ebc8:	str	x21, [sp, #32]
  40ebcc:	mov	w1, #0x6863                	// #26723
  40ebd0:	movk	w1, #0x7261, lsl #16
  40ebd4:	str	w1, [sp, #56]
  40ebd8:	bl	40e108 <sqrt@plt+0xc9f8>
  40ebdc:	mov	x1, x0
  40ebe0:	add	x0, sp, #0x3c
  40ebe4:	bl	4014c0 <strcpy@plt>
  40ebe8:	mov	x0, #0x10                  	// #16
  40ebec:	bl	40eeac <_Znwm@@Base>
  40ebf0:	mov	x21, x0
  40ebf4:	ldr	w0, [x19]
  40ebf8:	add	w1, w0, #0x1
  40ebfc:	str	w1, [x19]
  40ec00:	str	w0, [x21]
  40ec04:	mov	w0, #0xffffffff            	// #-1
  40ec08:	str	w0, [x21, #4]
  40ec0c:	add	x0, sp, #0x38
  40ec10:	bl	40f9d0 <_ZdlPvm@@Base+0xab4>
  40ec14:	str	x0, [x21, #8]
  40ec18:	str	x21, [x20, #24]
  40ec1c:	ldr	x21, [sp, #32]
  40ec20:	b	40ebb8 <sqrt@plt+0xd4a8>
  40ec24:	stp	x29, x30, [sp, #-32]!
  40ec28:	mov	x29, sp
  40ec2c:	stp	x19, x20, [sp, #16]
  40ec30:	mov	w19, w0
  40ec34:	cmp	w0, #0xff
  40ec38:	b.hi	40eca4 <sqrt@plt+0xd594>  // b.pmore
  40ec3c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ec40:	add	x0, x0, #0xff8
  40ec44:	add	x0, x0, w19, sxtw #3
  40ec48:	ldr	x0, [x0, #2088]
  40ec4c:	cbz	x0, 40ec70 <sqrt@plt+0xd560>
  40ec50:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ec54:	add	x0, x0, #0xff8
  40ec58:	add	x19, x0, w19, sxtw #3
  40ec5c:	ldr	x20, [x19, #2088]
  40ec60:	mov	x0, x20
  40ec64:	ldp	x19, x20, [sp, #16]
  40ec68:	ldp	x29, x30, [sp], #32
  40ec6c:	ret
  40ec70:	mov	x0, #0x10                  	// #16
  40ec74:	bl	40eeac <_Znwm@@Base>
  40ec78:	adrp	x2, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ec7c:	add	x1, x2, #0xff8
  40ec80:	ldr	w3, [x2, #4088]
  40ec84:	add	w4, w3, #0x1
  40ec88:	str	w4, [x2, #4088]
  40ec8c:	str	w3, [x0]
  40ec90:	str	w19, [x0, #4]
  40ec94:	str	xzr, [x0, #8]
  40ec98:	add	x1, x1, w19, sxtw #3
  40ec9c:	str	x0, [x1, #2088]
  40eca0:	b	40ec50 <sqrt@plt+0xd540>
  40eca4:	mov	w1, w0
  40eca8:	adrp	x0, 42a000 <stderr@@GLIBC_2.17+0xe08>
  40ecac:	add	x0, x0, #0x810
  40ecb0:	bl	40ea00 <sqrt@plt+0xd2f0>
  40ecb4:	mov	x20, x0
  40ecb8:	cbnz	x0, 40ec60 <sqrt@plt+0xd550>
  40ecbc:	mov	x0, #0x10                  	// #16
  40ecc0:	bl	4013e0 <_Znam@plt>
  40ecc4:	mov	x20, x0
  40ecc8:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40eccc:	ldr	w0, [x1, #4088]
  40ecd0:	add	w2, w0, #0x1
  40ecd4:	str	w2, [x1, #4088]
  40ecd8:	str	w0, [x20]
  40ecdc:	str	w19, [x20, #4]
  40ece0:	str	xzr, [x20, #8]
  40ece4:	mov	x2, x20
  40ece8:	mov	w1, w19
  40ecec:	adrp	x0, 42a000 <stderr@@GLIBC_2.17+0xe08>
  40ecf0:	add	x0, x0, #0x810
  40ecf4:	bl	40e7ec <sqrt@plt+0xd0dc>
  40ecf8:	b	40ec60 <sqrt@plt+0xd550>
  40ecfc:	stp	x29, x30, [sp, #-48]!
  40ed00:	mov	x29, sp
  40ed04:	str	x19, [sp, #16]
  40ed08:	mov	x19, x0
  40ed0c:	cbz	x0, 40ed20 <sqrt@plt+0xd610>
  40ed10:	ldrb	w0, [x0]
  40ed14:	and	w0, w0, #0xffffffdf
  40ed18:	tst	w0, #0xff
  40ed1c:	b.ne	40ed30 <sqrt@plt+0xd620>  // b.any
  40ed20:	adrp	x1, 413000 <_ZdlPvm@@Base+0x40e4>
  40ed24:	add	x1, x1, #0x558
  40ed28:	mov	w0, #0x96                  	// #150
  40ed2c:	bl	4086c8 <sqrt@plt+0x6fb8>
  40ed30:	ldrb	w0, [x19, #1]
  40ed34:	cbnz	w0, 40ed5c <sqrt@plt+0xd64c>
  40ed38:	ldrb	w1, [x19]
  40ed3c:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ed40:	add	x0, x0, #0xff8
  40ed44:	bl	40eb98 <sqrt@plt+0xd488>
  40ed48:	mov	x19, x0
  40ed4c:	mov	x0, x19
  40ed50:	ldr	x19, [sp, #16]
  40ed54:	ldp	x29, x30, [sp], #48
  40ed58:	ret
  40ed5c:	str	x19, [sp, #32]
  40ed60:	ldrb	w1, [x19]
  40ed64:	cmp	w1, #0x63
  40ed68:	mov	w1, #0x68                  	// #104
  40ed6c:	ccmp	w0, w1, #0x0, eq  // eq = none
  40ed70:	b.eq	40edd0 <sqrt@plt+0xd6c0>  // b.none
  40ed74:	add	x1, sp, #0x20
  40ed78:	adrp	x0, 42a000 <stderr@@GLIBC_2.17+0xe08>
  40ed7c:	add	x0, x0, #0x0
  40ed80:	bl	40e5a4 <sqrt@plt+0xce94>
  40ed84:	mov	x19, x0
  40ed88:	cbnz	x0, 40ed4c <sqrt@plt+0xd63c>
  40ed8c:	mov	x0, #0x10                  	// #16
  40ed90:	bl	4013e0 <_Znam@plt>
  40ed94:	mov	x19, x0
  40ed98:	adrp	x1, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ed9c:	ldr	w0, [x1, #4088]
  40eda0:	add	w2, w0, #0x1
  40eda4:	str	w2, [x1, #4088]
  40eda8:	str	w0, [x19]
  40edac:	mov	w0, #0xffffffff            	// #-1
  40edb0:	str	w0, [x19, #4]
  40edb4:	mov	x2, x19
  40edb8:	ldr	x1, [sp, #32]
  40edbc:	adrp	x0, 42a000 <stderr@@GLIBC_2.17+0xe08>
  40edc0:	add	x0, x0, #0x0
  40edc4:	bl	40e290 <sqrt@plt+0xcb80>
  40edc8:	str	x0, [x19, #8]
  40edcc:	b	40ed4c <sqrt@plt+0xd63c>
  40edd0:	ldrb	w0, [x19, #2]
  40edd4:	cmp	w0, #0x61
  40edd8:	b.ne	40ed74 <sqrt@plt+0xd664>  // b.any
  40eddc:	ldrb	w0, [x19, #3]
  40ede0:	cmp	w0, #0x72
  40ede4:	b.ne	40ed74 <sqrt@plt+0xd664>  // b.any
  40ede8:	mov	w2, #0xa                   	// #10
  40edec:	add	x1, sp, #0x28
  40edf0:	add	x0, x19, #0x4
  40edf4:	bl	401480 <strtol@plt>
  40edf8:	ldr	x1, [sp, #40]
  40edfc:	ldr	x2, [sp, #32]
  40ee00:	add	x2, x2, #0x4
  40ee04:	cmp	x1, x2
  40ee08:	b.eq	40ed74 <sqrt@plt+0xd664>  // b.none
  40ee0c:	ldrb	w1, [x1]
  40ee10:	cbnz	w1, 40ed74 <sqrt@plt+0xd664>
  40ee14:	cmp	x0, #0xff
  40ee18:	b.hi	40ed74 <sqrt@plt+0xd664>  // b.pmore
  40ee1c:	mov	w1, w0
  40ee20:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ee24:	add	x0, x0, #0xff8
  40ee28:	bl	40eb98 <sqrt@plt+0xd488>
  40ee2c:	mov	x19, x0
  40ee30:	b	40ed4c <sqrt@plt+0xd63c>
  40ee34:	ldr	x0, [x0, #8]
  40ee38:	ret
  40ee3c:	stp	x29, x30, [sp, #-32]!
  40ee40:	mov	x29, sp
  40ee44:	str	x19, [sp, #16]
  40ee48:	adrp	x19, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ee4c:	add	x19, x19, #0xff8
  40ee50:	mov	x0, x19
  40ee54:	bl	40eb24 <sqrt@plt+0xd414>
  40ee58:	adrp	x2, 427000 <_Znam@GLIBCXX_3.4>
  40ee5c:	add	x2, x2, #0x1a8
  40ee60:	mov	x1, x19
  40ee64:	adrp	x0, 40e000 <sqrt@plt+0xc8f0>
  40ee68:	add	x0, x0, #0x7c0
  40ee6c:	bl	401560 <__cxa_atexit@plt>
  40ee70:	ldr	x19, [sp, #16]
  40ee74:	ldp	x29, x30, [sp], #32
  40ee78:	ret
  40ee7c:	stp	x29, x30, [sp, #-32]!
  40ee80:	mov	x29, sp
  40ee84:	str	x19, [sp, #16]
  40ee88:	mov	x19, x0
  40ee8c:	bl	401430 <strlen@plt>
  40ee90:	mov	x2, x0
  40ee94:	mov	x1, x19
  40ee98:	mov	w0, #0x2                   	// #2
  40ee9c:	bl	401610 <write@plt>
  40eea0:	ldr	x19, [sp, #16]
  40eea4:	ldp	x29, x30, [sp], #32
  40eea8:	ret

000000000040eeac <_Znwm@@Base>:
  40eeac:	stp	x29, x30, [sp, #-16]!
  40eeb0:	mov	x29, sp
  40eeb4:	cmp	x0, #0x0
  40eeb8:	csinc	x0, x0, xzr, ne  // ne = any
  40eebc:	mov	w0, w0
  40eec0:	bl	401620 <malloc@plt>
  40eec4:	cbz	x0, 40eed0 <_Znwm@@Base+0x24>
  40eec8:	ldp	x29, x30, [sp], #16
  40eecc:	ret
  40eed0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  40eed4:	ldr	x0, [x0, #1032]
  40eed8:	cbz	x0, 40eeec <_Znwm@@Base+0x40>
  40eedc:	bl	40ee7c <sqrt@plt+0xd76c>
  40eee0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x40e4>
  40eee4:	add	x0, x0, #0x580
  40eee8:	bl	40ee7c <sqrt@plt+0xd76c>
  40eeec:	adrp	x0, 413000 <_ZdlPvm@@Base+0x40e4>
  40eef0:	add	x0, x0, #0x588
  40eef4:	bl	40ee7c <sqrt@plt+0xd76c>
  40eef8:	mov	w0, #0xffffffff            	// #-1
  40eefc:	bl	4014b0 <_exit@plt>

000000000040ef00 <_ZdlPv@@Base>:
  40ef00:	cbz	x0, 40ef18 <_ZdlPv@@Base+0x18>
  40ef04:	stp	x29, x30, [sp, #-16]!
  40ef08:	mov	x29, sp
  40ef0c:	bl	401490 <free@plt>
  40ef10:	ldp	x29, x30, [sp], #16
  40ef14:	ret
  40ef18:	ret

000000000040ef1c <_ZdlPvm@@Base>:
  40ef1c:	cbz	x0, 40ef34 <_ZdlPvm@@Base+0x18>
  40ef20:	stp	x29, x30, [sp, #-16]!
  40ef24:	mov	x29, sp
  40ef28:	bl	401490 <free@plt>
  40ef2c:	ldp	x29, x30, [sp], #16
  40ef30:	ret
  40ef34:	ret
  40ef38:	stp	x29, x30, [sp, #-80]!
  40ef3c:	mov	x29, sp
  40ef40:	stp	x19, x20, [sp, #16]
  40ef44:	stp	x21, x22, [sp, #32]
  40ef48:	stp	x23, x24, [sp, #48]
  40ef4c:	str	d8, [sp, #64]
  40ef50:	and	w23, w0, #0xff
  40ef54:	mov	w19, w2
  40ef58:	mov	w24, w3
  40ef5c:	sbfiz	x21, x1, #1, #32
  40ef60:	add	x1, x21, w1, sxtw
  40ef64:	adrp	x21, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  40ef68:	add	x21, x21, #0x20
  40ef6c:	add	x21, x21, x1, lsl #3
  40ef70:	mov	w20, #0x30                  	// #48
  40ef74:	mov	x22, #0x3                   	// #3
  40ef78:	adrp	x0, 413000 <_ZdlPvm@@Base+0x40e4>
  40ef7c:	ldr	d8, [x0, #1488]
  40ef80:	mov	x0, x22
  40ef84:	bl	4013e0 <_Znam@plt>
  40ef88:	strb	w23, [x0]
  40ef8c:	strb	w20, [x0, #1]
  40ef90:	strb	wzr, [x0, #2]
  40ef94:	str	x0, [x21]
  40ef98:	scvtf	d0, w19
  40ef9c:	fdiv	d0, d0, d8
  40efa0:	str	d0, [x21, #8]
  40efa4:	scvtf	d0, w24
  40efa8:	fdiv	d0, d0, d8
  40efac:	str	d0, [x21, #16]
  40efb0:	mov	w0, w24
  40efb4:	add	w19, w19, w19, lsr #31
  40efb8:	asr	w24, w19, #1
  40efbc:	add	w20, w20, #0x1
  40efc0:	and	w20, w20, #0xff
  40efc4:	add	x21, x21, #0x18
  40efc8:	mov	w19, w0
  40efcc:	cmp	w20, #0x38
  40efd0:	b.ne	40ef80 <_ZdlPvm@@Base+0x64>  // b.any
  40efd4:	ldp	x19, x20, [sp, #16]
  40efd8:	ldp	x21, x22, [sp, #32]
  40efdc:	ldp	x23, x24, [sp, #48]
  40efe0:	ldr	d8, [sp, #64]
  40efe4:	ldp	x29, x30, [sp], #80
  40efe8:	ret
  40efec:	stp	x29, x30, [sp, #-64]!
  40eff0:	mov	x29, sp
  40eff4:	stp	x19, x20, [sp, #16]
  40eff8:	str	x21, [sp, #32]
  40effc:	stp	d8, d9, [sp, #48]
  40f000:	mov	x21, x0
  40f004:	mov	w19, w1
  40f008:	fmov	d9, d0
  40f00c:	fmov	d8, d1
  40f010:	bl	401430 <strlen@plt>
  40f014:	add	x0, x0, #0x1
  40f018:	bl	4013e0 <_Znam@plt>
  40f01c:	mov	x20, x0
  40f020:	mov	x1, x21
  40f024:	bl	4014c0 <strcpy@plt>
  40f028:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  40f02c:	add	x2, x1, #0x20
  40f030:	sxtw	x3, w19
  40f034:	sbfiz	x1, x19, #1, #32
  40f038:	add	x0, x1, x3
  40f03c:	str	x20, [x2, x0, lsl #3]
  40f040:	add	x0, x2, x0, lsl #3
  40f044:	str	d9, [x0, #8]
  40f048:	str	d8, [x0, #16]
  40f04c:	ldp	x19, x20, [sp, #16]
  40f050:	ldr	x21, [sp, #32]
  40f054:	ldp	d8, d9, [sp, #48]
  40f058:	ldp	x29, x30, [sp], #64
  40f05c:	ret
  40f060:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  40f064:	ldr	w0, [x0, #1016]
  40f068:	cbz	w0, 40f070 <_ZdlPvm@@Base+0x154>
  40f06c:	ret
  40f070:	stp	x29, x30, [sp, #-16]!
  40f074:	mov	x29, sp
  40f078:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  40f07c:	mov	w1, #0x1                   	// #1
  40f080:	str	w1, [x0, #1016]
  40f084:	mov	w3, #0x349                 	// #841
  40f088:	mov	w2, #0x4a5                 	// #1189
  40f08c:	mov	w1, #0x0                   	// #0
  40f090:	mov	w0, #0x61                  	// #97
  40f094:	bl	40ef38 <_ZdlPvm@@Base+0x1c>
  40f098:	mov	w3, #0x3e8                 	// #1000
  40f09c:	mov	w2, #0x586                 	// #1414
  40f0a0:	mov	w1, #0x8                   	// #8
  40f0a4:	mov	w0, #0x62                  	// #98
  40f0a8:	bl	40ef38 <_ZdlPvm@@Base+0x1c>
  40f0ac:	mov	w3, #0x395                 	// #917
  40f0b0:	mov	w2, #0x511                 	// #1297
  40f0b4:	mov	w1, #0x10                  	// #16
  40f0b8:	mov	w0, #0x63                  	// #99
  40f0bc:	bl	40ef38 <_ZdlPvm@@Base+0x1c>
  40f0c0:	mov	w3, #0x303                 	// #771
  40f0c4:	mov	w2, #0x442                 	// #1090
  40f0c8:	mov	w1, #0x18                  	// #24
  40f0cc:	mov	w0, #0x64                  	// #100
  40f0d0:	bl	40ef38 <_ZdlPvm@@Base+0x1c>
  40f0d4:	fmov	d1, #8.500000000000000000e+00
  40f0d8:	fmov	d0, #1.100000000000000000e+01
  40f0dc:	mov	w1, #0x20                  	// #32
  40f0e0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  40f0e4:	add	x0, x0, #0x6c8
  40f0e8:	bl	40efec <_ZdlPvm@@Base+0xd0>
  40f0ec:	fmov	d1, #8.500000000000000000e+00
  40f0f0:	fmov	d0, #1.400000000000000000e+01
  40f0f4:	mov	w1, #0x21                  	// #33
  40f0f8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  40f0fc:	add	x0, x0, #0x6d0
  40f100:	bl	40efec <_ZdlPvm@@Base+0xd0>
  40f104:	fmov	d1, #1.100000000000000000e+01
  40f108:	fmov	d0, #1.700000000000000000e+01
  40f10c:	mov	w1, #0x22                  	// #34
  40f110:	adrp	x0, 413000 <_ZdlPvm@@Base+0x40e4>
  40f114:	add	x0, x0, #0x598
  40f118:	bl	40efec <_ZdlPvm@@Base+0xd0>
  40f11c:	fmov	d1, #1.700000000000000000e+01
  40f120:	fmov	d0, #1.100000000000000000e+01
  40f124:	mov	w1, #0x23                  	// #35
  40f128:	adrp	x0, 413000 <_ZdlPvm@@Base+0x40e4>
  40f12c:	add	x0, x0, #0x5a0
  40f130:	bl	40efec <_ZdlPvm@@Base+0xd0>
  40f134:	fmov	d1, #5.500000000000000000e+00
  40f138:	fmov	d0, #8.500000000000000000e+00
  40f13c:	mov	w1, #0x24                  	// #36
  40f140:	adrp	x0, 413000 <_ZdlPvm@@Base+0x40e4>
  40f144:	add	x0, x0, #0x5a8
  40f148:	bl	40efec <_ZdlPvm@@Base+0xd0>
  40f14c:	fmov	d1, #7.500000000000000000e+00
  40f150:	fmov	d0, #1.000000000000000000e+01
  40f154:	mov	w1, #0x25                  	// #37
  40f158:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  40f15c:	add	x0, x0, #0x6d8
  40f160:	bl	40efec <_ZdlPvm@@Base+0xd0>
  40f164:	adrp	x0, 413000 <_ZdlPvm@@Base+0x40e4>
  40f168:	ldr	d1, [x0, #1496]
  40f16c:	fmov	d0, #9.500000000000000000e+00
  40f170:	mov	w1, #0x26                  	// #38
  40f174:	adrp	x0, 413000 <_ZdlPvm@@Base+0x40e4>
  40f178:	add	x0, x0, #0x5b8
  40f17c:	bl	40efec <_ZdlPvm@@Base+0xd0>
  40f180:	fmov	d1, #3.875000000000000000e+00
  40f184:	fmov	d0, #7.500000000000000000e+00
  40f188:	mov	w1, #0x27                  	// #39
  40f18c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x40e4>
  40f190:	add	x0, x0, #0x5c0
  40f194:	bl	40efec <_ZdlPvm@@Base+0xd0>
  40f198:	adrp	x0, 413000 <_ZdlPvm@@Base+0x40e4>
  40f19c:	ldr	d1, [x0, #1504]
  40f1a0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x40e4>
  40f1a4:	ldr	d0, [x0, #1512]
  40f1a8:	mov	w1, #0x28                  	// #40
  40f1ac:	adrp	x0, 413000 <_ZdlPvm@@Base+0x40e4>
  40f1b0:	add	x0, x0, #0x5c8
  40f1b4:	bl	40efec <_ZdlPvm@@Base+0xd0>
  40f1b8:	ldp	x29, x30, [sp], #16
  40f1bc:	ret
  40f1c0:	stp	x29, x30, [sp, #-16]!
  40f1c4:	mov	x29, sp
  40f1c8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  40f1cc:	add	x0, x0, #0x20
  40f1d0:	add	x0, x0, #0x3e0
  40f1d4:	bl	40f060 <_ZdlPvm@@Base+0x144>
  40f1d8:	ldp	x29, x30, [sp], #16
  40f1dc:	ret
  40f1e0:	stp	x29, x30, [sp, #-32]!
  40f1e4:	mov	x29, sp
  40f1e8:	str	x19, [sp, #16]
  40f1ec:	mov	x19, x0
  40f1f0:	cbz	x0, 40f230 <_ZdlPvm@@Base+0x314>
  40f1f4:	ldrb	w1, [x19]
  40f1f8:	add	x2, x19, #0x1
  40f1fc:	and	x0, x1, #0xff
  40f200:	cbz	w1, 40f244 <_ZdlPvm@@Base+0x328>
  40f204:	ldrb	w1, [x2]
  40f208:	cbz	w1, 40f248 <_ZdlPvm@@Base+0x32c>
  40f20c:	lsl	x4, x0, #4
  40f210:	add	x2, x2, #0x1
  40f214:	add	x0, x4, w1, uxtb
  40f218:	ands	x3, x0, #0xf0000000
  40f21c:	and	x0, x0, #0xffffffff0fffffff
  40f220:	eor	x0, x0, x3, lsr #24
  40f224:	add	x1, x4, w1, uxtb
  40f228:	csel	x0, x1, x0, eq  // eq = none
  40f22c:	b	40f204 <_ZdlPvm@@Base+0x2e8>
  40f230:	adrp	x1, 413000 <_ZdlPvm@@Base+0x40e4>
  40f234:	add	x1, x1, #0x5f0
  40f238:	mov	w0, #0x1b                  	// #27
  40f23c:	bl	4086c8 <sqrt@plt+0x6fb8>
  40f240:	b	40f1f4 <_ZdlPvm@@Base+0x2d8>
  40f244:	mov	x0, #0x0                   	// #0
  40f248:	ldr	x19, [sp, #16]
  40f24c:	ldp	x29, x30, [sp], #32
  40f250:	ret
  40f254:	cmp	w0, #0x64
  40f258:	b.ls	40f2b0 <_ZdlPvm@@Base+0x394>  // b.plast
  40f25c:	stp	x29, x30, [sp, #-48]!
  40f260:	mov	x29, sp
  40f264:	stp	x19, x20, [sp, #16]
  40f268:	stp	x21, x22, [sp, #32]
  40f26c:	mov	w20, w0
  40f270:	adrp	x19, 413000 <_ZdlPvm@@Base+0x40e4>
  40f274:	add	x19, x19, #0x628
  40f278:	adrp	x21, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40f27c:	add	x21, x21, #0xee0
  40f280:	adrp	x22, 413000 <_ZdlPvm@@Base+0x40e4>
  40f284:	add	x22, x22, #0x610
  40f288:	ldr	w0, [x19, #4]!
  40f28c:	cmp	w0, w20
  40f290:	b.hi	40f2b8 <_ZdlPvm@@Base+0x39c>  // b.pmore
  40f294:	cbnz	w0, 40f288 <_ZdlPvm@@Base+0x36c>
  40f298:	mov	x3, x21
  40f29c:	mov	x2, x21
  40f2a0:	mov	x1, x21
  40f2a4:	mov	x0, x22
  40f2a8:	bl	409ab0 <sqrt@plt+0x83a0>
  40f2ac:	b	40f288 <_ZdlPvm@@Base+0x36c>
  40f2b0:	mov	w0, #0x65                  	// #101
  40f2b4:	ret
  40f2b8:	ldp	x19, x20, [sp, #16]
  40f2bc:	ldp	x21, x22, [sp, #32]
  40f2c0:	ldp	x29, x30, [sp], #48
  40f2c4:	ret
  40f2c8:	stp	x29, x30, [sp, #-80]!
  40f2cc:	mov	x29, sp
  40f2d0:	stp	x19, x20, [sp, #16]
  40f2d4:	stp	x21, x22, [sp, #32]
  40f2d8:	stp	x23, x24, [sp, #48]
  40f2dc:	str	x25, [sp, #64]
  40f2e0:	mov	x21, x0
  40f2e4:	mov	x19, x1
  40f2e8:	mov	x22, x2
  40f2ec:	mov	w24, w4
  40f2f0:	mov	x23, #0x0                   	// #0
  40f2f4:	cbnz	w3, 40f3d0 <_ZdlPvm@@Base+0x4b4>
  40f2f8:	mov	x20, #0x0                   	// #0
  40f2fc:	cbz	x19, 40f324 <_ZdlPvm@@Base+0x408>
  40f300:	mov	x0, x19
  40f304:	bl	401640 <getenv@plt>
  40f308:	mov	x19, x0
  40f30c:	cbz	x0, 40f324 <_ZdlPvm@@Base+0x408>
  40f310:	ldrb	w0, [x0]
  40f314:	cbz	w0, 40f324 <_ZdlPvm@@Base+0x408>
  40f318:	mov	x0, x19
  40f31c:	bl	401430 <strlen@plt>
  40f320:	add	x20, x0, #0x1
  40f324:	add	x25, x20, #0x1
  40f328:	cmp	w24, #0x0
  40f32c:	cset	x20, ne  // ne = any
  40f330:	lsl	x20, x20, #1
  40f334:	mov	x0, #0x0                   	// #0
  40f338:	cbz	x23, 40f350 <_ZdlPvm@@Base+0x434>
  40f33c:	ldrb	w1, [x23]
  40f340:	cbz	w1, 40f350 <_ZdlPvm@@Base+0x434>
  40f344:	mov	x0, x23
  40f348:	bl	401430 <strlen@plt>
  40f34c:	add	x0, x0, #0x1
  40f350:	add	x20, x20, x0
  40f354:	add	x20, x20, x25
  40f358:	mov	x0, #0x0                   	// #0
  40f35c:	cbz	x22, 40f370 <_ZdlPvm@@Base+0x454>
  40f360:	ldrb	w1, [x22]
  40f364:	cbz	w1, 40f370 <_ZdlPvm@@Base+0x454>
  40f368:	mov	x0, x22
  40f36c:	bl	401430 <strlen@plt>
  40f370:	add	x0, x0, x20
  40f374:	bl	4013e0 <_Znam@plt>
  40f378:	mov	x20, x0
  40f37c:	str	x0, [x21]
  40f380:	strb	wzr, [x0]
  40f384:	cbz	x19, 40f390 <_ZdlPvm@@Base+0x474>
  40f388:	ldrb	w0, [x19]
  40f38c:	cbnz	w0, 40f3e4 <_ZdlPvm@@Base+0x4c8>
  40f390:	cbnz	w24, 40f404 <_ZdlPvm@@Base+0x4e8>
  40f394:	cbz	x23, 40f3a0 <_ZdlPvm@@Base+0x484>
  40f398:	ldrb	w0, [x23]
  40f39c:	cbnz	w0, 40f42c <_ZdlPvm@@Base+0x510>
  40f3a0:	cbz	x22, 40f3ac <_ZdlPvm@@Base+0x490>
  40f3a4:	ldrb	w0, [x22]
  40f3a8:	cbnz	w0, 40f450 <_ZdlPvm@@Base+0x534>
  40f3ac:	ldr	x0, [x21]
  40f3b0:	bl	401430 <strlen@plt>
  40f3b4:	str	w0, [x21, #8]
  40f3b8:	ldp	x19, x20, [sp, #16]
  40f3bc:	ldp	x21, x22, [sp, #32]
  40f3c0:	ldp	x23, x24, [sp, #48]
  40f3c4:	ldr	x25, [sp, #64]
  40f3c8:	ldp	x29, x30, [sp], #80
  40f3cc:	ret
  40f3d0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x40e4>
  40f3d4:	add	x0, x0, #0x680
  40f3d8:	bl	401640 <getenv@plt>
  40f3dc:	mov	x23, x0
  40f3e0:	b	40f2f8 <_ZdlPvm@@Base+0x3dc>
  40f3e4:	mov	x1, x19
  40f3e8:	mov	x0, x20
  40f3ec:	bl	4016e0 <strcat@plt>
  40f3f0:	mov	x0, x20
  40f3f4:	bl	401430 <strlen@plt>
  40f3f8:	mov	w1, #0x3a                  	// #58
  40f3fc:	strh	w1, [x20, x0]
  40f400:	b	40f390 <_ZdlPvm@@Base+0x474>
  40f404:	mov	x0, x20
  40f408:	bl	401430 <strlen@plt>
  40f40c:	mov	w1, #0x2e                  	// #46
  40f410:	strh	w1, [x20, x0]
  40f414:	ldr	x19, [x21]
  40f418:	mov	x0, x19
  40f41c:	bl	401430 <strlen@plt>
  40f420:	mov	w1, #0x3a                  	// #58
  40f424:	strh	w1, [x19, x0]
  40f428:	b	40f394 <_ZdlPvm@@Base+0x478>
  40f42c:	mov	x1, x23
  40f430:	ldr	x0, [x21]
  40f434:	bl	4016e0 <strcat@plt>
  40f438:	ldr	x19, [x21]
  40f43c:	mov	x0, x19
  40f440:	bl	401430 <strlen@plt>
  40f444:	mov	w1, #0x3a                  	// #58
  40f448:	strh	w1, [x19, x0]
  40f44c:	b	40f3a0 <_ZdlPvm@@Base+0x484>
  40f450:	mov	x1, x22
  40f454:	ldr	x0, [x21]
  40f458:	bl	4016e0 <strcat@plt>
  40f45c:	b	40f3ac <_ZdlPvm@@Base+0x490>
  40f460:	ldr	x0, [x0]
  40f464:	cbz	x0, 40f47c <_ZdlPvm@@Base+0x560>
  40f468:	stp	x29, x30, [sp, #-16]!
  40f46c:	mov	x29, sp
  40f470:	bl	4015a0 <_ZdaPv@plt>
  40f474:	ldp	x29, x30, [sp], #16
  40f478:	ret
  40f47c:	ret
  40f480:	stp	x29, x30, [sp, #-96]!
  40f484:	mov	x29, sp
  40f488:	stp	x19, x20, [sp, #16]
  40f48c:	stp	x21, x22, [sp, #32]
  40f490:	stp	x23, x24, [sp, #48]
  40f494:	stp	x25, x26, [sp, #64]
  40f498:	str	x27, [sp, #80]
  40f49c:	mov	x21, x0
  40f4a0:	mov	x25, x1
  40f4a4:	ldr	x23, [x0]
  40f4a8:	mov	x0, x23
  40f4ac:	bl	401430 <strlen@plt>
  40f4b0:	mov	x19, x0
  40f4b4:	mov	x0, x25
  40f4b8:	bl	401430 <strlen@plt>
  40f4bc:	mov	x20, x0
  40f4c0:	add	w0, w0, w19
  40f4c4:	add	w0, w0, #0x2
  40f4c8:	bl	4013e0 <_Znam@plt>
  40f4cc:	mov	x22, x0
  40f4d0:	str	x0, [x21]
  40f4d4:	ldr	w24, [x21, #8]
  40f4d8:	sub	w27, w19, w24
  40f4dc:	sub	w26, w19, w24
  40f4e0:	mov	x2, x26
  40f4e4:	mov	x1, x23
  40f4e8:	bl	401400 <memcpy@plt>
  40f4ec:	add	x26, x22, x26
  40f4f0:	cbnz	w24, 40f540 <_ZdlPvm@@Base+0x624>
  40f4f4:	add	x26, x26, #0x1
  40f4f8:	mov	w0, #0x3a                  	// #58
  40f4fc:	strb	w0, [x22, w27, uxtw]
  40f500:	and	x20, x20, #0xffffffff
  40f504:	mov	x2, x20
  40f508:	mov	x1, x25
  40f50c:	mov	x0, x26
  40f510:	bl	401400 <memcpy@plt>
  40f514:	add	x20, x26, x20
  40f518:	strb	wzr, [x20]
  40f51c:	mov	x0, x23
  40f520:	bl	4015a0 <_ZdaPv@plt>
  40f524:	ldp	x19, x20, [sp, #16]
  40f528:	ldp	x21, x22, [sp, #32]
  40f52c:	ldp	x23, x24, [sp, #48]
  40f530:	ldp	x25, x26, [sp, #64]
  40f534:	ldr	x27, [sp, #80]
  40f538:	ldp	x29, x30, [sp], #96
  40f53c:	ret
  40f540:	and	x20, x20, #0xffffffff
  40f544:	mov	x2, x20
  40f548:	mov	x1, x25
  40f54c:	mov	x0, x26
  40f550:	bl	401400 <memcpy@plt>
  40f554:	add	x21, x26, x20
  40f558:	add	x21, x21, #0x1
  40f55c:	mov	w0, #0x3a                  	// #58
  40f560:	strb	w0, [x26, x20]
  40f564:	mov	w20, w24
  40f568:	and	x1, x19, #0xffffffff
  40f56c:	sub	x1, x1, x20
  40f570:	mov	x2, x20
  40f574:	add	x1, x23, x1
  40f578:	mov	x0, x21
  40f57c:	bl	401400 <memcpy@plt>
  40f580:	add	x20, x21, x20
  40f584:	b	40f518 <_ZdlPvm@@Base+0x5fc>
  40f588:	stp	x29, x30, [sp, #-112]!
  40f58c:	mov	x29, sp
  40f590:	stp	x19, x20, [sp, #16]
  40f594:	stp	x21, x22, [sp, #32]
  40f598:	mov	x19, x0
  40f59c:	mov	x22, x1
  40f5a0:	str	x2, [sp, #104]
  40f5a4:	cbz	x1, 40f600 <_ZdlPvm@@Base+0x6e4>
  40f5a8:	ldrb	w0, [x22]
  40f5ac:	cmp	w0, #0x2f
  40f5b0:	b.eq	40f5c0 <_ZdlPvm@@Base+0x6a4>  // b.none
  40f5b4:	ldr	x21, [x19]
  40f5b8:	ldrb	w0, [x21]
  40f5bc:	cbnz	w0, 40f614 <_ZdlPvm@@Base+0x6f8>
  40f5c0:	adrp	x1, 410000 <_ZdlPvm@@Base+0x10e4>
  40f5c4:	add	x1, x1, #0x8a8
  40f5c8:	mov	x0, x22
  40f5cc:	bl	4015d0 <fopen@plt>
  40f5d0:	mov	x20, x0
  40f5d4:	cbz	x0, 40f5ec <_ZdlPvm@@Base+0x6d0>
  40f5d8:	ldr	x19, [sp, #104]
  40f5dc:	cbz	x19, 40f5ec <_ZdlPvm@@Base+0x6d0>
  40f5e0:	mov	x0, x22
  40f5e4:	bl	40f9d0 <_ZdlPvm@@Base+0xab4>
  40f5e8:	str	x0, [x19]
  40f5ec:	mov	x0, x20
  40f5f0:	ldp	x19, x20, [sp, #16]
  40f5f4:	ldp	x21, x22, [sp, #32]
  40f5f8:	ldp	x29, x30, [sp], #112
  40f5fc:	ret
  40f600:	adrp	x1, 413000 <_ZdlPvm@@Base+0x40e4>
  40f604:	add	x1, x1, #0x688
  40f608:	mov	w0, #0x61                  	// #97
  40f60c:	bl	4086c8 <sqrt@plt+0x6fb8>
  40f610:	b	40f5a8 <_ZdlPvm@@Base+0x68c>
  40f614:	stp	x23, x24, [sp, #48]
  40f618:	stp	x25, x26, [sp, #64]
  40f61c:	stp	x27, x28, [sp, #80]
  40f620:	mov	x0, x22
  40f624:	bl	401430 <strlen@plt>
  40f628:	mov	w27, #0x3a                  	// #58
  40f62c:	mov	w26, w0
  40f630:	adrp	x28, 411000 <_ZdlPvm@@Base+0x20e4>
  40f634:	add	x28, x28, #0xc50
  40f638:	adrp	x25, 410000 <_ZdlPvm@@Base+0x10e4>
  40f63c:	add	x25, x25, #0x8a8
  40f640:	b	40f708 <_ZdlPvm@@Base+0x7ec>
  40f644:	mov	x0, x21
  40f648:	bl	401430 <strlen@plt>
  40f64c:	add	x19, x21, x0
  40f650:	b	40f71c <_ZdlPvm@@Base+0x800>
  40f654:	ldr	x0, [sp, #104]
  40f658:	cbz	x0, 40f670 <_ZdlPvm@@Base+0x754>
  40f65c:	str	x21, [x0]
  40f660:	ldp	x23, x24, [sp, #48]
  40f664:	ldp	x25, x26, [sp, #64]
  40f668:	ldp	x27, x28, [sp, #80]
  40f66c:	b	40f5ec <_ZdlPvm@@Base+0x6d0>
  40f670:	mov	x0, x21
  40f674:	bl	401490 <free@plt>
  40f678:	ldp	x23, x24, [sp, #48]
  40f67c:	ldp	x25, x26, [sp, #64]
  40f680:	ldp	x27, x28, [sp, #80]
  40f684:	b	40f5ec <_ZdlPvm@@Base+0x6d0>
  40f688:	sub	x23, x19, x21
  40f68c:	add	x0, x23, x26
  40f690:	add	x0, x0, #0x2
  40f694:	bl	4013e0 <_Znam@plt>
  40f698:	mov	x20, x0
  40f69c:	mov	x24, x23
  40f6a0:	mov	x2, x23
  40f6a4:	mov	x1, x21
  40f6a8:	bl	401400 <memcpy@plt>
  40f6ac:	mov	w0, #0x2f                  	// #47
  40f6b0:	strb	w0, [x20, x23]
  40f6b4:	mov	w0, #0x1                   	// #1
  40f6b8:	and	x0, x0, #0xff
  40f6bc:	add	x0, x0, x24
  40f6c0:	mov	x1, x22
  40f6c4:	add	x0, x20, x0
  40f6c8:	bl	4014c0 <strcpy@plt>
  40f6cc:	mov	x0, x20
  40f6d0:	bl	40f9d0 <_ZdlPvm@@Base+0xab4>
  40f6d4:	mov	x21, x0
  40f6d8:	mov	x0, x20
  40f6dc:	bl	4015a0 <_ZdaPv@plt>
  40f6e0:	mov	x1, x25
  40f6e4:	mov	x0, x21
  40f6e8:	bl	4015d0 <fopen@plt>
  40f6ec:	mov	x20, x0
  40f6f0:	cbnz	x0, 40f654 <_ZdlPvm@@Base+0x738>
  40f6f4:	mov	x0, x21
  40f6f8:	bl	401490 <free@plt>
  40f6fc:	ldrb	w0, [x19]
  40f700:	cbz	w0, 40f760 <_ZdlPvm@@Base+0x844>
  40f704:	add	x21, x19, #0x1
  40f708:	mov	w1, w27
  40f70c:	mov	x0, x21
  40f710:	bl	4014a0 <strchr@plt>
  40f714:	mov	x19, x0
  40f718:	cbz	x0, 40f644 <_ZdlPvm@@Base+0x728>
  40f71c:	cmp	x21, x19
  40f720:	b.cs	40f734 <_ZdlPvm@@Base+0x818>  // b.hs, b.nlast
  40f724:	ldurb	w1, [x19, #-1]
  40f728:	mov	x0, x28
  40f72c:	bl	4014a0 <strchr@plt>
  40f730:	cbz	x0, 40f688 <_ZdlPvm@@Base+0x76c>
  40f734:	sub	x23, x19, x21
  40f738:	add	x0, x26, x23
  40f73c:	add	x0, x0, #0x1
  40f740:	bl	4013e0 <_Znam@plt>
  40f744:	mov	x20, x0
  40f748:	mov	x24, x23
  40f74c:	mov	x2, x23
  40f750:	mov	x1, x21
  40f754:	bl	401400 <memcpy@plt>
  40f758:	mov	w0, #0x0                   	// #0
  40f75c:	b	40f6b8 <_ZdlPvm@@Base+0x79c>
  40f760:	ldp	x23, x24, [sp, #48]
  40f764:	ldp	x25, x26, [sp, #64]
  40f768:	ldp	x27, x28, [sp, #80]
  40f76c:	b	40f5ec <_ZdlPvm@@Base+0x6d0>
  40f770:	stp	x29, x30, [sp, #-112]!
  40f774:	mov	x29, sp
  40f778:	stp	x19, x20, [sp, #16]
  40f77c:	stp	x21, x22, [sp, #32]
  40f780:	stp	x23, x24, [sp, #48]
  40f784:	mov	x20, x0
  40f788:	mov	x23, x1
  40f78c:	mov	x24, x2
  40f790:	adrp	x1, 410000 <_ZdlPvm@@Base+0x10e4>
  40f794:	add	x1, x1, #0x8a8
  40f798:	cmp	x3, #0x0
  40f79c:	csel	x21, x1, x3, eq  // eq = none
  40f7a0:	mov	w1, #0x72                  	// #114
  40f7a4:	mov	x0, x21
  40f7a8:	bl	4014a0 <strchr@plt>
  40f7ac:	mov	x19, x0
  40f7b0:	cbz	x23, 40f80c <_ZdlPvm@@Base+0x8f0>
  40f7b4:	adrp	x1, 410000 <_ZdlPvm@@Base+0x10e4>
  40f7b8:	add	x1, x1, #0x678
  40f7bc:	mov	x0, x23
  40f7c0:	bl	4015f0 <strcmp@plt>
  40f7c4:	cbz	w0, 40f80c <_ZdlPvm@@Base+0x8f0>
  40f7c8:	cbz	x19, 40f7e4 <_ZdlPvm@@Base+0x8c8>
  40f7cc:	ldrb	w0, [x23]
  40f7d0:	cmp	w0, #0x2f
  40f7d4:	b.eq	40f7e4 <_ZdlPvm@@Base+0x8c8>  // b.none
  40f7d8:	ldr	x22, [x20]
  40f7dc:	ldrb	w0, [x22]
  40f7e0:	cbnz	w0, 40f860 <_ZdlPvm@@Base+0x944>
  40f7e4:	mov	x1, x21
  40f7e8:	mov	x0, x23
  40f7ec:	bl	4015d0 <fopen@plt>
  40f7f0:	mov	x20, x0
  40f7f4:	cbz	x0, 40f83c <_ZdlPvm@@Base+0x920>
  40f7f8:	cbz	x24, 40f83c <_ZdlPvm@@Base+0x920>
  40f7fc:	mov	x0, x23
  40f800:	bl	40f9d0 <_ZdlPvm@@Base+0xab4>
  40f804:	str	x0, [x24]
  40f808:	b	40f83c <_ZdlPvm@@Base+0x920>
  40f80c:	cbz	x24, 40f830 <_ZdlPvm@@Base+0x914>
  40f810:	adrp	x1, 413000 <_ZdlPvm@@Base+0x40e4>
  40f814:	add	x1, x1, #0x6b8
  40f818:	adrp	x0, 413000 <_ZdlPvm@@Base+0x40e4>
  40f81c:	add	x0, x0, #0x6b0
  40f820:	cmp	x19, #0x0
  40f824:	csel	x0, x0, x1, ne  // ne = any
  40f828:	bl	40f9d0 <_ZdlPvm@@Base+0xab4>
  40f82c:	str	x0, [x24]
  40f830:	cbz	x19, 40f854 <_ZdlPvm@@Base+0x938>
  40f834:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40f838:	ldr	x20, [x0, #488]
  40f83c:	mov	x0, x20
  40f840:	ldp	x19, x20, [sp, #16]
  40f844:	ldp	x21, x22, [sp, #32]
  40f848:	ldp	x23, x24, [sp, #48]
  40f84c:	ldp	x29, x30, [sp], #112
  40f850:	ret
  40f854:	adrp	x0, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40f858:	ldr	x20, [x0, #496]
  40f85c:	b	40f83c <_ZdlPvm@@Base+0x920>
  40f860:	stp	x25, x26, [sp, #64]
  40f864:	stp	x27, x28, [sp, #80]
  40f868:	mov	x0, x23
  40f86c:	bl	401430 <strlen@plt>
  40f870:	mov	w26, #0x3a                  	// #58
  40f874:	mov	w25, w0
  40f878:	adrp	x0, 411000 <_ZdlPvm@@Base+0x20e4>
  40f87c:	add	x0, x0, #0xc50
  40f880:	str	x0, [sp, #104]
  40f884:	b	40f978 <_ZdlPvm@@Base+0xa5c>
  40f888:	mov	x0, x22
  40f88c:	bl	401430 <strlen@plt>
  40f890:	add	x19, x22, x0
  40f894:	b	40f98c <_ZdlPvm@@Base+0xa70>
  40f898:	cbz	x24, 40f8ac <_ZdlPvm@@Base+0x990>
  40f89c:	str	x22, [x24]
  40f8a0:	ldp	x25, x26, [sp, #64]
  40f8a4:	ldp	x27, x28, [sp, #80]
  40f8a8:	b	40f83c <_ZdlPvm@@Base+0x920>
  40f8ac:	mov	x0, x22
  40f8b0:	bl	401490 <free@plt>
  40f8b4:	ldp	x25, x26, [sp, #64]
  40f8b8:	ldp	x27, x28, [sp, #80]
  40f8bc:	b	40f83c <_ZdlPvm@@Base+0x920>
  40f8c0:	str	w28, [x27]
  40f8c4:	ldp	x25, x26, [sp, #64]
  40f8c8:	ldp	x27, x28, [sp, #80]
  40f8cc:	b	40f83c <_ZdlPvm@@Base+0x920>
  40f8d0:	mov	w0, #0x2                   	// #2
  40f8d4:	str	w0, [x27]
  40f8d8:	ldp	x25, x26, [sp, #64]
  40f8dc:	ldp	x27, x28, [sp, #80]
  40f8e0:	b	40f83c <_ZdlPvm@@Base+0x920>
  40f8e4:	sub	x27, x19, x22
  40f8e8:	add	x0, x27, x25
  40f8ec:	add	x0, x0, #0x2
  40f8f0:	bl	4013e0 <_Znam@plt>
  40f8f4:	mov	x20, x0
  40f8f8:	mov	x28, x27
  40f8fc:	mov	x2, x27
  40f900:	mov	x1, x22
  40f904:	bl	401400 <memcpy@plt>
  40f908:	mov	w0, #0x2f                  	// #47
  40f90c:	strb	w0, [x20, x27]
  40f910:	mov	w0, #0x1                   	// #1
  40f914:	and	x0, x0, #0xff
  40f918:	add	x0, x0, x28
  40f91c:	mov	x1, x23
  40f920:	add	x0, x20, x0
  40f924:	bl	4014c0 <strcpy@plt>
  40f928:	mov	x0, x20
  40f92c:	bl	40f9d0 <_ZdlPvm@@Base+0xab4>
  40f930:	mov	x22, x0
  40f934:	mov	x0, x20
  40f938:	bl	4015a0 <_ZdaPv@plt>
  40f93c:	mov	x1, x21
  40f940:	mov	x0, x22
  40f944:	bl	4015d0 <fopen@plt>
  40f948:	mov	x20, x0
  40f94c:	cbnz	x0, 40f898 <_ZdlPvm@@Base+0x97c>
  40f950:	bl	4015b0 <__errno_location@plt>
  40f954:	mov	x27, x0
  40f958:	ldr	w28, [x0]
  40f95c:	mov	x0, x22
  40f960:	bl	401490 <free@plt>
  40f964:	cmp	w28, #0x2
  40f968:	b.ne	40f8c0 <_ZdlPvm@@Base+0x9a4>  // b.any
  40f96c:	ldrb	w0, [x19]
  40f970:	cbz	w0, 40f8d0 <_ZdlPvm@@Base+0x9b4>
  40f974:	add	x22, x19, #0x1
  40f978:	mov	w1, w26
  40f97c:	mov	x0, x22
  40f980:	bl	4014a0 <strchr@plt>
  40f984:	mov	x19, x0
  40f988:	cbz	x0, 40f888 <_ZdlPvm@@Base+0x96c>
  40f98c:	cmp	x22, x19
  40f990:	b.cs	40f9a4 <_ZdlPvm@@Base+0xa88>  // b.hs, b.nlast
  40f994:	ldurb	w1, [x19, #-1]
  40f998:	ldr	x0, [sp, #104]
  40f99c:	bl	4014a0 <strchr@plt>
  40f9a0:	cbz	x0, 40f8e4 <_ZdlPvm@@Base+0x9c8>
  40f9a4:	sub	x27, x19, x22
  40f9a8:	add	x0, x25, x27
  40f9ac:	add	x0, x0, #0x1
  40f9b0:	bl	4013e0 <_Znam@plt>
  40f9b4:	mov	x20, x0
  40f9b8:	mov	x28, x27
  40f9bc:	mov	x2, x27
  40f9c0:	mov	x1, x22
  40f9c4:	bl	401400 <memcpy@plt>
  40f9c8:	mov	w0, #0x0                   	// #0
  40f9cc:	b	40f914 <_ZdlPvm@@Base+0x9f8>
  40f9d0:	stp	x29, x30, [sp, #-32]!
  40f9d4:	mov	x29, sp
  40f9d8:	stp	x19, x20, [sp, #16]
  40f9dc:	mov	x19, x0
  40f9e0:	cbz	x0, 40fa0c <_ZdlPvm@@Base+0xaf0>
  40f9e4:	bl	401430 <strlen@plt>
  40f9e8:	add	x0, x0, #0x1
  40f9ec:	bl	401620 <malloc@plt>
  40f9f0:	mov	x20, x0
  40f9f4:	mov	x1, x19
  40f9f8:	bl	4014c0 <strcpy@plt>
  40f9fc:	mov	x0, x20
  40fa00:	ldp	x19, x20, [sp, #16]
  40fa04:	ldp	x29, x30, [sp], #32
  40fa08:	ret
  40fa0c:	mov	x20, x0
  40fa10:	b	40f9fc <_ZdlPvm@@Base+0xae0>
  40fa14:	stp	x29, x30, [sp, #-112]!
  40fa18:	mov	x29, sp
  40fa1c:	stp	x25, x26, [sp, #64]
  40fa20:	mov	x26, x0
  40fa24:	cbz	x1, 40fa80 <_ZdlPvm@@Base+0xb64>
  40fa28:	stp	x21, x22, [sp, #32]
  40fa2c:	stp	x27, x28, [sp, #80]
  40fa30:	mov	x21, x1
  40fa34:	mov	w27, w2
  40fa38:	ldrb	w0, [x1]
  40fa3c:	cbz	w0, 40fa88 <_ZdlPvm@@Base+0xb6c>
  40fa40:	stp	x19, x20, [sp, #16]
  40fa44:	stp	x23, x24, [sp, #48]
  40fa48:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  40fa4c:	ldr	x1, [x1, #1040]
  40fa50:	cbz	x1, 40faa8 <_ZdlPvm@@Base+0xb8c>
  40fa54:	mov	w25, w0
  40fa58:	ldrb	w2, [x21, #1]
  40fa5c:	cbz	w2, 40fb04 <_ZdlPvm@@Base+0xbe8>
  40fa60:	add	x1, x21, #0x2
  40fa64:	add	w25, w2, w0, lsl #7
  40fa68:	ldrb	w0, [x21, #2]
  40fa6c:	cbz	w0, 40fb04 <_ZdlPvm@@Base+0xbe8>
  40fa70:	add	w25, w0, w25, lsl #4
  40fa74:	ldrb	w0, [x1, #1]!
  40fa78:	cbnz	w0, 40fa70 <_ZdlPvm@@Base+0xb54>
  40fa7c:	b	40fb04 <_ZdlPvm@@Base+0xbe8>
  40fa80:	str	xzr, [x0]
  40fa84:	b	40fa9c <_ZdlPvm@@Base+0xb80>
  40fa88:	adrp	x0, 410000 <_ZdlPvm@@Base+0x10e4>
  40fa8c:	add	x0, x0, #0xfb8
  40fa90:	str	x0, [x26]
  40fa94:	ldp	x21, x22, [sp, #32]
  40fa98:	ldp	x27, x28, [sp, #80]
  40fa9c:	ldp	x25, x26, [sp, #64]
  40faa0:	ldp	x29, x30, [sp], #112
  40faa4:	ret
  40faa8:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  40faac:	add	x19, x20, #0x410
  40fab0:	mov	w0, #0x65                  	// #101
  40fab4:	str	w0, [x19, #8]
  40fab8:	mov	x0, #0x328                 	// #808
  40fabc:	bl	4013e0 <_Znam@plt>
  40fac0:	str	x0, [x20, #1040]
  40fac4:	ldr	w0, [x19, #8]
  40fac8:	cmp	w0, #0x0
  40facc:	b.le	40faf0 <_ZdlPvm@@Base+0xbd4>
  40fad0:	mov	x0, #0x0                   	// #0
  40fad4:	mov	x1, x19
  40fad8:	ldr	x2, [x1]
  40fadc:	str	xzr, [x2, x0, lsl #3]
  40fae0:	add	x0, x0, #0x1
  40fae4:	ldr	w2, [x1, #8]
  40fae8:	cmp	w2, w0
  40faec:	b.gt	40fad8 <_ZdlPvm@@Base+0xbbc>
  40faf0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  40faf4:	str	wzr, [x0, #1052]
  40faf8:	ldrb	w0, [x21]
  40fafc:	mov	w25, #0x0                   	// #0
  40fb00:	cbnz	w0, 40fa54 <_ZdlPvm@@Base+0xb38>
  40fb04:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  40fb08:	add	x1, x0, #0x410
  40fb0c:	ldr	x22, [x0, #1040]
  40fb10:	ldr	w24, [x1, #8]
  40fb14:	mov	w28, w24
  40fb18:	udiv	w0, w25, w24
  40fb1c:	msub	w0, w0, w24, w25
  40fb20:	add	x19, x22, x0, lsl #3
  40fb24:	ldr	x20, [x22, x0, lsl #3]
  40fb28:	cbz	x20, 40fb5c <_ZdlPvm@@Base+0xc40>
  40fb2c:	sbfiz	x23, x24, #3, #32
  40fb30:	sub	x23, x23, #0x8
  40fb34:	mov	x1, x20
  40fb38:	mov	x0, x21
  40fb3c:	bl	4015f0 <strcmp@plt>
  40fb40:	cbz	w0, 40fbbc <_ZdlPvm@@Base+0xca0>
  40fb44:	add	x0, x19, x23
  40fb48:	sub	x1, x19, #0x8
  40fb4c:	cmp	x22, x19
  40fb50:	csel	x19, x1, x0, ne  // ne = any
  40fb54:	ldr	x20, [x19]
  40fb58:	cbnz	x20, 40fb34 <_ZdlPvm@@Base+0xc18>
  40fb5c:	cmp	w27, #0x2
  40fb60:	b.eq	40fbd4 <_ZdlPvm@@Base+0xcb8>  // b.none
  40fb64:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  40fb68:	ldr	w0, [x0, #1052]
  40fb6c:	sub	w1, w24, #0x1
  40fb70:	cmp	w1, w0
  40fb74:	b.le	40fb98 <_ZdlPvm@@Base+0xc7c>
  40fb78:	scvtf	d0, w0
  40fb7c:	scvtf	d1, w24
  40fb80:	mov	x0, #0x3333333333333333    	// #3689348814741910323
  40fb84:	movk	x0, #0x3fd3, lsl #48
  40fb88:	fmov	d2, x0
  40fb8c:	fmul	d1, d1, d2
  40fb90:	fcmpe	d0, d1
  40fb94:	b.lt	40fcf4 <_ZdlPvm@@Base+0xdd8>  // b.tstop
  40fb98:	cmp	w24, #0x1f6
  40fb9c:	b.ls	40fdc4 <_ZdlPvm@@Base+0xea8>  // b.plast
  40fba0:	adrp	x19, 413000 <_ZdlPvm@@Base+0x40e4>
  40fba4:	add	x19, x19, #0x6e0
  40fba8:	adrp	x20, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40fbac:	add	x20, x20, #0xee0
  40fbb0:	adrp	x23, 413000 <_ZdlPvm@@Base+0x40e4>
  40fbb4:	add	x23, x23, #0x6c0
  40fbb8:	b	40fc04 <_ZdlPvm@@Base+0xce8>
  40fbbc:	str	x20, [x26]
  40fbc0:	ldp	x19, x20, [sp, #16]
  40fbc4:	ldp	x21, x22, [sp, #32]
  40fbc8:	ldp	x23, x24, [sp, #48]
  40fbcc:	ldp	x27, x28, [sp, #80]
  40fbd0:	b	40fa9c <_ZdlPvm@@Base+0xb80>
  40fbd4:	str	xzr, [x26]
  40fbd8:	ldp	x19, x20, [sp, #16]
  40fbdc:	ldp	x21, x22, [sp, #32]
  40fbe0:	ldp	x23, x24, [sp, #48]
  40fbe4:	ldp	x27, x28, [sp, #80]
  40fbe8:	b	40fa9c <_ZdlPvm@@Base+0xb80>
  40fbec:	mov	x3, x20
  40fbf0:	mov	x2, x20
  40fbf4:	mov	x1, x20
  40fbf8:	mov	x0, x23
  40fbfc:	bl	409ab0 <sqrt@plt+0x83a0>
  40fc00:	add	x19, x19, #0x4
  40fc04:	ldr	w1, [x19, #8]
  40fc08:	cmp	w28, w1
  40fc0c:	b.cc	40fc18 <_ZdlPvm@@Base+0xcfc>  // b.lo, b.ul, b.last
  40fc10:	cbnz	w1, 40fc00 <_ZdlPvm@@Base+0xce4>
  40fc14:	b	40fbec <_ZdlPvm@@Base+0xcd0>
  40fc18:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  40fc1c:	add	x0, x0, #0x410
  40fc20:	str	w1, [x0, #8]
  40fc24:	str	wzr, [x0, #12]
  40fc28:	sxtw	x0, w1
  40fc2c:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  40fc30:	cmp	x2, w1, sxtw
  40fc34:	b.cc	40fda4 <_ZdlPvm@@Base+0xe88>  // b.lo, b.ul, b.last
  40fc38:	lsl	x0, x0, #3
  40fc3c:	bl	4013e0 <_Znam@plt>
  40fc40:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  40fc44:	add	x2, x1, #0x410
  40fc48:	str	x0, [x1, #1040]
  40fc4c:	ldr	w0, [x2, #8]
  40fc50:	cmp	w0, #0x0
  40fc54:	b.le	40fc78 <_ZdlPvm@@Base+0xd5c>
  40fc58:	mov	x0, #0x0                   	// #0
  40fc5c:	mov	x1, x2
  40fc60:	ldr	x2, [x1]
  40fc64:	str	xzr, [x2, x0, lsl #3]
  40fc68:	add	x0, x0, #0x1
  40fc6c:	ldr	w2, [x1, #8]
  40fc70:	cmp	w2, w0
  40fc74:	b.gt	40fc60 <_ZdlPvm@@Base+0xd44>
  40fc78:	ubfiz	x19, x24, #3, #32
  40fc7c:	sub	x19, x19, #0x8
  40fc80:	adds	x19, x22, x19
  40fc84:	b.cs	40fca4 <_ZdlPvm@@Base+0xd88>  // b.hs, b.nlast
  40fc88:	mov	w20, #0x1                   	// #1
  40fc8c:	mov	w2, w20
  40fc90:	ldr	x1, [x19], #-8
  40fc94:	add	x0, sp, #0x68
  40fc98:	bl	40fa14 <_ZdlPvm@@Base+0xaf8>
  40fc9c:	cmp	x22, x19
  40fca0:	b.ls	40fc8c <_ZdlPvm@@Base+0xd70>  // b.plast
  40fca4:	cbz	x22, 40fcb0 <_ZdlPvm@@Base+0xd94>
  40fca8:	mov	x0, x22
  40fcac:	bl	4015a0 <_ZdaPv@plt>
  40fcb0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  40fcb4:	add	x1, x0, #0x410
  40fcb8:	ldr	x3, [x0, #1040]
  40fcbc:	ldr	w0, [x1, #8]
  40fcc0:	udiv	w1, w25, w0
  40fcc4:	msub	w25, w1, w0, w25
  40fcc8:	add	x19, x3, x25, lsl #3
  40fccc:	ldr	x1, [x3, x25, lsl #3]
  40fcd0:	cbz	x1, 40fcf4 <_ZdlPvm@@Base+0xdd8>
  40fcd4:	sbfiz	x0, x0, #3, #32
  40fcd8:	sub	x2, x0, #0x8
  40fcdc:	add	x0, x19, x2
  40fce0:	sub	x1, x19, #0x8
  40fce4:	cmp	x3, x19
  40fce8:	csel	x19, x1, x0, ne  // ne = any
  40fcec:	ldr	x0, [x19]
  40fcf0:	cbnz	x0, 40fcdc <_ZdlPvm@@Base+0xdc0>
  40fcf4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  40fcf8:	add	x0, x0, #0x410
  40fcfc:	ldr	w1, [x0, #12]
  40fd00:	add	w1, w1, #0x1
  40fd04:	str	w1, [x0, #12]
  40fd08:	cmp	w27, #0x1
  40fd0c:	b.eq	40fda8 <_ZdlPvm@@Base+0xe8c>  // b.none
  40fd10:	mov	x0, x21
  40fd14:	bl	401430 <strlen@plt>
  40fd18:	add	w22, w0, #0x1
  40fd1c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  40fd20:	ldr	x0, [x0, #1056]
  40fd24:	cbz	x0, 40fd38 <_ZdlPvm@@Base+0xe1c>
  40fd28:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  40fd2c:	ldr	w0, [x0, #1064]
  40fd30:	cmp	w22, w0
  40fd34:	b.le	40fd5c <_ZdlPvm@@Base+0xe40>
  40fd38:	cmp	w22, #0x400
  40fd3c:	mov	w0, #0x400                 	// #1024
  40fd40:	csel	w0, w22, w0, ge  // ge = tcont
  40fd44:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  40fd48:	add	x20, x20, #0x410
  40fd4c:	str	w0, [x20, #24]
  40fd50:	sxtw	x0, w0
  40fd54:	bl	4013e0 <_Znam@plt>
  40fd58:	str	x0, [x20, #16]
  40fd5c:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  40fd60:	add	x20, x20, #0x410
  40fd64:	mov	x1, x21
  40fd68:	ldr	x0, [x20, #16]
  40fd6c:	bl	4014c0 <strcpy@plt>
  40fd70:	ldr	x0, [x20, #16]
  40fd74:	str	x0, [x19]
  40fd78:	str	x0, [x26]
  40fd7c:	add	x0, x0, w22, sxtw
  40fd80:	str	x0, [x20, #16]
  40fd84:	ldr	w0, [x20, #24]
  40fd88:	sub	w22, w0, w22
  40fd8c:	str	w22, [x20, #24]
  40fd90:	ldp	x19, x20, [sp, #16]
  40fd94:	ldp	x21, x22, [sp, #32]
  40fd98:	ldp	x23, x24, [sp, #48]
  40fd9c:	ldp	x27, x28, [sp, #80]
  40fda0:	b	40fa9c <_ZdlPvm@@Base+0xb80>
  40fda4:	bl	4015e0 <__cxa_throw_bad_array_new_length@plt>
  40fda8:	str	x21, [x19]
  40fdac:	str	x21, [x26]
  40fdb0:	ldp	x19, x20, [sp, #16]
  40fdb4:	ldp	x21, x22, [sp, #32]
  40fdb8:	ldp	x23, x24, [sp, #48]
  40fdbc:	ldp	x27, x28, [sp, #80]
  40fdc0:	b	40fa9c <_ZdlPvm@@Base+0xb80>
  40fdc4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  40fdc8:	add	x0, x0, #0x410
  40fdcc:	mov	w1, #0x1f7                 	// #503
  40fdd0:	str	w1, [x0, #8]
  40fdd4:	str	wzr, [x0, #12]
  40fdd8:	mov	x0, #0x1f7                 	// #503
  40fddc:	b	40fc38 <_ZdlPvm@@Base+0xd1c>
  40fde0:	stp	x29, x30, [sp, #-64]!
  40fde4:	mov	x29, sp
  40fde8:	stp	x19, x20, [sp, #16]
  40fdec:	str	x21, [sp, #32]
  40fdf0:	mov	x21, x0
  40fdf4:	mov	x20, x1
  40fdf8:	bl	401430 <strlen@plt>
  40fdfc:	mov	x19, x0
  40fe00:	mov	x0, x20
  40fe04:	bl	401430 <strlen@plt>
  40fe08:	add	x0, x19, x0
  40fe0c:	add	x0, x0, #0x1
  40fe10:	bl	4013e0 <_Znam@plt>
  40fe14:	mov	x19, x0
  40fe18:	mov	x1, x21
  40fe1c:	bl	4014c0 <strcpy@plt>
  40fe20:	mov	x1, x20
  40fe24:	mov	x0, x19
  40fe28:	bl	4016e0 <strcat@plt>
  40fe2c:	mov	w2, #0x0                   	// #0
  40fe30:	mov	x1, x19
  40fe34:	add	x0, sp, #0x38
  40fe38:	bl	40fa14 <_ZdlPvm@@Base+0xaf8>
  40fe3c:	mov	x0, x19
  40fe40:	bl	4015a0 <_ZdaPv@plt>
  40fe44:	ldr	x0, [sp, #56]
  40fe48:	ldp	x19, x20, [sp, #16]
  40fe4c:	ldr	x21, [sp, #32]
  40fe50:	ldp	x29, x30, [sp], #64
  40fe54:	ret
  40fe58:	stp	x29, x30, [sp, #-32]!
  40fe5c:	mov	x29, sp
  40fe60:	str	x19, [sp, #16]
  40fe64:	adrp	x19, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  40fe68:	add	x19, x19, #0x410
  40fe6c:	str	xzr, [x19, #32]
  40fe70:	mov	w2, #0x0                   	// #0
  40fe74:	adrp	x1, 410000 <_ZdlPvm@@Base+0x10e4>
  40fe78:	add	x1, x1, #0xfb8
  40fe7c:	add	x0, x19, #0x28
  40fe80:	bl	40fa14 <_ZdlPvm@@Base+0xaf8>
  40fe84:	mov	w2, #0x0                   	// #0
  40fe88:	adrp	x1, 413000 <_ZdlPvm@@Base+0x40e4>
  40fe8c:	add	x1, x1, #0x6d8
  40fe90:	add	x0, x19, #0x30
  40fe94:	bl	40fa14 <_ZdlPvm@@Base+0xaf8>
  40fe98:	ldr	x19, [sp, #16]
  40fe9c:	ldp	x29, x30, [sp], #32
  40fea0:	ret
  40fea4:	ldrb	w1, [x0]
  40fea8:	cmp	w1, #0x75
  40feac:	b.ne	40ff7c <_ZdlPvm@@Base+0x1060>  // b.any
  40feb0:	add	x0, x0, #0x1
  40feb4:	mov	x9, x0
  40feb8:	mov	w10, #0x0                   	// #0
  40febc:	adrp	x5, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40fec0:	add	x5, x5, #0x6d8
  40fec4:	adrp	x6, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40fec8:	add	x6, x6, #0x5d8
  40fecc:	adrp	x8, 429000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40fed0:	add	x8, x8, #0x3d8
  40fed4:	mov	w7, #0x10ffff              	// #1114111
  40fed8:	mov	w11, #0xffff2800            	// #-55296
  40fedc:	mov	w12, #0xffff                	// #65535
  40fee0:	mov	x2, x9
  40fee4:	mov	w3, w10
  40fee8:	b	40ff1c <_ZdlPvm@@Base+0x1000>
  40feec:	ldrb	w4, [x8, w1, sxtw]
  40fef0:	cbz	w4, 40ff8c <_ZdlPvm@@Base+0x1070>
  40fef4:	sub	w1, w1, #0x37
  40fef8:	add	w3, w1, w3, lsl #4
  40fefc:	cmp	w3, w7
  40ff00:	b.gt	40ff94 <_ZdlPvm@@Base+0x1078>
  40ff04:	add	x4, x2, #0x1
  40ff08:	ldrb	w1, [x2, #1]
  40ff0c:	cmp	w1, #0x5f
  40ff10:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40ff14:	b.eq	40ff3c <_ZdlPvm@@Base+0x1020>  // b.none
  40ff18:	mov	x2, x4
  40ff1c:	ldrb	w1, [x2]
  40ff20:	ldrb	w4, [x5, w1, sxtw]
  40ff24:	cbz	w4, 40ff84 <_ZdlPvm@@Base+0x1068>
  40ff28:	ldrb	w4, [x6, w1, sxtw]
  40ff2c:	cbz	w4, 40feec <_ZdlPvm@@Base+0xfd0>
  40ff30:	sub	w1, w1, #0x30
  40ff34:	add	w3, w1, w3, lsl #4
  40ff38:	b	40fefc <_ZdlPvm@@Base+0xfe0>
  40ff3c:	add	w13, w3, w11
  40ff40:	cmp	w13, #0x7ff
  40ff44:	b.ls	40ff9c <_ZdlPvm@@Base+0x1080>  // b.plast
  40ff48:	cmp	w3, w12
  40ff4c:	b.le	40ff68 <_ZdlPvm@@Base+0x104c>
  40ff50:	ldrb	w3, [x9]
  40ff54:	cmp	w3, #0x30
  40ff58:	b.eq	40ffa4 <_ZdlPvm@@Base+0x1088>  // b.none
  40ff5c:	cbz	w1, 40ff80 <_ZdlPvm@@Base+0x1064>
  40ff60:	add	x9, x2, #0x2
  40ff64:	b	40fee0 <_ZdlPvm@@Base+0xfc4>
  40ff68:	sub	x4, x4, x9
  40ff6c:	cmp	x4, #0x4
  40ff70:	b.eq	40ff5c <_ZdlPvm@@Base+0x1040>  // b.none
  40ff74:	mov	x0, #0x0                   	// #0
  40ff78:	b	40ff80 <_ZdlPvm@@Base+0x1064>
  40ff7c:	mov	x0, #0x0                   	// #0
  40ff80:	ret
  40ff84:	mov	x0, #0x0                   	// #0
  40ff88:	b	40ff80 <_ZdlPvm@@Base+0x1064>
  40ff8c:	mov	x0, #0x0                   	// #0
  40ff90:	b	40ff80 <_ZdlPvm@@Base+0x1064>
  40ff94:	mov	x0, #0x0                   	// #0
  40ff98:	b	40ff80 <_ZdlPvm@@Base+0x1064>
  40ff9c:	mov	x0, #0x0                   	// #0
  40ffa0:	b	40ff80 <_ZdlPvm@@Base+0x1064>
  40ffa4:	mov	x0, #0x0                   	// #0
  40ffa8:	b	40ff80 <_ZdlPvm@@Base+0x1064>
  40ffac:	stp	x29, x30, [sp, #-16]!
  40ffb0:	mov	x29, sp
  40ffb4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x1e08>
  40ffb8:	add	x0, x0, #0x448
  40ffbc:	bl	4092b8 <sqrt@plt+0x7ba8>
  40ffc0:	ldp	x29, x30, [sp], #16
  40ffc4:	ret
  40ffc8:	stp	x29, x30, [sp, #-64]!
  40ffcc:	mov	x29, sp
  40ffd0:	stp	x19, x20, [sp, #16]
  40ffd4:	adrp	x20, 426000 <_ZdlPvm@@Base+0x170e4>
  40ffd8:	add	x20, x20, #0xd10
  40ffdc:	stp	x21, x22, [sp, #32]
  40ffe0:	adrp	x21, 426000 <_ZdlPvm@@Base+0x170e4>
  40ffe4:	add	x21, x21, #0xcb0
  40ffe8:	sub	x20, x20, x21
  40ffec:	mov	w22, w0
  40fff0:	stp	x23, x24, [sp, #48]
  40fff4:	mov	x23, x1
  40fff8:	mov	x24, x2
  40fffc:	bl	4013a0 <_Znam@plt-0x40>
  410000:	cmp	xzr, x20, asr #3
  410004:	b.eq	410030 <_ZdlPvm@@Base+0x1114>  // b.none
  410008:	asr	x20, x20, #3
  41000c:	mov	x19, #0x0                   	// #0
  410010:	ldr	x3, [x21, x19, lsl #3]
  410014:	mov	x2, x24
  410018:	add	x19, x19, #0x1
  41001c:	mov	x1, x23
  410020:	mov	w0, w22
  410024:	blr	x3
  410028:	cmp	x20, x19
  41002c:	b.ne	410010 <_ZdlPvm@@Base+0x10f4>  // b.any
  410030:	ldp	x19, x20, [sp, #16]
  410034:	ldp	x21, x22, [sp, #32]
  410038:	ldp	x23, x24, [sp, #48]
  41003c:	ldp	x29, x30, [sp], #64
  410040:	ret
  410044:	nop
  410048:	ret

Disassembly of section .fini:

000000000041004c <.fini>:
  41004c:	stp	x29, x30, [sp, #-16]!
  410050:	mov	x29, sp
  410054:	ldp	x29, x30, [sp], #16
  410058:	ret
